
centos-preinstalled/less:     file format elf32-littlearm


Disassembly of section .init:

00009190 <_init@@Base>:
    9190:	push	{r3, lr}
    9194:	bl	9a14 <pclose@plt+0x4f8>
    9198:	pop	{r3, pc}

Disassembly of section .plt:

0000919c <calloc@plt-0x14>:
    919c:	push	{lr}		; (str lr, [sp, #-4]!)
    91a0:	ldr	lr, [pc, #4]	; 91ac <_init@@Base+0x1c>
    91a4:	add	lr, pc, lr
    91a8:	ldr	pc, [lr, #8]!
    91ac:	andeq	r4, r2, r4, asr lr

000091b0 <calloc@plt>:
    91b0:	add	ip, pc, #0, 12
    91b4:	add	ip, ip, #36, 20	; 0x24000
    91b8:	ldr	pc, [ip, #3668]!	; 0xe54

000091bc <strstr@plt>:
    91bc:	add	ip, pc, #0, 12
    91c0:	add	ip, ip, #36, 20	; 0x24000
    91c4:	ldr	pc, [ip, #3660]!	; 0xe4c

000091c8 <raise@plt>:
    91c8:	add	ip, pc, #0, 12
    91cc:	add	ip, ip, #36, 20	; 0x24000
    91d0:	ldr	pc, [ip, #3652]!	; 0xe44

000091d4 <strcmp@plt>:
    91d4:	add	ip, pc, #0, 12
    91d8:	add	ip, ip, #36, 20	; 0x24000
    91dc:	ldr	pc, [ip, #3644]!	; 0xe3c

000091e0 <strtol@plt>:
    91e0:	add	ip, pc, #0, 12
    91e4:	add	ip, ip, #36, 20	; 0x24000
    91e8:	ldr	pc, [ip, #3636]!	; 0xe34

000091ec <read@plt>:
    91ec:	add	ip, pc, #0, 12
    91f0:	add	ip, ip, #36, 20	; 0x24000
    91f4:	ldr	pc, [ip, #3628]!	; 0xe2c

000091f8 <tputs@plt>:
    91f8:	add	ip, pc, #0, 12
    91fc:	add	ip, ip, #36, 20	; 0x24000
    9200:	ldr	pc, [ip, #3620]!	; 0xe24

00009204 <sigprocmask@plt>:
    9204:	add	ip, pc, #0, 12
    9208:	add	ip, ip, #36, 20	; 0x24000
    920c:	ldr	pc, [ip, #3612]!	; 0xe1c

00009210 <_setjmp@plt>:
    9210:	add	ip, pc, #0, 12
    9214:	add	ip, ip, #36, 20	; 0x24000
    9218:	ldr	pc, [ip, #3604]!	; 0xe14

0000921c <free@plt>:
    921c:	add	ip, pc, #0, 12
    9220:	add	ip, ip, #36, 20	; 0x24000
    9224:	ldr	pc, [ip, #3596]!	; 0xe0c

00009228 <fgets@plt>:
    9228:	add	ip, pc, #0, 12
    922c:	add	ip, ip, #36, 20	; 0x24000
    9230:	ldr	pc, [ip, #3588]!	; 0xe04

00009234 <memcpy@plt>:
    9234:	add	ip, pc, #0, 12
    9238:	add	ip, ip, #36, 20	; 0x24000
    923c:	ldr	pc, [ip, #3580]!	; 0xdfc

00009240 <towlower@plt>:
    9240:	add	ip, pc, #0, 12
    9244:	add	ip, ip, #36, 20	; 0x24000
    9248:	ldr	pc, [ip, #3572]!	; 0xdf4

0000924c <signal@plt>:
    924c:	add	ip, pc, #0, 12
    9250:	add	ip, ip, #36, 20	; 0x24000
    9254:	ldr	pc, [ip, #3564]!	; 0xdec

00009258 <time@plt>:
    9258:	add	ip, pc, #0, 12
    925c:	add	ip, ip, #36, 20	; 0x24000
    9260:	ldr	pc, [ip, #3556]!	; 0xde4

00009264 <tgoto@plt>:
    9264:	add	ip, pc, #0, 12
    9268:	add	ip, ip, #36, 20	; 0x24000
    926c:	ldr	pc, [ip, #3548]!	; 0xddc

00009270 <_IO_getc@plt>:
    9270:	add	ip, pc, #0, 12
    9274:	add	ip, ip, #36, 20	; 0x24000
    9278:	ldr	pc, [ip, #3540]!	; 0xdd4

0000927c <sleep@plt>:
    927c:	add	ip, pc, #0, 12
    9280:	add	ip, ip, #36, 20	; 0x24000
    9284:	ldr	pc, [ip, #3532]!	; 0xdcc

00009288 <stpcpy@plt>:
    9288:	add	ip, pc, #0, 12
    928c:	add	ip, ip, #36, 20	; 0x24000
    9290:	ldr	pc, [ip, #3524]!	; 0xdc4

00009294 <__stack_chk_fail@plt>:
    9294:	add	ip, pc, #0, 12
    9298:	add	ip, ip, #36, 20	; 0x24000
    929c:	ldr	pc, [ip, #3516]!	; 0xdbc

000092a0 <dup@plt>:
    92a0:	add	ip, pc, #0, 12
    92a4:	add	ip, ip, #36, 20	; 0x24000
    92a8:	ldr	pc, [ip, #3508]!	; 0xdb4

000092ac <regexec@plt>:
    92ac:	add	ip, pc, #0, 12
    92b0:	add	ip, ip, #36, 20	; 0x24000
    92b4:	ldr	pc, [ip, #3500]!	; 0xdac

000092b8 <__fxstat64@plt>:
    92b8:	add	ip, pc, #0, 12
    92bc:	add	ip, ip, #36, 20	; 0x24000
    92c0:	ldr	pc, [ip, #3492]!	; 0xda4

000092c4 <tgetflag@plt>:
    92c4:	add	ip, pc, #0, 12
    92c8:	add	ip, ip, #36, 20	; 0x24000
    92cc:	ldr	pc, [ip, #3484]!	; 0xd9c

000092d0 <_IO_putc@plt>:
    92d0:	add	ip, pc, #0, 12
    92d4:	add	ip, ip, #36, 20	; 0x24000
    92d8:	ldr	pc, [ip, #3476]!	; 0xd94

000092dc <ioctl@plt>:
    92dc:	add	ip, pc, #0, 12
    92e0:	add	ip, ip, #36, 20	; 0x24000
    92e4:	ldr	pc, [ip, #3468]!	; 0xd8c

000092e8 <lseek64@plt>:
    92e8:	add	ip, pc, #0, 12
    92ec:	add	ip, ip, #36, 20	; 0x24000
    92f0:	ldr	pc, [ip, #3460]!	; 0xd84

000092f4 <regfree@plt>:
    92f4:	add	ip, pc, #0, 12
    92f8:	add	ip, ip, #36, 20	; 0x24000
    92fc:	ldr	pc, [ip, #3452]!	; 0xd7c

00009300 <tgetent@plt>:
    9300:	add	ip, pc, #0, 12
    9304:	add	ip, ip, #36, 20	; 0x24000
    9308:	ldr	pc, [ip, #3444]!	; 0xd74

0000930c <tcsetattr@plt>:
    930c:	add	ip, pc, #0, 12
    9310:	add	ip, ip, #36, 20	; 0x24000
    9314:	ldr	pc, [ip, #3436]!	; 0xd6c

00009318 <strcpy@plt>:
    9318:	add	ip, pc, #0, 12
    931c:	add	ip, ip, #36, 20	; 0x24000
    9320:	ldr	pc, [ip, #3428]!	; 0xd64

00009324 <__strcpy_chk@plt>:
    9324:	add	ip, pc, #0, 12
    9328:	add	ip, ip, #36, 20	; 0x24000
    932c:	ldr	pc, [ip, #3420]!	; 0xd5c

00009330 <creat64@plt>:
    9330:	add	ip, pc, #0, 12
    9334:	add	ip, ip, #36, 20	; 0x24000
    9338:	ldr	pc, [ip, #3412]!	; 0xd54

0000933c <tgetnum@plt>:
    933c:	add	ip, pc, #0, 12
    9340:	add	ip, ip, #36, 20	; 0x24000
    9344:	ldr	pc, [ip, #3404]!	; 0xd4c

00009348 <open64@plt>:
    9348:	add	ip, pc, #0, 12
    934c:	add	ip, ip, #36, 20	; 0x24000
    9350:	ldr	pc, [ip, #3396]!	; 0xd44

00009354 <getenv@plt>:
    9354:	add	ip, pc, #0, 12
    9358:	add	ip, ip, #36, 20	; 0x24000
    935c:	ldr	pc, [ip, #3388]!	; 0xd3c

00009360 <__libc_start_main@plt>:
    9360:	add	ip, pc, #0, 12
    9364:	add	ip, ip, #36, 20	; 0x24000
    9368:	ldr	pc, [ip, #3380]!	; 0xd34

0000936c <strerror@plt>:
    936c:	add	ip, pc, #0, 12
    9370:	add	ip, ip, #36, 20	; 0x24000
    9374:	ldr	pc, [ip, #3372]!	; 0xd2c

00009378 <system@plt>:
    9378:	add	ip, pc, #0, 12
    937c:	add	ip, ip, #36, 20	; 0x24000
    9380:	ldr	pc, [ip, #3364]!	; 0xd24

00009384 <__gmon_start__@plt>:
    9384:	add	ip, pc, #0, 12
    9388:	add	ip, ip, #36, 20	; 0x24000
    938c:	ldr	pc, [ip, #3356]!	; 0xd1c

00009390 <kill@plt>:
    9390:	add	ip, pc, #0, 12
    9394:	add	ip, ip, #36, 20	; 0x24000
    9398:	ldr	pc, [ip, #3348]!	; 0xd14

0000939c <__ctype_b_loc@plt>:
    939c:	add	ip, pc, #0, 12
    93a0:	add	ip, ip, #36, 20	; 0x24000
    93a4:	ldr	pc, [ip, #3340]!	; 0xd0c

000093a8 <getpid@plt>:
    93a8:	add	ip, pc, #0, 12
    93ac:	add	ip, ip, #36, 20	; 0x24000
    93b0:	ldr	pc, [ip, #3332]!	; 0xd04

000093b4 <exit@plt>:
    93b4:	add	ip, pc, #0, 12
    93b8:	add	ip, ip, #36, 20	; 0x24000
    93bc:	ldr	pc, [ip, #3324]!	; 0xcfc

000093c0 <strlen@plt>:
    93c0:	add	ip, pc, #0, 12
    93c4:	add	ip, ip, #36, 20	; 0x24000
    93c8:	ldr	pc, [ip, #3316]!	; 0xcf4

000093cc <strchr@plt>:
    93cc:	add	ip, pc, #0, 12
    93d0:	add	ip, ip, #36, 20	; 0x24000
    93d4:	ldr	pc, [ip, #3308]!	; 0xcec

000093d8 <cfgetospeed@plt>:
    93d8:	add	ip, pc, #0, 12
    93dc:	add	ip, ip, #36, 20	; 0x24000
    93e0:	ldr	pc, [ip, #3300]!	; 0xce4

000093e4 <__errno_location@plt>:
    93e4:	add	ip, pc, #0, 12
    93e8:	add	ip, ip, #36, 20	; 0x24000
    93ec:	ldr	pc, [ip, #3292]!	; 0xcdc

000093f0 <__strcat_chk@plt>:
    93f0:	add	ip, pc, #0, 12
    93f4:	add	ip, ip, #36, 20	; 0x24000
    93f8:	ldr	pc, [ip, #3284]!	; 0xcd4

000093fc <__sprintf_chk@plt>:
    93fc:	add	ip, pc, #0, 12
    9400:	add	ip, ip, #36, 20	; 0x24000
    9404:	ldr	pc, [ip, #3276]!	; 0xccc

00009408 <iswupper@plt>:
    9408:	add	ip, pc, #0, 12
    940c:	add	ip, ip, #36, 20	; 0x24000
    9410:	ldr	pc, [ip, #3268]!	; 0xcc4

00009414 <strncpy@plt>:
    9414:	add	ip, pc, #0, 12
    9418:	add	ip, ip, #36, 20	; 0x24000
    941c:	ldr	pc, [ip, #3260]!	; 0xcbc

00009420 <fgetc@plt>:
    9420:	add	ip, pc, #0, 12
    9424:	add	ip, ip, #36, 20	; 0x24000
    9428:	ldr	pc, [ip, #3252]!	; 0xcb4

0000942c <write@plt>:
    942c:	add	ip, pc, #0, 12
    9430:	add	ip, ip, #36, 20	; 0x24000
    9434:	ldr	pc, [ip, #3244]!	; 0xcac

00009438 <fileno@plt>:
    9438:	add	ip, pc, #0, 12
    943c:	add	ip, ip, #36, 20	; 0x24000
    9440:	ldr	pc, [ip, #3236]!	; 0xca4

00009444 <__fprintf_chk@plt>:
    9444:	add	ip, pc, #0, 12
    9448:	add	ip, ip, #36, 20	; 0x24000
    944c:	ldr	pc, [ip, #3228]!	; 0xc9c

00009450 <fclose@plt>:
    9450:	add	ip, pc, #0, 12
    9454:	add	ip, ip, #36, 20	; 0x24000
    9458:	ldr	pc, [ip, #3220]!	; 0xc94

0000945c <__longjmp_chk@plt>:
    945c:	add	ip, pc, #0, 12
    9460:	add	ip, ip, #36, 20	; 0x24000
    9464:	ldr	pc, [ip, #3212]!	; 0xc8c

00009468 <setlocale@plt>:
    9468:	add	ip, pc, #0, 12
    946c:	add	ip, ip, #36, 20	; 0x24000
    9470:	ldr	pc, [ip, #3204]!	; 0xc84

00009474 <sigemptyset@plt>:
    9474:	add	ip, pc, #0, 12
    9478:	add	ip, ip, #36, 20	; 0x24000
    947c:	ldr	pc, [ip, #3196]!	; 0xc7c

00009480 <popen@plt>:
    9480:	add	ip, pc, #0, 12
    9484:	add	ip, ip, #36, 20	; 0x24000
    9488:	ldr	pc, [ip, #3188]!	; 0xc74

0000948c <nl_langinfo@plt>:
    948c:	add	ip, pc, #0, 12
    9490:	add	ip, ip, #36, 20	; 0x24000
    9494:	ldr	pc, [ip, #3180]!	; 0xc6c

00009498 <regcomp@plt>:
    9498:	add	ip, pc, #0, 12
    949c:	add	ip, ip, #36, 20	; 0x24000
    94a0:	ldr	pc, [ip, #3172]!	; 0xc64

000094a4 <tgetstr@plt>:
    94a4:	add	ip, pc, #0, 12
    94a8:	add	ip, ip, #36, 20	; 0x24000
    94ac:	ldr	pc, [ip, #3164]!	; 0xc5c

000094b0 <fopen64@plt>:
    94b0:	add	ip, pc, #0, 12
    94b4:	add	ip, ip, #36, 20	; 0x24000
    94b8:	ldr	pc, [ip, #3156]!	; 0xc54

000094bc <__xstat64@plt>:
    94bc:	add	ip, pc, #0, 12
    94c0:	add	ip, ip, #36, 20	; 0x24000
    94c4:	ldr	pc, [ip, #3148]!	; 0xc4c

000094c8 <isatty@plt>:
    94c8:	add	ip, pc, #0, 12
    94cc:	add	ip, ip, #36, 20	; 0x24000
    94d0:	ldr	pc, [ip, #3140]!	; 0xc44

000094d4 <strncmp@plt>:
    94d4:	add	ip, pc, #0, 12
    94d8:	add	ip, ip, #36, 20	; 0x24000
    94dc:	ldr	pc, [ip, #3132]!	; 0xc3c

000094e0 <abort@plt>:
    94e0:	add	ip, pc, #0, 12
    94e4:	add	ip, ip, #36, 20	; 0x24000
    94e8:	ldr	pc, [ip, #3124]!	; 0xc34

000094ec <close@plt>:
    94ec:	add	ip, pc, #0, 12
    94f0:	add	ip, ip, #36, 20	; 0x24000
    94f4:	ldr	pc, [ip, #3116]!	; 0xc2c

000094f8 <__snprintf_chk@plt>:
    94f8:	add	ip, pc, #0, 12
    94fc:	add	ip, ip, #36, 20	; 0x24000
    9500:	ldr	pc, [ip, #3108]!	; 0xc24

00009504 <fchmod@plt>:
    9504:	add	ip, pc, #0, 12
    9508:	add	ip, ip, #36, 20	; 0x24000
    950c:	ldr	pc, [ip, #3100]!	; 0xc1c

00009510 <tcgetattr@plt>:
    9510:	add	ip, pc, #0, 12
    9514:	add	ip, ip, #36, 20	; 0x24000
    9518:	ldr	pc, [ip, #3092]!	; 0xc14

0000951c <pclose@plt>:
    951c:	add	ip, pc, #0, 12
    9520:	add	ip, ip, #36, 20	; 0x24000
    9524:	ldr	pc, [ip, #3084]!	; 0xc0c

Disassembly of section .text:

00009528 <error@@Base-0x112dc>:
    9528:	ldr	r3, [r1]
    952c:	push	{r4, r5, r6, r7, r8, lr}
    9530:	movw	r4, #16328	; 0x3fc8
    9534:	movw	r7, #16368	; 0x3ff0
    9538:	movt	r4, #3
    953c:	movt	r7, #3
    9540:	sub	r5, r0, #1
    9544:	movw	r0, #63920	; 0xf9b0
    9548:	movt	r0, #1
    954c:	str	r3, [r4]
    9550:	add	r6, r1, #4
    9554:	mov	r3, #0
    9558:	str	r3, [r7]
    955c:	bl	117b4 <pclose@plt+0x8298>
    9560:	cmp	r0, #0
    9564:	beq	9578 <pclose@plt+0x5c>
    9568:	ldrb	r3, [r0]
    956c:	cmp	r3, #0
    9570:	movne	r3, #1
    9574:	strne	r3, [r7]
    9578:	mov	r0, #1
    957c:	movw	r7, #16356	; 0x3fe4
    9580:	bl	94c8 <isatty@plt>
    9584:	movt	r7, #3
    9588:	str	r0, [r7]
    958c:	bl	a5c4 <pclose@plt+0x10a8>
    9590:	bl	11bb0 <pclose@plt+0x8694>
    9594:	bl	c76c <pclose@plt+0x3250>
    9598:	bl	15848 <pclose@plt+0xc32c>
    959c:	bl	ec18 <pclose@plt+0x56fc>
    95a0:	bl	19d68 <pclose@plt+0x1084c>
    95a4:	bl	1c32c <error@@Base+0x1b28>
    95a8:	ldr	r4, [r4]
    95ac:	mov	r0, r4
    95b0:	bl	93c0 <strlen@plt>
    95b4:	add	r0, r4, r0
    95b8:	cmp	r4, r0
    95bc:	bcc	95d0 <pclose@plt+0xb4>
    95c0:	b	95dc <pclose@plt+0xc0>
    95c4:	sub	r0, r0, #1
    95c8:	cmp	r0, r4
    95cc:	beq	95dc <pclose@plt+0xc0>
    95d0:	ldrb	r3, [r0, #-1]
    95d4:	cmp	r3, #47	; 0x2f
    95d8:	bne	95c4 <pclose@plt+0xa8>
    95dc:	movw	r1, #63932	; 0xf9bc
    95e0:	movt	r1, #1
    95e4:	bl	91d4 <strcmp@plt>
    95e8:	movw	r8, #12760	; 0x31d8
    95ec:	movt	r8, #3
    95f0:	cmp	r0, #0
    95f4:	moveq	r3, #1
    95f8:	streq	r3, [r8]
    95fc:	bl	1bd44 <error@@Base+0x1540>
    9600:	ldr	r0, [r8]
    9604:	movw	r2, #63912	; 0xf9a8
    9608:	movw	r3, #15452	; 0x3c5c
    960c:	cmp	r0, #0
    9610:	movt	r2, #1
    9614:	movt	r3, #2
    9618:	moveq	r0, r2
    961c:	movne	r0, r3
    9620:	bl	117b4 <pclose@plt+0x8298>
    9624:	cmp	r0, #0
    9628:	beq	9634 <pclose@plt+0x118>
    962c:	bl	9c64 <pclose@plt+0x748>
    9630:	bl	1942c <pclose@plt+0xff10>
    9634:	cmp	r5, #0
    9638:	ble	96b0 <pclose@plt+0x194>
    963c:	mov	r4, r6
    9640:	b	9650 <pclose@plt+0x134>
    9644:	bl	1942c <pclose@plt+0xff10>
    9648:	cmp	r5, #0
    964c:	beq	96b0 <pclose@plt+0x194>
    9650:	mov	r6, r4
    9654:	ldr	r0, [r4], #4
    9658:	ldrb	r3, [r0]
    965c:	cmp	r3, #45	; 0x2d
    9660:	cmpne	r3, #43	; 0x2b
    9664:	bne	9674 <pclose@plt+0x158>
    9668:	ldrb	r2, [r0, #1]
    966c:	cmp	r2, #0
    9670:	bne	9688 <pclose@plt+0x16c>
    9674:	bl	192bc <pclose@plt+0xfda0>
    9678:	cmp	r0, #0
    967c:	beq	96b0 <pclose@plt+0x194>
    9680:	ldr	r0, [r4, #-4]
    9684:	ldrb	r3, [r0]
    9688:	cmp	r3, #45	; 0x2d
    968c:	sub	r5, r5, #1
    9690:	mov	r6, r4
    9694:	bne	9644 <pclose@plt+0x128>
    9698:	ldrb	r3, [r0, #1]
    969c:	cmp	r3, #45	; 0x2d
    96a0:	bne	9644 <pclose@plt+0x128>
    96a4:	ldrb	r3, [r0, #2]
    96a8:	cmp	r3, #0
    96ac:	bne	9644 <pclose@plt+0x128>
    96b0:	bl	192bc <pclose@plt+0xfda0>
    96b4:	cmp	r0, #0
    96b8:	bne	9844 <pclose@plt+0x328>
    96bc:	ldr	r3, [r8]
    96c0:	cmp	r3, #0
    96c4:	bne	9868 <pclose@plt+0x34c>
    96c8:	movw	r0, #63940	; 0xf9c4
    96cc:	movt	r0, #1
    96d0:	bl	117b4 <pclose@plt+0x8298>
    96d4:	movw	r4, #16376	; 0x3ff8
    96d8:	movt	r4, #3
    96dc:	cmp	r0, #0
    96e0:	str	r0, [r4]
    96e4:	beq	96f4 <pclose@plt+0x1d8>
    96e8:	ldrb	r3, [r0]
    96ec:	cmp	r3, #0
    96f0:	bne	9718 <pclose@plt+0x1fc>
    96f4:	movw	r0, #63948	; 0xf9cc
    96f8:	movt	r0, #1
    96fc:	bl	117b4 <pclose@plt+0x8298>
    9700:	cmp	r0, #0
    9704:	str	r0, [r4]
    9708:	beq	9834 <pclose@plt+0x318>
    970c:	ldrb	r3, [r0]
    9710:	cmp	r3, #0
    9714:	beq	9834 <pclose@plt+0x318>
    9718:	movw	r0, #63960	; 0xf9d8
    971c:	movt	r0, #1
    9720:	bl	117b4 <pclose@plt+0x8298>
    9724:	movw	r3, #16360	; 0x3fe8
    9728:	movt	r3, #3
    972c:	cmp	r0, #0
    9730:	str	r0, [r3]
    9734:	beq	9824 <pclose@plt+0x308>
    9738:	ldrb	r2, [r0]
    973c:	cmp	r2, #0
    9740:	beq	9824 <pclose@plt+0x308>
    9744:	movw	r3, #16352	; 0x3fe0
    9748:	movt	r3, #3
    974c:	ldr	r8, [r3]
    9750:	cmp	r8, #0
    9754:	bne	9850 <pclose@plt+0x334>
    9758:	cmp	r5, #0
    975c:	sub	r5, r5, #1
    9760:	ble	97a0 <pclose@plt+0x284>
    9764:	ldr	r0, [r6], #4
    9768:	sub	r5, r5, #1
    976c:	bl	12da8 <pclose@plt+0x988c>
    9770:	mov	r1, r8
    9774:	subs	r4, r0, #0
    9778:	ldreq	r4, [r6, #-4]
    977c:	mov	r0, r4
    9780:	bl	14574 <pclose@plt+0xb058>
    9784:	mov	r0, #0
    9788:	bl	144fc <pclose@plt+0xafe0>
    978c:	mov	r8, r0
    9790:	mov	r0, r4
    9794:	bl	921c <free@plt>
    9798:	cmn	r5, #1
    979c:	bne	9764 <pclose@plt+0x248>
    97a0:	ldr	r3, [r7]
    97a4:	cmp	r3, #0
    97a8:	beq	9884 <pclose@plt+0x368>
    97ac:	movw	r3, #552	; 0x228
    97b0:	movt	r3, #3
    97b4:	ldr	r3, [r3]
    97b8:	cmp	r3, #0
    97bc:	beq	97d4 <pclose@plt+0x2b8>
    97c0:	movw	r3, #16536	; 0x4098
    97c4:	movt	r3, #3
    97c8:	ldr	r1, [r3]
    97cc:	cmp	r1, #0
    97d0:	beq	9938 <pclose@plt+0x41c>
    97d4:	bl	17f98 <pclose@plt+0xea7c>
    97d8:	movw	r4, #12696	; 0x3198
    97dc:	bl	1e648 <error@@Base+0x3e44>
    97e0:	movt	r4, #3
    97e4:	mov	r0, #1
    97e8:	bl	9ffc <pclose@plt+0xae0>
    97ec:	mov	r0, #1
    97f0:	bl	1d764 <error@@Base+0x2f60>
    97f4:	ldr	r3, [r4]
    97f8:	cmp	r3, #0
    97fc:	beq	98a4 <pclose@plt+0x388>
    9800:	bl	14564 <pclose@plt+0xb048>
    9804:	cmp	r0, #0
    9808:	ble	9948 <pclose@plt+0x42c>
    980c:	movw	r0, #64056	; 0xfa38
    9810:	mov	r1, #0
    9814:	movt	r0, #1
    9818:	bl	1a804 <error@@Base>
    981c:	mov	r0, #1
    9820:	bl	9bc8 <pclose@plt+0x6ac>
    9824:	movw	r2, #63972	; 0xf9e4
    9828:	movt	r2, #1
    982c:	str	r2, [r3]
    9830:	b	9744 <pclose@plt+0x228>
    9834:	movw	r3, #63956	; 0xf9d4
    9838:	movt	r3, #1
    983c:	str	r3, [r4]
    9840:	b	9718 <pclose@plt+0x1fc>
    9844:	bl	192d4 <pclose@plt+0xfdb8>
    9848:	mov	r0, #0
    984c:	bl	9bc8 <pclose@plt+0x6ac>
    9850:	movw	r0, #63988	; 0xf9f4
    9854:	mov	r1, #0
    9858:	movt	r0, #1
    985c:	bl	14574 <pclose@plt+0xb058>
    9860:	mov	r8, r0
    9864:	b	9758 <pclose@plt+0x23c>
    9868:	bl	19d34 <pclose@plt+0x10818>
    986c:	cmp	r0, #0
    9870:	movwne	r3, #16548	; 0x40a4
    9874:	movtne	r3, #3
    9878:	movne	r2, #1
    987c:	strne	r2, [r3]
    9880:	b	96c8 <pclose@plt+0x1ac>
    9884:	bl	14564 <pclose@plt+0xb048>
    9888:	cmp	r0, #0
    988c:	beq	9924 <pclose@plt+0x408>
    9890:	bl	12874 <pclose@plt+0x9358>
    9894:	cmp	r0, #0
    9898:	beq	990c <pclose@plt+0x3f0>
    989c:	mov	r0, #0
    98a0:	bl	9bc8 <pclose@plt+0x6ac>
    98a4:	movw	r3, #480	; 0x1e0
    98a8:	movt	r3, #3
    98ac:	ldr	r3, [r3]
    98b0:	ldrb	r2, [r3]
    98b4:	cmp	r2, #45	; 0x2d
    98b8:	beq	99a4 <pclose@plt+0x488>
    98bc:	bl	14564 <pclose@plt+0xb048>
    98c0:	cmp	r0, #0
    98c4:	beq	99b4 <pclose@plt+0x498>
    98c8:	bl	12874 <pclose@plt+0x9358>
    98cc:	subs	r5, r0, #0
    98d0:	bne	999c <pclose@plt+0x480>
    98d4:	movw	r4, #16548	; 0x40a4
    98d8:	movt	r4, #3
    98dc:	ldr	r3, [r4]
    98e0:	cmp	r3, #0
    98e4:	beq	9990 <pclose@plt+0x474>
    98e8:	bl	14564 <pclose@plt+0xb048>
    98ec:	cmp	r0, #1
    98f0:	strne	r5, [r4]
    98f4:	bne	9990 <pclose@plt+0x474>
    98f8:	bl	143d4 <pclose@plt+0xaeb8>
    98fc:	movw	r3, #16384	; 0x4000
    9900:	movt	r3, #3
    9904:	str	r0, [r3]
    9908:	b	9990 <pclose@plt+0x474>
    990c:	bl	12088 <pclose@plt+0x8b6c>
    9910:	mov	r0, #1
    9914:	bl	1285c <pclose@plt+0x9340>
    9918:	cmp	r0, #0
    991c:	beq	990c <pclose@plt+0x3f0>
    9920:	b	989c <pclose@plt+0x380>
    9924:	bl	12798 <pclose@plt+0x927c>
    9928:	cmp	r0, #0
    992c:	bne	989c <pclose@plt+0x380>
    9930:	bl	12088 <pclose@plt+0x8b6c>
    9934:	b	989c <pclose@plt+0x380>
    9938:	movw	r0, #64012	; 0xfa0c
    993c:	movt	r0, #1
    9940:	bl	1a804 <error@@Base>
    9944:	b	97d4 <pclose@plt+0x2b8>
    9948:	ldr	r0, [r4]
    994c:	bl	1e2fc <error@@Base+0x3af8>
    9950:	bl	1e624 <error@@Base+0x3e20>
    9954:	cmp	r0, #0
    9958:	bne	999c <pclose@plt+0x480>
    995c:	bl	1e378 <error@@Base+0x3b74>
    9960:	mvn	r2, #0
    9964:	mvn	r3, #0
    9968:	movw	ip, #16336	; 0x3fd0
    996c:	movt	ip, #3
    9970:	cmp	r1, r3
    9974:	cmpeq	r0, r2
    9978:	strd	r0, [ip]
    997c:	beq	999c <pclose@plt+0x480>
    9980:	movw	r3, #16572	; 0x40bc
    9984:	movt	r3, #3
    9988:	ldr	r3, [r3]
    998c:	str	r3, [ip, #8]
    9990:	bl	aca4 <pclose@plt+0x1788>
    9994:	bl	f794 <pclose@plt+0x6278>
    9998:	b	989c <pclose@plt+0x380>
    999c:	mov	r0, #1
    99a0:	bl	9bc8 <pclose@plt+0x6ac>
    99a4:	ldrb	r3, [r3, #1]
    99a8:	cmp	r3, #0
    99ac:	beq	9800 <pclose@plt+0x2e4>
    99b0:	b	98bc <pclose@plt+0x3a0>
    99b4:	bl	12798 <pclose@plt+0x927c>
    99b8:	cmp	r0, #0
    99bc:	bne	999c <pclose@plt+0x480>
    99c0:	movw	r3, #16548	; 0x40a4
    99c4:	movt	r3, #3
    99c8:	ldr	r3, [r3]
    99cc:	cmp	r3, #0
    99d0:	beq	9990 <pclose@plt+0x474>
    99d4:	b	98f8 <pclose@plt+0x3dc>
    99d8:	mov	fp, #0
    99dc:	mov	lr, #0
    99e0:	pop	{r1}		; (ldr r1, [sp], #4)
    99e4:	mov	r2, sp
    99e8:	push	{r2}		; (str r2, [sp, #-4]!)
    99ec:	push	{r0}		; (str r0, [sp, #-4]!)
    99f0:	ldr	ip, [pc, #16]	; 9a08 <pclose@plt+0x4ec>
    99f4:	push	{ip}		; (str ip, [sp, #-4]!)
    99f8:	ldr	r0, [pc, #12]	; 9a0c <pclose@plt+0x4f0>
    99fc:	ldr	r3, [pc, #12]	; 9a10 <pclose@plt+0x4f4>
    9a00:	bl	9360 <__libc_start_main@plt>
    9a04:	bl	94e0 <abort@plt>
    9a08:	andeq	pc, r1, ip, ror r9	; <UNPREDICTABLE>
    9a0c:	andeq	r9, r0, r8, lsr #10
    9a10:	andeq	pc, r1, r8, lsl r9	; <UNPREDICTABLE>
    9a14:	ldr	r3, [pc, #20]	; 9a30 <pclose@plt+0x514>
    9a18:	ldr	r2, [pc, #20]	; 9a34 <pclose@plt+0x518>
    9a1c:	add	r3, pc, r3
    9a20:	ldr	r2, [r3, r2]
    9a24:	cmp	r2, #0
    9a28:	bxeq	lr
    9a2c:	b	9384 <__gmon_start__@plt>
    9a30:	ldrdeq	r4, [r2], -ip
    9a34:	andeq	r0, r0, r4, lsr r1
    9a38:	push	{r3, lr}
    9a3c:	movw	r0, #488	; 0x1e8
    9a40:	ldr	r3, [pc, #36]	; 9a6c <pclose@plt+0x550>
    9a44:	movt	r0, #3
    9a48:	rsb	r3, r0, r3
    9a4c:	cmp	r3, #6
    9a50:	popls	{r3, pc}
    9a54:	movw	r3, #0
    9a58:	movt	r3, #0
    9a5c:	cmp	r3, #0
    9a60:	popeq	{r3, pc}
    9a64:	blx	r3
    9a68:	pop	{r3, pc}
    9a6c:	andeq	r0, r3, fp, ror #3
    9a70:	push	{r3, lr}
    9a74:	movw	r0, #488	; 0x1e8
    9a78:	movw	r3, #488	; 0x1e8
    9a7c:	movt	r0, #3
    9a80:	movt	r3, #3
    9a84:	rsb	r3, r0, r3
    9a88:	asr	r3, r3, #2
    9a8c:	add	r3, r3, r3, lsr #31
    9a90:	asrs	r1, r3, #1
    9a94:	popeq	{r3, pc}
    9a98:	movw	r2, #0
    9a9c:	movt	r2, #0
    9aa0:	cmp	r2, #0
    9aa4:	popeq	{r3, pc}
    9aa8:	blx	r2
    9aac:	pop	{r3, pc}
    9ab0:	push	{r4, lr}
    9ab4:	movw	r4, #509	; 0x1fd
    9ab8:	movt	r4, #3
    9abc:	ldrb	r3, [r4]
    9ac0:	cmp	r3, #0
    9ac4:	popne	{r4, pc}
    9ac8:	bl	9a38 <pclose@plt+0x51c>
    9acc:	mov	r3, #1
    9ad0:	strb	r3, [r4]
    9ad4:	pop	{r4, pc}
    9ad8:	movw	r0, #57084	; 0xdefc
    9adc:	movt	r0, #2
    9ae0:	push	{r3, lr}
    9ae4:	ldr	r3, [r0]
    9ae8:	cmp	r3, #0
    9aec:	beq	9b04 <pclose@plt+0x5e8>
    9af0:	movw	r3, #0
    9af4:	movt	r3, #0
    9af8:	cmp	r3, #0
    9afc:	beq	9b04 <pclose@plt+0x5e8>
    9b00:	blx	r3
    9b04:	pop	{r3, lr}
    9b08:	b	9a70 <pclose@plt+0x554>
    9b0c:	ldrb	r3, [r0]
    9b10:	cmp	r3, #32
    9b14:	cmpne	r3, #9
    9b18:	bxne	lr
    9b1c:	add	r3, r0, #1
    9b20:	mov	r0, r3
    9b24:	ldrb	r2, [r3], #1
    9b28:	cmp	r2, #32
    9b2c:	cmpne	r2, #9
    9b30:	beq	9b20 <pclose@plt+0x604>
    9b34:	bx	lr
    9b38:	push	{r4, r5, r6, r7}
    9b3c:	ldrb	r4, [r1]
    9b40:	cmp	r4, #0
    9b44:	beq	9bc0 <pclose@plt+0x6a4>
    9b48:	mov	r3, #0
    9b4c:	b	9b60 <pclose@plt+0x644>
    9b50:	ldrb	r4, [r1, #1]!
    9b54:	add	r3, r3, #1
    9b58:	cmp	r4, #0
    9b5c:	beq	9ba8 <pclose@plt+0x68c>
    9b60:	ldrb	ip, [r0, r3]
    9b64:	cmp	r2, #0
    9b68:	sub	r5, r4, #65	; 0x41
    9b6c:	sub	r6, ip, #65	; 0x41
    9b70:	beq	9b90 <pclose@plt+0x674>
    9b74:	cmp	r3, #0
    9b78:	sub	r7, ip, #97	; 0x61
    9b7c:	bne	9b88 <pclose@plt+0x66c>
    9b80:	cmp	r7, #25
    9b84:	bls	9bb4 <pclose@plt+0x698>
    9b88:	cmp	r6, #25
    9b8c:	addls	ip, ip, #32
    9b90:	cmp	r3, #0
    9b94:	beq	9ba0 <pclose@plt+0x684>
    9b98:	cmp	r5, #25
    9b9c:	addls	r4, r4, #32
    9ba0:	cmp	ip, r4
    9ba4:	beq	9b50 <pclose@plt+0x634>
    9ba8:	mov	r0, r3
    9bac:	pop	{r4, r5, r6, r7}
    9bb0:	bx	lr
    9bb4:	mvn	r0, #0
    9bb8:	pop	{r4, r5, r6, r7}
    9bbc:	bx	lr
    9bc0:	mov	r0, r4
    9bc4:	b	9bac <pclose@plt+0x690>
    9bc8:	push	{r3, r4, r5, lr}
    9bcc:	subs	r5, r0, #0
    9bd0:	movw	r4, #512	; 0x200
    9bd4:	movw	r3, #16364	; 0x3fec
    9bd8:	movt	r4, #3
    9bdc:	movt	r3, #3
    9be0:	mov	r0, #0
    9be4:	mov	r2, #1
    9be8:	ldrlt	r5, [r4]
    9bec:	strge	r5, [r4]
    9bf0:	str	r2, [r3]
    9bf4:	bl	12774 <pclose@plt+0x9258>
    9bf8:	bl	ed98 <pclose@plt+0x587c>
    9bfc:	ldr	r3, [r4, #4]
    9c00:	cmp	r3, #0
    9c04:	beq	9c1c <pclose@plt+0x700>
    9c08:	movw	r3, #16356	; 0x3fe4
    9c0c:	movt	r3, #3
    9c10:	ldr	r3, [r3]
    9c14:	cmp	r3, #0
    9c18:	bne	9c38 <pclose@plt+0x71c>
    9c1c:	bl	add0 <pclose@plt+0x18b4>
    9c20:	bl	1a2d0 <pclose@plt+0x10db4>
    9c24:	mov	r0, #0
    9c28:	bl	9ffc <pclose@plt+0xae0>
    9c2c:	bl	1e678 <error@@Base+0x3e74>
    9c30:	mov	r0, r5
    9c34:	bl	93b4 <exit@plt>
    9c38:	bl	b104 <pclose@plt+0x1be8>
    9c3c:	b	9c1c <pclose@plt+0x700>
    9c40:	push	{r3, lr}
    9c44:	bl	91b0 <calloc@plt>
    9c48:	subs	r1, r0, #0
    9c4c:	popne	{r3, pc}
    9c50:	movw	r0, #63888	; 0xf990
    9c54:	movt	r0, #1
    9c58:	bl	1a804 <error@@Base>
    9c5c:	mov	r0, #1
    9c60:	bl	9bc8 <pclose@plt+0x6ac>
    9c64:	push	{r4, lr}
    9c68:	mov	r4, r0
    9c6c:	bl	93c0 <strlen@plt>
    9c70:	mov	r1, #1
    9c74:	add	r0, r0, r1
    9c78:	bl	9c40 <pclose@plt+0x724>
    9c7c:	mov	r1, r4
    9c80:	bl	9318 <strcpy@plt>
    9c84:	pop	{r4, pc}
    9c88:	movw	r3, #540	; 0x21c
    9c8c:	movt	r3, #3
    9c90:	ldr	r2, [r3]
    9c94:	add	r2, r2, #1
    9c98:	str	r2, [r3]
    9c9c:	bx	lr
    9ca0:	push	{r4, r5, r6, r7, lr}
    9ca4:	movw	r6, #496	; 0x1f0
    9ca8:	movt	r6, #3
    9cac:	sub	sp, sp, #36	; 0x24
    9cb0:	mov	r5, r0
    9cb4:	movw	r0, #64092	; 0xfa5c
    9cb8:	ldr	r3, [r6]
    9cbc:	movt	r0, #1
    9cc0:	str	r3, [sp, #28]
    9cc4:	bl	117b4 <pclose@plt+0x8298>
    9cc8:	cmp	r0, #0
    9ccc:	beq	9d1c <pclose@plt+0x800>
    9cd0:	ldrb	r3, [r0]
    9cd4:	cmp	r3, #0
    9cd8:	beq	9d1c <pclose@plt+0x800>
    9cdc:	movw	r7, #540	; 0x21c
    9ce0:	movt	r7, #3
    9ce4:	ldr	r4, [r7, #4]
    9ce8:	cmp	r4, #0
    9cec:	bne	9d00 <pclose@plt+0x7e4>
    9cf0:	b	9d64 <pclose@plt+0x848>
    9cf4:	ldr	r4, [r4]
    9cf8:	cmp	r4, #0
    9cfc:	beq	9d64 <pclose@plt+0x848>
    9d00:	ldr	r0, [r4, #4]
    9d04:	mov	r1, r5
    9d08:	bl	91d4 <strcmp@plt>
    9d0c:	cmp	r0, #0
    9d10:	bne	9cf4 <pclose@plt+0x7d8>
    9d14:	ldr	r0, [r4, #8]
    9d18:	b	9d4c <pclose@plt+0x830>
    9d1c:	movw	r3, #64120	; 0xfa78
    9d20:	movt	r3, #1
    9d24:	add	ip, sp, #12
    9d28:	ldm	r3, {r0, r1, r2, r3}
    9d2c:	stmia	ip!, {r0, r1, r2}
    9d30:	mov	r1, r5
    9d34:	add	r0, sp, #25
    9d38:	mov	r2, #16
    9d3c:	strb	r3, [ip]
    9d40:	bl	9324 <__strcpy_chk@plt>
    9d44:	add	r0, sp, #12
    9d48:	bl	117b4 <pclose@plt+0x8298>
    9d4c:	ldr	r2, [sp, #28]
    9d50:	ldr	r3, [r6]
    9d54:	cmp	r2, r3
    9d58:	bne	9dc4 <pclose@plt+0x8a8>
    9d5c:	add	sp, sp, #36	; 0x24
    9d60:	pop	{r4, r5, r6, r7, pc}
    9d64:	mov	r1, #12
    9d68:	mov	r0, #1
    9d6c:	bl	9c40 <pclose@plt+0x724>
    9d70:	mov	r4, r0
    9d74:	mov	r0, r5
    9d78:	bl	9c64 <pclose@plt+0x748>
    9d7c:	str	r0, [r4, #4]
    9d80:	mov	r0, r5
    9d84:	bl	93c0 <strlen@plt>
    9d88:	mov	r1, #1
    9d8c:	add	r0, r0, #3
    9d90:	bl	9c40 <pclose@plt+0x724>
    9d94:	movw	r3, #64112	; 0xfa70
    9d98:	mov	r1, #1
    9d9c:	movt	r3, #1
    9da0:	mvn	r2, #0
    9da4:	str	r0, [r4, #8]
    9da8:	str	r5, [sp]
    9dac:	bl	93fc <__sprintf_chk@plt>
    9db0:	ldr	r3, [r7, #4]
    9db4:	ldr	r0, [r4, #8]
    9db8:	str	r4, [r7, #4]
    9dbc:	str	r3, [r4]
    9dc0:	b	9d4c <pclose@plt+0x830>
    9dc4:	bl	9294 <__stack_chk_fail@plt>
    9dc8:	push	{r4, lr}
    9dcc:	mov	r4, r0
    9dd0:	bl	9ca0 <pclose@plt+0x784>
    9dd4:	cmp	r0, #0
    9dd8:	beq	9dec <pclose@plt+0x8d0>
    9ddc:	mov	r1, #0
    9de0:	mov	r2, #10
    9de4:	pop	{r4, lr}
    9de8:	b	91e0 <strtol@plt>
    9dec:	movw	r3, #540	; 0x21c
    9df0:	movt	r3, #3
    9df4:	ldr	r3, [r3, #8]
    9df8:	cmp	r3, #0
    9dfc:	bne	9e0c <pclose@plt+0x8f0>
    9e00:	mov	r0, r4
    9e04:	pop	{r4, lr}
    9e08:	b	933c <tgetnum@plt>
    9e0c:	mvn	r0, #0
    9e10:	pop	{r4, pc}
    9e14:	push	{r3, r4, r5, lr}
    9e18:	mov	r4, r1
    9e1c:	mov	r5, r0
    9e20:	bl	9ca0 <pclose@plt+0x784>
    9e24:	cmp	r0, #0
    9e28:	popne	{r3, r4, r5, pc}
    9e2c:	movw	r3, #540	; 0x21c
    9e30:	movt	r3, #3
    9e34:	ldr	r3, [r3, #8]
    9e38:	cmp	r3, #0
    9e3c:	popne	{r3, r4, r5, pc}
    9e40:	mov	r0, r5
    9e44:	mov	r1, r4
    9e48:	pop	{r3, r4, r5, lr}
    9e4c:	b	94a4 <tgetstr@plt>
    9e50:	push	{r3, r4, r5, r6, r7, lr}
    9e54:	mov	r7, r1
    9e58:	ldr	r4, [sp, #32]
    9e5c:	mov	r5, r2
    9e60:	mov	r6, r3
    9e64:	mov	r1, r4
    9e68:	bl	9e14 <pclose@plt+0x8f8>
    9e6c:	cmp	r0, #0
    9e70:	str	r0, [r5]
    9e74:	beq	9eb8 <pclose@plt+0x99c>
    9e78:	mov	r0, r7
    9e7c:	mov	r1, r4
    9e80:	bl	9e14 <pclose@plt+0x8f8>
    9e84:	cmp	r0, #0
    9e88:	str	r0, [r6]
    9e8c:	popne	{r3, r4, r5, r6, r7, pc}
    9e90:	mov	r1, r4
    9e94:	movw	r0, #64136	; 0xfa88
    9e98:	movt	r0, #1
    9e9c:	bl	9e14 <pclose@plt+0x8f8>
    9ea0:	cmp	r0, #0
    9ea4:	strne	r0, [r6]
    9ea8:	movweq	r3, #14888	; 0x3a28
    9eac:	movteq	r3, #2
    9eb0:	streq	r3, [r6]
    9eb4:	pop	{r3, r4, r5, r6, r7, pc}
    9eb8:	ldr	r3, [sp, #24]
    9ebc:	str	r3, [r5]
    9ec0:	ldr	r3, [sp, #28]
    9ec4:	str	r3, [r6]
    9ec8:	pop	{r3, r4, r5, r6, r7, pc}
    9ecc:	push	{r4, lr}
    9ed0:	mov	r4, r0
    9ed4:	bl	9ca0 <pclose@plt+0x784>
    9ed8:	cmp	r0, #0
    9edc:	beq	9ef8 <pclose@plt+0x9dc>
    9ee0:	ldrb	r0, [r0]
    9ee4:	cmp	r0, #48	; 0x30
    9ee8:	cmpne	r0, #0
    9eec:	moveq	r0, #0
    9ef0:	movne	r0, #1
    9ef4:	pop	{r4, pc}
    9ef8:	movw	r2, #540	; 0x21c
    9efc:	movt	r2, #3
    9f00:	ldr	r2, [r2, #8]
    9f04:	cmp	r2, #0
    9f08:	popne	{r4, pc}
    9f0c:	mov	r0, r4
    9f10:	pop	{r4, lr}
    9f14:	b	92c4 <tgetflag@plt>
    9f18:	push	{r4, r5, r6, r7, r8, lr}
    9f1c:	mov	r5, r0
    9f20:	ldrb	r3, [r0]
    9f24:	mov	r4, r1
    9f28:	cmp	r3, #0
    9f2c:	ldrb	r3, [r1]
    9f30:	bne	9f44 <pclose@plt+0xa28>
    9f34:	cmp	r3, #0
    9f38:	beq	9f50 <pclose@plt+0xa34>
    9f3c:	mov	r0, r1
    9f40:	pop	{r4, r5, r6, r7, r8, pc}
    9f44:	cmp	r3, #0
    9f48:	bne	9f68 <pclose@plt+0xa4c>
    9f4c:	pop	{r4, r5, r6, r7, r8, pc}
    9f50:	movw	r3, #540	; 0x21c
    9f54:	movt	r3, #3
    9f58:	mov	r0, r2
    9f5c:	mov	r2, #1
    9f60:	str	r2, [r3, #12]
    9f64:	pop	{r4, r5, r6, r7, r8, pc}
    9f68:	movw	r7, #16408	; 0x4018
    9f6c:	movt	r7, #3
    9f70:	movw	r6, #540	; 0x21c
    9f74:	movt	r6, #3
    9f78:	ldr	r1, [r7]
    9f7c:	movw	r2, #40072	; 0x9c88
    9f80:	movt	r2, #0
    9f84:	mov	r8, #0
    9f88:	str	r8, [r6]
    9f8c:	bl	91f8 <tputs@plt>
    9f90:	ldr	r1, [r7]
    9f94:	mov	r0, r4
    9f98:	movw	r2, #40072	; 0x9c88
    9f9c:	movt	r2, #0
    9fa0:	ldr	r7, [r6]
    9fa4:	str	r8, [r6]
    9fa8:	bl	91f8 <tputs@plt>
    9fac:	ldr	r0, [r6]
    9fb0:	cmp	r7, r0
    9fb4:	movge	r0, r4
    9fb8:	movlt	r0, r5
    9fbc:	pop	{r4, r5, r6, r7, r8, pc}
    9fc0:	movw	r3, #16432	; 0x4030
    9fc4:	movt	r3, #3
    9fc8:	movw	r2, #41776	; 0xa330
    9fcc:	mov	r1, #1
    9fd0:	ldr	r3, [r3]
    9fd4:	cmp	r3, #0
    9fd8:	movw	r3, #540	; 0x21c
    9fdc:	movt	r3, #3
    9fe0:	bne	9ff0 <pclose@plt+0xad4>
    9fe4:	ldr	r0, [r3, #20]
    9fe8:	movt	r2, #1
    9fec:	b	91f8 <tputs@plt>
    9ff0:	ldr	r0, [r3, #16]
    9ff4:	movt	r2, #1
    9ff8:	b	91f8 <tputs@plt>
    9ffc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    a000:	movw	r4, #540	; 0x21c
    a004:	movt	r4, #3
    a008:	movw	r5, #496	; 0x1f0
    a00c:	movt	r5, #3
    a010:	sub	sp, sp, #64	; 0x40
    a014:	ldr	r3, [r4, #24]
    a018:	mov	r6, r0
    a01c:	ldr	r2, [r5]
    a020:	cmp	r0, r3
    a024:	str	r2, [sp, #60]	; 0x3c
    a028:	beq	a088 <pclose@plt+0xb6c>
    a02c:	movw	r3, #16428	; 0x402c
    a030:	cmp	r0, #0
    a034:	movt	r3, #3
    a038:	mov	r2, #8
    a03c:	str	r2, [r3]
    a040:	bne	a0a0 <pclose@plt+0xb84>
    a044:	add	lr, r4, #32
    a048:	mov	ip, sp
    a04c:	movw	r7, #16684	; 0x412c
    a050:	movt	r7, #3
    a054:	ldm	lr!, {r0, r1, r2, r3}
    a058:	stmia	ip!, {r0, r1, r2, r3}
    a05c:	ldm	lr!, {r0, r1, r2, r3}
    a060:	stmia	ip!, {r0, r1, r2, r3}
    a064:	ldm	lr!, {r0, r1, r2, r3}
    a068:	stmia	ip!, {r0, r1, r2, r3}
    a06c:	ldm	lr, {r0, r1, r2}
    a070:	stm	ip, {r0, r1, r2}
    a074:	mov	r2, sp
    a078:	ldr	r0, [r7]
    a07c:	mov	r1, #1
    a080:	bl	930c <tcsetattr@plt>
    a084:	str	r6, [r4, #24]
    a088:	ldr	r2, [sp, #60]	; 0x3c
    a08c:	ldr	r3, [r5]
    a090:	cmp	r2, r3
    a094:	bne	a288 <pclose@plt+0xd6c>
    a098:	add	sp, sp, #64	; 0x40
    a09c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a0a0:	movw	r7, #16684	; 0x412c
    a0a4:	movt	r7, #3
    a0a8:	mov	r1, sp
    a0ac:	ldr	r0, [r7]
    a0b0:	bl	9510 <tcgetattr@plt>
    a0b4:	ldr	r3, [r4, #28]
    a0b8:	cmp	r3, #0
    a0bc:	beq	a170 <pclose@plt+0xc54>
    a0c0:	mov	r0, sp
    a0c4:	bl	93d8 <cfgetospeed@plt>
    a0c8:	cmp	r0, #8
    a0cc:	beq	a0fc <pclose@plt+0xbe0>
    a0d0:	bls	a1a4 <pclose@plt+0xc88>
    a0d4:	cmp	r0, #13
    a0d8:	beq	a0fc <pclose@plt+0xbe0>
    a0dc:	bhi	a1d0 <pclose@plt+0xcb4>
    a0e0:	cmp	r0, #10
    a0e4:	beq	a0fc <pclose@plt+0xbe0>
    a0e8:	bcc	a238 <pclose@plt+0xd1c>
    a0ec:	cmp	r0, #11
    a0f0:	beq	a0fc <pclose@plt+0xbe0>
    a0f4:	cmp	r0, #12
    a0f8:	bne	a108 <pclose@plt+0xbec>
    a0fc:	movw	r3, #488	; 0x1e8
    a100:	movt	r3, #3
    a104:	str	r0, [r3]
    a108:	ldr	r2, [sp, #4]
    a10c:	movw	r0, #16404	; 0x4014
    a110:	ldrb	sl, [sp, #19]
    a114:	movt	r0, #3
    a118:	ldrb	r9, [sp, #20]
    a11c:	bic	r2, r2, #56	; 0x38
    a120:	ldrb	ip, [sp, #31]
    a124:	movw	r1, #16400	; 0x4010
    a128:	ldr	lr, [sp, #12]
    a12c:	movt	r1, #3
    a130:	movw	r3, #16464	; 0x4050
    a134:	movt	r3, #3
    a138:	orr	r2, r2, #6144	; 0x1800
    a13c:	str	r9, [r1]
    a140:	orr	r2, r2, #5
    a144:	bic	r1, lr, #122	; 0x7a
    a148:	str	r2, [sp, #4]
    a14c:	mov	r2, #1
    a150:	str	ip, [r3]
    a154:	mov	r3, #0
    a158:	str	sl, [r0]
    a15c:	str	r1, [sp, #12]
    a160:	strb	r2, [sp, #23]
    a164:	strb	r3, [sp, #22]
    a168:	strb	r3, [sp, #32]
    a16c:	b	a074 <pclose@plt+0xb58>
    a170:	mov	lr, sp
    a174:	add	ip, r4, #32
    a178:	ldm	lr!, {r0, r1, r2, r3}
    a17c:	mov	r9, #1
    a180:	str	r9, [r4, #28]
    a184:	stmia	ip!, {r0, r1, r2, r3}
    a188:	ldm	lr!, {r0, r1, r2, r3}
    a18c:	stmia	ip!, {r0, r1, r2, r3}
    a190:	ldm	lr!, {r0, r1, r2, r3}
    a194:	stmia	ip!, {r0, r1, r2, r3}
    a198:	ldm	lr, {r0, r1, r2}
    a19c:	stm	ip, {r0, r1, r2}
    a1a0:	b	a0c0 <pclose@plt+0xba4>
    a1a4:	cmp	r0, #3
    a1a8:	beq	a0fc <pclose@plt+0xbe0>
    a1ac:	bls	a204 <pclose@plt+0xce8>
    a1b0:	cmp	r0, #5
    a1b4:	beq	a0fc <pclose@plt+0xbe0>
    a1b8:	bcc	a24c <pclose@plt+0xd30>
    a1bc:	cmp	r0, #6
    a1c0:	beq	a0fc <pclose@plt+0xbe0>
    a1c4:	cmp	r0, #7
    a1c8:	beq	a0fc <pclose@plt+0xbe0>
    a1cc:	b	a108 <pclose@plt+0xbec>
    a1d0:	cmp	r0, #15
    a1d4:	beq	a0fc <pclose@plt+0xbe0>
    a1d8:	bcc	a260 <pclose@plt+0xd44>
    a1dc:	movw	r3, #4097	; 0x1001
    a1e0:	cmp	r0, r3
    a1e4:	beq	a224 <pclose@plt+0xd08>
    a1e8:	add	r3, r3, #1
    a1ec:	cmp	r0, r3
    a1f0:	movweq	r3, #488	; 0x1e8
    a1f4:	movteq	r3, #3
    a1f8:	moveq	r2, #17
    a1fc:	streq	r2, [r3]
    a200:	b	a108 <pclose@plt+0xbec>
    a204:	cmp	r0, #1
    a208:	beq	a0fc <pclose@plt+0xbe0>
    a20c:	bhi	a274 <pclose@plt+0xd58>
    a210:	movw	r3, #488	; 0x1e8
    a214:	movt	r3, #3
    a218:	mov	r2, #0
    a21c:	str	r2, [r3]
    a220:	b	a108 <pclose@plt+0xbec>
    a224:	movw	r3, #488	; 0x1e8
    a228:	movt	r3, #3
    a22c:	mov	r2, #16
    a230:	str	r2, [r3]
    a234:	b	a108 <pclose@plt+0xbec>
    a238:	movw	r3, #488	; 0x1e8
    a23c:	movt	r3, #3
    a240:	mov	r2, #9
    a244:	str	r2, [r3]
    a248:	b	a108 <pclose@plt+0xbec>
    a24c:	movw	r3, #488	; 0x1e8
    a250:	movt	r3, #3
    a254:	mov	r2, #4
    a258:	str	r2, [r3]
    a25c:	b	a108 <pclose@plt+0xbec>
    a260:	movw	r3, #488	; 0x1e8
    a264:	movt	r3, #3
    a268:	mov	r2, #14
    a26c:	str	r2, [r3]
    a270:	b	a108 <pclose@plt+0xbec>
    a274:	movw	r3, #488	; 0x1e8
    a278:	movt	r3, #3
    a27c:	mov	r2, #2
    a280:	str	r2, [r3]
    a284:	b	a108 <pclose@plt+0xbec>
    a288:	bl	9294 <__stack_chk_fail@plt>
    a28c:	push	{r4, r5, lr}
    a290:	movw	r4, #496	; 0x1f0
    a294:	movt	r4, #3
    a298:	sub	sp, sp, #20
    a29c:	mov	r0, #2
    a2a0:	movw	r1, #21523	; 0x5413
    a2a4:	ldr	r3, [r4]
    a2a8:	add	r2, sp, #4
    a2ac:	str	r3, [sp, #12]
    a2b0:	bl	92dc <ioctl@plt>
    a2b4:	cmp	r0, #0
    a2b8:	bne	a304 <pclose@plt+0xde8>
    a2bc:	ldrh	r2, [sp, #4]
    a2c0:	ldrh	r5, [sp, #6]
    a2c4:	cmp	r2, #0
    a2c8:	beq	a308 <pclose@plt+0xdec>
    a2cc:	movw	r3, #16408	; 0x4018
    a2d0:	movt	r3, #3
    a2d4:	str	r2, [r3]
    a2d8:	cmp	r5, #0
    a2dc:	beq	a348 <pclose@plt+0xe2c>
    a2e0:	movw	r3, #16420	; 0x4024
    a2e4:	movt	r3, #3
    a2e8:	str	r5, [r3]
    a2ec:	ldr	r2, [sp, #12]
    a2f0:	ldr	r3, [r4]
    a2f4:	cmp	r2, r3
    a2f8:	bne	a3d4 <pclose@plt+0xeb8>
    a2fc:	add	sp, sp, #20
    a300:	pop	{r4, r5, pc}
    a304:	mov	r5, #0
    a308:	movw	r0, #64140	; 0xfa8c
    a30c:	movt	r0, #1
    a310:	bl	117b4 <pclose@plt+0x8298>
    a314:	cmp	r0, #0
    a318:	beq	a384 <pclose@plt+0xe68>
    a31c:	mov	r1, #0
    a320:	mov	r2, #10
    a324:	bl	91e0 <strtol@plt>
    a328:	movw	r3, #16408	; 0x4018
    a32c:	movt	r3, #3
    a330:	str	r0, [r3]
    a334:	cmp	r0, #0
    a338:	movle	r2, #24
    a33c:	strle	r2, [r3]
    a340:	cmp	r5, #0
    a344:	bne	a2e0 <pclose@plt+0xdc4>
    a348:	movw	r0, #64152	; 0xfa98
    a34c:	movt	r0, #1
    a350:	bl	117b4 <pclose@plt+0x8298>
    a354:	cmp	r0, #0
    a358:	beq	a3ac <pclose@plt+0xe90>
    a35c:	mov	r1, r5
    a360:	mov	r2, #10
    a364:	bl	91e0 <strtol@plt>
    a368:	movw	r3, #16420	; 0x4024
    a36c:	movt	r3, #3
    a370:	str	r0, [r3]
    a374:	cmp	r0, #0
    a378:	movle	r2, #80	; 0x50
    a37c:	strle	r2, [r3]
    a380:	b	a2ec <pclose@plt+0xdd0>
    a384:	movw	r0, #64148	; 0xfa94
    a388:	movt	r0, #1
    a38c:	bl	9dc8 <pclose@plt+0x8ac>
    a390:	movw	r3, #16408	; 0x4018
    a394:	movt	r3, #3
    a398:	cmp	r0, #0
    a39c:	strgt	r0, [r3]
    a3a0:	bgt	a2d8 <pclose@plt+0xdbc>
    a3a4:	ldr	r0, [r3]
    a3a8:	b	a334 <pclose@plt+0xe18>
    a3ac:	movw	r0, #64160	; 0xfaa0
    a3b0:	movt	r0, #1
    a3b4:	bl	9dc8 <pclose@plt+0x8ac>
    a3b8:	movw	r3, #16420	; 0x4024
    a3bc:	movt	r3, #3
    a3c0:	cmp	r0, #0
    a3c4:	strgt	r0, [r3]
    a3c8:	bgt	a2ec <pclose@plt+0xdd0>
    a3cc:	ldr	r0, [r3]
    a3d0:	b	a374 <pclose@plt+0xe58>
    a3d4:	bl	9294 <__stack_chk_fail@plt>
    a3d8:	push	{r4, lr}
    a3dc:	movw	r4, #496	; 0x1f0
    a3e0:	movt	r4, #3
    a3e4:	ldr	r3, [pc, #468]	; a5c0 <pclose@plt+0x10a4>
    a3e8:	sub	sp, sp, #8
    a3ec:	sub	r0, r0, #1
    a3f0:	ldr	r2, [r4]
    a3f4:	str	r3, [sp]
    a3f8:	str	r2, [sp, #4]
    a3fc:	cmp	r0, #39	; 0x27
    a400:	ldrls	pc, [pc, r0, lsl #2]
    a404:	b	a5b4 <pclose@plt+0x1098>
    a408:	ldrdeq	sl, [r0], -ip
    a40c:	strdeq	sl, [r0], -r0
    a410:	andeq	sl, r0, r4, lsl #10
    a414:	andeq	sl, r0, r8, lsl r5
    a418:	andeq	sl, r0, ip, lsr #10
    a41c:	andeq	sl, r0, r0, asr #10
    a420:	andeq	sl, r0, r4, asr r5
    a424:	andeq	sl, r0, r8, ror #10
    a428:	andeq	sl, r0, ip, ror r5
    a42c:			; <UNDEFINED> instruction: 0x0000a5b4
    a430:			; <UNDEFINED> instruction: 0x0000a5b4
    a434:			; <UNDEFINED> instruction: 0x0000a5b4
    a438:			; <UNDEFINED> instruction: 0x0000a5b4
    a43c:			; <UNDEFINED> instruction: 0x0000a5b4
    a440:			; <UNDEFINED> instruction: 0x0000a5b4
    a444:			; <UNDEFINED> instruction: 0x0000a5b4
    a448:			; <UNDEFINED> instruction: 0x0000a5b4
    a44c:			; <UNDEFINED> instruction: 0x0000a5b4
    a450:			; <UNDEFINED> instruction: 0x0000a5b4
    a454:			; <UNDEFINED> instruction: 0x0000a5b4
    a458:			; <UNDEFINED> instruction: 0x0000a5b4
    a45c:			; <UNDEFINED> instruction: 0x0000a5b4
    a460:			; <UNDEFINED> instruction: 0x0000a5b4
    a464:			; <UNDEFINED> instruction: 0x0000a5b4
    a468:			; <UNDEFINED> instruction: 0x0000a5b4
    a46c:			; <UNDEFINED> instruction: 0x0000a5b4
    a470:			; <UNDEFINED> instruction: 0x0000a5b4
    a474:			; <UNDEFINED> instruction: 0x0000a5b4
    a478:			; <UNDEFINED> instruction: 0x0000a5b4
    a47c:			; <UNDEFINED> instruction: 0x0000a5b4
    a480:			; <UNDEFINED> instruction: 0x0000a5b4
    a484:			; <UNDEFINED> instruction: 0x0000a5b4
    a488:			; <UNDEFINED> instruction: 0x0000a5b4
    a48c:			; <UNDEFINED> instruction: 0x0000a5b4
    a490:			; <UNDEFINED> instruction: 0x0000a5b4
    a494:			; <UNDEFINED> instruction: 0x0000a5b4
    a498:			; <UNDEFINED> instruction: 0x0000a5b4
    a49c:			; <UNDEFINED> instruction: 0x0000a5b4
    a4a0:			; <UNDEFINED> instruction: 0x0000a5b4
    a4a4:	andeq	sl, r0, r8, lsr #9
    a4a8:	movw	r3, #540	; 0x21c
    a4ac:	movt	r3, #3
    a4b0:	add	r0, r3, #92	; 0x5c
    a4b4:	mov	r1, #11
    a4b8:	mov	r2, #0
    a4bc:	strb	r1, [r3, #92]	; 0x5c
    a4c0:	strb	r2, [r3, #93]	; 0x5d
    a4c4:	ldr	r2, [sp, #4]
    a4c8:	ldr	r3, [r4]
    a4cc:	cmp	r2, r3
    a4d0:	bne	a5bc <pclose@plt+0x10a0>
    a4d4:	add	sp, sp, #8
    a4d8:	pop	{r4, pc}
    a4dc:	movw	r0, #64164	; 0xfaa4
    a4e0:	mov	r1, sp
    a4e4:	movt	r0, #1
    a4e8:	bl	9e14 <pclose@plt+0x8f8>
    a4ec:	b	a4c4 <pclose@plt+0xfa8>
    a4f0:	movw	r0, #64168	; 0xfaa8
    a4f4:	mov	r1, sp
    a4f8:	movt	r0, #1
    a4fc:	bl	9e14 <pclose@plt+0x8f8>
    a500:	b	a4c4 <pclose@plt+0xfa8>
    a504:	movw	r0, #64172	; 0xfaac
    a508:	mov	r1, sp
    a50c:	movt	r0, #1
    a510:	bl	9e14 <pclose@plt+0x8f8>
    a514:	b	a4c4 <pclose@plt+0xfa8>
    a518:	movw	r0, #64176	; 0xfab0
    a51c:	mov	r1, sp
    a520:	movt	r0, #1
    a524:	bl	9e14 <pclose@plt+0x8f8>
    a528:	b	a4c4 <pclose@plt+0xfa8>
    a52c:	movw	r0, #64180	; 0xfab4
    a530:	mov	r1, sp
    a534:	movt	r0, #1
    a538:	bl	9e14 <pclose@plt+0x8f8>
    a53c:	b	a4c4 <pclose@plt+0xfa8>
    a540:	movw	r0, #64184	; 0xfab8
    a544:	mov	r1, sp
    a548:	movt	r0, #1
    a54c:	bl	9e14 <pclose@plt+0x8f8>
    a550:	b	a4c4 <pclose@plt+0xfa8>
    a554:	movw	r0, #64188	; 0xfabc
    a558:	mov	r1, sp
    a55c:	movt	r0, #1
    a560:	bl	9e14 <pclose@plt+0x8f8>
    a564:	b	a4c4 <pclose@plt+0xfa8>
    a568:	movw	r0, #64192	; 0xfac0
    a56c:	mov	r1, sp
    a570:	movt	r0, #1
    a574:	bl	9e14 <pclose@plt+0x8f8>
    a578:	b	a4c4 <pclose@plt+0xfa8>
    a57c:	movw	r0, #64196	; 0xfac4
    a580:	mov	r1, sp
    a584:	movt	r0, #1
    a588:	bl	9e14 <pclose@plt+0x8f8>
    a58c:	subs	r3, r0, #0
    a590:	movne	r0, r3
    a594:	bne	a4c4 <pclose@plt+0xfa8>
    a598:	movw	r2, #540	; 0x21c
    a59c:	movt	r2, #3
    a5a0:	mov	r1, #127	; 0x7f
    a5a4:	add	r0, r2, #92	; 0x5c
    a5a8:	strb	r3, [r2, #93]	; 0x5d
    a5ac:	strb	r1, [r2, #92]	; 0x5c
    a5b0:	b	a4c4 <pclose@plt+0xfa8>
    a5b4:	mov	r0, #0
    a5b8:	b	a4c4 <pclose@plt+0xfa8>
    a5bc:	bl	9294 <__stack_chk_fail@plt>
    a5c0:	andeq	r0, r3, r8, ror r2
    a5c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    a5c8:	movw	r8, #496	; 0x1f0
    a5cc:	movt	r8, #3
    a5d0:	sub	sp, sp, #2064	; 0x810
    a5d4:	sub	sp, sp, #8
    a5d8:	movw	r0, #64208	; 0xfad0
    a5dc:	ldr	r3, [r8]
    a5e0:	movt	r0, #1
    a5e4:	movw	r4, #540	; 0x21c
    a5e8:	movt	r4, #3
    a5ec:	movw	r9, #16392	; 0x4008
    a5f0:	movt	r9, #3
    a5f4:	str	r3, [sp, #2068]	; 0x814
    a5f8:	bl	117b4 <pclose@plt+0x8298>
    a5fc:	mov	r3, #0
    a600:	movw	r1, #64200	; 0xfac8
    a604:	movt	r1, #1
    a608:	str	r3, [r4, #8]
    a60c:	movw	r6, #16432	; 0x4030
    a610:	movt	r6, #3
    a614:	cmp	r0, r3
    a618:	movne	r1, r0
    a61c:	add	r0, sp, #20
    a620:	bl	9300 <tgetent@plt>
    a624:	cmp	r0, #1
    a628:	movw	r0, #64216	; 0xfad8
    a62c:	movt	r0, #1
    a630:	movne	r3, #1
    a634:	strne	r3, [r4, #8]
    a638:	bl	9ecc <pclose@plt+0x9b0>
    a63c:	cmp	r0, #0
    a640:	movne	r3, #1
    a644:	strne	r3, [r4, #8]
    a648:	bl	a28c <pclose@plt+0xd70>
    a64c:	bl	1b044 <error@@Base+0x840>
    a650:	movw	r0, #64220	; 0xfadc
    a654:	movt	r0, #1
    a658:	bl	9ecc <pclose@plt+0x9b0>
    a65c:	movw	r3, #16436	; 0x4034
    a660:	movt	r3, #3
    a664:	str	r0, [r3]
    a668:	movw	r0, #64224	; 0xfae0
    a66c:	movt	r0, #1
    a670:	bl	9ecc <pclose@plt+0x9b0>
    a674:	movw	r3, #16388	; 0x4004
    a678:	movt	r3, #3
    a67c:	str	r0, [r3]
    a680:	movw	r0, #64228	; 0xfae4
    a684:	movt	r0, #1
    a688:	bl	9ecc <pclose@plt+0x9b0>
    a68c:	str	r0, [r9]
    a690:	movw	r0, #64232	; 0xfae8
    a694:	movt	r0, #1
    a698:	bl	9ecc <pclose@plt+0x9b0>
    a69c:	str	r0, [r6]
    a6a0:	movw	r0, #940	; 0x3ac
    a6a4:	movt	r0, #2
    a6a8:	bl	9ecc <pclose@plt+0x9b0>
    a6ac:	movw	r3, #16452	; 0x4044
    a6b0:	movt	r3, #3
    a6b4:	str	r0, [r3]
    a6b8:	movw	r0, #64236	; 0xfaec
    a6bc:	movt	r0, #1
    a6c0:	bl	9dc8 <pclose@plt+0x8ac>
    a6c4:	movw	r3, #16396	; 0x400c
    a6c8:	movt	r3, #3
    a6cc:	cmp	r0, #0
    a6d0:	str	r0, [r3]
    a6d4:	blt	ac3c <pclose@plt+0x1720>
    a6d8:	movw	r3, #16444	; 0x403c
    a6dc:	movt	r3, #3
    a6e0:	movw	r7, #16424	; 0x4028
    a6e4:	movw	r5, #16412	; 0x401c
    a6e8:	str	r0, [r3]
    a6ec:	movt	r7, #3
    a6f0:	movwne	r3, #16636	; 0x40fc
    a6f4:	movt	r5, #3
    a6f8:	movw	lr, #16456	; 0x4048
    a6fc:	movw	ip, #16448	; 0x4040
    a700:	movt	lr, #3
    a704:	movt	ip, #3
    a708:	movw	r1, #16460	; 0x404c
    a70c:	movw	r2, #16416	; 0x4020
    a710:	movt	r1, #3
    a714:	movt	r2, #3
    a718:	movtne	r3, #3
    a71c:	str	r0, [r7]
    a720:	str	r0, [r2]
    a724:	movne	r2, #0
    a728:	str	r0, [r5]
    a72c:	str	r0, [lr]
    a730:	str	r0, [ip]
    a734:	str	r0, [r1]
    a738:	strne	r2, [r3]
    a73c:	ldr	r3, [pc, #1372]	; aca0 <pclose@plt+0x1784>
    a740:	add	r5, sp, #16
    a744:	movw	r0, #64240	; 0xfaf0
    a748:	movt	r0, #1
    a74c:	mov	r1, r5
    a750:	movw	r7, #14888	; 0x3a28
    a754:	str	r3, [sp, #16]
    a758:	bl	9e14 <pclose@plt+0x8f8>
    a75c:	mov	r1, r5
    a760:	movt	r7, #2
    a764:	cmp	r0, #0
    a768:	str	r0, [r4, #1156]	; 0x484
    a76c:	ldrbne	r2, [r0]
    a770:	movwne	r3, #508	; 0x1fc
    a774:	movtne	r3, #3
    a778:	movw	r0, #64244	; 0xfaf4
    a77c:	movt	r0, #1
    a780:	strbne	r2, [r3]
    a784:	bl	9e14 <pclose@plt+0x8f8>
    a788:	movw	r3, #540	; 0x21c
    a78c:	movt	r3, #3
    a790:	mov	r1, r5
    a794:	cmp	r0, #0
    a798:	str	r0, [r4, #1160]	; 0x488
    a79c:	movw	r0, #64248	; 0xfaf8
    a7a0:	movt	r0, #1
    a7a4:	streq	r7, [r3, #1160]	; 0x488
    a7a8:	bl	9e14 <pclose@plt+0x8f8>
    a7ac:	movw	r3, #540	; 0x21c
    a7b0:	movt	r3, #3
    a7b4:	mov	r1, r5
    a7b8:	cmp	r0, #0
    a7bc:	str	r0, [r4, #1164]	; 0x48c
    a7c0:	movw	r0, #64252	; 0xfafc
    a7c4:	movt	r0, #1
    a7c8:	streq	r7, [r3, #1164]	; 0x48c
    a7cc:	bl	9e14 <pclose@plt+0x8f8>
    a7d0:	movw	r3, #540	; 0x21c
    a7d4:	movt	r3, #3
    a7d8:	mov	r1, r5
    a7dc:	cmp	r0, #0
    a7e0:	str	r0, [r4, #1168]	; 0x490
    a7e4:	movw	r0, #64256	; 0xfb00
    a7e8:	movt	r0, #1
    a7ec:	streq	r7, [r3, #1168]	; 0x490
    a7f0:	bl	9e14 <pclose@plt+0x8f8>
    a7f4:	movw	r3, #540	; 0x21c
    a7f8:	movt	r3, #3
    a7fc:	mov	r1, r5
    a800:	cmp	r0, #0
    a804:	str	r0, [r4, #1172]	; 0x494
    a808:	movw	r0, #64260	; 0xfb04
    a80c:	movt	r0, #1
    a810:	streq	r7, [r3, #1172]	; 0x494
    a814:	bl	9e14 <pclose@plt+0x8f8>
    a818:	cmp	r0, #0
    a81c:	str	r0, [r4, #20]
    a820:	beq	ab3c <pclose@plt+0x1620>
    a824:	ldrb	r3, [r0]
    a828:	cmp	r3, #0
    a82c:	beq	ab3c <pclose@plt+0x1620>
    a830:	movw	r0, #64264	; 0xfb08
    a834:	mov	r1, r5
    a838:	movt	r0, #1
    a83c:	bl	9e14 <pclose@plt+0x8f8>
    a840:	ldr	r3, [r6]
    a844:	cmp	r3, #0
    a848:	str	r0, [r4, #16]
    a84c:	beq	a870 <pclose@plt+0x1354>
    a850:	cmp	r0, #0
    a854:	beq	a864 <pclose@plt+0x1348>
    a858:	ldrb	r3, [r0]
    a85c:	cmp	r3, #0
    a860:	bne	a870 <pclose@plt+0x1354>
    a864:	mov	r3, #1
    a868:	str	r7, [r4, #16]
    a86c:	str	r3, [r4, #12]
    a870:	movw	r0, #64268	; 0xfb0c
    a874:	mov	r1, r5
    a878:	movt	r0, #1
    a87c:	bl	9e14 <pclose@plt+0x8f8>
    a880:	cmp	r0, #0
    a884:	str	r0, [r4, #1176]	; 0x498
    a888:	beq	ab4c <pclose@plt+0x1630>
    a88c:	ldrb	r3, [r0]
    a890:	cmp	r3, #0
    a894:	beq	ab4c <pclose@plt+0x1630>
    a898:	movw	r0, #64276	; 0xfb14
    a89c:	mov	r1, r5
    a8a0:	movt	r0, #1
    a8a4:	bl	9e14 <pclose@plt+0x8f8>
    a8a8:	cmp	r0, #0
    a8ac:	str	r0, [r4, #1180]	; 0x49c
    a8b0:	beq	a8c0 <pclose@plt+0x13a4>
    a8b4:	ldrb	r3, [r0]
    a8b8:	cmp	r3, #0
    a8bc:	bne	ab64 <pclose@plt+0x1648>
    a8c0:	movw	r3, #16440	; 0x4038
    a8c4:	movt	r3, #3
    a8c8:	mov	r2, #0
    a8cc:	str	r7, [r4, #1180]	; 0x49c
    a8d0:	str	r2, [r3]
    a8d4:	movw	r6, #540	; 0x21c
    a8d8:	movt	r6, #3
    a8dc:	add	r3, r6, #1184	; 0x4a0
    a8e0:	str	r7, [sp]
    a8e4:	str	r7, [sp, #4]
    a8e8:	add	r3, r3, #4
    a8ec:	add	r2, r6, #1184	; 0x4a0
    a8f0:	str	r5, [sp, #8]
    a8f4:	movw	r0, #64280	; 0xfb18
    a8f8:	movw	r1, #14308	; 0x37e4
    a8fc:	movt	r0, #1
    a900:	movt	r1, #2
    a904:	bl	9e50 <pclose@plt+0x934>
    a908:	ldr	r0, [r4, #1184]	; 0x4a0
    a90c:	ldr	r1, [r4, #1188]	; 0x4a4
    a910:	add	r2, r6, #1184	; 0x4a0
    a914:	str	r5, [sp, #8]
    a918:	movw	r7, #14888	; 0x3a28
    a91c:	mov	r3, r2
    a920:	str	r0, [sp]
    a924:	add	r2, r2, #8
    a928:	add	r3, r3, #12
    a92c:	str	r1, [sp, #4]
    a930:	movw	r0, #64284	; 0xfb1c
    a934:	movw	r1, #64288	; 0xfb20
    a938:	movt	r0, #1
    a93c:	movt	r1, #1
    a940:	movt	r7, #2
    a944:	bl	9e50 <pclose@plt+0x934>
    a948:	ldr	r0, [r4, #1184]	; 0x4a0
    a94c:	ldr	r1, [r4, #1188]	; 0x4a4
    a950:	add	r3, r6, #1200	; 0x4b0
    a954:	add	r3, r3, #4
    a958:	add	r2, r6, #1200	; 0x4b0
    a95c:	str	r5, [sp, #8]
    a960:	stm	sp, {r0, r1}
    a964:	movw	r0, #64292	; 0xfb24
    a968:	movw	r1, #64136	; 0xfa88
    a96c:	movt	r0, #1
    a970:	movt	r1, #1
    a974:	bl	9e50 <pclose@plt+0x934>
    a978:	ldr	r0, [r4, #1184]	; 0x4a0
    a97c:	ldr	r1, [r4, #1188]	; 0x4a4
    a980:	add	r2, r6, #1200	; 0x4b0
    a984:	str	r5, [sp, #8]
    a988:	mov	r3, r2
    a98c:	str	r0, [sp]
    a990:	add	r2, r2, #8
    a994:	add	r3, r3, #12
    a998:	str	r1, [sp, #4]
    a99c:	movw	r0, #64296	; 0xfb28
    a9a0:	movw	r1, #64136	; 0xfa88
    a9a4:	movt	r0, #1
    a9a8:	movt	r1, #1
    a9ac:	bl	9e50 <pclose@plt+0x934>
    a9b0:	mov	r1, r5
    a9b4:	movw	r0, #64300	; 0xfb2c
    a9b8:	movt	r0, #1
    a9bc:	bl	9e14 <pclose@plt+0x8f8>
    a9c0:	cmp	r0, #0
    a9c4:	str	r0, [r4, #1216]	; 0x4c0
    a9c8:	movw	r0, #64304	; 0xfb30
    a9cc:	movt	r0, #1
    a9d0:	streq	r7, [r6, #1216]	; 0x4c0
    a9d4:	bl	9ecc <pclose@plt+0x9b0>
    a9d8:	cmp	r0, #0
    a9dc:	beq	ac10 <pclose@plt+0x16f4>
    a9e0:	movw	r3, #64308	; 0xfb34
    a9e4:	movt	r3, #1
    a9e8:	str	r3, [r4, #1220]	; 0x4c4
    a9ec:	mov	r1, r5
    a9f0:	movw	r0, #64316	; 0xfb3c
    a9f4:	movt	r0, #1
    a9f8:	bl	9e14 <pclose@plt+0x8f8>
    a9fc:	ldr	r3, [r4, #1180]	; 0x49c
    aa00:	movw	r1, #14888	; 0x3a28
    aa04:	movt	r1, #2
    aa08:	ldrb	r2, [r3]
    aa0c:	cmp	r0, #0
    aa10:	movne	r7, r0
    aa14:	moveq	r7, r1
    aa18:	cmp	r2, #0
    aa1c:	moveq	r6, r1
    aa20:	bne	abd4 <pclose@plt+0x16b8>
    aa24:	mov	r0, r7
    aa28:	mov	r1, r6
    aa2c:	movw	r2, #64320	; 0xfb40
    aa30:	movt	r2, #1
    aa34:	bl	9f18 <pclose@plt+0x9fc>
    aa38:	mov	r1, r5
    aa3c:	str	r0, [r4, #1224]	; 0x4c8
    aa40:	movw	r0, #680	; 0x2a8
    aa44:	movt	r0, #2
    aa48:	bl	9e14 <pclose@plt+0x8f8>
    aa4c:	ldr	r3, [r4, #1180]	; 0x49c
    aa50:	movw	r1, #14888	; 0x3a28
    aa54:	movt	r1, #2
    aa58:	ldrb	r2, [r3]
    aa5c:	cmp	r0, #0
    aa60:	movne	sl, r0
    aa64:	moveq	sl, r1
    aa68:	cmp	r2, #0
    aa6c:	moveq	r7, r1
    aa70:	bne	ab8c <pclose@plt+0x1670>
    aa74:	movw	r6, #64324	; 0xfb44
    aa78:	movt	r6, #1
    aa7c:	mov	r1, r7
    aa80:	mov	r0, sl
    aa84:	mov	r2, r6
    aa88:	movw	r7, #540	; 0x21c
    aa8c:	bl	9f18 <pclose@plt+0x9fc>
    aa90:	mov	r1, r5
    aa94:	movt	r7, #3
    aa98:	str	r0, [r4, #1228]	; 0x4cc
    aa9c:	movw	r0, #64328	; 0xfb48
    aaa0:	movt	r0, #1
    aaa4:	bl	9e14 <pclose@plt+0x8f8>
    aaa8:	mov	r1, r5
    aaac:	cmp	r0, #0
    aab0:	str	r0, [r4, #1232]	; 0x4d0
    aab4:	movw	r0, #64332	; 0xfb4c
    aab8:	movt	r0, #1
    aabc:	streq	r6, [r7, #1232]	; 0x4d0
    aac0:	bl	9e14 <pclose@plt+0x8f8>
    aac4:	movw	r6, #14888	; 0x3a28
    aac8:	movt	r6, #2
    aacc:	mov	r1, r5
    aad0:	cmp	r0, #0
    aad4:	movne	r5, r0
    aad8:	movw	r0, #64336	; 0xfb50
    aadc:	movt	r0, #1
    aae0:	moveq	r5, r6
    aae4:	bl	9e14 <pclose@plt+0x8f8>
    aae8:	ldr	r3, [r9]
    aaec:	cmp	r0, #0
    aaf0:	movne	r1, r0
    aaf4:	moveq	r1, r6
    aaf8:	cmp	r3, #0
    aafc:	beq	ab78 <pclose@plt+0x165c>
    ab00:	mov	r0, r5
    ab04:	str	r5, [r4, #1236]	; 0x4d4
    ab08:	ldrb	r3, [r0]
    ab0c:	cmp	r3, #0
    ab10:	movweq	r3, #4344	; 0x10f8
    ab14:	movteq	r3, #3
    ab18:	moveq	r2, #1
    ab1c:	streq	r2, [r3]
    ab20:	ldr	r2, [sp, #2068]	; 0x814
    ab24:	ldr	r3, [r8]
    ab28:	cmp	r2, r3
    ab2c:	bne	ac9c <pclose@plt+0x1780>
    ab30:	add	sp, sp, #2064	; 0x810
    ab34:	add	sp, sp, #8
    ab38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    ab3c:	mov	r3, #1
    ab40:	str	r7, [r4, #20]
    ab44:	str	r3, [r4, #12]
    ab48:	b	a830 <pclose@plt+0x1314>
    ab4c:	movw	r3, #64272	; 0xfb10
    ab50:	mov	r2, #1
    ab54:	movt	r3, #1
    ab58:	str	r2, [r4, #12]
    ab5c:	str	r3, [r4, #1176]	; 0x498
    ab60:	b	a898 <pclose@plt+0x137c>
    ab64:	movw	r3, #16440	; 0x4038
    ab68:	movt	r3, #3
    ab6c:	mov	r2, #1
    ab70:	str	r2, [r3]
    ab74:	b	a8d4 <pclose@plt+0x13b8>
    ab78:	mov	r0, r5
    ab7c:	mov	r2, r6
    ab80:	bl	9f18 <pclose@plt+0x9fc>
    ab84:	str	r0, [r4, #1236]	; 0x4d4
    ab88:	b	ab08 <pclose@plt+0x15ec>
    ab8c:	movw	r2, #16408	; 0x4018
    ab90:	movt	r2, #3
    ab94:	mov	r0, r3
    ab98:	mov	r1, #0
    ab9c:	ldr	r2, [r2]
    aba0:	ldr	r6, [sp, #16]
    aba4:	sub	r2, r2, #1
    aba8:	bl	9264 <tgoto@plt>
    abac:	mov	r1, r0
    abb0:	mov	r0, r6
    abb4:	bl	9318 <strcpy@plt>
    abb8:	ldr	r7, [sp, #16]
    abbc:	mov	r0, r7
    abc0:	bl	93c0 <strlen@plt>
    abc4:	add	r0, r0, #1
    abc8:	add	r0, r7, r0
    abcc:	str	r0, [sp, #16]
    abd0:	b	aa74 <pclose@plt+0x1558>
    abd4:	mov	r1, #0
    abd8:	mov	r0, r3
    abdc:	mov	r2, r1
    abe0:	ldr	r6, [sp, #16]
    abe4:	bl	9264 <tgoto@plt>
    abe8:	mov	r1, r0
    abec:	mov	r0, r6
    abf0:	bl	9318 <strcpy@plt>
    abf4:	ldr	r6, [sp, #16]
    abf8:	mov	r0, r6
    abfc:	bl	93c0 <strlen@plt>
    ac00:	add	r0, r0, #1
    ac04:	add	r0, r6, r0
    ac08:	str	r0, [sp, #16]
    ac0c:	b	aa24 <pclose@plt+0x1508>
    ac10:	movw	r0, #64312	; 0xfb38
    ac14:	mov	r1, r5
    ac18:	movt	r0, #1
    ac1c:	bl	9e14 <pclose@plt+0x8f8>
    ac20:	cmp	r0, #0
    ac24:	str	r0, [r4, #1220]	; 0x4c4
    ac28:	beq	a9e0 <pclose@plt+0x14c4>
    ac2c:	ldrb	r3, [r0]
    ac30:	cmp	r3, #0
    ac34:	beq	a9e0 <pclose@plt+0x14c4>
    ac38:	b	a9ec <pclose@plt+0x14d0>
    ac3c:	movw	sl, #16424	; 0x4028
    ac40:	movw	r7, #16412	; 0x401c
    ac44:	movt	sl, #3
    ac48:	movt	r7, #3
    ac4c:	movw	r5, #16456	; 0x4048
    ac50:	movw	lr, #16448	; 0x4040
    ac54:	movt	r5, #3
    ac58:	movt	lr, #3
    ac5c:	movw	ip, #16460	; 0x404c
    ac60:	movw	r0, #16416	; 0x4020
    ac64:	movt	ip, #3
    ac68:	movt	r0, #3
    ac6c:	movw	r1, #16444	; 0x403c
    ac70:	movt	r1, #3
    ac74:	mov	r2, #0
    ac78:	str	r2, [sl]
    ac7c:	str	r2, [r3]
    ac80:	str	r2, [r7]
    ac84:	str	r2, [r5]
    ac88:	str	r2, [lr]
    ac8c:	str	r2, [ip]
    ac90:	str	r2, [r0]
    ac94:	str	r2, [r1]
    ac98:	b	a73c <pclose@plt+0x1220>
    ac9c:	bl	9294 <__stack_chk_fail@plt>
    aca0:	andeq	r0, r3, r0, lsr #5
    aca4:	movw	r3, #16548	; 0x40a4
    aca8:	movt	r3, #3
    acac:	push	{r4, r5, r6, lr}
    acb0:	ldr	r2, [r3]
    acb4:	cmp	r2, #0
    acb8:	beq	ace0 <pclose@plt+0x17c4>
    acbc:	movw	r1, #16384	; 0x4000
    acc0:	movw	r2, #16408	; 0x4018
    acc4:	movt	r1, #3
    acc8:	movt	r2, #3
    accc:	ldr	r1, [r1]
    acd0:	ldr	r2, [r2]
    acd4:	cmp	r1, r2
    acd8:	movge	r2, #0
    acdc:	strge	r2, [r3]
    ace0:	movw	r2, #16592	; 0x40d0
    ace4:	movt	r2, #3
    ace8:	ldr	r2, [r2]
    acec:	cmp	r2, #0
    acf0:	movwne	r6, #540	; 0x21c
    acf4:	movtne	r6, #3
    acf8:	bne	ad10 <pclose@plt+0x17f4>
    acfc:	ldr	r3, [r3]
    ad00:	movw	r6, #540	; 0x21c
    ad04:	cmp	r3, #0
    ad08:	movtne	r6, #3
    ad0c:	beq	adac <pclose@plt+0x1890>
    ad10:	movw	r3, #16552	; 0x40a8
    ad14:	movt	r3, #3
    ad18:	ldr	r3, [r3]
    ad1c:	cmp	r3, #0
    ad20:	beq	ad8c <pclose@plt+0x1870>
    ad24:	movw	r3, #16540	; 0x409c
    ad28:	movt	r3, #3
    ad2c:	ldr	r3, [r3]
    ad30:	cmp	r3, #0
    ad34:	beq	ad74 <pclose@plt+0x1858>
    ad38:	movw	r5, #16408	; 0x4018
    ad3c:	movt	r5, #3
    ad40:	ldr	r3, [r5]
    ad44:	cmp	r3, #1
    ad48:	ble	ad68 <pclose@plt+0x184c>
    ad4c:	mov	r4, #1
    ad50:	mov	r0, #10
    ad54:	add	r4, r4, #1
    ad58:	bl	1a330 <pclose@plt+0x10e14>
    ad5c:	ldr	r3, [r5]
    ad60:	cmp	r3, r4
    ad64:	bgt	ad50 <pclose@plt+0x1834>
    ad68:	mov	r3, #1
    ad6c:	str	r3, [r6, #1240]	; 0x4d8
    ad70:	pop	{r4, r5, r6, pc}
    ad74:	movw	r2, #41776	; 0xa330
    ad78:	ldr	r0, [r6, #1232]	; 0x4d0
    ad7c:	movt	r2, #1
    ad80:	mov	r1, #1
    ad84:	bl	91f8 <tputs@plt>
    ad88:	b	ad68 <pclose@plt+0x184c>
    ad8c:	movw	r3, #16408	; 0x4018
    ad90:	movt	r3, #3
    ad94:	movw	r2, #41776	; 0xa330
    ad98:	ldr	r0, [r6, #1160]	; 0x488
    ad9c:	ldr	r1, [r3]
    ada0:	movt	r2, #1
    ada4:	bl	91f8 <tputs@plt>
    ada8:	b	ad24 <pclose@plt+0x1808>
    adac:	movt	r6, #3
    adb0:	movw	r3, #16408	; 0x4018
    adb4:	movt	r3, #3
    adb8:	movw	r2, #41776	; 0xa330
    adbc:	ldr	r0, [r6, #1168]	; 0x490
    adc0:	movt	r2, #1
    adc4:	ldr	r1, [r3]
    adc8:	bl	91f8 <tputs@plt>
    adcc:	b	ad10 <pclose@plt+0x17f4>
    add0:	push	{r4, lr}
    add4:	movw	r4, #540	; 0x21c
    add8:	movt	r4, #3
    addc:	ldr	r3, [r4, #1240]	; 0x4d8
    ade0:	cmp	r3, #0
    ade4:	popeq	{r4, pc}
    ade8:	movw	r3, #16552	; 0x40a8
    adec:	movt	r3, #3
    adf0:	ldr	r3, [r3]
    adf4:	cmp	r3, #0
    adf8:	beq	ae30 <pclose@plt+0x1914>
    adfc:	movw	r3, #16592	; 0x40d0
    ae00:	movt	r3, #3
    ae04:	ldr	r3, [r3]
    ae08:	cmp	r3, #0
    ae0c:	bne	ae24 <pclose@plt+0x1908>
    ae10:	movw	r3, #16548	; 0x40a4
    ae14:	movt	r3, #3
    ae18:	ldr	r3, [r3]
    ae1c:	cmp	r3, #0
    ae20:	beq	ae50 <pclose@plt+0x1934>
    ae24:	mov	r3, #0
    ae28:	str	r3, [r4, #1240]	; 0x4d8
    ae2c:	pop	{r4, pc}
    ae30:	movw	r3, #16408	; 0x4018
    ae34:	movt	r3, #3
    ae38:	movw	r2, #41776	; 0xa330
    ae3c:	ldr	r0, [r4, #1164]	; 0x48c
    ae40:	ldr	r1, [r3]
    ae44:	movt	r2, #1
    ae48:	bl	91f8 <tputs@plt>
    ae4c:	b	adfc <pclose@plt+0x18e0>
    ae50:	movw	r3, #16408	; 0x4018
    ae54:	movt	r3, #3
    ae58:	movw	r2, #41776	; 0xa330
    ae5c:	ldr	r0, [r4, #1172]	; 0x494
    ae60:	ldr	r1, [r3]
    ae64:	movt	r2, #1
    ae68:	bl	91f8 <tputs@plt>
    ae6c:	b	ae24 <pclose@plt+0x1908>
    ae70:	movw	r3, #540	; 0x21c
    ae74:	movt	r3, #3
    ae78:	movw	r2, #41776	; 0xa330
    ae7c:	mov	r1, #1
    ae80:	ldr	r0, [r3, #1224]	; 0x4c8
    ae84:	movt	r2, #1
    ae88:	b	91f8 <tputs@plt>
    ae8c:	movw	r1, #540	; 0x21c
    ae90:	movw	r3, #16408	; 0x4018
    ae94:	movt	r1, #3
    ae98:	movt	r3, #3
    ae9c:	movw	r2, #41776	; 0xa330
    aea0:	movt	r2, #1
    aea4:	ldr	r0, [r1, #1236]	; 0x4d4
    aea8:	ldr	r1, [r3]
    aeac:	b	91f8 <tputs@plt>
    aeb0:	movw	r3, #540	; 0x21c
    aeb4:	movt	r3, #3
    aeb8:	movw	r2, #41776	; 0xa330
    aebc:	mov	r1, #1
    aec0:	ldr	r0, [r3, #1228]	; 0x4cc
    aec4:	movt	r2, #1
    aec8:	b	91f8 <tputs@plt>
    aecc:	movw	r3, #540	; 0x21c
    aed0:	movt	r3, #3
    aed4:	movw	r2, #41776	; 0xa330
    aed8:	mov	r1, #1
    aedc:	ldr	r0, [r3, #1232]	; 0x4d0
    aee0:	movt	r2, #1
    aee4:	b	91f8 <tputs@plt>
    aee8:	bx	lr
    aeec:	push	{r3, lr}
    aef0:	movw	r3, #540	; 0x21c
    aef4:	movt	r3, #3
    aef8:	mov	r2, r0
    aefc:	mov	r1, #0
    af00:	ldr	r0, [r3, #1180]	; 0x49c
    af04:	bl	9264 <tgoto@plt>
    af08:	movw	r2, #41776	; 0xa330
    af0c:	mov	r1, #1
    af10:	movt	r2, #1
    af14:	pop	{r3, lr}
    af18:	b	91f8 <tputs@plt>
    af1c:	movw	r3, #540	; 0x21c
    af20:	movt	r3, #3
    af24:	ldr	r0, [r3, #1216]	; 0x4c0
    af28:	ldrb	r3, [r0]
    af2c:	cmp	r3, #0
    af30:	bxeq	lr
    af34:	movw	r3, #16408	; 0x4018
    af38:	movt	r3, #3
    af3c:	movw	r2, #41776	; 0xa330
    af40:	movt	r2, #1
    af44:	ldr	r1, [r3]
    af48:	b	91f8 <tputs@plt>
    af4c:	movw	r3, #16564	; 0x40b4
    af50:	movt	r3, #3
    af54:	ldr	r3, [r3]
    af58:	cmp	r3, #2
    af5c:	beq	af68 <pclose@plt+0x1a4c>
    af60:	mov	r0, #7
    af64:	b	1a330 <pclose@plt+0x10e14>
    af68:	b	af1c <pclose@plt+0x1a00>
    af6c:	movw	r1, #540	; 0x21c
    af70:	movw	r3, #16408	; 0x4018
    af74:	movt	r1, #3
    af78:	movt	r3, #3
    af7c:	movw	r2, #41776	; 0xa330
    af80:	movt	r2, #1
    af84:	ldr	r0, [r1, #1176]	; 0x498
    af88:	ldr	r1, [r3]
    af8c:	b	91f8 <tputs@plt>
    af90:	movw	r3, #540	; 0x21c
    af94:	movt	r3, #3
    af98:	movw	r2, #41776	; 0xa330
    af9c:	mov	r1, #1
    afa0:	ldr	r0, [r3, #20]
    afa4:	movt	r2, #1
    afa8:	b	91f8 <tputs@plt>
    afac:	tst	r0, #32
    afb0:	push	{r4, r5, r6, lr}
    afb4:	movwne	r3, #57696	; 0xe160
    afb8:	movtne	r3, #2
    afbc:	mov	r4, r0
    afc0:	movw	r5, #540	; 0x21c
    afc4:	movt	r5, #3
    afc8:	ldrne	r3, [r3]
    afcc:	orrne	r4, r0, r3
    afd0:	tst	r4, #64	; 0x40
    afd4:	orrne	r4, r4, #8
    afd8:	tst	r4, #1
    afdc:	bic	r6, r4, #96	; 0x60
    afe0:	bne	b048 <pclose@plt+0x1b2c>
    afe4:	tst	r4, #2
    afe8:	bne	b030 <pclose@plt+0x1b14>
    afec:	tst	r4, #4
    aff0:	bne	b018 <pclose@plt+0x1afc>
    aff4:	tst	r4, #8
    aff8:	beq	b010 <pclose@plt+0x1af4>
    affc:	movw	r2, #41776	; 0xa330
    b000:	ldr	r0, [r5, #1184]	; 0x4a0
    b004:	movt	r2, #1
    b008:	mov	r1, #1
    b00c:	bl	91f8 <tputs@plt>
    b010:	str	r6, [r5, #1244]	; 0x4dc
    b014:	pop	{r4, r5, r6, pc}
    b018:	movw	r2, #41776	; 0xa330
    b01c:	ldr	r0, [r5, #1208]	; 0x4b8
    b020:	movt	r2, #1
    b024:	mov	r1, #1
    b028:	bl	91f8 <tputs@plt>
    b02c:	b	aff4 <pclose@plt+0x1ad8>
    b030:	movw	r2, #41776	; 0xa330
    b034:	ldr	r0, [r5, #1200]	; 0x4b0
    b038:	movt	r2, #1
    b03c:	mov	r1, #1
    b040:	bl	91f8 <tputs@plt>
    b044:	b	afec <pclose@plt+0x1ad0>
    b048:	movw	r2, #41776	; 0xa330
    b04c:	mov	r1, #1
    b050:	ldr	r0, [r5, #1192]	; 0x4a8
    b054:	movt	r2, #1
    b058:	bl	91f8 <tputs@plt>
    b05c:	b	afe4 <pclose@plt+0x1ac8>
    b060:	push	{r4, lr}
    b064:	movw	r4, #540	; 0x21c
    b068:	movt	r4, #3
    b06c:	ldr	r3, [r4, #1244]	; 0x4dc
    b070:	tst	r3, #8
    b074:	bne	b0e8 <pclose@plt+0x1bcc>
    b078:	tst	r3, #4
    b07c:	bne	b0cc <pclose@plt+0x1bb0>
    b080:	tst	r3, #2
    b084:	bne	b0b0 <pclose@plt+0x1b94>
    b088:	tst	r3, #1
    b08c:	beq	b0a4 <pclose@plt+0x1b88>
    b090:	movw	r2, #41776	; 0xa330
    b094:	ldr	r0, [r4, #1196]	; 0x4ac
    b098:	movt	r2, #1
    b09c:	mov	r1, #1
    b0a0:	bl	91f8 <tputs@plt>
    b0a4:	mov	r3, #0
    b0a8:	str	r3, [r4, #1244]	; 0x4dc
    b0ac:	pop	{r4, pc}
    b0b0:	movw	r2, #41776	; 0xa330
    b0b4:	ldr	r0, [r4, #1204]	; 0x4b4
    b0b8:	movt	r2, #1
    b0bc:	mov	r1, #1
    b0c0:	bl	91f8 <tputs@plt>
    b0c4:	ldr	r3, [r4, #1244]	; 0x4dc
    b0c8:	b	b088 <pclose@plt+0x1b6c>
    b0cc:	movw	r2, #41776	; 0xa330
    b0d0:	ldr	r0, [r4, #1212]	; 0x4bc
    b0d4:	movt	r2, #1
    b0d8:	mov	r1, #1
    b0dc:	bl	91f8 <tputs@plt>
    b0e0:	ldr	r3, [r4, #1244]	; 0x4dc
    b0e4:	b	b080 <pclose@plt+0x1b64>
    b0e8:	movw	r2, #41776	; 0xa330
    b0ec:	ldr	r0, [r4, #1188]	; 0x4a4
    b0f0:	movt	r2, #1
    b0f4:	mov	r1, #1
    b0f8:	bl	91f8 <tputs@plt>
    b0fc:	ldr	r3, [r4, #1244]	; 0x4dc
    b100:	b	b078 <pclose@plt+0x1b5c>
    b104:	movw	r3, #16624	; 0x40f0
    b108:	movt	r3, #3
    b10c:	push	{r4, lr}
    b110:	movw	r4, #540	; 0x21c
    b114:	ldr	r3, [r3]
    b118:	movt	r4, #3
    b11c:	movw	r2, #41776	; 0xa330
    b120:	mov	r1, #1
    b124:	cmp	r3, #0
    b128:	movt	r2, #1
    b12c:	ldrne	r0, [r4, #1228]	; 0x4cc
    b130:	ldreq	r0, [r4, #1232]	; 0x4d0
    b134:	bl	91f8 <tputs@plt>
    b138:	ldr	r4, [r4, #1244]	; 0x4dc
    b13c:	cmp	r4, #0
    b140:	beq	b158 <pclose@plt+0x1c3c>
    b144:	bl	b060 <pclose@plt+0x1b44>
    b148:	bl	9fc0 <pclose@plt+0xaa4>
    b14c:	mov	r0, r4
    b150:	pop	{r4, lr}
    b154:	b	afac <pclose@plt+0x1a90>
    b158:	pop	{r4, lr}
    b15c:	b	9fc0 <pclose@plt+0xaa4>
    b160:	tst	r0, #32
    b164:	push	{r4, lr}
    b168:	movwne	r3, #57696	; 0xe160
    b16c:	movtne	r3, #2
    b170:	moveq	r2, r0
    b174:	mov	r4, r0
    b178:	ldrne	r2, [r3]
    b17c:	movw	r3, #540	; 0x21c
    b180:	movt	r3, #3
    b184:	orrne	r2, r0, r2
    b188:	tst	r2, #64	; 0x40
    b18c:	ldr	r3, [r3, #1244]	; 0x4dc
    b190:	orrne	r2, r2, #8
    b194:	bic	r2, r2, #96	; 0x60
    b198:	eor	r2, r2, r3
    b19c:	bics	r3, r2, #16
    b1a0:	popeq	{r4, pc}
    b1a4:	bl	b060 <pclose@plt+0x1b44>
    b1a8:	mov	r0, r4
    b1ac:	pop	{r4, lr}
    b1b0:	b	afac <pclose@plt+0x1a90>
    b1b4:	tst	r0, #32
    b1b8:	movwne	r3, #57696	; 0xe160
    b1bc:	movtne	r3, #2
    b1c0:	ldrne	r3, [r3]
    b1c4:	orrne	r0, r0, r3
    b1c8:	tst	r0, #64	; 0x40
    b1cc:	orrne	r0, r0, #8
    b1d0:	tst	r1, #32
    b1d4:	bic	r0, r0, #96	; 0x60
    b1d8:	movwne	r3, #57696	; 0xe160
    b1dc:	movtne	r3, #2
    b1e0:	ldrne	r3, [r3]
    b1e4:	orrne	r1, r1, r3
    b1e8:	tst	r1, #64	; 0x40
    b1ec:	orrne	r1, r1, #8
    b1f0:	bic	r1, r1, #96	; 0x60
    b1f4:	subs	r3, r0, r1
    b1f8:	rsbs	r0, r3, #0
    b1fc:	adcs	r0, r0, r3
    b200:	bx	lr
    b204:	tst	r0, #32
    b208:	movwne	r3, #57696	; 0xe160
    b20c:	movtne	r3, #2
    b210:	ldrne	r3, [r3]
    b214:	orrne	r0, r0, r3
    b218:	tst	r0, #64	; 0x40
    b21c:	orrne	r0, r0, #8
    b220:	bic	r0, r0, #96	; 0x60
    b224:	bx	lr
    b228:	movw	r3, #540	; 0x21c
    b22c:	movt	r3, #3
    b230:	movw	r2, #41776	; 0xa330
    b234:	mov	r1, #1
    b238:	ldr	r0, [r3, #1220]	; 0x4c4
    b23c:	movt	r2, #1
    b240:	b	91f8 <tputs@plt>
    b244:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    b248:	rsbs	sl, r2, #1
    b24c:	mov	r6, r0
    b250:	mov	r8, r2
    b254:	movcc	sl, #0
    b258:	rsb	r0, sl, #0
    b25c:	mov	r9, r1
    b260:	mov	r7, r3
    b264:	bl	1acf0 <error@@Base+0x4ec>
    b268:	mvn	r4, #0
    b26c:	mvn	r5, #0
    b270:	cmp	r1, r5
    b274:	cmpeq	r0, r4
    b278:	beq	b304 <pclose@plt+0x1de8>
    b27c:	bl	bcd4 <pclose@plt+0x27b8>
    b280:	cmp	r0, #0
    b284:	bne	b304 <pclose@plt+0x1de8>
    b288:	bl	bbbc <pclose@plt+0x26a0>
    b28c:	cmp	r0, #10
    b290:	beq	b334 <pclose@plt+0x1e18>
    b294:	cmn	r0, #1
    b298:	beq	b334 <pclose@plt+0x1e18>
    b29c:	cmp	r0, r6
    b2a0:	bne	b288 <pclose@plt+0x1d6c>
    b2a4:	sub	r7, r7, #1
    b2a8:	cmp	r7, #0
    b2ac:	bgt	b288 <pclose@plt+0x1d6c>
    b2b0:	cmp	sl, #0
    b2b4:	movweq	r5, #48060	; 0xbbbc
    b2b8:	movteq	r5, #0
    b2bc:	bne	b378 <pclose@plt+0x1e5c>
    b2c0:	mov	r4, #0
    b2c4:	blx	r5
    b2c8:	cmn	r0, #1
    b2cc:	beq	b364 <pclose@plt+0x1e48>
    b2d0:	cmp	r6, r0
    b2d4:	addeq	r4, r4, #1
    b2d8:	beq	b2c4 <pclose@plt+0x1da8>
    b2dc:	cmp	r0, r9
    b2e0:	bne	b2c4 <pclose@plt+0x1da8>
    b2e4:	subs	r4, r4, #1
    b2e8:	bcs	b2c4 <pclose@plt+0x1da8>
    b2ec:	bl	bb74 <pclose@plt+0x2658>
    b2f0:	cmp	r8, #0
    b2f4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    b2f8:	moveq	r2, #1
    b2fc:	mvnne	r2, #0
    b300:	b	1543c <pclose@plt+0xbf20>
    b304:	cmp	r8, #0
    b308:	beq	b320 <pclose@plt+0x1e04>
    b30c:	movw	r0, #64340	; 0xfb54
    b310:	mov	r1, #0
    b314:	movt	r0, #1
    b318:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    b31c:	b	1a804 <error@@Base>
    b320:	mov	r1, r8
    b324:	movw	r0, #64360	; 0xfb68
    b328:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    b32c:	movt	r0, #1
    b330:	b	1a804 <error@@Base>
    b334:	cmp	r8, #0
    b338:	beq	b350 <pclose@plt+0x1e34>
    b33c:	movw	r0, #64384	; 0xfb80
    b340:	mov	r1, #0
    b344:	movt	r0, #1
    b348:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    b34c:	b	1a804 <error@@Base>
    b350:	mov	r1, r8
    b354:	movw	r0, #64408	; 0xfb98
    b358:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    b35c:	movt	r0, #1
    b360:	b	1a804 <error@@Base>
    b364:	movw	r0, #64436	; 0xfbb4
    b368:	mov	r1, #0
    b36c:	movt	r0, #1
    b370:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    b374:	b	1a804 <error@@Base>
    b378:	movw	r5, #48904	; 0xbf08
    b37c:	bl	bf08 <pclose@plt+0x29ec>
    b380:	movt	r5, #0
    b384:	b	b2c0 <pclose@plt+0x1da4>
    b388:	cmn	r0, #1
    b38c:	push	{r3, r4, r5, lr}
    b390:	movw	r4, #57688	; 0xe158
    b394:	mov	r5, r0
    b398:	movt	r4, #2
    b39c:	beq	b3bc <pclose@plt+0x1ea0>
    b3a0:	ldr	r3, [r4]
    b3a4:	cmn	r3, #1
    b3a8:	beq	b3bc <pclose@plt+0x1ea0>
    b3ac:	movw	r0, #64456	; 0xfbc8
    b3b0:	mov	r1, #0
    b3b4:	movt	r0, #1
    b3b8:	bl	1a804 <error@@Base>
    b3bc:	str	r5, [r4]
    b3c0:	pop	{r3, r4, r5, pc}
    b3c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    b3c8:	movw	r9, #1788	; 0x6fc
    b3cc:	movt	r9, #3
    b3d0:	movw	r3, #1048	; 0x418
    b3d4:	movw	r0, #8191	; 0x1fff
    b3d8:	mov	r1, #0
    b3dc:	ldr	ip, [r9]
    b3e0:	ldrd	r2, [r3, ip]
    b3e4:	adds	r2, r2, r0
    b3e8:	adc	r3, r3, r1
    b3ec:	asr	r4, r3, #31
    b3f0:	and	r0, r0, r4
    b3f4:	asr	r5, r4, #31
    b3f8:	adds	r2, r2, r0
    b3fc:	and	r1, r1, r5
    b400:	lsr	r2, r2, #13
    b404:	adc	r3, r3, r1
    b408:	orr	r6, r2, r3, lsl #19
    b40c:	asr	r7, r3, #13
    b410:	cmp	r6, #1
    b414:	sbcs	r3, r7, #0
    b418:	poplt	{r4, r5, r6, r7, r8, r9, sl, pc}
    b41c:	mov	r1, ip
    b420:	movw	sl, #57664	; 0xe140
    b424:	ldr	ip, [r1]
    b428:	mov	r4, #0
    b42c:	mov	r5, #0
    b430:	movt	sl, #2
    b434:	cmp	ip, r1
    b438:	mov	r8, #0
    b43c:	bne	b450 <pclose@plt+0x1f34>
    b440:	b	b4a0 <pclose@plt+0x1f84>
    b444:	ldr	ip, [ip]
    b448:	cmp	ip, r1
    b44c:	beq	b4a0 <pclose@plt+0x1f84>
    b450:	ldrd	r2, [ip, #16]
    b454:	cmp	r3, r5
    b458:	cmpeq	r2, r4
    b45c:	bne	b444 <pclose@plt+0x1f28>
    b460:	add	r1, ip, #28
    b464:	ldr	r0, [sl]
    b468:	ldr	r2, [ip, #24]
    b46c:	bl	942c <write@plt>
    b470:	mov	r1, #1
    b474:	orrs	r1, r1, r8
    b478:	beq	b4ac <pclose@plt+0x1f90>
    b47c:	adds	r4, r4, #1
    b480:	adc	r5, r5, #0
    b484:	cmp	r5, r7
    b488:	cmpeq	r4, r6
    b48c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    b490:	ldr	r1, [r9]
    b494:	ldr	ip, [r1]
    b498:	cmp	ip, r1
    b49c:	bne	b450 <pclose@plt+0x1f34>
    b4a0:	mov	r1, #0
    b4a4:	orrs	r1, r1, r8
    b4a8:	bne	b47c <pclose@plt+0x1f60>
    b4ac:	movw	r0, #64480	; 0xfbe0
    b4b0:	movt	r0, #1
    b4b4:	mov	r8, #1
    b4b8:	bl	1a804 <error@@Base>
    b4bc:	b	b47c <pclose@plt+0x1f60>
    b4c0:	movw	r3, #1788	; 0x6fc
    b4c4:	movt	r3, #3
    b4c8:	ldr	r2, [r3]
    b4cc:	cmp	r2, #0
    b4d0:	beq	b528 <pclose@plt+0x200c>
    b4d4:	movw	r3, #16468	; 0x4054
    b4d8:	movt	r3, #3
    b4dc:	ldr	r3, [r3]
    b4e0:	cmp	r3, #0
    b4e4:	bne	b528 <pclose@plt+0x200c>
    b4e8:	ldr	r3, [r2, #1044]	; 0x414
    b4ec:	tst	r3, #8
    b4f0:	bne	b514 <pclose@plt+0x1ff8>
    b4f4:	tst	r3, #16
    b4f8:	bne	b508 <pclose@plt+0x1fec>
    b4fc:	movw	r3, #1080	; 0x438
    b500:	ldrd	r0, [r2, r3]
    b504:	bx	lr
    b508:	mov	r0, #0
    b50c:	mov	r1, #0
    b510:	bx	lr
    b514:	movw	r3, #1908	; 0x774
    b518:	movt	r3, #2
    b51c:	ldr	r0, [r3]
    b520:	asr	r1, r0, #31
    b524:	bx	lr
    b528:	mvn	r0, #0
    b52c:	mvn	r1, #0
    b530:	bx	lr
    b534:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b538:	movw	sl, #1788	; 0x6fc
    b53c:	movt	sl, #3
    b540:	movw	r8, #496	; 0x1f0
    b544:	movt	r8, #3
    b548:	sub	sp, sp, #172	; 0xac
    b54c:	ldr	r9, [sl]
    b550:	ldr	r3, [r8]
    b554:	cmp	r9, #0
    b558:	str	r3, [sp, #164]	; 0xa4
    b55c:	beq	ba74 <pclose@plt+0x2558>
    b560:	ldr	r1, [r9]
    b564:	cmp	r1, r9
    b568:	beq	b62c <pclose@plt+0x2110>
    b56c:	movw	r0, #1064	; 0x428
    b570:	ldrd	r2, [r1, #16]
    b574:	ldrd	r4, [r9, r0]
    b578:	cmp	r5, r3
    b57c:	cmpeq	r4, r2
    b580:	beq	b5fc <pclose@plt+0x20e0>
    b584:	and	r3, r4, #63	; 0x3f
    b588:	add	r0, r3, #1
    b58c:	str	r0, [sp, #28]
    b590:	lsl	r3, r3, #4
    b594:	str	r3, [sp, #48]	; 0x30
    b598:	add	r3, r9, r3
    b59c:	add	r7, r9, r0, lsl #4
    b5a0:	ldr	r6, [r3, #24]
    b5a4:	cmp	r6, r7
    b5a8:	bne	b5bc <pclose@plt+0x20a0>
    b5ac:	b	b638 <pclose@plt+0x211c>
    b5b0:	ldr	r6, [r6, #8]
    b5b4:	cmp	r6, r7
    b5b8:	beq	b638 <pclose@plt+0x211c>
    b5bc:	ldrd	r2, [r6, #16]
    b5c0:	cmp	r5, r3
    b5c4:	cmpeq	r4, r2
    b5c8:	bne	b5b0 <pclose@plt+0x2094>
    b5cc:	ldr	r0, [r9, #1072]	; 0x430
    b5d0:	mov	fp, r9
    b5d4:	ldr	ip, [r6, #24]
    b5d8:	cmp	r0, ip
    b5dc:	movcc	r4, #0
    b5e0:	strcc	r4, [sp, #52]	; 0x34
    b5e4:	bcc	b88c <pclose@plt+0x2370>
    b5e8:	mov	r1, #0
    b5ec:	mov	r2, ip
    b5f0:	mov	r3, #0
    b5f4:	str	r1, [sp, #52]	; 0x34
    b5f8:	b	b738 <pclose@plt+0x221c>
    b5fc:	ldr	r3, [r9, #1072]	; 0x430
    b600:	ldr	r2, [r1, #24]
    b604:	cmp	r3, r2
    b608:	bcs	b584 <pclose@plt+0x2068>
    b60c:	add	r3, r1, r3
    b610:	ldrb	r0, [r3, #28]
    b614:	ldr	r2, [sp, #164]	; 0xa4
    b618:	ldr	r3, [r8]
    b61c:	cmp	r2, r3
    b620:	bne	bb5c <pclose@plt+0x2640>
    b624:	add	sp, sp, #172	; 0xac
    b628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b62c:	movw	r3, #1064	; 0x428
    b630:	ldrd	r4, [r1, r3]
    b634:	b	b584 <pclose@plt+0x2068>
    b638:	ldr	r6, [r9, #4]
    b63c:	cmp	r9, r6
    b640:	beq	b65c <pclose@plt+0x2140>
    b644:	ldrd	r2, [r6, #16]
    b648:	mvn	r0, #0
    b64c:	mvn	r1, #0
    b650:	cmp	r3, r1
    b654:	cmpeq	r2, r0
    b658:	beq	b6dc <pclose@plt+0x21c0>
    b65c:	movw	fp, #16596	; 0x40d4
    b660:	movt	fp, #3
    b664:	ldr	r3, [fp]
    b668:	cmp	r3, #0
    b66c:	beq	b914 <pclose@plt+0x23f8>
    b670:	ldr	r3, [r9, #1044]	; 0x414
    b674:	tst	r3, #1
    b678:	bne	b914 <pclose@plt+0x23f8>
    b67c:	mov	r0, #1
    b680:	movw	r1, #8224	; 0x2020
    b684:	bl	91b0 <calloc@plt>
    b688:	cmp	r0, #0
    b68c:	beq	bb3c <pclose@plt+0x2620>
    b690:	ldr	r3, [r9, #1056]	; 0x420
    b694:	mvn	r2, #0
    b698:	ldr	ip, [r9, #24]
    b69c:	add	lr, r9, #16
    b6a0:	add	r3, r3, #1
    b6a4:	str	r3, [r9, #1056]	; 0x420
    b6a8:	str	r6, [r0, #4]
    b6ac:	mvn	r3, #0
    b6b0:	ldr	r1, [r9, #4]
    b6b4:	mov	r6, r0
    b6b8:	strd	r2, [r0, #16]
    b6bc:	str	r9, [r0]
    b6c0:	str	r0, [r1]
    b6c4:	str	r0, [r9, #4]
    b6c8:	str	ip, [r0, #8]
    b6cc:	ldr	r2, [r9, #24]
    b6d0:	str	lr, [r0, #12]
    b6d4:	str	r0, [r2, #12]
    b6d8:	str	r0, [r9, #24]
    b6dc:	ldr	r3, [r6, #8]
    b6e0:	movw	lr, #1064	; 0x428
    b6e4:	ldr	r2, [r6, #12]
    b6e8:	mov	fp, r9
    b6ec:	ldr	r0, [sp, #48]	; 0x30
    b6f0:	str	r2, [r3, #12]
    b6f4:	add	r1, r9, r0
    b6f8:	ldr	r2, [r6, #12]
    b6fc:	mov	r0, #0
    b700:	mov	ip, r0
    b704:	str	r0, [sp, #52]	; 0x34
    b708:	str	r3, [r2, #8]
    b70c:	mov	r2, #0
    b710:	ldr	r3, [r1, #24]
    b714:	strd	r4, [r6, #16]
    b718:	ldrd	r4, [r9, lr]
    b71c:	str	r3, [r6, #8]
    b720:	mov	r3, #0
    b724:	ldr	lr, [r1, #24]
    b728:	str	r7, [r6, #12]
    b72c:	str	r0, [r6, #24]
    b730:	str	r6, [lr, #12]
    b734:	str	r6, [r1, #24]
    b738:	lsl	r1, r5, #13
    b73c:	str	ip, [sp, #12]
    b740:	orr	r0, r1, r4, lsr #19
    b744:	lsl	r1, r4, #13
    b748:	str	r0, [sp, #20]
    b74c:	str	r1, [sp, #16]
    b750:	ldrd	r4, [sp, #16]
    b754:	adds	r4, r4, r2
    b758:	adc	r5, r5, r3
    b75c:	strd	r4, [sp, #32]
    b760:	bl	b4c0 <pclose@plt+0x1fa4>
    b764:	mvn	r2, #0
    b768:	mvn	r3, #0
    b76c:	ldr	ip, [sp, #12]
    b770:	cmp	r1, r3
    b774:	cmpeq	r0, r2
    b778:	beq	b788 <pclose@plt+0x226c>
    b77c:	cmp	r4, r0
    b780:	sbcs	r5, r5, r1
    b784:	bge	ba74 <pclose@plt+0x2558>
    b788:	movw	r4, #1048	; 0x418
    b78c:	ldrd	r0, [sp, #32]
    b790:	ldrd	r2, [fp, r4]
    b794:	cmp	r3, r1
    b798:	cmpeq	r2, r0
    b79c:	beq	b7e4 <pclose@plt+0x22c8>
    b7a0:	ldr	r3, [fp, #1044]	; 0x414
    b7a4:	tst	r3, #1
    b7a8:	moveq	r0, #63	; 0x3f
    b7ac:	beq	b614 <pclose@plt+0x20f8>
    b7b0:	ldrd	r2, [sp, #32]
    b7b4:	mov	r5, #0
    b7b8:	ldr	r0, [fp, #1040]	; 0x410
    b7bc:	str	r5, [sp]
    b7c0:	bl	92e8 <lseek64@plt>
    b7c4:	mvn	r2, #0
    b7c8:	mvn	r3, #0
    b7cc:	cmp	r1, r3
    b7d0:	cmpeq	r0, r2
    b7d4:	beq	ba60 <pclose@plt+0x2544>
    b7d8:	ldrd	r2, [sp, #32]
    b7dc:	ldr	ip, [r6, #24]
    b7e0:	strd	r2, [fp, r4]
    b7e4:	movw	r3, #57688	; 0xe158
    b7e8:	movt	r3, #2
    b7ec:	ldr	r2, [r3]
    b7f0:	cmn	r2, #1
    b7f4:	beq	ba1c <pclose@plt+0x2500>
    b7f8:	add	r1, r6, ip
    b7fc:	mvn	r0, #0
    b800:	str	r0, [r3]
    b804:	strb	r2, [r1, #28]
    b808:	mov	r7, #1
    b80c:	mov	r5, #0
    b810:	mov	r4, #1
    b814:	strd	r4, [sp, #40]	; 0x28
    b818:	mov	r5, r7
    b81c:	movw	r3, #16368	; 0x3ff0
    b820:	movt	r3, #3
    b824:	ldr	r3, [r3]
    b828:	cmp	r3, #0
    b82c:	bne	b944 <pclose@plt+0x2428>
    b830:	movw	r3, #57664	; 0xe140
    b834:	movt	r3, #2
    b838:	ldr	r0, [r3]
    b83c:	cmp	r0, #0
    b840:	blt	b944 <pclose@plt+0x2428>
    b844:	cmp	r5, #0
    b848:	beq	b980 <pclose@plt+0x2464>
    b84c:	add	r1, r6, ip
    b850:	mov	r2, r7
    b854:	add	r1, r1, #28
    b858:	movw	r9, #1048	; 0x418
    b85c:	bl	942c <write@plt>
    b860:	ldr	fp, [sl]
    b864:	ldrd	r4, [sp, #40]	; 0x28
    b868:	ldr	ip, [r6, #24]
    b86c:	ldrd	r2, [fp, r9]
    b870:	ldr	r1, [fp]
    b874:	add	ip, r7, ip
    b878:	adds	r2, r2, r4
    b87c:	ldr	r0, [fp, #1072]	; 0x430
    b880:	adc	r3, r3, r5
    b884:	strd	r2, [fp, r9]
    b888:	str	ip, [r6, #24]
    b88c:	cmp	r6, r1
    b890:	beq	b8f8 <pclose@plt+0x23dc>
    b894:	ldr	r1, [r6]
    b898:	mov	r3, fp
    b89c:	ldr	r5, [r6, #4]
    b8a0:	ldr	r2, [sp, #28]
    b8a4:	add	r4, fp, r2, lsl #4
    b8a8:	ldr	r2, [r6, #8]
    b8ac:	str	r5, [r1, #4]
    b8b0:	ldr	r5, [r6, #4]
    b8b4:	str	r1, [r5]
    b8b8:	ldr	r1, [fp]
    b8bc:	stm	r6, {r1, fp}
    b8c0:	ldr	r5, [fp]
    b8c4:	ldr	r1, [r6, #12]
    b8c8:	str	r6, [r5, #4]
    b8cc:	ldr	r5, [sp, #48]	; 0x30
    b8d0:	str	r6, [r3], r5
    b8d4:	str	r1, [r2, #12]
    b8d8:	ldr	r1, [r6, #12]
    b8dc:	str	r2, [r1, #8]
    b8e0:	ldr	r2, [r3, #24]
    b8e4:	str	r4, [r6, #12]
    b8e8:	str	r2, [r6, #8]
    b8ec:	ldr	r2, [r3, #24]
    b8f0:	str	r6, [r2, #12]
    b8f4:	str	r6, [r3, #24]
    b8f8:	cmp	r0, ip
    b8fc:	bcc	b938 <pclose@plt+0x241c>
    b900:	movw	r1, #1064	; 0x428
    b904:	mov	r2, ip
    b908:	mov	r3, #0
    b90c:	ldrd	r4, [fp, r1]
    b910:	b	b738 <pclose@plt+0x221c>
    b914:	movw	r3, #57688	; 0xe158
    b918:	movt	r3, #2
    b91c:	ldr	r3, [r3, #4]
    b920:	cmp	r3, #0
    b924:	blt	b67c <pclose@plt+0x2160>
    b928:	ldr	r2, [r9, #1056]	; 0x420
    b92c:	cmp	r3, r2
    b930:	ble	b6dc <pclose@plt+0x21c0>
    b934:	b	b67c <pclose@plt+0x2160>
    b938:	add	r0, r6, r0
    b93c:	ldrb	r0, [r0, #28]
    b940:	b	b614 <pclose@plt+0x20f8>
    b944:	ldr	r4, [sl]
    b948:	movw	r9, #1048	; 0x418
    b94c:	ldrd	r2, [sp, #40]	; 0x28
    b950:	add	ip, ip, r7
    b954:	ldrd	r0, [r4, r9]
    b958:	adds	r0, r0, r2
    b95c:	adc	r1, r1, r3
    b960:	cmp	r5, #0
    b964:	strd	r0, [r4, r9]
    b968:	str	ip, [r6, #24]
    b96c:	beq	b9a4 <pclose@plt+0x2488>
    b970:	ldr	r1, [r4]
    b974:	mov	fp, r4
    b978:	ldr	r0, [r4, #1072]	; 0x430
    b97c:	b	b88c <pclose@plt+0x2370>
    b980:	ldr	r4, [sl]
    b984:	movw	r5, #1048	; 0x418
    b988:	ldrd	r2, [sp, #40]	; 0x28
    b98c:	add	ip, r7, ip
    b990:	ldrd	r0, [r4, r5]
    b994:	adds	r0, r0, r2
    b998:	adc	r1, r1, r3
    b99c:	strd	r0, [r4, r5]
    b9a0:	str	ip, [r6, #24]
    b9a4:	movw	r3, #16468	; 0x4054
    b9a8:	movt	r3, #3
    b9ac:	ldrd	r0, [sp, #32]
    b9b0:	movw	r2, #1080	; 0x438
    b9b4:	ldr	r3, [r3]
    b9b8:	cmp	r3, #0
    b9bc:	strd	r0, [r4, r2]
    b9c0:	beq	b9f4 <pclose@plt+0x24d8>
    b9c4:	ldr	r4, [sp, #52]	; 0x34
    b9c8:	cmp	r4, #0
    b9cc:	beq	ba44 <pclose@plt+0x2528>
    b9d0:	mov	r0, #1
    b9d4:	bl	927c <sleep@plt>
    b9d8:	movw	r3, #16644	; 0x4104
    b9dc:	movt	r3, #3
    b9e0:	ldr	r3, [r3]
    b9e4:	cmp	r3, #1
    b9e8:	movne	r4, #1
    b9ec:	strne	r4, [sp, #52]	; 0x34
    b9f0:	beq	bad0 <pclose@plt+0x25b4>
    b9f4:	movw	r3, #16680	; 0x4128
    b9f8:	movt	r3, #3
    b9fc:	ldr	r3, [r3]
    ba00:	cmp	r3, #0
    ba04:	bne	ba74 <pclose@plt+0x2558>
    ba08:	ldr	fp, [sl]
    ba0c:	ldr	ip, [r6, #24]
    ba10:	ldr	r1, [fp]
    ba14:	ldr	r0, [fp, #1072]	; 0x430
    ba18:	b	b88c <pclose@plt+0x2370>
    ba1c:	ldr	r7, [fp, #1044]	; 0x414
    ba20:	ands	r7, r7, #8
    ba24:	beq	ba7c <pclose@plt+0x2560>
    ba28:	ldr	r2, [fp, #1048]	; 0x418
    ba2c:	movw	r3, #1912	; 0x778
    ba30:	movt	r3, #2
    ba34:	add	r1, r6, ip
    ba38:	ldrb	r2, [r3, r2]
    ba3c:	strb	r2, [r1, #28]
    ba40:	b	b808 <pclose@plt+0x22ec>
    ba44:	bl	1bee8 <error@@Base+0x16e4>
    ba48:	add	r1, sp, #168	; 0xa8
    ba4c:	str	r0, [r1, #-112]!	; 0xffffff90
    ba50:	movw	r0, #18448	; 0x4810
    ba54:	movt	r0, #2
    ba58:	bl	1a954 <error@@Base+0x150>
    ba5c:	b	b9d0 <pclose@plt+0x24b4>
    ba60:	mov	r1, r5
    ba64:	movw	r0, #64512	; 0xfc00
    ba68:	movt	r0, #1
    ba6c:	bl	1a804 <error@@Base>
    ba70:	bl	af90 <pclose@plt+0x1a74>
    ba74:	mvn	r0, #0
    ba78:	b	b614 <pclose@plt+0x20f8>
    ba7c:	add	r1, r6, ip
    ba80:	ldr	r0, [fp, #1040]	; 0x410
    ba84:	add	r1, r1, #28
    ba88:	rsb	r2, ip, #8192	; 0x2000
    ba8c:	bl	19fe8 <pclose@plt+0x10acc>
    ba90:	cmn	r0, #2
    ba94:	mov	r5, r0
    ba98:	beq	ba74 <pclose@plt+0x2558>
    ba9c:	cmp	r0, #0
    baa0:	bge	bb60 <pclose@plt+0x2644>
    baa4:	mov	r1, r7
    baa8:	movw	r0, #64524	; 0xfc0c
    baac:	movt	r0, #1
    bab0:	mov	r5, #0
    bab4:	bl	1a804 <error@@Base>
    bab8:	mov	r4, #0
    babc:	strd	r4, [sp, #40]	; 0x28
    bac0:	bl	af90 <pclose@plt+0x1a74>
    bac4:	mov	r5, r7
    bac8:	ldr	ip, [r6, #24]
    bacc:	b	b81c <pclose@plt+0x2300>
    bad0:	movw	r3, #532	; 0x214
    bad4:	movt	r3, #3
    bad8:	ldr	r0, [r3]
    badc:	bl	14668 <pclose@plt+0xb14c>
    bae0:	add	r2, sp, #56	; 0x38
    bae4:	mov	r1, r0
    bae8:	mov	r0, #3
    baec:	bl	94bc <__xstat64@plt>
    baf0:	cmp	r0, #0
    baf4:	bne	bb30 <pclose@plt+0x2614>
    baf8:	movw	r3, #16472	; 0x4058
    bafc:	movt	r3, #3
    bb00:	ldrd	r0, [sp, #152]	; 0x98
    bb04:	ldrd	r2, [r3]
    bb08:	cmp	r1, r3
    bb0c:	cmpeq	r0, r2
    bb10:	bne	bb44 <pclose@plt+0x2628>
    bb14:	movw	r3, #16480	; 0x4060
    bb18:	movt	r3, #3
    bb1c:	ldrd	r0, [sp, #56]	; 0x38
    bb20:	ldrd	r2, [r3]
    bb24:	cmp	r1, r3
    bb28:	cmpeq	r0, r2
    bb2c:	bne	bb44 <pclose@plt+0x2628>
    bb30:	mov	r5, #1
    bb34:	str	r5, [sp, #52]	; 0x34
    bb38:	b	b9f4 <pclose@plt+0x24d8>
    bb3c:	str	r0, [fp]
    bb40:	b	b6dc <pclose@plt+0x21c0>
    bb44:	movw	r3, #16492	; 0x406c
    bb48:	movt	r3, #3
    bb4c:	mov	r2, #2
    bb50:	mvn	r0, #0
    bb54:	str	r2, [r3]
    bb58:	b	b614 <pclose@plt+0x20f8>
    bb5c:	bl	9294 <__stack_chk_fail@plt>
    bb60:	asr	r1, r0, #31
    bb64:	ldr	ip, [r6, #24]
    bb68:	strd	r0, [sp, #40]	; 0x28
    bb6c:	mov	r7, r5
    bb70:	b	b81c <pclose@plt+0x2300>
    bb74:	movw	r3, #1788	; 0x6fc
    bb78:	movt	r3, #3
    bb7c:	ldr	r3, [r3]
    bb80:	cmp	r3, #0
    bb84:	beq	bbb0 <pclose@plt+0x2694>
    bb88:	mov	r2, r3
    bb8c:	ldr	r3, [r3, #1072]	; 0x430
    bb90:	ldr	ip, [r2, #1064]!	; 0x428
    bb94:	ldr	r2, [r2, #4]
    bb98:	lsl	r0, ip, #13
    bb9c:	adds	r0, r0, r3
    bba0:	lsl	r1, r2, #13
    bba4:	orr	r1, r1, ip, lsr #19
    bba8:	adc	r1, r1, #0
    bbac:	bx	lr
    bbb0:	mvn	r0, #0
    bbb4:	mvn	r1, #0
    bbb8:	bx	lr
    bbbc:	push	{r4, lr}
    bbc0:	movw	r4, #1788	; 0x6fc
    bbc4:	movt	r4, #3
    bbc8:	ldr	r3, [r4]
    bbcc:	cmp	r3, #0
    bbd0:	beq	bc20 <pclose@plt+0x2704>
    bbd4:	bl	b534 <pclose@plt+0x2018>
    bbd8:	cmn	r0, #1
    bbdc:	beq	bc20 <pclose@plt+0x2704>
    bbe0:	ldr	r1, [r4]
    bbe4:	movw	r2, #8190	; 0x1ffe
    bbe8:	ldr	r3, [r1, #1072]	; 0x430
    bbec:	cmp	r3, r2
    bbf0:	bhi	bc00 <pclose@plt+0x26e4>
    bbf4:	add	r3, r3, #1
    bbf8:	str	r3, [r1, #1072]	; 0x430
    bbfc:	pop	{r4, pc}
    bc00:	movw	ip, #1064	; 0x428
    bc04:	mov	r4, #0
    bc08:	ldrd	r2, [r1, ip]
    bc0c:	str	r4, [r1, #1072]	; 0x430
    bc10:	adds	r2, r2, #1
    bc14:	adc	r3, r3, #0
    bc18:	strd	r2, [r1, ip]
    bc1c:	pop	{r4, pc}
    bc20:	mvn	r0, #0
    bc24:	pop	{r4, pc}
    bc28:	push	{r4, r5, r6, lr}
    bc2c:	movw	r6, #57664	; 0xe140
    bc30:	movt	r6, #2
    bc34:	ldr	r0, [r6]
    bc38:	cmp	r0, #0
    bc3c:	poplt	{r4, r5, r6, pc}
    bc40:	movw	ip, #1788	; 0x6fc
    bc44:	movt	ip, #3
    bc48:	ldr	r1, [ip, #4]
    bc4c:	cmp	r1, #0
    bc50:	bne	bc74 <pclose@plt+0x2758>
    bc54:	ldr	r4, [ip]
    bc58:	movw	lr, #1080	; 0x438
    bc5c:	mvn	r2, #0
    bc60:	mvn	r3, #0
    bc64:	ldrd	r4, [r4, lr]
    bc68:	cmp	r5, r3
    bc6c:	cmpeq	r4, r2
    bc70:	beq	bc94 <pclose@plt+0x2778>
    bc74:	bl	94ec <close@plt>
    bc78:	movw	r3, #520	; 0x208
    bc7c:	movt	r3, #3
    bc80:	mov	r2, #0
    bc84:	mvn	r1, #0
    bc88:	str	r1, [r6]
    bc8c:	str	r2, [r3]
    bc90:	pop	{r4, r5, r6, pc}
    bc94:	movw	r0, #64536	; 0xfc18
    bc98:	movt	r0, #1
    bc9c:	mov	r3, #1
    bca0:	movw	r4, #16680	; 0x4128
    bca4:	str	r3, [ip, #4]
    bca8:	movt	r4, #3
    bcac:	bl	1a954 <error@@Base+0x150>
    bcb0:	b	bcc0 <pclose@plt+0x27a4>
    bcb4:	ldr	r3, [r4]
    bcb8:	tst	r3, #3
    bcbc:	bne	bccc <pclose@plt+0x27b0>
    bcc0:	bl	bbbc <pclose@plt+0x26a0>
    bcc4:	cmn	r0, #1
    bcc8:	bne	bcb4 <pclose@plt+0x2798>
    bccc:	ldr	r0, [r6]
    bcd0:	b	bc74 <pclose@plt+0x2758>
    bcd4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    bcd8:	movw	r6, #1788	; 0x6fc
    bcdc:	movt	r6, #3
    bce0:	mov	r4, r0
    bce4:	mov	r5, r1
    bce8:	ldr	r7, [r6]
    bcec:	cmp	r7, #0
    bcf0:	beq	bdac <pclose@plt+0x2890>
    bcf4:	bl	b4c0 <pclose@plt+0x1fa4>
    bcf8:	cmp	r4, #0
    bcfc:	sbcs	r3, r5, #0
    bd00:	blt	bdfc <pclose@plt+0x28e0>
    bd04:	cmp	r0, r4
    bd08:	sbcs	r3, r1, r5
    bd0c:	and	r0, r0, r1
    bd10:	movge	r3, #0
    bd14:	movlt	r3, #1
    bd18:	adds	r0, r0, #1
    bd1c:	movne	r0, #1
    bd20:	tst	r3, r0
    bd24:	bne	bdfc <pclose@plt+0x28e0>
    bd28:	ldr	r3, [r7, #1044]	; 0x414
    bd2c:	lsr	r0, r4, #13
    bd30:	orr	r0, r0, r5, lsl #19
    bd34:	asr	r1, r5, #13
    bd38:	tst	r3, #1
    bd3c:	bne	bd90 <pclose@plt+0x2874>
    bd40:	movw	r3, #1048	; 0x418
    bd44:	ldrd	sl, [r7, r3]
    bd48:	cmp	fp, r5
    bd4c:	cmpeq	sl, r4
    bd50:	beq	bd90 <pclose@plt+0x2874>
    bd54:	and	r3, r0, #63	; 0x3f
    bd58:	add	r8, r3, #1
    bd5c:	add	r3, r7, r3, lsl #4
    bd60:	add	r8, r7, r8, lsl #4
    bd64:	ldr	ip, [r3, #24]
    bd68:	cmp	r8, ip
    bd6c:	bne	bd80 <pclose@plt+0x2864>
    bd70:	b	bdb4 <pclose@plt+0x2898>
    bd74:	ldr	ip, [ip, #8]
    bd78:	cmp	r8, ip
    bd7c:	beq	bdb4 <pclose@plt+0x2898>
    bd80:	ldrd	r2, [ip, #16]
    bd84:	cmp	r1, r3
    bd88:	cmpeq	r0, r2
    bd8c:	bne	bd74 <pclose@plt+0x2858>
    bd90:	mov	r3, #0
    bd94:	and	r5, r5, r3
    bd98:	movw	ip, #1064	; 0x428
    bd9c:	movw	r2, #8191	; 0x1fff
    bda0:	strd	r0, [r7, ip]
    bda4:	and	r4, r4, r2
    bda8:	str	r4, [r7, #1072]	; 0x430
    bdac:	mov	r0, #0
    bdb0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    bdb4:	cmp	r4, sl
    bdb8:	sbcs	r3, r5, fp
    bdbc:	blt	bdfc <pclose@plt+0x28e0>
    bdc0:	movw	r8, #16680	; 0x4128
    bdc4:	movw	r7, #1048	; 0x418
    bdc8:	movt	r8, #3
    bdcc:	b	bde4 <pclose@plt+0x28c8>
    bdd0:	ldr	r3, [r8]
    bdd4:	tst	r3, #3
    bdd8:	bne	bdfc <pclose@plt+0x28e0>
    bddc:	ldr	r3, [r6]
    bde0:	ldrd	sl, [r3, r7]
    bde4:	cmp	sl, r4
    bde8:	sbcs	r3, fp, r5
    bdec:	bge	bdac <pclose@plt+0x2890>
    bdf0:	bl	bbbc <pclose@plt+0x26a0>
    bdf4:	cmn	r0, #1
    bdf8:	bne	bdd0 <pclose@plt+0x28b4>
    bdfc:	mov	r0, #1
    be00:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    be04:	push	{r3, r4, r5, lr}
    be08:	mov	r0, #0
    be0c:	mov	r1, #0
    be10:	bl	bcd4 <pclose@plt+0x27b8>
    be14:	cmp	r0, #0
    be18:	popeq	{r3, r4, r5, pc}
    be1c:	movw	r3, #1788	; 0x6fc
    be20:	movt	r3, #3
    be24:	ldr	r4, [r3]
    be28:	ldr	ip, [r4]
    be2c:	cmp	r4, ip
    be30:	beq	be74 <pclose@plt+0x2958>
    be34:	ldrd	r0, [ip, #16]
    be38:	b	be50 <pclose@plt+0x2934>
    be3c:	ldrd	r2, [ip, #16]
    be40:	cmp	r2, r0
    be44:	sbcs	r5, r3, r1
    be48:	movlt	r0, r2
    be4c:	movlt	r1, r3
    be50:	ldr	ip, [ip]
    be54:	cmp	r4, ip
    be58:	bne	be3c <pclose@plt+0x2920>
    be5c:	mov	r3, #0
    be60:	movw	r2, #1064	; 0x428
    be64:	strd	r0, [r4, r2]
    be68:	mov	r0, r3
    be6c:	str	r3, [r4, #1072]	; 0x430
    be70:	pop	{r3, r4, r5, pc}
    be74:	mov	r0, #1
    be78:	pop	{r3, r4, r5, pc}
    be7c:	movw	r3, #1788	; 0x6fc
    be80:	movt	r3, #3
    be84:	push	{r4, lr}
    be88:	ldr	r4, [r3]
    be8c:	cmp	r4, #0
    be90:	beq	bedc <pclose@plt+0x29c0>
    be94:	ldr	r3, [r4, #1044]	; 0x414
    be98:	tst	r3, #1
    be9c:	bne	bef4 <pclose@plt+0x29d8>
    bea0:	bl	b4c0 <pclose@plt+0x1fa4>
    bea4:	mvn	r2, #0
    bea8:	mvn	r3, #0
    beac:	cmp	r1, r3
    beb0:	cmpeq	r0, r2
    beb4:	bne	bee4 <pclose@plt+0x29c8>
    beb8:	movw	r4, #16680	; 0x4128
    bebc:	movt	r4, #3
    bec0:	b	bed0 <pclose@plt+0x29b4>
    bec4:	ldr	r3, [r4]
    bec8:	tst	r3, #3
    becc:	bne	beec <pclose@plt+0x29d0>
    bed0:	bl	bbbc <pclose@plt+0x26a0>
    bed4:	cmn	r0, #1
    bed8:	bne	bec4 <pclose@plt+0x29a8>
    bedc:	mov	r0, #0
    bee0:	pop	{r4, pc}
    bee4:	pop	{r4, lr}
    bee8:	b	bcd4 <pclose@plt+0x27b8>
    beec:	mov	r0, #1
    bef0:	pop	{r4, pc}
    bef4:	ldr	r0, [r4, #1040]	; 0x410
    bef8:	bl	13b10 <pclose@plt+0xa5f4>
    befc:	movw	r3, #1080	; 0x438
    bf00:	strd	r0, [r4, r3]
    bf04:	b	bea0 <pclose@plt+0x2984>
    bf08:	movw	r3, #1788	; 0x6fc
    bf0c:	movt	r3, #3
    bf10:	push	{r4, r5}
    bf14:	ldr	r4, [r3]
    bf18:	cmp	r4, #0
    bf1c:	beq	bfb0 <pclose@plt+0x2a94>
    bf20:	ldr	r3, [r4, #1072]	; 0x430
    bf24:	cmp	r3, #0
    bf28:	subne	r3, r3, #1
    bf2c:	strne	r3, [r4, #1072]	; 0x430
    bf30:	bne	bfa8 <pclose@plt+0x2a8c>
    bf34:	movw	r3, #1064	; 0x428
    bf38:	ldrd	r0, [r4, r3]
    bf3c:	cmp	r0, #1
    bf40:	sbcs	r3, r1, #0
    bf44:	blt	bfb0 <pclose@plt+0x2a94>
    bf48:	ldr	r3, [r4, #1044]	; 0x414
    bf4c:	subs	r0, r0, #1
    bf50:	sbc	r1, r1, #0
    bf54:	tst	r3, #1
    bf58:	bne	bf98 <pclose@plt+0x2a7c>
    bf5c:	and	r3, r0, #63	; 0x3f
    bf60:	add	r5, r3, #1
    bf64:	add	r3, r4, r3, lsl #4
    bf68:	add	r5, r4, r5, lsl #4
    bf6c:	ldr	ip, [r3, #24]
    bf70:	cmp	ip, r5
    bf74:	bne	bf88 <pclose@plt+0x2a6c>
    bf78:	b	bfb0 <pclose@plt+0x2a94>
    bf7c:	ldr	ip, [ip, #8]
    bf80:	cmp	ip, r5
    bf84:	beq	bfb0 <pclose@plt+0x2a94>
    bf88:	ldrd	r2, [ip, #16]
    bf8c:	cmp	r1, r3
    bf90:	cmpeq	r0, r2
    bf94:	bne	bf7c <pclose@plt+0x2a60>
    bf98:	movw	r2, #1064	; 0x428
    bf9c:	movw	r3, #8191	; 0x1fff
    bfa0:	strd	r0, [r4, r2]
    bfa4:	str	r3, [r4, #1072]	; 0x430
    bfa8:	pop	{r4, r5}
    bfac:	b	b534 <pclose@plt+0x2018>
    bfb0:	mvn	r0, #0
    bfb4:	pop	{r4, r5}
    bfb8:	bx	lr
    bfbc:	cmp	r0, #0
    bfc0:	blt	bff8 <pclose@plt+0x2adc>
    bfc4:	lsl	r3, r0, #10
    bfc8:	add	r3, r3, #8128	; 0x1fc0
    bfcc:	add	r3, r3, #63	; 0x3f
    bfd0:	asr	r3, r3, #13
    bfd4:	cmp	r3, #0
    bfd8:	movwgt	r2, #57688	; 0xe158
    bfdc:	movwle	r3, #57688	; 0xe158
    bfe0:	movtgt	r2, #2
    bfe4:	movtle	r3, #2
    bfe8:	movle	r2, #1
    bfec:	strgt	r3, [r2, #4]
    bff0:	strle	r2, [r3, #4]
    bff4:	bx	lr
    bff8:	movw	r3, #57688	; 0xe158
    bffc:	movt	r3, #2
    c000:	mvn	r2, #0
    c004:	str	r2, [r3, #4]
    c008:	bx	lr
    c00c:	push	{r4, r5, r6, r7, lr}
    c010:	movw	r5, #1788	; 0x6fc
    c014:	movt	r5, #3
    c018:	sub	sp, sp, #12
    c01c:	ldr	r4, [r5]
    c020:	cmp	r4, #0
    c024:	beq	c0dc <pclose@plt+0x2bc0>
    c028:	ldr	r3, [r4, #1044]	; 0x414
    c02c:	tst	r3, #1
    c030:	beq	c0e4 <pclose@plt+0x2bc8>
    c034:	ldr	r1, [r4]
    c038:	cmp	r1, r4
    c03c:	mvnne	r2, #0
    c040:	mvnne	r3, #0
    c044:	beq	c058 <pclose@plt+0x2b3c>
    c048:	strd	r2, [r1, #16]
    c04c:	ldr	r1, [r1]
    c050:	cmp	r1, r4
    c054:	bne	c048 <pclose@plt+0x2b2c>
    c058:	ldr	r0, [r4, #1040]	; 0x410
    c05c:	movw	r7, #1048	; 0x418
    c060:	bl	13b10 <pclose@plt+0xa5f4>
    c064:	ldr	ip, [r5]
    c068:	movw	lr, #1080	; 0x438
    c06c:	movw	r6, #1064	; 0x428
    c070:	mov	r2, #0
    c074:	mov	r3, #0
    c078:	mov	r5, #0
    c07c:	strd	r0, [r4, lr]
    c080:	ldrd	r0, [ip, lr]
    c084:	strd	r2, [ip, r7]
    c088:	orrs	r4, r0, r1
    c08c:	strd	r2, [ip, r6]
    c090:	str	r5, [ip, #1072]	; 0x430
    c094:	bne	c0b0 <pclose@plt+0x2b94>
    c098:	ldr	r1, [ip, #1044]	; 0x414
    c09c:	mvn	r3, #0
    c0a0:	mvn	r2, #0
    c0a4:	strd	r2, [ip, lr]
    c0a8:	bic	r3, r1, #1
    c0ac:	str	r3, [ip, #1044]	; 0x414
    c0b0:	ldr	r0, [ip, #1040]	; 0x410
    c0b4:	mov	r2, #0
    c0b8:	mov	r3, #0
    c0bc:	mov	r4, #0
    c0c0:	str	r4, [sp]
    c0c4:	bl	92e8 <lseek64@plt>
    c0c8:	mvn	r2, #0
    c0cc:	mvn	r3, #0
    c0d0:	cmp	r1, r3
    c0d4:	cmpeq	r0, r2
    c0d8:	beq	c0fc <pclose@plt+0x2be0>
    c0dc:	add	sp, sp, #12
    c0e0:	pop	{r4, r5, r6, r7, pc}
    c0e4:	movw	r1, #1080	; 0x438
    c0e8:	mvn	r2, #0
    c0ec:	mvn	r3, #0
    c0f0:	strd	r2, [r4, r1]
    c0f4:	add	sp, sp, #12
    c0f8:	pop	{r4, r5, r6, r7, pc}
    c0fc:	mov	r1, r4
    c100:	movw	r0, #64556	; 0xfc2c
    c104:	movt	r0, #1
    c108:	add	sp, sp, #12
    c10c:	pop	{r4, r5, r6, r7, lr}
    c110:	b	1a804 <error@@Base>
    c114:	push	{lr}		; (str lr, [sp, #-4]!)
    c118:	sub	sp, sp, #12
    c11c:	mov	r1, #0
    c120:	mov	r2, #1
    c124:	mov	r3, #0
    c128:	str	r1, [sp]
    c12c:	bl	92e8 <lseek64@plt>
    c130:	and	r0, r0, r1
    c134:	adds	r0, r0, #1
    c138:	movne	r0, #1
    c13c:	add	sp, sp, #12
    c140:	pop	{pc}		; (ldr pc, [sp], #4)
    c144:	movw	r3, #1788	; 0x6fc
    c148:	movt	r3, #3
    c14c:	movw	r2, #1048	; 0x418
    c150:	movw	r0, #1080	; 0x438
    c154:	ldr	r1, [r3]
    c158:	ldrd	r2, [r2, r1]
    c15c:	strd	r2, [r1, r0]
    c160:	bx	lr
    c164:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c168:	movw	r7, #532	; 0x214
    c16c:	movt	r7, #3
    c170:	sub	sp, sp, #12
    c174:	mov	r8, r0
    c178:	mov	r9, r1
    c17c:	ldr	r0, [r7]
    c180:	movw	r6, #1788	; 0x6fc
    c184:	bl	146cc <pclose@plt+0xb1b0>
    c188:	movt	r6, #3
    c18c:	cmp	r0, #0
    c190:	mov	r4, r0
    c194:	str	r0, [r6]
    c198:	beq	c1b4 <pclose@plt+0x2c98>
    c19c:	ldr	r3, [r4, #1040]	; 0x410
    c1a0:	cmn	r3, #1
    c1a4:	streq	r8, [r4, #1040]	; 0x410
    c1a8:	add	sp, sp, #12
    c1ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c1b0:	b	c00c <pclose@plt+0x2af0>
    c1b4:	mov	r1, #1088	; 0x440
    c1b8:	mov	r0, #1
    c1bc:	bl	91b0 <calloc@plt>
    c1c0:	movw	r5, #1048	; 0x418
    c1c4:	movw	lr, #1064	; 0x428
    c1c8:	movw	fp, #1080	; 0x438
    c1cc:	mov	ip, #64	; 0x40
    c1d0:	mov	r2, #0
    c1d4:	mov	r3, #0
    c1d8:	mov	sl, r0
    c1dc:	add	r1, r0, #16
    c1e0:	str	r0, [sl, #4]
    c1e4:	str	r0, [sl]
    c1e8:	str	r4, [sl, #1056]	; 0x420
    c1ec:	str	r4, [sl, #1072]	; 0x430
    c1f0:	mvn	r4, #0
    c1f4:	str	r9, [sl, #1044]	; 0x414
    c1f8:	str	r0, [r6]
    c1fc:	mvn	r0, #0
    c200:	strd	r2, [sl, r5]
    c204:	mvn	r5, #0
    c208:	strd	r2, [sl, lr]
    c20c:	str	r0, [sl, #1040]	; 0x410
    c210:	strd	r4, [sl, fp]
    c214:	subs	ip, ip, #1
    c218:	str	r1, [r1, #8]
    c21c:	str	r1, [r1, #12]
    c220:	add	r1, r1, #16
    c224:	bne	c214 <pclose@plt+0x2cf8>
    c228:	tst	r9, #1
    c22c:	bne	c244 <pclose@plt+0x2d28>
    c230:	ldr	r0, [r7]
    c234:	mov	r1, sl
    c238:	bl	146d4 <pclose@plt+0xb1b8>
    c23c:	ldr	r4, [r6]
    c240:	b	c19c <pclose@plt+0x2c80>
    c244:	mov	r2, #1
    c248:	mov	r3, #0
    c24c:	str	ip, [sp]
    c250:	mov	r0, r8
    c254:	bl	92e8 <lseek64@plt>
    c258:	mvn	r3, #0
    c25c:	mvn	r2, #0
    c260:	cmp	r1, r3
    c264:	cmpeq	r0, r2
    c268:	ldreq	r3, [sl, #1044]	; 0x414
    c26c:	biceq	r3, r3, #1
    c270:	streq	r3, [sl, #1044]	; 0x414
    c274:	b	c230 <pclose@plt+0x2d14>
    c278:	push	{r4, r5, r6, lr}
    c27c:	movw	r5, #1788	; 0x6fc
    c280:	movt	r5, #3
    c284:	ldr	r4, [r5]
    c288:	cmp	r4, #0
    c28c:	popeq	{r4, r5, r6, pc}
    c290:	ldr	r2, [r4, #1044]	; 0x414
    c294:	tst	r2, #13
    c298:	moveq	r6, #1
    c29c:	bne	c2e4 <pclose@plt+0x2dc8>
    c2a0:	tst	r2, #2
    c2a4:	popne	{r4, r5, r6, pc}
    c2a8:	tst	r2, #12
    c2ac:	movne	r0, r4
    c2b0:	beq	c350 <pclose@plt+0x2e34>
    c2b4:	cmp	r6, #0
    c2b8:	mvn	r3, #0
    c2bc:	str	r3, [r0, #1040]	; 0x410
    c2c0:	popne	{r4, r5, r6, pc}
    c2c4:	bl	921c <free@plt>
    c2c8:	movw	r3, #532	; 0x214
    c2cc:	movt	r3, #3
    c2d0:	mov	r1, r6
    c2d4:	str	r6, [r5]
    c2d8:	ldr	r0, [r3]
    c2dc:	pop	{r4, r5, r6, lr}
    c2e0:	b	146d4 <pclose@plt+0xb1b8>
    c2e4:	ldr	r3, [r4]
    c2e8:	cmp	r3, r4
    c2ec:	beq	c31c <pclose@plt+0x2e00>
    c2f0:	ldr	r2, [r3]
    c2f4:	mov	r0, r3
    c2f8:	ldr	r1, [r3, #4]
    c2fc:	str	r1, [r2, #4]
    c300:	ldr	r3, [r3, #4]
    c304:	str	r2, [r3]
    c308:	bl	921c <free@plt>
    c30c:	ldr	r3, [r4]
    c310:	cmp	r3, r4
    c314:	bne	c2f0 <pclose@plt+0x2dd4>
    c318:	ldr	r2, [r4, #1044]	; 0x414
    c31c:	add	r3, r4, #16
    c320:	mov	r1, #64	; 0x40
    c324:	mov	r0, #0
    c328:	str	r0, [r4, #1056]	; 0x420
    c32c:	subs	r1, r1, #1
    c330:	str	r3, [r3, #8]
    c334:	str	r3, [r3, #12]
    c338:	add	r3, r3, #16
    c33c:	bne	c32c <pclose@plt+0x2e10>
    c340:	tst	r2, #2
    c344:	mov	r6, r1
    c348:	popne	{r4, r5, r6, pc}
    c34c:	b	c2a8 <pclose@plt+0x2d8c>
    c350:	ldr	r0, [r4, #1040]	; 0x410
    c354:	bl	94ec <close@plt>
    c358:	ldr	r0, [r5]
    c35c:	b	c2b4 <pclose@plt+0x2d98>
    c360:	movw	r3, #1788	; 0x6fc
    c364:	movt	r3, #3
    c368:	ldr	r0, [r3]
    c36c:	cmp	r0, #0
    c370:	ldrne	r0, [r0, #1044]	; 0x414
    c374:	bx	lr
    c378:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    c37c:	movw	r8, #1796	; 0x704
    c380:	movt	r8, #3
    c384:	mov	r6, #0
    c388:	sub	sl, r0, #1
    c38c:	add	r7, r8, #256	; 0x100
    c390:	mov	r9, r6
    c394:	ldrb	r3, [sl, #1]!
    c398:	cmp	r3, #0
    c39c:	beq	c420 <pclose@plt+0x2f04>
    c3a0:	cmp	r3, #57	; 0x39
    c3a4:	bhi	c438 <pclose@plt+0x2f1c>
    c3a8:	cmp	r3, #48	; 0x30
    c3ac:	bcs	c46c <pclose@plt+0x2f50>
    c3b0:	cmp	r3, #46	; 0x2e
    c3b4:	moveq	r6, #0
    c3b8:	bne	c450 <pclose@plt+0x2f34>
    c3bc:	mov	r5, r9
    c3c0:	mov	r4, r8
    c3c4:	b	c3d4 <pclose@plt+0x2eb8>
    c3c8:	cmp	r5, #0
    c3cc:	strb	r6, [r4], #1
    c3d0:	ble	c404 <pclose@plt+0x2ee8>
    c3d4:	cmp	r4, r7
    c3d8:	sub	r5, r5, #1
    c3dc:	bcc	c3c8 <pclose@plt+0x2eac>
    c3e0:	mov	r1, #0
    c3e4:	movw	r0, #64620	; 0xfc6c
    c3e8:	movt	r0, #1
    c3ec:	bl	1a804 <error@@Base>
    c3f0:	mov	r0, #1
    c3f4:	bl	9bc8 <pclose@plt+0x6ac>
    c3f8:	cmp	r5, #0
    c3fc:	strb	r6, [r4], #1
    c400:	bgt	c3d4 <pclose@plt+0x2eb8>
    c404:	ldrb	r3, [sl, #1]!
    c408:	cmp	r9, #1
    c40c:	addge	r8, r8, r9
    c410:	addlt	r8, r8, #1
    c414:	mov	r9, #0
    c418:	cmp	r3, #0
    c41c:	bne	c3a0 <pclose@plt+0x2e84>
    c420:	cmp	r8, r7
    c424:	popcs	{r4, r5, r6, r7, r8, r9, sl, pc}
    c428:	strb	r6, [r8], #1
    c42c:	cmp	r8, r7
    c430:	bne	c428 <pclose@plt+0x2f0c>
    c434:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    c438:	cmp	r3, #98	; 0x62
    c43c:	moveq	r6, #3
    c440:	beq	c3bc <pclose@plt+0x2ea0>
    c444:	cmp	r3, #99	; 0x63
    c448:	moveq	r6, #2
    c44c:	beq	c3bc <pclose@plt+0x2ea0>
    c450:	mov	r1, #0
    c454:	movw	r0, #64604	; 0xfc5c
    c458:	movt	r0, #1
    c45c:	bl	1a804 <error@@Base>
    c460:	mov	r0, #1
    c464:	bl	9bc8 <pclose@plt+0x6ac>
    c468:	b	c3bc <pclose@plt+0x2ea0>
    c46c:	add	r9, r9, r9, lsl #2
    c470:	sub	r3, r3, #48	; 0x30
    c474:	add	r9, r3, r9, lsl #1
    c478:	b	c394 <pclose@plt+0x2e78>
    c47c:	push	{r4, r5, r6, lr}
    c480:	subs	r5, r0, #0
    c484:	sub	sp, sp, #8
    c488:	mov	r6, r1
    c48c:	beq	c4f8 <pclose@plt+0x2fdc>
    c490:	movw	r3, #1796	; 0x704
    c494:	movt	r3, #3
    c498:	ldrb	r0, [r5]
    c49c:	ldr	r3, [r3, #256]	; 0x100
    c4a0:	cmp	r3, #0
    c4a4:	beq	c514 <pclose@plt+0x2ff8>
    c4a8:	sub	r3, r0, #32
    c4ac:	cmp	r3, #94	; 0x5e
    c4b0:	bhi	c4f8 <pclose@plt+0x2fdc>
    c4b4:	mov	ip, r5
    c4b8:	b	c4c4 <pclose@plt+0x2fa8>
    c4bc:	cmp	r4, #94	; 0x5e
    c4c0:	bhi	c4f8 <pclose@plt+0x2fdc>
    c4c4:	ldrb	r3, [ip, #1]!
    c4c8:	cmp	r3, #0
    c4cc:	sub	r4, r3, #32
    c4d0:	bne	c4bc <pclose@plt+0x2fa0>
    c4d4:	cmp	r0, #42	; 0x2a
    c4d8:	beq	c5f0 <pclose@plt+0x30d4>
    c4dc:	mov	r0, r5
    c4e0:	mov	r1, #110	; 0x6e
    c4e4:	str	r2, [sp, #4]
    c4e8:	bl	93cc <strchr@plt>
    c4ec:	ldr	r2, [sp, #4]
    c4f0:	cmp	r0, #0
    c4f4:	beq	c508 <pclose@plt+0x2fec>
    c4f8:	ldrb	r3, [r2]
    c4fc:	cmp	r3, #42	; 0x2a
    c500:	movne	r5, r2
    c504:	beq	c52c <pclose@plt+0x3010>
    c508:	str	r5, [r6]
    c50c:	add	sp, sp, #8
    c510:	pop	{r4, r5, r6, pc}
    c514:	cmp	r0, #0
    c518:	bne	c4d4 <pclose@plt+0x2fb8>
    c51c:	ldrb	r3, [r2]
    c520:	cmp	r3, #42	; 0x2a
    c524:	movne	r5, r2
    c528:	bne	c508 <pclose@plt+0x2fec>
    c52c:	ldrb	r4, [r2, #1]
    c530:	add	r5, r2, #2
    c534:	sub	r3, r4, #100	; 0x64
    c538:	cmp	r3, #17
    c53c:	ldrls	pc, [pc, r3, lsl #2]
    c540:	b	c5dc <pclose@plt+0x30c0>
    c544:	andeq	ip, r0, r8, asr #11
    c548:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c54c:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c550:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c554:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c558:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c55c:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c560:			; <UNDEFINED> instruction: 0x0000c5b4
    c564:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c568:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c56c:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c570:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c574:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c578:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c57c:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c580:	andeq	ip, r0, r0, lsr #11
    c584:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    c588:	andeq	ip, r0, ip, lsl #11
    c58c:	movw	r3, #57696	; 0xe160
    c590:	movt	r3, #2
    c594:	mov	r2, #1
    c598:	str	r2, [r3]
    c59c:	b	c508 <pclose@plt+0x2fec>
    c5a0:	movw	r3, #57696	; 0xe160
    c5a4:	movt	r3, #2
    c5a8:	mov	r2, #8
    c5ac:	str	r2, [r3]
    c5b0:	b	c508 <pclose@plt+0x2fec>
    c5b4:	movw	r3, #57696	; 0xe160
    c5b8:	movt	r3, #2
    c5bc:	mov	r2, #4
    c5c0:	str	r2, [r3]
    c5c4:	b	c508 <pclose@plt+0x2fec>
    c5c8:	movw	r3, #57696	; 0xe160
    c5cc:	movt	r3, #2
    c5d0:	mov	r2, #2
    c5d4:	str	r2, [r3]
    c5d8:	b	c508 <pclose@plt+0x2fec>
    c5dc:	movw	r3, #57696	; 0xe160
    c5e0:	movt	r3, #2
    c5e4:	mov	r2, #0
    c5e8:	str	r2, [r3]
    c5ec:	b	c508 <pclose@plt+0x2fec>
    c5f0:	ldrb	r4, [r5, #1]
    c5f4:	cmp	r4, #0
    c5f8:	beq	c4f8 <pclose@plt+0x2fdc>
    c5fc:	ldrb	r3, [r5, #2]
    c600:	cmp	r3, #0
    c604:	beq	c4f8 <pclose@plt+0x2fdc>
    c608:	add	r5, r5, #2
    c60c:	mov	r1, #110	; 0x6e
    c610:	str	r2, [sp, #4]
    c614:	mov	r0, r5
    c618:	bl	93cc <strchr@plt>
    c61c:	ldr	r2, [sp, #4]
    c620:	cmp	r0, #0
    c624:	bne	c4f8 <pclose@plt+0x2fdc>
    c628:	b	c534 <pclose@plt+0x3018>
    c62c:	subs	r2, r2, #1
    c630:	push	{r4}		; (str r4, [sp, #-4]!)
    c634:	bmi	c674 <pclose@plt+0x3158>
    c638:	mov	ip, #0
    c63c:	add	r3, ip, r2
    c640:	add	r3, r3, r3, lsr #31
    c644:	asr	r3, r3, #1
    c648:	add	r4, r1, r3, lsl #3
    c64c:	ldr	r4, [r4, #4]
    c650:	cmp	r4, r0
    c654:	addcc	ip, r3, #1
    c658:	bcc	c66c <pclose@plt+0x3150>
    c65c:	ldr	r4, [r1, r3, lsl #3]
    c660:	sub	r2, r3, #1
    c664:	cmp	r0, r4
    c668:	bcs	c680 <pclose@plt+0x3164>
    c66c:	cmp	ip, r2
    c670:	ble	c63c <pclose@plt+0x3120>
    c674:	mov	r0, #0
    c678:	pop	{r4}		; (ldr r4, [sp], #4)
    c67c:	bx	lr
    c680:	mov	r0, #1
    c684:	pop	{r4}		; (ldr r4, [sp], #4)
    c688:	bx	lr
    c68c:	push	{r3, r4, r5, r6, r7, lr}
    c690:	subs	r4, r0, #0
    c694:	mov	r7, r1
    c698:	beq	c73c <pclose@plt+0x3220>
    c69c:	ldrb	r0, [r4]
    c6a0:	cmp	r0, #0
    c6a4:	popeq	{r3, r4, r5, r6, r7, pc}
    c6a8:	movw	r6, #57696	; 0xe160
    c6ac:	movt	r6, #2
    c6b0:	ldr	r1, [r6, #4]
    c6b4:	cmp	r1, #0
    c6b8:	beq	c6e4 <pclose@plt+0x31c8>
    c6bc:	add	r5, r6, #4
    c6c0:	b	c6d0 <pclose@plt+0x31b4>
    c6c4:	ldr	r1, [r5, #8]!
    c6c8:	cmp	r1, #0
    c6cc:	beq	c6e4 <pclose@plt+0x31c8>
    c6d0:	mov	r0, r4
    c6d4:	bl	91d4 <strcmp@plt>
    c6d8:	cmp	r0, #0
    c6dc:	bne	c6c4 <pclose@plt+0x31a8>
    c6e0:	ldr	r4, [r5, #4]
    c6e4:	ldr	r1, [r6, #332]	; 0x14c
    c6e8:	cmp	r1, #0
    c6ec:	beq	c734 <pclose@plt+0x3218>
    c6f0:	ldr	r5, [pc, #112]	; c768 <pclose@plt+0x324c>
    c6f4:	b	c704 <pclose@plt+0x31e8>
    c6f8:	ldr	r1, [r5, #12]!
    c6fc:	cmp	r1, #0
    c700:	beq	c734 <pclose@plt+0x3218>
    c704:	mov	r0, r4
    c708:	bl	91d4 <strcmp@plt>
    c70c:	cmp	r0, #0
    c710:	bne	c6f8 <pclose@plt+0x31dc>
    c714:	ldr	r0, [r5, #8]
    c718:	bl	c378 <pclose@plt+0x2e5c>
    c71c:	ldr	r3, [r5, #4]
    c720:	mov	r0, #1
    c724:	cmp	r3, #0
    c728:	beq	c764 <pclose@plt+0x3248>
    c72c:	str	r0, [r3]
    c730:	pop	{r3, r4, r5, r6, r7, pc}
    c734:	cmp	r7, #0
    c738:	beq	c744 <pclose@plt+0x3228>
    c73c:	mov	r0, #0
    c740:	pop	{r3, r4, r5, r6, r7, pc}
    c744:	mov	r1, r7
    c748:	movw	r0, #64644	; 0xfc84
    c74c:	movt	r0, #1
    c750:	bl	1a804 <error@@Base>
    c754:	mov	r0, #1
    c758:	bl	9bc8 <pclose@plt+0x6ac>
    c75c:	mov	r0, r7
    c760:	pop	{r3, r4, r5, r6, r7, pc}
    c764:	pop	{r3, r4, r5, r6, r7, pc}
    c768:	andeq	lr, r2, ip, lsr #5
    c76c:	push	{r3, r4, r5, lr}
    c770:	movw	r1, #14888	; 0x3a28
    c774:	mov	r0, #6
    c778:	movt	r1, #2
    c77c:	bl	9468 <setlocale@plt>
    c780:	movw	r0, #64668	; 0xfc9c
    c784:	movt	r0, #1
    c788:	bl	117b4 <pclose@plt+0x8298>
    c78c:	mov	r1, #0
    c790:	bl	c68c <pclose@plt+0x3170>
    c794:	cmp	r0, #0
    c798:	beq	c7d8 <pclose@plt+0x32bc>
    c79c:	movw	r0, #64760	; 0xfcf8
    c7a0:	movt	r0, #1
    c7a4:	bl	117b4 <pclose@plt+0x8298>
    c7a8:	ldr	r1, [pc, #388]	; c934 <pclose@plt+0x3418>
    c7ac:	movw	r2, #64772	; 0xfd04
    c7b0:	movt	r2, #1
    c7b4:	bl	c47c <pclose@plt+0x2f60>
    c7b8:	movw	r0, #64784	; 0xfd10
    c7bc:	movt	r0, #1
    c7c0:	bl	117b4 <pclose@plt+0x8298>
    c7c4:	movw	r2, #64800	; 0xfd20
    c7c8:	ldr	r1, [pc, #360]	; c938 <pclose@plt+0x341c>
    c7cc:	movt	r2, #1
    c7d0:	pop	{r3, r4, r5, lr}
    c7d4:	b	c47c <pclose@plt+0x2f60>
    c7d8:	movw	r0, #64680	; 0xfca8
    c7dc:	movt	r0, #1
    c7e0:	bl	117b4 <pclose@plt+0x8298>
    c7e4:	subs	r3, r0, #0
    c7e8:	beq	c7f8 <pclose@plt+0x32dc>
    c7ec:	ldrb	r3, [r3]
    c7f0:	cmp	r3, #0
    c7f4:	bne	c8b4 <pclose@plt+0x3398>
    c7f8:	mov	r0, #14
    c7fc:	bl	948c <nl_langinfo@plt>
    c800:	mov	r1, #1
    c804:	bl	c68c <pclose@plt+0x3170>
    c808:	cmp	r0, #0
    c80c:	bne	c79c <pclose@plt+0x3280>
    c810:	movw	r0, #64692	; 0xfcb4
    c814:	movt	r0, #1
    c818:	bl	117b4 <pclose@plt+0x8298>
    c81c:	subs	r4, r0, #0
    c820:	beq	c908 <pclose@plt+0x33ec>
    c824:	movw	r1, #64720	; 0xfcd0
    c828:	mov	r0, r4
    c82c:	movt	r1, #1
    c830:	bl	91bc <strstr@plt>
    c834:	cmp	r0, #0
    c838:	beq	c8bc <pclose@plt+0x33a0>
    c83c:	movw	r0, #64728	; 0xfcd8
    c840:	mov	r1, #1
    c844:	movt	r0, #1
    c848:	bl	c68c <pclose@plt+0x3170>
    c84c:	cmp	r0, #0
    c850:	bne	c79c <pclose@plt+0x3280>
    c854:	bl	939c <__ctype_b_loc@plt>
    c858:	mov	r3, #0
    c85c:	movw	ip, #1796	; 0x704
    c860:	movt	ip, #3
    c864:	mov	lr, r3
    c868:	mov	r5, #3
    c86c:	mov	r4, #2
    c870:	ldr	r1, [r0]
    c874:	lsl	r2, r3, #1
    c878:	ldrh	r2, [r1, r2]
    c87c:	tst	r2, #16384	; 0x4000
    c880:	strbne	lr, [ip, r3]
    c884:	bne	c894 <pclose@plt+0x3378>
    c888:	tst	r2, #2
    c88c:	strbne	r4, [ip, r3]
    c890:	strbeq	r5, [ip, r3]
    c894:	add	r3, r3, #1
    c898:	cmp	r3, #256	; 0x100
    c89c:	bne	c870 <pclose@plt+0x3354>
    c8a0:	movw	r0, #64752	; 0xfcf0
    c8a4:	mov	r1, #1
    c8a8:	movt	r0, #1
    c8ac:	bl	c68c <pclose@plt+0x3170>
    c8b0:	b	c79c <pclose@plt+0x3280>
    c8b4:	bl	c378 <pclose@plt+0x2e5c>
    c8b8:	b	c79c <pclose@plt+0x3280>
    c8bc:	movw	r1, #64728	; 0xfcd8
    c8c0:	mov	r0, r4
    c8c4:	movt	r1, #1
    c8c8:	bl	91bc <strstr@plt>
    c8cc:	cmp	r0, #0
    c8d0:	bne	c83c <pclose@plt+0x3320>
    c8d4:	movw	r1, #64736	; 0xfce0
    c8d8:	mov	r0, r4
    c8dc:	movt	r1, #1
    c8e0:	bl	91bc <strstr@plt>
    c8e4:	cmp	r0, #0
    c8e8:	bne	c83c <pclose@plt+0x3320>
    c8ec:	mov	r0, r4
    c8f0:	movw	r1, #64744	; 0xfce8
    c8f4:	movt	r1, #1
    c8f8:	bl	91bc <strstr@plt>
    c8fc:	cmp	r0, #0
    c900:	bne	c83c <pclose@plt+0x3320>
    c904:	b	c854 <pclose@plt+0x3338>
    c908:	movw	r0, #64700	; 0xfcbc
    c90c:	movt	r0, #1
    c910:	bl	117b4 <pclose@plt+0x8298>
    c914:	subs	r4, r0, #0
    c918:	bne	c824 <pclose@plt+0x3308>
    c91c:	movw	r0, #64712	; 0xfcc8
    c920:	movt	r0, #1
    c924:	bl	117b4 <pclose@plt+0x8298>
    c928:	subs	r4, r0, #0
    c92c:	bne	c824 <pclose@plt+0x3308>
    c930:	b	c854 <pclose@plt+0x3338>
    c934:	andeq	r0, r3, r8, lsl #16
    c938:	andeq	r0, r3, ip, lsl #16
    c93c:	movw	r3, #1796	; 0x704
    c940:	movt	r3, #3
    c944:	ldr	r1, [r3, #256]	; 0x100
    c948:	cmp	r1, #0
    c94c:	beq	c96c <pclose@plt+0x3450>
    c950:	movw	r1, #57696	; 0xe160
    c954:	movt	r1, #2
    c958:	ldr	r3, [r1, #584]	; 0x248
    c95c:	cmp	r0, r3
    c960:	bcs	c97c <pclose@plt+0x3460>
    c964:	mov	r0, #0
    c968:	bx	lr
    c96c:	uxtb	r2, r0
    c970:	ldrb	r0, [r3, r2]
    c974:	and	r0, r0, #1
    c978:	bx	lr
    c97c:	add	r1, r1, #584	; 0x248
    c980:	movw	r2, #451	; 0x1c3
    c984:	b	c62c <pclose@plt+0x3110>
    c988:	uxtb	r0, r0
    c98c:	movw	r3, #1796	; 0x704
    c990:	movt	r3, #3
    c994:	ldrb	r0, [r3, r0]
    c998:	and	r0, r0, #2
    c99c:	bx	lr
    c9a0:	uxtb	r0, r0
    c9a4:	movw	r3, #1796	; 0x704
    c9a8:	cmp	r0, #127	; 0x7f
    c9ac:	movt	r3, #3
    c9b0:	push	{lr}		; (str lr, [sp, #-4]!)
    c9b4:	sub	sp, sp, #12
    c9b8:	bls	c9c8 <pclose@plt+0x34ac>
    c9bc:	ldr	r2, [r3, #256]	; 0x100
    c9c0:	cmp	r2, #0
    c9c4:	bne	ca08 <pclose@plt+0x34ec>
    c9c8:	ldrb	r1, [r3, r0]
    c9cc:	movw	r2, #1796	; 0x704
    c9d0:	movt	r2, #3
    c9d4:	tst	r1, #2
    c9d8:	beq	ca64 <pclose@plt+0x3548>
    c9dc:	cmp	r0, #27
    c9e0:	movweq	r3, #21317	; 0x5345
    c9e4:	movteq	r3, #67	; 0x43
    c9e8:	streq	r3, [r2, #268]	; 0x10c
    c9ec:	beq	ca28 <pclose@plt+0x350c>
    c9f0:	cmp	r0, #127	; 0x7f
    c9f4:	bhi	ca08 <pclose@plt+0x34ec>
    c9f8:	eor	ip, r0, #64	; 0x40
    c9fc:	ldrb	r1, [r2, ip]
    ca00:	tst	r1, #2
    ca04:	beq	ca34 <pclose@plt+0x3518>
    ca08:	ldr	ip, [r3, #260]	; 0x104
    ca0c:	mov	r1, #32
    ca10:	str	r0, [sp, #4]
    ca14:	mov	r3, r1
    ca18:	ldr	r0, [pc, #116]	; ca94 <pclose@plt+0x3578>
    ca1c:	mov	r2, #1
    ca20:	str	ip, [sp]
    ca24:	bl	94f8 <__snprintf_chk@plt>
    ca28:	ldr	r0, [pc, #100]	; ca94 <pclose@plt+0x3578>
    ca2c:	add	sp, sp, #12
    ca30:	pop	{pc}		; (ldr pc, [sp], #4)
    ca34:	mov	r1, #32
    ca38:	str	ip, [sp, #4]
    ca3c:	add	r0, r2, #268	; 0x10c
    ca40:	mov	r3, r1
    ca44:	mov	r2, #1
    ca48:	movw	ip, #64812	; 0xfd2c
    ca4c:	movt	ip, #1
    ca50:	str	ip, [sp]
    ca54:	bl	94f8 <__snprintf_chk@plt>
    ca58:	ldr	r0, [pc, #52]	; ca94 <pclose@plt+0x3578>
    ca5c:	add	sp, sp, #12
    ca60:	pop	{pc}		; (ldr pc, [sp], #4)
    ca64:	mov	r1, #32
    ca68:	str	r0, [sp, #4]
    ca6c:	mov	r3, r1
    ca70:	add	r0, r2, #268	; 0x10c
    ca74:	movw	ip, #1708	; 0x6ac
    ca78:	mov	r2, #1
    ca7c:	movt	ip, #2
    ca80:	str	ip, [sp]
    ca84:	bl	94f8 <__snprintf_chk@plt>
    ca88:	ldr	r0, [pc, #4]	; ca94 <pclose@plt+0x3578>
    ca8c:	add	sp, sp, #12
    ca90:	pop	{pc}		; (ldr pc, [sp], #4)
    ca94:	andeq	r0, r3, r0, lsl r8
    ca98:	cmp	r0, #27
    ca9c:	push	{r4, r5, lr}
    caa0:	mov	r4, r0
    caa4:	sub	sp, sp, #12
    caa8:	beq	cc64 <pclose@plt+0x3748>
    caac:	cmp	r0, #127	; 0x7f
    cab0:	movw	r5, #1796	; 0x704
    cab4:	movt	r5, #3
    cab8:	bhi	cb0c <pclose@plt+0x35f0>
    cabc:	ldrb	r3, [r5, r0]
    cac0:	tst	r3, #2
    cac4:	beq	cb0c <pclose@plt+0x35f0>
    cac8:	eor	r3, r0, #64	; 0x40
    cacc:	ldrb	r2, [r5, r3]
    cad0:	tst	r2, #2
    cad4:	bne	cc28 <pclose@plt+0x370c>
    cad8:	mov	r1, #32
    cadc:	uxtb	r3, r3
    cae0:	add	r0, r5, #300	; 0x12c
    cae4:	str	r3, [sp, #4]
    cae8:	mov	r2, #1
    caec:	mov	r3, r1
    caf0:	movw	ip, #64812	; 0xfd2c
    caf4:	movt	ip, #1
    caf8:	str	ip, [sp]
    cafc:	bl	94f8 <__snprintf_chk@plt>
    cb00:	ldr	r0, [pc, #404]	; cc9c <pclose@plt+0x3780>
    cb04:	add	sp, sp, #12
    cb08:	pop	{r4, r5, pc}
    cb0c:	movw	r1, #57696	; 0xe160
    cb10:	movt	r1, #2
    cb14:	ldr	r3, [r1, #584]	; 0x248
    cb18:	cmp	r4, r3
    cb1c:	bcs	cb80 <pclose@plt+0x3664>
    cb20:	cmp	r4, #0
    cb24:	blt	cbc4 <pclose@plt+0x36a8>
    cb28:	cmp	r4, #127	; 0x7f
    cb2c:	bls	cb68 <pclose@plt+0x364c>
    cb30:	cmp	r4, #2048	; 0x800
    cb34:	bcc	cc54 <pclose@plt+0x3738>
    cb38:	cmp	r4, #65536	; 0x10000
    cb3c:	bcc	cc7c <pclose@plt+0x3760>
    cb40:	cmp	r4, #2097152	; 0x200000
    cb44:	bcc	cc8c <pclose@plt+0x3770>
    cb48:	cmn	r4, #-67108863	; 0xfc000001
    cb4c:	movhi	r3, #5
    cb50:	movls	r3, #4
    cb54:	movhi	r0, #252	; 0xfc
    cb58:	movls	r0, #248	; 0xf8
    cb5c:	movhi	r2, #6
    cb60:	movls	r2, #5
    cb64:	b	cbd4 <pclose@plt+0x36b8>
    cb68:	mov	r3, #0
    cb6c:	strb	r4, [r5, #300]	; 0x12c
    cb70:	strb	r3, [r5, #301]	; 0x12d
    cb74:	ldr	r0, [pc, #288]	; cc9c <pclose@plt+0x3780>
    cb78:	add	sp, sp, #12
    cb7c:	pop	{r4, r5, pc}
    cb80:	add	r1, r1, #584	; 0x248
    cb84:	mov	r0, r4
    cb88:	movw	r2, #451	; 0x1c3
    cb8c:	bl	c62c <pclose@plt+0x3110>
    cb90:	cmp	r0, #0
    cb94:	beq	cb20 <pclose@plt+0x3604>
    cb98:	ldr	ip, [r5, #264]	; 0x108
    cb9c:	mov	r1, #32
    cba0:	str	r4, [sp, #4]
    cba4:	mov	r3, r1
    cba8:	mov	r2, #1
    cbac:	ldr	r0, [pc, #232]	; cc9c <pclose@plt+0x3780>
    cbb0:	str	ip, [sp]
    cbb4:	bl	94f8 <__snprintf_chk@plt>
    cbb8:	ldr	r0, [pc, #220]	; cc9c <pclose@plt+0x3780>
    cbbc:	add	sp, sp, #12
    cbc0:	pop	{r4, r5, pc}
    cbc4:	mov	r3, #2
    cbc8:	mov	r0, #224	; 0xe0
    cbcc:	mov	r2, #3
    cbd0:	movw	r4, #65533	; 0xfffd
    cbd4:	ldr	ip, [pc, #192]	; cc9c <pclose@plt+0x3780>
    cbd8:	add	r2, r5, r2
    cbdc:	mov	r1, #0
    cbe0:	strb	r1, [r2, #300]	; 0x12c
    cbe4:	strb	r0, [r5, #300]	; 0x12c
    cbe8:	and	r2, r4, #63	; 0x3f
    cbec:	movw	r1, #1796	; 0x704
    cbf0:	lsr	r4, r4, #6
    cbf4:	movt	r1, #3
    cbf8:	mvn	r2, r2, lsl #25
    cbfc:	mvn	r2, r2, lsr #25
    cc00:	strb	r2, [ip, r3]
    cc04:	sub	r3, r3, #1
    cc08:	cmp	r3, #0
    cc0c:	bgt	cbe8 <pclose@plt+0x36cc>
    cc10:	ldrb	r3, [r1, #300]	; 0x12c
    cc14:	ldr	r0, [pc, #128]	; cc9c <pclose@plt+0x3780>
    cc18:	orr	r4, r4, r3
    cc1c:	strb	r4, [r1, #300]	; 0x12c
    cc20:	add	sp, sp, #12
    cc24:	pop	{r4, r5, pc}
    cc28:	ldr	ip, [r5, #260]	; 0x104
    cc2c:	mov	r1, #32
    cc30:	str	r0, [sp, #4]
    cc34:	mov	r3, r1
    cc38:	add	r0, r5, #300	; 0x12c
    cc3c:	mov	r2, #1
    cc40:	str	ip, [sp]
    cc44:	bl	94f8 <__snprintf_chk@plt>
    cc48:	ldr	r0, [pc, #76]	; cc9c <pclose@plt+0x3780>
    cc4c:	add	sp, sp, #12
    cc50:	pop	{r4, r5, pc}
    cc54:	mov	r3, #1
    cc58:	mov	r0, #192	; 0xc0
    cc5c:	mov	r2, #2
    cc60:	b	cbd4 <pclose@plt+0x36b8>
    cc64:	movw	r3, #1796	; 0x704
    cc68:	movt	r3, #3
    cc6c:	movw	r2, #21317	; 0x5345
    cc70:	movt	r2, #67	; 0x43
    cc74:	str	r2, [r3, #300]	; 0x12c
    cc78:	b	cb74 <pclose@plt+0x3658>
    cc7c:	mov	r3, #2
    cc80:	mov	r0, #224	; 0xe0
    cc84:	mov	r2, #3
    cc88:	b	cbd4 <pclose@plt+0x36b8>
    cc8c:	mov	r3, #3
    cc90:	mov	r0, #240	; 0xf0
    cc94:	mov	r2, #4
    cc98:	b	cbd4 <pclose@plt+0x36b8>
    cc9c:	andeq	r0, r3, r0, lsr r8
    cca0:	uxtb	r0, r0
    cca4:	tst	r0, #128	; 0x80
    cca8:	bne	ccb4 <pclose@plt+0x3798>
    ccac:	mov	r0, #1
    ccb0:	bx	lr
    ccb4:	and	r3, r0, #224	; 0xe0
    ccb8:	cmp	r3, #192	; 0xc0
    ccbc:	beq	cd00 <pclose@plt+0x37e4>
    ccc0:	and	r3, r0, #240	; 0xf0
    ccc4:	cmp	r3, #224	; 0xe0
    ccc8:	beq	ccf8 <pclose@plt+0x37dc>
    cccc:	and	r3, r0, #248	; 0xf8
    ccd0:	cmp	r3, #240	; 0xf0
    ccd4:	beq	cd08 <pclose@plt+0x37ec>
    ccd8:	and	r3, r0, #252	; 0xfc
    ccdc:	cmp	r3, #248	; 0xf8
    cce0:	beq	cd10 <pclose@plt+0x37f4>
    cce4:	and	r0, r0, #254	; 0xfe
    cce8:	cmp	r0, #252	; 0xfc
    ccec:	movne	r0, #1
    ccf0:	moveq	r0, #6
    ccf4:	bx	lr
    ccf8:	mov	r0, #3
    ccfc:	bx	lr
    cd00:	mov	r0, #2
    cd04:	bx	lr
    cd08:	mov	r0, #4
    cd0c:	bx	lr
    cd10:	mov	r0, #5
    cd14:	bx	lr
    cd18:	push	{r3, r4, r5, lr}
    cd1c:	mov	r4, r0
    cd20:	ldrb	r5, [r0]
    cd24:	and	r3, r5, #254	; 0xfe
    cd28:	cmp	r3, #254	; 0xfe
    cd2c:	beq	cdac <pclose@plt+0x3890>
    cd30:	mov	r0, r5
    cd34:	bl	cca0 <pclose@plt+0x3784>
    cd38:	cmp	r0, #1
    cd3c:	popeq	{r3, r4, r5, pc}
    cd40:	cmp	r0, #2
    cd44:	beq	cda4 <pclose@plt+0x3888>
    cd48:	rsb	r3, r0, #8
    cd4c:	mvn	r2, #0
    cd50:	lsl	r3, r2, r3
    cd54:	uxtb	r3, r3
    cd58:	cmp	r5, r3
    cd5c:	beq	cdb4 <pclose@plt+0x3898>
    cd60:	cmp	r0, #1
    cd64:	ble	cd9c <pclose@plt+0x3880>
    cd68:	ldrb	r3, [r4, #1]
    cd6c:	and	r3, r3, #192	; 0xc0
    cd70:	cmp	r3, #128	; 0x80
    cd74:	bne	cdac <pclose@plt+0x3890>
    cd78:	mov	r3, #1
    cd7c:	b	cd90 <pclose@plt+0x3874>
    cd80:	ldrb	r2, [r4, r3]
    cd84:	and	r2, r2, #192	; 0xc0
    cd88:	cmp	r2, #128	; 0x80
    cd8c:	bne	cdac <pclose@plt+0x3890>
    cd90:	add	r3, r3, #1
    cd94:	cmp	r0, r3
    cd98:	bgt	cd80 <pclose@plt+0x3864>
    cd9c:	mov	r0, #1
    cda0:	pop	{r3, r4, r5, pc}
    cda4:	cmp	r5, #193	; 0xc1
    cda8:	bhi	cd68 <pclose@plt+0x384c>
    cdac:	mov	r0, #0
    cdb0:	pop	{r3, r4, r5, pc}
    cdb4:	ldrb	r3, [r4, #1]
    cdb8:	and	r5, r5, r3
    cdbc:	cmp	r5, #128	; 0x80
    cdc0:	bne	cd60 <pclose@plt+0x3844>
    cdc4:	b	cdac <pclose@plt+0x3890>
    cdc8:	push	{r3, r4, r5, lr}
    cdcc:	mov	r4, r0
    cdd0:	ldrb	r5, [r0]
    cdd4:	mov	r0, r5
    cdd8:	bl	cca0 <pclose@plt+0x3784>
    cddc:	sub	r0, r0, #2
    cde0:	cmp	r0, #4
    cde4:	ldrls	pc, [pc, r0, lsl #2]
    cde8:	b	ceec <pclose@plt+0x39d0>
    cdec:	andeq	ip, r0, r8, asr #28
    cdf0:	andeq	ip, r0, ip, asr lr
    cdf4:	andeq	ip, r0, r0, lsl #29
    cdf8:			; <UNDEFINED> instruction: 0x0000ceb0
    cdfc:	andeq	ip, r0, r0, lsl #28
    ce00:	ldrb	ip, [r4, #1]
    ce04:	and	r5, r5, #1
    ce08:	ldrb	r1, [r4, #5]
    ce0c:	and	ip, ip, #63	; 0x3f
    ce10:	ldrb	r2, [r4, #2]
    ce14:	ldrb	r0, [r4, #3]
    ce18:	and	r1, r1, #63	; 0x3f
    ce1c:	lsl	ip, ip, #24
    ce20:	and	r2, r2, #63	; 0x3f
    ce24:	orr	r3, ip, r5, lsl #30
    ce28:	ldrb	r5, [r4, #4]
    ce2c:	orr	r3, r3, r1
    ce30:	and	r0, r0, #63	; 0x3f
    ce34:	orr	r3, r3, r2, lsl #18
    ce38:	and	r5, r5, #63	; 0x3f
    ce3c:	orr	r0, r3, r0, lsl #12
    ce40:	orr	r0, r0, r5, lsl #6
    ce44:	pop	{r3, r4, r5, pc}
    ce48:	ldrb	r0, [r4, #1]
    ce4c:	and	r5, r5, #31
    ce50:	and	r0, r0, #63	; 0x3f
    ce54:	orr	r0, r0, r5, lsl #6
    ce58:	pop	{r3, r4, r5, pc}
    ce5c:	ldrb	r0, [r4, #1]
    ce60:	lsl	r5, r5, #12
    ce64:	ldrb	r3, [r4, #2]
    ce68:	and	r0, r0, #63	; 0x3f
    ce6c:	uxth	r5, r5
    ce70:	and	r3, r3, #63	; 0x3f
    ce74:	orr	r0, r5, r0, lsl #6
    ce78:	orr	r0, r0, r3
    ce7c:	pop	{r3, r4, r5, pc}
    ce80:	ldrb	r1, [r4, #1]
    ce84:	and	r5, r5, #7
    ce88:	ldrb	r2, [r4, #3]
    ce8c:	and	r1, r1, #63	; 0x3f
    ce90:	ldrb	r3, [r4, #2]
    ce94:	and	r2, r2, #63	; 0x3f
    ce98:	lsl	r1, r1, #12
    ce9c:	and	r3, r3, #63	; 0x3f
    cea0:	orr	r0, r1, r5, lsl #18
    cea4:	orr	r0, r0, r2
    cea8:	orr	r0, r0, r3, lsl #6
    ceac:	pop	{r3, r4, r5, pc}
    ceb0:	ldrb	ip, [r4, #1]
    ceb4:	and	r5, r5, #3
    ceb8:	ldrb	r1, [r4, #4]
    cebc:	and	ip, ip, #63	; 0x3f
    cec0:	ldrb	r2, [r4, #2]
    cec4:	ldrb	r3, [r4, #3]
    cec8:	and	r1, r1, #63	; 0x3f
    cecc:	lsl	ip, ip, #18
    ced0:	and	r2, r2, #63	; 0x3f
    ced4:	orr	r0, ip, r5, lsl #24
    ced8:	and	r3, r3, #63	; 0x3f
    cedc:	orr	r0, r0, r1
    cee0:	orr	r0, r0, r2, lsl #12
    cee4:	orr	r0, r0, r3, lsl #6
    cee8:	pop	{r3, r4, r5, pc}
    ceec:	mov	r0, r5
    cef0:	pop	{r3, r4, r5, pc}
    cef4:	movw	r3, #1796	; 0x704
    cef8:	movt	r3, #3
    cefc:	push	{r4, r5}
    cf00:	ldr	r3, [r3, #256]	; 0x100
    cf04:	cmp	r3, #0
    cf08:	beq	cfcc <pclose@plt+0x3ab0>
    cf0c:	cmp	r1, #127	; 0x7f
    cf10:	bls	cfcc <pclose@plt+0x3ab0>
    cf14:	cmp	r1, #2048	; 0x800
    cf18:	bcc	d03c <pclose@plt+0x3b20>
    cf1c:	cmp	r1, #65536	; 0x10000
    cf20:	bcc	cfe4 <pclose@plt+0x3ac8>
    cf24:	cmp	r1, #2097152	; 0x200000
    cf28:	ldr	r4, [r0]
    cf2c:	bcc	d07c <pclose@plt+0x3b60>
    cf30:	cmn	r1, #-67108863	; 0xfc000001
    cf34:	bls	d0cc <pclose@plt+0x3bb0>
    cf38:	ubfx	r2, r1, #30, #1
    cf3c:	add	r5, r4, #1
    cf40:	ubfx	r3, r1, #24, #6
    cf44:	str	r5, [r0]
    cf48:	mvn	r2, r2, lsl #28
    cf4c:	ubfx	ip, r1, #18, #6
    cf50:	mvn	r2, r2, lsr #28
    cf54:	strb	r2, [r4]
    cf58:	ldr	r4, [r0]
    cf5c:	mvn	r3, r3, lsl #25
    cf60:	mvn	r3, r3, lsr #25
    cf64:	mvn	ip, ip, lsl #25
    cf68:	add	r5, r4, #1
    cf6c:	str	r5, [r0]
    cf70:	strb	r3, [r4]
    cf74:	ubfx	r2, r1, #12, #6
    cf78:	ldr	r4, [r0]
    cf7c:	mvn	ip, ip, lsr #25
    cf80:	ubfx	r3, r1, #6, #6
    cf84:	mvn	r2, r2, lsl #25
    cf88:	add	r5, r4, #1
    cf8c:	str	r5, [r0]
    cf90:	strb	ip, [r4]
    cf94:	mvn	r2, r2, lsr #25
    cf98:	ldr	ip, [r0]
    cf9c:	mvn	r3, r3, lsl #25
    cfa0:	and	r1, r1, #63	; 0x3f
    cfa4:	add	r4, ip, #1
    cfa8:	str	r4, [r0]
    cfac:	mvn	r3, r3, lsr #25
    cfb0:	strb	r2, [ip]
    cfb4:	mvn	r1, r1, lsl #25
    cfb8:	ldr	r2, [r0]
    cfbc:	mvn	r1, r1, lsr #25
    cfc0:	add	ip, r2, #1
    cfc4:	str	ip, [r0]
    cfc8:	strb	r3, [r2]
    cfcc:	ldr	r3, [r0]
    cfd0:	add	r2, r3, #1
    cfd4:	str	r2, [r0]
    cfd8:	strb	r1, [r3]
    cfdc:	pop	{r4, r5}
    cfe0:	bx	lr
    cfe4:	ldr	ip, [r0]
    cfe8:	lsr	r2, r1, #12
    cfec:	ubfx	r3, r1, #6, #6
    cff0:	and	r1, r1, #63	; 0x3f
    cff4:	mvn	r2, r2, lsl #27
    cff8:	add	r4, ip, #1
    cffc:	mvn	r2, r2, lsr #27
    d000:	str	r4, [r0]
    d004:	strb	r2, [ip]
    d008:	mvn	r3, r3, lsl #25
    d00c:	ldr	r2, [r0]
    d010:	mvn	r3, r3, lsr #25
    d014:	mvn	r1, r1, lsl #25
    d018:	add	ip, r2, #1
    d01c:	str	ip, [r0]
    d020:	strb	r3, [r2]
    d024:	mvn	r1, r1, lsr #25
    d028:	ldr	r3, [r0]
    d02c:	add	r2, r3, #1
    d030:	str	r2, [r0]
    d034:	strb	r1, [r3]
    d038:	b	cfdc <pclose@plt+0x3ac0>
    d03c:	ldr	r2, [r0]
    d040:	lsr	r3, r1, #6
    d044:	and	r1, r1, #63	; 0x3f
    d048:	mvn	r3, r3, lsl #26
    d04c:	add	ip, r2, #1
    d050:	mvn	r3, r3, lsr #26
    d054:	str	ip, [r0]
    d058:	strb	r3, [r2]
    d05c:	mvn	r1, r1, lsl #25
    d060:	ldr	r3, [r0]
    d064:	mvn	r1, r1, lsr #25
    d068:	add	r2, r3, #1
    d06c:	str	r2, [r0]
    d070:	strb	r1, [r3]
    d074:	pop	{r4, r5}
    d078:	bx	lr
    d07c:	lsr	ip, r1, #18
    d080:	ubfx	r2, r1, #12, #6
    d084:	ubfx	r3, r1, #6, #6
    d088:	add	r5, r4, #1
    d08c:	mvn	ip, ip, lsl #28
    d090:	str	r5, [r0]
    d094:	mvn	ip, ip, lsr #28
    d098:	strb	ip, [r4]
    d09c:	ldr	ip, [r0]
    d0a0:	and	r1, r1, #63	; 0x3f
    d0a4:	mvn	r2, r2, lsl #25
    d0a8:	mvn	r3, r3, lsl #25
    d0ac:	mvn	r2, r2, lsr #25
    d0b0:	add	r4, ip, #1
    d0b4:	mvn	r3, r3, lsr #25
    d0b8:	str	r4, [r0]
    d0bc:	mvn	r1, r1, lsl #25
    d0c0:	strb	r2, [ip]
    d0c4:	ldr	r2, [r0]
    d0c8:	b	cfbc <pclose@plt+0x3aa0>
    d0cc:	lsr	r3, r1, #24
    d0d0:	add	r5, r4, #1
    d0d4:	ubfx	ip, r1, #18, #6
    d0d8:	str	r5, [r0]
    d0dc:	mvn	r3, r3, lsl #28
    d0e0:	ubfx	r2, r1, #12, #6
    d0e4:	mvn	r3, r3, lsr #28
    d0e8:	strb	r3, [r4]
    d0ec:	ldr	r4, [r0]
    d0f0:	ubfx	r3, r1, #6, #6
    d0f4:	mvn	ip, ip, lsl #25
    d0f8:	mvn	r2, r2, lsl #25
    d0fc:	mvn	ip, ip, lsr #25
    d100:	add	r5, r4, #1
    d104:	mvn	r2, r2, lsr #25
    d108:	str	r5, [r0]
    d10c:	mvn	r3, r3, lsl #25
    d110:	strb	ip, [r4]
    d114:	ldr	ip, [r0]
    d118:	b	cfa0 <pclose@plt+0x3a84>
    d11c:	movw	r3, #1796	; 0x704
    d120:	movt	r3, #3
    d124:	push	{r4, r5, r6, lr}
    d128:	mov	r6, r0
    d12c:	ldr	r0, [r3, #256]	; 0x100
    d130:	mov	r5, r2
    d134:	ldr	r4, [r6]
    d138:	cmp	r0, #0
    d13c:	bne	d15c <pclose@plt+0x3c40>
    d140:	cmp	r1, #0
    d144:	ble	d1d4 <pclose@plt+0x3cb8>
    d148:	cmp	r4, r2
    d14c:	ldrbcc	r0, [r4]
    d150:	addcc	r4, r4, #1
    d154:	str	r4, [r6]
    d158:	pop	{r4, r5, r6, pc}
    d15c:	cmp	r1, #0
    d160:	ble	d19c <pclose@plt+0x3c80>
    d164:	ldrb	r0, [r4]
    d168:	bl	cca0 <pclose@plt+0x3784>
    d16c:	add	r3, r4, r0
    d170:	cmp	r5, r3
    d174:	bcs	d188 <pclose@plt+0x3c6c>
    d178:	mov	r4, r5
    d17c:	mov	r0, #0
    d180:	str	r4, [r6]
    d184:	pop	{r4, r5, r6, pc}
    d188:	mov	r0, r4
    d18c:	mov	r4, r3
    d190:	bl	cdc8 <pclose@plt+0x38ac>
    d194:	str	r4, [r6]
    d198:	pop	{r4, r5, r6, pc}
    d19c:	cmp	r4, r2
    d1a0:	bhi	d1b4 <pclose@plt+0x3c98>
    d1a4:	b	d17c <pclose@plt+0x3c60>
    d1a8:	sub	r4, r4, #1
    d1ac:	cmp	r4, r5
    d1b0:	beq	d17c <pclose@plt+0x3c60>
    d1b4:	ldrb	r3, [r4, #-1]
    d1b8:	and	r3, r3, #192	; 0xc0
    d1bc:	cmp	r3, #128	; 0x80
    d1c0:	beq	d1a8 <pclose@plt+0x3c8c>
    d1c4:	sub	r4, r4, #1
    d1c8:	mov	r0, r4
    d1cc:	bl	cdc8 <pclose@plt+0x38ac>
    d1d0:	b	d154 <pclose@plt+0x3c38>
    d1d4:	cmp	r4, r2
    d1d8:	ldrbhi	r0, [r4, #-1]
    d1dc:	subhi	r4, r4, #1
    d1e0:	b	d154 <pclose@plt+0x3c38>
    d1e4:	movw	r3, #344	; 0x158
    d1e8:	movt	r3, #3
    d1ec:	ldr	r3, [r3, #-3992]	; 0xfffff068
    d1f0:	cmp	r0, r3
    d1f4:	bcs	d200 <pclose@plt+0x3ce4>
    d1f8:	mov	r0, #0
    d1fc:	bx	lr
    d200:	ldr	r1, [pc, #4]	; d20c <pclose@plt+0x3cf0>
    d204:	mov	r2, #136	; 0x88
    d208:	b	c62c <pclose@plt+0x3110>
    d20c:	andeq	pc, r2, r0, asr #3
    d210:	movw	r1, #57696	; 0xe160
    d214:	movt	r1, #2
    d218:	ldr	r3, [r1, #584]	; 0x248
    d21c:	cmp	r0, r3
    d220:	bcs	d22c <pclose@plt+0x3d10>
    d224:	mov	r0, #0
    d228:	bx	lr
    d22c:	add	r1, r1, #584	; 0x248
    d230:	movw	r2, #451	; 0x1c3
    d234:	b	c62c <pclose@plt+0x3110>
    d238:	movw	r3, #344	; 0x158
    d23c:	movt	r3, #3
    d240:	ldr	r3, [r3, #-2904]	; 0xfffff4a8
    d244:	cmp	r0, r3
    d248:	bcs	d254 <pclose@plt+0x3d38>
    d24c:	mov	r0, #0
    d250:	bx	lr
    d254:	ldr	r1, [pc, #4]	; d260 <pclose@plt+0x3d44>
    d258:	mov	r2, #16
    d25c:	b	c62c <pclose@plt+0x3110>
    d260:	andeq	pc, r2, r0, lsl #12
    d264:	movw	r2, #64572	; 0xfc3c
    d268:	movt	r2, #1
    d26c:	push	{r4}		; (str r4, [sp, #-4]!)
    d270:	mov	r3, #0
    d274:	mov	r4, r2
    d278:	ldr	ip, [r2, r3]
    d27c:	cmp	ip, r0
    d280:	beq	d29c <pclose@plt+0x3d80>
    d284:	add	r3, r3, #8
    d288:	cmp	r3, #32
    d28c:	bne	d278 <pclose@plt+0x3d5c>
    d290:	mov	r0, #0
    d294:	pop	{r4}		; (ldr r4, [sp], #4)
    d298:	bx	lr
    d29c:	add	ip, r4, r3
    d2a0:	ldr	ip, [ip, #4]
    d2a4:	cmp	ip, r1
    d2a8:	bne	d284 <pclose@plt+0x3d68>
    d2ac:	mov	r0, #1
    d2b0:	b	d294 <pclose@plt+0x3d78>
    d2b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    d2b8:	cmp	r2, #1
    d2bc:	sub	sp, sp, #8
    d2c0:	mov	r4, r1
    d2c4:	mov	r6, r3
    d2c8:	str	r0, [sp, #4]
    d2cc:	mov	r0, r1
    d2d0:	ldr	r5, [sp, #40]	; 0x28
    d2d4:	beq	d33c <pclose@plt+0x3e20>
    d2d8:	adds	r9, r3, #0
    d2dc:	movne	r9, #1
    d2e0:	adds	r8, r5, #0
    d2e4:	movne	r8, #1
    d2e8:	bl	ca98 <pclose@plt+0x357c>
    d2ec:	orrs	r3, r9, r8
    d2f0:	mov	r7, r0
    d2f4:	bne	d304 <pclose@plt+0x3de8>
    d2f8:	mov	r0, r7
    d2fc:	add	sp, sp, #8
    d300:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d304:	mov	r0, r4
    d308:	bl	d1e4 <pclose@plt+0x3cc8>
    d30c:	cmp	r0, #0
    d310:	beq	d380 <pclose@plt+0x3e64>
    d314:	cmp	r9, #0
    d318:	movne	r3, #0
    d31c:	strne	r3, [r6]
    d320:	cmp	r8, #0
    d324:	beq	d2f8 <pclose@plt+0x3ddc>
    d328:	mov	r3, #0
    d32c:	mov	r0, r7
    d330:	str	r3, [r5]
    d334:	add	sp, sp, #8
    d338:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d33c:	adds	r8, r3, #0
    d340:	movne	r8, #1
    d344:	adds	r4, r5, #0
    d348:	movne	r4, #1
    d34c:	bl	c9a0 <pclose@plt+0x3484>
    d350:	orrs	r3, r8, r4
    d354:	mov	r7, r0
    d358:	beq	d2f8 <pclose@plt+0x3ddc>
    d35c:	bl	93c0 <strlen@plt>
    d360:	cmp	r8, #0
    d364:	strne	r0, [r6]
    d368:	cmp	r4, #0
    d36c:	beq	d2f8 <pclose@plt+0x3ddc>
    d370:	str	r0, [r5]
    d374:	mov	r0, r7
    d378:	add	sp, sp, #8
    d37c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d380:	mov	r0, r4
    d384:	bl	d210 <pclose@plt+0x3cf4>
    d388:	subs	sl, r0, #0
    d38c:	beq	d3ac <pclose@plt+0x3e90>
    d390:	mov	r0, r7
    d394:	bl	93c0 <strlen@plt>
    d398:	cmp	r9, #0
    d39c:	strne	r0, [r6]
    d3a0:	cmp	r8, #0
    d3a4:	bne	d370 <pclose@plt+0x3e54>
    d3a8:	b	d2f8 <pclose@plt+0x3ddc>
    d3ac:	mvn	r1, #0
    d3b0:	movw	r2, #2128	; 0x850
    d3b4:	add	r0, sp, #4
    d3b8:	movt	r2, #3
    d3bc:	bl	d11c <pclose@plt+0x3c00>
    d3c0:	mov	r1, r4
    d3c4:	bl	d264 <pclose@plt+0x3d48>
    d3c8:	cmp	r0, #0
    d3cc:	beq	d3dc <pclose@plt+0x3ec0>
    d3d0:	cmp	r9, #0
    d3d4:	strne	sl, [r6]
    d3d8:	b	d320 <pclose@plt+0x3e04>
    d3dc:	cmp	r9, #0
    d3e0:	beq	d3fc <pclose@plt+0x3ee0>
    d3e4:	mov	r0, r4
    d3e8:	bl	d238 <pclose@plt+0x3d1c>
    d3ec:	cmp	r0, #0
    d3f0:	moveq	r0, #1
    d3f4:	movne	r0, #2
    d3f8:	str	r0, [r6]
    d3fc:	cmp	r8, #0
    d400:	movne	r3, #1
    d404:	strne	r3, [r5]
    d408:	b	d2f8 <pclose@plt+0x3ddc>
    d40c:	push	{r4, r5, r6, r7, lr}
    d410:	mov	r7, r2
    d414:	sub	sp, sp, #12
    d418:	mov	r6, r1
    d41c:	movw	r2, #2128	; 0x850
    d420:	mvn	r1, #0
    d424:	movt	r2, #3
    d428:	mov	r4, r0
    d42c:	ldr	r5, [r0]
    d430:	bl	d11c <pclose@plt+0x3c00>
    d434:	mov	r3, r6
    d438:	mov	r1, r0
    d43c:	ldr	r0, [r4]
    d440:	str	r7, [sp]
    d444:	rsb	r2, r0, r5
    d448:	bl	d2b4 <pclose@plt+0x3d98>
    d44c:	add	sp, sp, #12
    d450:	pop	{r4, r5, r6, r7, pc}
    d454:	push	{r4, r5, lr}
    d458:	movw	r4, #2128	; 0x850
    d45c:	movt	r4, #3
    d460:	movw	r5, #496	; 0x1f0
    d464:	movt	r5, #3
    d468:	sub	sp, sp, #20
    d46c:	ldr	r1, [r4, #2048]	; 0x800
    d470:	ldr	r2, [r4, #2052]	; 0x804
    d474:	ldr	r3, [r5]
    d478:	cmp	r1, r2
    d47c:	str	r3, [sp, #12]
    d480:	ble	d4cc <pclose@plt+0x3fb0>
    d484:	add	r1, sp, #4
    d488:	add	r2, sp, #8
    d48c:	ldr	r0, [pc, #96]	; d4f4 <pclose@plt+0x3fd8>
    d490:	bl	d40c <pclose@plt+0x3ef0>
    d494:	b	d49c <pclose@plt+0x3f80>
    d498:	bl	b228 <pclose@plt+0x1d0c>
    d49c:	ldr	r3, [sp, #8]
    d4a0:	cmp	r3, #0
    d4a4:	sub	r3, r3, #1
    d4a8:	str	r3, [sp, #8]
    d4ac:	bgt	d498 <pclose@plt+0x3f7c>
    d4b0:	ldr	r1, [r4, #2048]	; 0x800
    d4b4:	ldr	r3, [sp, #4]
    d4b8:	ldr	r2, [r4, #2052]	; 0x804
    d4bc:	rsb	r3, r3, r1
    d4c0:	str	r3, [r4, #2048]	; 0x800
    d4c4:	cmp	r2, r3
    d4c8:	blt	d484 <pclose@plt+0x3f68>
    d4cc:	ldr	r1, [sp, #12]
    d4d0:	ldr	r2, [r5]
    d4d4:	ldr	r3, [r4, #2060]	; 0x80c
    d4d8:	cmp	r1, r2
    d4dc:	add	r3, r4, r3
    d4e0:	str	r3, [r4, #2056]	; 0x808
    d4e4:	bne	d4f0 <pclose@plt+0x3fd4>
    d4e8:	add	sp, sp, #20
    d4ec:	pop	{r4, r5, pc}
    d4f0:	bl	9294 <__stack_chk_fail@plt>
    d4f4:	andeq	r1, r3, r8, asr r0
    d4f8:	push	{r4, r5, r6, lr}
    d4fc:	movw	r0, #544	; 0x220
    d500:	sub	sp, sp, #16
    d504:	movt	r0, #2
    d508:	bl	117b4 <pclose@plt+0x8298>
    d50c:	subs	r4, r0, #0
    d510:	beq	d55c <pclose@plt+0x4040>
    d514:	ldrb	r3, [r4]
    d518:	cmp	r3, #0
    d51c:	beq	d55c <pclose@plt+0x4040>
    d520:	cmp	r3, #45	; 0x2d
    d524:	bne	d534 <pclose@plt+0x4018>
    d528:	ldrb	r0, [r4, #1]
    d52c:	cmp	r0, #0
    d530:	beq	d5c8 <pclose@plt+0x40ac>
    d534:	movw	r1, #560	; 0x230
    d538:	mov	r0, r4
    d53c:	movt	r1, #2
    d540:	bl	91d4 <strcmp@plt>
    d544:	cmp	r0, #0
    d548:	beq	d5c8 <pclose@plt+0x40ac>
    d54c:	mov	r0, r4
    d550:	add	sp, sp, #16
    d554:	pop	{r4, r5, r6, lr}
    d558:	b	9c64 <pclose@plt+0x748>
    d55c:	movw	r0, #572	; 0x23c
    d560:	movt	r0, #2
    d564:	bl	117b4 <pclose@plt+0x8298>
    d568:	subs	r4, r0, #0
    d56c:	beq	d5d0 <pclose@plt+0x40b4>
    d570:	ldrb	r3, [r4]
    d574:	cmp	r3, #0
    d578:	moveq	r0, r3
    d57c:	beq	d5c8 <pclose@plt+0x40ac>
    d580:	bl	93c0 <strlen@plt>
    d584:	mov	r1, #1
    d588:	add	r5, r0, #10
    d58c:	mov	r0, r5
    d590:	bl	9c40 <pclose@plt+0x724>
    d594:	mov	r1, r5
    d598:	str	r4, [sp, #4]
    d59c:	movw	r2, #580	; 0x244
    d5a0:	movw	r3, #588	; 0x24c
    d5a4:	movt	r2, #2
    d5a8:	movt	r3, #2
    d5ac:	str	r2, [sp]
    d5b0:	str	r3, [sp, #8]
    d5b4:	mov	r2, #1
    d5b8:	mvn	r3, #0
    d5bc:	mov	r6, r0
    d5c0:	bl	94f8 <__snprintf_chk@plt>
    d5c4:	mov	r0, r6
    d5c8:	add	sp, sp, #16
    d5cc:	pop	{r4, r5, r6, pc}
    d5d0:	mov	r0, r4
    d5d4:	b	d5c8 <pclose@plt+0x40ac>
    d5d8:	push	{r4, r5, r6, lr}
    d5dc:	mov	r6, r0
    d5e0:	movw	r0, #600	; 0x258
    d5e4:	movt	r0, #2
    d5e8:	mov	r5, r1
    d5ec:	bl	117b4 <pclose@plt+0x8298>
    d5f0:	cmp	r0, #0
    d5f4:	beq	d67c <pclose@plt+0x4160>
    d5f8:	mov	r1, #0
    d5fc:	mov	r2, #10
    d600:	bl	91e0 <strtol@plt>
    d604:	cmp	r0, #0
    d608:	beq	d67c <pclose@plt+0x4160>
    d60c:	ldr	r3, [r6]
    d610:	ble	d644 <pclose@plt+0x4128>
    d614:	ldr	r2, [r3, #12]
    d618:	cmp	r2, #0
    d61c:	beq	d644 <pclose@plt+0x4128>
    d620:	mov	r2, #0
    d624:	b	d634 <pclose@plt+0x4118>
    d628:	ldr	ip, [r3, #12]
    d62c:	cmp	ip, #0
    d630:	beq	d644 <pclose@plt+0x4128>
    d634:	add	r2, r2, #1
    d638:	ldr	r3, [r3, #4]
    d63c:	cmp	r0, r2
    d640:	bgt	d628 <pclose@plt+0x410c>
    d644:	ldr	r4, [r3]
    d648:	ldr	r3, [r4, #12]
    d64c:	cmp	r3, #0
    d650:	popeq	{r4, r5, r6, pc}
    d654:	movw	r2, #616	; 0x268
    d658:	mov	r0, r5
    d65c:	movt	r2, #2
    d660:	mov	r1, #1
    d664:	bl	9444 <__fprintf_chk@plt>
    d668:	ldr	r4, [r4]
    d66c:	ldr	r3, [r4, #12]
    d670:	cmp	r3, #0
    d674:	bne	d654 <pclose@plt+0x4138>
    d678:	pop	{r4, r5, r6, pc}
    d67c:	ldr	r3, [r6]
    d680:	mov	r0, #100	; 0x64
    d684:	b	d614 <pclose@plt+0x40f8>
    d688:	cmp	r0, #17
    d68c:	beq	d6ac <pclose@plt+0x4190>
    d690:	cmp	r0, #18
    d694:	bne	d6a0 <pclose@plt+0x4184>
    d698:	ldr	r0, [pc, #20]	; d6b4 <pclose@plt+0x4198>
    d69c:	b	11fcc <pclose@plt+0x8ab0>
    d6a0:	movw	r0, #624	; 0x270
    d6a4:	movt	r0, #2
    d6a8:	bx	lr
    d6ac:	ldr	r0, [pc]	; d6b4 <pclose@plt+0x4198>
    d6b0:	b	11f68 <pclose@plt+0x8a4c>
    d6b4:	andeq	r1, r3, r0, rrx
    d6b8:	push	{r4, r5, r6, lr}
    d6bc:	mov	r5, r0
    d6c0:	ldr	r4, [r0, #4]
    d6c4:	mov	r6, r1
    d6c8:	cmp	r0, r4
    d6cc:	beq	d6e0 <pclose@plt+0x41c4>
    d6d0:	ldr	r0, [r4, #12]
    d6d4:	bl	91d4 <strcmp@plt>
    d6d8:	cmp	r0, #0
    d6dc:	beq	d714 <pclose@plt+0x41f8>
    d6e0:	mov	r1, #20
    d6e4:	mov	r0, #1
    d6e8:	bl	9c40 <pclose@plt+0x724>
    d6ec:	mov	r4, r0
    d6f0:	mov	r0, r6
    d6f4:	bl	9c64 <pclose@plt+0x748>
    d6f8:	ldr	r3, [r5, #4]
    d6fc:	str	r5, [r4]
    d700:	str	r3, [r4, #4]
    d704:	ldr	r3, [r5, #4]
    d708:	str	r0, [r4, #12]
    d70c:	str	r4, [r3]
    d710:	str	r4, [r5, #4]
    d714:	ldr	r3, [r4]
    d718:	str	r3, [r5, #8]
    d71c:	pop	{r4, r5, r6, pc}
    d720:	push	{r4, r5, r6, lr}
    d724:	mov	r5, r0
    d728:	ldr	r4, [r0]
    d72c:	sub	sp, sp, #8
    d730:	mov	r6, r1
    d734:	mov	r0, r4
    d738:	bl	93c0 <strlen@plt>
    d73c:	mov	r1, #1
    d740:	add	r2, r4, r0
    d744:	mov	r0, r5
    d748:	bl	d11c <pclose@plt+0x3c00>
    d74c:	ldr	r2, [r5]
    d750:	mov	ip, #0
    d754:	mov	r3, r6
    d758:	rsb	r2, r4, r2
    d75c:	str	ip, [sp]
    d760:	mov	r1, r0
    d764:	mov	r0, r4
    d768:	bl	d2b4 <pclose@plt+0x3d98>
    d76c:	add	sp, sp, #8
    d770:	pop	{r4, r5, r6, pc}
    d774:	push	{r4, r5, r6, r7, r8, lr}
    d778:	movw	r7, #496	; 0x1f0
    d77c:	movt	r7, #3
    d780:	sub	sp, sp, #16
    d784:	movw	r4, #2128	; 0x850
    d788:	movt	r4, #3
    d78c:	ldr	r3, [r7]
    d790:	mov	r6, r0
    d794:	str	r3, [sp, #12]
    d798:	bl	af90 <pclose@plt+0x1a74>
    d79c:	ldr	r3, [r4, #2056]	; 0x808
    d7a0:	ldrb	r2, [r3]
    d7a4:	cmp	r2, #0
    d7a8:	beq	d870 <pclose@plt+0x4354>
    d7ac:	movw	r8, #16420	; 0x4024
    d7b0:	mov	r5, r4
    d7b4:	movt	r8, #3
    d7b8:	b	d7e8 <pclose@plt+0x42cc>
    d7bc:	ldr	r3, [sp, #4]
    d7c0:	str	r3, [r5, #2056]	; 0x808
    d7c4:	bl	1a458 <pclose@plt+0x10f3c>
    d7c8:	ldr	r3, [r5, #2056]	; 0x808
    d7cc:	ldr	r0, [r5, #2048]	; 0x800
    d7d0:	ldr	r1, [sp, #8]
    d7d4:	ldrb	r2, [r3]
    d7d8:	add	r1, r0, r1
    d7dc:	str	r1, [r5, #2048]	; 0x800
    d7e0:	cmp	r2, #0
    d7e4:	beq	d870 <pclose@plt+0x4354>
    d7e8:	add	r1, sp, #8
    d7ec:	add	r0, sp, #4
    d7f0:	str	r3, [sp, #4]
    d7f4:	bl	d720 <pclose@plt+0x4204>
    d7f8:	ldr	ip, [r4, #2048]	; 0x800
    d7fc:	movw	r3, #2128	; 0x850
    d800:	ldr	r1, [sp, #8]
    d804:	movt	r3, #3
    d808:	ldr	r2, [r8]
    d80c:	add	r1, ip, r1
    d810:	cmp	r1, r2
    d814:	blt	d7bc <pclose@plt+0x42a0>
    d818:	ldr	r3, [r3, #2056]	; 0x808
    d81c:	ldrb	r2, [r3]
    d820:	cmp	r2, #0
    d824:	bne	d848 <pclose@plt+0x432c>
    d828:	b	d870 <pclose@plt+0x4354>
    d82c:	ldr	r3, [sp, #4]
    d830:	str	r3, [r4, #2056]	; 0x808
    d834:	bl	1a458 <pclose@plt+0x10f3c>
    d838:	ldr	r3, [r4, #2056]	; 0x808
    d83c:	ldrb	r2, [r3]
    d840:	cmp	r2, #0
    d844:	beq	d870 <pclose@plt+0x4354>
    d848:	add	r0, sp, #4
    d84c:	add	r1, sp, #8
    d850:	str	r3, [sp, #4]
    d854:	bl	d720 <pclose@plt+0x4204>
    d858:	ldr	r3, [sp, #8]
    d85c:	cmp	r3, #0
    d860:	ble	d82c <pclose@plt+0x4310>
    d864:	b	d86c <pclose@plt+0x4350>
    d868:	bl	d894 <pclose@plt+0x4378>
    d86c:	ldr	r3, [r4, #2056]	; 0x808
    d870:	cmp	r3, r6
    d874:	bhi	d868 <pclose@plt+0x434c>
    d878:	ldr	r2, [sp, #12]
    d87c:	ldr	r3, [r7]
    d880:	cmp	r2, r3
    d884:	bne	d890 <pclose@plt+0x4374>
    d888:	add	sp, sp, #16
    d88c:	pop	{r4, r5, r6, r7, r8, pc}
    d890:	bl	9294 <__stack_chk_fail@plt>
    d894:	push	{r4, r5, r6, r7, r8, lr}
    d898:	movw	r4, #2128	; 0x850
    d89c:	movt	r4, #3
    d8a0:	movw	r6, #496	; 0x1f0
    d8a4:	movt	r6, #3
    d8a8:	sub	sp, sp, #24
    d8ac:	ldr	r3, [r4, #2056]	; 0x808
    d8b0:	ldr	r2, [r6]
    d8b4:	cmp	r3, r4
    d8b8:	addhi	r5, sp, #24
    d8bc:	str	r2, [sp, #20]
    d8c0:	strhi	r3, [r5, #-24]!	; 0xffffffe8
    d8c4:	bls	d94c <pclose@plt+0x4430>
    d8c8:	mov	r0, sp
    d8cc:	add	r1, sp, #4
    d8d0:	add	r2, sp, #8
    d8d4:	bl	d40c <pclose@plt+0x3ef0>
    d8d8:	ldr	r3, [sp, #4]
    d8dc:	cmp	r3, #0
    d8e0:	bgt	d8f0 <pclose@plt+0x43d4>
    d8e4:	ldr	r2, [sp]
    d8e8:	cmp	r2, r4
    d8ec:	bhi	d8c8 <pclose@plt+0x43ac>
    d8f0:	ldr	r1, [r4, #2052]	; 0x804
    d8f4:	movw	r7, #2128	; 0x850
    d8f8:	ldr	r2, [r4, #2048]	; 0x800
    d8fc:	movt	r7, #3
    d900:	add	r0, r1, r3
    d904:	cmp	r0, r2
    d908:	movle	r1, r2
    d90c:	bgt	d968 <pclose@plt+0x444c>
    d910:	ldr	r2, [sp, #8]
    d914:	rsb	r3, r3, r1
    d918:	ldr	r1, [sp]
    d91c:	cmp	r2, #0
    d920:	str	r3, [r4, #2048]	; 0x800
    d924:	sub	r2, r2, #1
    d928:	str	r2, [sp, #8]
    d92c:	str	r1, [r4, #2056]	; 0x808
    d930:	ble	d94c <pclose@plt+0x4430>
    d934:	bl	b228 <pclose@plt+0x1d0c>
    d938:	ldr	r3, [sp, #8]
    d93c:	cmp	r3, #0
    d940:	sub	r3, r3, #1
    d944:	str	r3, [sp, #8]
    d948:	bgt	d934 <pclose@plt+0x4418>
    d94c:	ldr	r2, [sp, #20]
    d950:	mov	r0, #0
    d954:	ldr	r3, [r6]
    d958:	cmp	r2, r3
    d95c:	bne	d9fc <pclose@plt+0x44e0>
    d960:	add	sp, sp, #24
    d964:	pop	{r4, r5, r6, r7, r8, pc}
    d968:	movw	r8, #16420	; 0x4024
    d96c:	movt	r8, #3
    d970:	ldr	r3, [r7, #2060]	; 0x80c
    d974:	ldr	r2, [r8]
    d978:	add	r3, r7, r3
    d97c:	str	r3, [sp, #12]
    d980:	rsb	r1, r1, r2
    d984:	cmp	r1, #1
    d988:	ble	d9d8 <pclose@plt+0x44bc>
    d98c:	cmp	r3, r7
    d990:	bls	d9d8 <pclose@plt+0x44bc>
    d994:	mov	r5, #0
    d998:	b	d9a4 <pclose@plt+0x4488>
    d99c:	cmp	r3, r7
    d9a0:	bls	d9d8 <pclose@plt+0x44bc>
    d9a4:	add	r1, sp, #16
    d9a8:	mov	r2, #0
    d9ac:	add	r0, sp, #12
    d9b0:	bl	d40c <pclose@plt+0x3ef0>
    d9b4:	ldr	r1, [r8]
    d9b8:	ldr	r3, [r4, #2052]	; 0x804
    d9bc:	ldr	r2, [sp, #16]
    d9c0:	rsb	r3, r3, r1
    d9c4:	add	r5, r5, r2
    d9c8:	add	r3, r3, r3, lsr #31
    d9cc:	cmp	r5, r3, asr #1
    d9d0:	ldr	r3, [sp, #12]
    d9d4:	blt	d99c <pclose@plt+0x4480>
    d9d8:	ldr	r5, [r4, #2056]	; 0x808
    d9dc:	rsb	r3, r4, r3
    d9e0:	str	r3, [r4, #2060]	; 0x80c
    d9e4:	bl	d454 <pclose@plt+0x3f38>
    d9e8:	mov	r0, r5
    d9ec:	bl	d774 <pclose@plt+0x4258>
    d9f0:	ldr	r1, [r4, #2048]	; 0x800
    d9f4:	ldr	r3, [sp, #4]
    d9f8:	b	d910 <pclose@plt+0x43f4>
    d9fc:	bl	9294 <__stack_chk_fail@plt>
    da00:	push	{r4, r5, r6, r7, r8, lr}
    da04:	movw	r6, #2128	; 0x850
    da08:	movw	r8, #16420	; 0x4024
    da0c:	movt	r6, #3
    da10:	movt	r8, #3
    da14:	movw	r7, #496	; 0x1f0
    da18:	ldr	r3, [r6, #2052]	; 0x804
    da1c:	movt	r7, #3
    da20:	ldr	r2, [r8]
    da24:	sub	sp, sp, #16
    da28:	ldr	r1, [r7]
    da2c:	rsb	r3, r3, r2
    da30:	ldr	r2, [r6, #2060]	; 0x80c
    da34:	cmp	r3, #1
    da38:	str	r1, [sp, #12]
    da3c:	add	r3, r6, r2
    da40:	str	r3, [sp]
    da44:	ble	da9c <pclose@plt+0x4580>
    da48:	ldrb	r2, [r6, r2]
    da4c:	cmp	r2, #0
    da50:	beq	dae4 <pclose@plt+0x45c8>
    da54:	add	r5, sp, #8
    da58:	mov	r4, #0
    da5c:	b	da6c <pclose@plt+0x4550>
    da60:	ldrb	r2, [r3]
    da64:	cmp	r2, #0
    da68:	beq	dae4 <pclose@plt+0x45c8>
    da6c:	mov	r1, r5
    da70:	mov	r0, sp
    da74:	bl	d720 <pclose@plt+0x4204>
    da78:	ldr	r1, [r8]
    da7c:	ldr	r3, [r6, #2052]	; 0x804
    da80:	ldr	r2, [sp, #8]
    da84:	rsb	r3, r3, r1
    da88:	add	r4, r4, r2
    da8c:	add	r3, r3, r3, lsr #31
    da90:	cmp	r4, r3, asr #1
    da94:	ldr	r3, [sp]
    da98:	blt	da60 <pclose@plt+0x4544>
    da9c:	ldrb	r2, [r3]
    daa0:	cmp	r2, #0
    daa4:	addne	r5, sp, #8
    daa8:	bne	dac4 <pclose@plt+0x45a8>
    daac:	b	dae4 <pclose@plt+0x45c8>
    dab0:	ldr	r3, [sp, #8]
    dab4:	str	r3, [sp]
    dab8:	ldrb	r2, [r3]
    dabc:	cmp	r2, #0
    dac0:	beq	dae4 <pclose@plt+0x45c8>
    dac4:	mov	r0, r5
    dac8:	add	r1, sp, #4
    dacc:	str	r3, [sp, #8]
    dad0:	bl	d720 <pclose@plt+0x4204>
    dad4:	ldr	r3, [sp, #4]
    dad8:	cmp	r3, #0
    dadc:	ble	dab0 <pclose@plt+0x4594>
    dae0:	ldr	r3, [sp]
    dae4:	ldr	r4, [r6, #2056]	; 0x808
    dae8:	rsb	r3, r6, r3
    daec:	str	r3, [r6, #2060]	; 0x80c
    daf0:	bl	d454 <pclose@plt+0x3f38>
    daf4:	mov	r0, r4
    daf8:	bl	d774 <pclose@plt+0x4258>
    dafc:	ldr	r2, [sp, #12]
    db00:	ldr	r3, [r7]
    db04:	cmp	r2, r3
    db08:	bne	db14 <pclose@plt+0x45f8>
    db0c:	add	sp, sp, #16
    db10:	pop	{r4, r5, r6, r7, r8, pc}
    db14:	bl	9294 <__stack_chk_fail@plt>
    db18:	push	{r4, r5, r6, lr}
    db1c:	movw	r4, #2128	; 0x850
    db20:	movt	r4, #3
    db24:	movw	r6, #496	; 0x1f0
    db28:	movt	r6, #3
    db2c:	sub	sp, sp, #24
    db30:	ldr	r3, [r4, #2056]	; 0x808
    db34:	ldr	r1, [r6]
    db38:	ldrb	r2, [r3]
    db3c:	str	r1, [sp, #20]
    db40:	cmp	r2, #0
    db44:	bne	db64 <pclose@plt+0x4648>
    db48:	ldr	r2, [sp, #20]
    db4c:	mov	r0, #0
    db50:	ldr	r3, [r6]
    db54:	cmp	r2, r3
    db58:	bne	dc28 <pclose@plt+0x470c>
    db5c:	add	sp, sp, #24
    db60:	pop	{r4, r5, r6, pc}
    db64:	add	r5, sp, #24
    db68:	add	r1, sp, #16
    db6c:	str	r3, [r5, #-12]!
    db70:	mov	r0, r5
    db74:	bl	d720 <pclose@plt+0x4204>
    db78:	movw	r3, #16420	; 0x4024
    db7c:	movt	r3, #3
    db80:	ldr	ip, [r4, #2048]	; 0x800
    db84:	ldr	r1, [sp, #16]
    db88:	ldr	r2, [r3]
    db8c:	add	r3, ip, r1
    db90:	cmp	r3, r2
    db94:	bge	dc0c <pclose@plt+0x46f0>
    db98:	sub	r2, r2, #1
    db9c:	cmp	r3, r2
    dba0:	beq	dbfc <pclose@plt+0x46e0>
    dba4:	ldr	r2, [sp, #12]
    dba8:	str	r3, [r4, #2048]	; 0x800
    dbac:	str	r2, [r4, #2056]	; 0x808
    dbb0:	bl	1a458 <pclose@plt+0x10f3c>
    dbb4:	ldr	r3, [r4, #2056]	; 0x808
    dbb8:	ldrb	r3, [r3]
    dbbc:	cmp	r3, #0
    dbc0:	bne	dbe0 <pclose@plt+0x46c4>
    dbc4:	b	db48 <pclose@plt+0x462c>
    dbc8:	bl	1a458 <pclose@plt+0x10f3c>
    dbcc:	ldr	r3, [sp, #12]
    dbd0:	str	r3, [r4, #2056]	; 0x808
    dbd4:	ldrb	r3, [r3]
    dbd8:	cmp	r3, #0
    dbdc:	beq	db48 <pclose@plt+0x462c>
    dbe0:	mov	r0, r5
    dbe4:	add	r1, sp, #16
    dbe8:	bl	d720 <pclose@plt+0x4204>
    dbec:	ldr	r3, [sp, #16]
    dbf0:	cmp	r3, #0
    dbf4:	ble	dbc8 <pclose@plt+0x46ac>
    dbf8:	b	db48 <pclose@plt+0x462c>
    dbfc:	ldr	r2, [r4, #2056]	; 0x808
    dc00:	ldrb	r2, [r2, #1]
    dc04:	cmp	r2, #0
    dc08:	beq	dba4 <pclose@plt+0x4688>
    dc0c:	str	r0, [sp, #4]
    dc10:	bl	da00 <pclose@plt+0x44e4>
    dc14:	ldr	r2, [r4, #2048]	; 0x800
    dc18:	ldr	r3, [sp, #16]
    dc1c:	ldr	r0, [sp, #4]
    dc20:	add	r3, r2, r3
    dc24:	b	dba4 <pclose@plt+0x4688>
    dc28:	bl	9294 <__stack_chk_fail@plt>
    dc2c:	push	{r3, r4, r5, lr}
    dc30:	movw	r4, #2128	; 0x850
    dc34:	movt	r4, #3
    dc38:	ldr	r5, [r4, #2056]	; 0x808
    dc3c:	cmp	r5, r4
    dc40:	beq	dcc4 <pclose@plt+0x47a8>
    dc44:	bl	d894 <pclose@plt+0x4378>
    dc48:	ldr	r2, [r4, #2056]	; 0x808
    dc4c:	rsb	r5, r2, r5
    dc50:	add	r1, r2, r5
    dc54:	ldrb	r3, [r2, r5]
    dc58:	cmp	r3, #0
    dc5c:	strb	r3, [r2]
    dc60:	beq	dc74 <pclose@plt+0x4758>
    dc64:	ldrb	r3, [r1, #1]!
    dc68:	cmp	r3, #0
    dc6c:	strb	r3, [r2, #1]!
    dc70:	bne	dc64 <pclose@plt+0x4748>
    dc74:	movw	r3, #63104	; 0xf680
    dc78:	movt	r3, #2
    dc7c:	ldr	r0, [r4, #2056]	; 0x808
    dc80:	mvn	r2, #0
    dc84:	str	r2, [r3]
    dc88:	bl	d774 <pclose@plt+0x4258>
    dc8c:	ldr	r0, [r4, #2072]	; 0x818
    dc90:	movw	r3, #2128	; 0x850
    dc94:	movt	r3, #3
    dc98:	ands	r0, r0, #1
    dc9c:	beq	dcb4 <pclose@plt+0x4798>
    dca0:	ldr	r2, [r3, #2056]	; 0x808
    dca4:	cmp	r2, r3
    dca8:	beq	dcb8 <pclose@plt+0x479c>
    dcac:	mov	r0, #0
    dcb0:	pop	{r3, r4, r5, pc}
    dcb4:	pop	{r3, r4, r5, pc}
    dcb8:	ldrb	r3, [r2]
    dcbc:	cmp	r3, #0
    dcc0:	bne	dcac <pclose@plt+0x4790>
    dcc4:	mov	r0, #1
    dcc8:	pop	{r3, r4, r5, pc}
    dccc:	push	{r3, lr}
    dcd0:	movw	r3, #2128	; 0x850
    dcd4:	movt	r3, #3
    dcd8:	ldr	r3, [r3, #2056]	; 0x808
    dcdc:	ldrb	r3, [r3]
    dce0:	cmp	r3, #0
    dce4:	beq	dcf0 <pclose@plt+0x47d4>
    dce8:	bl	db18 <pclose@plt+0x45fc>
    dcec:	bl	dc2c <pclose@plt+0x4710>
    dcf0:	mov	r0, #0
    dcf4:	pop	{r3, pc}
    dcf8:	push	{r3, r4, r5, lr}
    dcfc:	movw	r4, #2128	; 0x850
    dd00:	movt	r4, #3
    dd04:	mov	r5, #0
    dd08:	str	r5, [r4, #2060]	; 0x80c
    dd0c:	bl	d454 <pclose@plt+0x3f38>
    dd10:	ldr	r1, [r4, #2056]	; 0x808
    dd14:	movw	r3, #63104	; 0xf680
    dd18:	movt	r3, #2
    dd1c:	mvn	r2, #0
    dd20:	strb	r5, [r1]
    dd24:	ldr	r0, [r4, #2056]	; 0x808
    dd28:	str	r2, [r3]
    dd2c:	bl	d774 <pclose@plt+0x4258>
    dd30:	ldr	r0, [r4, #2072]	; 0x818
    dd34:	and	r0, r0, #1
    dd38:	pop	{r3, r4, r5, pc}
    dd3c:	push	{r4, r5, r6, lr}
    dd40:	movw	r6, #2128	; 0x850
    dd44:	movt	r6, #3
    dd48:	mov	r5, r0
    dd4c:	mov	r4, r1
    dd50:	mov	r0, r6
    dd54:	bl	93c0 <strlen@plt>
    dd58:	movw	r3, #2046	; 0x7fe
    dd5c:	add	r2, r0, r4
    dd60:	cmp	r2, r3
    dd64:	bhi	ddd8 <pclose@plt+0x48bc>
    dd68:	ldr	r1, [r6, #2056]	; 0x808
    dd6c:	add	r0, r6, r0
    dd70:	cmp	r0, r1
    dd74:	addcs	r3, r0, #1
    dd78:	bcc	dd8c <pclose@plt+0x4870>
    dd7c:	ldrb	r2, [r3, #-1]!
    dd80:	cmp	r3, r1
    dd84:	strb	r2, [r3, r4]
    dd88:	bne	dd7c <pclose@plt+0x4860>
    dd8c:	add	r3, r1, r4
    dd90:	cmp	r1, r3
    dd94:	movcs	r0, r1
    dd98:	bcs	ddb8 <pclose@plt+0x489c>
    dd9c:	mov	r3, r1
    dda0:	ldrb	r2, [r5], #1
    dda4:	strb	r2, [r3], #1
    dda8:	ldr	r0, [r6, #2056]	; 0x808
    ddac:	add	r2, r0, r4
    ddb0:	cmp	r2, r3
    ddb4:	bhi	dda0 <pclose@plt+0x4884>
    ddb8:	movw	r3, #63104	; 0xf680
    ddbc:	movt	r3, #2
    ddc0:	mvn	r2, #0
    ddc4:	str	r2, [r3]
    ddc8:	bl	d774 <pclose@plt+0x4258>
    ddcc:	bl	db18 <pclose@plt+0x45fc>
    ddd0:	mov	r0, #0
    ddd4:	pop	{r4, r5, r6, pc}
    ddd8:	bl	af4c <pclose@plt+0x1a30>
    dddc:	mov	r0, #2
    dde0:	pop	{r4, r5, r6, pc}
    dde4:	push	{r4, r5, r6, r7, lr}
    dde8:	movw	r7, #496	; 0x1f0
    ddec:	movt	r7, #3
    ddf0:	sub	sp, sp, #12
    ddf4:	mov	r6, r0
    ddf8:	mov	r4, r0
    ddfc:	ldr	r3, [r7]
    de00:	add	r5, sp, #8
    de04:	str	r3, [sp, #4]
    de08:	bl	93c0 <strlen@plt>
    de0c:	str	r6, [r5, #-8]!
    de10:	add	r6, r6, r0
    de14:	b	de44 <pclose@plt+0x4928>
    de18:	mov	r1, #1
    de1c:	mov	r2, r6
    de20:	mov	r0, sp
    de24:	bl	d11c <pclose@plt+0x3c00>
    de28:	ldr	r1, [sp]
    de2c:	mov	r0, r4
    de30:	rsb	r1, r4, r1
    de34:	bl	dd3c <pclose@plt+0x4820>
    de38:	subs	r4, r0, #0
    de3c:	bne	de6c <pclose@plt+0x4950>
    de40:	ldr	r4, [sp]
    de44:	ldrb	r3, [r4]
    de48:	cmp	r3, #0
    de4c:	bne	de18 <pclose@plt+0x48fc>
    de50:	mov	r0, r3
    de54:	ldr	r2, [sp, #4]
    de58:	ldr	r3, [r7]
    de5c:	cmp	r2, r3
    de60:	bne	de78 <pclose@plt+0x495c>
    de64:	add	sp, sp, #12
    de68:	pop	{r4, r5, r6, r7, pc}
    de6c:	bl	af4c <pclose@plt+0x1a30>
    de70:	mov	r0, r4
    de74:	b	de54 <pclose@plt+0x4938>
    de78:	bl	9294 <__stack_chk_fail@plt>
    de7c:	movw	r3, #2128	; 0x850
    de80:	movw	r1, #63104	; 0xf680
    de84:	movt	r3, #3
    de88:	movt	r1, #2
    de8c:	mov	r2, #0
    de90:	mvn	r0, #0
    de94:	str	r3, [r3, #2056]	; 0x808
    de98:	strb	r2, [r3]
    de9c:	str	r2, [r3, #2048]	; 0x800
    dea0:	str	r2, [r3, #2060]	; 0x80c
    dea4:	str	r2, [r3, #2076]	; 0x81c
    dea8:	str	r2, [r3, #2080]	; 0x820
    deac:	str	r0, [r1]
    deb0:	bx	lr
    deb4:	movw	r3, #2128	; 0x850
    deb8:	movw	r2, #63104	; 0xf680
    debc:	movt	r3, #3
    dec0:	movt	r2, #2
    dec4:	mov	r1, #0
    dec8:	mvn	r0, #0
    decc:	str	r1, [r3, #2052]	; 0x804
    ded0:	str	r1, [r3, #2048]	; 0x800
    ded4:	str	r1, [r3, #2080]	; 0x820
    ded8:	str	r0, [r2]
    dedc:	bx	lr
    dee0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    dee4:	movw	r9, #496	; 0x1f0
    dee8:	movt	r9, #3
    deec:	sub	sp, sp, #8
    def0:	mov	r4, r0
    def4:	ldr	r3, [r9]
    def8:	str	r3, [sp, #4]
    defc:	bl	93c0 <strlen@plt>
    df00:	ldrb	r3, [r4]
    df04:	cmp	r3, #0
    df08:	add	r8, r4, r0
    df0c:	beq	dff0 <pclose@plt+0x4ad4>
    df10:	movw	r7, #2052	; 0x804
    df14:	movw	r5, #2128	; 0x850
    df18:	movt	r7, #3
    df1c:	movt	r5, #3
    df20:	mov	sl, #0
    df24:	mov	r0, sp
    df28:	mov	r1, #1
    df2c:	mov	r2, r8
    df30:	str	r4, [sp]
    df34:	bl	d11c <pclose@plt+0x3c00>
    df38:	ldr	r3, [sp]
    df3c:	cmp	r3, r4
    df40:	mov	r6, r0
    df44:	bls	df5c <pclose@plt+0x4a40>
    df48:	ldrb	r0, [r4], #1
    df4c:	bl	1a330 <pclose@plt+0x10e14>
    df50:	ldr	r3, [sp]
    df54:	cmp	r3, r4
    df58:	bhi	df48 <pclose@plt+0x4a2c>
    df5c:	ldr	r3, [r7]
    df60:	cmp	r3, #0
    df64:	bne	df94 <pclose@plt+0x4a78>
    df68:	ldr	r2, [r5, #2048]	; 0x800
    df6c:	ldr	r3, [r5, #2052]	; 0x804
    df70:	add	r2, r2, #1
    df74:	str	r2, [r5, #2048]	; 0x800
    df78:	add	r3, r3, #1
    df7c:	str	r3, [r5, #2052]	; 0x804
    df80:	ldrb	r3, [r4]
    df84:	cmp	r3, #0
    df88:	beq	dff0 <pclose@plt+0x4ad4>
    df8c:	mov	sl, r6
    df90:	b	df24 <pclose@plt+0x4a08>
    df94:	mov	r0, r6
    df98:	bl	d1e4 <pclose@plt+0x3cc8>
    df9c:	cmp	r0, #0
    dfa0:	bne	df80 <pclose@plt+0x4a64>
    dfa4:	mov	r0, sl
    dfa8:	mov	r1, r6
    dfac:	bl	d264 <pclose@plt+0x3d48>
    dfb0:	cmp	r0, #0
    dfb4:	bne	df80 <pclose@plt+0x4a64>
    dfb8:	mov	r0, r6
    dfbc:	bl	d238 <pclose@plt+0x3d1c>
    dfc0:	ldr	r3, [r5, #2052]	; 0x804
    dfc4:	ldr	r2, [r5, #2048]	; 0x800
    dfc8:	cmp	r0, #0
    dfcc:	moveq	r0, #1
    dfd0:	movne	r0, #2
    dfd4:	add	r3, r0, r3
    dfd8:	str	r3, [r5, #2052]	; 0x804
    dfdc:	ldrb	r3, [r4]
    dfe0:	add	r2, r0, r2
    dfe4:	str	r2, [r5, #2048]	; 0x800
    dfe8:	cmp	r3, #0
    dfec:	bne	df8c <pclose@plt+0x4a70>
    dff0:	ldr	r2, [sp, #4]
    dff4:	ldr	r3, [r9]
    dff8:	cmp	r2, r3
    dffc:	bne	e008 <pclose@plt+0x4aec>
    e000:	add	sp, sp, #8
    e004:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    e008:	bl	9294 <__stack_chk_fail@plt>
    e00c:	push	{r4, r5, r6, lr}
    e010:	movw	r6, #496	; 0x1f0
    e014:	movt	r6, #3
    e018:	movw	r5, #2128	; 0x850
    e01c:	movt	r5, #3
    e020:	sub	sp, sp, #8
    e024:	ldr	r3, [r6]
    e028:	mov	r0, r5
    e02c:	str	r5, [sp]
    e030:	str	r3, [sp, #4]
    e034:	bl	93c0 <strlen@plt>
    e038:	ldrb	r4, [r5]
    e03c:	cmp	r4, #0
    e040:	add	r5, r5, r0
    e044:	beq	e070 <pclose@plt+0x4b54>
    e048:	mov	r4, #0
    e04c:	mov	r1, #1
    e050:	mov	r0, sp
    e054:	mov	r2, r5
    e058:	add	r4, r4, r1
    e05c:	bl	d11c <pclose@plt+0x3c00>
    e060:	ldr	r3, [sp]
    e064:	ldrb	r3, [r3]
    e068:	cmp	r3, #0
    e06c:	bne	e04c <pclose@plt+0x4b30>
    e070:	ldr	r2, [sp, #4]
    e074:	mov	r0, r4
    e078:	ldr	r3, [r6]
    e07c:	cmp	r2, r3
    e080:	bne	e08c <pclose@plt+0x4b70>
    e084:	add	sp, sp, #8
    e088:	pop	{r4, r5, r6, pc}
    e08c:	bl	9294 <__stack_chk_fail@plt>
    e090:	movw	r3, #2128	; 0x850
    e094:	movt	r3, #3
    e098:	cmp	r0, #0
    e09c:	strne	r0, [r0, #8]
    e0a0:	str	r0, [r3, #2084]	; 0x824
    e0a4:	str	r1, [r3, #2072]	; 0x818
    e0a8:	bx	lr
    e0ac:	ldrb	r3, [r1]
    e0b0:	cmp	r3, #0
    e0b4:	bxeq	lr
    e0b8:	b	d6b8 <pclose@plt+0x419c>
    e0bc:	push	{r4, lr}
    e0c0:	movw	r4, #2128	; 0x850
    e0c4:	movt	r4, #3
    e0c8:	ldr	r0, [r4, #2084]	; 0x824
    e0cc:	cmp	r0, #0
    e0d0:	popeq	{r4, pc}
    e0d4:	ldrb	r3, [r4]
    e0d8:	cmp	r3, #0
    e0dc:	bne	e0ec <pclose@plt+0x4bd0>
    e0e0:	mov	r3, #1
    e0e4:	str	r3, [r0, #16]
    e0e8:	pop	{r4, pc}
    e0ec:	mov	r1, r4
    e0f0:	bl	d6b8 <pclose@plt+0x419c>
    e0f4:	ldr	r0, [r4, #2084]	; 0x824
    e0f8:	b	e0e0 <pclose@plt+0x4bc4>
    e0fc:	movw	r3, #2052	; 0x804
    e100:	movt	r3, #3
    e104:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e108:	movw	r4, #2128	; 0x850
    e10c:	ldr	r3, [r3]
    e110:	movt	r4, #3
    e114:	sub	sp, sp, #20
    e118:	mov	r5, r0
    e11c:	cmp	r3, #0
    e120:	strbeq	r0, [r4, #2088]	; 0x828
    e124:	moveq	r7, #1
    e128:	beq	e194 <pclose@plt+0x4c78>
    e12c:	ldr	r3, [r4, #2080]	; 0x820
    e130:	cmp	r3, #0
    e134:	bne	e1f0 <pclose@plt+0x4cd4>
    e138:	tst	r5, #128	; 0x80
    e13c:	movw	r6, #2128	; 0x850
    e140:	mov	r7, #1
    e144:	strb	r5, [r4, #2088]	; 0x828
    e148:	movt	r6, #3
    e14c:	str	r7, [r4, #2096]	; 0x830
    e150:	beq	e18c <pclose@plt+0x4c70>
    e154:	and	r3, r5, #192	; 0xc0
    e158:	cmp	r3, #192	; 0xc0
    e15c:	beq	e230 <pclose@plt+0x4d14>
    e160:	bl	af4c <pclose@plt+0x1a30>
    e164:	mov	r3, #2
    e168:	mov	r0, r3
    e16c:	add	sp, sp, #20
    e170:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e174:	add	r0, r4, #2080	; 0x820
    e178:	add	r0, r0, #8
    e17c:	bl	cd18 <pclose@plt+0x37fc>
    e180:	cmp	r0, #0
    e184:	beq	e78c <pclose@plt+0x5270>
    e188:	ldr	r7, [r4, #2080]	; 0x820
    e18c:	mov	r3, #0
    e190:	str	r3, [r4, #2080]	; 0x820
    e194:	ldr	r3, [r4, #2076]	; 0x81c
    e198:	movw	r6, #2128	; 0x850
    e19c:	movt	r6, #3
    e1a0:	cmp	r3, #0
    e1a4:	bne	e1d0 <pclose@plt+0x4cb4>
    e1a8:	bl	f618 <pclose@plt+0x60fc>
    e1ac:	cmp	r0, #0
    e1b0:	beq	e1bc <pclose@plt+0x4ca0>
    e1b4:	cmp	r7, #1
    e1b8:	beq	e250 <pclose@plt+0x4d34>
    e1bc:	mov	r1, r7
    e1c0:	ldr	r0, [pc, #2372]	; eb0c <pclose@plt+0x55f0>
    e1c4:	add	sp, sp, #20
    e1c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e1cc:	b	dd3c <pclose@plt+0x4820>
    e1d0:	add	r0, r6, #2080	; 0x820
    e1d4:	mov	r3, #0
    e1d8:	mov	r1, r7
    e1dc:	add	r0, r0, #8
    e1e0:	str	r3, [r6, #2076]	; 0x81c
    e1e4:	add	sp, sp, #20
    e1e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e1ec:	b	dd3c <pclose@plt+0x4820>
    e1f0:	and	r2, r0, #192	; 0xc0
    e1f4:	cmp	r2, #128	; 0x80
    e1f8:	beq	e20c <pclose@plt+0x4cf0>
    e1fc:	mov	r3, #0
    e200:	str	r3, [r4, #2080]	; 0x820
    e204:	bl	af4c <pclose@plt+0x1a30>
    e208:	b	e138 <pclose@plt+0x4c1c>
    e20c:	ldr	r1, [r4, #2096]	; 0x830
    e210:	add	r2, r1, #1
    e214:	add	r1, r4, r1
    e218:	cmp	r3, r2
    e21c:	str	r2, [r4, #2096]	; 0x830
    e220:	strb	r0, [r1, #2088]	; 0x828
    e224:	ble	e174 <pclose@plt+0x4c58>
    e228:	mov	r3, #0
    e22c:	b	e168 <pclose@plt+0x4c4c>
    e230:	and	r3, r5, #254	; 0xfe
    e234:	cmp	r3, #254	; 0xfe
    e238:	beq	e160 <pclose@plt+0x4c44>
    e23c:	mov	r0, r5
    e240:	bl	cca0 <pclose@plt+0x3784>
    e244:	mov	r3, #0
    e248:	str	r0, [r6, #2080]	; 0x820
    e24c:	b	e168 <pclose@plt+0x4c4c>
    e250:	ldr	r3, [r6, #2084]	; 0x824
    e254:	cmp	r3, #0
    e258:	moveq	r1, #2
    e25c:	beq	e270 <pclose@plt+0x4d54>
    e260:	ldr	r1, [pc, #2216]	; eb10 <pclose@plt+0x55f4>
    e264:	cmp	r3, r1
    e268:	moveq	r1, #4
    e26c:	movne	r1, #0
    e270:	mov	r0, r5
    e274:	bl	11c1c <pclose@plt+0x8700>
    e278:	sub	r3, r0, #1
    e27c:	mov	r5, r0
    e280:	cmp	r3, #100	; 0x64
    e284:	ldrls	pc, [pc, r3, lsl #2]
    e288:	b	e780 <pclose@plt+0x5264>
    e28c:	andeq	lr, r0, r4, asr #14
    e290:	andeq	lr, r0, r4, lsr #14
    e294:	andeq	lr, r0, ip, ror #14
    e298:	andeq	lr, r0, r8, asr r7
    e29c:	andeq	lr, r0, r4, lsr #11
    e2a0:	andeq	lr, r0, ip, asr r5
    e2a4:	andeq	lr, r0, r8, ror #12
    e2a8:	andeq	lr, r0, ip, asr #12
    e2ac:	andeq	lr, r0, ip, lsr #12
    e2b0:	strdeq	lr, [r0], -ip
    e2b4:	andeq	lr, r0, r0, asr #13
    e2b8:	andeq	lr, r0, r4, ror r6
    e2bc:	ldrdeq	lr, [r0], -r0
    e2c0:	ldrdeq	lr, [r0], -r0
    e2c4:	andeq	lr, r0, ip, asr #8
    e2c8:	andeq	lr, r0, r0, lsl #15
    e2cc:	andeq	lr, r0, ip, asr #8
    e2d0:	andeq	lr, r0, ip, asr #8
    e2d4:	andeq	lr, r0, ip, lsr r4
    e2d8:	andeq	lr, r0, r0, lsr #8
    e2dc:	andeq	lr, r0, r0, lsl #15
    e2e0:	andeq	lr, r0, r0, lsl #15
    e2e4:	andeq	lr, r0, r0, lsl #15
    e2e8:	andeq	lr, r0, r0, lsl #15
    e2ec:	andeq	lr, r0, r0, lsl #15
    e2f0:	andeq	lr, r0, r0, lsl #15
    e2f4:	andeq	lr, r0, r0, lsl #15
    e2f8:	andeq	lr, r0, r0, lsl #15
    e2fc:	andeq	lr, r0, r0, lsl #15
    e300:	andeq	lr, r0, r0, lsl #15
    e304:	andeq	lr, r0, r0, lsl #15
    e308:	andeq	lr, r0, r0, lsl #15
    e30c:	andeq	lr, r0, r0, lsl #15
    e310:	andeq	lr, r0, r0, lsl #15
    e314:	andeq	lr, r0, r0, lsl #15
    e318:	andeq	lr, r0, r0, lsl #15
    e31c:	andeq	lr, r0, r0, lsl #15
    e320:	andeq	lr, r0, r0, lsl #15
    e324:	andeq	lr, r0, r0, lsl #15
    e328:	andeq	lr, r0, r0, lsl #15
    e32c:	andeq	lr, r0, r0, lsl #15
    e330:	andeq	lr, r0, r0, lsl #15
    e334:	andeq	lr, r0, r0, lsl #15
    e338:	andeq	lr, r0, r0, lsl #15
    e33c:	andeq	lr, r0, r0, lsl #15
    e340:	andeq	lr, r0, r0, lsl #15
    e344:	andeq	lr, r0, r0, lsl #15
    e348:	andeq	lr, r0, r0, lsl #15
    e34c:	andeq	lr, r0, r0, lsl #15
    e350:	andeq	lr, r0, r0, lsl #15
    e354:	andeq	lr, r0, r0, lsl #15
    e358:	andeq	lr, r0, r0, lsl #15
    e35c:	andeq	lr, r0, r0, lsl #15
    e360:	andeq	lr, r0, r0, lsl #15
    e364:	andeq	lr, r0, r0, lsl #15
    e368:	andeq	lr, r0, r0, lsl #15
    e36c:	andeq	lr, r0, r0, lsl #15
    e370:	andeq	lr, r0, r0, lsl #15
    e374:	andeq	lr, r0, r0, lsl #15
    e378:	andeq	lr, r0, r0, lsl #15
    e37c:	andeq	lr, r0, r0, lsl #15
    e380:	andeq	lr, r0, r0, lsl #15
    e384:	andeq	lr, r0, r0, lsl #15
    e388:	andeq	lr, r0, r0, lsl #15
    e38c:	andeq	lr, r0, r0, lsl #15
    e390:	andeq	lr, r0, r0, lsl #15
    e394:	andeq	lr, r0, r0, lsl #15
    e398:	andeq	lr, r0, r0, lsl #15
    e39c:	andeq	lr, r0, r0, lsl #15
    e3a0:	andeq	lr, r0, r0, lsl #15
    e3a4:	andeq	lr, r0, r0, lsl #15
    e3a8:	andeq	lr, r0, r0, lsl #15
    e3ac:	andeq	lr, r0, r0, lsl #15
    e3b0:	andeq	lr, r0, r0, lsl #15
    e3b4:	andeq	lr, r0, r0, lsl #15
    e3b8:	andeq	lr, r0, r0, lsl #15
    e3bc:	andeq	lr, r0, r0, lsl #15
    e3c0:	andeq	lr, r0, r0, lsl #15
    e3c4:	andeq	lr, r0, r0, lsl #15
    e3c8:	andeq	lr, r0, r0, lsl #15
    e3cc:	andeq	lr, r0, r0, lsl #15
    e3d0:	andeq	lr, r0, r0, lsl #15
    e3d4:	andeq	lr, r0, r0, lsl #15
    e3d8:	andeq	lr, r0, r0, lsl #15
    e3dc:	andeq	lr, r0, r0, lsl #15
    e3e0:	andeq	lr, r0, r0, lsl #15
    e3e4:	andeq	lr, r0, r0, lsl #15
    e3e8:	andeq	lr, r0, r0, lsl #15
    e3ec:	andeq	lr, r0, r0, lsl #15
    e3f0:	andeq	lr, r0, r0, lsl #15
    e3f4:	andeq	lr, r0, r0, lsl #15
    e3f8:	andeq	lr, r0, r0, lsl #15
    e3fc:	andeq	lr, r0, r0, lsl #15
    e400:	andeq	lr, r0, r0, lsl #15
    e404:	andeq	lr, r0, r0, lsl #15
    e408:	andeq	lr, r0, r0, lsl #15
    e40c:	andeq	lr, r0, r0, lsl #15
    e410:	andeq	lr, r0, r0, lsl #15
    e414:	andeq	lr, r0, r0, lsl #15
    e418:	andeq	lr, r0, r0, lsl #15
    e41c:	andeq	lr, r0, r8, lsr #4
    e420:	ldrb	r3, [r4]
    e424:	mov	r2, #0
    e428:	str	r2, [r4, #2100]	; 0x834
    e42c:	cmp	r3, r2
    e430:	bne	ea14 <pclose@plt+0x54f8>
    e434:	mov	r3, #1
    e438:	b	e168 <pclose@plt+0x4c4c>
    e43c:	mov	r2, #1
    e440:	mov	r3, #0
    e444:	str	r2, [r4, #2076]	; 0x81c
    e448:	b	e168 <pclose@plt+0x4c4c>
    e44c:	ldr	r3, [r4, #2100]	; 0x834
    e450:	movw	r6, #2128	; 0x850
    e454:	movt	r6, #3
    e458:	cmp	r3, #0
    e45c:	beq	e794 <pclose@plt+0x5278>
    e460:	cmp	r0, #15
    e464:	beq	e794 <pclose@plt+0x5278>
    e468:	ldr	r1, [r6, #2116]	; 0x844
    e46c:	bl	d688 <pclose@plt+0x416c>
    e470:	str	r0, [r6, #2116]	; 0x844
    e474:	ldr	r2, [r4, #2108]	; 0x83c
    e478:	ldr	r3, [r4, #2056]	; 0x808
    e47c:	cmp	r2, r3
    e480:	bcs	e498 <pclose@plt+0x4f7c>
    e484:	bl	dc2c <pclose@plt+0x4710>
    e488:	ldr	r2, [r4, #2056]	; 0x808
    e48c:	ldr	r3, [r4, #2108]	; 0x83c
    e490:	cmp	r2, r3
    e494:	bhi	e484 <pclose@plt+0x4f68>
    e498:	ldr	r3, [r4, #2116]	; 0x844
    e49c:	movw	r5, #2128	; 0x850
    e4a0:	movt	r5, #3
    e4a4:	cmp	r3, #0
    e4a8:	beq	eadc <pclose@plt+0x55c0>
    e4ac:	mov	r0, r3
    e4b0:	bl	dde4 <pclose@plt+0x48c8>
    e4b4:	cmp	r0, #0
    e4b8:	beq	ea44 <pclose@plt+0x5528>
    e4bc:	mov	r5, #0
    e4c0:	str	r5, [r4, #2100]	; 0x834
    e4c4:	bl	af4c <pclose@plt+0x1a30>
    e4c8:	mov	r3, r5
    e4cc:	b	e168 <pclose@plt+0x4c4c>
    e4d0:	ldr	r8, [r4, #2084]	; 0x824
    e4d4:	mov	r3, #0
    e4d8:	movw	r2, #2128	; 0x850
    e4dc:	str	r3, [r4, #2100]	; 0x834
    e4e0:	cmp	r8, r3
    e4e4:	movt	r2, #3
    e4e8:	beq	e550 <pclose@plt+0x5034>
    e4ec:	movw	r3, #63104	; 0xf680
    e4f0:	movt	r3, #2
    e4f4:	ldr	r1, [r3]
    e4f8:	cmp	r1, #0
    e4fc:	ldrlt	r1, [r2, #2056]	; 0x808
    e500:	rsblt	r2, r2, r1
    e504:	strlt	r2, [r3]
    e508:	ldr	r9, [r3]
    e50c:	ldr	r3, [r8, #8]
    e510:	b	e52c <pclose@plt+0x5010>
    e514:	ldr	r7, [r6, #12]
    e518:	mov	r1, r7
    e51c:	bl	94d4 <strncmp@plt>
    e520:	mov	r3, r6
    e524:	cmp	r0, #0
    e528:	beq	e8d4 <pclose@plt+0x53b8>
    e52c:	ldr	r6, [r3]
    e530:	cmp	r5, #13
    e534:	ldr	r3, [r3, #4]
    e538:	movw	r0, #2128	; 0x850
    e53c:	mov	r2, r9
    e540:	movt	r0, #3
    e544:	moveq	r6, r3
    e548:	cmp	r8, r6
    e54c:	bne	e514 <pclose@plt+0x4ff8>
    e550:	bl	af4c <pclose@plt+0x1a30>
    e554:	mov	r3, #0
    e558:	b	e168 <pclose@plt+0x4c4c>
    e55c:	ldr	r3, [r4, #2056]	; 0x808
    e560:	mov	r2, #0
    e564:	str	r2, [r4, #2100]	; 0x834
    e568:	ldrb	r3, [r3]
    e56c:	tst	r3, #223	; 0xdf
    e570:	beq	e598 <pclose@plt+0x507c>
    e574:	bl	db18 <pclose@plt+0x45fc>
    e578:	ldr	r3, [r4, #2056]	; 0x808
    e57c:	ldrb	r3, [r3]
    e580:	tst	r3, #223	; 0xdf
    e584:	bne	e574 <pclose@plt+0x5058>
    e588:	b	e598 <pclose@plt+0x507c>
    e58c:	bl	db18 <pclose@plt+0x45fc>
    e590:	ldr	r3, [r4, #2056]	; 0x808
    e594:	ldrb	r3, [r3]
    e598:	cmp	r3, #32
    e59c:	beq	e58c <pclose@plt+0x5070>
    e5a0:	b	e228 <pclose@plt+0x4d0c>
    e5a4:	ldr	r3, [r4, #2056]	; 0x808
    e5a8:	mov	r2, #0
    e5ac:	str	r2, [r4, #2100]	; 0x834
    e5b0:	cmp	r3, r4
    e5b4:	bhi	e5cc <pclose@plt+0x50b0>
    e5b8:	b	e228 <pclose@plt+0x4d0c>
    e5bc:	bl	d894 <pclose@plt+0x4378>
    e5c0:	ldr	r3, [r4, #2056]	; 0x808
    e5c4:	cmp	r3, r4
    e5c8:	bls	e228 <pclose@plt+0x4d0c>
    e5cc:	ldrb	r3, [r3, #-1]
    e5d0:	cmp	r3, #32
    e5d4:	beq	e5bc <pclose@plt+0x50a0>
    e5d8:	b	e5e8 <pclose@plt+0x50cc>
    e5dc:	ldrb	r3, [r3, #-1]
    e5e0:	cmp	r3, #32
    e5e4:	beq	e228 <pclose@plt+0x4d0c>
    e5e8:	bl	d894 <pclose@plt+0x4378>
    e5ec:	ldr	r3, [r4, #2056]	; 0x808
    e5f0:	cmp	r3, r4
    e5f4:	bhi	e5dc <pclose@plt+0x50c0>
    e5f8:	b	e228 <pclose@plt+0x4d0c>
    e5fc:	ldr	r3, [r4, #2056]	; 0x808
    e600:	mov	r2, #0
    e604:	str	r2, [r4, #2100]	; 0x834
    e608:	ldrb	r3, [r3]
    e60c:	cmp	r3, r2
    e610:	beq	e228 <pclose@plt+0x4d0c>
    e614:	bl	db18 <pclose@plt+0x45fc>
    e618:	ldr	r3, [r4, #2056]	; 0x808
    e61c:	ldrb	r3, [r3]
    e620:	cmp	r3, #0
    e624:	bne	e614 <pclose@plt+0x50f8>
    e628:	b	e228 <pclose@plt+0x4d0c>
    e62c:	mov	r5, #0
    e630:	str	r5, [r4, #2100]	; 0x834
    e634:	str	r5, [r4, #2060]	; 0x80c
    e638:	bl	d454 <pclose@plt+0x3f38>
    e63c:	ldr	r0, [r4, #2056]	; 0x808
    e640:	bl	d774 <pclose@plt+0x4258>
    e644:	mov	r3, r5
    e648:	b	e168 <pclose@plt+0x4c4c>
    e64c:	mov	r3, #0
    e650:	str	r3, [r4, #2100]	; 0x834
    e654:	bl	dccc <pclose@plt+0x47b0>
    e658:	mov	r3, r0
    e65c:	cmp	r3, #1
    e660:	bhi	e1bc <pclose@plt+0x4ca0>
    e664:	b	e168 <pclose@plt+0x4c4c>
    e668:	mov	r3, #0
    e66c:	str	r3, [r4, #2100]	; 0x834
    e670:	b	e168 <pclose@plt+0x4c4c>
    e674:	ldr	r3, [r4, #2056]	; 0x808
    e678:	mov	r2, #0
    e67c:	str	r2, [r4, #2100]	; 0x834
    e680:	ldrb	r3, [r3]
    e684:	cmp	r3, #32
    e688:	bne	e69c <pclose@plt+0x5180>
    e68c:	b	e6a8 <pclose@plt+0x518c>
    e690:	bl	dccc <pclose@plt+0x47b0>
    e694:	ldr	r3, [r4, #2056]	; 0x808
    e698:	ldrb	r3, [r3]
    e69c:	tst	r3, #223	; 0xdf
    e6a0:	bne	e690 <pclose@plt+0x5174>
    e6a4:	b	e228 <pclose@plt+0x4d0c>
    e6a8:	bl	dccc <pclose@plt+0x47b0>
    e6ac:	ldr	r3, [r4, #2056]	; 0x808
    e6b0:	ldrb	r3, [r3]
    e6b4:	cmp	r3, #32
    e6b8:	beq	e6a8 <pclose@plt+0x518c>
    e6bc:	b	e228 <pclose@plt+0x4d0c>
    e6c0:	ldr	r3, [r4, #2056]	; 0x808
    e6c4:	mov	r2, #0
    e6c8:	str	r2, [r4, #2100]	; 0x834
    e6cc:	cmp	r3, r4
    e6d0:	bls	e228 <pclose@plt+0x4d0c>
    e6d4:	ldrb	r3, [r3, #-1]
    e6d8:	cmp	r3, #32
    e6dc:	bne	e6f0 <pclose@plt+0x51d4>
    e6e0:	b	e710 <pclose@plt+0x51f4>
    e6e4:	ldrb	r3, [r3, #-1]
    e6e8:	cmp	r3, #32
    e6ec:	beq	e228 <pclose@plt+0x4d0c>
    e6f0:	bl	dc2c <pclose@plt+0x4710>
    e6f4:	ldr	r3, [r4, #2056]	; 0x808
    e6f8:	cmp	r3, r4
    e6fc:	bhi	e6e4 <pclose@plt+0x51c8>
    e700:	b	e228 <pclose@plt+0x4d0c>
    e704:	ldrb	r3, [r3, #-1]
    e708:	cmp	r3, #32
    e70c:	bne	e228 <pclose@plt+0x4d0c>
    e710:	bl	dc2c <pclose@plt+0x4710>
    e714:	ldr	r3, [r4, #2056]	; 0x808
    e718:	cmp	r3, r4
    e71c:	bhi	e704 <pclose@plt+0x51e8>
    e720:	b	e228 <pclose@plt+0x4d0c>
    e724:	ldrb	r3, [r4]
    e728:	mov	r2, #0
    e72c:	str	r2, [r4, #2100]	; 0x834
    e730:	cmp	r3, r2
    e734:	beq	e434 <pclose@plt+0x4f18>
    e738:	bl	dcf8 <pclose@plt+0x47dc>
    e73c:	mov	r3, r0
    e740:	b	e65c <pclose@plt+0x5140>
    e744:	mov	r3, #0
    e748:	str	r3, [r4, #2100]	; 0x834
    e74c:	bl	dc2c <pclose@plt+0x4710>
    e750:	mov	r3, r0
    e754:	b	e65c <pclose@plt+0x5140>
    e758:	mov	r3, #0
    e75c:	str	r3, [r4, #2100]	; 0x834
    e760:	bl	d894 <pclose@plt+0x4378>
    e764:	mov	r3, r0
    e768:	b	e65c <pclose@plt+0x5140>
    e76c:	mov	r3, #0
    e770:	str	r3, [r4, #2100]	; 0x834
    e774:	bl	db18 <pclose@plt+0x45fc>
    e778:	mov	r3, r0
    e77c:	b	e65c <pclose@plt+0x5140>
    e780:	mov	r3, #0
    e784:	str	r3, [r4, #2100]	; 0x834
    e788:	b	e1bc <pclose@plt+0x4ca0>
    e78c:	str	r0, [r4, #2080]	; 0x820
    e790:	b	e160 <pclose@plt+0x4c44>
    e794:	ldr	r0, [r4, #2104]	; 0x838
    e798:	movw	r6, #2128	; 0x850
    e79c:	movt	r6, #3
    e7a0:	cmp	r0, #0
    e7a4:	beq	e7b4 <pclose@plt+0x5298>
    e7a8:	bl	921c <free@plt>
    e7ac:	mov	r3, #0
    e7b0:	str	r3, [r6, #2104]	; 0x838
    e7b4:	bl	12d84 <pclose@plt+0x9868>
    e7b8:	mov	fp, r0
    e7bc:	bl	93c0 <strlen@plt>
    e7c0:	ldr	r3, [r4, #2056]	; 0x808
    e7c4:	ldrb	r3, [r3]
    e7c8:	tst	r3, #223	; 0xdf
    e7cc:	mov	sl, r0
    e7d0:	beq	e7e8 <pclose@plt+0x52cc>
    e7d4:	bl	db18 <pclose@plt+0x45fc>
    e7d8:	ldr	r3, [r4, #2056]	; 0x808
    e7dc:	ldrb	r3, [r3]
    e7e0:	tst	r3, #223	; 0xdf
    e7e4:	bne	e7d4 <pclose@plt+0x52b8>
    e7e8:	ldr	r8, [r4, #2056]	; 0x808
    e7ec:	movw	r3, #2128	; 0x850
    e7f0:	movt	r3, #3
    e7f4:	cmp	r8, r4
    e7f8:	beq	eaf4 <pclose@plt+0x55d8>
    e7fc:	bls	eafc <pclose@plt+0x55e0>
    e800:	ldrb	r2, [r3]
    e804:	cmp	r2, #32
    e808:	bne	e92c <pclose@plt+0x5410>
    e80c:	add	r3, r3, #1
    e810:	b	e824 <pclose@plt+0x5308>
    e814:	ldrb	r2, [r7]
    e818:	add	r3, r3, #1
    e81c:	cmp	r2, #32
    e820:	bne	e930 <pclose@plt+0x5414>
    e824:	cmp	r3, r8
    e828:	mov	r7, r3
    e82c:	bne	e814 <pclose@plt+0x52f8>
    e830:	cmp	r7, #0
    e834:	beq	eaf4 <pclose@plt+0x55d8>
    e838:	ldr	r0, [r4, #2112]	; 0x840
    e83c:	str	r7, [r4, #2108]	; 0x83c
    e840:	cmp	r0, #0
    e844:	beq	e84c <pclose@plt+0x5330>
    e848:	bl	921c <free@plt>
    e84c:	ldr	r0, [r4, #2056]	; 0x808
    e850:	mov	r1, #1
    e854:	movw	r8, #2128	; 0x850
    e858:	movt	r8, #3
    e85c:	rsb	r0, r7, r0
    e860:	add	r0, r0, r1
    e864:	bl	9c40 <pclose@plt+0x724>
    e868:	ldr	r2, [r4, #2056]	; 0x808
    e86c:	mov	r1, r7
    e870:	rsb	r2, r7, r2
    e874:	str	r0, [r4, #2112]	; 0x840
    e878:	bl	9414 <strncpy@plt>
    e87c:	ldr	r2, [r4, #2056]	; 0x808
    e880:	movw	r3, #63104	; 0xf680
    e884:	movt	r3, #2
    e888:	mov	r1, #0
    e88c:	ldrb	r9, [r2]
    e890:	strb	r1, [r2]
    e894:	ldrb	r2, [r7]
    e898:	ldrb	r3, [r3, #24]
    e89c:	cmp	r2, r3
    e8a0:	beq	eab0 <pclose@plt+0x5594>
    e8a4:	mov	r0, r7
    e8a8:	bl	135f0 <pclose@plt+0xa0d4>
    e8ac:	mov	r6, r0
    e8b0:	str	r0, [r8, #2104]	; 0x838
    e8b4:	ldr	r3, [r4, #2056]	; 0x808
    e8b8:	strb	r9, [r3]
    e8bc:	cmp	r6, #0
    e8c0:	beq	e550 <pclose@plt+0x5034>
    e8c4:	cmp	r5, #15
    e8c8:	bne	ea1c <pclose@plt+0x5500>
    e8cc:	str	r6, [r4, #2116]	; 0x844
    e8d0:	b	e474 <pclose@plt+0x4f58>
    e8d4:	cmp	r7, #0
    e8d8:	movw	r3, #14888	; 0x3a28
    e8dc:	movt	r3, #2
    e8e0:	str	r6, [r8, #8]
    e8e4:	moveq	r7, r3
    e8e8:	bl	d454 <pclose@plt+0x3f38>
    e8ec:	bl	af90 <pclose@plt+0x1a74>
    e8f0:	mov	r1, r7
    e8f4:	movw	r0, #2128	; 0x850
    e8f8:	mov	r2, #2048	; 0x800
    e8fc:	movt	r0, #3
    e900:	bl	9324 <__strcpy_chk@plt>
    e904:	ldrb	r3, [r4]
    e908:	str	r4, [r4, #2056]	; 0x808
    e90c:	cmp	r3, #0
    e910:	beq	e228 <pclose@plt+0x4d0c>
    e914:	bl	db18 <pclose@plt+0x45fc>
    e918:	ldr	r3, [r4, #2056]	; 0x808
    e91c:	ldrb	r3, [r3]
    e920:	cmp	r3, #0
    e924:	bne	e914 <pclose@plt+0x53f8>
    e928:	b	e228 <pclose@plt+0x4d0c>
    e92c:	mov	r7, r3
    e930:	movw	r2, #63104	; 0xf680
    e934:	movt	r2, #2
    e938:	mov	r3, #0
    e93c:	movw	r6, #2128	; 0x850
    e940:	ldrb	ip, [r2, #25]
    e944:	mov	r9, r3
    e948:	ldrb	r2, [r2, #24]
    e94c:	movt	r6, #3
    e950:	str	r5, [sp, #12]
    e954:	mov	r5, ip
    e958:	mov	ip, r4
    e95c:	str	r2, [sp, #4]
    e960:	mov	r4, r3
    e964:	sub	r2, sl, #1
    e968:	str	r2, [sp, #8]
    e96c:	b	e9a8 <pclose@plt+0x548c>
    e970:	mov	r0, r6
    e974:	mov	r1, fp
    e978:	mov	r2, sl
    e97c:	str	ip, [sp]
    e980:	bl	94d4 <strncmp@plt>
    e984:	ldr	ip, [sp]
    e988:	cmp	r0, #0
    e98c:	bne	e9cc <pclose@plt+0x54b0>
    e990:	ldr	r3, [sp, #8]
    e994:	mov	r9, #1
    e998:	add	r6, r6, r3
    e99c:	add	r6, r6, r9
    e9a0:	cmp	r8, r6
    e9a4:	bls	ea08 <pclose@plt+0x54ec>
    e9a8:	cmp	r9, #0
    e9ac:	addne	r6, r6, #1
    e9b0:	movne	r9, #0
    e9b4:	bne	e9a0 <pclose@plt+0x5484>
    e9b8:	cmp	sl, #0
    e9bc:	ble	e9cc <pclose@plt+0x54b0>
    e9c0:	add	r2, r6, sl
    e9c4:	cmp	r8, r2
    e9c8:	bhi	e970 <pclose@plt+0x5454>
    e9cc:	cmp	r4, #0
    e9d0:	beq	e9e4 <pclose@plt+0x54c8>
    e9d4:	ldrb	r4, [r6], #1
    e9d8:	subs	r4, r4, r5
    e9dc:	movne	r4, #1
    e9e0:	b	e9a0 <pclose@plt+0x5484>
    e9e4:	ldrb	r2, [r6]
    e9e8:	ldr	r3, [sp, #4]
    e9ec:	cmp	r2, r3
    e9f0:	beq	eaa4 <pclose@plt+0x5588>
    e9f4:	cmp	r2, #32
    e9f8:	addeq	r7, r6, #1
    e9fc:	addne	r6, r6, #1
    ea00:	moveq	r6, r7
    ea04:	b	e9a0 <pclose@plt+0x5484>
    ea08:	ldr	r5, [sp, #12]
    ea0c:	mov	r4, ip
    ea10:	b	e830 <pclose@plt+0x5314>
    ea14:	bl	dcf8 <pclose@plt+0x47dc>
    ea18:	b	e434 <pclose@plt+0x4f18>
    ea1c:	mov	r1, r6
    ea20:	ldr	r0, [pc, #236]	; eb14 <pclose@plt+0x55f8>
    ea24:	mov	r3, #1
    ea28:	str	r3, [r4, #2100]	; 0x834
    ea2c:	bl	11e5c <pclose@plt+0x8940>
    ea30:	mov	r0, r5
    ea34:	mov	r1, #0
    ea38:	bl	d688 <pclose@plt+0x416c>
    ea3c:	str	r0, [r4, #2116]	; 0x844
    ea40:	b	e474 <pclose@plt+0x4f58>
    ea44:	ldr	r0, [r5, #2116]	; 0x844
    ea48:	bl	13988 <pclose@plt+0xa46c>
    ea4c:	cmp	r0, #0
    ea50:	beq	e228 <pclose@plt+0x4d0c>
    ea54:	ldr	r2, [r5, #2056]	; 0x808
    ea58:	cmp	r2, r5
    ea5c:	bls	ea78 <pclose@plt+0x555c>
    ea60:	movw	r3, #63104	; 0xf680
    ea64:	movt	r3, #2
    ea68:	ldrb	r2, [r2, #-1]
    ea6c:	ldrb	r3, [r3, #25]
    ea70:	cmp	r2, r3
    ea74:	beq	eb04 <pclose@plt+0x55e8>
    ea78:	movw	r0, #632	; 0x278
    ea7c:	movt	r0, #2
    ea80:	bl	117b4 <pclose@plt+0x8298>
    ea84:	movw	r3, #628	; 0x274
    ea88:	movt	r3, #2
    ea8c:	cmp	r0, #0
    ea90:	moveq	r0, r3
    ea94:	bl	dde4 <pclose@plt+0x48c8>
    ea98:	cmp	r0, #0
    ea9c:	bne	e4bc <pclose@plt+0x4fa0>
    eaa0:	b	e228 <pclose@plt+0x4d0c>
    eaa4:	add	r6, r6, #1
    eaa8:	mov	r4, #1
    eaac:	b	e9a0 <pclose@plt+0x5484>
    eab0:	add	r7, r7, #1
    eab4:	mov	r0, r7
    eab8:	bl	12da8 <pclose@plt+0x988c>
    eabc:	subs	sl, r0, #0
    eac0:	beq	e8a4 <pclose@plt+0x5388>
    eac4:	bl	135f0 <pclose@plt+0xa0d4>
    eac8:	mov	r6, r0
    eacc:	mov	r0, sl
    ead0:	str	r6, [r8, #2104]	; 0x838
    ead4:	bl	921c <free@plt>
    ead8:	b	e8b4 <pclose@plt+0x5398>
    eadc:	ldr	r0, [r5, #2112]	; 0x840
    eae0:	str	r3, [r5, #2100]	; 0x834
    eae4:	bl	dde4 <pclose@plt+0x48c8>
    eae8:	cmp	r0, #0
    eaec:	bne	e4bc <pclose@plt+0x4fa0>
    eaf0:	b	e228 <pclose@plt+0x4d0c>
    eaf4:	ldr	r6, [r4, #2104]	; 0x838
    eaf8:	b	e8bc <pclose@plt+0x53a0>
    eafc:	mov	r7, r8
    eb00:	b	e830 <pclose@plt+0x5314>
    eb04:	bl	dc2c <pclose@plt+0x4710>
    eb08:	b	ea78 <pclose@plt+0x555c>
    eb0c:	andeq	r1, r3, r8, ror r0
    eb10:	andeq	pc, r2, r4, lsl #13
    eb14:	andeq	r1, r3, r0, rrx
    eb18:	movw	ip, #2128	; 0x850
    eb1c:	movt	ip, #3
    eb20:	push	{r4, r5, r6, r7, r8, r9, lr}
    eb24:	movw	r8, #496	; 0x1f0
    eb28:	ldrb	r6, [ip]
    eb2c:	movt	r8, #3
    eb30:	sub	sp, sp, #20
    eb34:	mov	r9, r0
    eb38:	sub	r1, r6, #48	; 0x30
    eb3c:	ldr	r2, [r8]
    eb40:	uxtb	r3, r1
    eb44:	cmp	r3, #9
    eb48:	str	r2, [sp, #12]
    eb4c:	bhi	ebd8 <pclose@plt+0x56bc>
    eb50:	add	ip, ip, #1
    eb54:	mov	r4, #0
    eb58:	mov	r5, #0
    eb5c:	mov	r7, #10
    eb60:	umull	r2, r3, r4, r7
    eb64:	mov	r0, ip
    eb68:	ldrb	r6, [ip], #1
    eb6c:	adds	r4, r2, r1
    eb70:	mla	r3, r7, r5, r3
    eb74:	adc	r5, r3, r1, asr #31
    eb78:	sub	r1, r6, #48	; 0x30
    eb7c:	uxtb	r3, r1
    eb80:	cmp	r3, #9
    eb84:	bls	eb60 <pclose@plt+0x5644>
    eb88:	mov	r1, #0
    eb8c:	str	r1, [r9]
    eb90:	ldrb	r3, [r0]
    eb94:	add	r0, r0, #1
    eb98:	str	r0, [sp, #4]
    eb9c:	cmp	r3, #46	; 0x2e
    eba0:	beq	ebc4 <pclose@plt+0x56a8>
    eba4:	ldr	r2, [sp, #12]
    eba8:	mov	r0, r4
    ebac:	ldr	r3, [r8]
    ebb0:	mov	r1, r5
    ebb4:	cmp	r2, r3
    ebb8:	bne	ebe8 <pclose@plt+0x56cc>
    ebbc:	add	sp, sp, #20
    ebc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    ebc4:	add	r0, sp, #4
    ebc8:	add	r2, sp, #8
    ebcc:	bl	19bfc <pclose@plt+0x106e0>
    ebd0:	str	r0, [r9]
    ebd4:	b	eba4 <pclose@plt+0x5688>
    ebd8:	mov	r4, #0
    ebdc:	mov	r5, #0
    ebe0:	mov	r0, ip
    ebe4:	b	eb88 <pclose@plt+0x566c>
    ebe8:	bl	9294 <__stack_chk_fail@plt>
    ebec:	movw	r0, #2128	; 0x850
    ebf0:	movt	r0, #3
    ebf4:	bx	lr
    ebf8:	movw	r3, #2128	; 0x850
    ebfc:	movt	r3, #3
    ec00:	ldr	r0, [r3, #2084]	; 0x824
    ec04:	cmp	r0, #0
    ec08:	ldrne	r3, [r0, #8]
    ec0c:	ldrne	r3, [r3, #4]
    ec10:	ldrne	r0, [r3, #12]
    ec14:	bx	lr
    ec18:	push	{r4, r5, r6, r7, lr}
    ec1c:	movw	r4, #496	; 0x1f0
    ec20:	movt	r4, #3
    ec24:	sub	sp, sp, #2048	; 0x800
    ec28:	sub	sp, sp, #12
    ec2c:	ldr	r3, [r4]
    ec30:	str	r3, [sp, #2052]	; 0x804
    ec34:	bl	d4f8 <pclose@plt+0x3fdc>
    ec38:	subs	r6, r0, #0
    ec3c:	beq	eca4 <pclose@plt+0x5788>
    ec40:	movw	r1, #14520	; 0x38b8
    ec44:	movt	r1, #2
    ec48:	bl	94b0 <fopen64@plt>
    ec4c:	mov	r5, r0
    ec50:	mov	r0, r6
    ec54:	bl	921c <free@plt>
    ec58:	cmp	r5, #0
    ec5c:	beq	eca4 <pclose@plt+0x5788>
    ec60:	mov	r1, #2048	; 0x800
    ec64:	mov	r2, r5
    ec68:	add	r0, sp, #4
    ec6c:	bl	9228 <fgets@plt>
    ec70:	cmp	r0, #0
    ec74:	beq	ec9c <pclose@plt+0x5780>
    ec78:	movw	r1, #648	; 0x288
    ec7c:	add	r0, sp, #4
    ec80:	movt	r1, #2
    ec84:	mov	r2, #19
    ec88:	bl	94d4 <strncmp@plt>
    ec8c:	cmp	r0, #0
    ec90:	moveq	r6, r0
    ec94:	moveq	r7, r6
    ec98:	beq	ed24 <pclose@plt+0x5808>
    ec9c:	mov	r0, r5
    eca0:	bl	9450 <fclose@plt>
    eca4:	ldr	r2, [sp, #2052]	; 0x804
    eca8:	ldr	r3, [r4]
    ecac:	cmp	r2, r3
    ecb0:	bne	ed8c <pclose@plt+0x5870>
    ecb4:	add	sp, sp, #2048	; 0x800
    ecb8:	add	sp, sp, #12
    ecbc:	pop	{r4, r5, r6, r7, pc}
    ecc0:	add	ip, sp, #4
    ecc4:	strb	r7, [ip]
    ecc8:	movw	r1, #668	; 0x29c
    eccc:	add	r0, sp, #4
    ecd0:	movt	r1, #2
    ecd4:	bl	91d4 <strcmp@plt>
    ecd8:	cmp	r0, #0
    ecdc:	beq	ed7c <pclose@plt+0x5860>
    ece0:	movw	r1, #676	; 0x2a4
    ece4:	add	r0, sp, #4
    ece8:	movt	r1, #2
    ecec:	bl	91d4 <strcmp@plt>
    ecf0:	cmp	r0, #0
    ecf4:	beq	ed84 <pclose@plt+0x5868>
    ecf8:	ldrb	r3, [sp, #4]
    ecfc:	cmp	r3, #34	; 0x22
    ed00:	bne	ed24 <pclose@plt+0x5808>
    ed04:	cmp	r6, #0
    ed08:	beq	ed24 <pclose@plt+0x5808>
    ed0c:	ldrb	r3, [sp, #5]
    ed10:	cmp	r3, #0
    ed14:	beq	ed24 <pclose@plt+0x5808>
    ed18:	mov	r0, r6
    ed1c:	add	r1, sp, #5
    ed20:	bl	d6b8 <pclose@plt+0x419c>
    ed24:	add	r0, sp, #4
    ed28:	mov	r1, #2048	; 0x800
    ed2c:	mov	r2, r5
    ed30:	bl	9228 <fgets@plt>
    ed34:	cmp	r0, #0
    ed38:	beq	ec9c <pclose@plt+0x5780>
    ed3c:	ldrb	r3, [sp, #4]
    ed40:	cmp	r3, #0
    ed44:	beq	ecc8 <pclose@plt+0x57ac>
    ed48:	cmp	r3, #10
    ed4c:	cmpne	r3, #13
    ed50:	beq	ecc0 <pclose@plt+0x57a4>
    ed54:	add	r1, sp, #5
    ed58:	b	ed68 <pclose@plt+0x584c>
    ed5c:	cmp	r3, #10
    ed60:	cmpne	r3, #13
    ed64:	beq	ecc4 <pclose@plt+0x57a8>
    ed68:	mov	ip, r1
    ed6c:	ldrb	r3, [r1], #1
    ed70:	cmp	r3, #0
    ed74:	bne	ed5c <pclose@plt+0x5840>
    ed78:	b	ecc8 <pclose@plt+0x57ac>
    ed7c:	ldr	r6, [pc, #12]	; ed90 <pclose@plt+0x5874>
    ed80:	b	ed24 <pclose@plt+0x5808>
    ed84:	ldr	r6, [pc, #8]	; ed94 <pclose@plt+0x5878>
    ed88:	b	ed24 <pclose@plt+0x5808>
    ed8c:	bl	9294 <__stack_chk_fail@plt>
    ed90:	andeq	pc, r2, r4, lsl #13
    ed94:	muleq	r2, ip, r6
    ed98:	movw	r3, #63104	; 0xf680
    ed9c:	movt	r3, #2
    eda0:	push	{r4, r5, r6, lr}
    eda4:	movw	r4, #496	; 0x1f0
    eda8:	movt	r4, #3
    edac:	ldr	r1, [r3, #44]	; 0x2c
    edb0:	sub	sp, sp, #112	; 0x70
    edb4:	ldr	r3, [r3, #20]
    edb8:	ldr	r2, [r4]
    edbc:	cmp	r1, #0
    edc0:	str	r2, [sp, #108]	; 0x6c
    edc4:	beq	eeb0 <pclose@plt+0x5994>
    edc8:	bl	d4f8 <pclose@plt+0x3fdc>
    edcc:	subs	r6, r0, #0
    edd0:	beq	ee98 <pclose@plt+0x597c>
    edd4:	movw	r1, #684	; 0x2ac
    edd8:	movt	r1, #2
    eddc:	bl	94b0 <fopen64@plt>
    ede0:	mov	r5, r0
    ede4:	mov	r0, r6
    ede8:	bl	921c <free@plt>
    edec:	cmp	r5, #0
    edf0:	beq	ee98 <pclose@plt+0x597c>
    edf4:	mov	r0, r5
    edf8:	bl	9438 <fileno@plt>
    edfc:	mov	r2, sp
    ee00:	mov	r1, r0
    ee04:	mov	r0, #3
    ee08:	bl	92b8 <__fxstat64@plt>
    ee0c:	cmp	r0, #0
    ee10:	blt	ee24 <pclose@plt+0x5908>
    ee14:	ldr	r3, [sp, #16]
    ee18:	and	r3, r3, #61440	; 0xf000
    ee1c:	cmp	r3, #32768	; 0x8000
    ee20:	beq	eebc <pclose@plt+0x59a0>
    ee24:	mov	r1, #1
    ee28:	movw	r2, #688	; 0x2b0
    ee2c:	movw	r3, #648	; 0x288
    ee30:	movt	r2, #2
    ee34:	movt	r3, #2
    ee38:	mov	r0, r5
    ee3c:	bl	9444 <__fprintf_chk@plt>
    ee40:	mov	r1, #1
    ee44:	mov	r0, r5
    ee48:	movw	r2, #688	; 0x2b0
    ee4c:	movw	r3, #668	; 0x29c
    ee50:	movt	r2, #2
    ee54:	movt	r3, #2
    ee58:	bl	9444 <__fprintf_chk@plt>
    ee5c:	ldr	r0, [pc, #112]	; eed4 <pclose@plt+0x59b8>
    ee60:	mov	r1, r5
    ee64:	bl	d5d8 <pclose@plt+0x40bc>
    ee68:	mov	r1, #1
    ee6c:	mov	r0, r5
    ee70:	movw	r2, #688	; 0x2b0
    ee74:	movw	r3, #676	; 0x2a4
    ee78:	movt	r2, #2
    ee7c:	movt	r3, #2
    ee80:	bl	9444 <__fprintf_chk@plt>
    ee84:	ldr	r0, [pc, #76]	; eed8 <pclose@plt+0x59bc>
    ee88:	mov	r1, r5
    ee8c:	bl	d5d8 <pclose@plt+0x40bc>
    ee90:	mov	r0, r5
    ee94:	bl	9450 <fclose@plt>
    ee98:	ldr	r2, [sp, #108]	; 0x6c
    ee9c:	ldr	r3, [r4]
    eea0:	cmp	r2, r3
    eea4:	bne	eed0 <pclose@plt+0x59b4>
    eea8:	add	sp, sp, #112	; 0x70
    eeac:	pop	{r4, r5, r6, pc}
    eeb0:	cmp	r3, #0
    eeb4:	beq	ee98 <pclose@plt+0x597c>
    eeb8:	b	edc8 <pclose@plt+0x58ac>
    eebc:	mov	r0, r5
    eec0:	bl	9438 <fileno@plt>
    eec4:	mov	r1, #384	; 0x180
    eec8:	bl	9504 <fchmod@plt>
    eecc:	b	ee24 <pclose@plt+0x5908>
    eed0:	bl	9294 <__stack_chk_fail@plt>
    eed4:	andeq	pc, r2, r8, lsl #13
    eed8:	andeq	pc, r2, r0, lsr #13
    eedc:	push	{r3, r4, r5, lr}
    eee0:	movw	r4, #4248	; 0x1098
    eee4:	movt	r4, #3
    eee8:	ldr	r3, [r4]
    eeec:	tst	r3, #8192	; 0x2000
    eef0:	movne	r3, #55	; 0x37
    eef4:	strne	r3, [r4, #4]
    eef8:	bne	ef0c <pclose@plt+0x59f0>
    eefc:	tst	r3, #1
    ef00:	movne	r3, #15
    ef04:	moveq	r3, #5
    ef08:	str	r3, [r4, #4]
    ef0c:	bl	b104 <pclose@plt+0x1be8>
    ef10:	movw	r5, #4248	; 0x1098
    ef14:	bl	deb4 <pclose@plt+0x4998>
    ef18:	ldr	r3, [r4]
    ef1c:	movt	r5, #3
    ef20:	tst	r3, #256	; 0x100
    ef24:	bne	ef80 <pclose@plt+0x5a64>
    ef28:	tst	r3, #1024	; 0x400
    ef2c:	bne	ef98 <pclose@plt+0x5a7c>
    ef30:	tst	r3, #512	; 0x200
    ef34:	bne	efb0 <pclose@plt+0x5a94>
    ef38:	tst	r3, #4
    ef3c:	bne	efc8 <pclose@plt+0x5aac>
    ef40:	tst	r3, #4096	; 0x1000
    ef44:	bne	efe0 <pclose@plt+0x5ac4>
    ef48:	tst	r3, #8192	; 0x2000
    ef4c:	bne	eff8 <pclose@plt+0x5adc>
    ef50:	tst	r3, #1
    ef54:	movwne	r0, #628	; 0x274
    ef58:	movweq	r0, #624	; 0x270
    ef5c:	movtne	r0, #2
    ef60:	movteq	r0, #2
    ef64:	bl	dee0 <pclose@plt+0x49c4>
    ef68:	movw	r3, #540	; 0x21c
    ef6c:	movt	r3, #2
    ef70:	mov	r1, #0
    ef74:	ldr	r0, [r3]
    ef78:	pop	{r3, r4, r5, lr}
    ef7c:	b	e090 <pclose@plt+0x4b74>
    ef80:	movw	r0, #692	; 0x2b4
    ef84:	movt	r0, #2
    ef88:	bl	dee0 <pclose@plt+0x49c4>
    ef8c:	ldr	r3, [r5]
    ef90:	tst	r3, #1024	; 0x400
    ef94:	beq	ef30 <pclose@plt+0x5a14>
    ef98:	movw	r0, #704	; 0x2c0
    ef9c:	movt	r0, #2
    efa0:	bl	dee0 <pclose@plt+0x49c4>
    efa4:	ldr	r3, [r4]
    efa8:	tst	r3, #512	; 0x200
    efac:	beq	ef38 <pclose@plt+0x5a1c>
    efb0:	movw	r0, #716	; 0x2cc
    efb4:	movt	r0, #2
    efb8:	bl	dee0 <pclose@plt+0x49c4>
    efbc:	ldr	r3, [r4]
    efc0:	tst	r3, #4
    efc4:	beq	ef40 <pclose@plt+0x5a24>
    efc8:	movw	r0, #728	; 0x2d8
    efcc:	movt	r0, #2
    efd0:	bl	dee0 <pclose@plt+0x49c4>
    efd4:	ldr	r3, [r4]
    efd8:	tst	r3, #4096	; 0x1000
    efdc:	beq	ef48 <pclose@plt+0x5a2c>
    efe0:	movw	r0, #740	; 0x2e4
    efe4:	movt	r0, #2
    efe8:	bl	dee0 <pclose@plt+0x49c4>
    efec:	ldr	r3, [r4]
    eff0:	tst	r3, #8192	; 0x2000
    eff4:	beq	ef50 <pclose@plt+0x5a34>
    eff8:	movw	r0, #752	; 0x2f0
    effc:	movt	r0, #2
    f000:	bl	dee0 <pclose@plt+0x49c4>
    f004:	b	ef68 <pclose@plt+0x5a4c>
    f008:	push	{r3, r4, r5, r6, r7, lr}
    f00c:	movw	r4, #4248	; 0x1098
    f010:	movt	r4, #3
    f014:	movw	r0, #756	; 0x2f4
    f018:	movw	r3, #64132	; 0xfa84
    f01c:	movt	r0, #2
    f020:	ldr	r2, [r4, #8]
    f024:	movt	r3, #1
    f028:	mov	r1, #47	; 0x2f
    f02c:	str	r1, [r4, #4]
    f030:	bics	r5, r2, #64	; 0x40
    f034:	and	r7, r2, #64	; 0x40
    f038:	movne	r6, r0
    f03c:	moveq	r6, r3
    f040:	bl	b104 <pclose@plt+0x1be8>
    f044:	bl	deb4 <pclose@plt+0x4998>
    f048:	mov	r0, r6
    f04c:	bl	dee0 <pclose@plt+0x49c4>
    f050:	ldr	r3, [r4, #12]
    f054:	cmp	r3, #0
    f058:	bne	f0bc <pclose@plt+0x5ba0>
    f05c:	cmp	r7, #0
    f060:	bne	f0ac <pclose@plt+0x5b90>
    f064:	cmp	r5, #2
    f068:	beq	f090 <pclose@plt+0x5b74>
    f06c:	cmp	r5, #3
    f070:	bne	f080 <pclose@plt+0x5b64>
    f074:	movw	r0, #768	; 0x300
    f078:	movt	r0, #2
    f07c:	bl	dee0 <pclose@plt+0x49c4>
    f080:	mov	r0, #0
    f084:	mov	r1, r0
    f088:	pop	{r3, r4, r5, r6, r7, lr}
    f08c:	b	e090 <pclose@plt+0x4b74>
    f090:	movw	r0, #764	; 0x2fc
    f094:	movt	r0, #2
    f098:	bl	dee0 <pclose@plt+0x49c4>
    f09c:	mov	r0, #0
    f0a0:	mov	r1, r0
    f0a4:	pop	{r3, r4, r5, r6, r7, lr}
    f0a8:	b	e090 <pclose@plt+0x4b74>
    f0ac:	movw	r0, #760	; 0x2f8
    f0b0:	movt	r0, #2
    f0b4:	bl	dee0 <pclose@plt+0x49c4>
    f0b8:	b	f064 <pclose@plt+0x5b48>
    f0bc:	mov	r0, r6
    f0c0:	bl	dee0 <pclose@plt+0x49c4>
    f0c4:	b	f05c <pclose@plt+0x5b40>
    f0c8:	movw	ip, #4248	; 0x1098
    f0cc:	movt	ip, #3
    f0d0:	push	{r4, r5, r6, lr}
    f0d4:	mov	r4, r1
    f0d8:	mov	r5, r2
    f0dc:	mov	r6, r3
    f0e0:	str	r0, [ip, #4]
    f0e4:	bl	b104 <pclose@plt+0x1be8>
    f0e8:	bl	deb4 <pclose@plt+0x4998>
    f0ec:	mov	r0, r4
    f0f0:	bl	dee0 <pclose@plt+0x49c4>
    f0f4:	mov	r0, r5
    f0f8:	mov	r1, r6
    f0fc:	pop	{r4, r5, r6, lr}
    f100:	b	e090 <pclose@plt+0x4b74>
    f104:	push	{r4, r5, r6, r7, r8, lr}
    f108:	mov	r6, r0
    f10c:	mov	r5, r1
    f110:	bl	12050 <pclose@plt+0x8b34>
    f114:	movw	r4, #4248	; 0x1098
    f118:	movt	r4, #3
    f11c:	mov	r8, r0
    f120:	ldr	r0, [r4]
    f124:	ands	r7, r0, #1024	; 0x400
    f128:	beq	f168 <pclose@plt+0x5c4c>
    f12c:	tst	r0, #1
    f130:	bne	f1dc <pclose@plt+0x5cc0>
    f134:	bl	128ac <pclose@plt+0x9390>
    f138:	cmp	r0, #0
    f13c:	bne	f1e8 <pclose@plt+0x5ccc>
    f140:	ldr	r0, [r4]
    f144:	mov	r7, #1
    f148:	bic	r0, r0, #1024	; 0x400
    f14c:	str	r0, [r4]
    f150:	b	f168 <pclose@plt+0x5c4c>
    f154:	bl	1285c <pclose@plt+0x9340>
    f158:	cmp	r0, #0
    f15c:	bne	f1b0 <pclose@plt+0x5c94>
    f160:	ldr	r0, [r4]
    f164:	mov	r7, #1
    f168:	mov	r2, r5
    f16c:	mov	r1, r6
    f170:	bl	1d240 <error@@Base+0x2a3c>
    f174:	ldr	r3, [r4]
    f178:	bic	r2, r3, #4
    f17c:	str	r2, [r4]
    f180:	subs	r5, r0, #0
    f184:	mov	r0, #1
    f188:	beq	f1e8 <pclose@plt+0x5ccc>
    f18c:	blt	f1c0 <pclose@plt+0x5ca4>
    f190:	tst	r3, #512	; 0x200
    f194:	beq	f1b0 <pclose@plt+0x5c94>
    f198:	tst	r3, #1
    f19c:	bne	f154 <pclose@plt+0x5c38>
    f1a0:	mov	r0, #1
    f1a4:	bl	12894 <pclose@plt+0x9378>
    f1a8:	cmp	r0, #0
    f1ac:	beq	f160 <pclose@plt+0x5c44>
    f1b0:	movw	r0, #772	; 0x304
    f1b4:	mov	r1, #0
    f1b8:	movt	r0, #2
    f1bc:	bl	1a804 <error@@Base>
    f1c0:	cmp	r7, #0
    f1c4:	mov	r0, r8
    f1c8:	bne	f1d4 <pclose@plt+0x5cb8>
    f1cc:	pop	{r4, r5, r6, r7, r8, lr}
    f1d0:	b	12078 <pclose@plt+0x8b5c>
    f1d4:	pop	{r4, r5, r6, r7, r8, lr}
    f1d8:	b	1290c <pclose@plt+0x93f0>
    f1dc:	bl	12874 <pclose@plt+0x9358>
    f1e0:	cmp	r0, #0
    f1e4:	beq	f140 <pclose@plt+0x5c24>
    f1e8:	mov	r0, r8
    f1ec:	pop	{r4, r5, r6, r7, r8, lr}
    f1f0:	b	12078 <pclose@plt+0x8b5c>
    f1f4:	push	{r4, r5, r6, lr}
    f1f8:	bl	1c464 <error@@Base+0x1c60>
    f1fc:	movw	r4, #4248	; 0x1098
    f200:	bl	b104 <pclose@plt+0x1be8>
    f204:	movt	r4, #3
    f208:	bl	1a2d0 <pclose@plt+0x10db4>
    f20c:	bl	ebec <pclose@plt+0x56d0>
    f210:	ldr	r3, [r4, #4]
    f214:	sub	r3, r3, #5
    f218:	mov	r5, r0
    f21c:	cmp	r3, #50	; 0x32
    f220:	ldrls	pc, [pc, r3, lsl #2]
    f224:	b	f2f4 <pclose@plt+0x5dd8>
    f228:	andeq	pc, r0, ip, lsl #6
    f22c:	strdeq	pc, [r0], -r4
    f230:	strdeq	pc, [r0], -r4
    f234:	strdeq	pc, [r0], -r4
    f238:	andeq	pc, r0, r8, lsl r3	; <UNPREDICTABLE>
    f23c:	andeq	pc, r0, r8, lsr r3	; <UNPREDICTABLE>
    f240:	strdeq	pc, [r0], -r4
    f244:	strdeq	pc, [r0], -r4
    f248:	strdeq	pc, [r0], -r4
    f24c:	strdeq	pc, [r0], -r4
    f250:	andeq	pc, r0, ip, lsl #6
    f254:	strdeq	pc, [r0], -r4
    f258:	strdeq	pc, [r0], -r4
    f25c:	strdeq	pc, [r0], -r4
    f260:	strdeq	pc, [r0], -r4
    f264:	strdeq	pc, [r0], -r4
    f268:	strdeq	pc, [r0], -r4
    f26c:	strdeq	pc, [r0], -r4
    f270:	strdeq	pc, [r0], -r4
    f274:	strdeq	pc, [r0], -r4
    f278:	strdeq	pc, [r0], -r4
    f27c:	strdeq	pc, [r0], -r4
    f280:	muleq	r0, r8, r3
    f284:	strdeq	pc, [r0], -r4
    f288:	strdeq	pc, [r0], -r4
    f28c:	strdeq	pc, [r0], -r4
    f290:	strdeq	pc, [r0], -r4
    f294:	strdeq	pc, [r0], -r4
    f298:	strdeq	pc, [r0], -r4
    f29c:	strdeq	pc, [r0], -r4
    f2a0:	strdeq	pc, [r0], -r0
    f2a4:	andeq	pc, r0, r8, lsl #8
    f2a8:	andeq	pc, r0, r0, lsr #8
    f2ac:	strdeq	pc, [r0], -r4
    f2b0:	strdeq	pc, [r0], -r4
    f2b4:	strdeq	pc, [r0], -r4
    f2b8:	strdeq	pc, [r0], -r4
    f2bc:	strdeq	pc, [r0], -r4
    f2c0:	strdeq	pc, [r0], -r4
    f2c4:	strdeq	pc, [r0], -r4
    f2c8:	strdeq	pc, [r0], -r4
    f2cc:	strdeq	pc, [r0], -r4
    f2d0:	andeq	pc, r0, r4, asr r4	; <UNPREDICTABLE>
    f2d4:	strdeq	pc, [r0], -r4
    f2d8:	strdeq	pc, [r0], -r4
    f2dc:	strdeq	pc, [r0], -r4
    f2e0:	strdeq	pc, [r0], -r4
    f2e4:	strdeq	pc, [r0], -r4
    f2e8:	strdeq	pc, [r0], -r4
    f2ec:	strdeq	pc, [r0], -r4
    f2f0:	strdeq	pc, [r0], -r8
    f2f4:	pop	{r4, r5, r6, pc}
    f2f8:	ldr	r1, [r4]
    f2fc:	eor	r1, r1, #256	; 0x100
    f300:	str	r1, [r4]
    f304:	pop	{r4, r5, r6, lr}
    f308:	b	1cd30 <error@@Base+0x252c>
    f30c:	ldr	r1, [r4, #16]
    f310:	pop	{r4, r5, r6, lr}
    f314:	b	f104 <pclose@plt+0x5be8>
    f318:	movw	r3, #16368	; 0x3ff0
    f31c:	movt	r3, #3
    f320:	ldr	r3, [r3]
    f324:	cmp	r3, #0
    f328:	popne	{r4, r5, r6, pc}
    f32c:	bl	12994 <pclose@plt+0x9478>
    f330:	pop	{r4, r5, r6, lr}
    f334:	b	1d9b0 <error@@Base+0x31ac>
    f338:	ldrb	r3, [r0]
    f33c:	cmp	r3, #43	; 0x2b
    f340:	cmpne	r3, #32
    f344:	addeq	r3, r0, #1
    f348:	bne	f360 <pclose@plt+0x5e44>
    f34c:	mov	r5, r3
    f350:	ldrb	r2, [r3], #1
    f354:	cmp	r2, #43	; 0x2b
    f358:	cmpne	r2, #32
    f35c:	beq	f34c <pclose@plt+0x5e30>
    f360:	movw	r4, #536	; 0x218
    f364:	movt	r4, #3
    f368:	ldr	r0, [r4]
    f36c:	cmp	r0, #0
    f370:	beq	f378 <pclose@plt+0x5e5c>
    f374:	bl	921c <free@plt>
    f378:	ldrb	r3, [r5]
    f37c:	cmp	r3, #0
    f380:	streq	r3, [r4]
    f384:	popeq	{r4, r5, r6, pc}
    f388:	mov	r0, r5
    f38c:	bl	9c64 <pclose@plt+0x748>
    f390:	str	r0, [r4]
    f394:	pop	{r4, r5, r6, pc}
    f398:	ldrb	r3, [r0]
    f39c:	cmp	r3, #33	; 0x21
    f3a0:	beq	f3c0 <pclose@plt+0x5ea4>
    f3a4:	ldr	r0, [r4, #32]
    f3a8:	cmp	r0, #0
    f3ac:	beq	f3b4 <pclose@plt+0x5e98>
    f3b0:	bl	921c <free@plt>
    f3b4:	mov	r0, r5
    f3b8:	bl	1310c <pclose@plt+0x9bf0>
    f3bc:	str	r0, [r4, #32]
    f3c0:	movw	r3, #16368	; 0x3ff0
    f3c4:	movt	r3, #3
    f3c8:	ldr	r3, [r3]
    f3cc:	cmp	r3, #0
    f3d0:	popne	{r4, r5, r6, pc}
    f3d4:	ldr	r0, [r4, #32]
    f3d8:	cmp	r0, #0
    f3dc:	beq	f474 <pclose@plt+0x5f58>
    f3e0:	movw	r1, #792	; 0x318
    f3e4:	movt	r1, #2
    f3e8:	pop	{r4, r5, r6, lr}
    f3ec:	b	17960 <pclose@plt+0xe444>
    f3f0:	ldr	r3, [r4, #16]
    f3f4:	mov	r2, #1
    f3f8:	ldrb	r1, [r5, #1]
    f3fc:	ldrb	r0, [r0]
    f400:	pop	{r4, r5, r6, lr}
    f404:	b	b244 <pclose@plt+0x1d28>
    f408:	ldr	r3, [r4, #16]
    f40c:	mov	r2, #0
    f410:	ldrb	r1, [r5]
    f414:	ldrb	r0, [r0, #1]
    f418:	pop	{r4, r5, r6, lr}
    f41c:	b	b244 <pclose@plt+0x1d28>
    f420:	movw	r3, #16368	; 0x3ff0
    f424:	movt	r3, #3
    f428:	ldr	r6, [r3]
    f42c:	cmp	r6, #0
    f430:	popne	{r4, r5, r6, pc}
    f434:	mov	r1, r5
    f438:	ldrb	r0, [r4, #36]	; 0x24
    f43c:	bl	17d0c <pclose@plt+0xe7f0>
    f440:	mov	r1, r6
    f444:	movw	r0, #800	; 0x320
    f448:	movt	r0, #2
    f44c:	pop	{r4, r5, r6, lr}
    f450:	b	1a804 <error@@Base>
    f454:	mov	r2, r0
    f458:	ldr	r3, [r4, #8]
    f45c:	ldr	r0, [r4, #24]
    f460:	ldr	r1, [r4, #28]
    f464:	bl	198bc <pclose@plt+0x103a0>
    f468:	mov	r3, #0
    f46c:	str	r3, [r4, #24]
    f470:	pop	{r4, r5, r6, pc}
    f474:	movw	r0, #14888	; 0x3a28
    f478:	movw	r1, #792	; 0x318
    f47c:	movt	r0, #2
    f480:	movt	r1, #2
    f484:	pop	{r4, r5, r6, lr}
    f488:	b	17960 <pclose@plt+0xe444>
    f48c:	push	{r3, r4, r5, r6, r7, lr}
    f490:	bl	1aec4 <error@@Base+0x6c0>
    f494:	cmp	r0, #0
    f498:	beq	f4c8 <pclose@plt+0x5fac>
    f49c:	movw	ip, #16336	; 0x3fd0
    f4a0:	movt	ip, #3
    f4a4:	mvn	r2, #0
    f4a8:	mvn	r3, #0
    f4ac:	ldrd	r0, [ip]
    f4b0:	cmp	r1, r3
    f4b4:	cmpeq	r0, r2
    f4b8:	beq	f518 <pclose@plt+0x5ffc>
    f4bc:	ldr	r2, [ip, #8]
    f4c0:	pop	{r3, r4, r5, r6, r7, lr}
    f4c4:	b	14f2c <pclose@plt+0xba10>
    f4c8:	movw	r3, #16492	; 0x406c
    f4cc:	movt	r3, #3
    f4d0:	ldr	r3, [r3]
    f4d4:	cmp	r3, #0
    f4d8:	popeq	{r3, r4, r5, r6, r7, pc}
    f4dc:	cmp	r3, #2
    f4e0:	movw	r5, #16540	; 0x409c
    f4e4:	movw	r4, #16468	; 0x4054
    f4e8:	movt	r5, #3
    f4ec:	movt	r4, #3
    f4f0:	mov	r3, #1
    f4f4:	ldr	r7, [r5]
    f4f8:	ldr	r6, [r4]
    f4fc:	str	r3, [r5]
    f500:	str	r0, [r4]
    f504:	beq	f52c <pclose@plt+0x6010>
    f508:	bl	1534c <pclose@plt+0xbe30>
    f50c:	str	r7, [r5]
    f510:	str	r6, [r4]
    f514:	pop	{r3, r4, r5, r6, r7, pc}
    f518:	mov	r0, #0
    f51c:	mov	r1, #0
    f520:	mov	r2, #1
    f524:	pop	{r3, r4, r5, r6, r7, lr}
    f528:	b	14f2c <pclose@plt+0xba10>
    f52c:	bl	12ae0 <pclose@plt+0x95c4>
    f530:	bl	15398 <pclose@plt+0xbe7c>
    f534:	b	f508 <pclose@plt+0x5fec>
    f538:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    f53c:	mov	r6, r0
    f540:	bl	1c464 <error@@Base+0x1c60>
    f544:	bl	b104 <pclose@plt+0x1be8>
    f548:	movw	r9, #16680	; 0x4128
    f54c:	bl	1a2d0 <pclose@plt+0x10db4>
    f550:	movt	r9, #3
    f554:	bl	15398 <pclose@plt+0xbe7c>
    f558:	movw	r7, #16504	; 0x4078
    f55c:	bl	b4c0 <pclose@plt+0x1fa4>
    f560:	cmp	r6, #0
    f564:	ldr	r2, [r9]
    f568:	movw	r8, #16468	; 0x4054
    f56c:	movt	r7, #3
    f570:	movt	r8, #3
    f574:	mov	r3, #1
    f578:	str	r3, [r8]
    f57c:	mov	r4, r0
    f580:	mov	r5, r1
    f584:	mvneq	r0, #0
    f588:	movne	r0, r4
    f58c:	moveq	r1, r0
    f590:	movne	r1, r5
    f594:	cmp	r2, #0
    f598:	stm	r7, {r0, r1}
    f59c:	bne	f5d8 <pclose@plt+0x60bc>
    f5a0:	cmp	r6, #0
    f5a4:	beq	f5b8 <pclose@plt+0x609c>
    f5a8:	ldrd	r2, [r7]
    f5ac:	cmp	r4, r2
    f5b0:	sbcs	r1, r5, r3
    f5b4:	blt	f5f8 <pclose@plt+0x60dc>
    f5b8:	bl	f48c <pclose@plt+0x5f70>
    f5bc:	mov	r1, #0
    f5c0:	mov	r2, r1
    f5c4:	mov	r0, #1
    f5c8:	bl	141a0 <pclose@plt+0xac84>
    f5cc:	ldr	r3, [r9]
    f5d0:	cmp	r3, #0
    f5d4:	beq	f5a0 <pclose@plt+0x6084>
    f5d8:	mov	r3, #0
    f5dc:	str	r3, [r8]
    f5e0:	bl	c144 <pclose@plt+0x2c28>
    f5e4:	ldr	r3, [r9]
    f5e8:	cmp	r3, #0
    f5ec:	bne	f600 <pclose@plt+0x60e4>
    f5f0:	mov	r0, #101	; 0x65
    f5f4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    f5f8:	bl	af4c <pclose@plt+0x1a30>
    f5fc:	b	f5d8 <pclose@plt+0x60bc>
    f600:	tst	r3, #3
    f604:	bne	f5f0 <pclose@plt+0x60d4>
    f608:	cmp	r6, #0
    f60c:	moveq	r0, #50	; 0x32
    f610:	movne	r0, #56	; 0x38
    f614:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    f618:	movw	r3, #4248	; 0x1098
    f61c:	movt	r3, #3
    f620:	ldr	r0, [r3, #4]
    f624:	cmp	r0, #22
    f628:	cmpne	r0, #0
    f62c:	moveq	r0, #0
    f630:	movne	r0, #1
    f634:	bx	lr
    f638:	push	{r4, lr}
    f63c:	movw	r4, #496	; 0x1f0
    f640:	movt	r4, #3
    f644:	sub	sp, sp, #16
    f648:	add	r1, sp, #16
    f64c:	movw	r3, #484	; 0x1e4
    f650:	ldr	r2, [r4]
    f654:	movt	r3, #3
    f658:	movw	r0, #808	; 0x328
    f65c:	str	r3, [r1, #-16]!
    f660:	movt	r0, #2
    f664:	mov	r1, sp
    f668:	str	r2, [sp, #12]
    f66c:	bl	1a804 <error@@Base>
    f670:	ldr	r2, [sp, #12]
    f674:	ldr	r3, [r4]
    f678:	cmp	r2, r3
    f67c:	bne	f688 <pclose@plt+0x616c>
    f680:	add	sp, sp, #16
    f684:	pop	{r4, pc}
    f688:	bl	9294 <__stack_chk_fail@plt>
    f68c:	push	{r4, r5, r6, lr}
    f690:	movw	r4, #4248	; 0x1098
    f694:	movt	r4, #3
    f698:	ldr	r3, [r4, #40]	; 0x28
    f69c:	cmp	r3, #0
    f6a0:	bne	f6d8 <pclose@plt+0x61bc>
    f6a4:	ldr	r3, [r4, #44]	; 0x2c
    f6a8:	cmp	r3, #0
    f6ac:	beq	f714 <pclose@plt+0x61f8>
    f6b0:	ldr	r5, [r3]
    f6b4:	mov	r0, r3
    f6b8:	ldrb	r6, [r3, #4]
    f6bc:	str	r5, [r4, #44]	; 0x2c
    f6c0:	bl	921c <free@plt>
    f6c4:	rsbs	r5, r5, #1
    f6c8:	mov	r0, r6
    f6cc:	movcc	r5, #0
    f6d0:	str	r5, [r4, #40]	; 0x28
    f6d4:	pop	{r4, r5, r6, pc}
    f6d8:	mov	r3, #0
    f6dc:	str	r3, [r4, #40]	; 0x28
    f6e0:	bl	e00c <pclose@plt+0x4af0>
    f6e4:	cmp	r0, #0
    f6e8:	beq	f714 <pclose@plt+0x61f8>
    f6ec:	bl	1aec4 <error@@Base+0x6c0>
    f6f0:	cmp	r0, #0
    f6f4:	beq	f714 <pclose@plt+0x61f8>
    f6f8:	ldr	r3, [r4, #4]
    f6fc:	cmp	r3, #6
    f700:	beq	f724 <pclose@plt+0x6208>
    f704:	cmp	r3, #15
    f708:	beq	f71c <pclose@plt+0x6200>
    f70c:	cmp	r3, #5
    f710:	beq	f71c <pclose@plt+0x6200>
    f714:	pop	{r4, r5, r6, lr}
    f718:	b	1e67c <error@@Base+0x3e78>
    f71c:	mov	r0, #10
    f720:	pop	{r4, r5, r6, pc}
    f724:	mov	r0, #103	; 0x67
    f728:	pop	{r4, r5, r6, pc}
    f72c:	push	{r4, lr}
    f730:	mov	r1, #8
    f734:	mov	r4, r0
    f738:	mov	r0, #1
    f73c:	bl	9c40 <pclose@plt+0x724>
    f740:	movw	r3, #4248	; 0x1098
    f744:	movt	r3, #3
    f748:	ldr	r1, [r3, #44]	; 0x2c
    f74c:	mov	r2, r0
    f750:	strb	r4, [r0, #4]
    f754:	str	r2, [r3, #44]	; 0x2c
    f758:	mov	r0, #0
    f75c:	str	r1, [r2]
    f760:	str	r0, [r3, #40]	; 0x28
    f764:	pop	{r4, pc}
    f768:	push	{r3, r4, r5, lr}
    f76c:	mov	r5, r0
    f770:	bl	93c0 <strlen@plt>
    f774:	sub	r0, r0, #1
    f778:	adds	r4, r5, r0
    f77c:	popcs	{r3, r4, r5, pc}
    f780:	ldrb	r0, [r4], #-1
    f784:	bl	f72c <pclose@plt+0x6210>
    f788:	cmp	r5, r4
    f78c:	bls	f780 <pclose@plt+0x6264>
    f790:	pop	{r3, r4, r5, pc}
    f794:	movw	r2, #16408	; 0x4018
    f798:	movt	r2, #3
    f79c:	movw	r3, #496	; 0x1f0
    f7a0:	movt	r3, #3
    f7a4:	ldr	r2, [r2]
    f7a8:	movw	ip, #16380	; 0x3ffc
    f7ac:	ldr	r1, [r3]
    f7b0:	movt	ip, #3
    f7b4:	add	r3, r2, #1
    f7b8:	mov	r2, #1
    f7bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f7c0:	add	r3, r3, r3, lsr #31
    f7c4:	sub	sp, sp, #124	; 0x7c
    f7c8:	movw	r6, #4248	; 0x1098
    f7cc:	movw	r8, #16680	; 0x4128
    f7d0:	movt	r6, #3
    f7d4:	movw	fp, #16364	; 0x3fec
    f7d8:	movt	r8, #3
    f7dc:	movt	fp, #3
    f7e0:	mov	r9, #101	; 0x65
    f7e4:	str	ip, [sp, #28]
    f7e8:	asr	r3, r3, r2
    f7ec:	str	r1, [sp, #116]	; 0x74
    f7f0:	str	r3, [ip]
    f7f4:	movw	ip, #532	; 0x214
    f7f8:	str	r2, [r6]
    f7fc:	movt	ip, #3
    f800:	str	ip, [sp, #48]	; 0x30
    f804:	movw	ip, #16548	; 0x40a4
    f808:	movt	ip, #3
    f80c:	str	ip, [sp, #12]
    f810:	movw	ip, #16496	; 0x4070
    f814:	movt	ip, #3
    f818:	str	ip, [sp, #8]
    f81c:	movw	ip, #16404	; 0x4014
    f820:	movt	ip, #3
    f824:	str	ip, [sp, #32]
    f828:	movw	ip, #16428	; 0x402c
    f82c:	movt	ip, #3
    f830:	str	ip, [sp, #36]	; 0x24
    f834:	movw	ip, #16400	; 0x4010
    f838:	movt	ip, #3
    f83c:	str	ip, [sp, #44]	; 0x2c
    f840:	movw	ip, #16520	; 0x4088
    f844:	movt	ip, #3
    f848:	str	ip, [sp, #64]	; 0x40
    f84c:	movw	ip, #16588	; 0x40cc
    f850:	movt	ip, #3
    f854:	str	ip, [sp, #16]
    f858:	movw	ip, #16572	; 0x40bc
    f85c:	movt	ip, #3
    f860:	str	ip, [sp, #60]	; 0x3c
    f864:	movw	ip, #484	; 0x1e4
    f868:	movt	ip, #3
    f86c:	str	ip, [sp, #72]	; 0x48
    f870:	movw	ip, #16512	; 0x4080
    f874:	movt	ip, #3
    f878:	str	ip, [sp, #20]
    f87c:	movw	ip, #16368	; 0x3ff0
    f880:	movt	ip, #3
    f884:	str	ip, [sp, #24]
    f888:	movw	ip, #536	; 0x218
    f88c:	movt	ip, #2
    f890:	str	ip, [sp, #68]	; 0x44
    f894:	movw	ip, #4328	; 0x10e8
    f898:	movt	ip, #3
    f89c:	str	ip, [sp, #80]	; 0x50
    f8a0:	movw	ip, #532	; 0x214
    f8a4:	movt	ip, #2
    f8a8:	str	ip, [sp, #40]	; 0x28
    f8ac:	movw	ip, #16360	; 0x3fe8
    f8b0:	movt	ip, #3
    f8b4:	str	ip, [sp, #84]	; 0x54
    f8b8:	movw	ip, #16556	; 0x40ac
    f8bc:	movt	ip, #3
    f8c0:	str	ip, [sp, #52]	; 0x34
    f8c4:	movw	ip, #16420	; 0x4024
    f8c8:	movt	ip, #3
    f8cc:	str	ip, [sp, #76]	; 0x4c
    f8d0:	movw	ip, #16492	; 0x406c
    f8d4:	movt	ip, #3
    f8d8:	str	ip, [sp, #56]	; 0x38
    f8dc:	mov	r4, #0
    f8e0:	mov	r5, #0
    f8e4:	mov	r7, #0
    f8e8:	str	r7, [r6, #4]
    f8ec:	bl	e0bc <pclose@plt+0x4ba0>
    f8f0:	ldr	r3, [r8]
    f8f4:	strd	r4, [r6, #16]
    f8f8:	cmp	r3, #0
    f8fc:	str	r7, [r6, #24]
    f900:	bne	fb88 <pclose@plt+0x666c>
    f904:	bl	aee8 <pclose@plt+0x19cc>
    f908:	bl	de7c <pclose@plt+0x4960>
    f90c:	ldr	r3, [r6, #44]	; 0x2c
    f910:	cmp	r3, #0
    f914:	beq	10738 <pclose@plt+0x721c>
    f918:	ldr	r2, [r8]
    f91c:	movw	r3, #16680	; 0x4128
    f920:	movt	r3, #3
    f924:	cmp	r2, #0
    f928:	bne	f8e8 <pclose@plt+0x63cc>
    f92c:	cmp	r9, #101	; 0x65
    f930:	beq	107c4 <pclose@plt+0x72a8>
    f934:	cmp	r2, #0
    f938:	bne	f8dc <pclose@plt+0x63c0>
    f93c:	cmp	r9, #101	; 0x65
    f940:	beq	f99c <pclose@plt+0x6480>
    f944:	cmp	r9, #22
    f948:	bne	f9e4 <pclose@plt+0x64c8>
    f94c:	ldr	r3, [r6, #4]
    f950:	cmp	r3, #22
    f954:	beq	f97c <pclose@plt+0x6460>
    f958:	bl	de7c <pclose@plt+0x4960>
    f95c:	mov	r0, r9
    f960:	movw	r1, #1500	; 0x5dc
    f964:	mov	r2, #0
    f968:	movt	r1, #2
    f96c:	mov	r3, #1
    f970:	bl	f0c8 <pclose@plt+0x5bac>
    f974:	mov	r0, sl
    f978:	bl	e0fc <pclose@plt+0x4be0>
    f97c:	bl	f68c <pclose@plt+0x6170>
    f980:	mov	sl, r0
    f984:	ldr	r2, [r8]
    f988:	mov	r9, #101	; 0x65
    f98c:	cmp	r2, #0
    f990:	bne	f8dc <pclose@plt+0x63c0>
    f994:	cmp	r9, #101	; 0x65
    f998:	bne	f944 <pclose@plt+0x6428>
    f99c:	ldr	r3, [r6, #4]
    f9a0:	cmp	r3, #0
    f9a4:	bne	1084c <pclose@plt+0x7330>
    f9a8:	add	r0, sp, #112	; 0x70
    f9ac:	mov	r3, #0
    f9b0:	strb	sl, [sp, #112]	; 0x70
    f9b4:	strb	r3, [sp, #113]	; 0x71
    f9b8:	add	r1, sp, #88	; 0x58
    f9bc:	mov	r3, #0
    f9c0:	str	r3, [sp, #88]	; 0x58
    f9c4:	bl	11784 <pclose@plt+0x8268>
    f9c8:	mov	r9, r0
    f9cc:	ldr	r0, [sp, #88]	; 0x58
    f9d0:	cmp	r0, #0
    f9d4:	beq	f944 <pclose@plt+0x6428>
    f9d8:	bl	f768 <pclose@plt+0x624c>
    f9dc:	cmp	r9, #22
    f9e0:	beq	f94c <pclose@plt+0x6430>
    f9e4:	bl	de7c <pclose@plt+0x4960>
    f9e8:	sub	r3, r9, #2
    f9ec:	cmp	r3, #99	; 0x63
    f9f0:	ldrls	pc, [pc, r3, lsl #2]
    f9f4:	b	1072c <pclose@plt+0x7210>
    f9f8:	andeq	pc, r0, r8, lsl pc	; <UNPREDICTABLE>
    f9fc:	andeq	r0, r1, ip, ror #13
    fa00:	andeq	pc, r0, ip, asr pc	; <UNPREDICTABLE>
    fa04:	andeq	pc, r0, r8, ror lr	; <UNPREDICTABLE>
    fa08:	andeq	pc, r0, ip, asr #31
    fa0c:	andeq	pc, r0, r0, asr #29
    fa10:	andeq	r0, r1, ip, lsr #14
    fa14:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    fa18:			; <UNDEFINED> instruction: 0x0000fdb4
    fa1c:	andeq	pc, r0, r4, lsr #23
    fa20:	andeq	pc, r0, r4, lsr #28
    fa24:	andeq	r0, r1, ip, lsl #14
    fa28:	ldrdeq	pc, [r0], -r8
    fa2c:	andeq	pc, r0, r8, ror #31
    fa30:	muleq	r0, r8, lr
    fa34:	ldrdeq	pc, [r0], -ip
    fa38:	andeq	pc, r0, ip, lsr sp	; <UNPREDICTABLE>
    fa3c:	andeq	pc, r0, r0, lsl #26
    fa40:	ldrdeq	pc, [r0], -r0
    fa44:	andeq	pc, r0, r8, ror ip	; <UNPREDICTABLE>
    fa48:	andeq	r0, r1, ip, lsr #14
    fa4c:	andeq	pc, r0, r4, lsl ip	; <UNPREDICTABLE>
    fa50:	ldrdeq	pc, [r0], -r4
    fa54:			; <UNDEFINED> instruction: 0x0000fbbc
    fa58:	andeq	r0, r1, r4, lsl #8
    fa5c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    fa60:	muleq	r1, r8, r3
    fa64:	andeq	r0, r1, r4, asr #6
    fa68:	andeq	r0, r1, r4, lsr r6
    fa6c:	andeq	r0, r1, r4, ror r4
    fa70:	andeq	r0, r1, r0, ror #11
    fa74:	strheq	r0, [r1], -r4
    fa78:	andeq	r0, r1, r4, lsr #11
    fa7c:	andeq	r0, r1, r0, lsl #11
    fa80:	andeq	r0, r1, r0, lsl #11
    fa84:			; <UNDEFINED> instruction: 0x000101b8
    fa88:	andeq	r0, r1, r4, lsl #3
    fa8c:	andeq	r0, r1, ip, lsl r5
    fa90:	andeq	r0, r1, r4, ror #9
    fa94:	andeq	r0, r1, r8, lsr #10
    fa98:	andeq	r0, r1, r4, lsr r0
    fa9c:	andeq	r0, r1, r8, ror r6
    faa0:	strdeq	r0, [r1], -r4
    faa4:			; <UNDEFINED> instruction: 0x000102b4
    faa8:	andeq	r0, r1, r0, asr r2
    faac:	andeq	r0, r1, r4, asr #9
    fab0:	andeq	r0, r1, ip, lsr #14
    fab4:	andeq	r0, r1, ip, lsr #14
    fab8:	andeq	r0, r1, ip, lsr #9
    fabc:	andeq	r0, r1, r0, lsr #13
    fac0:	andeq	r0, r1, r4, ror r0
    fac4:	andeq	r0, r1, r4, asr r1
    fac8:	andeq	r0, r1, r0, lsl #2
    facc:	andeq	r0, r1, r0, lsr #9
    fad0:	andeq	r0, r1, r8, lsl r0
    fad4:	andeq	r0, r1, ip, lsr #14
    fad8:	andeq	r0, r1, ip, lsr #14
    fadc:	andeq	r0, r1, ip, lsr #14
    fae0:	andeq	r0, r1, ip, lsr #14
    fae4:	andeq	r0, r1, ip, lsr #14
    fae8:	andeq	r0, r1, ip, lsr #14
    faec:	andeq	r0, r1, ip, lsr #14
    faf0:	andeq	r0, r1, ip, lsr #14
    faf4:	andeq	r0, r1, ip, lsr #14
    faf8:	andeq	r0, r1, ip, lsr #14
    fafc:	andeq	r0, r1, ip, lsr #14
    fb00:	andeq	r0, r1, ip, lsr #14
    fb04:	andeq	r0, r1, ip, lsr #14
    fb08:	andeq	r0, r1, ip, lsr #14
    fb0c:	andeq	r0, r1, ip, lsr #14
    fb10:	andeq	r0, r1, ip, lsr #14
    fb14:	andeq	r0, r1, ip, lsr #14
    fb18:	andeq	r0, r1, ip, lsr #14
    fb1c:	andeq	r0, r1, ip, lsr #14
    fb20:	andeq	r0, r1, ip, lsr #14
    fb24:	andeq	r0, r1, ip, lsr #14
    fb28:	andeq	r0, r1, ip, lsr #14
    fb2c:	andeq	r0, r1, ip, lsr #14
    fb30:	andeq	r0, r1, ip, lsr #14
    fb34:	andeq	r0, r1, ip, lsr #14
    fb38:	andeq	r0, r1, ip, lsr #14
    fb3c:	andeq	r0, r1, ip, lsr #14
    fb40:	andeq	r0, r1, ip, lsr #14
    fb44:	andeq	r0, r1, ip, lsr #14
    fb48:	andeq	r0, r1, ip, lsr #14
    fb4c:	andeq	r0, r1, ip, lsr #14
    fb50:	andeq	r0, r1, ip, lsr #14
    fb54:	andeq	r0, r1, ip, lsr #14
    fb58:	andeq	r0, r1, ip, lsr #14
    fb5c:	andeq	r0, r1, ip, lsr #14
    fb60:	andeq	r0, r1, ip, lsr #14
    fb64:	andeq	r0, r1, ip, lsr #14
    fb68:	andeq	r0, r1, ip, lsr #14
    fb6c:	andeq	r0, r1, ip, lsr #14
    fb70:	andeq	r0, r1, ip, lsr #14
    fb74:	andeq	r0, r1, ip, lsr #14
    fb78:	andeq	r0, r1, ip, lsr #14
    fb7c:	andeq	r0, r1, ip, lsr #14
    fb80:	andeq	r0, r1, ip, lsr #14
    fb84:	ldrdeq	pc, [r0], -ip
    fb88:	bl	1d7e4 <error@@Base+0x2fe0>
    fb8c:	ldr	r3, [fp]
    fb90:	cmp	r3, #0
    fb94:	beq	f904 <pclose@plt+0x63e8>
    fb98:	mvn	r0, #0
    fb9c:	bl	9bc8 <pclose@plt+0x6ac>
    fba0:	b	f904 <pclose@plt+0x63e8>
    fba4:	bl	c360 <pclose@plt+0x2e44>
    fba8:	tst	r0, #1
    fbac:	beq	fbbc <pclose@plt+0x66a0>
    fbb0:	bl	c00c <pclose@plt+0x2af0>
    fbb4:	bl	171e4 <pclose@plt+0xdcc8>
    fbb8:	bl	1c688 <error@@Base+0x1e84>
    fbbc:	bl	1c464 <error@@Base+0x1c60>
    fbc0:	mov	r9, #101	; 0x65
    fbc4:	bl	b104 <pclose@plt+0x1be8>
    fbc8:	bl	1a2d0 <pclose@plt+0x10db4>
    fbcc:	bl	1534c <pclose@plt+0xbe30>
    fbd0:	b	f8dc <pclose@plt+0x63c0>
    fbd4:	ldr	ip, [sp, #48]	; 0x30
    fbd8:	ldr	r3, [ip]
    fbdc:	cmp	r3, #0
    fbe0:	beq	fbf0 <pclose@plt+0x66d4>
    fbe4:	bl	c360 <pclose@plt+0x2e44>
    fbe8:	tst	r0, #8
    fbec:	bne	10e38 <pclose@plt+0x791c>
    fbf0:	ldr	r3, [sp, #88]	; 0x58
    fbf4:	cmp	r3, #0
    fbf8:	beq	fc04 <pclose@plt+0x66e8>
    fbfc:	ldrb	r0, [r3]
    fc00:	bl	9bc8 <pclose@plt+0x6ac>
    fc04:	mov	r0, #0
    fc08:	mov	r9, #101	; 0x65
    fc0c:	bl	9bc8 <pclose@plt+0x6ac>
    fc10:	b	f8dc <pclose@plt+0x63c0>
    fc14:	bl	1e604 <error@@Base+0x3e00>
    fc18:	cmp	r0, #0
    fc1c:	bne	10cb8 <pclose@plt+0x779c>
    fc20:	ldrd	r0, [r6, #16]
    fc24:	cmp	r0, #1
    fc28:	sbcs	r2, r1, #0
    fc2c:	blt	10ea8 <pclose@plt+0x798c>
    fc30:	bl	12894 <pclose@plt+0x9378>
    fc34:	cmp	r0, #0
    fc38:	beq	fcf8 <pclose@plt+0x67dc>
    fc3c:	ldrd	r2, [r6, #16]
    fc40:	movw	ip, #14888	; 0x3a28
    fc44:	movw	r0, #1040	; 0x410
    fc48:	movt	ip, #2
    fc4c:	cmp	r2, #2
    fc50:	sbcs	lr, r3, #0
    fc54:	movt	r0, #2
    fc58:	movw	r3, #816	; 0x330
    fc5c:	movt	r3, #2
    fc60:	add	r1, sp, #96	; 0x60
    fc64:	movlt	r3, ip
    fc68:	mov	r9, #101	; 0x65
    fc6c:	str	r3, [sp, #96]	; 0x60
    fc70:	bl	1a804 <error@@Base>
    fc74:	b	f8dc <pclose@plt+0x63c0>
    fc78:	ldrd	r2, [r6, #16]
    fc7c:	cmp	r2, #0
    fc80:	sbcs	r1, r3, #0
    fc84:	blt	10dc8 <pclose@plt+0x78ac>
    fc88:	cmp	r2, #101	; 0x65
    fc8c:	sbcs	lr, r3, #0
    fc90:	blt	fcb0 <pclose@plt+0x6794>
    fc94:	movw	r0, #4248	; 0x1098
    fc98:	movt	r0, #3
    fc9c:	mov	r3, #0
    fca0:	mov	r2, #100	; 0x64
    fca4:	strd	r2, [r0, #16]
    fca8:	mov	r3, #0
    fcac:	str	r3, [r0, #56]	; 0x38
    fcb0:	bl	1c464 <error@@Base+0x1c60>
    fcb4:	mov	r9, #101	; 0x65
    fcb8:	bl	b104 <pclose@plt+0x1be8>
    fcbc:	bl	1a2d0 <pclose@plt+0x10db4>
    fcc0:	ldr	r0, [r6, #16]
    fcc4:	ldr	r1, [r6, #56]	; 0x38
    fcc8:	bl	154b4 <pclose@plt+0xbf98>
    fccc:	b	f8dc <pclose@plt+0x63c0>
    fcd0:	bl	1e604 <error@@Base+0x3e00>
    fcd4:	cmp	r0, #0
    fcd8:	bne	10ca0 <pclose@plt+0x7784>
    fcdc:	ldrd	r0, [r6, #16]
    fce0:	cmp	r0, #1
    fce4:	sbcs	lr, r1, #0
    fce8:	blt	10e8c <pclose@plt+0x7970>
    fcec:	bl	1285c <pclose@plt+0x9340>
    fcf0:	cmp	r0, #0
    fcf4:	bne	10e58 <pclose@plt+0x793c>
    fcf8:	mov	r9, #101	; 0x65
    fcfc:	b	f8dc <pclose@plt+0x63c0>
    fd00:	bl	c360 <pclose@plt+0x2e44>
    fd04:	ands	r4, r0, #8
    fd08:	bne	fcf8 <pclose@plt+0x67dc>
    fd0c:	bl	1c464 <error@@Base+0x1c60>
    fd10:	mov	r9, #101	; 0x65
    fd14:	bl	b104 <pclose@plt+0x1be8>
    fd18:	bl	1a2d0 <pclose@plt+0x10db4>
    fd1c:	ldr	ip, [sp, #20]
    fd20:	movw	r0, #63988	; 0xf9f4
    fd24:	movt	r0, #1
    fd28:	ldr	r3, [ip]
    fd2c:	str	r4, [ip]
    fd30:	str	r3, [r6, #60]	; 0x3c
    fd34:	bl	12774 <pclose@plt+0x9258>
    fd38:	b	f8dc <pclose@plt+0x63c0>
    fd3c:	mov	r2, #0
    fd40:	mov	r0, #18
    fd44:	mov	r3, r2
    fd48:	movw	r1, #1112	; 0x458
    fd4c:	movt	r1, #2
    fd50:	bl	f0c8 <pclose@plt+0x5bac>
    fd54:	bl	f68c <pclose@plt+0x6170>
    fd58:	ldr	ip, [sp, #32]
    fd5c:	ldr	r3, [ip]
    fd60:	cmp	r0, r3
    fd64:	mov	sl, r0
    fd68:	beq	fcf8 <pclose@plt+0x67dc>
    fd6c:	ldr	ip, [sp, #36]	; 0x24
    fd70:	ldr	r3, [ip]
    fd74:	cmp	r0, r3
    fd78:	beq	fcf8 <pclose@plt+0x67dc>
    fd7c:	ldr	ip, [sp, #44]	; 0x2c
    fd80:	ldr	r3, [ip]
    fd84:	cmp	r0, r3
    fd88:	beq	fcf8 <pclose@plt+0x67dc>
    fd8c:	cmp	r0, #13
    fd90:	cmpne	r0, #10
    fd94:	beq	fcf8 <pclose@plt+0x67dc>
    fd98:	bl	1c464 <error@@Base+0x1c60>
    fd9c:	mov	r9, #101	; 0x65
    fda0:	bl	b104 <pclose@plt+0x1be8>
    fda4:	bl	1a2d0 <pclose@plt+0x10db4>
    fda8:	mov	r0, sl
    fdac:	bl	180c8 <pclose@plt+0xebac>
    fdb0:	b	f8dc <pclose@plt+0x63c0>
    fdb4:	mov	r2, #0
    fdb8:	mov	r0, #10
    fdbc:	mov	r3, r2
    fdc0:	movw	r1, #764	; 0x2fc
    fdc4:	movt	r1, #2
    fdc8:	bl	f0c8 <pclose@plt+0x5bac>
    fdcc:	bl	f68c <pclose@plt+0x6170>
    fdd0:	mov	sl, r0
    fdd4:	b	f984 <pclose@plt+0x6468>
    fdd8:	ldrd	r2, [r6, #16]
    fddc:	cmp	r2, #1
    fde0:	sbcs	lr, r3, #0
    fde4:	ldrge	ip, [sp, #28]
    fde8:	strge	r2, [ip]
    fdec:	bl	1c464 <error@@Base+0x1c60>
    fdf0:	bl	b104 <pclose@plt+0x1be8>
    fdf4:	bl	1a2d0 <pclose@plt+0x10db4>
    fdf8:	ldr	ip, [sp, #16]
    fdfc:	ldr	r3, [ip]
    fe00:	cmp	r3, #2
    fe04:	beq	10ee4 <pclose@plt+0x79c8>
    fe08:	ldr	ip, [sp, #28]
    fe0c:	mov	r1, #0
    fe10:	mov	r2, r1
    fe14:	mov	r9, #101	; 0x65
    fe18:	ldr	r0, [ip]
    fe1c:	bl	141a0 <pclose@plt+0xac84>
    fe20:	b	f8dc <pclose@plt+0x63c0>
    fe24:	ldrd	r2, [r6, #16]
    fe28:	cmp	r2, #1
    fe2c:	sbcs	lr, r3, #0
    fe30:	movwlt	r0, #4248	; 0x1098
    fe34:	movtlt	r0, #3
    fe38:	movlt	r3, #0
    fe3c:	movlt	r2, #1
    fe40:	strdlt	r2, [r0, #16]
    fe44:	bl	1c464 <error@@Base+0x1c60>
    fe48:	bl	b104 <pclose@plt+0x1be8>
    fe4c:	bl	1a2d0 <pclose@plt+0x10db4>
    fe50:	ldr	ip, [sp, #16]
    fe54:	ldr	r3, [ip]
    fe58:	cmp	r3, #2
    fe5c:	beq	10d60 <pclose@plt+0x7844>
    fe60:	ldr	r0, [r6, #16]
    fe64:	mov	r1, #0
    fe68:	mov	r9, #101	; 0x65
    fe6c:	mov	r2, r1
    fe70:	bl	141a0 <pclose@plt+0xac84>
    fe74:	b	f8dc <pclose@plt+0x63c0>
    fe78:	ldrd	r2, [r6, #16]
    fe7c:	mov	r1, #2
    fe80:	str	r1, [r6]
    fe84:	cmp	r2, #1
    fe88:	sbcs	r1, r3, #0
    fe8c:	blt	10de8 <pclose@plt+0x78cc>
    fe90:	bl	eedc <pclose@plt+0x59c0>
    fe94:	b	f97c <pclose@plt+0x6460>
    fe98:	bl	1c464 <error@@Base+0x1c60>
    fe9c:	bl	b104 <pclose@plt+0x1be8>
    fea0:	bl	1a2d0 <pclose@plt+0x10db4>
    fea4:	ldrd	r0, [r6, #16]
    fea8:	cmp	r0, #1
    feac:	sbcs	r2, r1, #0
    feb0:	blt	10cec <pclose@plt+0x77d0>
    feb4:	mov	r9, #101	; 0x65
    feb8:	bl	1524c <pclose@plt+0xbd30>
    febc:	b	f8dc <pclose@plt+0x63c0>
    fec0:	mov	r3, #0
    fec4:	str	r3, [r6, #8]
    fec8:	str	r3, [r6, #12]
    fecc:	bl	f008 <pclose@plt+0x5aec>
    fed0:	bl	f68c <pclose@plt+0x6170>
    fed4:	mov	sl, r0
    fed8:	b	f984 <pclose@plt+0x6468>
    fedc:	ldrd	r2, [r6, #16]
    fee0:	mov	r9, #101	; 0x65
    fee4:	cmp	r2, #1
    fee8:	sbcs	lr, r3, #0
    feec:	movwlt	r0, #4248	; 0x1098
    fef0:	movtlt	r0, #3
    fef4:	movlt	r2, #1
    fef8:	movlt	r3, #0
    fefc:	strdlt	r2, [r0, #16]
    ff00:	bl	1c464 <error@@Base+0x1c60>
    ff04:	bl	b104 <pclose@plt+0x1be8>
    ff08:	bl	1a2d0 <pclose@plt+0x10db4>
    ff0c:	ldrd	r0, [r6, #16]
    ff10:	bl	1524c <pclose@plt+0xbd30>
    ff14:	b	f8dc <pclose@plt+0x63c0>
    ff18:	ldrd	r2, [r6, #16]
    ff1c:	mov	r9, #101	; 0x65
    ff20:	cmp	r2, #1
    ff24:	sbcs	ip, r3, #0
    ff28:	movwlt	lr, #4248	; 0x1098
    ff2c:	movtlt	lr, #3
    ff30:	movlt	r2, #1
    ff34:	movlt	r3, #0
    ff38:	strdlt	r2, [lr, #16]
    ff3c:	bl	1c464 <error@@Base+0x1c60>
    ff40:	bl	b104 <pclose@plt+0x1be8>
    ff44:	bl	1a2d0 <pclose@plt+0x10db4>
    ff48:	mov	r1, #0
    ff4c:	mov	r2, r1
    ff50:	ldr	r0, [r6, #16]
    ff54:	bl	142f8 <pclose@plt+0xaddc>
    ff58:	b	f8dc <pclose@plt+0x63c0>
    ff5c:	ldrd	r2, [r6, #16]
    ff60:	mov	r9, #101	; 0x65
    ff64:	cmp	r2, #1
    ff68:	sbcs	lr, r3, #0
    ff6c:	ldrge	ip, [sp, #28]
    ff70:	strge	r2, [ip]
    ff74:	bl	1c464 <error@@Base+0x1c60>
    ff78:	bl	b104 <pclose@plt+0x1be8>
    ff7c:	bl	1a2d0 <pclose@plt+0x10db4>
    ff80:	ldr	ip, [sp, #28]
    ff84:	mov	r1, #0
    ff88:	mov	r2, r1
    ff8c:	ldr	r0, [ip]
    ff90:	bl	142f8 <pclose@plt+0xaddc>
    ff94:	b	f8dc <pclose@plt+0x63c0>
    ff98:	ldr	ip, [sp, #24]
    ff9c:	ldr	r3, [ip]
    ffa0:	cmp	r3, #0
    ffa4:	bne	10bfc <pclose@plt+0x76e0>
    ffa8:	ldr	ip, [sp, #68]	; 0x44
    ffac:	mov	r0, #9
    ffb0:	movw	r1, #904	; 0x388
    ffb4:	movt	r1, #2
    ffb8:	ldr	r2, [ip]
    ffbc:	bl	f0c8 <pclose@plt+0x5bac>
    ffc0:	bl	f68c <pclose@plt+0x6170>
    ffc4:	mov	sl, r0
    ffc8:	b	f984 <pclose@plt+0x6468>
    ffcc:	movw	r1, #876	; 0x36c
    ffd0:	mov	r0, #6
    ffd4:	movt	r1, #2
    ffd8:	mov	r2, #0
    ffdc:	mov	r3, #1
    ffe0:	bl	f0c8 <pclose@plt+0x5bac>
    ffe4:	b	f984 <pclose@plt+0x6468>
    ffe8:	ldrd	r2, [r6, #16]
    ffec:	mov	r1, #1
    fff0:	str	r1, [r6]
    fff4:	cmp	r2, #1
    fff8:	sbcs	lr, r3, #0
    fffc:	bge	fe90 <pclose@plt+0x6974>
   10000:	movw	r0, #4248	; 0x1098
   10004:	movt	r0, #3
   10008:	mov	r2, #1
   1000c:	mov	r3, #0
   10010:	strd	r2, [r0, #16]
   10014:	b	fe90 <pclose@plt+0x6974>
   10018:	bl	c360 <pclose@plt+0x2e44>
   1001c:	tst	r0, #8
   10020:	bne	fcf8 <pclose@plt+0x67dc>
   10024:	mov	r0, #1
   10028:	bl	f538 <pclose@plt+0x601c>
   1002c:	mov	r9, r0
   10030:	b	f8dc <pclose@plt+0x63c0>
   10034:	ldrd	r2, [r6, #16]
   10038:	ldr	ip, [sp, #52]	; 0x34
   1003c:	cmp	r2, #1
   10040:	sbcs	lr, r3, #0
   10044:	strge	r2, [ip]
   10048:	blt	10cf8 <pclose@plt+0x77dc>
   1004c:	ldr	ip, [sp, #20]
   10050:	mov	r1, #1
   10054:	mov	r9, #101	; 0x65
   10058:	ldr	r3, [ip]
   1005c:	ldr	ip, [sp, #56]	; 0x38
   10060:	add	r3, r3, r2
   10064:	str	r1, [ip]
   10068:	ldr	ip, [sp, #20]
   1006c:	str	r3, [ip]
   10070:	b	f8dc <pclose@plt+0x63c0>
   10074:	bl	c360 <pclose@plt+0x2e44>
   10078:	tst	r0, #8
   1007c:	bne	fcf8 <pclose@plt+0x67dc>
   10080:	ldr	ip, [sp, #48]	; 0x30
   10084:	ldr	r4, [ip]
   10088:	mov	r0, r4
   1008c:	bl	1451c <pclose@plt+0xb000>
   10090:	cmp	r0, #0
   10094:	beq	1072c <pclose@plt+0x7210>
   10098:	bl	122d0 <pclose@plt+0x8db4>
   1009c:	mov	r9, #101	; 0x65
   100a0:	cmp	r0, #0
   100a4:	mov	r0, r4
   100a8:	beq	10f08 <pclose@plt+0x79ec>
   100ac:	bl	1290c <pclose@plt+0x93f0>
   100b0:	b	f8dc <pclose@plt+0x63c0>
   100b4:	ldrd	r2, [r6, #16]
   100b8:	cmp	r2, #1
   100bc:	sbcs	r0, r3, #0
   100c0:	blt	1071c <pclose@plt+0x7200>
   100c4:	ldr	ip, [sp, #64]	; 0x40
   100c8:	str	r2, [ip]
   100cc:	bl	1c464 <error@@Base+0x1c60>
   100d0:	bl	b104 <pclose@plt+0x1be8>
   100d4:	bl	1a2d0 <pclose@plt+0x10db4>
   100d8:	ldr	ip, [sp, #16]
   100dc:	ldr	r3, [ip]
   100e0:	cmp	r3, #0
   100e4:	bne	10c14 <pclose@plt+0x76f8>
   100e8:	ldr	r0, [r6, #16]
   100ec:	mov	r1, #0
   100f0:	mov	r2, #1
   100f4:	mov	r9, #101	; 0x65
   100f8:	bl	141a0 <pclose@plt+0xac84>
   100fc:	b	f8dc <pclose@plt+0x63c0>
   10100:	ldrd	r0, [r6, #16]
   10104:	cmp	r0, #1
   10108:	sbcs	lr, r1, #0
   1010c:	blt	10e00 <pclose@plt+0x78e4>
   10110:	bl	1e59c <error@@Base+0x3d98>
   10114:	subs	r1, r0, #0
   10118:	beq	10e24 <pclose@plt+0x7908>
   1011c:	bl	12774 <pclose@plt+0x9258>
   10120:	cmp	r0, #0
   10124:	bne	fcf8 <pclose@plt+0x67dc>
   10128:	bl	1e378 <error@@Base+0x3b74>
   1012c:	mvn	r2, #0
   10130:	mvn	r3, #0
   10134:	cmp	r1, r3
   10138:	cmpeq	r0, r2
   1013c:	beq	fcf8 <pclose@plt+0x67dc>
   10140:	ldr	ip, [sp, #60]	; 0x3c
   10144:	mov	r9, #101	; 0x65
   10148:	ldr	r2, [ip]
   1014c:	bl	14f2c <pclose@plt+0xba10>
   10150:	b	f8dc <pclose@plt+0x63c0>
   10154:	ldrd	r0, [r6, #16]
   10158:	cmp	r0, #1
   1015c:	sbcs	r2, r1, #0
   10160:	blt	10cd0 <pclose@plt+0x77b4>
   10164:	bl	1e534 <error@@Base+0x3d30>
   10168:	subs	r1, r0, #0
   1016c:	bne	1011c <pclose@plt+0x6c00>
   10170:	movw	r0, #1060	; 0x424
   10174:	movt	r0, #2
   10178:	mov	r9, #101	; 0x65
   1017c:	bl	1a804 <error@@Base>
   10180:	b	f8dc <pclose@plt+0x63c0>
   10184:	ldrd	r0, [r6, #16]
   10188:	cmp	r0, #1
   1018c:	sbcs	lr, r1, #0
   10190:	blt	10d44 <pclose@plt+0x7828>
   10194:	bl	128cc <pclose@plt+0x93b0>
   10198:	cmp	r0, #0
   1019c:	beq	fcf8 <pclose@plt+0x67dc>
   101a0:	movw	r0, #1088	; 0x440
   101a4:	mov	r1, #0
   101a8:	movt	r0, #2
   101ac:	mov	r9, #101	; 0x65
   101b0:	bl	1a804 <error@@Base>
   101b4:	b	f8dc <pclose@plt+0x63c0>
   101b8:	ldr	ip, [sp, #24]
   101bc:	ldr	r2, [ip]
   101c0:	cmp	r2, #0
   101c4:	bne	10bfc <pclose@plt+0x76e0>
   101c8:	mov	r3, r2
   101cc:	mov	r0, #37	; 0x25
   101d0:	movw	r1, #1124	; 0x464
   101d4:	movt	r1, #2
   101d8:	bl	f0c8 <pclose@plt+0x5bac>
   101dc:	bl	f68c <pclose@plt+0x6170>
   101e0:	ldr	ip, [sp, #32]
   101e4:	ldr	r3, [ip]
   101e8:	cmp	r0, r3
   101ec:	mov	sl, r0
   101f0:	beq	fcf8 <pclose@plt+0x67dc>
   101f4:	ldr	ip, [sp, #36]	; 0x24
   101f8:	ldr	r3, [ip]
   101fc:	cmp	r0, r3
   10200:	beq	fcf8 <pclose@plt+0x67dc>
   10204:	ldr	ip, [sp, #44]	; 0x2c
   10208:	ldr	r3, [ip]
   1020c:	cmp	r0, r3
   10210:	beq	fcf8 <pclose@plt+0x67dc>
   10214:	cmp	r0, #10
   10218:	cmpne	r0, #13
   1021c:	moveq	sl, #46	; 0x2e
   10220:	mov	r0, sl
   10224:	bl	17fc4 <pclose@plt+0xeaa8>
   10228:	subs	r3, r0, #0
   1022c:	bne	fcf8 <pclose@plt+0x67dc>
   10230:	ldr	ip, [sp, #40]	; 0x28
   10234:	movw	r1, #768	; 0x300
   10238:	mov	r0, #37	; 0x25
   1023c:	movt	r1, #2
   10240:	strb	sl, [r6, #36]	; 0x24
   10244:	ldr	r2, [ip]
   10248:	bl	f0c8 <pclose@plt+0x5bac>
   1024c:	b	f97c <pclose@plt+0x6460>
   10250:	ldr	r4, [r6]
   10254:	ldrd	r2, [r6, #16]
   10258:	bic	r1, r4, #3
   1025c:	tst	r4, #1
   10260:	orrne	r1, r1, #2
   10264:	orreq	r1, r1, #1
   10268:	cmp	r2, #1
   1026c:	sbcs	ip, r3, #0
   10270:	orr	r1, r1, #512	; 0x200
   10274:	str	r1, [r6]
   10278:	movwlt	lr, #4248	; 0x1098
   1027c:	movtlt	lr, #3
   10280:	movlt	r2, #1
   10284:	movlt	r3, #0
   10288:	strdlt	r2, [lr, #16]
   1028c:	bl	eedc <pclose@plt+0x59c0>
   10290:	mov	r9, #101	; 0x65
   10294:	bl	1c464 <error@@Base+0x1c60>
   10298:	bl	b104 <pclose@plt+0x1be8>
   1029c:	bl	1a2d0 <pclose@plt+0x10db4>
   102a0:	mov	r0, #0
   102a4:	ldr	r1, [r6, #16]
   102a8:	bl	f104 <pclose@plt+0x5be8>
   102ac:	str	r4, [r6]
   102b0:	b	f8dc <pclose@plt+0x63c0>
   102b4:	ldr	r4, [r6]
   102b8:	ldrd	r2, [r6, #16]
   102bc:	bic	r1, r4, #3
   102c0:	tst	r4, #1
   102c4:	orrne	r1, r1, #2
   102c8:	orreq	r1, r1, #1
   102cc:	cmp	r2, #1
   102d0:	sbcs	r0, r3, #0
   102d4:	str	r1, [r6]
   102d8:	bge	1028c <pclose@plt+0x6d70>
   102dc:	movw	r1, #4248	; 0x1098
   102e0:	movt	r1, #3
   102e4:	mov	r2, #1
   102e8:	mov	r3, #0
   102ec:	strd	r2, [r1, #16]
   102f0:	b	1028c <pclose@plt+0x6d70>
   102f4:	ldrd	r2, [r6, #16]
   102f8:	ldr	r1, [r6]
   102fc:	cmp	r2, #1
   10300:	sbcs	ip, r3, #0
   10304:	orr	r3, r1, #512	; 0x200
   10308:	str	r3, [r6]
   1030c:	movwlt	lr, #4248	; 0x1098
   10310:	movtlt	lr, #3
   10314:	movlt	r2, #1
   10318:	movlt	r3, #0
   1031c:	strdlt	r2, [lr, #16]
   10320:	bl	eedc <pclose@plt+0x59c0>
   10324:	mov	r9, #101	; 0x65
   10328:	bl	1c464 <error@@Base+0x1c60>
   1032c:	bl	b104 <pclose@plt+0x1be8>
   10330:	bl	1a2d0 <pclose@plt+0x10db4>
   10334:	mov	r0, #0
   10338:	ldr	r1, [r6, #16]
   1033c:	bl	f104 <pclose@plt+0x5be8>
   10340:	b	f8dc <pclose@plt+0x63c0>
   10344:	ldrd	r2, [r6, #16]
   10348:	cmp	r2, #1
   1034c:	sbcs	r0, r3, #0
   10350:	movwlt	r1, #4248	; 0x1098
   10354:	movtlt	r1, #3
   10358:	movlt	r3, #0
   1035c:	movlt	r2, #1
   10360:	strdlt	r2, [r1, #16]
   10364:	bl	1c464 <error@@Base+0x1c60>
   10368:	bl	b104 <pclose@plt+0x1be8>
   1036c:	bl	1a2d0 <pclose@plt+0x10db4>
   10370:	ldr	ip, [sp, #16]
   10374:	ldr	r3, [ip]
   10378:	cmp	r3, #2
   1037c:	beq	10d94 <pclose@plt+0x7878>
   10380:	ldr	r0, [r6, #16]
   10384:	mov	r1, #1
   10388:	mov	r2, #0
   1038c:	mov	r9, #101	; 0x65
   10390:	bl	141a0 <pclose@plt+0xac84>
   10394:	b	f8dc <pclose@plt+0x63c0>
   10398:	bl	c360 <pclose@plt+0x2e44>
   1039c:	tst	r0, #8
   103a0:	bne	fcf8 <pclose@plt+0x67dc>
   103a4:	bl	1c464 <error@@Base+0x1c60>
   103a8:	mov	r9, #101	; 0x65
   103ac:	bl	b104 <pclose@plt+0x1be8>
   103b0:	bl	1a2d0 <pclose@plt+0x10db4>
   103b4:	bl	1bdf4 <error@@Base+0x15f0>
   103b8:	add	r1, sp, #96	; 0x60
   103bc:	str	r0, [sp, #96]	; 0x60
   103c0:	movw	r0, #18448	; 0x4810
   103c4:	movt	r0, #2
   103c8:	bl	1a804 <error@@Base>
   103cc:	b	f8dc <pclose@plt+0x63c0>
   103d0:	ldr	ip, [sp, #24]
   103d4:	ldr	r3, [ip]
   103d8:	cmp	r3, #0
   103dc:	bne	10bfc <pclose@plt+0x76e0>
   103e0:	ldr	ip, [sp, #40]	; 0x28
   103e4:	mov	r0, #27
   103e8:	movw	r1, #768	; 0x300
   103ec:	movt	r1, #2
   103f0:	ldr	r2, [ip]
   103f4:	bl	f0c8 <pclose@plt+0x5bac>
   103f8:	bl	f68c <pclose@plt+0x6170>
   103fc:	mov	sl, r0
   10400:	b	f984 <pclose@plt+0x6468>
   10404:	bl	c360 <pclose@plt+0x2e44>
   10408:	ands	r2, r0, #8
   1040c:	bne	fcf8 <pclose@plt+0x67dc>
   10410:	mov	r3, r2
   10414:	mov	r0, #26
   10418:	movw	r1, #1104	; 0x450
   1041c:	movt	r1, #2
   10420:	bl	f0c8 <pclose@plt+0x5bac>
   10424:	bl	f68c <pclose@plt+0x6170>
   10428:	ldr	ip, [sp, #32]
   1042c:	ldr	r3, [ip]
   10430:	cmp	r0, r3
   10434:	mov	sl, r0
   10438:	beq	fcf8 <pclose@plt+0x67dc>
   1043c:	ldr	ip, [sp, #36]	; 0x24
   10440:	ldr	r3, [ip]
   10444:	cmp	r0, r3
   10448:	beq	fcf8 <pclose@plt+0x67dc>
   1044c:	ldr	ip, [sp, #44]	; 0x2c
   10450:	ldr	r3, [ip]
   10454:	cmp	r0, r3
   10458:	beq	fcf8 <pclose@plt+0x67dc>
   1045c:	cmp	r0, #13
   10460:	cmpne	r0, #10
   10464:	beq	fcf8 <pclose@plt+0x67dc>
   10468:	bl	17fd8 <pclose@plt+0xeabc>
   1046c:	mov	r9, #101	; 0x65
   10470:	b	f8dc <pclose@plt+0x63c0>
   10474:	bl	1c464 <error@@Base+0x1c60>
   10478:	mov	r9, #101	; 0x65
   1047c:	bl	b104 <pclose@plt+0x1be8>
   10480:	bl	1a2d0 <pclose@plt+0x10db4>
   10484:	ldr	ip, [sp, #72]	; 0x48
   10488:	movw	r0, #808	; 0x328
   1048c:	add	r1, sp, #104	; 0x68
   10490:	movt	r0, #2
   10494:	str	ip, [sp, #104]	; 0x68
   10498:	bl	1a804 <error@@Base>
   1049c:	b	f8dc <pclose@plt+0x63c0>
   104a0:	movw	r3, #8193	; 0x2001
   104a4:	str	r3, [r6]
   104a8:	b	fe90 <pclose@plt+0x6974>
   104ac:	bl	c360 <pclose@plt+0x2e44>
   104b0:	ands	r0, r0, #8
   104b4:	bne	fcf8 <pclose@plt+0x67dc>
   104b8:	bl	f538 <pclose@plt+0x601c>
   104bc:	mov	r9, r0
   104c0:	b	f8dc <pclose@plt+0x63c0>
   104c4:	mov	r3, #1
   104c8:	str	r3, [r6, #8]
   104cc:	mov	r3, #0
   104d0:	str	r3, [r6, #12]
   104d4:	bl	f008 <pclose@plt+0x5aec>
   104d8:	bl	f68c <pclose@plt+0x6170>
   104dc:	mov	sl, r0
   104e0:	b	f984 <pclose@plt+0x6468>
   104e4:	ldrd	r2, [r6, #16]
   104e8:	cmp	r2, #1
   104ec:	sbcs	r0, r3, #0
   104f0:	blt	10ef0 <pclose@plt+0x79d4>
   104f4:	bl	1c464 <error@@Base+0x1c60>
   104f8:	bl	b104 <pclose@plt+0x1be8>
   104fc:	bl	1a2d0 <pclose@plt+0x10db4>
   10500:	ldr	ip, [sp, #16]
   10504:	ldr	r3, [ip]
   10508:	cmp	r3, #2
   1050c:	bne	10380 <pclose@plt+0x6e64>
   10510:	ldrd	r0, [r6, #48]	; 0x30
   10514:	bl	14e9c <pclose@plt+0xb980>
   10518:	b	10380 <pclose@plt+0x6e64>
   1051c:	bl	1c5d4 <error@@Base+0x1dd0>
   10520:	mov	r9, #101	; 0x65
   10524:	b	f8dc <pclose@plt+0x63c0>
   10528:	ldrd	r2, [r6, #16]
   1052c:	ldr	ip, [sp, #52]	; 0x34
   10530:	cmp	r2, #1
   10534:	sbcs	lr, r3, #0
   10538:	strge	r2, [ip]
   1053c:	blt	10d20 <pclose@plt+0x7804>
   10540:	ldr	lr, [sp, #20]
   10544:	mov	r9, #101	; 0x65
   10548:	ldr	ip, [lr]
   1054c:	asr	r1, ip, #31
   10550:	mov	r0, ip
   10554:	cmp	r0, r2
   10558:	sbcs	lr, r1, r3
   1055c:	mov	r3, #1
   10560:	strdlt	r0, [r6, #16]
   10564:	movlt	r2, ip
   10568:	rsb	r2, r2, ip
   1056c:	ldr	ip, [sp, #20]
   10570:	str	r2, [ip]
   10574:	ldr	ip, [sp, #56]	; 0x38
   10578:	str	r3, [ip]
   1057c:	b	f8dc <pclose@plt+0x63c0>
   10580:	mov	r2, #0
   10584:	mov	r0, r9
   10588:	mov	r3, r2
   1058c:	movw	r1, #1132	; 0x46c
   10590:	movt	r1, #2
   10594:	bl	f0c8 <pclose@plt+0x5bac>
   10598:	bl	f68c <pclose@plt+0x6170>
   1059c:	mov	sl, r0
   105a0:	b	f984 <pclose@plt+0x6468>
   105a4:	ldrd	r2, [r6, #16]
   105a8:	cmp	r2, #1
   105ac:	sbcs	lr, r3, #0
   105b0:	blt	106fc <pclose@plt+0x71e0>
   105b4:	ldr	ip, [sp, #64]	; 0x40
   105b8:	str	r2, [ip]
   105bc:	bl	1c464 <error@@Base+0x1c60>
   105c0:	mov	r9, #101	; 0x65
   105c4:	bl	b104 <pclose@plt+0x1be8>
   105c8:	bl	1a2d0 <pclose@plt+0x10db4>
   105cc:	ldr	r0, [r6, #16]
   105d0:	mov	r1, #0
   105d4:	mov	r2, #1
   105d8:	bl	142f8 <pclose@plt+0xaddc>
   105dc:	b	f8dc <pclose@plt+0x63c0>
   105e0:	ldr	ip, [sp, #24]
   105e4:	ldr	r3, [ip]
   105e8:	cmp	r3, #0
   105ec:	bne	10bfc <pclose@plt+0x76e0>
   105f0:	bl	c360 <pclose@plt+0x2e44>
   105f4:	tst	r0, #8
   105f8:	bne	fcf8 <pclose@plt+0x67dc>
   105fc:	ldr	ip, [sp, #48]	; 0x30
   10600:	ldr	r0, [ip]
   10604:	bl	14668 <pclose@plt+0xb14c>
   10608:	ldrb	r3, [r0]
   1060c:	cmp	r3, #45	; 0x2d
   10610:	bne	10f10 <pclose@plt+0x79f4>
   10614:	ldrb	r1, [r0, #1]
   10618:	cmp	r1, #0
   1061c:	bne	10f10 <pclose@plt+0x79f4>
   10620:	movw	r0, #916	; 0x394
   10624:	movt	r0, #2
   10628:	mov	r9, #101	; 0x65
   1062c:	bl	1a804 <error@@Base>
   10630:	b	f8dc <pclose@plt+0x63c0>
   10634:	ldrd	r2, [r6, #16]
   10638:	mov	r9, #101	; 0x65
   1063c:	cmp	r2, #1
   10640:	sbcs	ip, r3, #0
   10644:	movwlt	lr, #4248	; 0x1098
   10648:	movtlt	lr, #3
   1064c:	movlt	r2, #1
   10650:	movlt	r3, #0
   10654:	strdlt	r2, [lr, #16]
   10658:	bl	1c464 <error@@Base+0x1c60>
   1065c:	bl	b104 <pclose@plt+0x1be8>
   10660:	bl	1a2d0 <pclose@plt+0x10db4>
   10664:	ldr	r0, [r6, #16]
   10668:	mov	r1, #1
   1066c:	mov	r2, #0
   10670:	bl	142f8 <pclose@plt+0xaddc>
   10674:	b	f8dc <pclose@plt+0x63c0>
   10678:	ldrd	r2, [r6, #16]
   1067c:	cmp	r2, #1
   10680:	sbcs	lr, r3, #0
   10684:	bge	10320 <pclose@plt+0x6e04>
   10688:	movw	r0, #4248	; 0x1098
   1068c:	movt	r0, #3
   10690:	mov	r2, #1
   10694:	mov	r3, #0
   10698:	strd	r2, [r0, #16]
   1069c:	b	10320 <pclose@plt+0x6e04>
   106a0:	bl	1c464 <error@@Base+0x1c60>
   106a4:	mov	r9, #101	; 0x65
   106a8:	bl	b104 <pclose@plt+0x1be8>
   106ac:	bl	1a2d0 <pclose@plt+0x10db4>
   106b0:	ldrd	r2, [r6, #16]
   106b4:	cmp	r2, #0
   106b8:	sbcs	ip, r3, #0
   106bc:	ldr	ip, [sp, #60]	; 0x3c
   106c0:	movwlt	lr, #4248	; 0x1098
   106c4:	movlt	r0, #0
   106c8:	movge	r0, r2
   106cc:	movge	r1, r3
   106d0:	ldr	r2, [ip]
   106d4:	movtlt	lr, #3
   106d8:	movlt	r1, r0
   106dc:	strlt	r0, [lr, #16]
   106e0:	strlt	r1, [lr, #20]
   106e4:	bl	1543c <pclose@plt+0xbf20>
   106e8:	b	f8dc <pclose@plt+0x63c0>
   106ec:	ldrd	r2, [r6, #16]
   106f0:	cmp	r2, #1
   106f4:	sbcs	lr, r3, #0
   106f8:	bge	105bc <pclose@plt+0x70a0>
   106fc:	bl	19080 <pclose@plt+0xfb64>
   10700:	asr	r1, r0, #31
   10704:	strd	r0, [r6, #16]
   10708:	b	105bc <pclose@plt+0x70a0>
   1070c:	ldrd	r2, [r6, #16]
   10710:	cmp	r2, #1
   10714:	sbcs	ip, r3, #0
   10718:	bge	100cc <pclose@plt+0x6bb0>
   1071c:	bl	19080 <pclose@plt+0xfb64>
   10720:	asr	r1, r0, #31
   10724:	strd	r0, [r6, #16]
   10728:	b	100cc <pclose@plt+0x6bb0>
   1072c:	bl	af4c <pclose@plt+0x1a30>
   10730:	mov	r9, #101	; 0x65
   10734:	b	f8dc <pclose@plt+0x63c0>
   10738:	bl	f48c <pclose@plt+0x5f70>
   1073c:	mvn	r0, #1
   10740:	bl	1acf0 <error@@Base+0x4ec>
   10744:	movw	lr, #4248	; 0x1098
   10748:	movt	lr, #3
   1074c:	strd	r0, [lr, #48]	; 0x30
   10750:	bl	19d34 <pclose@plt+0x10818>
   10754:	cmp	r0, #2
   10758:	beq	10bc8 <pclose@plt+0x76ac>
   1075c:	ldr	ip, [sp, #12]
   10760:	ldr	r3, [ip]
   10764:	cmp	r3, #0
   10768:	bne	107f8 <pclose@plt+0x72dc>
   1076c:	ldr	ip, [sp, #8]
   10770:	ldr	r3, [ip]
   10774:	cmp	r3, #0
   10778:	beq	107f0 <pclose@plt+0x72d4>
   1077c:	bl	deb4 <pclose@plt+0x4998>
   10780:	ldr	ip, [sp, #8]
   10784:	str	r7, [ip]
   10788:	bl	1be30 <error@@Base+0x162c>
   1078c:	str	r0, [sp, #4]
   10790:	bl	1cdb0 <error@@Base+0x25ac>
   10794:	ldr	r3, [sp, #4]
   10798:	cmp	r0, #0
   1079c:	bne	107dc <pclose@plt+0x72c0>
   107a0:	cmp	r3, #0
   107a4:	beq	107b4 <pclose@plt+0x7298>
   107a8:	ldrb	r2, [r3]
   107ac:	cmp	r2, #0
   107b0:	bne	1082c <pclose@plt+0x7310>
   107b4:	mov	r0, #58	; 0x3a
   107b8:	bl	1a330 <pclose@plt+0x10e14>
   107bc:	bl	af90 <pclose@plt+0x1a74>
   107c0:	b	f918 <pclose@plt+0x63fc>
   107c4:	str	r3, [sp, #4]
   107c8:	bl	f68c <pclose@plt+0x6170>
   107cc:	ldr	r3, [sp, #4]
   107d0:	ldr	r2, [r3]
   107d4:	mov	sl, r0
   107d8:	b	f934 <pclose@plt+0x6418>
   107dc:	movw	r0, #824	; 0x338
   107e0:	movt	r0, #2
   107e4:	bl	1a458 <pclose@plt+0x10f3c>
   107e8:	ldr	r3, [sp, #4]
   107ec:	b	107a0 <pclose@plt+0x7284>
   107f0:	bl	b104 <pclose@plt+0x1be8>
   107f4:	b	1077c <pclose@plt+0x7260>
   107f8:	bl	13c6c <pclose@plt+0xa750>
   107fc:	cmp	r0, #0
   10800:	beq	1076c <pclose@plt+0x7250>
   10804:	bl	c360 <pclose@plt+0x2e44>
   10808:	tst	r0, #8
   1080c:	bne	1076c <pclose@plt+0x7250>
   10810:	ldr	ip, [sp, #48]	; 0x30
   10814:	ldr	r0, [ip]
   10818:	bl	144dc <pclose@plt+0xafc0>
   1081c:	cmp	r0, #0
   10820:	bne	1076c <pclose@plt+0x7250>
   10824:	bl	9bc8 <pclose@plt+0x6ac>
   10828:	b	1076c <pclose@plt+0x7250>
   1082c:	mov	r0, #8
   10830:	str	r3, [sp, #4]
   10834:	bl	afac <pclose@plt+0x1a90>
   10838:	ldr	r3, [sp, #4]
   1083c:	mov	r0, r3
   10840:	bl	1a458 <pclose@plt+0x10f3c>
   10844:	bl	b060 <pclose@plt+0x1b44>
   10848:	b	107bc <pclose@plt+0x72a0>
   1084c:	sub	r3, r3, #5
   10850:	cmp	r3, #50	; 0x32
   10854:	ldrls	pc, [pc, r3, lsl #2]
   10858:	b	10a20 <pclose@plt+0x7504>
   1085c:	andeq	r0, r1, r0, ror #20
   10860:	andeq	r0, r1, r0, lsl sl
   10864:	andeq	r0, r1, r0, lsr #20
   10868:	andeq	r0, r1, r0, lsr #20
   1086c:	andeq	r0, r1, r0, lsr #20
   10870:	andeq	r0, r1, r0, lsr #20
   10874:	andeq	r0, r1, r0, lsr #20
   10878:	andeq	r0, r1, r0, lsr #20
   1087c:	andeq	r0, r1, r0, lsr #20
   10880:	andeq	r0, r1, r0, lsr #20
   10884:	andeq	r0, r1, r0, ror #20
   10888:	andeq	r0, r1, r0, lsr #20
   1088c:	andeq	r0, r1, r0, lsr #20
   10890:	andeq	r0, r1, r0, lsr #20
   10894:	andeq	r0, r1, r0, lsr #20
   10898:	andeq	r0, r1, r0, lsr #20
   1089c:	andeq	r0, r1, r0, lsr #20
   108a0:	andeq	r0, r1, r0, ror #18
   108a4:	andeq	r0, r1, r0, lsr #20
   108a8:	andeq	r0, r1, r0, lsr #20
   108ac:	andeq	r0, r1, r0, lsr #20
   108b0:	andeq	r0, r1, r0, lsr #20
   108b4:	andeq	r0, r1, r0, lsr #20
   108b8:	andeq	r0, r1, r0, lsr #20
   108bc:	andeq	r0, r1, r0, lsr #20
   108c0:	andeq	r0, r1, r0, lsr #20
   108c4:	andeq	r0, r1, r0, lsr #20
   108c8:	andeq	r0, r1, r0, lsr #20
   108cc:	andeq	r0, r1, r0, lsr #20
   108d0:	andeq	r0, r1, r0, lsr #20
   108d4:	andeq	r0, r1, r0, lsr #20
   108d8:	andeq	r0, r1, r0, lsr #20
   108dc:	andeq	r0, r1, r0, lsr #20
   108e0:	andeq	r0, r1, r0, lsr #20
   108e4:	andeq	r0, r1, r0, lsr #20
   108e8:	andeq	r0, r1, r0, lsr #20
   108ec:	andeq	r0, r1, r0, lsr #20
   108f0:	andeq	r0, r1, r0, lsr #20
   108f4:	andeq	r0, r1, r0, lsr #20
   108f8:	andeq	r0, r1, r0, lsr #20
   108fc:	andeq	r0, r1, r0, lsr #20
   10900:	andeq	r0, r1, r0, lsr #20
   10904:	andeq	r0, r1, r4, lsl #19
   10908:	andeq	r0, r1, r0, lsr #20
   1090c:	andeq	r0, r1, r0, lsr #20
   10910:	andeq	r0, r1, r0, lsr #20
   10914:	andeq	r0, r1, r0, lsr #20
   10918:	andeq	r0, r1, r0, lsr #20
   1091c:	andeq	r0, r1, r0, lsr #20
   10920:	andeq	r0, r1, r0, lsr #20
   10924:	andeq	r0, r1, r0, ror #20
   10928:	mov	r0, sl
   1092c:	mov	r1, #15
   10930:	bl	11c1c <pclose@plt+0x8700>
   10934:	cmp	r0, #100	; 0x64
   10938:	bne	10a20 <pclose@plt+0x7504>
   1093c:	ldr	r0, [pc, #2228]	; 111f8 <pclose@plt+0x7cdc>
   10940:	bl	eb18 <pclose@plt+0x55fc>
   10944:	mov	r3, #0
   10948:	str	r3, [r6, #4]
   1094c:	strd	r0, [r6, #16]
   10950:	bl	e0bc <pclose@plt+0x4ba0>
   10954:	ldr	r3, [r6, #4]
   10958:	cmp	r3, #0
   1095c:	beq	f9a8 <pclose@plt+0x648c>
   10960:	mov	r0, sl
   10964:	bl	e0fc <pclose@plt+0x4be0>
   10968:	cmp	r0, #1
   1096c:	beq	f8dc <pclose@plt+0x63c0>
   10970:	bl	e00c <pclose@plt+0x4af0>
   10974:	cmp	r0, #0
   10978:	beq	f8dc <pclose@plt+0x63c0>
   1097c:	bl	ebec <pclose@plt+0x56d0>
   10980:	b	f9b8 <pclose@plt+0x649c>
   10984:	ldr	r3, [r6, #24]
   10988:	cmp	r3, #0
   1098c:	beq	1100c <pclose@plt+0x7af0>
   10990:	ldr	r3, [r6, #12]
   10994:	cmp	r3, #0
   10998:	beq	10c20 <pclose@plt+0x7704>
   1099c:	cmp	sl, #13
   109a0:	cmpne	sl, #10
   109a4:	moveq	r3, #0
   109a8:	movne	r3, #1
   109ac:	bne	10f7c <pclose@plt+0x7a60>
   109b0:	movw	ip, #4248	; 0x1098
   109b4:	movt	ip, #3
   109b8:	ldr	r2, [ip, #24]
   109bc:	cmp	r2, #0
   109c0:	beq	11044 <pclose@plt+0x7b28>
   109c4:	movw	lr, #4248	; 0x1098
   109c8:	movt	lr, #3
   109cc:	str	r3, [lr, #12]
   109d0:	bl	de7c <pclose@plt+0x4960>
   109d4:	movw	r1, #4248	; 0x1098
   109d8:	movt	r1, #3
   109dc:	ldr	r0, [r1, #24]
   109e0:	ldr	r3, [r6, #8]
   109e4:	bic	r2, r3, #64	; 0x40
   109e8:	cmp	r2, #1
   109ec:	beq	10ec4 <pclose@plt+0x79a8>
   109f0:	sub	r1, sl, #97	; 0x61
   109f4:	movw	r2, #14888	; 0x3a28
   109f8:	cmp	r1, #25
   109fc:	movt	r2, #2
   10a00:	movhi	r1, #0
   10a04:	movls	r1, #1
   10a08:	bl	198bc <pclose@plt+0x103a0>
   10a0c:	b	f8dc <pclose@plt+0x63c0>
   10a10:	sub	r3, sl, #48	; 0x30
   10a14:	cmp	sl, #46	; 0x2e
   10a18:	cmpne	r3, #9
   10a1c:	bhi	10928 <pclose@plt+0x740c>
   10a20:	cmp	sl, #10
   10a24:	cmpne	sl, #13
   10a28:	beq	10a58 <pclose@plt+0x753c>
   10a2c:	mov	r0, sl
   10a30:	bl	e0fc <pclose@plt+0x4be0>
   10a34:	cmp	r0, #1
   10a38:	beq	f8dc <pclose@plt+0x63c0>
   10a3c:	ldr	r3, [r6, #4]
   10a40:	sub	r3, r3, #35	; 0x23
   10a44:	cmp	r3, #1
   10a48:	bhi	f97c <pclose@plt+0x6460>
   10a4c:	bl	e00c <pclose@plt+0x4af0>
   10a50:	cmp	r0, #1
   10a54:	ble	f97c <pclose@plt+0x6460>
   10a58:	bl	f1f4 <pclose@plt+0x5cd8>
   10a5c:	b	f8dc <pclose@plt+0x63c0>
   10a60:	bl	e00c <pclose@plt+0x4af0>
   10a64:	cmp	r0, #0
   10a68:	bgt	10a20 <pclose@plt+0x7504>
   10a6c:	sub	r3, sl, #5
   10a70:	cmp	r3, #59	; 0x3b
   10a74:	ldrls	pc, [pc, r3, lsl #2]
   10a78:	b	10a20 <pclose@plt+0x7504>
   10a7c:			; <UNDEFINED> instruction: 0x00010bb4
   10a80:	andeq	r0, r1, r0, lsr #23
   10a84:	andeq	r0, r1, r0, lsr #20
   10a88:	andeq	r0, r1, r0, lsr #20
   10a8c:	andeq	r0, r1, r0, lsr #20
   10a90:	andeq	r0, r1, r0, lsr #20
   10a94:	andeq	r0, r1, ip, lsl #23
   10a98:	andeq	r0, r1, r0, lsr #20
   10a9c:	andeq	r0, r1, r0, lsr #20
   10aa0:	andeq	r0, r1, r4, lsl #23
   10aa4:	andeq	r0, r1, r0, lsr #20
   10aa8:	andeq	r0, r1, r0, lsr #20
   10aac:	andeq	r0, r1, r0, lsr #20
   10ab0:	andeq	r0, r1, ip, ror #22
   10ab4:	andeq	r0, r1, r0, lsr #20
   10ab8:	andeq	r0, r1, r0, lsr #20
   10abc:	andeq	r0, r1, r0, lsr #20
   10ac0:	andeq	r0, r1, r0, lsr #20
   10ac4:	andeq	r0, r1, r0, lsr #20
   10ac8:	andeq	r0, r1, r0, lsr #20
   10acc:	andeq	r0, r1, r0, lsr #20
   10ad0:	andeq	r0, r1, r0, lsr #20
   10ad4:	andeq	r0, r1, r0, lsr #20
   10ad8:	andeq	r0, r1, r0, lsr #20
   10adc:	andeq	r0, r1, r0, lsr #20
   10ae0:	andeq	r0, r1, r0, lsr #20
   10ae4:	andeq	r0, r1, r0, lsr #20
   10ae8:	andeq	r0, r1, r0, lsr #20
   10aec:	andeq	r0, r1, r4, lsl #23
   10af0:	andeq	r0, r1, r0, lsr #20
   10af4:	andeq	r0, r1, r0, lsr #20
   10af8:	andeq	r0, r1, r0, lsr #20
   10afc:	andeq	r0, r1, r0, lsr #20
   10b00:	andeq	r0, r1, r0, lsr #20
   10b04:	andeq	r0, r1, r0, lsr #20
   10b08:	andeq	r0, r1, r0, lsr #20
   10b0c:	andeq	r0, r1, r0, lsr #20
   10b10:			; <UNDEFINED> instruction: 0x00010bb4
   10b14:	andeq	r0, r1, r0, lsr #20
   10b18:	andeq	r0, r1, r0, lsr #20
   10b1c:	andeq	r0, r1, r0, lsr #20
   10b20:	andeq	r0, r1, r0, lsr #20
   10b24:	andeq	r0, r1, r0, lsr #20
   10b28:	andeq	r0, r1, r0, lsr #20
   10b2c:	andeq	r0, r1, r0, lsr #20
   10b30:	andeq	r0, r1, r0, lsr #20
   10b34:	andeq	r0, r1, r0, lsr #20
   10b38:	andeq	r0, r1, r0, lsr #20
   10b3c:	andeq	r0, r1, r0, lsr #20
   10b40:	andeq	r0, r1, r0, lsr #20
   10b44:	andeq	r0, r1, r0, lsr #20
   10b48:	andeq	r0, r1, r0, lsr #20
   10b4c:	andeq	r0, r1, r0, lsr #20
   10b50:	andeq	r0, r1, r0, lsr #20
   10b54:	andeq	r0, r1, r0, lsr #20
   10b58:	andeq	r0, r1, r0, lsr #20
   10b5c:	andeq	r0, r1, r0, lsr #20
   10b60:	andeq	r0, r1, r0, lsr #20
   10b64:	andeq	r0, r1, r0, lsr #20
   10b68:	andeq	r0, r1, r0, lsr #23
   10b6c:	mov	r3, #4096	; 0x1000
   10b70:	ldr	r2, [r6]
   10b74:	eor	r3, r3, r2
   10b78:	str	r3, [r6]
   10b7c:	bl	eedc <pclose@plt+0x59c0>
   10b80:	b	f97c <pclose@plt+0x6460>
   10b84:	mov	r3, #256	; 0x100
   10b88:	b	10b70 <pclose@plt+0x7654>
   10b8c:	ldr	r3, [r6, #4]
   10b90:	cmp	r3, #55	; 0x37
   10b94:	movne	r3, #4
   10b98:	bne	10b70 <pclose@plt+0x7654>
   10b9c:	b	10a2c <pclose@plt+0x7510>
   10ba0:	ldr	r3, [r6, #4]
   10ba4:	cmp	r3, #55	; 0x37
   10ba8:	movne	r3, #1024	; 0x400
   10bac:	bne	10b70 <pclose@plt+0x7654>
   10bb0:	b	10a20 <pclose@plt+0x7504>
   10bb4:	ldr	r3, [r6, #4]
   10bb8:	cmp	r3, #55	; 0x37
   10bbc:	movne	r3, #512	; 0x200
   10bc0:	bne	10b70 <pclose@plt+0x7654>
   10bc4:	b	10a20 <pclose@plt+0x7504>
   10bc8:	bl	13bf8 <pclose@plt+0xa6dc>
   10bcc:	cmp	r0, #0
   10bd0:	beq	1075c <pclose@plt+0x7240>
   10bd4:	bl	c360 <pclose@plt+0x2e44>
   10bd8:	tst	r0, #8
   10bdc:	bne	1075c <pclose@plt+0x7240>
   10be0:	ldr	ip, [sp, #48]	; 0x30
   10be4:	ldr	r0, [ip]
   10be8:	bl	144dc <pclose@plt+0xafc0>
   10bec:	cmp	r0, #0
   10bf0:	bne	1075c <pclose@plt+0x7240>
   10bf4:	bl	9bc8 <pclose@plt+0x6ac>
   10bf8:	b	1075c <pclose@plt+0x7240>
   10bfc:	movw	r0, #880	; 0x370
   10c00:	mov	r1, #0
   10c04:	movt	r0, #2
   10c08:	mov	r9, #101	; 0x65
   10c0c:	bl	1a804 <error@@Base>
   10c10:	b	f8dc <pclose@plt+0x63c0>
   10c14:	ldrd	r0, [r6, #48]	; 0x30
   10c18:	bl	14e9c <pclose@plt+0xb980>
   10c1c:	b	100e8 <pclose@plt+0x6bcc>
   10c20:	ldr	ip, [sp, #32]
   10c24:	ldr	r3, [ip]
   10c28:	cmp	sl, r3
   10c2c:	beq	10a20 <pclose@plt+0x7504>
   10c30:	ldr	ip, [sp, #36]	; 0x24
   10c34:	ldr	r3, [ip]
   10c38:	cmp	sl, r3
   10c3c:	beq	10a20 <pclose@plt+0x7504>
   10c40:	ldr	ip, [sp, #44]	; 0x2c
   10c44:	ldr	r3, [ip]
   10c48:	cmp	sl, r3
   10c4c:	beq	10a20 <pclose@plt+0x7504>
   10c50:	movw	lr, #4248	; 0x1098
   10c54:	movt	lr, #3
   10c58:	ldr	r3, [lr, #24]
   10c5c:	cmp	r3, #0
   10c60:	bne	10a20 <pclose@plt+0x7504>
   10c64:	mov	r0, sl
   10c68:	bl	19df8 <pclose@plt+0x108dc>
   10c6c:	movw	lr, #4248	; 0x1098
   10c70:	movt	lr, #3
   10c74:	cmp	r0, #0
   10c78:	str	r0, [lr, #24]
   10c7c:	bne	109e0 <pclose@plt+0x74c4>
   10c80:	mov	r0, sl
   10c84:	bl	1923c <pclose@plt+0xfd20>
   10c88:	add	r1, sp, #104	; 0x68
   10c8c:	str	r0, [sp, #104]	; 0x68
   10c90:	movw	r0, #852	; 0x354
   10c94:	movt	r0, #2
   10c98:	bl	1a804 <error@@Base>
   10c9c:	b	f8dc <pclose@plt+0x63c0>
   10ca0:	movw	r0, #988	; 0x3dc
   10ca4:	mov	r1, #0
   10ca8:	movt	r0, #2
   10cac:	mov	r9, #101	; 0x65
   10cb0:	bl	1a804 <error@@Base>
   10cb4:	b	f8dc <pclose@plt+0x63c0>
   10cb8:	movw	r0, #1020	; 0x3fc
   10cbc:	mov	r1, #0
   10cc0:	movt	r0, #2
   10cc4:	mov	r9, #101	; 0x65
   10cc8:	bl	1a804 <error@@Base>
   10ccc:	b	f8dc <pclose@plt+0x63c0>
   10cd0:	movw	ip, #4248	; 0x1098
   10cd4:	movt	ip, #3
   10cd8:	mov	r2, #1
   10cdc:	mov	r3, #0
   10ce0:	mov	r0, #1
   10ce4:	strd	r2, [ip, #16]
   10ce8:	b	10164 <pclose@plt+0x6c48>
   10cec:	bl	15398 <pclose@plt+0xbe7c>
   10cf0:	mov	r9, #101	; 0x65
   10cf4:	b	f8dc <pclose@plt+0x63c0>
   10cf8:	ldr	r0, [ip]
   10cfc:	cmp	r0, #0
   10d00:	ldrle	ip, [sp, #76]	; 0x4c
   10d04:	ldrle	r0, [ip]
   10d08:	addle	r0, r0, r0, lsr #31
   10d0c:	asrle	r0, r0, #1
   10d10:	asr	r1, r0, #31
   10d14:	mov	r2, r0
   10d18:	strd	r0, [r6, #16]
   10d1c:	b	1004c <pclose@plt+0x6b30>
   10d20:	ldr	r2, [ip]
   10d24:	cmp	r2, #0
   10d28:	ldrle	ip, [sp, #76]	; 0x4c
   10d2c:	ldrle	r2, [ip]
   10d30:	addle	r2, r2, r2, lsr #31
   10d34:	asrle	r2, r2, #1
   10d38:	asr	r3, r2, #31
   10d3c:	strd	r2, [r6, #16]
   10d40:	b	10540 <pclose@plt+0x7024>
   10d44:	movw	r1, #4248	; 0x1098
   10d48:	movt	r1, #3
   10d4c:	mov	r2, #1
   10d50:	mov	r3, #0
   10d54:	mov	r0, #1
   10d58:	strd	r2, [r1, #16]
   10d5c:	b	10194 <pclose@plt+0x6c78>
   10d60:	ldrd	r2, [r6, #16]
   10d64:	cmp	r2, #2
   10d68:	sbcs	lr, r3, #0
   10d6c:	movlt	r0, r2
   10d70:	blt	fe64 <pclose@plt+0x6948>
   10d74:	movw	r2, #4248	; 0x1098
   10d78:	movt	r2, #3
   10d7c:	ldrd	r0, [r2, #48]	; 0x30
   10d80:	bl	14e9c <pclose@plt+0xb980>
   10d84:	movw	r3, #4248	; 0x1098
   10d88:	movt	r3, #3
   10d8c:	ldr	r0, [r3, #16]
   10d90:	b	fe64 <pclose@plt+0x6948>
   10d94:	ldrd	r2, [r6, #16]
   10d98:	cmp	r2, #2
   10d9c:	sbcs	lr, r3, #0
   10da0:	movlt	r0, r2
   10da4:	blt	10384 <pclose@plt+0x6e68>
   10da8:	movw	r2, #4248	; 0x1098
   10dac:	movt	r2, #3
   10db0:	ldrd	r0, [r2, #48]	; 0x30
   10db4:	bl	14e9c <pclose@plt+0xb980>
   10db8:	movw	r3, #4248	; 0x1098
   10dbc:	movt	r3, #3
   10dc0:	ldr	r0, [r3, #16]
   10dc4:	b	10384 <pclose@plt+0x6e68>
   10dc8:	movw	ip, #4248	; 0x1098
   10dcc:	movt	ip, #3
   10dd0:	mov	r3, #0
   10dd4:	mov	r2, #0
   10dd8:	strd	r2, [ip, #16]
   10ddc:	mov	r3, #0
   10de0:	str	r3, [ip, #56]	; 0x38
   10de4:	b	fcb0 <pclose@plt+0x6794>
   10de8:	movw	ip, #4248	; 0x1098
   10dec:	movt	ip, #3
   10df0:	mov	r2, #1
   10df4:	mov	r3, #0
   10df8:	strd	r2, [ip, #16]
   10dfc:	b	fe90 <pclose@plt+0x6974>
   10e00:	movw	r1, #4248	; 0x1098
   10e04:	movt	r1, #3
   10e08:	mov	r0, #1
   10e0c:	mov	r2, #1
   10e10:	mov	r3, #0
   10e14:	strd	r2, [r1, #16]
   10e18:	bl	1e59c <error@@Base+0x3d98>
   10e1c:	subs	r1, r0, #0
   10e20:	bne	1011c <pclose@plt+0x6c00>
   10e24:	movw	r0, #1072	; 0x430
   10e28:	movt	r0, #2
   10e2c:	mov	r9, #101	; 0x65
   10e30:	bl	1a804 <error@@Base>
   10e34:	b	f8dc <pclose@plt+0x63c0>
   10e38:	ldr	r3, [r6, #60]	; 0x3c
   10e3c:	mov	r0, #1
   10e40:	ldr	ip, [sp, #20]
   10e44:	str	r3, [ip]
   10e48:	bl	12894 <pclose@plt+0x9378>
   10e4c:	cmp	r0, #0
   10e50:	beq	fcf8 <pclose@plt+0x67dc>
   10e54:	b	fbf0 <pclose@plt+0x66d4>
   10e58:	bl	19d34 <pclose@plt+0x10818>
   10e5c:	cmp	r0, #0
   10e60:	bne	10fc4 <pclose@plt+0x7aa8>
   10e64:	ldrd	r2, [r6, #16]
   10e68:	movw	ip, #14888	; 0x3a28
   10e6c:	movw	r0, #1004	; 0x3ec
   10e70:	movt	ip, #2
   10e74:	cmp	r2, #2
   10e78:	sbcs	lr, r3, #0
   10e7c:	movt	r0, #2
   10e80:	movw	r3, #816	; 0x330
   10e84:	movt	r3, #2
   10e88:	b	fc60 <pclose@plt+0x6744>
   10e8c:	movw	r1, #4248	; 0x1098
   10e90:	movt	r1, #3
   10e94:	mov	r2, #1
   10e98:	mov	r3, #0
   10e9c:	mov	r0, #1
   10ea0:	strd	r2, [r1, #16]
   10ea4:	b	fcec <pclose@plt+0x67d0>
   10ea8:	movw	ip, #4248	; 0x1098
   10eac:	movt	ip, #3
   10eb0:	mov	r2, #1
   10eb4:	mov	r3, #0
   10eb8:	mov	r0, #1
   10ebc:	strd	r2, [ip, #16]
   10ec0:	b	fc30 <pclose@plt+0x6714>
   10ec4:	bl	19278 <pclose@plt+0xfd5c>
   10ec8:	cmp	r0, #0
   10ecc:	bne	10fe4 <pclose@plt+0x7ac8>
   10ed0:	movw	r0, #4248	; 0x1098
   10ed4:	movt	r0, #3
   10ed8:	ldr	r3, [r0, #8]
   10edc:	ldr	r0, [r0, #24]
   10ee0:	b	109f0 <pclose@plt+0x74d4>
   10ee4:	ldrd	r0, [r6, #48]	; 0x30
   10ee8:	bl	14e9c <pclose@plt+0xb980>
   10eec:	b	fe08 <pclose@plt+0x68ec>
   10ef0:	bl	19080 <pclose@plt+0xfb64>
   10ef4:	movw	r2, #4248	; 0x1098
   10ef8:	movt	r2, #3
   10efc:	asr	r1, r0, #31
   10f00:	strd	r0, [r2, #16]
   10f04:	b	104f4 <pclose@plt+0x6fd8>
   10f08:	bl	1441c <pclose@plt+0xaf00>
   10f0c:	b	f8dc <pclose@plt+0x63c0>
   10f10:	ldr	ip, [sp, #80]	; 0x50
   10f14:	ldr	r3, [ip]
   10f18:	cmp	r3, #0
   10f1c:	beq	10f30 <pclose@plt+0x7a14>
   10f20:	movw	r0, #944	; 0x3b0
   10f24:	mov	r1, #0
   10f28:	movt	r0, #2
   10f2c:	bl	1a804 <error@@Base>
   10f30:	ldr	ip, [sp, #40]	; 0x28
   10f34:	mov	r3, #0
   10f38:	mov	r0, #27
   10f3c:	movw	r1, #768	; 0x300
   10f40:	movt	r1, #2
   10f44:	mov	r9, #101	; 0x65
   10f48:	ldr	r2, [ip]
   10f4c:	bl	f0c8 <pclose@plt+0x5bac>
   10f50:	bl	f48c <pclose@plt+0x5f70>
   10f54:	bl	1c464 <error@@Base+0x1c60>
   10f58:	bl	b104 <pclose@plt+0x1be8>
   10f5c:	bl	1a2d0 <pclose@plt+0x10db4>
   10f60:	ldr	ip, [sp, #84]	; 0x54
   10f64:	mov	r1, #0
   10f68:	ldr	r0, [ip]
   10f6c:	bl	1bdc8 <error@@Base+0x15c4>
   10f70:	mov	r1, #0
   10f74:	bl	17960 <pclose@plt+0xe444>
   10f78:	b	f8dc <pclose@plt+0x63c0>
   10f7c:	movw	r0, #4248	; 0x1098
   10f80:	movt	r0, #3
   10f84:	ldr	r4, [r0, #24]
   10f88:	cmp	r4, #0
   10f8c:	beq	11060 <pclose@plt+0x7b44>
   10f90:	ldr	ip, [sp, #32]
   10f94:	ldr	r3, [ip]
   10f98:	cmp	sl, r3
   10f9c:	beq	f8dc <pclose@plt+0x63c0>
   10fa0:	ldr	ip, [sp, #36]	; 0x24
   10fa4:	ldr	r3, [ip]
   10fa8:	cmp	sl, r3
   10fac:	beq	f8dc <pclose@plt+0x63c0>
   10fb0:	ldr	ip, [sp, #44]	; 0x2c
   10fb4:	ldr	r3, [ip]
   10fb8:	cmp	sl, r3
   10fbc:	bne	f97c <pclose@plt+0x6460>
   10fc0:	b	f8dc <pclose@plt+0x63c0>
   10fc4:	bl	13bf8 <pclose@plt+0xa6dc>
   10fc8:	cmp	r0, #0
   10fcc:	beq	10e64 <pclose@plt+0x7948>
   10fd0:	bl	c360 <pclose@plt+0x2e44>
   10fd4:	ands	r0, r0, #8
   10fd8:	bne	10e64 <pclose@plt+0x7948>
   10fdc:	bl	9bc8 <pclose@plt+0x6ac>
   10fe0:	b	10e64 <pclose@plt+0x7948>
   10fe4:	movw	r1, #4248	; 0x1098
   10fe8:	movt	r1, #3
   10fec:	ldr	r0, [r1, #24]
   10ff0:	bl	19294 <pclose@plt+0xfd78>
   10ff4:	mov	r2, #0
   10ff8:	mov	r3, r2
   10ffc:	mov	r1, r0
   11000:	mov	r0, #47	; 0x2f
   11004:	bl	f0c8 <pclose@plt+0x5bac>
   11008:	b	f97c <pclose@plt+0x6460>
   1100c:	bl	e00c <pclose@plt+0x4af0>
   11010:	cmp	r0, #0
   11014:	bne	10990 <pclose@plt+0x7474>
   11018:	movw	lr, #4248	; 0x1098
   1101c:	movt	lr, #3
   11020:	ldr	r3, [lr, #8]
   11024:	bics	r2, r3, #64	; 0x40
   11028:	bne	11120 <pclose@plt+0x7c04>
   1102c:	cmp	sl, #95	; 0x5f
   11030:	bne	10990 <pclose@plt+0x7474>
   11034:	mov	r3, #1
   11038:	str	r3, [lr, #12]
   1103c:	bl	f008 <pclose@plt+0x5aec>
   11040:	b	f97c <pclose@plt+0x6460>
   11044:	bl	ebec <pclose@plt+0x56d0>
   11048:	add	r1, sp, #104	; 0x68
   1104c:	str	r0, [sp, #104]	; 0x68
   11050:	movw	r0, #828	; 0x33c
   11054:	movt	r0, #2
   11058:	bl	1a804 <error@@Base>
   1105c:	b	f8dc <pclose@plt+0x63c0>
   11060:	mov	r0, sl
   11064:	bl	e0fc <pclose@plt+0x4be0>
   11068:	cmp	r0, #1
   1106c:	beq	f8dc <pclose@plt+0x63c0>
   11070:	bl	ebec <pclose@plt+0x56d0>
   11074:	movw	lr, #4248	; 0x1098
   11078:	movt	lr, #3
   1107c:	add	r1, sp, #104	; 0x68
   11080:	mov	r2, r4
   11084:	str	r0, [sp, #92]	; 0x5c
   11088:	ldrb	r3, [r0]
   1108c:	add	r0, sp, #92	; 0x5c
   11090:	sub	r3, r3, #97	; 0x61
   11094:	cmp	r3, #25
   11098:	movhi	r3, #0
   1109c:	movls	r3, #1
   110a0:	str	r3, [lr, #28]
   110a4:	bl	19e58 <pclose@plt+0x1093c>
   110a8:	movw	r1, #4248	; 0x1098
   110ac:	movt	r1, #3
   110b0:	cmp	r0, #0
   110b4:	str	r0, [r1, #24]
   110b8:	beq	f97c <pclose@plt+0x6460>
   110bc:	bl	de7c <pclose@plt+0x4960>
   110c0:	bl	f008 <pclose@plt+0x5aec>
   110c4:	ldr	r3, [sp, #104]	; 0x68
   110c8:	str	r3, [sp, #92]	; 0x5c
   110cc:	ldrb	r3, [r3]
   110d0:	cmp	r3, #0
   110d4:	bne	110f4 <pclose@plt+0x7bd8>
   110d8:	b	f97c <pclose@plt+0x6460>
   110dc:	ldr	r3, [sp, #92]	; 0x5c
   110e0:	add	r2, r3, #1
   110e4:	str	r2, [sp, #92]	; 0x5c
   110e8:	ldrb	r3, [r3, #1]
   110ec:	cmp	r3, #0
   110f0:	beq	f97c <pclose@plt+0x6460>
   110f4:	ldr	r2, [r6, #28]
   110f8:	mov	r0, r3
   110fc:	sub	r3, r3, #97	; 0x61
   11100:	cmp	r2, #0
   11104:	bne	11110 <pclose@plt+0x7bf4>
   11108:	cmp	r3, #25
   1110c:	subls	r0, r0, #32
   11110:	bl	e0fc <pclose@plt+0x4be0>
   11114:	cmp	r0, #0
   11118:	beq	110dc <pclose@plt+0x7bc0>
   1111c:	b	f8dc <pclose@plt+0x63c0>
   11120:	sub	r1, sl, #16
   11124:	cmp	r1, #29
   11128:	ldrls	pc, [pc, r1, lsl #2]
   1112c:	b	10990 <pclose@plt+0x7474>
   11130:	andeq	r1, r1, r8, lsr #3
   11134:	muleq	r1, r0, r9
   11138:	muleq	r1, r0, r9
   1113c:	muleq	r1, r0, r9
   11140:	muleq	r1, r0, r9
   11144:	muleq	r1, r0, r9
   11148:	muleq	r1, r0, r9
   1114c:	muleq	r1, r0, r9
   11150:	muleq	r1, r0, r9
   11154:	muleq	r1, r0, r9
   11158:	muleq	r1, r0, r9
   1115c:	muleq	r1, r0, r9
   11160:	muleq	r1, r0, r9
   11164:	muleq	r1, r0, r9
   11168:	muleq	r1, r0, r9
   1116c:	muleq	r1, r0, r9
   11170:	muleq	r1, r0, r9
   11174:	andeq	r1, r1, r0, ror #3
   11178:	muleq	r1, r0, r9
   1117c:	muleq	r1, r0, r9
   11180:	muleq	r1, r0, r9
   11184:	muleq	r1, r0, r9
   11188:	muleq	r1, r0, r9
   1118c:	muleq	r1, r0, r9
   11190:	muleq	r1, r0, r9
   11194:	muleq	r1, r0, r9
   11198:	muleq	r1, r0, r9
   1119c:	andeq	r1, r1, r8, asr #3
   111a0:	muleq	r1, r0, r9
   111a4:			; <UNDEFINED> instruction: 0x000111b8
   111a8:	eor	r3, r3, #64	; 0x40
   111ac:	str	r3, [r6, #8]
   111b0:	bl	f008 <pclose@plt+0x5aec>
   111b4:	b	f97c <pclose@plt+0x6460>
   111b8:	mov	r3, #1
   111bc:	str	r3, [r6, #12]
   111c0:	bl	f008 <pclose@plt+0x5aec>
   111c4:	b	f97c <pclose@plt+0x6460>
   111c8:	cmp	r2, #2
   111cc:	movne	r2, #2
   111d0:	moveq	r2, #1
   111d4:	str	r2, [r6, #8]
   111d8:	bl	f008 <pclose@plt+0x5aec>
   111dc:	b	f97c <pclose@plt+0x6460>
   111e0:	cmp	r2, #3
   111e4:	movne	r2, #3
   111e8:	moveq	r2, #1
   111ec:	str	r2, [r6, #8]
   111f0:	bl	f008 <pclose@plt+0x5aec>
   111f4:	b	f97c <pclose@plt+0x6460>
   111f8:	ldrdeq	r1, [r3], -r0
   111fc:	movw	r3, #2052	; 0x804
   11200:	movt	r3, #3
   11204:	ldr	r3, [r3]
   11208:	cmp	r3, #0
   1120c:	lslne	r0, r0, #2
   11210:	add	r0, r0, #1
   11214:	bx	lr
   11218:	push	{r4, lr}
   1121c:	mov	r4, r0
   11220:	mov	r1, r4
   11224:	mov	r0, #4
   11228:	bl	9c40 <pclose@plt+0x724>
   1122c:	cmp	r4, #0
   11230:	pople	{r4, pc}
   11234:	add	r1, r0, r4, lsl #2
   11238:	mov	r3, r0
   1123c:	mvn	r2, #0
   11240:	str	r2, [r3], #4
   11244:	cmp	r3, r1
   11248:	bne	11240 <pclose@plt+0x7d24>
   1124c:	pop	{r4, pc}
   11250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11254:	movw	ip, #496	; 0x1f0
   11258:	sub	sp, sp, #44	; 0x2c
   1125c:	movt	ip, #3
   11260:	cmp	r3, #0
   11264:	mov	r4, r0
   11268:	str	r3, [sp, #20]
   1126c:	mov	fp, r1
   11270:	ldr	r3, [ip]
   11274:	mov	r9, r2
   11278:	str	ip, [sp, #16]
   1127c:	str	r3, [sp, #36]	; 0x24
   11280:	beq	11464 <pclose@plt+0x7f48>
   11284:	ldr	r3, [sp, #20]
   11288:	ldr	r5, [r3]
   1128c:	add	r5, r1, r5
   11290:	cmp	r5, fp
   11294:	str	fp, [sp, #32]
   11298:	str	r4, [sp, #28]
   1129c:	bls	11474 <pclose@plt+0x7f58>
   112a0:	ldr	ip, [sp, #80]	; 0x50
   112a4:	mov	r6, fp
   112a8:	str	fp, [sp, #12]
   112ac:	mov	r7, r4
   112b0:	and	r3, ip, #8
   112b4:	mov	r8, r4
   112b8:	and	sl, ip, #2
   112bc:	and	ip, ip, #1
   112c0:	mov	fp, r3
   112c4:	str	ip, [sp, #8]
   112c8:	mov	r1, #1
   112cc:	add	r0, sp, #32
   112d0:	mov	r2, r5
   112d4:	bl	d11c <pclose@plt+0x3c00>
   112d8:	cmp	sl, #0
   112dc:	mov	r1, r0
   112e0:	beq	11308 <pclose@plt+0x7dec>
   112e4:	ldr	r2, [sp, #28]
   112e8:	subs	r0, r0, #8
   112ec:	rsbs	r3, r0, #0
   112f0:	adcs	r3, r3, r0
   112f4:	cmp	r2, r4
   112f8:	movls	r3, #0
   112fc:	cmp	r3, #0
   11300:	movne	r7, r2
   11304:	bne	113b4 <pclose@plt+0x7e98>
   11308:	cmp	fp, #0
   1130c:	beq	113e0 <pclose@plt+0x7ec4>
   11310:	bic	r3, r1, #128	; 0x80
   11314:	cmp	r3, #27
   11318:	bne	113e0 <pclose@plt+0x7ec4>
   1131c:	ldr	r3, [sp, #32]
   11320:	add	r3, r3, #1
   11324:	str	r3, [sp, #32]
   11328:	b	11348 <pclose@plt+0x7e2c>
   1132c:	add	r2, r3, #1
   11330:	str	r2, [sp, #32]
   11334:	ldrb	r0, [r3]
   11338:	bl	15b48 <pclose@plt+0xc62c>
   1133c:	cmp	r0, #0
   11340:	beq	1144c <pclose@plt+0x7f30>
   11344:	ldr	r3, [sp, #32]
   11348:	cmp	r5, r3
   1134c:	bhi	1132c <pclose@plt+0x7e10>
   11350:	ldr	r3, [sp, #28]
   11354:	cmp	r8, r3
   11358:	movcc	r8, r3
   1135c:	ldr	r3, [sp, #80]	; 0x50
   11360:	tst	r3, #4
   11364:	beq	11370 <pclose@plt+0x7e54>
   11368:	cmp	r4, r8
   1136c:	bcc	11454 <pclose@plt+0x7f38>
   11370:	ldr	ip, [sp, #20]
   11374:	mov	r3, #0
   11378:	strb	r3, [r8]
   1137c:	cmp	ip, #0
   11380:	rsbne	r4, r4, r8
   11384:	strne	r4, [ip]
   11388:	ldr	ip, [sp, #16]
   1138c:	ldr	r2, [sp, #36]	; 0x24
   11390:	ldr	r3, [ip]
   11394:	cmp	r2, r3
   11398:	bne	1147c <pclose@plt+0x7f60>
   1139c:	add	sp, sp, #44	; 0x2c
   113a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   113a4:	and	r3, r3, #254	; 0xfe
   113a8:	cmp	r3, #254	; 0xfe
   113ac:	bne	11434 <pclose@plt+0x7f18>
   113b0:	sub	r2, r2, #1
   113b4:	sub	r7, r7, #1
   113b8:	str	r7, [sp, #28]
   113bc:	cmp	r4, r7
   113c0:	bcs	11434 <pclose@plt+0x7f18>
   113c4:	ldrb	r3, [r2, #-1]
   113c8:	tst	r3, #128	; 0x80
   113cc:	beq	11434 <pclose@plt+0x7f18>
   113d0:	and	r1, r3, #192	; 0xc0
   113d4:	cmp	r1, #192	; 0xc0
   113d8:	bne	113b0 <pclose@plt+0x7e94>
   113dc:	b	113a4 <pclose@plt+0x7e88>
   113e0:	ldr	r3, [sp, #8]
   113e4:	cmp	r3, #0
   113e8:	beq	11410 <pclose@plt+0x7ef4>
   113ec:	mov	r0, r1
   113f0:	str	r1, [sp, #4]
   113f4:	bl	9408 <iswupper@plt>
   113f8:	ldr	r1, [sp, #4]
   113fc:	cmp	r0, #0
   11400:	beq	11410 <pclose@plt+0x7ef4>
   11404:	mov	r0, r1
   11408:	bl	9240 <towlower@plt>
   1140c:	mov	r1, r0
   11410:	add	r0, sp, #28
   11414:	bl	cef4 <pclose@plt+0x39d8>
   11418:	cmp	r9, #0
   1141c:	beq	1144c <pclose@plt+0x7f30>
   11420:	rsb	r3, r4, r7
   11424:	ldr	r7, [sp, #28]
   11428:	ldr	ip, [sp, #12]
   1142c:	rsb	r6, ip, r6
   11430:	str	r6, [r9, r3, lsl #2]
   11434:	ldr	r6, [sp, #32]
   11438:	cmp	r8, r7
   1143c:	movcc	r8, r7
   11440:	cmp	r5, r6
   11444:	bhi	112c8 <pclose@plt+0x7dac>
   11448:	b	1135c <pclose@plt+0x7e40>
   1144c:	ldr	r7, [sp, #28]
   11450:	b	11434 <pclose@plt+0x7f18>
   11454:	ldrb	r3, [r8, #-1]
   11458:	cmp	r3, #13
   1145c:	subeq	r8, r8, #1
   11460:	b	11370 <pclose@plt+0x7e54>
   11464:	mov	r0, r1
   11468:	bl	93c0 <strlen@plt>
   1146c:	add	r5, fp, r0
   11470:	b	11290 <pclose@plt+0x7d74>
   11474:	mov	r8, r4
   11478:	b	11370 <pclose@plt+0x7e54>
   1147c:	bl	9294 <__stack_chk_fail@plt>
   11480:	push	{r4, r5, r6, r7, r8}
   11484:	subs	r7, r0, #0
   11488:	beq	11544 <pclose@plt+0x8028>
   1148c:	mov	r8, #0
   11490:	ldmib	r7, {r4, r6}
   11494:	str	r8, [r2]
   11498:	cmp	r4, r6
   1149c:	bcs	11538 <pclose@plt+0x801c>
   114a0:	mov	r3, r1
   114a4:	ldrb	ip, [r4]
   114a8:	ldrb	r5, [r3]
   114ac:	cmp	ip, r5
   114b0:	beq	11550 <pclose@plt+0x8034>
   114b4:	cmp	r5, #0
   114b8:	beq	115cc <pclose@plt+0x80b0>
   114bc:	cmp	ip, #0
   114c0:	bne	114d0 <pclose@plt+0x7fb4>
   114c4:	ldrb	r3, [r4, #1]
   114c8:	cmp	r3, #103	; 0x67
   114cc:	beq	11544 <pclose@plt+0x8028>
   114d0:	mov	r5, r4
   114d4:	cmp	ip, #0
   114d8:	add	r3, r5, #1
   114dc:	mov	r4, r3
   114e0:	beq	114fc <pclose@plt+0x7fe0>
   114e4:	ldrb	ip, [r5, #1]
   114e8:	mov	r5, r3
   114ec:	add	r3, r5, #1
   114f0:	cmp	ip, #0
   114f4:	mov	r4, r3
   114f8:	bne	114e4 <pclose@plt+0x7fc8>
   114fc:	ldrb	ip, [r3]
   11500:	cmp	ip, #127	; 0x7f
   11504:	bne	1151c <pclose@plt+0x8000>
   11508:	add	r3, r3, #1
   1150c:	mov	r4, r3
   11510:	ldrb	ip, [r3], #1
   11514:	cmp	ip, #127	; 0x7f
   11518:	beq	1150c <pclose@plt+0x7ff0>
   1151c:	tst	ip, #128	; 0x80
   11520:	bne	115b0 <pclose@plt+0x8094>
   11524:	sub	r3, r1, #1
   11528:	add	r4, r4, #1
   1152c:	add	r3, r3, #1
   11530:	cmp	r6, r4
   11534:	bhi	114a4 <pclose@plt+0x7f88>
   11538:	ldr	r7, [r7]
   1153c:	cmp	r7, #0
   11540:	bne	11490 <pclose@plt+0x7f74>
   11544:	mov	r0, #100	; 0x64
   11548:	pop	{r4, r5, r6, r7, r8}
   1154c:	bx	lr
   11550:	cmp	ip, #0
   11554:	bne	11528 <pclose@plt+0x800c>
   11558:	ldrb	r0, [r4, #1]
   1155c:	add	r3, r4, #1
   11560:	cmp	r0, #127	; 0x7f
   11564:	bne	11580 <pclose@plt+0x8064>
   11568:	add	r4, r4, #2
   1156c:	mov	r3, r4
   11570:	add	r4, r4, #1
   11574:	ldrb	r0, [r3]
   11578:	cmp	r0, #127	; 0x7f
   1157c:	beq	1156c <pclose@plt+0x8050>
   11580:	cmp	r0, #103	; 0x67
   11584:	beq	11544 <pclose@plt+0x8028>
   11588:	tst	r0, #128	; 0x80
   1158c:	bicne	r0, r0, #128	; 0x80
   11590:	addne	r3, r3, #1
   11594:	strne	r3, [r2]
   11598:	cmp	r0, #100	; 0x64
   1159c:	beq	11538 <pclose@plt+0x801c>
   115a0:	cmp	r0, #102	; 0x66
   115a4:	beq	11544 <pclose@plt+0x8028>
   115a8:	pop	{r4, r5, r6, r7, r8}
   115ac:	bx	lr
   115b0:	add	r3, r4, #1
   115b4:	mov	r4, r3
   115b8:	add	r3, r3, #1
   115bc:	ldrb	r0, [r4]
   115c0:	cmp	r0, #0
   115c4:	bne	115b4 <pclose@plt+0x8098>
   115c8:	b	11524 <pclose@plt+0x8008>
   115cc:	mov	r0, #22
   115d0:	pop	{r4, r5, r6, r7, r8}
   115d4:	bx	lr
   115d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115dc:	sub	sp, sp, #12
   115e0:	mov	r7, r2
   115e4:	str	r0, [sp, #4]
   115e8:	mov	r0, #1
   115ec:	str	r1, [sp]
   115f0:	mov	r1, #12
   115f4:	bl	91b0 <calloc@plt>
   115f8:	subs	r8, r0, #0
   115fc:	beq	1170c <pclose@plt+0x81f0>
   11600:	ldr	r3, [sp]
   11604:	movw	r6, #1144	; 0x478
   11608:	movt	r6, #2
   1160c:	mov	fp, #127	; 0x7f
   11610:	add	r7, r3, r7
   11614:	mov	r4, r3
   11618:	cmp	r4, r7
   1161c:	bcs	11690 <pclose@plt+0x8174>
   11620:	mov	r5, r4
   11624:	ldrb	r3, [r5]
   11628:	cmp	r3, #0
   1162c:	beq	11650 <pclose@plt+0x8134>
   11630:	cmp	r3, #11
   11634:	beq	116b8 <pclose@plt+0x819c>
   11638:	add	r5, r5, #1
   1163c:	strb	r3, [r4]
   11640:	add	r4, r4, #1
   11644:	ldrb	r3, [r5]
   11648:	cmp	r3, #0
   1164c:	bne	11630 <pclose@plt+0x8114>
   11650:	mov	r2, r4
   11654:	strb	r3, [r2], #1
   11658:	cmp	r5, r2
   1165c:	bcc	1166c <pclose@plt+0x8150>
   11660:	strb	fp, [r4, #1]!
   11664:	cmp	r4, r5
   11668:	bne	11660 <pclose@plt+0x8144>
   1166c:	ldrb	r3, [r5, #1]
   11670:	add	r4, r5, #2
   11674:	tst	r3, #128	; 0x80
   11678:	beq	11618 <pclose@plt+0x80fc>
   1167c:	ldrb	r3, [r4], #1
   11680:	cmp	r3, #0
   11684:	bne	1167c <pclose@plt+0x8160>
   11688:	cmp	r4, r7
   1168c:	bcc	11620 <pclose@plt+0x8104>
   11690:	ldr	r3, [sp]
   11694:	mov	r0, #0
   11698:	ldr	r2, [sp, #4]
   1169c:	str	r7, [r8, #8]
   116a0:	str	r3, [r8, #4]
   116a4:	ldr	r3, [r2]
   116a8:	str	r3, [r8]
   116ac:	str	r8, [r2]
   116b0:	add	sp, sp, #12
   116b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   116b8:	ldrb	r0, [r5, #1]
   116bc:	bl	a3d8 <pclose@plt+0xebc>
   116c0:	ldrb	sl, [r5, #2]
   116c4:	add	r5, r5, sl
   116c8:	subs	r9, r0, #0
   116cc:	beq	11700 <pclose@plt+0x81e4>
   116d0:	bl	93c0 <strlen@plt>
   116d4:	cmp	sl, r0
   116d8:	movlt	r9, r6
   116dc:	ldrb	r3, [r9]
   116e0:	cmp	r3, #0
   116e4:	beq	11624 <pclose@plt+0x8108>
   116e8:	mov	r2, r9
   116ec:	strb	r3, [r4], #1
   116f0:	ldrb	r3, [r2, #1]!
   116f4:	cmp	r3, #0
   116f8:	bne	116ec <pclose@plt+0x81d0>
   116fc:	b	11624 <pclose@plt+0x8108>
   11700:	movw	r9, #1144	; 0x478
   11704:	movt	r9, #2
   11708:	b	116dc <pclose@plt+0x81c0>
   1170c:	mvn	r0, #0
   11710:	b	116b0 <pclose@plt+0x8194>
   11714:	subs	r2, r1, #0
   11718:	push	{r3, lr}
   1171c:	popeq	{r3, pc}
   11720:	mov	r1, r0
   11724:	movw	r0, #4312	; 0x10d8
   11728:	movt	r0, #3
   1172c:	bl	115d8 <pclose@plt+0x80bc>
   11730:	cmp	r0, #0
   11734:	popge	{r3, pc}
   11738:	movw	r0, #1148	; 0x47c
   1173c:	mov	r1, #0
   11740:	movt	r0, #2
   11744:	pop	{r3, lr}
   11748:	b	1a804 <error@@Base>
   1174c:	subs	r2, r1, #0
   11750:	push	{r3, lr}
   11754:	popeq	{r3, pc}
   11758:	mov	r1, r0
   1175c:	ldr	r0, [pc, #28]	; 11780 <pclose@plt+0x8264>
   11760:	bl	115d8 <pclose@plt+0x80bc>
   11764:	cmp	r0, #0
   11768:	popge	{r3, pc}
   1176c:	movw	r0, #1180	; 0x49c
   11770:	mov	r1, #0
   11774:	movt	r0, #2
   11778:	pop	{r3, lr}
   1177c:	b	1a804 <error@@Base>
   11780:	ldrdeq	r1, [r3], -ip
   11784:	movw	r3, #4312	; 0x10d8
   11788:	movt	r3, #3
   1178c:	mov	r2, r1
   11790:	mov	r1, r0
   11794:	ldr	r0, [r3]
   11798:	b	11480 <pclose@plt+0x7f64>
   1179c:	movw	r3, #4312	; 0x10d8
   117a0:	movt	r3, #3
   117a4:	mov	r2, r1
   117a8:	mov	r1, r0
   117ac:	ldr	r0, [r3, #4]
   117b0:	b	11480 <pclose@plt+0x7f64>
   117b4:	push	{r4, r5, r6, lr}
   117b8:	movw	r4, #496	; 0x1f0
   117bc:	movt	r4, #3
   117c0:	sub	sp, sp, #8
   117c4:	movw	r5, #4312	; 0x10d8
   117c8:	movt	r5, #3
   117cc:	ldr	r3, [r4]
   117d0:	mov	r6, r0
   117d4:	mov	r2, sp
   117d8:	ldr	r0, [r5, #8]
   117dc:	mov	r1, r6
   117e0:	str	r3, [sp, #4]
   117e4:	bl	11480 <pclose@plt+0x7f64>
   117e8:	cmp	r0, #1
   117ec:	beq	1182c <pclose@plt+0x8310>
   117f0:	mov	r0, r6
   117f4:	bl	9354 <getenv@plt>
   117f8:	cmp	r0, #0
   117fc:	str	r0, [sp]
   11800:	beq	11810 <pclose@plt+0x82f4>
   11804:	ldrb	r3, [r0]
   11808:	cmp	r3, #0
   1180c:	bne	11830 <pclose@plt+0x8314>
   11810:	ldr	r0, [r5, #12]
   11814:	mov	r1, r6
   11818:	mov	r2, sp
   1181c:	bl	11480 <pclose@plt+0x7f64>
   11820:	cmp	r0, #1
   11824:	movne	r0, #0
   11828:	bne	11830 <pclose@plt+0x8314>
   1182c:	ldr	r0, [sp]
   11830:	ldr	r2, [sp, #4]
   11834:	ldr	r3, [r4]
   11838:	cmp	r2, r3
   1183c:	bne	11848 <pclose@plt+0x832c>
   11840:	add	sp, sp, #8
   11844:	pop	{r4, r5, r6, pc}
   11848:	bl	9294 <__stack_chk_fail@plt>
   1184c:	movw	r3, #16368	; 0x3ff0
   11850:	movt	r3, #3
   11854:	push	{r4, r5, r6, r7, r8, r9, lr}
   11858:	mov	r6, r1
   1185c:	ldr	r7, [r3]
   11860:	sub	sp, sp, #12
   11864:	cmp	r7, #0
   11868:	beq	11878 <pclose@plt+0x835c>
   1186c:	mov	r0, #1
   11870:	add	sp, sp, #12
   11874:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11878:	bl	12c5c <pclose@plt+0x9740>
   1187c:	mov	r1, r7
   11880:	mov	r4, r0
   11884:	bl	9348 <open64@plt>
   11888:	mov	r9, r0
   1188c:	mov	r0, r4
   11890:	bl	921c <free@plt>
   11894:	cmp	r9, #0
   11898:	blt	1186c <pclose@plt+0x8350>
   1189c:	mov	r0, r9
   118a0:	bl	13b10 <pclose@plt+0xa5f4>
   118a4:	mov	r4, r0
   118a8:	mov	r5, r1
   118ac:	cmp	r4, #3
   118b0:	sbcs	r3, r5, #0
   118b4:	blt	11ab4 <pclose@plt+0x8598>
   118b8:	mov	r1, #1
   118bc:	bl	91b0 <calloc@plt>
   118c0:	subs	r8, r0, #0
   118c4:	beq	11ab4 <pclose@plt+0x8598>
   118c8:	mov	r2, #0
   118cc:	mov	r3, #0
   118d0:	str	r7, [sp]
   118d4:	mov	r0, r9
   118d8:	bl	92e8 <lseek64@plt>
   118dc:	mvn	r2, #0
   118e0:	mvn	r3, #0
   118e4:	cmp	r1, r3
   118e8:	cmpeq	r0, r2
   118ec:	beq	11aac <pclose@plt+0x8590>
   118f0:	mov	r2, r4
   118f4:	mov	r1, r8
   118f8:	mov	r0, r9
   118fc:	bl	91ec <read@plt>
   11900:	mov	r7, r0
   11904:	mov	r0, r9
   11908:	bl	94ec <close@plt>
   1190c:	asr	r3, r7, #31
   11910:	mov	r2, r7
   11914:	cmp	r5, r3
   11918:	cmpeq	r4, r2
   1191c:	bne	11ac4 <pclose@plt+0x85a8>
   11920:	ldrb	r3, [r8]
   11924:	cmp	r3, #0
   11928:	bne	11944 <pclose@plt+0x8428>
   1192c:	ldrb	r3, [r8, #1]
   11930:	cmp	r3, #77	; 0x4d
   11934:	bne	11944 <pclose@plt+0x8428>
   11938:	ldrb	r3, [r8, #2]
   1193c:	cmp	r3, #43	; 0x2b
   11940:	beq	11978 <pclose@plt+0x845c>
   11944:	add	r3, r8, r4
   11948:	ldrb	r2, [r3, #-1]
   1194c:	cmp	r2, #0
   11950:	beq	11960 <pclose@plt+0x8444>
   11954:	ldrb	r3, [r3, #-2]
   11958:	cmp	r3, #0
   1195c:	bne	11a28 <pclose@plt+0x850c>
   11960:	mov	r0, r8
   11964:	mov	r1, r4
   11968:	bl	11714 <pclose@plt+0x81f8>
   1196c:	mov	r0, #0
   11970:	add	sp, sp, #12
   11974:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11978:	ldrb	r3, [r8, #3]
   1197c:	cmp	r3, #71	; 0x47
   11980:	bne	11944 <pclose@plt+0x8428>
   11984:	add	r4, r8, r4
   11988:	ldrb	r3, [r4, #-3]
   1198c:	cmp	r3, #69	; 0x45
   11990:	bne	11a28 <pclose@plt+0x850c>
   11994:	ldrb	r3, [r4, #-2]
   11998:	cmp	r3, #110	; 0x6e
   1199c:	bne	11a28 <pclose@plt+0x850c>
   119a0:	ldrb	r3, [r4, #-1]
   119a4:	cmp	r3, #100	; 0x64
   119a8:	bne	11a28 <pclose@plt+0x850c>
   119ac:	ldr	r4, [pc, #328]	; 11afc <pclose@plt+0x85e0>
   119b0:	add	r8, r8, #4
   119b4:	mov	r5, #64	; 0x40
   119b8:	add	r7, r4, #4
   119bc:	ldrb	r3, [r8]
   119c0:	sub	r3, r3, #99	; 0x63
   119c4:	cmp	r3, #21
   119c8:	ldrls	pc, [pc, r3, lsl #2]
   119cc:	b	11a28 <pclose@plt+0x850c>
   119d0:	andeq	r1, r1, r8, lsl #21
   119d4:	andeq	r1, r1, r8, lsr #20
   119d8:	andeq	r1, r1, r4, ror #20
   119dc:	andeq	r1, r1, r8, lsr #20
   119e0:	andeq	r1, r1, r8, lsr #20
   119e4:	andeq	r1, r1, r8, lsr #20
   119e8:	andeq	r1, r1, r8, lsr #20
   119ec:	andeq	r1, r1, r8, lsr #20
   119f0:	andeq	r1, r1, r8, lsr #20
   119f4:	andeq	r1, r1, r8, lsr #20
   119f8:	andeq	r1, r1, r8, lsr #20
   119fc:	andeq	r1, r1, r8, lsr #20
   11a00:	andeq	r1, r1, r8, lsr #20
   11a04:	andeq	r1, r1, r8, lsr #20
   11a08:	andeq	r1, r1, r8, lsr #20
   11a0c:	andeq	r1, r1, r8, lsr #20
   11a10:	andeq	r1, r1, r8, lsr #20
   11a14:	andeq	r1, r1, r8, lsr #20
   11a18:	andeq	r1, r1, r8, lsr #20
   11a1c:	andeq	r1, r1, r8, lsr sl
   11a20:	andeq	r1, r1, r8, lsr #20
   11a24:	andeq	r1, r1, r0, lsr sl
   11a28:	mvn	r0, #0
   11a2c:	b	11870 <pclose@plt+0x8354>
   11a30:	mov	r0, #0
   11a34:	b	11870 <pclose@plt+0x8354>
   11a38:	ldrb	r3, [r8, #1]
   11a3c:	cmp	r6, #0
   11a40:	ldrb	r9, [r8, #2]
   11a44:	add	r8, r8, #3
   11a48:	moveq	r0, r4
   11a4c:	movne	r0, r7
   11a50:	smlabb	r9, r5, r9, r3
   11a54:	cmp	r9, #0
   11a58:	bne	11ad4 <pclose@plt+0x85b8>
   11a5c:	add	r8, r8, r9
   11a60:	b	119bc <pclose@plt+0x84a0>
   11a64:	ldrb	r3, [r8, #1]
   11a68:	add	r9, r8, #3
   11a6c:	ldrb	r8, [r8, #2]
   11a70:	mov	r0, r9
   11a74:	smlabb	r8, r5, r8, r3
   11a78:	mov	r1, r8
   11a7c:	add	r8, r9, r8
   11a80:	bl	1174c <pclose@plt+0x8230>
   11a84:	b	119bc <pclose@plt+0x84a0>
   11a88:	ldrb	r3, [r8, #1]
   11a8c:	add	r9, r8, #3
   11a90:	ldrb	r8, [r8, #2]
   11a94:	mov	r0, r9
   11a98:	smlabb	r8, r5, r8, r3
   11a9c:	mov	r1, r8
   11aa0:	add	r8, r9, r8
   11aa4:	bl	11714 <pclose@plt+0x81f8>
   11aa8:	b	119bc <pclose@plt+0x84a0>
   11aac:	mov	r0, r8
   11ab0:	bl	921c <free@plt>
   11ab4:	mov	r0, r9
   11ab8:	bl	94ec <close@plt>
   11abc:	mvn	r0, #0
   11ac0:	b	11870 <pclose@plt+0x8354>
   11ac4:	mov	r0, r8
   11ac8:	bl	921c <free@plt>
   11acc:	mvn	r0, #0
   11ad0:	b	11870 <pclose@plt+0x8354>
   11ad4:	mov	r1, r8
   11ad8:	mov	r2, r9
   11adc:	bl	115d8 <pclose@plt+0x80bc>
   11ae0:	mov	r1, #0
   11ae4:	cmp	r0, r1
   11ae8:	movw	r0, #1220	; 0x4c4
   11aec:	movt	r0, #2
   11af0:	bge	11a5c <pclose@plt+0x8540>
   11af4:	bl	1a804 <error@@Base>
   11af8:	b	11a5c <pclose@plt+0x8540>
   11afc:	andeq	r1, r3, r0, ror #1
   11b00:	push	{r4, r5, r6, lr}
   11b04:	movw	r4, #496	; 0x1f0
   11b08:	movt	r4, #3
   11b0c:	sub	sp, sp, #16
   11b10:	cmp	r0, #0
   11b14:	mov	r5, r1
   11b18:	ldr	r3, [r4]
   11b1c:	mov	r6, r2
   11b20:	str	r3, [sp, #12]
   11b24:	beq	11b78 <pclose@plt+0x865c>
   11b28:	bl	117b4 <pclose@plt+0x8298>
   11b2c:	cmp	r0, #0
   11b30:	beq	11b78 <pclose@plt+0x865c>
   11b34:	bl	9c64 <pclose@plt+0x748>
   11b38:	mov	r5, r0
   11b3c:	cmp	r5, #0
   11b40:	beq	11b60 <pclose@plt+0x8644>
   11b44:	mov	r1, r6
   11b48:	mov	r0, r5
   11b4c:	bl	1184c <pclose@plt+0x8330>
   11b50:	cmp	r0, #0
   11b54:	blt	11b90 <pclose@plt+0x8674>
   11b58:	mov	r0, r5
   11b5c:	bl	921c <free@plt>
   11b60:	ldr	r2, [sp, #12]
   11b64:	ldr	r3, [r4]
   11b68:	cmp	r2, r3
   11b6c:	bne	11bac <pclose@plt+0x8690>
   11b70:	add	sp, sp, #16
   11b74:	pop	{r4, r5, r6, pc}
   11b78:	cmp	r6, #0
   11b7c:	mov	r0, r5
   11b80:	bne	11b34 <pclose@plt+0x8618>
   11b84:	bl	13038 <pclose@plt+0x9b1c>
   11b88:	mov	r5, r0
   11b8c:	b	11b3c <pclose@plt+0x8620>
   11b90:	add	r1, sp, #16
   11b94:	movw	r0, #1284	; 0x504
   11b98:	movt	r0, #2
   11b9c:	str	r5, [r1, #-16]!
   11ba0:	mov	r1, sp
   11ba4:	bl	1a804 <error@@Base>
   11ba8:	b	11b58 <pclose@plt+0x863c>
   11bac:	bl	9294 <__stack_chk_fail@plt>
   11bb0:	push	{r4, lr}
   11bb4:	movw	r4, #63172	; 0xf6c4
   11bb8:	movt	r4, #2
   11bbc:	mov	r1, #452	; 0x1c4
   11bc0:	mov	r0, r4
   11bc4:	bl	11714 <pclose@plt+0x81f8>
   11bc8:	add	r0, r4, #452	; 0x1c4
   11bcc:	mov	r1, #201	; 0xc9
   11bd0:	bl	1174c <pclose@plt+0x8230>
   11bd4:	mov	r0, #0
   11bd8:	mov	r2, #1
   11bdc:	movw	r1, #1316	; 0x524
   11be0:	movt	r1, #2
   11be4:	bl	11b00 <pclose@plt+0x85e4>
   11be8:	mov	r2, #1
   11bec:	movw	r0, #1336	; 0x538
   11bf0:	movw	r1, #1352	; 0x548
   11bf4:	movt	r0, #2
   11bf8:	movt	r1, #2
   11bfc:	bl	11b00 <pclose@plt+0x85e4>
   11c00:	movw	r0, #1368	; 0x558
   11c04:	movw	r1, #1376	; 0x560
   11c08:	movt	r0, #2
   11c0c:	movt	r1, #2
   11c10:	mov	r2, #0
   11c14:	pop	{r4, lr}
   11c18:	b	11b00 <pclose@plt+0x85e4>
   11c1c:	movw	r3, #16404	; 0x4014
   11c20:	movt	r3, #3
   11c24:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11c28:	movw	r9, #496	; 0x1f0
   11c2c:	movt	r9, #3
   11c30:	ldr	r3, [r3]
   11c34:	sub	sp, sp, #32
   11c38:	mov	sl, r1
   11c3c:	ldr	r2, [r9]
   11c40:	cmp	r0, r3
   11c44:	str	r2, [sp, #28]
   11c48:	beq	11d1c <pclose@plt+0x8800>
   11c4c:	movw	r3, #16428	; 0x402c
   11c50:	movt	r3, #3
   11c54:	ldr	r3, [r3]
   11c58:	cmp	r0, r3
   11c5c:	beq	11d1c <pclose@plt+0x8800>
   11c60:	movw	r3, #16400	; 0x4010
   11c64:	movt	r3, #3
   11c68:	ldr	r3, [r3]
   11c6c:	cmp	r0, r3
   11c70:	moveq	r0, #2
   11c74:	beq	11d04 <pclose@plt+0x87e8>
   11c78:	mov	r4, #0
   11c7c:	movw	r7, #4312	; 0x10d8
   11c80:	add	r5, sp, #8
   11c84:	movt	r7, #3
   11c88:	mov	r8, r4
   11c8c:	strb	r0, [r5, r4]
   11c90:	add	r4, r4, #1
   11c94:	ldr	r0, [r7, #4]
   11c98:	mov	r1, r5
   11c9c:	add	r2, sp, #4
   11ca0:	strb	r8, [r5, r4]
   11ca4:	bl	11480 <pclose@plt+0x7f64>
   11ca8:	cmp	r0, #22
   11cac:	mov	r6, r0
   11cb0:	bne	11cbc <pclose@plt+0x87a0>
   11cb4:	bl	f68c <pclose@plt+0x6170>
   11cb8:	b	11c8c <pclose@plt+0x8770>
   11cbc:	tst	sl, #8
   11cc0:	bne	11d68 <pclose@plt+0x884c>
   11cc4:	tst	sl, #2
   11cc8:	beq	11cd8 <pclose@plt+0x87bc>
   11ccc:	sub	r3, r6, #13
   11cd0:	cmp	r3, #1
   11cd4:	movls	r6, #100	; 0x64
   11cd8:	tst	sl, #4
   11cdc:	bne	11d40 <pclose@plt+0x8824>
   11ce0:	tst	sl, #1
   11ce4:	bne	11d30 <pclose@plt+0x8814>
   11ce8:	cmp	r6, #100	; 0x64
   11cec:	beq	11d30 <pclose@plt+0x8814>
   11cf0:	ldr	r0, [sp, #4]
   11cf4:	cmp	r0, #0
   11cf8:	beq	11d38 <pclose@plt+0x881c>
   11cfc:	bl	f768 <pclose@plt+0x624c>
   11d00:	mov	r0, r6
   11d04:	ldr	r2, [sp, #28]
   11d08:	ldr	r3, [r9]
   11d0c:	cmp	r2, r3
   11d10:	bne	11d84 <pclose@plt+0x8868>
   11d14:	add	sp, sp, #32
   11d18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11d1c:	mov	r0, #1
   11d20:	b	11d04 <pclose@plt+0x87e8>
   11d24:	sub	r4, r4, #1
   11d28:	ldrb	r0, [r5, r4]
   11d2c:	bl	f72c <pclose@plt+0x6210>
   11d30:	cmp	r4, #1
   11d34:	bne	11d24 <pclose@plt+0x8808>
   11d38:	mov	r0, r6
   11d3c:	b	11d04 <pclose@plt+0x87e8>
   11d40:	sub	r3, r6, #15
   11d44:	cmp	r3, #3
   11d48:	bhi	11ce0 <pclose@plt+0x87c4>
   11d4c:	mov	r2, #1
   11d50:	lsl	r3, r2, r3
   11d54:	tst	r3, #13
   11d58:	bne	11d7c <pclose@plt+0x8860>
   11d5c:	tst	sl, #1
   11d60:	bne	11d30 <pclose@plt+0x8814>
   11d64:	b	11cf0 <pclose@plt+0x87d4>
   11d68:	sub	r3, r0, #3
   11d6c:	cmp	r3, #1
   11d70:	movls	r6, #100	; 0x64
   11d74:	bls	11cd8 <pclose@plt+0x87bc>
   11d78:	b	11cc4 <pclose@plt+0x87a8>
   11d7c:	mov	r6, #100	; 0x64
   11d80:	b	11d30 <pclose@plt+0x8814>
   11d84:	bl	9294 <__stack_chk_fail@plt>
   11d88:	push	{r4, r5, r6, r7, lr}
   11d8c:	movw	r6, #496	; 0x1f0
   11d90:	movt	r6, #3
   11d94:	sub	sp, sp, #28
   11d98:	movw	r5, #532	; 0x214
   11d9c:	movt	r5, #3
   11da0:	ldr	r3, [r6]
   11da4:	mov	r0, sp
   11da8:	str	r3, [sp, #20]
   11dac:	bl	1afac <error@@Base+0x7a8>
   11db0:	ldrd	r2, [sp]
   11db4:	mvn	r0, #0
   11db8:	mvn	r1, #0
   11dbc:	cmp	r3, r1
   11dc0:	cmpeq	r2, r0
   11dc4:	beq	11dd8 <pclose@plt+0x88bc>
   11dc8:	mov	r1, sp
   11dcc:	ldr	r0, [r5]
   11dd0:	bl	1467c <pclose@plt+0xb160>
   11dd4:	bl	1803c <pclose@plt+0xeb20>
   11dd8:	movw	r4, #4328	; 0x10e8
   11ddc:	movt	r4, #3
   11de0:	bl	c278 <pclose@plt+0x2d5c>
   11de4:	ldr	r7, [r4]
   11de8:	cmp	r7, #0
   11dec:	beq	11e18 <pclose@plt+0x88fc>
   11df0:	ldr	r0, [r5]
   11df4:	bl	14668 <pclose@plt+0xb14c>
   11df8:	ldr	r2, [r4, #4]
   11dfc:	mov	r1, r0
   11e00:	mov	r0, r7
   11e04:	bl	13894 <pclose@plt+0xa378>
   11e08:	ldr	r0, [r4]
   11e0c:	bl	921c <free@plt>
   11e10:	mov	r3, #0
   11e14:	str	r3, [r4]
   11e18:	ldr	r2, [sp, #20]
   11e1c:	movw	r0, #16480	; 0x4060
   11e20:	ldr	r3, [r6]
   11e24:	movt	r0, #3
   11e28:	movw	r1, #16472	; 0x4058
   11e2c:	movt	r1, #3
   11e30:	cmp	r2, r3
   11e34:	mov	ip, #0
   11e38:	mov	r2, #0
   11e3c:	mov	r3, #0
   11e40:	str	ip, [r5]
   11e44:	strd	r2, [r0]
   11e48:	strd	r2, [r1]
   11e4c:	bne	11e58 <pclose@plt+0x893c>
   11e50:	add	sp, sp, #28
   11e54:	pop	{r4, r5, r6, r7, pc}
   11e58:	bl	9294 <__stack_chk_fail@plt>
   11e5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e60:	sub	sp, sp, #12
   11e64:	mov	r4, r1
   11e68:	mov	r6, r0
   11e6c:	bl	12d84 <pclose@plt+0x9868>
   11e70:	mov	r9, r0
   11e74:	bl	93c0 <strlen@plt>
   11e78:	mov	r7, r0
   11e7c:	mov	r0, r4
   11e80:	bl	9b0c <pclose@plt+0x5f0>
   11e84:	str	r0, [r6]
   11e88:	mov	r5, r0
   11e8c:	bl	93c0 <strlen@plt>
   11e90:	add	r0, r5, r0
   11e94:	str	r0, [r6, #4]
   11e98:	cmp	r4, r0
   11e9c:	bcs	11f40 <pclose@plt+0x8a24>
   11ea0:	mov	r8, #0
   11ea4:	movw	sl, #63128	; 0xf698
   11ea8:	movw	fp, #63129	; 0xf699
   11eac:	sub	r3, r7, #1
   11eb0:	movt	sl, #2
   11eb4:	movt	fp, #2
   11eb8:	str	r3, [sp, #4]
   11ebc:	mov	r5, r8
   11ec0:	b	11ef8 <pclose@plt+0x89dc>
   11ec4:	mov	r0, r4
   11ec8:	mov	r1, r9
   11ecc:	mov	r2, r7
   11ed0:	bl	94d4 <strncmp@plt>
   11ed4:	cmp	r0, #0
   11ed8:	bne	11f18 <pclose@plt+0x89fc>
   11edc:	ldr	r3, [sp, #4]
   11ee0:	mov	r5, #1
   11ee4:	add	r4, r4, r3
   11ee8:	ldr	r0, [r6, #4]
   11eec:	add	r4, r4, #1
   11ef0:	cmp	r0, r4
   11ef4:	bls	11f40 <pclose@plt+0x8a24>
   11ef8:	cmp	r5, #0
   11efc:	movne	r5, #0
   11f00:	bne	11ee8 <pclose@plt+0x89cc>
   11f04:	cmp	r7, #0
   11f08:	ble	11f18 <pclose@plt+0x89fc>
   11f0c:	add	r2, r4, r7
   11f10:	cmp	r0, r2
   11f14:	bhi	11ec4 <pclose@plt+0x89a8>
   11f18:	cmp	r8, #0
   11f1c:	beq	11f48 <pclose@plt+0x8a2c>
   11f20:	ldrb	r8, [r4]
   11f24:	add	r4, r4, #1
   11f28:	ldrb	r3, [fp]
   11f2c:	ldr	r0, [r6, #4]
   11f30:	subs	r8, r8, r3
   11f34:	movne	r8, #1
   11f38:	cmp	r0, r4
   11f3c:	bhi	11ef8 <pclose@plt+0x89dc>
   11f40:	add	sp, sp, #12
   11f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f48:	ldrb	r3, [r4]
   11f4c:	ldrb	r2, [sl]
   11f50:	cmp	r2, r3
   11f54:	moveq	r8, #1
   11f58:	beq	11ee8 <pclose@plt+0x89cc>
   11f5c:	cmp	r3, #32
   11f60:	strbeq	r8, [r4]
   11f64:	b	11ee8 <pclose@plt+0x89cc>
   11f68:	push	{r3, r4, r5, lr}
   11f6c:	subs	r4, r1, #0
   11f70:	mov	r5, r0
   11f74:	ldreq	r0, [r0]
   11f78:	beq	11f88 <pclose@plt+0x8a6c>
   11f7c:	mov	r0, r4
   11f80:	bl	93c0 <strlen@plt>
   11f84:	add	r0, r4, r0
   11f88:	ldr	r1, [r5, #4]
   11f8c:	cmp	r0, r1
   11f90:	bcs	11fc4 <pclose@plt+0x8aa8>
   11f94:	ldrb	r2, [r0]
   11f98:	cmp	r2, #0
   11f9c:	popne	{r3, r4, r5, pc}
   11fa0:	add	r3, r0, #1
   11fa4:	mov	r0, r3
   11fa8:	add	r3, r3, #1
   11fac:	ldrb	r2, [r0]
   11fb0:	cmp	r2, #0
   11fb4:	beq	11fa4 <pclose@plt+0x8a88>
   11fb8:	cmp	r1, r0
   11fbc:	movls	r0, #0
   11fc0:	pop	{r3, r4, r5, pc}
   11fc4:	mov	r0, #0
   11fc8:	pop	{r3, r4, r5, pc}
   11fcc:	cmp	r1, #0
   11fd0:	beq	12048 <pclose@plt+0x8b2c>
   11fd4:	ldr	r0, [r0]
   11fd8:	cmp	r1, r0
   11fdc:	bls	12040 <pclose@plt+0x8b24>
   11fe0:	sub	r3, r1, #1
   11fe4:	ldrb	r2, [r3]
   11fe8:	cmp	r2, #0
   11fec:	bne	12008 <pclose@plt+0x8aec>
   11ff0:	sub	r2, r3, #1
   11ff4:	mov	r3, r2
   11ff8:	sub	r2, r2, #1
   11ffc:	ldrb	r1, [r3]
   12000:	cmp	r1, #0
   12004:	beq	11ff4 <pclose@plt+0x8ad8>
   12008:	cmp	r3, r0
   1200c:	bls	12040 <pclose@plt+0x8b24>
   12010:	ldrb	r2, [r3, #-1]
   12014:	cmp	r2, #0
   12018:	bne	12028 <pclose@plt+0x8b0c>
   1201c:	b	12038 <pclose@plt+0x8b1c>
   12020:	cmp	r3, r0
   12024:	beq	12038 <pclose@plt+0x8b1c>
   12028:	sub	r3, r3, #1
   1202c:	ldrb	r2, [r3, #-1]
   12030:	cmp	r2, #0
   12034:	bne	12020 <pclose@plt+0x8b04>
   12038:	mov	r0, r3
   1203c:	bx	lr
   12040:	mov	r0, #0
   12044:	bx	lr
   12048:	ldm	r0, {r0, r3}
   1204c:	b	11fe4 <pclose@plt+0x8ac8>
   12050:	push	{r4, lr}
   12054:	movw	r4, #532	; 0x214
   12058:	movt	r4, #3
   1205c:	ldr	r0, [r4]
   12060:	cmp	r0, #0
   12064:	popeq	{r4, pc}
   12068:	mov	r1, #1
   1206c:	bl	146b4 <pclose@plt+0xb198>
   12070:	ldr	r0, [r4]
   12074:	pop	{r4, pc}
   12078:	cmp	r0, #0
   1207c:	bxeq	lr
   12080:	mvn	r1, #0
   12084:	b	146b4 <pclose@plt+0xb198>
   12088:	push	{r3, lr}
   1208c:	b	12094 <pclose@plt+0x8b78>
   12090:	bl	1a330 <pclose@plt+0x10e14>
   12094:	bl	bbbc <pclose@plt+0x26a0>
   12098:	cmn	r0, #1
   1209c:	bne	12090 <pclose@plt+0x8b74>
   120a0:	pop	{r3, lr}
   120a4:	b	1a2d0 <pclose@plt+0x10db4>
   120a8:	push	{r4, r5, r6, lr}
   120ac:	movw	r4, #496	; 0x1f0
   120b0:	movt	r4, #3
   120b4:	sub	sp, sp, #24
   120b8:	mov	r5, r0
   120bc:	ldr	r3, [r4]
   120c0:	str	r3, [sp, #20]
   120c4:	bl	c360 <pclose@plt+0x2e44>
   120c8:	ands	r6, r0, #1
   120cc:	beq	120e8 <pclose@plt+0x8bcc>
   120d0:	ldr	r2, [sp, #20]
   120d4:	ldr	r3, [r4]
   120d8:	cmp	r2, r3
   120dc:	bne	122cc <pclose@plt+0x8db0>
   120e0:	add	sp, sp, #24
   120e4:	pop	{r4, r5, r6, pc}
   120e8:	mov	r0, r5
   120ec:	bl	12c5c <pclose@plt+0x9740>
   120f0:	mov	r1, r6
   120f4:	mov	r5, r0
   120f8:	bl	9348 <open64@plt>
   120fc:	mov	r6, r0
   12100:	bl	94ec <close@plt>
   12104:	cmp	r6, #0
   12108:	blt	12120 <pclose@plt+0x8c04>
   1210c:	movw	r3, #524	; 0x20c
   12110:	movt	r3, #3
   12114:	ldr	r3, [r3]
   12118:	cmp	r3, #0
   1211c:	beq	122b4 <pclose@plt+0x8d98>
   12120:	mov	r0, #79	; 0x4f
   12124:	sub	r3, r0, #65	; 0x41
   12128:	cmp	r3, #48	; 0x30
   1212c:	ldrls	pc, [pc, r3, lsl #2]
   12130:	b	1220c <pclose@plt+0x8cf0>
   12134:	andeq	r2, r1, r0, ror #4
   12138:	andeq	r2, r1, ip, lsl #4
   1213c:	andeq	r2, r1, ip, lsl #4
   12140:	strdeq	r2, [r1], -r8
   12144:	andeq	r2, r1, ip, lsl #4
   12148:	andeq	r2, r1, ip, lsl #4
   1214c:	andeq	r2, r1, ip, lsl #4
   12150:	andeq	r2, r1, ip, lsl #4
   12154:	andeq	r2, r1, ip, lsl #4
   12158:	andeq	r2, r1, ip, lsl #4
   1215c:	andeq	r2, r1, ip, lsl #4
   12160:	andeq	r2, r1, ip, lsl #4
   12164:	andeq	r2, r1, ip, lsl #4
   12168:	andeq	r2, r1, ip, lsl #4
   1216c:	andeq	r2, r1, r0, lsr #4
   12170:	andeq	r2, r1, ip, lsl #4
   12174:	andeq	r2, r1, ip, lsl #4
   12178:	andeq	r2, r1, ip, lsl #4
   1217c:	andeq	r2, r1, ip, lsl #4
   12180:	andeq	r2, r1, ip, lsl #4
   12184:	andeq	r2, r1, ip, lsl #4
   12188:	andeq	r2, r1, ip, lsl #4
   1218c:	andeq	r2, r1, ip, lsl #4
   12190:	andeq	r2, r1, ip, lsl #4
   12194:	andeq	r2, r1, ip, lsl #4
   12198:	andeq	r2, r1, ip, lsl #4
   1219c:	andeq	r2, r1, ip, lsl #4
   121a0:	andeq	r2, r1, ip, lsl #4
   121a4:	andeq	r2, r1, ip, lsl #4
   121a8:	andeq	r2, r1, ip, lsl #4
   121ac:	andeq	r2, r1, ip, lsl #4
   121b0:	andeq	r2, r1, ip, lsl #4
   121b4:	andeq	r2, r1, r0, ror #4
   121b8:	andeq	r2, r1, ip, lsl #4
   121bc:	andeq	r2, r1, ip, lsl #4
   121c0:	strdeq	r2, [r1], -r8
   121c4:	andeq	r2, r1, ip, lsl #4
   121c8:	andeq	r2, r1, ip, lsl #4
   121cc:	andeq	r2, r1, ip, lsl #4
   121d0:	andeq	r2, r1, ip, lsl #4
   121d4:	andeq	r2, r1, ip, lsl #4
   121d8:	andeq	r2, r1, ip, lsl #4
   121dc:	andeq	r2, r1, ip, lsl #4
   121e0:	andeq	r2, r1, ip, lsl #4
   121e4:	andeq	r2, r1, ip, lsl #4
   121e8:	andeq	r2, r1, ip, lsl #4
   121ec:	andeq	r2, r1, r0, lsr #4
   121f0:	andeq	r2, r1, ip, lsl #4
   121f4:	andeq	r2, r1, r4, lsl #4
   121f8:	mov	r0, r5
   121fc:	bl	921c <free@plt>
   12200:	b	120d0 <pclose@plt+0x8bb4>
   12204:	mov	r0, #0
   12208:	bl	9bc8 <pclose@plt+0x6ac>
   1220c:	movw	r0, #1440	; 0x5a0
   12210:	mov	r1, #0
   12214:	movt	r0, #2
   12218:	bl	1a9c0 <error@@Base+0x1bc>
   1221c:	b	12124 <pclose@plt+0x8c08>
   12220:	mov	r0, r5
   12224:	mov	r1, #420	; 0x1a4
   12228:	bl	9330 <creat64@plt>
   1222c:	movw	r3, #57664	; 0xe140
   12230:	movt	r3, #2
   12234:	str	r0, [r3]
   12238:	cmp	r0, #0
   1223c:	bge	121f8 <pclose@plt+0x8cdc>
   12240:	add	r1, sp, #24
   12244:	movw	r0, #1504	; 0x5e0
   12248:	movt	r0, #2
   1224c:	str	r5, [r1, #-16]!
   12250:	bl	1a804 <error@@Base>
   12254:	mov	r0, r5
   12258:	bl	921c <free@plt>
   1225c:	b	120d0 <pclose@plt+0x8bb4>
   12260:	movw	r1, #1025	; 0x401
   12264:	mov	r0, r5
   12268:	bl	9348 <open64@plt>
   1226c:	movw	r6, #57664	; 0xe140
   12270:	movt	r6, #2
   12274:	mov	r1, #2
   12278:	mov	r2, #0
   1227c:	mov	r3, #0
   12280:	str	r1, [sp]
   12284:	str	r0, [r6]
   12288:	bl	92e8 <lseek64@plt>
   1228c:	mvn	r2, #0
   12290:	mvn	r3, #0
   12294:	cmp	r1, r3
   12298:	cmpeq	r0, r2
   1229c:	ldr	r0, [r6]
   122a0:	bne	12238 <pclose@plt+0x8d1c>
   122a4:	bl	94ec <close@plt>
   122a8:	mvn	r3, #0
   122ac:	str	r3, [r6]
   122b0:	b	12240 <pclose@plt+0x8d24>
   122b4:	add	r1, sp, #24
   122b8:	movw	r0, #1384	; 0x568
   122bc:	movt	r0, #2
   122c0:	str	r5, [r1, #-16]!
   122c4:	bl	1a9c0 <error@@Base+0x1bc>
   122c8:	b	12124 <pclose@plt+0x8c08>
   122cc:	bl	9294 <__stack_chk_fail@plt>
   122d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122d4:	movw	r4, #532	; 0x214
   122d8:	movt	r4, #3
   122dc:	movw	r6, #496	; 0x1f0
   122e0:	movt	r6, #3
   122e4:	sub	sp, sp, #140	; 0x8c
   122e8:	ldr	r3, [r4]
   122ec:	mov	r5, r0
   122f0:	ldr	r2, [r6]
   122f4:	cmp	r0, r3
   122f8:	str	r2, [sp, #132]	; 0x84
   122fc:	beq	124cc <pclose@plt+0x8fb0>
   12300:	bl	bc28 <pclose@plt+0x270c>
   12304:	ldr	r0, [r4]
   12308:	cmp	r0, #0
   1230c:	beq	124e8 <pclose@plt+0x8fcc>
   12310:	mov	r1, #1
   12314:	bl	146b4 <pclose@plt+0xb198>
   12318:	ldr	r9, [r4]
   1231c:	cmp	r9, #0
   12320:	beq	124e8 <pclose@plt+0x8fcc>
   12324:	bl	c360 <pclose@plt+0x2e44>
   12328:	ldr	r3, [r4]
   1232c:	cmp	r3, #0
   12330:	mov	r7, r0
   12334:	beq	1233c <pclose@plt+0x8e20>
   12338:	bl	11d88 <pclose@plt+0x886c>
   1233c:	tst	r7, #8
   12340:	bne	124f8 <pclose@plt+0x8fdc>
   12344:	cmp	r5, #0
   12348:	beq	1252c <pclose@plt+0x9010>
   1234c:	mov	r0, r5
   12350:	mov	sl, #0
   12354:	bl	14668 <pclose@plt+0xb14c>
   12358:	bl	9c64 <pclose@plt+0x748>
   1235c:	add	r2, sp, #12
   12360:	add	r1, sp, #8
   12364:	str	sl, [sp, #12]
   12368:	mov	r7, r0
   1236c:	bl	1369c <pclose@plt+0xa180>
   12370:	cmp	r0, sl
   12374:	mov	r8, r0
   12378:	movne	fp, r0
   1237c:	moveq	fp, r7
   12380:	mov	r0, fp
   12384:	bl	12c5c <pclose@plt+0x9740>
   12388:	ldr	r2, [sp, #12]
   1238c:	cmp	r2, sl
   12390:	movwne	r2, #4328	; 0x10e8
   12394:	movne	fp, #4
   12398:	movtne	r2, #3
   1239c:	str	r0, [sp, #4]
   123a0:	beq	12594 <pclose@plt+0x9078>
   123a4:	cmp	r9, #0
   123a8:	beq	123cc <pclose@plt+0x8eb0>
   123ac:	movw	ip, #528	; 0x210
   123b0:	movt	ip, #3
   123b4:	mov	r0, r9
   123b8:	mvn	r1, #0
   123bc:	str	r2, [sp]
   123c0:	str	r9, [ip]
   123c4:	bl	146b4 <pclose@plt+0xb198>
   123c8:	ldr	r2, [sp]
   123cc:	ldr	r1, [sp, #12]
   123d0:	mov	r0, r5
   123d4:	str	r8, [r2]
   123d8:	str	r5, [r4]
   123dc:	str	r1, [r2, #4]
   123e0:	bl	146a0 <pclose@plt+0xb184>
   123e4:	ldr	r0, [r4]
   123e8:	movw	r1, #16336	; 0x3fd0
   123ec:	movt	r1, #3
   123f0:	bl	1468c <pclose@plt+0xb170>
   123f4:	movw	r3, #16372	; 0x3ff4
   123f8:	movt	r3, #3
   123fc:	mov	r1, fp
   12400:	ldr	r0, [sp, #8]
   12404:	mov	r2, #1
   12408:	str	r2, [r3]
   1240c:	bl	c164 <pclose@plt+0x2c48>
   12410:	cmp	sl, #0
   12414:	movwne	r9, #16356	; 0x3fe4
   12418:	movtne	r9, #3
   1241c:	bne	12498 <pclose@plt+0x8f7c>
   12420:	movw	r3, #520	; 0x208
   12424:	movt	r3, #3
   12428:	movw	r9, #16356	; 0x3fe4
   1242c:	movt	r9, #3
   12430:	ldr	r0, [r3]
   12434:	cmp	r0, #0
   12438:	beq	12448 <pclose@plt+0x8f2c>
   1243c:	ldr	r3, [r9]
   12440:	cmp	r3, #0
   12444:	bne	125c4 <pclose@plt+0x90a8>
   12448:	mov	r0, #3
   1244c:	ldr	r1, [sp, #4]
   12450:	add	r2, sp, #24
   12454:	bl	94bc <__xstat64@plt>
   12458:	cmp	r0, #0
   1245c:	bne	12480 <pclose@plt+0x8f64>
   12460:	ldrd	r4, [sp, #120]	; 0x78
   12464:	movw	r0, #16472	; 0x4058
   12468:	ldrd	r2, [sp, #24]
   1246c:	movt	r0, #3
   12470:	movw	r1, #16480	; 0x4060
   12474:	movt	r1, #3
   12478:	strd	r4, [r0]
   1247c:	strd	r2, [r1]
   12480:	movw	r3, #536	; 0x218
   12484:	movt	r3, #3
   12488:	ldr	r0, [r3]
   1248c:	cmp	r0, #0
   12490:	beq	12498 <pclose@plt+0x8f7c>
   12494:	bl	f768 <pclose@plt+0x624c>
   12498:	movw	r4, #516	; 0x204
   1249c:	movt	r4, #3
   124a0:	ldr	r0, [sp, #4]
   124a4:	bl	921c <free@plt>
   124a8:	ldr	r5, [r4]
   124ac:	bl	1a2d0 <pclose@plt+0x10db4>
   124b0:	ldr	r3, [r9]
   124b4:	mov	r2, #1
   124b8:	str	r2, [r4]
   124bc:	cmp	r3, #0
   124c0:	bne	12540 <pclose@plt+0x9024>
   124c4:	mov	r0, r7
   124c8:	bl	921c <free@plt>
   124cc:	mov	r0, #0
   124d0:	ldr	r2, [sp, #132]	; 0x84
   124d4:	ldr	r3, [r6]
   124d8:	cmp	r2, r3
   124dc:	bne	126f0 <pclose@plt+0x91d4>
   124e0:	add	sp, sp, #140	; 0x8c
   124e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   124e8:	cmp	r5, #0
   124ec:	movne	r9, #0
   124f0:	bne	1234c <pclose@plt+0x8e30>
   124f4:	b	124cc <pclose@plt+0x8fb0>
   124f8:	mov	r0, r9
   124fc:	bl	146c4 <pclose@plt+0xb1a8>
   12500:	cmp	r0, #1
   12504:	bgt	12344 <pclose@plt+0x8e28>
   12508:	mov	r0, r9
   1250c:	bl	1441c <pclose@plt+0xaf00>
   12510:	movw	r3, #528	; 0x210
   12514:	cmp	r5, #0
   12518:	movt	r3, #3
   1251c:	ldr	r9, [r3]
   12520:	bne	1234c <pclose@plt+0x8e30>
   12524:	cmp	r9, #0
   12528:	beq	124cc <pclose@plt+0x8fb0>
   1252c:	mov	r0, r9
   12530:	mvn	r1, #0
   12534:	bl	146b4 <pclose@plt+0xb198>
   12538:	mov	r0, #0
   1253c:	b	124d0 <pclose@plt+0x8fb4>
   12540:	bl	1adfc <error@@Base+0x5f8>
   12544:	bl	171e4 <pclose@plt+0xdcc8>
   12548:	bl	1c688 <error@@Base+0x1e84>
   1254c:	movw	r3, #536	; 0x218
   12550:	movt	r3, #2
   12554:	mov	r1, r7
   12558:	ldr	r0, [r3]
   1255c:	bl	e0ac <pclose@plt+0x4b90>
   12560:	cmp	r5, #0
   12564:	bne	124c4 <pclose@plt+0x8fa8>
   12568:	movw	r3, #16652	; 0x410c
   1256c:	movt	r3, #3
   12570:	ldr	r3, [r3]
   12574:	cmp	r3, #0
   12578:	ble	124c4 <pclose@plt+0x8fa8>
   1257c:	add	r1, sp, #136	; 0x88
   12580:	movw	r0, #18448	; 0x4810
   12584:	movt	r0, #2
   12588:	str	r7, [r1, #-120]!	; 0xffffff88
   1258c:	bl	1a804 <error@@Base>
   12590:	b	124c4 <pclose@plt+0x8fa8>
   12594:	ldrb	r2, [fp]
   12598:	cmp	r2, #45	; 0x2d
   1259c:	bne	125cc <pclose@plt+0x90b0>
   125a0:	ldrb	sl, [fp, #1]
   125a4:	cmp	sl, #0
   125a8:	bne	125cc <pclose@plt+0x90b0>
   125ac:	movw	r2, #4328	; 0x10e8
   125b0:	movt	r2, #3
   125b4:	mov	fp, #2
   125b8:	ldr	r1, [r2, #8]
   125bc:	str	r1, [sp, #8]
   125c0:	b	123a4 <pclose@plt+0x8e88>
   125c4:	bl	120a8 <pclose@plt+0x8b8c>
   125c8:	b	12448 <pclose@plt+0x8f2c>
   125cc:	movw	r1, #1528	; 0x5f8
   125d0:	mov	r0, fp
   125d4:	movt	r1, #2
   125d8:	bl	91d4 <strcmp@plt>
   125dc:	cmp	r0, #0
   125e0:	bne	12600 <pclose@plt+0x90e4>
   125e4:	mvn	r1, #0
   125e8:	movw	r2, #4328	; 0x10e8
   125ec:	mov	sl, r0
   125f0:	str	r1, [sp, #8]
   125f4:	movt	r2, #3
   125f8:	mov	fp, #16
   125fc:	b	123a4 <pclose@plt+0x8e88>
   12600:	movw	r1, #63988	; 0xf9f4
   12604:	mov	r0, fp
   12608:	movt	r1, #1
   1260c:	bl	91d4 <strcmp@plt>
   12610:	cmp	r0, #0
   12614:	bne	12634 <pclose@plt+0x9118>
   12618:	mov	sl, #8
   1261c:	mvn	r2, #0
   12620:	mov	fp, sl
   12624:	str	r2, [sp, #8]
   12628:	movw	r2, #4328	; 0x10e8
   1262c:	movt	r2, #3
   12630:	b	123a4 <pclose@plt+0x8e88>
   12634:	mov	r0, fp
   12638:	bl	13a00 <pclose@plt+0xa4e4>
   1263c:	cmp	r0, #0
   12640:	str	r0, [sp, #16]
   12644:	beq	126b0 <pclose@plt+0x9194>
   12648:	movw	r0, #18448	; 0x4810
   1264c:	add	r1, sp, #16
   12650:	movt	r0, #2
   12654:	bl	1a804 <error@@Base>
   12658:	ldr	r0, [sp, #16]
   1265c:	bl	921c <free@plt>
   12660:	cmp	r8, #0
   12664:	beq	12680 <pclose@plt+0x9164>
   12668:	mov	r0, r8
   1266c:	mov	r1, r7
   12670:	ldr	r2, [sp, #12]
   12674:	bl	13894 <pclose@plt+0xa378>
   12678:	mov	r0, r8
   1267c:	bl	921c <free@plt>
   12680:	mov	r0, r5
   12684:	bl	1441c <pclose@plt+0xaf00>
   12688:	ldr	r0, [sp, #4]
   1268c:	bl	921c <free@plt>
   12690:	mov	r0, r7
   12694:	bl	921c <free@plt>
   12698:	cmp	r9, r5
   1269c:	beq	126f4 <pclose@plt+0x91d8>
   126a0:	mov	r0, r9
   126a4:	bl	1290c <pclose@plt+0x93f0>
   126a8:	mov	r0, #1
   126ac:	b	124d0 <pclose@plt+0x8fb4>
   126b0:	mov	r1, r0
   126b4:	ldr	r0, [sp, #4]
   126b8:	bl	9348 <open64@plt>
   126bc:	cmp	r0, #0
   126c0:	str	r0, [sp, #8]
   126c4:	blt	1274c <pclose@plt+0x9230>
   126c8:	movw	r2, #16580	; 0x40c4
   126cc:	movt	r2, #3
   126d0:	ldr	r2, [r2]
   126d4:	cmp	r2, #0
   126d8:	beq	12700 <pclose@plt+0x91e4>
   126dc:	movw	r2, #4328	; 0x10e8
   126e0:	mov	sl, #0
   126e4:	movt	r2, #3
   126e8:	mov	fp, #1
   126ec:	b	123a4 <pclose@plt+0x8e88>
   126f0:	bl	9294 <__stack_chk_fail@plt>
   126f4:	mov	r0, #1
   126f8:	bl	9bc8 <pclose@plt+0x6ac>
   126fc:	b	126a0 <pclose@plt+0x9184>
   12700:	mov	r0, r5
   12704:	bl	146ac <pclose@plt+0xb190>
   12708:	cmp	r0, #0
   1270c:	bne	126dc <pclose@plt+0x91c0>
   12710:	ldr	r0, [sp, #8]
   12714:	bl	132b4 <pclose@plt+0x9d98>
   12718:	cmp	r0, #0
   1271c:	beq	126dc <pclose@plt+0x91c0>
   12720:	add	r1, sp, #136	; 0x88
   12724:	movw	r0, #1552	; 0x610
   12728:	movt	r0, #2
   1272c:	str	r7, [r1, #-120]!	; 0xffffff88
   12730:	bl	1a9c0 <error@@Base+0x1bc>
   12734:	bic	r0, r0, #32
   12738:	cmp	r0, #89	; 0x59
   1273c:	beq	126dc <pclose@plt+0x91c0>
   12740:	ldr	r0, [sp, #8]
   12744:	bl	94ec <close@plt>
   12748:	b	12660 <pclose@plt+0x9144>
   1274c:	mov	r0, r7
   12750:	bl	1a198 <pclose@plt+0x10c7c>
   12754:	add	r1, sp, #136	; 0x88
   12758:	str	r0, [r1, #-120]!	; 0xffffff88
   1275c:	movw	r0, #18448	; 0x4810
   12760:	movt	r0, #2
   12764:	bl	1a804 <error@@Base>
   12768:	ldr	r0, [sp, #16]
   1276c:	bl	921c <free@plt>
   12770:	b	12660 <pclose@plt+0x9144>
   12774:	cmp	r0, #0
   12778:	push	{r3, lr}
   1277c:	beq	12790 <pclose@plt+0x9274>
   12780:	movw	r3, #532	; 0x214
   12784:	movt	r3, #3
   12788:	ldr	r1, [r3]
   1278c:	bl	14574 <pclose@plt+0xb058>
   12790:	pop	{r3, lr}
   12794:	b	122d0 <pclose@plt+0x8db4>
   12798:	push	{r3, lr}
   1279c:	movw	r3, #4328	; 0x10e8
   127a0:	movt	r3, #3
   127a4:	ldr	r0, [r3, #8]
   127a8:	bl	94c8 <isatty@plt>
   127ac:	cmp	r0, #0
   127b0:	beq	127cc <pclose@plt+0x92b0>
   127b4:	movw	r0, #1596	; 0x63c
   127b8:	mov	r1, #0
   127bc:	movt	r0, #2
   127c0:	bl	1a804 <error@@Base>
   127c4:	mov	r0, #0
   127c8:	bl	9bc8 <pclose@plt+0x6ac>
   127cc:	movw	r0, #756	; 0x2f4
   127d0:	movt	r0, #2
   127d4:	pop	{r3, lr}
   127d8:	b	12774 <pclose@plt+0x9258>
   127dc:	push	{r4, r5, r6, r7, r8, lr}
   127e0:	movw	r7, #16680	; 0x4128
   127e4:	mov	r6, r0
   127e8:	movt	r7, #3
   127ec:	mov	r4, r1
   127f0:	mov	r8, r2
   127f4:	b	12820 <pclose@plt+0x9304>
   127f8:	bl	144dc <pclose@plt+0xafc0>
   127fc:	subs	r4, r4, #1
   12800:	mov	r5, r0
   12804:	bmi	12840 <pclose@plt+0x9324>
   12808:	cmp	r5, #0
   1280c:	mov	r6, r5
   12810:	beq	12854 <pclose@plt+0x9338>
   12814:	ldr	r3, [r7]
   12818:	tst	r3, #3
   1281c:	bne	12854 <pclose@plt+0x9338>
   12820:	cmp	r8, #0
   12824:	mov	r0, r6
   12828:	bgt	127f8 <pclose@plt+0x92dc>
   1282c:	mov	r0, r6
   12830:	bl	144fc <pclose@plt+0xafe0>
   12834:	subs	r4, r4, #1
   12838:	mov	r5, r0
   1283c:	bpl	12808 <pclose@plt+0x92ec>
   12840:	mov	r0, r6
   12844:	bl	122d0 <pclose@plt+0x8db4>
   12848:	cmp	r0, #0
   1284c:	bne	12808 <pclose@plt+0x92ec>
   12850:	pop	{r4, r5, r6, r7, r8, pc}
   12854:	mov	r0, #1
   12858:	pop	{r4, r5, r6, r7, r8, pc}
   1285c:	movw	r3, #532	; 0x214
   12860:	movt	r3, #3
   12864:	mov	r1, r0
   12868:	mov	r2, #1
   1286c:	ldr	r0, [r3]
   12870:	b	127dc <pclose@plt+0x92c0>
   12874:	mov	ip, #0
   12878:	movw	r3, #532	; 0x214
   1287c:	mov	r1, #1
   12880:	movt	r3, #3
   12884:	mov	r0, ip
   12888:	mov	r2, r1
   1288c:	str	ip, [r3]
   12890:	b	127dc <pclose@plt+0x92c0>
   12894:	movw	r3, #532	; 0x214
   12898:	movt	r3, #3
   1289c:	mov	r1, r0
   128a0:	mvn	r2, #0
   128a4:	ldr	r0, [r3]
   128a8:	b	127dc <pclose@plt+0x92c0>
   128ac:	mov	ip, #0
   128b0:	movw	r3, #532	; 0x214
   128b4:	movt	r3, #3
   128b8:	mov	r0, ip
   128bc:	mov	r1, #1
   128c0:	mvn	r2, #0
   128c4:	str	ip, [r3]
   128c8:	b	127dc <pclose@plt+0x92c0>
   128cc:	push	{r3, r4, r5, lr}
   128d0:	mov	r5, r0
   128d4:	mov	r4, #0
   128d8:	b	128e8 <pclose@plt+0x93cc>
   128dc:	bl	14674 <pclose@plt+0xb158>
   128e0:	cmp	r0, r5
   128e4:	beq	12900 <pclose@plt+0x93e4>
   128e8:	mov	r0, r4
   128ec:	bl	144dc <pclose@plt+0xafc0>
   128f0:	subs	r4, r0, #0
   128f4:	bne	128dc <pclose@plt+0x93c0>
   128f8:	mov	r0, #1
   128fc:	pop	{r3, r4, r5, pc}
   12900:	mov	r0, r4
   12904:	pop	{r3, r4, r5, lr}
   12908:	b	122d0 <pclose@plt+0x8db4>
   1290c:	push	{r4, r5, r6, lr}
   12910:	subs	r4, r0, #0
   12914:	beq	12920 <pclose@plt+0x9404>
   12918:	mvn	r1, #0
   1291c:	bl	146b4 <pclose@plt+0xb198>
   12920:	mov	r0, r4
   12924:	bl	144dc <pclose@plt+0xafc0>
   12928:	mov	r5, r0
   1292c:	mov	r0, r4
   12930:	bl	144fc <pclose@plt+0xafe0>
   12934:	mov	r6, r0
   12938:	mov	r0, r4
   1293c:	bl	122d0 <pclose@plt+0x8db4>
   12940:	cmp	r0, #0
   12944:	popeq	{r4, r5, r6, pc}
   12948:	cmp	r5, #0
   1294c:	beq	12968 <pclose@plt+0x944c>
   12950:	mov	r0, r5
   12954:	mov	r1, #0
   12958:	mov	r2, #1
   1295c:	bl	127dc <pclose@plt+0x92c0>
   12960:	cmp	r0, #0
   12964:	popeq	{r4, r5, r6, pc}
   12968:	cmp	r6, #0
   1296c:	beq	12988 <pclose@plt+0x946c>
   12970:	mov	r0, r6
   12974:	mov	r1, #0
   12978:	mvn	r2, #0
   1297c:	bl	127dc <pclose@plt+0x92c0>
   12980:	cmp	r0, #0
   12984:	popeq	{r4, r5, r6, pc}
   12988:	mov	r0, #1
   1298c:	pop	{r4, r5, r6, lr}
   12990:	b	9bc8 <pclose@plt+0x6ac>
   12994:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12998:	movw	r8, #532	; 0x214
   1299c:	movt	r8, #3
   129a0:	movw	r9, #496	; 0x1f0
   129a4:	movt	r9, #3
   129a8:	sub	sp, sp, #24
   129ac:	ldr	r3, [r8]
   129b0:	mov	r4, r0
   129b4:	ldr	r2, [r9]
   129b8:	cmp	r3, #0
   129bc:	str	r2, [sp, #20]
   129c0:	moveq	sl, r3
   129c4:	beq	129d8 <pclose@plt+0x94bc>
   129c8:	mov	r0, r3
   129cc:	mov	r1, #1
   129d0:	bl	146b4 <pclose@plt+0xb198>
   129d4:	ldr	sl, [r8]
   129d8:	mov	r7, #0
   129dc:	mov	r1, r4
   129e0:	add	r0, sp, #4
   129e4:	mov	r5, r7
   129e8:	bl	11e5c <pclose@plt+0x8940>
   129ec:	mov	r1, r7
   129f0:	add	r0, sp, #4
   129f4:	bl	11f68 <pclose@plt+0x8a4c>
   129f8:	subs	r7, r0, #0
   129fc:	beq	12a5c <pclose@plt+0x9540>
   12a00:	bl	133d8 <pclose@plt+0x9ebc>
   12a04:	mov	r4, #0
   12a08:	mov	r6, r0
   12a0c:	add	r0, sp, #12
   12a10:	mov	r1, r6
   12a14:	bl	11e5c <pclose@plt+0x8940>
   12a18:	mov	r1, r4
   12a1c:	add	r0, sp, #12
   12a20:	bl	11f68 <pclose@plt+0x8a4c>
   12a24:	subs	r4, r0, #0
   12a28:	beq	12a50 <pclose@plt+0x9534>
   12a2c:	bl	12774 <pclose@plt+0x9258>
   12a30:	cmp	r0, #0
   12a34:	bne	12a18 <pclose@plt+0x94fc>
   12a38:	cmp	r5, #0
   12a3c:	bne	12a18 <pclose@plt+0x94fc>
   12a40:	ldr	r0, [r8]
   12a44:	bl	14668 <pclose@plt+0xb14c>
   12a48:	mov	r5, r0
   12a4c:	b	12a18 <pclose@plt+0x94fc>
   12a50:	mov	r0, r6
   12a54:	bl	921c <free@plt>
   12a58:	b	129ec <pclose@plt+0x94d0>
   12a5c:	cmp	r5, #0
   12a60:	beq	12abc <pclose@plt+0x95a0>
   12a64:	mov	r0, r5
   12a68:	ldr	r1, [r8]
   12a6c:	bl	14574 <pclose@plt+0xb058>
   12a70:	ldr	r3, [r8]
   12a74:	cmp	r3, r0
   12a78:	mov	r0, sl
   12a7c:	beq	12aa4 <pclose@plt+0x9588>
   12a80:	bl	1290c <pclose@plt+0x93f0>
   12a84:	mov	r0, r5
   12a88:	bl	12774 <pclose@plt+0x9258>
   12a8c:	ldr	r2, [sp, #20]
   12a90:	ldr	r3, [r9]
   12a94:	cmp	r2, r3
   12a98:	bne	12adc <pclose@plt+0x95c0>
   12a9c:	add	sp, sp, #24
   12aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12aa4:	cmp	sl, #0
   12aa8:	beq	12a8c <pclose@plt+0x9570>
   12aac:	mvn	r1, #0
   12ab0:	bl	146b4 <pclose@plt+0xb198>
   12ab4:	mov	r0, r7
   12ab8:	b	12a8c <pclose@plt+0x9570>
   12abc:	cmp	sl, #0
   12ac0:	moveq	r0, #1
   12ac4:	beq	12a8c <pclose@plt+0x9570>
   12ac8:	mov	r0, sl
   12acc:	mvn	r1, #0
   12ad0:	bl	146b4 <pclose@plt+0xb198>
   12ad4:	mov	r0, #1
   12ad8:	b	12a8c <pclose@plt+0x9570>
   12adc:	bl	9294 <__stack_chk_fail@plt>
   12ae0:	push	{r4, lr}
   12ae4:	movw	r4, #532	; 0x214
   12ae8:	movt	r4, #3
   12aec:	ldr	r0, [r4]
   12af0:	cmp	r0, #0
   12af4:	moveq	r4, r0
   12af8:	beq	12b14 <pclose@plt+0x95f8>
   12afc:	mov	r1, #1
   12b00:	bl	146b4 <pclose@plt+0xb198>
   12b04:	ldr	r4, [r4]
   12b08:	cmp	r4, #0
   12b0c:	beq	12b14 <pclose@plt+0x95f8>
   12b10:	bl	11d88 <pclose@plt+0x886c>
   12b14:	mov	r0, r4
   12b18:	pop	{r4, lr}
   12b1c:	b	1290c <pclose@plt+0x93f0>
   12b20:	push	{r4, lr}
   12b24:	movw	r4, #4340	; 0x10f4
   12b28:	movt	r4, #3
   12b2c:	ldr	r0, [r4]
   12b30:	cmp	r0, #0
   12b34:	popne	{r4, pc}
   12b38:	movw	r0, #1668	; 0x684
   12b3c:	movt	r0, #2
   12b40:	bl	117b4 <pclose@plt+0x8298>
   12b44:	cmp	r0, #0
   12b48:	movweq	r0, #1640	; 0x668
   12b4c:	movteq	r0, #2
   12b50:	str	r0, [r4]
   12b54:	pop	{r4, pc}
   12b58:	push	{r4, lr}
   12b5c:	mov	r4, r0
   12b60:	bl	12b20 <pclose@plt+0x9604>
   12b64:	mov	r1, r4
   12b68:	bl	93cc <strchr@plt>
   12b6c:	adds	r0, r0, #0
   12b70:	movne	r0, #1
   12b74:	pop	{r4, pc}
   12b78:	push	{r4, lr}
   12b7c:	mov	r4, #0
   12b80:	b	12b94 <pclose@plt+0x9678>
   12b84:	ldrb	r3, [r3, #1]
   12b88:	add	r4, r4, #1
   12b8c:	cmp	r3, #115	; 0x73
   12b90:	bne	12bb0 <pclose@plt+0x9694>
   12b94:	mov	r1, #37	; 0x25
   12b98:	bl	93cc <strchr@plt>
   12b9c:	subs	r3, r0, #0
   12ba0:	add	r0, r3, #1
   12ba4:	bne	12b84 <pclose@plt+0x9668>
   12ba8:	mov	r0, r4
   12bac:	pop	{r4, pc}
   12bb0:	movw	r0, #999	; 0x3e7
   12bb4:	pop	{r4, pc}
   12bb8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12bbc:	mov	r1, #1
   12bc0:	mov	r8, r0
   12bc4:	mov	r0, #100	; 0x64
   12bc8:	mov	r7, r0
   12bcc:	bl	9c40 <pclose@plt+0x724>
   12bd0:	mov	r9, #0
   12bd4:	mov	r6, r0
   12bd8:	mov	r5, r0
   12bdc:	b	12be4 <pclose@plt+0x96c8>
   12be0:	strb	r4, [r5], #1
   12be4:	mov	r0, r8
   12be8:	bl	9270 <_IO_getc@plt>
   12bec:	rsb	r2, r6, r5
   12bf0:	sub	r3, r7, #1
   12bf4:	cmp	r0, #10
   12bf8:	mov	r4, r0
   12bfc:	beq	12c4c <pclose@plt+0x9730>
   12c00:	cmn	r0, #1
   12c04:	beq	12c4c <pclose@plt+0x9730>
   12c08:	cmp	r2, r3
   12c0c:	blt	12be0 <pclose@plt+0x96c4>
   12c10:	lsl	r7, r7, #1
   12c14:	strb	r9, [r5]
   12c18:	mov	r1, #1
   12c1c:	mov	r0, r7
   12c20:	bl	9c40 <pclose@plt+0x724>
   12c24:	mov	r1, r6
   12c28:	mov	r5, r0
   12c2c:	bl	9318 <strcpy@plt>
   12c30:	mov	r0, r6
   12c34:	mov	r6, r5
   12c38:	bl	921c <free@plt>
   12c3c:	mov	r0, r5
   12c40:	bl	93c0 <strlen@plt>
   12c44:	add	r5, r5, r0
   12c48:	b	12be0 <pclose@plt+0x96c4>
   12c4c:	mov	r3, #0
   12c50:	mov	r0, r6
   12c54:	strb	r3, [r5]
   12c58:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12c5c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12c60:	mov	r4, r0
   12c64:	bl	93c0 <strlen@plt>
   12c68:	mov	r1, #1
   12c6c:	add	r0, r0, r1
   12c70:	bl	9c40 <pclose@plt+0x724>
   12c74:	movw	r3, #63128	; 0xf698
   12c78:	movt	r3, #2
   12c7c:	ldrb	r2, [r4]
   12c80:	ldrb	r3, [r3]
   12c84:	cmp	r2, r3
   12c88:	mov	r6, r0
   12c8c:	beq	12d0c <pclose@plt+0x97f0>
   12c90:	movw	r0, #1688	; 0x698
   12c94:	movt	r0, #2
   12c98:	bl	117b4 <pclose@plt+0x8298>
   12c9c:	subs	r8, r0, #0
   12ca0:	beq	12d68 <pclose@plt+0x984c>
   12ca4:	bl	93c0 <strlen@plt>
   12ca8:	mov	r7, r0
   12cac:	mov	r9, r0
   12cb0:	ldrb	r3, [r4]
   12cb4:	mov	r5, r6
   12cb8:	cmp	r3, #0
   12cbc:	beq	12cfc <pclose@plt+0x97e0>
   12cc0:	cmp	r7, #0
   12cc4:	mov	r0, r4
   12cc8:	mov	r1, r8
   12ccc:	mov	r2, r9
   12cd0:	ble	12ce0 <pclose@plt+0x97c4>
   12cd4:	bl	94d4 <strncmp@plt>
   12cd8:	cmp	r0, #0
   12cdc:	addeq	r4, r4, r9
   12ce0:	ldrb	r3, [r4]
   12ce4:	add	ip, r4, #1
   12ce8:	strb	r3, [r5], #1
   12cec:	ldrb	r3, [r4, #1]
   12cf0:	mov	r4, ip
   12cf4:	cmp	r3, #0
   12cf8:	bne	12cc0 <pclose@plt+0x97a4>
   12cfc:	mov	r3, #0
   12d00:	mov	r0, r6
   12d04:	strb	r3, [r5]
   12d08:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12d0c:	ldrb	r3, [r4, #1]
   12d10:	add	r4, r4, #1
   12d14:	cmp	r3, #0
   12d18:	beq	12d7c <pclose@plt+0x9860>
   12d1c:	movw	r0, #63129	; 0xf699
   12d20:	mov	r5, r6
   12d24:	movt	r0, #2
   12d28:	b	12d44 <pclose@plt+0x9828>
   12d2c:	ldrb	r1, [r4]
   12d30:	strb	r1, [r5], #1
   12d34:	add	r4, r2, #1
   12d38:	ldrb	r3, [r2, #1]
   12d3c:	cmp	r3, #0
   12d40:	beq	12cfc <pclose@plt+0x97e0>
   12d44:	ldrb	r1, [r0]
   12d48:	mov	r2, r4
   12d4c:	cmp	r1, r3
   12d50:	bne	12d2c <pclose@plt+0x9810>
   12d54:	ldrb	r1, [r4, #1]
   12d58:	add	r2, r4, #1
   12d5c:	cmp	r1, r3
   12d60:	beq	12d30 <pclose@plt+0x9814>
   12d64:	b	12cfc <pclose@plt+0x97e0>
   12d68:	mov	r7, #1
   12d6c:	movw	r8, #1684	; 0x694
   12d70:	mov	r9, r7
   12d74:	movt	r8, #2
   12d78:	b	12cb0 <pclose@plt+0x9794>
   12d7c:	mov	r5, r0
   12d80:	b	12cfc <pclose@plt+0x97e0>
   12d84:	push	{r3, lr}
   12d88:	movw	r0, #1688	; 0x698
   12d8c:	movt	r0, #2
   12d90:	bl	117b4 <pclose@plt+0x8298>
   12d94:	movw	r3, #1684	; 0x694
   12d98:	movt	r3, #2
   12d9c:	cmp	r0, #0
   12da0:	moveq	r0, r3
   12da4:	pop	{r3, pc}
   12da8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12dac:	mov	r8, r0
   12db0:	sub	sp, sp, #28
   12db4:	movw	r0, #1688	; 0x698
   12db8:	movt	r0, #2
   12dbc:	bl	117b4 <pclose@plt+0x8298>
   12dc0:	subs	r3, r0, #0
   12dc4:	str	r3, [sp, #16]
   12dc8:	beq	12f3c <pclose@plt+0x9a20>
   12dcc:	bl	93c0 <strlen@plt>
   12dd0:	mov	r7, r0
   12dd4:	str	r0, [sp, #20]
   12dd8:	ldrb	r0, [r8]
   12ddc:	cmp	r0, #0
   12de0:	beq	12eb8 <pclose@plt+0x999c>
   12de4:	mov	r4, #0
   12de8:	movw	r5, #63128	; 0xf698
   12dec:	movw	r6, #63129	; 0xf699
   12df0:	movt	r5, #2
   12df4:	movt	r6, #2
   12df8:	mov	r9, r4
   12dfc:	mov	sl, r8
   12e00:	mov	fp, #1
   12e04:	ldrb	r1, [r5]
   12e08:	add	fp, fp, #1
   12e0c:	cmp	r1, r0
   12e10:	moveq	r4, #1
   12e14:	beq	12e24 <pclose@plt+0x9908>
   12e18:	ldrb	r1, [r6]
   12e1c:	cmp	r1, r0
   12e20:	moveq	r4, #1
   12e24:	bl	12b58 <pclose@plt+0x963c>
   12e28:	cmp	r0, #0
   12e2c:	beq	12e3c <pclose@plt+0x9920>
   12e30:	cmp	r7, #0
   12e34:	addne	fp, fp, r7
   12e38:	moveq	r9, #1
   12e3c:	ldrb	r0, [sl, #1]!
   12e40:	cmp	r0, #0
   12e44:	bne	12e04 <pclose@plt+0x98e8>
   12e48:	cmp	r9, #0
   12e4c:	beq	12ebc <pclose@plt+0x99a0>
   12e50:	cmp	r4, #0
   12e54:	bne	12eb0 <pclose@plt+0x9994>
   12e58:	mov	r0, r8
   12e5c:	bl	93c0 <strlen@plt>
   12e60:	mov	r1, #1
   12e64:	add	r4, r0, #3
   12e68:	mov	r0, r4
   12e6c:	bl	9c40 <pclose@plt+0x724>
   12e70:	movw	r3, #63129	; 0xf699
   12e74:	movt	r3, #2
   12e78:	ldrb	r2, [r5]
   12e7c:	mov	r1, r4
   12e80:	movw	ip, #1704	; 0x6a8
   12e84:	ldrb	r3, [r3]
   12e88:	movt	ip, #2
   12e8c:	str	r2, [sp, #4]
   12e90:	mov	r2, #1
   12e94:	str	r8, [sp, #8]
   12e98:	str	r3, [sp, #12]
   12e9c:	mvn	r3, #0
   12ea0:	str	ip, [sp]
   12ea4:	mov	r6, r0
   12ea8:	bl	94f8 <__snprintf_chk@plt>
   12eac:	mov	r0, r6
   12eb0:	add	sp, sp, #28
   12eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12eb8:	mov	fp, #1
   12ebc:	mov	r0, fp
   12ec0:	mov	r1, #1
   12ec4:	bl	9c40 <pclose@plt+0x724>
   12ec8:	mov	r5, r0
   12ecc:	ldrb	r0, [r8]
   12ed0:	cmp	r0, #0
   12ed4:	beq	12f24 <pclose@plt+0x9a08>
   12ed8:	sub	r8, r8, #1
   12edc:	mov	r4, r5
   12ee0:	b	12f00 <pclose@plt+0x99e4>
   12ee4:	ldrb	r2, [r8, #1]!
   12ee8:	add	r3, r4, #1
   12eec:	strb	r2, [r4]
   12ef0:	mov	r4, r3
   12ef4:	ldrb	r0, [r8, #1]
   12ef8:	cmp	r0, #0
   12efc:	beq	12f28 <pclose@plt+0x9a0c>
   12f00:	bl	12b58 <pclose@plt+0x963c>
   12f04:	cmp	r0, #0
   12f08:	beq	12ee4 <pclose@plt+0x99c8>
   12f0c:	mov	r0, r4
   12f10:	ldr	r1, [sp, #16]
   12f14:	bl	9318 <strcpy@plt>
   12f18:	ldr	r3, [sp, #20]
   12f1c:	add	r4, r4, r3
   12f20:	b	12ee4 <pclose@plt+0x99c8>
   12f24:	mov	r3, r5
   12f28:	mov	r0, r5
   12f2c:	mov	r2, #0
   12f30:	strb	r2, [r3]
   12f34:	add	sp, sp, #28
   12f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f3c:	mov	r7, #1
   12f40:	movw	r3, #1684	; 0x694
   12f44:	str	r7, [sp, #20]
   12f48:	movt	r3, #2
   12f4c:	str	r3, [sp, #16]
   12f50:	b	12dd8 <pclose@plt+0x98bc>
   12f54:	push	{r4, r5, r6, r7, lr}
   12f58:	mov	r5, r0
   12f5c:	sub	sp, sp, #20
   12f60:	movw	r0, #1712	; 0x6b0
   12f64:	movt	r0, #2
   12f68:	bl	117b4 <pclose@plt+0x8298>
   12f6c:	subs	r4, r0, #0
   12f70:	mov	r0, r5
   12f74:	beq	12f84 <pclose@plt+0x9a68>
   12f78:	ldrb	r3, [r4]
   12f7c:	cmp	r3, #0
   12f80:	bne	12f98 <pclose@plt+0x9a7c>
   12f84:	movw	r1, #14520	; 0x38b8
   12f88:	movt	r1, #2
   12f8c:	add	sp, sp, #20
   12f90:	pop	{r4, r5, r6, r7, lr}
   12f94:	b	9480 <popen@plt>
   12f98:	bl	12da8 <pclose@plt+0x988c>
   12f9c:	subs	r6, r0, #0
   12fa0:	beq	13030 <pclose@plt+0x9b14>
   12fa4:	mov	r0, r4
   12fa8:	bl	93c0 <strlen@plt>
   12fac:	mov	r7, r0
   12fb0:	mov	r0, r6
   12fb4:	bl	93c0 <strlen@plt>
   12fb8:	mov	r1, #1
   12fbc:	add	r0, r7, r0
   12fc0:	add	r7, r0, #5
   12fc4:	mov	r0, r7
   12fc8:	bl	9c40 <pclose@plt+0x724>
   12fcc:	mov	r1, r7
   12fd0:	str	r4, [sp, #4]
   12fd4:	movw	r2, #1720	; 0x6b8
   12fd8:	str	r6, [sp, #12]
   12fdc:	movt	r2, #2
   12fe0:	movw	r3, #1732	; 0x6c4
   12fe4:	str	r2, [sp]
   12fe8:	movt	r3, #2
   12fec:	mov	r2, #1
   12ff0:	str	r3, [sp, #8]
   12ff4:	mvn	r3, #0
   12ff8:	mov	r5, r0
   12ffc:	bl	94f8 <__snprintf_chk@plt>
   13000:	mov	r0, r6
   13004:	bl	921c <free@plt>
   13008:	mov	r0, r5
   1300c:	movw	r1, #14520	; 0x38b8
   13010:	movt	r1, #2
   13014:	bl	9480 <popen@plt>
   13018:	mov	r4, r0
   1301c:	mov	r0, r5
   13020:	bl	921c <free@plt>
   13024:	mov	r0, r4
   13028:	add	sp, sp, #20
   1302c:	pop	{r4, r5, r6, r7, pc}
   13030:	mov	r0, r5
   13034:	b	12f84 <pclose@plt+0x9a68>
   13038:	push	{r4, r5, r6, r7, lr}
   1303c:	mov	r5, r0
   13040:	sub	sp, sp, #20
   13044:	movw	r0, #572	; 0x23c
   13048:	movt	r0, #2
   1304c:	bl	117b4 <pclose@plt+0x8298>
   13050:	subs	r4, r0, #0
   13054:	beq	13104 <pclose@plt+0x9be8>
   13058:	ldrb	r3, [r4]
   1305c:	cmp	r3, #0
   13060:	beq	13104 <pclose@plt+0x9be8>
   13064:	bl	93c0 <strlen@plt>
   13068:	mov	r6, r0
   1306c:	mov	r0, r5
   13070:	bl	93c0 <strlen@plt>
   13074:	mov	r1, #1
   13078:	add	r0, r6, r0
   1307c:	add	r6, r0, #2
   13080:	mov	r0, r6
   13084:	bl	91b0 <calloc@plt>
   13088:	subs	r7, r0, #0
   1308c:	beq	13104 <pclose@plt+0x9be8>
   13090:	mov	r1, r6
   13094:	str	r4, [sp, #4]
   13098:	str	r5, [sp, #12]
   1309c:	movw	r2, #1736	; 0x6c8
   130a0:	movw	r3, #628	; 0x274
   130a4:	movt	r2, #2
   130a8:	movt	r3, #2
   130ac:	str	r2, [sp]
   130b0:	str	r3, [sp, #8]
   130b4:	mov	r2, #1
   130b8:	mvn	r3, #0
   130bc:	bl	94f8 <__snprintf_chk@plt>
   130c0:	mov	r0, r7
   130c4:	bl	12c5c <pclose@plt+0x9740>
   130c8:	mov	r1, #0
   130cc:	mov	r4, r0
   130d0:	bl	9348 <open64@plt>
   130d4:	cmp	r0, #0
   130d8:	blt	130f4 <pclose@plt+0x9bd8>
   130dc:	bl	94ec <close@plt>
   130e0:	mov	r0, r4
   130e4:	bl	921c <free@plt>
   130e8:	mov	r0, r7
   130ec:	add	sp, sp, #20
   130f0:	pop	{r4, r5, r6, r7, pc}
   130f4:	mov	r0, r7
   130f8:	bl	921c <free@plt>
   130fc:	mov	r0, r4
   13100:	bl	921c <free@plt>
   13104:	mov	r0, #0
   13108:	b	130ec <pclose@plt+0x9bd0>
   1310c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13110:	mov	r6, r0
   13114:	ldrb	r3, [r0]
   13118:	cmp	r3, #0
   1311c:	beq	132a4 <pclose@plt+0x9d88>
   13120:	movw	r7, #532	; 0x214
   13124:	movw	r8, #528	; 0x210
   13128:	movt	r7, #3
   1312c:	movt	r8, #3
   13130:	mov	r4, r0
   13134:	mov	r5, #0
   13138:	cmp	r3, #35	; 0x23
   1313c:	beq	13220 <pclose@plt+0x9d04>
   13140:	cmp	r3, #37	; 0x25
   13144:	beq	13220 <pclose@plt+0x9d04>
   13148:	ldrb	r3, [r4, #1]
   1314c:	add	r5, r5, #1
   13150:	cmp	r3, #0
   13154:	add	r4, r4, #1
   13158:	bne	13138 <pclose@plt+0x9c1c>
   1315c:	add	r0, r5, #1
   13160:	mov	r1, #1
   13164:	bl	9c40 <pclose@plt+0x724>
   13168:	ldrb	r3, [r6]
   1316c:	cmp	r3, #0
   13170:	mov	r7, r0
   13174:	beq	132ac <pclose@plt+0x9d90>
   13178:	movw	r8, #532	; 0x214
   1317c:	movw	r9, #528	; 0x210
   13180:	movt	r8, #3
   13184:	movt	r9, #3
   13188:	mov	r5, r0
   1318c:	mov	r4, r6
   13190:	cmp	r3, #35	; 0x23
   13194:	beq	131c8 <pclose@plt+0x9cac>
   13198:	cmp	r3, #37	; 0x25
   1319c:	beq	131c8 <pclose@plt+0x9cac>
   131a0:	strb	r3, [r5]
   131a4:	add	r5, r5, #1
   131a8:	ldrb	r3, [r4, #1]
   131ac:	cmp	r3, #0
   131b0:	add	r4, r4, #1
   131b4:	bne	13190 <pclose@plt+0x9c74>
   131b8:	mov	r3, #0
   131bc:	mov	r0, r7
   131c0:	strb	r3, [r5]
   131c4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   131c8:	cmp	r6, r4
   131cc:	bcs	131dc <pclose@plt+0x9cc0>
   131d0:	ldrb	r2, [r4, #-1]
   131d4:	cmp	r2, r3
   131d8:	beq	131a0 <pclose@plt+0x9c84>
   131dc:	ldrb	r2, [r4, #1]
   131e0:	cmp	r3, r2
   131e4:	beq	13288 <pclose@plt+0x9d6c>
   131e8:	cmp	r3, #37	; 0x25
   131ec:	beq	13290 <pclose@plt+0x9d74>
   131f0:	cmp	r3, #35	; 0x23
   131f4:	ldreq	r0, [r9]
   131f8:	bne	131a0 <pclose@plt+0x9c84>
   131fc:	cmp	r0, #0
   13200:	beq	131a0 <pclose@plt+0x9c84>
   13204:	bl	14668 <pclose@plt+0xb14c>
   13208:	mov	r1, r0
   1320c:	mov	r0, r5
   13210:	bl	9288 <stpcpy@plt>
   13214:	ldrb	r3, [r4, #1]
   13218:	mov	r5, r0
   1321c:	b	131ac <pclose@plt+0x9c90>
   13220:	cmp	r6, r4
   13224:	bcs	13234 <pclose@plt+0x9d18>
   13228:	ldrb	r2, [r4, #-1]
   1322c:	cmp	r2, r3
   13230:	beq	13298 <pclose@plt+0x9d7c>
   13234:	ldrb	r2, [r4, #1]
   13238:	cmp	r3, r2
   1323c:	beq	13280 <pclose@plt+0x9d64>
   13240:	cmp	r3, #37	; 0x25
   13244:	beq	13260 <pclose@plt+0x9d44>
   13248:	cmp	r3, #35	; 0x23
   1324c:	ldreq	r0, [r8]
   13250:	beq	13264 <pclose@plt+0x9d48>
   13254:	add	r5, r5, #1
   13258:	mov	r3, r2
   1325c:	b	13150 <pclose@plt+0x9c34>
   13260:	ldr	r0, [r7]
   13264:	cmp	r0, #0
   13268:	beq	13254 <pclose@plt+0x9d38>
   1326c:	bl	14668 <pclose@plt+0xb14c>
   13270:	bl	93c0 <strlen@plt>
   13274:	ldrb	r3, [r4, #1]
   13278:	add	r5, r0, r5
   1327c:	b	13150 <pclose@plt+0x9c34>
   13280:	add	r4, r4, #1
   13284:	b	13138 <pclose@plt+0x9c1c>
   13288:	add	r4, r4, #1
   1328c:	b	13190 <pclose@plt+0x9c74>
   13290:	ldr	r0, [r8]
   13294:	b	131fc <pclose@plt+0x9ce0>
   13298:	add	r5, r5, #1
   1329c:	ldrb	r3, [r4, #1]
   132a0:	b	13150 <pclose@plt+0x9c34>
   132a4:	mov	r0, #1
   132a8:	b	13160 <pclose@plt+0x9c44>
   132ac:	mov	r5, r0
   132b0:	b	131b8 <pclose@plt+0x9c9c>
   132b4:	push	{r4, r5, r6, r7, r8, lr}
   132b8:	movw	r6, #496	; 0x1f0
   132bc:	movt	r6, #3
   132c0:	sub	sp, sp, #272	; 0x110
   132c4:	mov	r5, r0
   132c8:	ldr	r3, [r6]
   132cc:	str	r3, [sp, #268]	; 0x10c
   132d0:	bl	c114 <pclose@plt+0x2bf8>
   132d4:	cmp	r0, #0
   132d8:	bne	132f8 <pclose@plt+0x9ddc>
   132dc:	mov	r0, #0
   132e0:	ldr	r2, [sp, #268]	; 0x10c
   132e4:	ldr	r3, [r6]
   132e8:	cmp	r2, r3
   132ec:	bne	133d4 <pclose@plt+0x9eb8>
   132f0:	add	sp, sp, #272	; 0x110
   132f4:	pop	{r4, r5, r6, r7, r8, pc}
   132f8:	mov	r2, #0
   132fc:	mov	r3, #0
   13300:	mov	r8, #0
   13304:	mov	r0, r5
   13308:	str	r8, [sp]
   1330c:	bl	92e8 <lseek64@plt>
   13310:	mvn	r2, #0
   13314:	mvn	r3, #0
   13318:	cmp	r1, r3
   1331c:	cmpeq	r0, r2
   13320:	beq	132dc <pclose@plt+0x9dc0>
   13324:	add	r4, sp, #12
   13328:	mov	r0, r5
   1332c:	mov	r2, #256	; 0x100
   13330:	add	r5, sp, #272	; 0x110
   13334:	mov	r1, r4
   13338:	movw	r7, #16604	; 0x40dc
   1333c:	bl	91ec <read@plt>
   13340:	movt	r7, #3
   13344:	str	r4, [r5, #-264]!	; 0xfffffef8
   13348:	mov	r3, r4
   1334c:	add	r4, r4, r0
   13350:	cmp	r4, r3
   13354:	bls	13398 <pclose@plt+0x9e7c>
   13358:	mov	r0, r5
   1335c:	mov	r1, #1
   13360:	mov	r2, r4
   13364:	bl	d11c <pclose@plt+0x3c00>
   13368:	ldr	r3, [r7]
   1336c:	cmp	r3, #2
   13370:	bne	13380 <pclose@plt+0x9e64>
   13374:	bic	r3, r0, #128	; 0x80
   13378:	cmp	r3, #27
   1337c:	beq	133b4 <pclose@plt+0x9e98>
   13380:	bl	c93c <pclose@plt+0x3420>
   13384:	cmp	r0, #0
   13388:	addne	r8, r8, #1
   1338c:	ldr	r3, [sp, #8]
   13390:	cmp	r4, r3
   13394:	bhi	13358 <pclose@plt+0x9e3c>
   13398:	cmp	r8, #5
   1339c:	movle	r0, #0
   133a0:	movgt	r0, #1
   133a4:	b	132e0 <pclose@plt+0x9dc4>
   133a8:	bl	15b48 <pclose@plt+0xc62c>
   133ac:	cmp	r0, #0
   133b0:	beq	1338c <pclose@plt+0x9e70>
   133b4:	mov	r0, r5
   133b8:	mov	r1, #1
   133bc:	mov	r2, r4
   133c0:	bl	d11c <pclose@plt+0x3c00>
   133c4:	ldr	r3, [sp, #8]
   133c8:	cmp	r4, r3
   133cc:	bhi	133a8 <pclose@plt+0x9e8c>
   133d0:	b	13350 <pclose@plt+0x9e34>
   133d4:	bl	9294 <__stack_chk_fail@plt>
   133d8:	push	{r4, r5, r6, r7, r8, r9, lr}
   133dc:	sub	sp, sp, #28
   133e0:	bl	1310c <pclose@plt+0x9bf0>
   133e4:	movw	r3, #16368	; 0x3ff0
   133e8:	movt	r3, #3
   133ec:	ldr	r3, [r3]
   133f0:	cmp	r3, #0
   133f4:	mov	r7, r0
   133f8:	movne	r0, r0
   133fc:	beq	13408 <pclose@plt+0x9eec>
   13400:	add	sp, sp, #28
   13404:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13408:	bl	12c5c <pclose@plt+0x9740>
   1340c:	mov	r8, r0
   13410:	movw	r0, #1688	; 0x698
   13414:	movt	r0, #2
   13418:	bl	117b4 <pclose@plt+0x8298>
   1341c:	movw	r2, #1684	; 0x694
   13420:	movt	r2, #2
   13424:	movw	r3, #756	; 0x2f4
   13428:	movt	r3, #2
   1342c:	cmp	r0, #0
   13430:	moveq	r0, r2
   13434:	ldrb	r2, [r0]
   13438:	cmp	r2, #0
   1343c:	moveq	r0, r3
   13440:	bl	12da8 <pclose@plt+0x988c>
   13444:	subs	r6, r0, #0
   13448:	beq	135cc <pclose@plt+0xa0b0>
   1344c:	movw	r0, #1756	; 0x6dc
   13450:	movt	r0, #2
   13454:	bl	117b4 <pclose@plt+0x8298>
   13458:	subs	r4, r0, #0
   1345c:	beq	135e0 <pclose@plt+0xa0c4>
   13460:	ldrb	r3, [r4]
   13464:	cmp	r3, #0
   13468:	beq	135b4 <pclose@plt+0xa098>
   1346c:	bl	93c0 <strlen@plt>
   13470:	mov	r9, r0
   13474:	mov	r0, r7
   13478:	bl	93c0 <strlen@plt>
   1347c:	mov	r5, r0
   13480:	bl	12b20 <pclose@plt+0x9604>
   13484:	bl	93c0 <strlen@plt>
   13488:	add	r9, r5, r9
   1348c:	add	r9, r9, #24
   13490:	mov	r1, #1
   13494:	rsb	r0, r0, r0, lsl #3
   13498:	add	r9, r9, r0
   1349c:	mov	r0, r9
   134a0:	bl	9c40 <pclose@plt+0x724>
   134a4:	movw	r2, #63128	; 0xf698
   134a8:	movw	r3, #63129	; 0xf699
   134ac:	movt	r2, #2
   134b0:	movt	r3, #2
   134b4:	str	r4, [sp, #4]
   134b8:	ldrb	r4, [r2]
   134bc:	mov	r1, r9
   134c0:	ldrb	lr, [r3]
   134c4:	mov	r2, #1
   134c8:	mvn	r3, #0
   134cc:	str	r6, [sp, #16]
   134d0:	str	r4, [sp, #8]
   134d4:	movw	ip, #1768	; 0x6e8
   134d8:	str	lr, [sp, #12]
   134dc:	movt	ip, #2
   134e0:	str	ip, [sp]
   134e4:	mov	r5, r0
   134e8:	bl	94f8 <__snprintf_chk@plt>
   134ec:	mov	r0, r6
   134f0:	bl	921c <free@plt>
   134f4:	bl	12b20 <pclose@plt+0x9604>
   134f8:	ldrb	r4, [r0]
   134fc:	cmp	r4, #0
   13500:	movne	r6, r0
   13504:	beq	13538 <pclose@plt+0xa01c>
   13508:	mov	r0, r5
   1350c:	bl	93c0 <strlen@plt>
   13510:	str	r4, [sp]
   13514:	movw	r3, #1800	; 0x708
   13518:	mov	r1, #1
   1351c:	movt	r3, #2
   13520:	mvn	r2, #0
   13524:	add	r0, r5, r0
   13528:	bl	93fc <__sprintf_chk@plt>
   1352c:	ldrb	r4, [r6, #1]!
   13530:	cmp	r4, #0
   13534:	bne	13508 <pclose@plt+0x9fec>
   13538:	mov	r0, r5
   1353c:	bl	93c0 <strlen@plt>
   13540:	mov	r1, #1
   13544:	mvn	r2, #0
   13548:	str	r7, [sp]
   1354c:	movw	r3, #1792	; 0x700
   13550:	movt	r3, #2
   13554:	add	r0, r5, r0
   13558:	bl	93fc <__sprintf_chk@plt>
   1355c:	mov	r0, r5
   13560:	bl	12f54 <pclose@plt+0x9a38>
   13564:	mov	r4, r0
   13568:	mov	r0, r5
   1356c:	bl	921c <free@plt>
   13570:	cmp	r4, #0
   13574:	beq	135cc <pclose@plt+0xa0b0>
   13578:	mov	r0, r4
   1357c:	bl	12bb8 <pclose@plt+0x969c>
   13580:	mov	r5, r0
   13584:	mov	r0, r4
   13588:	bl	951c <pclose@plt>
   1358c:	ldrb	r3, [r5]
   13590:	cmp	r3, #0
   13594:	beq	135c4 <pclose@plt+0xa0a8>
   13598:	mov	r0, r8
   1359c:	bl	921c <free@plt>
   135a0:	mov	r0, r7
   135a4:	bl	921c <free@plt>
   135a8:	mov	r0, r5
   135ac:	add	sp, sp, #28
   135b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   135b4:	movw	r4, #1744	; 0x6d0
   135b8:	mov	r9, #8
   135bc:	movt	r4, #2
   135c0:	b	13474 <pclose@plt+0x9f58>
   135c4:	mov	r0, r5
   135c8:	bl	921c <free@plt>
   135cc:	mov	r0, r8
   135d0:	bl	921c <free@plt>
   135d4:	mov	r0, r7
   135d8:	add	sp, sp, #28
   135dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   135e0:	movw	r4, #1744	; 0x6d0
   135e4:	mov	r9, #8
   135e8:	movt	r4, #2
   135ec:	b	13474 <pclose@plt+0x9f58>
   135f0:	movw	r3, #16368	; 0x3ff0
   135f4:	movt	r3, #3
   135f8:	push	{r4, r5, r6, lr}
   135fc:	mov	r6, r0
   13600:	ldr	r3, [r3]
   13604:	sub	sp, sp, #8
   13608:	cmp	r3, #0
   1360c:	movne	r0, #0
   13610:	bne	13684 <pclose@plt+0xa168>
   13614:	bl	93c0 <strlen@plt>
   13618:	mov	r1, #1
   1361c:	add	r5, r0, #2
   13620:	mov	r0, r5
   13624:	bl	9c40 <pclose@plt+0x724>
   13628:	mov	r1, r5
   1362c:	mvn	r3, #0
   13630:	mov	r2, #1
   13634:	str	r6, [sp, #4]
   13638:	movw	ip, #1808	; 0x710
   1363c:	movt	ip, #2
   13640:	str	ip, [sp]
   13644:	mov	r4, r0
   13648:	bl	94f8 <__snprintf_chk@plt>
   1364c:	mov	r0, r4
   13650:	bl	133d8 <pclose@plt+0x9ebc>
   13654:	mov	r5, r0
   13658:	bl	12c5c <pclose@plt+0x9740>
   1365c:	mov	r1, r4
   13660:	mov	r6, r0
   13664:	bl	91d4 <strcmp@plt>
   13668:	subs	r3, r0, #0
   1366c:	beq	1368c <pclose@plt+0xa170>
   13670:	mov	r0, r6
   13674:	bl	921c <free@plt>
   13678:	mov	r0, r4
   1367c:	bl	921c <free@plt>
   13680:	mov	r0, r5
   13684:	add	sp, sp, #8
   13688:	pop	{r4, r5, r6, pc}
   1368c:	mov	r0, r5
   13690:	mov	r5, r3
   13694:	bl	921c <free@plt>
   13698:	b	13670 <pclose@plt+0xa154>
   1369c:	movw	r3, #16640	; 0x4100
   136a0:	movt	r3, #3
   136a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   136a8:	movw	r6, #496	; 0x1f0
   136ac:	movt	r6, #3
   136b0:	ldr	r3, [r3]
   136b4:	mov	r7, r0
   136b8:	sub	sp, sp, #20
   136bc:	ldr	r0, [r6]
   136c0:	cmp	r3, #0
   136c4:	mov	r8, r1
   136c8:	mov	r9, r2
   136cc:	str	r0, [sp, #12]
   136d0:	beq	13830 <pclose@plt+0xa314>
   136d4:	movw	r3, #16368	; 0x3ff0
   136d8:	movt	r3, #3
   136dc:	ldr	r4, [r3]
   136e0:	cmp	r4, #0
   136e4:	bne	13830 <pclose@plt+0xa314>
   136e8:	mvn	r0, #0
   136ec:	bl	b388 <pclose@plt+0x1e6c>
   136f0:	movw	r0, #1812	; 0x714
   136f4:	movt	r0, #2
   136f8:	bl	117b4 <pclose@plt+0x8298>
   136fc:	subs	r5, r0, #0
   13700:	beq	13830 <pclose@plt+0xa314>
   13704:	ldrb	ip, [r5]
   13708:	cmp	ip, #124	; 0x7c
   1370c:	bne	13728 <pclose@plt+0xa20c>
   13710:	add	r3, r5, #1
   13714:	mov	r5, r3
   13718:	ldrb	ip, [r3], #1
   1371c:	add	r4, r4, #1
   13720:	cmp	ip, #124	; 0x7c
   13724:	beq	13714 <pclose@plt+0xa1f8>
   13728:	cmp	ip, #45	; 0x2d
   1372c:	addeq	r5, r5, #1
   13730:	beq	1374c <pclose@plt+0xa230>
   13734:	ldrb	r3, [r7]
   13738:	cmp	r3, #45	; 0x2d
   1373c:	bne	1374c <pclose@plt+0xa230>
   13740:	ldrb	r3, [r7, #1]
   13744:	cmp	r3, #0
   13748:	beq	13830 <pclose@plt+0xa314>
   1374c:	mov	r0, r5
   13750:	bl	12b78 <pclose@plt+0x965c>
   13754:	cmp	r0, #1
   13758:	bgt	13820 <pclose@plt+0xa304>
   1375c:	mov	r0, r5
   13760:	bl	93c0 <strlen@plt>
   13764:	mov	fp, r0
   13768:	mov	r0, r7
   1376c:	bl	93c0 <strlen@plt>
   13770:	mov	r1, #1
   13774:	add	r0, fp, r0
   13778:	add	fp, r0, #2
   1377c:	mov	r0, fp
   13780:	bl	9c40 <pclose@plt+0x724>
   13784:	mov	r1, fp
   13788:	mov	r2, #1
   1378c:	mvn	r3, #0
   13790:	stm	sp, {r5, r7}
   13794:	mov	sl, r0
   13798:	bl	94f8 <__snprintf_chk@plt>
   1379c:	mov	r0, sl
   137a0:	bl	12f54 <pclose@plt+0x9a38>
   137a4:	mov	r5, r0
   137a8:	mov	r0, sl
   137ac:	bl	921c <free@plt>
   137b0:	cmp	r5, #0
   137b4:	beq	13830 <pclose@plt+0xa314>
   137b8:	cmp	r4, #0
   137bc:	mov	r0, r5
   137c0:	beq	1384c <pclose@plt+0xa330>
   137c4:	bl	9438 <fileno@plt>
   137c8:	add	r1, sp, #11
   137cc:	mov	r2, #1
   137d0:	mov	r7, r0
   137d4:	bl	91ec <read@plt>
   137d8:	cmp	r0, #1
   137dc:	beq	13870 <pclose@plt+0xa354>
   137e0:	mov	r0, r5
   137e4:	bl	951c <pclose@plt>
   137e8:	rsbs	r0, r0, #1
   137ec:	movcc	r0, #0
   137f0:	cmp	r4, #1
   137f4:	movle	r0, #0
   137f8:	cmp	r0, #0
   137fc:	beq	13834 <pclose@plt+0xa318>
   13800:	mov	r2, #0
   13804:	mvn	r3, #0
   13808:	str	r2, [r9]
   1380c:	movw	r0, #1528	; 0x5f8
   13810:	str	r3, [r8]
   13814:	movt	r0, #2
   13818:	bl	9c64 <pclose@plt+0x748>
   1381c:	b	13834 <pclose@plt+0xa318>
   13820:	movw	r0, #1824	; 0x720
   13824:	mov	r1, #0
   13828:	movt	r0, #2
   1382c:	bl	1a804 <error@@Base>
   13830:	mov	r0, #0
   13834:	ldr	r2, [sp, #12]
   13838:	ldr	r3, [r6]
   1383c:	cmp	r2, r3
   13840:	bne	13890 <pclose@plt+0xa374>
   13844:	add	sp, sp, #20
   13848:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1384c:	bl	12bb8 <pclose@plt+0x969c>
   13850:	mov	r4, r0
   13854:	mov	r0, r5
   13858:	bl	951c <pclose@plt>
   1385c:	ldrb	r3, [r4]
   13860:	cmp	r3, #0
   13864:	beq	13830 <pclose@plt+0xa314>
   13868:	mov	r0, r4
   1386c:	b	13834 <pclose@plt+0xa318>
   13870:	ldrb	r0, [sp, #11]
   13874:	bl	b388 <pclose@plt+0x1e6c>
   13878:	str	r5, [r9]
   1387c:	movw	r0, #756	; 0x2f4
   13880:	str	r7, [r8]
   13884:	movt	r0, #2
   13888:	bl	9c64 <pclose@plt+0x748>
   1388c:	b	13834 <pclose@plt+0xa318>
   13890:	bl	9294 <__stack_chk_fail@plt>
   13894:	movw	r3, #16368	; 0x3ff0
   13898:	movt	r3, #3
   1389c:	push	{r4, r5, r6, r7, r8, lr}
   138a0:	mov	r4, r0
   138a4:	ldr	r3, [r3]
   138a8:	sub	sp, sp, #16
   138ac:	mov	r5, r1
   138b0:	cmp	r3, #0
   138b4:	bne	1396c <pclose@plt+0xa450>
   138b8:	cmp	r2, #0
   138bc:	beq	138c8 <pclose@plt+0xa3ac>
   138c0:	mov	r0, r2
   138c4:	bl	951c <pclose@plt>
   138c8:	movw	r0, #1852	; 0x73c
   138cc:	movt	r0, #2
   138d0:	bl	117b4 <pclose@plt+0x8298>
   138d4:	subs	r6, r0, #0
   138d8:	beq	1396c <pclose@plt+0xa450>
   138dc:	bl	12b78 <pclose@plt+0x965c>
   138e0:	cmp	r0, #2
   138e4:	bgt	13974 <pclose@plt+0xa458>
   138e8:	mov	r0, r6
   138ec:	bl	93c0 <strlen@plt>
   138f0:	mov	r8, r0
   138f4:	mov	r0, r5
   138f8:	bl	93c0 <strlen@plt>
   138fc:	mov	r7, r0
   13900:	mov	r0, r4
   13904:	bl	93c0 <strlen@plt>
   13908:	add	r8, r8, r7
   1390c:	add	r8, r8, #2
   13910:	mov	r1, #1
   13914:	add	r8, r8, r0
   13918:	mov	r0, r8
   1391c:	bl	9c40 <pclose@plt+0x724>
   13920:	mov	r1, r8
   13924:	mov	r2, #1
   13928:	mvn	r3, #0
   1392c:	str	r4, [sp, #8]
   13930:	str	r6, [sp]
   13934:	str	r5, [sp, #4]
   13938:	mov	r7, r0
   1393c:	bl	94f8 <__snprintf_chk@plt>
   13940:	mov	r0, r7
   13944:	bl	12f54 <pclose@plt+0x9a38>
   13948:	mov	r4, r0
   1394c:	mov	r0, r7
   13950:	bl	921c <free@plt>
   13954:	cmp	r4, #0
   13958:	beq	1396c <pclose@plt+0xa450>
   1395c:	mov	r0, r4
   13960:	add	sp, sp, #16
   13964:	pop	{r4, r5, r6, r7, r8, lr}
   13968:	b	951c <pclose@plt>
   1396c:	add	sp, sp, #16
   13970:	pop	{r4, r5, r6, r7, r8, pc}
   13974:	movw	r0, #1864	; 0x748
   13978:	movt	r0, #2
   1397c:	add	sp, sp, #16
   13980:	pop	{r4, r5, r6, r7, r8, lr}
   13984:	b	1a804 <error@@Base>
   13988:	push	{r4, r5, r6, lr}
   1398c:	movw	r4, #496	; 0x1f0
   13990:	movt	r4, #3
   13994:	sub	sp, sp, #112	; 0x70
   13998:	ldr	r3, [r4]
   1399c:	str	r3, [sp, #108]	; 0x6c
   139a0:	bl	12c5c <pclose@plt+0x9740>
   139a4:	mov	r2, sp
   139a8:	mov	r5, r0
   139ac:	mov	r0, #3
   139b0:	mov	r1, r5
   139b4:	bl	94bc <__xstat64@plt>
   139b8:	cmp	r0, #0
   139bc:	movlt	r6, #0
   139c0:	blt	139d8 <pclose@plt+0xa4bc>
   139c4:	ldr	r6, [sp, #16]
   139c8:	and	r6, r6, #61440	; 0xf000
   139cc:	subs	r3, r6, #16384	; 0x4000
   139d0:	rsbs	r6, r3, #0
   139d4:	adcs	r6, r6, r3
   139d8:	mov	r0, r5
   139dc:	bl	921c <free@plt>
   139e0:	ldr	r2, [sp, #108]	; 0x6c
   139e4:	ldr	r3, [r4]
   139e8:	mov	r0, r6
   139ec:	cmp	r2, r3
   139f0:	bne	139fc <pclose@plt+0xa4e0>
   139f4:	add	sp, sp, #112	; 0x70
   139f8:	pop	{r4, r5, r6, pc}
   139fc:	bl	9294 <__stack_chk_fail@plt>
   13a00:	push	{r4, r5, r6, lr}
   13a04:	movw	r4, #496	; 0x1f0
   13a08:	movt	r4, #3
   13a0c:	sub	sp, sp, #112	; 0x70
   13a10:	movw	r5, #16580	; 0x40c4
   13a14:	movt	r5, #3
   13a18:	ldr	r3, [r4]
   13a1c:	str	r3, [sp, #108]	; 0x6c
   13a20:	bl	12c5c <pclose@plt+0x9740>
   13a24:	ldr	r3, [r5]
   13a28:	cmp	r3, #0
   13a2c:	mov	r6, r0
   13a30:	bne	13a40 <pclose@plt+0xa524>
   13a34:	bl	13988 <pclose@plt+0xa46c>
   13a38:	cmp	r0, #0
   13a3c:	bne	13ac8 <pclose@plt+0xa5ac>
   13a40:	mov	r0, #3
   13a44:	mov	r1, r6
   13a48:	mov	r2, sp
   13a4c:	bl	94bc <__xstat64@plt>
   13a50:	cmp	r0, #0
   13a54:	blt	13af8 <pclose@plt+0xa5dc>
   13a58:	ldr	r5, [r5]
   13a5c:	cmp	r5, #0
   13a60:	movne	r5, #0
   13a64:	beq	13a8c <pclose@plt+0xa570>
   13a68:	mov	r0, r6
   13a6c:	bl	921c <free@plt>
   13a70:	ldr	r2, [sp, #108]	; 0x6c
   13a74:	ldr	r3, [r4]
   13a78:	mov	r0, r5
   13a7c:	cmp	r2, r3
   13a80:	bne	13b08 <pclose@plt+0xa5ec>
   13a84:	add	sp, sp, #112	; 0x70
   13a88:	pop	{r4, r5, r6, pc}
   13a8c:	ldr	r3, [sp, #16]
   13a90:	and	r3, r3, #61440	; 0xf000
   13a94:	cmp	r3, #32768	; 0x8000
   13a98:	beq	13a68 <pclose@plt+0xa54c>
   13a9c:	mov	r0, r6
   13aa0:	bl	93c0 <strlen@plt>
   13aa4:	mov	r1, #1
   13aa8:	add	r0, r0, #42	; 0x2a
   13aac:	bl	9c40 <pclose@plt+0x724>
   13ab0:	mov	r1, r6
   13ab4:	mov	r5, r0
   13ab8:	bl	9288 <stpcpy@plt>
   13abc:	ldr	r1, [pc, #72]	; 13b0c <pclose@plt+0xa5f0>
   13ac0:	bl	9318 <strcpy@plt>
   13ac4:	b	13a68 <pclose@plt+0xa54c>
   13ac8:	mov	r0, r6
   13acc:	bl	93c0 <strlen@plt>
   13ad0:	mov	r1, #1
   13ad4:	add	r0, r0, #16
   13ad8:	bl	9c40 <pclose@plt+0x724>
   13adc:	mov	r1, r6
   13ae0:	mov	r5, r0
   13ae4:	bl	9288 <stpcpy@plt>
   13ae8:	movw	r1, #63828	; 0xf954
   13aec:	movt	r1, #2
   13af0:	bl	9318 <strcpy@plt>
   13af4:	b	13a68 <pclose@plt+0xa54c>
   13af8:	mov	r0, r6
   13afc:	bl	1a198 <pclose@plt+0x10c7c>
   13b00:	mov	r5, r0
   13b04:	b	13a68 <pclose@plt+0xa54c>
   13b08:	bl	9294 <__stack_chk_fail@plt>
   13b0c:	andeq	pc, r2, r4, ror #18
   13b10:	push	{r4, r5, lr}
   13b14:	movw	r4, #496	; 0x1f0
   13b18:	movt	r4, #3
   13b1c:	sub	sp, sp, #124	; 0x7c
   13b20:	mov	r1, r0
   13b24:	mov	r5, r0
   13b28:	ldr	r3, [r4]
   13b2c:	add	r2, sp, #8
   13b30:	mov	r0, #3
   13b34:	str	r3, [sp, #116]	; 0x74
   13b38:	bl	92b8 <__fxstat64@plt>
   13b3c:	cmp	r0, #0
   13b40:	blt	13b60 <pclose@plt+0xa644>
   13b44:	ldrd	r0, [sp, #56]	; 0x38
   13b48:	ldr	r2, [sp, #116]	; 0x74
   13b4c:	ldr	r3, [r4]
   13b50:	cmp	r2, r3
   13b54:	bne	13b7c <pclose@plt+0xa660>
   13b58:	add	sp, sp, #124	; 0x7c
   13b5c:	pop	{r4, r5, pc}
   13b60:	mov	r0, r5
   13b64:	mov	r1, #2
   13b68:	mov	r2, #0
   13b6c:	mov	r3, #0
   13b70:	str	r1, [sp]
   13b74:	bl	92e8 <lseek64@plt>
   13b78:	b	13b48 <pclose@plt+0xa62c>
   13b7c:	bl	9294 <__stack_chk_fail@plt>
   13b80:	movw	r0, #1732	; 0x6c4
   13b84:	movt	r0, #2
   13b88:	bx	lr
   13b8c:	push	{r4, lr}
   13b90:	mov	r4, r0
   13b94:	bl	93c0 <strlen@plt>
   13b98:	add	r0, r4, r0
   13b9c:	cmp	r4, r0
   13ba0:	bcs	13bd4 <pclose@plt+0xa6b8>
   13ba4:	ldrb	r2, [r0, #-1]
   13ba8:	sub	r3, r0, #1
   13bac:	cmp	r2, #47	; 0x2f
   13bb0:	bne	13bc4 <pclose@plt+0xa6a8>
   13bb4:	pop	{r4, pc}
   13bb8:	ldrb	r2, [r3, #-1]!
   13bbc:	cmp	r2, #47	; 0x2f
   13bc0:	popeq	{r4, pc}
   13bc4:	cmp	r3, r4
   13bc8:	mov	r0, r3
   13bcc:	bne	13bb8 <pclose@plt+0xa69c>
   13bd0:	pop	{r4, pc}
   13bd4:	mov	r0, r4
   13bd8:	pop	{r4, pc}
   13bdc:	movw	r3, #16564	; 0x40b4
   13be0:	movt	r3, #3
   13be4:	ldr	r3, [r3]
   13be8:	cmp	r3, #0
   13bec:	beq	13bf4 <pclose@plt+0xa6d8>
   13bf0:	b	af1c <pclose@plt+0x1a00>
   13bf4:	b	af4c <pclose@plt+0x1a30>
   13bf8:	push	{r3, r4, r5, r6, r7, lr}
   13bfc:	movw	r3, #16468	; 0x4054
   13c00:	movt	r3, #3
   13c04:	ldr	r3, [r3]
   13c08:	cmp	r3, #0
   13c0c:	beq	13c18 <pclose@plt+0xa6fc>
   13c10:	mov	r0, #0
   13c14:	pop	{r3, r4, r5, r6, r7, pc}
   13c18:	bl	b4c0 <pclose@plt+0x1fa4>
   13c1c:	mvn	r4, #0
   13c20:	mvn	r5, #0
   13c24:	cmp	r1, r5
   13c28:	cmpeq	r0, r4
   13c2c:	beq	13c10 <pclose@plt+0xa6f4>
   13c30:	mvn	r0, #1
   13c34:	bl	1acf0 <error@@Base+0x4ec>
   13c38:	mov	r6, r0
   13c3c:	mov	r7, r1
   13c40:	cmp	r7, r5
   13c44:	cmpeq	r6, r4
   13c48:	beq	13c64 <pclose@plt+0xa748>
   13c4c:	bl	b4c0 <pclose@plt+0x1fa4>
   13c50:	cmp	r7, r1
   13c54:	cmpeq	r6, r0
   13c58:	movne	r0, #0
   13c5c:	moveq	r0, #1
   13c60:	pop	{r3, r4, r5, r6, r7, pc}
   13c64:	mov	r0, #1
   13c68:	pop	{r3, r4, r5, r6, r7, pc}
   13c6c:	push	{r3, lr}
   13c70:	bl	13bf8 <pclose@plt+0xa6dc>
   13c74:	cmp	r0, #0
   13c78:	popeq	{r3, pc}
   13c7c:	mov	r0, #0
   13c80:	bl	1acf0 <error@@Base+0x4ec>
   13c84:	adds	r0, r0, #1
   13c88:	adc	r1, r1, #0
   13c8c:	cmp	r1, #0
   13c90:	cmpeq	r0, #1
   13c94:	movhi	r0, #0
   13c98:	movls	r0, #1
   13c9c:	pop	{r3, pc}
   13ca0:	movw	r3, #16488	; 0x4068
   13ca4:	movt	r3, #3
   13ca8:	ldr	r2, [r3]
   13cac:	cmp	r2, #0
   13cb0:	bxeq	lr
   13cb4:	mov	r2, #0
   13cb8:	str	r2, [r3]
   13cbc:	b	1534c <pclose@plt+0xbe30>
   13cc0:	movw	r1, #16488	; 0x4068
   13cc4:	movt	r1, #3
   13cc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ccc:	sub	sp, sp, #28
   13cd0:	mov	r5, r3
   13cd4:	ldr	r3, [r1]
   13cd8:	mov	r4, r2
   13cdc:	ldr	r2, [sp, #64]	; 0x40
   13ce0:	cmp	r3, #0
   13ce4:	str	r1, [sp, #8]
   13ce8:	mov	r7, r0
   13cec:	ldr	r8, [sp, #68]	; 0x44
   13cf0:	str	r2, [sp, #16]
   13cf4:	ldr	r6, [sp, #72]	; 0x48
   13cf8:	bne	13f74 <pclose@plt+0xaa58>
   13cfc:	cmp	r8, #0
   13d00:	beq	13d18 <pclose@plt+0xa7fc>
   13d04:	movw	r3, #16408	; 0x4018
   13d08:	movt	r3, #3
   13d0c:	ldr	r3, [r3]
   13d10:	cmp	r3, r7
   13d14:	ble	13d4c <pclose@plt+0xa830>
   13d18:	movw	r3, #16628	; 0x40f4
   13d1c:	movt	r3, #3
   13d20:	ldr	r3, [r3]
   13d24:	cmp	r3, #0
   13d28:	blt	13d5c <pclose@plt+0xa840>
   13d2c:	cmp	r7, r3
   13d30:	ble	13d5c <pclose@plt+0xa840>
   13d34:	movw	r3, #16408	; 0x4018
   13d38:	movt	r3, #3
   13d3c:	ldr	r3, [r3]
   13d40:	sub	r3, r3, #1
   13d44:	cmp	r3, r7
   13d48:	beq	13d5c <pclose@plt+0xa840>
   13d4c:	movw	sl, #63888	; 0xf990
   13d50:	mov	r9, #1
   13d54:	movt	sl, #2
   13d58:	b	13dd4 <pclose@plt+0xa8b8>
   13d5c:	movw	r8, #16540	; 0x409c
   13d60:	movt	r8, #3
   13d64:	ldr	r3, [r8]
   13d68:	cmp	r3, #0
   13d6c:	beq	13d88 <pclose@plt+0xa86c>
   13d70:	movw	r3, #16408	; 0x4018
   13d74:	movt	r3, #3
   13d78:	ldr	r3, [r3]
   13d7c:	sub	r3, r3, #1
   13d80:	cmp	r7, r3
   13d84:	bge	13fa8 <pclose@plt+0xaa8c>
   13d88:	mvn	r0, #1
   13d8c:	bl	1acf0 <error@@Base+0x4ec>
   13d90:	cmp	r5, r1
   13d94:	cmpeq	r4, r0
   13d98:	beq	13f8c <pclose@plt+0xaa70>
   13d9c:	bl	1adfc <error@@Base+0x5f8>
   13da0:	mov	r0, r4
   13da4:	mov	r1, r5
   13da8:	bl	1ad64 <error@@Base+0x560>
   13dac:	ldr	r9, [r8]
   13db0:	cmp	r9, #0
   13db4:	bne	13fdc <pclose@plt+0xaac0>
   13db8:	movw	sl, #63888	; 0xf990
   13dbc:	movt	sl, #2
   13dc0:	ldr	r3, [sl]
   13dc4:	cmp	r3, #0
   13dc8:	movne	r2, #1
   13dcc:	strne	r2, [sp, #16]
   13dd0:	beq	13ffc <pclose@plt+0xaae0>
   13dd4:	movw	fp, #16496	; 0x4070
   13dd8:	movt	fp, #3
   13ddc:	mov	r8, #0
   13de0:	movw	r3, #16408	; 0x4018
   13de4:	movw	r2, #16540	; 0x409c
   13de8:	movt	r3, #3
   13dec:	movt	r2, #3
   13df0:	str	r3, [sp, #20]
   13df4:	str	r2, [sp]
   13df8:	movw	r3, #12696	; 0x3198
   13dfc:	movw	r2, #12756	; 0x31d4
   13e00:	movt	r3, #3
   13e04:	movt	r2, #3
   13e08:	str	r3, [sp, #4]
   13e0c:	str	r2, [sp, #12]
   13e10:	subs	r7, r7, #1
   13e14:	bmi	13e78 <pclose@plt+0xa95c>
   13e18:	cmp	r6, #0
   13e1c:	ble	13ea4 <pclose@plt+0xa988>
   13e20:	subs	r6, r6, #1
   13e24:	moveq	r4, #0
   13e28:	moveq	r5, #0
   13e2c:	mov	r0, r4
   13e30:	mov	r1, r5
   13e34:	bl	1ad64 <error@@Base+0x560>
   13e38:	cmp	r9, #0
   13e3c:	add	r8, r8, #1
   13e40:	bne	13e10 <pclose@plt+0xa8f4>
   13e44:	ldr	r3, [sl]
   13e48:	cmp	r3, #0
   13e4c:	beq	13e64 <pclose@plt+0xa948>
   13e50:	mvn	r2, #0
   13e54:	mvn	r3, #0
   13e58:	cmp	r5, r3
   13e5c:	cmpeq	r4, r2
   13e60:	beq	13f34 <pclose@plt+0xaa18>
   13e64:	bl	1a3a4 <pclose@plt+0x10e88>
   13e68:	subs	r7, r7, #1
   13e6c:	mov	r3, #1
   13e70:	str	r3, [fp]
   13e74:	bpl	13e18 <pclose@plt+0xa8fc>
   13e78:	cmp	r8, #0
   13e7c:	beq	13f84 <pclose@plt+0xaa68>
   13e80:	cmp	r9, #0
   13e84:	beq	13e8c <pclose@plt+0xa970>
   13e88:	bl	1534c <pclose@plt+0xbe30>
   13e8c:	mov	r3, #0
   13e90:	mvn	r0, #0
   13e94:	str	r3, [sl]
   13e98:	add	sp, sp, #28
   13e9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ea0:	b	178a0 <pclose@plt+0xe384>
   13ea4:	mov	r0, r4
   13ea8:	mov	r1, r5
   13eac:	bl	146dc <pclose@plt+0xb1c0>
   13eb0:	mvn	r2, #0
   13eb4:	mvn	r3, #0
   13eb8:	mov	r4, r0
   13ebc:	mov	r5, r1
   13ec0:	cmp	r5, r3
   13ec4:	cmpeq	r4, r2
   13ec8:	bne	13e2c <pclose@plt+0xa910>
   13ecc:	ldr	r3, [sp, #16]
   13ed0:	cmp	r3, #0
   13ed4:	bne	13eec <pclose@plt+0xa9d0>
   13ed8:	ldr	r0, [sp, #16]
   13edc:	bl	1acf0 <error@@Base+0x4ec>
   13ee0:	cmp	r1, r5
   13ee4:	cmpeq	r0, r4
   13ee8:	bne	13e78 <pclose@plt+0xa95c>
   13eec:	mov	r0, #0
   13ef0:	mov	r1, r0
   13ef4:	bl	1af38 <error@@Base+0x734>
   13ef8:	cmp	r0, #0
   13efc:	bne	13e2c <pclose@plt+0xa910>
   13f00:	mov	r0, #1
   13f04:	mov	r1, r0
   13f08:	bl	1af38 <error@@Base+0x734>
   13f0c:	cmp	r0, #0
   13f10:	bne	13e2c <pclose@plt+0xa910>
   13f14:	ldr	r2, [sp, #20]
   13f18:	mov	r0, #2
   13f1c:	ldr	r1, [r2]
   13f20:	sub	r1, r1, #1
   13f24:	bl	1af38 <error@@Base+0x734>
   13f28:	cmp	r0, #0
   13f2c:	beq	13e2c <pclose@plt+0xa910>
   13f30:	b	13e78 <pclose@plt+0xa95c>
   13f34:	ldr	r2, [sp]
   13f38:	ldr	r3, [r2]
   13f3c:	cmp	r3, #0
   13f40:	bne	13e64 <pclose@plt+0xa948>
   13f44:	ldr	r2, [sp, #4]
   13f48:	ldr	r3, [r2]
   13f4c:	cmp	r3, #0
   13f50:	bne	13e64 <pclose@plt+0xa948>
   13f54:	ldr	r2, [sp, #12]
   13f58:	ldr	r3, [r2]
   13f5c:	cmp	r3, #0
   13f60:	bne	13e64 <pclose@plt+0xa948>
   13f64:	ldr	r1, [sp, #8]
   13f68:	mov	r3, #1
   13f6c:	str	r3, [r1]
   13f70:	b	13e10 <pclose@plt+0xa8f4>
   13f74:	mov	r3, #0
   13f78:	str	r3, [r1]
   13f7c:	bl	1534c <pclose@plt+0xbe30>
   13f80:	b	13cfc <pclose@plt+0xa7e0>
   13f84:	bl	13bdc <pclose@plt+0xa6c0>
   13f88:	b	13e8c <pclose@plt+0xa970>
   13f8c:	bl	1aec4 <error@@Base+0x6c0>
   13f90:	cmp	r0, #0
   13f94:	bne	13d9c <pclose@plt+0xa880>
   13f98:	movw	sl, #63888	; 0xf990
   13f9c:	mov	r9, r0
   13fa0:	movt	sl, #2
   13fa4:	b	13dd4 <pclose@plt+0xa8b8>
   13fa8:	bl	b4c0 <pclose@plt+0x1fa4>
   13fac:	cmp	r5, r1
   13fb0:	cmpeq	r4, r0
   13fb4:	beq	13d88 <pclose@plt+0xa86c>
   13fb8:	bl	1adfc <error@@Base+0x5f8>
   13fbc:	mov	r0, r4
   13fc0:	mov	r1, r5
   13fc4:	bl	1ad64 <error@@Base+0x560>
   13fc8:	mov	r3, #1
   13fcc:	str	r3, [sp, #16]
   13fd0:	bl	af6c <pclose@plt+0x1a50>
   13fd4:	bl	ae70 <pclose@plt+0x1954>
   13fd8:	b	13d88 <pclose@plt+0xa86c>
   13fdc:	bl	af6c <pclose@plt+0x1a50>
   13fe0:	movw	sl, #63888	; 0xf990
   13fe4:	bl	ae70 <pclose@plt+0x1954>
   13fe8:	movt	sl, #2
   13fec:	mov	r2, #1
   13ff0:	mov	r9, #0
   13ff4:	str	r2, [sp, #16]
   13ff8:	b	13dd4 <pclose@plt+0xa8b8>
   13ffc:	movw	r0, #1892	; 0x764
   14000:	movt	r0, #2
   14004:	mov	r9, r3
   14008:	bl	1a458 <pclose@plt+0x10f3c>
   1400c:	mov	r3, #1
   14010:	str	r3, [sp, #16]
   14014:	b	13dd4 <pclose@plt+0xa8b8>
   14018:	movw	r1, #16488	; 0x4068
   1401c:	movt	r1, #3
   14020:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14024:	mov	r5, r3
   14028:	ldr	r3, [r1]
   1402c:	mov	r8, r0
   14030:	mov	r4, r2
   14034:	ldr	fp, [sp, #40]	; 0x28
   14038:	cmp	r3, #0
   1403c:	ldr	sl, [sp, #44]	; 0x2c
   14040:	bne	14148 <pclose@plt+0xac2c>
   14044:	movw	r3, #4344	; 0x10f8
   14048:	movt	r3, #3
   1404c:	ldr	r3, [r3]
   14050:	cmp	r3, #0
   14054:	movne	r3, #0
   14058:	bne	14070 <pclose@plt+0xab54>
   1405c:	movw	r3, #16532	; 0x4094
   14060:	movt	r3, #3
   14064:	ldr	r3, [r3]
   14068:	cmp	r3, #0
   1406c:	blt	14168 <pclose@plt+0xac4c>
   14070:	cmp	r8, r3
   14074:	movgt	sl, #1
   14078:	bgt	14084 <pclose@plt+0xab68>
   1407c:	cmp	sl, #0
   14080:	bne	1411c <pclose@plt+0xac00>
   14084:	mov	r9, #0
   14088:	mvn	r6, #0
   1408c:	mvn	r7, #0
   14090:	subs	r8, r8, #1
   14094:	mov	r0, r4
   14098:	mov	r1, r5
   1409c:	bmi	140ec <pclose@plt+0xabd0>
   140a0:	bl	14b24 <pclose@plt+0xb608>
   140a4:	mov	r4, r0
   140a8:	mov	r5, r1
   140ac:	cmp	r5, r7
   140b0:	cmpeq	r4, r6
   140b4:	bne	140c0 <pclose@plt+0xaba4>
   140b8:	cmp	fp, #0
   140bc:	beq	140ec <pclose@plt+0xabd0>
   140c0:	bl	1adb4 <error@@Base+0x5b0>
   140c4:	cmp	sl, #0
   140c8:	add	r9, r9, #1
   140cc:	bne	14090 <pclose@plt+0xab74>
   140d0:	bl	ae70 <pclose@plt+0x1954>
   140d4:	bl	ae8c <pclose@plt+0x1970>
   140d8:	bl	1a3a4 <pclose@plt+0x10e88>
   140dc:	subs	r8, r8, #1
   140e0:	mov	r0, r4
   140e4:	mov	r1, r5
   140e8:	bpl	140a0 <pclose@plt+0xab84>
   140ec:	cmp	r9, #0
   140f0:	beq	14158 <pclose@plt+0xac3c>
   140f4:	cmp	sl, #0
   140f8:	bne	14190 <pclose@plt+0xac74>
   140fc:	movw	r3, #16624	; 0x40f0
   14100:	movt	r3, #3
   14104:	ldr	r3, [r3]
   14108:	cmp	r3, #0
   1410c:	beq	14138 <pclose@plt+0xac1c>
   14110:	mvn	r0, #0
   14114:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14118:	b	178a0 <pclose@plt+0xe384>
   1411c:	movw	r3, #16408	; 0x4018
   14120:	movt	r3, #3
   14124:	ldr	sl, [r3]
   14128:	cmp	r8, sl
   1412c:	movlt	sl, #0
   14130:	movge	sl, #1
   14134:	b	14084 <pclose@plt+0xab68>
   14138:	bl	aeb0 <pclose@plt+0x1994>
   1413c:	mvn	r0, #0
   14140:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14144:	b	178a0 <pclose@plt+0xe384>
   14148:	mov	r3, #0
   1414c:	str	r3, [r1]
   14150:	bl	1534c <pclose@plt+0xbe30>
   14154:	b	14044 <pclose@plt+0xab28>
   14158:	bl	13bdc <pclose@plt+0xa6c0>
   1415c:	mvn	r0, #0
   14160:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14164:	b	178a0 <pclose@plt+0xe384>
   14168:	movw	r3, #16540	; 0x409c
   1416c:	movt	r3, #3
   14170:	ldr	r3, [r3]
   14174:	cmp	r3, #0
   14178:	movwne	r3, #16408	; 0x4018
   1417c:	movtne	r3, #3
   14180:	movweq	r3, #10000	; 0x2710
   14184:	ldrne	r3, [r3]
   14188:	subne	r3, r3, #2
   1418c:	b	14070 <pclose@plt+0xab54>
   14190:	bl	1534c <pclose@plt+0xbe30>
   14194:	mvn	r0, #0
   14198:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1419c:	b	178a0 <pclose@plt+0xe384>
   141a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   141a4:	sub	sp, sp, #24
   141a8:	mov	r8, r0
   141ac:	mov	r6, r1
   141b0:	mov	r7, r2
   141b4:	bl	19d34 <pclose@plt+0x10818>
   141b8:	cmp	r0, #0
   141bc:	beq	141cc <pclose@plt+0xacb0>
   141c0:	bl	13bf8 <pclose@plt+0xa6dc>
   141c4:	cmp	r0, #0
   141c8:	bne	1428c <pclose@plt+0xad70>
   141cc:	mvn	r0, #1
   141d0:	bl	1acf0 <error@@Base+0x4ec>
   141d4:	mov	r2, r0
   141d8:	mov	r3, r1
   141dc:	mvn	r0, #0
   141e0:	mvn	r1, #0
   141e4:	cmp	r3, r1
   141e8:	cmpeq	r2, r0
   141ec:	beq	14210 <pclose@plt+0xacf4>
   141f0:	mov	r1, #0
   141f4:	str	r6, [sp]
   141f8:	mov	r0, r8
   141fc:	str	r7, [sp, #4]
   14200:	str	r1, [sp, #8]
   14204:	bl	13cc0 <pclose@plt+0xa7a4>
   14208:	add	sp, sp, #24
   1420c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14210:	cmp	r6, #0
   14214:	bne	142c4 <pclose@plt+0xada8>
   14218:	movw	r3, #16468	; 0x4054
   1421c:	movt	r3, #3
   14220:	ldr	r3, [r3]
   14224:	cmp	r3, #0
   14228:	beq	142b8 <pclose@plt+0xad9c>
   1422c:	bl	1aec4 <error@@Base+0x6c0>
   14230:	cmp	r0, #0
   14234:	movne	r2, #0
   14238:	movne	r3, #0
   1423c:	bne	141f0 <pclose@plt+0xacd4>
   14240:	mvn	r4, #0
   14244:	mvn	r5, #0
   14248:	mov	sl, r0
   1424c:	mov	r9, #1
   14250:	mov	r0, #0
   14254:	bl	1acf0 <error@@Base+0x4ec>
   14258:	stm	sp, {r9, sl}
   1425c:	mov	r2, r0
   14260:	mov	r3, r1
   14264:	mov	r0, #1
   14268:	bl	14018 <pclose@plt+0xaafc>
   1426c:	mvn	r0, #1
   14270:	bl	1acf0 <error@@Base+0x4ec>
   14274:	mov	r2, r0
   14278:	mov	r3, r1
   1427c:	cmp	r3, r5
   14280:	cmpeq	r2, r4
   14284:	beq	14250 <pclose@plt+0xad34>
   14288:	b	141f0 <pclose@plt+0xacd4>
   1428c:	bl	c360 <pclose@plt+0x2e44>
   14290:	ands	r4, r0, #8
   14294:	bne	141cc <pclose@plt+0xacb0>
   14298:	mov	r0, #1
   1429c:	bl	1285c <pclose@plt+0x9340>
   142a0:	cmp	r0, #0
   142a4:	beq	14208 <pclose@plt+0xacec>
   142a8:	mov	r0, r4
   142ac:	add	sp, sp, #24
   142b0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   142b4:	b	9bc8 <pclose@plt+0x6ac>
   142b8:	add	sp, sp, #24
   142bc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   142c0:	b	13bdc <pclose@plt+0xa6c0>
   142c4:	movw	r1, #16408	; 0x4018
   142c8:	movt	r1, #3
   142cc:	mov	r0, #2
   142d0:	ldr	r1, [r1]
   142d4:	str	r2, [sp, #20]
   142d8:	sub	r1, r1, #1
   142dc:	str	r3, [sp, #16]
   142e0:	bl	1af38 <error@@Base+0x734>
   142e4:	ldr	r2, [sp, #20]
   142e8:	ldr	r3, [sp, #16]
   142ec:	cmp	r0, #0
   142f0:	bne	14218 <pclose@plt+0xacfc>
   142f4:	b	141f0 <pclose@plt+0xacd4>
   142f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   142fc:	mov	sl, r0
   14300:	sub	sp, sp, #8
   14304:	mov	r0, #0
   14308:	mov	r8, r1
   1430c:	mov	r9, r2
   14310:	bl	1acf0 <error@@Base+0x4ec>
   14314:	mvn	r6, #0
   14318:	mvn	r7, #0
   1431c:	mov	r4, r0
   14320:	mov	r5, r1
   14324:	cmp	r5, r7
   14328:	cmpeq	r4, r6
   1432c:	beq	14350 <pclose@plt+0xae34>
   14330:	str	r8, [sp]
   14334:	mov	r0, sl
   14338:	str	r9, [sp, #4]
   1433c:	mov	r2, r4
   14340:	mov	r3, r5
   14344:	bl	14018 <pclose@plt+0xaafc>
   14348:	add	sp, sp, #8
   1434c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14350:	cmp	r8, #0
   14354:	beq	14368 <pclose@plt+0xae4c>
   14358:	mvn	r0, #0
   1435c:	bl	1acf0 <error@@Base+0x4ec>
   14360:	orrs	r3, r0, r1
   14364:	bne	14330 <pclose@plt+0xae14>
   14368:	add	sp, sp, #8
   1436c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   14370:	b	13bdc <pclose@plt+0xa6c0>
   14374:	movw	r3, #4344	; 0x10f8
   14378:	movt	r3, #3
   1437c:	ldr	r3, [r3]
   14380:	cmp	r3, #0
   14384:	bne	143b8 <pclose@plt+0xae9c>
   14388:	movw	r3, #16532	; 0x4094
   1438c:	movt	r3, #3
   14390:	ldr	r0, [r3]
   14394:	cmp	r0, #0
   14398:	bxge	lr
   1439c:	movw	r3, #16540	; 0x409c
   143a0:	movt	r3, #3
   143a4:	ldr	r3, [r3]
   143a8:	cmp	r3, #0
   143ac:	bne	143c0 <pclose@plt+0xaea4>
   143b0:	movw	r0, #10000	; 0x2710
   143b4:	bx	lr
   143b8:	mov	r0, #0
   143bc:	bx	lr
   143c0:	movw	r3, #16408	; 0x4018
   143c4:	movt	r3, #3
   143c8:	ldr	r0, [r3]
   143cc:	sub	r0, r0, #2
   143d0:	bx	lr
   143d4:	push	{r3, r4, r5, r6, r7, lr}
   143d8:	movw	r7, #16408	; 0x4018
   143dc:	movt	r7, #3
   143e0:	mov	r0, #0
   143e4:	mov	r1, #0
   143e8:	mov	r6, #0
   143ec:	mvn	r4, #0
   143f0:	mvn	r5, #0
   143f4:	ldr	r3, [r7]
   143f8:	cmp	r3, r6
   143fc:	blt	14414 <pclose@plt+0xaef8>
   14400:	bl	146dc <pclose@plt+0xb1c0>
   14404:	add	r6, r6, #1
   14408:	cmp	r1, r5
   1440c:	cmpeq	r0, r4
   14410:	bne	143f4 <pclose@plt+0xaed8>
   14414:	mov	r0, r6
   14418:	pop	{r3, r4, r5, r6, r7, pc}
   1441c:	push	{r4, lr}
   14420:	subs	r4, r0, #0
   14424:	popeq	{r4, pc}
   14428:	bl	181d4 <pclose@plt+0xecb8>
   1442c:	movw	r3, #532	; 0x214
   14430:	movt	r3, #3
   14434:	ldr	r2, [r3]
   14438:	cmp	r4, r2
   1443c:	beq	144a8 <pclose@plt+0xaf8c>
   14440:	movw	r1, #63896	; 0xf998
   14444:	movt	r1, #2
   14448:	ldr	r3, [r4]
   1444c:	ldr	r2, [r4, #4]
   14450:	str	r2, [r3, #4]
   14454:	ldr	r2, [r4, #4]
   14458:	str	r3, [r2]
   1445c:	ldr	r3, [r4]
   14460:	cmp	r3, r1
   14464:	beq	14480 <pclose@plt+0xaf64>
   14468:	ldr	r2, [r3, #16]
   1446c:	sub	r2, r2, #1
   14470:	str	r2, [r3, #16]
   14474:	ldr	r3, [r3]
   14478:	cmp	r3, r1
   1447c:	bne	14468 <pclose@plt+0xaf4c>
   14480:	movw	r3, #4348	; 0x10fc
   14484:	movt	r3, #3
   14488:	ldr	r0, [r4, #8]
   1448c:	ldr	r2, [r3]
   14490:	sub	r2, r2, #1
   14494:	str	r2, [r3]
   14498:	bl	921c <free@plt>
   1449c:	mov	r0, r4
   144a0:	pop	{r4, lr}
   144a4:	b	921c <free@plt>
   144a8:	ldr	r2, [r4, #4]
   144ac:	movw	r1, #63896	; 0xf998
   144b0:	movt	r1, #2
   144b4:	cmp	r2, r1
   144b8:	beq	144cc <pclose@plt+0xafb0>
   144bc:	cmp	r2, #0
   144c0:	beq	144cc <pclose@plt+0xafb0>
   144c4:	str	r2, [r3]
   144c8:	b	14448 <pclose@plt+0xaf2c>
   144cc:	ldr	r2, [r4]
   144d0:	cmp	r2, r1
   144d4:	moveq	r2, #0
   144d8:	b	144c4 <pclose@plt+0xafa8>
   144dc:	cmp	r0, #0
   144e0:	movw	r3, #63896	; 0xf998
   144e4:	movt	r3, #2
   144e8:	moveq	r0, r3
   144ec:	ldr	r0, [r0]
   144f0:	cmp	r0, r3
   144f4:	moveq	r0, #0
   144f8:	bx	lr
   144fc:	cmp	r0, #0
   14500:	movw	r3, #63896	; 0xf998
   14504:	movt	r3, #2
   14508:	moveq	r0, r3
   1450c:	ldr	r0, [r0, #4]
   14510:	cmp	r0, r3
   14514:	moveq	r0, #0
   14518:	bx	lr
   1451c:	subs	r2, r0, #0
   14520:	movw	r3, #63896	; 0xf998
   14524:	movt	r3, #2
   14528:	movne	r1, r2
   1452c:	moveq	r1, r3
   14530:	ldr	r0, [r1, #4]
   14534:	cmp	r0, r3
   14538:	beq	14544 <pclose@plt+0xb028>
   1453c:	cmp	r0, #0
   14540:	bxne	lr
   14544:	cmp	r2, #0
   14548:	movw	r1, #63896	; 0xf998
   1454c:	movt	r1, #2
   14550:	moveq	r2, r1
   14554:	ldr	r0, [r2]
   14558:	cmp	r0, r3
   1455c:	moveq	r0, #0
   14560:	bx	lr
   14564:	movw	r3, #4348	; 0x10fc
   14568:	movt	r3, #3
   1456c:	ldr	r0, [r3]
   14570:	bx	lr
   14574:	push	{r3, r4, r5, r6, r7, lr}
   14578:	movw	r5, #63896	; 0xf998
   1457c:	movt	r5, #2
   14580:	mov	r6, r0
   14584:	mov	r7, r1
   14588:	ldr	r4, [r5]
   1458c:	cmp	r4, r5
   14590:	bne	145a4 <pclose@plt+0xb088>
   14594:	b	145c0 <pclose@plt+0xb0a4>
   14598:	ldr	r4, [r4]
   1459c:	cmp	r4, r5
   145a0:	beq	145c0 <pclose@plt+0xb0a4>
   145a4:	mov	r0, r6
   145a8:	ldr	r1, [r4, #8]
   145ac:	bl	91d4 <strcmp@plt>
   145b0:	cmp	r0, #0
   145b4:	bne	14598 <pclose@plt+0xb07c>
   145b8:	mov	r0, r4
   145bc:	pop	{r3, r4, r5, r6, r7, pc}
   145c0:	mov	r1, #48	; 0x30
   145c4:	mov	r0, #1
   145c8:	bl	9c40 <pclose@plt+0x724>
   145cc:	mov	r4, r0
   145d0:	mov	r0, r6
   145d4:	bl	9c64 <pclose@plt+0x748>
   145d8:	cmp	r7, #0
   145dc:	movw	r1, #63896	; 0xf998
   145e0:	movt	r1, #2
   145e4:	mvn	r2, #0
   145e8:	mvn	r3, #0
   145ec:	moveq	r7, r1
   145f0:	strd	r2, [r4, #32]
   145f4:	ldr	r2, [r7]
   145f8:	mov	r3, #0
   145fc:	strb	r3, [r4, #24]
   14600:	str	r3, [r4, #20]
   14604:	stm	r4, {r2, r7}
   14608:	ldr	r1, [r7]
   1460c:	ldr	r2, [r7, #16]
   14610:	str	r3, [r4, #12]
   14614:	add	r2, r2, #1
   14618:	str	r0, [r4, #8]
   1461c:	str	r4, [r1, #4]
   14620:	str	r4, [r7]
   14624:	ldr	r3, [r4]
   14628:	str	r2, [r4, #16]
   1462c:	cmp	r3, r5
   14630:	beq	1464c <pclose@plt+0xb130>
   14634:	ldr	r2, [r3, #16]
   14638:	add	r2, r2, #1
   1463c:	str	r2, [r3, #16]
   14640:	ldr	r3, [r3]
   14644:	cmp	r3, r5
   14648:	bne	14634 <pclose@plt+0xb118>
   1464c:	movw	r3, #4348	; 0x10fc
   14650:	movt	r3, #3
   14654:	mov	r0, r4
   14658:	ldr	r2, [r3]
   1465c:	add	r2, r2, #1
   14660:	str	r2, [r3]
   14664:	pop	{r3, r4, r5, r6, r7, pc}
   14668:	cmp	r0, #0
   1466c:	ldrne	r0, [r0, #8]
   14670:	bx	lr
   14674:	ldr	r0, [r0, #16]
   14678:	bx	lr
   1467c:	add	ip, r0, #32
   14680:	ldm	r1, {r0, r1, r2, r3}
   14684:	stm	ip, {r0, r1, r2, r3}
   14688:	bx	lr
   1468c:	add	r0, r0, #32
   14690:	mov	ip, r1
   14694:	ldm	r0, {r0, r1, r2, r3}
   14698:	stm	ip, {r0, r1, r2, r3}
   1469c:	bx	lr
   146a0:	mov	r3, #1
   146a4:	strb	r3, [r0, #24]
   146a8:	bx	lr
   146ac:	ldrb	r0, [r0, #24]
   146b0:	bx	lr
   146b4:	ldr	r3, [r0, #20]
   146b8:	add	r1, r3, r1
   146bc:	str	r1, [r0, #20]
   146c0:	bx	lr
   146c4:	ldr	r0, [r0, #20]
   146c8:	bx	lr
   146cc:	ldr	r0, [r0, #12]
   146d0:	bx	lr
   146d4:	str	r1, [r0, #12]
   146d8:	bx	lr
   146dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   146e0:	mvn	r2, #0
   146e4:	mov	r8, r0
   146e8:	mov	r9, r1
   146ec:	mvn	r3, #0
   146f0:	cmp	r9, r3
   146f4:	cmpeq	r8, r2
   146f8:	sub	sp, sp, #44	; 0x2c
   146fc:	beq	14878 <pclose@plt+0xb35c>
   14700:	movw	sl, #16680	; 0x4128
   14704:	movt	sl, #3
   14708:	movw	r4, #16636	; 0x40fc
   1470c:	movw	r5, #16544	; 0x40a0
   14710:	movt	r4, #3
   14714:	movt	r5, #3
   14718:	str	r4, [sp, #12]
   1471c:	movw	ip, #4352	; 0x1100
   14720:	str	r5, [sp, #28]
   14724:	movt	ip, #3
   14728:	movw	r4, #16468	; 0x4054
   1472c:	str	ip, [sp, #16]
   14730:	movt	r4, #3
   14734:	movw	r5, #16560	; 0x40b0
   14738:	movw	ip, #16512	; 0x4080
   1473c:	movt	r5, #3
   14740:	movt	ip, #3
   14744:	str	r4, [sp, #20]
   14748:	str	r5, [sp, #32]
   1474c:	str	ip, [sp, #36]	; 0x24
   14750:	ldr	r4, [sp, #12]
   14754:	ldr	r3, [r4]
   14758:	cmp	r3, #2
   1475c:	beq	1476c <pclose@plt+0xb250>
   14760:	bl	1cdb0 <error@@Base+0x25ac>
   14764:	cmp	r0, #0
   14768:	beq	1488c <pclose@plt+0xb370>
   1476c:	ldr	r5, [sp, #20]
   14770:	mov	r0, r8
   14774:	ldr	ip, [sp, #16]
   14778:	mov	r1, r9
   1477c:	ldr	r2, [r5]
   14780:	ldr	r3, [ip]
   14784:	cmp	r2, #0
   14788:	add	r3, r3, r3, lsl #1
   1478c:	movne	r2, #1
   14790:	mvneq	r2, #0
   14794:	adds	r4, r8, r3
   14798:	str	r2, [sp]
   1479c:	adc	r5, r9, r3, asr #31
   147a0:	mov	r2, r4
   147a4:	mov	r3, r5
   147a8:	bl	1cdf8 <error@@Base+0x25f4>
   147ac:	mov	r0, r8
   147b0:	mov	r1, r9
   147b4:	bl	bcd4 <pclose@plt+0x27b8>
   147b8:	cmp	r0, #0
   147bc:	bne	14878 <pclose@plt+0xb35c>
   147c0:	ldr	r3, [sl]
   147c4:	movw	ip, #16680	; 0x4128
   147c8:	movt	ip, #3
   147cc:	str	ip, [sp, #24]
   147d0:	tst	r3, #3
   147d4:	bne	14878 <pclose@plt+0xb35c>
   147d8:	mov	r6, r8
   147dc:	mov	r7, r9
   147e0:	b	14800 <pclose@plt+0xb2e4>
   147e4:	cmp	r0, #10
   147e8:	beq	1497c <pclose@plt+0xb460>
   147ec:	ldr	r3, [sl]
   147f0:	subs	r6, r6, #1
   147f4:	sbc	r7, r7, #0
   147f8:	tst	r3, #3
   147fc:	bne	14878 <pclose@plt+0xb35c>
   14800:	bl	bf08 <pclose@plt+0x29ec>
   14804:	cmn	r0, #1
   14808:	bne	147e4 <pclose@plt+0xb2c8>
   1480c:	bl	158f4 <pclose@plt+0xc3d8>
   14810:	mov	r0, r6
   14814:	mov	r1, r7
   14818:	mov	r4, r6
   1481c:	bl	15940 <pclose@plt+0xc424>
   14820:	mov	r0, r6
   14824:	mov	r1, r7
   14828:	mov	r5, r7
   1482c:	bl	bcd4 <pclose@plt+0x27b8>
   14830:	cmp	r4, r8
   14834:	sbcs	r2, r5, r9
   14838:	blt	1486c <pclose@plt+0xb350>
   1483c:	b	148a0 <pclose@plt+0xb384>
   14840:	bl	bbbc <pclose@plt+0x26a0>
   14844:	mov	r2, r4
   14848:	mov	r3, r5
   1484c:	bl	16984 <pclose@plt+0xd468>
   14850:	adds	r4, r4, #1
   14854:	adc	r5, r5, #0
   14858:	cmp	r0, #0
   1485c:	bgt	14984 <pclose@plt+0xb468>
   14860:	cmp	r5, r9
   14864:	cmpeq	r4, r8
   14868:	beq	148a0 <pclose@plt+0xb384>
   1486c:	ldr	r3, [sl]
   14870:	tst	r3, #3
   14874:	beq	14840 <pclose@plt+0xb324>
   14878:	bl	16ea8 <pclose@plt+0xd98c>
   1487c:	mvn	r0, #0
   14880:	mov	r1, r0
   14884:	add	sp, sp, #44	; 0x2c
   14888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1488c:	ldr	r5, [sp, #28]
   14890:	ldr	r3, [r5]
   14894:	cmp	r3, #0
   14898:	bne	1476c <pclose@plt+0xb250>
   1489c:	b	147ac <pclose@plt+0xb290>
   148a0:	bl	16c20 <pclose@plt+0xd704>
   148a4:	bl	1602c <pclose@plt+0xcb10>
   148a8:	bl	bbbc <pclose@plt+0x26a0>
   148ac:	cmn	r0, #1
   148b0:	mov	r5, r0
   148b4:	beq	14878 <pclose@plt+0xb35c>
   148b8:	subs	r1, r0, #10
   148bc:	ldr	r2, [sl]
   148c0:	rsbs	r3, r1, #0
   148c4:	adcs	r3, r3, r1
   148c8:	cmp	r0, #13
   148cc:	movne	r4, r3
   148d0:	orreq	r4, r3, #1
   148d4:	tst	r2, #3
   148d8:	bne	14878 <pclose@plt+0xb35c>
   148dc:	cmp	r3, #0
   148e0:	beq	14908 <pclose@plt+0xb3ec>
   148e4:	b	149ac <pclose@plt+0xb490>
   148e8:	bl	bbbc <pclose@plt+0x26a0>
   148ec:	ldr	r3, [sl]
   148f0:	tst	r3, #3
   148f4:	mov	r5, r0
   148f8:	bne	14878 <pclose@plt+0xb35c>
   148fc:	cmn	r5, #1
   14900:	cmpne	r5, #10
   14904:	beq	149ac <pclose@plt+0xb490>
   14908:	bl	bb74 <pclose@plt+0x2658>
   1490c:	cmp	r5, #13
   14910:	movne	r4, #0
   14914:	subs	r2, r0, #1
   14918:	mov	r0, r5
   1491c:	sbc	r3, r1, #0
   14920:	bl	16984 <pclose@plt+0xd468>
   14924:	cmp	r0, #0
   14928:	ble	148e8 <pclose@plt+0xb3cc>
   1492c:	ldr	ip, [sp, #32]
   14930:	mov	r5, r0
   14934:	ldr	r8, [ip]
   14938:	cmp	r8, #0
   1493c:	bne	1496c <pclose@plt+0xb450>
   14940:	ldr	ip, [sp, #36]	; 0x24
   14944:	ldr	r3, [ip]
   14948:	cmp	r3, #0
   1494c:	bgt	1496c <pclose@plt+0xb450>
   14950:	b	14a58 <pclose@plt+0xb53c>
   14954:	bl	bbbc <pclose@plt+0x26a0>
   14958:	cmp	r0, #10
   1495c:	cmnne	r0, #1
   14960:	moveq	r0, #0
   14964:	movne	r0, #1
   14968:	beq	14a14 <pclose@plt+0xb4f8>
   1496c:	ldr	r3, [sl]
   14970:	tst	r3, #3
   14974:	beq	14954 <pclose@plt+0xb438>
   14978:	b	14878 <pclose@plt+0xb35c>
   1497c:	bl	bbbc <pclose@plt+0x26a0>
   14980:	b	1480c <pclose@plt+0xb2f0>
   14984:	mov	fp, r0
   14988:	bl	1602c <pclose@plt+0xcb10>
   1498c:	subs	r4, r4, fp
   14990:	sbc	r5, r5, fp, asr #31
   14994:	sub	fp, fp, #1
   14998:	sub	fp, fp, #1
   1499c:	bl	bf08 <pclose@plt+0x29ec>
   149a0:	cmn	fp, #1
   149a4:	bne	14998 <pclose@plt+0xb47c>
   149a8:	b	14830 <pclose@plt+0xb314>
   149ac:	bl	16c20 <pclose@plt+0xd704>
   149b0:	mov	r5, r0
   149b4:	bl	bb74 <pclose@plt+0x2658>
   149b8:	cmp	r5, #0
   149bc:	mov	r8, r0
   149c0:	mov	r9, r1
   149c4:	ble	149d8 <pclose@plt+0xb4bc>
   149c8:	ldr	ip, [sp, #32]
   149cc:	ldr	r3, [ip]
   149d0:	cmp	r3, #0
   149d4:	beq	14a38 <pclose@plt+0xb51c>
   149d8:	mov	r3, #1
   149dc:	mov	r0, r3
   149e0:	mov	r1, #1
   149e4:	bl	16c58 <pclose@plt+0xd73c>
   149e8:	mov	r0, r6
   149ec:	mov	r1, r7
   149f0:	bl	1c6a0 <error@@Base+0x1e9c>
   149f4:	cmp	r0, #0
   149f8:	beq	14a6c <pclose@plt+0xb550>
   149fc:	mvn	r2, #0
   14a00:	mvn	r3, #0
   14a04:	cmp	r9, r3
   14a08:	cmpeq	r8, r2
   14a0c:	bne	14750 <pclose@plt+0xb234>
   14a10:	b	14878 <pclose@plt+0xb35c>
   14a14:	mov	r5, r0
   14a18:	bl	bb74 <pclose@plt+0x2658>
   14a1c:	movw	r2, #16548	; 0x40a4
   14a20:	movt	r2, #3
   14a24:	mov	r3, #1
   14a28:	str	r5, [r2]
   14a2c:	mov	r8, r0
   14a30:	mov	r9, r1
   14a34:	b	149dc <pclose@plt+0xb4c0>
   14a38:	ldr	ip, [sp, #36]	; 0x24
   14a3c:	ldr	r3, [ip]
   14a40:	cmp	r3, #0
   14a44:	bne	149d8 <pclose@plt+0xb4bc>
   14a48:	add	r5, r5, #1
   14a4c:	subs	r8, r8, r5
   14a50:	sbc	r9, r9, r5, asr #31
   14a54:	b	149dc <pclose@plt+0xb4c0>
   14a58:	bl	bb74 <pclose@plt+0x2658>
   14a5c:	mov	r3, r8
   14a60:	subs	r8, r0, r5
   14a64:	sbc	r9, r1, r5, asr #31
   14a68:	b	149dc <pclose@plt+0xb4c0>
   14a6c:	movw	r3, #16544	; 0x40a0
   14a70:	movt	r3, #3
   14a74:	mov	r5, r0
   14a78:	ldr	r3, [r3]
   14a7c:	cmp	r3, #0
   14a80:	bne	14aec <pclose@plt+0xb5d0>
   14a84:	movw	r3, #16516	; 0x4084
   14a88:	movt	r3, #3
   14a8c:	ldr	r3, [r3]
   14a90:	cmp	r3, #0
   14a94:	beq	14ae0 <pclose@plt+0xb5c4>
   14a98:	cmp	r4, #0
   14a9c:	beq	14ae0 <pclose@plt+0xb5c4>
   14aa0:	ldr	r4, [sp, #24]
   14aa4:	b	14ab4 <pclose@plt+0xb598>
   14aa8:	ldr	r3, [r4]
   14aac:	tst	r3, #3
   14ab0:	bne	14878 <pclose@plt+0xb35c>
   14ab4:	bl	bbbc <pclose@plt+0x26a0>
   14ab8:	cmp	r0, #10
   14abc:	beq	14aa8 <pclose@plt+0xb58c>
   14ac0:	cmp	r0, #13
   14ac4:	beq	14aa8 <pclose@plt+0xb58c>
   14ac8:	cmn	r0, #1
   14acc:	beq	14ad4 <pclose@plt+0xb5b8>
   14ad0:	bl	bf08 <pclose@plt+0x29ec>
   14ad4:	add	sp, sp, #44	; 0x2c
   14ad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14adc:	b	bb74 <pclose@plt+0x2658>
   14ae0:	mov	r0, r8
   14ae4:	mov	r1, r9
   14ae8:	b	14884 <pclose@plt+0xb368>
   14aec:	bl	bb74 <pclose@plt+0x2658>
   14af0:	mov	r3, #1
   14af4:	str	r5, [sp, #4]
   14af8:	str	r3, [sp]
   14afc:	subs	r2, r0, #1
   14b00:	mov	r0, r6
   14b04:	sbc	r3, r1, #0
   14b08:	mov	r1, r7
   14b0c:	bl	1cbb4 <error@@Base+0x23b0>
   14b10:	cmp	r0, #0
   14b14:	beq	14a84 <pclose@plt+0xb568>
   14b18:	mov	r0, #42	; 0x2a
   14b1c:	bl	16e18 <pclose@plt+0xd8fc>
   14b20:	b	14a84 <pclose@plt+0xb568>
   14b24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b28:	mov	sl, r0
   14b2c:	mov	fp, r1
   14b30:	cmp	sl, #1
   14b34:	sbcs	r2, fp, #0
   14b38:	sub	sp, sp, #60	; 0x3c
   14b3c:	blt	14c38 <pclose@plt+0xb71c>
   14b40:	movw	r9, #16636	; 0x40fc
   14b44:	movw	r6, #16680	; 0x4128
   14b48:	movt	r9, #3
   14b4c:	movt	r6, #3
   14b50:	movw	r2, #16544	; 0x40a0
   14b54:	movw	r3, #4352	; 0x1100
   14b58:	movt	r2, #3
   14b5c:	movt	r3, #3
   14b60:	str	r2, [sp, #36]	; 0x24
   14b64:	movw	r2, #16516	; 0x4084
   14b68:	str	r3, [sp, #24]
   14b6c:	movt	r2, #3
   14b70:	movw	r3, #16560	; 0x40b0
   14b74:	str	r2, [sp, #12]
   14b78:	movt	r3, #3
   14b7c:	movw	r2, #16512	; 0x4080
   14b80:	str	r3, [sp, #28]
   14b84:	movt	r2, #3
   14b88:	str	r2, [sp, #32]
   14b8c:	ldr	r3, [r9]
   14b90:	cmp	r3, #2
   14b94:	beq	14ba4 <pclose@plt+0xb688>
   14b98:	bl	1cdb0 <error@@Base+0x25ac>
   14b9c:	cmp	r0, #0
   14ba0:	beq	14c4c <pclose@plt+0xb730>
   14ba4:	ldr	r3, [sp, #24]
   14ba8:	ldr	r0, [r3]
   14bac:	add	r0, r0, r0, lsl #1
   14bb0:	asr	r1, r0, #31
   14bb4:	cmp	sl, r0
   14bb8:	sbcs	r2, fp, r1
   14bbc:	movlt	r0, #0
   14bc0:	movlt	r1, #0
   14bc4:	blt	14bd0 <pclose@plt+0xb6b4>
   14bc8:	subs	r0, sl, r0
   14bcc:	sbc	r1, fp, r1
   14bd0:	mvn	r3, #0
   14bd4:	mov	r2, sl
   14bd8:	str	r3, [sp]
   14bdc:	mov	r3, fp
   14be0:	bl	1cdf8 <error@@Base+0x25f4>
   14be4:	subs	r2, sl, #1
   14be8:	sbc	r3, fp, #0
   14bec:	strd	r2, [sp, #48]	; 0x30
   14bf0:	mov	r0, r2
   14bf4:	mov	r1, r3
   14bf8:	bl	bcd4 <pclose@plt+0x27b8>
   14bfc:	cmp	r0, #0
   14c00:	bne	14c38 <pclose@plt+0xb71c>
   14c04:	ldr	r2, [sp, #12]
   14c08:	ldr	r3, [r2]
   14c0c:	cmp	r3, #0
   14c10:	beq	14c2c <pclose@plt+0xb710>
   14c14:	b	14d08 <pclose@plt+0xb7ec>
   14c18:	bl	bf08 <pclose@plt+0x29ec>
   14c1c:	cmp	r0, #10
   14c20:	beq	14c60 <pclose@plt+0xb744>
   14c24:	cmn	r0, #1
   14c28:	beq	14cfc <pclose@plt+0xb7e0>
   14c2c:	ldr	r3, [r6]
   14c30:	tst	r3, #3
   14c34:	beq	14c18 <pclose@plt+0xb6fc>
   14c38:	bl	16ea8 <pclose@plt+0xd98c>
   14c3c:	mvn	r0, #0
   14c40:	mov	r1, r0
   14c44:	add	sp, sp, #60	; 0x3c
   14c48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c4c:	ldr	r2, [sp, #36]	; 0x24
   14c50:	ldr	r3, [r2]
   14c54:	cmp	r3, #0
   14c58:	bne	14ba4 <pclose@plt+0xb688>
   14c5c:	b	14be4 <pclose@plt+0xb6c8>
   14c60:	bl	bb74 <pclose@plt+0x2658>
   14c64:	adds	r2, r0, #1
   14c68:	adc	r3, r1, #0
   14c6c:	strd	r2, [sp, #40]	; 0x28
   14c70:	ldrd	r0, [sp, #40]	; 0x28
   14c74:	bl	bcd4 <pclose@plt+0x27b8>
   14c78:	cmp	r0, #0
   14c7c:	bne	14c38 <pclose@plt+0xb71c>
   14c80:	bl	158f4 <pclose@plt+0xc3d8>
   14c84:	ldrd	r0, [sp, #40]	; 0x28
   14c88:	bl	15940 <pclose@plt+0xc424>
   14c8c:	ldrd	r2, [sp, #40]	; 0x28
   14c90:	strd	r2, [sp, #16]
   14c94:	ldrd	r0, [sp, #16]
   14c98:	bl	bcd4 <pclose@plt+0x27b8>
   14c9c:	ldrd	r4, [sp, #16]
   14ca0:	b	14ce8 <pclose@plt+0xb7cc>
   14ca4:	ldr	r7, [r6]
   14ca8:	ands	r7, r7, #3
   14cac:	bne	14c38 <pclose@plt+0xb71c>
   14cb0:	adds	r4, r4, #1
   14cb4:	adc	r5, r5, #0
   14cb8:	cmp	r0, #10
   14cbc:	beq	14d4c <pclose@plt+0xb830>
   14cc0:	bl	bb74 <pclose@plt+0x2658>
   14cc4:	subs	r2, r0, #1
   14cc8:	mov	r0, r8
   14ccc:	sbc	r3, r1, #0
   14cd0:	bl	16984 <pclose@plt+0xd468>
   14cd4:	cmp	r0, #0
   14cd8:	bgt	14db0 <pclose@plt+0xb894>
   14cdc:	cmp	r4, sl
   14ce0:	sbcs	r3, r5, fp
   14ce4:	bge	14de4 <pclose@plt+0xb8c8>
   14ce8:	bl	bbbc <pclose@plt+0x26a0>
   14cec:	cmn	r0, #1
   14cf0:	mov	r8, r0
   14cf4:	bne	14ca4 <pclose@plt+0xb788>
   14cf8:	b	14c38 <pclose@plt+0xb71c>
   14cfc:	bl	bb74 <pclose@plt+0x2658>
   14d00:	strd	r0, [sp, #40]	; 0x28
   14d04:	b	14c70 <pclose@plt+0xb754>
   14d08:	bl	bbbc <pclose@plt+0x26a0>
   14d0c:	bl	bbbc <pclose@plt+0x26a0>
   14d10:	mov	r4, r0
   14d14:	bl	bf08 <pclose@plt+0x29ec>
   14d18:	bl	bf08 <pclose@plt+0x29ec>
   14d1c:	cmp	r4, #10
   14d20:	cmpne	r4, #13
   14d24:	bne	14c2c <pclose@plt+0xb710>
   14d28:	bl	bf08 <pclose@plt+0x29ec>
   14d2c:	cmp	r0, #10
   14d30:	beq	14d3c <pclose@plt+0xb820>
   14d34:	cmp	r0, #13
   14d38:	bne	14e18 <pclose@plt+0xb8fc>
   14d3c:	ldr	r3, [r6]
   14d40:	tst	r3, #3
   14d44:	beq	14d28 <pclose@plt+0xb80c>
   14d48:	b	14c38 <pclose@plt+0xb71c>
   14d4c:	bl	16c20 <pclose@plt+0xd704>
   14d50:	subs	r7, r0, #0
   14d54:	ble	14e28 <pclose@plt+0xb90c>
   14d58:	ldr	r2, [sp, #28]
   14d5c:	ldr	r3, [r2]
   14d60:	cmp	r3, #0
   14d64:	bne	14e28 <pclose@plt+0xb90c>
   14d68:	ldr	r2, [sp, #32]
   14d6c:	ldr	r3, [r2]
   14d70:	cmp	r3, #0
   14d74:	bne	14e28 <pclose@plt+0xb90c>
   14d78:	bl	1602c <pclose@plt+0xcb10>
   14d7c:	mov	r8, r7
   14d80:	sub	r8, r8, #1
   14d84:	bl	bf08 <pclose@plt+0x29ec>
   14d88:	add	r3, r8, #1
   14d8c:	cmp	r3, #0
   14d90:	bgt	14d80 <pclose@plt+0xb864>
   14d94:	subs	r4, r4, #1
   14d98:	bic	r7, r7, r7, asr #31
   14d9c:	sbc	r5, r5, #0
   14da0:	subs	r2, r4, r7
   14da4:	sbc	r3, r5, r7, asr #31
   14da8:	strd	r2, [sp, #16]
   14dac:	b	14c94 <pclose@plt+0xb778>
   14db0:	ldr	r2, [sp, #28]
   14db4:	ldr	r3, [r2]
   14db8:	cmp	r3, #0
   14dbc:	bne	14e30 <pclose@plt+0xb914>
   14dc0:	ldr	r2, [sp, #32]
   14dc4:	ldr	r3, [r2]
   14dc8:	cmp	r3, #0
   14dcc:	bgt	14e30 <pclose@plt+0xb914>
   14dd0:	str	r0, [sp, #8]
   14dd4:	bl	1602c <pclose@plt+0xcb10>
   14dd8:	ldr	r0, [sp, #8]
   14ddc:	sub	r7, r0, #1
   14de0:	b	14d7c <pclose@plt+0xb860>
   14de4:	mov	r0, r7
   14de8:	mov	r1, #0
   14dec:	bl	16c58 <pclose@plt+0xd73c>
   14df0:	ldrd	r0, [sp, #40]	; 0x28
   14df4:	bl	1c6a0 <error@@Base+0x1e9c>
   14df8:	cmp	r0, #0
   14dfc:	beq	14e48 <pclose@plt+0xb92c>
   14e00:	ldrd	r2, [sp, #16]
   14e04:	cmp	r2, #1
   14e08:	sbcs	r3, r3, #0
   14e0c:	blt	14c38 <pclose@plt+0xb71c>
   14e10:	ldrd	sl, [sp, #16]
   14e14:	b	14b8c <pclose@plt+0xb670>
   14e18:	cmn	r0, #1
   14e1c:	beq	14c38 <pclose@plt+0xb71c>
   14e20:	bl	bbbc <pclose@plt+0x26a0>
   14e24:	b	14c2c <pclose@plt+0xb710>
   14e28:	mov	r0, #1
   14e2c:	b	14de8 <pclose@plt+0xb8cc>
   14e30:	movw	r3, #16548	; 0x40a4
   14e34:	movt	r3, #3
   14e38:	mov	r2, #0
   14e3c:	mov	r0, #1
   14e40:	str	r2, [r3]
   14e44:	b	14de8 <pclose@plt+0xb8cc>
   14e48:	movw	r3, #16544	; 0x40a0
   14e4c:	movt	r3, #3
   14e50:	ldr	r3, [r3]
   14e54:	cmp	r3, #0
   14e58:	beq	14e7c <pclose@plt+0xb960>
   14e5c:	str	r0, [sp, #4]
   14e60:	mov	ip, #1
   14e64:	ldrd	r0, [sp, #40]	; 0x28
   14e68:	ldrd	r2, [sp, #48]	; 0x30
   14e6c:	str	ip, [sp]
   14e70:	bl	1cbb4 <error@@Base+0x23b0>
   14e74:	cmp	r0, #0
   14e78:	bne	14e88 <pclose@plt+0xb96c>
   14e7c:	ldr	r0, [sp, #16]
   14e80:	ldr	r1, [sp, #20]
   14e84:	b	14c44 <pclose@plt+0xb728>
   14e88:	mov	r0, #42	; 0x2a
   14e8c:	bl	16e18 <pclose@plt+0xd8fc>
   14e90:	ldr	r0, [sp, #16]
   14e94:	ldr	r1, [sp, #20]
   14e98:	b	14c44 <pclose@plt+0xb728>
   14e9c:	push	{r3, r4, r5, lr}
   14ea0:	mvn	r2, #0
   14ea4:	mov	r4, r0
   14ea8:	mov	r5, r1
   14eac:	mvn	r3, #0
   14eb0:	cmp	r5, r3
   14eb4:	cmpeq	r4, r2
   14eb8:	beq	14eec <pclose@plt+0xb9d0>
   14ebc:	bl	bcd4 <pclose@plt+0x27b8>
   14ec0:	cmp	r0, #0
   14ec4:	beq	14ed4 <pclose@plt+0xb9b8>
   14ec8:	pop	{r3, r4, r5, pc}
   14ecc:	adds	r4, r4, #1
   14ed0:	adc	r5, r5, #0
   14ed4:	bl	bbbc <pclose@plt+0x26a0>
   14ed8:	cmn	r0, #1
   14edc:	popeq	{r3, r4, r5, pc}
   14ee0:	cmp	r0, #13
   14ee4:	cmpne	r0, #10
   14ee8:	beq	14ecc <pclose@plt+0xb9b0>
   14eec:	movw	r3, #57680	; 0xe150
   14ef0:	movt	r3, #2
   14ef4:	strd	r4, [r3]
   14ef8:	b	14f04 <pclose@plt+0xb9e8>
   14efc:	cmp	r0, #13
   14f00:	beq	14f1c <pclose@plt+0xba00>
   14f04:	adds	r4, r4, #1
   14f08:	adc	r5, r5, #0
   14f0c:	bl	bbbc <pclose@plt+0x26a0>
   14f10:	cmn	r0, #1
   14f14:	cmpne	r0, #10
   14f18:	bne	14efc <pclose@plt+0xb9e0>
   14f1c:	movw	r3, #57672	; 0xe148
   14f20:	movt	r3, #2
   14f24:	strd	r4, [r3]
   14f28:	pop	{r3, r4, r5, pc}
   14f2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f30:	mov	r4, r0
   14f34:	sub	sp, sp, #28
   14f38:	mov	r0, r2
   14f3c:	mov	r5, r1
   14f40:	bl	1b124 <error@@Base+0x920>
   14f44:	mov	r1, r5
   14f48:	mov	sl, r0
   14f4c:	mov	r0, r4
   14f50:	bl	1ae38 <error@@Base+0x634>
   14f54:	cmp	r0, #0
   14f58:	blt	14fe8 <pclose@plt+0xbacc>
   14f5c:	rsb	sl, sl, r0
   14f60:	cmp	sl, #0
   14f64:	ble	14fc0 <pclose@plt+0xbaa4>
   14f68:	mvn	r0, #1
   14f6c:	bl	1acf0 <error@@Base+0x4ec>
   14f70:	mov	ip, #1
   14f74:	str	ip, [sp]
   14f78:	mov	r2, r0
   14f7c:	mov	r3, r1
   14f80:	mov	r0, sl
   14f84:	mov	r1, #0
   14f88:	str	r1, [sp, #4]
   14f8c:	str	r1, [sp, #8]
   14f90:	bl	13cc0 <pclose@plt+0xa7a4>
   14f94:	movw	r3, #16588	; 0x40cc
   14f98:	movt	r3, #3
   14f9c:	ldr	r3, [r3]
   14fa0:	cmp	r3, #0
   14fa4:	bne	14fb0 <pclose@plt+0xba94>
   14fa8:	add	sp, sp, #28
   14fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14fb0:	mov	r0, #1
   14fb4:	add	sp, sp, #28
   14fb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fbc:	b	1c354 <error@@Base+0x1b50>
   14fc0:	mov	r0, #0
   14fc4:	bl	1acf0 <error@@Base+0x4ec>
   14fc8:	mov	r2, r0
   14fcc:	rsb	r0, sl, #0
   14fd0:	mov	r3, r1
   14fd4:	mov	r1, #1
   14fd8:	mov	ip, #0
   14fdc:	stm	sp, {r1, ip}
   14fe0:	bl	14018 <pclose@plt+0xaafc>
   14fe4:	b	14f94 <pclose@plt+0xba78>
   14fe8:	mov	r0, r4
   14fec:	mov	r1, r5
   14ff0:	bl	bcd4 <pclose@plt+0x27b8>
   14ff4:	subs	r2, r0, #0
   14ff8:	str	r2, [sp, #20]
   14ffc:	bne	15114 <pclose@plt+0xbbf8>
   15000:	bl	1acf0 <error@@Base+0x4ec>
   15004:	mov	r6, r0
   15008:	mvn	r0, #1
   1500c:	mov	r7, r1
   15010:	bl	1acf0 <error@@Base+0x4ec>
   15014:	cmp	r4, r6
   15018:	sbcs	r3, r5, r7
   1501c:	and	r3, r6, r7
   15020:	movlt	r2, #0
   15024:	movge	r2, #1
   15028:	cmn	r3, #1
   1502c:	movne	r3, #0
   15030:	moveq	r3, #1
   15034:	orrs	r3, r2, r3
   15038:	mov	r8, r0
   1503c:	mov	r9, r1
   15040:	beq	1512c <pclose@plt+0xbc10>
   15044:	cmp	sl, #0
   15048:	ble	15244 <pclose@plt+0xbd28>
   1504c:	and	fp, r0, r1
   15050:	adds	fp, fp, #1
   15054:	movne	fp, #1
   15058:	cmp	r8, r4
   1505c:	sbcs	r2, r9, r5
   15060:	movlt	ip, #0
   15064:	andge	ip, fp, #1
   15068:	cmp	ip, #0
   1506c:	moveq	r6, ip
   15070:	beq	1509c <pclose@plt+0xbb80>
   15074:	b	151f4 <pclose@plt+0xbcd8>
   15078:	add	r6, r6, #1
   1507c:	cmp	r6, sl
   15080:	beq	150c4 <pclose@plt+0xbba8>
   15084:	cmp	r8, r4
   15088:	sbcs	r3, r9, r5
   1508c:	movlt	r3, #0
   15090:	andge	r3, fp, #1
   15094:	cmp	r3, #0
   15098:	bne	151f8 <pclose@plt+0xbcdc>
   1509c:	mov	r0, r4
   150a0:	mov	r1, r5
   150a4:	bl	14b24 <pclose@plt+0xb608>
   150a8:	mvn	r2, #0
   150ac:	mvn	r3, #0
   150b0:	mov	r4, r0
   150b4:	mov	r5, r1
   150b8:	cmp	r5, r3
   150bc:	cmpeq	r4, r2
   150c0:	bne	15078 <pclose@plt+0xbb5c>
   150c4:	bl	1803c <pclose@plt+0xeb20>
   150c8:	movw	r3, #16408	; 0x4018
   150cc:	movt	r3, #3
   150d0:	movw	lr, #16488	; 0x4068
   150d4:	movw	r1, #16492	; 0x406c
   150d8:	movt	lr, #3
   150dc:	ldr	r0, [r3]
   150e0:	movt	r1, #3
   150e4:	rsb	ip, r6, sl
   150e8:	mov	r2, r4
   150ec:	str	ip, [sp, #8]
   150f0:	mov	r4, #1
   150f4:	mov	ip, #0
   150f8:	mov	r3, r5
   150fc:	stm	sp, {r4, ip}
   15100:	sub	r0, r0, #1
   15104:	str	ip, [lr]
   15108:	str	ip, [r1]
   1510c:	bl	13cc0 <pclose@plt+0xa7a4>
   15110:	b	14fa8 <pclose@plt+0xba8c>
   15114:	movw	r0, #13756	; 0x35bc
   15118:	mov	r1, #0
   1511c:	movt	r0, #2
   15120:	add	sp, sp, #28
   15124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15128:	b	1a804 <error@@Base>
   1512c:	movw	fp, #16408	; 0x4018
   15130:	movt	fp, #3
   15134:	ldr	r3, [fp]
   15138:	sub	r3, r3, #1
   1513c:	cmp	sl, r3
   15140:	mvnlt	r8, #0
   15144:	mvnlt	r9, #0
   15148:	blt	15170 <pclose@plt+0xbc54>
   1514c:	b	15190 <pclose@plt+0xbc74>
   15150:	cmp	r4, r6
   15154:	sbcs	r3, r5, r7
   15158:	bge	15234 <pclose@plt+0xbd18>
   1515c:	ldr	r3, [fp]
   15160:	add	sl, sl, #1
   15164:	sub	r3, r3, #1
   15168:	cmp	r3, sl
   1516c:	ble	15190 <pclose@plt+0xbc74>
   15170:	mov	r0, r4
   15174:	mov	r1, r5
   15178:	bl	146dc <pclose@plt+0xb1c0>
   1517c:	mov	r4, r0
   15180:	mov	r5, r1
   15184:	cmp	r5, r9
   15188:	cmpeq	r4, r8
   1518c:	bne	15150 <pclose@plt+0xbc34>
   15190:	bl	1803c <pclose@plt+0xeb20>
   15194:	movw	r3, #16540	; 0x409c
   15198:	movt	r3, #3
   1519c:	ldr	r3, [r3]
   151a0:	cmp	r3, #0
   151a4:	bne	151ec <pclose@plt+0xbcd0>
   151a8:	bl	af6c <pclose@plt+0x1a50>
   151ac:	movw	r3, #16492	; 0x406c
   151b0:	movt	r3, #3
   151b4:	mov	r0, r4
   151b8:	mov	r1, r5
   151bc:	mov	r6, #0
   151c0:	str	r6, [r3]
   151c4:	bl	1adb4 <error@@Base+0x5b0>
   151c8:	ldr	r0, [fp]
   151cc:	mov	r1, #1
   151d0:	mov	r2, r4
   151d4:	mov	r3, r5
   151d8:	str	r6, [sp, #4]
   151dc:	sub	r0, r0, #1
   151e0:	str	r1, [sp]
   151e4:	bl	14018 <pclose@plt+0xaafc>
   151e8:	b	14fa8 <pclose@plt+0xba8c>
   151ec:	bl	ae70 <pclose@plt+0x1954>
   151f0:	b	151ac <pclose@plt+0xbc90>
   151f4:	ldr	r6, [sp, #20]
   151f8:	movw	r1, #16408	; 0x4018
   151fc:	movt	r1, #3
   15200:	mov	lr, #1
   15204:	mov	r2, r8
   15208:	ldr	r0, [r1]
   1520c:	mov	r3, r9
   15210:	mov	r1, #0
   15214:	str	lr, [sp]
   15218:	rsb	r0, sl, r0
   1521c:	str	r1, [sp, #4]
   15220:	add	r0, r0, r6
   15224:	str	r1, [sp, #8]
   15228:	sub	r0, r0, #1
   1522c:	bl	13cc0 <pclose@plt+0xa7a4>
   15230:	b	14f94 <pclose@plt+0xba78>
   15234:	add	r0, sl, #1
   15238:	mov	r2, r6
   1523c:	mov	r3, r7
   15240:	b	14fd4 <pclose@plt+0xbab8>
   15244:	ldr	r6, [sp, #20]
   15248:	b	150c4 <pclose@plt+0xbba8>
   1524c:	push	{r4, r5, r6, r7, r8, lr}
   15250:	movw	r8, #496	; 0x1f0
   15254:	movt	r8, #3
   15258:	sub	sp, sp, #16
   1525c:	mov	r4, r0
   15260:	mov	r5, r1
   15264:	ldr	r3, [r8]
   15268:	str	r3, [sp, #12]
   1526c:	bl	176b0 <pclose@plt+0xe194>
   15270:	mvn	r2, #0
   15274:	mvn	r3, #0
   15278:	mov	r6, r0
   1527c:	mov	r7, r1
   15280:	cmp	r7, r3
   15284:	cmpeq	r6, r2
   15288:	beq	15298 <pclose@plt+0xbd7c>
   1528c:	bl	bcd4 <pclose@plt+0x27b8>
   15290:	cmp	r0, #0
   15294:	beq	152d4 <pclose@plt+0xbdb8>
   15298:	cmp	r4, #2
   1529c:	sbcs	r3, r5, #0
   152a0:	blt	15304 <pclose@plt+0xbde8>
   152a4:	add	r1, sp, #16
   152a8:	movw	r0, #13828	; 0x3604
   152ac:	movt	r0, #2
   152b0:	strd	r4, [r1, #-16]!
   152b4:	mov	r1, sp
   152b8:	bl	1a804 <error@@Base>
   152bc:	ldr	r2, [sp, #12]
   152c0:	ldr	r3, [r8]
   152c4:	cmp	r2, r3
   152c8:	bne	15348 <pclose@plt+0xbe2c>
   152cc:	add	sp, sp, #16
   152d0:	pop	{r4, r5, r6, r7, r8, pc}
   152d4:	movw	r3, #16588	; 0x40cc
   152d8:	movt	r3, #3
   152dc:	ldr	r3, [r3]
   152e0:	cmp	r3, #0
   152e4:	bne	15338 <pclose@plt+0xbe1c>
   152e8:	movw	r3, #16572	; 0x40bc
   152ec:	movt	r3, #3
   152f0:	mov	r0, r6
   152f4:	mov	r1, r7
   152f8:	ldr	r2, [r3]
   152fc:	bl	14f2c <pclose@plt+0xba10>
   15300:	b	152bc <pclose@plt+0xbda0>
   15304:	bl	be04 <pclose@plt+0x28e8>
   15308:	subs	r6, r0, #0
   1530c:	bne	152a4 <pclose@plt+0xbd88>
   15310:	bl	bb74 <pclose@plt+0x2658>
   15314:	movw	r3, #16572	; 0x40bc
   15318:	movt	r3, #3
   1531c:	ldr	r2, [r3]
   15320:	bl	14f2c <pclose@plt+0xba10>
   15324:	mov	r1, r6
   15328:	movw	r0, #13792	; 0x35e0
   1532c:	movt	r0, #2
   15330:	bl	1a804 <error@@Base>
   15334:	b	152bc <pclose@plt+0xbda0>
   15338:	mov	r0, r6
   1533c:	mov	r1, r7
   15340:	bl	14e9c <pclose@plt+0xb980>
   15344:	b	152e8 <pclose@plt+0xbdcc>
   15348:	bl	9294 <__stack_chk_fail@plt>
   1534c:	push	{r4, lr}
   15350:	movw	r4, #496	; 0x1f0
   15354:	movt	r4, #3
   15358:	sub	sp, sp, #24
   1535c:	ldr	r3, [r4]
   15360:	mov	r0, sp
   15364:	str	r3, [sp, #20]
   15368:	bl	1afac <error@@Base+0x7a8>
   1536c:	bl	1adfc <error@@Base+0x5f8>
   15370:	ldr	r2, [sp, #8]
   15374:	ldrd	r0, [sp]
   15378:	bl	14f2c <pclose@plt+0xba10>
   1537c:	ldr	r2, [sp, #20]
   15380:	ldr	r3, [r4]
   15384:	cmp	r2, r3
   15388:	bne	15394 <pclose@plt+0xbe78>
   1538c:	add	sp, sp, #24
   15390:	pop	{r4, pc}
   15394:	bl	9294 <__stack_chk_fail@plt>
   15398:	push	{r4, r5, r6, lr}
   1539c:	bl	be7c <pclose@plt+0x2960>
   153a0:	cmp	r0, #0
   153a4:	bne	15408 <pclose@plt+0xbeec>
   153a8:	bl	1803c <pclose@plt+0xeb20>
   153ac:	bl	1adfc <error@@Base+0x5f8>
   153b0:	bl	bb74 <pclose@plt+0x2658>
   153b4:	mov	r4, r0
   153b8:	mov	r5, r1
   153bc:	bl	14b24 <pclose@plt+0xb608>
   153c0:	mvn	r2, #0
   153c4:	mvn	r3, #0
   153c8:	cmp	r1, r3
   153cc:	cmpeq	r0, r2
   153d0:	beq	1541c <pclose@plt+0xbf00>
   153d4:	movw	r6, #16408	; 0x4018
   153d8:	movt	r6, #3
   153dc:	ldr	r2, [r6]
   153e0:	sub	r2, r2, #1
   153e4:	bl	14f2c <pclose@plt+0xba10>
   153e8:	ldr	r0, [r6]
   153ec:	sub	r0, r0, #1
   153f0:	bl	1acf0 <error@@Base+0x4ec>
   153f4:	cmp	r5, r1
   153f8:	cmpeq	r4, r0
   153fc:	popeq	{r4, r5, r6, pc}
   15400:	pop	{r4, r5, r6, lr}
   15404:	b	1534c <pclose@plt+0xbe30>
   15408:	movw	r0, #13860	; 0x3624
   1540c:	mov	r1, #0
   15410:	movt	r0, #2
   15414:	pop	{r4, r5, r6, lr}
   15418:	b	1a804 <error@@Base>
   1541c:	movw	r3, #16408	; 0x4018
   15420:	movt	r3, #3
   15424:	mov	r0, #0
   15428:	mov	r1, #0
   1542c:	ldr	r2, [r3]
   15430:	pop	{r4, r5, r6, lr}
   15434:	sub	r2, r2, #1
   15438:	b	14f2c <pclose@plt+0xba10>
   1543c:	push	{r4, r5, r6, lr}
   15440:	mov	r6, r2
   15444:	mov	r4, r0
   15448:	mov	r5, r1
   1544c:	bl	bcd4 <pclose@plt+0x27b8>
   15450:	cmp	r0, #0
   15454:	beq	15494 <pclose@plt+0xbf78>
   15458:	movw	r3, #16588	; 0x40cc
   1545c:	movt	r3, #3
   15460:	ldr	r3, [r3]
   15464:	cmp	r3, #0
   15468:	beq	15478 <pclose@plt+0xbf5c>
   1546c:	mov	r0, r4
   15470:	mov	r1, r5
   15474:	bl	14e9c <pclose@plt+0xb980>
   15478:	mov	r0, r4
   1547c:	mov	r1, r5
   15480:	mov	r2, r6
   15484:	pop	{r4, r5, r6, lr}
   15488:	b	14f2c <pclose@plt+0xba10>
   1548c:	cmn	r0, #1
   15490:	beq	154a4 <pclose@plt+0xbf88>
   15494:	bl	bf08 <pclose@plt+0x29ec>
   15498:	cmp	r0, #10
   1549c:	bne	1548c <pclose@plt+0xbf70>
   154a0:	bl	bbbc <pclose@plt+0x26a0>
   154a4:	bl	bb74 <pclose@plt+0x2658>
   154a8:	mov	r4, r0
   154ac:	mov	r5, r1
   154b0:	b	15458 <pclose@plt+0xbf3c>
   154b4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   154b8:	mov	r9, r0
   154bc:	mov	r8, r1
   154c0:	bl	b4c0 <pclose@plt+0x1fa4>
   154c4:	mvn	r4, #0
   154c8:	mvn	r5, #0
   154cc:	cmp	r1, r5
   154d0:	cmpeq	r0, r4
   154d4:	beq	15540 <pclose@plt+0xc024>
   154d8:	bl	b4c0 <pclose@plt+0x1fa4>
   154dc:	mvn	r6, #0
   154e0:	mvn	r7, #0
   154e4:	mov	r4, r0
   154e8:	mov	r5, r1
   154ec:	cmp	r5, r7
   154f0:	cmpeq	r4, r6
   154f4:	beq	1552c <pclose@plt+0xc010>
   154f8:	mov	r3, r8
   154fc:	mov	r2, r9
   15500:	bl	1a268 <pclose@plt+0x10d4c>
   15504:	cmp	r0, r4
   15508:	sbcs	r3, r1, r5
   1550c:	blt	15518 <pclose@plt+0xbffc>
   15510:	subs	r0, r4, #1
   15514:	sbc	r1, r5, #0
   15518:	movw	r3, #16572	; 0x40bc
   1551c:	movt	r3, #3
   15520:	ldr	r2, [r3]
   15524:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   15528:	b	1543c <pclose@plt+0xbf20>
   1552c:	movw	r0, #13916	; 0x365c
   15530:	mov	r1, #0
   15534:	movt	r0, #2
   15538:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   1553c:	b	1a804 <error@@Base>
   15540:	mov	r1, #0
   15544:	movw	r0, #13888	; 0x3640
   15548:	movt	r0, #2
   1554c:	bl	1a954 <error@@Base+0x150>
   15550:	bl	be7c <pclose@plt+0x2960>
   15554:	b	154d8 <pclose@plt+0xbfbc>
   15558:	push	{r3, lr}
   1555c:	bl	b204 <pclose@plt+0x1ce8>
   15560:	mov	r3, r0
   15564:	ands	r0, r0, #1
   15568:	movwne	r2, #16448	; 0x4040
   1556c:	movtne	r2, #3
   15570:	ldrne	r0, [r2]
   15574:	tst	r3, #2
   15578:	movwne	r2, #16412	; 0x401c
   1557c:	movtne	r2, #3
   15580:	ldrne	r2, [r2]
   15584:	addne	r0, r0, r2
   15588:	tst	r3, #4
   1558c:	movwne	r2, #16416	; 0x4020
   15590:	movtne	r2, #3
   15594:	ldrne	r2, [r2]
   15598:	addne	r0, r0, r2
   1559c:	tst	r3, #8
   155a0:	movwne	r3, #16424	; 0x4028
   155a4:	movtne	r3, #3
   155a8:	ldrne	r3, [r3]
   155ac:	addne	r0, r0, r3
   155b0:	pop	{r3, pc}
   155b4:	push	{r3, lr}
   155b8:	bl	b204 <pclose@plt+0x1ce8>
   155bc:	mov	r3, r0
   155c0:	ands	r0, r0, #1
   155c4:	movwne	r2, #16460	; 0x404c
   155c8:	movtne	r2, #3
   155cc:	ldrne	r0, [r2]
   155d0:	tst	r3, #2
   155d4:	movwne	r2, #16456	; 0x4048
   155d8:	movtne	r2, #3
   155dc:	ldrne	r2, [r2]
   155e0:	addne	r0, r0, r2
   155e4:	tst	r3, #4
   155e8:	movwne	r2, #16444	; 0x403c
   155ec:	movtne	r2, #3
   155f0:	ldrne	r2, [r2]
   155f4:	addne	r0, r0, r2
   155f8:	tst	r3, #8
   155fc:	movwne	r3, #16396	; 0x400c
   15600:	movtne	r3, #3
   15604:	ldrne	r3, [r3]
   15608:	addne	r0, r0, r3
   1560c:	pop	{r3, pc}
   15610:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15614:	movw	r4, #4352	; 0x1100
   15618:	movt	r4, #3
   1561c:	mov	r1, #1
   15620:	ldr	r7, [r4]
   15624:	lsl	r6, r7, r1
   15628:	mov	r0, r6
   1562c:	bl	91b0 <calloc@plt>
   15630:	mov	r1, #1
   15634:	mov	r5, r0
   15638:	mov	r0, r6
   1563c:	bl	91b0 <calloc@plt>
   15640:	cmp	r5, #0
   15644:	cmpne	r0, #0
   15648:	mov	r8, r0
   1564c:	movne	r9, #0
   15650:	moveq	r9, #1
   15654:	bne	15684 <pclose@plt+0xc168>
   15658:	cmp	r0, #0
   1565c:	beq	15664 <pclose@plt+0xc148>
   15660:	bl	921c <free@plt>
   15664:	cmp	r5, #0
   15668:	beq	1567c <pclose@plt+0xc160>
   1566c:	mov	r0, r5
   15670:	bl	921c <free@plt>
   15674:	mov	r0, #1
   15678:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1567c:	mov	r0, #1
   15680:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15684:	ldr	sl, [r4, #4]
   15688:	mov	r2, r7
   1568c:	mov	r0, r5
   15690:	mov	r1, sl
   15694:	bl	9234 <memcpy@plt>
   15698:	ldr	fp, [r4, #8]
   1569c:	mov	r2, r7
   156a0:	mov	r0, r8
   156a4:	mov	r1, fp
   156a8:	bl	9234 <memcpy@plt>
   156ac:	mov	r0, fp
   156b0:	bl	921c <free@plt>
   156b4:	mov	r0, sl
   156b8:	bl	921c <free@plt>
   156bc:	stmib	r4, {r5, r8}
   156c0:	mov	r0, r9
   156c4:	str	r6, [r4]
   156c8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156cc:	movw	r3, #2052	; 0x804
   156d0:	cmp	r0, #8
   156d4:	movt	r3, #3
   156d8:	push	{r4, r5, r6, lr}
   156dc:	mov	r4, r0
   156e0:	sub	sp, sp, #8
   156e4:	ldr	r3, [r3]
   156e8:	mov	r5, r1
   156ec:	beq	157e0 <pclose@plt+0xc2c4>
   156f0:	cmp	r3, #0
   156f4:	beq	15700 <pclose@plt+0xc1e4>
   156f8:	cmp	r0, #127	; 0x7f
   156fc:	bhi	157ac <pclose@plt+0xc290>
   15700:	uxtb	r0, r4
   15704:	bl	c988 <pclose@plt+0x346c>
   15708:	cmp	r0, #0
   1570c:	bne	157d4 <pclose@plt+0xc2b8>
   15710:	mov	r0, r4
   15714:	movw	r4, #4352	; 0x1100
   15718:	bl	d238 <pclose@plt+0x3d1c>
   1571c:	movt	r4, #3
   15720:	ldr	r3, [r4, #12]
   15724:	cmp	r0, #0
   15728:	movne	r6, #2
   1572c:	moveq	r6, #1
   15730:	cmp	r3, #0
   15734:	ble	15754 <pclose@plt+0xc238>
   15738:	ldr	r2, [r4, #8]
   1573c:	mov	r1, r5
   15740:	add	r3, r2, r3
   15744:	ldrb	r0, [r3, #-1]
   15748:	bl	b1b4 <pclose@plt+0x1c98>
   1574c:	cmp	r0, #0
   15750:	beq	15808 <pclose@plt+0xc2ec>
   15754:	mov	r0, r5
   15758:	bl	b204 <pclose@plt+0x1ce8>
   1575c:	cmp	r0, #0
   15760:	beq	157a0 <pclose@plt+0xc284>
   15764:	ldr	r2, [r4, #12]
   15768:	movw	r3, #4352	; 0x1100
   1576c:	movt	r3, #3
   15770:	cmp	r2, #0
   15774:	beq	15794 <pclose@plt+0xc278>
   15778:	ldr	r3, [r3, #8]
   1577c:	mov	r1, r5
   15780:	add	r2, r3, r2
   15784:	ldrb	r0, [r2, #-1]
   15788:	bl	b1b4 <pclose@plt+0x1c98>
   1578c:	cmp	r0, #0
   15790:	bne	157a0 <pclose@plt+0xc284>
   15794:	mov	r0, r5
   15798:	bl	155b4 <pclose@plt+0xc098>
   1579c:	add	r6, r6, r0
   157a0:	mov	r0, r6
   157a4:	add	sp, sp, #8
   157a8:	pop	{r4, r5, r6, pc}
   157ac:	str	r2, [sp, #4]
   157b0:	bl	d1e4 <pclose@plt+0x3cc8>
   157b4:	ldr	r2, [sp, #4]
   157b8:	cmp	r0, #0
   157bc:	bne	157d4 <pclose@plt+0xc2b8>
   157c0:	mov	r0, r2
   157c4:	mov	r1, r4
   157c8:	bl	d264 <pclose@plt+0x3d48>
   157cc:	cmp	r0, #0
   157d0:	beq	15710 <pclose@plt+0xc1f4>
   157d4:	mov	r0, #0
   157d8:	add	sp, sp, #8
   157dc:	pop	{r4, r5, r6, pc}
   157e0:	cmp	r3, #0
   157e4:	mvneq	r0, #0
   157e8:	beq	157d8 <pclose@plt+0xc2bc>
   157ec:	mov	r0, r2
   157f0:	bl	d238 <pclose@plt+0x3d1c>
   157f4:	cmp	r0, #0
   157f8:	mvneq	r0, #0
   157fc:	mvnne	r0, #1
   15800:	add	sp, sp, #8
   15804:	pop	{r4, r5, r6, pc}
   15808:	ldr	r2, [r4, #8]
   1580c:	ldr	r3, [r4, #12]
   15810:	add	r3, r2, r3
   15814:	ldrb	r0, [r3, #-1]
   15818:	bl	15558 <pclose@plt+0xc03c>
   1581c:	add	r6, r6, r0
   15820:	b	15754 <pclose@plt+0xc238>
   15824:	push	{r3, lr}
   15828:	movw	r3, #4352	; 0x1100
   1582c:	movt	r3, #3
   15830:	uxtb	r1, r0
   15834:	ldr	r0, [r3, #16]
   15838:	bl	93cc <strchr@plt>
   1583c:	adds	r0, r0, #0
   15840:	movne	r0, #1
   15844:	pop	{r3, pc}
   15848:	push	{r4, lr}
   1584c:	movw	r0, #13944	; 0x3678
   15850:	movt	r0, #2
   15854:	movw	r4, #4352	; 0x1100
   15858:	bl	117b4 <pclose@plt+0x8298>
   1585c:	movt	r4, #3
   15860:	cmp	r0, #0
   15864:	str	r0, [r4, #16]
   15868:	beq	158d4 <pclose@plt+0xc3b8>
   1586c:	ldrb	r3, [r0]
   15870:	cmp	r3, #0
   15874:	beq	158d4 <pclose@plt+0xc3b8>
   15878:	movw	r0, #13968	; 0x3690
   1587c:	movt	r0, #2
   15880:	bl	117b4 <pclose@plt+0x8298>
   15884:	cmp	r0, #0
   15888:	str	r0, [r4, #20]
   1588c:	beq	1589c <pclose@plt+0xc380>
   15890:	ldrb	r3, [r0]
   15894:	cmp	r3, #0
   15898:	bne	158a8 <pclose@plt+0xc38c>
   1589c:	movw	r3, #13988	; 0x36a4
   158a0:	movt	r3, #2
   158a4:	str	r3, [r4, #20]
   158a8:	mov	r1, #1
   158ac:	mov	r0, #1024	; 0x400
   158b0:	bl	9c40 <pclose@plt+0x724>
   158b4:	mov	r1, #1
   158b8:	str	r0, [r4, #4]
   158bc:	mov	r0, #1024	; 0x400
   158c0:	bl	9c40 <pclose@plt+0x724>
   158c4:	mov	r3, #1024	; 0x400
   158c8:	str	r3, [r4]
   158cc:	str	r0, [r4, #8]
   158d0:	pop	{r4, pc}
   158d4:	movw	r3, #13964	; 0x368c
   158d8:	movt	r3, #2
   158dc:	str	r3, [r4, #16]
   158e0:	b	15878 <pclose@plt+0xc35c>
   158e4:	cmp	r0, #127	; 0x7f
   158e8:	movhi	r0, #0
   158ec:	movls	r0, #1
   158f0:	bx	lr
   158f4:	movw	r2, #16544	; 0x40a0
   158f8:	movt	r2, #3
   158fc:	movw	r3, #4352	; 0x1100
   15900:	movt	r3, #3
   15904:	ldr	r1, [r2]
   15908:	mov	r2, #0
   1590c:	str	r2, [r3, #52]	; 0x34
   15910:	cmp	r1, r2
   15914:	str	r2, [r3, #12]
   15918:	str	r2, [r3, #24]
   1591c:	str	r2, [r3, #28]
   15920:	str	r2, [r3, #32]
   15924:	str	r2, [r3, #36]	; 0x24
   15928:	str	r2, [r3, #40]	; 0x28
   1592c:	str	r2, [r3, #44]	; 0x2c
   15930:	strb	r2, [r3, #48]	; 0x30
   15934:	movne	r2, #1
   15938:	strne	r2, [r3, #52]	; 0x34
   1593c:	bx	lr
   15940:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15944:	movw	r8, #16528	; 0x4090
   15948:	movt	r8, #3
   1594c:	movw	r7, #496	; 0x1f0
   15950:	movt	r7, #3
   15954:	sub	sp, sp, #44	; 0x2c
   15958:	ldr	r2, [r8]
   1595c:	mov	r4, r0
   15960:	ldr	r3, [r7]
   15964:	mov	r5, r1
   15968:	cmp	r2, #2
   1596c:	str	r3, [sp, #36]	; 0x24
   15970:	movne	r0, #0
   15974:	movne	r1, #0
   15978:	beq	15a94 <pclose@plt+0xc578>
   1597c:	movw	r3, #16544	; 0x40a0
   15980:	movt	r3, #3
   15984:	movw	r6, #4352	; 0x1100
   15988:	movt	r6, #3
   1598c:	ldr	r3, [r3]
   15990:	cmp	r3, #0
   15994:	beq	15a18 <pclose@plt+0xc4fc>
   15998:	ldr	r2, [r6, #4]
   1599c:	movw	r3, #57680	; 0xe150
   159a0:	ldr	ip, [r6, #12]
   159a4:	movt	r3, #2
   159a8:	mov	r9, #32
   159ac:	mvn	sl, #0
   159b0:	mvn	fp, #0
   159b4:	strb	r9, [r2, ip]
   159b8:	ldrd	r2, [r3]
   159bc:	cmp	r3, fp
   159c0:	cmpeq	r2, sl
   159c4:	beq	159f8 <pclose@plt+0xc4dc>
   159c8:	cmp	r4, r2
   159cc:	sbcs	r9, r5, r3
   159d0:	blt	159f8 <pclose@plt+0xc4dc>
   159d4:	movw	r3, #57672	; 0xe148
   159d8:	movt	r3, #2
   159dc:	ldrd	r2, [r3]
   159e0:	cmp	r4, r2
   159e4:	sbcs	r9, r5, r3
   159e8:	ldrlt	r3, [r6, #8]
   159ec:	movlt	r2, #64	; 0x40
   159f0:	strblt	r2, [r3, ip]
   159f4:	blt	15a04 <pclose@plt+0xc4e8>
   159f8:	ldr	r3, [r6, #8]
   159fc:	mov	r2, #0
   15a00:	strb	r2, [r3, ip]
   15a04:	ldr	r3, [r6, #24]
   15a08:	add	ip, ip, #1
   15a0c:	str	ip, [r6, #12]
   15a10:	add	r3, r3, #1
   15a14:	str	r3, [r6, #24]
   15a18:	ldr	r3, [r8]
   15a1c:	cmp	r3, #2
   15a20:	beq	15a9c <pclose@plt+0xc580>
   15a24:	ldr	r5, [r6, #52]	; 0x34
   15a28:	ldr	r8, [r6, #24]
   15a2c:	cmp	r5, r8
   15a30:	ble	15a7c <pclose@plt+0xc560>
   15a34:	ldr	r9, [r6, #12]
   15a38:	mov	r3, #0
   15a3c:	ldr	r0, [r6, #4]
   15a40:	rsb	r4, r8, r5
   15a44:	ldr	r2, [r6, #8]
   15a48:	mov	ip, r3
   15a4c:	add	r0, r0, r9
   15a50:	mov	r1, #32
   15a54:	add	r2, r2, r9
   15a58:	strb	r1, [r0, r3]
   15a5c:	strb	ip, [r2, r3]
   15a60:	add	r3, r3, #1
   15a64:	cmp	r3, r4
   15a68:	bne	15a58 <pclose@plt+0xc53c>
   15a6c:	add	r9, r9, r5
   15a70:	str	r5, [r6, #24]
   15a74:	rsb	r8, r8, r9
   15a78:	str	r8, [r6, #12]
   15a7c:	ldr	r2, [sp, #36]	; 0x24
   15a80:	ldr	r3, [r7]
   15a84:	cmp	r2, r3
   15a88:	bne	15b30 <pclose@plt+0xc614>
   15a8c:	add	sp, sp, #44	; 0x2c
   15a90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a94:	bl	17414 <pclose@plt+0xdef8>
   15a98:	b	1597c <pclose@plt+0xc460>
   15a9c:	add	r5, sp, #12
   15aa0:	mov	r2, r5
   15aa4:	bl	1a544 <pclose@plt+0x11028>
   15aa8:	mov	r0, r5
   15aac:	bl	93c0 <strlen@plt>
   15ab0:	ldr	r2, [r6, #12]
   15ab4:	ldr	ip, [r6, #4]
   15ab8:	mov	r1, #1
   15abc:	movw	r3, #14012	; 0x36bc
   15ac0:	str	r5, [sp, #4]
   15ac4:	movt	r3, #2
   15ac8:	cmp	r0, #6
   15acc:	addgt	r4, r0, #1
   15ad0:	movle	r0, #7
   15ad4:	str	r0, [sp]
   15ad8:	add	r0, ip, r2
   15adc:	mvn	r2, #0
   15ae0:	movle	r4, #8
   15ae4:	bl	93fc <__sprintf_chk@plt>
   15ae8:	ldr	r2, [r6, #8]
   15aec:	mov	r3, #0
   15af0:	ldr	r0, [r6, #12]
   15af4:	mov	r1, r3
   15af8:	add	r2, r2, r0
   15afc:	strb	r1, [r2, r3]
   15b00:	add	r3, r3, #1
   15b04:	cmp	r3, r4
   15b08:	blt	15afc <pclose@plt+0xc5e0>
   15b0c:	ldr	r8, [r6, #24]
   15b10:	add	r0, r4, r0
   15b14:	ldr	r5, [r6, #52]	; 0x34
   15b18:	add	r8, r4, r8
   15b1c:	str	r0, [r6, #12]
   15b20:	add	r5, r4, r5
   15b24:	str	r8, [r6, #24]
   15b28:	str	r5, [r6, #52]	; 0x34
   15b2c:	b	15a2c <pclose@plt+0xc510>
   15b30:	bl	9294 <__stack_chk_fail@plt>
   15b34:	cmp	r0, #127	; 0x7f
   15b38:	bhi	15b40 <pclose@plt+0xc624>
   15b3c:	b	15824 <pclose@plt+0xc308>
   15b40:	mov	r0, #0
   15b44:	bx	lr
   15b48:	cmp	r0, #127	; 0x7f
   15b4c:	push	{r4, lr}
   15b50:	mov	r4, r0
   15b54:	bhi	15b64 <pclose@plt+0xc648>
   15b58:	bl	15824 <pclose@plt+0xc308>
   15b5c:	cmp	r0, #0
   15b60:	beq	15b6c <pclose@plt+0xc650>
   15b64:	mov	r0, #0
   15b68:	pop	{r4, pc}
   15b6c:	movw	r3, #4352	; 0x1100
   15b70:	movt	r3, #3
   15b74:	mov	r1, r4
   15b78:	ldr	r0, [r3, #20]
   15b7c:	bl	93cc <strchr@plt>
   15b80:	adds	r0, r0, #0
   15b84:	movne	r0, #1
   15b88:	pop	{r4, pc}
   15b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15b90:	movw	r5, #4352	; 0x1100
   15b94:	movt	r5, #3
   15b98:	sub	sp, sp, #28
   15b9c:	ldr	sl, [r5, #52]	; 0x34
   15ba0:	ldr	r3, [r5, #24]
   15ba4:	ldr	r7, [r5, #12]
   15ba8:	rsb	r2, sl, r3
   15bac:	rsb	r8, sl, r7
   15bb0:	cmp	r8, r2
   15bb4:	movge	r8, r2
   15bb8:	cmp	r8, r0
   15bbc:	movge	r8, r0
   15bc0:	str	r8, [sp, #4]
   15bc4:	cmp	r8, #0
   15bc8:	blt	16020 <pclose@plt+0xcb04>
   15bcc:	cmp	sl, r7
   15bd0:	bge	16014 <pclose@plt+0xcaf8>
   15bd4:	mov	r6, #0
   15bd8:	movw	r2, #16604	; 0x40dc
   15bdc:	movw	r3, #2052	; 0x804
   15be0:	movt	r2, #3
   15be4:	movt	r3, #3
   15be8:	str	r2, [sp, #12]
   15bec:	str	r3, [sp, #20]
   15bf0:	mov	r4, sl
   15bf4:	str	r6, [sp, #16]
   15bf8:	mov	r8, sl
   15bfc:	b	15ca4 <pclose@plt+0xc788>
   15c00:	tst	r0, #128	; 0x80
   15c04:	bne	15df0 <pclose@plt+0xc8d4>
   15c08:	cmp	r0, #8
   15c0c:	bne	15e00 <pclose@plt+0xc8e4>
   15c10:	ldr	r3, [sp, #20]
   15c14:	ldr	r2, [r3]
   15c18:	cmp	r2, #0
   15c1c:	bne	15edc <pclose@plt+0xc9c0>
   15c20:	str	r2, [sp, #16]
   15c24:	add	r2, r8, #1
   15c28:	mvn	r9, #0
   15c2c:	mov	fp, r2
   15c30:	ldr	r2, [sp, #4]
   15c34:	rsb	r2, r6, r2
   15c38:	str	r2, [sp, #8]
   15c3c:	ldr	r1, [r5, #8]
   15c40:	cmp	r4, #0
   15c44:	addgt	r0, r1, r4
   15c48:	movle	r7, #0
   15c4c:	ldrbgt	r7, [r0, #-1]
   15c50:	ldr	r0, [r5, #12]
   15c54:	cmp	r0, fp
   15c58:	ldrb	r0, [r1, r8]
   15c5c:	ldrbgt	sl, [r1, fp]
   15c60:	mov	r1, r7
   15c64:	movle	sl, r7
   15c68:	bl	b1b4 <pclose@plt+0x1c98>
   15c6c:	cmp	r0, #0
   15c70:	beq	15eb4 <pclose@plt+0xc998>
   15c74:	ldr	r7, [r5, #12]
   15c78:	ldr	r3, [sp, #8]
   15c7c:	cmp	r9, r3
   15c80:	bgt	15d7c <pclose@plt+0xc860>
   15c84:	add	r6, r6, r9
   15c88:	mov	r8, fp
   15c8c:	bic	r6, r6, r6, asr #31
   15c90:	ldr	r2, [sp, #4]
   15c94:	cmp	r6, r2
   15c98:	bgt	15d7c <pclose@plt+0xc860>
   15c9c:	cmp	r8, r7
   15ca0:	bge	15f7c <pclose@plt+0xca60>
   15ca4:	ldr	r3, [sp, #12]
   15ca8:	mov	r1, r8
   15cac:	ldr	fp, [r5, #4]
   15cb0:	ldr	r2, [r3]
   15cb4:	ldrb	r0, [fp, r8]
   15cb8:	cmp	r2, #2
   15cbc:	bne	15c00 <pclose@plt+0xc6e4>
   15cc0:	and	r2, r0, #127	; 0x7f
   15cc4:	cmp	r2, #27
   15cc8:	bne	15c00 <pclose@plt+0xc6e4>
   15ccc:	movw	r2, #4352	; 0x1100
   15cd0:	movt	r2, #3
   15cd4:	strb	r0, [fp, r4]
   15cd8:	add	r8, r8, #1
   15cdc:	ldr	r3, [r2, #8]
   15ce0:	cmp	r8, r7
   15ce4:	mov	r2, r4
   15ce8:	add	ip, fp, r4
   15cec:	ldrb	r0, [r3, r1]
   15cf0:	add	r1, r3, r4
   15cf4:	add	r4, r4, #1
   15cf8:	strb	r0, [r3, r2]
   15cfc:	bge	15f98 <pclose@plt+0xca7c>
   15d00:	ldrb	r0, [fp, r8]
   15d04:	add	r2, fp, r8
   15d08:	cmp	r0, #0
   15d0c:	beq	15fa8 <pclose@plt+0xca8c>
   15d10:	str	r5, [sp, #8]
   15d14:	mov	r9, r7
   15d18:	mov	r5, fp
   15d1c:	mov	sl, ip
   15d20:	mov	fp, r1
   15d24:	mov	r7, r3
   15d28:	b	15d40 <pclose@plt+0xc824>
   15d2c:	cmp	r8, r9
   15d30:	beq	15d68 <pclose@plt+0xc84c>
   15d34:	ldrb	r0, [r5, r8]
   15d38:	cmp	r0, #0
   15d3c:	beq	15d68 <pclose@plt+0xc84c>
   15d40:	strb	r0, [sl, #1]!
   15d44:	add	r4, r4, #1
   15d48:	ldrb	r3, [r7, r8]
   15d4c:	add	r8, r8, #1
   15d50:	strb	r3, [fp, #1]!
   15d54:	ldrb	r0, [r2]
   15d58:	bl	15b48 <pclose@plt+0xc62c>
   15d5c:	add	r2, r5, r8
   15d60:	cmp	r0, #0
   15d64:	bne	15d2c <pclose@plt+0xc810>
   15d68:	ldr	r2, [sp, #4]
   15d6c:	ldr	r5, [sp, #8]
   15d70:	cmp	r6, r2
   15d74:	ldr	r7, [r5, #12]
   15d78:	ble	15c9c <pclose@plt+0xc780>
   15d7c:	ldr	r3, [r5, #24]
   15d80:	mov	sl, r8
   15d84:	cmp	sl, r7
   15d88:	bge	15dd0 <pclose@plt+0xc8b4>
   15d8c:	ldr	r8, [r5, #4]
   15d90:	rsb	fp, sl, r7
   15d94:	ldr	r0, [r5, #8]
   15d98:	mov	r2, #0
   15d9c:	add	r9, r8, sl
   15da0:	add	r8, r8, r4
   15da4:	add	ip, r0, sl
   15da8:	add	r0, r0, r4
   15dac:	ldrb	r1, [r9, r2]
   15db0:	strb	r1, [r8, r2]
   15db4:	ldrb	r1, [ip, r2]
   15db8:	strb	r1, [r0, r2]
   15dbc:	add	r2, r2, #1
   15dc0:	cmp	r2, fp
   15dc4:	bne	15dac <pclose@plt+0xc890>
   15dc8:	add	r4, r7, r4
   15dcc:	rsb	r4, sl, r4
   15dd0:	ldr	r2, [r5, #28]
   15dd4:	rsb	sl, r6, r3
   15dd8:	str	r4, [r5, #12]
   15ddc:	add	r6, r2, r6
   15de0:	str	sl, [r5, #24]
   15de4:	str	r6, [r5, #28]
   15de8:	add	sp, sp, #28
   15dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15df0:	ldr	r3, [sp, #20]
   15df4:	ldr	r2, [r3]
   15df8:	cmp	r2, #0
   15dfc:	bne	15e1c <pclose@plt+0xc900>
   15e00:	mov	r2, #0
   15e04:	str	r2, [sp, #16]
   15e08:	bl	c988 <pclose@plt+0x346c>
   15e0c:	add	r2, r8, #1
   15e10:	rsbs	r9, r0, #1
   15e14:	movcc	r9, #0
   15e18:	b	15c2c <pclose@plt+0xc710>
   15e1c:	bl	cca0 <pclose@plt+0x3784>
   15e20:	ldr	r7, [r5, #12]
   15e24:	movw	r1, #4352	; 0x1100
   15e28:	movt	r1, #3
   15e2c:	add	fp, r8, r0
   15e30:	cmp	fp, r7
   15e34:	bgt	16008 <pclose@plt+0xcaec>
   15e38:	movw	r2, #4352	; 0x1100
   15e3c:	movt	r2, #3
   15e40:	ldr	r0, [r2, #4]
   15e44:	add	r0, r0, r8
   15e48:	bl	cdc8 <pclose@plt+0x38ac>
   15e4c:	mov	r7, r0
   15e50:	bl	d1e4 <pclose@plt+0x3cc8>
   15e54:	subs	r9, r0, #0
   15e58:	strne	r7, [sp, #16]
   15e5c:	movne	r2, fp
   15e60:	movne	r9, #0
   15e64:	bne	15c2c <pclose@plt+0xc710>
   15e68:	ldr	r0, [sp, #16]
   15e6c:	mov	r1, r7
   15e70:	bl	d264 <pclose@plt+0x3d48>
   15e74:	cmp	r0, #0
   15e78:	strne	r7, [sp, #16]
   15e7c:	movne	r2, fp
   15e80:	bne	15c2c <pclose@plt+0xc710>
   15e84:	mov	r0, r7
   15e88:	bl	d238 <pclose@plt+0x3d1c>
   15e8c:	cmp	r0, #0
   15e90:	beq	15fb8 <pclose@plt+0xca9c>
   15e94:	ldr	r3, [sp, #4]
   15e98:	rsb	r3, r6, r3
   15e9c:	str	r3, [sp, #8]
   15ea0:	cmp	r3, #1
   15ea4:	beq	15fc8 <pclose@plt+0xcaac>
   15ea8:	str	r7, [sp, #16]
   15eac:	mov	r9, #2
   15eb0:	b	15c3c <pclose@plt+0xc720>
   15eb4:	ldr	r0, [r5, #8]
   15eb8:	mov	r1, sl
   15ebc:	ldrb	r0, [r0, r8]
   15ec0:	bl	b1b4 <pclose@plt+0x1c98>
   15ec4:	cmp	r0, #0
   15ec8:	beq	15f08 <pclose@plt+0xc9ec>
   15ecc:	movw	r3, #4352	; 0x1100
   15ed0:	movt	r3, #3
   15ed4:	ldr	r7, [r3, #12]
   15ed8:	b	15c78 <pclose@plt+0xc75c>
   15edc:	ldr	r0, [sp, #16]
   15ee0:	bl	d238 <pclose@plt+0x3d1c>
   15ee4:	cmp	r0, #0
   15ee8:	streq	r0, [sp, #16]
   15eec:	addne	r2, r8, #1
   15ef0:	addeq	r2, r8, #1
   15ef4:	movne	r3, #0
   15ef8:	mvnne	r9, #1
   15efc:	strne	r3, [sp, #16]
   15f00:	mvneq	r9, #0
   15f04:	b	15c2c <pclose@plt+0xc710>
   15f08:	movw	r2, #4352	; 0x1100
   15f0c:	movt	r2, #3
   15f10:	ldr	r1, [r2, #8]
   15f14:	ldrb	r0, [r1, r8]
   15f18:	bl	155b4 <pclose@plt+0xc098>
   15f1c:	movw	r3, #4352	; 0x1100
   15f20:	movt	r3, #3
   15f24:	ldr	r1, [r3, #12]
   15f28:	cmp	r1, fp
   15f2c:	add	r9, r9, r0
   15f30:	bgt	15f84 <pclose@plt+0xca68>
   15f34:	mov	r0, r7
   15f38:	mov	r1, sl
   15f3c:	bl	b1b4 <pclose@plt+0x1c98>
   15f40:	cmp	r0, #0
   15f44:	beq	15c74 <pclose@plt+0xc758>
   15f48:	mov	r0, r7
   15f4c:	bl	15558 <pclose@plt+0xc03c>
   15f50:	ldr	r7, [r5, #12]
   15f54:	cmp	r7, fp
   15f58:	add	r9, r9, r0
   15f5c:	ble	15c78 <pclose@plt+0xc75c>
   15f60:	mov	r0, sl
   15f64:	bl	155b4 <pclose@plt+0xc098>
   15f68:	movw	r2, #4352	; 0x1100
   15f6c:	movt	r2, #3
   15f70:	ldr	r7, [r2, #12]
   15f74:	add	r9, r9, r0
   15f78:	b	15c78 <pclose@plt+0xc75c>
   15f7c:	ldr	r3, [r5, #24]
   15f80:	b	15dd0 <pclose@plt+0xc8b4>
   15f84:	ldr	r1, [r3, #8]
   15f88:	ldrb	r0, [r1, r8]
   15f8c:	bl	15558 <pclose@plt+0xc03c>
   15f90:	add	r9, r9, r0
   15f94:	b	15f34 <pclose@plt+0xca18>
   15f98:	movw	r3, #4352	; 0x1100
   15f9c:	movt	r3, #3
   15fa0:	ldr	r7, [r3, #12]
   15fa4:	b	15c90 <pclose@plt+0xc774>
   15fa8:	movw	r2, #4352	; 0x1100
   15fac:	movt	r2, #3
   15fb0:	ldr	r7, [r2, #12]
   15fb4:	b	15c90 <pclose@plt+0xc774>
   15fb8:	mov	r2, fp
   15fbc:	str	r7, [sp, #16]
   15fc0:	mov	r9, #1
   15fc4:	b	15c2c <pclose@plt+0xc710>
   15fc8:	movw	r3, #4352	; 0x1100
   15fcc:	movt	r3, #3
   15fd0:	movw	r2, #4352	; 0x1100
   15fd4:	movt	r2, #3
   15fd8:	ldr	r0, [r3, #8]
   15fdc:	mov	r1, #32
   15fe0:	ldr	r3, [r3, #4]
   15fe4:	add	r6, r6, #1
   15fe8:	str	r1, [sp, #16]
   15fec:	ldrb	r9, [r0, r8]
   15ff0:	mov	r8, fp
   15ff4:	ldr	r7, [r2, #12]
   15ff8:	strb	r9, [r0, r4]
   15ffc:	strb	r1, [r3, r4]
   16000:	add	r4, r4, #1
   16004:	b	15c90 <pclose@plt+0xc774>
   16008:	mov	sl, r8
   1600c:	ldr	r3, [r1, #24]
   16010:	b	15d84 <pclose@plt+0xc868>
   16014:	mov	r4, sl
   16018:	mov	r6, #0
   1601c:	b	15dd0 <pclose@plt+0xc8b4>
   16020:	mov	r4, sl
   16024:	mov	r6, #0
   16028:	b	15d84 <pclose@plt+0xc868>
   1602c:	movw	r3, #4352	; 0x1100
   16030:	movt	r3, #3
   16034:	ldr	r0, [r3, #24]
   16038:	b	15b8c <pclose@plt+0xc670>
   1603c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16040:	movw	r9, #496	; 0x1f0
   16044:	sub	sp, sp, #20
   16048:	movt	r9, #3
   1604c:	movw	r6, #4352	; 0x1100
   16050:	movt	r6, #3
   16054:	ldrd	r4, [sp, #56]	; 0x38
   16058:	mov	r8, r1
   1605c:	ldr	r3, [r9]
   16060:	ands	r1, r1, #3
   16064:	mov	r7, r2
   16068:	strne	r1, [r6, #36]	; 0x24
   1606c:	adds	r2, r4, #1
   16070:	mov	fp, r0
   16074:	str	r3, [sp, #12]
   16078:	add	sl, sp, #8
   1607c:	mov	r3, #0
   16080:	mov	r0, r4
   16084:	str	r3, [sp]
   16088:	mov	r1, r5
   1608c:	adc	r3, r5, #0
   16090:	str	sl, [sp, #4]
   16094:	bl	1cbb4 <error@@Base+0x23b0>
   16098:	cmp	r0, #0
   1609c:	beq	160d8 <pclose@plt+0xcbbc>
   160a0:	cmp	r8, #16
   160a4:	beq	160d8 <pclose@plt+0xcbbc>
   160a8:	movw	ip, #16504	; 0x4078
   160ac:	movt	ip, #3
   160b0:	mvn	r0, #0
   160b4:	mvn	r1, #0
   160b8:	ldrd	r2, [ip]
   160bc:	cmp	r3, r1
   160c0:	cmpeq	r2, r0
   160c4:	beq	160d4 <pclose@plt+0xcbb8>
   160c8:	cmp	r2, r4
   160cc:	sbcs	r1, r3, r5
   160d0:	strdlt	r4, [ip]
   160d4:	orr	r8, r8, #64	; 0x40
   160d8:	movw	r5, #16604	; 0x40dc
   160dc:	movt	r5, #3
   160e0:	ldr	r3, [r5]
   160e4:	cmp	r3, #2
   160e8:	beq	161d8 <pclose@plt+0xccbc>
   160ec:	ldr	r3, [r6, #4]
   160f0:	mvn	r1, #0
   160f4:	ldr	ip, [r6, #12]
   160f8:	mov	r0, sl
   160fc:	mov	r2, r3
   16100:	add	r3, r3, ip
   16104:	str	r3, [sp, #8]
   16108:	bl	d11c <pclose@plt+0x3c00>
   1610c:	mov	r1, r8
   16110:	mov	r2, r0
   16114:	mov	r0, fp
   16118:	bl	156cc <pclose@plt+0xc1b0>
   1611c:	mov	r4, r0
   16120:	ldr	r3, [r5]
   16124:	cmp	r3, #1
   16128:	bne	16240 <pclose@plt+0xcd24>
   1612c:	cmp	r7, #0
   16130:	strbeq	fp, [sp, #8]
   16134:	moveq	r7, sl
   16138:	moveq	r5, #1
   1613c:	beq	1614c <pclose@plt+0xcc30>
   16140:	ldrb	r0, [r7]
   16144:	bl	cca0 <pclose@plt+0x3784>
   16148:	mov	r5, r0
   1614c:	ldr	sl, [r6, #12]
   16150:	ldr	r3, [r6]
   16154:	add	r2, sl, r5
   16158:	sub	r3, r3, #6
   1615c:	cmp	r2, r3
   16160:	bge	16270 <pclose@plt+0xcd54>
   16164:	cmp	r5, #0
   16168:	sub	ip, r5, #1
   1616c:	ble	161ac <pclose@plt+0xcc90>
   16170:	ldr	r0, [r6, #4]
   16174:	uxtb	r8, r8
   16178:	ldr	r1, [r6, #8]
   1617c:	mov	r3, #0
   16180:	add	r0, r0, sl
   16184:	add	r1, r1, sl
   16188:	ldrb	r2, [r7, r3]
   1618c:	strb	r2, [r0, r3]
   16190:	strb	r8, [r1, r3]
   16194:	add	r3, r3, #1
   16198:	cmp	r3, r5
   1619c:	bne	16188 <pclose@plt+0xcc6c>
   161a0:	add	sl, sl, #1
   161a4:	add	ip, sl, ip
   161a8:	str	ip, [r6, #12]
   161ac:	ldr	r3, [r6, #24]
   161b0:	mov	r8, #0
   161b4:	add	r4, r3, r4
   161b8:	str	r4, [r6, #24]
   161bc:	ldr	r2, [sp, #12]
   161c0:	mov	r0, r8
   161c4:	ldr	r3, [r9]
   161c8:	cmp	r2, r3
   161cc:	bne	16300 <pclose@plt+0xcde4>
   161d0:	add	sp, sp, #20
   161d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   161d8:	ldr	r2, [r6, #4]
   161dc:	ldr	r3, [r6, #12]
   161e0:	add	r3, r2, r3
   161e4:	str	r3, [sp, #8]
   161e8:	b	16218 <pclose@plt+0xccfc>
   161ec:	mov	r0, sl
   161f0:	mvn	r1, #0
   161f4:	bl	d11c <pclose@plt+0x3c00>
   161f8:	bic	r3, r0, #128	; 0x80
   161fc:	cmp	r3, #27
   16200:	beq	16280 <pclose@plt+0xcd64>
   16204:	bl	15b48 <pclose@plt+0xc62c>
   16208:	cmp	r0, #0
   1620c:	beq	16220 <pclose@plt+0xcd04>
   16210:	ldr	r2, [r6, #4]
   16214:	ldr	r3, [sp, #8]
   16218:	cmp	r3, r2
   1621c:	bhi	161ec <pclose@plt+0xccd0>
   16220:	ldr	r3, [r5]
   16224:	cmp	r3, #2
   16228:	bne	160ec <pclose@plt+0xcbd0>
   1622c:	bic	r3, fp, #128	; 0x80
   16230:	cmp	r3, #27
   16234:	bne	160ec <pclose@plt+0xcbd0>
   16238:	mov	r4, #0
   1623c:	mov	r8, #16
   16240:	mov	r0, r8
   16244:	ldr	r5, [r6, #24]
   16248:	bl	15558 <pclose@plt+0xc03c>
   1624c:	movw	r3, #16420	; 0x4024
   16250:	movt	r3, #3
   16254:	add	r5, r4, r5
   16258:	ldr	r3, [r3]
   1625c:	add	r0, r5, r0
   16260:	cmp	r0, r3
   16264:	ble	1612c <pclose@plt+0xcc10>
   16268:	mov	r8, #1
   1626c:	b	161bc <pclose@plt+0xcca0>
   16270:	bl	15610 <pclose@plt+0xc0f4>
   16274:	cmp	r0, #0
   16278:	beq	16164 <pclose@plt+0xcc48>
   1627c:	b	16268 <pclose@plt+0xcd4c>
   16280:	cmp	fp, #127	; 0x7f
   16284:	bls	162e4 <pclose@plt+0xcdc8>
   16288:	mov	r0, fp
   1628c:	bl	15b48 <pclose@plt+0xc62c>
   16290:	subs	r8, r0, #0
   16294:	bne	162f4 <pclose@plt+0xcdd8>
   16298:	ldr	r3, [r6, #4]
   1629c:	ldr	r1, [r6, #12]
   162a0:	mov	r2, r3
   162a4:	add	r3, r3, r1
   162a8:	str	r3, [sp, #8]
   162ac:	b	162bc <pclose@plt+0xcda0>
   162b0:	bic	r0, r0, #128	; 0x80
   162b4:	cmp	r0, #27
   162b8:	beq	162d8 <pclose@plt+0xcdbc>
   162bc:	mov	r0, sl
   162c0:	mvn	r1, #0
   162c4:	bl	d11c <pclose@plt+0x3c00>
   162c8:	ldr	r3, [sp, #8]
   162cc:	ldr	r2, [r6, #4]
   162d0:	cmp	r3, r2
   162d4:	bhi	162b0 <pclose@plt+0xcd94>
   162d8:	rsb	r3, r2, r3
   162dc:	str	r3, [r6, #12]
   162e0:	b	161bc <pclose@plt+0xcca0>
   162e4:	mov	r0, fp
   162e8:	bl	15824 <pclose@plt+0xc308>
   162ec:	cmp	r0, #0
   162f0:	beq	16288 <pclose@plt+0xcd6c>
   162f4:	mov	r4, #0
   162f8:	mov	r8, #16
   162fc:	b	16120 <pclose@plt+0xcc04>
   16300:	bl	9294 <__stack_chk_fail@plt>
   16304:	push	{r4, r5, r6, r7, r8, lr}
   16308:	sub	sp, sp, #8
   1630c:	mov	r4, r2
   16310:	mov	r5, r3
   16314:	bl	c9a0 <pclose@plt+0x3484>
   16318:	movw	r7, #57696	; 0xe160
   1631c:	movt	r7, #2
   16320:	mov	r6, r0
   16324:	bl	93c0 <strlen@plt>
   16328:	movw	r3, #4352	; 0x1100
   1632c:	movt	r3, #3
   16330:	mov	r2, #0
   16334:	ldr	r1, [r7]
   16338:	ldr	r8, [r3, #24]
   1633c:	add	r8, r0, r8
   16340:	mov	r0, #32
   16344:	bl	156cc <pclose@plt+0xc1b0>
   16348:	sub	r8, r8, #1
   1634c:	add	r8, r8, r0
   16350:	ldr	r0, [r7]
   16354:	bl	15558 <pclose@plt+0xc03c>
   16358:	movw	r3, #16420	; 0x4024
   1635c:	movt	r3, #3
   16360:	ldr	r3, [r3]
   16364:	add	r0, r8, r0
   16368:	cmp	r0, r3
   1636c:	bgt	163a4 <pclose@plt+0xce88>
   16370:	ldrb	r0, [r6]
   16374:	cmp	r0, #0
   16378:	bne	1638c <pclose@plt+0xce70>
   1637c:	b	163b0 <pclose@plt+0xce94>
   16380:	ldrb	r0, [r6, #1]!
   16384:	cmp	r0, #0
   16388:	beq	163b0 <pclose@plt+0xce94>
   1638c:	strd	r4, [sp]
   16390:	mov	r1, #32
   16394:	mov	r2, #0
   16398:	bl	1603c <pclose@plt+0xcb20>
   1639c:	cmp	r0, #0
   163a0:	beq	16380 <pclose@plt+0xce64>
   163a4:	mov	r0, #1
   163a8:	add	sp, sp, #8
   163ac:	pop	{r4, r5, r6, r7, r8, pc}
   163b0:	mov	r0, #0
   163b4:	add	sp, sp, #8
   163b8:	pop	{r4, r5, r6, r7, r8, pc}
   163bc:	push	{r4, r5, r6, r7, r8, lr}
   163c0:	movw	r8, #4352	; 0x1100
   163c4:	movt	r8, #3
   163c8:	mov	r4, r0
   163cc:	mov	r5, r1
   163d0:	ldr	r3, [r8, #56]	; 0x38
   163d4:	cmp	r3, #0
   163d8:	addgt	r7, r8, #60	; 0x3c
   163dc:	movgt	r6, #0
   163e0:	bgt	163f8 <pclose@plt+0xcedc>
   163e4:	b	16424 <pclose@plt+0xcf08>
   163e8:	ldr	r3, [r8, #56]	; 0x38
   163ec:	add	r6, r6, #1
   163f0:	cmp	r3, r6
   163f4:	ble	16424 <pclose@plt+0xcf08>
   163f8:	mov	r3, r5
   163fc:	ldrb	r0, [r7, r6]
   16400:	mov	r2, r4
   16404:	bl	16304 <pclose@plt+0xcde8>
   16408:	movw	r3, #4352	; 0x1100
   1640c:	movt	r3, #3
   16410:	cmp	r0, #0
   16414:	beq	163e8 <pclose@plt+0xcecc>
   16418:	ldr	r0, [r3, #56]	; 0x38
   1641c:	rsb	r0, r6, r0
   16420:	pop	{r4, r5, r6, r7, r8, pc}
   16424:	mov	r0, #0
   16428:	pop	{r4, r5, r6, r7, r8, pc}
   1642c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16430:	movw	r8, #496	; 0x1f0
   16434:	movt	r8, #3
   16438:	sub	sp, sp, #20
   1643c:	cmp	r0, #8
   16440:	mov	r7, r0
   16444:	ldr	ip, [r8]
   16448:	mov	fp, r1
   1644c:	mov	r4, r2
   16450:	mov	r5, r3
   16454:	str	ip, [sp, #12]
   16458:	beq	16594 <pclose@plt+0xd078>
   1645c:	movw	r6, #4352	; 0x1100
   16460:	movt	r6, #3
   16464:	ldr	sl, [r6, #32]
   16468:	cmp	sl, #0
   1646c:	ble	1675c <pclose@plt+0xd240>
   16470:	movw	r9, #2052	; 0x804
   16474:	movt	r9, #3
   16478:	ldr	r2, [r6, #12]
   1647c:	ldr	r0, [r6, #4]
   16480:	ldr	r3, [r9]
   16484:	add	r0, r0, r2
   16488:	subs	r3, r3, #0
   1648c:	mvnne	r3, #0
   16490:	str	r3, [r6, #32]
   16494:	bl	cdc8 <pclose@plt+0x38ac>
   16498:	ldr	r3, [r6, #12]
   1649c:	ldr	r2, [r6, #8]
   164a0:	ldrb	sl, [r2, r3]
   164a4:	cmp	r7, r0
   164a8:	beq	166dc <pclose@plt+0xd1c0>
   164ac:	cmp	r7, #95	; 0x5f
   164b0:	beq	16774 <pclose@plt+0xd258>
   164b4:	cmp	r0, #95	; 0x5f
   164b8:	orreq	sl, sl, #1
   164bc:	uxtbeq	sl, sl
   164c0:	cmp	r7, #9
   164c4:	beq	166b0 <pclose@plt+0xd194>
   164c8:	movw	r9, #2052	; 0x804
   164cc:	movt	r9, #3
   164d0:	ldr	r3, [r9]
   164d4:	cmp	r3, #0
   164d8:	uxtbeq	r0, r7
   164dc:	beq	164ec <pclose@plt+0xcfd0>
   164e0:	cmp	r7, #127	; 0x7f
   164e4:	bhi	1653c <pclose@plt+0xd020>
   164e8:	mov	r0, r7
   164ec:	bl	c988 <pclose@plt+0x346c>
   164f0:	cmp	r0, #0
   164f4:	beq	16530 <pclose@plt+0xd014>
   164f8:	movw	r3, #16604	; 0x40dc
   164fc:	movt	r3, #3
   16500:	ldr	r3, [r3]
   16504:	cmp	r3, #1
   16508:	beq	16720 <pclose@plt+0xd204>
   1650c:	cmp	r3, #2
   16510:	beq	16714 <pclose@plt+0xd1f8>
   16514:	uxtb	r0, r7
   16518:	mov	r2, r4
   1651c:	mov	r3, r5
   16520:	bl	16304 <pclose@plt+0xcde8>
   16524:	adds	r0, r0, #0
   16528:	movne	r0, #1
   1652c:	b	1657c <pclose@plt+0xd060>
   16530:	ldr	r3, [r9]
   16534:	cmp	r3, #0
   16538:	beq	16560 <pclose@plt+0xd044>
   1653c:	movw	r3, #16604	; 0x40dc
   16540:	movt	r3, #3
   16544:	ldr	r3, [r3]
   16548:	cmp	r3, #1
   1654c:	beq	16560 <pclose@plt+0xd044>
   16550:	mov	r0, r7
   16554:	bl	d210 <pclose@plt+0x3cf4>
   16558:	cmp	r0, #0
   1655c:	bne	16808 <pclose@plt+0xd2ec>
   16560:	strd	r4, [sp]
   16564:	mov	r0, r7
   16568:	mov	r1, sl
   1656c:	mov	r2, fp
   16570:	bl	1603c <pclose@plt+0xcb20>
   16574:	adds	r0, r0, #0
   16578:	movne	r0, #1
   1657c:	ldr	r2, [sp, #12]
   16580:	ldr	r3, [r8]
   16584:	cmp	r2, r3
   16588:	bne	16980 <pclose@plt+0xd464>
   1658c:	add	sp, sp, #20
   16590:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16594:	movw	r3, #16600	; 0x40d8
   16598:	movt	r3, #3
   1659c:	ldr	r3, [r3]
   165a0:	cmp	r3, #2
   165a4:	beq	164f8 <pclose@plt+0xcfdc>
   165a8:	movw	r6, #4352	; 0x1100
   165ac:	movt	r6, #3
   165b0:	ldr	ip, [r6, #12]
   165b4:	ldr	r2, [r6, #52]	; 0x34
   165b8:	cmp	ip, r2
   165bc:	ble	16740 <pclose@plt+0xd224>
   165c0:	ldr	r1, [r6, #24]
   165c4:	cmp	r2, r1
   165c8:	bge	16740 <pclose@plt+0xd224>
   165cc:	ldr	r1, [r6, #8]
   165d0:	add	r1, r1, ip
   165d4:	ldrb	r1, [r1, #-1]
   165d8:	ands	r1, r1, #48	; 0x30
   165dc:	bne	16740 <pclose@plt+0xd224>
   165e0:	cmp	r3, #1
   165e4:	beq	16960 <pclose@plt+0xd444>
   165e8:	cmp	r3, #0
   165ec:	bne	166d4 <pclose@plt+0xd1b8>
   165f0:	ldr	r3, [r6, #4]
   165f4:	add	r5, sp, #16
   165f8:	mvn	r1, #0
   165fc:	mov	r4, r6
   16600:	add	ip, r3, ip
   16604:	add	r2, r3, r2
   16608:	str	ip, [r5, #-8]!
   1660c:	mov	r0, r5
   16610:	bl	d11c <pclose@plt+0x3c00>
   16614:	mov	r9, r0
   16618:	b	16690 <pclose@plt+0xd174>
   1661c:	ldr	r1, [r4, #24]
   16620:	cmp	r2, r1
   16624:	bge	166a0 <pclose@plt+0xd184>
   16628:	ldr	r1, [r4, #8]
   1662c:	add	r3, r1, r3
   16630:	ldrb	r3, [r3, #-1]
   16634:	tst	r3, #48	; 0x30
   16638:	bne	166a0 <pclose@plt+0xd184>
   1663c:	ldr	r3, [r4, #4]
   16640:	mvn	r1, #0
   16644:	ldr	ip, [sp, #8]
   16648:	mov	r0, r5
   1664c:	add	r2, r3, r2
   16650:	rsb	r3, r3, ip
   16654:	str	r3, [r4, #12]
   16658:	bl	d11c <pclose@plt+0x3c00>
   1665c:	ldr	r3, [r4, #12]
   16660:	ldr	r1, [r4, #8]
   16664:	ldrb	r1, [r1, r3]
   16668:	mov	r7, r0
   1666c:	mov	r0, r9
   16670:	mov	r2, r7
   16674:	bl	156cc <pclose@plt+0xc1b0>
   16678:	ldr	r2, [r4, #24]
   1667c:	cmp	r0, #0
   16680:	rsb	r3, r0, r2
   16684:	str	r3, [r4, #24]
   16688:	bgt	16978 <pclose@plt+0xd45c>
   1668c:	mov	r9, r7
   16690:	ldr	r3, [r6, #12]
   16694:	ldr	r2, [r6, #52]	; 0x34
   16698:	cmp	r2, r3
   1669c:	blt	1661c <pclose@plt+0xd100>
   166a0:	mov	r3, #0
   166a4:	str	r3, [r6, #32]
   166a8:	mov	r0, #0
   166ac:	b	1657c <pclose@plt+0xd060>
   166b0:	movw	r3, #16600	; 0x40d8
   166b4:	movt	r3, #3
   166b8:	ldr	r3, [r3]
   166bc:	cmp	r3, #0
   166c0:	blt	166d4 <pclose@plt+0xd1b8>
   166c4:	cmp	r3, #1
   166c8:	ble	1678c <pclose@plt+0xd270>
   166cc:	cmp	r3, #2
   166d0:	beq	164f8 <pclose@plt+0xcfdc>
   166d4:	mov	r0, #0
   166d8:	b	1657c <pclose@plt+0xd060>
   166dc:	cmp	r7, #95	; 0x5f
   166e0:	orrne	sl, sl, #2
   166e4:	uxtbne	sl, sl
   166e8:	bne	164c0 <pclose@plt+0xcfa4>
   166ec:	tst	sl, #3
   166f0:	orrne	sl, sl, #3
   166f4:	bne	1670c <pclose@plt+0xd1f0>
   166f8:	ldr	r3, [r6, #36]	; 0x24
   166fc:	cmp	r3, #0
   16700:	orreq	sl, sl, #2
   16704:	orrne	sl, sl, r3
   16708:	uxtbeq	sl, sl
   1670c:	mov	r0, #95	; 0x5f
   16710:	b	164ec <pclose@plt+0xcfd0>
   16714:	bic	r3, r7, #128	; 0x80
   16718:	cmp	r3, #27
   1671c:	bne	16514 <pclose@plt+0xcff8>
   16720:	strd	r4, [sp]
   16724:	mov	r0, r7
   16728:	mov	r2, fp
   1672c:	mov	r1, #0
   16730:	bl	1603c <pclose@plt+0xcb20>
   16734:	adds	r0, r0, #0
   16738:	movne	r0, #1
   1673c:	b	1657c <pclose@plt+0xd060>
   16740:	mov	r2, r4
   16744:	mov	r3, r5
   16748:	mov	r0, #8
   1674c:	bl	16304 <pclose@plt+0xcde8>
   16750:	adds	r0, r0, #0
   16754:	movne	r0, #1
   16758:	b	1657c <pclose@plt+0xd060>
   1675c:	beq	164c0 <pclose@plt+0xcfa4>
   16760:	bl	d1e4 <pclose@plt+0x3cc8>
   16764:	cmp	r0, #0
   16768:	beq	16934 <pclose@plt+0xd418>
   1676c:	ldr	sl, [r6, #36]	; 0x24
   16770:	b	164c0 <pclose@plt+0xcfa4>
   16774:	orr	sl, sl, #1
   16778:	ldr	fp, [r6, #4]
   1677c:	mov	r7, r0
   16780:	uxtb	sl, sl
   16784:	add	fp, fp, r3
   16788:	b	164c0 <pclose@plt+0xcfa4>
   1678c:	movw	r1, #63944	; 0xf9c8
   16790:	movt	r1, #2
   16794:	ldr	r7, [r6, #24]
   16798:	movw	ip, #4352	; 0x1100
   1679c:	ldr	r3, [r1]
   167a0:	movt	ip, #3
   167a4:	ldr	r0, [r6, #28]
   167a8:	ldr	r2, [r6, #52]	; 0x34
   167ac:	cmp	r3, #1
   167b0:	add	r0, r7, r0
   167b4:	rsb	r0, r2, r0
   167b8:	ble	168a0 <pclose@plt+0xd384>
   167bc:	sub	r2, r3, #1
   167c0:	lsl	r2, r2, #2
   167c4:	add	lr, ip, r2
   167c8:	ldr	lr, [lr, #68]	; 0x44
   167cc:	cmp	r0, lr
   167d0:	bge	168a8 <pclose@plt+0xd38c>
   167d4:	add	ip, ip, #68	; 0x44
   167d8:	sub	r3, r3, #2
   167dc:	add	r2, ip, r2
   167e0:	ldr	r1, [r2, #-4]!
   167e4:	cmp	r0, r1
   167e8:	bge	1692c <pclose@plt+0xd410>
   167ec:	subs	r3, r3, #1
   167f0:	bcs	167e0 <pclose@plt+0xd2c4>
   167f4:	mov	r3, #0
   167f8:	add	r6, r6, r3, lsl #2
   167fc:	ldr	r6, [r6, #68]	; 0x44
   16800:	rsb	r6, r0, r6
   16804:	b	168bc <pclose@plt+0xd3a0>
   16808:	mov	r0, r7
   1680c:	movw	r7, #57696	; 0xe160
   16810:	bl	ca98 <pclose@plt+0x357c>
   16814:	movt	r7, #2
   16818:	mov	r9, r0
   1681c:	bl	93c0 <strlen@plt>
   16820:	ldr	r6, [r6, #24]
   16824:	mov	r2, #0
   16828:	ldr	r1, [r7]
   1682c:	add	r6, r0, r6
   16830:	mov	r0, #32
   16834:	bl	156cc <pclose@plt+0xc1b0>
   16838:	sub	r6, r6, #1
   1683c:	add	r6, r6, r0
   16840:	ldr	r0, [r7]
   16844:	bl	15558 <pclose@plt+0xc03c>
   16848:	movw	r3, #16420	; 0x4024
   1684c:	movt	r3, #3
   16850:	ldr	r3, [r3]
   16854:	add	r0, r6, r0
   16858:	cmp	r0, r3
   1685c:	bgt	16898 <pclose@plt+0xd37c>
   16860:	ldrb	r0, [r9]
   16864:	cmp	r0, #0
   16868:	beq	166d4 <pclose@plt+0xd1b8>
   1686c:	mov	r6, r9
   16870:	b	16880 <pclose@plt+0xd364>
   16874:	ldrb	r0, [r6, #1]!
   16878:	cmp	r0, #0
   1687c:	beq	166d4 <pclose@plt+0xd1b8>
   16880:	strd	r4, [sp]
   16884:	mov	r1, #32
   16888:	mov	r2, #0
   1688c:	bl	1603c <pclose@plt+0xcb20>
   16890:	cmp	r0, #0
   16894:	beq	16874 <pclose@plt+0xd358>
   16898:	mov	r0, #1
   1689c:	b	1657c <pclose@plt+0xd060>
   168a0:	add	r3, ip, r3, lsl #2
   168a4:	ldr	lr, [r3, #64]	; 0x40
   168a8:	ldr	r6, [r1, #4]
   168ac:	rsb	r0, lr, r0
   168b0:	mov	r1, r6
   168b4:	bl	1e92c <error@@Base+0x4128>
   168b8:	rsb	r6, r1, r6
   168bc:	mov	r1, sl
   168c0:	mov	r2, #0
   168c4:	mov	r0, #32
   168c8:	add	r7, r7, r6
   168cc:	bl	156cc <pclose@plt+0xc1b0>
   168d0:	sub	r7, r7, #1
   168d4:	add	r7, r7, r0
   168d8:	mov	r0, sl
   168dc:	bl	15558 <pclose@plt+0xc03c>
   168e0:	movw	r3, #16420	; 0x4024
   168e4:	movt	r3, #3
   168e8:	ldr	r3, [r3]
   168ec:	add	r0, r7, r0
   168f0:	cmp	r0, r3
   168f4:	ble	16908 <pclose@plt+0xd3ec>
   168f8:	b	16898 <pclose@plt+0xd37c>
   168fc:	sub	r6, r6, #1
   16900:	cmp	r6, #0
   16904:	ble	166d4 <pclose@plt+0xd1b8>
   16908:	strd	r4, [sp]
   1690c:	movw	r2, #1500	; 0x5dc
   16910:	mov	r0, #32
   16914:	movt	r2, #2
   16918:	mov	r1, sl
   1691c:	bl	1603c <pclose@plt+0xcb20>
   16920:	cmp	r0, #0
   16924:	beq	168fc <pclose@plt+0xd3e0>
   16928:	b	16898 <pclose@plt+0xd37c>
   1692c:	add	r3, r3, #1
   16930:	b	167f8 <pclose@plt+0xd2dc>
   16934:	ldr	r3, [r6, #12]
   16938:	ldr	r0, [r6, #4]
   1693c:	add	r0, r0, r3
   16940:	bl	cdc8 <pclose@plt+0x38ac>
   16944:	mov	r1, r7
   16948:	bl	d264 <pclose@plt+0x3d48>
   1694c:	cmp	r0, #0
   16950:	bne	1676c <pclose@plt+0xd250>
   16954:	str	r0, [r6, #32]
   16958:	mov	sl, r0
   1695c:	b	164c0 <pclose@plt+0xcfa4>
   16960:	strd	r4, [sp]
   16964:	mov	r2, r1
   16968:	bl	1603c <pclose@plt+0xcb20>
   1696c:	adds	r0, r0, #0
   16970:	movne	r0, #1
   16974:	b	1657c <pclose@plt+0xd060>
   16978:	mov	r3, #1
   1697c:	b	166a4 <pclose@plt+0xd188>
   16980:	bl	9294 <__stack_chk_fail@plt>
   16984:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16988:	movw	r6, #4352	; 0x1100
   1698c:	movt	r6, #3
   16990:	uxtb	r7, r0
   16994:	mov	r4, r2
   16998:	mov	r5, r3
   1699c:	ldrb	r0, [r6, #48]	; 0x30
   169a0:	cmp	r0, #0
   169a4:	bne	16a48 <pclose@plt+0xd52c>
   169a8:	cmp	r7, #13
   169ac:	beq	16a70 <pclose@plt+0xd554>
   169b0:	movw	r8, #2052	; 0x804
   169b4:	movt	r8, #3
   169b8:	ldr	r1, [r8]
   169bc:	cmp	r1, #0
   169c0:	beq	16ad0 <pclose@plt+0xd5b4>
   169c4:	ldr	r3, [r6, #40]	; 0x28
   169c8:	movw	r9, #4352	; 0x1100
   169cc:	movt	r9, #3
   169d0:	cmp	r3, #0
   169d4:	bne	16a10 <pclose@plt+0xd4f4>
   169d8:	tst	r7, #128	; 0x80
   169dc:	movw	r9, #4352	; 0x1100
   169e0:	mov	r3, #1
   169e4:	strb	r7, [r6, #60]	; 0x3c
   169e8:	movt	r9, #3
   169ec:	str	r3, [r6, #56]	; 0x38
   169f0:	bne	16b4c <pclose@plt+0xd630>
   169f4:	mov	r0, r7
   169f8:	mov	r2, r4
   169fc:	mov	r3, r5
   16a00:	mov	r1, #0
   16a04:	bl	1642c <pclose@plt+0xcf10>
   16a08:	mov	sl, r0
   16a0c:	b	16ae4 <pclose@plt+0xd5c8>
   16a10:	and	r2, r7, #192	; 0xc0
   16a14:	cmp	r2, #128	; 0x80
   16a18:	beq	16b78 <pclose@plt+0xd65c>
   16a1c:	mov	r3, #592	; 0x250
   16a20:	ldrd	r0, [r9, r3]
   16a24:	bl	163bc <pclose@plt+0xcea0>
   16a28:	mov	r3, #0
   16a2c:	str	r3, [r9, #40]	; 0x28
   16a30:	cmp	r0, #0
   16a34:	add	r2, r0, #1
   16a38:	mov	sl, r0
   16a3c:	str	r2, [r9, #56]	; 0x38
   16a40:	beq	169d8 <pclose@plt+0xd4bc>
   16a44:	b	16ae4 <pclose@plt+0xd5c8>
   16a48:	mov	r3, #584	; 0x248
   16a4c:	mov	r1, #0
   16a50:	ldrd	r2, [r3, r6]
   16a54:	bl	1642c <pclose@plt+0xcf10>
   16a58:	cmp	r0, #0
   16a5c:	strbeq	r0, [r6, #48]	; 0x30
   16a60:	beq	169a8 <pclose@plt+0xd48c>
   16a64:	mov	r3, #1
   16a68:	mov	r0, r3
   16a6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16a70:	movw	r3, #16600	; 0x40d8
   16a74:	movt	r3, #3
   16a78:	ldr	r8, [r3]
   16a7c:	cmp	r8, #0
   16a80:	bne	169b0 <pclose@plt+0xd494>
   16a84:	ldr	r3, [r6, #40]	; 0x28
   16a88:	movw	r7, #4352	; 0x1100
   16a8c:	movt	r7, #3
   16a90:	cmp	r3, #0
   16a94:	ble	16ab8 <pclose@plt+0xd59c>
   16a98:	mov	r3, #592	; 0x250
   16a9c:	ldrd	r0, [r7, r3]
   16aa0:	bl	163bc <pclose@plt+0xcea0>
   16aa4:	str	r8, [r7, #40]	; 0x28
   16aa8:	cmp	r0, #0
   16aac:	add	r3, r0, #1
   16ab0:	str	r3, [r7, #56]	; 0x38
   16ab4:	bne	16a68 <pclose@plt+0xd54c>
   16ab8:	mov	r3, #584	; 0x248
   16abc:	mov	r2, #13
   16ac0:	strd	r4, [r6, r3]
   16ac4:	mov	r3, #0
   16ac8:	strb	r2, [r6, #48]	; 0x30
   16acc:	b	16a68 <pclose@plt+0xd54c>
   16ad0:	mov	r0, r7
   16ad4:	mov	r2, r4
   16ad8:	mov	r3, r5
   16adc:	bl	1642c <pclose@plt+0xcf10>
   16ae0:	mov	sl, r0
   16ae4:	movw	r3, #16512	; 0x4080
   16ae8:	movt	r3, #3
   16aec:	ldr	r1, [r6, #28]
   16af0:	movw	r2, #4352	; 0x1100
   16af4:	ldr	r0, [r3]
   16af8:	movt	r2, #3
   16afc:	cmp	r1, r0
   16b00:	bge	16b20 <pclose@plt+0xd604>
   16b04:	movw	r0, #16420	; 0x4024
   16b08:	movt	r0, #3
   16b0c:	ldr	ip, [r2, #24]
   16b10:	ldr	r0, [r0]
   16b14:	add	r0, r0, r0, lsr #31
   16b18:	cmp	ip, r0, asr #1
   16b1c:	bgt	16bc4 <pclose@plt+0xd6a8>
   16b20:	cmp	sl, #0
   16b24:	beq	16b40 <pclose@plt+0xd624>
   16b28:	ldr	r3, [r8]
   16b2c:	cmp	r3, #0
   16b30:	beq	16a64 <pclose@plt+0xd548>
   16b34:	ldr	r3, [r6, #56]	; 0x38
   16b38:	mov	r0, r3
   16b3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16b40:	mov	r3, #0
   16b44:	mov	r0, r3
   16b48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16b4c:	and	r3, r7, #192	; 0xc0
   16b50:	cmp	r3, #192	; 0xc0
   16b54:	bne	16b64 <pclose@plt+0xd648>
   16b58:	and	r3, r7, #254	; 0xfe
   16b5c:	cmp	r3, #254	; 0xfe
   16b60:	bne	16be4 <pclose@plt+0xd6c8>
   16b64:	mov	r0, r4
   16b68:	mov	r1, r5
   16b6c:	bl	163bc <pclose@plt+0xcea0>
   16b70:	mov	sl, r0
   16b74:	b	16ae4 <pclose@plt+0xd5c8>
   16b78:	ldr	r1, [r9, #56]	; 0x38
   16b7c:	add	r2, r1, #1
   16b80:	add	r1, r9, r1
   16b84:	cmp	r3, r2
   16b88:	str	r2, [r9, #56]	; 0x38
   16b8c:	strb	r7, [r1, #60]	; 0x3c
   16b90:	bgt	16b40 <pclose@plt+0xd624>
   16b94:	add	r0, r9, #60	; 0x3c
   16b98:	bl	cd18 <pclose@plt+0x37fc>
   16b9c:	cmp	r0, #0
   16ba0:	bne	16c00 <pclose@plt+0xd6e4>
   16ba4:	mov	r3, #592	; 0x250
   16ba8:	ldrd	r0, [r9, r3]
   16bac:	bl	163bc <pclose@plt+0xcea0>
   16bb0:	mov	sl, r0
   16bb4:	str	r0, [r9, #56]	; 0x38
   16bb8:	mov	r3, #0
   16bbc:	str	r3, [r6, #40]	; 0x28
   16bc0:	b	16ae4 <pclose@plt+0xd5c8>
   16bc4:	ldr	r0, [r2, #4]
   16bc8:	mov	ip, #0
   16bcc:	ldr	r2, [r2, #12]
   16bd0:	strb	ip, [r0, r2]
   16bd4:	ldr	r0, [r3]
   16bd8:	rsb	r0, r1, r0
   16bdc:	bl	15b8c <pclose@plt+0xc670>
   16be0:	b	16b20 <pclose@plt+0xd604>
   16be4:	mov	r0, r7
   16be8:	bl	cca0 <pclose@plt+0x3784>
   16bec:	mov	r3, #592	; 0x250
   16bf0:	strd	r4, [r9, r3]
   16bf4:	mov	r3, #0
   16bf8:	str	r0, [r9, #40]	; 0x28
   16bfc:	b	16a68 <pclose@plt+0xd54c>
   16c00:	add	r0, r9, #60	; 0x3c
   16c04:	bl	cdc8 <pclose@plt+0x38ac>
   16c08:	mov	r3, #592	; 0x250
   16c0c:	ldrd	r2, [r3, r9]
   16c10:	add	r1, r9, #60	; 0x3c
   16c14:	bl	1642c <pclose@plt+0xcf10>
   16c18:	mov	sl, r0
   16c1c:	b	16bb8 <pclose@plt+0xd69c>
   16c20:	push	{r4, lr}
   16c24:	movw	r4, #4352	; 0x1100
   16c28:	movt	r4, #3
   16c2c:	ldr	r3, [r4, #40]	; 0x28
   16c30:	cmp	r3, #0
   16c34:	ble	16c50 <pclose@plt+0xd734>
   16c38:	mov	r3, #592	; 0x250
   16c3c:	ldrd	r0, [r4, r3]
   16c40:	bl	163bc <pclose@plt+0xcea0>
   16c44:	mov	r3, #0
   16c48:	str	r3, [r4, #40]	; 0x28
   16c4c:	pop	{r4, pc}
   16c50:	mov	r0, #0
   16c54:	pop	{r4, pc}
   16c58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16c5c:	movw	r4, #4352	; 0x1100
   16c60:	movt	r4, #3
   16c64:	mov	r6, r0
   16c68:	mov	r7, r1
   16c6c:	bl	16c20 <pclose@plt+0xd704>
   16c70:	ldrb	r0, [r4, #48]	; 0x30
   16c74:	cmp	r0, #0
   16c78:	beq	16c94 <pclose@plt+0xd778>
   16c7c:	cmp	r0, #13
   16c80:	beq	16d98 <pclose@plt+0xd87c>
   16c84:	mov	r3, #584	; 0x248
   16c88:	mov	r1, #0
   16c8c:	ldrd	r2, [r3, r4]
   16c90:	bl	1642c <pclose@plt+0xcf10>
   16c94:	movw	r3, #16512	; 0x4080
   16c98:	movt	r3, #3
   16c9c:	ldr	r2, [r4, #28]
   16ca0:	ldr	r0, [r3]
   16ca4:	cmp	r2, r0
   16ca8:	blt	16db4 <pclose@plt+0xd898>
   16cac:	movw	r5, #16604	; 0x40dc
   16cb0:	movt	r5, #3
   16cb4:	ldr	r3, [r5]
   16cb8:	cmp	r3, #2
   16cbc:	beq	16dc0 <pclose@plt+0xd8a4>
   16cc0:	ldr	ip, [r4, #4]
   16cc4:	ldr	r1, [r4, #8]
   16cc8:	ldr	r3, [r4, #12]
   16ccc:	movw	r2, #16420	; 0x4024
   16cd0:	movt	r2, #3
   16cd4:	ldr	r0, [r4, #24]
   16cd8:	ldr	r2, [r2]
   16cdc:	cmp	r0, r2
   16ce0:	blt	16d6c <pclose@plt+0xd850>
   16ce4:	movw	r2, #16436	; 0x4034
   16ce8:	movt	r2, #3
   16cec:	ldr	r2, [r2]
   16cf0:	cmp	r2, #0
   16cf4:	beq	16d6c <pclose@plt+0xd850>
   16cf8:	cmp	r6, #0
   16cfc:	bne	16d58 <pclose@plt+0xd83c>
   16d00:	ldr	r2, [r5]
   16d04:	cmp	r2, #1
   16d08:	beq	16d6c <pclose@plt+0xd850>
   16d0c:	movw	r2, #16388	; 0x4004
   16d10:	movt	r2, #3
   16d14:	ldr	r2, [r2]
   16d18:	cmp	r2, #0
   16d1c:	beq	16d88 <pclose@plt+0xd86c>
   16d20:	cmp	r7, #0
   16d24:	beq	16d88 <pclose@plt+0xd86c>
   16d28:	add	r2, r3, #1
   16d2c:	add	r5, r3, #2
   16d30:	mov	r6, #32
   16d34:	mov	r0, #0
   16d38:	strb	r6, [ip, r3]
   16d3c:	mov	r6, #8
   16d40:	strb	r0, [r1, r3]
   16d44:	mov	r3, r5
   16d48:	strb	r6, [ip, r2]
   16d4c:	str	r5, [r4, #12]
   16d50:	strb	r0, [r1, r2]
   16d54:	b	16d88 <pclose@plt+0xd86c>
   16d58:	movw	r2, #16388	; 0x4004
   16d5c:	movt	r2, #3
   16d60:	ldr	r2, [r2]
   16d64:	cmp	r2, #0
   16d68:	beq	16d00 <pclose@plt+0xd7e4>
   16d6c:	add	r2, r3, #1
   16d70:	mov	r5, #10
   16d74:	mov	r0, #0
   16d78:	strb	r5, [ip, r3]
   16d7c:	strb	r0, [r1, r3]
   16d80:	mov	r3, r2
   16d84:	str	r2, [r4, #12]
   16d88:	mov	r2, #0
   16d8c:	strb	r2, [ip, r3]
   16d90:	strb	r2, [r1, r3]
   16d94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16d98:	cmp	r6, #0
   16d9c:	bne	16c94 <pclose@plt+0xd778>
   16da0:	mov	r3, #584	; 0x248
   16da4:	mov	r1, #0
   16da8:	ldrd	r2, [r3, r4]
   16dac:	bl	1642c <pclose@plt+0xcf10>
   16db0:	b	16c94 <pclose@plt+0xd778>
   16db4:	rsb	r0, r2, r0
   16db8:	bl	15b8c <pclose@plt+0xc670>
   16dbc:	b	16cac <pclose@plt+0xd790>
   16dc0:	mov	r0, #109	; 0x6d
   16dc4:	bl	15824 <pclose@plt+0xc308>
   16dc8:	cmp	r0, #0
   16dcc:	beq	16cc0 <pclose@plt+0xd7a4>
   16dd0:	ldr	r3, [r4, #12]
   16dd4:	movw	sl, #14020	; 0x36c4
   16dd8:	ldr	r1, [r4, #8]
   16ddc:	movt	sl, #2
   16de0:	ldr	ip, [r4, #4]
   16de4:	rsb	sl, r3, sl
   16de8:	add	r8, r1, r3
   16dec:	mov	r0, #27
   16df0:	mov	r9, #16
   16df4:	add	r2, r3, #1
   16df8:	strb	r0, [ip, r3]
   16dfc:	strb	r9, [r8], #1
   16e00:	ldrb	r0, [sl, r2]
   16e04:	mov	r3, r2
   16e08:	cmp	r0, #0
   16e0c:	bne	16df4 <pclose@plt+0xd8d8>
   16e10:	str	r2, [r4, #12]
   16e14:	b	16ccc <pclose@plt+0xd7b0>
   16e18:	movw	r3, #4352	; 0x1100
   16e1c:	movt	r3, #3
   16e20:	mov	r2, #64	; 0x40
   16e24:	ldmib	r3, {r1, r3}
   16e28:	strb	r0, [r1]
   16e2c:	strb	r2, [r3]
   16e30:	bx	lr
   16e34:	movw	r3, #4352	; 0x1100
   16e38:	movt	r3, #3
   16e3c:	ldr	r2, [r3, #44]	; 0x2c
   16e40:	cmp	r2, #0
   16e44:	beq	16e74 <pclose@plt+0xd958>
   16e48:	movw	r3, #16632	; 0x40f8
   16e4c:	movt	r3, #3
   16e50:	ldr	r3, [r3]
   16e54:	cmp	r3, #0
   16e58:	beq	16e90 <pclose@plt+0xd974>
   16e5c:	cmp	r0, #0
   16e60:	bne	16e8c <pclose@plt+0xd970>
   16e64:	mov	r3, #2
   16e68:	mov	r0, #126	; 0x7e
   16e6c:	str	r3, [r1]
   16e70:	bx	lr
   16e74:	ldr	r2, [r3, #8]
   16e78:	ldr	r3, [r3, #4]
   16e7c:	ldrb	r2, [r2, r0]
   16e80:	str	r2, [r1]
   16e84:	ldrb	r0, [r3, r0]
   16e88:	bx	lr
   16e8c:	sub	r0, r0, #1
   16e90:	cmp	r0, #0
   16e94:	mov	r3, #0
   16e98:	str	r3, [r1]
   16e9c:	moveq	r0, #10
   16ea0:	movne	r0, #0
   16ea4:	bx	lr
   16ea8:	movw	r3, #4352	; 0x1100
   16eac:	movt	r3, #3
   16eb0:	mov	r1, #1
   16eb4:	mov	r2, #0
   16eb8:	str	r1, [r3, #44]	; 0x2c
   16ebc:	str	r2, [r3, #28]
   16ec0:	bx	lr
   16ec4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16ec8:	mvn	r4, #0
   16ecc:	mvn	r5, #0
   16ed0:	cmp	r1, r5
   16ed4:	cmpeq	r0, r4
   16ed8:	mov	r8, r2
   16edc:	mov	r9, r3
   16ee0:	beq	16fdc <pclose@plt+0xdac0>
   16ee4:	bl	bcd4 <pclose@plt+0x27b8>
   16ee8:	subs	sl, r0, #0
   16eec:	bne	16fdc <pclose@plt+0xdac0>
   16ef0:	bl	bbbc <pclose@plt+0x26a0>
   16ef4:	cmn	r0, #1
   16ef8:	mov	r4, r0
   16efc:	beq	16fdc <pclose@plt+0xdac0>
   16f00:	cmp	r0, #10
   16f04:	beq	16fe8 <pclose@plt+0xdacc>
   16f08:	movw	r5, #16680	; 0x4128
   16f0c:	movt	r5, #3
   16f10:	ldr	r6, [r5]
   16f14:	ands	r6, r6, #3
   16f18:	movweq	r7, #4352	; 0x1100
   16f1c:	movteq	r7, #3
   16f20:	beq	16f60 <pclose@plt+0xda44>
   16f24:	b	16ff8 <pclose@plt+0xdadc>
   16f28:	cmp	r4, #0
   16f2c:	beq	16fc8 <pclose@plt+0xdaac>
   16f30:	ldr	r3, [r7, #4]
   16f34:	add	r6, r6, #1
   16f38:	add	r3, r3, r6
   16f3c:	strb	r4, [r3, #-1]
   16f40:	bl	bbbc <pclose@plt+0x26a0>
   16f44:	cmn	r0, #1
   16f48:	cmpne	r0, #10
   16f4c:	mov	r4, r0
   16f50:	beq	16f90 <pclose@plt+0xda74>
   16f54:	ldr	r3, [r5]
   16f58:	tst	r3, #3
   16f5c:	bne	16f90 <pclose@plt+0xda74>
   16f60:	ldr	r2, [r7]
   16f64:	sub	r2, r2, #1
   16f68:	cmp	r2, r6
   16f6c:	bgt	16f28 <pclose@plt+0xda0c>
   16f70:	bl	15610 <pclose@plt+0xc0f4>
   16f74:	cmp	r0, #0
   16f78:	beq	16f28 <pclose@plt+0xda0c>
   16f7c:	bl	bb74 <pclose@plt+0x2658>
   16f80:	mov	sl, r6
   16f84:	subs	r4, r0, #1
   16f88:	sbc	r5, r1, #0
   16f8c:	b	16fa0 <pclose@plt+0xda84>
   16f90:	mov	sl, r6
   16f94:	bl	bb74 <pclose@plt+0x2658>
   16f98:	mov	r4, r0
   16f9c:	mov	r5, r1
   16fa0:	ldr	r3, [r7, #4]
   16fa4:	cmp	r8, #0
   16fa8:	mov	r2, #0
   16fac:	mov	r0, r4
   16fb0:	mov	r1, r5
   16fb4:	strb	r2, [r3, sl]
   16fb8:	strne	r3, [r8]
   16fbc:	cmp	r9, #0
   16fc0:	strne	r6, [r9]
   16fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16fc8:	bl	bb74 <pclose@plt+0x2658>
   16fcc:	mov	sl, r6
   16fd0:	mov	r4, r0
   16fd4:	mov	r5, r1
   16fd8:	b	16fa0 <pclose@plt+0xda84>
   16fdc:	mvn	r0, #0
   16fe0:	mov	r1, r0
   16fe4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16fe8:	movw	r7, #4352	; 0x1100
   16fec:	mov	r6, sl
   16ff0:	movt	r7, #3
   16ff4:	b	16f94 <pclose@plt+0xda78>
   16ff8:	movw	r7, #4352	; 0x1100
   16ffc:	mov	r6, sl
   17000:	movt	r7, #3
   17004:	b	16f94 <pclose@plt+0xda78>
   17008:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1700c:	mov	r8, r2
   17010:	cmp	r0, #1
   17014:	sbcs	r2, r1, #0
   17018:	mov	r7, r3
   1701c:	blt	1713c <pclose@plt+0xdc20>
   17020:	subs	r0, r0, #1
   17024:	sbc	r1, r1, #0
   17028:	bl	bcd4 <pclose@plt+0x27b8>
   1702c:	cmp	r0, #0
   17030:	bne	1713c <pclose@plt+0xdc20>
   17034:	movw	sl, #4352	; 0x1100
   17038:	movt	sl, #3
   1703c:	movw	r5, #16680	; 0x4128
   17040:	movt	r5, #3
   17044:	ldr	r6, [sl]
   17048:	mov	r9, sl
   1704c:	ldr	r3, [sl, #4]
   17050:	sub	r6, r6, #1
   17054:	strb	r0, [r3, r6]
   17058:	b	17070 <pclose@plt+0xdb54>
   1705c:	cmp	r4, #0
   17060:	beq	170ec <pclose@plt+0xdbd0>
   17064:	ldr	r3, [sl, #4]
   17068:	sub	r6, r6, #1
   1706c:	strb	r4, [r3, r6]
   17070:	bl	bf08 <pclose@plt+0x29ec>
   17074:	cmp	r0, #10
   17078:	mov	r4, r0
   1707c:	beq	170ec <pclose@plt+0xdbd0>
   17080:	ldr	r3, [r5]
   17084:	tst	r3, #3
   17088:	bne	170ec <pclose@plt+0xdbd0>
   1708c:	cmn	r0, #1
   17090:	beq	17130 <pclose@plt+0xdc14>
   17094:	cmp	r6, #0
   17098:	bgt	1705c <pclose@plt+0xdb40>
   1709c:	ldr	fp, [sl]
   170a0:	bl	15610 <pclose@plt+0xc0f4>
   170a4:	cmp	r0, #0
   170a8:	bne	170ec <pclose@plt+0xdbd0>
   170ac:	ldr	r0, [r9, #4]
   170b0:	sub	r3, fp, #1
   170b4:	ldr	r6, [r9]
   170b8:	adds	r3, r0, r3
   170bc:	sub	r2, r6, #1
   170c0:	add	r2, r0, r2
   170c4:	bcs	170e0 <pclose@plt+0xdbc4>
   170c8:	add	r3, r3, #1
   170cc:	ldrb	r1, [r3, #-1]!
   170d0:	cmp	r3, r0
   170d4:	strb	r1, [r2], #-1
   170d8:	bne	170cc <pclose@plt+0xdbb0>
   170dc:	ldr	r6, [sl]
   170e0:	cmp	r4, #0
   170e4:	rsb	r6, fp, r6
   170e8:	bne	17064 <pclose@plt+0xdb48>
   170ec:	bl	bb74 <pclose@plt+0x2658>
   170f0:	adds	r4, r0, #1
   170f4:	adc	r5, r1, #0
   170f8:	cmp	r8, #0
   170fc:	ldrne	r3, [sl, #4]
   17100:	addne	r3, r3, r6
   17104:	strne	r3, [r8]
   17108:	cmp	r7, #0
   1710c:	ldrne	r3, [sl]
   17110:	movne	r0, r4
   17114:	movne	r1, r5
   17118:	moveq	r0, r4
   1711c:	subne	r3, r3, #1
   17120:	moveq	r1, r5
   17124:	rsbne	r6, r6, r3
   17128:	strne	r6, [r7]
   1712c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17130:	mov	r4, #0
   17134:	mov	r5, #0
   17138:	b	170f8 <pclose@plt+0xdbdc>
   1713c:	mvn	r0, #0
   17140:	mov	r1, r0
   17144:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17148:	movw	r3, #16528	; 0x4090
   1714c:	movt	r3, #3
   17150:	movw	r0, #14024	; 0x36c8
   17154:	movt	r0, #2
   17158:	ldr	r2, [r3]
   1715c:	cmp	r2, #2
   17160:	movweq	r2, #16492	; 0x406c
   17164:	movteq	r2, #3
   17168:	moveq	r1, #1
   1716c:	streq	r1, [r2]
   17170:	mov	r2, #0
   17174:	mov	r1, r2
   17178:	str	r2, [r3]
   1717c:	b	1a804 <error@@Base>
   17180:	push	{r4, r5, r6, lr}
   17184:	movw	r4, #4952	; 0x1358
   17188:	movt	r4, #3
   1718c:	ldr	r3, [r4]
   17190:	cmp	r3, #0
   17194:	poplt	{r4, r5, r6, pc}
   17198:	add	r3, r3, #1
   1719c:	cmp	r3, #100	; 0x64
   171a0:	bgt	171ac <pclose@plt+0xdc90>
   171a4:	str	r3, [r4]
   171a8:	pop	{r4, r5, r6, pc}
   171ac:	ldr	r6, [r4, #4]
   171b0:	mov	r5, #0
   171b4:	str	r5, [r4]
   171b8:	bl	1a158 <pclose@plt+0x10c3c>
   171bc:	add	r6, r6, #1
   171c0:	cmp	r6, r0
   171c4:	popge	{r4, r5, r6, pc}
   171c8:	mov	r1, r5
   171cc:	movw	r0, #14048	; 0x36e0
   171d0:	movt	r0, #2
   171d4:	bl	1a954 <error@@Base+0x150>
   171d8:	mvn	r3, #0
   171dc:	str	r3, [r4]
   171e0:	pop	{r4, r5, r6, pc}
   171e4:	ldr	r3, [pc, #140]	; 17278 <pclose@plt+0xdd5c>
   171e8:	push	{r4, r5, r6, r7, r8, r9}
   171ec:	add	r1, r3, #6336	; 0x18c0
   171f0:	add	r3, r3, #32
   171f4:	movw	ip, #4952	; 0x1358
   171f8:	cmp	r3, r1
   171fc:	movt	ip, #3
   17200:	str	r3, [r3, #-32]	; 0xffffffe0
   17204:	add	r2, ip, #8
   17208:	bcc	171f0 <pclose@plt+0xdcd4>
   1720c:	ldr	r5, [pc, #104]	; 1727c <pclose@plt+0xdd60>
   17210:	movw	r4, #13136	; 0x3350
   17214:	movw	r8, #63784	; 0xf928
   17218:	movt	r4, #3
   1721c:	movt	r8, #65535	; 0xffff
   17220:	movw	r7, #63776	; 0xf920
   17224:	movw	r6, #63792	; 0xf930
   17228:	movt	r7, #65535	; 0xffff
   1722c:	movt	r6, #65535	; 0xffff
   17230:	movw	r9, #6344	; 0x18c8
   17234:	add	r1, ip, #6336	; 0x18c0
   17238:	str	r2, [r4, #-1776]	; 0xfffff910
   1723c:	add	r1, r1, #40	; 0x28
   17240:	mov	r2, #0
   17244:	mov	r3, #0
   17248:	str	r1, [r4, #-1772]	; 0xfffff914
   1724c:	strd	r2, [r4, r8]
   17250:	mov	r0, #1
   17254:	mov	r8, #0
   17258:	mov	r1, #0
   1725c:	strd	r2, [r4, r7]
   17260:	strd	r0, [r4, r6]
   17264:	str	r5, [r4, #-1764]	; 0xfffff91c
   17268:	str	r5, [r4, #-1768]	; 0xfffff918
   1726c:	str	r8, [ip, r9]
   17270:	pop	{r4, r5, r6, r7, r8, r9}
   17274:	bx	lr
   17278:	andeq	r1, r3, r0, ror #6
   1727c:	andeq	r2, r3, r8, ror #24
   17280:	push	{r4, r5, r6, r7, r8, r9, sl}
   17284:	movw	r8, #13136	; 0x3350
   17288:	movt	r8, #3
   1728c:	ldr	ip, [pc, #380]	; 17410 <pclose@plt+0xdef4>
   17290:	mov	r7, r1
   17294:	mov	r6, r0
   17298:	ldr	r1, [r8, #-1768]	; 0xfffff918
   1729c:	mov	r4, r2
   172a0:	mov	r5, r3
   172a4:	cmp	r1, ip
   172a8:	bne	172cc <pclose@plt+0xddb0>
   172ac:	b	172dc <pclose@plt+0xddc0>
   172b0:	ldrd	r2, [r1, #24]
   172b4:	cmp	r3, r7
   172b8:	cmpeq	r2, r6
   172bc:	beq	173a8 <pclose@plt+0xde8c>
   172c0:	ldr	r1, [r1]
   172c4:	cmp	r1, ip
   172c8:	beq	172dc <pclose@plt+0xddc0>
   172cc:	ldrd	r2, [r1, #8]
   172d0:	cmp	r2, r4
   172d4:	sbcs	r0, r3, r5
   172d8:	blt	172b0 <pclose@plt+0xdd94>
   172dc:	ldr	r0, [r8, #-1776]	; 0xfffff910
   172e0:	movw	r3, #13136	; 0x3350
   172e4:	movt	r3, #3
   172e8:	ldr	r9, [r1, #4]
   172ec:	cmp	r0, #0
   172f0:	ldrne	r2, [r0]
   172f4:	moveq	r2, #0
   172f8:	ldreq	r0, [r3, #-1772]	; 0xfffff914
   172fc:	moveq	sl, r2
   17300:	streq	r2, [r3, #-1772]	; 0xfffff914
   17304:	strne	r2, [r3, #-1776]	; 0xfffff910
   17308:	ldrne	sl, [r3, #-1772]	; 0xfffff914
   1730c:	cmp	r0, ip
   17310:	stm	r0, {r1, r9}
   17314:	strd	r4, [r0, #8]
   17318:	strd	r6, [r0, #24]
   1731c:	ldr	r2, [pc, #236]	; 17410 <pclose@plt+0xdef4>
   17320:	str	r0, [r1, #4]
   17324:	str	r0, [r9]
   17328:	beq	17350 <pclose@plt+0xde34>
   1732c:	ldr	r3, [r0]
   17330:	cmp	r3, r2
   17334:	beq	17350 <pclose@plt+0xde34>
   17338:	ldr	r2, [r0, #4]
   1733c:	ldrd	r6, [r3, #8]
   17340:	ldrd	r2, [r2, #8]
   17344:	subs	r6, r6, r2
   17348:	sbc	r7, r7, r3
   1734c:	strd	r6, [r0, #16]
   17350:	cmp	r1, ip
   17354:	ldr	r2, [pc, #180]	; 17410 <pclose@plt+0xdef4>
   17358:	beq	17378 <pclose@plt+0xde5c>
   1735c:	ldr	r3, [r1]
   17360:	cmp	r3, r2
   17364:	beq	17378 <pclose@plt+0xde5c>
   17368:	ldrd	r2, [r3, #8]
   1736c:	subs	r2, r2, r4
   17370:	sbc	r3, r3, r5
   17374:	strd	r2, [r1, #16]
   17378:	cmp	r9, ip
   1737c:	ldr	r3, [pc, #140]	; 17410 <pclose@plt+0xdef4>
   17380:	beq	173a0 <pclose@plt+0xde84>
   17384:	cmp	r0, r3
   17388:	beq	173a0 <pclose@plt+0xde84>
   1738c:	ldr	r3, [r9, #4]
   17390:	ldrd	r2, [r3, #8]
   17394:	subs	r4, r4, r2
   17398:	sbc	r5, r5, r3
   1739c:	strd	r4, [r9, #16]
   173a0:	cmp	sl, #0
   173a4:	beq	173b0 <pclose@plt+0xde94>
   173a8:	pop	{r4, r5, r6, r7, r8, r9, sl}
   173ac:	bx	lr
   173b0:	ldr	r4, [r8, #-1768]	; 0xfffff918
   173b4:	ldr	r6, [r8, #-1772]	; 0xfffff914
   173b8:	ldrd	r0, [r4, #16]
   173bc:	b	173dc <pclose@plt+0xdec0>
   173c0:	ldrd	r2, [r4, #16]
   173c4:	cmp	r0, r2
   173c8:	sbcs	r7, r1, r3
   173cc:	movge	r6, r4
   173d0:	movge	r0, r2
   173d4:	movge	r1, r3
   173d8:	mov	r4, r5
   173dc:	ldr	r5, [r4]
   173e0:	movw	r3, #13136	; 0x3350
   173e4:	movt	r3, #3
   173e8:	cmp	r5, ip
   173ec:	bne	173c0 <pclose@plt+0xdea4>
   173f0:	ldr	r2, [r6]
   173f4:	ldr	r1, [r6, #4]
   173f8:	str	r6, [r3, #-1772]	; 0xfffff914
   173fc:	str	r1, [r2, #4]
   17400:	ldr	r3, [r6, #4]
   17404:	pop	{r4, r5, r6, r7, r8, r9, sl}
   17408:	str	r2, [r3]
   1740c:	bx	lr
   17410:	andeq	r2, r3, r8, ror #24
   17414:	movw	r3, #16528	; 0x4090
   17418:	movt	r3, #3
   1741c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17420:	mov	r4, r0
   17424:	ldr	r3, [r3]
   17428:	sub	sp, sp, #12
   1742c:	mov	r5, r1
   17430:	cmp	r3, #0
   17434:	beq	17598 <pclose@plt+0xe07c>
   17438:	mvn	r2, #0
   1743c:	mvn	r3, #0
   17440:	cmp	r5, r3
   17444:	cmpeq	r4, r2
   17448:	beq	17598 <pclose@plt+0xe07c>
   1744c:	cmp	r4, #1
   17450:	sbcs	r0, r5, #0
   17454:	blt	1763c <pclose@plt+0xe120>
   17458:	movw	r1, #13136	; 0x3350
   1745c:	movt	r1, #3
   17460:	ldr	r6, [pc, #580]	; 176ac <pclose@plt+0xe190>
   17464:	ldr	r9, [r1, #-1768]	; 0xfffff918
   17468:	cmp	r9, r6
   1746c:	beq	1748c <pclose@plt+0xdf70>
   17470:	ldrd	r2, [r9, #8]
   17474:	cmp	r2, r4
   17478:	sbcs	r0, r3, r5
   1747c:	bge	1749c <pclose@plt+0xdf80>
   17480:	ldr	r9, [r9]
   17484:	cmp	r9, r6
   17488:	bne	17470 <pclose@plt+0xdf54>
   1748c:	movw	r3, #63776	; 0xf920
   17490:	movt	r3, #65535	; 0xffff
   17494:	ldr	r9, [pc, #528]	; 176ac <pclose@plt+0xe190>
   17498:	ldrd	r2, [r3, r1]
   1749c:	cmp	r3, r5
   174a0:	cmpeq	r2, r4
   174a4:	beq	17630 <pclose@plt+0xe114>
   174a8:	bl	1a158 <pclose@plt+0x10c3c>
   174ac:	movw	r8, #4952	; 0x1358
   174b0:	cmp	r9, r6
   174b4:	movt	r8, #3
   174b8:	movw	r3, #13136	; 0x3350
   174bc:	movt	r3, #3
   174c0:	str	r0, [r8, #4]
   174c4:	beq	1767c <pclose@plt+0xe160>
   174c8:	ldr	ip, [r9, #4]
   174cc:	mov	r6, r4
   174d0:	ldrd	r0, [r9, #8]
   174d4:	mov	r7, r5
   174d8:	ldrd	sl, [ip, #8]
   174dc:	mov	r2, r0
   174e0:	mov	r3, r1
   174e4:	subs	r6, r6, sl
   174e8:	sbc	r7, r7, fp
   174ec:	subs	r2, r2, r4
   174f0:	sbc	r3, r3, r5
   174f4:	cmp	r6, r2
   174f8:	sbcs	lr, r7, r3
   174fc:	bge	175a8 <pclose@plt+0xe08c>
   17500:	mov	r0, sl
   17504:	mov	r1, fp
   17508:	str	ip, [sp, #4]
   1750c:	bl	bcd4 <pclose@plt+0x27b8>
   17510:	ldr	ip, [sp, #4]
   17514:	cmp	r0, #0
   17518:	bne	17598 <pclose@plt+0xe07c>
   1751c:	ldrd	r6, [ip, #8]
   17520:	str	r0, [r8]
   17524:	cmp	r6, r4
   17528:	sbcs	r0, r7, r5
   1752c:	ldrd	r8, [ip, #24]
   17530:	bge	17648 <pclose@plt+0xe12c>
   17534:	movw	sl, #16680	; 0x4128
   17538:	movt	sl, #3
   1753c:	b	1756c <pclose@plt+0xe050>
   17540:	mvn	r2, #0
   17544:	mvn	r3, #0
   17548:	cmp	r7, r3
   1754c:	cmpeq	r6, r2
   17550:	beq	17598 <pclose@plt+0xe07c>
   17554:	bl	17180 <pclose@plt+0xdc64>
   17558:	adds	r8, r8, #1
   1755c:	adc	r9, r9, #0
   17560:	cmp	r6, r4
   17564:	sbcs	r3, r7, r5
   17568:	bge	17648 <pclose@plt+0xe12c>
   1756c:	mov	r2, #0
   17570:	mov	r0, r6
   17574:	mov	r1, r7
   17578:	mov	r3, r2
   1757c:	bl	16ec4 <pclose@plt+0xd9a8>
   17580:	ldr	r3, [sl]
   17584:	tst	r3, #3
   17588:	mov	r6, r0
   1758c:	mov	r7, r1
   17590:	beq	17540 <pclose@plt+0xe024>
   17594:	bl	17148 <pclose@plt+0xdc2c>
   17598:	mov	r0, #0
   1759c:	mov	r1, #0
   175a0:	add	sp, sp, #12
   175a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   175a8:	bl	bcd4 <pclose@plt+0x27b8>
   175ac:	cmp	r0, #0
   175b0:	bne	17598 <pclose@plt+0xe07c>
   175b4:	ldrd	r6, [r9, #8]
   175b8:	str	r0, [r8]
   175bc:	cmp	r4, r6
   175c0:	sbcs	r2, r5, r7
   175c4:	ldrd	r8, [r9, #24]
   175c8:	bge	1768c <pclose@plt+0xe170>
   175cc:	movw	sl, #16680	; 0x4128
   175d0:	movt	sl, #3
   175d4:	b	17604 <pclose@plt+0xe0e8>
   175d8:	mvn	r2, #0
   175dc:	mvn	r3, #0
   175e0:	cmp	r7, r3
   175e4:	cmpeq	r6, r2
   175e8:	beq	17598 <pclose@plt+0xe07c>
   175ec:	bl	17180 <pclose@plt+0xdc64>
   175f0:	subs	r8, r8, #1
   175f4:	sbc	r9, r9, #0
   175f8:	cmp	r4, r6
   175fc:	sbcs	r3, r5, r7
   17600:	bge	1768c <pclose@plt+0xe170>
   17604:	mov	r2, #0
   17608:	mov	r0, r6
   1760c:	mov	r1, r7
   17610:	mov	r3, r2
   17614:	bl	17008 <pclose@plt+0xdaec>
   17618:	ldr	r3, [sl]
   1761c:	tst	r3, #3
   17620:	mov	r6, r0
   17624:	mov	r7, r1
   17628:	beq	175d8 <pclose@plt+0xe0bc>
   1762c:	b	17594 <pclose@plt+0xe078>
   17630:	ldrd	r0, [r9, #24]
   17634:	add	sp, sp, #12
   17638:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1763c:	mov	r0, #1
   17640:	mov	r1, #0
   17644:	b	175a0 <pclose@plt+0xe084>
   17648:	mov	r0, r8
   1764c:	mov	r1, r9
   17650:	mov	r2, r6
   17654:	mov	r3, r7
   17658:	bl	17280 <pclose@plt+0xdd64>
   1765c:	cmp	r4, r6
   17660:	sbcs	r0, r5, r7
   17664:	movge	r0, r8
   17668:	movge	r1, r9
   1766c:	bge	175a0 <pclose@plt+0xe084>
   17670:	subs	r0, r8, #1
   17674:	sbc	r1, r9, #0
   17678:	b	175a0 <pclose@plt+0xe084>
   1767c:	ldr	ip, [r3, #-1764]	; 0xfffff91c
   17680:	ldr	r0, [ip, #8]
   17684:	ldr	r1, [ip, #12]
   17688:	b	17508 <pclose@plt+0xdfec>
   1768c:	mov	r0, r8
   17690:	mov	r1, r9
   17694:	mov	r2, r6
   17698:	mov	r3, r7
   1769c:	bl	17280 <pclose@plt+0xdd64>
   176a0:	mov	r0, r8
   176a4:	mov	r1, r9
   176a8:	b	175a0 <pclose@plt+0xe084>
   176ac:	andeq	r2, r3, r8, ror #24
   176b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   176b4:	mov	r8, r0
   176b8:	mov	r9, r1
   176bc:	cmp	r8, #2
   176c0:	sbcs	r2, r9, #0
   176c4:	blt	17890 <pclose@plt+0xe374>
   176c8:	movw	r1, #13136	; 0x3350
   176cc:	movt	r1, #3
   176d0:	ldr	r0, [pc, #452]	; 1789c <pclose@plt+0xe380>
   176d4:	ldr	r4, [r1, #-1768]	; 0xfffff918
   176d8:	cmp	r4, r0
   176dc:	beq	177b8 <pclose@plt+0xe29c>
   176e0:	ldrd	r2, [r4, #24]
   176e4:	cmp	r2, r8
   176e8:	sbcs	ip, r3, r9
   176ec:	blt	177ac <pclose@plt+0xe290>
   176f0:	cmp	r3, r9
   176f4:	cmpeq	r2, r8
   176f8:	beq	177e0 <pclose@plt+0xe2c4>
   176fc:	ldr	r5, [r4, #4]
   17700:	subs	r2, r2, r8
   17704:	sbc	r3, r3, r9
   17708:	ldrd	r0, [r5, #24]
   1770c:	subs	r0, r8, r0
   17710:	sbc	r1, r9, r1
   17714:	cmp	r0, r2
   17718:	sbcs	ip, r1, r3
   1771c:	bge	1780c <pclose@plt+0xe2f0>
   17720:	ldrd	r0, [r5, #8]
   17724:	bl	bcd4 <pclose@plt+0x27b8>
   17728:	cmp	r0, #0
   1772c:	bne	177a0 <pclose@plt+0xe284>
   17730:	ldrd	r6, [r5, #24]
   17734:	ldrd	r4, [r5, #8]
   17738:	cmp	r6, r8
   1773c:	sbcs	r2, r7, r9
   17740:	bge	177ec <pclose@plt+0xe2d0>
   17744:	movw	sl, #16680	; 0x4128
   17748:	movt	sl, #3
   1774c:	b	17778 <pclose@plt+0xe25c>
   17750:	mvn	r2, #0
   17754:	mvn	r3, #0
   17758:	cmp	r5, r3
   1775c:	cmpeq	r4, r2
   17760:	beq	177a0 <pclose@plt+0xe284>
   17764:	adds	r6, r6, #1
   17768:	adc	r7, r7, #0
   1776c:	cmp	r7, r9
   17770:	cmpeq	r6, r8
   17774:	beq	177ec <pclose@plt+0xe2d0>
   17778:	mov	r2, #0
   1777c:	mov	r0, r4
   17780:	mov	r1, r5
   17784:	mov	r3, r2
   17788:	bl	16ec4 <pclose@plt+0xd9a8>
   1778c:	ldr	r3, [sl]
   17790:	tst	r3, #3
   17794:	mov	r4, r0
   17798:	mov	r5, r1
   1779c:	beq	17750 <pclose@plt+0xe234>
   177a0:	mvn	r0, #0
   177a4:	mov	r1, r0
   177a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   177ac:	ldr	r4, [r4]
   177b0:	cmp	r4, r0
   177b4:	bne	176e0 <pclose@plt+0xe1c4>
   177b8:	movw	r3, #63792	; 0xf930
   177bc:	movt	r3, #65535	; 0xffff
   177c0:	movw	r0, #13136	; 0x3350
   177c4:	movt	r0, #3
   177c8:	ldrd	r2, [r3, r1]
   177cc:	cmp	r3, r9
   177d0:	cmpeq	r2, r8
   177d4:	ldrne	r5, [r0, #-1764]	; 0xfffff91c
   177d8:	bne	17720 <pclose@plt+0xe204>
   177dc:	ldr	r4, [pc, #184]	; 1789c <pclose@plt+0xe380>
   177e0:	ldr	r0, [r4, #8]
   177e4:	ldr	r1, [r4, #12]
   177e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   177ec:	mov	r0, r6
   177f0:	mov	r1, r7
   177f4:	mov	r2, r4
   177f8:	mov	r3, r5
   177fc:	bl	17280 <pclose@plt+0xdd64>
   17800:	mov	r0, r4
   17804:	mov	r1, r5
   17808:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1780c:	ldrd	r0, [r4, #8]
   17810:	bl	bcd4 <pclose@plt+0x27b8>
   17814:	cmp	r0, #0
   17818:	bne	177a0 <pclose@plt+0xe284>
   1781c:	ldrd	r6, [r4, #24]
   17820:	ldrd	r4, [r4, #8]
   17824:	cmp	r8, r6
   17828:	sbcs	r3, r9, r7
   1782c:	bge	177ec <pclose@plt+0xe2d0>
   17830:	movw	sl, #16680	; 0x4128
   17834:	movt	sl, #3
   17838:	b	17864 <pclose@plt+0xe348>
   1783c:	mvn	r2, #0
   17840:	mvn	r3, #0
   17844:	cmp	r5, r3
   17848:	cmpeq	r4, r2
   1784c:	beq	177a0 <pclose@plt+0xe284>
   17850:	adds	r6, r6, r2
   17854:	adc	r7, r7, r3
   17858:	cmp	r7, r9
   1785c:	cmpeq	r6, r8
   17860:	beq	177ec <pclose@plt+0xe2d0>
   17864:	mov	r2, #0
   17868:	mov	r0, r4
   1786c:	mov	r1, r5
   17870:	mov	r3, r2
   17874:	bl	17008 <pclose@plt+0xdaec>
   17878:	ldr	r3, [sl]
   1787c:	tst	r3, #3
   17880:	mov	r4, r0
   17884:	mov	r5, r1
   17888:	beq	1783c <pclose@plt+0xe320>
   1788c:	b	177a0 <pclose@plt+0xe284>
   17890:	mov	r0, #0
   17894:	mov	r1, r0
   17898:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1789c:	andeq	r2, r3, r8, ror #24
   178a0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   178a4:	mov	r8, r0
   178a8:	bl	1acf0 <error@@Base+0x4ec>
   178ac:	mov	r4, r0
   178b0:	mov	r5, r1
   178b4:	bl	b4c0 <pclose@plt+0x1fa4>
   178b8:	and	r3, r4, r5
   178bc:	cmp	r8, #0
   178c0:	cmnge	r3, #1
   178c4:	mov	r6, r0
   178c8:	mov	r7, r1
   178cc:	bne	17918 <pclose@plt+0xe3fc>
   178d0:	movw	r9, #16408	; 0x4018
   178d4:	movt	r9, #3
   178d8:	ldr	r3, [r9]
   178dc:	cmp	r8, r3
   178e0:	blt	178f4 <pclose@plt+0xe3d8>
   178e4:	b	17950 <pclose@plt+0xe434>
   178e8:	ldr	r3, [r9]
   178ec:	cmp	r3, r8
   178f0:	ble	17950 <pclose@plt+0xe434>
   178f4:	add	r8, r8, #1
   178f8:	mov	r0, r8
   178fc:	bl	1acf0 <error@@Base+0x4ec>
   17900:	and	r3, r0, r1
   17904:	mov	r4, r0
   17908:	cmp	r8, #0
   1790c:	cmnge	r3, #1
   17910:	mov	r5, r1
   17914:	beq	178e8 <pclose@plt+0xe3cc>
   17918:	mvn	r2, #0
   1791c:	mvn	r3, #0
   17920:	cmp	r5, r3
   17924:	cmpeq	r4, r2
   17928:	beq	17950 <pclose@plt+0xe434>
   1792c:	mov	r0, r4
   17930:	mov	r1, r5
   17934:	bl	17414 <pclose@plt+0xdef8>
   17938:	cmp	r7, r5
   1793c:	cmpeq	r6, r4
   17940:	popne	{r3, r4, r5, r6, r7, r8, r9, pc}
   17944:	subs	r0, r0, #1
   17948:	sbc	r1, r1, #0
   1794c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   17950:	mov	r0, r6
   17954:	mov	r1, r7
   17958:	bl	17414 <pclose@plt+0xdef8>
   1795c:	b	17944 <pclose@plt+0xe428>
   17960:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17964:	mov	r4, r0
   17968:	ldrb	r3, [r0]
   1796c:	sub	sp, sp, #20
   17970:	mov	r7, r1
   17974:	cmp	r3, #45	; 0x2d
   17978:	addeq	r4, r0, #1
   1797c:	beq	179a4 <pclose@plt+0xe488>
   17980:	bl	b104 <pclose@plt+0x1be8>
   17984:	movw	r0, #768	; 0x300
   17988:	movt	r0, #2
   1798c:	bl	1a458 <pclose@plt+0x10f3c>
   17990:	mov	r0, r4
   17994:	bl	1a458 <pclose@plt+0x10f3c>
   17998:	movw	r0, #14676	; 0x3954
   1799c:	movt	r0, #2
   179a0:	bl	1a458 <pclose@plt+0x10f3c>
   179a4:	bl	12050 <pclose@plt+0x8b34>
   179a8:	mov	r9, r0
   179ac:	mov	r0, #0
   179b0:	bl	122d0 <pclose@plt+0x8db4>
   179b4:	bl	add0 <pclose@plt+0x18b4>
   179b8:	bl	1a2d0 <pclose@plt+0x10db4>
   179bc:	mov	r0, #0
   179c0:	bl	9ffc <pclose@plt+0xae0>
   179c4:	mov	r0, #0
   179c8:	bl	1d764 <error@@Base+0x2f60>
   179cc:	mov	r0, #0
   179d0:	bl	92a0 <dup@plt>
   179d4:	mov	r5, r0
   179d8:	mov	r0, #0
   179dc:	bl	94ec <close@plt>
   179e0:	movw	r0, #14076	; 0x36fc
   179e4:	mov	r1, #0
   179e8:	movt	r0, #2
   179ec:	bl	9348 <open64@plt>
   179f0:	cmp	r0, #0
   179f4:	blt	17b5c <pclose@plt+0xe640>
   179f8:	movw	r0, #1712	; 0x6b0
   179fc:	movt	r0, #2
   17a00:	bl	117b4 <pclose@plt+0x8298>
   17a04:	subs	r8, r0, #0
   17a08:	beq	17b3c <pclose@plt+0xe620>
   17a0c:	ldrb	r3, [r8]
   17a10:	cmp	r3, #0
   17a14:	beq	17b3c <pclose@plt+0xe620>
   17a18:	ldrb	r3, [r4]
   17a1c:	cmp	r3, #0
   17a20:	bne	17ac4 <pclose@plt+0xe5a8>
   17a24:	bl	9c64 <pclose@plt+0x748>
   17a28:	mov	r6, r0
   17a2c:	cmp	r6, #0
   17a30:	beq	17b3c <pclose@plt+0xe620>
   17a34:	mov	r0, r6
   17a38:	bl	9378 <system@plt>
   17a3c:	mov	r0, r6
   17a40:	bl	921c <free@plt>
   17a44:	mov	r0, #0
   17a48:	bl	94ec <close@plt>
   17a4c:	mov	r0, r5
   17a50:	bl	92a0 <dup@plt>
   17a54:	mov	r0, r5
   17a58:	bl	94ec <close@plt>
   17a5c:	mov	r0, #1
   17a60:	bl	1d764 <error@@Base+0x2f60>
   17a64:	mov	r0, #1
   17a68:	bl	9ffc <pclose@plt+0xae0>
   17a6c:	cmp	r7, #0
   17a70:	beq	17a98 <pclose@plt+0xe57c>
   17a74:	mov	r0, r7
   17a78:	bl	1a458 <pclose@plt+0x10f3c>
   17a7c:	movw	r0, #14092	; 0x370c
   17a80:	movt	r0, #2
   17a84:	bl	1a458 <pclose@plt+0x10f3c>
   17a88:	bl	1a7dc <pclose@plt+0x112c0>
   17a8c:	mov	r0, #10
   17a90:	bl	1a330 <pclose@plt+0x10e14>
   17a94:	bl	1a2d0 <pclose@plt+0x10db4>
   17a98:	bl	aca4 <pclose@plt+0x1788>
   17a9c:	movw	r3, #16492	; 0x406c
   17aa0:	movt	r3, #3
   17aa4:	mov	r0, r9
   17aa8:	mov	r2, #1
   17aac:	str	r2, [r3]
   17ab0:	bl	1290c <pclose@plt+0x93f0>
   17ab4:	mov	r0, #0
   17ab8:	add	sp, sp, #20
   17abc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ac0:	b	1d694 <error@@Base+0x2e90>
   17ac4:	mov	r0, r4
   17ac8:	bl	12da8 <pclose@plt+0x988c>
   17acc:	subs	sl, r0, #0
   17ad0:	beq	17b3c <pclose@plt+0xe620>
   17ad4:	mov	r0, r8
   17ad8:	bl	93c0 <strlen@plt>
   17adc:	mov	fp, r0
   17ae0:	mov	r0, sl
   17ae4:	bl	93c0 <strlen@plt>
   17ae8:	mov	r1, #1
   17aec:	add	r0, fp, r0
   17af0:	add	fp, r0, #5
   17af4:	mov	r0, fp
   17af8:	bl	9c40 <pclose@plt+0x724>
   17afc:	mov	r6, r0
   17b00:	bl	13b80 <pclose@plt+0xa664>
   17b04:	mov	r1, fp
   17b08:	str	r8, [sp, #4]
   17b0c:	str	sl, [sp, #12]
   17b10:	mov	r2, #1
   17b14:	movw	r3, #1720	; 0x6b8
   17b18:	movt	r3, #2
   17b1c:	str	r3, [sp]
   17b20:	mvn	r3, #0
   17b24:	str	r0, [sp, #8]
   17b28:	mov	r0, r6
   17b2c:	bl	94f8 <__snprintf_chk@plt>
   17b30:	mov	r0, sl
   17b34:	bl	921c <free@plt>
   17b38:	b	17a2c <pclose@plt+0xe510>
   17b3c:	ldrb	r3, [r4]
   17b40:	cmp	r3, #0
   17b44:	movweq	r0, #14088	; 0x3708
   17b48:	movne	r0, r4
   17b4c:	movteq	r0, #2
   17b50:	bl	9c64 <pclose@plt+0x748>
   17b54:	mov	r6, r0
   17b58:	b	17a34 <pclose@plt+0xe518>
   17b5c:	mov	r0, r5
   17b60:	bl	92a0 <dup@plt>
   17b64:	b	179f8 <pclose@plt+0xe4dc>
   17b68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b6c:	sub	sp, sp, #12
   17b70:	mov	r6, r0
   17b74:	mov	r1, r3
   17b78:	mov	r0, r2
   17b7c:	mov	r4, r2
   17b80:	mov	r5, r3
   17b84:	ldrd	r8, [sp, #48]	; 0x30
   17b88:	bl	bcd4 <pclose@plt+0x27b8>
   17b8c:	cmp	r0, #0
   17b90:	str	r0, [sp, #4]
   17b94:	bne	17cd4 <pclose@plt+0xe7b8>
   17b98:	movw	r1, #684	; 0x2ac
   17b9c:	mov	r0, r6
   17ba0:	movt	r1, #2
   17ba4:	bl	9480 <popen@plt>
   17ba8:	subs	sl, r0, #0
   17bac:	beq	17cf0 <pclose@plt+0xe7d4>
   17bb0:	bl	b104 <pclose@plt+0x1be8>
   17bb4:	movw	r0, #768	; 0x300
   17bb8:	movt	r0, #2
   17bbc:	mvn	fp, #0
   17bc0:	bl	1a458 <pclose@plt+0x10f3c>
   17bc4:	mov	r0, r6
   17bc8:	bl	1a458 <pclose@plt+0x10f3c>
   17bcc:	movw	r0, #14676	; 0x3954
   17bd0:	movt	r0, #2
   17bd4:	bl	1a458 <pclose@plt+0x10f3c>
   17bd8:	bl	add0 <pclose@plt+0x18b4>
   17bdc:	bl	1a2d0 <pclose@plt+0x10db4>
   17be0:	ldr	r0, [sp, #4]
   17be4:	bl	9ffc <pclose@plt+0xae0>
   17be8:	ldr	r0, [sp, #4]
   17bec:	bl	1d764 <error@@Base+0x2f60>
   17bf0:	mov	r1, #1
   17bf4:	mov	r0, #13
   17bf8:	bl	924c <signal@plt>
   17bfc:	b	17c3c <pclose@plt+0xe720>
   17c00:	adds	r6, r4, #1
   17c04:	adc	r7, r5, #0
   17c08:	cmp	r8, r4
   17c0c:	sbcs	r3, r9, r5
   17c10:	blt	17c7c <pclose@plt+0xe760>
   17c14:	bl	bbbc <pclose@plt+0x26a0>
   17c18:	mov	r4, r6
   17c1c:	mov	r1, sl
   17c20:	mov	r5, r7
   17c24:	cmn	r0, #1
   17c28:	mov	fp, r0
   17c2c:	beq	17c7c <pclose@plt+0xe760>
   17c30:	bl	92d0 <_IO_putc@plt>
   17c34:	cmn	r0, #1
   17c38:	beq	17c7c <pclose@plt+0xe760>
   17c3c:	mvn	r2, #0
   17c40:	mvn	r3, #0
   17c44:	cmp	r9, r3
   17c48:	cmpeq	r8, r2
   17c4c:	bne	17c00 <pclose@plt+0xe6e4>
   17c50:	mov	r6, r4
   17c54:	mov	r7, r5
   17c58:	b	17c14 <pclose@plt+0xe6f8>
   17c5c:	bl	bbbc <pclose@plt+0x26a0>
   17c60:	mov	r1, sl
   17c64:	cmn	r0, #1
   17c68:	mov	fp, r0
   17c6c:	beq	17c88 <pclose@plt+0xe76c>
   17c70:	bl	92d0 <_IO_putc@plt>
   17c74:	cmn	r0, #1
   17c78:	beq	17c88 <pclose@plt+0xe76c>
   17c7c:	cmp	fp, #10
   17c80:	cmnne	fp, #1
   17c84:	bne	17c5c <pclose@plt+0xe740>
   17c88:	mov	r0, sl
   17c8c:	bl	951c <pclose@plt>
   17c90:	mov	r1, #0
   17c94:	mov	r0, #13
   17c98:	bl	924c <signal@plt>
   17c9c:	mov	r0, #1
   17ca0:	bl	1d764 <error@@Base+0x2f60>
   17ca4:	mov	r0, #1
   17ca8:	bl	9ffc <pclose@plt+0xae0>
   17cac:	bl	aca4 <pclose@plt+0x1788>
   17cb0:	movw	r3, #16492	; 0x406c
   17cb4:	movt	r3, #3
   17cb8:	mov	r0, #0
   17cbc:	mov	r2, #1
   17cc0:	str	r2, [r3]
   17cc4:	bl	1d694 <error@@Base+0x2e90>
   17cc8:	ldr	r0, [sp, #4]
   17ccc:	add	sp, sp, #12
   17cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17cd4:	movw	r0, #14112	; 0x3720
   17cd8:	mov	r1, #0
   17cdc:	movt	r0, #2
   17ce0:	mvn	r2, #0
   17ce4:	str	r2, [sp, #4]
   17ce8:	bl	1a804 <error@@Base>
   17cec:	b	17cc8 <pclose@plt+0xe7ac>
   17cf0:	ldr	r1, [sp, #4]
   17cf4:	movw	r0, #14144	; 0x3740
   17cf8:	movt	r0, #2
   17cfc:	mvn	r3, #0
   17d00:	str	r3, [sp, #4]
   17d04:	bl	1a804 <error@@Base>
   17d08:	b	17cc8 <pclose@plt+0xe7ac>
   17d0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d10:	sub	sp, sp, #12
   17d14:	mov	fp, r1
   17d18:	mov	sl, r0
   17d1c:	bl	1817c <pclose@plt+0xec60>
   17d20:	mvn	r8, #0
   17d24:	mvn	r9, #0
   17d28:	mov	r6, r0
   17d2c:	mov	r7, r1
   17d30:	cmp	r7, r9
   17d34:	cmpeq	r6, r8
   17d38:	beq	17de0 <pclose@plt+0xe8c4>
   17d3c:	mov	r0, #0
   17d40:	bl	1acf0 <error@@Base+0x4ec>
   17d44:	mov	r4, r0
   17d48:	mov	r5, r1
   17d4c:	cmp	r5, r9
   17d50:	cmpeq	r4, r8
   17d54:	mvn	r0, #0
   17d58:	moveq	r4, #0
   17d5c:	moveq	r5, #0
   17d60:	bl	1acf0 <error@@Base+0x4ec>
   17d64:	cmp	sl, #46	; 0x2e
   17d68:	beq	17da8 <pclose@plt+0xe88c>
   17d6c:	cmp	r4, r6
   17d70:	sbcs	r3, r5, r7
   17d74:	bge	17dc4 <pclose@plt+0xe8a8>
   17d78:	mvn	r2, #0
   17d7c:	mvn	r3, #0
   17d80:	cmp	r1, r3
   17d84:	cmpeq	r0, r2
   17d88:	beq	17da8 <pclose@plt+0xe88c>
   17d8c:	strd	r6, [sp]
   17d90:	mov	r0, fp
   17d94:	mov	r2, r4
   17d98:	mov	r3, r5
   17d9c:	bl	17b68 <pclose@plt+0xe64c>
   17da0:	add	sp, sp, #12
   17da4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17da8:	strd	r0, [sp]
   17dac:	mov	r2, r4
   17db0:	mov	r0, fp
   17db4:	mov	r3, r5
   17db8:	bl	17b68 <pclose@plt+0xe64c>
   17dbc:	add	sp, sp, #12
   17dc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17dc4:	strd	r0, [sp]
   17dc8:	mov	r2, r6
   17dcc:	mov	r0, fp
   17dd0:	mov	r3, r7
   17dd4:	bl	17b68 <pclose@plt+0xe64c>
   17dd8:	add	sp, sp, #12
   17ddc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17de0:	mvn	r0, #0
   17de4:	b	17da0 <pclose@plt+0xe884>
   17de8:	push	{r3, lr}
   17dec:	sub	r3, r0, #97	; 0x61
   17df0:	cmp	r3, #25
   17df4:	bls	17e1c <pclose@plt+0xe900>
   17df8:	sub	r3, r0, #65	; 0x41
   17dfc:	cmp	r3, #25
   17e00:	bhi	17e30 <pclose@plt+0xe914>
   17e04:	sub	r0, r0, #39	; 0x27
   17e08:	movw	r2, #11400	; 0x2c88
   17e0c:	movt	r2, #3
   17e10:	add	r0, r0, r0, lsl #1
   17e14:	add	r0, r2, r0, lsl #3
   17e18:	pop	{r3, pc}
   17e1c:	add	r3, r3, r3, lsl #1
   17e20:	movw	r2, #11400	; 0x2c88
   17e24:	movt	r2, #3
   17e28:	add	r0, r2, r3, lsl #3
   17e2c:	pop	{r3, pc}
   17e30:	mov	r1, #0
   17e34:	movw	r0, #14164	; 0x3754
   17e38:	movt	r0, #2
   17e3c:	bl	1a804 <error@@Base>
   17e40:	mov	r0, #0
   17e44:	pop	{r3, pc}
   17e48:	cmp	r0, #39	; 0x27
   17e4c:	push	{r3, r4, r5, lr}
   17e50:	beq	17f58 <pclose@plt+0xea3c>
   17e54:	ble	17ed0 <pclose@plt+0xe9b4>
   17e58:	cmp	r0, #46	; 0x2e
   17e5c:	beq	17ea4 <pclose@plt+0xe988>
   17e60:	cmp	r0, #94	; 0x5e
   17e64:	bne	17f28 <pclose@plt+0xea0c>
   17e68:	movw	r3, #532	; 0x214
   17e6c:	movt	r3, #3
   17e70:	movw	r1, #11400	; 0x2c88
   17e74:	movt	r1, #3
   17e78:	ldr	r4, [r3]
   17e7c:	mov	r5, #1280	; 0x500
   17e80:	mov	ip, r1
   17e84:	mov	r2, #0
   17e88:	mov	r3, #0
   17e8c:	mov	r0, #0
   17e90:	strd	r2, [r1, r5]
   17e94:	str	r4, [ip, #1272]!	; 0x4f8
   17e98:	str	r0, [r1, #1288]	; 0x508
   17e9c:	mov	r0, ip
   17ea0:	pop	{r3, r4, r5, pc}
   17ea4:	movw	r4, #11400	; 0x2c88
   17ea8:	movt	r4, #3
   17eac:	add	r0, r4, #1280	; 0x500
   17eb0:	bl	1afac <error@@Base+0x7a8>
   17eb4:	movw	r3, #532	; 0x214
   17eb8:	movt	r3, #3
   17ebc:	mov	ip, r4
   17ec0:	ldr	r3, [r3]
   17ec4:	str	r3, [ip, #1272]!	; 0x4f8
   17ec8:	mov	r0, ip
   17ecc:	pop	{r3, r4, r5, pc}
   17ed0:	cmp	r0, #36	; 0x24
   17ed4:	bne	17f28 <pclose@plt+0xea0c>
   17ed8:	bl	be7c <pclose@plt+0x2960>
   17edc:	cmp	r0, #0
   17ee0:	bne	17f64 <pclose@plt+0xea48>
   17ee4:	bl	bb74 <pclose@plt+0x2658>
   17ee8:	movw	ip, #532	; 0x214
   17eec:	movt	ip, #3
   17ef0:	movw	r2, #16408	; 0x4018
   17ef4:	movt	r2, #3
   17ef8:	movw	r3, #11400	; 0x2c88
   17efc:	ldr	r5, [ip]
   17f00:	movt	r3, #3
   17f04:	ldr	r4, [r2]
   17f08:	mov	r2, #1280	; 0x500
   17f0c:	mov	ip, r3
   17f10:	sub	r4, r4, #1
   17f14:	str	r5, [ip, #1272]!	; 0x4f8
   17f18:	str	r4, [r3, #1288]	; 0x508
   17f1c:	strd	r0, [r3, r2]
   17f20:	mov	r0, ip
   17f24:	pop	{r3, r4, r5, pc}
   17f28:	bl	17de8 <pclose@plt+0xe8cc>
   17f2c:	cmp	r0, #0
   17f30:	beq	17f4c <pclose@plt+0xea30>
   17f34:	ldrd	r2, [r0, #8]
   17f38:	mvn	r4, #0
   17f3c:	mvn	r5, #0
   17f40:	cmp	r3, r5
   17f44:	cmpeq	r2, r4
   17f48:	beq	17f7c <pclose@plt+0xea60>
   17f4c:	mov	ip, r0
   17f50:	mov	r0, ip
   17f54:	pop	{r3, r4, r5, pc}
   17f58:	ldr	ip, [pc, #52]	; 17f94 <pclose@plt+0xea78>
   17f5c:	mov	r0, ip
   17f60:	pop	{r3, r4, r5, pc}
   17f64:	movw	r0, #13860	; 0x3624
   17f68:	mov	r1, #0
   17f6c:	movt	r0, #2
   17f70:	bl	1a804 <error@@Base>
   17f74:	mov	ip, #0
   17f78:	b	17e9c <pclose@plt+0xe980>
   17f7c:	movw	r0, #14184	; 0x3768
   17f80:	mov	r1, #0
   17f84:	movt	r0, #2
   17f88:	bl	1a804 <error@@Base>
   17f8c:	mov	ip, #0
   17f90:	b	17e9c <pclose@plt+0xe980>
   17f94:	andeq	r3, r3, r8, ror #2
   17f98:	movw	r1, #11400	; 0x2c88
   17f9c:	movt	r1, #3
   17fa0:	add	r0, r1, #1264	; 0x4f0
   17fa4:	mvn	r2, #0
   17fa8:	add	r0, r0, #8
   17fac:	mvn	r3, #0
   17fb0:	strd	r2, [r1, #8]
   17fb4:	add	r1, r1, #24
   17fb8:	cmp	r1, r0
   17fbc:	bne	17fb0 <pclose@plt+0xea94>
   17fc0:	bx	lr
   17fc4:	push	{r3, lr}
   17fc8:	bl	17e48 <pclose@plt+0xe92c>
   17fcc:	rsbs	r0, r0, #1
   17fd0:	movcc	r0, #0
   17fd4:	pop	{r3, pc}
   17fd8:	push	{r4, r5, r6, lr}
   17fdc:	movw	r4, #496	; 0x1f0
   17fe0:	movt	r4, #3
   17fe4:	sub	sp, sp, #24
   17fe8:	ldr	r3, [r4]
   17fec:	str	r3, [sp, #20]
   17ff0:	bl	17de8 <pclose@plt+0xe8cc>
   17ff4:	subs	r6, r0, #0
   17ff8:	beq	18020 <pclose@plt+0xeb04>
   17ffc:	mov	r0, sp
   18000:	movw	r5, #532	; 0x214
   18004:	bl	1afac <error@@Base+0x7a8>
   18008:	movt	r5, #3
   1800c:	ldm	sp, {r0, r1, r2, r3}
   18010:	add	ip, r6, #8
   18014:	ldr	r5, [r5]
   18018:	stm	ip, {r0, r1, r2, r3}
   1801c:	str	r5, [r6]
   18020:	ldr	r2, [sp, #20]
   18024:	ldr	r3, [r4]
   18028:	cmp	r2, r3
   1802c:	bne	18038 <pclose@plt+0xeb1c>
   18030:	add	sp, sp, #24
   18034:	pop	{r4, r5, r6, pc}
   18038:	bl	9294 <__stack_chk_fail@plt>
   1803c:	push	{r4, r5, r6, r7, lr}
   18040:	movw	r6, #496	; 0x1f0
   18044:	movt	r6, #3
   18048:	sub	sp, sp, #28
   1804c:	ldr	r3, [r6]
   18050:	str	r3, [sp, #20]
   18054:	bl	c360 <pclose@plt+0x2e44>
   18058:	tst	r0, #8
   1805c:	beq	18078 <pclose@plt+0xeb5c>
   18060:	ldr	r2, [sp, #20]
   18064:	ldr	r3, [r6]
   18068:	cmp	r2, r3
   1806c:	bne	180c4 <pclose@plt+0xeba8>
   18070:	add	sp, sp, #28
   18074:	pop	{r4, r5, r6, r7, pc}
   18078:	mov	r0, sp
   1807c:	mvn	r4, #0
   18080:	bl	1afac <error@@Base+0x7a8>
   18084:	ldrd	r2, [sp]
   18088:	mvn	r5, #0
   1808c:	cmp	r3, r5
   18090:	cmpeq	r2, r4
   18094:	beq	18060 <pclose@plt+0xeb44>
   18098:	movw	ip, #532	; 0x214
   1809c:	movt	ip, #3
   180a0:	ldm	sp, {r0, r1, r2, r3}
   180a4:	movw	r4, #11400	; 0x2c88
   180a8:	movt	r4, #3
   180ac:	ldr	r5, [ip]
   180b0:	add	ip, r4, #1248	; 0x4e0
   180b4:	add	ip, ip, #8
   180b8:	str	r5, [r4, #1248]	; 0x4e0
   180bc:	stm	ip, {r0, r1, r2, r3}
   180c0:	b	18060 <pclose@plt+0xeb44>
   180c4:	bl	9294 <__stack_chk_fail@plt>
   180c8:	push	{r4, r5, r6, lr}
   180cc:	bl	17e48 <pclose@plt+0xe92c>
   180d0:	subs	r1, r0, #0
   180d4:	popeq	{r4, r5, r6, pc}
   180d8:	movw	r0, #11400	; 0x2c88
   180dc:	movt	r0, #3
   180e0:	add	r3, r0, #1248	; 0x4e0
   180e4:	cmp	r1, r3
   180e8:	beq	1812c <pclose@plt+0xec10>
   180ec:	movw	r3, #532	; 0x214
   180f0:	movt	r3, #3
   180f4:	ldr	r3, [r3]
   180f8:	ldr	r0, [r1]
   180fc:	ldrd	r4, [r1, #8]
   18100:	cmp	r0, r3
   18104:	ldr	r6, [r1, #16]
   18108:	beq	18118 <pclose@plt+0xebfc>
   1810c:	bl	122d0 <pclose@plt+0x8db4>
   18110:	cmp	r0, #0
   18114:	popne	{r4, r5, r6, pc}
   18118:	mov	r0, r4
   1811c:	mov	r1, r5
   18120:	mov	r2, r6
   18124:	pop	{r4, r5, r6, lr}
   18128:	b	14f2c <pclose@plt+0xba10>
   1812c:	movw	ip, #1256	; 0x4e8
   18130:	mvn	r4, #0
   18134:	ldrd	r2, [r0, ip]
   18138:	mvn	r5, #0
   1813c:	cmp	r3, r5
   18140:	cmpeq	r2, r4
   18144:	bne	180ec <pclose@plt+0xebd0>
   18148:	movw	r3, #532	; 0x214
   1814c:	movw	r4, #16572	; 0x40bc
   18150:	movt	r3, #3
   18154:	movt	r4, #3
   18158:	mov	r2, #0
   1815c:	ldr	r5, [r3]
   18160:	mov	r3, #0
   18164:	ldr	r4, [r4]
   18168:	strd	r2, [r0, ip]
   1816c:	str	r5, [r0, #1248]	; 0x4e0
   18170:	mov	r3, r5
   18174:	str	r4, [r0, #1264]	; 0x4f0
   18178:	b	180f8 <pclose@plt+0xebdc>
   1817c:	push	{r3, lr}
   18180:	bl	17e48 <pclose@plt+0xe92c>
   18184:	cmp	r0, #0
   18188:	beq	181c8 <pclose@plt+0xecac>
   1818c:	movw	r3, #532	; 0x214
   18190:	movt	r3, #3
   18194:	ldr	r2, [r0]
   18198:	ldr	r3, [r3]
   1819c:	cmp	r2, r3
   181a0:	bne	181ac <pclose@plt+0xec90>
   181a4:	ldrd	r0, [r0, #8]
   181a8:	pop	{r3, pc}
   181ac:	mov	r1, #0
   181b0:	movw	r0, #14200	; 0x3778
   181b4:	movt	r0, #2
   181b8:	bl	1a804 <error@@Base>
   181bc:	mvn	r0, #0
   181c0:	mvn	r1, #0
   181c4:	pop	{r3, pc}
   181c8:	mvn	r0, #0
   181cc:	mvn	r1, #0
   181d0:	pop	{r3, pc}
   181d4:	movw	r1, #11400	; 0x2c88
   181d8:	movt	r1, #3
   181dc:	push	{r4}		; (str r4, [sp, #-4]!)
   181e0:	add	r4, r1, #1264	; 0x4f0
   181e4:	add	r4, r4, #8
   181e8:	mvn	r2, #0
   181ec:	mvn	r3, #0
   181f0:	ldr	ip, [r1]
   181f4:	add	r1, r1, #24
   181f8:	cmp	ip, r0
   181fc:	strdeq	r2, [r1, #-16]
   18200:	cmp	r1, r4
   18204:	bne	181f0 <pclose@plt+0xecd4>
   18208:	pop	{r4}		; (ldr r4, [sp], #4)
   1820c:	bx	lr
   18210:	movw	r3, #16368	; 0x3ff0
   18214:	movt	r3, #3
   18218:	push	{r4, r5, lr}
   1821c:	movw	r4, #496	; 0x1f0
   18220:	movt	r4, #3
   18224:	ldr	r5, [r3]
   18228:	sub	sp, sp, #28
   1822c:	ldr	r3, [r4]
   18230:	cmp	r5, #0
   18234:	str	r3, [sp, #20]
   18238:	bne	18274 <pclose@plt+0xed58>
   1823c:	cmp	r0, #1
   18240:	beq	182c4 <pclose@plt+0xeda8>
   18244:	cmp	r0, #2
   18248:	beq	18288 <pclose@plt+0xed6c>
   1824c:	cmp	r0, #0
   18250:	movweq	r3, #520	; 0x208
   18254:	movteq	r3, #3
   18258:	streq	r1, [r3]
   1825c:	ldr	r2, [sp, #20]
   18260:	ldr	r3, [r4]
   18264:	cmp	r2, r3
   18268:	bne	1833c <pclose@plt+0xee20>
   1826c:	add	sp, sp, #28
   18270:	pop	{r4, r5, pc}
   18274:	movw	r0, #14228	; 0x3794
   18278:	mov	r1, #0
   1827c:	movt	r0, #2
   18280:	bl	1a804 <error@@Base>
   18284:	b	1825c <pclose@plt+0xed40>
   18288:	str	r1, [sp, #4]
   1828c:	bl	c360 <pclose@plt+0x2e44>
   18290:	ldr	r1, [sp, #4]
   18294:	ands	r0, r0, #1
   18298:	bne	18304 <pclose@plt+0xede8>
   1829c:	movw	r3, #57664	; 0xe140
   182a0:	movt	r3, #2
   182a4:	ldr	r3, [r3]
   182a8:	cmp	r3, #0
   182ac:	blt	18318 <pclose@plt+0xedfc>
   182b0:	mov	r1, r0
   182b4:	movw	r0, #14284	; 0x37cc
   182b8:	movt	r0, #2
   182bc:	bl	1a804 <error@@Base>
   182c0:	b	1825c <pclose@plt+0xed40>
   182c4:	movw	r3, #57664	; 0xe140
   182c8:	movt	r3, #2
   182cc:	ldr	r3, [r3]
   182d0:	cmp	r3, #0
   182d4:	addge	r1, sp, #24
   182d8:	movwge	r3, #520	; 0x208
   182dc:	movtge	r3, #3
   182e0:	movwlt	r0, #14312	; 0x37e8
   182e4:	movwge	r0, #14324	; 0x37f4
   182e8:	ldrge	r3, [r3]
   182ec:	movlt	r1, r5
   182f0:	movtlt	r0, #2
   182f4:	movtge	r0, #2
   182f8:	strge	r3, [r1, #-16]!
   182fc:	bl	1a804 <error@@Base>
   18300:	b	1825c <pclose@plt+0xed40>
   18304:	mov	r1, r5
   18308:	movw	r0, #14264	; 0x37b8
   1830c:	movt	r0, #2
   18310:	bl	1a804 <error@@Base>
   18314:	b	1825c <pclose@plt+0xed40>
   18318:	mov	r0, r1
   1831c:	bl	9b0c <pclose@plt+0x5f0>
   18320:	bl	133d8 <pclose@plt+0x9ebc>
   18324:	movw	r3, #520	; 0x208
   18328:	movt	r3, #3
   1832c:	str	r0, [r3]
   18330:	bl	120a8 <pclose@plt+0x8b8c>
   18334:	bl	b3c4 <pclose@plt+0x1ea8>
   18338:	b	1825c <pclose@plt+0xed40>
   1833c:	bl	9294 <__stack_chk_fail@plt>
   18340:	movw	r3, #524	; 0x20c
   18344:	movt	r3, #3
   18348:	mov	r2, #1
   1834c:	str	r2, [r3]
   18350:	b	18210 <pclose@plt+0xecf4>
   18354:	push	{r4, r5, lr}
   18358:	movw	r4, #496	; 0x1f0
   1835c:	movt	r4, #3
   18360:	sub	sp, sp, #52	; 0x34
   18364:	cmp	r0, #1
   18368:	ldr	r3, [r4]
   1836c:	str	r1, [sp, #12]
   18370:	str	r3, [sp, #44]	; 0x2c
   18374:	beq	183f0 <pclose@plt+0xeed4>
   18378:	cmp	r0, #2
   1837c:	beq	183a0 <pclose@plt+0xee84>
   18380:	cmp	r0, #0
   18384:	beq	183a0 <pclose@plt+0xee84>
   18388:	ldr	r2, [sp, #44]	; 0x2c
   1838c:	ldr	r3, [r4]
   18390:	cmp	r2, r3
   18394:	bne	18558 <pclose@plt+0xf03c>
   18398:	add	sp, sp, #52	; 0x34
   1839c:	pop	{r4, r5, pc}
   183a0:	ldr	r3, [sp, #12]
   183a4:	ldrb	r2, [r3]
   183a8:	cmp	r2, #46	; 0x2e
   183ac:	beq	184a8 <pclose@plt+0xef8c>
   183b0:	movw	r1, #14340	; 0x3804
   183b4:	add	r0, sp, #12
   183b8:	movt	r1, #2
   183bc:	add	r2, sp, #16
   183c0:	bl	19338 <pclose@plt+0xfe1c>
   183c4:	ldr	r3, [sp, #16]
   183c8:	cmp	r3, #0
   183cc:	bne	18494 <pclose@plt+0xef78>
   183d0:	movw	r2, #16572	; 0x40bc
   183d4:	movw	r3, #356	; 0x164
   183d8:	movt	r2, #3
   183dc:	movt	r3, #3
   183e0:	mvn	r1, #0
   183e4:	str	r0, [r2]
   183e8:	str	r1, [r3]
   183ec:	b	18388 <pclose@plt+0xee6c>
   183f0:	movw	r3, #356	; 0x164
   183f4:	movt	r3, #3
   183f8:	ldr	r3, [r3]
   183fc:	cmp	r3, #0
   18400:	blt	18518 <pclose@plt+0xeffc>
   18404:	add	r5, sp, #28
   18408:	mov	r1, r0
   1840c:	str	r3, [sp]
   18410:	mov	r2, #16
   18414:	movw	r3, #14424	; 0x3858
   18418:	mov	r0, r5
   1841c:	movt	r3, #2
   18420:	bl	93fc <__sprintf_chk@plt>
   18424:	mov	r0, r5
   18428:	bl	93c0 <strlen@plt>
   1842c:	cmp	r0, #2
   18430:	ble	1853c <pclose@plt+0xf020>
   18434:	sub	r3, r0, #1
   18438:	add	r1, sp, #48	; 0x30
   1843c:	add	r2, r1, r3
   18440:	ldrb	r2, [r2, #-20]	; 0xffffffec
   18444:	cmp	r2, #48	; 0x30
   18448:	beq	18464 <pclose@plt+0xef48>
   1844c:	b	1853c <pclose@plt+0xf020>
   18450:	sub	r2, r3, #1
   18454:	ldrb	r1, [r5, r2]
   18458:	cmp	r1, #48	; 0x30
   1845c:	bne	1846c <pclose@plt+0xef50>
   18460:	mov	r3, r2
   18464:	cmp	r3, #2
   18468:	bne	18450 <pclose@plt+0xef34>
   1846c:	add	r2, sp, #48	; 0x30
   18470:	movw	r0, #14432	; 0x3860
   18474:	add	r3, r2, r3
   18478:	movt	r0, #2
   1847c:	mov	r1, r2
   18480:	mov	r2, #0
   18484:	str	r5, [r1, #-32]!	; 0xffffffe0
   18488:	strb	r2, [r3, #-20]	; 0xffffffec
   1848c:	bl	1a804 <error@@Base>
   18490:	b	18388 <pclose@plt+0xee6c>
   18494:	movw	r0, #14368	; 0x3820
   18498:	mov	r1, #0
   1849c:	movt	r0, #2
   184a0:	bl	1a804 <error@@Base>
   184a4:	b	18388 <pclose@plt+0xee6c>
   184a8:	add	r0, sp, #48	; 0x30
   184ac:	add	r3, r3, #1
   184b0:	add	r2, sp, #16
   184b4:	movw	r1, #14340	; 0x3804
   184b8:	str	r3, [r0, #-36]!	; 0xffffffdc
   184bc:	movt	r1, #2
   184c0:	bl	19bfc <pclose@plt+0x106e0>
   184c4:	ldr	r2, [sp, #16]
   184c8:	movw	r3, #356	; 0x164
   184cc:	movt	r3, #3
   184d0:	cmp	r2, #0
   184d4:	str	r0, [r3]
   184d8:	bne	18544 <pclose@plt+0xf028>
   184dc:	cmp	r0, #0
   184e0:	blt	18388 <pclose@plt+0xee6c>
   184e4:	movw	r3, #16408	; 0x4018
   184e8:	movt	r3, #3
   184ec:	movw	r2, #56963	; 0xde83
   184f0:	movt	r2, #17179	; 0x431b
   184f4:	ldr	r1, [r3]
   184f8:	movw	r3, #16572	; 0x40bc
   184fc:	movt	r3, #3
   18500:	mul	r0, r1, r0
   18504:	smull	r1, r2, r2, r0
   18508:	asr	r0, r0, #31
   1850c:	rsb	r2, r0, r2, asr #18
   18510:	str	r2, [r3]
   18514:	b	18388 <pclose@plt+0xee6c>
   18518:	movw	r3, #16572	; 0x40bc
   1851c:	movt	r3, #3
   18520:	add	r1, sp, #48	; 0x30
   18524:	movw	r0, #14388	; 0x3834
   18528:	ldr	r3, [r3]
   1852c:	movt	r0, #2
   18530:	str	r3, [r1, #-32]!	; 0xffffffe0
   18534:	bl	1a804 <error@@Base>
   18538:	b	18388 <pclose@plt+0xee6c>
   1853c:	mov	r3, r0
   18540:	b	1846c <pclose@plt+0xef50>
   18544:	movw	r0, #14344	; 0x3808
   18548:	mov	r1, #0
   1854c:	movt	r0, #2
   18550:	bl	1a804 <error@@Base>
   18554:	b	18388 <pclose@plt+0xee6c>
   18558:	bl	9294 <__stack_chk_fail@plt>
   1855c:	movw	r3, #356	; 0x164
   18560:	movt	r3, #3
   18564:	ldr	r2, [r3]
   18568:	cmp	r2, #0
   1856c:	bxlt	lr
   18570:	movw	r3, #16408	; 0x4018
   18574:	movt	r3, #3
   18578:	movw	r1, #56963	; 0xde83
   1857c:	movt	r1, #17179	; 0x431b
   18580:	ldr	r0, [r3]
   18584:	movw	r3, #16572	; 0x40bc
   18588:	movt	r3, #3
   1858c:	mul	r2, r0, r2
   18590:	smull	r0, r1, r1, r2
   18594:	asr	r2, r2, #31
   18598:	rsb	r2, r2, r1, asr #18
   1859c:	str	r2, [r3]
   185a0:	bx	lr
   185a4:	push	{r4, r5, lr}
   185a8:	movw	r4, #496	; 0x1f0
   185ac:	movt	r4, #3
   185b0:	sub	sp, sp, #52	; 0x34
   185b4:	cmp	r0, #1
   185b8:	ldr	r3, [r4]
   185bc:	str	r1, [sp, #12]
   185c0:	str	r3, [sp, #44]	; 0x2c
   185c4:	beq	18640 <pclose@plt+0xf124>
   185c8:	cmp	r0, #2
   185cc:	beq	185f0 <pclose@plt+0xf0d4>
   185d0:	cmp	r0, #0
   185d4:	beq	185f0 <pclose@plt+0xf0d4>
   185d8:	ldr	r2, [sp, #44]	; 0x2c
   185dc:	ldr	r3, [r4]
   185e0:	cmp	r2, r3
   185e4:	bne	187a8 <pclose@plt+0xf28c>
   185e8:	add	sp, sp, #52	; 0x34
   185ec:	pop	{r4, r5, pc}
   185f0:	ldr	r3, [sp, #12]
   185f4:	ldrb	r2, [r3]
   185f8:	cmp	r2, #46	; 0x2e
   185fc:	beq	186f8 <pclose@plt+0xf1dc>
   18600:	movw	r1, #14472	; 0x3888
   18604:	add	r0, sp, #12
   18608:	movt	r1, #2
   1860c:	add	r2, sp, #16
   18610:	bl	19338 <pclose@plt+0xfe1c>
   18614:	ldr	r3, [sp, #16]
   18618:	cmp	r3, #0
   1861c:	bne	186e4 <pclose@plt+0xf1c8>
   18620:	movw	r2, #16556	; 0x40ac
   18624:	movw	r3, #352	; 0x160
   18628:	movt	r2, #3
   1862c:	movt	r3, #3
   18630:	mvn	r1, #0
   18634:	str	r0, [r2]
   18638:	str	r1, [r3]
   1863c:	b	185d8 <pclose@plt+0xf0bc>
   18640:	movw	r3, #352	; 0x160
   18644:	movt	r3, #3
   18648:	ldr	r3, [r3]
   1864c:	cmp	r3, #0
   18650:	blt	18768 <pclose@plt+0xf24c>
   18654:	add	r5, sp, #28
   18658:	mov	r1, r0
   1865c:	str	r3, [sp]
   18660:	mov	r2, #16
   18664:	movw	r3, #14424	; 0x3858
   18668:	mov	r0, r5
   1866c:	movt	r3, #2
   18670:	bl	93fc <__sprintf_chk@plt>
   18674:	mov	r0, r5
   18678:	bl	93c0 <strlen@plt>
   1867c:	cmp	r0, #2
   18680:	ble	1878c <pclose@plt+0xf270>
   18684:	sub	r3, r0, #1
   18688:	add	r1, sp, #48	; 0x30
   1868c:	add	r2, r1, r3
   18690:	ldrb	r2, [r2, #-20]	; 0xffffffec
   18694:	cmp	r2, #48	; 0x30
   18698:	beq	186b4 <pclose@plt+0xf198>
   1869c:	b	1878c <pclose@plt+0xf270>
   186a0:	sub	r2, r3, #1
   186a4:	ldrb	r1, [r5, r2]
   186a8:	cmp	r1, #48	; 0x30
   186ac:	bne	186bc <pclose@plt+0xf1a0>
   186b0:	mov	r3, r2
   186b4:	cmp	r3, #2
   186b8:	bne	186a0 <pclose@plt+0xf184>
   186bc:	add	r2, sp, #48	; 0x30
   186c0:	movw	r0, #14552	; 0x38d8
   186c4:	add	r3, r2, r3
   186c8:	movt	r0, #2
   186cc:	mov	r1, r2
   186d0:	mov	r2, #0
   186d4:	str	r5, [r1, #-32]!	; 0xffffffe0
   186d8:	strb	r2, [r3, #-20]	; 0xffffffec
   186dc:	bl	1a804 <error@@Base>
   186e0:	b	185d8 <pclose@plt+0xf0bc>
   186e4:	movw	r0, #14500	; 0x38a4
   186e8:	mov	r1, #0
   186ec:	movt	r0, #2
   186f0:	bl	1a804 <error@@Base>
   186f4:	b	185d8 <pclose@plt+0xf0bc>
   186f8:	add	r0, sp, #48	; 0x30
   186fc:	add	r3, r3, #1
   18700:	add	r2, sp, #16
   18704:	movw	r1, #14472	; 0x3888
   18708:	str	r3, [r0, #-36]!	; 0xffffffdc
   1870c:	movt	r1, #2
   18710:	bl	19bfc <pclose@plt+0x106e0>
   18714:	ldr	r2, [sp, #16]
   18718:	movw	r3, #352	; 0x160
   1871c:	movt	r3, #3
   18720:	cmp	r2, #0
   18724:	str	r0, [r3]
   18728:	bne	18794 <pclose@plt+0xf278>
   1872c:	cmp	r0, #0
   18730:	blt	185d8 <pclose@plt+0xf0bc>
   18734:	movw	r3, #16420	; 0x4024
   18738:	movt	r3, #3
   1873c:	movw	r2, #56963	; 0xde83
   18740:	movt	r2, #17179	; 0x431b
   18744:	ldr	r1, [r3]
   18748:	movw	r3, #16556	; 0x40ac
   1874c:	movt	r3, #3
   18750:	mul	r0, r1, r0
   18754:	smull	r1, r2, r2, r0
   18758:	asr	r0, r0, #31
   1875c:	rsb	r2, r0, r2, asr #18
   18760:	str	r2, [r3]
   18764:	b	185d8 <pclose@plt+0xf0bc>
   18768:	movw	r3, #16556	; 0x40ac
   1876c:	movt	r3, #3
   18770:	add	r1, sp, #48	; 0x30
   18774:	movw	r0, #14524	; 0x38bc
   18778:	ldr	r3, [r3]
   1877c:	movt	r0, #2
   18780:	str	r3, [r1, #-32]!	; 0xffffffe0
   18784:	bl	1a804 <error@@Base>
   18788:	b	185d8 <pclose@plt+0xf0bc>
   1878c:	mov	r3, r0
   18790:	b	186bc <pclose@plt+0xf1a0>
   18794:	movw	r0, #14476	; 0x388c
   18798:	mov	r1, #0
   1879c:	movt	r0, #2
   187a0:	bl	1a804 <error@@Base>
   187a4:	b	185d8 <pclose@plt+0xf0bc>
   187a8:	bl	9294 <__stack_chk_fail@plt>
   187ac:	movw	r3, #352	; 0x160
   187b0:	movt	r3, #3
   187b4:	ldr	r2, [r3]
   187b8:	cmp	r2, #0
   187bc:	bxlt	lr
   187c0:	movw	r3, #16420	; 0x4024
   187c4:	movt	r3, #3
   187c8:	movw	r1, #56963	; 0xde83
   187cc:	movt	r1, #17179	; 0x431b
   187d0:	ldr	r0, [r3]
   187d4:	movw	r3, #16556	; 0x40ac
   187d8:	movt	r3, #3
   187dc:	mul	r2, r0, r2
   187e0:	smull	r0, r1, r1, r2
   187e4:	asr	r2, r2, #31
   187e8:	rsb	r2, r2, r1, asr #18
   187ec:	str	r2, [r3]
   187f0:	bx	lr
   187f4:	push	{r4, r5, lr}
   187f8:	movw	r4, #496	; 0x1f0
   187fc:	movt	r4, #3
   18800:	sub	sp, sp, #20
   18804:	cmp	r0, #0
   18808:	mov	r5, r1
   1880c:	ldr	r3, [r4]
   18810:	str	r3, [sp, #12]
   18814:	beq	18830 <pclose@plt+0xf314>
   18818:	ldr	r2, [sp, #12]
   1881c:	ldr	r3, [r4]
   18820:	cmp	r2, r3
   18824:	bne	18860 <pclose@plt+0xf344>
   18828:	add	sp, sp, #20
   1882c:	pop	{r4, r5, pc}
   18830:	mov	r1, r0
   18834:	mov	r0, r5
   18838:	bl	1184c <pclose@plt+0x8330>
   1883c:	cmp	r0, #0
   18840:	beq	18818 <pclose@plt+0xf2fc>
   18844:	add	r1, sp, #16
   18848:	movw	r0, #1284	; 0x504
   1884c:	movt	r0, #2
   18850:	str	r5, [r1, #-16]!
   18854:	mov	r1, sp
   18858:	bl	1a804 <error@@Base>
   1885c:	b	18818 <pclose@plt+0xf2fc>
   18860:	bl	9294 <__stack_chk_fail@plt>
   18864:	cmp	r0, #0
   18868:	push	{r4, r5, r6, lr}
   1886c:	beq	188f0 <pclose@plt+0xf3d4>
   18870:	cmp	r0, #2
   18874:	popne	{r4, r5, r6, pc}
   18878:	movw	r3, #16368	; 0x3ff0
   1887c:	movt	r3, #3
   18880:	ldr	r3, [r3]
   18884:	cmp	r3, #0
   18888:	bne	1890c <pclose@plt+0xf3f0>
   1888c:	mov	r0, r1
   18890:	bl	9b0c <pclose@plt+0x5f0>
   18894:	bl	1e2fc <error@@Base+0x3af8>
   18898:	bl	12050 <pclose@plt+0x8b34>
   1889c:	mov	r6, r0
   188a0:	bl	1e624 <error@@Base+0x3e20>
   188a4:	cmp	r0, #0
   188a8:	bne	18900 <pclose@plt+0xf3e4>
   188ac:	bl	1e378 <error@@Base+0x3b74>
   188b0:	mvn	r2, #0
   188b4:	mvn	r3, #0
   188b8:	mov	r4, r0
   188bc:	mov	r5, r1
   188c0:	cmp	r5, r3
   188c4:	cmpeq	r4, r2
   188c8:	beq	18900 <pclose@plt+0xf3e4>
   188cc:	mov	r0, r6
   188d0:	bl	12078 <pclose@plt+0x8b5c>
   188d4:	movw	r3, #16572	; 0x40bc
   188d8:	movt	r3, #3
   188dc:	mov	r0, r4
   188e0:	mov	r1, r5
   188e4:	ldr	r2, [r3]
   188e8:	pop	{r4, r5, r6, lr}
   188ec:	b	14f2c <pclose@plt+0xba10>
   188f0:	movw	r3, #12696	; 0x3198
   188f4:	movt	r3, #3
   188f8:	str	r1, [r3]
   188fc:	pop	{r4, r5, r6, pc}
   18900:	mov	r0, r6
   18904:	pop	{r4, r5, r6, lr}
   18908:	b	1290c <pclose@plt+0x93f0>
   1890c:	movw	r0, #14588	; 0x38fc
   18910:	mov	r1, #0
   18914:	movt	r0, #2
   18918:	pop	{r4, r5, r6, lr}
   1891c:	b	1a804 <error@@Base>
   18920:	push	{r4, lr}
   18924:	movw	r4, #496	; 0x1f0
   18928:	movt	r4, #3
   1892c:	sub	sp, sp, #16
   18930:	cmp	r0, #1
   18934:	ldr	r3, [r4]
   18938:	str	r3, [sp, #12]
   1893c:	beq	18970 <pclose@plt+0xf454>
   18940:	cmp	r0, #2
   18944:	beq	18998 <pclose@plt+0xf47c>
   18948:	cmp	r0, #0
   1894c:	movweq	r3, #480	; 0x1e0
   18950:	movteq	r3, #3
   18954:	streq	r1, [r3]
   18958:	ldr	r2, [sp, #12]
   1895c:	ldr	r3, [r4]
   18960:	cmp	r2, r3
   18964:	bne	189b4 <pclose@plt+0xf498>
   18968:	add	sp, sp, #16
   1896c:	pop	{r4, pc}
   18970:	movw	r3, #480	; 0x1e0
   18974:	movt	r3, #3
   18978:	add	r1, sp, #16
   1897c:	movw	r0, #14620	; 0x391c
   18980:	ldr	r3, [r3]
   18984:	movt	r0, #2
   18988:	str	r3, [r1, #-16]!
   1898c:	mov	r1, sp
   18990:	bl	1a804 <error@@Base>
   18994:	b	18958 <pclose@plt+0xf43c>
   18998:	mov	r0, r1
   1899c:	bl	9b0c <pclose@plt+0x5f0>
   189a0:	bl	133d8 <pclose@plt+0x9ebc>
   189a4:	movw	r3, #480	; 0x1e0
   189a8:	movt	r3, #3
   189ac:	str	r0, [r3]
   189b0:	b	18958 <pclose@plt+0xf43c>
   189b4:	bl	9294 <__stack_chk_fail@plt>
   189b8:	cmp	r0, #0
   189bc:	push	{r3, lr}
   189c0:	popne	{r3, pc}
   189c4:	movw	r3, #12756	; 0x31d4
   189c8:	movt	r3, #3
   189cc:	mov	r0, r1
   189d0:	mov	r2, #1
   189d4:	str	r2, [r3]
   189d8:	bl	f768 <pclose@plt+0x624c>
   189dc:	movw	r3, #12760	; 0x31d8
   189e0:	movt	r3, #3
   189e4:	ldr	r3, [r3]
   189e8:	cmp	r3, #0
   189ec:	popne	{r3, pc}
   189f0:	movw	r0, #628	; 0x274
   189f4:	movt	r0, #2
   189f8:	pop	{r3, lr}
   189fc:	b	f768 <pclose@plt+0x624c>
   18a00:	push	{r4, r5, r6, lr}
   18a04:	movw	r4, #496	; 0x1f0
   18a08:	movt	r4, #3
   18a0c:	sub	sp, sp, #16
   18a10:	cmp	r0, #1
   18a14:	mov	r5, r1
   18a18:	ldr	r3, [r4]
   18a1c:	str	r3, [sp, #12]
   18a20:	beq	18b4c <pclose@plt+0xf630>
   18a24:	cmp	r0, #2
   18a28:	beq	18a4c <pclose@plt+0xf530>
   18a2c:	cmp	r0, #0
   18a30:	beq	18a4c <pclose@plt+0xf530>
   18a34:	ldr	r2, [sp, #12]
   18a38:	ldr	r3, [r4]
   18a3c:	cmp	r2, r3
   18a40:	bne	18c18 <pclose@plt+0xf6fc>
   18a44:	add	sp, sp, #16
   18a48:	pop	{r4, r5, r6, pc}
   18a4c:	ldrb	r3, [r5]
   18a50:	sub	r3, r3, #61	; 0x3d
   18a54:	cmp	r3, #58	; 0x3a
   18a58:	ldrls	pc, [pc, r3, lsl #2]
   18a5c:	b	18c08 <pclose@plt+0xf6ec>
   18a60:	andeq	r8, r1, r4, lsr #23
   18a64:	andeq	r8, r1, r8, lsl #24
   18a68:	andeq	r8, r1, r8, lsl #24
   18a6c:	andeq	r8, r1, r8, lsl #24
   18a70:	andeq	r8, r1, r8, lsl #24
   18a74:	andeq	r8, r1, r8, lsl #24
   18a78:	andeq	r8, r1, r8, lsl #24
   18a7c:	andeq	r8, r1, r8, lsl #24
   18a80:	andeq	r8, r1, r8, lsl #24
   18a84:	andeq	r8, r1, r8, lsl #24
   18a88:	andeq	r8, r1, r8, lsl #24
   18a8c:	andeq	r8, r1, r8, lsl #24
   18a90:	andeq	r8, r1, r8, lsl #24
   18a94:	andeq	r8, r1, r8, lsl #24
   18a98:	andeq	r8, r1, r8, lsl #24
   18a9c:	andeq	r8, r1, r8, lsl #24
   18aa0:			; <UNDEFINED> instruction: 0x00018bb8
   18aa4:	andeq	r8, r1, r8, lsl #24
   18aa8:	andeq	r8, r1, r8, lsl #24
   18aac:	andeq	r8, r1, r8, lsl #24
   18ab0:	andeq	r8, r1, r8, lsl #24
   18ab4:	andeq	r8, r1, r8, lsl #24
   18ab8:	andeq	r8, r1, r8, lsl #24
   18abc:	andeq	r8, r1, r8, lsl #24
   18ac0:	andeq	r8, r1, r8, lsl #24
   18ac4:	andeq	r8, r1, r8, lsl #24
   18ac8:	andeq	r8, r1, r8, lsl #24
   18acc:	andeq	r8, r1, r8, lsl #24
   18ad0:	andeq	r8, r1, r8, lsl #24
   18ad4:	andeq	r8, r1, r8, lsl #24
   18ad8:	andeq	r8, r1, r8, lsl #24
   18adc:	andeq	r8, r1, r8, lsl #24
   18ae0:	andeq	r8, r1, r8, lsl #24
   18ae4:	andeq	r8, r1, r8, lsl #24
   18ae8:	andeq	r8, r1, r8, lsl #24
   18aec:	andeq	r8, r1, r8, lsl #24
   18af0:	andeq	r8, r1, r8, lsl #24
   18af4:	andeq	r8, r1, r8, lsl #24
   18af8:	andeq	r8, r1, r8, lsl #24
   18afc:	andeq	r8, r1, r8, lsl #24
   18b00:	andeq	r8, r1, r8, lsl #24
   18b04:	andeq	r8, r1, r8, lsl #24
   18b08:	andeq	r8, r1, r8, lsl #24
   18b0c:	andeq	r8, r1, ip, asr #23
   18b10:	andeq	r8, r1, r8, lsl #24
   18b14:	andeq	r8, r1, r8, lsl #24
   18b18:	andeq	r8, r1, r8, lsl #24
   18b1c:	andeq	r8, r1, r8, lsl #24
   18b20:	andeq	r8, r1, r0, ror #23
   18b24:	andeq	r8, r1, r8, lsl #24
   18b28:	andeq	r8, r1, r8, lsl #24
   18b2c:	andeq	r8, r1, r8, lsl #24
   18b30:	andeq	r8, r1, r8, lsl #24
   18b34:	andeq	r8, r1, r8, lsl #24
   18b38:	strdeq	r8, [r1], -r4
   18b3c:	andeq	r8, r1, r8, lsl #24
   18b40:	andeq	r8, r1, r8, lsl #24
   18b44:	andeq	r8, r1, r8, lsl #24
   18b48:	andeq	r8, r1, r0, lsl #23
   18b4c:	movw	r2, #16608	; 0x40e0
   18b50:	movt	r2, #3
   18b54:	movw	r3, #16668	; 0x411c
   18b58:	movt	r3, #3
   18b5c:	ldr	r2, [r2]
   18b60:	add	r1, sp, #16
   18b64:	movw	r0, #18448	; 0x4810
   18b68:	movt	r0, #2
   18b6c:	ldr	r3, [r3, r2, lsl #2]
   18b70:	str	r3, [r1, #-16]!
   18b74:	mov	r1, sp
   18b78:	bl	1a804 <error@@Base>
   18b7c:	b	18a34 <pclose@plt+0xf518>
   18b80:	movw	r6, #420	; 0x1a4
   18b84:	movt	r6, #3
   18b88:	add	r5, r5, #1
   18b8c:	ldr	r0, [r6]
   18b90:	bl	921c <free@plt>
   18b94:	mov	r0, r5
   18b98:	bl	9c64 <pclose@plt+0x748>
   18b9c:	str	r0, [r6]
   18ba0:	b	18a34 <pclose@plt+0xf518>
   18ba4:	movw	r6, #412	; 0x19c
   18ba8:	movt	r6, #3
   18bac:	add	r5, r5, #1
   18bb0:	ldr	r0, [r6]
   18bb4:	b	18b90 <pclose@plt+0xf674>
   18bb8:	movw	r6, #16668	; 0x411c
   18bbc:	movt	r6, #3
   18bc0:	add	r5, r5, #1
   18bc4:	ldr	r0, [r6, #8]!
   18bc8:	b	18b90 <pclose@plt+0xf674>
   18bcc:	movw	r6, #416	; 0x1a0
   18bd0:	movt	r6, #3
   18bd4:	add	r5, r5, #1
   18bd8:	ldr	r0, [r6]
   18bdc:	b	18b90 <pclose@plt+0xf674>
   18be0:	movw	r6, #16668	; 0x411c
   18be4:	movt	r6, #3
   18be8:	add	r5, r5, #1
   18bec:	ldr	r0, [r6, #4]!
   18bf0:	b	18b90 <pclose@plt+0xf674>
   18bf4:	movw	r6, #16668	; 0x411c
   18bf8:	movt	r6, #3
   18bfc:	add	r5, r5, #1
   18c00:	ldr	r0, [r6]
   18c04:	b	18b90 <pclose@plt+0xf674>
   18c08:	movw	r6, #16668	; 0x411c
   18c0c:	movt	r6, #3
   18c10:	ldr	r0, [r6]
   18c14:	b	18b90 <pclose@plt+0xf674>
   18c18:	bl	9294 <__stack_chk_fail@plt>
   18c1c:	cmp	r0, #0
   18c20:	beq	18c2c <pclose@plt+0xf710>
   18c24:	cmp	r0, #2
   18c28:	bxne	lr
   18c2c:	movw	r3, #16620	; 0x40ec
   18c30:	movt	r3, #3
   18c34:	ldr	r0, [r3]
   18c38:	b	bfbc <pclose@plt+0x2aa0>
   18c3c:	cmp	r0, #2
   18c40:	bxne	lr
   18c44:	b	1ccdc <error@@Base+0x24d8>
   18c48:	push	{r4, lr}
   18c4c:	subs	r4, r0, #0
   18c50:	beq	18c68 <pclose@plt+0xf74c>
   18c54:	poplt	{r4, pc}
   18c58:	cmp	r4, #2
   18c5c:	popgt	{r4, pc}
   18c60:	pop	{r4, lr}
   18c64:	b	f638 <pclose@plt+0x611c>
   18c68:	movw	r3, #516	; 0x204
   18c6c:	movt	r3, #3
   18c70:	movw	r0, #14636	; 0x392c
   18c74:	movt	r0, #2
   18c78:	mov	r2, #1
   18c7c:	str	r2, [r3]
   18c80:	bl	1a458 <pclose@plt+0x10f3c>
   18c84:	movw	r0, #484	; 0x1e4
   18c88:	movt	r0, #3
   18c8c:	bl	1a458 <pclose@plt+0x10f3c>
   18c90:	movw	r0, #14644	; 0x3934
   18c94:	movt	r0, #2
   18c98:	bl	1a458 <pclose@plt+0x10f3c>
   18c9c:	movw	r0, #14648	; 0x3938
   18ca0:	movt	r0, #2
   18ca4:	bl	1a458 <pclose@plt+0x10f3c>
   18ca8:	movw	r0, #14656	; 0x3940
   18cac:	movt	r0, #2
   18cb0:	bl	1a458 <pclose@plt+0x10f3c>
   18cb4:	movw	r0, #14680	; 0x3958
   18cb8:	movt	r0, #2
   18cbc:	bl	1a458 <pclose@plt+0x10f3c>
   18cc0:	movw	r0, #14720	; 0x3980
   18cc4:	movt	r0, #2
   18cc8:	bl	1a458 <pclose@plt+0x10f3c>
   18ccc:	movw	r0, #14784	; 0x39c0
   18cd0:	movt	r0, #2
   18cd4:	bl	1a458 <pclose@plt+0x10f3c>
   18cd8:	movw	r0, #14836	; 0x39f4
   18cdc:	movt	r0, #2
   18ce0:	bl	1a458 <pclose@plt+0x10f3c>
   18ce4:	movw	r0, #14892	; 0x3a2c
   18ce8:	movt	r0, #2
   18cec:	bl	1a458 <pclose@plt+0x10f3c>
   18cf0:	mov	r0, r4
   18cf4:	pop	{r4, lr}
   18cf8:	b	9bc8 <pclose@plt+0x6ac>
   18cfc:	push	{r4, r5, r6, r7, r8, lr}
   18d00:	movw	r6, #496	; 0x1f0
   18d04:	movt	r6, #3
   18d08:	sub	sp, sp, #592	; 0x250
   18d0c:	cmp	r0, #1
   18d10:	mov	r4, r0
   18d14:	ldr	r3, [r6]
   18d18:	mov	r0, r1
   18d1c:	str	r3, [sp, #588]	; 0x24c
   18d20:	beq	18dfc <pclose@plt+0xf8e0>
   18d24:	cmp	r4, #2
   18d28:	beq	18d4c <pclose@plt+0xf830>
   18d2c:	cmp	r4, #0
   18d30:	beq	18d4c <pclose@plt+0xf830>
   18d34:	ldr	r2, [sp, #588]	; 0x24c
   18d38:	ldr	r3, [r6]
   18d3c:	cmp	r2, r3
   18d40:	bne	18f24 <pclose@plt+0xfa08>
   18d44:	add	sp, sp, #592	; 0x250
   18d48:	pop	{r4, r5, r6, r7, r8, pc}
   18d4c:	movw	r5, #4420	; 0x1144
   18d50:	movt	r5, #3
   18d54:	mov	r4, #1
   18d58:	mov	r7, r5
   18d5c:	bl	9b0c <pclose@plt+0x5f0>
   18d60:	ldrb	ip, [r0]
   18d64:	sub	r2, ip, #48	; 0x30
   18d68:	uxtb	r3, r2
   18d6c:	cmp	r3, #9
   18d70:	bhi	18f10 <pclose@plt+0xf9f4>
   18d74:	add	r1, r0, #1
   18d78:	mov	r3, #0
   18d7c:	add	r3, r3, r3, lsl #2
   18d80:	mov	r0, r1
   18d84:	ldrb	ip, [r1], #1
   18d88:	add	r3, r2, r3, lsl #1
   18d8c:	sub	r2, ip, #48	; 0x30
   18d90:	uxtb	ip, r2
   18d94:	cmp	ip, #9
   18d98:	bls	18d7c <pclose@plt+0xf860>
   18d9c:	sub	r2, r4, #1
   18da0:	ldr	r2, [r5, r2, lsl #2]
   18da4:	cmp	r2, r3
   18da8:	strlt	r3, [r7, r4, lsl #2]
   18dac:	addlt	r4, r4, #1
   18db0:	bl	9b0c <pclose@plt+0x5f0>
   18db4:	ldrb	r3, [r0]
   18db8:	add	r0, r0, #1
   18dbc:	cmp	r3, #44	; 0x2c
   18dc0:	bne	18f18 <pclose@plt+0xf9fc>
   18dc4:	cmp	r4, #127	; 0x7f
   18dc8:	ble	18d5c <pclose@plt+0xf840>
   18dcc:	sub	r0, r4, #1
   18dd0:	sub	r1, r4, #2
   18dd4:	movw	r3, #63948	; 0xf9cc
   18dd8:	movw	r2, #63944	; 0xf9c8
   18ddc:	ldr	r0, [r5, r0, lsl #2]
   18de0:	movt	r3, #2
   18de4:	ldr	r1, [r5, r1, lsl #2]
   18de8:	movt	r2, #2
   18dec:	rsb	r1, r1, r0
   18df0:	str	r4, [r2]
   18df4:	str	r1, [r3]
   18df8:	b	18d34 <pclose@plt+0xf818>
   18dfc:	movw	r3, #14944	; 0x3a60
   18e00:	movt	r3, #2
   18e04:	movw	r8, #63944	; 0xf9c8
   18e08:	movt	r8, #2
   18e0c:	ldm	r3, {r0, r1, r2}
   18e10:	add	r5, sp, #16
   18e14:	ldr	ip, [r8]
   18e18:	mov	r3, r5
   18e1c:	cmp	ip, #2
   18e20:	lsr	ip, r2, #16
   18e24:	stmia	r3!, {r0, r1}
   18e28:	strh	r2, [r3], #2
   18e2c:	strb	ip, [r3]
   18e30:	ble	18ec8 <pclose@plt+0xf9ac>
   18e34:	movw	r7, #4420	; 0x1144
   18e38:	movt	r7, #3
   18e3c:	mov	r0, r5
   18e40:	add	r4, r4, #1
   18e44:	bl	93c0 <strlen@plt>
   18e48:	ldr	ip, [r7, #4]!
   18e4c:	movw	r3, #14972	; 0x3a7c
   18e50:	mov	r1, #1
   18e54:	movt	r3, #2
   18e58:	mvn	r2, #0
   18e5c:	str	ip, [sp]
   18e60:	add	r0, r5, r0
   18e64:	bl	93fc <__sprintf_chk@plt>
   18e68:	ldr	r3, [r8]
   18e6c:	cmp	r3, r4
   18e70:	ble	18e94 <pclose@plt+0xf978>
   18e74:	cmp	r4, #1
   18e78:	ble	18e3c <pclose@plt+0xf920>
   18e7c:	movw	r1, #14968	; 0x3a78
   18e80:	mov	r0, r5
   18e84:	movt	r1, #2
   18e88:	mov	r2, #572	; 0x23c
   18e8c:	bl	93f0 <__strcat_chk@plt>
   18e90:	b	18e3c <pclose@plt+0xf920>
   18e94:	mov	r0, r5
   18e98:	bl	93c0 <strlen@plt>
   18e9c:	movw	r3, #14956	; 0x3a6c
   18ea0:	movt	r3, #2
   18ea4:	add	r2, r5, r0
   18ea8:	mov	ip, r0
   18eac:	ldm	r3!, {r0, r1}
   18eb0:	ldrh	lr, [r3]
   18eb4:	ldrb	r3, [r3, #2]
   18eb8:	str	r0, [r5, ip]
   18ebc:	str	r1, [r2, #4]
   18ec0:	strh	lr, [r2, #8]
   18ec4:	strb	r3, [r2, #10]
   18ec8:	mov	r0, r5
   18ecc:	bl	93c0 <strlen@plt>
   18ed0:	movw	r2, #63948	; 0xf9cc
   18ed4:	movt	r2, #2
   18ed8:	mov	r1, #1
   18edc:	movw	r3, #14976	; 0x3a80
   18ee0:	movt	r3, #2
   18ee4:	ldr	ip, [r2]
   18ee8:	mvn	r2, #0
   18eec:	str	ip, [sp]
   18ef0:	add	r0, r5, r0
   18ef4:	bl	93fc <__sprintf_chk@plt>
   18ef8:	add	r1, sp, #592	; 0x250
   18efc:	movw	r0, #18448	; 0x4810
   18f00:	movt	r0, #2
   18f04:	str	r5, [r1, #-584]!	; 0xfffffdb8
   18f08:	bl	1a804 <error@@Base>
   18f0c:	b	18d34 <pclose@plt+0xf818>
   18f10:	mov	r3, #0
   18f14:	b	18d9c <pclose@plt+0xf880>
   18f18:	cmp	r4, #1
   18f1c:	beq	18d34 <pclose@plt+0xf818>
   18f20:	b	18dcc <pclose@plt+0xf8b0>
   18f24:	bl	9294 <__stack_chk_fail@plt>
   18f28:	push	{r4, lr}
   18f2c:	movw	r4, #496	; 0x1f0
   18f30:	movt	r4, #3
   18f34:	sub	sp, sp, #16
   18f38:	cmp	r0, #1
   18f3c:	ldr	r3, [r4]
   18f40:	str	r3, [sp, #12]
   18f44:	beq	18fb0 <pclose@plt+0xfa94>
   18f48:	cmp	r0, #2
   18f4c:	beq	18f70 <pclose@plt+0xfa54>
   18f50:	cmp	r0, #0
   18f54:	beq	18f70 <pclose@plt+0xfa54>
   18f58:	ldr	r2, [sp, #12]
   18f5c:	ldr	r3, [r4]
   18f60:	cmp	r2, r3
   18f64:	bne	19044 <pclose@plt+0xfb28>
   18f68:	add	sp, sp, #16
   18f6c:	pop	{r4, pc}
   18f70:	ldrb	r3, [r1]
   18f74:	cmp	r3, #0
   18f78:	beq	18ff8 <pclose@plt+0xfadc>
   18f7c:	ldrb	r2, [r1, #1]
   18f80:	cmp	r2, #0
   18f84:	beq	19014 <pclose@plt+0xfaf8>
   18f88:	ldrb	r1, [r1, #2]
   18f8c:	cmp	r1, #0
   18f90:	bne	19030 <pclose@plt+0xfb14>
   18f94:	movw	r0, #63128	; 0xf698
   18f98:	movw	r1, #63129	; 0xf699
   18f9c:	movt	r0, #2
   18fa0:	movt	r1, #2
   18fa4:	strb	r3, [r0]
   18fa8:	strb	r2, [r1]
   18fac:	b	18f58 <pclose@plt+0xfa3c>
   18fb0:	movw	r2, #63128	; 0xf698
   18fb4:	movw	r3, #63129	; 0xf699
   18fb8:	movt	r2, #2
   18fbc:	movt	r3, #2
   18fc0:	add	r1, sp, #16
   18fc4:	add	lr, sp, #8
   18fc8:	ldrb	ip, [r2]
   18fcc:	movw	r0, #15028	; 0x3ab4
   18fd0:	ldrb	r2, [r3]
   18fd4:	movt	r0, #2
   18fd8:	str	lr, [r1, #-16]!
   18fdc:	mov	r1, sp
   18fe0:	mov	r3, #0
   18fe4:	strb	ip, [sp, #8]
   18fe8:	strb	r2, [sp, #9]
   18fec:	strb	r3, [sp, #10]
   18ff0:	bl	1a804 <error@@Base>
   18ff4:	b	18f58 <pclose@plt+0xfa3c>
   18ff8:	movw	r1, #63129	; 0xf699
   18ffc:	movw	r2, #63128	; 0xf698
   19000:	movt	r1, #2
   19004:	movt	r2, #2
   19008:	strb	r3, [r1]
   1900c:	strb	r3, [r2]
   19010:	b	18f58 <pclose@plt+0xfa3c>
   19014:	movw	r1, #63128	; 0xf698
   19018:	movw	r2, #63129	; 0xf699
   1901c:	movt	r1, #2
   19020:	movt	r2, #2
   19024:	strb	r3, [r1]
   19028:	strb	r3, [r2]
   1902c:	b	18f58 <pclose@plt+0xfa3c>
   19030:	movw	r0, #14992	; 0x3a90
   19034:	mov	r1, #0
   19038:	movt	r0, #2
   1903c:	bl	1a804 <error@@Base>
   19040:	b	18f58 <pclose@plt+0xfa3c>
   19044:	bl	9294 <__stack_chk_fail@plt>
   19048:	cmp	r0, #0
   1904c:	beq	1906c <pclose@plt+0xfb50>
   19050:	bxlt	lr
   19054:	cmp	r0, #2
   19058:	bxgt	lr
   1905c:	movw	r0, #15040	; 0x3ac0
   19060:	mov	r1, #0
   19064:	movt	r0, #2
   19068:	b	1a804 <error@@Base>
   1906c:	movw	r3, #16352	; 0x3fe0
   19070:	movt	r3, #3
   19074:	mov	r2, #1
   19078:	str	r2, [r3]
   1907c:	bx	lr
   19080:	movw	r3, #16520	; 0x4088
   19084:	movt	r3, #3
   19088:	ldr	r0, [r3]
   1908c:	cmp	r0, #0
   19090:	movwle	r3, #16408	; 0x4018
   19094:	movtle	r3, #3
   19098:	ldrle	r3, [r3]
   1909c:	addle	r0, r0, r3
   190a0:	bx	lr
   190a4:	push	{r4, r5, r6, r7, r8, lr}
   190a8:	movw	r7, #496	; 0x1f0
   190ac:	movt	r7, #3
   190b0:	ldrb	r5, [r0]
   190b4:	sub	sp, sp, #16
   190b8:	mov	r4, r0
   190bc:	ldr	ip, [r7]
   190c0:	cmp	r5, #0
   190c4:	mov	r8, r1
   190c8:	mov	r6, r3
   190cc:	str	ip, [sp, #12]
   190d0:	beq	1918c <pclose@plt+0xfc70>
   190d4:	bl	93c0 <strlen@plt>
   190d8:	mov	r1, #1
   190dc:	add	r0, r0, r1
   190e0:	bl	9c40 <pclose@plt+0x724>
   190e4:	str	r0, [r8]
   190e8:	mov	r5, r0
   190ec:	ldrb	r1, [r4]
   190f0:	cmp	r1, #0
   190f4:	beq	19168 <pclose@plt+0xfc4c>
   190f8:	movw	r8, #16584	; 0x40c8
   190fc:	movt	r8, #3
   19100:	b	19140 <pclose@plt+0xfc24>
   19104:	cmp	r1, #36	; 0x24
   19108:	beq	19168 <pclose@plt+0xfc4c>
   1910c:	cmp	r6, #0
   19110:	beq	19124 <pclose@plt+0xfc08>
   19114:	mov	r0, r6
   19118:	bl	93cc <strchr@plt>
   1911c:	cmp	r0, #0
   19120:	beq	19168 <pclose@plt+0xfc4c>
   19124:	ldrb	ip, [r4]
   19128:	mov	r2, r4
   1912c:	strb	ip, [r5], #1
   19130:	add	r4, r2, #1
   19134:	ldrb	r1, [r2, #1]
   19138:	cmp	r1, #0
   1913c:	beq	19168 <pclose@plt+0xfc4c>
   19140:	ldr	r2, [r8]
   19144:	cmp	r2, #0
   19148:	beq	19104 <pclose@plt+0xfbe8>
   1914c:	cmp	r1, #92	; 0x5c
   19150:	bne	19104 <pclose@plt+0xfbe8>
   19154:	ldrb	ip, [r4, #1]
   19158:	cmp	ip, #0
   1915c:	addne	r2, r4, #1
   19160:	bne	1912c <pclose@plt+0xfc10>
   19164:	b	1910c <pclose@plt+0xfbf0>
   19168:	mov	r0, r4
   1916c:	mov	r3, #0
   19170:	strb	r3, [r5]
   19174:	ldr	r2, [sp, #12]
   19178:	ldr	r3, [r7]
   1917c:	cmp	r2, r3
   19180:	bne	191ac <pclose@plt+0xfc90>
   19184:	add	sp, sp, #16
   19188:	pop	{r4, r5, r6, r7, r8, pc}
   1918c:	add	r1, sp, #16
   19190:	movw	r0, #15060	; 0x3ad4
   19194:	movt	r0, #2
   19198:	str	r2, [r1, #-16]!
   1919c:	mov	r1, sp
   191a0:	bl	1a804 <error@@Base>
   191a4:	mov	r0, r5
   191a8:	b	19174 <pclose@plt+0xfc58>
   191ac:	bl	9294 <__stack_chk_fail@plt>
   191b0:	cmp	r0, #1
   191b4:	push	{lr}		; (str lr, [sp, #-4]!)
   191b8:	sub	sp, sp, #20
   191bc:	beq	19200 <pclose@plt+0xfce4>
   191c0:	ldr	ip, [r1]
   191c4:	mov	r1, #42	; 0x2a
   191c8:	str	r0, [sp, #4]
   191cc:	mov	r3, r1
   191d0:	movw	r2, #15096	; 0x3af8
   191d4:	movw	r0, #12700	; 0x319c
   191d8:	movt	r2, #2
   191dc:	str	ip, [sp, #8]
   191e0:	str	r2, [sp]
   191e4:	movt	r0, #3
   191e8:	mov	r2, #1
   191ec:	bl	94f8 <__snprintf_chk@plt>
   191f0:	movw	r0, #12700	; 0x319c
   191f4:	movt	r0, #3
   191f8:	add	sp, sp, #20
   191fc:	pop	{pc}		; (ldr pc, [sp], #4)
   19200:	ldr	lr, [r1]
   19204:	mov	r1, #42	; 0x2a
   19208:	mov	r2, r0
   1920c:	mov	r3, r1
   19210:	movw	ip, #15088	; 0x3af0
   19214:	movw	r0, #12700	; 0x319c
   19218:	movt	ip, #2
   1921c:	str	lr, [sp, #4]
   19220:	str	ip, [sp]
   19224:	movt	r0, #3
   19228:	bl	94f8 <__snprintf_chk@plt>
   1922c:	movw	r0, #12700	; 0x319c
   19230:	movt	r0, #3
   19234:	add	sp, sp, #20
   19238:	pop	{pc}		; (ldr pc, [sp], #4)
   1923c:	push	{r4, lr}
   19240:	sub	sp, sp, #8
   19244:	bl	c9a0 <pclose@plt+0x3484>
   19248:	ldr	r4, [pc, #36]	; 19274 <pclose@plt+0xfd58>
   1924c:	mov	r1, #1
   19250:	mov	r2, #8
   19254:	movw	r3, #15108	; 0x3b04
   19258:	movt	r3, #2
   1925c:	str	r0, [sp]
   19260:	mov	r0, r4
   19264:	bl	93fc <__sprintf_chk@plt>
   19268:	mov	r0, r4
   1926c:	add	sp, sp, #8
   19270:	pop	{r4, pc}
   19274:	andeq	r3, r3, r8, asr #3
   19278:	cmp	r0, #0
   1927c:	bxeq	lr
   19280:	ldr	r3, [r0, #8]
   19284:	tst	r3, #83	; 0x53
   19288:	movne	r0, #0
   1928c:	moveq	r0, #1
   19290:	bx	lr
   19294:	cmp	r0, #0
   19298:	beq	192b0 <pclose@plt+0xfd94>
   1929c:	ldr	r3, [r0, #8]
   192a0:	tst	r3, #12
   192a4:	beq	192b0 <pclose@plt+0xfd94>
   192a8:	ldr	r0, [r0, #24]
   192ac:	bx	lr
   192b0:	movw	r0, #624	; 0x270
   192b4:	movt	r0, #2
   192b8:	bx	lr
   192bc:	movw	r3, #12700	; 0x319c
   192c0:	movt	r3, #3
   192c4:	ldr	r0, [r3, #52]	; 0x34
   192c8:	adds	r0, r0, #0
   192cc:	movne	r0, #1
   192d0:	bx	lr
   192d4:	movw	r3, #12700	; 0x319c
   192d8:	movt	r3, #3
   192dc:	push	{r4, lr}
   192e0:	movw	r4, #496	; 0x1f0
   192e4:	movt	r4, #3
   192e8:	ldr	r3, [r3, #52]	; 0x34
   192ec:	sub	sp, sp, #16
   192f0:	ldr	r2, [r4]
   192f4:	ldr	r1, [r3, #4]
   192f8:	ldrb	r0, [r3]
   192fc:	str	r2, [sp, #12]
   19300:	bl	191b0 <pclose@plt+0xfc94>
   19304:	add	r1, sp, #16
   19308:	str	r0, [r1, #-16]!
   1930c:	movw	r0, #15060	; 0x3ad4
   19310:	mov	r1, sp
   19314:	movt	r0, #2
   19318:	bl	1a804 <error@@Base>
   1931c:	ldr	r2, [sp, #12]
   19320:	ldr	r3, [r4]
   19324:	cmp	r2, r3
   19328:	bne	19334 <pclose@plt+0xfe18>
   1932c:	add	sp, sp, #16
   19330:	pop	{r4, pc}
   19334:	bl	9294 <__stack_chk_fail@plt>
   19338:	push	{r4, r5, r6, r7, r8, lr}
   1933c:	movw	r6, #496	; 0x1f0
   19340:	movt	r6, #3
   19344:	sub	sp, sp, #16
   19348:	mov	r7, r0
   1934c:	ldr	r0, [r0]
   19350:	ldr	r3, [r6]
   19354:	mov	r8, r2
   19358:	mov	r4, r1
   1935c:	str	r3, [sp, #12]
   19360:	bl	9b0c <pclose@plt+0x5f0>
   19364:	ldrb	r3, [r0]
   19368:	mov	ip, r0
   1936c:	cmp	r3, #45	; 0x2d
   19370:	ldrbeq	r3, [r0, #1]
   19374:	movne	r0, #0
   19378:	moveq	r0, #1
   1937c:	addeq	ip, ip, r0
   19380:	sub	r2, r3, #48	; 0x30
   19384:	cmp	r2, #9
   19388:	bls	193e0 <pclose@plt+0xfec4>
   1938c:	cmp	r8, #0
   19390:	movne	r3, #1
   19394:	mvnne	r0, #0
   19398:	strne	r3, [r8]
   1939c:	bne	193c8 <pclose@plt+0xfeac>
   193a0:	cmp	r4, #0
   193a4:	mvneq	r0, #0
   193a8:	beq	193c8 <pclose@plt+0xfeac>
   193ac:	add	r1, sp, #16
   193b0:	movw	r0, #15112	; 0x3b08
   193b4:	movt	r0, #2
   193b8:	str	r4, [r1, #-16]!
   193bc:	mov	r1, sp
   193c0:	bl	1a804 <error@@Base>
   193c4:	mvn	r0, #0
   193c8:	ldr	r2, [sp, #12]
   193cc:	ldr	r3, [r6]
   193d0:	cmp	r2, r3
   193d4:	bne	19428 <pclose@plt+0xff0c>
   193d8:	add	sp, sp, #16
   193dc:	pop	{r4, r5, r6, r7, r8, pc}
   193e0:	add	ip, ip, #1
   193e4:	mov	r1, #0
   193e8:	add	r1, r1, r1, lsl #2
   193ec:	mov	r5, ip
   193f0:	add	r1, r3, r1, lsl #1
   193f4:	ldrb	r3, [ip], #1
   193f8:	sub	r1, r1, #48	; 0x30
   193fc:	sub	r4, r3, #48	; 0x30
   19400:	cmp	r4, #9
   19404:	bls	193e8 <pclose@plt+0xfecc>
   19408:	cmp	r8, #0
   1940c:	str	r5, [r7]
   19410:	movne	r3, #0
   19414:	strne	r3, [r8]
   19418:	cmp	r0, #0
   1941c:	rsbne	r0, r1, #0
   19420:	moveq	r0, r1
   19424:	b	193c8 <pclose@plt+0xfeac>
   19428:	bl	9294 <__stack_chk_fail@plt>
   1942c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19430:	movw	r4, #496	; 0x1f0
   19434:	movt	r4, #3
   19438:	sub	sp, sp, #44	; 0x2c
   1943c:	subs	r1, r0, #0
   19440:	ldr	r3, [r4]
   19444:	str	r0, [sp, #4]
   19448:	str	r3, [sp, #36]	; 0x24
   1944c:	beq	19490 <pclose@plt+0xff74>
   19450:	movw	r5, #12700	; 0x319c
   19454:	movt	r5, #3
   19458:	ldr	r3, [r5, #52]	; 0x34
   1945c:	cmp	r3, #0
   19460:	beq	194d4 <pclose@plt+0xffb8>
   19464:	ldr	r2, [r3, #8]
   19468:	and	r2, r2, #31
   1946c:	cmp	r2, #4
   19470:	beq	194a8 <pclose@plt+0xff8c>
   19474:	cmp	r2, #8
   19478:	bne	19488 <pclose@plt+0xff6c>
   1947c:	ldr	r3, [r3, #20]
   19480:	mov	r0, #0
   19484:	blx	r3
   19488:	mov	r3, #0
   1948c:	str	r3, [r5, #52]	; 0x34
   19490:	ldr	r2, [sp, #36]	; 0x24
   19494:	ldr	r3, [r4]
   19498:	cmp	r2, r3
   1949c:	bne	198b8 <pclose@plt+0x1039c>
   194a0:	add	sp, sp, #44	; 0x2c
   194a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   194a8:	ldr	r1, [r3, #4]
   194ac:	ldrb	r0, [r3]
   194b0:	bl	191b0 <pclose@plt+0xfc94>
   194b4:	ldr	r3, [r5, #52]	; 0x34
   194b8:	mov	r2, #0
   194bc:	ldr	r6, [r3, #16]
   194c0:	mov	r1, r0
   194c4:	add	r0, sp, #4
   194c8:	bl	19338 <pclose@plt+0xfe1c>
   194cc:	str	r0, [r6]
   194d0:	b	19488 <pclose@plt+0xff6c>
   194d4:	mov	r8, r3
   194d8:	movw	r9, #12760	; 0x31d8
   194dc:	movt	r9, #3
   194e0:	mov	r6, r8
   194e4:	str	r3, [sp, #12]
   194e8:	mov	r3, r1
   194ec:	ldrb	r2, [r1]
   194f0:	movw	r1, #536	; 0x218
   194f4:	movt	r1, #3
   194f8:	str	r1, [sp]
   194fc:	cmp	r2, #0
   19500:	beq	19490 <pclose@plt+0xff74>
   19504:	add	sl, r3, #1
   19508:	str	sl, [sp, #4]
   1950c:	ldrb	r7, [r3]
   19510:	cmp	r7, #43	; 0x2b
   19514:	beq	197c8 <pclose@plt+0x102ac>
   19518:	bls	19750 <pclose@plt+0x10234>
   1951c:	cmp	r7, #57	; 0x39
   19520:	bhi	19774 <pclose@plt+0x10258>
   19524:	cmp	r7, #48	; 0x30
   19528:	bcs	19570 <pclose@plt+0x10054>
   1952c:	cmp	r7, #45	; 0x2d
   19530:	bne	19578 <pclose@plt+0x1005c>
   19534:	ldrb	r2, [r3, #1]
   19538:	cmp	r2, #45	; 0x2d
   1953c:	beq	19834 <pclose@plt+0x10318>
   19540:	cmp	r2, #43	; 0x2b
   19544:	movne	r3, sl
   19548:	movne	r8, #0
   1954c:	bne	194fc <pclose@plt+0xffe0>
   19550:	add	r1, r3, #2
   19554:	str	r1, [sp, #4]
   19558:	ldrb	r2, [r3, #2]
   1955c:	mov	r8, #1
   19560:	mov	r3, r1
   19564:	cmp	r2, #0
   19568:	bne	19504 <pclose@plt+0xffe8>
   1956c:	b	19490 <pclose@plt+0xff74>
   19570:	mov	r7, #122	; 0x7a
   19574:	str	r3, [sp, #4]
   19578:	ldr	r3, [sp, #12]
   1957c:	str	r6, [sp, #20]
   19580:	cmp	r3, #0
   19584:	movne	sl, r3
   19588:	beq	1979c <pclose@plt+0x10280>
   1958c:	ldrb	r7, [sl]
   19590:	mov	r1, #0
   19594:	add	r2, sp, #20
   19598:	add	r0, sp, #12
   1959c:	sub	r7, r7, #97	; 0x61
   195a0:	cmp	r7, #25
   195a4:	movhi	r7, #0
   195a8:	movls	r7, #1
   195ac:	bl	19e58 <pclose@plt+0x1093c>
   195b0:	ldr	r2, [sp, #12]
   195b4:	str	r6, [sp, #12]
   195b8:	str	r2, [sp, #4]
   195bc:	ldrb	r1, [r2]
   195c0:	tst	r1, #223	; 0xdf
   195c4:	mov	fp, r0
   195c8:	beq	195fc <pclose@plt+0x100e0>
   195cc:	cmp	r1, #61	; 0x3d
   195d0:	bne	1986c <pclose@plt+0x10350>
   195d4:	cmp	r0, #0
   195d8:	beq	195f4 <pclose@plt+0x100d8>
   195dc:	ldr	r1, [r0, #8]
   195e0:	and	r1, r1, #31
   195e4:	cmp	r1, #8
   195e8:	beq	195f4 <pclose@plt+0x100d8>
   195ec:	cmp	r1, #4
   195f0:	bne	198a0 <pclose@plt+0x10384>
   195f4:	add	r2, r2, #1
   195f8:	str	r2, [sp, #4]
   195fc:	cmp	fp, #0
   19600:	beq	1986c <pclose@plt+0x10350>
   19604:	ldr	r1, [fp, #8]
   19608:	str	r6, [sp, #16]
   1960c:	and	r1, r1, #31
   19610:	sub	r2, r1, #1
   19614:	cmp	r2, #7
   19618:	ldrls	pc, [pc, r2, lsl #2]
   1961c:	b	19748 <pclose@plt+0x1022c>
   19620:	andeq	r9, r1, r4, lsr #14
   19624:	strdeq	r9, [r1], -r8
   19628:	andeq	r9, r1, r8, asr #14
   1962c:	muleq	r1, r8, r6
   19630:	andeq	r9, r1, r8, asr #14
   19634:	andeq	r9, r1, r8, asr #14
   19638:	andeq	r9, r1, r8, asr #14
   1963c:	andeq	r9, r1, r0, asr #12
   19640:	ldr	r0, [sp, #4]
   19644:	ldrb	r2, [r0]
   19648:	cmp	r2, #0
   1964c:	beq	19898 <pclose@plt+0x1037c>
   19650:	cmp	r2, #32
   19654:	addeq	r2, r0, #1
   19658:	bne	19674 <pclose@plt+0x10158>
   1965c:	str	r2, [sp, #4]
   19660:	mov	r0, r2
   19664:	ldrb	r1, [r2]
   19668:	add	r2, r2, #1
   1966c:	cmp	r1, #32
   19670:	beq	1965c <pclose@plt+0x10140>
   19674:	mov	r2, sl
   19678:	add	r1, sp, #16
   1967c:	ldr	r3, [fp, #28]
   19680:	bl	190a4 <pclose@plt+0xfb88>
   19684:	cmp	r0, #0
   19688:	str	r0, [sp, #4]
   1968c:	beq	19490 <pclose@plt+0xff74>
   19690:	ldr	r1, [sp, #16]
   19694:	b	196c4 <pclose@plt+0x101a8>
   19698:	ldr	r2, [sp, #4]
   1969c:	ldrb	r2, [r2]
   196a0:	cmp	r2, #0
   196a4:	beq	19898 <pclose@plt+0x1037c>
   196a8:	mov	r1, sl
   196ac:	add	r0, sp, #4
   196b0:	mov	r2, #0
   196b4:	ldr	r7, [fp, #16]
   196b8:	bl	19338 <pclose@plt+0xfe1c>
   196bc:	ldr	r1, [sp, #16]
   196c0:	str	r0, [r7]
   196c4:	ldr	r3, [fp, #20]
   196c8:	cmp	r3, #0
   196cc:	beq	196dc <pclose@plt+0x101c0>
   196d0:	mov	r0, #0
   196d4:	blx	r3
   196d8:	ldr	r1, [sp, #16]
   196dc:	cmp	r1, #0
   196e0:	beq	196ec <pclose@plt+0x101d0>
   196e4:	mov	r0, r1
   196e8:	bl	921c <free@plt>
   196ec:	ldr	r3, [sp, #4]
   196f0:	ldrb	r2, [r3]
   196f4:	b	194fc <pclose@plt+0xffe0>
   196f8:	cmp	r8, #0
   196fc:	bne	19820 <pclose@plt+0x10304>
   19700:	cmp	r7, #0
   19704:	ldr	r2, [fp, #16]
   19708:	ldr	r3, [fp, #12]
   1970c:	beq	19860 <pclose@plt+0x10344>
   19710:	subs	r1, r3, #1
   19714:	movne	r1, #1
   19718:	str	r1, [r2]
   1971c:	mov	r1, #0
   19720:	b	196c4 <pclose@plt+0x101a8>
   19724:	cmp	r8, #0
   19728:	bne	19820 <pclose@plt+0x10304>
   1972c:	ldr	r2, [fp, #12]
   19730:	mov	r1, r8
   19734:	ldr	r3, [fp, #16]
   19738:	rsbs	r2, r2, #1
   1973c:	movcc	r2, #0
   19740:	str	r2, [r3]
   19744:	b	196c4 <pclose@plt+0x101a8>
   19748:	mov	r1, #0
   1974c:	b	196c4 <pclose@plt+0x101a8>
   19750:	cmp	r7, #32
   19754:	beq	19768 <pclose@plt+0x1024c>
   19758:	cmp	r7, #36	; 0x24
   1975c:	beq	19768 <pclose@plt+0x1024c>
   19760:	cmp	r7, #9
   19764:	bne	19578 <pclose@plt+0x1005c>
   19768:	ldrb	r2, [r3, #1]
   1976c:	mov	r3, sl
   19770:	b	194fc <pclose@plt+0xffe0>
   19774:	cmp	r7, #110	; 0x6e
   19778:	bne	19578 <pclose@plt+0x1005c>
   1977c:	ldr	r3, [r9]
   19780:	str	r6, [sp, #20]
   19784:	cmp	r3, #0
   19788:	ldr	r3, [sp, #12]
   1978c:	movne	r7, #122	; 0x7a
   19790:	cmp	r3, #0
   19794:	movne	sl, r3
   19798:	bne	1958c <pclose@plt+0x10070>
   1979c:	mov	r0, r7
   197a0:	bl	1923c <pclose@plt+0xfd20>
   197a4:	sub	r2, r7, #97	; 0x61
   197a8:	cmp	r2, #25
   197ac:	mov	sl, r0
   197b0:	mov	r0, r7
   197b4:	movhi	r7, #0
   197b8:	movls	r7, #1
   197bc:	bl	19df8 <pclose@plt+0x108dc>
   197c0:	mov	fp, r0
   197c4:	b	195fc <pclose@plt+0x100e0>
   197c8:	mov	r0, r7
   197cc:	mov	r3, #1
   197d0:	str	r3, [r5, #56]	; 0x38
   197d4:	bl	1923c <pclose@plt+0xfd20>
   197d8:	add	r1, sp, #16
   197dc:	mov	r3, #0
   197e0:	mov	r2, r0
   197e4:	mov	r0, sl
   197e8:	bl	190a4 <pclose@plt+0xfb88>
   197ec:	cmp	r0, #0
   197f0:	str	r0, [sp, #4]
   197f4:	beq	19490 <pclose@plt+0xff74>
   197f8:	ldr	r0, [sp, #16]
   197fc:	ldrb	r3, [r0]
   19800:	cmp	r3, #43	; 0x2b
   19804:	beq	1984c <pclose@plt+0x10330>
   19808:	bl	f768 <pclose@plt+0x624c>
   1980c:	ldr	r0, [sp, #16]
   19810:	bl	921c <free@plt>
   19814:	ldr	r3, [sp, #4]
   19818:	ldrb	r2, [r3]
   1981c:	b	194fc <pclose@plt+0xffe0>
   19820:	ldr	r2, [fp, #12]
   19824:	mov	r1, #0
   19828:	ldr	r3, [fp, #16]
   1982c:	str	r2, [r3]
   19830:	b	196c4 <pclose@plt+0x101a8>
   19834:	add	r3, r3, #2
   19838:	str	r6, [sp, #20]
   1983c:	str	r3, [sp, #4]
   19840:	str	r3, [sp, #12]
   19844:	mov	sl, r3
   19848:	b	1958c <pclose@plt+0x10070>
   1984c:	add	r0, r0, #1
   19850:	bl	9c64 <pclose@plt+0x748>
   19854:	ldr	r1, [sp]
   19858:	str	r0, [r1]
   1985c:	b	1980c <pclose@plt+0x102f0>
   19860:	cmp	r3, #2
   19864:	moveq	r1, #0
   19868:	b	19718 <pclose@plt+0x101fc>
   1986c:	ldr	r2, [sp, #20]
   19870:	str	sl, [sp, #24]
   19874:	cmp	r2, #1
   19878:	addeq	r1, sp, #24
   1987c:	addne	r1, sp, #24
   19880:	movweq	r0, #15184	; 0x3b50
   19884:	movwne	r0, #15244	; 0x3b8c
   19888:	movteq	r0, #2
   1988c:	movtne	r0, #2
   19890:	bl	1a804 <error@@Base>
   19894:	b	19490 <pclose@plt+0xff74>
   19898:	str	fp, [r5, #52]	; 0x34
   1989c:	b	19490 <pclose@plt+0xff74>
   198a0:	add	r1, sp, #40	; 0x28
   198a4:	movw	r0, #15140	; 0x3b24
   198a8:	movt	r0, #2
   198ac:	str	sl, [r1, #-16]!
   198b0:	bl	1a804 <error@@Base>
   198b4:	b	19490 <pclose@plt+0xff74>
   198b8:	bl	9294 <__stack_chk_fail@plt>
   198bc:	push	{r4, r5, r6, r7, lr}
   198c0:	movw	r6, #496	; 0x1f0
   198c4:	movt	r6, #3
   198c8:	mov	r7, r3
   198cc:	sub	sp, sp, #36	; 0x24
   198d0:	subs	r5, r0, #0
   198d4:	ldr	r3, [r6]
   198d8:	bic	r4, r7, #64	; 0x40
   198dc:	str	r2, [sp, #4]
   198e0:	str	r3, [sp, #28]
   198e4:	beq	19b6c <pclose@plt+0x10650>
   198e8:	cmp	r4, #1
   198ec:	ldr	r3, [r5, #8]
   198f0:	beq	19a40 <pclose@plt+0x10524>
   198f4:	cmp	r4, #0
   198f8:	bne	19904 <pclose@plt+0x103e8>
   198fc:	tst	r3, #256	; 0x100
   19900:	bne	19a6c <pclose@plt+0x10550>
   19904:	and	r2, r3, #31
   19908:	cmp	r2, #4
   1990c:	beq	199c8 <pclose@plt+0x104ac>
   19910:	cmp	r2, #8
   19914:	beq	199c8 <pclose@plt+0x104ac>
   19918:	cmp	r4, #0
   1991c:	bne	199e0 <pclose@plt+0x104c4>
   19920:	ldr	r3, [r5, #20]
   19924:	cmp	r3, #0
   19928:	moveq	r4, r3
   1992c:	beq	19954 <pclose@plt+0x10438>
   19930:	mov	r4, #0
   19934:	mov	r0, #1
   19938:	ldr	r1, [sp, #4]
   1993c:	blx	r3
   19940:	cmp	r4, #0
   19944:	beq	19954 <pclose@plt+0x10438>
   19948:	ldr	r3, [r5, #8]
   1994c:	tst	r3, #128	; 0x80
   19950:	bne	19b64 <pclose@plt+0x10648>
   19954:	ands	r1, r7, #64	; 0x40
   19958:	bne	19990 <pclose@plt+0x10474>
   1995c:	ldr	r3, [r5, #8]
   19960:	ands	r3, r3, #31
   19964:	beq	19990 <pclose@plt+0x10474>
   19968:	cmp	r3, #2
   1996c:	ble	19a90 <pclose@plt+0x10574>
   19970:	cmp	r3, #4
   19974:	bne	19990 <pclose@plt+0x10474>
   19978:	ldr	r3, [r5, #16]
   1997c:	add	r1, sp, #32
   19980:	ldr	r0, [r5, #28]
   19984:	ldr	r3, [r3]
   19988:	str	r3, [r1, #-16]!
   1998c:	bl	1a804 <error@@Base>
   19990:	cmp	r4, #0
   19994:	beq	199b0 <pclose@plt+0x10494>
   19998:	ldr	r3, [r5, #8]
   1999c:	tst	r3, #32
   199a0:	movwne	r3, #16492	; 0x406c
   199a4:	movtne	r3, #3
   199a8:	movne	r2, #1
   199ac:	strne	r2, [r3]
   199b0:	ldr	r2, [sp, #28]
   199b4:	ldr	r3, [r6]
   199b8:	cmp	r2, r3
   199bc:	bne	19bf8 <pclose@plt+0x106dc>
   199c0:	add	sp, sp, #36	; 0x24
   199c4:	pop	{r4, r5, r6, r7, pc}
   199c8:	cmp	r4, #1
   199cc:	bne	19918 <pclose@plt+0x103fc>
   199d0:	ldr	r0, [sp, #4]
   199d4:	ldrb	r0, [r0]
   199d8:	cmp	r0, #0
   199dc:	beq	19920 <pclose@plt+0x10404>
   199e0:	tst	r3, #128	; 0x80
   199e4:	bne	19b48 <pclose@plt+0x1062c>
   199e8:	sub	r3, r2, #1
   199ec:	cmp	r3, #7
   199f0:	ldrls	pc, [pc, r3, lsl #2]
   199f4:	b	19a24 <pclose@plt+0x10508>
   199f8:	andeq	r9, r1, r8, lsl fp
   199fc:	andeq	r9, r1, r4, ror #21
   19a00:	andeq	r9, r1, r4, lsr #20
   19a04:	andeq	r9, r1, r8, lsr #21
   19a08:	andeq	r9, r1, r4, lsr #20
   19a0c:	andeq	r9, r1, r4, lsr #20
   19a10:	andeq	r9, r1, r4, lsr #20
   19a14:	andeq	r9, r1, r8, lsl sl
   19a18:	sub	r3, r4, #2
   19a1c:	cmp	r3, #1
   19a20:	bls	19b9c <pclose@plt+0x10680>
   19a24:	ldr	r3, [r5, #20]
   19a28:	cmp	r3, #0
   19a2c:	beq	19940 <pclose@plt+0x10424>
   19a30:	cmp	r4, #0
   19a34:	beq	19930 <pclose@plt+0x10414>
   19a38:	mov	r0, #2
   19a3c:	b	19938 <pclose@plt+0x1041c>
   19a40:	tst	r3, #64	; 0x40
   19a44:	beq	19904 <pclose@plt+0x103e8>
   19a48:	ldr	r1, [r5, #4]
   19a4c:	ldrb	r0, [r5]
   19a50:	bl	191b0 <pclose@plt+0xfc94>
   19a54:	add	r1, sp, #32
   19a58:	str	r0, [r1, #-16]!
   19a5c:	movw	r0, #15308	; 0x3bcc
   19a60:	movt	r0, #2
   19a64:	bl	1a804 <error@@Base>
   19a68:	b	199b0 <pclose@plt+0x10494>
   19a6c:	ldr	r1, [r5, #4]
   19a70:	ldrb	r0, [r5]
   19a74:	bl	191b0 <pclose@plt+0xfc94>
   19a78:	add	r1, sp, #32
   19a7c:	str	r0, [r1, #-16]!
   19a80:	movw	r0, #15336	; 0x3be8
   19a84:	movt	r0, #2
   19a88:	bl	1a804 <error@@Base>
   19a8c:	b	199b0 <pclose@plt+0x10494>
   19a90:	ldr	r3, [r5, #16]
   19a94:	ldr	r3, [r3]
   19a98:	add	r3, r3, #6
   19a9c:	ldr	r0, [r5, r3, lsl #2]
   19aa0:	bl	1a804 <error@@Base>
   19aa4:	b	19990 <pclose@plt+0x10474>
   19aa8:	cmp	r4, #2
   19aac:	beq	19b80 <pclose@plt+0x10664>
   19ab0:	cmp	r4, #3
   19ab4:	beq	19be4 <pclose@plt+0x106c8>
   19ab8:	cmp	r4, #1
   19abc:	bne	19a24 <pclose@plt+0x10508>
   19ac0:	add	r0, sp, #4
   19ac4:	mov	r1, #0
   19ac8:	add	r2, sp, #12
   19acc:	bl	19338 <pclose@plt+0xfe1c>
   19ad0:	ldr	r3, [sp, #12]
   19ad4:	cmp	r3, #0
   19ad8:	ldreq	r3, [r5, #16]
   19adc:	streq	r0, [r3]
   19ae0:	b	19b8c <pclose@plt+0x10670>
   19ae4:	cmp	r4, #2
   19ae8:	beq	19b80 <pclose@plt+0x10664>
   19aec:	cmp	r4, #3
   19af0:	beq	19bc8 <pclose@plt+0x106ac>
   19af4:	cmp	r4, #1
   19af8:	bne	19a24 <pclose@plt+0x10508>
   19afc:	ldr	r3, [r5, #16]
   19b00:	cmp	r1, #0
   19b04:	ldr	r1, [r3]
   19b08:	beq	19bd8 <pclose@plt+0x106bc>
   19b0c:	subs	r2, r1, #1
   19b10:	movne	r2, #1
   19b14:	b	19b88 <pclose@plt+0x1066c>
   19b18:	cmp	r4, #2
   19b1c:	beq	19b80 <pclose@plt+0x10664>
   19b20:	cmp	r4, #3
   19b24:	beq	19bb0 <pclose@plt+0x10694>
   19b28:	cmp	r4, #1
   19b2c:	bne	19a24 <pclose@plt+0x10508>
   19b30:	ldr	r3, [r5, #16]
   19b34:	ldr	r2, [r3]
   19b38:	rsbs	r2, r2, #1
   19b3c:	movcc	r2, #0
   19b40:	str	r2, [r3]
   19b44:	b	19b8c <pclose@plt+0x10670>
   19b48:	mov	r0, #0
   19b4c:	str	r1, [sp]
   19b50:	bl	1c354 <error@@Base+0x1b50>
   19b54:	ldr	r2, [r5, #8]
   19b58:	ldr	r1, [sp]
   19b5c:	and	r2, r2, #31
   19b60:	b	199e8 <pclose@plt+0x104cc>
   19b64:	bl	1d204 <error@@Base+0x2a00>
   19b68:	b	19954 <pclose@plt+0x10438>
   19b6c:	mov	r1, r5
   19b70:	movw	r0, #15292	; 0x3bbc
   19b74:	movt	r0, #2
   19b78:	bl	1a804 <error@@Base>
   19b7c:	b	199b0 <pclose@plt+0x10494>
   19b80:	ldr	r2, [r5, #12]
   19b84:	ldr	r3, [r5, #16]
   19b88:	str	r2, [r3]
   19b8c:	ldr	r3, [r5, #20]
   19b90:	cmp	r3, #0
   19b94:	bne	19a38 <pclose@plt+0x1051c>
   19b98:	b	19948 <pclose@plt+0x1042c>
   19b9c:	movw	r0, #15364	; 0x3c04
   19ba0:	mov	r1, #0
   19ba4:	movt	r0, #2
   19ba8:	bl	1a804 <error@@Base>
   19bac:	b	199b0 <pclose@plt+0x10494>
   19bb0:	ldr	r2, [r5, #12]
   19bb4:	ldr	r3, [r5, #16]
   19bb8:	rsbs	r2, r2, #1
   19bbc:	movcc	r2, #0
   19bc0:	str	r2, [r3]
   19bc4:	b	19b8c <pclose@plt+0x10670>
   19bc8:	cmp	r1, #0
   19bcc:	ldr	r3, [r5, #16]
   19bd0:	ldr	r1, [r5, #12]
   19bd4:	bne	19b0c <pclose@plt+0x105f0>
   19bd8:	cmp	r1, #2
   19bdc:	moveq	r2, #0
   19be0:	b	19b88 <pclose@plt+0x1066c>
   19be4:	movw	r0, #15408	; 0x3c30
   19be8:	mov	r1, #0
   19bec:	movt	r0, #2
   19bf0:	bl	1a804 <error@@Base>
   19bf4:	b	199b0 <pclose@plt+0x10494>
   19bf8:	bl	9294 <__stack_chk_fail@plt>
   19bfc:	push	{r4, r5, r6, r7, r8, r9, lr}
   19c00:	movw	r7, #496	; 0x1f0
   19c04:	movt	r7, #3
   19c08:	sub	sp, sp, #20
   19c0c:	mov	r8, r0
   19c10:	ldr	r0, [r0]
   19c14:	ldr	r3, [r7]
   19c18:	mov	r4, r1
   19c1c:	mov	r9, r2
   19c20:	str	r3, [sp, #12]
   19c24:	bl	9b0c <pclose@plt+0x5f0>
   19c28:	ldrb	r5, [r0]
   19c2c:	sub	ip, r5, #48	; 0x30
   19c30:	uxtb	r3, ip
   19c34:	cmp	r3, #9
   19c38:	bls	19c90 <pclose@plt+0x10774>
   19c3c:	cmp	r9, #0
   19c40:	movne	r3, #1
   19c44:	mvnne	r0, #0
   19c48:	strne	r3, [r9]
   19c4c:	bne	19c78 <pclose@plt+0x1075c>
   19c50:	cmp	r4, #0
   19c54:	mvneq	r0, #0
   19c58:	beq	19c78 <pclose@plt+0x1075c>
   19c5c:	add	r1, sp, #16
   19c60:	movw	r0, #15112	; 0x3b08
   19c64:	movt	r0, #2
   19c68:	str	r4, [r1, #-16]!
   19c6c:	mov	r1, sp
   19c70:	bl	1a804 <error@@Base>
   19c74:	mvn	r0, #0
   19c78:	ldr	r2, [sp, #12]
   19c7c:	ldr	r3, [r7]
   19c80:	cmp	r2, r3
   19c84:	bne	19d30 <pclose@plt+0x10814>
   19c88:	add	sp, sp, #20
   19c8c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19c90:	mov	r1, #0
   19c94:	add	r4, r0, #1
   19c98:	mov	r3, r1
   19c9c:	b	19ca4 <pclose@plt+0x10788>
   19ca0:	mov	r1, r6
   19ca4:	add	r3, r3, r3, lsl #2
   19ca8:	mov	r2, r4
   19cac:	ldrb	r5, [r4], #1
   19cb0:	add	r6, r1, #1
   19cb4:	add	r3, ip, r3, lsl #1
   19cb8:	sub	ip, r5, #48	; 0x30
   19cbc:	uxtb	r5, ip
   19cc0:	cmp	r5, #9
   19cc4:	bls	19ca0 <pclose@plt+0x10784>
   19cc8:	cmp	r6, #6
   19ccc:	movwgt	r4, #26215	; 0x6667
   19cd0:	movtgt	r4, #26214	; 0x6666
   19cd4:	ble	19d0c <pclose@plt+0x107f0>
   19cd8:	smull	ip, r0, r4, r3
   19cdc:	sub	r1, r1, #1
   19ce0:	add	ip, r1, #1
   19ce4:	asr	r3, r3, #31
   19ce8:	cmp	ip, #6
   19cec:	rsb	r3, r3, r0, asr #2
   19cf0:	bgt	19cd8 <pclose@plt+0x107bc>
   19cf4:	cmp	r9, #0
   19cf8:	mov	r0, r3
   19cfc:	str	r2, [r8]
   19d00:	movne	r3, #0
   19d04:	strne	r3, [r9]
   19d08:	b	19c78 <pclose@plt+0x1075c>
   19d0c:	add	r1, r1, #2
   19d10:	beq	19cf4 <pclose@plt+0x107d8>
   19d14:	add	r1, r1, #1
   19d18:	add	r3, r3, r3, lsl #2
   19d1c:	sub	r0, r1, #1
   19d20:	cmp	r0, #5
   19d24:	lsl	r3, r3, #1
   19d28:	ble	19d14 <pclose@plt+0x107f8>
   19d2c:	b	19cf4 <pclose@plt+0x107d8>
   19d30:	bl	9294 <__stack_chk_fail@plt>
   19d34:	movw	r3, #12760	; 0x31d8
   19d38:	movt	r3, #3
   19d3c:	ldr	r3, [r3]
   19d40:	cmp	r3, #0
   19d44:	movw	r3, #16568	; 0x40b8
   19d48:	movt	r3, #3
   19d4c:	ldr	r0, [r3]
   19d50:	beq	19d64 <pclose@plt+0x10848>
   19d54:	cmp	r0, #0
   19d58:	moveq	r0, #2
   19d5c:	movne	r0, #1
   19d60:	bx	lr
   19d64:	bx	lr
   19d68:	push	{r4, lr}
   19d6c:	movw	r0, #15444	; 0x3c54
   19d70:	movt	r0, #2
   19d74:	bl	117b4 <pclose@plt+0x8298>
   19d78:	cmp	r0, #0
   19d7c:	beq	19d98 <pclose@plt+0x1087c>
   19d80:	ldrb	r3, [r0]
   19d84:	cmp	r3, #0
   19d88:	movwne	r3, #12760	; 0x31d8
   19d8c:	movtne	r3, #3
   19d90:	movne	r2, #1
   19d94:	strne	r2, [r3]
   19d98:	movw	r4, #63952	; 0xf9d0
   19d9c:	movt	r4, #2
   19da0:	ldrb	r3, [r4]
   19da4:	cmp	r3, #0
   19da8:	bne	19dbc <pclose@plt+0x108a0>
   19dac:	pop	{r4, pc}
   19db0:	ldrb	r3, [r4, #36]!	; 0x24
   19db4:	cmp	r3, #0
   19db8:	beq	19df4 <pclose@plt+0x108d8>
   19dbc:	ldr	r3, [r4, #16]
   19dc0:	cmp	r3, #0
   19dc4:	ldrne	r2, [r4, #12]
   19dc8:	strne	r2, [r3]
   19dcc:	ldr	r3, [r4, #8]
   19dd0:	tst	r3, #512	; 0x200
   19dd4:	beq	19db0 <pclose@plt+0x10894>
   19dd8:	mov	r0, #0
   19ddc:	ldr	r3, [r4, #20]
   19de0:	mov	r1, r0
   19de4:	blx	r3
   19de8:	ldrb	r3, [r4, #36]!	; 0x24
   19dec:	cmp	r3, #0
   19df0:	bne	19dbc <pclose@plt+0x108a0>
   19df4:	pop	{r4, pc}
   19df8:	movw	r2, #63952	; 0xf9d0
   19dfc:	movt	r2, #2
   19e00:	ldrb	r3, [r2]
   19e04:	cmp	r3, #0
   19e08:	bne	19e38 <pclose@plt+0x1091c>
   19e0c:	b	19e50 <pclose@plt+0x10934>
   19e10:	ldr	r1, [r2, #8]
   19e14:	sub	r3, r3, #32
   19e18:	tst	r1, #2
   19e1c:	beq	19e28 <pclose@plt+0x1090c>
   19e20:	cmp	r3, r0
   19e24:	beq	19e40 <pclose@plt+0x10924>
   19e28:	ldrb	r1, [r2, #36]!	; 0x24
   19e2c:	cmp	r1, #0
   19e30:	mov	r3, r1
   19e34:	beq	19e48 <pclose@plt+0x1092c>
   19e38:	cmp	r3, r0
   19e3c:	bne	19e10 <pclose@plt+0x108f4>
   19e40:	mov	r0, r2
   19e44:	bx	lr
   19e48:	mov	r0, r1
   19e4c:	bx	lr
   19e50:	mov	r0, r3
   19e54:	bx	lr
   19e58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e5c:	movw	r5, #63952	; 0xf9d0
   19e60:	movt	r5, #2
   19e64:	sub	sp, sp, #28
   19e68:	ldr	r4, [r0]
   19e6c:	ldrb	r9, [r5]
   19e70:	str	r0, [sp, #12]
   19e74:	cmp	r9, #0
   19e78:	str	r1, [sp, #16]
   19e7c:	str	r2, [sp, #20]
   19e80:	beq	19fc4 <pclose@plt+0x10aa8>
   19e84:	mov	r7, #0
   19e88:	str	r7, [sp, #8]
   19e8c:	mov	r8, r7
   19e90:	mov	r6, r7
   19e94:	str	r7, [sp, #4]
   19e98:	ldr	sl, [r5, #4]
   19e9c:	cmp	sl, #0
   19ea0:	beq	19f48 <pclose@plt+0x10a2c>
   19ea4:	mov	r9, #0
   19ea8:	mov	r0, r4
   19eac:	ldr	r1, [sl]
   19eb0:	mov	r2, r9
   19eb4:	bl	9b38 <pclose@plt+0x61c>
   19eb8:	subs	fp, r0, #0
   19ebc:	ble	19f30 <pclose@plt+0x10a14>
   19ec0:	ldrb	r3, [r4, fp]
   19ec4:	bic	r2, r3, #32
   19ec8:	sub	r2, r2, #65	; 0x41
   19ecc:	cmp	r2, #25
   19ed0:	bls	19f30 <pclose@plt+0x10a14>
   19ed4:	cmp	r3, #45	; 0x2d
   19ed8:	beq	19f30 <pclose@plt+0x10a14>
   19edc:	eor	r3, r7, #1
   19ee0:	cmp	r6, fp
   19ee4:	movne	r3, #0
   19ee8:	andeq	r3, r3, #1
   19eec:	cmp	r3, #0
   19ef0:	movne	r7, #0
   19ef4:	movne	r8, #1
   19ef8:	bne	19f24 <pclose@plt+0x10a08>
   19efc:	cmp	fp, r6
   19f00:	ble	19f24 <pclose@plt+0x10a08>
   19f04:	ldr	r0, [sl]
   19f08:	mov	r8, r3
   19f0c:	bl	93c0 <strlen@plt>
   19f10:	mov	r6, fp
   19f14:	stmib	sp, {r5, sl}
   19f18:	subs	r3, fp, r0
   19f1c:	rsbs	r7, r3, #0
   19f20:	adcs	r7, r7, r3
   19f24:	ldr	r3, [r5, #8]
   19f28:	tst	r3, #2
   19f2c:	beq	19f3c <pclose@plt+0x10a20>
   19f30:	add	r9, r9, #1
   19f34:	cmp	r9, #2
   19f38:	bne	19ea8 <pclose@plt+0x1098c>
   19f3c:	ldr	sl, [sl, #4]
   19f40:	cmp	sl, #0
   19f44:	bne	19ea4 <pclose@plt+0x10988>
   19f48:	ldrb	r3, [r5, #36]!	; 0x24
   19f4c:	cmp	r3, #0
   19f50:	bne	19e98 <pclose@plt+0x1097c>
   19f54:	cmp	r8, #0
   19f58:	beq	19f7c <pclose@plt+0x10a60>
   19f5c:	ldr	r2, [sp, #20]
   19f60:	cmp	r2, #0
   19f64:	beq	19fb8 <pclose@plt+0x10a9c>
   19f68:	mov	r0, r3
   19f6c:	mov	r3, #1
   19f70:	str	r3, [r2]
   19f74:	add	sp, sp, #28
   19f78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19f7c:	ldr	r3, [sp, #16]
   19f80:	add	r4, r4, r6
   19f84:	cmp	r3, #0
   19f88:	ldr	r3, [sp, #12]
   19f8c:	str	r4, [r3]
   19f90:	beq	19fac <pclose@plt+0x10a90>
   19f94:	ldr	r3, [sp, #8]
   19f98:	cmp	r3, #0
   19f9c:	ldrne	sl, [r3]
   19fa0:	ldreq	sl, [sp, #8]
   19fa4:	ldr	r3, [sp, #16]
   19fa8:	str	sl, [r3]
   19fac:	ldr	r0, [sp, #4]
   19fb0:	add	sp, sp, #28
   19fb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19fb8:	ldr	r0, [sp, #20]
   19fbc:	add	sp, sp, #28
   19fc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19fc4:	ldr	r3, [sp, #16]
   19fc8:	cmp	r3, #0
   19fcc:	ldr	r3, [sp, #12]
   19fd0:	strne	r9, [sp, #4]
   19fd4:	movne	sl, r9
   19fd8:	str	r4, [r3]
   19fdc:	bne	19fa4 <pclose@plt+0x10a88>
   19fe0:	ldr	r0, [sp, #16]
   19fe4:	b	19f74 <pclose@plt+0x10a58>
   19fe8:	movw	r3, #496	; 0x1f0
   19fec:	movt	r3, #3
   19ff0:	push	{r4, lr}
   19ff4:	sub	sp, sp, #160	; 0xa0
   19ff8:	ldr	r3, [r3]
   19ffc:	movw	ip, #12768	; 0x31e0
   1a000:	str	r0, [sp, #12]
   1a004:	str	ip, [sp, #4]
   1a008:	movw	ip, #16648	; 0x4108
   1a00c:	str	r1, [sp, #16]
   1a010:	str	ip, [sp]
   1a014:	movw	ip, #12768	; 0x31e0
   1a018:	str	r2, [sp, #20]
   1a01c:	movt	ip, #3
   1a020:	str	r3, [sp, #156]	; 0x9c
   1a024:	str	ip, [sp, #4]
   1a028:	movw	ip, #16648	; 0x4108
   1a02c:	movt	ip, #3
   1a030:	str	ip, [sp]
   1a034:	movw	ip, #16468	; 0x4054
   1a038:	movt	ip, #3
   1a03c:	str	ip, [sp, #8]
   1a040:	ldr	r0, [sp, #4]
   1a044:	bl	9210 <_setjmp@plt>
   1a048:	cmp	r0, #0
   1a04c:	bne	1a110 <pclose@plt+0x10bf4>
   1a050:	bl	1a2d0 <pclose@plt+0x10db4>
   1a054:	ldr	r3, [sp]
   1a058:	add	r0, sp, #12
   1a05c:	mov	ip, #1
   1a060:	ldm	r0, {r0, r1, r2}
   1a064:	str	ip, [r3]
   1a068:	bl	91ec <read@plt>
   1a06c:	ldr	r2, [sp, #8]
   1a070:	ldr	r3, [r2]
   1a074:	cmp	r3, #0
   1a078:	mov	r4, r0
   1a07c:	bne	1a0dc <pclose@plt+0x10bc0>
   1a080:	cmp	r0, #0
   1a084:	bne	1a0d4 <pclose@plt+0x10bb8>
   1a088:	ldr	ip, [sp, #4]
   1a08c:	ldr	r3, [ip, #392]	; 0x188
   1a090:	add	r3, r3, #1
   1a094:	str	r3, [ip, #392]	; 0x188
   1a098:	cmp	r3, #20
   1a09c:	ble	1a0dc <pclose@plt+0x10bc0>
   1a0a0:	mov	r0, #1
   1a0a4:	bl	9bc8 <pclose@plt+0x6ac>
   1a0a8:	ldr	r3, [sp]
   1a0ac:	str	r4, [r3]
   1a0b0:	mov	r0, r4
   1a0b4:	movw	r3, #496	; 0x1f0
   1a0b8:	movt	r3, #3
   1a0bc:	ldr	r2, [sp, #156]	; 0x9c
   1a0c0:	ldr	r3, [r3]
   1a0c4:	cmp	r2, r3
   1a0c8:	bne	1a140 <pclose@plt+0x10c24>
   1a0cc:	add	sp, sp, #160	; 0xa0
   1a0d0:	pop	{r4, pc}
   1a0d4:	ldr	r2, [sp, #4]
   1a0d8:	str	r3, [r2, #392]	; 0x188
   1a0dc:	ldr	ip, [sp]
   1a0e0:	cmp	r4, #0
   1a0e4:	mov	r2, #0
   1a0e8:	str	r2, [ip]
   1a0ec:	bge	1a0b0 <pclose@plt+0x10b94>
   1a0f0:	bl	93e4 <__errno_location@plt>
   1a0f4:	ldr	r3, [r0]
   1a0f8:	cmp	r3, #4
   1a0fc:	beq	1a040 <pclose@plt+0x10b24>
   1a100:	cmp	r3, #11
   1a104:	beq	1a040 <pclose@plt+0x10b24>
   1a108:	mvn	r0, #0
   1a10c:	b	1a0b4 <pclose@plt+0x10b98>
   1a110:	movw	r3, #16648	; 0x4108
   1a114:	movt	r3, #3
   1a118:	mov	r4, #0
   1a11c:	add	r0, sp, #28
   1a120:	str	r4, [r3]
   1a124:	bl	9474 <sigemptyset@plt>
   1a128:	add	r1, sp, #28
   1a12c:	mov	r2, r4
   1a130:	mov	r0, #2
   1a134:	bl	9204 <sigprocmask@plt>
   1a138:	mvn	r0, #1
   1a13c:	b	1a0b4 <pclose@plt+0x10b98>
   1a140:	bl	9294 <__stack_chk_fail@plt>
   1a144:	movw	r0, #12768	; 0x31e0
   1a148:	mov	r1, #1
   1a14c:	push	{r3, lr}
   1a150:	movt	r0, #3
   1a154:	bl	945c <__longjmp_chk@plt>
   1a158:	push	{r4, lr}
   1a15c:	movw	r4, #496	; 0x1f0
   1a160:	movt	r4, #3
   1a164:	sub	sp, sp, #8
   1a168:	ldr	r3, [r4]
   1a16c:	mov	r0, sp
   1a170:	str	r3, [sp, #4]
   1a174:	bl	9258 <time@plt>
   1a178:	ldr	r2, [sp, #4]
   1a17c:	ldr	r3, [r4]
   1a180:	ldr	r0, [sp]
   1a184:	cmp	r2, r3
   1a188:	bne	1a194 <pclose@plt+0x10c78>
   1a18c:	add	sp, sp, #8
   1a190:	pop	{r4, pc}
   1a194:	bl	9294 <__stack_chk_fail@plt>
   1a198:	push	{r4, r5, r6, r7, lr}
   1a19c:	sub	sp, sp, #20
   1a1a0:	mov	r5, r0
   1a1a4:	bl	93e4 <__errno_location@plt>
   1a1a8:	ldr	r0, [r0]
   1a1ac:	bl	936c <strerror@plt>
   1a1b0:	mov	r4, r0
   1a1b4:	mov	r0, r5
   1a1b8:	bl	93c0 <strlen@plt>
   1a1bc:	mov	r6, r0
   1a1c0:	mov	r0, r4
   1a1c4:	bl	93c0 <strlen@plt>
   1a1c8:	mov	r1, #1
   1a1cc:	add	r0, r6, r0
   1a1d0:	add	r6, r0, #3
   1a1d4:	mov	r0, r6
   1a1d8:	bl	9c40 <pclose@plt+0x724>
   1a1dc:	str	r5, [sp, #4]
   1a1e0:	mov	r1, r6
   1a1e4:	str	r4, [sp, #8]
   1a1e8:	mov	r2, #1
   1a1ec:	mvn	r3, #0
   1a1f0:	movw	ip, #18444	; 0x480c
   1a1f4:	movt	ip, #2
   1a1f8:	str	ip, [sp]
   1a1fc:	mov	r7, r0
   1a200:	bl	94f8 <__snprintf_chk@plt>
   1a204:	mov	r0, r7
   1a208:	add	sp, sp, #20
   1a20c:	pop	{r4, r5, r6, r7, pc}
   1a210:	push	{r3, r4, r5, lr}
   1a214:	vpush	{d8}
   1a218:	mov	r4, r2
   1a21c:	vldr	d8, [pc, #60]	; 1a260 <pclose@plt+0x10d44>
   1a220:	mov	r5, r3
   1a224:	bl	1eca4 <error@@Base+0x44a0>
   1a228:	vmov	d6, r0, r1
   1a22c:	mov	r0, r4
   1a230:	mov	r1, r5
   1a234:	vmul.f64	d8, d6, d8
   1a238:	bl	1eca4 <error@@Base+0x44a0>
   1a23c:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1a240:	vmov	d6, r0, r1
   1a244:	vdiv.f64	d8, d8, d6
   1a248:	vadd.f64	d6, d8, d7
   1a24c:	vmov	r0, r1, d6
   1a250:	bl	1ed5c <error@@Base+0x4558>
   1a254:	vpop	{d8}
   1a258:	pop	{r3, r4, r5, pc}
   1a25c:	nop	{0}
   1a260:	andeq	r0, r0, r0
   1a264:	subsmi	r0, r9, r0
   1a268:	movw	ip, #34079	; 0x851f
   1a26c:	movt	ip, #20971	; 0x51eb
   1a270:	push	{r3, r4, r5, lr}
   1a274:	movw	r4, #10000	; 0x2710
   1a278:	smull	r5, ip, ip, r3
   1a27c:	asr	r3, r3, #31
   1a280:	rsb	ip, r3, ip, asr #5
   1a284:	mlas	r4, r2, r4, ip
   1a288:	beq	1a2bc <pclose@plt+0x10da0>
   1a28c:	bl	1eca4 <error@@Base+0x44a0>
   1a290:	vmov	s8, r4
   1a294:	vldr	d5, [pc, #44]	; 1a2c8 <pclose@plt+0x10dac>
   1a298:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1a29c:	vcvt.f64.s32	d6, s8
   1a2a0:	vmov	d4, r0, r1
   1a2a4:	vmul.f64	d6, d4, d6
   1a2a8:	vdiv.f64	d6, d6, d5
   1a2ac:	vadd.f64	d5, d6, d7
   1a2b0:	vmov	r0, r1, d5
   1a2b4:	bl	1ed5c <error@@Base+0x4558>
   1a2b8:	pop	{r3, r4, r5, pc}
   1a2bc:	mov	r0, #0
   1a2c0:	mov	r1, #0
   1a2c4:	pop	{r3, r4, r5, pc}
   1a2c8:	andeq	r0, r0, r0
   1a2cc:	smlawbmi	lr, r0, r4, r8
   1a2d0:	push	{r4, r5, r6, lr}
   1a2d4:	movw	r5, #360	; 0x168
   1a2d8:	movt	r5, #3
   1a2dc:	movw	r4, #13168	; 0x3370
   1a2e0:	movt	r4, #3
   1a2e4:	ldr	r2, [r5]
   1a2e8:	subs	r6, r2, r4
   1a2ec:	popeq	{r4, r5, r6, pc}
   1a2f0:	movw	r3, #516	; 0x204
   1a2f4:	movt	r3, #3
   1a2f8:	mov	r2, r6
   1a2fc:	mov	r1, r4
   1a300:	ldr	r0, [r3]
   1a304:	cmp	r0, #0
   1a308:	moveq	r0, #2
   1a30c:	movne	r0, #1
   1a310:	bl	942c <write@plt>
   1a314:	str	r4, [r5]
   1a318:	cmp	r6, r0
   1a31c:	movwne	r3, #16492	; 0x406c
   1a320:	movtne	r3, #3
   1a324:	movne	r2, #1
   1a328:	strne	r2, [r3]
   1a32c:	pop	{r4, r5, r6, pc}
   1a330:	push	{r3, r4, r5, lr}
   1a334:	movw	r3, #16656	; 0x4110
   1a338:	movt	r3, #3
   1a33c:	mov	r5, r0
   1a340:	ldr	r2, [r3]
   1a344:	cmp	r2, #0
   1a348:	bne	1a390 <pclose@plt+0x10e74>
   1a34c:	movw	r4, #360	; 0x168
   1a350:	movt	r4, #3
   1a354:	ldr	r3, [pc, #68]	; 1a3a0 <pclose@plt+0x10e84>
   1a358:	ldr	r2, [r4]
   1a35c:	cmp	r2, r3
   1a360:	bcc	1a36c <pclose@plt+0x10e50>
   1a364:	bl	1a2d0 <pclose@plt+0x10db4>
   1a368:	ldr	r2, [r4]
   1a36c:	movw	r3, #16664	; 0x4118
   1a370:	movt	r3, #3
   1a374:	strb	r5, [r2]
   1a378:	mov	r0, r5
   1a37c:	add	r2, r2, #1
   1a380:	str	r2, [r4]
   1a384:	mov	r2, #0
   1a388:	str	r2, [r3]
   1a38c:	pop	{r3, r4, r5, pc}
   1a390:	mov	r2, #0
   1a394:	str	r2, [r3]
   1a398:	bl	b104 <pclose@plt+0x1be8>
   1a39c:	b	1a34c <pclose@plt+0x10e30>
   1a3a0:	andeq	r3, r3, pc, ror #14
   1a3a4:	movw	r3, #16680	; 0x4128
   1a3a8:	movt	r3, #3
   1a3ac:	push	{r4, r5, r6, r7, lr}
   1a3b0:	movw	r7, #496	; 0x1f0
   1a3b4:	movt	r7, #3
   1a3b8:	ldr	r3, [r3]
   1a3bc:	sub	sp, sp, #12
   1a3c0:	ldr	r2, [r7]
   1a3c4:	ands	r3, r3, #3
   1a3c8:	str	r2, [sp, #4]
   1a3cc:	bne	1a440 <pclose@plt+0x10f24>
   1a3d0:	movw	r6, #16660	; 0x4114
   1a3d4:	movt	r6, #3
   1a3d8:	mov	r4, r3
   1a3dc:	str	r3, [r6]
   1a3e0:	b	1a3f0 <pclose@plt+0x10ed4>
   1a3e4:	mov	r0, r5
   1a3e8:	bl	1a330 <pclose@plt+0x10e14>
   1a3ec:	add	r4, r4, #1
   1a3f0:	mov	r0, r4
   1a3f4:	mov	r1, sp
   1a3f8:	bl	16e34 <pclose@plt+0xd918>
   1a3fc:	subs	r5, r0, #0
   1a400:	beq	1a424 <pclose@plt+0x10f08>
   1a404:	ldr	r0, [sp]
   1a408:	bl	b160 <pclose@plt+0x1c44>
   1a40c:	ldr	r3, [sp]
   1a410:	cmp	r5, #8
   1a414:	str	r3, [r6]
   1a418:	bne	1a3e4 <pclose@plt+0x10ec8>
   1a41c:	bl	b228 <pclose@plt+0x1d0c>
   1a420:	b	1a3ec <pclose@plt+0x10ed0>
   1a424:	bl	b060 <pclose@plt+0x1b44>
   1a428:	ldr	r2, [sp, #4]
   1a42c:	ldr	r3, [r7]
   1a430:	cmp	r2, r3
   1a434:	bne	1a454 <pclose@plt+0x10f38>
   1a438:	add	sp, sp, #12
   1a43c:	pop	{r4, r5, r6, r7, pc}
   1a440:	movw	r3, #16492	; 0x406c
   1a444:	movt	r3, #3
   1a448:	mov	r2, #1
   1a44c:	str	r2, [r3]
   1a450:	b	1a428 <pclose@plt+0x10f0c>
   1a454:	bl	9294 <__stack_chk_fail@plt>
   1a458:	push	{r4, lr}
   1a45c:	mov	r4, r0
   1a460:	ldrb	r0, [r0]
   1a464:	cmp	r0, #0
   1a468:	popeq	{r4, pc}
   1a46c:	bl	1a330 <pclose@plt+0x10e14>
   1a470:	ldrb	r0, [r4, #1]!
   1a474:	cmp	r0, #0
   1a478:	bne	1a46c <pclose@plt+0x10f50>
   1a47c:	pop	{r4, pc}
   1a480:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a484:	movw	r8, #496	; 0x1f0
   1a488:	movt	r8, #3
   1a48c:	sub	sp, sp, #32
   1a490:	lsrs	sl, r1, #31
   1a494:	mov	r4, r0
   1a498:	ldr	r3, [r8]
   1a49c:	mov	r5, r1
   1a4a0:	mov	r9, r2
   1a4a4:	str	r3, [sp, #28]
   1a4a8:	beq	1a4b4 <pclose@plt+0x10f98>
   1a4ac:	rsbs	r4, r4, #0
   1a4b0:	rsc	r5, r5, #0
   1a4b4:	add	r7, sp, #25
   1a4b8:	mov	r3, #0
   1a4bc:	strb	r3, [sp, #26]
   1a4c0:	mov	r0, r4
   1a4c4:	mov	r1, r5
   1a4c8:	mov	r2, #10
   1a4cc:	mov	r3, #0
   1a4d0:	bl	1ed04 <error@@Base+0x4500>
   1a4d4:	mov	r6, r7
   1a4d8:	mov	r0, r4
   1a4dc:	mov	r1, r5
   1a4e0:	mov	r3, #0
   1a4e4:	sub	r7, r7, #1
   1a4e8:	add	ip, r2, #48	; 0x30
   1a4ec:	mov	r2, #10
   1a4f0:	strb	ip, [r6]
   1a4f4:	bl	1ed04 <error@@Base+0x4500>
   1a4f8:	mov	r4, r0
   1a4fc:	mov	r5, r1
   1a500:	orrs	r3, r4, r5
   1a504:	bne	1a4c0 <pclose@plt+0x10fa4>
   1a508:	cmp	sl, #0
   1a50c:	mov	r3, r6
   1a510:	mov	r0, r9
   1a514:	movne	r6, r7
   1a518:	movne	r2, #45	; 0x2d
   1a51c:	mov	r1, r6
   1a520:	strbne	r2, [r3, #-1]
   1a524:	bl	9318 <strcpy@plt>
   1a528:	ldr	r2, [sp, #28]
   1a52c:	ldr	r3, [r8]
   1a530:	cmp	r2, r3
   1a534:	bne	1a540 <pclose@plt+0x11024>
   1a538:	add	sp, sp, #32
   1a53c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a540:	bl	9294 <__stack_chk_fail@plt>
   1a544:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a548:	movw	r8, #496	; 0x1f0
   1a54c:	movt	r8, #3
   1a550:	sub	sp, sp, #32
   1a554:	lsrs	sl, r1, #31
   1a558:	mov	r4, r0
   1a55c:	ldr	r3, [r8]
   1a560:	mov	r5, r1
   1a564:	mov	r9, r2
   1a568:	str	r3, [sp, #28]
   1a56c:	beq	1a578 <pclose@plt+0x1105c>
   1a570:	rsbs	r4, r4, #0
   1a574:	rsc	r5, r5, #0
   1a578:	add	r7, sp, #25
   1a57c:	mov	r3, #0
   1a580:	strb	r3, [sp, #26]
   1a584:	mov	r0, r4
   1a588:	mov	r1, r5
   1a58c:	mov	r2, #10
   1a590:	mov	r3, #0
   1a594:	bl	1ed04 <error@@Base+0x4500>
   1a598:	mov	r6, r7
   1a59c:	mov	r0, r4
   1a5a0:	mov	r1, r5
   1a5a4:	mov	r3, #0
   1a5a8:	sub	r7, r7, #1
   1a5ac:	add	ip, r2, #48	; 0x30
   1a5b0:	mov	r2, #10
   1a5b4:	strb	ip, [r6]
   1a5b8:	bl	1ed04 <error@@Base+0x4500>
   1a5bc:	mov	r4, r0
   1a5c0:	mov	r5, r1
   1a5c4:	orrs	r3, r4, r5
   1a5c8:	bne	1a584 <pclose@plt+0x11068>
   1a5cc:	cmp	sl, #0
   1a5d0:	mov	r3, r6
   1a5d4:	mov	r0, r9
   1a5d8:	movne	r6, r7
   1a5dc:	movne	r2, #45	; 0x2d
   1a5e0:	mov	r1, r6
   1a5e4:	strbne	r2, [r3, #-1]
   1a5e8:	bl	9318 <strcpy@plt>
   1a5ec:	ldr	r2, [sp, #28]
   1a5f0:	ldr	r3, [r8]
   1a5f4:	cmp	r2, r3
   1a5f8:	bne	1a604 <pclose@plt+0x110e8>
   1a5fc:	add	sp, sp, #32
   1a600:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a604:	bl	9294 <__stack_chk_fail@plt>
   1a608:	push	{r4, r5, r6, lr}
   1a60c:	movw	r5, #496	; 0x1f0
   1a610:	movt	r5, #3
   1a614:	mov	r2, r0
   1a618:	sub	sp, sp, #24
   1a61c:	lsrs	r6, r2, #31
   1a620:	ldr	r3, [r5]
   1a624:	movw	r4, #26215	; 0x6667
   1a628:	rsbne	r2, r2, #0
   1a62c:	add	ip, sp, #15
   1a630:	movt	r4, #26214	; 0x6666
   1a634:	mov	r0, r1
   1a638:	str	r3, [sp, #20]
   1a63c:	mov	r3, #0
   1a640:	strb	r3, [sp, #16]
   1a644:	smull	r3, lr, r4, r2
   1a648:	asr	r3, r2, #31
   1a64c:	mov	r1, ip
   1a650:	sub	ip, ip, #1
   1a654:	rsb	r3, r3, lr, asr #2
   1a658:	add	lr, r3, r3, lsl #2
   1a65c:	sub	lr, r2, lr, lsl #1
   1a660:	subs	r2, r3, #0
   1a664:	add	r3, lr, #48	; 0x30
   1a668:	strb	r3, [r1]
   1a66c:	bne	1a644 <pclose@plt+0x11128>
   1a670:	cmp	r6, #0
   1a674:	mov	r3, r1
   1a678:	movne	r2, #45	; 0x2d
   1a67c:	movne	r1, ip
   1a680:	strbne	r2, [r3, #-1]
   1a684:	bl	9318 <strcpy@plt>
   1a688:	ldr	r2, [sp, #20]
   1a68c:	ldr	r3, [r5]
   1a690:	cmp	r2, r3
   1a694:	bne	1a6a0 <pclose@plt+0x11184>
   1a698:	add	sp, sp, #24
   1a69c:	pop	{r4, r5, r6, pc}
   1a6a0:	bl	9294 <__stack_chk_fail@plt>
   1a6a4:	push	{r4, r5, r6, r7, r8, lr}
   1a6a8:	movw	r7, #496	; 0x1f0
   1a6ac:	movt	r7, #3
   1a6b0:	sub	sp, sp, #32
   1a6b4:	mov	r5, r0
   1a6b8:	mov	r6, r1
   1a6bc:	ldr	r3, [r7]
   1a6c0:	mov	r4, #0
   1a6c4:	str	r3, [sp, #28]
   1a6c8:	ldrb	r0, [r5]
   1a6cc:	cmp	r0, #0
   1a6d0:	beq	1a6f4 <pclose@plt+0x111d8>
   1a6d4:	cmp	r0, #37	; 0x25
   1a6d8:	beq	1a710 <pclose@plt+0x111f4>
   1a6dc:	add	r5, r5, #1
   1a6e0:	bl	1a330 <pclose@plt+0x10e14>
   1a6e4:	add	r4, r4, #1
   1a6e8:	ldrb	r0, [r5]
   1a6ec:	cmp	r0, #0
   1a6f0:	bne	1a6d4 <pclose@plt+0x111b8>
   1a6f4:	ldr	r2, [sp, #28]
   1a6f8:	mov	r0, r4
   1a6fc:	ldr	r3, [r7]
   1a700:	cmp	r2, r3
   1a704:	bne	1a7d8 <pclose@plt+0x112bc>
   1a708:	add	sp, sp, #32
   1a70c:	pop	{r4, r5, r6, r7, r8, pc}
   1a710:	ldrb	r3, [r5, #1]
   1a714:	add	r5, r5, #2
   1a718:	cmp	r3, #110	; 0x6e
   1a71c:	beq	1a798 <pclose@plt+0x1127c>
   1a720:	cmp	r3, #115	; 0x73
   1a724:	beq	1a770 <pclose@plt+0x11254>
   1a728:	cmp	r3, #100	; 0x64
   1a72c:	bne	1a6c8 <pclose@plt+0x111ac>
   1a730:	ldr	r0, [r6]
   1a734:	add	r1, sp, #4
   1a738:	bl	1a608 <pclose@plt+0x110ec>
   1a73c:	ldrb	r0, [sp, #4]
   1a740:	cmp	r0, #0
   1a744:	addne	r8, sp, #4
   1a748:	beq	1a75c <pclose@plt+0x11240>
   1a74c:	bl	1a330 <pclose@plt+0x10e14>
   1a750:	ldrb	r0, [r8, #1]!
   1a754:	cmp	r0, #0
   1a758:	bne	1a74c <pclose@plt+0x11230>
   1a75c:	add	r0, sp, #4
   1a760:	add	r6, r6, #8
   1a764:	bl	93c0 <strlen@plt>
   1a768:	add	r4, r4, r0
   1a76c:	b	1a6c8 <pclose@plt+0x111ac>
   1a770:	ldr	r8, [r6], #8
   1a774:	ldrb	r0, [r8]
   1a778:	cmp	r0, #0
   1a77c:	beq	1a6c8 <pclose@plt+0x111ac>
   1a780:	bl	1a330 <pclose@plt+0x10e14>
   1a784:	ldrb	r0, [r8, #1]!
   1a788:	add	r4, r4, #1
   1a78c:	cmp	r0, #0
   1a790:	bne	1a780 <pclose@plt+0x11264>
   1a794:	b	1a6c8 <pclose@plt+0x111ac>
   1a798:	ldrd	r0, [r6]
   1a79c:	add	r2, sp, #4
   1a7a0:	bl	1a544 <pclose@plt+0x11028>
   1a7a4:	ldrb	r0, [sp, #4]
   1a7a8:	cmp	r0, #0
   1a7ac:	addne	r8, sp, #4
   1a7b0:	beq	1a75c <pclose@plt+0x11240>
   1a7b4:	bl	1a330 <pclose@plt+0x10e14>
   1a7b8:	ldrb	r0, [r8, #1]!
   1a7bc:	cmp	r0, #0
   1a7c0:	bne	1a7b4 <pclose@plt+0x11298>
   1a7c4:	add	r0, sp, #4
   1a7c8:	add	r6, r6, #8
   1a7cc:	bl	93c0 <strlen@plt>
   1a7d0:	add	r4, r4, r0
   1a7d4:	b	1a6c8 <pclose@plt+0x111ac>
   1a7d8:	bl	9294 <__stack_chk_fail@plt>
   1a7dc:	push	{r3, lr}
   1a7e0:	bl	1e67c <error@@Base+0x3e78>
   1a7e4:	cmp	r0, #10
   1a7e8:	cmpne	r0, #13
   1a7ec:	popeq	{r3, pc}
   1a7f0:	cmp	r0, #32
   1a7f4:	cmnne	r0, #2
   1a7f8:	popeq	{r3, pc}
   1a7fc:	pop	{r3, lr}
   1a800:	b	f72c <pclose@plt+0x6210>

0001a804 <error@@Base>:
   1a804:	push	{r4, r5, r6, lr}
   1a808:	movw	r4, #516	; 0x204
   1a80c:	movt	r4, #3
   1a810:	movw	r3, #16652	; 0x410c
   1a814:	movt	r3, #3
   1a818:	mov	r5, r0
   1a81c:	ldr	r2, [r4]
   1a820:	sub	sp, sp, #8
   1a824:	ldr	r0, [r3]
   1a828:	cmp	r2, #0
   1a82c:	add	r0, r0, #1
   1a830:	str	r0, [r3]
   1a834:	moveq	r6, r2
   1a838:	beq	1a850 <error@@Base+0x4c>
   1a83c:	movw	r3, #16356	; 0x3fe4
   1a840:	movt	r3, #3
   1a844:	ldr	r6, [r3]
   1a848:	cmp	r6, #0
   1a84c:	bne	1a908 <error@@Base+0x104>
   1a850:	mov	r0, r5
   1a854:	bl	1a6a4 <pclose@plt+0x11188>
   1a858:	ldr	r3, [r4]
   1a85c:	cmp	r3, #0
   1a860:	mov	r5, r0
   1a864:	beq	1a8f8 <error@@Base+0xf4>
   1a868:	movw	r3, #16356	; 0x3fe4
   1a86c:	movt	r3, #3
   1a870:	ldr	r3, [r3]
   1a874:	cmp	r3, #0
   1a878:	beq	1a8f8 <error@@Base+0xf4>
   1a87c:	movw	r4, #360	; 0x168
   1a880:	movt	r4, #3
   1a884:	ldrb	r0, [r4, #4]
   1a888:	cmp	r0, #0
   1a88c:	addne	r4, r4, #4
   1a890:	beq	1a8a4 <error@@Base+0xa0>
   1a894:	bl	1a330 <pclose@plt+0x10e14>
   1a898:	ldrb	r0, [r4, #1]!
   1a89c:	cmp	r0, #0
   1a8a0:	bne	1a894 <error@@Base+0x90>
   1a8a4:	bl	b060 <pclose@plt+0x1b44>
   1a8a8:	movw	r3, #16424	; 0x4028
   1a8ac:	movt	r3, #3
   1a8b0:	add	r6, r6, r5
   1a8b4:	ldr	r5, [r3]
   1a8b8:	bl	1a7dc <pclose@plt+0x112c0>
   1a8bc:	bl	aeb0 <pclose@plt+0x1994>
   1a8c0:	bl	af90 <pclose@plt+0x1a74>
   1a8c4:	movw	r3, #16420	; 0x4024
   1a8c8:	movt	r3, #3
   1a8cc:	add	r5, r5, #17
   1a8d0:	add	r5, r5, r6
   1a8d4:	ldr	r3, [r3]
   1a8d8:	cmp	r5, r3
   1a8dc:	movwge	r3, #16492	; 0x406c
   1a8e0:	movtge	r3, #3
   1a8e4:	movge	r2, #1
   1a8e8:	strge	r2, [r3]
   1a8ec:	add	sp, sp, #8
   1a8f0:	pop	{r4, r5, r6, lr}
   1a8f4:	b	1a2d0 <pclose@plt+0x10db4>
   1a8f8:	mov	r0, #10
   1a8fc:	add	sp, sp, #8
   1a900:	pop	{r4, r5, r6, lr}
   1a904:	b	1a330 <pclose@plt+0x10e14>
   1a908:	movw	r3, #16624	; 0x40f0
   1a90c:	movt	r3, #3
   1a910:	ldr	r3, [r3]
   1a914:	cmp	r3, #0
   1a918:	beq	1a944 <error@@Base+0x140>
   1a91c:	str	r1, [sp, #4]
   1a920:	bl	b060 <pclose@plt+0x1b44>
   1a924:	bl	b104 <pclose@plt+0x1be8>
   1a928:	mov	r0, #8
   1a92c:	bl	afac <pclose@plt+0x1a90>
   1a930:	movw	r3, #16396	; 0x400c
   1a934:	movt	r3, #3
   1a938:	ldr	r1, [sp, #4]
   1a93c:	ldr	r6, [r3]
   1a940:	b	1a850 <error@@Base+0x4c>
   1a944:	str	r1, [sp, #4]
   1a948:	bl	13ca0 <pclose@plt+0xa784>
   1a94c:	ldr	r1, [sp, #4]
   1a950:	b	1a91c <error@@Base+0x118>
   1a954:	push	{r3, r4, r5, lr}
   1a958:	mov	r4, r0
   1a95c:	mov	r5, r1
   1a960:	bl	b060 <pclose@plt+0x1b44>
   1a964:	bl	b104 <pclose@plt+0x1be8>
   1a968:	mov	r0, #8
   1a96c:	bl	afac <pclose@plt+0x1a90>
   1a970:	mov	r0, r4
   1a974:	movw	r4, #360	; 0x168
   1a978:	movt	r4, #3
   1a97c:	mov	r1, r5
   1a980:	bl	1a6a4 <pclose@plt+0x11188>
   1a984:	ldrb	r0, [r4, #24]
   1a988:	cmp	r0, #0
   1a98c:	addne	r4, r4, #24
   1a990:	beq	1a9a4 <error@@Base+0x1a0>
   1a994:	bl	1a330 <pclose@plt+0x10e14>
   1a998:	ldrb	r0, [r4, #1]!
   1a99c:	cmp	r0, #0
   1a9a0:	bne	1a994 <error@@Base+0x190>
   1a9a4:	bl	b060 <pclose@plt+0x1b44>
   1a9a8:	bl	1a2d0 <pclose@plt+0x10db4>
   1a9ac:	movw	r3, #16656	; 0x4110
   1a9b0:	movt	r3, #3
   1a9b4:	mov	r2, #1
   1a9b8:	str	r2, [r3]
   1a9bc:	pop	{r3, r4, r5, pc}
   1a9c0:	push	{r4, r5, lr}
   1a9c4:	movw	r4, #516	; 0x204
   1a9c8:	movt	r4, #3
   1a9cc:	sub	sp, sp, #12
   1a9d0:	ldr	r3, [r4]
   1a9d4:	cmp	r3, #0
   1a9d8:	beq	1a9f0 <error@@Base+0x1ec>
   1a9dc:	movw	r3, #16356	; 0x3fe4
   1a9e0:	movt	r3, #3
   1a9e4:	ldr	r3, [r3]
   1a9e8:	cmp	r3, #0
   1a9ec:	bne	1aa64 <error@@Base+0x260>
   1a9f0:	bl	1a6a4 <pclose@plt+0x11188>
   1a9f4:	bl	1e67c <error@@Base+0x3e78>
   1a9f8:	ldr	r3, [r4]
   1a9fc:	cmp	r3, #0
   1aa00:	mov	r5, r0
   1aa04:	beq	1aa1c <error@@Base+0x218>
   1aa08:	movw	r3, #16356	; 0x3fe4
   1aa0c:	movt	r3, #3
   1aa10:	ldr	r3, [r3]
   1aa14:	cmp	r3, #0
   1aa18:	bne	1aa30 <error@@Base+0x22c>
   1aa1c:	mov	r0, #10
   1aa20:	bl	1a330 <pclose@plt+0x10e14>
   1aa24:	mov	r0, r5
   1aa28:	add	sp, sp, #12
   1aa2c:	pop	{r4, r5, pc}
   1aa30:	bl	aeb0 <pclose@plt+0x1994>
   1aa34:	movw	r3, #16420	; 0x4024
   1aa38:	movt	r3, #3
   1aa3c:	ldr	r3, [r3]
   1aa40:	cmp	r3, #0
   1aa44:	movwle	r3, #16492	; 0x406c
   1aa48:	movtle	r3, #3
   1aa4c:	movle	r2, #1
   1aa50:	strle	r2, [r3]
   1aa54:	bl	1a2d0 <pclose@plt+0x10db4>
   1aa58:	mov	r0, r5
   1aa5c:	add	sp, sp, #12
   1aa60:	pop	{r4, r5, pc}
   1aa64:	str	r0, [sp, #4]
   1aa68:	str	r1, [sp]
   1aa6c:	bl	b104 <pclose@plt+0x1be8>
   1aa70:	ldr	r1, [sp]
   1aa74:	ldr	r0, [sp, #4]
   1aa78:	b	1a9f0 <error@@Base+0x1ec>
   1aa7c:	movw	r3, #16524	; 0x408c
   1aa80:	movt	r3, #3
   1aa84:	push	{r4, r5, r6, r7, r8, r9, lr}
   1aa88:	mov	r5, r1
   1aa8c:	ldr	r3, [r3]
   1aa90:	sub	sp, sp, #12
   1aa94:	mov	r8, r2
   1aa98:	mov	r6, r0
   1aa9c:	cmp	r3, #2
   1aaa0:	movne	r4, r0
   1aaa4:	beq	1ab0c <error@@Base+0x308>
   1aaa8:	ands	r5, r5, #4096	; 0x1000
   1aaac:	movne	r7, #0
   1aab0:	beq	1aad0 <error@@Base+0x2cc>
   1aab4:	cmp	r4, r6
   1aab8:	beq	1aac4 <error@@Base+0x2c0>
   1aabc:	mov	r0, r4
   1aac0:	bl	921c <free@plt>
   1aac4:	mov	r0, r7
   1aac8:	add	sp, sp, #12
   1aacc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1aad0:	mov	r1, #32
   1aad4:	mov	r0, #1
   1aad8:	bl	9c40 <pclose@plt+0x724>
   1aadc:	mov	r1, r4
   1aae0:	mov	r2, #1
   1aae4:	mov	r9, r0
   1aae8:	bl	9498 <regcomp@plt>
   1aaec:	subs	r7, r0, #0
   1aaf0:	bne	1ab44 <error@@Base+0x340>
   1aaf4:	ldr	r0, [r8]
   1aaf8:	cmp	r0, #0
   1aafc:	beq	1ab04 <error@@Base+0x300>
   1ab00:	bl	92f4 <regfree@plt>
   1ab04:	str	r9, [r8]
   1ab08:	b	1aab4 <error@@Base+0x2b0>
   1ab0c:	bl	93c0 <strlen@plt>
   1ab10:	mov	r1, #1
   1ab14:	bl	111fc <pclose@plt+0x7ce0>
   1ab18:	mov	r1, r0
   1ab1c:	mov	r0, #1
   1ab20:	bl	9c40 <pclose@plt+0x724>
   1ab24:	mov	r2, #0
   1ab28:	mov	r1, #1
   1ab2c:	mov	r3, r2
   1ab30:	str	r1, [sp]
   1ab34:	mov	r1, r6
   1ab38:	mov	r4, r0
   1ab3c:	bl	11250 <pclose@plt+0x7d34>
   1ab40:	b	1aaa8 <error@@Base+0x2a4>
   1ab44:	mov	r0, r9
   1ab48:	mvn	r7, #0
   1ab4c:	bl	921c <free@plt>
   1ab50:	mov	r1, r5
   1ab54:	movw	r0, #18452	; 0x4814
   1ab58:	movt	r0, #2
   1ab5c:	bl	1a804 <error@@Base>
   1ab60:	b	1aab4 <error@@Base+0x2b0>
   1ab64:	push	{r4, lr}
   1ab68:	mov	r4, r0
   1ab6c:	ldr	r0, [r0]
   1ab70:	cmp	r0, #0
   1ab74:	beq	1ab7c <error@@Base+0x378>
   1ab78:	bl	92f4 <regfree@plt>
   1ab7c:	mov	r3, #0
   1ab80:	str	r3, [r4]
   1ab84:	pop	{r4, pc}
   1ab88:	rsbs	r0, r0, #1
   1ab8c:	movcc	r0, #0
   1ab90:	bx	lr
   1ab94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab98:	sub	sp, sp, #28
   1ab9c:	movw	sl, #496	; 0x1f0
   1aba0:	movt	sl, #3
   1aba4:	ldr	ip, [sp, #76]	; 0x4c
   1aba8:	mov	fp, r1
   1abac:	ldr	r1, [sl]
   1abb0:	mov	r7, r2
   1abb4:	tst	ip, #4096	; 0x1000
   1abb8:	mov	r6, r3
   1abbc:	ldr	r9, [sp, #64]	; 0x40
   1abc0:	str	r1, [sp, #20]
   1abc4:	ldr	r8, [sp, #68]	; 0x44
   1abc8:	beq	1ac74 <error@@Base+0x470>
   1abcc:	mov	r0, fp
   1abd0:	add	r6, r7, r6
   1abd4:	bl	93c0 <strlen@plt>
   1abd8:	cmp	r7, r6
   1abdc:	add	r0, fp, r0
   1abe0:	bcs	1ac4c <error@@Base+0x448>
   1abe4:	ldrb	r1, [fp]
   1abe8:	ldrb	r3, [r7]
   1abec:	cmp	r3, r1
   1abf0:	bne	1acc0 <error@@Base+0x4bc>
   1abf4:	cmp	r6, r7
   1abf8:	cmpne	fp, r0
   1abfc:	beq	1acc0 <error@@Base+0x4bc>
   1ac00:	mov	r2, fp
   1ac04:	mov	r3, r7
   1ac08:	b	1ac18 <error@@Base+0x414>
   1ac0c:	cmp	r0, r2
   1ac10:	cmpne	r6, r3
   1ac14:	beq	1ac38 <error@@Base+0x434>
   1ac18:	ldrb	ip, [r2, #1]
   1ac1c:	add	r3, r3, #1
   1ac20:	ldrb	r4, [r3]
   1ac24:	add	r2, r2, #1
   1ac28:	cmp	ip, r4
   1ac2c:	mov	r5, r2
   1ac30:	mov	r4, r3
   1ac34:	beq	1ac0c <error@@Base+0x408>
   1ac38:	cmp	r0, r5
   1ac3c:	beq	1acd0 <error@@Base+0x4cc>
   1ac40:	add	r7, r7, #1
   1ac44:	cmp	r7, r6
   1ac48:	bne	1abe8 <error@@Base+0x3e4>
   1ac4c:	mov	r0, #0
   1ac50:	ldr	ip, [sp, #76]	; 0x4c
   1ac54:	ldr	r2, [sp, #20]
   1ac58:	ldr	r3, [sl]
   1ac5c:	tst	ip, #256	; 0x100
   1ac60:	eorne	r0, r0, #1
   1ac64:	cmp	r2, r3
   1ac68:	bne	1acec <error@@Base+0x4e8>
   1ac6c:	add	sp, sp, #28
   1ac70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac74:	ldr	r2, [sp, #72]	; 0x48
   1ac78:	mov	r1, r7
   1ac7c:	adds	r3, r2, #0
   1ac80:	mov	r2, #1
   1ac84:	movne	r3, #1
   1ac88:	str	r3, [sp]
   1ac8c:	add	r3, sp, #12
   1ac90:	bl	92ac <regexec@plt>
   1ac94:	rsbs	r0, r0, #1
   1ac98:	movcc	r0, #0
   1ac9c:	cmp	r0, #0
   1aca0:	beq	1ac50 <error@@Base+0x44c>
   1aca4:	ldr	r2, [sp, #12]
   1aca8:	ldr	r3, [sp, #16]
   1acac:	add	r2, r7, r2
   1acb0:	str	r2, [r9]
   1acb4:	add	r7, r7, r3
   1acb8:	str	r7, [r8]
   1acbc:	b	1ac50 <error@@Base+0x44c>
   1acc0:	mov	r5, fp
   1acc4:	cmp	r0, r5
   1acc8:	mov	r4, r7
   1accc:	bne	1ac40 <error@@Base+0x43c>
   1acd0:	cmp	r9, #0
   1acd4:	strne	r7, [r9]
   1acd8:	cmp	r8, #0
   1acdc:	moveq	r0, #1
   1ace0:	strne	r4, [r8]
   1ace4:	movne	r0, #1
   1ace8:	b	1ac50 <error@@Base+0x44c>
   1acec:	bl	9294 <__stack_chk_fail@plt>
   1acf0:	cmn	r0, #2
   1acf4:	beq	1ad50 <error@@Base+0x54c>
   1acf8:	cmn	r0, #1
   1acfc:	beq	1ad3c <error@@Base+0x538>
   1ad00:	cmn	r0, #3
   1ad04:	beq	1ad20 <error@@Base+0x51c>
   1ad08:	movw	r3, #14192	; 0x3770
   1ad0c:	movt	r3, #3
   1ad10:	lsl	r0, r0, #3
   1ad14:	ldr	r3, [r3]
   1ad18:	ldrd	r0, [r0, r3]
   1ad1c:	bx	lr
   1ad20:	movw	r3, #16408	; 0x4018
   1ad24:	movt	r3, #3
   1ad28:	ldr	r0, [r3]
   1ad2c:	sub	r0, r0, #1
   1ad30:	add	r0, r0, r0, lsr #31
   1ad34:	asr	r0, r0, #1
   1ad38:	b	1ad08 <error@@Base+0x504>
   1ad3c:	movw	r3, #16408	; 0x4018
   1ad40:	movt	r3, #3
   1ad44:	ldr	r0, [r3]
   1ad48:	sub	r0, r0, #2
   1ad4c:	b	1ad08 <error@@Base+0x504>
   1ad50:	movw	r3, #16408	; 0x4018
   1ad54:	movt	r3, #3
   1ad58:	ldr	r0, [r3]
   1ad5c:	sub	r0, r0, #1
   1ad60:	b	1ad08 <error@@Base+0x504>
   1ad64:	movw	r3, #16408	; 0x4018
   1ad68:	movt	r3, #3
   1ad6c:	push	{r4, r5, r6}
   1ad70:	ldr	r5, [r3]
   1ad74:	movw	r3, #14192	; 0x3770
   1ad78:	movt	r3, #3
   1ad7c:	cmp	r5, #1
   1ad80:	ldr	r6, [r3]
   1ad84:	subgt	r4, r6, #8
   1ad88:	addgt	r4, r4, r5, lsl #3
   1ad8c:	movgt	ip, r6
   1ad90:	ble	1ada4 <error@@Base+0x5a0>
   1ad94:	ldrd	r2, [ip, #8]
   1ad98:	strd	r2, [ip], #8
   1ad9c:	cmp	ip, r4
   1ada0:	bne	1ad94 <error@@Base+0x590>
   1ada4:	add	r5, r6, r5, lsl #3
   1ada8:	strd	r0, [r5, #-8]
   1adac:	pop	{r4, r5, r6}
   1adb0:	bx	lr
   1adb4:	movw	r3, #16408	; 0x4018
   1adb8:	movt	r3, #3
   1adbc:	push	{r4, r5}
   1adc0:	ldr	r4, [r3]
   1adc4:	movw	r3, #14192	; 0x3770
   1adc8:	movt	r3, #3
   1adcc:	sub	ip, r4, #1
   1add0:	ldr	r5, [r3]
   1add4:	cmp	ip, #0
   1add8:	addgt	r4, r5, r4, lsl #3
   1addc:	ble	1adf0 <error@@Base+0x5ec>
   1ade0:	ldrd	r2, [r4, #-16]
   1ade4:	subs	ip, ip, #1
   1ade8:	strd	r2, [r4, #-8]!
   1adec:	bne	1ade0 <error@@Base+0x5dc>
   1adf0:	strd	r0, [r5]
   1adf4:	pop	{r4, r5}
   1adf8:	bx	lr
   1adfc:	movw	r3, #16408	; 0x4018
   1ae00:	movt	r3, #3
   1ae04:	ldr	r0, [r3]
   1ae08:	cmp	r0, #0
   1ae0c:	bxle	lr
   1ae10:	movw	r1, #14192	; 0x3770
   1ae14:	movt	r1, #3
   1ae18:	mvn	r2, #0
   1ae1c:	mvn	r3, #0
   1ae20:	ldr	r1, [r1]
   1ae24:	add	r0, r1, r0, lsl #3
   1ae28:	strd	r2, [r1], #8
   1ae2c:	cmp	r1, r0
   1ae30:	bne	1ae28 <error@@Base+0x624>
   1ae34:	bx	lr
   1ae38:	movw	r3, #14192	; 0x3770
   1ae3c:	movt	r3, #3
   1ae40:	push	{r4, r5, r6}
   1ae44:	ldr	r4, [r3]
   1ae48:	ldrd	r2, [r4]
   1ae4c:	cmp	r0, r2
   1ae50:	sbcs	r6, r1, r3
   1ae54:	blt	1aea4 <error@@Base+0x6a0>
   1ae58:	movw	r3, #16408	; 0x4018
   1ae5c:	movt	r3, #3
   1ae60:	ldr	r5, [r3]
   1ae64:	cmp	r5, #1
   1ae68:	ble	1aea4 <error@@Base+0x6a0>
   1ae6c:	ldrd	r2, [r4, #8]
   1ae70:	cmp	r0, r2
   1ae74:	sbcs	ip, r1, r3
   1ae78:	addge	r4, r4, #8
   1ae7c:	movge	ip, #1
   1ae80:	bge	1ae98 <error@@Base+0x694>
   1ae84:	b	1aebc <error@@Base+0x6b8>
   1ae88:	ldrd	r2, [r4, #8]!
   1ae8c:	cmp	r0, r2
   1ae90:	sbcs	r6, r1, r3
   1ae94:	blt	1aeb0 <error@@Base+0x6ac>
   1ae98:	add	ip, ip, #1
   1ae9c:	cmp	ip, r5
   1aea0:	bne	1ae88 <error@@Base+0x684>
   1aea4:	mvn	r0, #0
   1aea8:	pop	{r4, r5, r6}
   1aeac:	bx	lr
   1aeb0:	sub	r0, ip, #1
   1aeb4:	pop	{r4, r5, r6}
   1aeb8:	bx	lr
   1aebc:	mov	r0, #0
   1aec0:	b	1aea8 <error@@Base+0x6a4>
   1aec4:	movw	r3, #16408	; 0x4018
   1aec8:	movt	r3, #3
   1aecc:	ldr	ip, [r3]
   1aed0:	cmp	ip, #0
   1aed4:	ble	1af28 <error@@Base+0x724>
   1aed8:	movw	r3, #14192	; 0x3770
   1aedc:	movt	r3, #3
   1aee0:	ldr	r0, [r3]
   1aee4:	ldrd	r2, [r0]
   1aee8:	adds	r2, r2, #1
   1aeec:	adc	r3, r3, #0
   1aef0:	cmp	r3, #0
   1aef4:	cmpeq	r2, #1
   1aef8:	bhi	1af30 <error@@Base+0x72c>
   1aefc:	mov	r1, #0
   1af00:	b	1af1c <error@@Base+0x718>
   1af04:	ldrd	r2, [r0, #8]!
   1af08:	adds	r2, r2, #1
   1af0c:	adc	r3, r3, #0
   1af10:	cmp	r3, #0
   1af14:	cmpeq	r2, #1
   1af18:	bhi	1af30 <error@@Base+0x72c>
   1af1c:	add	r1, r1, #1
   1af20:	cmp	r1, ip
   1af24:	bne	1af04 <error@@Base+0x700>
   1af28:	mov	r0, #1
   1af2c:	bx	lr
   1af30:	mov	r0, #0
   1af34:	bx	lr
   1af38:	cmp	r0, r1
   1af3c:	bgt	1af9c <error@@Base+0x798>
   1af40:	movw	r3, #14192	; 0x3770
   1af44:	movt	r3, #3
   1af48:	lsl	ip, r0, #3
   1af4c:	ldr	r2, [r3]
   1af50:	mov	r3, ip
   1af54:	add	ip, r2, ip
   1af58:	add	r2, r2, r3
   1af5c:	ldrd	r2, [r2]
   1af60:	adds	r2, r2, #1
   1af64:	adc	r3, r3, #0
   1af68:	cmp	r3, #0
   1af6c:	cmpeq	r2, #1
   1af70:	bls	1af90 <error@@Base+0x78c>
   1af74:	b	1afa4 <error@@Base+0x7a0>
   1af78:	ldrd	r2, [ip, #8]!
   1af7c:	adds	r2, r2, #1
   1af80:	adc	r3, r3, #0
   1af84:	cmp	r3, #0
   1af88:	cmpeq	r2, #1
   1af8c:	bhi	1afa4 <error@@Base+0x7a0>
   1af90:	add	r0, r0, #1
   1af94:	cmp	r1, r0
   1af98:	bge	1af78 <error@@Base+0x774>
   1af9c:	mov	r0, #1
   1afa0:	bx	lr
   1afa4:	mov	r0, #0
   1afa8:	bx	lr
   1afac:	movw	r3, #16408	; 0x4018
   1afb0:	movt	r3, #3
   1afb4:	push	{r4, r5, r6}
   1afb8:	ldr	r6, [r3]
   1afbc:	cmp	r6, #0
   1afc0:	ble	1b014 <error@@Base+0x810>
   1afc4:	movw	r3, #14192	; 0x3770
   1afc8:	movt	r3, #3
   1afcc:	mvn	r4, #0
   1afd0:	mvn	r5, #0
   1afd4:	ldr	ip, [r3]
   1afd8:	ldrd	r2, [ip]
   1afdc:	cmp	r3, r5
   1afe0:	cmpeq	r2, r4
   1afe4:	moveq	r4, r2
   1afe8:	moveq	r5, r3
   1afec:	moveq	r1, #0
   1aff0:	beq	1b008 <error@@Base+0x804>
   1aff4:	b	1b03c <error@@Base+0x838>
   1aff8:	ldrd	r2, [ip, #8]!
   1affc:	cmp	r3, r5
   1b000:	cmpeq	r2, r4
   1b004:	bne	1b028 <error@@Base+0x824>
   1b008:	add	r1, r1, #1
   1b00c:	cmp	r1, r6
   1b010:	bne	1aff8 <error@@Base+0x7f4>
   1b014:	mvn	r2, #0
   1b018:	mvn	r3, #0
   1b01c:	pop	{r4, r5, r6}
   1b020:	strd	r2, [r0]
   1b024:	bx	lr
   1b028:	add	r1, r1, #1
   1b02c:	str	r1, [r0, #8]
   1b030:	strd	r2, [r0]
   1b034:	pop	{r4, r5, r6}
   1b038:	bx	lr
   1b03c:	mov	r1, #1
   1b040:	b	1b02c <error@@Base+0x828>
   1b044:	push	{r4, r5, r6, r7, lr}
   1b048:	movw	r5, #16408	; 0x4018
   1b04c:	movw	r4, #14192	; 0x3770
   1b050:	movt	r5, #3
   1b054:	movt	r4, #3
   1b058:	movw	r6, #496	; 0x1f0
   1b05c:	movt	r6, #3
   1b060:	ldr	r3, [r5]
   1b064:	ldr	r1, [r4, #4]
   1b068:	sub	sp, sp, #28
   1b06c:	ldr	r2, [r6]
   1b070:	cmp	r3, r1
   1b074:	str	r2, [sp, #20]
   1b078:	ble	1b0f4 <error@@Base+0x8f0>
   1b07c:	ldr	r7, [r4]
   1b080:	cmp	r7, #0
   1b084:	beq	1b10c <error@@Base+0x908>
   1b088:	mov	r0, sp
   1b08c:	bl	1afac <error@@Base+0x7a8>
   1b090:	mov	r0, r7
   1b094:	bl	921c <free@plt>
   1b098:	ldr	r0, [r5]
   1b09c:	mov	r1, #8
   1b0a0:	bl	9c40 <pclose@plt+0x724>
   1b0a4:	ldr	ip, [r5]
   1b0a8:	cmp	ip, #0
   1b0ac:	str	ip, [r4, #4]
   1b0b0:	mvngt	r2, #0
   1b0b4:	mvngt	r3, #0
   1b0b8:	str	r0, [r4]
   1b0bc:	addgt	ip, r0, ip, lsl #3
   1b0c0:	movgt	r1, r0
   1b0c4:	ble	1b0d4 <error@@Base+0x8d0>
   1b0c8:	strd	r2, [r1], #8
   1b0cc:	cmp	r1, ip
   1b0d0:	bne	1b0c8 <error@@Base+0x8c4>
   1b0d4:	ldrd	r2, [sp]
   1b0d8:	mvn	r4, #0
   1b0dc:	mvn	r5, #0
   1b0e0:	cmp	r3, r5
   1b0e4:	cmpeq	r2, r4
   1b0e8:	ldrne	r1, [sp, #8]
   1b0ec:	addne	r0, r0, r1, lsl #3
   1b0f0:	strdne	r2, [r0, #-8]
   1b0f4:	ldr	r2, [sp, #20]
   1b0f8:	ldr	r3, [r6]
   1b0fc:	cmp	r2, r3
   1b100:	bne	1b120 <error@@Base+0x91c>
   1b104:	add	sp, sp, #28
   1b108:	pop	{r4, r5, r6, r7, pc}
   1b10c:	mov	r0, r3
   1b110:	mvn	r2, #0
   1b114:	mvn	r3, #0
   1b118:	strd	r2, [sp]
   1b11c:	b	1b09c <error@@Base+0x898>
   1b120:	bl	9294 <__stack_chk_fail@plt>
   1b124:	movw	r3, #16408	; 0x4018
   1b128:	movt	r3, #3
   1b12c:	cmp	r0, #0
   1b130:	ldr	r3, [r3]
   1b134:	addlt	r0, r0, r3
   1b138:	cmp	r0, #1
   1b13c:	movlt	r0, #1
   1b140:	cmp	r0, r3
   1b144:	subge	r0, r3, #1
   1b148:	sub	r0, r0, #1
   1b14c:	bx	lr
   1b150:	mov	r1, #1
   1b154:	b	1b174 <error@@Base+0x970>
   1b158:	cmp	r3, #0
   1b15c:	bxeq	lr
   1b160:	cmp	r3, #46	; 0x2e
   1b164:	bne	1b170 <error@@Base+0x96c>
   1b168:	subs	r1, r1, #1
   1b16c:	beq	1b1a8 <error@@Base+0x9a4>
   1b170:	mov	r0, r2
   1b174:	ldrb	r3, [r0, #1]
   1b178:	add	r2, r0, #1
   1b17c:	cmp	r3, #58	; 0x3a
   1b180:	beq	1b1a0 <error@@Base+0x99c>
   1b184:	bls	1b158 <error@@Base+0x954>
   1b188:	cmp	r3, #63	; 0x3f
   1b18c:	addeq	r1, r1, #1
   1b190:	beq	1b170 <error@@Base+0x96c>
   1b194:	cmp	r3, #92	; 0x5c
   1b198:	addeq	r2, r0, #2
   1b19c:	b	1b170 <error@@Base+0x96c>
   1b1a0:	cmp	r1, #1
   1b1a4:	bne	1b170 <error@@Base+0x96c>
   1b1a8:	mov	r0, r2
   1b1ac:	bx	lr
   1b1b0:	push	{r3, r4, r5, r6, r7, lr}
   1b1b4:	mov	r7, r0
   1b1b8:	bl	93c0 <strlen@plt>
   1b1bc:	movw	r5, #14200	; 0x3778
   1b1c0:	movt	r5, #3
   1b1c4:	mov	r1, r7
   1b1c8:	mov	r3, r5
   1b1cc:	ldr	r4, [r3], #2052	; 0x804
   1b1d0:	add	r2, r4, r0
   1b1d4:	cmp	r2, r3
   1b1d8:	addcs	r6, r5, #2048	; 0x800
   1b1dc:	addcs	r6, r6, #3
   1b1e0:	movcc	r6, r0
   1b1e4:	rsbcs	r6, r4, r6
   1b1e8:	mov	r0, r4
   1b1ec:	mov	r2, r6
   1b1f0:	bl	9414 <strncpy@plt>
   1b1f4:	add	r2, r4, r6
   1b1f8:	mov	r3, #0
   1b1fc:	str	r2, [r5]
   1b200:	strb	r3, [r4, r6]
   1b204:	pop	{r3, r4, r5, r6, r7, pc}
   1b208:	push	{r3, r4, r5, lr}
   1b20c:	mov	r4, r0
   1b210:	bl	1acf0 <error@@Base+0x4ec>
   1b214:	and	r3, r0, r1
   1b218:	cmp	r4, #0
   1b21c:	cmnge	r3, #1
   1b220:	bne	1b26c <error@@Base+0xa68>
   1b224:	movw	r5, #16408	; 0x4018
   1b228:	movt	r5, #3
   1b22c:	ldr	r3, [r5]
   1b230:	sub	r3, r3, #1
   1b234:	cmp	r4, r3
   1b238:	blt	1b250 <error@@Base+0xa4c>
   1b23c:	b	1b284 <error@@Base+0xa80>
   1b240:	ldr	r3, [r5]
   1b244:	sub	r3, r3, #1
   1b248:	cmp	r3, r4
   1b24c:	ble	1b284 <error@@Base+0xa80>
   1b250:	add	r4, r4, #1
   1b254:	mov	r0, r4
   1b258:	bl	1acf0 <error@@Base+0x4ec>
   1b25c:	and	r3, r0, r1
   1b260:	cmp	r4, #0
   1b264:	cmnge	r3, #1
   1b268:	beq	1b240 <error@@Base+0xa3c>
   1b26c:	mvn	r2, #0
   1b270:	mvn	r3, #0
   1b274:	cmp	r1, r3
   1b278:	cmpeq	r0, r2
   1b27c:	beq	1b284 <error@@Base+0xa80>
   1b280:	pop	{r3, r4, r5, pc}
   1b284:	pop	{r3, r4, r5, lr}
   1b288:	b	b4c0 <pclose@plt+0x1fa4>
   1b28c:	push	{r4, lr}
   1b290:	mov	r3, r0
   1b294:	ldrb	r2, [r0]
   1b298:	sub	sp, sp, #8
   1b29c:	sub	r2, r2, #80	; 0x50
   1b2a0:	cmp	r2, #32
   1b2a4:	ldrls	pc, [pc, r2, lsl #2]
   1b2a8:	b	1b338 <error@@Base+0xb34>
   1b2ac:	andeq	fp, r1, r4, asr #6
   1b2b0:	andeq	fp, r1, r8, lsr r3
   1b2b4:	andeq	fp, r1, r8, lsr r3
   1b2b8:	andeq	fp, r1, r8, lsr r3
   1b2bc:	andeq	fp, r1, r8, lsr r3
   1b2c0:	andeq	fp, r1, r8, lsr r3
   1b2c4:	andeq	fp, r1, r8, lsr r3
   1b2c8:	andeq	fp, r1, r8, lsr r3
   1b2cc:	andeq	fp, r1, r8, lsr r3
   1b2d0:	andeq	fp, r1, r8, lsr r3
   1b2d4:	andeq	fp, r1, r8, lsr r3
   1b2d8:	andeq	fp, r1, r8, lsr r3
   1b2dc:	andeq	fp, r1, r8, lsr r3
   1b2e0:	andeq	fp, r1, r8, lsr r3
   1b2e4:	andeq	fp, r1, r8, lsr r3
   1b2e8:	andeq	fp, r1, r8, lsr r3
   1b2ec:	andeq	fp, r1, r8, lsr r3
   1b2f0:	andeq	fp, r1, r8, lsr r3
   1b2f4:	andeq	fp, r1, r4, asr #6
   1b2f8:	andeq	fp, r1, r8, lsr r3
   1b2fc:	andeq	fp, r1, r4, asr #6
   1b300:	andeq	fp, r1, r8, lsr r3
   1b304:	andeq	fp, r1, r8, lsr r3
   1b308:	andeq	fp, r1, r8, lsr r3
   1b30c:	andeq	fp, r1, r8, lsr r3
   1b310:	andeq	fp, r1, r8, lsr r3
   1b314:	andeq	fp, r1, r8, lsr r3
   1b318:	andeq	fp, r1, r8, lsr r3
   1b31c:	andeq	fp, r1, r4, asr #6
   1b320:	andeq	fp, r1, r8, lsr r3
   1b324:	andeq	fp, r1, r8, lsr r3
   1b328:	andeq	fp, r1, r8, lsr r3
   1b32c:	andeq	fp, r1, r4, asr #6
   1b330:	mov	r2, #0
   1b334:	str	r2, [r1]
   1b338:	mov	r0, r3
   1b33c:	add	sp, sp, #8
   1b340:	pop	{r4, pc}
   1b344:	ldrb	r2, [r0, #1]
   1b348:	add	r4, r0, #1
   1b34c:	sub	r2, r2, #66	; 0x42
   1b350:	cmp	r2, #50	; 0x32
   1b354:	ldrls	pc, [pc, r2, lsl #2]
   1b358:	b	1b330 <error@@Base+0xb2c>
   1b35c:	andeq	fp, r1, r0, asr #8
   1b360:	andeq	fp, r1, r0, lsr r3
   1b364:	andeq	fp, r1, r0, lsr r3
   1b368:	andeq	fp, r1, r0, lsr r3
   1b36c:	andeq	fp, r1, r0, lsr r3
   1b370:	andeq	fp, r1, r0, lsr r3
   1b374:	andeq	fp, r1, r0, lsr r3
   1b378:	andeq	fp, r1, r0, lsr r3
   1b37c:	andeq	fp, r1, r0, lsr r3
   1b380:	andeq	fp, r1, r0, lsr r3
   1b384:	andeq	fp, r1, r0, lsr r3
   1b388:	andeq	fp, r1, r0, lsr r3
   1b38c:	andeq	fp, r1, r0, lsr r3
   1b390:	andeq	fp, r1, r0, lsr r3
   1b394:	andeq	fp, r1, r0, lsr r3
   1b398:	andeq	fp, r1, r0, lsr r3
   1b39c:	andeq	fp, r1, r0, lsr r3
   1b3a0:	andeq	fp, r1, r0, lsr r3
   1b3a4:	andeq	fp, r1, r0, lsr r3
   1b3a8:	andeq	fp, r1, r0, lsr r3
   1b3ac:	andeq	fp, r1, r0, lsr r3
   1b3b0:	andeq	fp, r1, r0, lsr r3
   1b3b4:	andeq	fp, r1, r0, lsr r3
   1b3b8:	andeq	fp, r1, r0, lsr r3
   1b3bc:	andeq	fp, r1, r0, lsr r3
   1b3c0:	andeq	fp, r1, r0, lsr r3
   1b3c4:	andeq	fp, r1, r0, lsr r3
   1b3c8:	andeq	fp, r1, r0, lsr r3
   1b3cc:	andeq	fp, r1, r0, lsr r3
   1b3d0:	andeq	fp, r1, r0, lsr r3
   1b3d4:	andeq	fp, r1, r0, lsr r3
   1b3d8:	andeq	fp, r1, r0, lsr r3
   1b3dc:	andeq	fp, r1, r8, asr r4
   1b3e0:	andeq	fp, r1, r0, lsr r3
   1b3e4:	andeq	fp, r1, r0, lsr r3
   1b3e8:	andeq	fp, r1, r0, lsr r3
   1b3ec:	andeq	fp, r1, r0, lsr r3
   1b3f0:	andeq	fp, r1, r0, lsr r3
   1b3f4:	andeq	fp, r1, r0, lsr r3
   1b3f8:	andeq	fp, r1, r0, lsr r3
   1b3fc:	andeq	fp, r1, r0, ror r4
   1b400:	andeq	fp, r1, r0, lsr r3
   1b404:	andeq	fp, r1, r0, lsr r3
   1b408:	muleq	r1, ip, r4
   1b40c:	andeq	fp, r1, r0, lsr r3
   1b410:	andeq	fp, r1, r0, lsr r3
   1b414:	andeq	fp, r1, r0, lsr r3
   1b418:	andeq	fp, r1, r0, lsr r3
   1b41c:	andeq	fp, r1, r0, lsr r3
   1b420:	andeq	fp, r1, r0, lsr r3
   1b424:	andeq	fp, r1, r8, lsr #8
   1b428:	mov	r3, r4
   1b42c:	mov	r2, #0
   1b430:	mov	r0, r3
   1b434:	str	r2, [r1]
   1b438:	add	sp, sp, #8
   1b43c:	pop	{r4, pc}
   1b440:	mov	r3, r4
   1b444:	mvn	r2, #1
   1b448:	mov	r0, r3
   1b44c:	str	r2, [r1]
   1b450:	add	sp, sp, #8
   1b454:	pop	{r4, pc}
   1b458:	mov	r3, r4
   1b45c:	mvn	r2, #0
   1b460:	mov	r0, r3
   1b464:	str	r2, [r1]
   1b468:	add	sp, sp, #8
   1b46c:	pop	{r4, pc}
   1b470:	movw	r3, #16572	; 0x40bc
   1b474:	movt	r3, #3
   1b478:	ldr	r0, [r3]
   1b47c:	str	r1, [sp, #4]
   1b480:	bl	1b124 <error@@Base+0x920>
   1b484:	ldr	r1, [sp, #4]
   1b488:	mov	r3, r4
   1b48c:	str	r0, [r1]
   1b490:	mov	r0, r3
   1b494:	add	sp, sp, #8
   1b498:	pop	{r4, pc}
   1b49c:	mov	r3, r4
   1b4a0:	mvn	r2, #2
   1b4a4:	mov	r0, r3
   1b4a8:	str	r2, [r1]
   1b4ac:	add	sp, sp, #8
   1b4b0:	pop	{r4, pc}
   1b4b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b4b8:	movw	r7, #496	; 0x1f0
   1b4bc:	movt	r7, #3
   1b4c0:	ldrb	r3, [r0]
   1b4c4:	sub	sp, sp, #60	; 0x3c
   1b4c8:	movw	r6, #14200	; 0x3778
   1b4cc:	ldr	r2, [r7]
   1b4d0:	cmp	r3, #0
   1b4d4:	movt	r6, #3
   1b4d8:	mov	r8, r1
   1b4dc:	add	r4, r6, #4
   1b4e0:	str	r4, [sp, #12]
   1b4e4:	str	r2, [sp, #52]	; 0x34
   1b4e8:	beq	1b5b8 <error@@Base+0xdb4>
   1b4ec:	movw	r5, #16372	; 0x3ff4
   1b4f0:	cmp	r3, #58	; 0x3a
   1b4f4:	movt	r5, #3
   1b4f8:	str	r5, [sp, #8]
   1b4fc:	movw	r5, #16512	; 0x4080
   1b500:	movt	r5, #3
   1b504:	movw	r9, #532	; 0x214
   1b508:	movw	fp, #16528	; 0x4090
   1b50c:	movt	r9, #3
   1b510:	movt	fp, #3
   1b514:	mov	r4, r0
   1b518:	mov	sl, r5
   1b51c:	beq	1b548 <error@@Base+0xd44>
   1b520:	bhi	1b55c <error@@Base+0xd58>
   1b524:	cmp	r3, #37	; 0x25
   1b528:	beq	1b5a8 <error@@Base+0xda4>
   1b52c:	cmp	r3, #46	; 0x2e
   1b530:	bne	1b58c <error@@Base+0xd88>
   1b534:	ldrb	r3, [r4, #1]!
   1b538:	cmp	r3, #0
   1b53c:	beq	1b5b8 <error@@Base+0xdb4>
   1b540:	cmp	r3, #58	; 0x3a
   1b544:	bne	1b520 <error@@Base+0xd1c>
   1b548:	mov	r0, r4
   1b54c:	bl	1b150 <error@@Base+0x94c>
   1b550:	mov	r4, r0
   1b554:	ldrb	r3, [r4, #1]!
   1b558:	b	1b538 <error@@Base+0xd34>
   1b55c:	cmp	r3, #63	; 0x3f
   1b560:	beq	1b5f8 <error@@Base+0xdf4>
   1b564:	cmp	r3, #92	; 0x5c
   1b568:	bne	1b58c <error@@Base+0xd88>
   1b56c:	ldrb	r3, [r4, #1]
   1b570:	add	r0, sp, #28
   1b574:	mov	r2, #0
   1b578:	strb	r2, [sp, #29]
   1b57c:	strb	r3, [sp, #28]
   1b580:	bl	1b1b0 <error@@Base+0x9ac>
   1b584:	ldrb	r3, [r4, #2]!
   1b588:	b	1b538 <error@@Base+0xd34>
   1b58c:	add	r0, sp, #28
   1b590:	strb	r3, [sp, #28]
   1b594:	mov	r3, #0
   1b598:	strb	r3, [sp, #29]
   1b59c:	bl	1b1b0 <error@@Base+0x9ac>
   1b5a0:	ldrb	r3, [r4, #1]!
   1b5a4:	b	1b538 <error@@Base+0xd34>
   1b5a8:	ldrb	r5, [r4, #1]
   1b5ac:	add	r0, r4, #1
   1b5b0:	cmp	r5, #0
   1b5b4:	bne	1b70c <error@@Base+0xf08>
   1b5b8:	ldr	r3, [r6]
   1b5bc:	ldr	r5, [sp, #12]
   1b5c0:	ldr	r0, [pc, #1912]	; 1bd40 <error@@Base+0x153c>
   1b5c4:	cmp	r3, r5
   1b5c8:	beq	1b810 <error@@Base+0x100c>
   1b5cc:	cmp	r8, #0
   1b5d0:	ble	1b5e0 <error@@Base+0xddc>
   1b5d4:	add	r2, r0, r8
   1b5d8:	cmp	r3, r2
   1b5dc:	rsbcs	r0, r8, r3
   1b5e0:	ldr	r2, [sp, #52]	; 0x34
   1b5e4:	ldr	r3, [r7]
   1b5e8:	cmp	r2, r3
   1b5ec:	bne	1bd3c <error@@Base+0x1538>
   1b5f0:	add	sp, sp, #60	; 0x3c
   1b5f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b5f8:	ldrb	r5, [r4, #1]
   1b5fc:	add	r0, r4, #1
   1b600:	cmp	r5, #0
   1b604:	beq	1b5b8 <error@@Base+0xdb4>
   1b608:	add	r1, sp, #56	; 0x38
   1b60c:	mov	r3, #0
   1b610:	sub	r5, r5, #66	; 0x42
   1b614:	str	r3, [r1, #-32]!	; 0xffffffe0
   1b618:	bl	1b28c <error@@Base+0xa88>
   1b61c:	mov	r4, r0
   1b620:	ldr	r0, [sp, #24]
   1b624:	cmp	r5, #54	; 0x36
   1b628:	ldrls	pc, [pc, r5, lsl #2]
   1b62c:	b	1b548 <error@@Base+0xd44>
   1b630:	andeq	fp, r1, r4, asr #16
   1b634:	andeq	fp, r1, r8, asr #10
   1b638:	andeq	fp, r1, r8, asr r8
   1b63c:	andeq	fp, r1, r8, asr #10
   1b640:	andeq	fp, r1, r8, asr #10
   1b644:	andeq	fp, r1, r8, asr #10
   1b648:	andeq	fp, r1, r8, asr #10
   1b64c:	andeq	fp, r1, r8, asr #10
   1b650:	andeq	fp, r1, r8, asr #10
   1b654:	andeq	fp, r1, r8, asr #10
   1b658:	andeq	fp, r1, r8, asr r8
   1b65c:	andeq	fp, r1, r8, asr #10
   1b660:	andeq	fp, r1, r8, asr #10
   1b664:	andeq	fp, r1, r8, asr #10
   1b668:	andeq	fp, r1, r0, lsl #17
   1b66c:	andeq	fp, r1, r8, asr #10
   1b670:	andeq	fp, r1, r8, asr #10
   1b674:	andeq	fp, r1, r8, asr #10
   1b678:	andeq	fp, r1, r8, asr #10
   1b67c:	andeq	fp, r1, r8, asr #10
   1b680:	andeq	fp, r1, r8, asr #10
   1b684:	andeq	fp, r1, r8, asr #10
   1b688:	andeq	fp, r1, r8, asr #10
   1b68c:	andeq	fp, r1, r8, asr #10
   1b690:	andeq	fp, r1, r8, asr #10
   1b694:	andeq	fp, r1, r8, asr #10
   1b698:	andeq	fp, r1, r8, asr #10
   1b69c:	andeq	fp, r1, r8, asr #10
   1b6a0:	andeq	fp, r1, r8, asr #10
   1b6a4:	andeq	fp, r1, r8, asr #10
   1b6a8:	andeq	fp, r1, r8, asr #10
   1b6ac:	andeq	fp, r1, ip, lsr #17
   1b6b0:	andeq	fp, r1, r4, asr #17
   1b6b4:	ldrdeq	fp, [r1], -r8
   1b6b8:	andeq	fp, r1, r8, ror #17
   1b6bc:	strdeq	fp, [r1], -r0
   1b6c0:	strdeq	fp, [r1], -r8
   1b6c4:	andeq	fp, r1, r8, asr #10
   1b6c8:	andeq	fp, r1, r8, asr #10
   1b6cc:	andeq	fp, r1, r8, asr #10
   1b6d0:	andeq	fp, r1, r8, asr #10
   1b6d4:	andeq	fp, r1, r8, asr #10
   1b6d8:	andeq	fp, r1, r8, ror #17
   1b6dc:	andeq	fp, r1, r8, lsl r9
   1b6e0:	andeq	fp, r1, r8, lsr r9
   1b6e4:	andeq	fp, r1, r8, asr #10
   1b6e8:	andeq	fp, r1, r0, asr r9
   1b6ec:	andeq	fp, r1, r8, asr #10
   1b6f0:	andeq	fp, r1, r8, asr #10
   1b6f4:	andeq	fp, r1, r4, asr #16
   1b6f8:	andeq	fp, r1, r8, asr #10
   1b6fc:	andeq	fp, r1, r8, asr #10
   1b700:	andeq	fp, r1, r8, asr #10
   1b704:	andeq	fp, r1, r8, asr #10
   1b708:	andeq	fp, r1, ip, lsl r8
   1b70c:	add	r1, sp, #56	; 0x38
   1b710:	mov	r3, #0
   1b714:	sub	r5, r5, #66	; 0x42
   1b718:	str	r3, [r1, #-32]!	; 0xffffffe0
   1b71c:	bl	1b28c <error@@Base+0xa88>
   1b720:	str	r0, [sp]
   1b724:	ldr	r0, [sp, #24]
   1b728:	cmp	r5, #54	; 0x36
   1b72c:	ldrls	pc, [pc, r5, lsl #2]
   1b730:	b	1bce8 <error@@Base+0x14e4>
   1b734:	andeq	fp, r1, ip, ror r9
   1b738:	andeq	fp, r1, r8, ror #25
   1b73c:	andeq	fp, r1, ip, lsl sl
   1b740:	andeq	fp, r1, ip, asr #25
   1b744:	andeq	fp, r1, r8, ror ip
   1b748:	andeq	fp, r1, r8, ror #25
   1b74c:	andeq	fp, r1, r8, ror #25
   1b750:	andeq	fp, r1, r8, ror #25
   1b754:	andeq	fp, r1, r8, ror #25
   1b758:	andeq	fp, r1, r8, ror #25
   1b75c:	muleq	r1, r4, ip
   1b760:	andeq	fp, r1, r8, ror #25
   1b764:	andeq	fp, r1, r8, ror #25
   1b768:	andeq	fp, r1, r8, ror #25
   1b76c:			; <UNDEFINED> instruction: 0x0001b9b0
   1b770:	andeq	fp, r1, r8, ror #25
   1b774:	andeq	fp, r1, r8, ror #25
   1b778:	andeq	fp, r1, r8, ror #25
   1b77c:	strdeq	fp, [r1], -r8
   1b780:	andeq	fp, r1, r8, ror #25
   1b784:	andeq	fp, r1, r8, ror #25
   1b788:	andeq	fp, r1, r8, ror #25
   1b78c:	andeq	fp, r1, r8, ror #25
   1b790:	andeq	fp, r1, r8, ror #25
   1b794:	andeq	fp, r1, r8, ror #25
   1b798:	andeq	fp, r1, r8, ror #25
   1b79c:	andeq	fp, r1, r8, ror #25
   1b7a0:	andeq	fp, r1, r8, ror #25
   1b7a4:	andeq	fp, r1, r8, ror #25
   1b7a8:	andeq	fp, r1, r8, ror #25
   1b7ac:	andeq	fp, r1, r8, ror #25
   1b7b0:	andeq	fp, r1, r8, ror #25
   1b7b4:	andeq	fp, r1, r4, ror #23
   1b7b8:	andeq	fp, r1, ip, ror #23
   1b7bc:	andeq	fp, r1, r4, lsr #21
   1b7c0:	andeq	fp, r1, r8, ror #25
   1b7c4:	andeq	fp, r1, r0, ror #24
   1b7c8:	andeq	fp, r1, r8, ror #25
   1b7cc:	andeq	fp, r1, r8, ror #25
   1b7d0:	andeq	fp, r1, r0, lsr #24
   1b7d4:	andeq	fp, r1, r8, ror #25
   1b7d8:	andeq	fp, r1, r8, ror #25
   1b7dc:	andeq	fp, r1, r8, lsr ip
   1b7e0:	andeq	fp, r1, r0, ror #21
   1b7e4:	andeq	fp, r1, r8, ror #25
   1b7e8:	andeq	fp, r1, r8, ror #25
   1b7ec:	strdeq	fp, [r1], -r8
   1b7f0:	andeq	fp, r1, r8, ror #25
   1b7f4:	andeq	fp, r1, r8, ror #25
   1b7f8:	andeq	fp, r1, ip, ror r9
   1b7fc:	andeq	fp, r1, r0, ror #22
   1b800:	andeq	fp, r1, r8, ror #25
   1b804:	andeq	fp, r1, r8, ror #25
   1b808:	andeq	fp, r1, r8, ror #25
   1b80c:	andeq	fp, r1, r0, asr #23
   1b810:	movw	r0, #14888	; 0x3a28
   1b814:	movt	r0, #2
   1b818:	b	1b5e0 <error@@Base+0xddc>
   1b81c:	bl	1e604 <error@@Base+0x3e00>
   1b820:	cmp	r0, #0
   1b824:	bne	1b548 <error@@Base+0xd44>
   1b828:	ldr	r0, [r9]
   1b82c:	bl	144dc <pclose@plt+0xafc0>
   1b830:	adds	r0, r0, #0
   1b834:	movne	r0, #1
   1b838:	cmp	r0, #0
   1b83c:	bne	1b534 <error@@Base+0xd30>
   1b840:	b	1b548 <error@@Base+0xd44>
   1b844:	bl	b4c0 <pclose@plt+0x1fa4>
   1b848:	and	r0, r0, r1
   1b84c:	adds	r0, r0, #1
   1b850:	movne	r0, #1
   1b854:	b	1b838 <error@@Base+0x1034>
   1b858:	ldr	r3, [fp]
   1b85c:	cmp	r3, #0
   1b860:	beq	1b548 <error@@Base+0xd44>
   1b864:	bl	b4c0 <pclose@plt+0x1fa4>
   1b868:	mvn	r2, #0
   1b86c:	mvn	r3, #0
   1b870:	cmp	r1, r3
   1b874:	cmpeq	r0, r2
   1b878:	bne	1b534 <error@@Base+0xd30>
   1b87c:	b	1b548 <error@@Base+0xd44>
   1b880:	bl	178a0 <pclose@plt+0xe384>
   1b884:	orrs	r3, r0, r1
   1b888:	beq	1b548 <error@@Base+0xd44>
   1b88c:	bl	b4c0 <pclose@plt+0x1fa4>
   1b890:	cmp	r0, #1
   1b894:	sbcs	r5, r1, #0
   1b898:	blt	1b548 <error@@Base+0xd44>
   1b89c:	bl	17414 <pclose@plt+0xdef8>
   1b8a0:	orrs	r2, r0, r1
   1b8a4:	beq	1b548 <error@@Base+0xd44>
   1b8a8:	b	1b534 <error@@Base+0xd30>
   1b8ac:	ldr	r0, [r6]
   1b8b0:	ldr	r5, [sp, #12]
   1b8b4:	cmp	r0, r5
   1b8b8:	movls	r0, #0
   1b8bc:	movhi	r0, #1
   1b8c0:	b	1b838 <error@@Base+0x1034>
   1b8c4:	bl	1b208 <error@@Base+0xa04>
   1b8c8:	and	r0, r0, r1
   1b8cc:	adds	r0, r0, #1
   1b8d0:	movne	r0, #1
   1b8d4:	b	1b838 <error@@Base+0x1034>
   1b8d8:	ldr	r0, [sl]
   1b8dc:	adds	r0, r0, #0
   1b8e0:	movne	r0, #1
   1b8e4:	b	1b838 <error@@Base+0x1034>
   1b8e8:	ldr	r0, [fp]
   1b8ec:	b	1b838 <error@@Base+0x1034>
   1b8f0:	bl	13bf8 <pclose@plt+0xa6dc>
   1b8f4:	b	1b838 <error@@Base+0x1034>
   1b8f8:	ldr	r0, [r9]
   1b8fc:	bl	14668 <pclose@plt+0xb14c>
   1b900:	ldrb	r3, [r0]
   1b904:	subs	r3, r3, #45	; 0x2d
   1b908:	ldrbeq	r3, [r0, #1]
   1b90c:	adds	r0, r3, #0
   1b910:	movne	r0, #1
   1b914:	b	1b838 <error@@Base+0x1034>
   1b918:	bl	1e604 <error@@Base+0x3e00>
   1b91c:	cmp	r0, #0
   1b920:	beq	1bd08 <error@@Base+0x1504>
   1b924:	bl	1e604 <error@@Base+0x3e00>
   1b928:	cmp	r0, #1
   1b92c:	movle	r0, #0
   1b930:	movgt	r0, #1
   1b934:	b	1b838 <error@@Base+0x1034>
   1b938:	bl	1e604 <error@@Base+0x3e00>
   1b93c:	cmp	r0, #0
   1b940:	bne	1b534 <error@@Base+0xd30>
   1b944:	ldr	r5, [sp, #8]
   1b948:	ldr	r0, [r5]
   1b94c:	b	1b838 <error@@Base+0x1034>
   1b950:	bl	1b208 <error@@Base+0xa04>
   1b954:	mvn	r2, #0
   1b958:	mvn	r3, #0
   1b95c:	cmp	r1, r3
   1b960:	cmpeq	r0, r2
   1b964:	beq	1b548 <error@@Base+0xd44>
   1b968:	bl	b4c0 <pclose@plt+0x1fa4>
   1b96c:	cmp	r0, #1
   1b970:	sbcs	r2, r1, #0
   1b974:	bge	1b534 <error@@Base+0xd30>
   1b978:	b	1b548 <error@@Base+0xd44>
   1b97c:	bl	b4c0 <pclose@plt+0x1fa4>
   1b980:	mvn	r2, #0
   1b984:	mvn	r3, #0
   1b988:	cmp	r1, r3
   1b98c:	cmpeq	r0, r2
   1b990:	ldr	r4, [sp]
   1b994:	beq	1bcf8 <error@@Base+0x14f4>
   1b998:	add	r2, sp, #28
   1b99c:	bl	1a480 <pclose@plt+0x10f64>
   1b9a0:	add	r0, sp, #28
   1b9a4:	bl	1b1b0 <error@@Base+0x9ac>
   1b9a8:	ldrb	r3, [r4, #1]!
   1b9ac:	b	1b538 <error@@Base+0xd34>
   1b9b0:	bl	178a0 <pclose@plt+0xe384>
   1b9b4:	mov	r4, r0
   1b9b8:	mov	r5, r1
   1b9bc:	orrs	r2, r4, r5
   1b9c0:	beq	1bcf4 <error@@Base+0x14f0>
   1b9c4:	bl	b4c0 <pclose@plt+0x1fa4>
   1b9c8:	adds	r2, r0, #1
   1b9cc:	adc	r3, r1, #0
   1b9d0:	cmp	r3, #0
   1b9d4:	cmpeq	r2, #1
   1b9d8:	bls	1bcf4 <error@@Base+0x14f0>
   1b9dc:	bl	17414 <pclose@plt+0xdef8>
   1b9e0:	mov	r2, r0
   1b9e4:	mov	r3, r1
   1b9e8:	cmp	r2, #1
   1b9ec:	sbcs	r1, r3, #0
   1b9f0:	blt	1bcf4 <error@@Base+0x14f0>
   1b9f4:	mov	r0, r4
   1b9f8:	mov	r1, r5
   1b9fc:	ldr	r4, [sp]
   1ba00:	bl	1a210 <pclose@plt+0x10cf4>
   1ba04:	add	r1, sp, #28
   1ba08:	bl	1a608 <pclose@plt+0x110ec>
   1ba0c:	add	r0, sp, #28
   1ba10:	bl	1b1b0 <error@@Base+0x9ac>
   1ba14:	ldrb	r3, [r4, #1]!
   1ba18:	b	1b538 <error@@Base+0xd34>
   1ba1c:	bl	b4c0 <pclose@plt+0x1fa4>
   1ba20:	mvn	r2, #0
   1ba24:	mvn	r3, #0
   1ba28:	cmp	r1, r3
   1ba2c:	cmpeq	r0, r2
   1ba30:	strd	r0, [sp, #16]
   1ba34:	beq	1bcf4 <error@@Base+0x14f0>
   1ba38:	ldrd	r4, [sp, #16]
   1ba3c:	orrs	r5, r4, r5
   1ba40:	beq	1bcc4 <error@@Base+0x14c0>
   1ba44:	ldrd	r0, [sp, #16]
   1ba48:	subs	r0, r0, #1
   1ba4c:	sbc	r1, r1, #0
   1ba50:	bl	17414 <pclose@plt+0xdef8>
   1ba54:	cmp	r0, #1
   1ba58:	sbcs	r2, r1, #0
   1ba5c:	blt	1bcf4 <error@@Base+0x14f0>
   1ba60:	movw	r3, #16408	; 0x4018
   1ba64:	movt	r3, #3
   1ba68:	subs	r0, r0, #1
   1ba6c:	ldr	r4, [sp]
   1ba70:	ldr	r2, [r3]
   1ba74:	sbc	r1, r1, #0
   1ba78:	sub	r2, r2, #1
   1ba7c:	asr	r3, r2, #31
   1ba80:	bl	1ed04 <error@@Base+0x4500>
   1ba84:	add	r2, sp, #28
   1ba88:	adds	r0, r0, #1
   1ba8c:	adc	r1, r1, #0
   1ba90:	bl	1a544 <pclose@plt+0x11028>
   1ba94:	add	r0, sp, #28
   1ba98:	bl	1b1b0 <error@@Base+0x9ac>
   1ba9c:	ldrb	r3, [r4, #1]!
   1baa0:	b	1b538 <error@@Base+0xd34>
   1baa4:	bl	178a0 <pclose@plt+0xe384>
   1baa8:	cmp	r0, #1
   1baac:	sbcs	r5, r1, #0
   1bab0:	blt	1bcf4 <error@@Base+0x14f0>
   1bab4:	movw	r3, #16408	; 0x4018
   1bab8:	movt	r3, #3
   1babc:	ldr	r3, [r3]
   1bac0:	cmp	r3, #1
   1bac4:	ble	1bcf4 <error@@Base+0x14f0>
   1bac8:	sub	r2, r3, #1
   1bacc:	subs	r0, r0, #1
   1bad0:	sbc	r1, r1, #0
   1bad4:	ldr	r4, [sp]
   1bad8:	asr	r3, r2, #31
   1badc:	b	1ba80 <error@@Base+0x127c>
   1bae0:	bl	1e604 <error@@Base+0x3e00>
   1bae4:	cmp	r0, #0
   1bae8:	bne	1baf0 <error@@Base+0x12ec>
   1baec:	bl	14564 <pclose@plt+0xb048>
   1baf0:	ldr	r4, [sp]
   1baf4:	b	1ba04 <error@@Base+0x1200>
   1baf8:	bl	1b208 <error@@Base+0xa04>
   1bafc:	mov	r5, r0
   1bb00:	str	r1, [sp, #4]
   1bb04:	bl	b4c0 <pclose@plt+0x1fa4>
   1bb08:	ldr	ip, [sp, #4]
   1bb0c:	mov	r2, r0
   1bb10:	mov	r3, r1
   1bb14:	cmp	r2, #1
   1bb18:	sbcs	r1, r3, #0
   1bb1c:	and	r1, r5, ip
   1bb20:	movlt	r0, #0
   1bb24:	movge	r0, #1
   1bb28:	adds	r1, r1, #1
   1bb2c:	movne	r1, #1
   1bb30:	tst	r0, r1
   1bb34:	beq	1bcf4 <error@@Base+0x14f0>
   1bb38:	mov	r1, ip
   1bb3c:	mov	r0, r5
   1bb40:	bl	1a210 <pclose@plt+0x10cf4>
   1bb44:	ldr	r4, [sp]
   1bb48:	add	r1, sp, #28
   1bb4c:	bl	1a608 <pclose@plt+0x110ec>
   1bb50:	add	r0, sp, #28
   1bb54:	bl	1b1b0 <error@@Base+0x9ac>
   1bb58:	ldrb	r3, [r4, #1]!
   1bb5c:	b	1b538 <error@@Base+0xd34>
   1bb60:	ldr	r3, [r6]
   1bb64:	ldr	r4, [sp, #12]
   1bb68:	cmp	r3, r4
   1bb6c:	bls	1bbac <error@@Base+0x13a8>
   1bb70:	ldrb	r2, [r3, #-1]
   1bb74:	cmp	r2, #32
   1bb78:	bne	1bbac <error@@Base+0x13a8>
   1bb7c:	ldr	r0, [pc, #444]	; 1bd40 <error@@Base+0x153c>
   1bb80:	sub	r3, r3, #1
   1bb84:	ldr	r4, [sp]
   1bb88:	b	1bb98 <error@@Base+0x1394>
   1bb8c:	ldrb	r2, [r3, #-1]!
   1bb90:	cmp	r2, #32
   1bb94:	bne	1bd2c <error@@Base+0x1528>
   1bb98:	cmp	r3, r0
   1bb9c:	mov	r1, r3
   1bba0:	bne	1bb8c <error@@Base+0x1388>
   1bba4:	str	r4, [sp]
   1bba8:	str	r3, [r6]
   1bbac:	ldr	r4, [sp]
   1bbb0:	mov	r2, #0
   1bbb4:	strb	r2, [r3]
   1bbb8:	ldrb	r3, [r4, #1]!
   1bbbc:	b	1b538 <error@@Base+0xd34>
   1bbc0:	ldr	r0, [r9]
   1bbc4:	bl	144dc <pclose@plt+0xafc0>
   1bbc8:	cmp	r0, #0
   1bbcc:	beq	1bcf4 <error@@Base+0x14f0>
   1bbd0:	bl	14668 <pclose@plt+0xb14c>
   1bbd4:	ldr	r4, [sp]
   1bbd8:	bl	1b1b0 <error@@Base+0x9ac>
   1bbdc:	ldrb	r3, [r4, #1]!
   1bbe0:	b	1b538 <error@@Base+0xd34>
   1bbe4:	bl	1b208 <error@@Base+0xa04>
   1bbe8:	b	1b980 <error@@Base+0x117c>
   1bbec:	ldr	r0, [sl]
   1bbf0:	ldr	r4, [sp]
   1bbf4:	b	1ba04 <error@@Base+0x1200>
   1bbf8:	bl	1e604 <error@@Base+0x3e00>
   1bbfc:	ldr	r4, [sp]
   1bc00:	cmp	r0, #0
   1bc04:	movwne	r0, #1084	; 0x43c
   1bc08:	movweq	r0, #13820	; 0x35fc
   1bc0c:	movtne	r0, #2
   1bc10:	movteq	r0, #2
   1bc14:	bl	1b1b0 <error@@Base+0x9ac>
   1bc18:	ldrb	r3, [r4, #1]!
   1bc1c:	b	1b538 <error@@Base+0xd34>
   1bc20:	bl	1e604 <error@@Base+0x3e00>
   1bc24:	cmp	r0, #0
   1bc28:	beq	1bd1c <error@@Base+0x1518>
   1bc2c:	bl	1e614 <error@@Base+0x3e10>
   1bc30:	ldr	r4, [sp]
   1bc34:	b	1ba04 <error@@Base+0x1200>
   1bc38:	bl	178a0 <pclose@plt+0xe384>
   1bc3c:	ldr	r4, [sp]
   1bc40:	orrs	r3, r0, r1
   1bc44:	beq	1bcf8 <error@@Base+0x14f4>
   1bc48:	add	r2, sp, #28
   1bc4c:	bl	1a544 <pclose@plt+0x11028>
   1bc50:	add	r0, sp, #28
   1bc54:	bl	1b1b0 <error@@Base+0x9ac>
   1bc58:	ldrb	r3, [r4, #1]!
   1bc5c:	b	1b538 <error@@Base+0xd34>
   1bc60:	ldr	r4, [sp]
   1bc64:	ldr	r0, [r9]
   1bc68:	bl	14668 <pclose@plt+0xb14c>
   1bc6c:	bl	1b1b0 <error@@Base+0x9ac>
   1bc70:	ldrb	r3, [r4, #1]!
   1bc74:	b	1b538 <error@@Base+0xd34>
   1bc78:	ldr	r4, [sp]
   1bc7c:	ldr	r0, [r9]
   1bc80:	bl	14668 <pclose@plt+0xb14c>
   1bc84:	bl	13b8c <pclose@plt+0xa670>
   1bc88:	bl	1b1b0 <error@@Base+0x9ac>
   1bc8c:	ldrb	r3, [r4, #1]!
   1bc90:	b	1b538 <error@@Base+0xd34>
   1bc94:	bl	b4c0 <pclose@plt+0x1fa4>
   1bc98:	adds	r2, r0, #1
   1bc9c:	adc	r3, r1, #0
   1bca0:	cmp	r3, #0
   1bca4:	cmpeq	r2, #1
   1bca8:	bls	1bcf4 <error@@Base+0x14f0>
   1bcac:	bl	17414 <pclose@plt+0xdef8>
   1bcb0:	cmp	r0, #1
   1bcb4:	sbcs	r4, r1, #0
   1bcb8:	blt	1bcf4 <error@@Base+0x14f0>
   1bcbc:	subs	r0, r0, #1
   1bcc0:	sbc	r1, r1, #0
   1bcc4:	ldr	r4, [sp]
   1bcc8:	b	1bc48 <error@@Base+0x1444>
   1bccc:	ldr	r4, [sp]
   1bcd0:	movw	r3, #16376	; 0x3ff8
   1bcd4:	movt	r3, #3
   1bcd8:	ldr	r0, [r3]
   1bcdc:	bl	1b1b0 <error@@Base+0x9ac>
   1bce0:	ldrb	r3, [r4, #1]!
   1bce4:	b	1b538 <error@@Base+0xd34>
   1bce8:	ldr	r4, [sp]
   1bcec:	ldrb	r3, [r4, #1]!
   1bcf0:	b	1b538 <error@@Base+0xd34>
   1bcf4:	ldr	r4, [sp]
   1bcf8:	movw	r0, #624	; 0x270
   1bcfc:	movt	r0, #2
   1bd00:	bl	1b1b0 <error@@Base+0x9ac>
   1bd04:	b	1b534 <error@@Base+0xd30>
   1bd08:	bl	14564 <pclose@plt+0xb048>
   1bd0c:	cmp	r0, #1
   1bd10:	movle	r0, #0
   1bd14:	movgt	r0, #1
   1bd18:	b	1b838 <error@@Base+0x1034>
   1bd1c:	ldr	r0, [r9]
   1bd20:	bl	14674 <pclose@plt+0xb158>
   1bd24:	ldr	r4, [sp]
   1bd28:	b	1ba04 <error@@Base+0x1200>
   1bd2c:	str	r4, [sp]
   1bd30:	mov	r3, r1
   1bd34:	str	r1, [r6]
   1bd38:	b	1bbac <error@@Base+0x13a8>
   1bd3c:	bl	9294 <__stack_chk_fail@plt>
   1bd40:	andeq	r3, r3, ip, ror r7
   1bd44:	push	{r4, r5, r6, lr}
   1bd48:	movw	r6, #16668	; 0x411c
   1bd4c:	ldr	r0, [pc, #108]	; 1bdc0 <error@@Base+0x15bc>
   1bd50:	movt	r6, #3
   1bd54:	bl	9c64 <pclose@plt+0x748>
   1bd58:	movw	r3, #12760	; 0x31d8
   1bd5c:	movt	r3, #3
   1bd60:	ldr	r2, [pc, #92]	; 1bdc4 <error@@Base+0x15c0>
   1bd64:	movw	r5, #412	; 0x19c
   1bd68:	movt	r5, #3
   1bd6c:	ldr	r3, [r3]
   1bd70:	sub	r4, r2, #60	; 0x3c
   1bd74:	cmp	r3, #0
   1bd78:	str	r0, [r6]
   1bd7c:	moveq	r0, r2
   1bd80:	movne	r0, r4
   1bd84:	bl	9c64 <pclose@plt+0x748>
   1bd88:	str	r0, [r6, #4]
   1bd8c:	add	r0, r4, #192	; 0xc0
   1bd90:	bl	9c64 <pclose@plt+0x748>
   1bd94:	str	r0, [r6, #8]
   1bd98:	add	r0, r4, #296	; 0x128
   1bd9c:	bl	9c64 <pclose@plt+0x748>
   1bda0:	str	r0, [r5]
   1bda4:	add	r0, r4, #380	; 0x17c
   1bda8:	bl	9c64 <pclose@plt+0x748>
   1bdac:	str	r0, [r5, #4]
   1bdb0:	add	r0, r4, #460	; 0x1cc
   1bdb4:	bl	9c64 <pclose@plt+0x748>
   1bdb8:	str	r0, [r5, #8]
   1bdbc:	pop	{r4, r5, r6, pc}
   1bdc0:			; <UNDEFINED> instruction: 0x000248b0
   1bdc4:	andeq	r4, r2, r0, ror #16
   1bdc8:	ldrb	r2, [r0]
   1bdcc:	movw	r3, #14200	; 0x3778
   1bdd0:	movt	r3, #3
   1bdd4:	cmp	r2, #0
   1bdd8:	add	r2, r3, #4
   1bddc:	str	r2, [r3]
   1bde0:	beq	1bde8 <error@@Base+0x15e4>
   1bde4:	b	1b4b4 <error@@Base+0xcb0>
   1bde8:	movw	r0, #14888	; 0x3a28
   1bdec:	movt	r0, #2
   1bdf0:	bx	lr
   1bdf4:	movw	r2, #412	; 0x19c
   1bdf8:	movt	r2, #3
   1bdfc:	movw	r3, #14200	; 0x3778
   1be00:	movt	r3, #3
   1be04:	ldr	r0, [r2]
   1be08:	add	r2, r3, #4
   1be0c:	str	r2, [r3]
   1be10:	ldrb	r3, [r0]
   1be14:	cmp	r3, #0
   1be18:	bne	1be28 <error@@Base+0x1624>
   1be1c:	movw	r0, #14888	; 0x3a28
   1be20:	movt	r0, #2
   1be24:	bx	lr
   1be28:	mov	r1, #0
   1be2c:	b	1b4b4 <error@@Base+0xcb0>
   1be30:	movw	r3, #12760	; 0x31d8
   1be34:	movt	r3, #3
   1be38:	push	{r4, lr}
   1be3c:	ldr	r3, [r3]
   1be40:	cmp	r3, #0
   1be44:	movw	r3, #16608	; 0x40e0
   1be48:	movt	r3, #3
   1be4c:	ldr	r4, [r3]
   1be50:	beq	1be5c <error@@Base+0x1658>
   1be54:	rsbs	r4, r4, #1
   1be58:	movcc	r4, #0
   1be5c:	bl	c360 <pclose@plt+0x2e44>
   1be60:	movw	ip, #16420	; 0x4024
   1be64:	movw	r1, #16396	; 0x400c
   1be68:	movt	ip, #3
   1be6c:	movw	r2, #16424	; 0x4028
   1be70:	movt	r1, #3
   1be74:	movt	r2, #3
   1be78:	ldr	ip, [ip]
   1be7c:	ldr	r1, [r1]
   1be80:	tst	r0, #8
   1be84:	movweq	r3, #16668	; 0x411c
   1be88:	movwne	r3, #412	; 0x19c
   1be8c:	movteq	r3, #3
   1be90:	movtne	r3, #3
   1be94:	ldreq	r0, [r3, r4, lsl #2]
   1be98:	ldrne	r0, [r3, #4]
   1be9c:	movw	r3, #14200	; 0x3778
   1bea0:	movt	r3, #3
   1bea4:	ldrb	r4, [r0]
   1bea8:	cmp	r4, #0
   1beac:	add	r4, r3, #4
   1beb0:	str	r4, [r3]
   1beb4:	movweq	r0, #14888	; 0x3a28
   1beb8:	ldr	r3, [r2]
   1bebc:	movteq	r0, #2
   1bec0:	beq	1bed4 <error@@Base+0x16d0>
   1bec4:	rsb	r1, r1, ip
   1bec8:	rsb	r1, r3, r1
   1becc:	sub	r1, r1, #2
   1bed0:	bl	1b4b4 <error@@Base+0xcb0>
   1bed4:	movw	r3, #16372	; 0x3ff4
   1bed8:	movt	r3, #3
   1bedc:	mov	r2, #0
   1bee0:	str	r2, [r3]
   1bee4:	pop	{r4, pc}
   1bee8:	movw	r2, #412	; 0x19c
   1beec:	movt	r2, #3
   1bef0:	push	{r4, r5}
   1bef4:	movw	r3, #14200	; 0x3778
   1bef8:	ldr	r0, [r2, #8]
   1befc:	movt	r3, #3
   1bf00:	movw	ip, #16420	; 0x4024
   1bf04:	movw	r1, #16396	; 0x400c
   1bf08:	movt	ip, #3
   1bf0c:	movw	r2, #16424	; 0x4028
   1bf10:	ldrb	r5, [r0]
   1bf14:	movt	r1, #3
   1bf18:	movt	r2, #3
   1bf1c:	add	r4, r3, #4
   1bf20:	cmp	r5, #0
   1bf24:	str	r4, [r3]
   1bf28:	ldr	ip, [ip]
   1bf2c:	ldr	r1, [r1]
   1bf30:	ldr	r3, [r2]
   1bf34:	bne	1bf48 <error@@Base+0x1744>
   1bf38:	movw	r0, #14888	; 0x3a28
   1bf3c:	movt	r0, #2
   1bf40:	pop	{r4, r5}
   1bf44:	bx	lr
   1bf48:	rsb	r1, r1, ip
   1bf4c:	rsb	r1, r3, r1
   1bf50:	sub	r1, r1, #2
   1bf54:	pop	{r4, r5}
   1bf58:	b	1b4b4 <error@@Base+0xcb0>
   1bf5c:	push	{r4, r5, r6, r7, r8}
   1bf60:	mov	r8, r0
   1bf64:	ldrd	r4, [r1, #8]
   1bf68:	b	1bf80 <error@@Base+0x177c>
   1bf6c:	ldrd	r2, [ip, #8]
   1bf70:	cmp	r4, r2
   1bf74:	sbcs	r6, r5, r3
   1bf78:	blt	1bf8c <error@@Base+0x1788>
   1bf7c:	mov	r8, ip
   1bf80:	ldr	ip, [r8]
   1bf84:	cmp	ip, #0
   1bf88:	bne	1bf6c <error@@Base+0x1768>
   1bf8c:	cmp	r8, r0
   1bf90:	beq	1bfbc <error@@Base+0x17b8>
   1bf94:	ldrd	r6, [r8, #16]
   1bf98:	mov	r2, r4
   1bf9c:	mov	r3, r5
   1bfa0:	cmp	r2, r6
   1bfa4:	sbcs	r0, r3, r7
   1bfa8:	movlt	r2, r6
   1bfac:	movlt	r3, r7
   1bfb0:	mov	r4, r2
   1bfb4:	mov	r5, r3
   1bfb8:	strd	r2, [r1, #8]
   1bfbc:	cmp	ip, #0
   1bfc0:	beq	1c010 <error@@Base+0x180c>
   1bfc4:	ldrd	r6, [ip, #8]
   1bfc8:	ldrd	r2, [r1, #16]
   1bfcc:	cmp	r6, r2
   1bfd0:	sbcs	r0, r7, r3
   1bfd4:	movlt	r2, r6
   1bfd8:	movlt	r3, r7
   1bfdc:	mov	r6, r2
   1bfe0:	mov	r7, r3
   1bfe4:	strd	r2, [r1, #16]
   1bfe8:	cmp	r4, r6
   1bfec:	sbcs	r3, r5, r7
   1bff0:	bge	1c004 <error@@Base+0x1800>
   1bff4:	str	ip, [r1]
   1bff8:	str	r1, [r8]
   1bffc:	pop	{r4, r5, r6, r7, r8}
   1c000:	bx	lr
   1c004:	mov	r0, r1
   1c008:	pop	{r4, r5, r6, r7, r8}
   1c00c:	b	921c <free@plt>
   1c010:	ldrd	r6, [r1, #16]
   1c014:	b	1bfe8 <error@@Base+0x17e4>
   1c018:	push	{r4, r5, r6, r7, lr}
   1c01c:	movw	r6, #496	; 0x1f0
   1c020:	movt	r6, #3
   1c024:	sub	sp, sp, #12
   1c028:	subs	r4, r1, #0
   1c02c:	mov	r5, r0
   1c030:	ldr	r3, [r6]
   1c034:	mov	r7, r2
   1c038:	streq	r4, [r0]
   1c03c:	str	r3, [sp, #4]
   1c040:	beq	1c05c <error@@Base+0x1858>
   1c044:	mov	r1, r2
   1c048:	mov	r0, r4
   1c04c:	mov	r2, r5
   1c050:	bl	1aa7c <error@@Base+0x278>
   1c054:	cmp	r0, #0
   1c058:	blt	1c150 <error@@Base+0x194c>
   1c05c:	ldr	r0, [r5, #4]
   1c060:	cmp	r0, #0
   1c064:	beq	1c06c <error@@Base+0x1868>
   1c068:	bl	921c <free@plt>
   1c06c:	cmp	r4, #0
   1c070:	mov	r3, #0
   1c074:	str	r3, [r5, #4]
   1c078:	beq	1c09c <error@@Base+0x1898>
   1c07c:	mov	r0, r4
   1c080:	bl	93c0 <strlen@plt>
   1c084:	add	r1, r0, #1
   1c088:	mov	r0, #1
   1c08c:	bl	9c40 <pclose@plt+0x724>
   1c090:	mov	r1, r4
   1c094:	str	r0, [r5, #4]
   1c098:	bl	9318 <strcpy@plt>
   1c09c:	str	r7, [r5, #8]
   1c0a0:	add	r5, sp, #8
   1c0a4:	mov	r0, r4
   1c0a8:	str	r4, [r5, #-8]!
   1c0ac:	bl	93c0 <strlen@plt>
   1c0b0:	mov	r3, r4
   1c0b4:	add	r4, r4, r0
   1c0b8:	b	1c0dc <error@@Base+0x18d8>
   1c0bc:	mov	r1, #1
   1c0c0:	mov	r2, r4
   1c0c4:	mov	r0, sp
   1c0c8:	bl	d11c <pclose@plt+0x3c00>
   1c0cc:	bl	9408 <iswupper@plt>
   1c0d0:	cmp	r0, #0
   1c0d4:	bne	1c120 <error@@Base+0x191c>
   1c0d8:	ldr	r3, [sp]
   1c0dc:	cmp	r4, r3
   1c0e0:	bhi	1c0bc <error@@Base+0x18b8>
   1c0e4:	movw	r2, #16524	; 0x408c
   1c0e8:	movt	r2, #3
   1c0ec:	movw	r3, #16256	; 0x3f80
   1c0f0:	movt	r3, #3
   1c0f4:	ldr	r2, [r2]
   1c0f8:	mov	r1, #0
   1c0fc:	str	r1, [r3, #4]
   1c100:	mov	r0, #0
   1c104:	str	r2, [r3]
   1c108:	ldr	r2, [sp, #4]
   1c10c:	ldr	r3, [r6]
   1c110:	cmp	r2, r3
   1c114:	bne	1c158 <error@@Base+0x1954>
   1c118:	add	sp, sp, #12
   1c11c:	pop	{r4, r5, r6, r7, pc}
   1c120:	movw	r2, #16524	; 0x408c
   1c124:	movt	r2, #3
   1c128:	movw	r3, #16256	; 0x3f80
   1c12c:	movt	r3, #3
   1c130:	ldr	r2, [r2]
   1c134:	mov	r1, #1
   1c138:	str	r1, [r3, #4]
   1c13c:	cmp	r2, #2
   1c140:	movne	r0, #0
   1c144:	strne	r0, [r3]
   1c148:	bne	1c108 <error@@Base+0x1904>
   1c14c:	b	1c100 <error@@Base+0x18fc>
   1c150:	mvn	r0, #0
   1c154:	b	1c108 <error@@Base+0x1904>
   1c158:	bl	9294 <__stack_chk_fail@plt>
   1c15c:	push	{r3, lr}
   1c160:	ldr	r0, [r0]
   1c164:	bl	1ab88 <error@@Base+0x384>
   1c168:	rsbs	r0, r0, #1
   1c16c:	movcc	r0, #0
   1c170:	pop	{r3, pc}
   1c174:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c178:	sub	sp, sp, #36	; 0x24
   1c17c:	ldr	sl, [sp, #76]	; 0x4c
   1c180:	ldr	r7, [sp, #80]	; 0x50
   1c184:	cmp	sl, #0
   1c188:	cmpne	r7, #0
   1c18c:	beq	1c2fc <error@@Base+0x1af8>
   1c190:	movw	r9, #16256	; 0x3f80
   1c194:	mov	r8, r0
   1c198:	movt	r9, #3
   1c19c:	str	r9, [sp, #20]
   1c1a0:	mov	r9, r1
   1c1a4:	add	r3, r2, r3
   1c1a8:	str	r2, [sp, #24]
   1c1ac:	str	r3, [sp, #28]
   1c1b0:	str	r2, [sp, #16]
   1c1b4:	ldr	ip, [sp, #24]
   1c1b8:	mov	r1, #24
   1c1bc:	mov	r0, #1
   1c1c0:	rsb	sl, ip, sl
   1c1c4:	rsb	r7, ip, r7
   1c1c8:	bl	9c40 <pclose@plt+0x724>
   1c1cc:	ldr	ip, [sp, #72]	; 0x48
   1c1d0:	add	r6, sl, #1
   1c1d4:	ldr	r1, [ip, sl, lsl #2]
   1c1d8:	add	sl, ip, sl, lsl #2
   1c1dc:	adds	r2, r8, r1
   1c1e0:	adc	r3, r9, r1, asr #31
   1c1e4:	cmp	r7, r6
   1c1e8:	mov	fp, r0
   1c1ec:	strd	r2, [r0, #8]
   1c1f0:	bge	1c20c <error@@Base+0x1a08>
   1c1f4:	b	1c278 <error@@Base+0x1a74>
   1c1f8:	cmp	r7, r6
   1c1fc:	beq	1c304 <error@@Base+0x1b00>
   1c200:	add	r6, r6, #1
   1c204:	cmp	r7, r6
   1c208:	blt	1c278 <error@@Base+0x1a74>
   1c20c:	ldr	r2, [sl, #4]
   1c210:	movw	r0, #424	; 0x1a8
   1c214:	ldr	ip, [sl], #4
   1c218:	mov	r1, fp
   1c21c:	movt	r0, #3
   1c220:	add	r3, ip, #1
   1c224:	cmp	r2, r3
   1c228:	beq	1c1f8 <error@@Base+0x19f4>
   1c22c:	adds	r2, r8, ip
   1c230:	adc	r3, r9, ip, asr #31
   1c234:	adds	r2, r2, #1
   1c238:	adc	r3, r3, #0
   1c23c:	strd	r2, [fp, #16]
   1c240:	bl	1bf5c <error@@Base+0x1758>
   1c244:	cmp	r7, r6
   1c248:	mov	r0, #1
   1c24c:	mov	r1, #24
   1c250:	ble	1c200 <error@@Base+0x19fc>
   1c254:	bl	9c40 <pclose@plt+0x724>
   1c258:	ldr	r1, [sl]
   1c25c:	add	r6, r6, #1
   1c260:	adds	r2, r8, r1
   1c264:	adc	r3, r9, r1, asr #31
   1c268:	cmp	r7, r6
   1c26c:	mov	fp, r0
   1c270:	strd	r2, [r0, #8]
   1c274:	bge	1c20c <error@@Base+0x1a08>
   1c278:	ldr	r3, [sp, #80]	; 0x50
   1c27c:	ldr	ip, [sp, #16]
   1c280:	cmp	r3, ip
   1c284:	bhi	1c2f4 <error@@Base+0x1af0>
   1c288:	ldr	ip, [sp, #28]
   1c28c:	ldr	r2, [sp, #16]
   1c290:	cmp	ip, r2
   1c294:	beq	1c2fc <error@@Base+0x1af8>
   1c298:	add	r2, r2, #1
   1c29c:	str	r2, [sp, #16]
   1c2a0:	ldr	ip, [sp, #20]
   1c2a4:	ldr	lr, [sp, #20]
   1c2a8:	ldr	r2, [sp, #16]
   1c2ac:	ldr	r0, [ip, #8]
   1c2b0:	ldr	r1, [ip, #12]
   1c2b4:	ldr	ip, [sp, #28]
   1c2b8:	rsb	r3, r2, ip
   1c2bc:	ldr	ip, [lr, #16]
   1c2c0:	add	lr, sp, #76	; 0x4c
   1c2c4:	str	lr, [sp]
   1c2c8:	add	lr, sp, #80	; 0x50
   1c2cc:	str	lr, [sp, #4]
   1c2d0:	str	ip, [sp, #12]
   1c2d4:	mov	lr, #1
   1c2d8:	str	lr, [sp, #8]
   1c2dc:	bl	1ab94 <error@@Base+0x390>
   1c2e0:	cmp	r0, #0
   1c2e4:	beq	1c2fc <error@@Base+0x1af8>
   1c2e8:	ldr	sl, [sp, #76]	; 0x4c
   1c2ec:	ldr	r7, [sp, #80]	; 0x50
   1c2f0:	b	1c1b4 <error@@Base+0x19b0>
   1c2f4:	str	r3, [sp, #16]
   1c2f8:	b	1c2a0 <error@@Base+0x1a9c>
   1c2fc:	add	sp, sp, #36	; 0x24
   1c300:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c304:	adds	r2, r8, ip
   1c308:	movw	r0, #424	; 0x1a8
   1c30c:	adc	r3, r9, ip, asr #31
   1c310:	adds	r2, r2, #1
   1c314:	adc	r3, r3, #0
   1c318:	movt	r0, #3
   1c31c:	strd	r2, [fp, #16]
   1c320:	mov	r1, fp
   1c324:	bl	1bf5c <error@@Base+0x1758>
   1c328:	b	1c200 <error@@Base+0x19fc>
   1c32c:	movw	r3, #16256	; 0x3f80
   1c330:	movt	r3, #3
   1c334:	mov	r2, #0
   1c338:	str	r2, [r3, #8]
   1c33c:	str	r2, [r3, #12]
   1c340:	str	r2, [r3, #16]
   1c344:	str	r2, [r3, #20]
   1c348:	str	r2, [r3, #24]
   1c34c:	str	r2, [r3, #28]
   1c350:	bx	lr
   1c354:	movw	r3, #16488	; 0x4068
   1c358:	movt	r3, #3
   1c35c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c360:	mov	r4, r0
   1c364:	ldr	r3, [r3]
   1c368:	sub	sp, sp, #12
   1c36c:	cmp	r3, #0
   1c370:	bne	1c444 <error@@Base+0x1c40>
   1c374:	movw	r2, #16256	; 0x3f80
   1c378:	movt	r2, #3
   1c37c:	cmp	r4, #0
   1c380:	str	r2, [sp]
   1c384:	ldr	r3, [r2, #32]
   1c388:	str	r3, [sp, #4]
   1c38c:	bne	1c3a0 <error@@Base+0x1b9c>
   1c390:	cmp	r3, #0
   1c394:	bne	1c43c <error@@Base+0x1c38>
   1c398:	mov	r3, #1
   1c39c:	str	r3, [r2, #32]
   1c3a0:	movw	r3, #16440	; 0x4038
   1c3a4:	movt	r3, #3
   1c3a8:	ldr	r3, [r3]
   1c3ac:	cmp	r3, #0
   1c3b0:	beq	1c44c <error@@Base+0x1c48>
   1c3b4:	movw	sl, #16408	; 0x4018
   1c3b8:	movt	sl, #3
   1c3bc:	ldr	r3, [sl]
   1c3c0:	cmp	r3, #1
   1c3c4:	mvngt	r6, #0
   1c3c8:	mvngt	r7, #0
   1c3cc:	movgt	fp, #1
   1c3d0:	ble	1c42c <error@@Base+0x1c28>
   1c3d4:	sub	r8, fp, #1
   1c3d8:	mov	r9, fp
   1c3dc:	mov	r0, r8
   1c3e0:	bl	1acf0 <error@@Base+0x4ec>
   1c3e4:	mov	r4, r0
   1c3e8:	mov	r5, r1
   1c3ec:	cmp	r5, r7
   1c3f0:	cmpeq	r4, r6
   1c3f4:	mov	r0, fp
   1c3f8:	beq	1c418 <error@@Base+0x1c14>
   1c3fc:	bl	1acf0 <error@@Base+0x4ec>
   1c400:	mov	r0, r4
   1c404:	mov	r1, r5
   1c408:	bl	146dc <pclose@plt+0xb1c0>
   1c40c:	mov	r0, r8
   1c410:	bl	aeec <pclose@plt+0x19d0>
   1c414:	bl	1a3a4 <pclose@plt+0x10e88>
   1c418:	ldr	r2, [sl]
   1c41c:	add	fp, fp, #1
   1c420:	sub	r2, r2, #1
   1c424:	cmp	r2, r9
   1c428:	bgt	1c3d4 <error@@Base+0x1bd0>
   1c42c:	bl	aeb0 <pclose@plt+0x1994>
   1c430:	ldr	r2, [sp, #4]
   1c434:	ldr	r3, [sp]
   1c438:	str	r2, [r3, #32]
   1c43c:	add	sp, sp, #12
   1c440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c444:	bl	1534c <pclose@plt+0xbe30>
   1c448:	b	1c374 <error@@Base+0x1b70>
   1c44c:	bl	1534c <pclose@plt+0xbe30>
   1c450:	ldr	r2, [sp, #4]
   1c454:	ldr	r3, [sp]
   1c458:	str	r2, [r3, #32]
   1c45c:	add	sp, sp, #12
   1c460:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c464:	movw	r1, #57680	; 0xe150
   1c468:	movt	r1, #2
   1c46c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c470:	mvn	r2, #0
   1c474:	ldrd	r4, [r1]
   1c478:	sub	sp, sp, #28
   1c47c:	mvn	r3, #0
   1c480:	cmp	r5, r3
   1c484:	cmpeq	r4, r2
   1c488:	strd	r4, [sp, #8]
   1c48c:	beq	1c588 <error@@Base+0x1d84>
   1c490:	movw	ip, #16440	; 0x4038
   1c494:	movt	ip, #3
   1c498:	movw	r0, #57672	; 0xe148
   1c49c:	movt	r0, #2
   1c4a0:	ldr	ip, [ip]
   1c4a4:	ldrd	r4, [r0]
   1c4a8:	cmp	ip, #0
   1c4ac:	strd	r2, [r1]
   1c4b0:	strd	r2, [r0]
   1c4b4:	strd	r4, [sp]
   1c4b8:	beq	1c5c8 <error@@Base+0x1dc4>
   1c4bc:	movw	r3, #16488	; 0x4068
   1c4c0:	movt	r3, #3
   1c4c4:	ldr	r3, [r3]
   1c4c8:	cmp	r3, #0
   1c4cc:	bne	1c5c0 <error@@Base+0x1dbc>
   1c4d0:	movw	r9, #16408	; 0x4018
   1c4d4:	movt	r9, #3
   1c4d8:	ldr	r3, [r9]
   1c4dc:	cmp	r3, #1
   1c4e0:	ble	1c588 <error@@Base+0x1d84>
   1c4e4:	mov	fp, #1
   1c4e8:	mvn	r6, #0
   1c4ec:	mov	r8, fp
   1c4f0:	mvn	r7, #0
   1c4f4:	mov	fp, r9
   1c4f8:	mov	r5, #0
   1c4fc:	str	r5, [sp, #20]
   1c500:	sub	sl, r8, #1
   1c504:	mov	r9, r8
   1c508:	mov	r0, sl
   1c50c:	bl	1acf0 <error@@Base+0x4ec>
   1c510:	mov	r4, r0
   1c514:	mov	r5, r1
   1c518:	cmp	r5, r7
   1c51c:	cmpeq	r4, r6
   1c520:	mov	r0, r8
   1c524:	beq	1c568 <error@@Base+0x1d64>
   1c528:	bl	1acf0 <error@@Base+0x4ec>
   1c52c:	ldrd	r2, [sp]
   1c530:	cmp	r4, r2
   1c534:	sbcs	r3, r5, r3
   1c538:	and	ip, r0, r1
   1c53c:	bge	1c568 <error@@Base+0x1d64>
   1c540:	ldrd	r2, [sp, #8]
   1c544:	cmp	r2, r0
   1c548:	sbcs	r3, r3, r1
   1c54c:	movge	r1, #0
   1c550:	movlt	r1, #1
   1c554:	cmn	ip, #1
   1c558:	movne	ip, #0
   1c55c:	moveq	ip, #1
   1c560:	orrs	ip, r1, ip
   1c564:	bne	1c59c <error@@Base+0x1d98>
   1c568:	ldr	r1, [fp]
   1c56c:	add	r8, r8, #1
   1c570:	sub	r1, r1, #1
   1c574:	cmp	r9, r1
   1c578:	blt	1c500 <error@@Base+0x1cfc>
   1c57c:	ldr	r5, [sp, #20]
   1c580:	cmp	r5, #0
   1c584:	bne	1c590 <error@@Base+0x1d8c>
   1c588:	add	sp, sp, #28
   1c58c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c590:	add	sp, sp, #28
   1c594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c598:	b	aeb0 <pclose@plt+0x1994>
   1c59c:	mov	r0, r4
   1c5a0:	mov	r1, r5
   1c5a4:	mov	r4, #1
   1c5a8:	str	r4, [sp, #20]
   1c5ac:	bl	146dc <pclose@plt+0xb1c0>
   1c5b0:	mov	r0, sl
   1c5b4:	bl	aeec <pclose@plt+0x19d0>
   1c5b8:	bl	1a3a4 <pclose@plt+0x10e88>
   1c5bc:	b	1c568 <error@@Base+0x1d64>
   1c5c0:	bl	1534c <pclose@plt+0xbe30>
   1c5c4:	b	1c4d0 <error@@Base+0x1ccc>
   1c5c8:	add	sp, sp, #28
   1c5cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c5d0:	b	1534c <pclose@plt+0xbe30>
   1c5d4:	push	{r4, lr}
   1c5d8:	movw	r4, #16256	; 0x3f80
   1c5dc:	movt	r4, #3
   1c5e0:	ldr	r3, [r4, #16]
   1c5e4:	tst	r3, #4096	; 0x1000
   1c5e8:	beq	1c62c <error@@Base+0x1e28>
   1c5ec:	ldr	r1, [r4, #12]
   1c5f0:	adds	r1, r1, #0
   1c5f4:	movne	r1, #1
   1c5f8:	cmp	r1, #0
   1c5fc:	beq	1c61c <error@@Base+0x1e18>
   1c600:	ldr	r3, [r4, #32]
   1c604:	mov	r0, #1
   1c608:	rsbs	r3, r3, #1
   1c60c:	movcc	r3, #0
   1c610:	str	r3, [r4, #32]
   1c614:	pop	{r4, lr}
   1c618:	b	1c354 <error@@Base+0x1b50>
   1c61c:	movw	r0, #18948	; 0x4a04
   1c620:	movt	r0, #2
   1c624:	pop	{r4, lr}
   1c628:	b	1a804 <error@@Base>
   1c62c:	add	r0, r4, #8
   1c630:	bl	1c15c <error@@Base+0x1958>
   1c634:	mov	r1, r0
   1c638:	b	1c5f8 <error@@Base+0x1df4>
   1c63c:	push	{r3, r4, r5, lr}
   1c640:	mov	r5, r0
   1c644:	ldr	r0, [r0]
   1c648:	cmp	r0, #0
   1c64c:	beq	1c664 <error@@Base+0x1e60>
   1c650:	ldr	r4, [r0]
   1c654:	bl	921c <free@plt>
   1c658:	cmp	r4, #0
   1c65c:	mov	r0, r4
   1c660:	bne	1c650 <error@@Base+0x1e4c>
   1c664:	movw	r1, #16256	; 0x3f80
   1c668:	movt	r1, #3
   1c66c:	mvn	r2, #0
   1c670:	mvn	r3, #0
   1c674:	mov	r0, #0
   1c678:	strd	r2, [r1, #40]	; 0x28
   1c67c:	strd	r2, [r1, #48]	; 0x30
   1c680:	str	r0, [r5]
   1c684:	pop	{r3, r4, r5, pc}
   1c688:	movw	r0, #424	; 0x1a8
   1c68c:	movt	r0, #3
   1c690:	b	1c63c <error@@Base+0x1e38>
   1c694:	ldr	r0, [pc]	; 1c69c <error@@Base+0x1e98>
   1c698:	b	1c63c <error@@Base+0x1e38>
   1c69c:	andeq	r0, r3, r0, asr #3
   1c6a0:	push	{r3, r4, r5, lr}
   1c6a4:	mov	r4, r0
   1c6a8:	mov	r5, r1
   1c6ac:	bl	c360 <pclose@plt+0x2e44>
   1c6b0:	ands	r0, r0, #8
   1c6b4:	bne	1c6f4 <error@@Base+0x1ef0>
   1c6b8:	movw	r3, #424	; 0x1a8
   1c6bc:	movt	r3, #3
   1c6c0:	ldr	r1, [r3, #24]
   1c6c4:	cmp	r1, #0
   1c6c8:	bne	1c6dc <error@@Base+0x1ed8>
   1c6cc:	pop	{r3, r4, r5, pc}
   1c6d0:	ldr	r1, [r1]
   1c6d4:	cmp	r1, #0
   1c6d8:	beq	1c6fc <error@@Base+0x1ef8>
   1c6dc:	ldrd	r2, [r1, #8]
   1c6e0:	cmp	r3, r5
   1c6e4:	cmpeq	r2, r4
   1c6e8:	bne	1c6d0 <error@@Base+0x1ecc>
   1c6ec:	mov	r0, #1
   1c6f0:	pop	{r3, r4, r5, pc}
   1c6f4:	mov	r0, #0
   1c6f8:	pop	{r3, r4, r5, pc}
   1c6fc:	pop	{r3, r4, r5, pc}
   1c700:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c704:	movw	ip, #496	; 0x1f0
   1c708:	sub	sp, sp, #100	; 0x64
   1c70c:	movt	ip, #3
   1c710:	mov	r4, r0
   1c714:	mov	r5, r1
   1c718:	str	ip, [sp, #60]	; 0x3c
   1c71c:	movw	sl, #16680	; 0x4128
   1c720:	strd	r2, [sp, #24]
   1c724:	movw	fp, #16256	; 0x3f80
   1c728:	ldr	r3, [ip]
   1c72c:	movw	ip, #16528	; 0x4090
   1c730:	movt	ip, #3
   1c734:	str	ip, [sp, #52]	; 0x34
   1c738:	ldr	ip, [sp, #148]	; 0x94
   1c73c:	movt	sl, #3
   1c740:	ldr	r9, [sp, #144]	; 0x90
   1c744:	movt	fp, #3
   1c748:	str	r3, [sp, #92]	; 0x5c
   1c74c:	str	ip, [sp, #68]	; 0x44
   1c750:	ldr	ip, [sp, #152]	; 0x98
   1c754:	str	ip, [sp, #64]	; 0x40
   1c758:	movw	ip, #16604	; 0x40dc
   1c75c:	str	ip, [sp, #56]	; 0x38
   1c760:	bl	17414 <pclose@plt+0xdef8>
   1c764:	ldr	ip, [sp, #56]	; 0x38
   1c768:	str	r9, [sp, #36]	; 0x24
   1c76c:	movt	ip, #3
   1c770:	str	ip, [sp, #56]	; 0x38
   1c774:	strd	r0, [sp, #40]	; 0x28
   1c778:	b	1c808 <error@@Base+0x2004>
   1c77c:	bl	16ec4 <pclose@plt+0xd9a8>
   1c780:	ldrd	r2, [sp, #40]	; 0x28
   1c784:	orrs	r3, r2, r3
   1c788:	streq	r5, [sp, #48]	; 0x30
   1c78c:	moveq	r7, r4
   1c790:	mov	r8, r0
   1c794:	mov	r9, r1
   1c798:	beq	1c7b4 <error@@Base+0x1fb0>
   1c79c:	ldrd	r2, [sp, #40]	; 0x28
   1c7a0:	mov	r7, r4
   1c7a4:	str	r5, [sp, #48]	; 0x30
   1c7a8:	adds	r2, r2, #1
   1c7ac:	adc	r3, r3, #0
   1c7b0:	strd	r2, [sp, #40]	; 0x28
   1c7b4:	mvn	r2, #0
   1c7b8:	mvn	r3, #0
   1c7bc:	cmp	r9, r3
   1c7c0:	cmpeq	r8, r2
   1c7c4:	beq	1cb10 <error@@Base+0x230c>
   1c7c8:	ldr	ip, [sp, #52]	; 0x34
   1c7cc:	ldr	r3, [ip]
   1c7d0:	cmp	r3, #0
   1c7d4:	beq	1c7ec <error@@Base+0x1fe8>
   1c7d8:	rsb	r4, r4, r8
   1c7dc:	cmp	r4, #0
   1c7e0:	rsblt	r4, r4, #0
   1c7e4:	cmp	r4, #2048	; 0x800
   1c7e8:	bgt	1ca18 <error@@Base+0x2214>
   1c7ec:	mov	r0, r7
   1c7f0:	ldr	r1, [sp, #48]	; 0x30
   1c7f4:	bl	1c6a0 <error@@Base+0x1e9c>
   1c7f8:	cmp	r0, #0
   1c7fc:	beq	1c8b8 <error@@Base+0x20b4>
   1c800:	mov	r4, r8
   1c804:	mov	r5, r9
   1c808:	ldr	r3, [sl]
   1c80c:	tst	r3, #3
   1c810:	bne	1cae4 <error@@Base+0x22e0>
   1c814:	ldrd	r2, [sp, #24]
   1c818:	ldr	ip, [sp, #24]
   1c81c:	ldr	r1, [sp, #28]
   1c820:	cmp	r4, r2
   1c824:	sbcs	r3, r5, r3
   1c828:	and	r3, ip, r1
   1c82c:	movlt	r2, #0
   1c830:	movge	r2, #1
   1c834:	adds	r3, r3, #1
   1c838:	movne	r3, #1
   1c83c:	tst	r2, r3
   1c840:	bne	1ca38 <error@@Base+0x2234>
   1c844:	ldr	ip, [sp, #36]	; 0x24
   1c848:	cmp	ip, #0
   1c84c:	beq	1ca38 <error@@Base+0x2234>
   1c850:	ldrgt	ip, [sp, #36]	; 0x24
   1c854:	add	r6, sp, #80	; 0x50
   1c858:	mov	r0, r4
   1c85c:	mov	r1, r5
   1c860:	subgt	ip, ip, #1
   1c864:	add	r2, sp, #76	; 0x4c
   1c868:	strgt	ip, [sp, #36]	; 0x24
   1c86c:	mov	r3, r6
   1c870:	ldr	ip, [sp, #136]	; 0x88
   1c874:	tst	ip, #1
   1c878:	bne	1c77c <error@@Base+0x1f78>
   1c87c:	bl	17008 <pclose@plt+0xdaec>
   1c880:	ldrd	r2, [sp, #40]	; 0x28
   1c884:	orrs	r3, r2, r3
   1c888:	mov	r8, r0
   1c88c:	mov	r9, r1
   1c890:	moveq	r7, r0
   1c894:	streq	r1, [sp, #48]	; 0x30
   1c898:	beq	1c7b4 <error@@Base+0x1fb0>
   1c89c:	ldrd	r2, [sp, #40]	; 0x28
   1c8a0:	mov	r7, r0
   1c8a4:	str	r1, [sp, #48]	; 0x30
   1c8a8:	subs	r2, r2, #1
   1c8ac:	sbc	r3, r3, #0
   1c8b0:	strd	r2, [sp, #40]	; 0x28
   1c8b4:	b	1c7b4 <error@@Base+0x1fb0>
   1c8b8:	ldr	r3, [fp]
   1c8bc:	cmp	r3, #0
   1c8c0:	movw	r3, #16600	; 0x40d8
   1c8c4:	movt	r3, #3
   1c8c8:	ldr	r2, [r3]
   1c8cc:	bne	1c9fc <error@@Base+0x21f8>
   1c8d0:	cmp	r2, #0
   1c8d4:	moveq	r2, #6
   1c8d8:	beq	1c8e8 <error@@Base+0x20e4>
   1c8dc:	cmp	r2, #2
   1c8e0:	movne	r2, #4
   1c8e4:	moveq	r2, #0
   1c8e8:	ldr	ip, [sp, #56]	; 0x38
   1c8ec:	ldr	r0, [sp, #80]	; 0x50
   1c8f0:	ldr	r3, [ip]
   1c8f4:	cmp	r3, #2
   1c8f8:	orreq	r2, r2, #8
   1c8fc:	str	r2, [sp, #20]
   1c900:	mov	r1, r2
   1c904:	bl	111fc <pclose@plt+0x7ce0>
   1c908:	mov	r1, r0
   1c90c:	mov	r5, r0
   1c910:	mov	r0, #1
   1c914:	bl	9c40 <pclose@plt+0x724>
   1c918:	mov	r4, r0
   1c91c:	mov	r0, r5
   1c920:	bl	11218 <pclose@plt+0x7cfc>
   1c924:	ldr	r2, [sp, #20]
   1c928:	mov	r3, r6
   1c92c:	ldr	r1, [sp, #76]	; 0x4c
   1c930:	str	r2, [sp]
   1c934:	mov	r5, r0
   1c938:	mov	r0, r4
   1c93c:	mov	r2, r5
   1c940:	bl	11250 <pclose@plt+0x7d34>
   1c944:	ldr	ip, [sp, #136]	; 0x88
   1c948:	ands	r6, ip, #16
   1c94c:	beq	1c970 <error@@Base+0x216c>
   1c950:	ldr	r3, [fp, #28]
   1c954:	tst	r3, #4096	; 0x1000
   1c958:	beq	1cad8 <error@@Base+0x22d4>
   1c95c:	ldr	r0, [fp, #24]
   1c960:	adds	r0, r0, #0
   1c964:	movne	r0, #1
   1c968:	cmp	r0, #0
   1c96c:	bne	1ca70 <error@@Base+0x226c>
   1c970:	ldr	r3, [fp, #16]
   1c974:	tst	r3, #4096	; 0x1000
   1c978:	beq	1ca2c <error@@Base+0x2228>
   1c97c:	ldr	r0, [fp, #12]
   1c980:	adds	r0, r0, #0
   1c984:	movne	r0, #1
   1c988:	cmp	r0, #0
   1c98c:	beq	1c9e8 <error@@Base+0x21e4>
   1c990:	ldr	lr, [sp, #136]	; 0x88
   1c994:	add	ip, sp, #84	; 0x54
   1c998:	ldr	r0, [fp, #8]
   1c99c:	add	r2, sp, #88	; 0x58
   1c9a0:	ldr	r1, [fp, #12]
   1c9a4:	ldr	r3, [sp, #80]	; 0x50
   1c9a8:	str	r2, [sp, #4]
   1c9ac:	mov	r2, #0
   1c9b0:	str	lr, [sp, #12]
   1c9b4:	str	r2, [sp, #8]
   1c9b8:	mov	r2, r4
   1c9bc:	str	ip, [sp]
   1c9c0:	bl	1ab94 <error@@Base+0x390>
   1c9c4:	cmp	r0, #0
   1c9c8:	beq	1c9e8 <error@@Base+0x21e4>
   1c9cc:	cmp	r6, #0
   1c9d0:	bne	1caec <error@@Base+0x22e8>
   1c9d4:	ldr	ip, [sp, #140]	; 0x8c
   1c9d8:	sub	ip, ip, #1
   1c9dc:	str	ip, [sp, #140]	; 0x8c
   1c9e0:	cmp	ip, #0
   1c9e4:	ble	1cb2c <error@@Base+0x2328>
   1c9e8:	mov	r0, r4
   1c9ec:	bl	921c <free@plt>
   1c9f0:	mov	r0, r5
   1c9f4:	bl	921c <free@plt>
   1c9f8:	b	1c800 <error@@Base+0x1ffc>
   1c9fc:	cmp	r2, #0
   1ca00:	moveq	r2, #7
   1ca04:	beq	1c8e8 <error@@Base+0x20e4>
   1ca08:	cmp	r2, #2
   1ca0c:	moveq	r2, #1
   1ca10:	movne	r2, #5
   1ca14:	b	1c8e8 <error@@Base+0x20e4>
   1ca18:	ldrd	r0, [sp, #40]	; 0x28
   1ca1c:	mov	r2, r8
   1ca20:	mov	r3, r9
   1ca24:	bl	17280 <pclose@plt+0xdd64>
   1ca28:	b	1c7ec <error@@Base+0x1fe8>
   1ca2c:	ldr	r0, [pc, #372]	; 1cba8 <error@@Base+0x23a4>
   1ca30:	bl	1c15c <error@@Base+0x1958>
   1ca34:	b	1c988 <error@@Base+0x2184>
   1ca38:	ldr	ip, [sp, #64]	; 0x40
   1ca3c:	cmp	ip, #0
   1ca40:	beq	1cb24 <error@@Base+0x2320>
   1ca44:	ldr	ip, [sp, #64]	; 0x40
   1ca48:	ldr	r8, [sp, #140]	; 0x8c
   1ca4c:	strd	r4, [ip]
   1ca50:	ldr	ip, [sp, #60]	; 0x3c
   1ca54:	mov	r0, r8
   1ca58:	ldr	r2, [sp, #92]	; 0x5c
   1ca5c:	ldr	r3, [ip]
   1ca60:	cmp	r2, r3
   1ca64:	bne	1cb6c <error@@Base+0x2368>
   1ca68:	add	sp, sp, #100	; 0x64
   1ca6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ca70:	ldr	ip, [fp, #28]
   1ca74:	add	r2, sp, #84	; 0x54
   1ca78:	ldr	r0, [fp, #20]
   1ca7c:	ldr	r1, [fp, #24]
   1ca80:	ldr	r3, [sp, #80]	; 0x50
   1ca84:	str	r2, [sp]
   1ca88:	add	r2, sp, #88	; 0x58
   1ca8c:	str	ip, [sp, #12]
   1ca90:	mov	ip, #0
   1ca94:	str	r2, [sp, #4]
   1ca98:	mov	r2, r4
   1ca9c:	str	ip, [sp, #8]
   1caa0:	bl	1ab94 <error@@Base+0x390>
   1caa4:	cmp	r0, #0
   1caa8:	beq	1c970 <error@@Base+0x216c>
   1caac:	mov	r1, #24
   1cab0:	mov	r0, #1
   1cab4:	bl	9c40 <pclose@plt+0x724>
   1cab8:	ldr	ip, [sp, #48]	; 0x30
   1cabc:	str	r7, [r0, #8]
   1cac0:	mov	r1, r0
   1cac4:	str	ip, [r0, #12]
   1cac8:	strd	r8, [r0, #16]
   1cacc:	ldr	r0, [pc, #216]	; 1cbac <error@@Base+0x23a8>
   1cad0:	bl	1bf5c <error@@Base+0x1758>
   1cad4:	b	1c970 <error@@Base+0x216c>
   1cad8:	ldr	r0, [pc, #208]	; 1cbb0 <error@@Base+0x23ac>
   1cadc:	bl	1c15c <error@@Base+0x1958>
   1cae0:	b	1c968 <error@@Base+0x2164>
   1cae4:	mvn	r8, #0
   1cae8:	b	1ca50 <error@@Base+0x224c>
   1caec:	ldr	ip, [sp, #84]	; 0x54
   1caf0:	mov	r0, r7
   1caf4:	ldr	lr, [sp, #88]	; 0x58
   1caf8:	mov	r2, r4
   1cafc:	ldr	r3, [sp, #80]	; 0x50
   1cb00:	ldr	r1, [sp, #48]	; 0x30
   1cb04:	stm	sp, {r5, ip, lr}
   1cb08:	bl	1c174 <error@@Base+0x1970>
   1cb0c:	b	1c9e8 <error@@Base+0x21e4>
   1cb10:	ldr	ip, [sp, #64]	; 0x40
   1cb14:	cmp	ip, #0
   1cb18:	strdne	r4, [ip]
   1cb1c:	ldrne	r8, [sp, #140]	; 0x8c
   1cb20:	bne	1ca50 <error@@Base+0x224c>
   1cb24:	ldr	r8, [sp, #140]	; 0x8c
   1cb28:	b	1ca50 <error@@Base+0x224c>
   1cb2c:	movw	r3, #16636	; 0x40fc
   1cb30:	movt	r3, #3
   1cb34:	mov	r8, r6
   1cb38:	ldr	r3, [r3]
   1cb3c:	cmp	r3, #1
   1cb40:	beq	1cb70 <error@@Base+0x236c>
   1cb44:	mov	r0, r4
   1cb48:	bl	921c <free@plt>
   1cb4c:	mov	r0, r5
   1cb50:	bl	921c <free@plt>
   1cb54:	ldr	ip, [sp, #68]	; 0x44
   1cb58:	cmp	ip, #0
   1cb5c:	ldrne	r1, [sp, #48]	; 0x30
   1cb60:	strne	r7, [ip]
   1cb64:	strne	r1, [ip, #4]
   1cb68:	b	1ca50 <error@@Base+0x224c>
   1cb6c:	bl	9294 <__stack_chk_fail@plt>
   1cb70:	movw	r0, #424	; 0x1a8
   1cb74:	movt	r0, #3
   1cb78:	bl	1c63c <error@@Base+0x1e38>
   1cb7c:	ldr	r2, [sp, #84]	; 0x54
   1cb80:	ldr	ip, [sp, #88]	; 0x58
   1cb84:	mov	r0, r7
   1cb88:	ldr	r3, [sp, #80]	; 0x50
   1cb8c:	str	r2, [sp, #4]
   1cb90:	mov	r2, r4
   1cb94:	ldr	r1, [sp, #48]	; 0x30
   1cb98:	str	r5, [sp]
   1cb9c:	str	ip, [sp, #8]
   1cba0:	bl	1c174 <error@@Base+0x1970>
   1cba4:	b	1cb44 <error@@Base+0x2340>
   1cba8:	andeq	r3, r3, r8, lsl #31
   1cbac:	andeq	r0, r3, r0, asr #3
   1cbb0:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   1cbb4:	push	{r4, r5, r6, r7, r8, r9, sl}
   1cbb8:	ldr	ip, [sp, #32]
   1cbbc:	cmp	ip, #0
   1cbc0:	movne	r4, #0
   1cbc4:	strne	r4, [ip]
   1cbc8:	movw	r4, #16544	; 0x40a0
   1cbcc:	movt	r4, #3
   1cbd0:	ldr	r4, [r4]
   1cbd4:	cmp	r4, #0
   1cbd8:	bne	1cc14 <error@@Base+0x2410>
   1cbdc:	movw	r6, #57680	; 0xe150
   1cbe0:	movt	r6, #2
   1cbe4:	mvn	r4, #0
   1cbe8:	mvn	r5, #0
   1cbec:	ldrd	r8, [r6]
   1cbf0:	cmp	r9, r5
   1cbf4:	cmpeq	r8, r4
   1cbf8:	beq	1cc14 <error@@Base+0x2410>
   1cbfc:	movw	r6, #57672	; 0xe148
   1cc00:	movt	r6, #2
   1cc04:	ldrd	r6, [r6]
   1cc08:	cmp	r0, r6
   1cc0c:	sbcs	sl, r1, r7
   1cc10:	blt	1ccc0 <error@@Base+0x24bc>
   1cc14:	movw	r4, #424	; 0x1a8
   1cc18:	movt	r4, #3
   1cc1c:	ldr	r8, [r4]
   1cc20:	cmp	r8, #0
   1cc24:	mvnne	r6, #0
   1cc28:	mvnne	r7, #0
   1cc2c:	beq	1cc68 <error@@Base+0x2464>
   1cc30:	ldrd	r4, [r8, #16]
   1cc34:	cmp	r0, r4
   1cc38:	sbcs	r9, r1, r5
   1cc3c:	bge	1cc5c <error@@Base+0x2458>
   1cc40:	cmp	r3, r7
   1cc44:	cmpeq	r2, r6
   1cc48:	beq	1cc74 <error@@Base+0x2470>
   1cc4c:	ldrd	r4, [r8, #8]
   1cc50:	cmp	r4, r2
   1cc54:	sbcs	sl, r5, r3
   1cc58:	blt	1cc74 <error@@Base+0x2470>
   1cc5c:	ldr	r8, [r8]
   1cc60:	cmp	r8, #0
   1cc64:	bne	1cc30 <error@@Base+0x242c>
   1cc68:	mov	r0, #0
   1cc6c:	pop	{r4, r5, r6, r7, r8, r9, sl}
   1cc70:	bx	lr
   1cc74:	cmp	ip, #0
   1cc78:	movne	r3, #1
   1cc7c:	strne	r3, [ip]
   1cc80:	movw	r3, #16636	; 0x40fc
   1cc84:	movt	r3, #3
   1cc88:	ldr	r3, [r3]
   1cc8c:	cmp	r3, #0
   1cc90:	beq	1cc68 <error@@Base+0x2464>
   1cc94:	ldr	r3, [sp, #28]
   1cc98:	cmp	r3, #0
   1cc9c:	bne	1ccb4 <error@@Base+0x24b0>
   1cca0:	movw	r3, #16256	; 0x3f80
   1cca4:	movt	r3, #3
   1cca8:	ldr	r3, [r3, #32]
   1ccac:	cmp	r3, #0
   1ccb0:	bne	1cc68 <error@@Base+0x2464>
   1ccb4:	mov	r0, #1
   1ccb8:	pop	{r4, r5, r6, r7, r8, r9, sl}
   1ccbc:	bx	lr
   1ccc0:	cmp	r3, r5
   1ccc4:	cmpeq	r2, r4
   1ccc8:	beq	1ccb4 <error@@Base+0x24b0>
   1cccc:	cmp	r8, r2
   1ccd0:	sbcs	r4, r9, r3
   1ccd4:	bge	1cc14 <error@@Base+0x2410>
   1ccd8:	b	1ccb4 <error@@Base+0x24b0>
   1ccdc:	push	{r4, lr}
   1cce0:	movw	r4, #16256	; 0x3f80
   1cce4:	movt	r4, #3
   1cce8:	ldr	r3, [r4, #4]
   1ccec:	cmp	r3, #0
   1ccf0:	bne	1cd08 <error@@Base+0x2504>
   1ccf4:	movw	r3, #16524	; 0x408c
   1ccf8:	movt	r3, #3
   1ccfc:	ldr	r3, [r3]
   1cd00:	str	r3, [r4]
   1cd04:	pop	{r4, pc}
   1cd08:	ldr	r0, [r4, #12]
   1cd0c:	cmp	r0, #0
   1cd10:	beq	1cd18 <error@@Base+0x2514>
   1cd14:	bl	921c <free@plt>
   1cd18:	mov	r3, #0
   1cd1c:	ldr	r0, [pc, #8]	; 1cd2c <error@@Base+0x2528>
   1cd20:	str	r3, [r4, #12]
   1cd24:	pop	{r4, lr}
   1cd28:	b	1ab64 <error@@Base+0x360>
   1cd2c:	andeq	r3, r3, r8, lsl #31
   1cd30:	push	{r3, r4, r5, lr}
   1cd34:	mov	r4, r0
   1cd38:	ldr	r0, [pc, #104]	; 1cda8 <error@@Base+0x25a4>
   1cd3c:	mov	r5, r1
   1cd40:	bl	1c63c <error@@Base+0x1e38>
   1cd44:	cmp	r4, #0
   1cd48:	beq	1cd58 <error@@Base+0x2554>
   1cd4c:	ldrb	r3, [r4]
   1cd50:	cmp	r3, #0
   1cd54:	bne	1cd94 <error@@Base+0x2590>
   1cd58:	movw	r4, #16256	; 0x3f80
   1cd5c:	movt	r4, #3
   1cd60:	ldr	r0, [r4, #24]
   1cd64:	cmp	r0, #0
   1cd68:	beq	1cd70 <error@@Base+0x256c>
   1cd6c:	bl	921c <free@plt>
   1cd70:	ldr	r0, [pc, #52]	; 1cdac <error@@Base+0x25a8>
   1cd74:	mov	r3, #0
   1cd78:	str	r3, [r4, #24]
   1cd7c:	bl	1ab64 <error@@Base+0x360>
   1cd80:	movw	r3, #16492	; 0x406c
   1cd84:	movt	r3, #3
   1cd88:	mov	r2, #1
   1cd8c:	str	r2, [r3]
   1cd90:	pop	{r3, r4, r5, pc}
   1cd94:	mov	r1, r4
   1cd98:	mov	r2, r5
   1cd9c:	ldr	r0, [pc, #8]	; 1cdac <error@@Base+0x25a8>
   1cda0:	bl	1c018 <error@@Base+0x1814>
   1cda4:	b	1cd80 <error@@Base+0x257c>
   1cda8:	andeq	r0, r3, r0, asr #3
   1cdac:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   1cdb0:	push	{r3, lr}
   1cdb4:	bl	c360 <pclose@plt+0x2e44>
   1cdb8:	tst	r0, #8
   1cdbc:	bne	1cde4 <error@@Base+0x25e0>
   1cdc0:	movw	r0, #16256	; 0x3f80
   1cdc4:	movt	r0, #3
   1cdc8:	ldr	r3, [r0, #28]
   1cdcc:	tst	r3, #4096	; 0x1000
   1cdd0:	beq	1cdec <error@@Base+0x25e8>
   1cdd4:	ldr	r0, [r0, #24]
   1cdd8:	adds	r0, r0, #0
   1cddc:	movne	r0, #1
   1cde0:	pop	{r3, pc}
   1cde4:	mov	r0, #0
   1cde8:	pop	{r3, pc}
   1cdec:	add	r0, r0, #20
   1cdf0:	pop	{r3, lr}
   1cdf4:	b	1c15c <error@@Base+0x1958>
   1cdf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cdfc:	movw	r5, #16256	; 0x3f80
   1ce00:	movt	r5, #3
   1ce04:	sub	sp, sp, #76	; 0x4c
   1ce08:	movw	r7, #496	; 0x1f0
   1ce0c:	movt	r7, #3
   1ce10:	ldr	ip, [r5, #16]
   1ce14:	mov	fp, r1
   1ce18:	ldr	r1, [r7]
   1ce1c:	mov	sl, r0
   1ce20:	tst	ip, #4096	; 0x1000
   1ce24:	ldr	ip, [r5, #48]	; 0x30
   1ce28:	mov	r8, r2
   1ce2c:	mov	r9, r3
   1ce30:	str	r1, [sp, #68]	; 0x44
   1ce34:	str	ip, [sp, #40]	; 0x28
   1ce38:	ldr	ip, [r5, #52]	; 0x34
   1ce3c:	ldr	r6, [sp, #112]	; 0x70
   1ce40:	str	ip, [sp, #44]	; 0x2c
   1ce44:	ldr	ip, [r5, #40]	; 0x28
   1ce48:	str	ip, [sp, #48]	; 0x30
   1ce4c:	ldr	ip, [r5, #44]	; 0x2c
   1ce50:	str	ip, [sp, #52]	; 0x34
   1ce54:	beq	1d048 <error@@Base+0x2844>
   1ce58:	ldr	r0, [r5, #12]
   1ce5c:	adds	r0, r0, #0
   1ce60:	movne	r0, #1
   1ce64:	cmp	r0, #0
   1ce68:	beq	1d058 <error@@Base+0x2854>
   1ce6c:	cmp	r6, #0
   1ce70:	blt	1d06c <error@@Base+0x2868>
   1ce74:	beq	1d0a4 <error@@Base+0x28a0>
   1ce78:	mov	r0, sl
   1ce7c:	mov	r1, fp
   1ce80:	mov	r4, #0
   1ce84:	mov	r2, #0
   1ce88:	add	r4, r4, #1
   1ce8c:	mov	r3, r2
   1ce90:	bl	16ec4 <pclose@plt+0xd9a8>
   1ce94:	cmp	r4, r6
   1ce98:	bne	1ce84 <error@@Base+0x2680>
   1ce9c:	str	r0, [sp, #24]
   1cea0:	str	r1, [sp, #28]
   1cea4:	ldrd	r2, [r5, #48]	; 0x30
   1cea8:	mvn	r0, #0
   1ceac:	mvn	r1, #0
   1ceb0:	movw	ip, #16256	; 0x3f80
   1ceb4:	cmp	r3, r1
   1ceb8:	cmpeq	r2, r0
   1cebc:	movt	ip, #3
   1cec0:	strd	r2, [sp, #32]
   1cec4:	beq	1cfa0 <error@@Base+0x279c>
   1cec8:	cmp	r9, r1
   1cecc:	cmpeq	r8, r0
   1ced0:	beq	1d150 <error@@Base+0x294c>
   1ced4:	cmp	r8, r2
   1ced8:	sbcs	r1, r9, r3
   1cedc:	bge	1d0ac <error@@Base+0x28a8>
   1cee0:	movw	r0, #424	; 0x1a8
   1cee4:	movt	r0, #3
   1cee8:	bl	1c63c <error@@Base+0x1e38>
   1ceec:	ldr	r0, [pc, #652]	; 1d180 <error@@Base+0x297c>
   1cef0:	bl	1c63c <error@@Base+0x1e38>
   1cef4:	movw	r3, #4352	; 0x1100
   1cef8:	movt	r3, #3
   1cefc:	str	sl, [sp, #40]	; 0x28
   1cf00:	ldr	r3, [r3]
   1cf04:	str	fp, [sp, #44]	; 0x2c
   1cf08:	add	r3, r3, r3, lsl #1
   1cf0c:	adds	r8, r8, r3
   1cf10:	adc	r9, r9, r3, asr #31
   1cf14:	ldr	r0, [sp, #24]
   1cf18:	and	r3, r8, r9
   1cf1c:	ldr	r1, [sp, #28]
   1cf20:	and	r2, r0, r1
   1cf24:	cmn	r2, #1
   1cf28:	cmnne	r3, #1
   1cf2c:	beq	1cf44 <error@@Base+0x2740>
   1cf30:	ldrd	r0, [sp, #24]
   1cf34:	cmp	r0, r8
   1cf38:	sbcs	r1, r1, r9
   1cf3c:	ldrdlt	r8, [sp, #24]
   1cf40:	andlt	r3, r8, r9
   1cf44:	cmp	sl, r8
   1cf48:	sbcs	r2, fp, r9
   1cf4c:	movge	r2, #0
   1cf50:	movlt	r2, #1
   1cf54:	cmn	r3, #1
   1cf58:	movne	r3, #0
   1cf5c:	moveq	r3, #1
   1cf60:	orrs	r3, r2, r3
   1cf64:	bne	1d07c <error@@Base+0x2878>
   1cf68:	ldr	ip, [sp, #40]	; 0x28
   1cf6c:	str	ip, [r5, #48]	; 0x30
   1cf70:	ldr	ip, [sp, #44]	; 0x2c
   1cf74:	str	ip, [r5, #52]	; 0x34
   1cf78:	ldr	ip, [sp, #48]	; 0x30
   1cf7c:	str	ip, [r5, #40]	; 0x28
   1cf80:	ldr	ip, [sp, #52]	; 0x34
   1cf84:	str	ip, [r5, #44]	; 0x2c
   1cf88:	ldr	r2, [sp, #68]	; 0x44
   1cf8c:	ldr	r3, [r7]
   1cf90:	cmp	r2, r3
   1cf94:	bne	1d14c <error@@Base+0x2948>
   1cf98:	add	sp, sp, #76	; 0x4c
   1cf9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cfa0:	movw	r0, #424	; 0x1a8
   1cfa4:	movt	r0, #3
   1cfa8:	bl	1c63c <error@@Base+0x1e38>
   1cfac:	ldr	r0, [pc, #460]	; 1d180 <error@@Base+0x297c>
   1cfb0:	bl	1c63c <error@@Base+0x1e38>
   1cfb4:	ldrd	r2, [sp, #32]
   1cfb8:	cmp	r9, r3
   1cfbc:	cmpeq	r8, r2
   1cfc0:	bne	1cef4 <error@@Base+0x26f0>
   1cfc4:	mov	r0, sl
   1cfc8:	mov	r1, fp
   1cfcc:	ldr	lr, [r5, #16]
   1cfd0:	mov	ip, #0
   1cfd4:	str	r6, [sp, #8]
   1cfd8:	mov	r2, r8
   1cfdc:	and	lr, lr, #4096	; 0x1000
   1cfe0:	mov	r3, r9
   1cfe4:	orr	lr, lr, #17
   1cfe8:	str	ip, [sp, #4]
   1cfec:	str	lr, [sp]
   1cff0:	add	lr, sp, #56	; 0x38
   1cff4:	str	ip, [sp, #12]
   1cff8:	movw	r4, #16256	; 0x3f80
   1cffc:	str	lr, [sp, #16]
   1d000:	movt	r4, #3
   1d004:	bl	1c700 <error@@Base+0x1efc>
   1d008:	cmp	r0, #0
   1d00c:	blt	1cf88 <error@@Base+0x2784>
   1d010:	ldrd	r2, [r4, #40]	; 0x28
   1d014:	mvn	r0, #0
   1d018:	mvn	r1, #0
   1d01c:	cmp	r3, r1
   1d020:	cmpeq	r2, r0
   1d024:	beq	1d090 <error@@Base+0x288c>
   1d028:	ldrd	r0, [sp, #56]	; 0x38
   1d02c:	cmp	r2, r0
   1d030:	sbcs	ip, r3, r1
   1d034:	strlt	r0, [sp, #48]	; 0x30
   1d038:	strlt	r1, [sp, #52]	; 0x34
   1d03c:	str	sl, [sp, #40]	; 0x28
   1d040:	str	fp, [sp, #44]	; 0x2c
   1d044:	b	1cf68 <error@@Base+0x2764>
   1d048:	add	r0, r5, #8
   1d04c:	bl	1c15c <error@@Base+0x1958>
   1d050:	cmp	r0, #0
   1d054:	bne	1ce6c <error@@Base+0x2668>
   1d058:	bl	1cdb0 <error@@Base+0x25ac>
   1d05c:	cmp	r0, #0
   1d060:	beq	1cf88 <error@@Base+0x2784>
   1d064:	cmp	r6, #0
   1d068:	bge	1ce74 <error@@Base+0x2670>
   1d06c:	mvn	r2, #0
   1d070:	mvn	r3, #0
   1d074:	strd	r2, [sp, #24]
   1d078:	b	1cea4 <error@@Base+0x26a0>
   1d07c:	mov	r0, sl
   1d080:	mov	r1, fp
   1d084:	ldr	sl, [sp, #40]	; 0x28
   1d088:	ldr	fp, [sp, #44]	; 0x2c
   1d08c:	b	1cfcc <error@@Base+0x27c8>
   1d090:	ldr	ip, [sp, #56]	; 0x38
   1d094:	str	ip, [sp, #48]	; 0x30
   1d098:	ldr	ip, [sp, #60]	; 0x3c
   1d09c:	str	ip, [sp, #52]	; 0x34
   1d0a0:	b	1d03c <error@@Base+0x2838>
   1d0a4:	strd	sl, [sp, #24]
   1d0a8:	b	1cea4 <error@@Base+0x26a0>
   1d0ac:	ldrd	r0, [ip, #40]	; 0x28
   1d0b0:	cmp	r0, sl
   1d0b4:	sbcs	r2, r1, fp
   1d0b8:	blt	1cee0 <error@@Base+0x26dc>
   1d0bc:	cmp	r0, r8
   1d0c0:	sbcs	r3, r1, r9
   1d0c4:	bge	1d12c <error@@Base+0x2928>
   1d0c8:	movw	r3, #4352	; 0x1100
   1d0cc:	movt	r3, #3
   1d0d0:	ldr	r3, [r3]
   1d0d4:	add	r3, r3, r3, lsl #1
   1d0d8:	adds	r8, r8, r3
   1d0dc:	adc	r9, r9, r3, asr #31
   1d0e0:	ldrd	r2, [sp, #32]
   1d0e4:	cmp	sl, r2
   1d0e8:	sbcs	r3, fp, r3
   1d0ec:	movge	sl, r0
   1d0f0:	movge	fp, r1
   1d0f4:	bge	1cf14 <error@@Base+0x2710>
   1d0f8:	movw	r3, #4352	; 0x1100
   1d0fc:	movt	r3, #3
   1d100:	ldr	r2, [r3]
   1d104:	add	r2, r2, r2, lsl #1
   1d108:	asr	r3, r2, #31
   1d10c:	cmp	sl, r2
   1d110:	sbcs	ip, fp, r3
   1d114:	blt	1d134 <error@@Base+0x2930>
   1d118:	subs	sl, sl, r2
   1d11c:	sbc	fp, fp, r3
   1d120:	str	sl, [sp, #40]	; 0x28
   1d124:	str	fp, [sp, #44]	; 0x2c
   1d128:	b	1cf14 <error@@Base+0x2710>
   1d12c:	ldrd	r8, [sp, #32]
   1d130:	b	1d0e0 <error@@Base+0x28dc>
   1d134:	mov	ip, #0
   1d138:	str	ip, [sp, #40]	; 0x28
   1d13c:	str	ip, [sp, #44]	; 0x2c
   1d140:	mov	sl, ip
   1d144:	mov	fp, ip
   1d148:	b	1cf14 <error@@Base+0x2710>
   1d14c:	bl	9294 <__stack_chk_fail@plt>
   1d150:	ldrd	r0, [ip, #40]	; 0x28
   1d154:	cmp	r0, sl
   1d158:	sbcs	r3, r1, fp
   1d15c:	bge	1d0e0 <error@@Base+0x28dc>
   1d160:	movw	r0, #424	; 0x1a8
   1d164:	movt	r0, #3
   1d168:	bl	1c63c <error@@Base+0x1e38>
   1d16c:	ldr	r0, [pc, #12]	; 1d180 <error@@Base+0x297c>
   1d170:	bl	1c63c <error@@Base+0x1e38>
   1d174:	mov	r0, sl
   1d178:	mov	r1, fp
   1d17c:	b	1cfcc <error@@Base+0x27c8>
   1d180:	andeq	r0, r3, r0, asr #3
   1d184:	push	{r4, r5, r6, lr}
   1d188:	movw	r6, #496	; 0x1f0
   1d18c:	movt	r6, #3
   1d190:	sub	sp, sp, #32
   1d194:	add	r0, sp, #8
   1d198:	ldr	r3, [r6]
   1d19c:	str	r3, [sp, #28]
   1d1a0:	bl	1afac <error@@Base+0x7a8>
   1d1a4:	ldrd	r4, [sp, #8]
   1d1a8:	mvn	r2, #0
   1d1ac:	mvn	r3, #0
   1d1b0:	cmp	r5, r3
   1d1b4:	cmpeq	r4, r2
   1d1b8:	beq	1d1e8 <error@@Base+0x29e4>
   1d1bc:	mvn	r0, #1
   1d1c0:	bl	1acf0 <error@@Base+0x4ec>
   1d1c4:	mvn	ip, #0
   1d1c8:	str	ip, [sp]
   1d1cc:	mov	r2, r0
   1d1d0:	mov	r3, r1
   1d1d4:	mov	r0, r4
   1d1d8:	mov	r1, r5
   1d1dc:	bl	1cdf8 <error@@Base+0x25f4>
   1d1e0:	mov	r0, #1
   1d1e4:	bl	1c354 <error@@Base+0x1b50>
   1d1e8:	ldr	r2, [sp, #28]
   1d1ec:	ldr	r3, [r6]
   1d1f0:	cmp	r2, r3
   1d1f4:	bne	1d200 <error@@Base+0x29fc>
   1d1f8:	add	sp, sp, #32
   1d1fc:	pop	{r4, r5, r6, pc}
   1d200:	bl	9294 <__stack_chk_fail@plt>
   1d204:	push	{r3, lr}
   1d208:	movw	r0, #424	; 0x1a8
   1d20c:	movt	r0, #3
   1d210:	bl	1c63c <error@@Base+0x1e38>
   1d214:	movw	r2, #16636	; 0x40fc
   1d218:	movt	r2, #3
   1d21c:	movw	r3, #16256	; 0x3f80
   1d220:	movt	r3, #3
   1d224:	mov	r1, #0
   1d228:	ldr	r2, [r2]
   1d22c:	str	r1, [r3, #32]
   1d230:	cmp	r2, #2
   1d234:	popne	{r3, pc}
   1d238:	pop	{r3, lr}
   1d23c:	b	1d184 <error@@Base+0x2980>
   1d240:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d244:	movw	r7, #496	; 0x1f0
   1d248:	movt	r7, #3
   1d24c:	sub	sp, sp, #44	; 0x2c
   1d250:	subs	ip, r1, #0
   1d254:	movw	r4, #16256	; 0x3f80
   1d258:	ldr	r3, [r7]
   1d25c:	movt	r4, #3
   1d260:	mov	r6, r0
   1d264:	mov	r9, r2
   1d268:	str	r3, [sp, #36]	; 0x24
   1d26c:	beq	1d27c <error@@Base+0x2a78>
   1d270:	ldrb	r3, [ip]
   1d274:	cmp	r3, #0
   1d278:	bne	1d49c <error@@Base+0x2c98>
   1d27c:	ldr	r3, [r4, #16]
   1d280:	orr	r6, r6, #16384	; 0x4000
   1d284:	tst	r3, #4096	; 0x1000
   1d288:	beq	1d4f4 <error@@Base+0x2cf0>
   1d28c:	ldr	r1, [r4, #12]
   1d290:	adds	r1, r1, #0
   1d294:	movne	r1, #1
   1d298:	cmp	r1, #0
   1d29c:	beq	1d508 <error@@Base+0x2d04>
   1d2a0:	ldr	r0, [r4, #16]
   1d2a4:	eor	r0, r6, r0
   1d2a8:	ands	r0, r0, #4096	; 0x1000
   1d2ac:	bne	1d678 <error@@Base+0x2e74>
   1d2b0:	movw	r8, #16636	; 0x40fc
   1d2b4:	movt	r8, #3
   1d2b8:	ldr	r3, [r8]
   1d2bc:	cmp	r3, #1
   1d2c0:	beq	1d640 <error@@Base+0x2e3c>
   1d2c4:	cmp	r3, #2
   1d2c8:	beq	1d568 <error@@Base+0x2d64>
   1d2cc:	mov	r3, #0
   1d2d0:	str	r3, [r4, #32]
   1d2d4:	bl	1aec4 <error@@Base+0x6c0>
   1d2d8:	cmp	r0, #0
   1d2dc:	beq	1d3bc <error@@Base+0x2bb8>
   1d2e0:	tst	r6, #1
   1d2e4:	movne	sl, #0
   1d2e8:	movne	r2, #0
   1d2ec:	movne	r3, #0
   1d2f0:	beq	1d5f4 <error@@Base+0x2df0>
   1d2f4:	mvn	r4, #0
   1d2f8:	mvn	r5, #0
   1d2fc:	cmp	r3, r5
   1d300:	cmpeq	r2, r4
   1d304:	bne	1d358 <error@@Base+0x2b54>
   1d308:	movw	fp, #16408	; 0x4018
   1d30c:	movt	fp, #3
   1d310:	add	sl, sl, #1
   1d314:	ldr	r1, [fp]
   1d318:	cmp	sl, r1
   1d31c:	bge	1d450 <error@@Base+0x2c4c>
   1d320:	mov	r4, r2
   1d324:	mov	r5, r3
   1d328:	b	1d33c <error@@Base+0x2b38>
   1d32c:	ldr	r3, [fp]
   1d330:	add	sl, sl, #1
   1d334:	cmp	sl, r3
   1d338:	bge	1d450 <error@@Base+0x2c4c>
   1d33c:	mov	r0, sl
   1d340:	bl	1acf0 <error@@Base+0x4ec>
   1d344:	mov	r2, r0
   1d348:	mov	r3, r1
   1d34c:	cmp	r3, r5
   1d350:	cmpeq	r2, r4
   1d354:	beq	1d32c <error@@Base+0x2b28>
   1d358:	add	ip, sp, #40	; 0x28
   1d35c:	stm	sp, {r6, r9}
   1d360:	mov	r0, r2
   1d364:	mov	r1, r3
   1d368:	strd	r2, [ip, #-16]!
   1d36c:	mvn	r3, #0
   1d370:	str	ip, [sp, #12]
   1d374:	mvn	r2, #0
   1d378:	mov	ip, #0
   1d37c:	str	r3, [sp, #8]
   1d380:	str	ip, [sp, #16]
   1d384:	mvn	r3, #0
   1d388:	bl	1c700 <error@@Base+0x1efc>
   1d38c:	subs	r9, r0, #0
   1d390:	beq	1d478 <error@@Base+0x2c74>
   1d394:	ldr	r0, [r8]
   1d398:	cmp	r0, #1
   1d39c:	beq	1d5b0 <error@@Base+0x2dac>
   1d3a0:	mov	r0, r9
   1d3a4:	ldr	r2, [sp, #36]	; 0x24
   1d3a8:	ldr	r3, [r7]
   1d3ac:	cmp	r2, r3
   1d3b0:	bne	1d690 <error@@Base+0x2e8c>
   1d3b4:	add	sp, sp, #44	; 0x2c
   1d3b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d3bc:	movw	r3, #16616	; 0x40e8
   1d3c0:	movt	r3, #3
   1d3c4:	ldr	r3, [r3]
   1d3c8:	cmp	r3, #1
   1d3cc:	beq	1d61c <error@@Base+0x2e18>
   1d3d0:	cmp	r3, #2
   1d3d4:	beq	1d64c <error@@Base+0x2e48>
   1d3d8:	movw	r3, #16572	; 0x40bc
   1d3dc:	tst	r6, #1
   1d3e0:	movt	r3, #3
   1d3e4:	ldr	r0, [r3]
   1d3e8:	bne	1d58c <error@@Base+0x2d88>
   1d3ec:	bl	1b124 <error@@Base+0x920>
   1d3f0:	mov	sl, r0
   1d3f4:	bl	1acf0 <error@@Base+0x4ec>
   1d3f8:	mov	r2, r0
   1d3fc:	mov	r3, r1
   1d400:	mvn	r4, #0
   1d404:	mvn	r5, #0
   1d408:	cmp	r3, r5
   1d40c:	cmpeq	r2, r4
   1d410:	bne	1d358 <error@@Base+0x2b54>
   1d414:	subs	sl, sl, #1
   1d418:	bmi	1d450 <error@@Base+0x2c4c>
   1d41c:	mov	r4, r2
   1d420:	mov	r5, r3
   1d424:	b	1d430 <error@@Base+0x2c2c>
   1d428:	subs	sl, sl, #1
   1d42c:	bcc	1d450 <error@@Base+0x2c4c>
   1d430:	mov	r0, sl
   1d434:	bl	1acf0 <error@@Base+0x4ec>
   1d438:	mov	r2, r0
   1d43c:	mov	r3, r1
   1d440:	cmp	r3, r5
   1d444:	cmpeq	r2, r4
   1d448:	beq	1d428 <error@@Base+0x2c24>
   1d44c:	b	1d358 <error@@Base+0x2b54>
   1d450:	ands	r1, r6, #512	; 0x200
   1d454:	mvn	r2, #0
   1d458:	mvn	r3, #0
   1d45c:	strd	r2, [sp, #24]
   1d460:	bne	1d3a0 <error@@Base+0x2b9c>
   1d464:	movw	r0, #19012	; 0x4a44
   1d468:	movt	r0, #2
   1d46c:	bl	1a804 <error@@Base>
   1d470:	mvn	r0, #0
   1d474:	b	1d3a4 <error@@Base+0x2ba0>
   1d478:	tst	r6, #4
   1d47c:	beq	1d5c4 <error@@Base+0x2dc0>
   1d480:	ldr	r0, [r8]
   1d484:	cmp	r0, #1
   1d488:	movne	r0, #0
   1d48c:	bne	1d3a4 <error@@Base+0x2ba0>
   1d490:	bl	1c354 <error@@Base+0x1b50>
   1d494:	mov	r0, #0
   1d498:	b	1d3a4 <error@@Base+0x2ba0>
   1d49c:	add	r0, r4, #8
   1d4a0:	mov	r2, r6
   1d4a4:	bl	1c018 <error@@Base+0x1814>
   1d4a8:	cmp	r0, #0
   1d4ac:	blt	1d5ec <error@@Base+0x2de8>
   1d4b0:	movw	r8, #16636	; 0x40fc
   1d4b4:	movt	r8, #3
   1d4b8:	ldr	r3, [r8]
   1d4bc:	cmp	r3, #0
   1d4c0:	beq	1d2d4 <error@@Base+0x2ad0>
   1d4c4:	mov	r0, #0
   1d4c8:	bl	1c354 <error@@Base+0x1b50>
   1d4cc:	movw	r0, #424	; 0x1a8
   1d4d0:	movt	r0, #3
   1d4d4:	mov	r3, #0
   1d4d8:	str	r3, [r4, #32]
   1d4dc:	bl	1c63c <error@@Base+0x1e38>
   1d4e0:	ldr	r3, [r8]
   1d4e4:	cmp	r3, #2
   1d4e8:	bne	1d2d4 <error@@Base+0x2ad0>
   1d4ec:	bl	1d184 <error@@Base+0x2980>
   1d4f0:	b	1d2d4 <error@@Base+0x2ad0>
   1d4f4:	add	r0, r4, #8
   1d4f8:	bl	1c15c <error@@Base+0x1958>
   1d4fc:	mov	r1, r0
   1d500:	cmp	r1, #0
   1d504:	bne	1d2a0 <error@@Base+0x2a9c>
   1d508:	movw	r3, #540	; 0x21c
   1d50c:	movt	r3, #2
   1d510:	ldr	r0, [r3]
   1d514:	bl	e090 <pclose@plt+0x4b74>
   1d518:	bl	ebf8 <pclose@plt+0x56dc>
   1d51c:	subs	r1, r0, #0
   1d520:	beq	1d5dc <error@@Base+0x2dd8>
   1d524:	movw	r5, #16256	; 0x3f80
   1d528:	movt	r5, #3
   1d52c:	add	r0, r5, #8
   1d530:	mov	r2, r6
   1d534:	bl	1c018 <error@@Base+0x1814>
   1d538:	cmp	r0, #0
   1d53c:	blt	1d5dc <error@@Base+0x2dd8>
   1d540:	movw	r3, #16636	; 0x40fc
   1d544:	movt	r3, #3
   1d548:	ldr	r3, [r3]
   1d54c:	cmp	r3, #2
   1d550:	bne	1d2a0 <error@@Base+0x2a9c>
   1d554:	ldr	r3, [r5, #32]
   1d558:	cmp	r3, #0
   1d55c:	bne	1d2a0 <error@@Base+0x2a9c>
   1d560:	bl	1d184 <error@@Base+0x2980>
   1d564:	b	1d2a0 <error@@Base+0x2a9c>
   1d568:	ldr	r2, [r4, #32]
   1d56c:	movw	r3, #16256	; 0x3f80
   1d570:	movt	r3, #3
   1d574:	cmp	r2, #0
   1d578:	beq	1d2cc <error@@Base+0x2ac8>
   1d57c:	mov	r2, #0
   1d580:	str	r2, [r3, #32]
   1d584:	bl	1d184 <error@@Base+0x2980>
   1d588:	b	1d2cc <error@@Base+0x2ac8>
   1d58c:	bl	1b124 <error@@Base+0x920>
   1d590:	mov	sl, r0
   1d594:	bl	1acf0 <error@@Base+0x4ec>
   1d598:	mov	r2, #0
   1d59c:	mov	r3, r2
   1d5a0:	bl	16ec4 <pclose@plt+0xd9a8>
   1d5a4:	mov	r2, r0
   1d5a8:	mov	r3, r1
   1d5ac:	b	1d2f4 <error@@Base+0x2af0>
   1d5b0:	cmp	r9, #0
   1d5b4:	ble	1d3a0 <error@@Base+0x2b9c>
   1d5b8:	bl	1c354 <error@@Base+0x1b50>
   1d5bc:	mov	r0, r9
   1d5c0:	b	1d3a4 <error@@Base+0x2ba0>
   1d5c4:	movw	r3, #16572	; 0x40bc
   1d5c8:	movt	r3, #3
   1d5cc:	ldrd	r0, [sp, #24]
   1d5d0:	ldr	r2, [r3]
   1d5d4:	bl	14f2c <pclose@plt+0xba10>
   1d5d8:	b	1d480 <error@@Base+0x2c7c>
   1d5dc:	movw	r0, #18948	; 0x4a04
   1d5e0:	mov	r1, #0
   1d5e4:	movt	r0, #2
   1d5e8:	bl	1a804 <error@@Base>
   1d5ec:	mvn	r0, #0
   1d5f0:	b	1d3a4 <error@@Base+0x2ba0>
   1d5f4:	bl	b4c0 <pclose@plt+0x1fa4>
   1d5f8:	mov	r2, r0
   1d5fc:	mov	r3, r1
   1d600:	mvn	r0, #0
   1d604:	mvn	r1, #0
   1d608:	cmp	r3, r1
   1d60c:	cmpeq	r2, r0
   1d610:	beq	1d664 <error@@Base+0x2e60>
   1d614:	mov	sl, #0
   1d618:	b	1d400 <error@@Base+0x2bfc>
   1d61c:	ands	r0, r6, #1
   1d620:	beq	1d3ec <error@@Base+0x2be8>
   1d624:	mvn	r0, #1
   1d628:	bl	1b124 <error@@Base+0x920>
   1d62c:	mov	sl, r0
   1d630:	bl	1acf0 <error@@Base+0x4ec>
   1d634:	mov	r2, r0
   1d638:	mov	r3, r1
   1d63c:	b	1d2f4 <error@@Base+0x2af0>
   1d640:	bl	1c354 <error@@Base+0x1b50>
   1d644:	ldr	r3, [r8]
   1d648:	b	1d2c4 <error@@Base+0x2ac0>
   1d64c:	ands	r0, r6, #16384	; 0x4000
   1d650:	bne	1d3d8 <error@@Base+0x2bd4>
   1d654:	tst	r6, #1
   1d658:	mvneq	r0, #1
   1d65c:	beq	1d3ec <error@@Base+0x2be8>
   1d660:	b	1d628 <error@@Base+0x2e24>
   1d664:	bl	be7c <pclose@plt+0x2960>
   1d668:	bl	b4c0 <pclose@plt+0x1fa4>
   1d66c:	mov	r2, r0
   1d670:	mov	r3, r1
   1d674:	b	1d614 <error@@Base+0x2e10>
   1d678:	movw	r0, #18980	; 0x4a24
   1d67c:	mov	r1, #0
   1d680:	movt	r0, #2
   1d684:	bl	1a804 <error@@Base>
   1d688:	mvn	r0, #0
   1d68c:	b	1d3a4 <error@@Base+0x2ba0>
   1d690:	bl	9294 <__stack_chk_fail@plt>
   1d694:	push	{r3, lr}
   1d698:	movw	r1, #54932	; 0xd694
   1d69c:	mov	r0, #28
   1d6a0:	movt	r1, #1
   1d6a4:	bl	924c <signal@plt>
   1d6a8:	movw	r2, #16648	; 0x4108
   1d6ac:	movt	r2, #3
   1d6b0:	movw	r3, #16680	; 0x4128
   1d6b4:	movt	r3, #3
   1d6b8:	ldr	r1, [r2]
   1d6bc:	ldr	r2, [r3]
   1d6c0:	cmp	r1, #0
   1d6c4:	orr	r2, r2, #4
   1d6c8:	str	r2, [r3]
   1d6cc:	popeq	{r3, pc}
   1d6d0:	pop	{r3, lr}
   1d6d4:	b	1a144 <pclose@plt+0x10c28>
   1d6d8:	push	{r3, lr}
   1d6dc:	movw	r1, #55000	; 0xd6d8
   1d6e0:	mov	r0, #20
   1d6e4:	movt	r1, #1
   1d6e8:	bl	924c <signal@plt>
   1d6ec:	movw	r2, #16648	; 0x4108
   1d6f0:	movt	r2, #3
   1d6f4:	movw	r3, #16680	; 0x4128
   1d6f8:	movt	r3, #3
   1d6fc:	ldr	r1, [r2]
   1d700:	ldr	r2, [r3]
   1d704:	cmp	r1, #0
   1d708:	orr	r2, r2, #2
   1d70c:	str	r2, [r3]
   1d710:	popeq	{r3, pc}
   1d714:	pop	{r3, lr}
   1d718:	b	1a144 <pclose@plt+0x10c28>
   1d71c:	push	{r3, lr}
   1d720:	bl	af4c <pclose@plt+0x1a30>
   1d724:	movw	r1, #55068	; 0xd71c
   1d728:	mov	r0, #2
   1d72c:	movt	r1, #1
   1d730:	bl	924c <signal@plt>
   1d734:	movw	r2, #16648	; 0x4108
   1d738:	movt	r2, #3
   1d73c:	movw	r3, #16680	; 0x4128
   1d740:	movt	r3, #3
   1d744:	ldr	r1, [r2]
   1d748:	ldr	r2, [r3]
   1d74c:	cmp	r1, #0
   1d750:	orr	r2, r2, #1
   1d754:	str	r2, [r3]
   1d758:	popeq	{r3, pc}
   1d75c:	pop	{r3, lr}
   1d760:	b	1a144 <pclose@plt+0x10c28>
   1d764:	push	{r4, lr}
   1d768:	subs	r4, r0, #0
   1d76c:	bne	1d7a4 <error@@Base+0x2fa0>
   1d770:	mov	r1, r4
   1d774:	mov	r0, #2
   1d778:	bl	924c <signal@plt>
   1d77c:	mov	r1, r4
   1d780:	mov	r0, #20
   1d784:	bl	924c <signal@plt>
   1d788:	mov	r1, #1
   1d78c:	mov	r0, #28
   1d790:	bl	924c <signal@plt>
   1d794:	mov	r1, r4
   1d798:	mov	r0, #3
   1d79c:	pop	{r4, lr}
   1d7a0:	b	924c <signal@plt>
   1d7a4:	movw	r1, #55068	; 0xd71c
   1d7a8:	mov	r0, #2
   1d7ac:	movt	r1, #1
   1d7b0:	bl	924c <signal@plt>
   1d7b4:	movw	r1, #55000	; 0xd6d8
   1d7b8:	mov	r0, #20
   1d7bc:	movt	r1, #1
   1d7c0:	bl	924c <signal@plt>
   1d7c4:	movw	r1, #54932	; 0xd694
   1d7c8:	mov	r0, #28
   1d7cc:	movt	r1, #1
   1d7d0:	bl	924c <signal@plt>
   1d7d4:	mov	r0, #3
   1d7d8:	mov	r1, #1
   1d7dc:	pop	{r4, lr}
   1d7e0:	b	924c <signal@plt>
   1d7e4:	movw	r3, #16680	; 0x4128
   1d7e8:	movt	r3, #3
   1d7ec:	push	{r4, r5, r6, r7, r8, lr}
   1d7f0:	ldr	r4, [r3]
   1d7f4:	cmp	r4, #0
   1d7f8:	popeq	{r4, r5, r6, r7, r8, pc}
   1d7fc:	tst	r4, #2
   1d800:	mov	r5, #0
   1d804:	str	r5, [r3]
   1d808:	bne	1d8ac <error@@Base+0x30a8>
   1d80c:	tst	r4, #4
   1d810:	bne	1d83c <error@@Base+0x3038>
   1d814:	tst	r4, #1
   1d818:	popeq	{r4, r5, r6, r7, r8, pc}
   1d81c:	movw	r3, #16612	; 0x40e4
   1d820:	movt	r3, #3
   1d824:	ldr	r3, [r3]
   1d828:	cmp	r3, #0
   1d82c:	popeq	{r4, r5, r6, r7, r8, pc}
   1d830:	mov	r0, #2
   1d834:	pop	{r4, r5, r6, r7, r8, lr}
   1d838:	b	9bc8 <pclose@plt+0x6ac>
   1d83c:	movw	r6, #16420	; 0x4024
   1d840:	movw	r5, #16408	; 0x4018
   1d844:	movt	r6, #3
   1d848:	movt	r5, #3
   1d84c:	ldr	r7, [r6]
   1d850:	ldr	r8, [r5]
   1d854:	bl	a5c4 <pclose@plt+0x10a8>
   1d858:	ldr	r3, [r6]
   1d85c:	ldr	r2, [r5]
   1d860:	cmp	r3, r7
   1d864:	bne	1d870 <error@@Base+0x306c>
   1d868:	cmp	r2, r8
   1d86c:	beq	1d814 <error@@Base+0x3010>
   1d870:	add	r2, r2, #1
   1d874:	movw	r3, #16380	; 0x3ffc
   1d878:	movt	r3, #3
   1d87c:	add	r2, r2, r2, lsr #31
   1d880:	asr	r2, r2, #1
   1d884:	str	r2, [r3]
   1d888:	bl	1855c <pclose@plt+0xf040>
   1d88c:	bl	187ac <pclose@plt+0xf290>
   1d890:	movw	r3, #16492	; 0x406c
   1d894:	tst	r4, #1
   1d898:	movt	r3, #3
   1d89c:	mov	r2, #1
   1d8a0:	str	r2, [r3]
   1d8a4:	bne	1d81c <error@@Base+0x3018>
   1d8a8:	pop	{r4, r5, r6, r7, r8, pc}
   1d8ac:	mov	r1, #1
   1d8b0:	mov	r0, #22
   1d8b4:	bl	924c <signal@plt>
   1d8b8:	orr	r4, r4, #4
   1d8bc:	bl	b104 <pclose@plt+0x1be8>
   1d8c0:	bl	add0 <pclose@plt+0x18b4>
   1d8c4:	bl	1a2d0 <pclose@plt+0x10db4>
   1d8c8:	mov	r0, r5
   1d8cc:	bl	9ffc <pclose@plt+0xae0>
   1d8d0:	mov	r1, r5
   1d8d4:	mov	r0, #22
   1d8d8:	bl	924c <signal@plt>
   1d8dc:	mov	r1, r5
   1d8e0:	mov	r0, #20
   1d8e4:	bl	924c <signal@plt>
   1d8e8:	bl	93a8 <getpid@plt>
   1d8ec:	mov	r1, #20
   1d8f0:	bl	9390 <kill@plt>
   1d8f4:	movw	r1, #55000	; 0xd6d8
   1d8f8:	mov	r0, #20
   1d8fc:	movt	r1, #1
   1d900:	bl	924c <signal@plt>
   1d904:	mov	r0, #1
   1d908:	bl	9ffc <pclose@plt+0xae0>
   1d90c:	bl	aca4 <pclose@plt+0x1788>
   1d910:	movw	r3, #16492	; 0x406c
   1d914:	tst	r4, #4
   1d918:	movt	r3, #3
   1d91c:	mov	r2, #1
   1d920:	str	r2, [r3]
   1d924:	beq	1d814 <error@@Base+0x3010>
   1d928:	b	1d83c <error@@Base+0x3038>
   1d92c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1d930:	mov	r1, #1
   1d934:	mov	r8, r0
   1d938:	mov	r0, #32
   1d93c:	mov	r4, r2
   1d940:	mov	r5, r3
   1d944:	ldr	r7, [sp, #32]
   1d948:	ldr	r9, [sp, #36]	; 0x24
   1d94c:	bl	9c40 <pclose@plt+0x724>
   1d950:	mov	r6, r0
   1d954:	mov	r0, r8
   1d958:	bl	93c0 <strlen@plt>
   1d95c:	mov	r1, #1
   1d960:	add	r0, r0, r1
   1d964:	bl	9c40 <pclose@plt+0x724>
   1d968:	mov	r1, r8
   1d96c:	str	r0, [r6, #8]
   1d970:	bl	9318 <strcpy@plt>
   1d974:	cmp	r7, #0
   1d978:	strd	r4, [r6, #16]
   1d97c:	strb	r9, [r6, #28]
   1d980:	streq	r7, [r6, #24]
   1d984:	beq	1d9a8 <error@@Base+0x31a4>
   1d988:	mov	r0, r7
   1d98c:	bl	93c0 <strlen@plt>
   1d990:	mov	r1, #1
   1d994:	add	r0, r0, r1
   1d998:	bl	9c40 <pclose@plt+0x724>
   1d99c:	mov	r1, r7
   1d9a0:	str	r0, [r6, #24]
   1d9a4:	bl	9318 <strcpy@plt>
   1d9a8:	mov	r0, r6
   1d9ac:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d9b0:	push	{r4, lr}
   1d9b4:	movw	r4, #472	; 0x1d8
   1d9b8:	movt	r4, #3
   1d9bc:	ldr	r3, [r4]
   1d9c0:	cmp	r3, r4
   1d9c4:	beq	1d9f0 <error@@Base+0x31ec>
   1d9c8:	ldr	r2, [r3]
   1d9cc:	mov	r0, r3
   1d9d0:	ldr	r1, [r3, #4]
   1d9d4:	str	r1, [r2, #4]
   1d9d8:	ldr	r3, [r3, #4]
   1d9dc:	str	r2, [r3]
   1d9e0:	bl	921c <free@plt>
   1d9e4:	ldr	r3, [r4]
   1d9e8:	cmp	r3, r4
   1d9ec:	bne	1d9c8 <error@@Base+0x31c4>
   1d9f0:	movw	r3, #16312	; 0x3fb8
   1d9f4:	movt	r3, #3
   1d9f8:	mov	r2, #0
   1d9fc:	str	r2, [r3]
   1da00:	str	r2, [r3, #4]
   1da04:	str	r2, [r3, #8]
   1da08:	pop	{r4, pc}
   1da0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da10:	movw	r7, #496	; 0x1f0
   1da14:	movt	r7, #3
   1da18:	sub	sp, sp, #1072	; 0x430
   1da1c:	movw	r8, #472	; 0x1d8
   1da20:	movt	r8, #3
   1da24:	ldr	r3, [r7]
   1da28:	sub	sp, sp, #4
   1da2c:	mov	r6, r0
   1da30:	ldr	r0, [r8, #8]
   1da34:	str	r3, [sp, #1068]	; 0x42c
   1da38:	bl	12c5c <pclose@plt+0x9740>
   1da3c:	movw	r1, #14520	; 0x38b8
   1da40:	movt	r1, #2
   1da44:	str	r0, [sp, #36]	; 0x24
   1da48:	bl	94b0 <fopen64@plt>
   1da4c:	mov	r4, r0
   1da50:	ldr	r0, [sp, #36]	; 0x24
   1da54:	bl	921c <free@plt>
   1da58:	cmp	r4, #0
   1da5c:	moveq	r0, #1
   1da60:	beq	1dc08 <error@@Base+0x3404>
   1da64:	movw	r9, #16312	; 0x3fb8
   1da68:	movt	r9, #3
   1da6c:	bl	1d9b0 <error@@Base+0x31ac>
   1da70:	mov	r0, r6
   1da74:	mov	fp, #0
   1da78:	str	fp, [r9, #8]
   1da7c:	bl	93c0 <strlen@plt>
   1da80:	add	r1, sp, #44	; 0x2c
   1da84:	add	r2, sp, #36	; 0x24
   1da88:	add	r3, sp, #40	; 0x28
   1da8c:	str	r2, [sp, #16]
   1da90:	str	r3, [sp, #20]
   1da94:	mov	r5, r0
   1da98:	add	r0, sp, #1072	; 0x430
   1da9c:	add	sl, r0, r5
   1daa0:	add	fp, r1, r5
   1daa4:	add	r0, sp, #44	; 0x2c
   1daa8:	mov	r1, #1024	; 0x400
   1daac:	mov	r2, r4
   1dab0:	bl	9228 <fgets@plt>
   1dab4:	cmp	r0, #0
   1dab8:	beq	1dbd0 <error@@Base+0x33cc>
   1dabc:	ldrb	r3, [sp, #44]	; 0x2c
   1dac0:	cmp	r3, #33	; 0x21
   1dac4:	beq	1daa4 <error@@Base+0x32a0>
   1dac8:	mov	r0, r6
   1dacc:	add	r1, sp, #44	; 0x2c
   1dad0:	mov	r2, r5
   1dad4:	bl	94d4 <strncmp@plt>
   1dad8:	cmp	r0, #0
   1dadc:	bne	1daa4 <error@@Base+0x32a0>
   1dae0:	ldrb	r3, [sl, #-1028]	; 0xfffffbfc
   1dae4:	cmp	r3, #9
   1dae8:	cmpne	r3, #32
   1daec:	bne	1daa4 <error@@Base+0x32a0>
   1daf0:	mov	r0, fp
   1daf4:	bl	9b0c <pclose@plt+0x5f0>
   1daf8:	str	r0, [sp, #36]	; 0x24
   1dafc:	mov	r3, r0
   1db00:	ldrb	r2, [r0]
   1db04:	cmp	r2, #0
   1db08:	beq	1daa4 <error@@Base+0x32a0>
   1db0c:	cmp	r2, #9
   1db10:	beq	1dccc <error@@Base+0x34c8>
   1db14:	tst	r2, #223	; 0xdf
   1db18:	beq	1dccc <error@@Base+0x34c8>
   1db1c:	add	r2, r0, #1
   1db20:	b	1db2c <error@@Base+0x3328>
   1db24:	tst	r1, #223	; 0xdf
   1db28:	beq	1db40 <error@@Base+0x333c>
   1db2c:	str	r2, [sp, #36]	; 0x24
   1db30:	mov	r0, r2
   1db34:	ldrb	r1, [r2], #1
   1db38:	cmp	r1, #9
   1db3c:	bne	1db24 <error@@Base+0x3320>
   1db40:	add	r2, r0, #1
   1db44:	mov	r1, #0
   1db48:	str	r2, [sp, #36]	; 0x24
   1db4c:	strb	r1, [r0]
   1db50:	ldr	r0, [sp, #36]	; 0x24
   1db54:	str	r3, [sp, #12]
   1db58:	bl	9b0c <pclose@plt+0x5f0>
   1db5c:	str	r0, [sp, #36]	; 0x24
   1db60:	ldrb	r2, [r0]
   1db64:	cmp	r2, #0
   1db68:	beq	1daa4 <error@@Base+0x32a0>
   1db6c:	ldr	r2, [sp, #20]
   1db70:	mov	r1, #0
   1db74:	ldr	r0, [sp, #16]
   1db78:	bl	19338 <pclose@plt+0xfe1c>
   1db7c:	ldr	r2, [sp, #40]	; 0x28
   1db80:	ldr	r3, [sp, #12]
   1db84:	cmp	r2, #0
   1db88:	bne	1dc24 <error@@Base+0x3420>
   1db8c:	mov	lr, r2
   1db90:	asr	r1, r0, #31
   1db94:	strd	r0, [sp, #24]
   1db98:	mov	r0, r3
   1db9c:	str	r2, [sp, #4]
   1dba0:	str	lr, [sp]
   1dba4:	ldrd	r2, [sp, #24]
   1dba8:	bl	1d92c <error@@Base+0x3128>
   1dbac:	ldr	r3, [r8, #4]
   1dbb0:	ldr	r2, [r9, #8]
   1dbb4:	add	r2, r2, #1
   1dbb8:	str	r2, [r9, #8]
   1dbbc:	str	r8, [r0]
   1dbc0:	str	r3, [r0, #4]
   1dbc4:	str	r0, [r3]
   1dbc8:	str	r0, [r8, #4]
   1dbcc:	b	1daa4 <error@@Base+0x32a0>
   1dbd0:	mov	r3, r0
   1dbd4:	mov	r0, r4
   1dbd8:	str	r3, [sp, #12]
   1dbdc:	bl	9450 <fclose@plt>
   1dbe0:	ldr	r1, [r9, #8]
   1dbe4:	movw	r2, #16312	; 0x3fb8
   1dbe8:	ldr	r3, [sp, #12]
   1dbec:	movt	r2, #3
   1dbf0:	cmp	r1, #0
   1dbf4:	ldrne	r1, [r8]
   1dbf8:	moveq	r0, #2
   1dbfc:	movne	r0, r3
   1dc00:	movne	r3, #1
   1dc04:	stmne	r2, {r1, r3}
   1dc08:	ldr	r2, [sp, #1068]	; 0x42c
   1dc0c:	ldr	r3, [r7]
   1dc10:	cmp	r2, r3
   1dc14:	bne	1dcd4 <error@@Base+0x34d0>
   1dc18:	add	sp, sp, #1072	; 0x430
   1dc1c:	add	sp, sp, #4
   1dc20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc24:	ldr	r1, [sp, #36]	; 0x24
   1dc28:	add	r0, r1, #1
   1dc2c:	str	r0, [sp, #36]	; 0x24
   1dc30:	ldrb	r2, [r1, #1]
   1dc34:	ldrb	ip, [r1]
   1dc38:	cmp	r2, #94	; 0x5e
   1dc3c:	addeq	r0, r1, #2
   1dc40:	streq	r0, [sp, #36]	; 0x24
   1dc44:	ldrbeq	r2, [r1, #2]
   1dc48:	mov	lr, r0
   1dc4c:	mov	r1, r0
   1dc50:	cmp	ip, r2
   1dc54:	beq	1dc90 <error@@Base+0x348c>
   1dc58:	cmp	r2, #0
   1dc5c:	bne	1dc6c <error@@Base+0x3468>
   1dc60:	b	1dc90 <error@@Base+0x348c>
   1dc64:	cmp	r2, #0
   1dc68:	beq	1dc8c <error@@Base+0x3488>
   1dc6c:	cmp	r2, #92	; 0x5c
   1dc70:	addeq	r2, r1, #1
   1dc74:	ldrne	r2, [sp, #36]	; 0x24
   1dc78:	add	r1, r2, #1
   1dc7c:	str	r1, [sp, #36]	; 0x24
   1dc80:	ldrb	r2, [r2, #1]
   1dc84:	cmp	ip, r2
   1dc88:	bne	1dc64 <error@@Base+0x3460>
   1dc8c:	mov	lr, r0
   1dc90:	ldrb	r2, [r1, #-1]
   1dc94:	subs	r0, r2, #36	; 0x24
   1dc98:	rsbs	r2, r0, #0
   1dc9c:	adcs	r2, r2, r0
   1dca0:	mov	r0, #0
   1dca4:	cmp	r2, #0
   1dca8:	subne	r1, r1, #1
   1dcac:	strne	r1, [sp, #36]	; 0x24
   1dcb0:	ldreq	ip, [sp, #36]	; 0x24
   1dcb4:	movne	ip, r1
   1dcb8:	mov	r1, #0
   1dcbc:	strd	r0, [sp, #24]
   1dcc0:	mov	r1, #0
   1dcc4:	strb	r1, [ip]
   1dcc8:	b	1db98 <error@@Base+0x3394>
   1dccc:	mov	r0, r3
   1dcd0:	b	1db40 <error@@Base+0x333c>
   1dcd4:	bl	9294 <__stack_chk_fail@plt>
   1dcd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dcdc:	subs	r5, r1, #1
   1dce0:	movw	r8, #496	; 0x1f0
   1dce4:	movt	r8, #3
   1dce8:	movne	r5, #1
   1dcec:	cmp	r0, #0
   1dcf0:	ldr	r3, [r8]
   1dcf4:	sub	sp, sp, #284	; 0x11c
   1dcf8:	movne	r5, #0
   1dcfc:	cmp	r5, #0
   1dd00:	mov	r4, r1
   1dd04:	mov	r6, r0
   1dd08:	str	r3, [sp, #276]	; 0x114
   1dd0c:	beq	1dd2c <error@@Base+0x3528>
   1dd10:	mov	r0, #1
   1dd14:	ldr	r2, [sp, #276]	; 0x114
   1dd18:	ldr	r3, [r8]
   1dd1c:	cmp	r2, r3
   1dd20:	bne	1e228 <error@@Base+0x3a24>
   1dd24:	add	sp, sp, #284	; 0x11c
   1dd28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd2c:	bl	1d9b0 <error@@Base+0x31ac>
   1dd30:	movw	r7, #16312	; 0x3fb8
   1dd34:	cmp	r4, #1
   1dd38:	movt	r7, #3
   1dd3c:	str	r5, [r7, #8]
   1dd40:	beq	1dd84 <error@@Base+0x3580>
   1dd44:	movw	r0, #19044	; 0x4a64
   1dd48:	movt	r0, #2
   1dd4c:	bl	117b4 <pclose@plt+0x8298>
   1dd50:	subs	r5, r0, #0
   1dd54:	beq	1dd10 <error@@Base+0x350c>
   1dd58:	ldrb	r3, [r5]
   1dd5c:	cmp	r3, #0
   1dd60:	beq	1dd10 <error@@Base+0x350c>
   1dd64:	sub	r4, r4, #2
   1dd68:	cmp	r4, #3
   1dd6c:	ldrls	pc, [pc, r4, lsl #2]
   1dd70:	b	1e220 <error@@Base+0x3a1c>
   1dd74:	andeq	lr, r1, r0, lsl #3
   1dd78:	andeq	lr, r1, r0, ror #1
   1dd7c:	muleq	r1, r8, r1
   1dd80:	andeq	lr, r1, ip, lsl #3
   1dd84:	movw	r1, #504	; 0x1f8
   1dd88:	movt	r1, #3
   1dd8c:	movw	r3, #472	; 0x1d8
   1dd90:	movt	r3, #3
   1dd94:	ldr	r4, [r1]
   1dd98:	movw	r2, #19036	; 0x4a5c
   1dd9c:	movt	r2, #2
   1dda0:	str	r2, [r3, #8]
   1dda4:	cmp	r4, #0
   1dda8:	beq	1df0c <error@@Base+0x3708>
   1ddac:	movw	r9, #16680	; 0x4128
   1ddb0:	movw	r6, #472	; 0x1d8
   1ddb4:	movt	r9, #3
   1ddb8:	movt	r6, #3
   1ddbc:	mov	r5, #0
   1ddc0:	add	r0, sp, #20
   1ddc4:	mov	r1, #256	; 0x100
   1ddc8:	mov	r2, r4
   1ddcc:	bl	9228 <fgets@plt>
   1ddd0:	cmp	r0, #0
   1ddd4:	beq	1dee8 <error@@Base+0x36e4>
   1ddd8:	ldr	sl, [r9]
   1dddc:	cmp	sl, #0
   1dde0:	bne	1e0b8 <error@@Base+0x38b4>
   1dde4:	add	r0, sp, #20
   1dde8:	bl	93c0 <strlen@plt>
   1ddec:	cmp	r0, #0
   1ddf0:	ble	1de10 <error@@Base+0x360c>
   1ddf4:	add	r3, sp, #280	; 0x118
   1ddf8:	sub	r0, r0, #1
   1ddfc:	add	r0, r3, r0
   1de00:	ldrb	r3, [r0, #-260]	; 0xfffffefc
   1de04:	cmp	r3, #10
   1de08:	strbeq	sl, [r0, #-260]	; 0xfffffefc
   1de0c:	beq	1de24 <error@@Base+0x3620>
   1de10:	mov	r0, r4
   1de14:	bl	9420 <fgetc@plt>
   1de18:	cmp	r0, #10
   1de1c:	cmnne	r0, #1
   1de20:	bne	1de10 <error@@Base+0x360c>
   1de24:	ldrb	sl, [sp, #20]
   1de28:	cmp	sl, #0
   1de2c:	beq	1dee8 <error@@Base+0x36e4>
   1de30:	bl	939c <__ctype_b_loc@plt>
   1de34:	add	ip, sp, #20
   1de38:	ldr	r3, [r0]
   1de3c:	b	1de4c <error@@Base+0x3648>
   1de40:	ldrb	sl, [ip, #1]!
   1de44:	cmp	sl, #0
   1de48:	beq	1dee8 <error@@Base+0x36e4>
   1de4c:	lsl	sl, sl, #1
   1de50:	ldrh	r2, [r3, sl]
   1de54:	tst	r2, #8192	; 0x2000
   1de58:	beq	1de40 <error@@Base+0x363c>
   1de5c:	ldrb	r1, [ip, #1]
   1de60:	add	r2, ip, #1
   1de64:	strb	r5, [ip]
   1de68:	cmp	r1, #0
   1de6c:	bne	1de80 <error@@Base+0x367c>
   1de70:	b	1dee8 <error@@Base+0x36e4>
   1de74:	ldrb	r1, [r2, #1]!
   1de78:	cmp	r1, #0
   1de7c:	beq	1dee8 <error@@Base+0x36e4>
   1de80:	lsl	r1, r1, #1
   1de84:	mov	fp, r2
   1de88:	ldrh	r1, [r3, r1]
   1de8c:	tst	r1, #8192	; 0x2000
   1de90:	bne	1de74 <error@@Base+0x3670>
   1de94:	tst	r1, #2048	; 0x800
   1de98:	beq	1df34 <error@@Base+0x3730>
   1de9c:	ldrb	r1, [r2]
   1dea0:	lsl	r2, r1, #1
   1dea4:	ldrh	r2, [r3, r2]
   1dea8:	tst	r2, #2048	; 0x800
   1deac:	beq	1dee8 <error@@Base+0x36e4>
   1deb0:	cmp	r1, #0
   1deb4:	beq	1dee8 <error@@Base+0x36e4>
   1deb8:	tst	r2, #8192	; 0x2000
   1debc:	bne	1df7c <error@@Base+0x3778>
   1dec0:	add	r2, fp, #1
   1dec4:	b	1ded8 <error@@Base+0x36d4>
   1dec8:	lsl	r1, r1, #1
   1decc:	ldrh	r1, [r3, r1]
   1ded0:	tst	r1, #8192	; 0x2000
   1ded4:	bne	1df80 <error@@Base+0x377c>
   1ded8:	mov	r0, r2
   1dedc:	ldrb	r1, [r2], #1
   1dee0:	cmp	r1, #0
   1dee4:	bne	1dec8 <error@@Base+0x36c4>
   1dee8:	movw	r3, #504	; 0x1f8
   1deec:	movt	r3, #3
   1def0:	ldr	r3, [r3]
   1def4:	cmp	r4, r3
   1def8:	beq	1df0c <error@@Base+0x3708>
   1defc:	mov	r0, r4
   1df00:	bl	951c <pclose@plt>
   1df04:	cmp	r0, #0
   1df08:	bne	1e1a4 <error@@Base+0x39a0>
   1df0c:	movw	r3, #472	; 0x1d8
   1df10:	movt	r3, #3
   1df14:	ldr	r2, [r3]
   1df18:	cmp	r2, r3
   1df1c:	moveq	r0, #2
   1df20:	movne	r3, #1
   1df24:	strne	r2, [r7]
   1df28:	movne	r0, #0
   1df2c:	strne	r3, [r7, #4]
   1df30:	b	1dd14 <error@@Base+0x3510>
   1df34:	ldrb	r1, [r2]
   1df38:	cmp	r1, #0
   1df3c:	beq	1dee8 <error@@Base+0x36e4>
   1df40:	lsl	r1, r1, #1
   1df44:	ldrh	r1, [r3, r1]
   1df48:	tst	r1, #8192	; 0x2000
   1df4c:	bne	1dfd0 <error@@Base+0x37cc>
   1df50:	add	r2, r2, #1
   1df54:	b	1df68 <error@@Base+0x3764>
   1df58:	lsl	r1, r1, #1
   1df5c:	ldrh	r1, [r3, r1]
   1df60:	tst	r1, #8192	; 0x2000
   1df64:	bne	1dfd0 <error@@Base+0x37cc>
   1df68:	mov	fp, r2
   1df6c:	ldrb	r1, [r2], #1
   1df70:	cmp	r1, #0
   1df74:	bne	1df58 <error@@Base+0x3754>
   1df78:	b	1dee8 <error@@Base+0x36e4>
   1df7c:	mov	r0, fp
   1df80:	ldrb	r2, [r0, #1]
   1df84:	add	sl, r0, #1
   1df88:	strb	r5, [r0]
   1df8c:	cmp	r2, #0
   1df90:	beq	1dee8 <error@@Base+0x36e4>
   1df94:	lsl	r2, r2, #1
   1df98:	ldrh	r2, [r3, r2]
   1df9c:	tst	r2, #8192	; 0x2000
   1dfa0:	beq	1e000 <error@@Base+0x37fc>
   1dfa4:	add	r2, r0, #2
   1dfa8:	b	1dfbc <error@@Base+0x37b8>
   1dfac:	lsl	r1, r1, #1
   1dfb0:	ldrh	r1, [r3, r1]
   1dfb4:	tst	r1, #8192	; 0x2000
   1dfb8:	beq	1e000 <error@@Base+0x37fc>
   1dfbc:	mov	sl, r2
   1dfc0:	ldrb	r1, [r2], #1
   1dfc4:	cmp	r1, #0
   1dfc8:	bne	1dfac <error@@Base+0x37a8>
   1dfcc:	b	1dee8 <error@@Base+0x36e4>
   1dfd0:	add	r1, fp, #1
   1dfd4:	b	1dfe8 <error@@Base+0x37e4>
   1dfd8:	lsl	r2, r2, #1
   1dfdc:	ldrh	r2, [r3, r2]
   1dfe0:	tst	r2, #8192	; 0x2000
   1dfe4:	beq	1e214 <error@@Base+0x3a10>
   1dfe8:	mov	fp, r1
   1dfec:	add	r1, r1, #1
   1dff0:	ldrb	r2, [fp]
   1dff4:	cmp	r2, #0
   1dff8:	bne	1dfd8 <error@@Base+0x37d4>
   1dffc:	b	1dee8 <error@@Base+0x36e4>
   1e000:	add	r2, sl, #1
   1e004:	b	1e018 <error@@Base+0x3814>
   1e008:	lsl	r1, r1, #1
   1e00c:	ldrh	r1, [r3, r1]
   1e010:	tst	r1, #8192	; 0x2000
   1e014:	bne	1e02c <error@@Base+0x3828>
   1e018:	mov	r0, r2
   1e01c:	ldrb	r1, [r2], #1
   1e020:	cmp	r1, #0
   1e024:	bne	1e008 <error@@Base+0x3804>
   1e028:	b	1dee8 <error@@Base+0x36e4>
   1e02c:	strb	r5, [r0]
   1e030:	ldrb	r3, [sp, #20]
   1e034:	cmp	r3, #0
   1e038:	beq	1dee8 <error@@Base+0x36e4>
   1e03c:	ldrb	r3, [fp]
   1e040:	cmp	r3, #0
   1e044:	beq	1dee8 <error@@Base+0x36e4>
   1e048:	ldrb	r3, [sl]
   1e04c:	cmp	r3, #0
   1e050:	beq	1dee8 <error@@Base+0x36e4>
   1e054:	mov	r0, fp
   1e058:	mov	r1, #0
   1e05c:	mov	r2, #10
   1e060:	bl	91e0 <strtol@plt>
   1e064:	cmp	r0, #0
   1e068:	ble	1dee8 <error@@Base+0x36e4>
   1e06c:	mov	r1, #0
   1e070:	mov	r2, #10
   1e074:	mov	r0, fp
   1e078:	bl	91e0 <strtol@plt>
   1e07c:	str	r5, [sp]
   1e080:	str	r5, [sp, #4]
   1e084:	mov	r2, r0
   1e088:	asr	r3, r0, #31
   1e08c:	mov	r0, sl
   1e090:	bl	1d92c <error@@Base+0x3128>
   1e094:	ldr	r3, [r6, #4]
   1e098:	ldr	r2, [r7, #8]
   1e09c:	add	r2, r2, #1
   1e0a0:	str	r2, [r7, #8]
   1e0a4:	str	r6, [r0]
   1e0a8:	str	r3, [r0, #4]
   1e0ac:	str	r0, [r3]
   1e0b0:	str	r0, [r6, #4]
   1e0b4:	b	1ddc0 <error@@Base+0x35bc>
   1e0b8:	movw	r3, #504	; 0x1f8
   1e0bc:	movt	r3, #3
   1e0c0:	ldr	r3, [r3]
   1e0c4:	cmp	r4, r3
   1e0c8:	moveq	r0, #4
   1e0cc:	beq	1dd14 <error@@Base+0x3510>
   1e0d0:	mov	r0, r4
   1e0d4:	bl	951c <pclose@plt>
   1e0d8:	mov	r0, #4
   1e0dc:	b	1dd14 <error@@Base+0x3510>
   1e0e0:	movw	r4, #14520	; 0x38b8
   1e0e4:	movt	r4, #2
   1e0e8:	mov	r0, r6
   1e0ec:	bl	12da8 <pclose@plt+0x988c>
   1e0f0:	subs	r9, r0, #0
   1e0f4:	mov	r0, r5
   1e0f8:	beq	1e1bc <error@@Base+0x39b8>
   1e0fc:	bl	93c0 <strlen@plt>
   1e100:	mov	fp, r0
   1e104:	mov	r0, r4
   1e108:	bl	93c0 <strlen@plt>
   1e10c:	mov	sl, r0
   1e110:	mov	r0, r9
   1e114:	bl	93c0 <strlen@plt>
   1e118:	add	r3, fp, sl
   1e11c:	add	r3, r3, #5
   1e120:	mov	r1, #1
   1e124:	add	r0, r3, r0
   1e128:	bl	9c40 <pclose@plt+0x724>
   1e12c:	str	r5, [sp]
   1e130:	movw	r3, #19060	; 0x4a74
   1e134:	str	r4, [sp, #4]
   1e138:	movt	r3, #2
   1e13c:	str	r9, [sp, #8]
   1e140:	mov	r1, #1
   1e144:	mvn	r2, #0
   1e148:	mov	sl, r0
   1e14c:	bl	93fc <__sprintf_chk@plt>
   1e150:	cmp	r6, r9
   1e154:	beq	1e160 <error@@Base+0x395c>
   1e158:	mov	r0, r9
   1e15c:	bl	921c <free@plt>
   1e160:	mov	r0, sl
   1e164:	movw	r1, #14520	; 0x38b8
   1e168:	movt	r1, #2
   1e16c:	bl	9480 <popen@plt>
   1e170:	mov	r4, r0
   1e174:	mov	r0, sl
   1e178:	bl	921c <free@plt>
   1e17c:	b	1dda4 <error@@Base+0x35a0>
   1e180:	movw	r4, #14888	; 0x3a28
   1e184:	movt	r4, #2
   1e188:	b	1e0e8 <error@@Base+0x38e4>
   1e18c:	movw	r4, #19032	; 0x4a58
   1e190:	movt	r4, #2
   1e194:	b	1e0e8 <error@@Base+0x38e4>
   1e198:	movw	r4, #1796	; 0x704
   1e19c:	movt	r4, #2
   1e1a0:	b	1e0e8 <error@@Base+0x38e4>
   1e1a4:	mov	r3, #0
   1e1a8:	mov	r0, #1
   1e1ac:	str	r3, [r7]
   1e1b0:	str	r3, [r7, #4]
   1e1b4:	str	r3, [r7, #8]
   1e1b8:	b	1dd14 <error@@Base+0x3510>
   1e1bc:	bl	93c0 <strlen@plt>
   1e1c0:	mov	sl, r0
   1e1c4:	mov	r0, r4
   1e1c8:	bl	93c0 <strlen@plt>
   1e1cc:	mov	r9, r0
   1e1d0:	mov	r0, r6
   1e1d4:	bl	93c0 <strlen@plt>
   1e1d8:	add	r3, sl, r9
   1e1dc:	add	r3, r3, #5
   1e1e0:	mov	r1, #1
   1e1e4:	add	r0, r3, r0
   1e1e8:	bl	9c40 <pclose@plt+0x724>
   1e1ec:	str	r5, [sp]
   1e1f0:	movw	r3, #19060	; 0x4a74
   1e1f4:	str	r4, [sp, #4]
   1e1f8:	movt	r3, #2
   1e1fc:	str	r6, [sp, #8]
   1e200:	mov	r1, #1
   1e204:	mvn	r2, #0
   1e208:	mov	sl, r0
   1e20c:	bl	93fc <__sprintf_chk@plt>
   1e210:	b	1e160 <error@@Base+0x395c>
   1e214:	tst	r2, #2048	; 0x800
   1e218:	bne	1deb8 <error@@Base+0x36b4>
   1e21c:	b	1dee8 <error@@Base+0x36e4>
   1e220:	mov	r0, #3
   1e224:	b	1dd14 <error@@Base+0x3510>
   1e228:	bl	9294 <__stack_chk_fail@plt>
   1e22c:	movw	r3, #472	; 0x1d8
   1e230:	movt	r3, #3
   1e234:	push	{r4, lr}
   1e238:	movw	r1, #19072	; 0x4a80
   1e23c:	ldr	r4, [r3, #8]
   1e240:	movt	r1, #2
   1e244:	mov	r0, r4
   1e248:	bl	91d4 <strcmp@plt>
   1e24c:	cmp	r0, #0
   1e250:	bne	1e25c <error@@Base+0x3a58>
   1e254:	mov	r0, #2
   1e258:	pop	{r4, pc}
   1e25c:	movw	r1, #19080	; 0x4a88
   1e260:	mov	r0, r4
   1e264:	movt	r1, #2
   1e268:	bl	91d4 <strcmp@plt>
   1e26c:	cmp	r0, #0
   1e270:	bne	1e27c <error@@Base+0x3a78>
   1e274:	mov	r0, #3
   1e278:	pop	{r4, pc}
   1e27c:	movw	r1, #19088	; 0x4a90
   1e280:	mov	r0, r4
   1e284:	movt	r1, #2
   1e288:	bl	91d4 <strcmp@plt>
   1e28c:	cmp	r0, #0
   1e290:	bne	1e29c <error@@Base+0x3a98>
   1e294:	mov	r0, #4
   1e298:	pop	{r4, pc}
   1e29c:	movw	r1, #19096	; 0x4a98
   1e2a0:	mov	r0, r4
   1e2a4:	movt	r1, #2
   1e2a8:	bl	91d4 <strcmp@plt>
   1e2ac:	cmp	r0, #0
   1e2b0:	bne	1e2bc <error@@Base+0x3ab8>
   1e2b4:	mov	r0, #5
   1e2b8:	pop	{r4, pc}
   1e2bc:	ldrb	r3, [r4]
   1e2c0:	cmp	r3, #45	; 0x2d
   1e2c4:	beq	1e2e8 <error@@Base+0x3ae4>
   1e2c8:	mov	r0, r4
   1e2cc:	mov	r1, #0
   1e2d0:	bl	9348 <open64@plt>
   1e2d4:	cmp	r0, #0
   1e2d8:	blt	1e254 <error@@Base+0x3a50>
   1e2dc:	bl	94ec <close@plt>
   1e2e0:	mov	r0, #0
   1e2e4:	pop	{r4, pc}
   1e2e8:	ldrb	r3, [r4, #1]
   1e2ec:	cmp	r3, #0
   1e2f0:	bne	1e2c8 <error@@Base+0x3ac4>
   1e2f4:	mov	r0, #1
   1e2f8:	pop	{r4, pc}
   1e2fc:	push	{r4, lr}
   1e300:	mov	r4, r0
   1e304:	bl	1e22c <error@@Base+0x3a28>
   1e308:	subs	r1, r0, #0
   1e30c:	mov	r0, r4
   1e310:	bne	1e344 <error@@Base+0x3b40>
   1e314:	bl	1da0c <error@@Base+0x3208>
   1e318:	cmp	r0, #2
   1e31c:	beq	1e350 <error@@Base+0x3b4c>
   1e320:	cmp	r0, #3
   1e324:	beq	1e364 <error@@Base+0x3b60>
   1e328:	cmp	r0, #1
   1e32c:	popne	{r4, pc}
   1e330:	movw	r0, #19104	; 0x4aa0
   1e334:	mov	r1, #0
   1e338:	movt	r0, #2
   1e33c:	pop	{r4, lr}
   1e340:	b	1a804 <error@@Base>
   1e344:	bl	1dcd8 <error@@Base+0x34d4>
   1e348:	cmp	r0, #2
   1e34c:	bne	1e320 <error@@Base+0x3b1c>
   1e350:	movw	r0, #19120	; 0x4ab0
   1e354:	mov	r1, #0
   1e358:	movt	r0, #2
   1e35c:	pop	{r4, lr}
   1e360:	b	1a804 <error@@Base>
   1e364:	movw	r0, #19148	; 0x4acc
   1e368:	mov	r1, #0
   1e36c:	movt	r0, #2
   1e370:	pop	{r4, lr}
   1e374:	b	1a804 <error@@Base>
   1e378:	movw	r1, #16312	; 0x3fb8
   1e37c:	movt	r1, #3
   1e380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e384:	movw	r2, #496	; 0x1f0
   1e388:	sub	sp, sp, #36	; 0x24
   1e38c:	movt	r2, #3
   1e390:	ldr	r3, [r1]
   1e394:	str	r2, [sp, #20]
   1e398:	ldr	r2, [r2]
   1e39c:	cmp	r3, #0
   1e3a0:	str	r1, [sp, #16]
   1e3a4:	str	r2, [sp, #28]
   1e3a8:	beq	1e508 <error@@Base+0x3d04>
   1e3ac:	ldrd	r4, [r3, #16]
   1e3b0:	orrs	r3, r4, r5
   1e3b4:	mov	r0, r4
   1e3b8:	mov	r1, r5
   1e3bc:	bne	1e4c4 <error@@Base+0x3cc0>
   1e3c0:	bl	17414 <pclose@plt+0xdef8>
   1e3c4:	movw	sl, #16680	; 0x4128
   1e3c8:	movw	fp, #16528	; 0x4090
   1e3cc:	movt	sl, #3
   1e3d0:	mov	r7, r4
   1e3d4:	movt	fp, #3
   1e3d8:	mov	r8, r5
   1e3dc:	strd	r0, [sp, #8]
   1e3e0:	b	1e450 <error@@Base+0x3c4c>
   1e3e4:	ldr	r3, [sp, #16]
   1e3e8:	ldr	r6, [r3]
   1e3ec:	ldr	r2, [r6, #24]
   1e3f0:	mov	r0, r2
   1e3f4:	str	r2, [sp, #4]
   1e3f8:	bl	93c0 <strlen@plt>
   1e3fc:	ldr	ip, [sp, #24]
   1e400:	ldr	r2, [sp, #4]
   1e404:	mov	r1, ip
   1e408:	str	ip, [sp, #4]
   1e40c:	mov	r9, r0
   1e410:	mov	r0, r2
   1e414:	mov	r2, r9
   1e418:	bl	94d4 <strncmp@plt>
   1e41c:	ldr	ip, [sp, #4]
   1e420:	cmp	r0, #0
   1e424:	bne	1e448 <error@@Base+0x3c44>
   1e428:	ldrb	r2, [r6, #28]
   1e42c:	cmp	r2, #0
   1e430:	beq	1e4f4 <error@@Base+0x3cf0>
   1e434:	ldrb	r3, [ip, r9]
   1e438:	cmp	r3, #0
   1e43c:	beq	1e4f4 <error@@Base+0x3cf0>
   1e440:	cmp	r3, #13
   1e444:	beq	1e4f4 <error@@Base+0x3cf0>
   1e448:	mov	r7, r4
   1e44c:	mov	r8, r5
   1e450:	ldr	r3, [sl]
   1e454:	ands	r3, r3, #3
   1e458:	bne	1e508 <error@@Base+0x3d04>
   1e45c:	add	r2, sp, #24
   1e460:	mov	r0, r7
   1e464:	mov	r1, r8
   1e468:	bl	16ec4 <pclose@plt+0xd9a8>
   1e46c:	ldrd	r2, [sp, #8]
   1e470:	orrs	r3, r2, r3
   1e474:	mov	r4, r0
   1e478:	mov	r5, r1
   1e47c:	beq	1e490 <error@@Base+0x3c8c>
   1e480:	ldrd	r2, [sp, #8]
   1e484:	adds	r2, r2, #1
   1e488:	adc	r3, r3, #0
   1e48c:	strd	r2, [sp, #8]
   1e490:	mvn	r2, #0
   1e494:	mvn	r3, #0
   1e498:	cmp	r5, r3
   1e49c:	cmpeq	r4, r2
   1e4a0:	beq	1e514 <error@@Base+0x3d10>
   1e4a4:	ldr	r3, [fp]
   1e4a8:	cmp	r3, #0
   1e4ac:	beq	1e3e4 <error@@Base+0x3be0>
   1e4b0:	ldrd	r0, [sp, #8]
   1e4b4:	mov	r2, r4
   1e4b8:	mov	r3, r5
   1e4bc:	bl	17280 <pclose@plt+0xdd64>
   1e4c0:	b	1e3e4 <error@@Base+0x3be0>
   1e4c4:	bl	176b0 <pclose@plt+0xe194>
   1e4c8:	mov	r7, r0
   1e4cc:	mov	r8, r1
   1e4d0:	ldr	r1, [sp, #20]
   1e4d4:	mov	r0, r7
   1e4d8:	ldr	r2, [sp, #28]
   1e4dc:	ldr	r3, [r1]
   1e4e0:	mov	r1, r8
   1e4e4:	cmp	r2, r3
   1e4e8:	bne	1e530 <error@@Base+0x3d2c>
   1e4ec:	add	sp, sp, #36	; 0x24
   1e4f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e4f4:	mov	r0, r7
   1e4f8:	mov	r1, r8
   1e4fc:	bl	17414 <pclose@plt+0xdef8>
   1e500:	strd	r0, [r6, #16]
   1e504:	b	1e4d0 <error@@Base+0x3ccc>
   1e508:	mvn	r7, #0
   1e50c:	mov	r8, r7
   1e510:	b	1e4d0 <error@@Base+0x3ccc>
   1e514:	movw	r0, #19168	; 0x4ae0
   1e518:	mov	r1, #0
   1e51c:	movt	r0, #2
   1e520:	mov	r7, r4
   1e524:	bl	1a804 <error@@Base>
   1e528:	mov	r8, r5
   1e52c:	b	1e4d0 <error@@Base+0x3ccc>
   1e530:	bl	9294 <__stack_chk_fail@plt>
   1e534:	push	{r4, r5}
   1e538:	movw	r5, #16312	; 0x3fb8
   1e53c:	movt	r5, #3
   1e540:	mov	r2, r0
   1e544:	movw	r4, #472	; 0x1d8
   1e548:	mov	r0, #0
   1e54c:	ldr	r1, [r5]
   1e550:	movt	r4, #3
   1e554:	ldr	ip, [r5, #4]
   1e558:	b	1e580 <error@@Base+0x3d7c>
   1e55c:	cmp	r1, #0
   1e560:	beq	1e594 <error@@Base+0x3d90>
   1e564:	ldr	r3, [r1]
   1e568:	cmp	r3, r4
   1e56c:	moveq	r0, #0
   1e570:	ldrne	r0, [r3, #8]
   1e574:	addne	ip, ip, #1
   1e578:	movne	r1, r3
   1e57c:	sub	r2, r2, #1
   1e580:	cmp	r2, #0
   1e584:	bgt	1e55c <error@@Base+0x3d58>
   1e588:	stm	r5, {r1, ip}
   1e58c:	pop	{r4, r5}
   1e590:	bx	lr
   1e594:	mov	r0, r1
   1e598:	b	1e57c <error@@Base+0x3d78>
   1e59c:	push	{r4, r5}
   1e5a0:	movw	r5, #16312	; 0x3fb8
   1e5a4:	movt	r5, #3
   1e5a8:	mov	r2, r0
   1e5ac:	movw	r4, #472	; 0x1d8
   1e5b0:	mov	r0, #0
   1e5b4:	ldr	r1, [r5]
   1e5b8:	movt	r4, #3
   1e5bc:	ldr	ip, [r5, #4]
   1e5c0:	b	1e5e8 <error@@Base+0x3de4>
   1e5c4:	cmp	r1, #0
   1e5c8:	beq	1e5fc <error@@Base+0x3df8>
   1e5cc:	ldr	r3, [r1, #4]
   1e5d0:	cmp	r3, r4
   1e5d4:	moveq	r0, #0
   1e5d8:	ldrne	r0, [r3, #8]
   1e5dc:	subne	ip, ip, #1
   1e5e0:	movne	r1, r3
   1e5e4:	sub	r2, r2, #1
   1e5e8:	cmp	r2, #0
   1e5ec:	bgt	1e5c4 <error@@Base+0x3dc0>
   1e5f0:	stm	r5, {r1, ip}
   1e5f4:	pop	{r4, r5}
   1e5f8:	bx	lr
   1e5fc:	mov	r0, r1
   1e600:	b	1e5e4 <error@@Base+0x3de0>
   1e604:	movw	r3, #16312	; 0x3fb8
   1e608:	movt	r3, #3
   1e60c:	ldr	r0, [r3, #8]
   1e610:	bx	lr
   1e614:	movw	r3, #16312	; 0x3fb8
   1e618:	movt	r3, #3
   1e61c:	ldr	r0, [r3, #4]
   1e620:	bx	lr
   1e624:	movw	r3, #16312	; 0x3fb8
   1e628:	movt	r3, #3
   1e62c:	ldr	r3, [r3]
   1e630:	cmp	r3, #0
   1e634:	beq	1e640 <error@@Base+0x3e3c>
   1e638:	ldr	r0, [r3, #8]
   1e63c:	b	12774 <pclose@plt+0x9258>
   1e640:	mov	r0, #1
   1e644:	bx	lr
   1e648:	push	{r3, lr}
   1e64c:	movw	r0, #14076	; 0x36fc
   1e650:	mov	r1, #0
   1e654:	movt	r0, #2
   1e658:	bl	9348 <open64@plt>
   1e65c:	movw	r3, #16684	; 0x412c
   1e660:	movt	r3, #3
   1e664:	cmp	r0, #0
   1e668:	strge	r0, [r3]
   1e66c:	movlt	r2, #2
   1e670:	strlt	r2, [r3]
   1e674:	pop	{r3, pc}
   1e678:	bx	lr
   1e67c:	push	{r4, r5, r6, r7, lr}
   1e680:	movw	r7, #496	; 0x1f0
   1e684:	movt	r7, #3
   1e688:	sub	sp, sp, #12
   1e68c:	movw	r5, #16684	; 0x412c
   1e690:	mvn	r6, #31
   1e694:	ldr	r3, [r7]
   1e698:	movt	r5, #3
   1e69c:	str	r3, [sp, #4]
   1e6a0:	b	1e6b8 <error@@Base+0x3eb4>
   1e6a4:	ldrb	r3, [sp, #3]
   1e6a8:	cmp	r3, #0
   1e6ac:	strbeq	r6, [sp, #3]
   1e6b0:	cmp	r4, #1
   1e6b4:	beq	1e700 <error@@Base+0x3efc>
   1e6b8:	ldr	r0, [r5]
   1e6bc:	add	r1, sp, #3
   1e6c0:	mov	r2, #1
   1e6c4:	bl	19fe8 <pclose@plt+0x10acc>
   1e6c8:	cmn	r0, #2
   1e6cc:	mov	r4, r0
   1e6d0:	beq	1e6e8 <error@@Base+0x3ee4>
   1e6d4:	cmp	r0, #0
   1e6d8:	bge	1e6a4 <error@@Base+0x3ea0>
   1e6dc:	mov	r0, #1
   1e6e0:	bl	9bc8 <pclose@plt+0x6ac>
   1e6e4:	b	1e6a4 <error@@Base+0x3ea0>
   1e6e8:	ldr	r2, [sp, #4]
   1e6ec:	ldr	r3, [r7]
   1e6f0:	cmp	r2, r3
   1e6f4:	bne	1e708 <error@@Base+0x3f04>
   1e6f8:	add	sp, sp, #12
   1e6fc:	pop	{r4, r5, r6, r7, pc}
   1e700:	ldrb	r0, [sp, #3]
   1e704:	b	1e6e8 <error@@Base+0x3ee4>
   1e708:	bl	9294 <__stack_chk_fail@plt>
   1e70c:	cmp	r1, #0
   1e710:	beq	1e91c <error@@Base+0x4118>
   1e714:	eor	ip, r0, r1
   1e718:	rsbmi	r1, r1, #0
   1e71c:	subs	r2, r1, #1
   1e720:	beq	1e8e8 <error@@Base+0x40e4>
   1e724:	movs	r3, r0
   1e728:	rsbmi	r3, r0, #0
   1e72c:	cmp	r3, r1
   1e730:	bls	1e8f4 <error@@Base+0x40f0>
   1e734:	tst	r1, r2
   1e738:	beq	1e904 <error@@Base+0x4100>
   1e73c:	clz	r2, r3
   1e740:	clz	r0, r1
   1e744:	sub	r2, r0, r2
   1e748:	rsbs	r2, r2, #31
   1e74c:	addne	r2, r2, r2, lsl #1
   1e750:	mov	r0, #0
   1e754:	addne	pc, pc, r2, lsl #2
   1e758:	nop	{0}
   1e75c:	cmp	r3, r1, lsl #31
   1e760:	adc	r0, r0, r0
   1e764:	subcs	r3, r3, r1, lsl #31
   1e768:	cmp	r3, r1, lsl #30
   1e76c:	adc	r0, r0, r0
   1e770:	subcs	r3, r3, r1, lsl #30
   1e774:	cmp	r3, r1, lsl #29
   1e778:	adc	r0, r0, r0
   1e77c:	subcs	r3, r3, r1, lsl #29
   1e780:	cmp	r3, r1, lsl #28
   1e784:	adc	r0, r0, r0
   1e788:	subcs	r3, r3, r1, lsl #28
   1e78c:	cmp	r3, r1, lsl #27
   1e790:	adc	r0, r0, r0
   1e794:	subcs	r3, r3, r1, lsl #27
   1e798:	cmp	r3, r1, lsl #26
   1e79c:	adc	r0, r0, r0
   1e7a0:	subcs	r3, r3, r1, lsl #26
   1e7a4:	cmp	r3, r1, lsl #25
   1e7a8:	adc	r0, r0, r0
   1e7ac:	subcs	r3, r3, r1, lsl #25
   1e7b0:	cmp	r3, r1, lsl #24
   1e7b4:	adc	r0, r0, r0
   1e7b8:	subcs	r3, r3, r1, lsl #24
   1e7bc:	cmp	r3, r1, lsl #23
   1e7c0:	adc	r0, r0, r0
   1e7c4:	subcs	r3, r3, r1, lsl #23
   1e7c8:	cmp	r3, r1, lsl #22
   1e7cc:	adc	r0, r0, r0
   1e7d0:	subcs	r3, r3, r1, lsl #22
   1e7d4:	cmp	r3, r1, lsl #21
   1e7d8:	adc	r0, r0, r0
   1e7dc:	subcs	r3, r3, r1, lsl #21
   1e7e0:	cmp	r3, r1, lsl #20
   1e7e4:	adc	r0, r0, r0
   1e7e8:	subcs	r3, r3, r1, lsl #20
   1e7ec:	cmp	r3, r1, lsl #19
   1e7f0:	adc	r0, r0, r0
   1e7f4:	subcs	r3, r3, r1, lsl #19
   1e7f8:	cmp	r3, r1, lsl #18
   1e7fc:	adc	r0, r0, r0
   1e800:	subcs	r3, r3, r1, lsl #18
   1e804:	cmp	r3, r1, lsl #17
   1e808:	adc	r0, r0, r0
   1e80c:	subcs	r3, r3, r1, lsl #17
   1e810:	cmp	r3, r1, lsl #16
   1e814:	adc	r0, r0, r0
   1e818:	subcs	r3, r3, r1, lsl #16
   1e81c:	cmp	r3, r1, lsl #15
   1e820:	adc	r0, r0, r0
   1e824:	subcs	r3, r3, r1, lsl #15
   1e828:	cmp	r3, r1, lsl #14
   1e82c:	adc	r0, r0, r0
   1e830:	subcs	r3, r3, r1, lsl #14
   1e834:	cmp	r3, r1, lsl #13
   1e838:	adc	r0, r0, r0
   1e83c:	subcs	r3, r3, r1, lsl #13
   1e840:	cmp	r3, r1, lsl #12
   1e844:	adc	r0, r0, r0
   1e848:	subcs	r3, r3, r1, lsl #12
   1e84c:	cmp	r3, r1, lsl #11
   1e850:	adc	r0, r0, r0
   1e854:	subcs	r3, r3, r1, lsl #11
   1e858:	cmp	r3, r1, lsl #10
   1e85c:	adc	r0, r0, r0
   1e860:	subcs	r3, r3, r1, lsl #10
   1e864:	cmp	r3, r1, lsl #9
   1e868:	adc	r0, r0, r0
   1e86c:	subcs	r3, r3, r1, lsl #9
   1e870:	cmp	r3, r1, lsl #8
   1e874:	adc	r0, r0, r0
   1e878:	subcs	r3, r3, r1, lsl #8
   1e87c:	cmp	r3, r1, lsl #7
   1e880:	adc	r0, r0, r0
   1e884:	subcs	r3, r3, r1, lsl #7
   1e888:	cmp	r3, r1, lsl #6
   1e88c:	adc	r0, r0, r0
   1e890:	subcs	r3, r3, r1, lsl #6
   1e894:	cmp	r3, r1, lsl #5
   1e898:	adc	r0, r0, r0
   1e89c:	subcs	r3, r3, r1, lsl #5
   1e8a0:	cmp	r3, r1, lsl #4
   1e8a4:	adc	r0, r0, r0
   1e8a8:	subcs	r3, r3, r1, lsl #4
   1e8ac:	cmp	r3, r1, lsl #3
   1e8b0:	adc	r0, r0, r0
   1e8b4:	subcs	r3, r3, r1, lsl #3
   1e8b8:	cmp	r3, r1, lsl #2
   1e8bc:	adc	r0, r0, r0
   1e8c0:	subcs	r3, r3, r1, lsl #2
   1e8c4:	cmp	r3, r1, lsl #1
   1e8c8:	adc	r0, r0, r0
   1e8cc:	subcs	r3, r3, r1, lsl #1
   1e8d0:	cmp	r3, r1
   1e8d4:	adc	r0, r0, r0
   1e8d8:	subcs	r3, r3, r1
   1e8dc:	cmp	ip, #0
   1e8e0:	rsbmi	r0, r0, #0
   1e8e4:	bx	lr
   1e8e8:	teq	ip, r0
   1e8ec:	rsbmi	r0, r0, #0
   1e8f0:	bx	lr
   1e8f4:	movcc	r0, #0
   1e8f8:	asreq	r0, ip, #31
   1e8fc:	orreq	r0, r0, #1
   1e900:	bx	lr
   1e904:	clz	r2, r1
   1e908:	rsb	r2, r2, #31
   1e90c:	cmp	ip, #0
   1e910:	lsr	r0, r3, r2
   1e914:	rsbmi	r0, r0, #0
   1e918:	bx	lr
   1e91c:	cmp	r0, #0
   1e920:	mvngt	r0, #-2147483648	; 0x80000000
   1e924:	movlt	r0, #-2147483648	; 0x80000000
   1e928:	b	1ed4c <error@@Base+0x4548>
   1e92c:	cmp	r1, #0
   1e930:	beq	1e91c <error@@Base+0x4118>
   1e934:	push	{r0, r1, lr}
   1e938:	bl	1e714 <error@@Base+0x3f10>
   1e93c:	pop	{r1, r2, lr}
   1e940:	mul	r3, r2, r0
   1e944:	sub	r1, r1, r3
   1e948:	bx	lr
   1e94c:	eor	r1, r1, #-2147483648	; 0x80000000
   1e950:	b	1e958 <error@@Base+0x4154>
   1e954:	eor	r3, r3, #-2147483648	; 0x80000000
   1e958:	push	{r4, r5, lr}
   1e95c:	lsl	r4, r1, #1
   1e960:	lsl	r5, r3, #1
   1e964:	teq	r4, r5
   1e968:	teqeq	r0, r2
   1e96c:	orrsne	ip, r4, r0
   1e970:	orrsne	ip, r5, r2
   1e974:	mvnsne	ip, r4, asr #21
   1e978:	mvnsne	ip, r5, asr #21
   1e97c:	beq	1eb68 <error@@Base+0x4364>
   1e980:	lsr	r4, r4, #21
   1e984:	rsbs	r5, r4, r5, lsr #21
   1e988:	rsblt	r5, r5, #0
   1e98c:	ble	1e9ac <error@@Base+0x41a8>
   1e990:	add	r4, r4, r5
   1e994:	eor	r2, r0, r2
   1e998:	eor	r3, r1, r3
   1e99c:	eor	r0, r2, r0
   1e9a0:	eor	r1, r3, r1
   1e9a4:	eor	r2, r0, r2
   1e9a8:	eor	r3, r1, r3
   1e9ac:	cmp	r5, #54	; 0x36
   1e9b0:	pophi	{r4, r5, pc}
   1e9b4:	tst	r1, #-2147483648	; 0x80000000
   1e9b8:	lsl	r1, r1, #12
   1e9bc:	mov	ip, #1048576	; 0x100000
   1e9c0:	orr	r1, ip, r1, lsr #12
   1e9c4:	beq	1e9d0 <error@@Base+0x41cc>
   1e9c8:	rsbs	r0, r0, #0
   1e9cc:	rsc	r1, r1, #0
   1e9d0:	tst	r3, #-2147483648	; 0x80000000
   1e9d4:	lsl	r3, r3, #12
   1e9d8:	orr	r3, ip, r3, lsr #12
   1e9dc:	beq	1e9e8 <error@@Base+0x41e4>
   1e9e0:	rsbs	r2, r2, #0
   1e9e4:	rsc	r3, r3, #0
   1e9e8:	teq	r4, r5
   1e9ec:	beq	1eb50 <error@@Base+0x434c>
   1e9f0:	sub	r4, r4, #1
   1e9f4:	rsbs	lr, r5, #32
   1e9f8:	blt	1ea14 <error@@Base+0x4210>
   1e9fc:	lsl	ip, r2, lr
   1ea00:	adds	r0, r0, r2, lsr r5
   1ea04:	adc	r1, r1, #0
   1ea08:	adds	r0, r0, r3, lsl lr
   1ea0c:	adcs	r1, r1, r3, asr r5
   1ea10:	b	1ea30 <error@@Base+0x422c>
   1ea14:	sub	r5, r5, #32
   1ea18:	add	lr, lr, #32
   1ea1c:	cmp	r2, #1
   1ea20:	lsl	ip, r3, lr
   1ea24:	orrcs	ip, ip, #2
   1ea28:	adds	r0, r0, r3, asr r5
   1ea2c:	adcs	r1, r1, r3, asr #31
   1ea30:	and	r5, r1, #-2147483648	; 0x80000000
   1ea34:	bpl	1ea44 <error@@Base+0x4240>
   1ea38:	rsbs	ip, ip, #0
   1ea3c:	rscs	r0, r0, #0
   1ea40:	rsc	r1, r1, #0
   1ea44:	cmp	r1, #1048576	; 0x100000
   1ea48:	bcc	1ea88 <error@@Base+0x4284>
   1ea4c:	cmp	r1, #2097152	; 0x200000
   1ea50:	bcc	1ea70 <error@@Base+0x426c>
   1ea54:	lsrs	r1, r1, #1
   1ea58:	rrxs	r0, r0
   1ea5c:	rrx	ip, ip
   1ea60:	add	r4, r4, #1
   1ea64:	lsl	r2, r4, #21
   1ea68:	cmn	r2, #4194304	; 0x400000
   1ea6c:	bcs	1ebc8 <error@@Base+0x43c4>
   1ea70:	cmp	ip, #-2147483648	; 0x80000000
   1ea74:	lsrseq	ip, r0, #1
   1ea78:	adcs	r0, r0, #0
   1ea7c:	adc	r1, r1, r4, lsl #20
   1ea80:	orr	r1, r1, r5
   1ea84:	pop	{r4, r5, pc}
   1ea88:	lsls	ip, ip, #1
   1ea8c:	adcs	r0, r0, r0
   1ea90:	adc	r1, r1, r1
   1ea94:	tst	r1, #1048576	; 0x100000
   1ea98:	sub	r4, r4, #1
   1ea9c:	bne	1ea70 <error@@Base+0x426c>
   1eaa0:	teq	r1, #0
   1eaa4:	moveq	r1, r0
   1eaa8:	moveq	r0, #0
   1eaac:	clz	r3, r1
   1eab0:	addeq	r3, r3, #32
   1eab4:	sub	r3, r3, #11
   1eab8:	subs	r2, r3, #32
   1eabc:	bge	1eae0 <error@@Base+0x42dc>
   1eac0:	adds	r2, r2, #12
   1eac4:	ble	1eadc <error@@Base+0x42d8>
   1eac8:	add	ip, r2, #20
   1eacc:	rsb	r2, r2, #12
   1ead0:	lsl	r0, r1, ip
   1ead4:	lsr	r1, r1, r2
   1ead8:	b	1eaf0 <error@@Base+0x42ec>
   1eadc:	add	r2, r2, #20
   1eae0:	rsble	ip, r2, #32
   1eae4:	lsl	r1, r1, r2
   1eae8:	orrle	r1, r1, r0, lsr ip
   1eaec:	lslle	r0, r0, r2
   1eaf0:	subs	r4, r4, r3
   1eaf4:	addge	r1, r1, r4, lsl #20
   1eaf8:	orrge	r1, r1, r5
   1eafc:	popge	{r4, r5, pc}
   1eb00:	mvn	r4, r4
   1eb04:	subs	r4, r4, #31
   1eb08:	bge	1eb44 <error@@Base+0x4340>
   1eb0c:	adds	r4, r4, #12
   1eb10:	bgt	1eb2c <error@@Base+0x4328>
   1eb14:	add	r4, r4, #20
   1eb18:	rsb	r2, r4, #32
   1eb1c:	lsr	r0, r0, r4
   1eb20:	orr	r0, r0, r1, lsl r2
   1eb24:	orr	r1, r5, r1, lsr r4
   1eb28:	pop	{r4, r5, pc}
   1eb2c:	rsb	r4, r4, #12
   1eb30:	rsb	r2, r4, #32
   1eb34:	lsr	r0, r0, r2
   1eb38:	orr	r0, r0, r1, lsl r4
   1eb3c:	mov	r1, r5
   1eb40:	pop	{r4, r5, pc}
   1eb44:	lsr	r0, r1, r4
   1eb48:	mov	r1, r5
   1eb4c:	pop	{r4, r5, pc}
   1eb50:	teq	r4, #0
   1eb54:	eor	r3, r3, #1048576	; 0x100000
   1eb58:	eoreq	r1, r1, #1048576	; 0x100000
   1eb5c:	addeq	r4, r4, #1
   1eb60:	subne	r5, r5, #1
   1eb64:	b	1e9f0 <error@@Base+0x41ec>
   1eb68:	mvns	ip, r4, asr #21
   1eb6c:	mvnsne	ip, r5, asr #21
   1eb70:	beq	1ebd8 <error@@Base+0x43d4>
   1eb74:	teq	r4, r5
   1eb78:	teqeq	r0, r2
   1eb7c:	beq	1eb90 <error@@Base+0x438c>
   1eb80:	orrs	ip, r4, r0
   1eb84:	moveq	r1, r3
   1eb88:	moveq	r0, r2
   1eb8c:	pop	{r4, r5, pc}
   1eb90:	teq	r1, r3
   1eb94:	movne	r1, #0
   1eb98:	movne	r0, #0
   1eb9c:	popne	{r4, r5, pc}
   1eba0:	lsrs	ip, r4, #21
   1eba4:	bne	1ebb8 <error@@Base+0x43b4>
   1eba8:	lsls	r0, r0, #1
   1ebac:	adcs	r1, r1, r1
   1ebb0:	orrcs	r1, r1, #-2147483648	; 0x80000000
   1ebb4:	pop	{r4, r5, pc}
   1ebb8:	adds	r4, r4, #4194304	; 0x400000
   1ebbc:	addcc	r1, r1, #1048576	; 0x100000
   1ebc0:	popcc	{r4, r5, pc}
   1ebc4:	and	r5, r1, #-2147483648	; 0x80000000
   1ebc8:	orr	r1, r5, #2130706432	; 0x7f000000
   1ebcc:	orr	r1, r1, #15728640	; 0xf00000
   1ebd0:	mov	r0, #0
   1ebd4:	pop	{r4, r5, pc}
   1ebd8:	mvns	ip, r4, asr #21
   1ebdc:	movne	r1, r3
   1ebe0:	movne	r0, r2
   1ebe4:	mvnseq	ip, r5, asr #21
   1ebe8:	movne	r3, r1
   1ebec:	movne	r2, r0
   1ebf0:	orrs	r4, r0, r1, lsl #12
   1ebf4:	orrseq	r5, r2, r3, lsl #12
   1ebf8:	teqeq	r1, r3
   1ebfc:	orrne	r1, r1, #524288	; 0x80000
   1ec00:	pop	{r4, r5, pc}
   1ec04:	teq	r0, #0
   1ec08:	moveq	r1, #0
   1ec0c:	bxeq	lr
   1ec10:	push	{r4, r5, lr}
   1ec14:	mov	r4, #1024	; 0x400
   1ec18:	add	r4, r4, #50	; 0x32
   1ec1c:	mov	r5, #0
   1ec20:	mov	r1, #0
   1ec24:	b	1eaa0 <error@@Base+0x429c>
   1ec28:	teq	r0, #0
   1ec2c:	moveq	r1, #0
   1ec30:	bxeq	lr
   1ec34:	push	{r4, r5, lr}
   1ec38:	mov	r4, #1024	; 0x400
   1ec3c:	add	r4, r4, #50	; 0x32
   1ec40:	ands	r5, r0, #-2147483648	; 0x80000000
   1ec44:	rsbmi	r0, r0, #0
   1ec48:	mov	r1, #0
   1ec4c:	b	1eaa0 <error@@Base+0x429c>
   1ec50:	lsls	r2, r0, #1
   1ec54:	asr	r1, r2, #3
   1ec58:	rrx	r1, r1
   1ec5c:	lsl	r0, r2, #28
   1ec60:	andsne	r3, r2, #-16777216	; 0xff000000
   1ec64:	teqne	r3, #-16777216	; 0xff000000
   1ec68:	eorne	r1, r1, #939524096	; 0x38000000
   1ec6c:	bxne	lr
   1ec70:	teq	r2, #0
   1ec74:	teqne	r3, #-16777216	; 0xff000000
   1ec78:	bxeq	lr
   1ec7c:	push	{r4, r5, lr}
   1ec80:	mov	r4, #896	; 0x380
   1ec84:	and	r5, r1, #-2147483648	; 0x80000000
   1ec88:	bic	r1, r1, #-2147483648	; 0x80000000
   1ec8c:	b	1eaa0 <error@@Base+0x429c>
   1ec90:	orrs	r2, r0, r1
   1ec94:	bxeq	lr
   1ec98:	push	{r4, r5, lr}
   1ec9c:	mov	r5, #0
   1eca0:	b	1ecc0 <error@@Base+0x44bc>
   1eca4:	orrs	r2, r0, r1
   1eca8:	bxeq	lr
   1ecac:	push	{r4, r5, lr}
   1ecb0:	ands	r5, r1, #-2147483648	; 0x80000000
   1ecb4:	bpl	1ecc0 <error@@Base+0x44bc>
   1ecb8:	rsbs	r0, r0, #0
   1ecbc:	rsc	r1, r1, #0
   1ecc0:	mov	r4, #1024	; 0x400
   1ecc4:	add	r4, r4, #50	; 0x32
   1ecc8:	lsrs	ip, r1, #22
   1eccc:	beq	1ea44 <error@@Base+0x4240>
   1ecd0:	mov	r2, #3
   1ecd4:	lsrs	ip, ip, #3
   1ecd8:	addne	r2, r2, #3
   1ecdc:	lsrs	ip, ip, #3
   1ece0:	addne	r2, r2, #3
   1ece4:	add	r2, r2, ip, lsr #3
   1ece8:	rsb	r3, r2, #32
   1ecec:	lsl	ip, r0, r3
   1ecf0:	lsr	r0, r0, r2
   1ecf4:	orr	r0, r0, r1, lsl r3
   1ecf8:	lsr	r1, r1, r2
   1ecfc:	add	r4, r4, r2
   1ed00:	b	1ea44 <error@@Base+0x4240>
   1ed04:	cmp	r3, #0
   1ed08:	cmpeq	r2, #0
   1ed0c:	bne	1ed30 <error@@Base+0x452c>
   1ed10:	cmp	r1, #0
   1ed14:	movlt	r1, #-2147483648	; 0x80000000
   1ed18:	movlt	r0, #0
   1ed1c:	blt	1ed2c <error@@Base+0x4528>
   1ed20:	cmpeq	r0, #0
   1ed24:	mvnne	r1, #-2147483648	; 0x80000000
   1ed28:	mvnne	r0, #0
   1ed2c:	b	1ed4c <error@@Base+0x4548>
   1ed30:	sub	sp, sp, #8
   1ed34:	push	{sp, lr}
   1ed38:	bl	1edd8 <error@@Base+0x45d4>
   1ed3c:	ldr	lr, [sp, #4]
   1ed40:	add	sp, sp, #8
   1ed44:	pop	{r2, r3}
   1ed48:	bx	lr
   1ed4c:	push	{r1, lr}
   1ed50:	mov	r0, #8
   1ed54:	bl	91c8 <raise@plt>
   1ed58:	pop	{r1, pc}
   1ed5c:	vmov	d7, r0, r1
   1ed60:	push	{r3, lr}
   1ed64:	vcmpe.f64	d7, #0.0
   1ed68:	vmrs	APSR_nzcv, fpscr
   1ed6c:	bmi	1ed78 <error@@Base+0x4574>
   1ed70:	pop	{r3, lr}
   1ed74:	b	1ed90 <error@@Base+0x458c>
   1ed78:	vneg.f64	d6, d7
   1ed7c:	vmov	r0, r1, d6
   1ed80:	bl	1ed90 <error@@Base+0x458c>
   1ed84:	rsbs	r0, r0, #0
   1ed88:	rsc	r1, r1, #0
   1ed8c:	pop	{r3, pc}
   1ed90:	vmov	d7, r0, r1
   1ed94:	vldr	d5, [pc, #44]	; 1edc8 <error@@Base+0x45c4>
   1ed98:	vldr	d6, [pc, #48]	; 1edd0 <error@@Base+0x45cc>
   1ed9c:	mov	r0, #0
   1eda0:	vmul.f64	d5, d7, d5
   1eda4:	vcvt.u32.f64	s9, d5
   1eda8:	vcvt.f64.u32	d5, s9
   1edac:	vmov	r1, s9
   1edb0:	vmls.f64	d7, d5, d6
   1edb4:	vcvt.u32.f64	s14, d7
   1edb8:	vmov	r3, s14
   1edbc:	orr	r0, r0, r3
   1edc0:	bx	lr
   1edc4:	nop	{0}
   1edc8:	andeq	r0, r0, r0
   1edcc:	ldclcc	0, cr0, [r0]
   1edd0:	andeq	r0, r0, r0
   1edd4:	mvnsmi	r0, r0
   1edd8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1eddc:	mov	r8, r2
   1ede0:	mov	r6, r0
   1ede4:	mov	r7, r1
   1ede8:	mov	sl, r3
   1edec:	ldr	r9, [sp, #32]
   1edf0:	bl	1ee50 <error@@Base+0x464c>
   1edf4:	umull	r4, r5, r8, r0
   1edf8:	mul	r8, r8, r1
   1edfc:	mla	r2, r0, sl, r8
   1ee00:	add	r5, r2, r5
   1ee04:	subs	r4, r6, r4
   1ee08:	sbc	r5, r7, r5
   1ee0c:	strd	r4, [r9]
   1ee10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ee14:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1ee18:	mov	r8, r2
   1ee1c:	mov	r6, r0
   1ee20:	mov	r7, r1
   1ee24:	mov	r5, r3
   1ee28:	ldr	r9, [sp, #32]
   1ee2c:	bl	1f2dc <error@@Base+0x4ad8>
   1ee30:	mul	r3, r0, r5
   1ee34:	umull	r4, r5, r0, r8
   1ee38:	mla	r8, r8, r1, r3
   1ee3c:	add	r5, r8, r5
   1ee40:	subs	r4, r6, r4
   1ee44:	sbc	r5, r7, r5
   1ee48:	strd	r4, [r9]
   1ee4c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1ee50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ee54:	rsbs	r4, r0, #0
   1ee58:	rsc	r5, r1, #0
   1ee5c:	cmp	r1, #0
   1ee60:	mvn	r6, #0
   1ee64:	sub	sp, sp, #12
   1ee68:	movge	r4, r0
   1ee6c:	movge	r5, r1
   1ee70:	movge	r6, #0
   1ee74:	cmp	r3, #0
   1ee78:	blt	1f0b0 <error@@Base+0x48ac>
   1ee7c:	cmp	r3, #0
   1ee80:	mov	sl, r4
   1ee84:	mov	ip, r5
   1ee88:	mov	r0, r2
   1ee8c:	mov	r1, r3
   1ee90:	mov	r8, r2
   1ee94:	mov	r7, r4
   1ee98:	mov	r9, r5
   1ee9c:	bne	1ef94 <error@@Base+0x4790>
   1eea0:	cmp	r2, r5
   1eea4:	bls	1efd0 <error@@Base+0x47cc>
   1eea8:	clz	r3, r2
   1eeac:	cmp	r3, #0
   1eeb0:	rsbne	r2, r3, #32
   1eeb4:	lslne	r8, r0, r3
   1eeb8:	lsrne	r2, r4, r2
   1eebc:	lslne	r7, r4, r3
   1eec0:	orrne	r9, r2, r5, lsl r3
   1eec4:	lsr	r4, r8, #16
   1eec8:	uxth	sl, r8
   1eecc:	mov	r1, r4
   1eed0:	mov	r0, r9
   1eed4:	bl	1f70c <error@@Base+0x4f08>
   1eed8:	mov	r1, r4
   1eedc:	mov	fp, r0
   1eee0:	mov	r0, r9
   1eee4:	bl	1f8f8 <error@@Base+0x50f4>
   1eee8:	mul	r0, sl, fp
   1eeec:	lsr	r2, r7, #16
   1eef0:	orr	r1, r2, r1, lsl #16
   1eef4:	cmp	r0, r1
   1eef8:	bls	1ef1c <error@@Base+0x4718>
   1eefc:	adds	r1, r1, r8
   1ef00:	sub	r3, fp, #1
   1ef04:	bcs	1ef18 <error@@Base+0x4714>
   1ef08:	cmp	r0, r1
   1ef0c:	subhi	fp, fp, #2
   1ef10:	addhi	r1, r1, r8
   1ef14:	bhi	1ef1c <error@@Base+0x4718>
   1ef18:	mov	fp, r3
   1ef1c:	rsb	r9, r0, r1
   1ef20:	mov	r1, r4
   1ef24:	uxth	r7, r7
   1ef28:	mov	r0, r9
   1ef2c:	bl	1f70c <error@@Base+0x4f08>
   1ef30:	mov	r1, r4
   1ef34:	mov	r5, r0
   1ef38:	mov	r0, r9
   1ef3c:	bl	1f8f8 <error@@Base+0x50f4>
   1ef40:	mul	sl, sl, r5
   1ef44:	orr	r1, r7, r1, lsl #16
   1ef48:	cmp	sl, r1
   1ef4c:	bls	1ef6c <error@@Base+0x4768>
   1ef50:	adds	r8, r1, r8
   1ef54:	sub	r3, r5, #1
   1ef58:	bcs	1ef68 <error@@Base+0x4764>
   1ef5c:	cmp	sl, r8
   1ef60:	subhi	r5, r5, #2
   1ef64:	bhi	1ef6c <error@@Base+0x4768>
   1ef68:	mov	r5, r3
   1ef6c:	orr	r3, r5, fp, lsl #16
   1ef70:	mov	r4, #0
   1ef74:	cmp	r6, #0
   1ef78:	mov	r0, r3
   1ef7c:	mov	r1, r4
   1ef80:	beq	1ef8c <error@@Base+0x4788>
   1ef84:	rsbs	r0, r0, #0
   1ef88:	rsc	r1, r1, #0
   1ef8c:	add	sp, sp, #12
   1ef90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ef94:	cmp	r3, r5
   1ef98:	movhi	r4, #0
   1ef9c:	movhi	r3, r4
   1efa0:	bhi	1ef74 <error@@Base+0x4770>
   1efa4:	clz	r5, r1
   1efa8:	cmp	r5, #0
   1efac:	bne	1f19c <error@@Base+0x4998>
   1efb0:	cmp	r1, ip
   1efb4:	cmpcs	r2, sl
   1efb8:	movhi	r4, #0
   1efbc:	movls	r4, #1
   1efc0:	movls	r3, #1
   1efc4:	movls	r4, r5
   1efc8:	movhi	r3, r4
   1efcc:	b	1ef74 <error@@Base+0x4770>
   1efd0:	cmp	r2, #0
   1efd4:	bne	1efe8 <error@@Base+0x47e4>
   1efd8:	mov	r1, r2
   1efdc:	mov	r0, #1
   1efe0:	bl	1f70c <error@@Base+0x4f08>
   1efe4:	mov	r8, r0
   1efe8:	clz	r3, r8
   1efec:	cmp	r3, #0
   1eff0:	bne	1f0c0 <error@@Base+0x48bc>
   1eff4:	rsb	r9, r8, r9
   1eff8:	lsr	r5, r8, #16
   1effc:	uxth	sl, r8
   1f000:	mov	r4, #1
   1f004:	mov	r1, r5
   1f008:	mov	r0, r9
   1f00c:	bl	1f70c <error@@Base+0x4f08>
   1f010:	mov	r1, r5
   1f014:	mov	fp, r0
   1f018:	mov	r0, r9
   1f01c:	bl	1f8f8 <error@@Base+0x50f4>
   1f020:	mul	r0, sl, fp
   1f024:	lsr	r2, r7, #16
   1f028:	orr	r1, r2, r1, lsl #16
   1f02c:	cmp	r0, r1
   1f030:	bls	1f050 <error@@Base+0x484c>
   1f034:	adds	r1, r1, r8
   1f038:	sub	r3, fp, #1
   1f03c:	bcs	1f2bc <error@@Base+0x4ab8>
   1f040:	cmp	r0, r1
   1f044:	subhi	fp, fp, #2
   1f048:	addhi	r1, r1, r8
   1f04c:	bls	1f2bc <error@@Base+0x4ab8>
   1f050:	rsb	r2, r0, r1
   1f054:	mov	r1, r5
   1f058:	str	r2, [sp]
   1f05c:	uxth	r7, r7
   1f060:	mov	r0, r2
   1f064:	bl	1f70c <error@@Base+0x4f08>
   1f068:	ldr	r2, [sp]
   1f06c:	mov	r1, r5
   1f070:	mov	r9, r0
   1f074:	mov	r0, r2
   1f078:	bl	1f8f8 <error@@Base+0x50f4>
   1f07c:	mul	sl, sl, r9
   1f080:	orr	r1, r7, r1, lsl #16
   1f084:	cmp	sl, r1
   1f088:	bls	1f0a8 <error@@Base+0x48a4>
   1f08c:	adds	r8, r1, r8
   1f090:	sub	r3, r9, #1
   1f094:	bcs	1f0a4 <error@@Base+0x48a0>
   1f098:	cmp	sl, r8
   1f09c:	subhi	r9, r9, #2
   1f0a0:	bhi	1f0a8 <error@@Base+0x48a4>
   1f0a4:	mov	r9, r3
   1f0a8:	orr	r3, r9, fp, lsl #16
   1f0ac:	b	1ef74 <error@@Base+0x4770>
   1f0b0:	mvn	r6, r6
   1f0b4:	rsbs	r2, r2, #0
   1f0b8:	rsc	r3, r3, #0
   1f0bc:	b	1ee7c <error@@Base+0x4678>
   1f0c0:	lsl	r8, r8, r3
   1f0c4:	rsb	fp, r3, #32
   1f0c8:	lsr	r4, r9, fp
   1f0cc:	lsr	fp, r7, fp
   1f0d0:	lsr	r5, r8, #16
   1f0d4:	orr	fp, fp, r9, lsl r3
   1f0d8:	mov	r0, r4
   1f0dc:	lsl	r7, r7, r3
   1f0e0:	mov	r1, r5
   1f0e4:	uxth	sl, r8
   1f0e8:	bl	1f70c <error@@Base+0x4f08>
   1f0ec:	mov	r1, r5
   1f0f0:	mov	r3, r0
   1f0f4:	mov	r0, r4
   1f0f8:	str	r3, [sp]
   1f0fc:	bl	1f8f8 <error@@Base+0x50f4>
   1f100:	ldr	r3, [sp]
   1f104:	lsr	r2, fp, #16
   1f108:	mul	r0, sl, r3
   1f10c:	orr	r1, r2, r1, lsl #16
   1f110:	cmp	r0, r1
   1f114:	bls	1f134 <error@@Base+0x4930>
   1f118:	adds	r1, r1, r8
   1f11c:	sub	r2, r3, #1
   1f120:	bcs	1f2d4 <error@@Base+0x4ad0>
   1f124:	cmp	r0, r1
   1f128:	subhi	r3, r3, #2
   1f12c:	addhi	r1, r1, r8
   1f130:	bls	1f2d4 <error@@Base+0x4ad0>
   1f134:	rsb	r9, r0, r1
   1f138:	mov	r1, r5
   1f13c:	str	r3, [sp]
   1f140:	uxth	fp, fp
   1f144:	mov	r0, r9
   1f148:	bl	1f70c <error@@Base+0x4f08>
   1f14c:	mov	r1, r5
   1f150:	mov	r4, r0
   1f154:	mov	r0, r9
   1f158:	bl	1f8f8 <error@@Base+0x50f4>
   1f15c:	mul	r9, sl, r4
   1f160:	ldr	r3, [sp]
   1f164:	orr	r1, fp, r1, lsl #16
   1f168:	cmp	r9, r1
   1f16c:	bls	1f190 <error@@Base+0x498c>
   1f170:	adds	r1, r1, r8
   1f174:	sub	r2, r4, #1
   1f178:	bcs	1f18c <error@@Base+0x4988>
   1f17c:	cmp	r9, r1
   1f180:	subhi	r4, r4, #2
   1f184:	addhi	r1, r1, r8
   1f188:	bhi	1f190 <error@@Base+0x498c>
   1f18c:	mov	r4, r2
   1f190:	rsb	r9, r9, r1
   1f194:	orr	r4, r4, r3, lsl #16
   1f198:	b	1f004 <error@@Base+0x4800>
   1f19c:	rsb	sl, r5, #32
   1f1a0:	lsl	r3, r2, r5
   1f1a4:	lsr	r0, r2, sl
   1f1a8:	lsr	r2, ip, sl
   1f1ac:	orr	r4, r0, r1, lsl r5
   1f1b0:	lsr	sl, r7, sl
   1f1b4:	mov	r0, r2
   1f1b8:	orr	sl, sl, ip, lsl r5
   1f1bc:	lsr	r9, r4, #16
   1f1c0:	str	r3, [sp, #4]
   1f1c4:	str	r2, [sp]
   1f1c8:	uxth	fp, r4
   1f1cc:	mov	r1, r9
   1f1d0:	bl	1f70c <error@@Base+0x4f08>
   1f1d4:	ldr	r2, [sp]
   1f1d8:	mov	r1, r9
   1f1dc:	mov	r8, r0
   1f1e0:	mov	r0, r2
   1f1e4:	bl	1f8f8 <error@@Base+0x50f4>
   1f1e8:	mul	r0, fp, r8
   1f1ec:	lsr	r2, sl, #16
   1f1f0:	orr	r1, r2, r1, lsl #16
   1f1f4:	cmp	r0, r1
   1f1f8:	bls	1f218 <error@@Base+0x4a14>
   1f1fc:	adds	r1, r1, r4
   1f200:	sub	r2, r8, #1
   1f204:	bcs	1f2cc <error@@Base+0x4ac8>
   1f208:	cmp	r0, r1
   1f20c:	subhi	r8, r8, #2
   1f210:	addhi	r1, r1, r4
   1f214:	bls	1f2cc <error@@Base+0x4ac8>
   1f218:	rsb	ip, r0, r1
   1f21c:	mov	r1, r9
   1f220:	str	ip, [sp]
   1f224:	mov	r0, ip
   1f228:	bl	1f70c <error@@Base+0x4f08>
   1f22c:	ldr	ip, [sp]
   1f230:	mov	r1, r9
   1f234:	mov	r2, r0
   1f238:	mov	r0, ip
   1f23c:	str	r2, [sp]
   1f240:	bl	1f8f8 <error@@Base+0x50f4>
   1f244:	ldr	r2, [sp]
   1f248:	uxth	ip, sl
   1f24c:	mul	fp, fp, r2
   1f250:	orr	ip, ip, r1, lsl #16
   1f254:	cmp	fp, ip
   1f258:	bls	1f278 <error@@Base+0x4a74>
   1f25c:	adds	ip, ip, r4
   1f260:	sub	r1, r2, #1
   1f264:	bcs	1f2c4 <error@@Base+0x4ac0>
   1f268:	cmp	fp, ip
   1f26c:	subhi	r2, r2, #2
   1f270:	addhi	ip, ip, r4
   1f274:	bls	1f2c4 <error@@Base+0x4ac0>
   1f278:	ldr	r0, [sp, #4]
   1f27c:	orr	r1, r2, r8, lsl #16
   1f280:	rsb	fp, fp, ip
   1f284:	umull	r2, r3, r1, r0
   1f288:	cmp	fp, r3
   1f28c:	bcc	1f2b0 <error@@Base+0x4aac>
   1f290:	movne	r4, #0
   1f294:	moveq	r4, #1
   1f298:	cmp	r2, r7, lsl r5
   1f29c:	movls	r4, #0
   1f2a0:	andhi	r4, r4, #1
   1f2a4:	cmp	r4, #0
   1f2a8:	moveq	r3, r1
   1f2ac:	beq	1ef74 <error@@Base+0x4770>
   1f2b0:	sub	r3, r1, #1
   1f2b4:	mov	r4, #0
   1f2b8:	b	1ef74 <error@@Base+0x4770>
   1f2bc:	mov	fp, r3
   1f2c0:	b	1f050 <error@@Base+0x484c>
   1f2c4:	mov	r2, r1
   1f2c8:	b	1f278 <error@@Base+0x4a74>
   1f2cc:	mov	r8, r2
   1f2d0:	b	1f218 <error@@Base+0x4a14>
   1f2d4:	mov	r3, r2
   1f2d8:	b	1f134 <error@@Base+0x4930>
   1f2dc:	cmp	r3, #0
   1f2e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f2e4:	mov	r6, r0
   1f2e8:	sub	sp, sp, #12
   1f2ec:	mov	r5, r1
   1f2f0:	mov	r7, r0
   1f2f4:	mov	r4, r2
   1f2f8:	mov	r8, r1
   1f2fc:	bne	1f3dc <error@@Base+0x4bd8>
   1f300:	cmp	r2, r1
   1f304:	bls	1f418 <error@@Base+0x4c14>
   1f308:	clz	r3, r2
   1f30c:	cmp	r3, #0
   1f310:	rsbne	r8, r3, #32
   1f314:	lslne	r4, r2, r3
   1f318:	lsrne	r8, r0, r8
   1f31c:	lslne	r7, r0, r3
   1f320:	orrne	r8, r8, r1, lsl r3
   1f324:	lsr	r5, r4, #16
   1f328:	uxth	sl, r4
   1f32c:	mov	r1, r5
   1f330:	mov	r0, r8
   1f334:	bl	1f70c <error@@Base+0x4f08>
   1f338:	mov	r1, r5
   1f33c:	mov	r9, r0
   1f340:	mov	r0, r8
   1f344:	bl	1f8f8 <error@@Base+0x50f4>
   1f348:	mul	r0, sl, r9
   1f34c:	lsr	r3, r7, #16
   1f350:	orr	r1, r3, r1, lsl #16
   1f354:	cmp	r0, r1
   1f358:	bls	1f37c <error@@Base+0x4b78>
   1f35c:	adds	r1, r1, r4
   1f360:	sub	r2, r9, #1
   1f364:	bcs	1f378 <error@@Base+0x4b74>
   1f368:	cmp	r0, r1
   1f36c:	subhi	r9, r9, #2
   1f370:	addhi	r1, r1, r4
   1f374:	bhi	1f37c <error@@Base+0x4b78>
   1f378:	mov	r9, r2
   1f37c:	rsb	r8, r0, r1
   1f380:	mov	r1, r5
   1f384:	uxth	r7, r7
   1f388:	mov	r0, r8
   1f38c:	bl	1f70c <error@@Base+0x4f08>
   1f390:	mov	r1, r5
   1f394:	mov	r6, r0
   1f398:	mov	r0, r8
   1f39c:	bl	1f8f8 <error@@Base+0x50f4>
   1f3a0:	mul	sl, sl, r6
   1f3a4:	orr	r1, r7, r1, lsl #16
   1f3a8:	cmp	sl, r1
   1f3ac:	bls	1f3c8 <error@@Base+0x4bc4>
   1f3b0:	adds	r4, r1, r4
   1f3b4:	sub	r3, r6, #1
   1f3b8:	bcs	1f6c4 <error@@Base+0x4ec0>
   1f3bc:	cmp	sl, r4
   1f3c0:	subhi	r6, r6, #2
   1f3c4:	bls	1f6c4 <error@@Base+0x4ec0>
   1f3c8:	orr	r0, r6, r9, lsl #16
   1f3cc:	mov	r6, #0
   1f3d0:	mov	r1, r6
   1f3d4:	add	sp, sp, #12
   1f3d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f3dc:	cmp	r3, r1
   1f3e0:	movhi	r6, #0
   1f3e4:	movhi	r0, r6
   1f3e8:	bhi	1f3d0 <error@@Base+0x4bcc>
   1f3ec:	clz	r7, r3
   1f3f0:	cmp	r7, #0
   1f3f4:	bne	1f4f4 <error@@Base+0x4cf0>
   1f3f8:	cmp	r3, r1
   1f3fc:	cmpcs	r2, r6
   1f400:	movhi	r6, #0
   1f404:	movls	r6, #1
   1f408:	movls	r0, #1
   1f40c:	movls	r6, r7
   1f410:	movhi	r0, r6
   1f414:	b	1f3d0 <error@@Base+0x4bcc>
   1f418:	cmp	r2, #0
   1f41c:	bne	1f430 <error@@Base+0x4c2c>
   1f420:	mov	r1, r2
   1f424:	mov	r0, #1
   1f428:	bl	1f70c <error@@Base+0x4f08>
   1f42c:	mov	r4, r0
   1f430:	clz	r3, r4
   1f434:	cmp	r3, #0
   1f438:	bne	1f5f0 <error@@Base+0x4dec>
   1f43c:	rsb	r5, r4, r5
   1f440:	lsr	r8, r4, #16
   1f444:	uxth	sl, r4
   1f448:	mov	r6, #1
   1f44c:	mov	r1, r8
   1f450:	mov	r0, r5
   1f454:	bl	1f70c <error@@Base+0x4f08>
   1f458:	mov	r1, r8
   1f45c:	mov	r9, r0
   1f460:	mov	r0, r5
   1f464:	bl	1f8f8 <error@@Base+0x50f4>
   1f468:	mul	r0, sl, r9
   1f46c:	lsr	r3, r7, #16
   1f470:	orr	r1, r3, r1, lsl #16
   1f474:	cmp	r0, r1
   1f478:	bls	1f498 <error@@Base+0x4c94>
   1f47c:	adds	r1, r1, r4
   1f480:	sub	r2, r9, #1
   1f484:	bcs	1f6cc <error@@Base+0x4ec8>
   1f488:	cmp	r0, r1
   1f48c:	subhi	r9, r9, #2
   1f490:	addhi	r1, r1, r4
   1f494:	bls	1f6cc <error@@Base+0x4ec8>
   1f498:	rsb	fp, r0, r1
   1f49c:	mov	r1, r8
   1f4a0:	uxth	r7, r7
   1f4a4:	mov	r0, fp
   1f4a8:	bl	1f70c <error@@Base+0x4f08>
   1f4ac:	mov	r1, r8
   1f4b0:	mov	r5, r0
   1f4b4:	mov	r0, fp
   1f4b8:	bl	1f8f8 <error@@Base+0x50f4>
   1f4bc:	mul	sl, sl, r5
   1f4c0:	orr	r1, r7, r1, lsl #16
   1f4c4:	cmp	sl, r1
   1f4c8:	bls	1f4e4 <error@@Base+0x4ce0>
   1f4cc:	adds	r4, r1, r4
   1f4d0:	sub	r3, r5, #1
   1f4d4:	bcs	1f6d4 <error@@Base+0x4ed0>
   1f4d8:	cmp	sl, r4
   1f4dc:	subhi	r5, r5, #2
   1f4e0:	bls	1f6d4 <error@@Base+0x4ed0>
   1f4e4:	orr	r0, r5, r9, lsl #16
   1f4e8:	mov	r1, r6
   1f4ec:	add	sp, sp, #12
   1f4f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f4f4:	rsb	r1, r7, #32
   1f4f8:	lsl	r0, r2, r7
   1f4fc:	lsr	r2, r2, r1
   1f500:	lsr	fp, r5, r1
   1f504:	orr	r8, r2, r3, lsl r7
   1f508:	lsr	r1, r6, r1
   1f50c:	str	r0, [sp, #4]
   1f510:	orr	r5, r1, r5, lsl r7
   1f514:	lsr	r9, r8, #16
   1f518:	mov	r0, fp
   1f51c:	uxth	sl, r8
   1f520:	mov	r1, r9
   1f524:	bl	1f70c <error@@Base+0x4f08>
   1f528:	mov	r1, r9
   1f52c:	mov	r4, r0
   1f530:	mov	r0, fp
   1f534:	bl	1f8f8 <error@@Base+0x50f4>
   1f538:	mul	r0, sl, r4
   1f53c:	lsr	ip, r5, #16
   1f540:	orr	r1, ip, r1, lsl #16
   1f544:	cmp	r0, r1
   1f548:	bls	1f55c <error@@Base+0x4d58>
   1f54c:	adds	r1, r1, r8
   1f550:	sub	r2, r4, #1
   1f554:	bcc	1f6f0 <error@@Base+0x4eec>
   1f558:	mov	r4, r2
   1f55c:	rsb	ip, r0, r1
   1f560:	mov	r1, r9
   1f564:	str	ip, [sp]
   1f568:	uxth	r5, r5
   1f56c:	mov	r0, ip
   1f570:	bl	1f70c <error@@Base+0x4f08>
   1f574:	ldr	ip, [sp]
   1f578:	mov	r1, r9
   1f57c:	mov	fp, r0
   1f580:	mov	r0, ip
   1f584:	bl	1f8f8 <error@@Base+0x50f4>
   1f588:	mul	sl, sl, fp
   1f58c:	orr	r1, r5, r1, lsl #16
   1f590:	cmp	sl, r1
   1f594:	bls	1f5a8 <error@@Base+0x4da4>
   1f598:	adds	r1, r1, r8
   1f59c:	sub	r2, fp, #1
   1f5a0:	bcc	1f6dc <error@@Base+0x4ed8>
   1f5a4:	mov	fp, r2
   1f5a8:	ldr	r3, [sp, #4]
   1f5ac:	orr	r0, fp, r4, lsl #16
   1f5b0:	rsb	sl, sl, r1
   1f5b4:	umull	r4, r5, r0, r3
   1f5b8:	cmp	sl, r5
   1f5bc:	bcc	1f5dc <error@@Base+0x4dd8>
   1f5c0:	movne	r3, #0
   1f5c4:	moveq	r3, #1
   1f5c8:	cmp	r4, r6, lsl r7
   1f5cc:	movls	r6, #0
   1f5d0:	andhi	r6, r3, #1
   1f5d4:	cmp	r6, #0
   1f5d8:	beq	1f3d0 <error@@Base+0x4bcc>
   1f5dc:	mov	r6, #0
   1f5e0:	sub	r0, r0, #1
   1f5e4:	mov	r1, r6
   1f5e8:	add	sp, sp, #12
   1f5ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f5f0:	lsl	r4, r4, r3
   1f5f4:	rsb	r9, r3, #32
   1f5f8:	lsr	r2, r5, r9
   1f5fc:	lsr	r9, r6, r9
   1f600:	lsr	r8, r4, #16
   1f604:	orr	r9, r9, r5, lsl r3
   1f608:	mov	r0, r2
   1f60c:	lsl	r7, r6, r3
   1f610:	mov	r1, r8
   1f614:	str	r2, [sp]
   1f618:	bl	1f70c <error@@Base+0x4f08>
   1f61c:	ldr	r2, [sp]
   1f620:	mov	r1, r8
   1f624:	uxth	sl, r4
   1f628:	mov	fp, r0
   1f62c:	mov	r0, r2
   1f630:	bl	1f8f8 <error@@Base+0x50f4>
   1f634:	mul	r0, sl, fp
   1f638:	lsr	r3, r9, #16
   1f63c:	orr	r1, r3, r1, lsl #16
   1f640:	cmp	r0, r1
   1f644:	bls	1f664 <error@@Base+0x4e60>
   1f648:	adds	r1, r1, r4
   1f64c:	sub	r3, fp, #1
   1f650:	bcs	1f704 <error@@Base+0x4f00>
   1f654:	cmp	r0, r1
   1f658:	subhi	fp, fp, #2
   1f65c:	addhi	r1, r1, r4
   1f660:	bls	1f704 <error@@Base+0x4f00>
   1f664:	rsb	r5, r0, r1
   1f668:	mov	r1, r8
   1f66c:	uxth	r9, r9
   1f670:	mov	r0, r5
   1f674:	bl	1f70c <error@@Base+0x4f08>
   1f678:	mov	r1, r8
   1f67c:	mov	r6, r0
   1f680:	mov	r0, r5
   1f684:	bl	1f8f8 <error@@Base+0x50f4>
   1f688:	mul	r5, sl, r6
   1f68c:	orr	r1, r9, r1, lsl #16
   1f690:	cmp	r5, r1
   1f694:	bls	1f6b8 <error@@Base+0x4eb4>
   1f698:	adds	r1, r1, r4
   1f69c:	sub	r3, r6, #1
   1f6a0:	bcs	1f6b4 <error@@Base+0x4eb0>
   1f6a4:	cmp	r5, r1
   1f6a8:	subhi	r6, r6, #2
   1f6ac:	addhi	r1, r1, r4
   1f6b0:	bhi	1f6b8 <error@@Base+0x4eb4>
   1f6b4:	mov	r6, r3
   1f6b8:	rsb	r5, r5, r1
   1f6bc:	orr	r6, r6, fp, lsl #16
   1f6c0:	b	1f44c <error@@Base+0x4c48>
   1f6c4:	mov	r6, r3
   1f6c8:	b	1f3c8 <error@@Base+0x4bc4>
   1f6cc:	mov	r9, r2
   1f6d0:	b	1f498 <error@@Base+0x4c94>
   1f6d4:	mov	r5, r3
   1f6d8:	b	1f4e4 <error@@Base+0x4ce0>
   1f6dc:	cmp	sl, r1
   1f6e0:	subhi	fp, fp, #2
   1f6e4:	addhi	r1, r1, r8
   1f6e8:	bhi	1f5a8 <error@@Base+0x4da4>
   1f6ec:	b	1f5a4 <error@@Base+0x4da0>
   1f6f0:	cmp	r0, r1
   1f6f4:	subhi	r4, r4, #2
   1f6f8:	addhi	r1, r1, r8
   1f6fc:	bhi	1f55c <error@@Base+0x4d58>
   1f700:	b	1f558 <error@@Base+0x4d54>
   1f704:	mov	fp, r3
   1f708:	b	1f664 <error@@Base+0x4e60>
   1f70c:	subs	r2, r1, #1
   1f710:	bxeq	lr
   1f714:	bcc	1f8ec <error@@Base+0x50e8>
   1f718:	cmp	r0, r1
   1f71c:	bls	1f8d0 <error@@Base+0x50cc>
   1f720:	tst	r1, r2
   1f724:	beq	1f8dc <error@@Base+0x50d8>
   1f728:	clz	r3, r0
   1f72c:	clz	r2, r1
   1f730:	sub	r3, r2, r3
   1f734:	rsbs	r3, r3, #31
   1f738:	addne	r3, r3, r3, lsl #1
   1f73c:	mov	r2, #0
   1f740:	addne	pc, pc, r3, lsl #2
   1f744:	nop	{0}
   1f748:	cmp	r0, r1, lsl #31
   1f74c:	adc	r2, r2, r2
   1f750:	subcs	r0, r0, r1, lsl #31
   1f754:	cmp	r0, r1, lsl #30
   1f758:	adc	r2, r2, r2
   1f75c:	subcs	r0, r0, r1, lsl #30
   1f760:	cmp	r0, r1, lsl #29
   1f764:	adc	r2, r2, r2
   1f768:	subcs	r0, r0, r1, lsl #29
   1f76c:	cmp	r0, r1, lsl #28
   1f770:	adc	r2, r2, r2
   1f774:	subcs	r0, r0, r1, lsl #28
   1f778:	cmp	r0, r1, lsl #27
   1f77c:	adc	r2, r2, r2
   1f780:	subcs	r0, r0, r1, lsl #27
   1f784:	cmp	r0, r1, lsl #26
   1f788:	adc	r2, r2, r2
   1f78c:	subcs	r0, r0, r1, lsl #26
   1f790:	cmp	r0, r1, lsl #25
   1f794:	adc	r2, r2, r2
   1f798:	subcs	r0, r0, r1, lsl #25
   1f79c:	cmp	r0, r1, lsl #24
   1f7a0:	adc	r2, r2, r2
   1f7a4:	subcs	r0, r0, r1, lsl #24
   1f7a8:	cmp	r0, r1, lsl #23
   1f7ac:	adc	r2, r2, r2
   1f7b0:	subcs	r0, r0, r1, lsl #23
   1f7b4:	cmp	r0, r1, lsl #22
   1f7b8:	adc	r2, r2, r2
   1f7bc:	subcs	r0, r0, r1, lsl #22
   1f7c0:	cmp	r0, r1, lsl #21
   1f7c4:	adc	r2, r2, r2
   1f7c8:	subcs	r0, r0, r1, lsl #21
   1f7cc:	cmp	r0, r1, lsl #20
   1f7d0:	adc	r2, r2, r2
   1f7d4:	subcs	r0, r0, r1, lsl #20
   1f7d8:	cmp	r0, r1, lsl #19
   1f7dc:	adc	r2, r2, r2
   1f7e0:	subcs	r0, r0, r1, lsl #19
   1f7e4:	cmp	r0, r1, lsl #18
   1f7e8:	adc	r2, r2, r2
   1f7ec:	subcs	r0, r0, r1, lsl #18
   1f7f0:	cmp	r0, r1, lsl #17
   1f7f4:	adc	r2, r2, r2
   1f7f8:	subcs	r0, r0, r1, lsl #17
   1f7fc:	cmp	r0, r1, lsl #16
   1f800:	adc	r2, r2, r2
   1f804:	subcs	r0, r0, r1, lsl #16
   1f808:	cmp	r0, r1, lsl #15
   1f80c:	adc	r2, r2, r2
   1f810:	subcs	r0, r0, r1, lsl #15
   1f814:	cmp	r0, r1, lsl #14
   1f818:	adc	r2, r2, r2
   1f81c:	subcs	r0, r0, r1, lsl #14
   1f820:	cmp	r0, r1, lsl #13
   1f824:	adc	r2, r2, r2
   1f828:	subcs	r0, r0, r1, lsl #13
   1f82c:	cmp	r0, r1, lsl #12
   1f830:	adc	r2, r2, r2
   1f834:	subcs	r0, r0, r1, lsl #12
   1f838:	cmp	r0, r1, lsl #11
   1f83c:	adc	r2, r2, r2
   1f840:	subcs	r0, r0, r1, lsl #11
   1f844:	cmp	r0, r1, lsl #10
   1f848:	adc	r2, r2, r2
   1f84c:	subcs	r0, r0, r1, lsl #10
   1f850:	cmp	r0, r1, lsl #9
   1f854:	adc	r2, r2, r2
   1f858:	subcs	r0, r0, r1, lsl #9
   1f85c:	cmp	r0, r1, lsl #8
   1f860:	adc	r2, r2, r2
   1f864:	subcs	r0, r0, r1, lsl #8
   1f868:	cmp	r0, r1, lsl #7
   1f86c:	adc	r2, r2, r2
   1f870:	subcs	r0, r0, r1, lsl #7
   1f874:	cmp	r0, r1, lsl #6
   1f878:	adc	r2, r2, r2
   1f87c:	subcs	r0, r0, r1, lsl #6
   1f880:	cmp	r0, r1, lsl #5
   1f884:	adc	r2, r2, r2
   1f888:	subcs	r0, r0, r1, lsl #5
   1f88c:	cmp	r0, r1, lsl #4
   1f890:	adc	r2, r2, r2
   1f894:	subcs	r0, r0, r1, lsl #4
   1f898:	cmp	r0, r1, lsl #3
   1f89c:	adc	r2, r2, r2
   1f8a0:	subcs	r0, r0, r1, lsl #3
   1f8a4:	cmp	r0, r1, lsl #2
   1f8a8:	adc	r2, r2, r2
   1f8ac:	subcs	r0, r0, r1, lsl #2
   1f8b0:	cmp	r0, r1, lsl #1
   1f8b4:	adc	r2, r2, r2
   1f8b8:	subcs	r0, r0, r1, lsl #1
   1f8bc:	cmp	r0, r1
   1f8c0:	adc	r2, r2, r2
   1f8c4:	subcs	r0, r0, r1
   1f8c8:	mov	r0, r2
   1f8cc:	bx	lr
   1f8d0:	moveq	r0, #1
   1f8d4:	movne	r0, #0
   1f8d8:	bx	lr
   1f8dc:	clz	r2, r1
   1f8e0:	rsb	r2, r2, #31
   1f8e4:	lsr	r0, r0, r2
   1f8e8:	bx	lr
   1f8ec:	cmp	r0, #0
   1f8f0:	mvnne	r0, #0
   1f8f4:	b	1ed4c <error@@Base+0x4548>
   1f8f8:	cmp	r1, #0
   1f8fc:	beq	1f8ec <error@@Base+0x50e8>
   1f900:	push	{r0, r1, lr}
   1f904:	bl	1f70c <error@@Base+0x4f08>
   1f908:	pop	{r1, r2, lr}
   1f90c:	mul	r3, r2, r0
   1f910:	sub	r1, r1, r3
   1f914:	bx	lr
   1f918:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1f91c:	mov	r7, r0
   1f920:	ldr	r6, [pc, #76]	; 1f974 <error@@Base+0x5170>
   1f924:	mov	r8, r1
   1f928:	ldr	r5, [pc, #72]	; 1f978 <error@@Base+0x5174>
   1f92c:	mov	r9, r2
   1f930:	add	r6, pc, r6
   1f934:	bl	9190 <_init@@Base>
   1f938:	add	r5, pc, r5
   1f93c:	rsb	r6, r5, r6
   1f940:	asrs	r6, r6, #2
   1f944:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1f948:	sub	r5, r5, #4
   1f94c:	mov	r4, #0
   1f950:	add	r4, r4, #1
   1f954:	ldr	r3, [r5, #4]!
   1f958:	mov	r0, r7
   1f95c:	mov	r1, r8
   1f960:	mov	r2, r9
   1f964:	blx	r3
   1f968:	cmp	r4, r6
   1f96c:	bne	1f950 <error@@Base+0x514c>
   1f970:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1f974:	andeq	lr, r0, r0, asr #11
   1f978:			; <UNDEFINED> instruction: 0x0000e5b4
   1f97c:	bx	lr

Disassembly of section .fini:

0001f980 <_fini@@Base>:
   1f980:	push	{r3, lr}
   1f984:	pop	{r3, pc}
