strict digraph "" {
	node [label="\N"];
	"540:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540af90>",
		fillcolor=turquoise,
		label="540:BL
Mdo_2d <= #Tp 1'b0;
Mdo_d <= #Tp 1'b0;
Mdo <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41554fd9d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f415540bed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540aed0>]",
		style=filled,
		typ=Block];
	"Leaf_537:AL"	 [def_var="['Mdo_2d', 'Mdo_d', 'Mdo']",
		label="Leaf_537:AL"];
	"540:BL" -> "Leaf_537:AL"	 [cond="[]",
		lineno=None];
	"547:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415540a750>",
		fillcolor=springgreen,
		label="547:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"548:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540af10>",
		fillcolor=turquoise,
		label="548:BL
Mdo_2d <= #Tp ~SerialEn & (BitCounter < 32);
Mdo_d <= #Tp ShiftedBit | Mdo_2d;
Mdo <= #Tp Mdo_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415554b450>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f415554b1d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415554b4d0>]",
		style=filled,
		typ=Block];
	"547:IF" -> "548:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=547];
	"539:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415554bd90>",
		fillcolor=springgreen,
		label="539:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"539:IF" -> "540:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=539];
	"546:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415554bad0>",
		fillcolor=turquoise,
		label="546:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"539:IF" -> "546:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=539];
	"537:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f415554bc90>",
		clk_sens=True,
		fillcolor=gold,
		label="537:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Mdo_d', 'MdcEn_n', 'BitCounter', 'ShiftedBit', 'Mdo_2d', 'SerialEn']"];
	"538:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415554b0d0>",
		fillcolor=turquoise,
		label="538:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"537:AL" -> "538:BL"	 [cond="[]",
		lineno=None];
	"538:BL" -> "539:IF"	 [cond="[]",
		lineno=None];
	"546:BL" -> "547:IF"	 [cond="[]",
		lineno=None];
	"548:BL" -> "Leaf_537:AL"	 [cond="[]",
		lineno=None];
}
