#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x558d9d4fe460 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x558d9d4274e0 .enum2/s (32)
   "OP" 0,
   "OPIMM" 1,
   "BRANCH" 2,
   "LUI" 3,
   "JAL" 4,
   "JALR" 5,
   "LOAD" 6,
   "STORE" 7,
   "AUIPC" 8
 ;
enum0x558d9d44ac50 .enum2/s (32)
   "Add" 0,
   "Sub" 1,
   "And" 2,
   "Or" 3,
   "Xor" 4,
   "Slt" 5,
   "Sltu" 6,
   "Sll" 7,
   "Srl" 8,
   "Sra" 9
 ;
enum0x558d9d45dc60 .enum2/s (32)
   "Eq" 0,
   "Neq" 1,
   "Lt" 2,
   "Ltu" 3,
   "Ge" 4,
   "Geu" 5,
   "Dbr" 6
 ;
S_0x558d9d4fbbe0 .scope module, "processor_tb" "processor_tb" 3 4;
 .timescale -9 -12;
v0x558d9d523380_0 .net "addr_out", 31 0, L_0x558d9d535df0;  1 drivers
v0x558d9d523490_0 .var "clk_in", 0 0;
v0x558d9d523530_0 .net/s "data_out", 31 0, L_0x558d9d535d30;  1 drivers
v0x558d9d523630_0 .var "instruction", 31 0;
v0x558d9d5236d0_0 .net "nextPc_out", 31 0, L_0x558d9d535e60;  1 drivers
v0x558d9d5237e0_0 .var "rst_in", 0 0;
S_0x558d9d4d34c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 38, 3 38 0, S_0x558d9d4fbbe0;
 .timescale -9 -12;
v0x558d9d474c20_0 .var/2s "i", 31 0;
S_0x558d9d4f8180 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 57, 3 57 0, S_0x558d9d4fbbe0;
 .timescale -9 -12;
v0x558d9d474ac0_0 .var/2s "i", 31 0;
S_0x558d9d5184a0 .scope module, "uut" "processor" 3 13, 4 11 0, S_0x558d9d4fbbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 32 "data_out";
    .port_info 3 /OUTPUT 32 "addr_out";
    .port_info 4 /OUTPUT 32 "nextPc_out";
    .port_info 5 /OUTPUT 32 "registers_out";
P_0x558d9d47fdb0 .param/l "COUNTER_SIZE" 1 4 21, +C4<00000000000000000000000000000011>;
P_0x558d9d47fdf0 .param/l "INSTRUCTION_LOAD_PERIOD" 0 4 20, +C4<00000000000000000000000000000101>;
L_0x558d9d535210 .functor BUFZ 5, v0x558d9d51aa50_0, C4<00000>, C4<00000>, C4<00000>;
L_0x558d9d5353c0 .functor AND 1, L_0x558d9d535480, L_0x558d9d535730, C4<1>, C4<1>;
L_0x558d9d535bd0 .functor AND 1, L_0x558d9d5353c0, L_0x558d9d535a90, C4<1>, C4<1>;
L_0x558d9d535d30 .functor BUFZ 32, v0x558d9d51ce20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558d9d535df0 .functor BUFZ 32, L_0x558d9d5344b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558d9d535e60 .functor BUFZ 32, v0x558d9d51d0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558d9d520440_0 .net *"_ivl_14", 31 0, L_0x558d9d534850;  1 drivers
L_0x7f6a194d01c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558d9d520540_0 .net *"_ivl_17", 27 0, L_0x7f6a194d01c8;  1 drivers
L_0x7f6a194d0210 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x558d9d520620_0 .net/2u *"_ivl_18", 31 0, L_0x7f6a194d0210;  1 drivers
v0x558d9d5206e0_0 .net *"_ivl_20", 0 0, L_0x558d9d534980;  1 drivers
L_0x7f6a194d0258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558d9d5207a0_0 .net/2s *"_ivl_22", 1 0, L_0x7f6a194d0258;  1 drivers
L_0x7f6a194d02a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558d9d520880_0 .net/2s *"_ivl_24", 1 0, L_0x7f6a194d02a0;  1 drivers
v0x558d9d520960_0 .net *"_ivl_26", 1 0, L_0x558d9d534b70;  1 drivers
v0x558d9d520a40_0 .net *"_ivl_34", 31 0, L_0x558d9d534e90;  1 drivers
L_0x7f6a194d0378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558d9d520b20_0 .net *"_ivl_37", 27 0, L_0x7f6a194d0378;  1 drivers
L_0x7f6a194d03c0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x558d9d520c90_0 .net/2u *"_ivl_38", 31 0, L_0x7f6a194d03c0;  1 drivers
v0x558d9d520d70_0 .net *"_ivl_40", 0 0, L_0x558d9d534f80;  1 drivers
v0x558d9d520e30_0 .net *"_ivl_46", 31 0, L_0x558d9d535320;  1 drivers
L_0x7f6a194d0408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558d9d520f10_0 .net *"_ivl_49", 27 0, L_0x7f6a194d0408;  1 drivers
L_0x7f6a194d0450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x558d9d520ff0_0 .net/2u *"_ivl_50", 31 0, L_0x7f6a194d0450;  1 drivers
v0x558d9d5210d0_0 .net *"_ivl_52", 0 0, L_0x558d9d535480;  1 drivers
v0x558d9d521190_0 .net *"_ivl_54", 31 0, L_0x558d9d5355c0;  1 drivers
L_0x7f6a194d0498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558d9d521270_0 .net *"_ivl_57", 27 0, L_0x7f6a194d0498;  1 drivers
L_0x7f6a194d04e0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x558d9d521460_0 .net/2u *"_ivl_58", 31 0, L_0x7f6a194d04e0;  1 drivers
v0x558d9d521540_0 .net *"_ivl_60", 0 0, L_0x558d9d535730;  1 drivers
v0x558d9d521600_0 .net *"_ivl_63", 0 0, L_0x558d9d5353c0;  1 drivers
v0x558d9d5216c0_0 .net *"_ivl_64", 31 0, L_0x558d9d535910;  1 drivers
L_0x7f6a194d0528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558d9d5217a0_0 .net *"_ivl_67", 26 0, L_0x7f6a194d0528;  1 drivers
L_0x7f6a194d0570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558d9d521880_0 .net/2u *"_ivl_68", 31 0, L_0x7f6a194d0570;  1 drivers
v0x558d9d521960_0 .net *"_ivl_70", 0 0, L_0x558d9d535a90;  1 drivers
v0x558d9d521a20_0 .net "addr", 31 0, L_0x558d9d5344b0;  1 drivers
v0x558d9d521ae0_0 .net "addr_out", 31 0, L_0x558d9d535df0;  alias, 1 drivers
v0x558d9d521ba0_0 .net "aluFunc", 3 0, v0x558d9d519fb0_0;  1 drivers
v0x558d9d521c60_0 .net "brFunc", 2 0, v0x558d9d51a0b0_0;  1 drivers
v0x558d9d521d20_0 .net "clk_100mhz", 0 0, v0x558d9d523490_0;  1 drivers
v0x558d9d521dc0_0 .net/s "data_out", 31 0, L_0x558d9d535d30;  alias, 1 drivers
v0x558d9d521ea0_0 .net "effective_mem_addr", 11 0, L_0x558d9d534780;  1 drivers
v0x558d9d521f90_0 .net "effective_pc", 11 0, L_0x558d9d523910;  1 drivers
v0x558d9d522050_0 .net "iType", 3 0, v0x558d9d51a430_0;  1 drivers
v0x558d9d522110_0 .net/s "imm", 31 0, v0x558d9d51a5f0_0;  1 drivers
v0x558d9d5221d0_0 .var "inst", 31 0;
v0x558d9d522290_0 .net "inst_fetched", 31 0, L_0x558d9d4c11e0;  1 drivers
v0x558d9d522330_0 .var "inst_load_counter", 2 0;
v0x558d9d5223f0_0 .net "mem_addr", 31 0, L_0x558d9d5346e0;  1 drivers
v0x558d9d5224d0_0 .net/s "mem_output", 31 0, v0x558d9d4f64e0_0;  1 drivers
v0x558d9d5225c0_0 .net "nextPc", 31 0, v0x558d9d51d0c0_0;  1 drivers
v0x558d9d522690_0 .net "nextPc_out", 31 0, L_0x558d9d535e60;  alias, 1 drivers
v0x558d9d522750_0 .var "pc", 31 0;
v0x558d9d522840_0 .net "rd", 4 0, v0x558d9d51aa50_0;  1 drivers
v0x558d9d522910_0 .var "registers_out", 31 0;
v0x558d9d5229d0_0 .net/s "result", 31 0, v0x558d9d51ce20_0;  1 drivers
v0x558d9d522ae0_0 .net/s "rs1", 4 0, v0x558d9d51ac10_0;  1 drivers
v0x558d9d522bf0_0 .net/s "rs2", 4 0, v0x558d9d51add0_0;  1 drivers
v0x558d9d522d00_0 .net "rst_in", 0 0, v0x558d9d5237e0_0;  1 drivers
v0x558d9d522da0_0 .net/s "rval1", 31 0, v0x558d9d51f640_0;  1 drivers
v0x558d9d522eb0_0 .net/s "rval2", 31 0, v0x558d9d51f700_0;  1 drivers
v0x558d9d522fc0_0 .net "wa", 4 0, L_0x558d9d535210;  1 drivers
v0x558d9d523080_0 .net/s "wd", 31 0, L_0x558d9d535120;  1 drivers
v0x558d9d523120_0 .net "we", 0 0, L_0x558d9d535bd0;  1 drivers
L_0x7f6a194d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558d9d5231c0_0 .net "wea_inst", 0 0, L_0x7f6a194d0018;  1 drivers
v0x558d9d523260_0 .net "writing", 0 0, L_0x558d9d534cb0;  1 drivers
L_0x558d9d523910 .part v0x558d9d522750_0, 2, 12;
L_0x558d9d523a70 .part L_0x558d9d523910, 0, 7;
L_0x558d9d5346e0 .arith/sum 32, v0x558d9d51f640_0, v0x558d9d51a5f0_0;
L_0x558d9d534780 .part L_0x558d9d5346e0, 2, 12;
L_0x558d9d534850 .concat [ 4 28 0 0], v0x558d9d51a430_0, L_0x7f6a194d01c8;
L_0x558d9d534980 .cmp/eq 32, L_0x558d9d534850, L_0x7f6a194d0210;
L_0x558d9d534b70 .functor MUXZ 2, L_0x7f6a194d02a0, L_0x7f6a194d0258, L_0x558d9d534980, C4<>;
L_0x558d9d534cb0 .part L_0x558d9d534b70, 0, 1;
L_0x558d9d534e90 .concat [ 4 28 0 0], v0x558d9d51a430_0, L_0x7f6a194d0378;
L_0x558d9d534f80 .cmp/eq 32, L_0x558d9d534e90, L_0x7f6a194d03c0;
L_0x558d9d535120 .functor MUXZ 32, v0x558d9d51ce20_0, v0x558d9d4f64e0_0, L_0x558d9d534f80, C4<>;
L_0x558d9d535320 .concat [ 4 28 0 0], v0x558d9d51a430_0, L_0x7f6a194d0408;
L_0x558d9d535480 .cmp/ne 32, L_0x558d9d535320, L_0x7f6a194d0450;
L_0x558d9d5355c0 .concat [ 4 28 0 0], v0x558d9d51a430_0, L_0x7f6a194d0498;
L_0x558d9d535730 .cmp/ne 32, L_0x558d9d5355c0, L_0x7f6a194d04e0;
L_0x558d9d535910 .concat [ 5 27 0 0], v0x558d9d51aa50_0, L_0x7f6a194d0528;
L_0x558d9d535a90 .cmp/ne 32, L_0x558d9d535910, L_0x7f6a194d0570;
S_0x558d9d5186d0 .scope module, "data_mem" "xilinx_single_port_ram_read_first" 4 145, 5 10 0, S_0x558d9d5184a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x558d9d4fe020 .param/str "INIT_FILE" 0 5 14, "\000";
P_0x558d9d4fe060 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000001000000000000>;
P_0x558d9d4fe0a0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x558d9d4fe0e0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x558d9d5192a0 .array "BRAM", 0 4095, 31 0;
v0x558d9d519380_0 .net "addra", 11 0, L_0x558d9d534780;  alias, 1 drivers
v0x558d9d519460_0 .net "clka", 0 0, v0x558d9d523490_0;  alias, 1 drivers
v0x558d9d519530_0 .net "dina", 31 0, v0x558d9d51ce20_0;  alias, 1 drivers
v0x558d9d519610_0 .net "douta", 31 0, v0x558d9d4f64e0_0;  alias, 1 drivers
L_0x7f6a194d02e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558d9d519740_0 .net "ena", 0 0, L_0x7f6a194d02e8;  1 drivers
v0x558d9d519800_0 .var "ram_data", 31 0;
L_0x7f6a194d0330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558d9d5198e0_0 .net "regcea", 0 0, L_0x7f6a194d0330;  1 drivers
v0x558d9d5199a0_0 .net "rsta", 0 0, v0x558d9d5237e0_0;  alias, 1 drivers
v0x558d9d519a60_0 .net "wea", 0 0, L_0x558d9d534cb0;  alias, 1 drivers
S_0x558d9d518b30 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x558d9d5186d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x558d9d518b30
v0x558d9d4d47e0_0 .var/i "depth", 31 0;
TD_processor_tb.uut.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x558d9d4d47e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x558d9d4d47e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x558d9d4d47e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x558d9d518dd0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 31, 5 31 0, S_0x558d9d5186d0;
 .timescale -9 -12;
v0x558d9d4d3d30_0 .var/i "ram_index", 31 0;
S_0x558d9d519010 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x558d9d5186d0;
 .timescale -9 -12;
v0x558d9d4f64e0_0 .var "douta_reg", 31 0;
E_0x558d9d4b5c90 .event posedge, v0x558d9d519460_0;
S_0x558d9d519c20 .scope module, "decoder" "decode" 4 82, 6 4 0, S_0x558d9d5184a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 32 "instruction_in";
    .port_info 2 /OUTPUT 4 "iType_out";
    .port_info 3 /OUTPUT 4 "aluFunc_out";
    .port_info 4 /OUTPUT 3 "brFunc_out";
    .port_info 5 /OUTPUT 32 "imm_out";
    .port_info 6 /OUTPUT 5 "rs1_out";
    .port_info 7 /OUTPUT 5 "rs2_out";
    .port_info 8 /OUTPUT 5 "rd_out";
enum0x558d9d4bc1f0 .enum2/s (32)
   "R" 0,
   "I" 1,
   "S" 2,
   "B" 3,
   "U" 4,
   "J" 5
 ;
v0x558d9d519fb0_0 .var "aluFunc_out", 3 0;
v0x558d9d51a0b0_0 .var "brFunc_out", 2 0;
v0x558d9d51a190_0 .net "clk_in", 0 0, v0x558d9d523490_0;  alias, 1 drivers
v0x558d9d51a260_0 .var "funct3", 2 0;
v0x558d9d51a300_0 .var "funct7", 6 0;
v0x558d9d51a430_0 .var "iType_out", 3 0;
v0x558d9d51a510_0 .var "imm", 31 0;
v0x558d9d51a5f0_0 .var/s "imm_out", 31 0;
v0x558d9d51a6d0_0 .var/2s "inst_type", 31 0;
v0x558d9d51a7b0_0 .net "instruction_in", 31 0, v0x558d9d5221d0_0;  1 drivers
v0x558d9d51a890_0 .net "opcode", 6 0, L_0x558d9d523bc0;  1 drivers
v0x558d9d51a970_0 .var "rd", 4 0;
v0x558d9d51aa50_0 .var "rd_out", 4 0;
v0x558d9d51ab30_0 .var "rs1", 4 0;
v0x558d9d51ac10_0 .var/s "rs1_out", 4 0;
v0x558d9d51acf0_0 .var "rs2", 4 0;
v0x558d9d51add0_0 .var/s "rs2_out", 4 0;
E_0x558d9d4b6d30/0 .event edge, v0x558d9d51a890_0, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0;
E_0x558d9d4b6d30/1 .event edge, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0;
E_0x558d9d4b6d30/2 .event edge, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0;
E_0x558d9d4b6d30/3 .event edge, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0, v0x558d9d51a7b0_0, v0x558d9d51a510_0;
E_0x558d9d4b6d30 .event/or E_0x558d9d4b6d30/0, E_0x558d9d4b6d30/1, E_0x558d9d4b6d30/2, E_0x558d9d4b6d30/3;
L_0x558d9d523bc0 .part v0x558d9d5221d0_0, 0, 7;
S_0x558d9d51afd0 .scope module, "execute_module" "execute" 4 117, 7 4 0, S_0x558d9d5184a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "iType_in";
    .port_info 1 /INPUT 4 "aluFunc_in";
    .port_info 2 /INPUT 3 "brFunc_in";
    .port_info 3 /INPUT 32 "imm_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "rval1_in";
    .port_info 6 /INPUT 32 "rval2_in";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 32 "addr_out";
    .port_info 9 /OUTPUT 32 "nextPc_out";
L_0x558d9d44aeb0 .functor BUFZ 32, v0x558d9d51f640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f6a194d00f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558d9d51c380_0 .net/2u *"_ivl_0", 31 0, L_0x7f6a194d00f0;  1 drivers
L_0x7f6a194d0180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558d9d51c480_0 .net/2u *"_ivl_10", 31 0, L_0x7f6a194d0180;  1 drivers
v0x558d9d51c560_0 .net *"_ivl_12", 0 0, L_0x558d9d533fb0;  1 drivers
v0x558d9d51c600_0 .net *"_ivl_6", 31 0, L_0x558d9d533e40;  1 drivers
L_0x7f6a194d0138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558d9d51c6e0_0 .net *"_ivl_9", 27 0, L_0x7f6a194d0138;  1 drivers
v0x558d9d51c810_0 .net "addr_out", 31 0, L_0x558d9d5344b0;  alias, 1 drivers
v0x558d9d51c8f0_0 .net "aluFunc_in", 3 0, v0x558d9d519fb0_0;  alias, 1 drivers
v0x558d9d51ca00_0 .net/s "alu_result", 31 0, v0x558d9d51b640_0;  1 drivers
v0x558d9d51cac0_0 .net/s "alu_rval1", 31 0, L_0x558d9d44aeb0;  1 drivers
v0x558d9d51cb60_0 .net/s "alu_rval2", 31 0, L_0x558d9d5340f0;  1 drivers
v0x558d9d51cc70_0 .net "brFunc_in", 2 0, v0x558d9d51a0b0_0;  alias, 1 drivers
v0x558d9d51cd80_0 .net "branch_res", 0 0, v0x558d9d51bd90_0;  1 drivers
v0x558d9d51ce20_0 .var/s "data_out", 31 0;
v0x558d9d51cec0_0 .net "iType_in", 3 0, v0x558d9d51a430_0;  alias, 1 drivers
v0x558d9d51cf60_0 .net/s "imm_in", 31 0, v0x558d9d51a5f0_0;  alias, 1 drivers
v0x558d9d51d000_0 .net "nextPc_default", 31 0, L_0x558d9d533d20;  1 drivers
v0x558d9d51d0c0_0 .var "nextPc_out", 31 0;
v0x558d9d51d1a0_0 .net "pc_in", 31 0, v0x558d9d522750_0;  1 drivers
v0x558d9d51d280_0 .net/s "rval1_in", 31 0, v0x558d9d51f640_0;  alias, 1 drivers
v0x558d9d51d360_0 .net/s "rval2_in", 31 0, v0x558d9d51f700_0;  alias, 1 drivers
E_0x558d9d4b6140/0 .event edge, v0x558d9d51a430_0, v0x558d9d51b640_0, v0x558d9d51d000_0, v0x558d9d51bd90_0;
E_0x558d9d4b6140/1 .event edge, v0x558d9d51d1a0_0, v0x558d9d51a5f0_0, v0x558d9d51d280_0, v0x558d9d51d360_0;
E_0x558d9d4b6140 .event/or E_0x558d9d4b6140/0, E_0x558d9d4b6140/1;
L_0x558d9d533d20 .arith/sum 32, v0x558d9d522750_0, L_0x7f6a194d00f0;
L_0x558d9d533e40 .concat [ 4 28 0 0], v0x558d9d51a430_0, L_0x7f6a194d0138;
L_0x558d9d533fb0 .cmp/eq 32, L_0x558d9d533e40, L_0x7f6a194d0180;
L_0x558d9d5340f0 .functor MUXZ 32, v0x558d9d51f700_0, v0x558d9d51a5f0_0, L_0x558d9d533fb0, C4<>;
L_0x558d9d5344b0 .arith/sum 32, v0x558d9d51f640_0, v0x558d9d51a5f0_0;
S_0x558d9d51b2b0 .scope module, "my_alu" "alu" 7 54, 8 6 0, S_0x558d9d51afd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rval1_in";
    .port_info 1 /INPUT 32 "rval2_in";
    .port_info 2 /INPUT 4 "aluFunc_in";
    .port_info 3 /OUTPUT 32 "data_out";
L_0x558d9d4f63c0 .functor BUFZ 32, L_0x558d9d44aeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558d9d5342a0 .functor BUFZ 32, L_0x558d9d5340f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558d9d51b530_0 .net "aluFunc_in", 3 0, v0x558d9d519fb0_0;  alias, 1 drivers
v0x558d9d51b640_0 .var/s "data_out", 31 0;
v0x558d9d51b700_0 .net/s "rval1_in", 31 0, L_0x558d9d44aeb0;  alias, 1 drivers
v0x558d9d51b7f0_0 .net "rval1_u", 31 0, L_0x558d9d4f63c0;  1 drivers
v0x558d9d51b8d0_0 .net/s "rval2_in", 31 0, L_0x558d9d5340f0;  alias, 1 drivers
v0x558d9d51ba00_0 .net "rval2_u", 31 0, L_0x558d9d5342a0;  1 drivers
E_0x558d9d4b6ed0/0 .event edge, v0x558d9d519fb0_0, v0x558d9d51b700_0, v0x558d9d51b8d0_0, v0x558d9d51b7f0_0;
E_0x558d9d4b6ed0/1 .event edge, v0x558d9d51ba00_0;
E_0x558d9d4b6ed0 .event/or E_0x558d9d4b6ed0/0, E_0x558d9d4b6ed0/1;
S_0x558d9d51bb60 .scope module, "my_branchAlu" "branchAlu" 7 61, 9 8 0, S_0x558d9d51afd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rval1_in";
    .port_info 1 /INPUT 32 "rval2_in";
    .port_info 2 /INPUT 3 "brFunc_in";
    .port_info 3 /OUTPUT 1 "bool_out";
L_0x558d9d5343a0 .functor BUFZ 32, L_0x558d9d44aeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558d9d534410 .functor BUFZ 32, L_0x558d9d5340f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558d9d51bd90_0 .var "bool_out", 0 0;
v0x558d9d51be70_0 .net "brFunc_in", 2 0, v0x558d9d51a0b0_0;  alias, 1 drivers
v0x558d9d51bf60_0 .net/s "rval1_in", 31 0, L_0x558d9d44aeb0;  alias, 1 drivers
v0x558d9d51c060_0 .net "rval1_u", 31 0, L_0x558d9d5343a0;  1 drivers
v0x558d9d51c100_0 .net/s "rval2_in", 31 0, L_0x558d9d5340f0;  alias, 1 drivers
v0x558d9d51c210_0 .net "rval2_u", 31 0, L_0x558d9d534410;  1 drivers
E_0x558d9d44a130/0 .event edge, v0x558d9d51a0b0_0, v0x558d9d51b700_0, v0x558d9d51b8d0_0, v0x558d9d51c060_0;
E_0x558d9d44a130/1 .event edge, v0x558d9d51c210_0;
E_0x558d9d44a130 .event/or E_0x558d9d44a130/0, E_0x558d9d44a130/1;
S_0x558d9d51d5e0 .scope module, "inst_mem" "xilinx_single_port_ram_read_first" 4 40, 5 10 0, S_0x558d9d5184a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x558d9d51d7c0 .param/str "INIT_FILE" 0 5 14, "data/inst.mem";
P_0x558d9d51d800 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000010000000>;
P_0x558d9d51d840 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x558d9d51d880 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x558d9d51e4a0 .array "BRAM", 0 127, 31 0;
v0x558d9d51e560_0 .net "addra", 6 0, L_0x558d9d523a70;  1 drivers
v0x558d9d51e640_0 .net "clka", 0 0, v0x558d9d523490_0;  alias, 1 drivers
o0x7f6a198430c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558d9d51e760_0 .net "dina", 31 0, o0x7f6a198430c8;  0 drivers
v0x558d9d51e820_0 .net "douta", 31 0, L_0x558d9d4c11e0;  alias, 1 drivers
L_0x7f6a194d0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558d9d51e950_0 .net "ena", 0 0, L_0x7f6a194d0060;  1 drivers
v0x558d9d51ea10_0 .var "ram_data", 31 0;
L_0x7f6a194d00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558d9d51eaf0_0 .net "regcea", 0 0, L_0x7f6a194d00a8;  1 drivers
v0x558d9d51ebb0_0 .net "rsta", 0 0, v0x558d9d5237e0_0;  alias, 1 drivers
v0x558d9d51ec50_0 .net "wea", 0 0, L_0x7f6a194d0018;  alias, 1 drivers
S_0x558d9d51dbd0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x558d9d51d5e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x558d9d51dbd0
v0x558d9d51ded0_0 .var/i "depth", 31 0;
TD_processor_tb.uut.inst_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x558d9d51ded0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x558d9d51ded0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x558d9d51ded0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x558d9d51dfb0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x558d9d51d5e0;
 .timescale -9 -12;
L_0x558d9d4c11e0 .functor BUFZ 32, v0x558d9d51e1b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558d9d51e1b0_0 .var "douta_reg", 31 0;
S_0x558d9d51e290 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x558d9d51d5e0;
 .timescale -9 -12;
S_0x558d9d51edf0 .scope module, "registers" "register_file" 4 100, 10 4 0, S_0x558d9d5184a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 5 "rs1_in";
    .port_info 3 /INPUT 5 "rs2_in";
    .port_info 4 /INPUT 5 "wa_in";
    .port_info 5 /INPUT 1 "we_in";
    .port_info 6 /INPUT 32 "wd_in";
    .port_info 7 /OUTPUT 32 "rd1_out";
    .port_info 8 /OUTPUT 32 "rd2_out";
v0x558d9d51f580_0 .net "clk_in", 0 0, v0x558d9d523490_0;  alias, 1 drivers
v0x558d9d51f640_0 .var "rd1_out", 31 0;
v0x558d9d51f700_0 .var "rd2_out", 31 0;
v0x558d9d51f7d0 .array "registers", 0 31, 31 0;
v0x558d9d51fd60_0 .net "rs1_in", 4 0, v0x558d9d51ac10_0;  alias, 1 drivers
v0x558d9d51fe70_0 .net "rs2_in", 4 0, v0x558d9d51add0_0;  alias, 1 drivers
v0x558d9d51ff40_0 .net "rst_in", 0 0, v0x558d9d5237e0_0;  alias, 1 drivers
v0x558d9d520030_0 .net "wa_in", 4 0, L_0x558d9d535210;  alias, 1 drivers
v0x558d9d5200f0_0 .net "wd_in", 31 0, L_0x558d9d535120;  alias, 1 drivers
v0x558d9d520260_0 .net "we_in", 0 0, L_0x558d9d535bd0;  alias, 1 drivers
v0x558d9d51f7d0_0 .array/port v0x558d9d51f7d0, 0;
v0x558d9d51f7d0_1 .array/port v0x558d9d51f7d0, 1;
v0x558d9d51f7d0_2 .array/port v0x558d9d51f7d0, 2;
E_0x558d9d51f100/0 .event edge, v0x558d9d51ac10_0, v0x558d9d51f7d0_0, v0x558d9d51f7d0_1, v0x558d9d51f7d0_2;
v0x558d9d51f7d0_3 .array/port v0x558d9d51f7d0, 3;
v0x558d9d51f7d0_4 .array/port v0x558d9d51f7d0, 4;
v0x558d9d51f7d0_5 .array/port v0x558d9d51f7d0, 5;
v0x558d9d51f7d0_6 .array/port v0x558d9d51f7d0, 6;
E_0x558d9d51f100/1 .event edge, v0x558d9d51f7d0_3, v0x558d9d51f7d0_4, v0x558d9d51f7d0_5, v0x558d9d51f7d0_6;
v0x558d9d51f7d0_7 .array/port v0x558d9d51f7d0, 7;
v0x558d9d51f7d0_8 .array/port v0x558d9d51f7d0, 8;
v0x558d9d51f7d0_9 .array/port v0x558d9d51f7d0, 9;
v0x558d9d51f7d0_10 .array/port v0x558d9d51f7d0, 10;
E_0x558d9d51f100/2 .event edge, v0x558d9d51f7d0_7, v0x558d9d51f7d0_8, v0x558d9d51f7d0_9, v0x558d9d51f7d0_10;
v0x558d9d51f7d0_11 .array/port v0x558d9d51f7d0, 11;
v0x558d9d51f7d0_12 .array/port v0x558d9d51f7d0, 12;
v0x558d9d51f7d0_13 .array/port v0x558d9d51f7d0, 13;
v0x558d9d51f7d0_14 .array/port v0x558d9d51f7d0, 14;
E_0x558d9d51f100/3 .event edge, v0x558d9d51f7d0_11, v0x558d9d51f7d0_12, v0x558d9d51f7d0_13, v0x558d9d51f7d0_14;
v0x558d9d51f7d0_15 .array/port v0x558d9d51f7d0, 15;
v0x558d9d51f7d0_16 .array/port v0x558d9d51f7d0, 16;
v0x558d9d51f7d0_17 .array/port v0x558d9d51f7d0, 17;
v0x558d9d51f7d0_18 .array/port v0x558d9d51f7d0, 18;
E_0x558d9d51f100/4 .event edge, v0x558d9d51f7d0_15, v0x558d9d51f7d0_16, v0x558d9d51f7d0_17, v0x558d9d51f7d0_18;
v0x558d9d51f7d0_19 .array/port v0x558d9d51f7d0, 19;
v0x558d9d51f7d0_20 .array/port v0x558d9d51f7d0, 20;
v0x558d9d51f7d0_21 .array/port v0x558d9d51f7d0, 21;
v0x558d9d51f7d0_22 .array/port v0x558d9d51f7d0, 22;
E_0x558d9d51f100/5 .event edge, v0x558d9d51f7d0_19, v0x558d9d51f7d0_20, v0x558d9d51f7d0_21, v0x558d9d51f7d0_22;
v0x558d9d51f7d0_23 .array/port v0x558d9d51f7d0, 23;
v0x558d9d51f7d0_24 .array/port v0x558d9d51f7d0, 24;
v0x558d9d51f7d0_25 .array/port v0x558d9d51f7d0, 25;
v0x558d9d51f7d0_26 .array/port v0x558d9d51f7d0, 26;
E_0x558d9d51f100/6 .event edge, v0x558d9d51f7d0_23, v0x558d9d51f7d0_24, v0x558d9d51f7d0_25, v0x558d9d51f7d0_26;
v0x558d9d51f7d0_27 .array/port v0x558d9d51f7d0, 27;
v0x558d9d51f7d0_28 .array/port v0x558d9d51f7d0, 28;
v0x558d9d51f7d0_29 .array/port v0x558d9d51f7d0, 29;
v0x558d9d51f7d0_30 .array/port v0x558d9d51f7d0, 30;
E_0x558d9d51f100/7 .event edge, v0x558d9d51f7d0_27, v0x558d9d51f7d0_28, v0x558d9d51f7d0_29, v0x558d9d51f7d0_30;
v0x558d9d51f7d0_31 .array/port v0x558d9d51f7d0, 31;
E_0x558d9d51f100/8 .event edge, v0x558d9d51f7d0_31, v0x558d9d51add0_0;
E_0x558d9d51f100 .event/or E_0x558d9d51f100/0, E_0x558d9d51f100/1, E_0x558d9d51f100/2, E_0x558d9d51f100/3, E_0x558d9d51f100/4, E_0x558d9d51f100/5, E_0x558d9d51f100/6, E_0x558d9d51f100/7, E_0x558d9d51f100/8;
S_0x558d9d51f280 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 10 21, 10 21 0, S_0x558d9d51edf0;
 .timescale -9 -12;
v0x558d9d51f480_0 .var/i "i", 31 0;
    .scope S_0x558d9d51e290;
T_2 ;
    %vpi_call/w 5 33 "$readmemh", P_0x558d9d51d7c0, v0x558d9d51e4a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x558d9d51dfb0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d51e1b0_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_0x558d9d51dfb0;
T_4 ;
    %wait E_0x558d9d4b5c90;
    %load/vec4 v0x558d9d51ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558d9d51e1b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x558d9d51eaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x558d9d51ea10_0;
    %assign/vec4 v0x558d9d51e1b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558d9d51d5e0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d51ea10_0, 0, 32;
    %end;
    .thread T_5, $init;
    .scope S_0x558d9d51d5e0;
T_6 ;
    %wait E_0x558d9d4b5c90;
    %load/vec4 v0x558d9d51e950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x558d9d51ec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x558d9d51e760_0;
    %load/vec4 v0x558d9d51e560_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558d9d51e4a0, 0, 4;
T_6.2 ;
    %load/vec4 v0x558d9d51e560_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x558d9d51e4a0, 4;
    %assign/vec4 v0x558d9d51ea10_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558d9d519c20;
T_7 ;
Ewait_0 .event/or E_0x558d9d4b6d30, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x558d9d51a890_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x558d9d51a6d0_0, 0, 32;
T_7.18 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.20, 4;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x558d9d51a260_0, 0, 3;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x558d9d51a300_0, 0, 7;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558d9d51ab30_0, 0, 5;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x558d9d51acf0_0, 0, 5;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558d9d51a970_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d51a510_0, 0, 32;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.22, 4;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x558d9d51a260_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x558d9d51a300_0, 0, 7;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558d9d51ab30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558d9d51acf0_0, 0, 5;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558d9d51a970_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558d9d51a510_0, 0, 32;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.24, 4;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x558d9d51a260_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x558d9d51a300_0, 0, 7;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558d9d51ab30_0, 0, 5;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x558d9d51acf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558d9d51a970_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x558d9d51a510_0, 0, 32;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.26, 4;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x558d9d51a260_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x558d9d51a300_0, 0, 7;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x558d9d51ab30_0, 0, 5;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x558d9d51acf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558d9d51a970_0, 0, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x558d9d51a510_0, 0, 32;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_7.28, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558d9d51a260_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x558d9d51a300_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558d9d51ab30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558d9d51acf0_0, 0, 5;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558d9d51a970_0, 0, 5;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x558d9d51a510_0, 0, 32;
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.30, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558d9d51a260_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x558d9d51a300_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558d9d51ab30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558d9d51acf0_0, 0, 5;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x558d9d51a970_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x558d9d51a7b0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x558d9d51a510_0, 0, 32;
T_7.30 ;
T_7.29 ;
T_7.27 ;
T_7.25 ;
T_7.23 ;
T_7.21 ;
    %load/vec4 v0x558d9d51a510_0;
    %store/vec4 v0x558d9d51a5f0_0, 0, 32;
    %load/vec4 v0x558d9d51ab30_0;
    %store/vec4 v0x558d9d51ac10_0, 0, 5;
    %load/vec4 v0x558d9d51acf0_0;
    %store/vec4 v0x558d9d51add0_0, 0, 5;
    %load/vec4 v0x558d9d51a970_0;
    %store/vec4 v0x558d9d51aa50_0, 0, 5;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.32, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.38, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.39;
T_7.38 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.40, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.42, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.44, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.49;
T_7.48 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.50, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.51;
T_7.50 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a300_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.52, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
T_7.52 ;
T_7.51 ;
T_7.49 ;
T_7.47 ;
T_7.45 ;
T_7.43 ;
T_7.41 ;
T_7.39 ;
T_7.37 ;
T_7.35 ;
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.54, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.56, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.57;
T_7.56 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_7.58, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.59;
T_7.58 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.60, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.61;
T_7.60 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.62, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.63;
T_7.62 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a510_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.64, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.65;
T_7.64 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a510_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.66, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.67;
T_7.66 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a510_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.68, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.69;
T_7.68 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_7.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
    %jmp T_7.71;
T_7.70 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_7.72, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558d9d519fb0_0, 0, 4;
T_7.72 ;
T_7.71 ;
T_7.69 ;
T_7.67 ;
T_7.65 ;
T_7.63 ;
T_7.61 ;
T_7.59 ;
T_7.57 ;
    %jmp T_7.55;
T_7.54 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.74, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.76, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558d9d51a0b0_0, 0, 3;
    %jmp T_7.77;
T_7.76 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_7.78, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x558d9d51a0b0_0, 0, 3;
    %jmp T_7.79;
T_7.78 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_7.80, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x558d9d51a0b0_0, 0, 3;
    %jmp T_7.81;
T_7.80 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_7.82, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x558d9d51a0b0_0, 0, 3;
    %jmp T_7.83;
T_7.82 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.84, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x558d9d51a0b0_0, 0, 3;
    %jmp T_7.85;
T_7.84 ;
    %load/vec4 v0x558d9d51a260_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.86, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x558d9d51a0b0_0, 0, 3;
    %jmp T_7.87;
T_7.86 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x558d9d51a0b0_0, 0, 3;
T_7.87 ;
T_7.85 ;
T_7.83 ;
T_7.81 ;
T_7.79 ;
T_7.77 ;
    %jmp T_7.75;
T_7.74 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a890_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.88, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
    %jmp T_7.89;
T_7.88 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_7.90, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
    %jmp T_7.91;
T_7.90 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a890_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.92, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
    %jmp T_7.93;
T_7.92 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a890_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.94, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
    %jmp T_7.95;
T_7.94 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.96, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
    %jmp T_7.97;
T_7.96 ;
    %load/vec4 v0x558d9d51a6d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558d9d51a890_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.98, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x558d9d51a430_0, 0, 4;
T_7.98 ;
T_7.97 ;
T_7.95 ;
T_7.93 ;
T_7.91 ;
T_7.89 ;
T_7.75 ;
T_7.55 ;
T_7.33 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558d9d51edf0;
T_8 ;
    %wait E_0x558d9d4b5c90;
    %load/vec4 v0x558d9d51ff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_1, S_0x558d9d51f280;
    %jmp t_0;
    .scope S_0x558d9d51f280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d51f480_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x558d9d51f480_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_8.3, 5;
    %load/vec4 v0x558d9d51f480_0;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x558d9d51f480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558d9d51f7d0, 0, 4;
T_8.4 ;
    %load/vec4 v0x558d9d51f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558d9d51f480_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x558d9d51edf0;
t_0 %join;
    %pushi/vec4 72, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558d9d51f7d0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558d9d520260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x558d9d5200f0_0;
    %load/vec4 v0x558d9d520030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558d9d51f7d0, 0, 4;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558d9d51edf0;
T_9 ;
Ewait_1 .event/or E_0x558d9d51f100, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x558d9d51fd60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x558d9d51f7d0, 4;
    %store/vec4 v0x558d9d51f640_0, 0, 32;
    %load/vec4 v0x558d9d51fe70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x558d9d51f7d0, 4;
    %store/vec4 v0x558d9d51f700_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x558d9d51b2b0;
T_10 ;
Ewait_2 .event/or E_0x558d9d4b6ed0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x558d9d51b530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.0 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %add;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %sub;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %and;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %or;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %xor;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0x558d9d51b7f0_0;
    %load/vec4 v0x558d9d51ba00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x558d9d51b700_0;
    %load/vec4 v0x558d9d51b8d0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x558d9d51b640_0, 0, 32;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x558d9d51bb60;
T_11 ;
Ewait_3 .event/or E_0x558d9d44a130, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x558d9d51be70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558d9d51bd90_0, 0, 1;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x558d9d51bf60_0;
    %load/vec4 v0x558d9d51c100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x558d9d51bd90_0, 0, 1;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x558d9d51bf60_0;
    %load/vec4 v0x558d9d51c100_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x558d9d51bd90_0, 0, 1;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x558d9d51bf60_0;
    %load/vec4 v0x558d9d51c100_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x558d9d51bd90_0, 0, 1;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x558d9d51c060_0;
    %load/vec4 v0x558d9d51c210_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x558d9d51bd90_0, 0, 1;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x558d9d51c100_0;
    %load/vec4 v0x558d9d51bf60_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x558d9d51bd90_0, 0, 1;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x558d9d51c210_0;
    %load/vec4 v0x558d9d51c060_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x558d9d51bd90_0, 0, 1;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x558d9d51afd0;
T_12 ;
Ewait_4 .event/or E_0x558d9d4b6140, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x558d9d51cec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x558d9d51cec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x558d9d51ca00_0;
    %store/vec4 v0x558d9d51ce20_0, 0, 32;
    %load/vec4 v0x558d9d51d000_0;
    %store/vec4 v0x558d9d51d0c0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x558d9d51cec0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d51ce20_0, 0, 32;
    %load/vec4 v0x558d9d51cd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.4, 8;
    %load/vec4 v0x558d9d51d1a0_0;
    %load/vec4 v0x558d9d51cf60_0;
    %add;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %load/vec4 v0x558d9d51d000_0;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %store/vec4 v0x558d9d51d0c0_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x558d9d51cec0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x558d9d51cf60_0;
    %store/vec4 v0x558d9d51ce20_0, 0, 32;
    %load/vec4 v0x558d9d51d000_0;
    %store/vec4 v0x558d9d51d0c0_0, 0, 32;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x558d9d51cec0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x558d9d51d1a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558d9d51ce20_0, 0, 32;
    %load/vec4 v0x558d9d51d1a0_0;
    %load/vec4 v0x558d9d51cf60_0;
    %add;
    %store/vec4 v0x558d9d51d0c0_0, 0, 32;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x558d9d51cec0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x558d9d51d1a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558d9d51ce20_0, 0, 32;
    %load/vec4 v0x558d9d51d280_0;
    %load/vec4 v0x558d9d51cf60_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x558d9d51d0c0_0, 0, 32;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x558d9d51cec0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x558d9d51d360_0;
    %store/vec4 v0x558d9d51ce20_0, 0, 32;
    %load/vec4 v0x558d9d51d000_0;
    %store/vec4 v0x558d9d51d0c0_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x558d9d51cec0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x558d9d51d1a0_0;
    %load/vec4 v0x558d9d51cf60_0;
    %add;
    %store/vec4 v0x558d9d51ce20_0, 0, 32;
    %load/vec4 v0x558d9d51d000_0;
    %store/vec4 v0x558d9d51d0c0_0, 0, 32;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d51ce20_0, 0, 32;
T_12.15 ;
T_12.13 ;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x558d9d518dd0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d4d3d30_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x558d9d4d3d30_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x558d9d4d3d30_0;
    %store/vec4a v0x558d9d5192a0, 4, 0;
    %load/vec4 v0x558d9d4d3d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558d9d4d3d30_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x558d9d519010;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d4f64e0_0, 0, 32;
    %end;
    .thread T_14, $init;
    .scope S_0x558d9d519010;
T_15 ;
    %wait E_0x558d9d4b5c90;
    %load/vec4 v0x558d9d5199a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558d9d4f64e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x558d9d5198e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x558d9d519800_0;
    %assign/vec4 v0x558d9d4f64e0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x558d9d5186d0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d519800_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_0x558d9d5186d0;
T_17 ;
    %wait E_0x558d9d4b5c90;
    %load/vec4 v0x558d9d519740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x558d9d519a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x558d9d519530_0;
    %load/vec4 v0x558d9d519380_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558d9d5192a0, 0, 4;
T_17.2 ;
    %load/vec4 v0x558d9d519380_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x558d9d5192a0, 4;
    %assign/vec4 v0x558d9d519800_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x558d9d5184a0;
T_18 ;
    %wait E_0x558d9d4b5c90;
    %load/vec4 v0x558d9d522d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558d9d522750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558d9d5221d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558d9d522330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x558d9d522330_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v0x558d9d522330_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558d9d522330_0, 0;
    %load/vec4 v0x558d9d522330_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558d9d522750_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x558d9d522750_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x558d9d522750_0, 0;
T_18.5 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x558d9d5225c0_0;
    %assign/vec4 v0x558d9d522750_0, 0;
    %load/vec4 v0x558d9d522290_0;
    %assign/vec4 v0x558d9d5221d0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x558d9d4fbbe0;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x558d9d523490_0;
    %nor/r;
    %store/vec4 v0x558d9d523490_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x558d9d4fbbe0;
T_20 ;
    %vpi_call/w 3 28 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558d9d4fbbe0 {0 0 0};
    %vpi_call/w 3 30 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558d9d523490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558d9d5237e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558d9d5237e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558d9d5237e0_0, 0, 1;
    %fork t_3, S_0x558d9d4d34c0;
    %jmp t_2;
    .scope S_0x558d9d4d34c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d474c20_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x558d9d474c20_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_20.1, 5;
    %vpi_call/w 3 40 "$display", "%d", v0x558d9d523530_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x558d9d474c20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558d9d474c20_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .scope S_0x558d9d4fbbe0;
t_2 %join;
    %delay 10000, 0;
    %fork t_5, S_0x558d9d4f8180;
    %jmp t_4;
    .scope S_0x558d9d4f8180;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558d9d474ac0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x558d9d474ac0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 1048595, 0, 32;
    %store/vec4 v0x558d9d523630_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x558d9d474ac0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x558d9d474ac0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %end;
    .scope S_0x558d9d4fbbe0;
t_4 %join;
    %vpi_call/w 3 66 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 67 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim/processor1_tb.sv";
    "hdl/processor.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/decode.sv";
    "hdl/execute.sv";
    "hdl/alu.sv";
    "hdl/branch_alu.sv";
    "hdl/register_file.sv";
