// Seed: 1864973888
module module_0 (
    output logic id_1,
    input  logic id_2
);
  genvar id_3;
  assign id_2 = 1 * 1;
  type_9 id_4 (
      .id_0(id_3),
      .id_1(~id_1),
      .id_2(id_2),
      .id_3(1'b0),
      .id_4(1),
      .id_5(1)
  );
  logic id_5, id_6;
endmodule
`default_nettype id_1
