// Seed: 2726841418
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3
    , id_16,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10
    , id_17,
    input tri0 id_11,
    input wire id_12,
    input wire id_13,
    input tri0 id_14
);
  wire id_18 = id_17;
  wor  id_19 = 1 == id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    output tri1 id_9,
    input tri id_10,
    output wand id_11,
    input supply1 id_12,
    output wand id_13,
    output wire id_14,
    input wand id_15,
    output tri id_16
);
  wire id_18;
  module_0(
      id_4,
      id_2,
      id_6,
      id_2,
      id_13,
      id_12,
      id_6,
      id_13,
      id_6,
      id_10,
      id_5,
      id_15,
      id_15,
      id_12,
      id_10
  );
endmodule
