# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler sobel_sparsemux_7_2_8_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {onehotencoding_realdef}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name LineBuffer \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename LineBuffer \
    op interface \
    ports { LineBuffer_address0 { O 11 vector } LineBuffer_ce0 { O 1 bit } LineBuffer_we0 { O 1 bit } LineBuffer_d0 { O 8 vector } LineBuffer_address1 { O 11 vector } LineBuffer_ce1 { O 1 bit } LineBuffer_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'LineBuffer'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name LineBuffer_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename LineBuffer_1 \
    op interface \
    ports { LineBuffer_1_address0 { O 11 vector } LineBuffer_1_ce0 { O 1 bit } LineBuffer_1_we0 { O 1 bit } LineBuffer_1_d0 { O 8 vector } LineBuffer_1_address1 { O 11 vector } LineBuffer_1_ce1 { O 1 bit } LineBuffer_1_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'LineBuffer_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name LineBuffer_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename LineBuffer_2 \
    op interface \
    ports { LineBuffer_2_address0 { O 11 vector } LineBuffer_2_ce0 { O 1 bit } LineBuffer_2_we0 { O 1 bit } LineBuffer_2_d0 { O 8 vector } LineBuffer_2_address1 { O 11 vector } LineBuffer_2_ce1 { O 1 bit } LineBuffer_2_q1 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'LineBuffer_2'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 29 \
    name dst_V_data_V \
    reset_level 1 \
    sync_rst true \
    corename {dst} \
    metadata {  } \
    op interface \
    ports { dst_TDATA { O 8 vector } dst_TREADY { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_V_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 30 \
    name dst_V_keep_V \
    reset_level 1 \
    sync_rst true \
    corename {dst} \
    metadata {  } \
    op interface \
    ports { dst_TKEEP { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_V_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 31 \
    name dst_V_strb_V \
    reset_level 1 \
    sync_rst true \
    corename {dst} \
    metadata {  } \
    op interface \
    ports { dst_TSTRB { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_V_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 32 \
    name dst_V_last_V \
    reset_level 1 \
    sync_rst true \
    corename {dst} \
    metadata {  } \
    op interface \
    ports { dst_TVALID { O 1 bit } dst_TLAST { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_V_last_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 33 \
    name src_V_data_V \
    reset_level 1 \
    sync_rst true \
    corename {src} \
    metadata {  } \
    op interface \
    ports { src_TDATA { I 8 vector } src_TVALID { I 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'src_V_data_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 34 \
    name src_V_keep_V \
    reset_level 1 \
    sync_rst true \
    corename {src} \
    metadata {  } \
    op interface \
    ports { src_TKEEP { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'src_V_keep_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 35 \
    name src_V_strb_V \
    reset_level 1 \
    sync_rst true \
    corename {src} \
    metadata {  } \
    op interface \
    ports { src_TSTRB { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'src_V_strb_V'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 36 \
    name src_V_last_V \
    reset_level 1 \
    sync_rst true \
    corename {src} \
    metadata {  } \
    op interface \
    ports { src_TREADY { O 1 bit } src_TLAST { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'src_V_last_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name WindowBuffer_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_13 \
    op interface \
    ports { WindowBuffer_13 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name WindowBuffer_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_14 \
    op interface \
    ports { WindowBuffer_14 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name WindowBuffer_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_12 \
    op interface \
    ports { WindowBuffer_12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name WindowBuffer_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_17 \
    op interface \
    ports { WindowBuffer_17 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name WindowBuffer_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_15 \
    op interface \
    ports { WindowBuffer_15 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name WindowBuffer_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_16 \
    op interface \
    ports { WindowBuffer_16 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name data_p_strb_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_p_strb_2 \
    op interface \
    ports { data_p_strb_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name cols \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cols \
    op interface \
    ports { cols { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name top \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_top \
    op interface \
    ports { top { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name mid \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mid \
    op interface \
    ports { mid { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name btm \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_btm \
    op interface \
    ports { btm { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name sub \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sub \
    op interface \
    ports { sub { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name cmp_i_i80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cmp_i_i80 \
    op interface \
    ports { cmp_i_i80 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name zext_ln98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln98 \
    op interface \
    ports { zext_ln98 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name rows \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rows \
    op interface \
    ports { rows { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name WindowBuffer_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_21_out \
    op interface \
    ports { WindowBuffer_21_out { O 8 vector } WindowBuffer_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name WindowBuffer_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_23_out \
    op interface \
    ports { WindowBuffer_23_out { O 8 vector } WindowBuffer_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name WindowBuffer_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_19_out \
    op interface \
    ports { WindowBuffer_19_out { O 8 vector } WindowBuffer_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name WindowBuffer_22_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_22_out \
    op interface \
    ports { WindowBuffer_22_out_i { I 8 vector } WindowBuffer_22_out_o { O 8 vector } WindowBuffer_22_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name WindowBuffer_18_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_18_out \
    op interface \
    ports { WindowBuffer_18_out_i { I 8 vector } WindowBuffer_18_out_o { O 8 vector } WindowBuffer_18_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name WindowBuffer_20_out \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_WindowBuffer_20_out \
    op interface \
    ports { WindowBuffer_20_out_i { I 8 vector } WindowBuffer_20_out_o { O 8 vector } WindowBuffer_20_out_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name data_p_strb_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_data_p_strb_4_out \
    op interface \
    ports { data_p_strb_4_out { O 1 vector } data_p_strb_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


