;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	DJN <-7, @-26
	JMN 210, 0
	DJN -2, @-30
	ADD 270, 50
	JMP -7, @-20
	SUB @121, 103
	JMN @-210, -0
	SLT -2, <-30
	MOV -1, <-20
	JMZ -10, 80
	SUB 53, 820
	SUB @127, 106
	JMN -10, 80
	SUB #0, -75
	JMZ 900, #372
	SPL -1, @-20
	ADD -10, 80
	SUB #0, @2
	SUB <122, 103
	SUB <122, 103
	SPL -1, @-20
	SUB <300, 90
	SUB 521, 90
	MOV -7, <-20
	JMN -50, 80
	SLT @127, @105
	MOV -1, <-20
	SPL <-127, 100
	JMP -7, @-20
	DJN -2, @-30
	SLT -1, <-20
	SPL 0, <402
	MOV @127, 106
	MOV @127, 106
	JMP 0, -75
	ADD #20, @2
	ADD 270, <52
	SUB 530, -209
	ADD 270, 60
	JMP -47, @-61
	SPL 0, <402
	SUB 521, 90
	JMN -10, 80
	JMN -10, 80
	MOV -1, <-20
	MOV -1, <-20
