# Hardware-and-Software-Codesign-for-Booth-Algorithm
EHB326E - Intr. to Embedded Systems - Final Project: Hardware and Software Codesign for Booth Algorithm

Project reports and ISE project are included.

Files
-------------------------------------------------------------------
PROJE.PSM - Assembly code for Picoblaze

PROJE.V   - Picoblaze program memory (created with KCPSM3 Assembler)

UST_modul.v - Top module and some submodules of all the system (Block RAM's are generated by Xilinx Block Memory Generator)

UST_tb.v - Test bench for top module

booth_multiplier.v - Datapath top module and submodules of the Booth multiplication module

booth_tb.v - Test bench of Booth multiplication module

booth_top.v - Top module of Booth multiplication module

controller.v - Controller of the Booth multiplication module (Moore FSM)

kcpsm3.v - Picoblaze 8-bit open-source microprocessor

Designed with Xilinx ISE 14.7 and KCPSM3 Assembler

Notes
---------------------------------------------------------
HDL: Verilog

Ceyhun Yamaneren
