#! /home/mahesh/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1352-g831db5a0d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/mahesh/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mahesh/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mahesh/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mahesh/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mahesh/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7fffe0274540 .scope module, "tb" "tb" 2 11;
 .timescale 0 0;
v0x7fffe02912a0_0 .net "busy", 0 0, L_0x7fffe0291880;  1 drivers
v0x7fffe02913b0_0 .var "clk", 0 0;
v0x7fffe02914c0_0 .net "data", 7 0, v0x7fffe0291010_0;  1 drivers
v0x7fffe02915b0_0 .var "resetn", 0 0;
v0x7fffe02916a0_0 .net "start_tx", 0 0, v0x7fffe0291120_0;  1 drivers
v0x7fffe02917e0_0 .net "tx", 0 0, v0x7fffe02906e0_0;  1 drivers
E_0x7fffe0266e50 .event anyedge, v0x7fffe023f900_0;
S_0x7fffe02746d0 .scope module, "u1" "uart_tx" 2 20, 3 12 0, S_0x7fffe0274540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_25mhz";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "start_tx";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "tx";
P_0x7fffe023f7a0 .param/l "divider" 0 3 35, C4<0100000000000000>;
P_0x7fffe023f7e0 .param/l "sIDLE" 0 3 48, C4<00>;
P_0x7fffe023f820 .param/l "sTX" 0 3 49, C4<01>;
L_0x7febd7d60018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe02758d0_0 .net/2u *"_ivl_0", 1 0, L_0x7febd7d60018;  1 drivers
v0x7fffe025b6b0_0 .var "bclk_stb", 0 0;
v0x7fffe023f1a0_0 .net "busy", 0 0, L_0x7fffe0291880;  alias, 1 drivers
v0x7fffe023f900_0 .net "clk_25mhz", 0 0, v0x7fffe02913b0_0;  1 drivers
v0x7fffe0240400_0 .var "clk_counter", 15 0;
v0x7fffe0290040_0 .net "data", 7 0, v0x7fffe0291010_0;  alias, 1 drivers
v0x7fffe0290120_0 .var "data_sr", 9 0;
v0x7fffe0290200_0 .var "load_data", 0 0;
v0x7fffe02902c0_0 .var "nbits", 3 0;
v0x7fffe02903a0_0 .var "next_state", 1 0;
v0x7fffe0290480_0 .net "resetn", 0 0, v0x7fffe02915b0_0;  1 drivers
v0x7fffe0290540_0 .net "start_tx", 0 0, v0x7fffe0291120_0;  alias, 1 drivers
v0x7fffe0290600_0 .var "state", 1 0;
v0x7fffe02906e0_0 .var "tx", 0 0;
v0x7fffe02907a0_0 .var "tx_done", 0 0;
E_0x7fffe025c070 .event posedge, v0x7fffe023f900_0;
L_0x7fffe0291880 .cmp/ne 2, v0x7fffe0290600_0, L_0x7febd7d60018;
S_0x7fffe0290920 .scope module, "us1" "uart_sender" 2 29, 4 8 0, S_0x7fffe0274540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "busy";
    .port_info 3 /OUTPUT 8 "data";
    .port_info 4 /OUTPUT 1 "data_ready";
P_0x7fffe0290ad0 .param/l "sIDLE" 0 4 16, C4<00>;
P_0x7fffe0290b10 .param/l "sSET_DATA" 0 4 17, C4<01>;
P_0x7fffe0290b50 .param/l "sWAIT" 0 4 18, C4<10>;
v0x7fffe0290d70_0 .net "busy", 0 0, L_0x7fffe0291880;  alias, 1 drivers
v0x7fffe0290e10_0 .net "clk", 0 0, v0x7fffe02913b0_0;  alias, 1 drivers
v0x7fffe0290eb0_0 .var "curr_state", 1 0;
v0x7fffe0290f50_0 .var "cwait", 7 0;
v0x7fffe0291010_0 .var "data", 7 0;
v0x7fffe0291120_0 .var "data_ready", 0 0;
v0x7fffe02911c0_0 .net "resetn", 0 0, v0x7fffe02915b0_0;  alias, 1 drivers
    .scope S_0x7fffe02746d0;
T_0 ;
    %wait E_0x7fffe025c070;
    %load/vec4 v0x7fffe0290480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffe0240400_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffe0240400_0;
    %pad/u 17;
    %addi 16384, 0, 17;
    %split/vec4 16;
    %assign/vec4 v0x7fffe0240400_0, 0;
    %assign/vec4 v0x7fffe025b6b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffe02746d0;
T_1 ;
    %wait E_0x7fffe025c070;
    %load/vec4 v0x7fffe0290480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe02903a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0290200_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffe025b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fffe0290600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe02903a0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x7fffe0290540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffe02903a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe0290200_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x7fffe02907a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe02903a0_0, 0;
T_1.10 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe02746d0;
T_2 ;
    %wait E_0x7fffe025c070;
    %load/vec4 v0x7fffe0290480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe0290600_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffe025b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fffe02903a0_0;
    %assign/vec4 v0x7fffe0290600_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffe02746d0;
T_3 ;
    %wait E_0x7fffe025c070;
    %load/vec4 v0x7fffe0290480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffe02902c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe02907a0_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x7fffe0290120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe02906e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffe025b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffe0290600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffe02902c0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7fffe0290200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffe0290040_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0290120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffe02902c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe02907a0_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7fffe02902c0_0;
    %cmpi/u 10, 0, 4;
    %jmp/0xz  T_3.10, 5;
    %load/vec4 v0x7fffe0290120_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fffe02906e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffe0290120_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffe0290120_0, 0;
    %load/vec4 v0x7fffe02902c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffe02902c0_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe02907a0_0, 0;
T_3.11 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe0290920;
T_4 ;
    %wait E_0x7fffe025c070;
    %load/vec4 v0x7fffe02911c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe0291010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0291120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe0290eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe0290f50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fffe0290eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe0290eb0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x7fffe0290d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffe0290eb0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe0291120_0, 0;
T_4.8 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x7fffe0291010_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffe0291010_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffe0290eb0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7fffe0290f50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffe0290f50_0, 0;
    %load/vec4 v0x7fffe0290f50_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe0291120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe0290eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffe0290f50_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe0274540;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe02913b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe02915b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe02915b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe02915b0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fffe0274540;
T_6 ;
    %wait E_0x7fffe0266e50;
    %delay 1, 0;
    %load/vec4 v0x7fffe02913b0_0;
    %inv;
    %assign/vec4 v0x7fffe02913b0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffe0274540;
T_7 ;
    %vpi_call 2 59 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "uart_tx.v";
    "uart_sender.v";
