ARM GAS  /tmp/cc8K7yCM.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f1xx_hal_msp.c **** 
  29:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch1;
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8K7yCM.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim5_ch2;
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  61:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  62:Core/Src/stm32f1xx_hal_msp.c **** 
  63:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  64:Core/Src/stm32f1xx_hal_msp.c **** 
  65:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/stm32f1xx_hal_msp.c **** 
  67:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  70:Core/Src/stm32f1xx_hal_msp.c ****                                         /**
  71:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  72:Core/Src/stm32f1xx_hal_msp.c ****   */
  73:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  74:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 74 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 79 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 79 3 view .LVU2
ARM GAS  /tmp/cc8K7yCM.s 			page 3


  37              		.loc 1 79 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 79 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 79 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 79 3 view .LVU6
  80:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 80 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 80 3 view .LVU8
  53              		.loc 1 80 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 80 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 80 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 80 3 view .LVU12
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  85:Core/Src/stm32f1xx_hal_msp.c ****   */
  86:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 86 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 86 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 86 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 86 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 86 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 86 3 view .LVU18
  87:Core/Src/stm32f1xx_hal_msp.c **** 
  88:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  89:Core/Src/stm32f1xx_hal_msp.c **** 
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  91:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 91 1 is_stmt 0 view .LVU19
ARM GAS  /tmp/cc8K7yCM.s 			page 4


  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
  88              	.L3:
  89 003c 00100240 		.word	1073876992
  90 0040 00000140 		.word	1073807360
  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_ADC_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu softvfp
 102              	HAL_ADC_MspInit:
 103              	.LVL3:
 104              	.LFB66:
  92:Core/Src/stm32f1xx_hal_msp.c **** 
  93:Core/Src/stm32f1xx_hal_msp.c **** /**
  94:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  95:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  96:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  97:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  98:Core/Src/stm32f1xx_hal_msp.c **** */
  99:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 100:Core/Src/stm32f1xx_hal_msp.c **** {
 105              		.loc 1 100 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 32
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		.loc 1 100 1 is_stmt 0 view .LVU21
 110 0000 30B5     		push	{r4, r5, lr}
 111              		.cfi_def_cfa_offset 12
 112              		.cfi_offset 4, -12
 113              		.cfi_offset 5, -8
 114              		.cfi_offset 14, -4
 115 0002 89B0     		sub	sp, sp, #36
 116              		.cfi_def_cfa_offset 48
 101:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 101 3 is_stmt 1 view .LVU22
 118              		.loc 1 101 20 is_stmt 0 view .LVU23
 119 0004 0023     		movs	r3, #0
 120 0006 0493     		str	r3, [sp, #16]
 121 0008 0593     		str	r3, [sp, #20]
 122 000a 0693     		str	r3, [sp, #24]
 123 000c 0793     		str	r3, [sp, #28]
 102:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 124              		.loc 1 102 3 is_stmt 1 view .LVU24
 125              		.loc 1 102 10 is_stmt 0 view .LVU25
 126 000e 0268     		ldr	r2, [r0]
 127              		.loc 1 102 5 view .LVU26
 128 0010 264B     		ldr	r3, .L11
 129 0012 9A42     		cmp	r2, r3
ARM GAS  /tmp/cc8K7yCM.s 			page 5


 130 0014 01D0     		beq	.L9
 131              	.LVL4:
 132              	.L5:
 103:Core/Src/stm32f1xx_hal_msp.c ****   {
 104:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 107:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 111:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 112:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 113:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 114:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 115:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 116:Core/Src/stm32f1xx_hal_msp.c ****     */
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = LV_READ_Pin;
 118:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 119:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = THROTTLE_Pin|YAW_Pin;
 122:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 123:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 126:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
 127:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 128:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 134:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 135:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 136:Core/Src/stm32f1xx_hal_msp.c ****     {
 137:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 138:Core/Src/stm32f1xx_hal_msp.c ****     }
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 145:Core/Src/stm32f1xx_hal_msp.c ****   }
 146:Core/Src/stm32f1xx_hal_msp.c **** 
 147:Core/Src/stm32f1xx_hal_msp.c **** }
 133              		.loc 1 147 1 view .LVU27
 134 0016 09B0     		add	sp, sp, #36
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 12
 137              		@ sp needed
 138 0018 30BD     		pop	{r4, r5, pc}
 139              	.LVL5:
 140              	.L9:
 141              		.cfi_restore_state
ARM GAS  /tmp/cc8K7yCM.s 			page 6


 142              		.loc 1 147 1 view .LVU28
 143 001a 0446     		mov	r4, r0
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 144              		.loc 1 108 5 is_stmt 1 view .LVU29
 145              	.LBB5:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 146              		.loc 1 108 5 view .LVU30
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 108 5 view .LVU31
 148 001c 03F56C43 		add	r3, r3, #60416
 149 0020 9A69     		ldr	r2, [r3, #24]
 150 0022 42F40072 		orr	r2, r2, #512
 151 0026 9A61     		str	r2, [r3, #24]
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 108 5 view .LVU32
 153 0028 9A69     		ldr	r2, [r3, #24]
 154 002a 02F40072 		and	r2, r2, #512
 155 002e 0192     		str	r2, [sp, #4]
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 156              		.loc 1 108 5 view .LVU33
 157 0030 019A     		ldr	r2, [sp, #4]
 158              	.LBE5:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 159              		.loc 1 108 5 view .LVU34
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 160              		.loc 1 110 5 view .LVU35
 161              	.LBB6:
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 162              		.loc 1 110 5 view .LVU36
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 163              		.loc 1 110 5 view .LVU37
 164 0032 9A69     		ldr	r2, [r3, #24]
 165 0034 42F01002 		orr	r2, r2, #16
 166 0038 9A61     		str	r2, [r3, #24]
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 167              		.loc 1 110 5 view .LVU38
 168 003a 9A69     		ldr	r2, [r3, #24]
 169 003c 02F01002 		and	r2, r2, #16
 170 0040 0292     		str	r2, [sp, #8]
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 171              		.loc 1 110 5 view .LVU39
 172 0042 029A     		ldr	r2, [sp, #8]
 173              	.LBE6:
 110:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 174              		.loc 1 110 5 view .LVU40
 111:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 111 5 view .LVU41
 176              	.LBB7:
 111:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 177              		.loc 1 111 5 view .LVU42
 111:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 178              		.loc 1 111 5 view .LVU43
 179 0044 9A69     		ldr	r2, [r3, #24]
 180 0046 42F00402 		orr	r2, r2, #4
 181 004a 9A61     		str	r2, [r3, #24]
 111:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 182              		.loc 1 111 5 view .LVU44
ARM GAS  /tmp/cc8K7yCM.s 			page 7


 183 004c 9B69     		ldr	r3, [r3, #24]
 184 004e 03F00403 		and	r3, r3, #4
 185 0052 0393     		str	r3, [sp, #12]
 111:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 186              		.loc 1 111 5 view .LVU45
 187 0054 039B     		ldr	r3, [sp, #12]
 188              	.LBE7:
 111:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 189              		.loc 1 111 5 view .LVU46
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 190              		.loc 1 117 5 view .LVU47
 117:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 191              		.loc 1 117 25 is_stmt 0 view .LVU48
 192 0056 0223     		movs	r3, #2
 193 0058 0493     		str	r3, [sp, #16]
 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 194              		.loc 1 118 5 is_stmt 1 view .LVU49
 118:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(LV_READ_GPIO_Port, &GPIO_InitStruct);
 195              		.loc 1 118 26 is_stmt 0 view .LVU50
 196 005a 0325     		movs	r5, #3
 197 005c 0595     		str	r5, [sp, #20]
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 198              		.loc 1 119 5 is_stmt 1 view .LVU51
 199 005e 04A9     		add	r1, sp, #16
 200 0060 1348     		ldr	r0, .L11+4
 201              	.LVL6:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 202              		.loc 1 119 5 is_stmt 0 view .LVU52
 203 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 204              	.LVL7:
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 205              		.loc 1 121 5 is_stmt 1 view .LVU53
 121:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 206              		.loc 1 121 25 is_stmt 0 view .LVU54
 207 0066 6023     		movs	r3, #96
 208 0068 0493     		str	r3, [sp, #16]
 122:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 209              		.loc 1 122 5 is_stmt 1 view .LVU55
 122:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210              		.loc 1 122 26 is_stmt 0 view .LVU56
 211 006a 0595     		str	r5, [sp, #20]
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 212              		.loc 1 123 5 is_stmt 1 view .LVU57
 213 006c 04A9     		add	r1, sp, #16
 214 006e 1148     		ldr	r0, .L11+8
 215 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL8:
 127:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 217              		.loc 1 127 5 view .LVU58
 127:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 218              		.loc 1 127 24 is_stmt 0 view .LVU59
 219 0074 1048     		ldr	r0, .L11+12
 220 0076 114B     		ldr	r3, .L11+16
 221 0078 0360     		str	r3, [r0]
 128:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 222              		.loc 1 128 5 is_stmt 1 view .LVU60
 128:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  /tmp/cc8K7yCM.s 			page 8


 223              		.loc 1 128 30 is_stmt 0 view .LVU61
 224 007a 0023     		movs	r3, #0
 225 007c 4360     		str	r3, [r0, #4]
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 226              		.loc 1 129 5 is_stmt 1 view .LVU62
 129:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 227              		.loc 1 129 30 is_stmt 0 view .LVU63
 228 007e 8360     		str	r3, [r0, #8]
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 229              		.loc 1 130 5 is_stmt 1 view .LVU64
 130:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 230              		.loc 1 130 27 is_stmt 0 view .LVU65
 231 0080 8022     		movs	r2, #128
 232 0082 C260     		str	r2, [r0, #12]
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 233              		.loc 1 131 5 is_stmt 1 view .LVU66
 131:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 234              		.loc 1 131 40 is_stmt 0 view .LVU67
 235 0084 4FF40072 		mov	r2, #512
 236 0088 0261     		str	r2, [r0, #16]
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 237              		.loc 1 132 5 is_stmt 1 view .LVU68
 132:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 238              		.loc 1 132 37 is_stmt 0 view .LVU69
 239 008a 4FF40062 		mov	r2, #2048
 240 008e 4261     		str	r2, [r0, #20]
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 241              		.loc 1 133 5 is_stmt 1 view .LVU70
 133:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 242              		.loc 1 133 25 is_stmt 0 view .LVU71
 243 0090 2022     		movs	r2, #32
 244 0092 8261     		str	r2, [r0, #24]
 134:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 245              		.loc 1 134 5 is_stmt 1 view .LVU72
 134:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 246              		.loc 1 134 29 is_stmt 0 view .LVU73
 247 0094 C361     		str	r3, [r0, #28]
 135:Core/Src/stm32f1xx_hal_msp.c ****     {
 248              		.loc 1 135 5 is_stmt 1 view .LVU74
 135:Core/Src/stm32f1xx_hal_msp.c ****     {
 249              		.loc 1 135 9 is_stmt 0 view .LVU75
 250 0096 FFF7FEFF 		bl	HAL_DMA_Init
 251              	.LVL9:
 135:Core/Src/stm32f1xx_hal_msp.c ****     {
 252              		.loc 1 135 8 view .LVU76
 253 009a 18B9     		cbnz	r0, .L10
 254              	.L7:
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 255              		.loc 1 140 5 is_stmt 1 view .LVU77
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 256              		.loc 1 140 5 view .LVU78
 257 009c 064B     		ldr	r3, .L11+12
 258 009e 2362     		str	r3, [r4, #32]
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 259              		.loc 1 140 5 view .LVU79
 260 00a0 5C62     		str	r4, [r3, #36]
 140:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8K7yCM.s 			page 9


 261              		.loc 1 140 5 view .LVU80
 262              		.loc 1 147 1 is_stmt 0 view .LVU81
 263 00a2 B8E7     		b	.L5
 264              	.L10:
 137:Core/Src/stm32f1xx_hal_msp.c ****     }
 265              		.loc 1 137 7 is_stmt 1 view .LVU82
 266 00a4 FFF7FEFF 		bl	Error_Handler
 267              	.LVL10:
 268 00a8 F8E7     		b	.L7
 269              	.L12:
 270 00aa 00BF     		.align	2
 271              	.L11:
 272 00ac 00240140 		.word	1073816576
 273 00b0 00100140 		.word	1073811456
 274 00b4 00080140 		.word	1073809408
 275 00b8 00000000 		.word	hdma_adc1
 276 00bc 08000240 		.word	1073872904
 277              		.cfi_endproc
 278              	.LFE66:
 280              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 281              		.align	1
 282              		.global	HAL_ADC_MspDeInit
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu softvfp
 288              	HAL_ADC_MspDeInit:
 289              	.LVL11:
 290              	.LFB67:
 148:Core/Src/stm32f1xx_hal_msp.c **** 
 149:Core/Src/stm32f1xx_hal_msp.c **** /**
 150:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 151:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 152:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 153:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f1xx_hal_msp.c **** */
 155:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 156:Core/Src/stm32f1xx_hal_msp.c **** {
 291              		.loc 1 156 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 157:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 295              		.loc 1 157 3 view .LVU84
 296              		.loc 1 157 10 is_stmt 0 view .LVU85
 297 0000 0268     		ldr	r2, [r0]
 298              		.loc 1 157 5 view .LVU86
 299 0002 0B4B     		ldr	r3, .L20
 300 0004 9A42     		cmp	r2, r3
 301 0006 00D0     		beq	.L19
 302 0008 7047     		bx	lr
 303              	.L19:
 156:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 304              		.loc 1 156 1 view .LVU87
 305 000a 10B5     		push	{r4, lr}
 306              		.cfi_def_cfa_offset 8
 307              		.cfi_offset 4, -8
ARM GAS  /tmp/cc8K7yCM.s 			page 10


 308              		.cfi_offset 14, -4
 309 000c 0446     		mov	r4, r0
 158:Core/Src/stm32f1xx_hal_msp.c ****   {
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 163:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 310              		.loc 1 163 5 is_stmt 1 view .LVU88
 311 000e 094A     		ldr	r2, .L20+4
 312 0010 9369     		ldr	r3, [r2, #24]
 313 0012 23F40073 		bic	r3, r3, #512
 314 0016 9361     		str	r3, [r2, #24]
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166:Core/Src/stm32f1xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 167:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 168:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 169:Core/Src/stm32f1xx_hal_msp.c ****     */
 170:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(LV_READ_GPIO_Port, LV_READ_Pin);
 315              		.loc 1 170 5 view .LVU89
 316 0018 0221     		movs	r1, #2
 317 001a 0748     		ldr	r0, .L20+8
 318              	.LVL12:
 319              		.loc 1 170 5 is_stmt 0 view .LVU90
 320 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 321              	.LVL13:
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, THROTTLE_Pin|YAW_Pin);
 322              		.loc 1 172 5 is_stmt 1 view .LVU91
 323 0020 6021     		movs	r1, #96
 324 0022 0648     		ldr	r0, .L20+12
 325 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 326              	.LVL14:
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 175:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 327              		.loc 1 175 5 view .LVU92
 328 0028 206A     		ldr	r0, [r4, #32]
 329 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 330              	.LVL15:
 176:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 179:Core/Src/stm32f1xx_hal_msp.c ****   }
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c **** }
 331              		.loc 1 181 1 is_stmt 0 view .LVU93
 332 002e 10BD     		pop	{r4, pc}
 333              	.LVL16:
 334              	.L21:
 335              		.loc 1 181 1 view .LVU94
 336              		.align	2
 337              	.L20:
 338 0030 00240140 		.word	1073816576
 339 0034 00100240 		.word	1073876992
 340 0038 00100140 		.word	1073811456
ARM GAS  /tmp/cc8K7yCM.s 			page 11


 341 003c 00080140 		.word	1073809408
 342              		.cfi_endproc
 343              	.LFE67:
 345              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 346              		.align	1
 347              		.global	HAL_CAN_MspInit
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 351              		.fpu softvfp
 353              	HAL_CAN_MspInit:
 354              	.LVL17:
 355              	.LFB68:
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c **** static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c **** /**
 186:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
 187:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 188:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 189:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32f1xx_hal_msp.c **** */
 191:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 192:Core/Src/stm32f1xx_hal_msp.c **** {
 356              		.loc 1 192 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 40
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		.loc 1 192 1 is_stmt 0 view .LVU96
 361 0000 30B5     		push	{r4, r5, lr}
 362              		.cfi_def_cfa_offset 12
 363              		.cfi_offset 4, -12
 364              		.cfi_offset 5, -8
 365              		.cfi_offset 14, -4
 366 0002 8BB0     		sub	sp, sp, #44
 367              		.cfi_def_cfa_offset 56
 193:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 368              		.loc 1 193 3 is_stmt 1 view .LVU97
 369              		.loc 1 193 20 is_stmt 0 view .LVU98
 370 0004 0023     		movs	r3, #0
 371 0006 0693     		str	r3, [sp, #24]
 372 0008 0793     		str	r3, [sp, #28]
 373 000a 0893     		str	r3, [sp, #32]
 374 000c 0993     		str	r3, [sp, #36]
 194:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 375              		.loc 1 194 3 is_stmt 1 view .LVU99
 376              		.loc 1 194 10 is_stmt 0 view .LVU100
 377 000e 0368     		ldr	r3, [r0]
 378              		.loc 1 194 5 view .LVU101
 379 0010 424A     		ldr	r2, .L32
 380 0012 9342     		cmp	r3, r2
 381 0014 04D0     		beq	.L28
 195:Core/Src/stm32f1xx_hal_msp.c ****   {
 196:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 199:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  /tmp/cc8K7yCM.s 			page 12


 200:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 201:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 202:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 203:Core/Src/stm32f1xx_hal_msp.c ****     }
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 206:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 207:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN1_RX
 208:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN1_TX
 209:Core/Src/stm32f1xx_hal_msp.c ****     */
 210:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 211:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 216:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 218:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 220:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 221:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 222:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 223:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 225:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 226:Core/Src/stm32f1xx_hal_msp.c ****   }
 227:Core/Src/stm32f1xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 382              		.loc 1 227 8 is_stmt 1 view .LVU102
 383              		.loc 1 227 10 is_stmt 0 view .LVU103
 384 0016 424A     		ldr	r2, .L32+4
 385 0018 9342     		cmp	r3, r2
 386 001a 3BD0     		beq	.L29
 387              	.LVL18:
 388              	.L22:
 228:Core/Src/stm32f1xx_hal_msp.c ****   {
 229:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 230:Core/Src/stm32f1xx_hal_msp.c **** 
 231:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 232:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 233:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 234:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 235:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 236:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 237:Core/Src/stm32f1xx_hal_msp.c ****     }
 238:Core/Src/stm32f1xx_hal_msp.c **** 
 239:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 240:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 241:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> CAN2_RX
 242:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> CAN2_TX
 243:Core/Src/stm32f1xx_hal_msp.c ****     */
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 245:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 246:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 248:Core/Src/stm32f1xx_hal_msp.c **** 
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
ARM GAS  /tmp/cc8K7yCM.s 			page 13


 250:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 251:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 252:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 254:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN2 interrupt Init */
 255:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 256:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 257:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 258:Core/Src/stm32f1xx_hal_msp.c **** 
 259:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 260:Core/Src/stm32f1xx_hal_msp.c ****   }
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 262:Core/Src/stm32f1xx_hal_msp.c **** }
 389              		.loc 1 262 1 view .LVU104
 390 001c 0BB0     		add	sp, sp, #44
 391              		.cfi_remember_state
 392              		.cfi_def_cfa_offset 12
 393              		@ sp needed
 394 001e 30BD     		pop	{r4, r5, pc}
 395              	.LVL19:
 396              	.L28:
 397              		.cfi_restore_state
 200:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 398              		.loc 1 200 5 is_stmt 1 view .LVU105
 200:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 399              		.loc 1 200 29 is_stmt 0 view .LVU106
 400 0020 404A     		ldr	r2, .L32+8
 401 0022 1368     		ldr	r3, [r2]
 402 0024 0133     		adds	r3, r3, #1
 403 0026 1360     		str	r3, [r2]
 201:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 404              		.loc 1 201 5 is_stmt 1 view .LVU107
 201:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 405              		.loc 1 201 7 is_stmt 0 view .LVU108
 406 0028 012B     		cmp	r3, #1
 407 002a 28D0     		beq	.L30
 408              	.L24:
 202:Core/Src/stm32f1xx_hal_msp.c ****     }
 409              		.loc 1 202 7 is_stmt 1 discriminator 1 view .LVU109
 205:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 410              		.loc 1 205 5 discriminator 1 view .LVU110
 411              	.LBB8:
 205:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 412              		.loc 1 205 5 discriminator 1 view .LVU111
 205:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 413              		.loc 1 205 5 discriminator 1 view .LVU112
 414 002c 3E4B     		ldr	r3, .L32+12
 415 002e 9A69     		ldr	r2, [r3, #24]
 416 0030 42F00402 		orr	r2, r2, #4
 417 0034 9A61     		str	r2, [r3, #24]
 205:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 418              		.loc 1 205 5 discriminator 1 view .LVU113
 419 0036 9B69     		ldr	r3, [r3, #24]
 420 0038 03F00403 		and	r3, r3, #4
 421 003c 0293     		str	r3, [sp, #8]
 205:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 422              		.loc 1 205 5 discriminator 1 view .LVU114
ARM GAS  /tmp/cc8K7yCM.s 			page 14


 423 003e 029B     		ldr	r3, [sp, #8]
 424              	.LBE8:
 205:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 425              		.loc 1 205 5 discriminator 1 view .LVU115
 210:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 426              		.loc 1 210 5 discriminator 1 view .LVU116
 210:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 427              		.loc 1 210 25 is_stmt 0 discriminator 1 view .LVU117
 428 0040 4FF40063 		mov	r3, #2048
 429 0044 0693     		str	r3, [sp, #24]
 211:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 430              		.loc 1 211 5 is_stmt 1 discriminator 1 view .LVU118
 211:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 211 26 is_stmt 0 discriminator 1 view .LVU119
 432 0046 0024     		movs	r4, #0
 433 0048 0794     		str	r4, [sp, #28]
 212:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 434              		.loc 1 212 5 is_stmt 1 discriminator 1 view .LVU120
 212:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 435              		.loc 1 212 26 is_stmt 0 discriminator 1 view .LVU121
 436 004a 0894     		str	r4, [sp, #32]
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 437              		.loc 1 213 5 is_stmt 1 discriminator 1 view .LVU122
 438 004c 374D     		ldr	r5, .L32+16
 439 004e 06A9     		add	r1, sp, #24
 440 0050 2846     		mov	r0, r5
 441              	.LVL20:
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 442              		.loc 1 213 5 is_stmt 0 discriminator 1 view .LVU123
 443 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 444              	.LVL21:
 215:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445              		.loc 1 215 5 is_stmt 1 discriminator 1 view .LVU124
 215:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 446              		.loc 1 215 25 is_stmt 0 discriminator 1 view .LVU125
 447 0056 4FF48053 		mov	r3, #4096
 448 005a 0693     		str	r3, [sp, #24]
 216:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 449              		.loc 1 216 5 is_stmt 1 discriminator 1 view .LVU126
 216:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 450              		.loc 1 216 26 is_stmt 0 discriminator 1 view .LVU127
 451 005c 0223     		movs	r3, #2
 452 005e 0793     		str	r3, [sp, #28]
 217:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 453              		.loc 1 217 5 is_stmt 1 discriminator 1 view .LVU128
 217:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 454              		.loc 1 217 27 is_stmt 0 discriminator 1 view .LVU129
 455 0060 0323     		movs	r3, #3
 456 0062 0993     		str	r3, [sp, #36]
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 457              		.loc 1 218 5 is_stmt 1 discriminator 1 view .LVU130
 458 0064 06A9     		add	r1, sp, #24
 459 0066 2846     		mov	r0, r5
 460 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 461              	.LVL22:
 221:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 462              		.loc 1 221 5 discriminator 1 view .LVU131
ARM GAS  /tmp/cc8K7yCM.s 			page 15


 463 006c 2246     		mov	r2, r4
 464 006e 2146     		mov	r1, r4
 465 0070 1420     		movs	r0, #20
 466 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 467              	.LVL23:
 222:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 468              		.loc 1 222 5 discriminator 1 view .LVU132
 469 0076 1420     		movs	r0, #20
 470 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 471              	.LVL24:
 472 007c CEE7     		b	.L22
 473              	.LVL25:
 474              	.L30:
 202:Core/Src/stm32f1xx_hal_msp.c ****     }
 475              		.loc 1 202 7 view .LVU133
 476              	.LBB9:
 202:Core/Src/stm32f1xx_hal_msp.c ****     }
 477              		.loc 1 202 7 view .LVU134
 202:Core/Src/stm32f1xx_hal_msp.c ****     }
 478              		.loc 1 202 7 view .LVU135
 479 007e 2A4B     		ldr	r3, .L32+12
 480 0080 DA69     		ldr	r2, [r3, #28]
 481 0082 42F00072 		orr	r2, r2, #33554432
 482 0086 DA61     		str	r2, [r3, #28]
 202:Core/Src/stm32f1xx_hal_msp.c ****     }
 483              		.loc 1 202 7 view .LVU136
 484 0088 DB69     		ldr	r3, [r3, #28]
 485 008a 03F00073 		and	r3, r3, #33554432
 486 008e 0193     		str	r3, [sp, #4]
 202:Core/Src/stm32f1xx_hal_msp.c ****     }
 487              		.loc 1 202 7 view .LVU137
 488 0090 019B     		ldr	r3, [sp, #4]
 489 0092 CBE7     		b	.L24
 490              	.L29:
 491              	.LBE9:
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 492              		.loc 1 233 5 view .LVU138
 493              	.LBB10:
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 494              		.loc 1 233 5 view .LVU139
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 495              		.loc 1 233 5 view .LVU140
 496 0094 244B     		ldr	r3, .L32+12
 497 0096 DA69     		ldr	r2, [r3, #28]
 498 0098 42F08062 		orr	r2, r2, #67108864
 499 009c DA61     		str	r2, [r3, #28]
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 500              		.loc 1 233 5 view .LVU141
 501 009e DB69     		ldr	r3, [r3, #28]
 502 00a0 03F08063 		and	r3, r3, #67108864
 503 00a4 0393     		str	r3, [sp, #12]
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 504              		.loc 1 233 5 view .LVU142
 505 00a6 039B     		ldr	r3, [sp, #12]
 506              	.LBE10:
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 507              		.loc 1 233 5 view .LVU143
ARM GAS  /tmp/cc8K7yCM.s 			page 16


 234:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 508              		.loc 1 234 5 view .LVU144
 234:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 509              		.loc 1 234 29 is_stmt 0 view .LVU145
 510 00a8 1E4A     		ldr	r2, .L32+8
 511 00aa 1368     		ldr	r3, [r2]
 512 00ac 0133     		adds	r3, r3, #1
 513 00ae 1360     		str	r3, [r2]
 235:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 514              		.loc 1 235 5 is_stmt 1 view .LVU146
 235:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 515              		.loc 1 235 7 is_stmt 0 view .LVU147
 516 00b0 012B     		cmp	r3, #1
 517 00b2 28D0     		beq	.L31
 518              	.L26:
 236:Core/Src/stm32f1xx_hal_msp.c ****     }
 519              		.loc 1 236 7 is_stmt 1 discriminator 1 view .LVU148
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 520              		.loc 1 239 5 discriminator 1 view .LVU149
 521              	.LBB11:
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 522              		.loc 1 239 5 discriminator 1 view .LVU150
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 523              		.loc 1 239 5 discriminator 1 view .LVU151
 524 00b4 1C4B     		ldr	r3, .L32+12
 525 00b6 9A69     		ldr	r2, [r3, #24]
 526 00b8 42F00802 		orr	r2, r2, #8
 527 00bc 9A61     		str	r2, [r3, #24]
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 528              		.loc 1 239 5 discriminator 1 view .LVU152
 529 00be 9B69     		ldr	r3, [r3, #24]
 530 00c0 03F00803 		and	r3, r3, #8
 531 00c4 0593     		str	r3, [sp, #20]
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 532              		.loc 1 239 5 discriminator 1 view .LVU153
 533 00c6 059B     		ldr	r3, [sp, #20]
 534              	.LBE11:
 239:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 535              		.loc 1 239 5 discriminator 1 view .LVU154
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 536              		.loc 1 244 5 discriminator 1 view .LVU155
 244:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 537              		.loc 1 244 25 is_stmt 0 discriminator 1 view .LVU156
 538 00c8 4FF48053 		mov	r3, #4096
 539 00cc 0693     		str	r3, [sp, #24]
 245:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 540              		.loc 1 245 5 is_stmt 1 discriminator 1 view .LVU157
 245:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 541              		.loc 1 245 26 is_stmt 0 discriminator 1 view .LVU158
 542 00ce 0024     		movs	r4, #0
 543 00d0 0794     		str	r4, [sp, #28]
 246:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 544              		.loc 1 246 5 is_stmt 1 discriminator 1 view .LVU159
 246:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 545              		.loc 1 246 26 is_stmt 0 discriminator 1 view .LVU160
 546 00d2 0894     		str	r4, [sp, #32]
 247:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8K7yCM.s 			page 17


 547              		.loc 1 247 5 is_stmt 1 discriminator 1 view .LVU161
 548 00d4 164D     		ldr	r5, .L32+20
 549 00d6 06A9     		add	r1, sp, #24
 550 00d8 2846     		mov	r0, r5
 551              	.LVL26:
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 552              		.loc 1 247 5 is_stmt 0 discriminator 1 view .LVU162
 553 00da FFF7FEFF 		bl	HAL_GPIO_Init
 554              	.LVL27:
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 555              		.loc 1 249 5 is_stmt 1 discriminator 1 view .LVU163
 249:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 556              		.loc 1 249 25 is_stmt 0 discriminator 1 view .LVU164
 557 00de 4FF40053 		mov	r3, #8192
 558 00e2 0693     		str	r3, [sp, #24]
 250:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 559              		.loc 1 250 5 is_stmt 1 discriminator 1 view .LVU165
 250:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 560              		.loc 1 250 26 is_stmt 0 discriminator 1 view .LVU166
 561 00e4 0223     		movs	r3, #2
 562 00e6 0793     		str	r3, [sp, #28]
 251:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 563              		.loc 1 251 5 is_stmt 1 discriminator 1 view .LVU167
 251:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 564              		.loc 1 251 27 is_stmt 0 discriminator 1 view .LVU168
 565 00e8 0323     		movs	r3, #3
 566 00ea 0993     		str	r3, [sp, #36]
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 567              		.loc 1 252 5 is_stmt 1 discriminator 1 view .LVU169
 568 00ec 06A9     		add	r1, sp, #24
 569 00ee 2846     		mov	r0, r5
 570 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 571              	.LVL28:
 255:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 572              		.loc 1 255 5 discriminator 1 view .LVU170
 573 00f4 2246     		mov	r2, r4
 574 00f6 2146     		mov	r1, r4
 575 00f8 4120     		movs	r0, #65
 576 00fa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 577              	.LVL29:
 256:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 578              		.loc 1 256 5 discriminator 1 view .LVU171
 579 00fe 4120     		movs	r0, #65
 580 0100 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 581              	.LVL30:
 582              		.loc 1 262 1 is_stmt 0 discriminator 1 view .LVU172
 583 0104 8AE7     		b	.L22
 584              	.LVL31:
 585              	.L31:
 236:Core/Src/stm32f1xx_hal_msp.c ****     }
 586              		.loc 1 236 7 is_stmt 1 view .LVU173
 587              	.LBB12:
 236:Core/Src/stm32f1xx_hal_msp.c ****     }
 588              		.loc 1 236 7 view .LVU174
 236:Core/Src/stm32f1xx_hal_msp.c ****     }
 589              		.loc 1 236 7 view .LVU175
 590 0106 084B     		ldr	r3, .L32+12
ARM GAS  /tmp/cc8K7yCM.s 			page 18


 591 0108 DA69     		ldr	r2, [r3, #28]
 592 010a 42F00072 		orr	r2, r2, #33554432
 593 010e DA61     		str	r2, [r3, #28]
 236:Core/Src/stm32f1xx_hal_msp.c ****     }
 594              		.loc 1 236 7 view .LVU176
 595 0110 DB69     		ldr	r3, [r3, #28]
 596 0112 03F00073 		and	r3, r3, #33554432
 597 0116 0493     		str	r3, [sp, #16]
 236:Core/Src/stm32f1xx_hal_msp.c ****     }
 598              		.loc 1 236 7 view .LVU177
 599 0118 049B     		ldr	r3, [sp, #16]
 600 011a CBE7     		b	.L26
 601              	.L33:
 602              		.align	2
 603              	.L32:
 604 011c 00640040 		.word	1073767424
 605 0120 00680040 		.word	1073768448
 606 0124 00000000 		.word	.LANCHOR0
 607 0128 00100240 		.word	1073876992
 608 012c 00080140 		.word	1073809408
 609 0130 000C0140 		.word	1073810432
 610              	.LBE12:
 611              		.cfi_endproc
 612              	.LFE68:
 614              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 615              		.align	1
 616              		.global	HAL_CAN_MspDeInit
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 620              		.fpu softvfp
 622              	HAL_CAN_MspDeInit:
 623              	.LVL32:
 624              	.LFB69:
 263:Core/Src/stm32f1xx_hal_msp.c **** 
 264:Core/Src/stm32f1xx_hal_msp.c **** /**
 265:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 266:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 267:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 268:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 269:Core/Src/stm32f1xx_hal_msp.c **** */
 270:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 271:Core/Src/stm32f1xx_hal_msp.c **** {
 625              		.loc 1 271 1 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 0
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              		.loc 1 271 1 is_stmt 0 view .LVU179
 630 0000 08B5     		push	{r3, lr}
 631              		.cfi_def_cfa_offset 8
 632              		.cfi_offset 3, -8
 633              		.cfi_offset 14, -4
 272:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 634              		.loc 1 272 3 is_stmt 1 view .LVU180
 635              		.loc 1 272 10 is_stmt 0 view .LVU181
 636 0002 0368     		ldr	r3, [r0]
 637              		.loc 1 272 5 view .LVU182
ARM GAS  /tmp/cc8K7yCM.s 			page 19


 638 0004 194A     		ldr	r2, .L42
 639 0006 9342     		cmp	r3, r2
 640 0008 03D0     		beq	.L40
 273:Core/Src/stm32f1xx_hal_msp.c ****   {
 274:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 277:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 278:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 279:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 280:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 281:Core/Src/stm32f1xx_hal_msp.c ****     }
 282:Core/Src/stm32f1xx_hal_msp.c **** 
 283:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 284:Core/Src/stm32f1xx_hal_msp.c ****     PA11     ------> CAN1_RX
 285:Core/Src/stm32f1xx_hal_msp.c ****     PA12     ------> CAN1_TX
 286:Core/Src/stm32f1xx_hal_msp.c ****     */
 287:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 289:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 290:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 291:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 292:Core/Src/stm32f1xx_hal_msp.c **** 
 293:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 294:Core/Src/stm32f1xx_hal_msp.c ****   }
 295:Core/Src/stm32f1xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 641              		.loc 1 295 8 is_stmt 1 view .LVU183
 642              		.loc 1 295 10 is_stmt 0 view .LVU184
 643 000a 194A     		ldr	r2, .L42+4
 644 000c 9342     		cmp	r3, r2
 645 000e 13D0     		beq	.L41
 646              	.LVL33:
 647              	.L34:
 296:Core/Src/stm32f1xx_hal_msp.c ****   {
 297:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 298:Core/Src/stm32f1xx_hal_msp.c **** 
 299:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 300:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 301:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 302:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 303:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 304:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 305:Core/Src/stm32f1xx_hal_msp.c ****     }
 306:Core/Src/stm32f1xx_hal_msp.c **** 
 307:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 308:Core/Src/stm32f1xx_hal_msp.c ****     PB12     ------> CAN2_RX
 309:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> CAN2_TX
 310:Core/Src/stm32f1xx_hal_msp.c ****     */
 311:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 312:Core/Src/stm32f1xx_hal_msp.c **** 
 313:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN2 interrupt DeInit */
 314:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 315:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 316:Core/Src/stm32f1xx_hal_msp.c **** 
 317:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 318:Core/Src/stm32f1xx_hal_msp.c ****   }
 319:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8K7yCM.s 			page 20


 320:Core/Src/stm32f1xx_hal_msp.c **** }
 648              		.loc 1 320 1 view .LVU185
 649 0010 08BD     		pop	{r3, pc}
 650              	.LVL34:
 651              	.L40:
 278:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 652              		.loc 1 278 5 is_stmt 1 view .LVU186
 278:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 653              		.loc 1 278 29 is_stmt 0 view .LVU187
 654 0012 184A     		ldr	r2, .L42+8
 655 0014 1368     		ldr	r3, [r2]
 656 0016 013B     		subs	r3, r3, #1
 657 0018 1360     		str	r3, [r2]
 279:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 658              		.loc 1 279 5 is_stmt 1 view .LVU188
 279:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 659              		.loc 1 279 7 is_stmt 0 view .LVU189
 660 001a 23B9     		cbnz	r3, .L36
 280:Core/Src/stm32f1xx_hal_msp.c ****     }
 661              		.loc 1 280 7 is_stmt 1 view .LVU190
 662 001c 164A     		ldr	r2, .L42+12
 663 001e D369     		ldr	r3, [r2, #28]
 664 0020 23F00073 		bic	r3, r3, #33554432
 665 0024 D361     		str	r3, [r2, #28]
 666              	.L36:
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 667              		.loc 1 287 5 view .LVU191
 668 0026 4FF4C051 		mov	r1, #6144
 669 002a 1448     		ldr	r0, .L42+16
 670              	.LVL35:
 287:Core/Src/stm32f1xx_hal_msp.c **** 
 671              		.loc 1 287 5 is_stmt 0 view .LVU192
 672 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 673              	.LVL36:
 290:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 674              		.loc 1 290 5 is_stmt 1 view .LVU193
 675 0030 1420     		movs	r0, #20
 676 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 677              	.LVL37:
 678 0036 EBE7     		b	.L34
 679              	.LVL38:
 680              	.L41:
 301:Core/Src/stm32f1xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 681              		.loc 1 301 5 view .LVU194
 682 0038 02F5D432 		add	r2, r2, #108544
 683 003c D369     		ldr	r3, [r2, #28]
 684 003e 23F08063 		bic	r3, r3, #67108864
 685 0042 D361     		str	r3, [r2, #28]
 302:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 686              		.loc 1 302 5 view .LVU195
 302:Core/Src/stm32f1xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 687              		.loc 1 302 29 is_stmt 0 view .LVU196
 688 0044 0B4A     		ldr	r2, .L42+8
 689 0046 1368     		ldr	r3, [r2]
 690 0048 013B     		subs	r3, r3, #1
 691 004a 1360     		str	r3, [r2]
 303:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
ARM GAS  /tmp/cc8K7yCM.s 			page 21


 692              		.loc 1 303 5 is_stmt 1 view .LVU197
 303:Core/Src/stm32f1xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 693              		.loc 1 303 7 is_stmt 0 view .LVU198
 694 004c 23B9     		cbnz	r3, .L38
 304:Core/Src/stm32f1xx_hal_msp.c ****     }
 695              		.loc 1 304 7 is_stmt 1 view .LVU199
 696 004e 0A4A     		ldr	r2, .L42+12
 697 0050 D369     		ldr	r3, [r2, #28]
 698 0052 23F00073 		bic	r3, r3, #33554432
 699 0056 D361     		str	r3, [r2, #28]
 700              	.L38:
 311:Core/Src/stm32f1xx_hal_msp.c **** 
 701              		.loc 1 311 5 view .LVU200
 702 0058 4FF44051 		mov	r1, #12288
 703 005c 0848     		ldr	r0, .L42+20
 704              	.LVL39:
 311:Core/Src/stm32f1xx_hal_msp.c **** 
 705              		.loc 1 311 5 is_stmt 0 view .LVU201
 706 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 707              	.LVL40:
 314:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 708              		.loc 1 314 5 is_stmt 1 view .LVU202
 709 0062 4120     		movs	r0, #65
 710 0064 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 711              	.LVL41:
 712              		.loc 1 320 1 is_stmt 0 view .LVU203
 713 0068 D2E7     		b	.L34
 714              	.L43:
 715 006a 00BF     		.align	2
 716              	.L42:
 717 006c 00640040 		.word	1073767424
 718 0070 00680040 		.word	1073768448
 719 0074 00000000 		.word	.LANCHOR0
 720 0078 00100240 		.word	1073876992
 721 007c 00080140 		.word	1073809408
 722 0080 000C0140 		.word	1073810432
 723              		.cfi_endproc
 724              	.LFE69:
 726              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 727              		.align	1
 728              		.global	HAL_TIM_PWM_MspInit
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 732              		.fpu softvfp
 734              	HAL_TIM_PWM_MspInit:
 735              	.LVL42:
 736              	.LFB70:
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 322:Core/Src/stm32f1xx_hal_msp.c **** /**
 323:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 324:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 325:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 326:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 327:Core/Src/stm32f1xx_hal_msp.c **** */
 328:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 329:Core/Src/stm32f1xx_hal_msp.c **** {
ARM GAS  /tmp/cc8K7yCM.s 			page 22


 737              		.loc 1 329 1 is_stmt 1 view -0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 8
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741              		@ link register save eliminated.
 330:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 742              		.loc 1 330 3 view .LVU205
 743              		.loc 1 330 14 is_stmt 0 view .LVU206
 744 0000 0268     		ldr	r2, [r0]
 745              		.loc 1 330 5 view .LVU207
 746 0002 094B     		ldr	r3, .L51
 747 0004 9A42     		cmp	r2, r3
 748 0006 00D0     		beq	.L50
 749 0008 7047     		bx	lr
 750              	.L50:
 329:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 751              		.loc 1 329 1 view .LVU208
 752 000a 82B0     		sub	sp, sp, #8
 753              		.cfi_def_cfa_offset 8
 331:Core/Src/stm32f1xx_hal_msp.c ****   {
 332:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 333:Core/Src/stm32f1xx_hal_msp.c **** 
 334:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 335:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 336:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 754              		.loc 1 336 5 is_stmt 1 view .LVU209
 755              	.LBB13:
 756              		.loc 1 336 5 view .LVU210
 757              		.loc 1 336 5 view .LVU211
 758 000c 03F56443 		add	r3, r3, #58368
 759 0010 9A69     		ldr	r2, [r3, #24]
 760 0012 42F40062 		orr	r2, r2, #2048
 761 0016 9A61     		str	r2, [r3, #24]
 762              		.loc 1 336 5 view .LVU212
 763 0018 9B69     		ldr	r3, [r3, #24]
 764 001a 03F40063 		and	r3, r3, #2048
 765 001e 0193     		str	r3, [sp, #4]
 766              		.loc 1 336 5 view .LVU213
 767 0020 019B     		ldr	r3, [sp, #4]
 768              	.LBE13:
 769              		.loc 1 336 5 view .LVU214
 337:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 338:Core/Src/stm32f1xx_hal_msp.c **** 
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 340:Core/Src/stm32f1xx_hal_msp.c ****   }
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 342:Core/Src/stm32f1xx_hal_msp.c **** }
 770              		.loc 1 342 1 is_stmt 0 view .LVU215
 771 0022 02B0     		add	sp, sp, #8
 772              		.cfi_def_cfa_offset 0
 773              		@ sp needed
 774 0024 7047     		bx	lr
 775              	.L52:
 776 0026 00BF     		.align	2
 777              	.L51:
 778 0028 002C0140 		.word	1073818624
 779              		.cfi_endproc
ARM GAS  /tmp/cc8K7yCM.s 			page 23


 780              	.LFE70:
 782              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 783              		.align	1
 784              		.global	HAL_TIM_OC_MspInit
 785              		.syntax unified
 786              		.thumb
 787              		.thumb_func
 788              		.fpu softvfp
 790              	HAL_TIM_OC_MspInit:
 791              	.LVL43:
 792              	.LFB71:
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c **** /**
 345:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP Initialization
 346:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 347:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 348:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 349:Core/Src/stm32f1xx_hal_msp.c **** */
 350:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
 351:Core/Src/stm32f1xx_hal_msp.c **** {
 793              		.loc 1 351 1 is_stmt 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 8
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797              		.loc 1 351 1 is_stmt 0 view .LVU217
 798 0000 10B5     		push	{r4, lr}
 799              		.cfi_def_cfa_offset 8
 800              		.cfi_offset 4, -8
 801              		.cfi_offset 14, -4
 802 0002 82B0     		sub	sp, sp, #8
 803              		.cfi_def_cfa_offset 16
 804 0004 0446     		mov	r4, r0
 352:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 805              		.loc 1 352 3 is_stmt 1 view .LVU218
 806              		.loc 1 352 13 is_stmt 0 view .LVU219
 807 0006 0368     		ldr	r3, [r0]
 808              		.loc 1 352 5 view .LVU220
 809 0008 B3F1804F 		cmp	r3, #1073741824
 810 000c 04D0     		beq	.L60
 353:Core/Src/stm32f1xx_hal_msp.c ****   {
 354:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 355:Core/Src/stm32f1xx_hal_msp.c **** 
 356:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 357:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 358:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 359:Core/Src/stm32f1xx_hal_msp.c **** 
 360:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 DMA Init */
 361:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2_CH1 Init */
 362:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Channel5;
 363:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 369:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 370:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
ARM GAS  /tmp/cc8K7yCM.s 			page 24


 371:Core/Src/stm32f1xx_hal_msp.c ****     {
 372:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 373:Core/Src/stm32f1xx_hal_msp.c ****     }
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 375:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 376:Core/Src/stm32f1xx_hal_msp.c **** 
 377:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 378:Core/Src/stm32f1xx_hal_msp.c **** 
 379:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 380:Core/Src/stm32f1xx_hal_msp.c ****   }
 381:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM5)
 811              		.loc 1 381 8 is_stmt 1 view .LVU221
 812              		.loc 1 381 10 is_stmt 0 view .LVU222
 813 000e 384A     		ldr	r2, .L65
 814 0010 9342     		cmp	r3, r2
 815 0012 28D0     		beq	.L61
 816              	.LVL44:
 817              	.L53:
 382:Core/Src/stm32f1xx_hal_msp.c ****   {
 383:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 384:Core/Src/stm32f1xx_hal_msp.c **** 
 385:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 386:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 387:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 388:Core/Src/stm32f1xx_hal_msp.c **** 
 389:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA Init */
 390:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH1 Init */
 391:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Instance = DMA2_Channel5;
 392:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 398:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 399:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 400:Core/Src/stm32f1xx_hal_msp.c ****     {
 401:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 402:Core/Src/stm32f1xx_hal_msp.c ****     }
 403:Core/Src/stm32f1xx_hal_msp.c **** 
 404:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 405:Core/Src/stm32f1xx_hal_msp.c **** 
 406:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5_CH2 Init */
 407:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Instance = DMA2_Channel4;
 408:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 414:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 415:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 416:Core/Src/stm32f1xx_hal_msp.c ****     {
 417:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 418:Core/Src/stm32f1xx_hal_msp.c ****     }
 419:Core/Src/stm32f1xx_hal_msp.c **** 
 420:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
ARM GAS  /tmp/cc8K7yCM.s 			page 25


 421:Core/Src/stm32f1xx_hal_msp.c **** 
 422:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 423:Core/Src/stm32f1xx_hal_msp.c **** 
 424:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 425:Core/Src/stm32f1xx_hal_msp.c ****   }
 426:Core/Src/stm32f1xx_hal_msp.c **** 
 427:Core/Src/stm32f1xx_hal_msp.c **** }
 818              		.loc 1 427 1 view .LVU223
 819 0014 02B0     		add	sp, sp, #8
 820              		.cfi_remember_state
 821              		.cfi_def_cfa_offset 8
 822              		@ sp needed
 823 0016 10BD     		pop	{r4, pc}
 824              	.LVL45:
 825              	.L60:
 826              		.cfi_restore_state
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 827              		.loc 1 358 5 is_stmt 1 view .LVU224
 828              	.LBB14:
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 829              		.loc 1 358 5 view .LVU225
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 830              		.loc 1 358 5 view .LVU226
 831 0018 03F50433 		add	r3, r3, #135168
 832 001c DA69     		ldr	r2, [r3, #28]
 833 001e 42F00102 		orr	r2, r2, #1
 834 0022 DA61     		str	r2, [r3, #28]
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 835              		.loc 1 358 5 view .LVU227
 836 0024 DB69     		ldr	r3, [r3, #28]
 837 0026 03F00103 		and	r3, r3, #1
 838 002a 0093     		str	r3, [sp]
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 839              		.loc 1 358 5 view .LVU228
 840 002c 009B     		ldr	r3, [sp]
 841              	.LBE14:
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 842              		.loc 1 358 5 view .LVU229
 362:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 843              		.loc 1 362 5 view .LVU230
 362:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 844              		.loc 1 362 28 is_stmt 0 view .LVU231
 845 002e 3148     		ldr	r0, .L65+4
 846              	.LVL46:
 362:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 847              		.loc 1 362 28 view .LVU232
 848 0030 314B     		ldr	r3, .L65+8
 849 0032 0360     		str	r3, [r0]
 363:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 850              		.loc 1 363 5 is_stmt 1 view .LVU233
 363:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 851              		.loc 1 363 34 is_stmt 0 view .LVU234
 852 0034 1023     		movs	r3, #16
 853 0036 4360     		str	r3, [r0, #4]
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 854              		.loc 1 364 5 is_stmt 1 view .LVU235
 364:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/cc8K7yCM.s 			page 26


 855              		.loc 1 364 34 is_stmt 0 view .LVU236
 856 0038 0023     		movs	r3, #0
 857 003a 8360     		str	r3, [r0, #8]
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 858              		.loc 1 365 5 is_stmt 1 view .LVU237
 365:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 859              		.loc 1 365 31 is_stmt 0 view .LVU238
 860 003c 8022     		movs	r2, #128
 861 003e C260     		str	r2, [r0, #12]
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 862              		.loc 1 366 5 is_stmt 1 view .LVU239
 366:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 863              		.loc 1 366 44 is_stmt 0 view .LVU240
 864 0040 4FF40072 		mov	r2, #512
 865 0044 0261     		str	r2, [r0, #16]
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 866              		.loc 1 367 5 is_stmt 1 view .LVU241
 367:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 867              		.loc 1 367 41 is_stmt 0 view .LVU242
 868 0046 4FF40062 		mov	r2, #2048
 869 004a 4261     		str	r2, [r0, #20]
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 870              		.loc 1 368 5 is_stmt 1 view .LVU243
 368:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 871              		.loc 1 368 29 is_stmt 0 view .LVU244
 872 004c 2022     		movs	r2, #32
 873 004e 8261     		str	r2, [r0, #24]
 369:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 874              		.loc 1 369 5 is_stmt 1 view .LVU245
 369:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 875              		.loc 1 369 33 is_stmt 0 view .LVU246
 876 0050 C361     		str	r3, [r0, #28]
 370:Core/Src/stm32f1xx_hal_msp.c ****     {
 877              		.loc 1 370 5 is_stmt 1 view .LVU247
 370:Core/Src/stm32f1xx_hal_msp.c ****     {
 878              		.loc 1 370 9 is_stmt 0 view .LVU248
 879 0052 FFF7FEFF 		bl	HAL_DMA_Init
 880              	.LVL47:
 370:Core/Src/stm32f1xx_hal_msp.c ****     {
 881              		.loc 1 370 8 view .LVU249
 882 0056 18B9     		cbnz	r0, .L62
 883              	.L55:
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 884              		.loc 1 375 5 is_stmt 1 view .LVU250
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 885              		.loc 1 375 5 view .LVU251
 886 0058 264B     		ldr	r3, .L65+4
 887 005a 6362     		str	r3, [r4, #36]
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 888              		.loc 1 375 5 view .LVU252
 889 005c 5C62     		str	r4, [r3, #36]
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 890              		.loc 1 375 5 view .LVU253
 891 005e D9E7     		b	.L53
 892              	.L62:
 372:Core/Src/stm32f1xx_hal_msp.c ****     }
 893              		.loc 1 372 7 view .LVU254
ARM GAS  /tmp/cc8K7yCM.s 			page 27


 894 0060 FFF7FEFF 		bl	Error_Handler
 895              	.LVL48:
 896 0064 F8E7     		b	.L55
 897              	.LVL49:
 898              	.L61:
 387:Core/Src/stm32f1xx_hal_msp.c **** 
 899              		.loc 1 387 5 view .LVU255
 900              	.LBB15:
 387:Core/Src/stm32f1xx_hal_msp.c **** 
 901              		.loc 1 387 5 view .LVU256
 387:Core/Src/stm32f1xx_hal_msp.c **** 
 902              		.loc 1 387 5 view .LVU257
 903 0066 254B     		ldr	r3, .L65+12
 904 0068 DA69     		ldr	r2, [r3, #28]
 905 006a 42F00802 		orr	r2, r2, #8
 906 006e DA61     		str	r2, [r3, #28]
 387:Core/Src/stm32f1xx_hal_msp.c **** 
 907              		.loc 1 387 5 view .LVU258
 908 0070 DB69     		ldr	r3, [r3, #28]
 909 0072 03F00803 		and	r3, r3, #8
 910 0076 0193     		str	r3, [sp, #4]
 387:Core/Src/stm32f1xx_hal_msp.c **** 
 911              		.loc 1 387 5 view .LVU259
 912 0078 019B     		ldr	r3, [sp, #4]
 913              	.LBE15:
 387:Core/Src/stm32f1xx_hal_msp.c **** 
 914              		.loc 1 387 5 view .LVU260
 391:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 915              		.loc 1 391 5 view .LVU261
 391:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 916              		.loc 1 391 28 is_stmt 0 view .LVU262
 917 007a 2148     		ldr	r0, .L65+16
 918              	.LVL50:
 391:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 919              		.loc 1 391 28 view .LVU263
 920 007c 214B     		ldr	r3, .L65+20
 921 007e 0360     		str	r3, [r0]
 392:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 922              		.loc 1 392 5 is_stmt 1 view .LVU264
 392:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 923              		.loc 1 392 34 is_stmt 0 view .LVU265
 924 0080 1023     		movs	r3, #16
 925 0082 4360     		str	r3, [r0, #4]
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 926              		.loc 1 393 5 is_stmt 1 view .LVU266
 393:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 927              		.loc 1 393 34 is_stmt 0 view .LVU267
 928 0084 0023     		movs	r3, #0
 929 0086 8360     		str	r3, [r0, #8]
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 930              		.loc 1 394 5 is_stmt 1 view .LVU268
 394:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 931              		.loc 1 394 31 is_stmt 0 view .LVU269
 932 0088 8023     		movs	r3, #128
 933 008a C360     		str	r3, [r0, #12]
 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 934              		.loc 1 395 5 is_stmt 1 view .LVU270
ARM GAS  /tmp/cc8K7yCM.s 			page 28


 395:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 935              		.loc 1 395 44 is_stmt 0 view .LVU271
 936 008c 4FF40073 		mov	r3, #512
 937 0090 0361     		str	r3, [r0, #16]
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 938              		.loc 1 396 5 is_stmt 1 view .LVU272
 396:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 939              		.loc 1 396 41 is_stmt 0 view .LVU273
 940 0092 4FF40063 		mov	r3, #2048
 941 0096 4361     		str	r3, [r0, #20]
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 942              		.loc 1 397 5 is_stmt 1 view .LVU274
 397:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 943              		.loc 1 397 29 is_stmt 0 view .LVU275
 944 0098 2023     		movs	r3, #32
 945 009a 8361     		str	r3, [r0, #24]
 398:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 946              		.loc 1 398 5 is_stmt 1 view .LVU276
 398:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 947              		.loc 1 398 33 is_stmt 0 view .LVU277
 948 009c 4FF44053 		mov	r3, #12288
 949 00a0 C361     		str	r3, [r0, #28]
 399:Core/Src/stm32f1xx_hal_msp.c ****     {
 950              		.loc 1 399 5 is_stmt 1 view .LVU278
 399:Core/Src/stm32f1xx_hal_msp.c ****     {
 951              		.loc 1 399 9 is_stmt 0 view .LVU279
 952 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 953              	.LVL51:
 399:Core/Src/stm32f1xx_hal_msp.c ****     {
 954              		.loc 1 399 8 view .LVU280
 955 00a6 E8B9     		cbnz	r0, .L63
 956              	.L57:
 404:Core/Src/stm32f1xx_hal_msp.c **** 
 957              		.loc 1 404 5 is_stmt 1 view .LVU281
 404:Core/Src/stm32f1xx_hal_msp.c **** 
 958              		.loc 1 404 5 view .LVU282
 959 00a8 154B     		ldr	r3, .L65+16
 960 00aa 6362     		str	r3, [r4, #36]
 404:Core/Src/stm32f1xx_hal_msp.c **** 
 961              		.loc 1 404 5 view .LVU283
 962 00ac 5C62     		str	r4, [r3, #36]
 404:Core/Src/stm32f1xx_hal_msp.c **** 
 963              		.loc 1 404 5 view .LVU284
 407:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 964              		.loc 1 407 5 view .LVU285
 407:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 965              		.loc 1 407 28 is_stmt 0 view .LVU286
 966 00ae 1648     		ldr	r0, .L65+24
 967 00b0 164B     		ldr	r3, .L65+28
 968 00b2 0360     		str	r3, [r0]
 408:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 969              		.loc 1 408 5 is_stmt 1 view .LVU287
 408:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 970              		.loc 1 408 34 is_stmt 0 view .LVU288
 971 00b4 1023     		movs	r3, #16
 972 00b6 4360     		str	r3, [r0, #4]
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/cc8K7yCM.s 			page 29


 973              		.loc 1 409 5 is_stmt 1 view .LVU289
 409:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 974              		.loc 1 409 34 is_stmt 0 view .LVU290
 975 00b8 0023     		movs	r3, #0
 976 00ba 8360     		str	r3, [r0, #8]
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 977              		.loc 1 410 5 is_stmt 1 view .LVU291
 410:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 978              		.loc 1 410 31 is_stmt 0 view .LVU292
 979 00bc 8023     		movs	r3, #128
 980 00be C360     		str	r3, [r0, #12]
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 981              		.loc 1 411 5 is_stmt 1 view .LVU293
 411:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 982              		.loc 1 411 44 is_stmt 0 view .LVU294
 983 00c0 4FF40073 		mov	r3, #512
 984 00c4 0361     		str	r3, [r0, #16]
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 985              		.loc 1 412 5 is_stmt 1 view .LVU295
 412:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Mode = DMA_CIRCULAR;
 986              		.loc 1 412 41 is_stmt 0 view .LVU296
 987 00c6 4FF40063 		mov	r3, #2048
 988 00ca 4361     		str	r3, [r0, #20]
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 989              		.loc 1 413 5 is_stmt 1 view .LVU297
 413:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 990              		.loc 1 413 29 is_stmt 0 view .LVU298
 991 00cc 2023     		movs	r3, #32
 992 00ce 8361     		str	r3, [r0, #24]
 414:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 993              		.loc 1 414 5 is_stmt 1 view .LVU299
 414:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 994              		.loc 1 414 33 is_stmt 0 view .LVU300
 995 00d0 4FF44053 		mov	r3, #12288
 996 00d4 C361     		str	r3, [r0, #28]
 415:Core/Src/stm32f1xx_hal_msp.c ****     {
 997              		.loc 1 415 5 is_stmt 1 view .LVU301
 415:Core/Src/stm32f1xx_hal_msp.c ****     {
 998              		.loc 1 415 9 is_stmt 0 view .LVU302
 999 00d6 FFF7FEFF 		bl	HAL_DMA_Init
 1000              	.LVL52:
 415:Core/Src/stm32f1xx_hal_msp.c ****     {
 1001              		.loc 1 415 8 view .LVU303
 1002 00da 30B9     		cbnz	r0, .L64
 1003              	.L58:
 420:Core/Src/stm32f1xx_hal_msp.c **** 
 1004              		.loc 1 420 5 is_stmt 1 view .LVU304
 420:Core/Src/stm32f1xx_hal_msp.c **** 
 1005              		.loc 1 420 5 view .LVU305
 1006 00dc 0A4B     		ldr	r3, .L65+24
 1007 00de A362     		str	r3, [r4, #40]
 420:Core/Src/stm32f1xx_hal_msp.c **** 
 1008              		.loc 1 420 5 view .LVU306
 1009 00e0 5C62     		str	r4, [r3, #36]
 420:Core/Src/stm32f1xx_hal_msp.c **** 
 1010              		.loc 1 420 5 view .LVU307
 1011              		.loc 1 427 1 is_stmt 0 view .LVU308
ARM GAS  /tmp/cc8K7yCM.s 			page 30


 1012 00e2 97E7     		b	.L53
 1013              	.L63:
 401:Core/Src/stm32f1xx_hal_msp.c ****     }
 1014              		.loc 1 401 7 is_stmt 1 view .LVU309
 1015 00e4 FFF7FEFF 		bl	Error_Handler
 1016              	.LVL53:
 1017 00e8 DEE7     		b	.L57
 1018              	.L64:
 417:Core/Src/stm32f1xx_hal_msp.c ****     }
 1019              		.loc 1 417 7 view .LVU310
 1020 00ea FFF7FEFF 		bl	Error_Handler
 1021              	.LVL54:
 1022 00ee F5E7     		b	.L58
 1023              	.L66:
 1024              		.align	2
 1025              	.L65:
 1026 00f0 000C0040 		.word	1073744896
 1027 00f4 00000000 		.word	hdma_tim2_ch1
 1028 00f8 58000240 		.word	1073872984
 1029 00fc 00100240 		.word	1073876992
 1030 0100 00000000 		.word	hdma_tim5_ch1
 1031 0104 58040240 		.word	1073874008
 1032 0108 00000000 		.word	hdma_tim5_ch2
 1033 010c 44040240 		.word	1073873988
 1034              		.cfi_endproc
 1035              	.LFE71:
 1037              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1038              		.align	1
 1039              		.global	HAL_TIM_Base_MspInit
 1040              		.syntax unified
 1041              		.thumb
 1042              		.thumb_func
 1043              		.fpu softvfp
 1045              	HAL_TIM_Base_MspInit:
 1046              	.LVL55:
 1047              	.LFB72:
 428:Core/Src/stm32f1xx_hal_msp.c **** 
 429:Core/Src/stm32f1xx_hal_msp.c **** /**
 430:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 431:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 432:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 433:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 434:Core/Src/stm32f1xx_hal_msp.c **** */
 435:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 436:Core/Src/stm32f1xx_hal_msp.c **** {
 1048              		.loc 1 436 1 view -0
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 8
 1051              		@ frame_needed = 0, uses_anonymous_args = 0
 1052              		.loc 1 436 1 is_stmt 0 view .LVU312
 1053 0000 00B5     		push	{lr}
 1054              		.cfi_def_cfa_offset 4
 1055              		.cfi_offset 14, -4
 1056 0002 83B0     		sub	sp, sp, #12
 1057              		.cfi_def_cfa_offset 16
 437:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1058              		.loc 1 437 3 is_stmt 1 view .LVU313
ARM GAS  /tmp/cc8K7yCM.s 			page 31


 1059              		.loc 1 437 15 is_stmt 0 view .LVU314
 1060 0004 0368     		ldr	r3, [r0]
 1061              		.loc 1 437 5 view .LVU315
 1062 0006 134A     		ldr	r2, .L73
 1063 0008 9342     		cmp	r3, r2
 1064 000a 05D0     		beq	.L71
 438:Core/Src/stm32f1xx_hal_msp.c ****   {
 439:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 440:Core/Src/stm32f1xx_hal_msp.c **** 
 441:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 442:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 443:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 444:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 445:Core/Src/stm32f1xx_hal_msp.c **** 
 446:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 447:Core/Src/stm32f1xx_hal_msp.c ****   }
 448:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM6)
 1065              		.loc 1 448 8 is_stmt 1 view .LVU316
 1066              		.loc 1 448 10 is_stmt 0 view .LVU317
 1067 000c 124A     		ldr	r2, .L73+4
 1068 000e 9342     		cmp	r3, r2
 1069 0010 0DD0     		beq	.L72
 1070              	.LVL56:
 1071              	.L67:
 449:Core/Src/stm32f1xx_hal_msp.c ****   {
 450:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 451:Core/Src/stm32f1xx_hal_msp.c **** 
 452:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
 453:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 454:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 455:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM6 interrupt Init */
 456:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 457:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 458:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 459:Core/Src/stm32f1xx_hal_msp.c **** 
 460:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
 461:Core/Src/stm32f1xx_hal_msp.c ****   }
 462:Core/Src/stm32f1xx_hal_msp.c **** 
 463:Core/Src/stm32f1xx_hal_msp.c **** }
 1072              		.loc 1 463 1 view .LVU318
 1073 0012 03B0     		add	sp, sp, #12
 1074              		.cfi_remember_state
 1075              		.cfi_def_cfa_offset 4
 1076              		@ sp needed
 1077 0014 5DF804FB 		ldr	pc, [sp], #4
 1078              	.LVL57:
 1079              	.L71:
 1080              		.cfi_restore_state
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1081              		.loc 1 443 5 is_stmt 1 view .LVU319
 1082              	.LBB16:
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1083              		.loc 1 443 5 view .LVU320
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1084              		.loc 1 443 5 view .LVU321
 1085 0018 104B     		ldr	r3, .L73+8
 1086 001a DA69     		ldr	r2, [r3, #28]
ARM GAS  /tmp/cc8K7yCM.s 			page 32


 1087 001c 42F00202 		orr	r2, r2, #2
 1088 0020 DA61     		str	r2, [r3, #28]
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1089              		.loc 1 443 5 view .LVU322
 1090 0022 DB69     		ldr	r3, [r3, #28]
 1091 0024 03F00203 		and	r3, r3, #2
 1092 0028 0093     		str	r3, [sp]
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1093              		.loc 1 443 5 view .LVU323
 1094 002a 009B     		ldr	r3, [sp]
 1095              	.LBE16:
 443:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1096              		.loc 1 443 5 view .LVU324
 1097 002c F1E7     		b	.L67
 1098              	.L72:
 454:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1099              		.loc 1 454 5 view .LVU325
 1100              	.LBB17:
 454:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1101              		.loc 1 454 5 view .LVU326
 454:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1102              		.loc 1 454 5 view .LVU327
 1103 002e 0B4B     		ldr	r3, .L73+8
 1104 0030 DA69     		ldr	r2, [r3, #28]
 1105 0032 42F01002 		orr	r2, r2, #16
 1106 0036 DA61     		str	r2, [r3, #28]
 454:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1107              		.loc 1 454 5 view .LVU328
 1108 0038 DB69     		ldr	r3, [r3, #28]
 1109 003a 03F01003 		and	r3, r3, #16
 1110 003e 0193     		str	r3, [sp, #4]
 454:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1111              		.loc 1 454 5 view .LVU329
 1112 0040 019B     		ldr	r3, [sp, #4]
 1113              	.LBE17:
 454:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1114              		.loc 1 454 5 view .LVU330
 456:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 1115              		.loc 1 456 5 view .LVU331
 1116 0042 0022     		movs	r2, #0
 1117 0044 1146     		mov	r1, r2
 1118 0046 3620     		movs	r0, #54
 1119              	.LVL58:
 456:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 1120              		.loc 1 456 5 is_stmt 0 view .LVU332
 1121 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1122              	.LVL59:
 457:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1123              		.loc 1 457 5 is_stmt 1 view .LVU333
 1124 004c 3620     		movs	r0, #54
 1125 004e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1126              	.LVL60:
 1127              		.loc 1 463 1 is_stmt 0 view .LVU334
 1128 0052 DEE7     		b	.L67
 1129              	.L74:
 1130              		.align	2
 1131              	.L73:
ARM GAS  /tmp/cc8K7yCM.s 			page 33


 1132 0054 00040040 		.word	1073742848
 1133 0058 00100040 		.word	1073745920
 1134 005c 00100240 		.word	1073876992
 1135              		.cfi_endproc
 1136              	.LFE72:
 1138              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1139              		.align	1
 1140              		.global	HAL_TIM_MspPostInit
 1141              		.syntax unified
 1142              		.thumb
 1143              		.thumb_func
 1144              		.fpu softvfp
 1146              	HAL_TIM_MspPostInit:
 1147              	.LVL61:
 1148              	.LFB73:
 464:Core/Src/stm32f1xx_hal_msp.c **** 
 465:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 466:Core/Src/stm32f1xx_hal_msp.c **** {
 1149              		.loc 1 466 1 is_stmt 1 view -0
 1150              		.cfi_startproc
 1151              		@ args = 0, pretend = 0, frame = 24
 1152              		@ frame_needed = 0, uses_anonymous_args = 0
 1153              		.loc 1 466 1 is_stmt 0 view .LVU336
 1154 0000 00B5     		push	{lr}
 1155              		.cfi_def_cfa_offset 4
 1156              		.cfi_offset 14, -4
 1157 0002 87B0     		sub	sp, sp, #28
 1158              		.cfi_def_cfa_offset 32
 467:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1159              		.loc 1 467 3 is_stmt 1 view .LVU337
 1160              		.loc 1 467 20 is_stmt 0 view .LVU338
 1161 0004 0023     		movs	r3, #0
 1162 0006 0293     		str	r3, [sp, #8]
 1163 0008 0393     		str	r3, [sp, #12]
 1164 000a 0493     		str	r3, [sp, #16]
 1165 000c 0593     		str	r3, [sp, #20]
 468:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 1166              		.loc 1 468 3 is_stmt 1 view .LVU339
 1167              		.loc 1 468 10 is_stmt 0 view .LVU340
 1168 000e 0368     		ldr	r3, [r0]
 1169              		.loc 1 468 5 view .LVU341
 1170 0010 1C4A     		ldr	r2, .L81
 1171 0012 9342     		cmp	r3, r2
 1172 0014 05D0     		beq	.L79
 469:Core/Src/stm32f1xx_hal_msp.c ****   {
 470:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 471:Core/Src/stm32f1xx_hal_msp.c **** 
 472:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 473:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 474:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 475:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 476:Core/Src/stm32f1xx_hal_msp.c ****     */
 477:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = TACH_Pin;
 478:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 479:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 480:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 481:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8K7yCM.s 			page 34


 482:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 483:Core/Src/stm32f1xx_hal_msp.c **** 
 484:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 485:Core/Src/stm32f1xx_hal_msp.c ****   }
 486:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 1173              		.loc 1 486 8 is_stmt 1 view .LVU342
 1174              		.loc 1 486 10 is_stmt 0 view .LVU343
 1175 0016 1C4A     		ldr	r2, .L81+4
 1176 0018 9342     		cmp	r3, r2
 1177 001a 17D0     		beq	.L80
 1178              	.LVL62:
 1179              	.L75:
 487:Core/Src/stm32f1xx_hal_msp.c ****   {
 488:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 489:Core/Src/stm32f1xx_hal_msp.c **** 
 490:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 491:Core/Src/stm32f1xx_hal_msp.c **** 
 492:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 493:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 494:Core/Src/stm32f1xx_hal_msp.c ****     PC8     ------> TIM3_CH3
 495:Core/Src/stm32f1xx_hal_msp.c ****     */
 496:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPEEDO_Pin;
 497:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 498:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 499:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 500:Core/Src/stm32f1xx_hal_msp.c **** 
 501:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM3_ENABLE();
 502:Core/Src/stm32f1xx_hal_msp.c **** 
 503:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 504:Core/Src/stm32f1xx_hal_msp.c **** 
 505:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 506:Core/Src/stm32f1xx_hal_msp.c ****   }
 507:Core/Src/stm32f1xx_hal_msp.c **** 
 508:Core/Src/stm32f1xx_hal_msp.c **** }
 1180              		.loc 1 508 1 view .LVU344
 1181 001c 07B0     		add	sp, sp, #28
 1182              		.cfi_remember_state
 1183              		.cfi_def_cfa_offset 4
 1184              		@ sp needed
 1185 001e 5DF804FB 		ldr	pc, [sp], #4
 1186              	.LVL63:
 1187              	.L79:
 1188              		.cfi_restore_state
 473:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1189              		.loc 1 473 5 is_stmt 1 view .LVU345
 1190              	.LBB18:
 473:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1191              		.loc 1 473 5 view .LVU346
 473:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1192              		.loc 1 473 5 view .LVU347
 1193 0022 1A4B     		ldr	r3, .L81+8
 1194 0024 9A69     		ldr	r2, [r3, #24]
 1195 0026 42F00402 		orr	r2, r2, #4
 1196 002a 9A61     		str	r2, [r3, #24]
 473:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1197              		.loc 1 473 5 view .LVU348
 1198 002c 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/cc8K7yCM.s 			page 35


 1199 002e 03F00403 		and	r3, r3, #4
 1200 0032 0093     		str	r3, [sp]
 473:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1201              		.loc 1 473 5 view .LVU349
 1202 0034 009B     		ldr	r3, [sp]
 1203              	.LBE18:
 473:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1204              		.loc 1 473 5 view .LVU350
 477:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1205              		.loc 1 477 5 view .LVU351
 477:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1206              		.loc 1 477 25 is_stmt 0 view .LVU352
 1207 0036 4FF48073 		mov	r3, #256
 1208 003a 0293     		str	r3, [sp, #8]
 478:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1209              		.loc 1 478 5 is_stmt 1 view .LVU353
 478:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1210              		.loc 1 478 26 is_stmt 0 view .LVU354
 1211 003c 0223     		movs	r3, #2
 1212 003e 0393     		str	r3, [sp, #12]
 479:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 1213              		.loc 1 479 5 is_stmt 1 view .LVU355
 479:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(TACH_GPIO_Port, &GPIO_InitStruct);
 1214              		.loc 1 479 27 is_stmt 0 view .LVU356
 1215 0040 0593     		str	r3, [sp, #20]
 480:Core/Src/stm32f1xx_hal_msp.c **** 
 1216              		.loc 1 480 5 is_stmt 1 view .LVU357
 1217 0042 02A9     		add	r1, sp, #8
 1218 0044 1248     		ldr	r0, .L81+12
 1219              	.LVL64:
 480:Core/Src/stm32f1xx_hal_msp.c **** 
 1220              		.loc 1 480 5 is_stmt 0 view .LVU358
 1221 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 1222              	.LVL65:
 1223 004a E7E7     		b	.L75
 1224              	.LVL66:
 1225              	.L80:
 492:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1226              		.loc 1 492 5 is_stmt 1 view .LVU359
 1227              	.LBB19:
 492:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1228              		.loc 1 492 5 view .LVU360
 492:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1229              		.loc 1 492 5 view .LVU361
 1230 004c 0F4B     		ldr	r3, .L81+8
 1231 004e 9A69     		ldr	r2, [r3, #24]
 1232 0050 42F01002 		orr	r2, r2, #16
 1233 0054 9A61     		str	r2, [r3, #24]
 492:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1234              		.loc 1 492 5 view .LVU362
 1235 0056 9B69     		ldr	r3, [r3, #24]
 1236 0058 03F01003 		and	r3, r3, #16
 1237 005c 0193     		str	r3, [sp, #4]
 492:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1238              		.loc 1 492 5 view .LVU363
 1239 005e 019B     		ldr	r3, [sp, #4]
 1240              	.LBE19:
ARM GAS  /tmp/cc8K7yCM.s 			page 36


 492:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1241              		.loc 1 492 5 view .LVU364
 496:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1242              		.loc 1 496 5 view .LVU365
 496:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1243              		.loc 1 496 25 is_stmt 0 view .LVU366
 1244 0060 4FF48073 		mov	r3, #256
 1245 0064 0293     		str	r3, [sp, #8]
 497:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1246              		.loc 1 497 5 is_stmt 1 view .LVU367
 497:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1247              		.loc 1 497 26 is_stmt 0 view .LVU368
 1248 0066 0223     		movs	r3, #2
 1249 0068 0393     		str	r3, [sp, #12]
 498:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 1250              		.loc 1 498 5 is_stmt 1 view .LVU369
 498:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(SPEEDO_GPIO_Port, &GPIO_InitStruct);
 1251              		.loc 1 498 27 is_stmt 0 view .LVU370
 1252 006a 0593     		str	r3, [sp, #20]
 499:Core/Src/stm32f1xx_hal_msp.c **** 
 1253              		.loc 1 499 5 is_stmt 1 view .LVU371
 1254 006c 02A9     		add	r1, sp, #8
 1255 006e 0948     		ldr	r0, .L81+16
 1256              	.LVL67:
 499:Core/Src/stm32f1xx_hal_msp.c **** 
 1257              		.loc 1 499 5 is_stmt 0 view .LVU372
 1258 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 1259              	.LVL68:
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 1260              		.loc 1 501 5 is_stmt 1 view .LVU373
 1261              	.LBB20:
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 1262              		.loc 1 501 5 view .LVU374
 1263 0074 084A     		ldr	r2, .L81+20
 1264 0076 5368     		ldr	r3, [r2, #4]
 1265              	.LVL69:
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 1266              		.loc 1 501 5 view .LVU375
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 1267              		.loc 1 501 5 view .LVU376
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 1268              		.loc 1 501 5 view .LVU377
 1269 0078 43F0E063 		orr	r3, r3, #117440512
 1270              	.LVL70:
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 1271              		.loc 1 501 5 is_stmt 0 view .LVU378
 1272 007c 43F44063 		orr	r3, r3, #3072
 1273              	.LVL71:
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 1274              		.loc 1 501 5 is_stmt 1 view .LVU379
 1275 0080 5360     		str	r3, [r2, #4]
 1276              	.LBE20:
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 1277              		.loc 1 501 5 view .LVU380
 1278              		.loc 1 508 1 is_stmt 0 view .LVU381
 1279 0082 CBE7     		b	.L75
 1280              	.L82:
ARM GAS  /tmp/cc8K7yCM.s 			page 37


 1281              		.align	2
 1282              	.L81:
 1283 0084 002C0140 		.word	1073818624
 1284 0088 00040040 		.word	1073742848
 1285 008c 00100240 		.word	1073876992
 1286 0090 00080140 		.word	1073809408
 1287 0094 00100140 		.word	1073811456
 1288 0098 00000140 		.word	1073807360
 1289              		.cfi_endproc
 1290              	.LFE73:
 1292              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1293              		.align	1
 1294              		.global	HAL_TIM_PWM_MspDeInit
 1295              		.syntax unified
 1296              		.thumb
 1297              		.thumb_func
 1298              		.fpu softvfp
 1300              	HAL_TIM_PWM_MspDeInit:
 1301              	.LVL72:
 1302              	.LFB74:
 509:Core/Src/stm32f1xx_hal_msp.c **** /**
 510:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 511:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 512:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 513:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 514:Core/Src/stm32f1xx_hal_msp.c **** */
 515:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 516:Core/Src/stm32f1xx_hal_msp.c **** {
 1303              		.loc 1 516 1 is_stmt 1 view -0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 0
 1306              		@ frame_needed = 0, uses_anonymous_args = 0
 1307              		@ link register save eliminated.
 517:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM1)
 1308              		.loc 1 517 3 view .LVU383
 1309              		.loc 1 517 14 is_stmt 0 view .LVU384
 1310 0000 0268     		ldr	r2, [r0]
 1311              		.loc 1 517 5 view .LVU385
 1312 0002 054B     		ldr	r3, .L86
 1313 0004 9A42     		cmp	r2, r3
 1314 0006 00D0     		beq	.L85
 1315              	.L83:
 518:Core/Src/stm32f1xx_hal_msp.c ****   {
 519:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 520:Core/Src/stm32f1xx_hal_msp.c **** 
 521:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 522:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 523:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 524:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 525:Core/Src/stm32f1xx_hal_msp.c **** 
 526:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 527:Core/Src/stm32f1xx_hal_msp.c ****   }
 528:Core/Src/stm32f1xx_hal_msp.c **** 
 529:Core/Src/stm32f1xx_hal_msp.c **** }
 1316              		.loc 1 529 1 view .LVU386
 1317 0008 7047     		bx	lr
 1318              	.L85:
ARM GAS  /tmp/cc8K7yCM.s 			page 38


 523:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1319              		.loc 1 523 5 is_stmt 1 view .LVU387
 1320 000a 044A     		ldr	r2, .L86+4
 1321 000c 9369     		ldr	r3, [r2, #24]
 1322 000e 23F40063 		bic	r3, r3, #2048
 1323 0012 9361     		str	r3, [r2, #24]
 1324              		.loc 1 529 1 is_stmt 0 view .LVU388
 1325 0014 F8E7     		b	.L83
 1326              	.L87:
 1327 0016 00BF     		.align	2
 1328              	.L86:
 1329 0018 002C0140 		.word	1073818624
 1330 001c 00100240 		.word	1073876992
 1331              		.cfi_endproc
 1332              	.LFE74:
 1334              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 1335              		.align	1
 1336              		.global	HAL_TIM_OC_MspDeInit
 1337              		.syntax unified
 1338              		.thumb
 1339              		.thumb_func
 1340              		.fpu softvfp
 1342              	HAL_TIM_OC_MspDeInit:
 1343              	.LVL73:
 1344              	.LFB75:
 530:Core/Src/stm32f1xx_hal_msp.c **** 
 531:Core/Src/stm32f1xx_hal_msp.c **** /**
 532:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_OC MSP De-Initialization
 533:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 534:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 535:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 536:Core/Src/stm32f1xx_hal_msp.c **** */
 537:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
 538:Core/Src/stm32f1xx_hal_msp.c **** {
 1345              		.loc 1 538 1 is_stmt 1 view -0
 1346              		.cfi_startproc
 1347              		@ args = 0, pretend = 0, frame = 0
 1348              		@ frame_needed = 0, uses_anonymous_args = 0
 1349              		.loc 1 538 1 is_stmt 0 view .LVU390
 1350 0000 10B5     		push	{r4, lr}
 1351              		.cfi_def_cfa_offset 8
 1352              		.cfi_offset 4, -8
 1353              		.cfi_offset 14, -4
 1354 0002 0446     		mov	r4, r0
 539:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 1355              		.loc 1 539 3 is_stmt 1 view .LVU391
 1356              		.loc 1 539 13 is_stmt 0 view .LVU392
 1357 0004 0368     		ldr	r3, [r0]
 1358              		.loc 1 539 5 view .LVU393
 1359 0006 B3F1804F 		cmp	r3, #1073741824
 1360 000a 03D0     		beq	.L92
 540:Core/Src/stm32f1xx_hal_msp.c ****   {
 541:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 542:Core/Src/stm32f1xx_hal_msp.c **** 
 543:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 544:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 545:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
ARM GAS  /tmp/cc8K7yCM.s 			page 39


 546:Core/Src/stm32f1xx_hal_msp.c **** 
 547:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 548:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 549:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 550:Core/Src/stm32f1xx_hal_msp.c **** 
 551:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 552:Core/Src/stm32f1xx_hal_msp.c ****   }
 553:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_oc->Instance==TIM5)
 1361              		.loc 1 553 8 is_stmt 1 view .LVU394
 1362              		.loc 1 553 10 is_stmt 0 view .LVU395
 1363 000c 0C4A     		ldr	r2, .L94
 1364 000e 9342     		cmp	r3, r2
 1365 0010 09D0     		beq	.L93
 1366              	.LVL74:
 1367              	.L88:
 554:Core/Src/stm32f1xx_hal_msp.c ****   {
 555:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 556:Core/Src/stm32f1xx_hal_msp.c **** 
 557:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 558:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 559:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 560:Core/Src/stm32f1xx_hal_msp.c **** 
 561:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM5 DMA DeInit */
 562:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 563:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 564:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 565:Core/Src/stm32f1xx_hal_msp.c **** 
 566:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 567:Core/Src/stm32f1xx_hal_msp.c ****   }
 568:Core/Src/stm32f1xx_hal_msp.c **** 
 569:Core/Src/stm32f1xx_hal_msp.c **** }
 1368              		.loc 1 569 1 view .LVU396
 1369 0012 10BD     		pop	{r4, pc}
 1370              	.LVL75:
 1371              	.L92:
 545:Core/Src/stm32f1xx_hal_msp.c **** 
 1372              		.loc 1 545 5 is_stmt 1 view .LVU397
 1373 0014 0B4A     		ldr	r2, .L94+4
 1374 0016 D369     		ldr	r3, [r2, #28]
 1375 0018 23F00103 		bic	r3, r3, #1
 1376 001c D361     		str	r3, [r2, #28]
 548:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1377              		.loc 1 548 5 view .LVU398
 1378 001e 406A     		ldr	r0, [r0, #36]
 1379              	.LVL76:
 548:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1380              		.loc 1 548 5 is_stmt 0 view .LVU399
 1381 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 1382              	.LVL77:
 1383 0024 F5E7     		b	.L88
 1384              	.LVL78:
 1385              	.L93:
 559:Core/Src/stm32f1xx_hal_msp.c **** 
 1386              		.loc 1 559 5 is_stmt 1 view .LVU400
 1387 0026 02F50132 		add	r2, r2, #132096
 1388 002a D369     		ldr	r3, [r2, #28]
 1389 002c 23F00803 		bic	r3, r3, #8
ARM GAS  /tmp/cc8K7yCM.s 			page 40


 1390 0030 D361     		str	r3, [r2, #28]
 562:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 1391              		.loc 1 562 5 view .LVU401
 1392 0032 406A     		ldr	r0, [r0, #36]
 1393              	.LVL79:
 562:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 1394              		.loc 1 562 5 is_stmt 0 view .LVU402
 1395 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 1396              	.LVL80:
 563:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1397              		.loc 1 563 5 is_stmt 1 view .LVU403
 1398 0038 A06A     		ldr	r0, [r4, #40]
 1399 003a FFF7FEFF 		bl	HAL_DMA_DeInit
 1400              	.LVL81:
 1401              		.loc 1 569 1 is_stmt 0 view .LVU404
 1402 003e E8E7     		b	.L88
 1403              	.L95:
 1404              		.align	2
 1405              	.L94:
 1406 0040 000C0040 		.word	1073744896
 1407 0044 00100240 		.word	1073876992
 1408              		.cfi_endproc
 1409              	.LFE75:
 1411              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1412              		.align	1
 1413              		.global	HAL_TIM_Base_MspDeInit
 1414              		.syntax unified
 1415              		.thumb
 1416              		.thumb_func
 1417              		.fpu softvfp
 1419              	HAL_TIM_Base_MspDeInit:
 1420              	.LVL82:
 1421              	.LFB76:
 570:Core/Src/stm32f1xx_hal_msp.c **** 
 571:Core/Src/stm32f1xx_hal_msp.c **** /**
 572:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 573:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 574:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 575:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 576:Core/Src/stm32f1xx_hal_msp.c **** */
 577:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 578:Core/Src/stm32f1xx_hal_msp.c **** {
 1422              		.loc 1 578 1 is_stmt 1 view -0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 0
 1425              		@ frame_needed = 0, uses_anonymous_args = 0
 1426              		.loc 1 578 1 is_stmt 0 view .LVU406
 1427 0000 08B5     		push	{r3, lr}
 1428              		.cfi_def_cfa_offset 8
 1429              		.cfi_offset 3, -8
 1430              		.cfi_offset 14, -4
 579:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 1431              		.loc 1 579 3 is_stmt 1 view .LVU407
 1432              		.loc 1 579 15 is_stmt 0 view .LVU408
 1433 0002 0368     		ldr	r3, [r0]
 1434              		.loc 1 579 5 view .LVU409
 1435 0004 0B4A     		ldr	r2, .L102
ARM GAS  /tmp/cc8K7yCM.s 			page 41


 1436 0006 9342     		cmp	r3, r2
 1437 0008 03D0     		beq	.L100
 580:Core/Src/stm32f1xx_hal_msp.c ****   {
 581:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 582:Core/Src/stm32f1xx_hal_msp.c **** 
 583:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 584:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 585:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 586:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 587:Core/Src/stm32f1xx_hal_msp.c **** 
 588:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 589:Core/Src/stm32f1xx_hal_msp.c ****   }
 590:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM6)
 1438              		.loc 1 590 8 is_stmt 1 view .LVU410
 1439              		.loc 1 590 10 is_stmt 0 view .LVU411
 1440 000a 0B4A     		ldr	r2, .L102+4
 1441 000c 9342     		cmp	r3, r2
 1442 000e 07D0     		beq	.L101
 1443              	.LVL83:
 1444              	.L96:
 591:Core/Src/stm32f1xx_hal_msp.c ****   {
 592:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 593:Core/Src/stm32f1xx_hal_msp.c **** 
 594:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 595:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 596:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 597:Core/Src/stm32f1xx_hal_msp.c **** 
 598:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM6 interrupt DeInit */
 599:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM6_IRQn);
 600:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 601:Core/Src/stm32f1xx_hal_msp.c **** 
 602:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 603:Core/Src/stm32f1xx_hal_msp.c ****   }
 604:Core/Src/stm32f1xx_hal_msp.c **** 
 605:Core/Src/stm32f1xx_hal_msp.c **** }
 1445              		.loc 1 605 1 view .LVU412
 1446 0010 08BD     		pop	{r3, pc}
 1447              	.LVL84:
 1448              	.L100:
 585:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1449              		.loc 1 585 5 is_stmt 1 view .LVU413
 1450 0012 02F50332 		add	r2, r2, #134144
 1451 0016 D369     		ldr	r3, [r2, #28]
 1452 0018 23F00203 		bic	r3, r3, #2
 1453 001c D361     		str	r3, [r2, #28]
 1454 001e F7E7     		b	.L96
 1455              	.L101:
 596:Core/Src/stm32f1xx_hal_msp.c **** 
 1456              		.loc 1 596 5 view .LVU414
 1457 0020 02F50032 		add	r2, r2, #131072
 1458 0024 D369     		ldr	r3, [r2, #28]
 1459 0026 23F01003 		bic	r3, r3, #16
 1460 002a D361     		str	r3, [r2, #28]
 599:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1461              		.loc 1 599 5 view .LVU415
 1462 002c 3620     		movs	r0, #54
 1463              	.LVL85:
ARM GAS  /tmp/cc8K7yCM.s 			page 42


 599:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1464              		.loc 1 599 5 is_stmt 0 view .LVU416
 1465 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1466              	.LVL86:
 1467              		.loc 1 605 1 view .LVU417
 1468 0032 EDE7     		b	.L96
 1469              	.L103:
 1470              		.align	2
 1471              	.L102:
 1472 0034 00040040 		.word	1073742848
 1473 0038 00100040 		.word	1073745920
 1474              		.cfi_endproc
 1475              	.LFE76:
 1477              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1478              		.align	1
 1479              		.global	HAL_UART_MspInit
 1480              		.syntax unified
 1481              		.thumb
 1482              		.thumb_func
 1483              		.fpu softvfp
 1485              	HAL_UART_MspInit:
 1486              	.LVL87:
 1487              	.LFB77:
 606:Core/Src/stm32f1xx_hal_msp.c **** 
 607:Core/Src/stm32f1xx_hal_msp.c **** /**
 608:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 609:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 610:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 611:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 612:Core/Src/stm32f1xx_hal_msp.c **** */
 613:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 614:Core/Src/stm32f1xx_hal_msp.c **** {
 1488              		.loc 1 614 1 is_stmt 1 view -0
 1489              		.cfi_startproc
 1490              		@ args = 0, pretend = 0, frame = 32
 1491              		@ frame_needed = 0, uses_anonymous_args = 0
 1492              		.loc 1 614 1 is_stmt 0 view .LVU419
 1493 0000 10B5     		push	{r4, lr}
 1494              		.cfi_def_cfa_offset 8
 1495              		.cfi_offset 4, -8
 1496              		.cfi_offset 14, -4
 1497 0002 88B0     		sub	sp, sp, #32
 1498              		.cfi_def_cfa_offset 40
 615:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1499              		.loc 1 615 3 is_stmt 1 view .LVU420
 1500              		.loc 1 615 20 is_stmt 0 view .LVU421
 1501 0004 0023     		movs	r3, #0
 1502 0006 0493     		str	r3, [sp, #16]
 1503 0008 0593     		str	r3, [sp, #20]
 1504 000a 0693     		str	r3, [sp, #24]
 1505 000c 0793     		str	r3, [sp, #28]
 616:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==UART4)
 1506              		.loc 1 616 3 is_stmt 1 view .LVU422
 1507              		.loc 1 616 11 is_stmt 0 view .LVU423
 1508 000e 0368     		ldr	r3, [r0]
 1509              		.loc 1 616 5 view .LVU424
 1510 0010 2D4A     		ldr	r2, .L110
ARM GAS  /tmp/cc8K7yCM.s 			page 43


 1511 0012 9342     		cmp	r3, r2
 1512 0014 04D0     		beq	.L108
 617:Core/Src/stm32f1xx_hal_msp.c ****   {
 618:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 619:Core/Src/stm32f1xx_hal_msp.c **** 
 620:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 621:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 622:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 623:Core/Src/stm32f1xx_hal_msp.c **** 
 624:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 625:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 626:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> UART4_TX
 627:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> UART4_RX
 628:Core/Src/stm32f1xx_hal_msp.c ****     */
 629:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 631:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 632:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 633:Core/Src/stm32f1xx_hal_msp.c **** 
 634:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 636:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 637:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 638:Core/Src/stm32f1xx_hal_msp.c **** 
 639:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 640:Core/Src/stm32f1xx_hal_msp.c **** 
 641:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 642:Core/Src/stm32f1xx_hal_msp.c ****   }
 643:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1513              		.loc 1 643 8 is_stmt 1 view .LVU425
 1514              		.loc 1 643 10 is_stmt 0 view .LVU426
 1515 0016 2D4A     		ldr	r2, .L110+4
 1516 0018 9342     		cmp	r3, r2
 1517 001a 2BD0     		beq	.L109
 1518              	.LVL88:
 1519              	.L104:
 644:Core/Src/stm32f1xx_hal_msp.c ****   {
 645:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 646:Core/Src/stm32f1xx_hal_msp.c **** 
 647:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 648:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 649:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 650:Core/Src/stm32f1xx_hal_msp.c **** 
 651:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 652:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 653:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 654:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 655:Core/Src/stm32f1xx_hal_msp.c ****     */
 656:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 657:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 658:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 659:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 660:Core/Src/stm32f1xx_hal_msp.c **** 
 661:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 662:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 663:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 664:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/cc8K7yCM.s 			page 44


 665:Core/Src/stm32f1xx_hal_msp.c **** 
 666:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 667:Core/Src/stm32f1xx_hal_msp.c **** 
 668:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 669:Core/Src/stm32f1xx_hal_msp.c ****   }
 670:Core/Src/stm32f1xx_hal_msp.c **** 
 671:Core/Src/stm32f1xx_hal_msp.c **** }
 1520              		.loc 1 671 1 view .LVU427
 1521 001c 08B0     		add	sp, sp, #32
 1522              		.cfi_remember_state
 1523              		.cfi_def_cfa_offset 8
 1524              		@ sp needed
 1525 001e 10BD     		pop	{r4, pc}
 1526              	.LVL89:
 1527              	.L108:
 1528              		.cfi_restore_state
 622:Core/Src/stm32f1xx_hal_msp.c **** 
 1529              		.loc 1 622 5 is_stmt 1 view .LVU428
 1530              	.LBB21:
 622:Core/Src/stm32f1xx_hal_msp.c **** 
 1531              		.loc 1 622 5 view .LVU429
 622:Core/Src/stm32f1xx_hal_msp.c **** 
 1532              		.loc 1 622 5 view .LVU430
 1533 0020 2B4B     		ldr	r3, .L110+8
 1534 0022 DA69     		ldr	r2, [r3, #28]
 1535 0024 42F40022 		orr	r2, r2, #524288
 1536 0028 DA61     		str	r2, [r3, #28]
 622:Core/Src/stm32f1xx_hal_msp.c **** 
 1537              		.loc 1 622 5 view .LVU431
 1538 002a DA69     		ldr	r2, [r3, #28]
 1539 002c 02F40022 		and	r2, r2, #524288
 1540 0030 0092     		str	r2, [sp]
 622:Core/Src/stm32f1xx_hal_msp.c **** 
 1541              		.loc 1 622 5 view .LVU432
 1542 0032 009A     		ldr	r2, [sp]
 1543              	.LBE21:
 622:Core/Src/stm32f1xx_hal_msp.c **** 
 1544              		.loc 1 622 5 view .LVU433
 624:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1545              		.loc 1 624 5 view .LVU434
 1546              	.LBB22:
 624:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1547              		.loc 1 624 5 view .LVU435
 624:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1548              		.loc 1 624 5 view .LVU436
 1549 0034 9A69     		ldr	r2, [r3, #24]
 1550 0036 42F01002 		orr	r2, r2, #16
 1551 003a 9A61     		str	r2, [r3, #24]
 624:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1552              		.loc 1 624 5 view .LVU437
 1553 003c 9B69     		ldr	r3, [r3, #24]
 1554 003e 03F01003 		and	r3, r3, #16
 1555 0042 0193     		str	r3, [sp, #4]
 624:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1556              		.loc 1 624 5 view .LVU438
 1557 0044 019B     		ldr	r3, [sp, #4]
 1558              	.LBE22:
ARM GAS  /tmp/cc8K7yCM.s 			page 45


 624:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1559              		.loc 1 624 5 view .LVU439
 629:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1560              		.loc 1 629 5 view .LVU440
 629:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1561              		.loc 1 629 25 is_stmt 0 view .LVU441
 1562 0046 4FF48063 		mov	r3, #1024
 1563 004a 0493     		str	r3, [sp, #16]
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1564              		.loc 1 630 5 is_stmt 1 view .LVU442
 630:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1565              		.loc 1 630 26 is_stmt 0 view .LVU443
 1566 004c 0223     		movs	r3, #2
 1567 004e 0593     		str	r3, [sp, #20]
 631:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1568              		.loc 1 631 5 is_stmt 1 view .LVU444
 631:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1569              		.loc 1 631 27 is_stmt 0 view .LVU445
 1570 0050 0323     		movs	r3, #3
 1571 0052 0793     		str	r3, [sp, #28]
 632:Core/Src/stm32f1xx_hal_msp.c **** 
 1572              		.loc 1 632 5 is_stmt 1 view .LVU446
 1573 0054 1F4C     		ldr	r4, .L110+12
 1574 0056 04A9     		add	r1, sp, #16
 1575 0058 2046     		mov	r0, r4
 1576              	.LVL90:
 632:Core/Src/stm32f1xx_hal_msp.c **** 
 1577              		.loc 1 632 5 is_stmt 0 view .LVU447
 1578 005a FFF7FEFF 		bl	HAL_GPIO_Init
 1579              	.LVL91:
 634:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1580              		.loc 1 634 5 is_stmt 1 view .LVU448
 634:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1581              		.loc 1 634 25 is_stmt 0 view .LVU449
 1582 005e 4FF40063 		mov	r3, #2048
 1583 0062 0493     		str	r3, [sp, #16]
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1584              		.loc 1 635 5 is_stmt 1 view .LVU450
 635:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1585              		.loc 1 635 26 is_stmt 0 view .LVU451
 1586 0064 0023     		movs	r3, #0
 1587 0066 0593     		str	r3, [sp, #20]
 636:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1588              		.loc 1 636 5 is_stmt 1 view .LVU452
 636:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1589              		.loc 1 636 26 is_stmt 0 view .LVU453
 1590 0068 0693     		str	r3, [sp, #24]
 637:Core/Src/stm32f1xx_hal_msp.c **** 
 1591              		.loc 1 637 5 is_stmt 1 view .LVU454
 1592 006a 04A9     		add	r1, sp, #16
 1593 006c 2046     		mov	r0, r4
 1594 006e FFF7FEFF 		bl	HAL_GPIO_Init
 1595              	.LVL92:
 1596 0072 D3E7     		b	.L104
 1597              	.LVL93:
 1598              	.L109:
 649:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc8K7yCM.s 			page 46


 1599              		.loc 1 649 5 view .LVU455
 1600              	.LBB23:
 649:Core/Src/stm32f1xx_hal_msp.c **** 
 1601              		.loc 1 649 5 view .LVU456
 649:Core/Src/stm32f1xx_hal_msp.c **** 
 1602              		.loc 1 649 5 view .LVU457
 1603 0074 164B     		ldr	r3, .L110+8
 1604 0076 9A69     		ldr	r2, [r3, #24]
 1605 0078 42F48042 		orr	r2, r2, #16384
 1606 007c 9A61     		str	r2, [r3, #24]
 649:Core/Src/stm32f1xx_hal_msp.c **** 
 1607              		.loc 1 649 5 view .LVU458
 1608 007e 9A69     		ldr	r2, [r3, #24]
 1609 0080 02F48042 		and	r2, r2, #16384
 1610 0084 0292     		str	r2, [sp, #8]
 649:Core/Src/stm32f1xx_hal_msp.c **** 
 1611              		.loc 1 649 5 view .LVU459
 1612 0086 029A     		ldr	r2, [sp, #8]
 1613              	.LBE23:
 649:Core/Src/stm32f1xx_hal_msp.c **** 
 1614              		.loc 1 649 5 view .LVU460
 651:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1615              		.loc 1 651 5 view .LVU461
 1616              	.LBB24:
 651:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1617              		.loc 1 651 5 view .LVU462
 651:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1618              		.loc 1 651 5 view .LVU463
 1619 0088 9A69     		ldr	r2, [r3, #24]
 1620 008a 42F00402 		orr	r2, r2, #4
 1621 008e 9A61     		str	r2, [r3, #24]
 651:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1622              		.loc 1 651 5 view .LVU464
 1623 0090 9B69     		ldr	r3, [r3, #24]
 1624 0092 03F00403 		and	r3, r3, #4
 1625 0096 0393     		str	r3, [sp, #12]
 651:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1626              		.loc 1 651 5 view .LVU465
 1627 0098 039B     		ldr	r3, [sp, #12]
 1628              	.LBE24:
 651:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1629              		.loc 1 651 5 view .LVU466
 656:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1630              		.loc 1 656 5 view .LVU467
 656:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1631              		.loc 1 656 25 is_stmt 0 view .LVU468
 1632 009a 4FF40073 		mov	r3, #512
 1633 009e 0493     		str	r3, [sp, #16]
 657:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1634              		.loc 1 657 5 is_stmt 1 view .LVU469
 657:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1635              		.loc 1 657 26 is_stmt 0 view .LVU470
 1636 00a0 0223     		movs	r3, #2
 1637 00a2 0593     		str	r3, [sp, #20]
 658:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1638              		.loc 1 658 5 is_stmt 1 view .LVU471
 658:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/cc8K7yCM.s 			page 47


 1639              		.loc 1 658 27 is_stmt 0 view .LVU472
 1640 00a4 0323     		movs	r3, #3
 1641 00a6 0793     		str	r3, [sp, #28]
 659:Core/Src/stm32f1xx_hal_msp.c **** 
 1642              		.loc 1 659 5 is_stmt 1 view .LVU473
 1643 00a8 0B4C     		ldr	r4, .L110+16
 1644 00aa 04A9     		add	r1, sp, #16
 1645 00ac 2046     		mov	r0, r4
 1646              	.LVL94:
 659:Core/Src/stm32f1xx_hal_msp.c **** 
 1647              		.loc 1 659 5 is_stmt 0 view .LVU474
 1648 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 1649              	.LVL95:
 661:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1650              		.loc 1 661 5 is_stmt 1 view .LVU475
 661:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1651              		.loc 1 661 25 is_stmt 0 view .LVU476
 1652 00b2 4FF48063 		mov	r3, #1024
 1653 00b6 0493     		str	r3, [sp, #16]
 662:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1654              		.loc 1 662 5 is_stmt 1 view .LVU477
 662:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1655              		.loc 1 662 26 is_stmt 0 view .LVU478
 1656 00b8 0023     		movs	r3, #0
 1657 00ba 0593     		str	r3, [sp, #20]
 663:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1658              		.loc 1 663 5 is_stmt 1 view .LVU479
 663:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1659              		.loc 1 663 26 is_stmt 0 view .LVU480
 1660 00bc 0693     		str	r3, [sp, #24]
 664:Core/Src/stm32f1xx_hal_msp.c **** 
 1661              		.loc 1 664 5 is_stmt 1 view .LVU481
 1662 00be 04A9     		add	r1, sp, #16
 1663 00c0 2046     		mov	r0, r4
 1664 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 1665              	.LVL96:
 1666              		.loc 1 671 1 is_stmt 0 view .LVU482
 1667 00c6 A9E7     		b	.L104
 1668              	.L111:
 1669              		.align	2
 1670              	.L110:
 1671 00c8 004C0040 		.word	1073761280
 1672 00cc 00380140 		.word	1073821696
 1673 00d0 00100240 		.word	1073876992
 1674 00d4 00100140 		.word	1073811456
 1675 00d8 00080140 		.word	1073809408
 1676              		.cfi_endproc
 1677              	.LFE77:
 1679              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1680              		.align	1
 1681              		.global	HAL_UART_MspDeInit
 1682              		.syntax unified
 1683              		.thumb
 1684              		.thumb_func
 1685              		.fpu softvfp
 1687              	HAL_UART_MspDeInit:
 1688              	.LVL97:
ARM GAS  /tmp/cc8K7yCM.s 			page 48


 1689              	.LFB78:
 672:Core/Src/stm32f1xx_hal_msp.c **** 
 673:Core/Src/stm32f1xx_hal_msp.c **** /**
 674:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 675:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 676:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 677:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 678:Core/Src/stm32f1xx_hal_msp.c **** */
 679:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 680:Core/Src/stm32f1xx_hal_msp.c **** {
 1690              		.loc 1 680 1 is_stmt 1 view -0
 1691              		.cfi_startproc
 1692              		@ args = 0, pretend = 0, frame = 0
 1693              		@ frame_needed = 0, uses_anonymous_args = 0
 1694              		.loc 1 680 1 is_stmt 0 view .LVU484
 1695 0000 08B5     		push	{r3, lr}
 1696              		.cfi_def_cfa_offset 8
 1697              		.cfi_offset 3, -8
 1698              		.cfi_offset 14, -4
 681:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==UART4)
 1699              		.loc 1 681 3 is_stmt 1 view .LVU485
 1700              		.loc 1 681 11 is_stmt 0 view .LVU486
 1701 0002 0368     		ldr	r3, [r0]
 1702              		.loc 1 681 5 view .LVU487
 1703 0004 0F4A     		ldr	r2, .L118
 1704 0006 9342     		cmp	r3, r2
 1705 0008 03D0     		beq	.L116
 682:Core/Src/stm32f1xx_hal_msp.c ****   {
 683:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 684:Core/Src/stm32f1xx_hal_msp.c **** 
 685:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 686:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 687:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 688:Core/Src/stm32f1xx_hal_msp.c **** 
 689:Core/Src/stm32f1xx_hal_msp.c ****     /**UART4 GPIO Configuration
 690:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> UART4_TX
 691:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> UART4_RX
 692:Core/Src/stm32f1xx_hal_msp.c ****     */
 693:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 694:Core/Src/stm32f1xx_hal_msp.c **** 
 695:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 696:Core/Src/stm32f1xx_hal_msp.c **** 
 697:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 698:Core/Src/stm32f1xx_hal_msp.c ****   }
 699:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART1)
 1706              		.loc 1 699 8 is_stmt 1 view .LVU488
 1707              		.loc 1 699 10 is_stmt 0 view .LVU489
 1708 000a 0F4A     		ldr	r2, .L118+4
 1709 000c 9342     		cmp	r3, r2
 1710 000e 0CD0     		beq	.L117
 1711              	.LVL98:
 1712              	.L112:
 700:Core/Src/stm32f1xx_hal_msp.c ****   {
 701:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 702:Core/Src/stm32f1xx_hal_msp.c **** 
 703:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 704:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/cc8K7yCM.s 			page 49


 705:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 706:Core/Src/stm32f1xx_hal_msp.c **** 
 707:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 708:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 709:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 710:Core/Src/stm32f1xx_hal_msp.c ****     */
 711:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 712:Core/Src/stm32f1xx_hal_msp.c **** 
 713:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 714:Core/Src/stm32f1xx_hal_msp.c **** 
 715:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 716:Core/Src/stm32f1xx_hal_msp.c ****   }
 717:Core/Src/stm32f1xx_hal_msp.c **** 
 718:Core/Src/stm32f1xx_hal_msp.c **** }
 1713              		.loc 1 718 1 view .LVU490
 1714 0010 08BD     		pop	{r3, pc}
 1715              	.LVL99:
 1716              	.L116:
 687:Core/Src/stm32f1xx_hal_msp.c **** 
 1717              		.loc 1 687 5 is_stmt 1 view .LVU491
 1718 0012 02F5E232 		add	r2, r2, #115712
 1719 0016 D369     		ldr	r3, [r2, #28]
 1720 0018 23F40023 		bic	r3, r3, #524288
 1721 001c D361     		str	r3, [r2, #28]
 693:Core/Src/stm32f1xx_hal_msp.c **** 
 1722              		.loc 1 693 5 view .LVU492
 1723 001e 4FF44061 		mov	r1, #3072
 1724 0022 0A48     		ldr	r0, .L118+8
 1725              	.LVL100:
 693:Core/Src/stm32f1xx_hal_msp.c **** 
 1726              		.loc 1 693 5 is_stmt 0 view .LVU493
 1727 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1728              	.LVL101:
 1729 0028 F2E7     		b	.L112
 1730              	.LVL102:
 1731              	.L117:
 705:Core/Src/stm32f1xx_hal_msp.c **** 
 1732              		.loc 1 705 5 is_stmt 1 view .LVU494
 1733 002a 02F55842 		add	r2, r2, #55296
 1734 002e 9369     		ldr	r3, [r2, #24]
 1735 0030 23F48043 		bic	r3, r3, #16384
 1736 0034 9361     		str	r3, [r2, #24]
 711:Core/Src/stm32f1xx_hal_msp.c **** 
 1737              		.loc 1 711 5 view .LVU495
 1738 0036 4FF4C061 		mov	r1, #1536
 1739 003a 0548     		ldr	r0, .L118+12
 1740              	.LVL103:
 711:Core/Src/stm32f1xx_hal_msp.c **** 
 1741              		.loc 1 711 5 is_stmt 0 view .LVU496
 1742 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1743              	.LVL104:
 1744              		.loc 1 718 1 view .LVU497
 1745 0040 E6E7     		b	.L112
 1746              	.L119:
 1747 0042 00BF     		.align	2
 1748              	.L118:
 1749 0044 004C0040 		.word	1073761280
ARM GAS  /tmp/cc8K7yCM.s 			page 50


 1750 0048 00380140 		.word	1073821696
 1751 004c 00100140 		.word	1073811456
 1752 0050 00080140 		.word	1073809408
 1753              		.cfi_endproc
 1754              	.LFE78:
 1756              		.section	.bss.HAL_RCC_CAN1_CLK_ENABLED,"aw",%nobits
 1757              		.align	2
 1758              		.set	.LANCHOR0,. + 0
 1761              	HAL_RCC_CAN1_CLK_ENABLED:
 1762 0000 00000000 		.space	4
 1763              		.text
 1764              	.Letext0:
 1765              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1766              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 1767              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1768              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
 1769              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1770              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1771              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1772              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1773              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 1774              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1775              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1776              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1777              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1778              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1779              		.file 16 "Core/Inc/main.h"
ARM GAS  /tmp/cc8K7yCM.s 			page 51


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc8K7yCM.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc8K7yCM.s:89     .text.HAL_MspInit:000000000000003c $d
     /tmp/cc8K7yCM.s:95     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:102    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cc8K7yCM.s:272    .text.HAL_ADC_MspInit:00000000000000ac $d
     /tmp/cc8K7yCM.s:281    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:288    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cc8K7yCM.s:338    .text.HAL_ADC_MspDeInit:0000000000000030 $d
     /tmp/cc8K7yCM.s:346    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:353    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/cc8K7yCM.s:604    .text.HAL_CAN_MspInit:000000000000011c $d
     /tmp/cc8K7yCM.s:615    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:622    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/cc8K7yCM.s:717    .text.HAL_CAN_MspDeInit:000000000000006c $d
     /tmp/cc8K7yCM.s:727    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:734    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/cc8K7yCM.s:778    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/cc8K7yCM.s:783    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:790    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/cc8K7yCM.s:1026   .text.HAL_TIM_OC_MspInit:00000000000000f0 $d
     /tmp/cc8K7yCM.s:1038   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:1045   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc8K7yCM.s:1132   .text.HAL_TIM_Base_MspInit:0000000000000054 $d
     /tmp/cc8K7yCM.s:1139   .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:1146   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc8K7yCM.s:1283   .text.HAL_TIM_MspPostInit:0000000000000084 $d
     /tmp/cc8K7yCM.s:1293   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:1300   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/cc8K7yCM.s:1329   .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/cc8K7yCM.s:1335   .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:1342   .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/cc8K7yCM.s:1406   .text.HAL_TIM_OC_MspDeInit:0000000000000040 $d
     /tmp/cc8K7yCM.s:1412   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:1419   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc8K7yCM.s:1472   .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
     /tmp/cc8K7yCM.s:1478   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:1485   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc8K7yCM.s:1671   .text.HAL_UART_MspInit:00000000000000c8 $d
     /tmp/cc8K7yCM.s:1680   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc8K7yCM.s:1687   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc8K7yCM.s:1749   .text.HAL_UART_MspDeInit:0000000000000044 $d
     /tmp/cc8K7yCM.s:1757   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 $d
     /tmp/cc8K7yCM.s:1761   .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 HAL_RCC_CAN1_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
ARM GAS  /tmp/cc8K7yCM.s 			page 52


hdma_tim2_ch1
hdma_tim5_ch1
hdma_tim5_ch2
