

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_197_3'
================================================================
* Date:           Sun Oct 12 09:48:13 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32784|    32784|  0.328 ms|  0.328 ms|  32784|  32784|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_197_3  |    32782|    32782|        16|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     501|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     501|     254|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U33  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln197_fu_206_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln197_fu_200_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          33|          20|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10    |   9|          2|   16|         32|
    |i_fu_68                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32_reg_316  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33_reg_321  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34_reg_326  |  13|   0|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35_reg_331  |  13|   0|   13|          0|
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                                                      |   1|   0|    1|          0|
    |i_fu_68                                                                               |  16|   0|   16|          0|
    |sub22_i_reg_341                                                                       |  32|   0|   32|          0|
    |tmp_13_reg_336                                                                        |  32|   0|   32|          0|
    |trunc_ln198_reg_311                                                                   |   2|   0|    2|          0|
    |trunc_ln_reg_346                                                                      |  16|   0|   16|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32_reg_316  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33_reg_321  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34_reg_326  |  64|  32|   13|          0|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35_reg_331  |  64|  32|   13|          0|
    |trunc_ln198_reg_311                                                                   |  64|  32|    2|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 501| 160|  235|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                      | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_rst                                                                                |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_start                                                                              |   in|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_done                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_idle                                                                               |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|ap_ready                                                                              |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_608_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_608_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_608_p_opcode                                                                   |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_608_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_608_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_824_p_din0                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_824_p_din1                                                                     |  out|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_824_p_dout0                                                                    |   in|   32|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|grp_fu_824_p_ce                                                                       |  out|    1|  ap_ctrl_hs|                             activation_accelerator_Pipeline_VITIS_LOOP_197_3|  return value|
|x_address0                                                                            |  out|   13|   ap_memory|                                                                            x|         array|
|x_ce0                                                                                 |  out|    1|   ap_memory|                                                                            x|         array|
|x_q0                                                                                  |   in|   32|   ap_memory|                                                                            x|         array|
|x_2_address0                                                                          |  out|   13|   ap_memory|                                                                          x_2|         array|
|x_2_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_2|         array|
|x_2_q0                                                                                |   in|   32|   ap_memory|                                                                          x_2|         array|
|x_4_address0                                                                          |  out|   13|   ap_memory|                                                                          x_4|         array|
|x_4_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_4|         array|
|x_4_q0                                                                                |   in|   32|   ap_memory|                                                                          x_4|         array|
|x_6_address0                                                                          |  out|   13|   ap_memory|                                                                          x_6|         array|
|x_6_ce0                                                                               |  out|    1|   ap_memory|                                                                          x_6|         array|
|x_6_q0                                                                                |   in|   32|   ap_memory|                                                                          x_6|         array|
|mean                                                                                  |   in|   32|     ap_none|                                                                         mean|        scalar|
|stddev                                                                                |   in|   32|     ap_none|                                                                       stddev|        scalar|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0  |  out|   13|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0        |  out|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0    |  out|   13|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0         |  out|    1|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0          |  out|   16|   ap_memory|    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|         array|
+--------------------------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%stddev_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %stddev"   --->   Operation 20 'read' 'stddev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 21 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc27.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_10 = load i16 %i" [activation_accelerator.cpp:198]   --->   Operation 24 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.10ns)   --->   "%icmp_ln197 = icmp_eq  i16 %i_10, i16 32768" [activation_accelerator.cpp:197]   --->   Operation 26 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%add_ln197 = add i16 %i_10, i16 1" [activation_accelerator.cpp:197]   --->   Operation 28 'add' 'add_ln197' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.inc27.i.split, void %if.end68.loopexit.exitStub" [activation_accelerator.cpp:197]   --->   Operation 29 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i_10, i32 2, i32 14" [activation_accelerator.cpp:198]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i13 %lshr_ln" [activation_accelerator.cpp:198]   --->   Operation 31 'zext' 'zext_ln198' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 32 'getelementptr' 'x_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 33 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 34 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:198]   --->   Operation 35 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i16 %i_10" [activation_accelerator.cpp:198]   --->   Operation 36 'trunc' 'trunc_ln198' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:198]   --->   Operation 37 'load' 'x_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:198]   --->   Operation 38 'load' 'x_2_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:198]   --->   Operation 39 'load' 'x_4_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:198]   --->   Operation 40 'load' 'x_6_load' <Predicate = (!icmp_ln197)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 41 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 42 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 43 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln198" [activation_accelerator.cpp:200]   --->   Operation 44 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.44ns)   --->   "%switch_ln200 = switch i2 %trunc_ln198, void %arrayidx261.i.case.3, i2 0, void %arrayidx261.i.case.0, i2 1, void %arrayidx261.i.case.1, i2 2, void %arrayidx261.i.case.2" [activation_accelerator.cpp:200]   --->   Operation 45 'switch' 'switch_ln200' <Predicate = (!icmp_ln197)> <Delay = 0.44>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln197 = store i16 %add_ln197, i16 %i" [activation_accelerator.cpp:197]   --->   Operation 46 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc27.i" [activation_accelerator.cpp:197]   --->   Operation 47 'br' 'br_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%x_load = load i13 %x_addr" [activation_accelerator.cpp:198]   --->   Operation 48 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%x_2_load = load i13 %x_2_addr" [activation_accelerator.cpp:198]   --->   Operation 49 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 50 [1/2] (1.23ns)   --->   "%x_4_load = load i13 %x_4_addr" [activation_accelerator.cpp:198]   --->   Operation 50 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%x_6_load = load i13 %x_6_addr" [activation_accelerator.cpp:198]   --->   Operation 51 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 52 [1/1] (0.52ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln198" [activation_accelerator.cpp:198]   --->   Operation 52 'mux' 'tmp_13' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 53 [4/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_13, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 53 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 54 [3/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_13, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 54 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 55 [2/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_13, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 55 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 56 [1/4] (6.43ns)   --->   "%sub22_i = fsub i32 %tmp_13, i32 %mean_read" [activation_accelerator.cpp:198]   --->   Operation 56 'fsub' 'sub22_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 57 [9/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 57 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 58 [8/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 58 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 59 [7/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 59 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 60 [6/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 60 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 61 [5/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 61 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 62 [4/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 62 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 63 [3/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 63 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 64 [2/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 64 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [activation_accelerator.cpp:197]   --->   Operation 65 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 66 [1/9] (7.05ns)   --->   "%y = fdiv i32 %sub22_i, i32 %stddev_read" [activation_accelerator.cpp:198]   --->   Operation 66 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln200 = bitcast i32 %y" [activation_accelerator.cpp:200]   --->   Operation 67 'bitcast' 'bitcast_ln200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln200, i32 16, i32 31" [activation_accelerator.cpp:200]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln197)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34" [activation_accelerator.cpp:200]   --->   Operation 69 'store' 'store_ln200' <Predicate = (trunc_ln198 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 70 'br' 'br_ln200' <Predicate = (trunc_ln198 == 2)> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33" [activation_accelerator.cpp:200]   --->   Operation 71 'store' 'store_ln200' <Predicate = (trunc_ln198 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 72 'br' 'br_ln200' <Predicate = (trunc_ln198 == 1)> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32" [activation_accelerator.cpp:200]   --->   Operation 73 'store' 'store_ln200' <Predicate = (trunc_ln198 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 74 'br' 'br_ln200' <Predicate = (trunc_ln198 == 0)> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln200 = store i16 %trunc_ln, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35" [activation_accelerator.cpp:200]   --->   Operation 75 'store' 'store_ln200' <Predicate = (trunc_ln198 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln200 = br void %arrayidx261.i.exit" [activation_accelerator.cpp:200]   --->   Operation 76 'br' 'br_ln200' <Predicate = (trunc_ln198 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stddev]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                            (alloca           ) [ 01000000000000000]
stddev_read                                                                  (read             ) [ 01111111111111110]
mean_read                                                                    (read             ) [ 01111110000000000]
store_ln0                                                                    (store            ) [ 00000000000000000]
br_ln0                                                                       (br               ) [ 00000000000000000]
i_10                                                                         (load             ) [ 00000000000000000]
specpipeline_ln0                                                             (specpipeline     ) [ 00000000000000000]
icmp_ln197                                                                   (icmp             ) [ 01111111111111110]
empty                                                                        (speclooptripcount) [ 00000000000000000]
add_ln197                                                                    (add              ) [ 00000000000000000]
br_ln197                                                                     (br               ) [ 00000000000000000]
lshr_ln                                                                      (partselect       ) [ 00000000000000000]
zext_ln198                                                                   (zext             ) [ 00000000000000000]
x_addr                                                                       (getelementptr    ) [ 01100000000000000]
x_2_addr                                                                     (getelementptr    ) [ 01100000000000000]
x_4_addr                                                                     (getelementptr    ) [ 01100000000000000]
x_6_addr                                                                     (getelementptr    ) [ 01100000000000000]
trunc_ln198                                                                  (trunc            ) [ 01111111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 (getelementptr    ) [ 01111111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 (getelementptr    ) [ 01111111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 (getelementptr    ) [ 01111111111111111]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 (getelementptr    ) [ 01111111111111111]
switch_ln200                                                                 (switch           ) [ 00000000000000000]
store_ln197                                                                  (store            ) [ 00000000000000000]
br_ln197                                                                     (br               ) [ 00000000000000000]
x_load                                                                       (load             ) [ 00000000000000000]
x_2_load                                                                     (load             ) [ 00000000000000000]
x_4_load                                                                     (load             ) [ 00000000000000000]
x_6_load                                                                     (load             ) [ 00000000000000000]
tmp_13                                                                       (mux              ) [ 01011110000000000]
sub22_i                                                                      (fsub             ) [ 01000001111111110]
specloopname_ln197                                                           (specloopname     ) [ 00000000000000000]
y                                                                            (fdiv             ) [ 00000000000000000]
bitcast_ln200                                                                (bitcast          ) [ 00000000000000000]
trunc_ln                                                                     (partselect       ) [ 01000000000000001]
store_ln200                                                                  (store            ) [ 00000000000000000]
br_ln200                                                                     (br               ) [ 00000000000000000]
store_ln200                                                                  (store            ) [ 00000000000000000]
br_ln200                                                                     (br               ) [ 00000000000000000]
store_ln200                                                                  (store            ) [ 00000000000000000]
br_ln200                                                                     (br               ) [ 00000000000000000]
store_ln200                                                                  (store            ) [ 00000000000000000]
br_ln200                                                                     (br               ) [ 00000000000000000]
ret_ln0                                                                      (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mean">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stddev">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stddev"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="stddev_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stddev_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mean_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="x_2_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="13" slack="0"/>
<pin id="95" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_4_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="13" slack="0"/>
<pin id="102" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="x_6_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="13" slack="0"/>
<pin id="109" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="13" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="13" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="13" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="13" slack="0"/>
<pin id="140" dir="1" index="3" bw="13" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="13" slack="0"/>
<pin id="147" dir="1" index="3" bw="13" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="13" slack="0"/>
<pin id="154" dir="1" index="3" bw="13" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="1" index="3" bw="13" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln200_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="15"/>
<pin id="166" dir="0" index="1" bw="16" slack="1"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln200_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="13" slack="15"/>
<pin id="171" dir="0" index="1" bw="16" slack="1"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln200_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="15"/>
<pin id="176" dir="0" index="1" bw="16" slack="1"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln200_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="15"/>
<pin id="181" dir="0" index="1" bw="16" slack="1"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/16 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="2"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub22_i/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="32" slack="6"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_10_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln197_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln197_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln197/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lshr_ln_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln198_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln198_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln198/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln197_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_13_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="32" slack="0"/>
<pin id="248" dir="0" index="4" bw="32" slack="0"/>
<pin id="249" dir="0" index="5" bw="2" slack="1"/>
<pin id="250" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln200_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln200/15 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/15 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="277" class="1005" name="stddev_read_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="6"/>
<pin id="279" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="stddev_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="mean_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mean_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln197_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="14"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="291" class="1005" name="x_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="1"/>
<pin id="293" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="x_2_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="13" slack="1"/>
<pin id="298" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="x_4_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="1"/>
<pin id="303" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="x_6_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="1"/>
<pin id="308" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="trunc_ln198_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln198 "/>
</bind>
</comp>

<comp id="316" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="15"/>
<pin id="318" dir="1" index="1" bw="13" slack="15"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 "/>
</bind>
</comp>

<comp id="321" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="15"/>
<pin id="323" dir="1" index="1" bw="13" slack="15"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 "/>
</bind>
</comp>

<comp id="326" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="15"/>
<pin id="328" dir="1" index="1" bw="13" slack="15"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 "/>
</bind>
</comp>

<comp id="331" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="15"/>
<pin id="333" dir="1" index="1" bw="13" slack="15"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_13_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="341" class="1005" name="sub22_i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub22_i "/>
</bind>
</comp>

<comp id="346" class="1005" name="trunc_ln_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="1"/>
<pin id="348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="84" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="91" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="98" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="105" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="48" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="197" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="212" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="233"><net_src comp="222" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="237"><net_src comp="197" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="206" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="112" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="118" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="124" pin="3"/><net_sink comp="243" pin=3"/></net>

<net id="255"><net_src comp="130" pin="3"/><net_sink comp="243" pin=4"/></net>

<net id="259"><net_src comp="188" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="68" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="280"><net_src comp="72" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="285"><net_src comp="78" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="290"><net_src comp="200" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="84" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="299"><net_src comp="91" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="304"><net_src comp="98" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="309"><net_src comp="105" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="314"><net_src comp="234" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="243" pin=5"/></net>

<net id="319"><net_src comp="136" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="324"><net_src comp="143" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="329"><net_src comp="150" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="334"><net_src comp="157" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="339"><net_src comp="243" pin="6"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="344"><net_src comp="184" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="349"><net_src comp="260" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="179" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {16 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {16 }
 - Input state : 
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : mean | {1 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : stddev | {1 }
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {}
	Port: activation_accelerator_Pipeline_VITIS_LOOP_197_3 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_10 : 1
		icmp_ln197 : 2
		add_ln197 : 2
		br_ln197 : 3
		lshr_ln : 2
		zext_ln198 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		trunc_ln198 : 2
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 : 4
		switch_ln200 : 3
		store_ln197 : 3
	State 2
		tmp_13 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		bitcast_ln200 : 1
		trunc_ln : 2
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_184       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|    add   |    add_ln197_fu_206    |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_13_fu_243     |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln197_fu_200   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|   read   | stddev_read_read_fu_72 |    0    |    0    |    0    |
|          |  mean_read_read_fu_78  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   fdiv   |       grp_fu_188       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     lshr_ln_fu_212     |    0    |    0    |    0    |
|          |     trunc_ln_fu_260    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln198_fu_222   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln198_fu_234   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   227   |   270   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32_reg_316|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33_reg_321|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34_reg_326|   13   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35_reg_331|   13   |
|                                      i_reg_270                                     |   16   |
|                                 icmp_ln197_reg_287                                 |    1   |
|                                  mean_read_reg_282                                 |   32   |
|                                 stddev_read_reg_277                                |   32   |
|                                   sub22_i_reg_341                                  |   32   |
|                                   tmp_13_reg_336                                   |   32   |
|                                 trunc_ln198_reg_311                                |    2   |
|                                  trunc_ln_reg_346                                  |   16   |
|                                  x_2_addr_reg_296                                  |   13   |
|                                  x_4_addr_reg_301                                  |   13   |
|                                  x_6_addr_reg_306                                  |   13   |
|                                   x_addr_reg_291                                   |   13   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   267  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_124 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  13  |   26   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   270  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   267  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   494  |   306  |
+-----------+--------+--------+--------+--------+
