/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [24:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  reg [6:0] celloutsig_0_6z;
  wire [21:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[95:89] + in_data[87:81];
  assign celloutsig_0_3z = { celloutsig_0_2z[7:2], celloutsig_0_0z } + { celloutsig_0_1z[5:0], celloutsig_0_0z };
  assign celloutsig_1_18z = in_data[129:123] + celloutsig_1_2z[10:4];
  assign celloutsig_1_19z = celloutsig_1_14z[8:6] + celloutsig_1_4z[2:0];
  assign celloutsig_0_4z = { celloutsig_0_0z[4:0], celloutsig_0_3z } + { celloutsig_0_0z[3:2], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_1z[6:4], celloutsig_0_2z } + { celloutsig_0_1z[19:17], celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_5z[10:2] + celloutsig_0_5z[8:0];
  assign celloutsig_0_1z = in_data[83:59] + in_data[75:51];
  assign celloutsig_0_14z = celloutsig_0_5z[6:3] + celloutsig_0_10z[3:0];
  assign celloutsig_0_15z = { in_data[93:87], celloutsig_0_6z } + celloutsig_0_4z[15:2];
  assign celloutsig_1_0z = in_data[118:97] + in_data[183:162];
  assign celloutsig_1_1z = celloutsig_1_0z[14:0] + celloutsig_1_0z[21:7];
  assign celloutsig_1_2z = in_data[150:140] + in_data[173:163];
  assign celloutsig_1_3z = celloutsig_1_1z[9:7] + celloutsig_1_1z[14:12];
  assign celloutsig_1_4z = in_data[181:176] + { celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_5z = { celloutsig_1_0z[9:7], celloutsig_1_2z } + in_data[157:144];
  assign celloutsig_0_2z = in_data[12:5] + { celloutsig_0_1z[19], celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[191:186] + celloutsig_1_1z[5:0];
  assign celloutsig_1_10z = { celloutsig_1_0z[6:4], celloutsig_1_7z } + celloutsig_1_5z[8:0];
  assign celloutsig_1_12z = celloutsig_1_0z[10:3] + celloutsig_1_1z[10:3];
  assign celloutsig_1_14z = { celloutsig_1_10z[2:0], celloutsig_1_12z } + celloutsig_1_0z[17:7];
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_6z = celloutsig_0_1z[23:17];
  assign { out_data[134:128], out_data[98:96], out_data[35:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
