

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_wrapper_2_1_x1'
================================================================
* Date:           Sun Sep 18 20:12:59 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   299297|   299297|  0.998 ms|  0.998 ms|  299297|  299297|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_wrapper_2_1_x1_loop_1         |   299296|   299296|     18706|          -|          -|    16|        no|
        | + C_drain_IO_L1_out_wrapper_2_1_x1_loop_2        |    18704|    18704|      1169|          -|          -|    16|        no|
        |  ++ C_drain_IO_L1_out_wrapper_2_1_x1_loop_3      |     1040|     1040|       130|          -|          -|     8|        no|
        |   +++ C_drain_IO_L1_out_wrapper_2_1_x1_loop_4    |      128|      128|        16|          -|          -|     8|        no|
        |    ++++ C_drain_IO_L1_out_wrapper_2_1_x1_loop_5  |        8|        8|         1|          -|          -|     8|        no|
        |  ++ C_drain_IO_L1_out_wrapper_2_1_x1_loop_6      |      126|      126|        18|          -|          -|     7|        no|
        |   +++ C_drain_IO_L1_out_wrapper_2_1_x1_loop_7    |       16|       16|         2|          -|          -|     8|        no|
        |   +++ C_drain_IO_L1_out_wrapper_2_1_x1_loop_8    |       16|       16|         2|          -|          -|     8|        no|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      183|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      144|      146|     -|
|Multiplexer          |        -|      -|        -|      309|     -|
|Register             |        -|      -|      324|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      468|      638|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+-----------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                     Module                    | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |C_drain_IO_L1_out_wrapper_0_6_x0_data_split_V  |        0|   16|   17|    0|     8|   16|     1|          128|
    |local_C_V_0_U   |C_drain_IO_L1_out_wrapper_0_6_x0_local_C_V_0   |        0|  128|  129|    0|     8|  128|     1|         1024|
    +----------------+-----------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                               |        0|  144|  146|    0|    16|  144|     2|         1152|
    +----------------+-----------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1457_fu_332_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1458_fu_344_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1459_fu_365_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1460_fu_382_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1461_fu_457_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1462_fu_445_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1463_fu_474_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_320_p2        |         +|   0|  0|  12|           5|           1|
    |icmp_ln870_fu_439_p2       |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln878_fu_393_p2       |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1163_fu_338_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1164_fu_350_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1165_fu_433_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1166_fu_376_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1167_fu_468_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1168_fu_451_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_326_p2       |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_block_state15           |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 183|          74|          53|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  81|         17|    1|         17|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_222                                    |   9|          2|    5|         10|
    |c1_V_reg_233                                    |   9|          2|    5|         10|
    |c4_V_reg_286                                    |   9|          2|    4|          8|
    |c5_V_81_reg_298                                 |   9|          2|    4|          8|
    |c5_V_reg_309                                    |   9|          2|    4|          8|
    |c6_V_reg_244                                    |   9|          2|    4|          8|
    |c7_V_reg_255                                    |   9|          2|    4|          8|
    |data_split_V_address0                           |  37|          7|    3|         21|
    |data_split_V_address1                           |  26|          5|    3|         15|
    |data_split_V_d0                                 |  14|          3|   16|         48|
    |fifo_C_drain_C_drain_IO_L1_out_2_1_x1245_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_2_1_x1245_din    |  14|          3|  128|        384|
    |fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_PE_1_2_x1181_blk_n                 |   9|          2|    1|          2|
    |local_C_V_0_address0                            |  20|          4|    3|         12|
    |n_V_reg_266                                     |   9|          2|    4|          8|
    |p_Val2_s_reg_277                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 309|         65|  320|        829|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |add_ln691_1457_reg_528     |    5|   0|    5|          0|
    |add_ln691_1458_reg_536     |    4|   0|    4|          0|
    |add_ln691_1459_reg_549     |    4|   0|    4|          0|
    |add_ln691_1461_reg_630     |    4|   0|    4|          0|
    |add_ln691_1462_reg_622     |    4|   0|    4|          0|
    |add_ln691_reg_520          |    5|   0|    5|          0|
    |ap_CS_fsm                  |   16|   0|   16|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |c0_V_reg_222               |    5|   0|    5|          0|
    |c1_V_reg_233               |    5|   0|    5|          0|
    |c4_V_reg_286               |    4|   0|    4|          0|
    |c5_V_81_reg_298            |    4|   0|    4|          0|
    |c5_V_reg_309               |    4|   0|    4|          0|
    |c6_V_reg_244               |    4|   0|    4|          0|
    |c7_V_reg_255               |    4|   0|    4|          0|
    |data_split_V_addr_reg_544  |    3|   0|    3|          0|
    |icmp_ln870_reg_618         |    1|   0|    1|          0|
    |local_C_V_0_addr_reg_557   |    3|   0|    3|          0|
    |n_V_reg_266                |    4|   0|    4|          0|
    |p_Val2_s_reg_277           |  128|   0|  128|          0|
    |tmp_reg_562                |   16|   0|   16|          0|
    |v2_V_16463_reg_590         |   16|   0|   16|          0|
    |v2_V_16464_reg_595         |   16|   0|   16|          0|
    |v2_V_16465_reg_600         |   16|   0|   16|          0|
    |v2_V_16466_reg_605         |   16|   0|   16|          0|
    |v2_V_16467_reg_610         |   16|   0|   16|          0|
    |v2_V_reg_585               |   16|   0|   16|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  324|   0|  324|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_2_1_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_2_1_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_2_1_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_2_1_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_2_1_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_2_1_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          C_drain_IO_L1_out_wrapper_2_1_x1|  return value|
|fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_2_2_x1246|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_2_2_x1246|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_2_2_x1246_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_2_2_x1246|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_2_1_x1245_din      |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_2_1_x1245|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_2_1_x1245_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_2_1_x1245|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_2_1_x1245_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_2_1_x1245|       pointer|
|fifo_C_drain_PE_1_2_x1181_dout                    |   in|   16|     ap_fifo|                 fifo_C_drain_PE_1_2_x1181|       pointer|
|fifo_C_drain_PE_1_2_x1181_empty_n                 |   in|    1|     ap_fifo|                 fifo_C_drain_PE_1_2_x1181|       pointer|
|fifo_C_drain_PE_1_2_x1181_read                    |  out|    1|     ap_fifo|                 fifo_C_drain_PE_1_2_x1181|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 13 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 3 
14 --> 15 16 13 
15 --> 14 
16 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1246, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1245, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_1_2_x1181, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1246, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1245, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_1_2_x1181, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%local_C_V_0 = alloca i64 1" [./dut.cpp:34228]   --->   Operation 23 'alloca' 'local_C_V_0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:34237]   --->   Operation 24 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr_642 = getelementptr i16 %data_split_V, i64 0, i64 7"   --->   Operation 25 'getelementptr' 'data_split_V_addr_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V_addr_643 = getelementptr i16 %data_split_V, i64 0, i64 6"   --->   Operation 26 'getelementptr' 'data_split_V_addr_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_split_V_addr_644 = getelementptr i16 %data_split_V, i64 0, i64 5"   --->   Operation 27 'getelementptr' 'data_split_V_addr_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr_645 = getelementptr i16 %data_split_V, i64 0, i64 4"   --->   Operation 28 'getelementptr' 'data_split_V_addr_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_646 = getelementptr i16 %data_split_V, i64 0, i64 3"   --->   Operation 29 'getelementptr' 'data_split_V_addr_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_647 = getelementptr i16 %data_split_V, i64 0, i64 2"   --->   Operation 30 'getelementptr' 'data_split_V_addr_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_648 = getelementptr i16 %data_split_V, i64 0, i64 1"   --->   Operation 31 'getelementptr' 'data_split_V_addr_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_split_V_addr_649 = getelementptr i16 %data_split_V, i64 0, i64 0"   --->   Operation 32 'getelementptr' 'data_split_V_addr_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln34232 = br void" [./dut.cpp:34232]   --->   Operation 33 'br' 'br_ln34232' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 34 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 35 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 36 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln34232 = br i1 %icmp_ln890, void %.split28, void" [./dut.cpp:34232]   --->   Operation 38 'br' 'br_ln34232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln34232 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2155" [./dut.cpp:34232]   --->   Operation 39 'specloopname' 'specloopname_ln34232' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln34233 = br void" [./dut.cpp:34233]   --->   Operation 40 'br' 'br_ln34233' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln34293 = ret" [./dut.cpp:34293]   --->   Operation 41 'ret' 'ret_ln34293' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c1_V = phi i5 0, void %.split28, i5 %add_ln691_1457, void"   --->   Operation 42 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln691_1457 = add i5 %c1_V, i5 1"   --->   Operation 43 'add' 'add_ln691_1457' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln890_1163 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 44 'icmp' 'icmp_ln890_1163' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln34233 = br i1 %icmp_ln890_1163, void %.split26, void" [./dut.cpp:34233]   --->   Operation 46 'br' 'br_ln34233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln34237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1972" [./dut.cpp:34237]   --->   Operation 47 'specloopname' 'specloopname_ln34237' <Predicate = (!icmp_ln890_1163)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln34240 = br void" [./dut.cpp:34240]   --->   Operation 48 'br' 'br_ln34240' <Predicate = (!icmp_ln890_1163)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_1163)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_1458, void, i4 0, void %.split26"   --->   Operation 50 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln691_1458 = add i4 %c6_V, i4 1"   --->   Operation 51 'add' 'add_ln691_1458' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln890_1164 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 52 'icmp' 'icmp_ln890_1164' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln34240 = br i1 %icmp_ln890_1164, void %.split18, void %.preheader5.preheader" [./dut.cpp:34240]   --->   Operation 54 'br' 'br_ln34240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln34240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1020" [./dut.cpp:34240]   --->   Operation 55 'specloopname' 'specloopname_ln34240' <Predicate = (!icmp_ln890_1164)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c6_V"   --->   Operation 56 'trunc' 'empty' <Predicate = (!icmp_ln890_1164)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %empty"   --->   Operation 57 'zext' 'idxprom' <Predicate = (!icmp_ln890_1164)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i16 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 58 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_1164)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln34242 = br void" [./dut.cpp:34242]   --->   Operation 59 'br' 'br_ln34242' <Predicate = (!icmp_ln890_1164)> <Delay = 0.38>
ST_4 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 60 'br' 'br_ln890' <Predicate = (icmp_ln890_1164)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1459, void, i4 0, void %.split18"   --->   Operation 61 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln691_1459 = add i4 %c7_V, i4 1"   --->   Operation 62 'add' 'add_ln691_1459' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 63 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.65ns)   --->   "%icmp_ln890_1166 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 64 'icmp' 'icmp_ln890_1166' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln34242 = br i1 %icmp_ln890_1166, void %.split16, void" [./dut.cpp:34242]   --->   Operation 66 'br' 'br_ln34242' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%local_C_V_0_addr = getelementptr i128 %local_C_V_0, i64 0, i64 %zext_ln890" [./dut.cpp:34249]   --->   Operation 67 'getelementptr' 'local_C_V_0_addr' <Predicate = (!icmp_ln890_1166)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (0.73ns)   --->   "%out_data_V = load i3 %local_C_V_0_addr" [./dut.cpp:34249]   --->   Operation 68 'load' 'out_data_V' <Predicate = (!icmp_ln890_1166)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (icmp_ln890_1166)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln34242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2112" [./dut.cpp:34242]   --->   Operation 70 'specloopname' 'specloopname_ln34242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.21ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_1_2_x1181" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 72 [1/2] (0.73ns)   --->   "%out_data_V = load i3 %local_C_V_0_addr" [./dut.cpp:34249]   --->   Operation 72 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_6 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln34250 = br void" [./dut.cpp:34250]   --->   Operation 73 'br' 'br_ln34250' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%n_V = phi i4 %add_ln691_1460, void %.split, i4 0, void %.split16"   --->   Operation 74 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split16"   --->   Operation 75 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln691_1460 = add i4 %n_V, i4 1"   --->   Operation 76 'add' 'add_ln691_1460' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %n_V"   --->   Operation 77 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %n_V, i4 8"   --->   Operation 78 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln34250 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:34250]   --->   Operation 80 'br' 'br_ln34250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1736"   --->   Operation 81 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 82 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%data_split_V_addr_81 = getelementptr i16 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:34251]   --->   Operation 83 'getelementptr' 'data_split_V_addr_81' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.68ns)   --->   "%store_ln34251 = store i16 %trunc_ln674, i3 %data_split_V_addr_81" [./dut.cpp:34251]   --->   Operation 84 'store' 'store_ln34251' <Predicate = (!icmp_ln878)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%r = partselect i112 @_ssdm_op_PartSelect.i112.i128.i32.i32, i128 %p_Val2_s, i32 16, i32 127"   --->   Operation 85 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i112 %r"   --->   Operation 86 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.68ns)   --->   "%store_ln34259 = store i16 %tmp, i3 %data_split_V_addr" [./dut.cpp:34259]   --->   Operation 88 'store' 'store_ln34259' <Predicate = (icmp_ln878)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 89 [2/2] (0.68ns)   --->   "%v2_V = load i3 %data_split_V_addr_649"   --->   Operation 89 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 90 [2/2] (0.68ns)   --->   "%v2_V_16463 = load i3 %data_split_V_addr_648"   --->   Operation 90 'load' 'v2_V_16463' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 0.68>
ST_9 : Operation 91 [1/2] (0.68ns)   --->   "%v2_V = load i3 %data_split_V_addr_649"   --->   Operation 91 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 92 [1/2] (0.68ns)   --->   "%v2_V_16463 = load i3 %data_split_V_addr_648"   --->   Operation 92 'load' 'v2_V_16463' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 93 [2/2] (0.68ns)   --->   "%v2_V_16464 = load i3 %data_split_V_addr_647"   --->   Operation 93 'load' 'v2_V_16464' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 94 [2/2] (0.68ns)   --->   "%v2_V_16465 = load i3 %data_split_V_addr_646"   --->   Operation 94 'load' 'v2_V_16465' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 0.68>
ST_10 : Operation 95 [1/2] (0.68ns)   --->   "%v2_V_16464 = load i3 %data_split_V_addr_647"   --->   Operation 95 'load' 'v2_V_16464' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 96 [1/2] (0.68ns)   --->   "%v2_V_16465 = load i3 %data_split_V_addr_646"   --->   Operation 96 'load' 'v2_V_16465' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 97 [2/2] (0.68ns)   --->   "%v2_V_16466 = load i3 %data_split_V_addr_645"   --->   Operation 97 'load' 'v2_V_16466' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 98 [2/2] (0.68ns)   --->   "%v2_V_16467 = load i3 %data_split_V_addr_644"   --->   Operation 98 'load' 'v2_V_16467' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 0.68>
ST_11 : Operation 99 [1/2] (0.68ns)   --->   "%v2_V_16466 = load i3 %data_split_V_addr_645"   --->   Operation 99 'load' 'v2_V_16466' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 100 [1/2] (0.68ns)   --->   "%v2_V_16467 = load i3 %data_split_V_addr_644"   --->   Operation 100 'load' 'v2_V_16467' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 101 [2/2] (0.68ns)   --->   "%v2_V_16468 = load i3 %data_split_V_addr_643"   --->   Operation 101 'load' 'v2_V_16468' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 102 [2/2] (0.68ns)   --->   "%v1_V = load i3 %data_split_V_addr_642"   --->   Operation 102 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 1.41>
ST_12 : Operation 103 [1/2] (0.68ns)   --->   "%v2_V_16468 = load i3 %data_split_V_addr_643"   --->   Operation 103 'load' 'v2_V_16468' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 104 [1/2] (0.68ns)   --->   "%v1_V = load i3 %data_split_V_addr_642"   --->   Operation 104 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_16468, i16 %v2_V_16467, i16 %v2_V_16466, i16 %v2_V_16465, i16 %v2_V_16464, i16 %v2_V_16463, i16 %v2_V"   --->   Operation 105 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.73ns)   --->   "%store_ln34261 = store i128 %p_Result_s, i3 %local_C_V_0_addr" [./dut.cpp:34261]   --->   Operation 106 'store' 'store_ln34261' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.77>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1463, void %.loopexit, i4 1, void %.preheader5.preheader"   --->   Operation 108 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.65ns)   --->   "%icmp_ln890_1165 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 109 'icmp' 'icmp_ln890_1165' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln34265 = br i1 %icmp_ln890_1165, void %.split24, void" [./dut.cpp:34265]   --->   Operation 111 'br' 'br_ln34265' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1974"   --->   Operation 112 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_1165)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c4_V, i4 1"   --->   Operation 113 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_1165)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln34268 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:34268]   --->   Operation 114 'br' 'br_ln34268' <Predicate = (!icmp_ln890_1165)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 115 'br' 'br_ln890' <Predicate = (!icmp_ln890_1165 & !icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 116 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 116 'br' 'br_ln890' <Predicate = (!icmp_ln890_1165 & icmp_ln870)> <Delay = 0.38>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (icmp_ln890_1165)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.73>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%c5_V_81 = phi i4 %add_ln691_1462, void %.split20, i4 0, void %.preheader.preheader"   --->   Operation 118 'phi' 'c5_V_81' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln691_1462 = add i4 %c5_V_81, i4 1"   --->   Operation 119 'add' 'add_ln691_1462' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.65ns)   --->   "%icmp_ln890_1168 = icmp_eq  i4 %c5_V_81, i4 8"   --->   Operation 120 'icmp' 'icmp_ln890_1168' <Predicate = (!icmp_ln870)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln34280 = br i1 %icmp_ln890_1168, void %.split20, void %.loopexit.loopexit" [./dut.cpp:34280]   --->   Operation 122 'br' 'br_ln34280' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_1168)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%c5_V = phi i4 %add_ln691_1461, void %.split22, i4 0, void %.preheader3.preheader"   --->   Operation 124 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln691_1461 = add i4 %c5_V, i4 1"   --->   Operation 125 'add' 'add_ln691_1461' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln890_209 = zext i4 %c5_V"   --->   Operation 126 'zext' 'zext_ln890_209' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.65ns)   --->   "%icmp_ln890_1167 = icmp_eq  i4 %c5_V, i4 8"   --->   Operation 127 'icmp' 'icmp_ln890_1167' <Predicate = (icmp_ln870)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln34269 = br i1 %icmp_ln890_1167, void %.split22, void %.loopexit.loopexit74" [./dut.cpp:34269]   --->   Operation 129 'br' 'br_ln34269' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%local_C_V_0_addr_81 = getelementptr i128 %local_C_V_0, i64 0, i64 %zext_ln890_209" [./dut.cpp:34274]   --->   Operation 130 'getelementptr' 'local_C_V_0_addr_81' <Predicate = (icmp_ln870 & !icmp_ln890_1167)> <Delay = 0.00>
ST_14 : Operation 131 [2/2] (0.73ns)   --->   "%local_C_V_0_load = load i3 %local_C_V_0_addr_81" [./dut.cpp:34274]   --->   Operation 131 'load' 'local_C_V_0_load' <Predicate = (icmp_ln870 & !icmp_ln890_1167)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_1167)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.70ns)   --->   "%add_ln691_1463 = add i4 %c4_V, i4 1"   --->   Operation 133 'add' 'add_ln691_1463' <Predicate = (icmp_ln870 & icmp_ln890_1167) | (!icmp_ln870 & icmp_ln890_1168)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_1167) | (!icmp_ln870 & icmp_ln890_1168)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 2.43>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln34280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1738" [./dut.cpp:34280]   --->   Operation 135 'specloopname' 'specloopname_ln34280' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.21ns)   --->   "%tmp_229 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_2_2_x1246" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'tmp_229' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 137 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1245, i128 %tmp_229" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 1.94>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln34269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1018" [./dut.cpp:34269]   --->   Operation 139 'specloopname' 'specloopname_ln34269' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/2] (0.73ns)   --->   "%local_C_V_0_load = load i3 %local_C_V_0_addr_81" [./dut.cpp:34274]   --->   Operation 140 'load' 'local_C_V_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 8> <RAM>
ST_16 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_2_1_x1245, i128 %local_C_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_2_2_x1246]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_2_1_x1245]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_1_2_x1181]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
local_C_V_0           (alloca           ) [ 00111111111111111]
data_split_V          (alloca           ) [ 00111111111111111]
data_split_V_addr_642 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_643 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_644 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_645 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_646 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_647 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_648 (getelementptr    ) [ 00111111111111111]
data_split_V_addr_649 (getelementptr    ) [ 00111111111111111]
br_ln34232            (br               ) [ 01111111111111111]
c0_V                  (phi              ) [ 00100000000000000]
add_ln691             (add              ) [ 01111111111111111]
icmp_ln890            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln34232            (br               ) [ 00000000000000000]
specloopname_ln34232  (specloopname     ) [ 00000000000000000]
br_ln34233            (br               ) [ 00111111111111111]
ret_ln34293           (ret              ) [ 00000000000000000]
c1_V                  (phi              ) [ 00010000000000000]
add_ln691_1457        (add              ) [ 00111111111111111]
icmp_ln890_1163       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln34233            (br               ) [ 00000000000000000]
specloopname_ln34237  (specloopname     ) [ 00000000000000000]
br_ln34240            (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 01111111111111111]
c6_V                  (phi              ) [ 00001000000000000]
add_ln691_1458        (add              ) [ 00111111111111111]
icmp_ln890_1164       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln34240            (br               ) [ 00000000000000000]
specloopname_ln34240  (specloopname     ) [ 00000000000000000]
empty                 (trunc            ) [ 00000000000000000]
idxprom               (zext             ) [ 00000000000000000]
data_split_V_addr     (getelementptr    ) [ 00000111111110000]
br_ln34242            (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
c7_V                  (phi              ) [ 00000100000000000]
add_ln691_1459        (add              ) [ 00111111111111111]
zext_ln890            (zext             ) [ 00000000000000000]
icmp_ln890_1166       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln34242            (br               ) [ 00000000000000000]
local_C_V_0_addr      (getelementptr    ) [ 00000011111110000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln34242  (specloopname     ) [ 00000000000000000]
tmp                   (read             ) [ 00000001000000000]
out_data_V            (load             ) [ 00111111111111111]
br_ln34250            (br               ) [ 00111111111111111]
n_V                   (phi              ) [ 00000001000000000]
p_Val2_s              (phi              ) [ 00000001000000000]
add_ln691_1460        (add              ) [ 00111111111111111]
zext_ln878            (zext             ) [ 00000000000000000]
icmp_ln878            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln34250            (br               ) [ 00000000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000000]
trunc_ln674           (trunc            ) [ 00000000000000000]
data_split_V_addr_81  (getelementptr    ) [ 00000000000000000]
store_ln34251         (store            ) [ 00000000000000000]
r                     (partselect       ) [ 00000000000000000]
zext_ln1497           (zext             ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
store_ln34259         (store            ) [ 00000000000000000]
v2_V                  (load             ) [ 00000000001110000]
v2_V_16463            (load             ) [ 00000000001110000]
v2_V_16464            (load             ) [ 00000000000110000]
v2_V_16465            (load             ) [ 00000000000110000]
v2_V_16466            (load             ) [ 00000000000010000]
v2_V_16467            (load             ) [ 00000000000010000]
v2_V_16468            (load             ) [ 00000000000000000]
v1_V                  (load             ) [ 00000000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000000]
store_ln34261         (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c4_V                  (phi              ) [ 00000000000001111]
icmp_ln890_1165       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln34265            (br               ) [ 00000000000000000]
specloopname_ln1616   (specloopname     ) [ 00000000000000000]
icmp_ln870            (icmp             ) [ 00111111111111111]
br_ln34268            (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
c5_V_81               (phi              ) [ 00000000000000100]
add_ln691_1462        (add              ) [ 00111111111111111]
icmp_ln890_1168       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln34280            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
c5_V                  (phi              ) [ 00000000000000100]
add_ln691_1461        (add              ) [ 00111111111111111]
zext_ln890_209        (zext             ) [ 00000000000000000]
icmp_ln890_1167       (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln34269            (br               ) [ 00000000000000000]
local_C_V_0_addr_81   (getelementptr    ) [ 00000000000000001]
br_ln0                (br               ) [ 00000000000000000]
add_ln691_1463        (add              ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln34280  (specloopname     ) [ 00000000000000000]
tmp_229               (read             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln34269  (specloopname     ) [ 00000000000000000]
local_C_V_0_load      (load             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_2_2_x1246">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_2_x1246"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_2_1_x1245">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_2_1_x1245"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_1_2_x1181">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_2_x1181"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2013"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1979"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2155"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1972"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1020"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2112"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1736"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i112.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1974"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1738"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1018"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="local_C_V_0_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_split_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_229_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="128" slack="0"/>
<pin id="104" dir="0" index="1" bw="128" slack="0"/>
<pin id="105" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_229/15 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="128" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/15 write_ln174/16 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_split_V_addr_642_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_642/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_split_V_addr_643_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_643/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_split_V_addr_644_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_644/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_split_V_addr_645_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_645/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_split_V_addr_646_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_646/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_split_V_addr_647_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_647/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_split_V_addr_648_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_648/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_split_V_addr_649_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_649/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_split_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="local_C_V_0_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_0_addr/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln34261/12 local_C_V_0_load/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="data_split_V_addr_81_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_81/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="7"/>
<pin id="210" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="211" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="212" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="0"/>
<pin id="213" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln34251/7 store_ln34259/7 v2_V/8 v2_V_16463/8 v2_V_16464/9 v2_V_16465/9 v2_V_16466/10 v2_V_16467/10 v2_V_16468/11 v1_V/11 "/>
</bind>
</comp>

<comp id="214" class="1004" name="local_C_V_0_addr_81_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_0_addr_81/14 "/>
</bind>
</comp>

<comp id="222" class="1005" name="c0_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="c0_V_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="c1_V_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="1"/>
<pin id="235" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="c1_V_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="c6_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="c6_V_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="c7_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="c7_V_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="n_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="1"/>
<pin id="268" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="n_V_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_Val2_s_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="279" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Val2_s_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="112" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="128" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="286" class="1005" name="c4_V_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="c4_V_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/13 "/>
</bind>
</comp>

<comp id="298" class="1005" name="c5_V_81_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_81 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="c5_V_81_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_81/14 "/>
</bind>
</comp>

<comp id="309" class="1005" name="c5_V_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="c5_V_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/14 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln691_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln890_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln691_1457_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1457/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln890_1163_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1163/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln691_1458_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1458/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln890_1164_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1164/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="idxprom_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln691_1459_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1459/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln890_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln890_1166_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="4" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1166/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln691_1460_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1460/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln878_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln878_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln674_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="128" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="r_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="112" slack="0"/>
<pin id="406" dir="0" index="1" bw="128" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="0" index="3" bw="8" slack="0"/>
<pin id="409" dir="1" index="4" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln1497_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="112" slack="0"/>
<pin id="416" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Result_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="128" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="16" slack="0"/>
<pin id="422" dir="0" index="3" bw="16" slack="1"/>
<pin id="423" dir="0" index="4" bw="16" slack="1"/>
<pin id="424" dir="0" index="5" bw="16" slack="2"/>
<pin id="425" dir="0" index="6" bw="16" slack="2"/>
<pin id="426" dir="0" index="7" bw="16" slack="3"/>
<pin id="427" dir="0" index="8" bw="16" slack="3"/>
<pin id="428" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln890_1165_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1165/13 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln870_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/13 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln691_1462_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1462/14 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln890_1168_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1168/14 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln691_1461_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1461/14 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln890_209_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_209/14 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln890_1167_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1167/14 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln691_1463_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1463/14 "/>
</bind>
</comp>

<comp id="480" class="1005" name="data_split_V_addr_642_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="10"/>
<pin id="482" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="data_split_V_addr_642 "/>
</bind>
</comp>

<comp id="485" class="1005" name="data_split_V_addr_643_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="10"/>
<pin id="487" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="data_split_V_addr_643 "/>
</bind>
</comp>

<comp id="490" class="1005" name="data_split_V_addr_644_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="9"/>
<pin id="492" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="data_split_V_addr_644 "/>
</bind>
</comp>

<comp id="495" class="1005" name="data_split_V_addr_645_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="9"/>
<pin id="497" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="data_split_V_addr_645 "/>
</bind>
</comp>

<comp id="500" class="1005" name="data_split_V_addr_646_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="8"/>
<pin id="502" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_646 "/>
</bind>
</comp>

<comp id="505" class="1005" name="data_split_V_addr_647_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="8"/>
<pin id="507" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_647 "/>
</bind>
</comp>

<comp id="510" class="1005" name="data_split_V_addr_648_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="7"/>
<pin id="512" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_648 "/>
</bind>
</comp>

<comp id="515" class="1005" name="data_split_V_addr_649_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="7"/>
<pin id="517" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_649 "/>
</bind>
</comp>

<comp id="520" class="1005" name="add_ln691_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="528" class="1005" name="add_ln691_1457_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1457 "/>
</bind>
</comp>

<comp id="536" class="1005" name="add_ln691_1458_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1458 "/>
</bind>
</comp>

<comp id="544" class="1005" name="data_split_V_addr_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="3"/>
<pin id="546" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln691_1459_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1459 "/>
</bind>
</comp>

<comp id="557" class="1005" name="local_C_V_0_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="1"/>
<pin id="559" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_0_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="1"/>
<pin id="564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="567" class="1005" name="out_data_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="128" slack="1"/>
<pin id="569" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln691_1460_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1460 "/>
</bind>
</comp>

<comp id="580" class="1005" name="zext_ln1497_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="128" slack="0"/>
<pin id="582" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="585" class="1005" name="v2_V_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="3"/>
<pin id="587" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="590" class="1005" name="v2_V_16463_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="3"/>
<pin id="592" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="v2_V_16463 "/>
</bind>
</comp>

<comp id="595" class="1005" name="v2_V_16464_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="2"/>
<pin id="597" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_16464 "/>
</bind>
</comp>

<comp id="600" class="1005" name="v2_V_16465_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="2"/>
<pin id="602" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_16465 "/>
</bind>
</comp>

<comp id="605" class="1005" name="v2_V_16466_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="1"/>
<pin id="607" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_16466 "/>
</bind>
</comp>

<comp id="610" class="1005" name="v2_V_16467_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="1"/>
<pin id="612" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_16467 "/>
</bind>
</comp>

<comp id="618" class="1005" name="icmp_ln870_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="622" class="1005" name="add_ln691_1462_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1462 "/>
</bind>
</comp>

<comp id="630" class="1005" name="add_ln691_1461_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1461 "/>
</bind>
</comp>

<comp id="638" class="1005" name="local_C_V_0_addr_81_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="1"/>
<pin id="640" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_0_addr_81 "/>
</bind>
</comp>

<comp id="643" class="1005" name="add_ln691_1463_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1463 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="82" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="84" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="102" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="92" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="92" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="92" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="92" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="92" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="92" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="92" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="92" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="192" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="226" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="226" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="237" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="237" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="248" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="56" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="248" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="58" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="248" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="369"><net_src comp="259" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="259" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="380"><net_src comp="259" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="270" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="270" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="397"><net_src comp="270" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="280" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="410"><net_src comp="70" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="280" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="74" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="417"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="76" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="204" pin="7"/><net_sink comp="418" pin=1"/></net>

<net id="431"><net_src comp="204" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="432"><net_src comp="418" pin="9"/><net_sink comp="192" pin=1"/></net>

<net id="437"><net_src comp="290" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="290" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="302" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="56" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="302" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="313" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="313" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="472"><net_src comp="313" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="286" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="116" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="488"><net_src comp="124" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="493"><net_src comp="132" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="498"><net_src comp="140" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="503"><net_src comp="148" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="508"><net_src comp="156" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="513"><net_src comp="164" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="518"><net_src comp="172" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="523"><net_src comp="320" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="531"><net_src comp="332" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="539"><net_src comp="344" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="547"><net_src comp="180" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="552"><net_src comp="365" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="560"><net_src comp="186" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="565"><net_src comp="96" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="570"><net_src comp="192" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="575"><net_src comp="382" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="583"><net_src comp="414" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="588"><net_src comp="204" pin="7"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="418" pin=8"/></net>

<net id="593"><net_src comp="204" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="418" pin=7"/></net>

<net id="598"><net_src comp="204" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="418" pin=6"/></net>

<net id="603"><net_src comp="204" pin="7"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="418" pin=5"/></net>

<net id="608"><net_src comp="204" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="613"><net_src comp="204" pin="7"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="621"><net_src comp="439" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="445" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="633"><net_src comp="457" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="641"><net_src comp="214" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="646"><net_src comp="474" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="290" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_2_1_x1245 | {15 16 }
 - Input state : 
	Port: C_drain_IO_L1_out_wrapper_2_1_x1 : fifo_C_drain_C_drain_IO_L1_out_2_2_x1246 | {15 }
	Port: C_drain_IO_L1_out_wrapper_2_1_x1 : fifo_C_drain_PE_1_2_x1181 | {6 }
  - Chain level:
	State 1
		data_split_V_addr_642 : 1
		data_split_V_addr_643 : 1
		data_split_V_addr_644 : 1
		data_split_V_addr_645 : 1
		data_split_V_addr_646 : 1
		data_split_V_addr_647 : 1
		data_split_V_addr_648 : 1
		data_split_V_addr_649 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln34232 : 2
	State 3
		add_ln691_1457 : 1
		icmp_ln890_1163 : 1
		br_ln34233 : 2
	State 4
		add_ln691_1458 : 1
		icmp_ln890_1164 : 1
		br_ln34240 : 2
		empty : 1
		idxprom : 2
		data_split_V_addr : 3
	State 5
		add_ln691_1459 : 1
		zext_ln890 : 1
		icmp_ln890_1166 : 1
		br_ln34242 : 2
		local_C_V_0_addr : 2
		out_data_V : 3
	State 6
	State 7
		add_ln691_1460 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln34250 : 2
		trunc_ln674 : 1
		data_split_V_addr_81 : 2
		store_ln34251 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
		p_Result_s : 1
		store_ln34261 : 2
	State 13
		icmp_ln890_1165 : 1
		br_ln34265 : 2
		icmp_ln870 : 1
		br_ln34268 : 2
	State 14
		add_ln691_1462 : 1
		icmp_ln890_1168 : 1
		br_ln34280 : 2
		add_ln691_1461 : 1
		zext_ln890_209 : 1
		icmp_ln890_1167 : 1
		br_ln34269 : 2
		local_C_V_0_addr_81 : 2
		local_C_V_0_load : 3
	State 15
	State 16
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln691_fu_320    |    0    |    12   |
|          |  add_ln691_1457_fu_332 |    0    |    12   |
|          |  add_ln691_1458_fu_344 |    0    |    12   |
|    add   |  add_ln691_1459_fu_365 |    0    |    12   |
|          |  add_ln691_1460_fu_382 |    0    |    12   |
|          |  add_ln691_1462_fu_445 |    0    |    12   |
|          |  add_ln691_1461_fu_457 |    0    |    12   |
|          |  add_ln691_1463_fu_474 |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    icmp_ln890_fu_326   |    0    |    9    |
|          | icmp_ln890_1163_fu_338 |    0    |    9    |
|          | icmp_ln890_1164_fu_350 |    0    |    9    |
|          | icmp_ln890_1166_fu_376 |    0    |    9    |
|   icmp   |    icmp_ln878_fu_393   |    0    |    9    |
|          | icmp_ln890_1165_fu_433 |    0    |    9    |
|          |    icmp_ln870_fu_439   |    0    |    9    |
|          | icmp_ln890_1168_fu_451 |    0    |    9    |
|          | icmp_ln890_1167_fu_468 |    0    |    9    |
|----------|------------------------|---------|---------|
|   read   |     tmp_read_fu_96     |    0    |    0    |
|          |   tmp_229_read_fu_102  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_108    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      empty_fu_356      |    0    |    0    |
|          |   trunc_ln674_fu_399   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     idxprom_fu_360     |    0    |    0    |
|          |    zext_ln890_fu_371   |    0    |    0    |
|   zext   |    zext_ln878_fu_388   |    0    |    0    |
|          |   zext_ln1497_fu_414   |    0    |    0    |
|          |  zext_ln890_209_fu_463 |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|        r_fu_404        |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|    p_Result_s_fu_418   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   177   |
|----------|------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   16   |   17   |
| local_C_V_0|    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   144  |   146  |
+------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_1457_reg_528   |    5   |
|    add_ln691_1458_reg_536   |    4   |
|    add_ln691_1459_reg_549   |    4   |
|    add_ln691_1460_reg_572   |    4   |
|    add_ln691_1461_reg_630   |    4   |
|    add_ln691_1462_reg_622   |    4   |
|    add_ln691_1463_reg_643   |    4   |
|      add_ln691_reg_520      |    5   |
|         c0_V_reg_222        |    5   |
|         c1_V_reg_233        |    5   |
|         c4_V_reg_286        |    4   |
|       c5_V_81_reg_298       |    4   |
|         c5_V_reg_309        |    4   |
|         c6_V_reg_244        |    4   |
|         c7_V_reg_255        |    4   |
|data_split_V_addr_642_reg_480|    3   |
|data_split_V_addr_643_reg_485|    3   |
|data_split_V_addr_644_reg_490|    3   |
|data_split_V_addr_645_reg_495|    3   |
|data_split_V_addr_646_reg_500|    3   |
|data_split_V_addr_647_reg_505|    3   |
|data_split_V_addr_648_reg_510|    3   |
|data_split_V_addr_649_reg_515|    3   |
|  data_split_V_addr_reg_544  |    3   |
|      icmp_ln870_reg_618     |    1   |
| local_C_V_0_addr_81_reg_638 |    3   |
|   local_C_V_0_addr_reg_557  |    3   |
|         n_V_reg_266         |    4   |
|      out_data_V_reg_567     |   128  |
|       p_Val2_s_reg_277      |   128  |
|         tmp_reg_562         |   16   |
|      v2_V_16463_reg_590     |   16   |
|      v2_V_16464_reg_595     |   16   |
|      v2_V_16465_reg_600     |   16   |
|      v2_V_16466_reg_605     |   16   |
|      v2_V_16467_reg_610     |   16   |
|         v2_V_reg_585        |   16   |
|     zext_ln1497_reg_580     |   128  |
+-----------------------------+--------+
|            Total            |   598  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_108 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_192 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_204 |  p0  |   6  |   3  |   18   ||    31   |
| grp_access_fu_204 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_204 |  p2  |   4  |   0  |    0   ||    20   |
|    c4_V_reg_286   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   326  || 2.58486 ||    98   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   177  |
|   Memory  |    0   |    -   |   144  |   146  |
|Multiplexer|    -   |    2   |    -   |   98   |
|  Register |    -   |    -   |   598  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   742  |   421  |
+-----------+--------+--------+--------+--------+
