<dec f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='470' type='void llvm::MachineOperand::substVirtReg(unsigned int Reg, unsigned int SubIdx, const llvm::TargetRegisterInfo &amp; )'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineOperand.h' l='465'>/// substVirtReg - Substitute the current register with the virtual
  /// subregister Reg:SubReg. Take any existing SubReg index into account,
  /// using TargetRegisterInfo to compose the subreg indices if necessary.
  /// Reg must be a virtual register, SubIdx can be 0.
  ///</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1160' u='c' c='_ZN4llvm12MachineInstr18substituteRegisterEjjjRKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='74' ll='82' type='void llvm::MachineOperand::substVirtReg(unsigned int Reg, unsigned int SubIdx, const llvm::TargetRegisterInfo &amp; TRI)'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1714' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='276' u='c' c='_ZL13updateOperandRN12_GLOBAL__N_113FoldCandidateERKN4llvm11SIInstrInfoERKNS2_18TargetRegisterInfoERKNS2_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='646' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer16runOnInstructionEPN4llvm12MachineInstrE'/>
