#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Oct 30 22:08:23 2017
# Process ID: 45604
# Current directory: E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent45844 E:\Work_File\CEPC\Logic\DIF-Logic\DIF-LogicOK 版本\ECAL_DIF\ECAL_DIF.xpr
# Log file: E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/vivado.log
# Journal file: E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/ECAL_DIF.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF' since last save.
WARNING: [Project 1-312] File not found as 'E:/Work_File/CEPC/Logic/DIF-Logic/SKIROC/test_bench/Test_Prepare_Register.v'; using path 'E:/Work_File/CEPC/Logic/SKIROC/test_bench/Test_Prepare_Register.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 901.051 ; gain = 165.715
update_compile_order -fileset sources_1
remove_files  {{E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/SlowControl.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/VAandADC_Ctrl.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/ADC_AD7944.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/ADC_AD7944_Constant.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Auto_Charge_Sent.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Cy_Driver.v}}
remove_files  {{E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/LED_Monitor.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Status_Monitor.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/TA_Config.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Test_Just.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Trig_Gen.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/state_machine.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/usb_synchronous_slavefifo.v}}
remove_files  -fileset Fifo_Auto_TA {{E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Auto_TA/Fifo_Auto_TA.xci}}
INFO: [Project 1-386] Moving file 'E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Auto_TA/Fifo_Auto_TA.xci' from fileset 'Fifo_Auto_TA' to fileset 'sources_1'.
file delete -force {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/ECAL_DIF.ip_user_files/ip/Fifo_Auto_TA} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/ECAL_DIF.ip_user_files/sim_scripts/Fifo_Auto_TA}
add_files -norecurse {{E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Hex_2_ASCII.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/topulsesignal.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/tx_module.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/clk_divider.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Prepare_Hv_Cmd.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/hv_control.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/rx_module.v} {E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/hdl/Cmd_Boolean_Set.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run ODDR_Clk_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct 30 22:19:55 2017] Launched ODDR_Clk_synth_1...
Run output will be captured here: E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/ECAL_DIF.runs/ODDR_Clk_synth_1/runme.log
[Mon Oct 30 22:19:55 2017] Launched synth_1...
Run output will be captured here: E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/ECAL_DIF.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct 30 22:22:17 2017] Launched synth_1...
Run output will be captured here: E:/Work_File/CEPC/Logic/DIF-Logic/DIF-LogicOK 版本/ECAL_DIF/ECAL_DIF.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 22:25:57 2017...
