{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568127586300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568127586300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 10:59:46 2019 " "Processing started: Tue Sep 10 10:59:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568127586300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127586300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GS_Z80_CPM_64KRAM -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off GS_Z80_CPM_64KRAM -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127586300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568127586822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568127586822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/SDCARD/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595488 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/SDCARD/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595488 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595498 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "Components/Z80/T80_Pack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595506 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595509 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595509 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595519 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/UART/bufferedUART.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/internal_sram/internalram32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/internal_sram/internalram32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InternalRam32K-SYN " "Found design unit 1: InternalRam32K-SYN" {  } { { "Components/Internal_SRAM/InternalRam32K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Internal_SRAM/InternalRam32K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595519 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam32K " "Found entity 1: InternalRam32K" {  } { { "Components/Internal_SRAM/InternalRam32K.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/Components/Internal_SRAM/InternalRam32K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gs_z80_cpm_64kram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gs_z80_cpm_64kram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GS_Z80_CPM_64KRAM-struct " "Found design unit 1: GS_Z80_CPM_64KRAM-struct" {  } { { "GS_Z80_CPM_64KRAM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595527 ""} { "Info" "ISGN_ENTITY_NAME" "1 GS_Z80_CPM_64KRAM " "Found entity 1: GS_Z80_CPM_64KRAM" {  } { { "GS_Z80_CPM_64KRAM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595529 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595529 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568127595529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595529 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "n_RamCS GS_Z80_CPM_64KRAM.vhd(196) " "VHDL error at GS_Z80_CPM_64KRAM.vhd(196): object \"n_RamCS\" is used but not declared" {  } { { "GS_Z80_CPM_64KRAM.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/Retro-Computers/Z80/VHDL/GS-Z80-CPM-64KRAM/Microcomputer/GS_Z80_CPM_64KRAM.vhd" 196 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1568127595539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568127595649 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 10 10:59:55 2019 " "Processing ended: Tue Sep 10 10:59:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568127595649 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568127595649 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568127595649 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127595649 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568127596229 ""}
