Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 11 16:21:18 2021
| Host         : lucetre running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mm_multiplier_control_sets_placed.rpt
| Design       : mm_multiplier
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   454 |
| Unused register locations in slices containing registers |   502 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |           96 |
|      7 |            1 |
|     12 |            1 |
|    16+ |          355 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           29572 |         5722 |
| No           | No                    | Yes                    |              70 |           22 |
| No           | Yes                   | No                     |            5152 |         1191 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4096 |         1295 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                           Enable Signal                          |                                                                            Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                                   |                                                                  | rst_cnt_done                                                                                                                                                           |                1 |              3 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | rst_cnt_load                                                                                                                                                           |                2 |              7 |
|  clk_IBUF_BUFG                                                   |                                                                  | reset_IBUF                                                                                                                                                             |                4 |             12 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | rst_cnt_harv                                                                                                                                                           |                6 |             19 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                7 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                7 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  MATRIX[0].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                  | rst_cnt_calc                                                                                                                                                           |                9 |             29 |
|  clk_IBUF_BUFG                                                   | gb_reg[76]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[80]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               20 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[84]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[78]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[52]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[56]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               21 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[77]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[79]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[88]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               18 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[74]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[83]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[89]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               16 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[61]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[75]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[90]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               15 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[91]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[93]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[72]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[94]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[49]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[68]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               15 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[70]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[95]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[73]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               14 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[50]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[82]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[58]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[85]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[54]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[81]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[86]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[92]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[48]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               15 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[31].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[0].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[9].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[10].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[11].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[12].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[13].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[15].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[14].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[16].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[17].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[18].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[25].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[19].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[20].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/E[0]                                            | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_22[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_24[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_27[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_16[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_26[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_28[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_12[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_13[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_15[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_2[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_10[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_11[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_23[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_25[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1][0]                         | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_29[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_3[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_4[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_5[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_6[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_7[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_8[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_9[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_20[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_19[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_21[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_0[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_14[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_17[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_1[0]                       | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/present_state_reg[1]_18[0]                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[22].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[23].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[24].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[6].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[26].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[27].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[28].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[2].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[29].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[30].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[3].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[4].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[5].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[7].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[8].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  | MATRIX[28].MY_PE/SR[0]                                                                                                                                                 |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[33]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               14 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[34]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               14 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[40]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               15 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[46]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               16 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[47]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[36]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[38]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[39]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[35]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[32]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               19 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[37]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[41]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               15 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[43]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[42]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[44]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[45]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[53]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[55]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[64]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               16 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[87]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |                9 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[60]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[67]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[59]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               17 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[62]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[51]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               13 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[63]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               15 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[65]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               15 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[66]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               12 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[71]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[57]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               18 |             32 |
|  clk_IBUF_BUFG                                                   | gb_reg[69]0                                                      | gb[0][31]_i_1_n_0                                                                                                                                                      |               11 |             32 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               14 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               15 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               15 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               16 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               14 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               15 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               18 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               19 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               15 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               17 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               15 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               15 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               14 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               14 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               17 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               17 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  |                                                                                                                                                                        |             5722 |          31908 |
+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


