# Lab assignment 6
## 1. Preparation tasks :
#### Timing diagram figure for displaying value 3.142 :


## 2. Display driver :
#### Listing of VHDL code of the process p_mux with syntax highlighting:

```vhdl

```

#### Listing of VHDL testbench file tb_driver_7seg_4digits with syntax highlighting and asserts :

```vhdl

```
#### Screenshot with simulated time waveforms; always display all inputs and outputs :
![screenshot](/obrazky/cv6_screen.png)

#### Listing of VHDL architecture of the top layer

## 3. Eight-digit driver : 
![obrazok](/obrazky/cv6_nakreslene.png)
