# Cadence Design Systems, Inc.
# Allegro PCB Router Automatic Router
# Allegro PCB Router V16.0 made 2007/06/11 at 16:21:08
# Running on host 
# 
#            Command Line Parameters
#            -----------------------
# Design File Name : E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2\ov7720_V2.dsn
# Initialization options:
#   -do pasde.do
# Status File Name : E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2\monitor.sts
select_product  Allegro PCB SI GXL
# Use Colormap In Design File.
#
#
#
#
# do $/ov7720_V2_rules.do
define (region NO_TYPE_NO_TYPE_8_0 (polygon TOP 0 536.4800 756.1500 756.4600 756.1500 756.4600 531.3500 536.4800 531.3500 536.4800 756.1500 ))
define (region NO_TYPE_NO_TYPE_8_3 (polygon BOTTOM 0 536.4800 756.1500 756.4600 756.1500 756.4600 531.3500 536.4800 531.3500 536.4800 756.1500 ))
define (region NO_TYPE_NO_TYPE_POWER_PH_9_0 (polygon TOP 0 536.4800 756.1500 756.4600 756.1500 756.4600 531.3500 536.4800 531.3500 536.4800 756.1500 )
       (region_class POWER_PH))
define (region NO_TYPE_NO_TYPE_POWER_PH_9_3 (polygon BOTTOM 0 536.4800 756.1500 756.4600 756.1500 756.4600 531.3500 536.4800 531.3500 536.4800 756.1500 )
       (region_class POWER_PH))
define (region NO_TYPE_NO_TYPE_POWER_SP_10_0 (polygon TOP 0 536.4800 756.1500 756.4600 756.1500 756.4600 531.3500 536.4800 531.3500 536.4800 756.1500 )
       (region_class POWER_SP))
define (region NO_TYPE_NO_TYPE_POWER_SP_10_3 (polygon BOTTOM 0 536.4800 756.1500 756.4600 756.1500 756.4600 531.3500 536.4800 531.3500 536.4800 756.1500 )
       (region_class POWER_SP))
define (region NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (polygon TOP 0 536.4800 756.1500 756.4600 756.1500 756.4600 531.3500 536.4800 531.3500 536.4800 756.1500 )
       (region_class_class (classes POWER_SP POWER_SP)))
define (region NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (polygon BOTTOM 0 536.4800 756.1500 756.4600 756.1500 756.4600 531.3500 536.4800 531.3500 536.4800 756.1500 )
       (region_class_class (classes POWER_SP POWER_SP)))
rule PCB (width 4.1000)
rule PCB (clearance 4.1000 (type wire_wire))
rule PCB (clearance 4.1000 (type wire_smd))
rule PCB (clearance 4.1000 (type wire_pin))
rule PCB (clearance 4.1000 (type wire_via))
rule PCB (clearance 4.1000 (type smd_smd))
rule PCB (clearance 4.1000 (type smd_pin))
rule PCB (clearance 4.1000 (type smd_via))
rule PCB (clearance 4.1000 (type pin_pin))
rule PCB (clearance 4.1000 (type pin_via))
rule PCB (clearance 4.1000 (type via_via))
rule PCB (clearance 4.1000 (type test_test))
rule PCB (clearance 4.1000 (type test_wire))
rule PCB (clearance 4.1000 (type test_smd))
rule PCB (clearance 4.1000 (type test_pin))
rule PCB (clearance 4.1000 (type test_via))
rule PCB (clearance 6.1000 (type buried_via_gap))
rule PCB (clearance 0 (type area_wire))
rule PCB (clearance 0 (type area_smd))
rule PCB (clearance 0 (type area_area))
rule PCB (clearance 0 (type area_pin))
rule PCB (clearance 0 (type area_via))
rule PCB (clearance 0 (type area_test))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type wire_wire))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type wire_smd))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type wire_pin))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type wire_via))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type smd_smd))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type smd_pin))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type smd_via))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type pin_pin))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type pin_via))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type via_via))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type test_test))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type test_wire))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type test_smd))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type test_pin))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type test_via))
rule class_class POWER_SP POWER_SP (clearance 6.1000 (type buried_via_gap))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type wire_wire))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type wire_smd))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type wire_pin))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type wire_via))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type smd_smd))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type smd_pin))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type smd_via))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type pin_pin))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type pin_via))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type via_via))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type test_test))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type test_wire))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type test_smd))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type test_pin))
rule region NO_TYPE_NO_TYPE_8_0 (clearance 4.1000 (type test_via))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type wire_wire))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type wire_smd))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type wire_pin))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type wire_via))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type smd_smd))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type smd_pin))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type smd_via))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type pin_pin))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type pin_via))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type via_via))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type test_test))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type test_wire))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type test_smd))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type test_pin))
rule region NO_TYPE_NO_TYPE_8_3 (clearance 4.1000 (type test_via))
rule region_class NO_TYPE_NO_TYPE_POWER_PH_9_0 (width 6.1000)
rule region_class NO_TYPE_NO_TYPE_POWER_PH_9_3 (width 6.1000)
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type wire_wire))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type wire_smd))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type wire_pin))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type wire_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type smd_smd))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type smd_pin))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type smd_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type pin_pin))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type pin_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type via_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type test_test))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type test_wire))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type test_smd))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type test_pin))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_0 (clearance 4.1000 (type test_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type wire_wire))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type wire_smd))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type wire_pin))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type wire_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type smd_smd))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type smd_pin))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type smd_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type pin_pin))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type pin_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type via_via))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type test_test))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type test_wire))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type test_smd))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type test_pin))
rule region_class NO_TYPE_NO_TYPE_POWER_SP_10_3 (clearance 4.1000 (type test_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type wire_wire))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type wire_smd))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type wire_pin))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type wire_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type smd_smd))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type smd_pin))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type smd_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type pin_pin))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type pin_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type via_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type test_test))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type test_wire))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type test_smd))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type test_pin))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_0 (clearance 6.1000 (type test_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type wire_wire))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type wire_smd))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type wire_pin))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type wire_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type smd_smd))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type smd_pin))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type smd_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type pin_pin))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type pin_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type via_via))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type test_test))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type test_wire))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type test_smd))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type test_pin))
rule region_class_class NO_TYPE_NO_TYPE_POWER_SP_POWER_SP_11_3 (clearance 6.1000 (type test_via))
rule pcb (tjunction on)(junction_type all)
rule pcb (staggered_via on (min_gap 6.1000)(max_gap -0.0001))
rule layer TOP (restricted_layer_length_factor 1)
rule layer BOTTOM (restricted_layer_length_factor 1)
defkey (q ) (write session E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/ov7720_V2.ses;quit)
quit)
write colormap _notify.std
route 20
miter
center
quit -c
write session E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2\ov7720_V2.ses
 popdown save_quit
quit -c
