// Seed: 1428749736
`default_nettype id_2 `celldefine
`define pp_7 (  pp_8  )  0
module module_0 (
    output logic id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6
);
  logic id_7 = ~(id_7);
  type_13 id_8 (
      .id_0(1),
      .id_1(id_7)
  );
endmodule
