{
  "design": {
    "design_info": {
      "boundary_crc": "0xECE2057AE31C1E47",
      "device": "xcvu11p-flga2577-1-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/bd_0",
      "name": "bd_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "hls_inst": ""
    },
    "interface_ports": {
      "ap_ctrl": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:acc_handshake:1.0",
        "vlnv": "xilinx.com:interface:acc_handshake_rtl:1.0",
        "port_maps": {
          "start": {
            "physical_name": "ap_ctrl_start",
            "direction": "I"
          },
          "done": {
            "physical_name": "ap_ctrl_done",
            "direction": "O"
          },
          "idle": {
            "physical_name": "ap_ctrl_idle",
            "direction": "O"
          },
          "ready": {
            "physical_name": "ap_ctrl_ready",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "cout": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "cout_ap_vld": {
        "direction": "O"
      },
      "sum_i": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "sum_o": {
        "type": "data",
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "sum_o_ap_vld": {
        "direction": "O"
      },
      "x": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "y": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "hls_inst": {
        "vlnv": "xilinx.com:hls:two_full_adders_cascaded:1.0",
        "ip_revision": "2113494960",
        "xci_name": "bd_0_hls_inst_0",
        "xci_path": "ip\\bd_0_hls_inst_0\\bd_0_hls_inst_0.xci",
        "inst_hier_path": "hls_inst"
      }
    },
    "interface_nets": {
      "ap_ctrl_0_1": {
        "interface_ports": [
          "ap_ctrl",
          "hls_inst/ap_ctrl"
        ]
      }
    },
    "nets": {
      "hls_inst_cout": {
        "ports": [
          "hls_inst/cout",
          "cout"
        ]
      },
      "hls_inst_cout_ap_vld": {
        "ports": [
          "hls_inst/cout_ap_vld",
          "cout_ap_vld"
        ]
      },
      "hls_inst_sum_o": {
        "ports": [
          "hls_inst/sum_o",
          "sum_o"
        ]
      },
      "hls_inst_sum_o_ap_vld": {
        "ports": [
          "hls_inst/sum_o_ap_vld",
          "sum_o_ap_vld"
        ]
      },
      "sum_i_0_1": {
        "ports": [
          "sum_i",
          "hls_inst/sum_i"
        ]
      },
      "x_0_1": {
        "ports": [
          "x",
          "hls_inst/x"
        ]
      },
      "y_0_1": {
        "ports": [
          "y",
          "hls_inst/y"
        ]
      }
    }
  }
}