verilog xil_defaultlib -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"c:/CornellTPU/dmaSystem/dmaSystem.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_tpu_top_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../bd/design_1/ipshared/3380/hdl/tpu_top_slave_lite_v1_0_S00_AXI.v" \

sv xil_defaultlib -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ipshared/3380/887b/bram_top.sv" \
"../../../bd/design_1/ipshared/3380/887b/compute_top.sv" \
"../../../bd/design_1/ipshared/3380/887b/vadd.sv" \

verilog xil_defaultlib -i "../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/7711/hdl" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../dmaSystem.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog" \
"../../../bd/design_1/ipshared/3380/hdl/tpu_top.v" \
"../../../bd/design_1/ip/design_1_tpu_top_0_0/sim/design_1_tpu_top_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
