{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627480148758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627480148766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 14:49:08 2021 " "Processing started: Wed Jul 28 14:49:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627480148766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627480148766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_5 -c lab2_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_5 -c lab2_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627480148766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627480149563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627480149563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_7-Behavioral " "Found design unit 1: seg_7-Behavioral" {  } { { "seg_7.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/seg_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627480164315 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/seg_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627480164315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627480164315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuit_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuit_B-bhv " "Found design unit 1: circuit_B-bhv" {  } { { "circuit_B.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/circuit_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627480164321 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuit_B " "Found entity 1: circuit_B" {  } { { "circuit_B.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/circuit_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627480164321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627480164321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2_5-bhv " "Found design unit 1: lab2_5-bhv" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627480164326 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2_5 " "Found entity 1: lab2_5" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627480164326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627480164326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_5 " "Elaborating entity \"lab2_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627480164376 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T0 lab2_5.vhd(41) " "VHDL Process Statement warning at lab2_5.vhd(41): signal \"T0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627480164414 "|lab2_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T0 lab2_5.vhd(48) " "VHDL Process Statement warning at lab2_5.vhd(48): signal \"T0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627480164414 "|lab2_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z0 lab2_5.vhd(48) " "VHDL Process Statement warning at lab2_5.vhd(48): signal \"Z0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627480164414 "|lab2_5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 lab2_5.vhd(49) " "VHDL Process Statement warning at lab2_5.vhd(49): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627480164414 "|lab2_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:seg_5 " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:seg_5\"" {  } { { "lab2_5.vhd" "seg_5" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627480164476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit_B circuit_B:seg_1 " "Elaborating entity \"circuit_B\" for hierarchy \"circuit_B:seg_1\"" {  } { { "lab2_5.vhd" "seg_1" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627480164496 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627480165136 "|lab2_5|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627480165136 "|lab2_5|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab2_5.vhd" "" { Text "C:/Users/USER/Documents/2nd semester/eee308/labs/clab2/lab2_5/lab2_5.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627480165136 "|lab2_5|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627480165136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627480165236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627480166076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627480166076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627480166156 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627480166156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627480166156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627480166156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627480166186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 28 14:49:26 2021 " "Processing ended: Wed Jul 28 14:49:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627480166186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627480166186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627480166186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627480166186 ""}
