<module root_context_id="vsl: basic_cells flip_flop schematic vl: auCdl cmos_sch schematic" close_brace=">" name="" open_brace="&lt;" version="1" hierarchy_delimiter=".">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic" dst="invr"/>
<mapping src="vsl: basic_cells flip_flop schematic vl: auCdl cmos_sch schematic" dst="flip_flop"/>
<mapping src="vsl: PRIMLIB pe auCdl" dst="pe"/>
<mapping src="vsl: PRIMLIB ne auCdl" dst="ne"/>
</forward>
<reverse>
<mapping src="invr" dst="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic"/>
<mapping src="flip_flop" dst="vsl: basic_cells flip_flop schematic vl: auCdl cmos_sch schematic"/>
<mapping src="pe" dst="vsl: PRIMLIB pe auCdl"/>
<mapping src="ne" dst="vsl: PRIMLIB ne auCdl"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic" dst="invr"/>
<mapping src="vsl: basic_cells flip_flop schematic vl: auCdl cmos_sch schematic" dst="flip_flop"/>
<mapping src="vsl: PRIMLIB pe auCdl" dst="pe"/>
<mapping src="vsl: PRIMLIB ne auCdl" dst="ne"/>
</forward>
<reverse>
<mapping src="invr" dst="vsl: GATES_HD invr schematic vl: auCdl cmos_sch schematic"/>
<mapping src="flip_flop" dst="vsl: basic_cells flip_flop schematic vl: auCdl cmos_sch schematic"/>
<mapping src="pe" dst="vsl: PRIMLIB pe auCdl"/>
<mapping src="ne" dst="vsl: PRIMLIB ne auCdl"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>basic_cells</lib>
<cell>flip_flop</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl cmos_sch schematic</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
