// Seed: 541143056
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wand id_5,
    output tri id_6,
    input wand id_7,
    input uwire id_8,
    input uwire id_9,
    output tri id_10,
    output wire id_11,
    output wand id_12,
    output wand id_13,
    input uwire id_14,
    input wand id_15
);
  assign id_13 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd65
) (
    input supply0 id_0,
    output wire id_1,
    input tri id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    output wand id_6,
    output tri id_7,
    output tri _id_8,
    input wor id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri1 id_12,
    input tri1 id_13
);
  wire id_15;
  logic [-1 : id_8] id_16 = id_16;
  assign id_6 = -1 - id_2;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_13,
      id_3,
      id_0,
      id_6,
      id_12,
      id_10,
      id_12,
      id_1,
      id_6,
      id_6,
      id_7,
      id_5,
      id_2
  );
endmodule
