// Seed: 1573582069
module module_0 (
    input tri id_0
);
  wire id_2;
  wor id_3, id_4;
  assign id_4 = 1;
  parameter id_5 = 1 ^ 1'b0 | -1 == -1'h0 || 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    output uwire id_3,
    input wor id_4
);
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  uwire id_0
    , id_5,
    output tri1  id_1,
    input  tri   id_2,
    input  wire  id_3
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 (id_0);
endmodule
