// Seed: 1298009068
module module_0 ();
  id_1(
      id_2 || id_3 == 1 * -1 + ~-1
  );
  wire id_4, id_5, id_6;
  parameter id_7 = id_7;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_3 = id_2;
  wor  id_4;
  wire id_5;
  wire id_6;
  id_7(
      -1 ? 1 : id_1, id_1
  );
  always begin : LABEL_0
    id_3 = id_2;
    id_4 = 1;
  end
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
