How to write a testbench?

1. Declare local reg and wire identifiers
2. Instantiate the module under test
3. Specify a stopwatch to stop simulation
4. Generate stimuli, using initial and always
5. Dsiplay the output response ( text or graphics or both)
