// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[9..11], a=ram1load, b=ram2load, c=ram3load, d=ram4load, e=ram5load, f=ram6load, g=ram7load, h=ram8load);
    RAM512(in=in, load=ram1load, address=address[0..8], out=ram1out);
    RAM512(in=in, load=ram2load, address=address[0..8], out=ram2out);
    RAM512(in=in, load=ram3load, address=address[0..8], out=ram3out);
    RAM512(in=in, load=ram4load, address=address[0..8], out=ram4out);
    RAM512(in=in, load=ram5load, address=address[0..8], out=ram5out);
    RAM512(in=in, load=ram6load, address=address[0..8], out=ram6out);
    RAM512(in=in, load=ram7load, address=address[0..8], out=ram7out);
    RAM512(in=in, load=ram8load, address=address[0..8], out=ram8out);
    Mux8Way16(a=ram1out, b=ram2out, c=ram3out, d=ram4out, e=ram5out, f=ram6out, g=ram7out, h=ram8out, sel=address[9..11], out=out);
}