; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 6
; RUN: llc -mtriple=aarch64-linux-unknown-gnu %s -o - | FileCheck %s

define i8 @clmul_i8(i8 %x, i8 %y) {
; CHECK-LABEL: clmul_i8:
; CHECK:       // %bb.0:
; CHECK-NEXT:    and w8, w1, #0x2
; CHECK-NEXT:    and w9, w1, #0x1
; CHECK-NEXT:    and w10, w1, #0x4
; CHECK-NEXT:    mul w8, w0, w8
; CHECK-NEXT:    and w11, w1, #0x8
; CHECK-NEXT:    and w12, w1, #0x10
; CHECK-NEXT:    mul w9, w0, w9
; CHECK-NEXT:    and w13, w1, #0x20
; CHECK-NEXT:    and w14, w1, #0x40
; CHECK-NEXT:    mul w10, w0, w10
; CHECK-NEXT:    mul w11, w0, w11
; CHECK-NEXT:    mul w12, w0, w12
; CHECK-NEXT:    eor w8, w9, w8
; CHECK-NEXT:    and w9, w1, #0xffffff80
; CHECK-NEXT:    mul w13, w0, w13
; CHECK-NEXT:    mul w14, w0, w14
; CHECK-NEXT:    eor w10, w10, w11
; CHECK-NEXT:    mul w9, w0, w9
; CHECK-NEXT:    eor w8, w8, w10
; CHECK-NEXT:    eor w11, w12, w13
; CHECK-NEXT:    eor w10, w11, w14
; CHECK-NEXT:    eor w8, w8, w10
; CHECK-NEXT:    eor w0, w8, w9
; CHECK-NEXT:    ret
  %a = call i8 @llvm.clmul.i8(i8 %x, i8 %y)
  ret i8 %a
}

define i16 @clmul_i16(i16 %x, i16 %y) {
; CHECK-LABEL: clmul_i16:
; CHECK:       // %bb.0:
; CHECK-NEXT:    and w8, w1, #0x2
; CHECK-NEXT:    and w9, w1, #0x1
; CHECK-NEXT:    and w10, w1, #0x4
; CHECK-NEXT:    mul w8, w0, w8
; CHECK-NEXT:    and w11, w1, #0x8
; CHECK-NEXT:    and w12, w1, #0x10
; CHECK-NEXT:    mul w9, w0, w9
; CHECK-NEXT:    and w13, w1, #0x20
; CHECK-NEXT:    and w15, w1, #0x80
; CHECK-NEXT:    mul w10, w0, w10
; CHECK-NEXT:    and w16, w1, #0x100
; CHECK-NEXT:    and w2, w1, #0x800
; CHECK-NEXT:    mul w11, w0, w11
; CHECK-NEXT:    and w14, w1, #0x40
; CHECK-NEXT:    and w17, w1, #0x200
; CHECK-NEXT:    mul w12, w0, w12
; CHECK-NEXT:    eor w8, w9, w8
; CHECK-NEXT:    and w9, w1, #0x1000
; CHECK-NEXT:    mul w13, w0, w13
; CHECK-NEXT:    and w18, w1, #0x400
; CHECK-NEXT:    mul w15, w0, w15
; CHECK-NEXT:    eor w10, w10, w11
; CHECK-NEXT:    and w11, w1, #0x2000
; CHECK-NEXT:    mul w16, w0, w16
; CHECK-NEXT:    eor w8, w8, w10
; CHECK-NEXT:    and w10, w1, #0x4000
; CHECK-NEXT:    mul w2, w0, w2
; CHECK-NEXT:    eor w12, w12, w13
; CHECK-NEXT:    and w13, w1, #0xffff8000
; CHECK-NEXT:    mul w9, w0, w9
; CHECK-NEXT:    mul w14, w0, w14
; CHECK-NEXT:    eor w15, w15, w16
; CHECK-NEXT:    mul w17, w0, w17
; CHECK-NEXT:    mul w11, w0, w11
; CHECK-NEXT:    eor w9, w2, w9
; CHECK-NEXT:    mul w18, w0, w18
; CHECK-NEXT:    eor w12, w12, w14
; CHECK-NEXT:    mul w10, w0, w10
; CHECK-NEXT:    eor w14, w15, w17
; CHECK-NEXT:    eor w8, w8, w12
; CHECK-NEXT:    mul w13, w0, w13
; CHECK-NEXT:    eor w9, w9, w11
; CHECK-NEXT:    eor w11, w14, w18
; CHECK-NEXT:    eor w9, w9, w10
; CHECK-NEXT:    eor w8, w8, w11
; CHECK-NEXT:    eor w9, w9, w13
; CHECK-NEXT:    eor w0, w8, w9
; CHECK-NEXT:    ret
  %a = call i16 @llvm.clmul.i16(i16 %x, i16 %y)
  ret i16 %a
}

define i32 @clmul_i32(i32 %x, i32 %y) {
; CHECK-LABEL: clmul_i32:
; CHECK:       // %bb.0:
; CHECK-NEXT:    and w8, w1, #0x2
; CHECK-NEXT:    and w9, w1, #0x1
; CHECK-NEXT:    and w10, w1, #0x4
; CHECK-NEXT:    mul w8, w0, w8
; CHECK-NEXT:    and w11, w1, #0x8
; CHECK-NEXT:    and w12, w1, #0x10
; CHECK-NEXT:    mul w9, w0, w9
; CHECK-NEXT:    and w13, w1, #0x20
; CHECK-NEXT:    and w14, w1, #0x40
; CHECK-NEXT:    mul w10, w0, w10
; CHECK-NEXT:    and w2, w1, #0x800
; CHECK-NEXT:    and w15, w1, #0x80
; CHECK-NEXT:    mul w11, w0, w11
; CHECK-NEXT:    and w16, w1, #0x100
; CHECK-NEXT:    and w17, w1, #0x200
; CHECK-NEXT:    mul w12, w0, w12
; CHECK-NEXT:    eor w8, w9, w8
; CHECK-NEXT:    and w9, w1, #0x1000
; CHECK-NEXT:    mul w13, w0, w13
; CHECK-NEXT:    and w18, w1, #0x400
; CHECK-NEXT:    mul w14, w0, w14
; CHECK-NEXT:    eor w10, w10, w11
; CHECK-NEXT:    and w11, w1, #0x2000
; CHECK-NEXT:    mul w2, w0, w2
; CHECK-NEXT:    eor w8, w8, w10
; CHECK-NEXT:    and w10, w1, #0x4000
; CHECK-NEXT:    mul w9, w0, w9
; CHECK-NEXT:    eor w12, w12, w13
; CHECK-NEXT:    and w13, w1, #0x8000
; CHECK-NEXT:    mul w15, w0, w15
; CHECK-NEXT:    eor w12, w12, w14
; CHECK-NEXT:    and w14, w1, #0x10000
; CHECK-NEXT:    mul w16, w0, w16
; CHECK-NEXT:    eor w8, w8, w12
; CHECK-NEXT:    and w12, w1, #0x20000
; CHECK-NEXT:    mul w11, w0, w11
; CHECK-NEXT:    eor w9, w2, w9
; CHECK-NEXT:    and w2, w1, #0x400000
; CHECK-NEXT:    mul w17, w0, w17
; CHECK-NEXT:    mul w10, w0, w10
; CHECK-NEXT:    eor w15, w15, w16
; CHECK-NEXT:    and w16, w1, #0x40000
; CHECK-NEXT:    mul w13, w0, w13
; CHECK-NEXT:    eor w9, w9, w11
; CHECK-NEXT:    and w11, w1, #0x800000
; CHECK-NEXT:    mul w18, w0, w18
; CHECK-NEXT:    eor w15, w15, w17
; CHECK-NEXT:    and w17, w1, #0x80000
; CHECK-NEXT:    mul w14, w0, w14
; CHECK-NEXT:    eor w9, w9, w10
; CHECK-NEXT:    and w10, w1, #0x1000000
; CHECK-NEXT:    mul w12, w0, w12
; CHECK-NEXT:    eor w9, w9, w13
; CHECK-NEXT:    and w13, w1, #0x2000000
; CHECK-NEXT:    mul w16, w0, w16
; CHECK-NEXT:    eor w15, w15, w18
; CHECK-NEXT:    and w18, w1, #0x100000
; CHECK-NEXT:    mul w2, w0, w2
; CHECK-NEXT:    eor w8, w8, w15
; CHECK-NEXT:    and w15, w1, #0x200000
; CHECK-NEXT:    mul w11, w0, w11
; CHECK-NEXT:    eor w12, w14, w12
; CHECK-NEXT:    and w14, w1, #0x4000000
; CHECK-NEXT:    mul w17, w0, w17
; CHECK-NEXT:    eor w12, w12, w16
; CHECK-NEXT:    and w16, w1, #0x8000000
; CHECK-NEXT:    mul w10, w0, w10
; CHECK-NEXT:    eor w8, w8, w9
; CHECK-NEXT:    mul w13, w0, w13
; CHECK-NEXT:    eor w11, w2, w11
; CHECK-NEXT:    and w2, w1, #0x20000000
; CHECK-NEXT:    mul w18, w0, w18
; CHECK-NEXT:    eor w12, w12, w17
; CHECK-NEXT:    and w17, w1, #0x10000000
; CHECK-NEXT:    mul w14, w0, w14
; CHECK-NEXT:    eor w10, w11, w10
; CHECK-NEXT:    and w11, w1, #0x40000000
; CHECK-NEXT:    mul w15, w0, w15
; CHECK-NEXT:    eor w10, w10, w13
; CHECK-NEXT:    and w13, w1, #0x80000000
; CHECK-NEXT:    mul w16, w0, w16
; CHECK-NEXT:    eor w12, w12, w18
; CHECK-NEXT:    mul w17, w0, w17
; CHECK-NEXT:    eor w10, w10, w14
; CHECK-NEXT:    mul w2, w0, w2
; CHECK-NEXT:    eor w9, w12, w15
; CHECK-NEXT:    mul w11, w0, w11
; CHECK-NEXT:    eor w10, w10, w16
; CHECK-NEXT:    eor w8, w8, w9
; CHECK-NEXT:    mul w13, w0, w13
; CHECK-NEXT:    eor w9, w10, w17
; CHECK-NEXT:    eor w8, w8, w9
; CHECK-NEXT:    eor w10, w2, w11
; CHECK-NEXT:    eor w9, w10, w13
; CHECK-NEXT:    eor w0, w8, w9
; CHECK-NEXT:    ret
  %a = call i32 @llvm.clmul.i32(i32 %x, i32 %y)
  ret i32 %a
}

define i64 @clmul_i64(i64 %x, i64 %y) {
; CHECK-LABEL: clmul_i64:
; CHECK:       // %bb.0:
; CHECK-NEXT:    sub sp, sp, #304
; CHECK-NEXT:    stp x29, x30, [sp, #208] // 16-byte Folded Spill
; CHECK-NEXT:    stp x28, x27, [sp, #224] // 16-byte Folded Spill
; CHECK-NEXT:    stp x26, x25, [sp, #240] // 16-byte Folded Spill
; CHECK-NEXT:    stp x24, x23, [sp, #256] // 16-byte Folded Spill
; CHECK-NEXT:    stp x22, x21, [sp, #272] // 16-byte Folded Spill
; CHECK-NEXT:    stp x20, x19, [sp, #288] // 16-byte Folded Spill
; CHECK-NEXT:    .cfi_def_cfa_offset 304
; CHECK-NEXT:    .cfi_offset w19, -8
; CHECK-NEXT:    .cfi_offset w20, -16
; CHECK-NEXT:    .cfi_offset w21, -24
; CHECK-NEXT:    .cfi_offset w22, -32
; CHECK-NEXT:    .cfi_offset w23, -40
; CHECK-NEXT:    .cfi_offset w24, -48
; CHECK-NEXT:    .cfi_offset w25, -56
; CHECK-NEXT:    .cfi_offset w26, -64
; CHECK-NEXT:    .cfi_offset w27, -72
; CHECK-NEXT:    .cfi_offset w28, -80
; CHECK-NEXT:    .cfi_offset w30, -88
; CHECK-NEXT:    .cfi_offset w29, -96
; CHECK-NEXT:    and x8, x1, #0x2
; CHECK-NEXT:    mul x9, x0, x8
; CHECK-NEXT:    and x8, x1, #0x1
; CHECK-NEXT:    mul x10, x0, x8
; CHECK-NEXT:    and x8, x1, #0x4
; CHECK-NEXT:    mul x11, x0, x8
; CHECK-NEXT:    and x8, x1, #0x8
; CHECK-NEXT:    mul x13, x0, x8
; CHECK-NEXT:    and x8, x1, #0x10
; CHECK-NEXT:    eor x9, x10, x9
; CHECK-NEXT:    mul x12, x0, x8
; CHECK-NEXT:    and x8, x1, #0x20
; CHECK-NEXT:    mul x14, x0, x8
; CHECK-NEXT:    and x8, x1, #0x40
; CHECK-NEXT:    eor x10, x11, x13
; CHECK-NEXT:    and x11, x1, #0x10000000000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #200] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x80
; CHECK-NEXT:    mul x15, x0, x8
; CHECK-NEXT:    and x8, x1, #0x100
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #160] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x200
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #152] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x400
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #184] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x800
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #192] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x1000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #144] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x2000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #136] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x4000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #176] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x8000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #168] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x10000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #120] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x20000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #80] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x40000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #72] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x80000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #104] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x100000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #96] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x200000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #128] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x400000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #112] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x800000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #64] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x1000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #40] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x2000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    ldr x30, [sp, #40] // 8-byte Reload
; CHECK-NEXT:    str x8, [sp, #32] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x4000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #56] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x8000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #48] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x10000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #88] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x20000000
; CHECK-NEXT:    mul x26, x0, x8
; CHECK-NEXT:    and x8, x1, #0x40000000
; CHECK-NEXT:    mul x22, x0, x8
; CHECK-NEXT:    and x8, x1, #0x80000000
; CHECK-NEXT:    mul x23, x0, x8
; CHECK-NEXT:    and x8, x1, #0x100000000
; CHECK-NEXT:    mul x24, x0, x8
; CHECK-NEXT:    and x8, x1, #0x200000000
; CHECK-NEXT:    eor x22, x26, x22
; CHECK-NEXT:    ldr x26, [sp, #32] // 8-byte Reload
; CHECK-NEXT:    mul x25, x0, x8
; CHECK-NEXT:    and x8, x1, #0x400000000
; CHECK-NEXT:    eor x22, x22, x23
; CHECK-NEXT:    and x23, x1, #0x400000000000000
; CHECK-NEXT:    mul x27, x0, x8
; CHECK-NEXT:    and x8, x1, #0x800000000
; CHECK-NEXT:    eor x22, x22, x24
; CHECK-NEXT:    ldr x24, [sp, #48] // 8-byte Reload
; CHECK-NEXT:    mul x28, x0, x8
; CHECK-NEXT:    and x8, x1, #0x1000000000
; CHECK-NEXT:    eor x22, x22, x25
; CHECK-NEXT:    ldr x25, [sp, #88] // 8-byte Reload
; CHECK-NEXT:    mul x29, x0, x8
; CHECK-NEXT:    and x8, x1, #0x2000000000
; CHECK-NEXT:    eor x22, x22, x27
; CHECK-NEXT:    mul x21, x0, x8
; CHECK-NEXT:    and x8, x1, #0x4000000000
; CHECK-NEXT:    mul x7, x0, x8
; CHECK-NEXT:    and x8, x1, #0x8000000000
; CHECK-NEXT:    mul x19, x0, x8
; CHECK-NEXT:    and x8, x1, #0x10000000000
; CHECK-NEXT:    mul x5, x0, x8
; CHECK-NEXT:    and x8, x1, #0x20000000000
; CHECK-NEXT:    eor x7, x21, x7
; CHECK-NEXT:    mul x6, x0, x8
; CHECK-NEXT:    and x8, x1, #0x40000000000
; CHECK-NEXT:    mul x20, x0, x8
; CHECK-NEXT:    and x8, x1, #0x80000000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    mul x23, x0, x23
; CHECK-NEXT:    str x8, [sp, #24] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x100000000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #16] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x200000000000
; CHECK-NEXT:    mul x8, x0, x8
; CHECK-NEXT:    str x8, [sp, #8] // 8-byte Spill
; CHECK-NEXT:    and x8, x1, #0x400000000000
; CHECK-NEXT:    mul x4, x0, x8
; CHECK-NEXT:    and x8, x1, #0x800000000000
; CHECK-NEXT:    mul x17, x0, x8
; CHECK-NEXT:    and x8, x1, #0x1000000000000
; CHECK-NEXT:    mul x18, x0, x8
; CHECK-NEXT:    and x8, x1, #0x2000000000000
; CHECK-NEXT:    mul x3, x0, x8
; CHECK-NEXT:    and x8, x1, #0x4000000000000
; CHECK-NEXT:    eor x17, x4, x17
; CHECK-NEXT:    mul x2, x0, x8
; CHECK-NEXT:    and x8, x1, #0x8000000000000
; CHECK-NEXT:    eor x17, x17, x18
; CHECK-NEXT:    and x18, x1, #0x4000000000000000
; CHECK-NEXT:    mul x16, x0, x8
; CHECK-NEXT:    eor x8, x9, x10
; CHECK-NEXT:    ldr x9, [sp, #160] // 8-byte Reload
; CHECK-NEXT:    eor x10, x12, x14
; CHECK-NEXT:    ldr x12, [sp, #80] // 8-byte Reload
; CHECK-NEXT:    eor x17, x17, x3
; CHECK-NEXT:    eor x9, x15, x9
; CHECK-NEXT:    mul x15, x0, x11
; CHECK-NEXT:    ldr x11, [sp, #200] // 8-byte Reload
; CHECK-NEXT:    eor x17, x17, x2
; CHECK-NEXT:    eor x10, x10, x11
; CHECK-NEXT:    ldr x11, [sp, #152] // 8-byte Reload
; CHECK-NEXT:    mul x18, x0, x18
; CHECK-NEXT:    eor x8, x8, x10
; CHECK-NEXT:    ldr x10, [sp, #184] // 8-byte Reload
; CHECK-NEXT:    eor x16, x17, x16
; CHECK-NEXT:    eor x9, x9, x11
; CHECK-NEXT:    and x11, x1, #0x20000000000000
; CHECK-NEXT:    ldr x17, [sp, #24] // 8-byte Reload
; CHECK-NEXT:    eor x9, x9, x10
; CHECK-NEXT:    mul x14, x0, x11
; CHECK-NEXT:    and x10, x1, #0x40000000000000
; CHECK-NEXT:    eor x11, x8, x9
; CHECK-NEXT:    ldr x8, [sp, #192] // 8-byte Reload
; CHECK-NEXT:    ldr x9, [sp, #144] // 8-byte Reload
; CHECK-NEXT:    mul x13, x0, x10
; CHECK-NEXT:    ldr x10, [sp, #136] // 8-byte Reload
; CHECK-NEXT:    eor x15, x16, x15
; CHECK-NEXT:    eor x8, x8, x9
; CHECK-NEXT:    ldr x9, [sp, #120] // 8-byte Reload
; CHECK-NEXT:    ldr x16, [sp, #16] // 8-byte Reload
; CHECK-NEXT:    eor x8, x8, x10
; CHECK-NEXT:    ldr x10, [sp, #72] // 8-byte Reload
; CHECK-NEXT:    eor x9, x9, x12
; CHECK-NEXT:    ldr x12, [sp, #176] // 8-byte Reload
; CHECK-NEXT:    eor x14, x15, x14
; CHECK-NEXT:    eor x9, x9, x10
; CHECK-NEXT:    and x10, x1, #0x80000000000000
; CHECK-NEXT:    ldr x15, [sp, #8] // 8-byte Reload
; CHECK-NEXT:    eor x8, x8, x12
; CHECK-NEXT:    ldr x12, [sp, #104] // 8-byte Reload
; CHECK-NEXT:    eor x13, x14, x13
; CHECK-NEXT:    eor x9, x9, x12
; CHECK-NEXT:    mul x12, x0, x10
; CHECK-NEXT:    ldr x10, [sp, #168] // 8-byte Reload
; CHECK-NEXT:    eor x8, x8, x10
; CHECK-NEXT:    ldr x10, [sp, #96] // 8-byte Reload
; CHECK-NEXT:    eor x8, x11, x8
; CHECK-NEXT:    ldr x11, [sp, #128] // 8-byte Reload
; CHECK-NEXT:    eor x9, x9, x10
; CHECK-NEXT:    and x10, x1, #0x100000000000000
; CHECK-NEXT:    eor x9, x9, x11
; CHECK-NEXT:    ldr x11, [sp, #64] // 8-byte Reload
; CHECK-NEXT:    mul x10, x0, x10
; CHECK-NEXT:    eor x8, x8, x9
; CHECK-NEXT:    ldr x9, [sp, #112] // 8-byte Reload
; CHECK-NEXT:    eor x9, x9, x11
; CHECK-NEXT:    and x11, x1, #0x200000000000000
; CHECK-NEXT:    eor x9, x9, x30
; CHECK-NEXT:    mul x11, x0, x11
; CHECK-NEXT:    eor x9, x9, x26
; CHECK-NEXT:    ldr x26, [sp, #56] // 8-byte Reload
; CHECK-NEXT:    eor x9, x9, x26
; CHECK-NEXT:    eor x9, x9, x24
; CHECK-NEXT:    and x24, x1, #0x800000000000000
; CHECK-NEXT:    eor x9, x9, x25
; CHECK-NEXT:    mul x24, x0, x24
; CHECK-NEXT:    eor x10, x10, x11
; CHECK-NEXT:    eor x8, x8, x9
; CHECK-NEXT:    eor x9, x22, x28
; CHECK-NEXT:    and x22, x1, #0x1000000000000000
; CHECK-NEXT:    eor x9, x9, x29
; CHECK-NEXT:    mul x21, x0, x22
; CHECK-NEXT:    and x11, x1, #0x8000000000000000
; CHECK-NEXT:    eor x8, x8, x9
; CHECK-NEXT:    eor x9, x7, x19
; CHECK-NEXT:    and x7, x1, #0x2000000000000000
; CHECK-NEXT:    eor x9, x9, x5
; CHECK-NEXT:    mul x4, x0, x7
; CHECK-NEXT:    eor x10, x10, x23
; CHECK-NEXT:    eor x9, x9, x6
; CHECK-NEXT:    eor x10, x10, x24
; CHECK-NEXT:    eor x9, x9, x20
; CHECK-NEXT:    mul x11, x0, x11
; CHECK-NEXT:    eor x9, x9, x17
; CHECK-NEXT:    eor x10, x10, x21
; CHECK-NEXT:    eor x9, x9, x16
; CHECK-NEXT:    ldp x20, x19, [sp, #288] // 16-byte Folded Reload
; CHECK-NEXT:    eor x9, x9, x15
; CHECK-NEXT:    eor x10, x10, x4
; CHECK-NEXT:    eor x8, x8, x9
; CHECK-NEXT:    eor x9, x13, x12
; CHECK-NEXT:    eor x10, x10, x18
; CHECK-NEXT:    ldp x22, x21, [sp, #272] // 16-byte Folded Reload
; CHECK-NEXT:    eor x8, x8, x9
; CHECK-NEXT:    ldp x24, x23, [sp, #256] // 16-byte Folded Reload
; CHECK-NEXT:    eor x9, x10, x11
; CHECK-NEXT:    ldp x26, x25, [sp, #240] // 16-byte Folded Reload
; CHECK-NEXT:    eor x0, x8, x9
; CHECK-NEXT:    ldp x28, x27, [sp, #224] // 16-byte Folded Reload
; CHECK-NEXT:    ldp x29, x30, [sp, #208] // 16-byte Folded Reload
; CHECK-NEXT:    add sp, sp, #304
; CHECK-NEXT:    ret
  %a = call i64 @llvm.clmul.i64(i64 %x, i64 %y)
  ret i64 %a
}
