
TRABALHO_FINAL_EMBARCADOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000045cc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000b0  20000000  000045cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004b0  200000b0  00004680  000200b0  2**4
                  ALLOC
  3 .stack        00002000  20000560  00004b30  000200b0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY
  6 .debug_info   00051351  00000000  00000000  00020131  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000628d  00000000  00000000  00071482  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000ab8b  00000000  00000000  0007770f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000820  00000000  00000000  0008229a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d78  00000000  00000000  00082aba  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000b6ce  00000000  00000000  00083832  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001715e  00000000  00000000  0008ef00  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00091f52  00000000  00000000  000a605e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001c34  00000000  00000000  00137fb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	60 25 00 20 89 2a 00 00 85 2a 00 00 85 2a 00 00     `%. .*...*...*..
	...
      2c:	85 2a 00 00 00 00 00 00 00 00 00 00 85 2a 00 00     .*...........*..
      3c:	85 2a 00 00 85 2a 00 00 85 2a 00 00 85 2a 00 00     .*...*...*...*..
      4c:	85 2a 00 00 85 2a 00 00 85 2a 00 00 39 18 00 00     .*...*...*..9...
      5c:	85 2a 00 00 85 2a 00 00 31 1e 00 00 41 1e 00 00     .*...*..1...A...
      6c:	51 1e 00 00 61 1e 00 00 71 1e 00 00 81 1e 00 00     Q...a...q.......
      7c:	85 2a 00 00 85 2a 00 00 85 2a 00 00 85 2a 00 00     .*...*...*...*..
      8c:	85 2a 00 00 85 2a 00 00 85 2a 00 00 85 2a 00 00     .*...*...*...*..
      9c:	85 2a 00 00 85 2a 00 00 85 2a 00 00 85 2a 00 00     .*...*...*...*..
      ac:	85 2a 00 00 00 00 00 00                             .*......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000b0 	.word	0x200000b0
      d4:	00000000 	.word	0x00000000
      d8:	000045cc 	.word	0x000045cc

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000b4 	.word	0x200000b4
     108:	000045cc 	.word	0x000045cc
     10c:	000045cc 	.word	0x000045cc
     110:	00000000 	.word	0x00000000

00000114 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     114:	b5f0      	push	{r4, r5, r6, r7, lr}
     116:	b083      	sub	sp, #12
     118:	466b      	mov	r3, sp
     11a:	1ddf      	adds	r7, r3, #7
     11c:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11e:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x38>)
     120:	4c0b      	ldr	r4, [pc, #44]	; (150 <ssd1306_write_command+0x3c>)
     122:	2201      	movs	r2, #1
     124:	0031      	movs	r1, r6
     126:	0020      	movs	r0, r4
     128:	4d0a      	ldr	r5, [pc, #40]	; (154 <ssd1306_write_command+0x40>)
     12a:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     12c:	2280      	movs	r2, #128	; 0x80
     12e:	05d2      	lsls	r2, r2, #23
     130:	4b09      	ldr	r3, [pc, #36]	; (158 <ssd1306_write_command+0x44>)
     132:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     134:	2201      	movs	r2, #1
     136:	0039      	movs	r1, r7
     138:	0020      	movs	r0, r4
     13a:	4b08      	ldr	r3, [pc, #32]	; (15c <ssd1306_write_command+0x48>)
     13c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13e:	2200      	movs	r2, #0
     140:	0031      	movs	r1, r6
     142:	0020      	movs	r0, r4
     144:	47a8      	blx	r5
}
     146:	b003      	add	sp, #12
     148:	bdf0      	pop	{r4, r5, r6, r7, pc}
     14a:	46c0      	nop			; (mov r8, r8)
     14c:	200003c8 	.word	0x200003c8
     150:	2000038c 	.word	0x2000038c
     154:	00000769 	.word	0x00000769
     158:	41004480 	.word	0x41004480
     15c:	0000085d 	.word	0x0000085d

00000160 <ssd1306_init>:
{
     160:	b5f0      	push	{r4, r5, r6, r7, lr}
     162:	b091      	sub	sp, #68	; 0x44
	delay_init();
     164:	4b60      	ldr	r3, [pc, #384]	; (2e8 <ssd1306_init+0x188>)
     166:	4798      	blx	r3
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     168:	4c60      	ldr	r4, [pc, #384]	; (2ec <ssd1306_init+0x18c>)
     16a:	2331      	movs	r3, #49	; 0x31
     16c:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     16e:	2300      	movs	r3, #0
     170:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     172:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     174:	a902      	add	r1, sp, #8
     176:	2201      	movs	r2, #1
     178:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     17a:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     17c:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     17e:	2031      	movs	r0, #49	; 0x31
     180:	4b5b      	ldr	r3, [pc, #364]	; (2f0 <ssd1306_init+0x190>)
     182:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     184:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     186:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     188:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
     18a:	2900      	cmp	r1, #0
     18c:	d104      	bne.n	198 <ssd1306_init+0x38>
		return &(ports[port_index]->Group[group_index]);
     18e:	095a      	lsrs	r2, r3, #5
     190:	01d2      	lsls	r2, r2, #7
     192:	4958      	ldr	r1, [pc, #352]	; (2f4 <ssd1306_init+0x194>)
     194:	468c      	mov	ip, r1
     196:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     198:	261f      	movs	r6, #31
     19a:	4033      	ands	r3, r6
     19c:	2501      	movs	r5, #1
     19e:	0029      	movs	r1, r5
     1a0:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
     1a2:	6191      	str	r1, [r2, #24]
	config->mode             = SPI_MODE_MASTER;
     1a4:	ac02      	add	r4, sp, #8
     1a6:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1a8:	2300      	movs	r3, #0
     1aa:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1ac:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1ae:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     1b0:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     1b2:	74a5      	strb	r5, [r4, #18]
	config->select_slave_low_detect_enable= true;
     1b4:	74e5      	strb	r5, [r4, #19]
	config->master_slave_select_enable= false;
     1b6:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     1b8:	2224      	movs	r2, #36	; 0x24
     1ba:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1bc:	3a18      	subs	r2, #24
     1be:	2100      	movs	r1, #0
     1c0:	a808      	add	r0, sp, #32
     1c2:	4b4d      	ldr	r3, [pc, #308]	; (2f8 <ssd1306_init+0x198>)
     1c4:	4798      	blx	r3
	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1c6:	2380      	movs	r3, #128	; 0x80
     1c8:	025b      	lsls	r3, r3, #9
     1ca:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1cc:	4b4b      	ldr	r3, [pc, #300]	; (2fc <ssd1306_init+0x19c>)
     1ce:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     1d0:	2301      	movs	r3, #1
     1d2:	425b      	negs	r3, r3
     1d4:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     1d6:	4b4a      	ldr	r3, [pc, #296]	; (300 <ssd1306_init+0x1a0>)
     1d8:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     1da:	4b4a      	ldr	r3, [pc, #296]	; (304 <ssd1306_init+0x1a4>)
     1dc:	6363      	str	r3, [r4, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     1de:	4b4a      	ldr	r3, [pc, #296]	; (308 <ssd1306_init+0x1a8>)
     1e0:	61a3      	str	r3, [r4, #24]
	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     1e2:	4f4a      	ldr	r7, [pc, #296]	; (30c <ssd1306_init+0x1ac>)
     1e4:	0022      	movs	r2, r4
     1e6:	494a      	ldr	r1, [pc, #296]	; (310 <ssd1306_init+0x1b0>)
     1e8:	0038      	movs	r0, r7
     1ea:	4b4a      	ldr	r3, [pc, #296]	; (314 <ssd1306_init+0x1b4>)
     1ec:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     1ee:	683c      	ldr	r4, [r7, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     1f0:	0020      	movs	r0, r4
     1f2:	4b49      	ldr	r3, [pc, #292]	; (318 <ssd1306_init+0x1b8>)
     1f4:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1f6:	4006      	ands	r6, r0
     1f8:	40b5      	lsls	r5, r6
     1fa:	4b48      	ldr	r3, [pc, #288]	; (31c <ssd1306_init+0x1bc>)
     1fc:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     1fe:	683a      	ldr	r2, [r7, #0]
	return (spi_module->SYNCBUSY.reg);
     200:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     202:	2b00      	cmp	r3, #0
     204:	d1fc      	bne.n	200 <ssd1306_init+0xa0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     206:	6823      	ldr	r3, [r4, #0]
     208:	2202      	movs	r2, #2
     20a:	4313      	orrs	r3, r2
     20c:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20e:	ac01      	add	r4, sp, #4
     210:	2301      	movs	r3, #1
     212:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     214:	2200      	movs	r2, #0
     216:	70a2      	strb	r2, [r4, #2]
	pin.direction = PORT_PIN_DIR_OUTPUT;
     218:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(SSD1306_DC_PIN, &pin);
     21a:	0021      	movs	r1, r4
     21c:	203e      	movs	r0, #62	; 0x3e
     21e:	4d34      	ldr	r5, [pc, #208]	; (2f0 <ssd1306_init+0x190>)
     220:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     222:	0021      	movs	r1, r4
     224:	201b      	movs	r0, #27
     226:	47a8      	blx	r5
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     228:	2000      	movs	r0, #0
     22a:	4b3d      	ldr	r3, [pc, #244]	; (320 <ssd1306_init+0x1c0>)
     22c:	4798      	blx	r3
     22e:	4936      	ldr	r1, [pc, #216]	; (308 <ssd1306_init+0x1a8>)
     230:	4b3c      	ldr	r3, [pc, #240]	; (324 <ssd1306_init+0x1c4>)
     232:	4798      	blx	r3
     234:	0083      	lsls	r3, r0, #2
     236:	1818      	adds	r0, r3, r0
     238:	0040      	lsls	r0, r0, #1
		port_base->OUTCLR.reg = pin_mask;
     23a:	2280      	movs	r2, #128	; 0x80
     23c:	0512      	lsls	r2, r2, #20
     23e:	4b2d      	ldr	r3, [pc, #180]	; (2f4 <ssd1306_init+0x194>)
     240:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     242:	2800      	cmp	r0, #0
     244:	d04a      	beq.n	2dc <ssd1306_init+0x17c>
		SysTick->LOAD = n;
     246:	4b38      	ldr	r3, [pc, #224]	; (328 <ssd1306_init+0x1c8>)
     248:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     24a:	2200      	movs	r2, #0
     24c:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     24e:	0019      	movs	r1, r3
     250:	2280      	movs	r2, #128	; 0x80
     252:	0252      	lsls	r2, r2, #9
     254:	680b      	ldr	r3, [r1, #0]
     256:	4213      	tst	r3, r2
     258:	d0fc      	beq.n	254 <ssd1306_init+0xf4>
		port_base->OUTSET.reg = pin_mask;
     25a:	2280      	movs	r2, #128	; 0x80
     25c:	0512      	lsls	r2, r2, #20
     25e:	4b25      	ldr	r3, [pc, #148]	; (2f4 <ssd1306_init+0x194>)
     260:	619a      	str	r2, [r3, #24]
		SysTick->LOAD = n;
     262:	4b31      	ldr	r3, [pc, #196]	; (328 <ssd1306_init+0x1c8>)
     264:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     266:	2200      	movs	r2, #0
     268:	609a      	str	r2, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     26a:	0019      	movs	r1, r3
     26c:	2280      	movs	r2, #128	; 0x80
     26e:	0252      	lsls	r2, r2, #9
     270:	680b      	ldr	r3, [r1, #0]
     272:	4213      	tst	r3, r2
     274:	d0fc      	beq.n	270 <ssd1306_init+0x110>
     276:	2280      	movs	r2, #128	; 0x80
     278:	0512      	lsls	r2, r2, #20
     27a:	4b1e      	ldr	r3, [pc, #120]	; (2f4 <ssd1306_init+0x194>)
     27c:	619a      	str	r2, [r3, #24]
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     27e:	20a8      	movs	r0, #168	; 0xa8
     280:	4c2a      	ldr	r4, [pc, #168]	; (32c <ssd1306_init+0x1cc>)
     282:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
     284:	201f      	movs	r0, #31
     286:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     288:	20d3      	movs	r0, #211	; 0xd3
     28a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     28c:	2000      	movs	r0, #0
     28e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     290:	2040      	movs	r0, #64	; 0x40
     292:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
     294:	20a1      	movs	r0, #161	; 0xa1
     296:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     298:	20c8      	movs	r0, #200	; 0xc8
     29a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     29c:	20da      	movs	r0, #218	; 0xda
     29e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
     2a0:	2002      	movs	r0, #2
     2a2:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     2a4:	2081      	movs	r0, #129	; 0x81
     2a6:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     2a8:	208f      	movs	r0, #143	; 0x8f
     2aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2ac:	20a4      	movs	r0, #164	; 0xa4
     2ae:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2b0:	20a6      	movs	r0, #166	; 0xa6
     2b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     2b4:	20d5      	movs	r0, #213	; 0xd5
     2b6:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     2b8:	2080      	movs	r0, #128	; 0x80
     2ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     2bc:	208d      	movs	r0, #141	; 0x8d
     2be:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     2c0:	2014      	movs	r0, #20
     2c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2c4:	20db      	movs	r0, #219	; 0xdb
     2c6:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2c8:	2040      	movs	r0, #64	; 0x40
     2ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2cc:	20d9      	movs	r0, #217	; 0xd9
     2ce:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2d0:	20f1      	movs	r0, #241	; 0xf1
     2d2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2d4:	20af      	movs	r0, #175	; 0xaf
     2d6:	47a0      	blx	r4
}
     2d8:	b011      	add	sp, #68	; 0x44
     2da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2dc:	2280      	movs	r2, #128	; 0x80
     2de:	0512      	lsls	r2, r2, #20
     2e0:	4b04      	ldr	r3, [pc, #16]	; (2f4 <ssd1306_init+0x194>)
     2e2:	619a      	str	r2, [r3, #24]
     2e4:	e7c7      	b.n	276 <ssd1306_init+0x116>
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	0000037d 	.word	0x0000037d
     2ec:	200003c8 	.word	0x200003c8
     2f0:	00001a29 	.word	0x00001a29
     2f4:	41004400 	.word	0x41004400
     2f8:	00002fd7 	.word	0x00002fd7
     2fc:	00300002 	.word	0x00300002
     300:	00360003 	.word	0x00360003
     304:	00370003 	.word	0x00370003
     308:	000f4240 	.word	0x000f4240
     30c:	2000038c 	.word	0x2000038c
     310:	42001c00 	.word	0x42001c00
     314:	00000555 	.word	0x00000555
     318:	00001e01 	.word	0x00001e01
     31c:	e000e100 	.word	0xe000e100
     320:	00002815 	.word	0x00002815
     324:	00002e11 	.word	0x00002e11
     328:	e000e010 	.word	0xe000e010
     32c:	00000115 	.word	0x00000115

00000330 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     330:	b5f0      	push	{r4, r5, r6, r7, lr}
     332:	b083      	sub	sp, #12
     334:	466b      	mov	r3, sp
     336:	1ddf      	adds	r7, r3, #7
     338:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     33a:	4e0b      	ldr	r6, [pc, #44]	; (368 <ssd1306_write_data+0x38>)
     33c:	4c0b      	ldr	r4, [pc, #44]	; (36c <ssd1306_write_data+0x3c>)
     33e:	2201      	movs	r2, #1
     340:	0031      	movs	r1, r6
     342:	0020      	movs	r0, r4
     344:	4d0a      	ldr	r5, [pc, #40]	; (370 <ssd1306_write_data+0x40>)
     346:	47a8      	blx	r5
     348:	2280      	movs	r2, #128	; 0x80
     34a:	05d2      	lsls	r2, r2, #23
     34c:	4b09      	ldr	r3, [pc, #36]	; (374 <ssd1306_write_data+0x44>)
     34e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     350:	2201      	movs	r2, #1
     352:	0039      	movs	r1, r7
     354:	0020      	movs	r0, r4
     356:	4b08      	ldr	r3, [pc, #32]	; (378 <ssd1306_write_data+0x48>)
     358:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     35a:	2200      	movs	r2, #0
     35c:	0031      	movs	r1, r6
     35e:	0020      	movs	r0, r4
     360:	47a8      	blx	r5
}
     362:	b003      	add	sp, #12
     364:	bdf0      	pop	{r4, r5, r6, r7, pc}
     366:	46c0      	nop			; (mov r8, r8)
     368:	200003c8 	.word	0x200003c8
     36c:	2000038c 	.word	0x2000038c
     370:	00000769 	.word	0x00000769
     374:	41004480 	.word	0x41004480
     378:	0000085d 	.word	0x0000085d

0000037c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     37c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     37e:	2000      	movs	r0, #0
     380:	4b08      	ldr	r3, [pc, #32]	; (3a4 <delay_init+0x28>)
     382:	4798      	blx	r3
     384:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     386:	4c08      	ldr	r4, [pc, #32]	; (3a8 <delay_init+0x2c>)
     388:	21fa      	movs	r1, #250	; 0xfa
     38a:	0089      	lsls	r1, r1, #2
     38c:	47a0      	blx	r4
     38e:	4b07      	ldr	r3, [pc, #28]	; (3ac <delay_init+0x30>)
     390:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     392:	4907      	ldr	r1, [pc, #28]	; (3b0 <delay_init+0x34>)
     394:	0028      	movs	r0, r5
     396:	47a0      	blx	r4
     398:	4b06      	ldr	r3, [pc, #24]	; (3b4 <delay_init+0x38>)
     39a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     39c:	2205      	movs	r2, #5
     39e:	4b06      	ldr	r3, [pc, #24]	; (3b8 <delay_init+0x3c>)
     3a0:	601a      	str	r2, [r3, #0]
}
     3a2:	bd70      	pop	{r4, r5, r6, pc}
     3a4:	00002815 	.word	0x00002815
     3a8:	00002e11 	.word	0x00002e11
     3ac:	20000000 	.word	0x20000000
     3b0:	000f4240 	.word	0x000f4240
     3b4:	20000004 	.word	0x20000004
     3b8:	e000e010 	.word	0xe000e010

000003bc <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     3bc:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     3be:	4b08      	ldr	r3, [pc, #32]	; (3e0 <delay_cycles_ms+0x24>)
     3c0:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     3c2:	4a08      	ldr	r2, [pc, #32]	; (3e4 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     3c4:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     3c6:	2180      	movs	r1, #128	; 0x80
     3c8:	0249      	lsls	r1, r1, #9
	while (n--) {
     3ca:	3801      	subs	r0, #1
     3cc:	d307      	bcc.n	3de <delay_cycles_ms+0x22>
	if (n > 0) {
     3ce:	2c00      	cmp	r4, #0
     3d0:	d0fb      	beq.n	3ca <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     3d2:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     3d4:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     3d6:	6813      	ldr	r3, [r2, #0]
     3d8:	420b      	tst	r3, r1
     3da:	d0fc      	beq.n	3d6 <delay_cycles_ms+0x1a>
     3dc:	e7f5      	b.n	3ca <delay_cycles_ms+0xe>
	}
}
     3de:	bd30      	pop	{r4, r5, pc}
     3e0:	20000000 	.word	0x20000000
     3e4:	e000e010 	.word	0xe000e010

000003e8 <gfx_mono_ssd1306_put_page>:
	gfx_mono_ssd1306_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_ssd1306_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     3e8:	b5f0      	push	{r4, r5, r6, r7, lr}
     3ea:	b083      	sub	sp, #12
     3ec:	000c      	movs	r4, r1
     3ee:	0016      	movs	r6, r2
     3f0:	001d      	movs	r5, r3
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_framebuffer_put_page(data, page, column, width);
     3f2:	9001      	str	r0, [sp, #4]
     3f4:	4f0f      	ldr	r7, [pc, #60]	; (434 <gfx_mono_ssd1306_put_page+0x4c>)
     3f6:	47b8      	blx	r7
	address &= 0x0F;
     3f8:	270f      	movs	r7, #15
     3fa:	403c      	ands	r4, r7
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
     3fc:	20b0      	movs	r0, #176	; 0xb0
     3fe:	4320      	orrs	r0, r4
     400:	4c0d      	ldr	r4, [pc, #52]	; (438 <gfx_mono_ssd1306_put_page+0x50>)
     402:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
     404:	0670      	lsls	r0, r6, #25
     406:	0f40      	lsrs	r0, r0, #29
     408:	2310      	movs	r3, #16
     40a:	4318      	orrs	r0, r3
     40c:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
     40e:	4037      	ands	r7, r6
     410:	0038      	movs	r0, r7
     412:	47a0      	blx	r4
     414:	9b01      	ldr	r3, [sp, #4]
     416:	001c      	movs	r4, r3
     418:	3d01      	subs	r5, #1
     41a:	b2ed      	uxtb	r5, r5
     41c:	3501      	adds	r5, #1
     41e:	469c      	mov	ip, r3
     420:	4465      	add	r5, ip
#endif
	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	do {
		ssd1306_write_data(*data++);
     422:	4e06      	ldr	r6, [pc, #24]	; (43c <gfx_mono_ssd1306_put_page+0x54>)
     424:	7820      	ldrb	r0, [r4, #0]
     426:	47b0      	blx	r6
     428:	3401      	adds	r4, #1
	} while (--width);
     42a:	42ac      	cmp	r4, r5
     42c:	d1fa      	bne.n	424 <gfx_mono_ssd1306_put_page+0x3c>
}
     42e:	b003      	add	sp, #12
     430:	bdf0      	pop	{r4, r5, r6, r7, pc}
     432:	46c0      	nop			; (mov r8, r8)
     434:	00000f7d 	.word	0x00000f7d
     438:	00000115 	.word	0x00000115
     43c:	00000331 	.word	0x00000331

00000440 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
     440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     442:	0004      	movs	r4, r0
     444:	000f      	movs	r7, r1
     446:	0015      	movs	r5, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
     448:	2b00      	cmp	r3, #0
     44a:	d103      	bne.n	454 <gfx_mono_ssd1306_put_byte+0x14>
     44c:	4b0d      	ldr	r3, [pc, #52]	; (484 <gfx_mono_ssd1306_put_byte+0x44>)
     44e:	4798      	blx	r3
     450:	42a8      	cmp	r0, r5
     452:	d015      	beq.n	480 <gfx_mono_ssd1306_put_byte+0x40>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
     454:	002a      	movs	r2, r5
     456:	0039      	movs	r1, r7
     458:	0020      	movs	r0, r4
     45a:	4b0b      	ldr	r3, [pc, #44]	; (488 <gfx_mono_ssd1306_put_byte+0x48>)
     45c:	4798      	blx	r3
	address &= 0x0F;
     45e:	260f      	movs	r6, #15
     460:	4034      	ands	r4, r6
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
     462:	20b0      	movs	r0, #176	; 0xb0
     464:	4320      	orrs	r0, r4
     466:	4c09      	ldr	r4, [pc, #36]	; (48c <gfx_mono_ssd1306_put_byte+0x4c>)
     468:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
     46a:	0678      	lsls	r0, r7, #25
     46c:	0f40      	lsrs	r0, r0, #29
     46e:	2310      	movs	r3, #16
     470:	4318      	orrs	r0, r3
     472:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
     474:	0030      	movs	r0, r6
     476:	4038      	ands	r0, r7
     478:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
     47a:	0028      	movs	r0, r5
     47c:	4b04      	ldr	r3, [pc, #16]	; (490 <gfx_mono_ssd1306_put_byte+0x50>)
     47e:	4798      	blx	r3
}
     480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     482:	46c0      	nop			; (mov r8, r8)
     484:	00000fb1 	.word	0x00000fb1
     488:	00000fa1 	.word	0x00000fa1
     48c:	00000115 	.word	0x00000115
     490:	00000331 	.word	0x00000331

00000494 <gfx_mono_ssd1306_init>:
{
     494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	gfx_mono_set_framebuffer(framebuffer);
     496:	480d      	ldr	r0, [pc, #52]	; (4cc <gfx_mono_ssd1306_init+0x38>)
     498:	4b0d      	ldr	r3, [pc, #52]	; (4d0 <gfx_mono_ssd1306_init+0x3c>)
     49a:	4798      	blx	r3
	ssd1306_init();
     49c:	4b0d      	ldr	r3, [pc, #52]	; (4d4 <gfx_mono_ssd1306_init+0x40>)
     49e:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
     4a0:	2040      	movs	r0, #64	; 0x40
     4a2:	4b0d      	ldr	r3, [pc, #52]	; (4d8 <gfx_mono_ssd1306_init+0x44>)
     4a4:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     4a6:	2500      	movs	r5, #0
{
     4a8:	2600      	movs	r6, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     4aa:	4f0c      	ldr	r7, [pc, #48]	; (4dc <gfx_mono_ssd1306_init+0x48>)
{
     4ac:	0034      	movs	r4, r6
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     4ae:	2301      	movs	r3, #1
     4b0:	0032      	movs	r2, r6
     4b2:	0021      	movs	r1, r4
     4b4:	0028      	movs	r0, r5
     4b6:	47b8      	blx	r7
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     4b8:	3401      	adds	r4, #1
     4ba:	b2e4      	uxtb	r4, r4
     4bc:	2c80      	cmp	r4, #128	; 0x80
     4be:	d1f6      	bne.n	4ae <gfx_mono_ssd1306_init+0x1a>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     4c0:	3501      	adds	r5, #1
     4c2:	b2ed      	uxtb	r5, r5
     4c4:	2d04      	cmp	r5, #4
     4c6:	d1f1      	bne.n	4ac <gfx_mono_ssd1306_init+0x18>
}
     4c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     4ca:	46c0      	nop			; (mov r8, r8)
     4cc:	200000cc 	.word	0x200000cc
     4d0:	00000f71 	.word	0x00000f71
     4d4:	00000161 	.word	0x00000161
     4d8:	00000115 	.word	0x00000115
     4dc:	00000441 	.word	0x00000441

000004e0 <gfx_mono_ssd1306_draw_pixel>:
{
     4e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     4e2:	46c6      	mov	lr, r8
     4e4:	b500      	push	{lr}
     4e6:	0004      	movs	r4, r0
     4e8:	0015      	movs	r5, r2
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     4ea:	b243      	sxtb	r3, r0
     4ec:	2b00      	cmp	r3, #0
     4ee:	db01      	blt.n	4f4 <gfx_mono_ssd1306_draw_pixel+0x14>
     4f0:	291f      	cmp	r1, #31
     4f2:	d902      	bls.n	4fa <gfx_mono_ssd1306_draw_pixel+0x1a>
}
     4f4:	bc04      	pop	{r2}
     4f6:	4690      	mov	r8, r2
     4f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     4fa:	08cf      	lsrs	r7, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     4fc:	00fb      	lsls	r3, r7, #3
     4fe:	1ac9      	subs	r1, r1, r3
     500:	2601      	movs	r6, #1
     502:	408e      	lsls	r6, r1
     504:	b2f3      	uxtb	r3, r6
     506:	4698      	mov	r8, r3
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     508:	0001      	movs	r1, r0
     50a:	0038      	movs	r0, r7
     50c:	4b0c      	ldr	r3, [pc, #48]	; (540 <gfx_mono_ssd1306_draw_pixel+0x60>)
     50e:	4798      	blx	r3
     510:	0002      	movs	r2, r0
	switch (color) {
     512:	2d01      	cmp	r5, #1
     514:	d009      	beq.n	52a <gfx_mono_ssd1306_draw_pixel+0x4a>
     516:	2d00      	cmp	r5, #0
     518:	d00b      	beq.n	532 <gfx_mono_ssd1306_draw_pixel+0x52>
     51a:	2d02      	cmp	r5, #2
     51c:	d00c      	beq.n	538 <gfx_mono_ssd1306_draw_pixel+0x58>
	gfx_mono_put_byte(page, x, pixel_value);
     51e:	2300      	movs	r3, #0
     520:	0021      	movs	r1, r4
     522:	0038      	movs	r0, r7
     524:	4c07      	ldr	r4, [pc, #28]	; (544 <gfx_mono_ssd1306_draw_pixel+0x64>)
     526:	47a0      	blx	r4
     528:	e7e4      	b.n	4f4 <gfx_mono_ssd1306_draw_pixel+0x14>
		pixel_value |= pixel_mask;
     52a:	4643      	mov	r3, r8
     52c:	4303      	orrs	r3, r0
     52e:	b2da      	uxtb	r2, r3
		break;
     530:	e7f5      	b.n	51e <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value &= ~pixel_mask;
     532:	43b0      	bics	r0, r6
     534:	b2c2      	uxtb	r2, r0
		break;
     536:	e7f2      	b.n	51e <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value ^= pixel_mask;
     538:	4643      	mov	r3, r8
     53a:	4043      	eors	r3, r0
     53c:	b2da      	uxtb	r2, r3
		break;
     53e:	e7ee      	b.n	51e <gfx_mono_ssd1306_draw_pixel+0x3e>
     540:	00000fb1 	.word	0x00000fb1
     544:	00000441 	.word	0x00000441

00000548 <gfx_mono_ssd1306_get_byte>:
{
     548:	b510      	push	{r4, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
     54a:	4b01      	ldr	r3, [pc, #4]	; (550 <gfx_mono_ssd1306_get_byte+0x8>)
     54c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
     54e:	bd10      	pop	{r4, pc}
     550:	00000fb1 	.word	0x00000fb1

00000554 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     554:	b5f0      	push	{r4, r5, r6, r7, lr}
     556:	b08b      	sub	sp, #44	; 0x2c
     558:	0005      	movs	r5, r0
     55a:	000c      	movs	r4, r1
     55c:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     55e:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     560:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     562:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     564:	079b      	lsls	r3, r3, #30
     566:	d501      	bpl.n	56c <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     568:	b00b      	add	sp, #44	; 0x2c
     56a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     56c:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     56e:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     570:	07db      	lsls	r3, r3, #31
     572:	d4f9      	bmi.n	568 <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     574:	0008      	movs	r0, r1
     576:	4b6f      	ldr	r3, [pc, #444]	; (734 <spi_init+0x1e0>)
     578:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     57a:	4a6f      	ldr	r2, [pc, #444]	; (738 <spi_init+0x1e4>)
     57c:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     57e:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     580:	2301      	movs	r3, #1
     582:	40bb      	lsls	r3, r7
     584:	430b      	orrs	r3, r1
     586:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     588:	a909      	add	r1, sp, #36	; 0x24
     58a:	2724      	movs	r7, #36	; 0x24
     58c:	5df3      	ldrb	r3, [r6, r7]
     58e:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     590:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     592:	b2c3      	uxtb	r3, r0
     594:	9301      	str	r3, [sp, #4]
     596:	0018      	movs	r0, r3
     598:	4b68      	ldr	r3, [pc, #416]	; (73c <spi_init+0x1e8>)
     59a:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     59c:	9801      	ldr	r0, [sp, #4]
     59e:	4b68      	ldr	r3, [pc, #416]	; (740 <spi_init+0x1ec>)
     5a0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     5a2:	5df0      	ldrb	r0, [r6, r7]
     5a4:	2100      	movs	r1, #0
     5a6:	4b67      	ldr	r3, [pc, #412]	; (744 <spi_init+0x1f0>)
     5a8:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
     5aa:	7833      	ldrb	r3, [r6, #0]
     5ac:	2b01      	cmp	r3, #1
     5ae:	d03f      	beq.n	630 <spi_init+0xdc>
	if (config->mode == SPI_MODE_SLAVE) {
     5b0:	7833      	ldrb	r3, [r6, #0]
     5b2:	2b00      	cmp	r3, #0
     5b4:	d103      	bne.n	5be <spi_init+0x6a>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     5b6:	6823      	ldr	r3, [r4, #0]
     5b8:	2208      	movs	r2, #8
     5ba:	4313      	orrs	r3, r2
     5bc:	6023      	str	r3, [r4, #0]
     5be:	002b      	movs	r3, r5
     5c0:	330c      	adds	r3, #12
     5c2:	0029      	movs	r1, r5
     5c4:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
     5c6:	2200      	movs	r2, #0
     5c8:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     5ca:	428b      	cmp	r3, r1
     5cc:	d1fc      	bne.n	5c8 <spi_init+0x74>
	module->tx_buffer_ptr              = NULL;
     5ce:	2300      	movs	r3, #0
     5d0:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     5d2:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     5d4:	2400      	movs	r4, #0
     5d6:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     5d8:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
     5da:	3336      	adds	r3, #54	; 0x36
     5dc:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
     5de:	3301      	adds	r3, #1
     5e0:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
     5e2:	3301      	adds	r3, #1
     5e4:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
     5e6:	3b35      	subs	r3, #53	; 0x35
     5e8:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
     5ea:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     5ec:	6828      	ldr	r0, [r5, #0]
     5ee:	4b51      	ldr	r3, [pc, #324]	; (734 <spi_init+0x1e0>)
     5f0:	4798      	blx	r3
     5f2:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     5f4:	4954      	ldr	r1, [pc, #336]	; (748 <spi_init+0x1f4>)
     5f6:	4b55      	ldr	r3, [pc, #340]	; (74c <spi_init+0x1f8>)
     5f8:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     5fa:	00bf      	lsls	r7, r7, #2
     5fc:	4b54      	ldr	r3, [pc, #336]	; (750 <spi_init+0x1fc>)
     5fe:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
     600:	682f      	ldr	r7, [r5, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     602:	ab04      	add	r3, sp, #16
     604:	2280      	movs	r2, #128	; 0x80
     606:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     608:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     60a:	3a7f      	subs	r2, #127	; 0x7f
     60c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     60e:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
     610:	7833      	ldrb	r3, [r6, #0]
     612:	2b00      	cmp	r3, #0
     614:	d102      	bne.n	61c <spi_init+0xc8>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     616:	2200      	movs	r2, #0
     618:	ab04      	add	r3, sp, #16
     61a:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     61c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     61e:	9305      	str	r3, [sp, #20]
     620:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     622:	9306      	str	r3, [sp, #24]
     624:	6b33      	ldr	r3, [r6, #48]	; 0x30
     626:	9307      	str	r3, [sp, #28]
     628:	6b73      	ldr	r3, [r6, #52]	; 0x34
     62a:	9308      	str	r3, [sp, #32]
     62c:	2400      	movs	r4, #0
     62e:	e00b      	b.n	648 <spi_init+0xf4>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     630:	6823      	ldr	r3, [r4, #0]
     632:	220c      	movs	r2, #12
     634:	4313      	orrs	r3, r2
     636:	6023      	str	r3, [r4, #0]
     638:	e7ba      	b.n	5b0 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     63a:	0038      	movs	r0, r7
     63c:	4b45      	ldr	r3, [pc, #276]	; (754 <spi_init+0x200>)
     63e:	4798      	blx	r3
     640:	e00a      	b.n	658 <spi_init+0x104>
     642:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     644:	2c04      	cmp	r4, #4
     646:	d010      	beq.n	66a <spi_init+0x116>
     648:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
     64a:	00a3      	lsls	r3, r4, #2
     64c:	aa02      	add	r2, sp, #8
     64e:	200c      	movs	r0, #12
     650:	1812      	adds	r2, r2, r0
     652:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
     654:	2800      	cmp	r0, #0
     656:	d0f0      	beq.n	63a <spi_init+0xe6>
		if (current_pinmux != PINMUX_UNUSED) {
     658:	1c43      	adds	r3, r0, #1
     65a:	d0f2      	beq.n	642 <spi_init+0xee>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     65c:	a904      	add	r1, sp, #16
     65e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     660:	0c00      	lsrs	r0, r0, #16
     662:	b2c0      	uxtb	r0, r0
     664:	4b3c      	ldr	r3, [pc, #240]	; (758 <spi_init+0x204>)
     666:	4798      	blx	r3
     668:	e7eb      	b.n	642 <spi_init+0xee>
	module->mode             = config->mode;
     66a:	7833      	ldrb	r3, [r6, #0]
     66c:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     66e:	7c33      	ldrb	r3, [r6, #16]
     670:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     672:	7cb3      	ldrb	r3, [r6, #18]
     674:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
     676:	7d33      	ldrb	r3, [r6, #20]
     678:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
     67a:	2200      	movs	r2, #0
     67c:	ab02      	add	r3, sp, #8
     67e:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
     680:	7833      	ldrb	r3, [r6, #0]
     682:	2b01      	cmp	r3, #1
     684:	d012      	beq.n	6ac <spi_init+0x158>
	if (config->mode == SPI_MODE_SLAVE) {
     686:	7833      	ldrb	r3, [r6, #0]
     688:	2b00      	cmp	r3, #0
     68a:	d126      	bne.n	6da <spi_init+0x186>
		ctrla = config->mode_specific.slave.frame_format;
     68c:	69b0      	ldr	r0, [r6, #24]
		ctrlb = config->mode_specific.slave.address_mode;
     68e:	8bb2      	ldrh	r2, [r6, #28]
		spi_module->ADDR.reg |=
     690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     692:	7ff1      	ldrb	r1, [r6, #31]
     694:	0409      	lsls	r1, r1, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     696:	7fb4      	ldrb	r4, [r6, #30]
     698:	4321      	orrs	r1, r4
		spi_module->ADDR.reg |=
     69a:	4319      	orrs	r1, r3
     69c:	6279      	str	r1, [r7, #36]	; 0x24
		if (config->mode_specific.slave.preload_enable) {
     69e:	2320      	movs	r3, #32
     6a0:	5cf3      	ldrb	r3, [r6, r3]
     6a2:	2b00      	cmp	r3, #0
     6a4:	d01b      	beq.n	6de <spi_init+0x18a>
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     6a6:	2340      	movs	r3, #64	; 0x40
     6a8:	431a      	orrs	r2, r3
     6aa:	e018      	b.n	6de <spi_init+0x18a>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     6ac:	6828      	ldr	r0, [r5, #0]
     6ae:	4b21      	ldr	r3, [pc, #132]	; (734 <spi_init+0x1e0>)
     6b0:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     6b2:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     6b4:	b2c0      	uxtb	r0, r0
     6b6:	4b29      	ldr	r3, [pc, #164]	; (75c <spi_init+0x208>)
     6b8:	4798      	blx	r3
     6ba:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
     6bc:	ab02      	add	r3, sp, #8
     6be:	1d9a      	adds	r2, r3, #6
     6c0:	69b0      	ldr	r0, [r6, #24]
     6c2:	4b27      	ldr	r3, [pc, #156]	; (760 <spi_init+0x20c>)
     6c4:	4798      	blx	r3
     6c6:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
     6c8:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
     6ca:	2b00      	cmp	r3, #0
     6cc:	d000      	beq.n	6d0 <spi_init+0x17c>
     6ce:	e74b      	b.n	568 <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
     6d0:	ab02      	add	r3, sp, #8
     6d2:	3306      	adds	r3, #6
     6d4:	781b      	ldrb	r3, [r3, #0]
     6d6:	733b      	strb	r3, [r7, #12]
     6d8:	e7d5      	b.n	686 <spi_init+0x132>
	uint32_t ctrlb = 0;
     6da:	2200      	movs	r2, #0
	uint32_t ctrla = 0;
     6dc:	2000      	movs	r0, #0
	ctrla |= config->mux_setting;
     6de:	6873      	ldr	r3, [r6, #4]
     6e0:	68b1      	ldr	r1, [r6, #8]
     6e2:	430b      	orrs	r3, r1
     6e4:	68f1      	ldr	r1, [r6, #12]
     6e6:	430b      	orrs	r3, r1
     6e8:	4303      	orrs	r3, r0
	ctrlb |= config->character_size;
     6ea:	7c31      	ldrb	r1, [r6, #16]
     6ec:	430a      	orrs	r2, r1
	if (config->run_in_standby || system_is_debugger_present()) {
     6ee:	7c71      	ldrb	r1, [r6, #17]
     6f0:	2900      	cmp	r1, #0
     6f2:	d103      	bne.n	6fc <spi_init+0x1a8>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     6f4:	491b      	ldr	r1, [pc, #108]	; (764 <spi_init+0x210>)
     6f6:	7889      	ldrb	r1, [r1, #2]
     6f8:	0789      	lsls	r1, r1, #30
     6fa:	d501      	bpl.n	700 <spi_init+0x1ac>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     6fc:	2180      	movs	r1, #128	; 0x80
     6fe:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
     700:	7cb1      	ldrb	r1, [r6, #18]
     702:	2900      	cmp	r1, #0
     704:	d002      	beq.n	70c <spi_init+0x1b8>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     706:	2180      	movs	r1, #128	; 0x80
     708:	0289      	lsls	r1, r1, #10
     70a:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
     70c:	7cf1      	ldrb	r1, [r6, #19]
     70e:	2900      	cmp	r1, #0
     710:	d002      	beq.n	718 <spi_init+0x1c4>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     712:	2180      	movs	r1, #128	; 0x80
     714:	0089      	lsls	r1, r1, #2
     716:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
     718:	7d31      	ldrb	r1, [r6, #20]
     71a:	2900      	cmp	r1, #0
     71c:	d002      	beq.n	724 <spi_init+0x1d0>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     71e:	2180      	movs	r1, #128	; 0x80
     720:	0189      	lsls	r1, r1, #6
     722:	430a      	orrs	r2, r1
	spi_module->CTRLA.reg |= ctrla;
     724:	6839      	ldr	r1, [r7, #0]
     726:	430b      	orrs	r3, r1
     728:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
     72a:	687b      	ldr	r3, [r7, #4]
     72c:	431a      	orrs	r2, r3
     72e:	607a      	str	r2, [r7, #4]
	return STATUS_OK;
     730:	2000      	movs	r0, #0
     732:	e719      	b.n	568 <spi_init+0x14>
     734:	00001d89 	.word	0x00001d89
     738:	40000400 	.word	0x40000400
     73c:	0000292d 	.word	0x0000292d
     740:	000028a1 	.word	0x000028a1
     744:	00001bc5 	.word	0x00001bc5
     748:	00000a6d 	.word	0x00000a6d
     74c:	00001dc5 	.word	0x00001dc5
     750:	2000052c 	.word	0x2000052c
     754:	00001c11 	.word	0x00001c11
     758:	00002a25 	.word	0x00002a25
     75c:	00002949 	.word	0x00002949
     760:	00001b07 	.word	0x00001b07
     764:	41002000 	.word	0x41002000

00000768 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     768:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     76a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     76c:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
     76e:	2c01      	cmp	r4, #1
     770:	d001      	beq.n	776 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
     772:	0018      	movs	r0, r3
     774:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
     776:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
     778:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
     77a:	2c00      	cmp	r4, #0
     77c:	d1f9      	bne.n	772 <spi_select_slave+0xa>
		if (select) {
     77e:	2a00      	cmp	r2, #0
     780:	d058      	beq.n	834 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
     782:	784b      	ldrb	r3, [r1, #1]
     784:	2b00      	cmp	r3, #0
     786:	d044      	beq.n	812 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     788:	6803      	ldr	r3, [r0, #0]
     78a:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
     78c:	07db      	lsls	r3, r3, #31
     78e:	d410      	bmi.n	7b2 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
     790:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     792:	09d1      	lsrs	r1, r2, #7
		return NULL;
     794:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     796:	2900      	cmp	r1, #0
     798:	d104      	bne.n	7a4 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
     79a:	0953      	lsrs	r3, r2, #5
     79c:	01db      	lsls	r3, r3, #7
     79e:	492e      	ldr	r1, [pc, #184]	; (858 <spi_select_slave+0xf0>)
     7a0:	468c      	mov	ip, r1
     7a2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7a4:	211f      	movs	r1, #31
     7a6:	4011      	ands	r1, r2
     7a8:	2201      	movs	r2, #1
     7aa:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     7ac:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
     7ae:	2305      	movs	r3, #5
     7b0:	e7df      	b.n	772 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     7b2:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     7b4:	09d4      	lsrs	r4, r2, #7
		return NULL;
     7b6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     7b8:	2c00      	cmp	r4, #0
     7ba:	d104      	bne.n	7c6 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
     7bc:	0953      	lsrs	r3, r2, #5
     7be:	01db      	lsls	r3, r3, #7
     7c0:	4c25      	ldr	r4, [pc, #148]	; (858 <spi_select_slave+0xf0>)
     7c2:	46a4      	mov	ip, r4
     7c4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7c6:	241f      	movs	r4, #31
     7c8:	4014      	ands	r4, r2
     7ca:	2201      	movs	r2, #1
     7cc:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
     7ce:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     7d0:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     7d2:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     7d4:	07d2      	lsls	r2, r2, #31
     7d6:	d501      	bpl.n	7dc <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     7d8:	788a      	ldrb	r2, [r1, #2]
     7da:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
     7dc:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
     7de:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
     7e0:	2a00      	cmp	r2, #0
     7e2:	d1c6      	bne.n	772 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
     7e4:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
     7e6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     7e8:	7e13      	ldrb	r3, [r2, #24]
     7ea:	420b      	tst	r3, r1
     7ec:	d0fc      	beq.n	7e8 <spi_select_slave+0x80>
     7ee:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
     7f0:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     7f2:	0749      	lsls	r1, r1, #29
     7f4:	d5bd      	bpl.n	772 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     7f6:	8b53      	ldrh	r3, [r2, #26]
     7f8:	075b      	lsls	r3, r3, #29
     7fa:	d501      	bpl.n	800 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     7fc:	2304      	movs	r3, #4
     7fe:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     800:	7983      	ldrb	r3, [r0, #6]
     802:	2b01      	cmp	r3, #1
     804:	d002      	beq.n	80c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     806:	6a93      	ldr	r3, [r2, #40]	; 0x28
     808:	2300      	movs	r3, #0
     80a:	e7b2      	b.n	772 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     80c:	6a93      	ldr	r3, [r2, #40]	; 0x28
     80e:	2300      	movs	r3, #0
     810:	e7af      	b.n	772 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
     812:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     814:	09d1      	lsrs	r1, r2, #7
		return NULL;
     816:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     818:	2900      	cmp	r1, #0
     81a:	d104      	bne.n	826 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
     81c:	0953      	lsrs	r3, r2, #5
     81e:	01db      	lsls	r3, r3, #7
     820:	490d      	ldr	r1, [pc, #52]	; (858 <spi_select_slave+0xf0>)
     822:	468c      	mov	ip, r1
     824:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     826:	211f      	movs	r1, #31
     828:	4011      	ands	r1, r2
     82a:	2201      	movs	r2, #1
     82c:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
     82e:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
     830:	2300      	movs	r3, #0
     832:	e79e      	b.n	772 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
     834:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
     836:	09d1      	lsrs	r1, r2, #7
		return NULL;
     838:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     83a:	2900      	cmp	r1, #0
     83c:	d104      	bne.n	848 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
     83e:	0953      	lsrs	r3, r2, #5
     840:	01db      	lsls	r3, r3, #7
     842:	4905      	ldr	r1, [pc, #20]	; (858 <spi_select_slave+0xf0>)
     844:	468c      	mov	ip, r1
     846:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     848:	211f      	movs	r1, #31
     84a:	4011      	ands	r1, r2
     84c:	2201      	movs	r2, #1
     84e:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
     850:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
     852:	2300      	movs	r3, #0
     854:	e78d      	b.n	772 <spi_select_slave+0xa>
     856:	46c0      	nop			; (mov r8, r8)
     858:	41004400 	.word	0x41004400

0000085c <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     85c:	b5f0      	push	{r4, r5, r6, r7, lr}
     85e:	46de      	mov	lr, fp
     860:	4657      	mov	r7, sl
     862:	464e      	mov	r6, r9
     864:	4645      	mov	r5, r8
     866:	b5e0      	push	{r5, r6, r7, lr}
     868:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     86a:	2338      	movs	r3, #56	; 0x38
     86c:	5cc4      	ldrb	r4, [r0, r3]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
     86e:	3b33      	subs	r3, #51	; 0x33
	if (module->status == STATUS_BUSY) {
     870:	2c05      	cmp	r4, #5
     872:	d002      	beq.n	87a <spi_write_buffer_wait+0x1e>
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     874:	3312      	adds	r3, #18
	if (length == 0) {
     876:	2a00      	cmp	r2, #0
     878:	d107      	bne.n	88a <spi_write_buffer_wait+0x2e>
			}
		}
	}
#  endif
	return STATUS_OK;
}
     87a:	0018      	movs	r0, r3
     87c:	b003      	add	sp, #12
     87e:	bc3c      	pop	{r2, r3, r4, r5}
     880:	4690      	mov	r8, r2
     882:	4699      	mov	r9, r3
     884:	46a2      	mov	sl, r4
     886:	46ab      	mov	fp, r5
     888:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     88a:	7943      	ldrb	r3, [r0, #5]
     88c:	2b00      	cmp	r3, #0
     88e:	d103      	bne.n	898 <spi_write_buffer_wait+0x3c>
	SercomSpi *const spi_module = &(module->hw->SPI);
     890:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     892:	7e1c      	ldrb	r4, [r3, #24]
     894:	07a4      	lsls	r4, r4, #30
     896:	d40a      	bmi.n	8ae <spi_write_buffer_wait+0x52>
						data_to_send = tx_data[tx_pos++];
     898:	4693      	mov	fp, r2
     89a:	2400      	movs	r4, #0
				if (spi_is_ready_to_write(module)) {
     89c:	2301      	movs	r3, #1
			if (spi_is_write_complete(module)) {
     89e:	2502      	movs	r5, #2
     8a0:	46ac      	mov	ip, r5
					if (spi_is_ready_to_read(module)) {
     8a2:	3502      	adds	r5, #2
     8a4:	46a8      	mov	r8, r5
     8a6:	3a01      	subs	r2, #1
     8a8:	b292      	uxth	r2, r2
     8aa:	468a      	mov	sl, r1
     8ac:	e023      	b.n	8f6 <spi_write_buffer_wait+0x9a>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     8ae:	2402      	movs	r4, #2
     8b0:	761c      	strb	r4, [r3, #24]
     8b2:	e7f1      	b.n	898 <spi_write_buffer_wait+0x3c>
     8b4:	7e35      	ldrb	r5, [r6, #24]
			if (spi_is_write_complete(module)) {
     8b6:	4661      	mov	r1, ip
     8b8:	420d      	tst	r5, r1
     8ba:	d12e      	bne.n	91a <spi_write_buffer_wait+0xbe>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     8bc:	7e35      	ldrb	r5, [r6, #24]
			if (!spi_is_ready_to_write(module)) {
     8be:	421d      	tst	r5, r3
     8c0:	d100      	bne.n	8c4 <spi_write_buffer_wait+0x68>
     8c2:	e0c2      	b.n	a4a <spi_write_buffer_wait+0x1ee>
	SercomSpi *const spi_module = &(module->hw->SPI);
     8c4:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     8c6:	7e35      	ldrb	r5, [r6, #24]
		while (!spi_is_ready_to_write(module)) {
     8c8:	421d      	tst	r5, r3
     8ca:	d0fc      	beq.n	8c6 <spi_write_buffer_wait+0x6a>
		uint16_t data_to_send = tx_data[tx_pos++];
     8cc:	1c67      	adds	r7, r4, #1
     8ce:	b2bf      	uxth	r7, r7
     8d0:	4651      	mov	r1, sl
     8d2:	5d0d      	ldrb	r5, [r1, r4]
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     8d4:	7981      	ldrb	r1, [r0, #6]
     8d6:	2901      	cmp	r1, #1
     8d8:	d023      	beq.n	922 <spi_write_buffer_wait+0xc6>
		uint16_t data_to_send = tx_data[tx_pos++];
     8da:	b2ad      	uxth	r5, r5
     8dc:	003c      	movs	r4, r7
     8de:	7e37      	ldrb	r7, [r6, #24]
	if (!spi_is_ready_to_write(module)) {
     8e0:	421f      	tst	r7, r3
     8e2:	d002      	beq.n	8ea <spi_write_buffer_wait+0x8e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     8e4:	05ed      	lsls	r5, r5, #23
     8e6:	0ded      	lsrs	r5, r5, #23
     8e8:	62b5      	str	r5, [r6, #40]	; 0x28
     8ea:	1e55      	subs	r5, r2, #1
     8ec:	b2ad      	uxth	r5, r5
		if (module->receiver_enabled) {
     8ee:	79c6      	ldrb	r6, [r0, #7]
     8f0:	2e00      	cmp	r6, #0
     8f2:	d11d      	bne.n	930 <spi_write_buffer_wait+0xd4>
     8f4:	002a      	movs	r2, r5
	while (length--) {
     8f6:	4d5a      	ldr	r5, [pc, #360]	; (a60 <spi_write_buffer_wait+0x204>)
     8f8:	42aa      	cmp	r2, r5
     8fa:	d070      	beq.n	9de <spi_write_buffer_wait+0x182>
		if (module->mode == SPI_MODE_SLAVE) {
     8fc:	7945      	ldrb	r5, [r0, #5]
     8fe:	2d00      	cmp	r5, #0
     900:	d1e0      	bne.n	8c4 <spi_write_buffer_wait+0x68>
	SercomSpi *const spi_module = &(module->hw->SPI);
     902:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     904:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_ready_to_write(module)) {
     906:	421d      	tst	r5, r3
     908:	d1d4      	bne.n	8b4 <spi_write_buffer_wait+0x58>
     90a:	4d56      	ldr	r5, [pc, #344]	; (a64 <spi_write_buffer_wait+0x208>)
     90c:	7e37      	ldrb	r7, [r6, #24]
     90e:	421f      	tst	r7, r3
     910:	d1d0      	bne.n	8b4 <spi_write_buffer_wait+0x58>
     912:	3d01      	subs	r5, #1
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     914:	2d00      	cmp	r5, #0
     916:	d1f9      	bne.n	90c <spi_write_buffer_wait+0xb0>
     918:	e7cc      	b.n	8b4 <spi_write_buffer_wait+0x58>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     91a:	2302      	movs	r3, #2
     91c:	7633      	strb	r3, [r6, #24]
				return STATUS_ABORTED;
     91e:	3302      	adds	r3, #2
     920:	e7ab      	b.n	87a <spi_write_buffer_wait+0x1e>
			data_to_send |= (tx_data[tx_pos++] << 8);
     922:	3402      	adds	r4, #2
     924:	b2a4      	uxth	r4, r4
     926:	4651      	mov	r1, sl
     928:	5dcf      	ldrb	r7, [r1, r7]
     92a:	023f      	lsls	r7, r7, #8
     92c:	433d      	orrs	r5, r7
     92e:	e7d6      	b.n	8de <spi_write_buffer_wait+0x82>
     930:	4651      	mov	r1, sl
			if (module->mode == SPI_MODE_SLAVE) {
     932:	7945      	ldrb	r5, [r0, #5]
     934:	2d00      	cmp	r5, #0
     936:	d137      	bne.n	9a8 <spi_write_buffer_wait+0x14c>
     938:	4d4b      	ldr	r5, [pc, #300]	; (a68 <spi_write_buffer_wait+0x20c>)
     93a:	9101      	str	r1, [sp, #4]
     93c:	e012      	b.n	964 <spi_write_buffer_wait+0x108>
							data_to_send |= (tx_data[tx_pos++] << 8);
     93e:	3402      	adds	r4, #2
     940:	b2a4      	uxth	r4, r4
     942:	4649      	mov	r1, r9
     944:	9f01      	ldr	r7, [sp, #4]
     946:	5c79      	ldrb	r1, [r7, r1]
     948:	0209      	lsls	r1, r1, #8
     94a:	9f00      	ldr	r7, [sp, #0]
     94c:	430f      	orrs	r7, r1
     94e:	e01b      	b.n	988 <spi_write_buffer_wait+0x12c>
						length--;
     950:	3a01      	subs	r2, #1
     952:	b292      	uxth	r2, r2
	SercomSpi *const spi_module = &(module->hw->SPI);
     954:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     956:	7e37      	ldrb	r7, [r6, #24]
					if (spi_is_ready_to_read(module)) {
     958:	4641      	mov	r1, r8
     95a:	420f      	tst	r7, r1
     95c:	d11b      	bne.n	996 <spi_write_buffer_wait+0x13a>
     95e:	3d01      	subs	r5, #1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     960:	2d00      	cmp	r5, #0
     962:	d018      	beq.n	996 <spi_write_buffer_wait+0x13a>
					if (length && spi_is_ready_to_write(module)) {
     964:	2a00      	cmp	r2, #0
     966:	d0f5      	beq.n	954 <spi_write_buffer_wait+0xf8>
	SercomSpi *const spi_module = &(module->hw->SPI);
     968:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     96a:	7e37      	ldrb	r7, [r6, #24]
     96c:	421f      	tst	r7, r3
     96e:	d0f1      	beq.n	954 <spi_write_buffer_wait+0xf8>
						data_to_send = tx_data[tx_pos++];
     970:	1c67      	adds	r7, r4, #1
     972:	b2b9      	uxth	r1, r7
     974:	4689      	mov	r9, r1
     976:	9901      	ldr	r1, [sp, #4]
     978:	5d09      	ldrb	r1, [r1, r4]
     97a:	9100      	str	r1, [sp, #0]
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     97c:	7981      	ldrb	r1, [r0, #6]
     97e:	2901      	cmp	r1, #1
     980:	d0dd      	beq.n	93e <spi_write_buffer_wait+0xe2>
						data_to_send = tx_data[tx_pos++];
     982:	4669      	mov	r1, sp
     984:	880f      	ldrh	r7, [r1, #0]
     986:	464c      	mov	r4, r9
     988:	7e31      	ldrb	r1, [r6, #24]
	if (!spi_is_ready_to_write(module)) {
     98a:	4219      	tst	r1, r3
     98c:	d0e0      	beq.n	950 <spi_write_buffer_wait+0xf4>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     98e:	05ff      	lsls	r7, r7, #23
     990:	0dff      	lsrs	r7, r7, #23
     992:	62b7      	str	r7, [r6, #40]	; 0x28
     994:	e7dc      	b.n	950 <spi_write_buffer_wait+0xf4>
     996:	9901      	ldr	r1, [sp, #4]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     998:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_write_complete(module)) {
     99a:	4667      	mov	r7, ip
     99c:	423d      	tst	r5, r7
     99e:	d118      	bne.n	9d2 <spi_write_buffer_wait+0x176>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     9a0:	7e35      	ldrb	r5, [r6, #24]
				if (!spi_is_ready_to_read(module)) {
     9a2:	4646      	mov	r6, r8
     9a4:	4235      	tst	r5, r6
     9a6:	d052      	beq.n	a4e <spi_write_buffer_wait+0x1f2>
	SercomSpi *const spi_module = &(module->hw->SPI);
     9a8:	6806      	ldr	r6, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     9aa:	7e35      	ldrb	r5, [r6, #24]
			while (!spi_is_ready_to_read(module)) {
     9ac:	4647      	mov	r7, r8
     9ae:	423d      	tst	r5, r7
     9b0:	d0fb      	beq.n	9aa <spi_write_buffer_wait+0x14e>
     9b2:	7e35      	ldrb	r5, [r6, #24]
	if (!spi_is_ready_to_read(module)) {
     9b4:	423d      	tst	r5, r7
     9b6:	d007      	beq.n	9c8 <spi_write_buffer_wait+0x16c>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     9b8:	8b75      	ldrh	r5, [r6, #26]
     9ba:	423d      	tst	r5, r7
     9bc:	d000      	beq.n	9c0 <spi_write_buffer_wait+0x164>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     9be:	8377      	strh	r7, [r6, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     9c0:	7985      	ldrb	r5, [r0, #6]
     9c2:	2d01      	cmp	r5, #1
     9c4:	d009      	beq.n	9da <spi_write_buffer_wait+0x17e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
     9c6:	6ab5      	ldr	r5, [r6, #40]	; 0x28
			flush_length--;
     9c8:	465d      	mov	r5, fp
     9ca:	3d01      	subs	r5, #1
     9cc:	b2ad      	uxth	r5, r5
     9ce:	46ab      	mov	fp, r5
     9d0:	e769      	b.n	8a6 <spi_write_buffer_wait+0x4a>
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     9d2:	2302      	movs	r3, #2
     9d4:	7633      	strb	r3, [r6, #24]
					return STATUS_ABORTED;
     9d6:	3302      	adds	r3, #2
     9d8:	e74f      	b.n	87a <spi_write_buffer_wait+0x1e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     9da:	6ab5      	ldr	r5, [r6, #40]	; 0x28
     9dc:	e7f4      	b.n	9c8 <spi_write_buffer_wait+0x16c>
	if (module->mode == SPI_MODE_MASTER) {
     9de:	7943      	ldrb	r3, [r0, #5]
     9e0:	2b01      	cmp	r3, #1
     9e2:	d00b      	beq.n	9fc <spi_write_buffer_wait+0x1a0>
	if (module->mode == SPI_MODE_SLAVE) {
     9e4:	2b00      	cmp	r3, #0
     9e6:	d134      	bne.n	a52 <spi_write_buffer_wait+0x1f6>
		if (module->receiver_enabled) {
     9e8:	79c2      	ldrb	r2, [r0, #7]
     9ea:	2a00      	cmp	r2, #0
     9ec:	d100      	bne.n	9f0 <spi_write_buffer_wait+0x194>
     9ee:	e744      	b.n	87a <spi_write_buffer_wait+0x1e>
					if (spi_is_ready_to_read(module)) {
     9f0:	2404      	movs	r4, #4
			while (flush_length) {
     9f2:	465b      	mov	r3, fp
     9f4:	465d      	mov	r5, fp
     9f6:	2b00      	cmp	r3, #0
     9f8:	d119      	bne.n	a2e <spi_write_buffer_wait+0x1d2>
     9fa:	e73e      	b.n	87a <spi_write_buffer_wait+0x1e>
	SercomSpi *const spi_module = &(module->hw->SPI);
     9fc:	6801      	ldr	r1, [r0, #0]
		while (!spi_is_write_complete(module)) {
     9fe:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     a00:	7e0b      	ldrb	r3, [r1, #24]
     a02:	4213      	tst	r3, r2
     a04:	d0fc      	beq.n	a00 <spi_write_buffer_wait+0x1a4>
	return STATUS_OK;
     a06:	2300      	movs	r3, #0
     a08:	e737      	b.n	87a <spi_write_buffer_wait+0x1e>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     a0a:	7e0b      	ldrb	r3, [r1, #24]
				if (!spi_is_ready_to_read(module)) {
     a0c:	4223      	tst	r3, r4
     a0e:	d022      	beq.n	a56 <spi_write_buffer_wait+0x1fa>
     a10:	7e0b      	ldrb	r3, [r1, #24]
	if (!spi_is_ready_to_read(module)) {
     a12:	4223      	tst	r3, r4
     a14:	d007      	beq.n	a26 <spi_write_buffer_wait+0x1ca>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     a16:	8b4b      	ldrh	r3, [r1, #26]
     a18:	4223      	tst	r3, r4
     a1a:	d000      	beq.n	a1e <spi_write_buffer_wait+0x1c2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     a1c:	834c      	strh	r4, [r1, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     a1e:	7983      	ldrb	r3, [r0, #6]
     a20:	2b01      	cmp	r3, #1
     a22:	d010      	beq.n	a46 <spi_write_buffer_wait+0x1ea>
		*rx_data = (uint8_t)spi_module->DATA.reg;
     a24:	6a8b      	ldr	r3, [r1, #40]	; 0x28
				flush_length--;
     a26:	3d01      	subs	r5, #1
     a28:	b2ad      	uxth	r5, r5
			while (flush_length) {
     a2a:	2d00      	cmp	r5, #0
     a2c:	d015      	beq.n	a5a <spi_write_buffer_wait+0x1fe>
	SercomSpi *const spi_module = &(module->hw->SPI);
     a2e:	6801      	ldr	r1, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     a30:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
     a32:	4223      	tst	r3, r4
     a34:	d1e9      	bne.n	a0a <spi_write_buffer_wait+0x1ae>
     a36:	4b0b      	ldr	r3, [pc, #44]	; (a64 <spi_write_buffer_wait+0x208>)
     a38:	7e0a      	ldrb	r2, [r1, #24]
     a3a:	4222      	tst	r2, r4
     a3c:	d1e5      	bne.n	a0a <spi_write_buffer_wait+0x1ae>
     a3e:	3b01      	subs	r3, #1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     a40:	2b00      	cmp	r3, #0
     a42:	d1f9      	bne.n	a38 <spi_write_buffer_wait+0x1dc>
     a44:	e7e1      	b.n	a0a <spi_write_buffer_wait+0x1ae>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     a46:	6a8b      	ldr	r3, [r1, #40]	; 0x28
     a48:	e7ed      	b.n	a26 <spi_write_buffer_wait+0x1ca>
				return STATUS_ERR_TIMEOUT;
     a4a:	2312      	movs	r3, #18
     a4c:	e715      	b.n	87a <spi_write_buffer_wait+0x1e>
					return STATUS_ERR_TIMEOUT;
     a4e:	2312      	movs	r3, #18
     a50:	e713      	b.n	87a <spi_write_buffer_wait+0x1e>
	return STATUS_OK;
     a52:	2300      	movs	r3, #0
     a54:	e711      	b.n	87a <spi_write_buffer_wait+0x1e>
					return STATUS_ERR_TIMEOUT;
     a56:	2312      	movs	r3, #18
     a58:	e70f      	b.n	87a <spi_write_buffer_wait+0x1e>
	return STATUS_OK;
     a5a:	2300      	movs	r3, #0
     a5c:	e70d      	b.n	87a <spi_write_buffer_wait+0x1e>
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	0000ffff 	.word	0x0000ffff
     a64:	00002710 	.word	0x00002710
     a68:	00002711 	.word	0x00002711

00000a6c <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
     a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
     a6e:	0080      	lsls	r0, r0, #2
     a70:	4b85      	ldr	r3, [pc, #532]	; (c88 <_spi_interrupt_handler+0x21c>)
     a72:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
     a74:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     a76:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
     a78:	5ce3      	ldrb	r3, [r4, r3]
     a7a:	2236      	movs	r2, #54	; 0x36
     a7c:	5ca7      	ldrb	r7, [r4, r2]
     a7e:	401f      	ands	r7, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     a80:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     a82:	7db5      	ldrb	r5, [r6, #22]
     a84:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     a86:	07eb      	lsls	r3, r5, #31
     a88:	d52e      	bpl.n	ae8 <_spi_interrupt_handler+0x7c>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     a8a:	7963      	ldrb	r3, [r4, #5]
     a8c:	2b01      	cmp	r3, #1
     a8e:	d025      	beq.n	adc <_spi_interrupt_handler+0x70>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
     a90:	2b00      	cmp	r3, #0
     a92:	d129      	bne.n	ae8 <_spi_interrupt_handler+0x7c>
			(module->dir != SPI_DIRECTION_READ))
     a94:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_SLAVE) &&
     a96:	2b00      	cmp	r3, #0
     a98:	d026      	beq.n	ae8 <_spi_interrupt_handler+0x7c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     a9a:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     a9c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     a9e:	7813      	ldrb	r3, [r2, #0]
     aa0:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
     aa2:	1c50      	adds	r0, r2, #1
     aa4:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     aa6:	79a0      	ldrb	r0, [r4, #6]
     aa8:	2801      	cmp	r0, #1
     aaa:	d100      	bne.n	aae <_spi_interrupt_handler+0x42>
     aac:	e069      	b.n	b82 <_spi_interrupt_handler+0x116>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     aae:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
     ab0:	05db      	lsls	r3, r3, #23
     ab2:	0ddb      	lsrs	r3, r3, #23
     ab4:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
     ab6:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     ab8:	3b01      	subs	r3, #1
     aba:	b29b      	uxth	r3, r3
     abc:	86a3      	strh	r3, [r4, #52]	; 0x34
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
     abe:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     ac0:	b29b      	uxth	r3, r3
     ac2:	2b00      	cmp	r3, #0
     ac4:	d110      	bne.n	ae8 <_spi_interrupt_handler+0x7c>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     ac6:	3301      	adds	r3, #1
     ac8:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
     aca:	7a63      	ldrb	r3, [r4, #9]
     acc:	2b01      	cmp	r3, #1
     ace:	d10b      	bne.n	ae8 <_spi_interrupt_handler+0x7c>
     ad0:	79e3      	ldrb	r3, [r4, #7]
     ad2:	2b00      	cmp	r3, #0
     ad4:	d108      	bne.n	ae8 <_spi_interrupt_handler+0x7c>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     ad6:	3302      	adds	r3, #2
     ad8:	75b3      	strb	r3, [r6, #22]
     ada:	e005      	b.n	ae8 <_spi_interrupt_handler+0x7c>
			(module->dir == SPI_DIRECTION_READ)) {
     adc:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
     ade:	2b00      	cmp	r3, #0
     ae0:	d03e      	beq.n	b60 <_spi_interrupt_handler+0xf4>
			(module->dir != SPI_DIRECTION_READ))
     ae2:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
     ae4:	2b00      	cmp	r3, #0
     ae6:	d1d8      	bne.n	a9a <_spi_interrupt_handler+0x2e>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
     ae8:	076b      	lsls	r3, r5, #29
     aea:	d511      	bpl.n	b10 <_spi_interrupt_handler+0xa4>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     aec:	8b73      	ldrh	r3, [r6, #26]
     aee:	075b      	lsls	r3, r3, #29
     af0:	d551      	bpl.n	b96 <_spi_interrupt_handler+0x12a>
			if (module->dir != SPI_DIRECTION_WRITE) {
     af2:	7a63      	ldrb	r3, [r4, #9]
     af4:	2b01      	cmp	r3, #1
     af6:	d008      	beq.n	b0a <_spi_interrupt_handler+0x9e>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
     af8:	221e      	movs	r2, #30
     afa:	2338      	movs	r3, #56	; 0x38
     afc:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
     afe:	3b35      	subs	r3, #53	; 0x35
     b00:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
     b02:	3302      	adds	r3, #2
     b04:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
     b06:	073b      	lsls	r3, r7, #28
     b08:	d441      	bmi.n	b8e <_spi_interrupt_handler+0x122>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
     b0a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     b0c:	2304      	movs	r3, #4
     b0e:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
     b10:	07ab      	lsls	r3, r5, #30
     b12:	d515      	bpl.n	b40 <_spi_interrupt_handler+0xd4>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
     b14:	7963      	ldrb	r3, [r4, #5]
     b16:	2b00      	cmp	r3, #0
     b18:	d10e      	bne.n	b38 <_spi_interrupt_handler+0xcc>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
     b1a:	3307      	adds	r3, #7
     b1c:	7533      	strb	r3, [r6, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     b1e:	3b05      	subs	r3, #5
     b20:	7633      	strb	r3, [r6, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
     b22:	3301      	adds	r3, #1
     b24:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
     b26:	2300      	movs	r3, #0
     b28:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
     b2a:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
     b2c:	3338      	adds	r3, #56	; 0x38
     b2e:	2200      	movs	r2, #0
     b30:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
     b32:	06fb      	lsls	r3, r7, #27
     b34:	d500      	bpl.n	b38 <_spi_interrupt_handler+0xcc>
     b36:	e07f      	b.n	c38 <_spi_interrupt_handler+0x1cc>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     b38:	7963      	ldrb	r3, [r4, #5]
     b3a:	2b01      	cmp	r3, #1
     b3c:	d100      	bne.n	b40 <_spi_interrupt_handler+0xd4>
     b3e:	e07f      	b.n	c40 <_spi_interrupt_handler+0x1d4>
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
     b40:	072b      	lsls	r3, r5, #28
     b42:	d508      	bpl.n	b56 <_spi_interrupt_handler+0xea>
			if (module->mode == SPI_MODE_SLAVE) {
     b44:	7963      	ldrb	r3, [r4, #5]
     b46:	2b00      	cmp	r3, #0
     b48:	d105      	bne.n	b56 <_spi_interrupt_handler+0xea>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     b4a:	3308      	adds	r3, #8
     b4c:	7533      	strb	r3, [r6, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
     b4e:	7633      	strb	r3, [r6, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
     b50:	06bb      	lsls	r3, r7, #26
     b52:	d500      	bpl.n	b56 <_spi_interrupt_handler+0xea>
     b54:	e08a      	b.n	c6c <_spi_interrupt_handler+0x200>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
     b56:	b26d      	sxtb	r5, r5
     b58:	2d00      	cmp	r5, #0
     b5a:	da00      	bge.n	b5e <_spi_interrupt_handler+0xf2>
     b5c:	e08a      	b.n	c74 <_spi_interrupt_handler+0x208>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
     b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	spi_hw->DATA.reg = dummy_write;
     b60:	4b4a      	ldr	r3, [pc, #296]	; (c8c <_spi_interrupt_handler+0x220>)
     b62:	881b      	ldrh	r3, [r3, #0]
     b64:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
     b66:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     b68:	3b01      	subs	r3, #1
     b6a:	b29b      	uxth	r3, r3
     b6c:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
     b6e:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     b70:	b29b      	uxth	r3, r3
     b72:	2b00      	cmp	r3, #0
     b74:	d101      	bne.n	b7a <_spi_interrupt_handler+0x10e>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     b76:	3301      	adds	r3, #1
     b78:	7533      	strb	r3, [r6, #20]
		|| ((module->mode == SPI_MODE_MASTER) &&
     b7a:	7963      	ldrb	r3, [r4, #5]
		if (0
     b7c:	2b01      	cmp	r3, #1
     b7e:	d0b0      	beq.n	ae2 <_spi_interrupt_handler+0x76>
     b80:	e786      	b.n	a90 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
     b82:	7850      	ldrb	r0, [r2, #1]
     b84:	0200      	lsls	r0, r0, #8
     b86:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
     b88:	3202      	adds	r2, #2
     b8a:	62e2      	str	r2, [r4, #44]	; 0x2c
     b8c:	e790      	b.n	ab0 <_spi_interrupt_handler+0x44>
					(module->callback[SPI_CALLBACK_ERROR])(module);
     b8e:	0020      	movs	r0, r4
     b90:	69a3      	ldr	r3, [r4, #24]
     b92:	4798      	blx	r3
     b94:	e7b9      	b.n	b0a <_spi_interrupt_handler+0x9e>
			if (module->dir == SPI_DIRECTION_WRITE) {
     b96:	7a63      	ldrb	r3, [r4, #9]
     b98:	2b01      	cmp	r3, #1
     b9a:	d027      	beq.n	bec <_spi_interrupt_handler+0x180>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     b9c:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
     b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     ba0:	05db      	lsls	r3, r3, #23
     ba2:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
     ba4:	b2da      	uxtb	r2, r3
     ba6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
     ba8:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
     baa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     bac:	1c51      	adds	r1, r2, #1
     bae:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     bb0:	79a1      	ldrb	r1, [r4, #6]
     bb2:	2901      	cmp	r1, #1
     bb4:	d033      	beq.n	c1e <_spi_interrupt_handler+0x1b2>
	module->remaining_rx_buffer_length--;
     bb6:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     bb8:	3b01      	subs	r3, #1
     bba:	b29b      	uxth	r3, r3
     bbc:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
     bbe:	8e23      	ldrh	r3, [r4, #48]	; 0x30
     bc0:	b29b      	uxth	r3, r3
     bc2:	2b00      	cmp	r3, #0
     bc4:	d1a4      	bne.n	b10 <_spi_interrupt_handler+0xa4>
					module->status = STATUS_OK;
     bc6:	2200      	movs	r2, #0
     bc8:	3338      	adds	r3, #56	; 0x38
     bca:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     bcc:	3b34      	subs	r3, #52	; 0x34
     bce:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
     bd0:	7a63      	ldrb	r3, [r4, #9]
     bd2:	2b02      	cmp	r3, #2
     bd4:	d029      	beq.n	c2a <_spi_interrupt_handler+0x1be>
					} else if (module->dir == SPI_DIRECTION_READ) {
     bd6:	7a63      	ldrb	r3, [r4, #9]
     bd8:	2b00      	cmp	r3, #0
     bda:	d000      	beq.n	bde <_spi_interrupt_handler+0x172>
     bdc:	e798      	b.n	b10 <_spi_interrupt_handler+0xa4>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
     bde:	07bb      	lsls	r3, r7, #30
     be0:	d400      	bmi.n	be4 <_spi_interrupt_handler+0x178>
     be2:	e795      	b.n	b10 <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
     be4:	0020      	movs	r0, r4
     be6:	6923      	ldr	r3, [r4, #16]
     be8:	4798      	blx	r3
     bea:	e791      	b.n	b10 <_spi_interrupt_handler+0xa4>
	SercomSpi *const spi_hw = &(module->hw->SPI);
     bec:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
     bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
     bf0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     bf2:	3b01      	subs	r3, #1
     bf4:	b29b      	uxth	r3, r3
     bf6:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
     bf8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     bfa:	b29b      	uxth	r3, r3
     bfc:	2b00      	cmp	r3, #0
     bfe:	d000      	beq.n	c02 <_spi_interrupt_handler+0x196>
     c00:	e786      	b.n	b10 <_spi_interrupt_handler+0xa4>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
     c02:	3304      	adds	r3, #4
     c04:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
     c06:	2200      	movs	r2, #0
     c08:	3334      	adds	r3, #52	; 0x34
     c0a:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
     c0c:	3b35      	subs	r3, #53	; 0x35
     c0e:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
     c10:	07fb      	lsls	r3, r7, #31
     c12:	d400      	bmi.n	c16 <_spi_interrupt_handler+0x1aa>
     c14:	e77c      	b.n	b10 <_spi_interrupt_handler+0xa4>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
     c16:	0020      	movs	r0, r4
     c18:	68e3      	ldr	r3, [r4, #12]
     c1a:	4798      	blx	r3
     c1c:	e778      	b.n	b10 <_spi_interrupt_handler+0xa4>
		*(module->rx_buffer_ptr) = (received_data >> 8);
     c1e:	0a1b      	lsrs	r3, r3, #8
     c20:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
     c22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     c24:	3301      	adds	r3, #1
     c26:	62a3      	str	r3, [r4, #40]	; 0x28
     c28:	e7c5      	b.n	bb6 <_spi_interrupt_handler+0x14a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
     c2a:	077b      	lsls	r3, r7, #29
     c2c:	d400      	bmi.n	c30 <_spi_interrupt_handler+0x1c4>
     c2e:	e76f      	b.n	b10 <_spi_interrupt_handler+0xa4>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
     c30:	0020      	movs	r0, r4
     c32:	6963      	ldr	r3, [r4, #20]
     c34:	4798      	blx	r3
     c36:	e76b      	b.n	b10 <_spi_interrupt_handler+0xa4>
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
     c38:	0020      	movs	r0, r4
     c3a:	69e3      	ldr	r3, [r4, #28]
     c3c:	4798      	blx	r3
     c3e:	e77b      	b.n	b38 <_spi_interrupt_handler+0xcc>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
     c40:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
     c42:	2b01      	cmp	r3, #1
     c44:	d000      	beq.n	c48 <_spi_interrupt_handler+0x1dc>
     c46:	e786      	b.n	b56 <_spi_interrupt_handler+0xea>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
     c48:	79e3      	ldrb	r3, [r4, #7]
     c4a:	2b00      	cmp	r3, #0
     c4c:	d000      	beq.n	c50 <_spi_interrupt_handler+0x1e4>
     c4e:	e782      	b.n	b56 <_spi_interrupt_handler+0xea>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
     c50:	3302      	adds	r3, #2
     c52:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
     c54:	3301      	adds	r3, #1
     c56:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
     c58:	2200      	movs	r2, #0
     c5a:	3335      	adds	r3, #53	; 0x35
     c5c:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
     c5e:	07fb      	lsls	r3, r7, #31
     c60:	d400      	bmi.n	c64 <_spi_interrupt_handler+0x1f8>
     c62:	e76d      	b.n	b40 <_spi_interrupt_handler+0xd4>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
     c64:	0020      	movs	r0, r4
     c66:	68e3      	ldr	r3, [r4, #12]
     c68:	4798      	blx	r3
     c6a:	e769      	b.n	b40 <_spi_interrupt_handler+0xd4>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
     c6c:	0020      	movs	r0, r4
     c6e:	6a23      	ldr	r3, [r4, #32]
     c70:	4798      	blx	r3
     c72:	e770      	b.n	b56 <_spi_interrupt_handler+0xea>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     c74:	2380      	movs	r3, #128	; 0x80
     c76:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
     c78:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
     c7a:	067b      	lsls	r3, r7, #25
     c7c:	d400      	bmi.n	c80 <_spi_interrupt_handler+0x214>
     c7e:	e76e      	b.n	b5e <_spi_interrupt_handler+0xf2>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
     c80:	6a63      	ldr	r3, [r4, #36]	; 0x24
     c82:	0020      	movs	r0, r4
     c84:	4798      	blx	r3
}
     c86:	e76a      	b.n	b5e <_spi_interrupt_handler+0xf2>
     c88:	2000052c 	.word	0x2000052c
     c8c:	200003cc 	.word	0x200003cc

00000c90 <init_OLED_display>:
struct gfx_mono_spinctrl modo;
struct gfx_mono_spinctrl agua;
struct gfx_mono_spinctrl secar;

//Inicializa o display, com tudo. Inicializando tudo e setando os spinners.
void init_OLED_display(struct gfx_mono_spinctrl_spincollection *spinners){
     c90:	b5f0      	push	{r4, r5, r6, r7, lr}
     c92:	b087      	sub	sp, #28
     c94:	9005      	str	r0, [sp, #20]
	
	//Inicializa o GFX
	gfx_mono_init();
     c96:	4b18      	ldr	r3, [pc, #96]	; (cf8 <init_OLED_display+0x68>)
     c98:	4798      	blx	r3
	
	// Initialize spinners
	gfx_mono_spinctrl_init(&modo, SPINTYPE_STRING, spinner_modo,
     c9a:	4f18      	ldr	r7, [pc, #96]	; (cfc <init_OLED_display+0x6c>)
     c9c:	2500      	movs	r5, #0
     c9e:	9502      	str	r5, [sp, #8]
     ca0:	2602      	movs	r6, #2
     ca2:	9601      	str	r6, [sp, #4]
     ca4:	9500      	str	r5, [sp, #0]
     ca6:	4b16      	ldr	r3, [pc, #88]	; (d00 <init_OLED_display+0x70>)
     ca8:	4a16      	ldr	r2, [pc, #88]	; (d04 <init_OLED_display+0x74>)
     caa:	2100      	movs	r1, #0
     cac:	0038      	movs	r0, r7
     cae:	4c16      	ldr	r4, [pc, #88]	; (d08 <init_OLED_display+0x78>)
     cb0:	47a0      	blx	r4
	spinner_choices_modo, 0, 2, 0); //Titulo do modo, com as opes do modo. Sendo 3 opes.
	gfx_mono_spinctrl_init(&agua, SPINTYPE_STRING, spinner_agua,
     cb2:	9502      	str	r5, [sp, #8]
     cb4:	9601      	str	r6, [sp, #4]
     cb6:	9500      	str	r5, [sp, #0]
     cb8:	4b14      	ldr	r3, [pc, #80]	; (d0c <init_OLED_display+0x7c>)
     cba:	4a15      	ldr	r2, [pc, #84]	; (d10 <init_OLED_display+0x80>)
     cbc:	2100      	movs	r1, #0
     cbe:	4815      	ldr	r0, [pc, #84]	; (d14 <init_OLED_display+0x84>)
     cc0:	47a0      	blx	r4
	spinner_choices_agua, 0, 2, 0); //Titulo do modo, com as opes do modo. Sendo 3 opes.
	gfx_mono_spinctrl_init(&secar, SPINTYPE_STRING, spinner_secar,
     cc2:	9502      	str	r5, [sp, #8]
     cc4:	9601      	str	r6, [sp, #4]
     cc6:	9500      	str	r5, [sp, #0]
     cc8:	4b13      	ldr	r3, [pc, #76]	; (d18 <init_OLED_display+0x88>)
     cca:	4a14      	ldr	r2, [pc, #80]	; (d1c <init_OLED_display+0x8c>)
     ccc:	2100      	movs	r1, #0
     cce:	4814      	ldr	r0, [pc, #80]	; (d20 <init_OLED_display+0x90>)
     cd0:	47a0      	blx	r4
	spinner_choices_secar, 0, 2, 0); //Titulo do modo, com as opes do modo. Sendo 3 opes.

	// Initialize spincollection
	gfx_mono_spinctrl_spincollection_init(spinners);
     cd2:	9c05      	ldr	r4, [sp, #20]
     cd4:	0020      	movs	r0, r4
     cd6:	4b13      	ldr	r3, [pc, #76]	; (d24 <init_OLED_display+0x94>)
     cd8:	4798      	blx	r3
	//gfx_mono_spinctrl_spincollection_init(&agua_collection);
	//gfx_mono_spinctrl_spincollection_init(&secar_collection);

	// Add spinners to spincollection
	gfx_mono_spinctrl_spincollection_add_spinner(&modo, spinners);
     cda:	0021      	movs	r1, r4
     cdc:	0038      	movs	r0, r7
     cde:	4f12      	ldr	r7, [pc, #72]	; (d28 <init_OLED_display+0x98>)
     ce0:	47b8      	blx	r7
	gfx_mono_spinctrl_spincollection_add_spinner(&agua, spinners);
     ce2:	0021      	movs	r1, r4
     ce4:	480b      	ldr	r0, [pc, #44]	; (d14 <init_OLED_display+0x84>)
     ce6:	47b8      	blx	r7
	gfx_mono_spinctrl_spincollection_add_spinner(&secar, spinners);
     ce8:	0021      	movs	r1, r4
     cea:	480d      	ldr	r0, [pc, #52]	; (d20 <init_OLED_display+0x90>)
     cec:	47b8      	blx	r7

	// Show spincollection on screen
	gfx_mono_spinctrl_spincollection_show(spinners);
     cee:	0020      	movs	r0, r4
     cf0:	4b0e      	ldr	r3, [pc, #56]	; (d2c <init_OLED_display+0x9c>)
     cf2:	4798      	blx	r3
	
     cf4:	b007      	add	sp, #28
     cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cf8:	00000495 	.word	0x00000495
     cfc:	200003f0 	.word	0x200003f0
     d00:	20000014 	.word	0x20000014
     d04:	000041e4 	.word	0x000041e4
     d08:	0000131d 	.word	0x0000131d
     d0c:	20000008 	.word	0x20000008
     d10:	000041dc 	.word	0x000041dc
     d14:	200003d0 	.word	0x200003d0
     d18:	20000020 	.word	0x20000020
     d1c:	000041ec 	.word	0x000041ec
     d20:	20000410 	.word	0x20000410
     d24:	0000134d 	.word	0x0000134d
     d28:	0000135b 	.word	0x0000135b
     d2c:	00001391 	.word	0x00001391

00000d30 <inicializa_btn>:
	inicializa_btn();
	inicializa_led();
}

//Inicializa os btns.
void inicializa_btn(void){
     d30:	b570      	push	{r4, r5, r6, lr}
	config->direction  = PORT_PIN_DIR_INPUT;
     d32:	4c07      	ldr	r4, [pc, #28]	; (d50 <inicializa_btn+0x20>)
     d34:	2300      	movs	r3, #0
     d36:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     d38:	2201      	movs	r2, #1
     d3a:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     d3c:	70a3      	strb	r3, [r4, #2]
	port_get_config_defaults(&config_port_pin);
	//Seta como entrada e pull-UP
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
	//Seta os btn do modo configurado.
	port_pin_set_config(BUTTON_1_PIN, &config_port_pin);
     d3e:	0021      	movs	r1, r4
     d40:	201c      	movs	r0, #28
     d42:	4d04      	ldr	r5, [pc, #16]	; (d54 <inicializa_btn+0x24>)
     d44:	47a8      	blx	r5
	port_pin_set_config(BUTTON_2_PIN, &config_port_pin);
     d46:	0021      	movs	r1, r4
     d48:	2002      	movs	r0, #2
     d4a:	47a8      	blx	r5
//	port_pin_set_config(BUTTON_3_PIN, &config_port_pin);
}
     d4c:	bd70      	pop	{r4, r5, r6, pc}
     d4e:	46c0      	nop			; (mov r8, r8)
     d50:	20000430 	.word	0x20000430
     d54:	00001a29 	.word	0x00001a29

00000d58 <inicializa_led>:


//Inicializa os leds.
void inicializa_led(void){
     d58:	b570      	push	{r4, r5, r6, lr}
	config->input_pull = PORT_PIN_PULL_UP;
     d5a:	4c0a      	ldr	r4, [pc, #40]	; (d84 <inicializa_led+0x2c>)
     d5c:	2301      	movs	r3, #1
     d5e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     d60:	2200      	movs	r2, #0
     d62:	70a2      	strb	r2, [r4, #2]
	//Apaga a config.
	port_get_config_defaults(&config_port_pin);
	//Seta como saida.
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
     d64:	7023      	strb	r3, [r4, #0]
	//Seta os leds.
	port_pin_set_config(LED_1_PIN, &config_port_pin);
     d66:	0021      	movs	r1, r4
     d68:	200c      	movs	r0, #12
     d6a:	4e07      	ldr	r6, [pc, #28]	; (d88 <inicializa_led+0x30>)
     d6c:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     d6e:	4d07      	ldr	r5, [pc, #28]	; (d8c <inicializa_led+0x34>)
     d70:	2380      	movs	r3, #128	; 0x80
     d72:	015b      	lsls	r3, r3, #5
     d74:	61ab      	str	r3, [r5, #24]
	LED_Off(LED_1_PIN);
	port_pin_set_config(LED_3_PIN, &config_port_pin);
     d76:	0021      	movs	r1, r4
     d78:	200f      	movs	r0, #15
     d7a:	47b0      	blx	r6
     d7c:	2380      	movs	r3, #128	; 0x80
     d7e:	021b      	lsls	r3, r3, #8
     d80:	61ab      	str	r3, [r5, #24]
	LED_Off(LED_3_PIN);
}
     d82:	bd70      	pop	{r4, r5, r6, pc}
     d84:	20000430 	.word	0x20000430
     d88:	00001a29 	.word	0x00001a29
     d8c:	41004400 	.word	0x41004400

00000d90 <init_OLED_btnLed>:
void init_OLED_btnLed(void){
     d90:	b510      	push	{r4, lr}
	inicializa_btn();
     d92:	4b02      	ldr	r3, [pc, #8]	; (d9c <init_OLED_btnLed+0xc>)
     d94:	4798      	blx	r3
	inicializa_led();
     d96:	4b02      	ldr	r3, [pc, #8]	; (da0 <init_OLED_btnLed+0x10>)
     d98:	4798      	blx	r3
}
     d9a:	bd10      	pop	{r4, pc}
     d9c:	00000d31 	.word	0x00000d31
     da0:	00000d59 	.word	0x00000d59

00000da4 <isBTN_DOWN>:
	if (port_index < PORT_INST_NUM) {
     da4:	09c2      	lsrs	r2, r0, #7
		return NULL;
     da6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     da8:	2a00      	cmp	r2, #0
     daa:	d104      	bne.n	db6 <isBTN_DOWN+0x12>
		return &(ports[port_index]->Group[group_index]);
     dac:	0943      	lsrs	r3, r0, #5
     dae:	01db      	lsls	r3, r3, #7
     db0:	4a05      	ldr	r2, [pc, #20]	; (dc8 <isBTN_DOWN+0x24>)
     db2:	4694      	mov	ip, r2
     db4:	4463      	add	r3, ip
	return (port_base->IN.reg & pin_mask);
     db6:	6a1b      	ldr	r3, [r3, #32]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     db8:	221f      	movs	r2, #31
     dba:	4002      	ands	r2, r0
     dbc:	2001      	movs	r0, #1
     dbe:	4090      	lsls	r0, r2
	return (port_base->IN.reg & pin_mask);
     dc0:	4018      	ands	r0, r3
	return (port_pin_get_input_level(btn));
}

//Retorna 1 se o btn estiver precionado.
int isBTN_DOWN(uint8_t btn){
	return (!port_pin_get_input_level(btn));
     dc2:	4243      	negs	r3, r0
     dc4:	4158      	adcs	r0, r3
     dc6:	4770      	bx	lr
     dc8:	41004400 	.word	0x41004400

00000dcc <usart_read_callback>:
//Deixa no buffer para depois enviar.
volatile uint8_t rx_buffer[MAX_RX_BUFFER_LENGTH];

//Funes de callback.
void usart_read_callback(struct usart_module *const usart_module)
{
     dcc:	b510      	push	{r4, lr}
	usart_write_buffer_job(&usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     dce:	2264      	movs	r2, #100	; 0x64
     dd0:	4902      	ldr	r1, [pc, #8]	; (ddc <usart_read_callback+0x10>)
     dd2:	4803      	ldr	r0, [pc, #12]	; (de0 <usart_read_callback+0x14>)
     dd4:	4b03      	ldr	r3, [pc, #12]	; (de4 <usart_read_callback+0x18>)
     dd6:	4798      	blx	r3
}
     dd8:	bd10      	pop	{r4, pc}
     dda:	46c0      	nop			; (mov r8, r8)
     ddc:	20000468 	.word	0x20000468
     de0:	20000434 	.word	0x20000434
     de4:	00002315 	.word	0x00002315

00000de8 <usart_write_callback>:

void usart_write_callback(struct usart_module *const usart_module)
{
     de8:	b510      	push	{r4, lr}
	usart_read_buffer_job(&usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     dea:	2264      	movs	r2, #100	; 0x64
     dec:	4902      	ldr	r1, [pc, #8]	; (df8 <usart_write_callback+0x10>)
     dee:	4803      	ldr	r0, [pc, #12]	; (dfc <usart_write_callback+0x14>)
     df0:	4b03      	ldr	r3, [pc, #12]	; (e00 <usart_write_callback+0x18>)
     df2:	4798      	blx	r3
}
     df4:	bd10      	pop	{r4, pc}
     df6:	46c0      	nop			; (mov r8, r8)
     df8:	20000468 	.word	0x20000468
     dfc:	20000434 	.word	0x20000434
     e00:	00002335 	.word	0x00002335

00000e04 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     e04:	b570      	push	{r4, r5, r6, lr}
     e06:	b082      	sub	sp, #8
     e08:	0005      	movs	r5, r0
     e0a:	000e      	movs	r6, r1
	uint16_t temp = 0;
     e0c:	2200      	movs	r2, #0
     e0e:	466b      	mov	r3, sp
     e10:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     e12:	4c06      	ldr	r4, [pc, #24]	; (e2c <usart_serial_getchar+0x28>)
     e14:	466b      	mov	r3, sp
     e16:	1d99      	adds	r1, r3, #6
     e18:	0028      	movs	r0, r5
     e1a:	47a0      	blx	r4
     e1c:	2800      	cmp	r0, #0
     e1e:	d1f9      	bne.n	e14 <usart_serial_getchar+0x10>

	*c = temp;
     e20:	466b      	mov	r3, sp
     e22:	3306      	adds	r3, #6
     e24:	881b      	ldrh	r3, [r3, #0]
     e26:	7033      	strb	r3, [r6, #0]
}
     e28:	b002      	add	sp, #8
     e2a:	bd70      	pop	{r4, r5, r6, pc}
     e2c:	00002201 	.word	0x00002201

00000e30 <usart_serial_putchar>:
{
     e30:	b570      	push	{r4, r5, r6, lr}
     e32:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     e34:	b28c      	uxth	r4, r1
     e36:	4e03      	ldr	r6, [pc, #12]	; (e44 <usart_serial_putchar+0x14>)
     e38:	0021      	movs	r1, r4
     e3a:	0028      	movs	r0, r5
     e3c:	47b0      	blx	r6
     e3e:	2800      	cmp	r0, #0
     e40:	d1fa      	bne.n	e38 <usart_serial_putchar+0x8>
}
     e42:	bd70      	pop	{r4, r5, r6, pc}
     e44:	000021d5 	.word	0x000021d5

00000e48 <configure_usart>:

void configure_usart(void)
{
     e48:	b5f0      	push	{r4, r5, r6, r7, lr}
     e4a:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     e4c:	2380      	movs	r3, #128	; 0x80
     e4e:	05db      	lsls	r3, r3, #23
     e50:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     e52:	2300      	movs	r3, #0
     e54:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     e56:	22ff      	movs	r2, #255	; 0xff
     e58:	4669      	mov	r1, sp
     e5a:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     e5c:	2200      	movs	r2, #0
     e5e:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     e60:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     e62:	2196      	movs	r1, #150	; 0x96
     e64:	0189      	lsls	r1, r1, #6
     e66:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     e68:	2401      	movs	r4, #1
     e6a:	2124      	movs	r1, #36	; 0x24
     e6c:	4668      	mov	r0, sp
     e6e:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
     e70:	3101      	adds	r1, #1
     e72:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
     e74:	3101      	adds	r1, #1
     e76:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
     e78:	3101      	adds	r1, #1
     e7a:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
     e7c:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     e7e:	3105      	adds	r1, #5
     e80:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
     e82:	3101      	adds	r1, #1
     e84:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     e86:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     e88:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     e8a:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     e8c:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     e8e:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     e90:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
     e92:	2313      	movs	r3, #19
     e94:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     e96:	7742      	strb	r2, [r0, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);
	
	//Seta os pinos.
	config_usart.baudrate    = 9600;
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
     e98:	2380      	movs	r3, #128	; 0x80
     e9a:	035b      	lsls	r3, r3, #13
     e9c:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
     e9e:	4b19      	ldr	r3, [pc, #100]	; (f04 <configure_usart+0xbc>)
     ea0:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
     ea2:	4b19      	ldr	r3, [pc, #100]	; (f08 <configure_usart+0xc0>)
     ea4:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
     ea6:	2301      	movs	r3, #1
     ea8:	425b      	negs	r3, r3
     eaa:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
     eac:	930f      	str	r3, [sp, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     eae:	4d17      	ldr	r5, [pc, #92]	; (f0c <configure_usart+0xc4>)
     eb0:	4b17      	ldr	r3, [pc, #92]	; (f10 <configure_usart+0xc8>)
     eb2:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     eb4:	4a17      	ldr	r2, [pc, #92]	; (f14 <configure_usart+0xcc>)
     eb6:	4b18      	ldr	r3, [pc, #96]	; (f18 <configure_usart+0xd0>)
     eb8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     eba:	4a18      	ldr	r2, [pc, #96]	; (f1c <configure_usart+0xd4>)
     ebc:	4b18      	ldr	r3, [pc, #96]	; (f20 <configure_usart+0xd8>)
     ebe:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
     ec0:	466a      	mov	r2, sp
     ec2:	4918      	ldr	r1, [pc, #96]	; (f24 <configure_usart+0xdc>)
     ec4:	0028      	movs	r0, r5
     ec6:	4b18      	ldr	r3, [pc, #96]	; (f28 <configure_usart+0xe0>)
     ec8:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     eca:	4f18      	ldr	r7, [pc, #96]	; (f2c <configure_usart+0xe4>)
     ecc:	683b      	ldr	r3, [r7, #0]
     ece:	6898      	ldr	r0, [r3, #8]
     ed0:	2100      	movs	r1, #0
     ed2:	4e17      	ldr	r6, [pc, #92]	; (f30 <configure_usart+0xe8>)
     ed4:	47b0      	blx	r6
	setbuf(stdin, NULL);
     ed6:	683b      	ldr	r3, [r7, #0]
     ed8:	6858      	ldr	r0, [r3, #4]
     eda:	2100      	movs	r1, #0
     edc:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     ede:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     ee0:	0030      	movs	r0, r6
     ee2:	4b14      	ldr	r3, [pc, #80]	; (f34 <configure_usart+0xec>)
     ee4:	4798      	blx	r3
     ee6:	231f      	movs	r3, #31
     ee8:	4018      	ands	r0, r3
     eea:	4084      	lsls	r4, r0
     eec:	4b12      	ldr	r3, [pc, #72]	; (f38 <configure_usart+0xf0>)
     eee:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     ef0:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     ef2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     ef4:	2b00      	cmp	r3, #0
     ef6:	d1fc      	bne.n	ef2 <configure_usart+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     ef8:	6833      	ldr	r3, [r6, #0]
     efa:	2202      	movs	r2, #2
     efc:	4313      	orrs	r3, r2
     efe:	6033      	str	r3, [r6, #0]
	//Seta o printf. Ele vai usar as nossas interruption.
	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &config_usart);

	//Habilita.
	usart_enable(&usart_instance);
}
     f00:	b011      	add	sp, #68	; 0x44
     f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f04:	00160002 	.word	0x00160002
     f08:	00170002 	.word	0x00170002
     f0c:	20000434 	.word	0x20000434
     f10:	20000528 	.word	0x20000528
     f14:	00000e31 	.word	0x00000e31
     f18:	20000524 	.word	0x20000524
     f1c:	00000e05 	.word	0x00000e05
     f20:	20000520 	.word	0x20000520
     f24:	42001400 	.word	0x42001400
     f28:	00001e91 	.word	0x00001e91
     f2c:	2000004c 	.word	0x2000004c
     f30:	000030bd 	.word	0x000030bd
     f34:	00001e01 	.word	0x00001e01
     f38:	e000e100 	.word	0xe000e100

00000f3c <configure_usart_callbacks>:

void configure_usart_callbacks(void)
{
     f3c:	b570      	push	{r4, r5, r6, lr}
	//Setar o callBack
	usart_register_callback(&usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     f3e:	4c08      	ldr	r4, [pc, #32]	; (f60 <configure_usart_callbacks+0x24>)
     f40:	2200      	movs	r2, #0
     f42:	4908      	ldr	r1, [pc, #32]	; (f64 <configure_usart_callbacks+0x28>)
     f44:	0020      	movs	r0, r4
     f46:	4d08      	ldr	r5, [pc, #32]	; (f68 <configure_usart_callbacks+0x2c>)
     f48:	47a8      	blx	r5
	usart_register_callback(&usart_instance, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
     f4a:	2201      	movs	r2, #1
     f4c:	4907      	ldr	r1, [pc, #28]	; (f6c <configure_usart_callbacks+0x30>)
     f4e:	0020      	movs	r0, r4
     f50:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     f52:	2231      	movs	r2, #49	; 0x31
     f54:	5ca3      	ldrb	r3, [r4, r2]
     f56:	2103      	movs	r1, #3
     f58:	430b      	orrs	r3, r1
     f5a:	54a3      	strb	r3, [r4, r2]


	//Habilita o callback.
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
}
     f5c:	bd70      	pop	{r4, r5, r6, pc}
     f5e:	46c0      	nop			; (mov r8, r8)
     f60:	20000434 	.word	0x20000434
     f64:	00000de9 	.word	0x00000de9
     f68:	000022fd 	.word	0x000022fd
     f6c:	00000dcd 	.word	0x00000dcd

00000f70 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     f70:	4b01      	ldr	r3, [pc, #4]	; (f78 <gfx_mono_set_framebuffer+0x8>)
     f72:	6018      	str	r0, [r3, #0]
}
     f74:	4770      	bx	lr
     f76:	46c0      	nop			; (mov r8, r8)
     f78:	200002cc 	.word	0x200002cc

00000f7c <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     f7c:	b530      	push	{r4, r5, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     f7e:	01c9      	lsls	r1, r1, #7
     f80:	1889      	adds	r1, r1, r2
	gfx_coord_t *framebuffer_pt = fbpointer +
     f82:	4a06      	ldr	r2, [pc, #24]	; (f9c <gfx_mono_framebuffer_put_page+0x20>)
     f84:	6812      	ldr	r2, [r2, #0]
     f86:	1852      	adds	r2, r2, r1
     f88:	3b01      	subs	r3, #1
     f8a:	b2db      	uxtb	r3, r3
     f8c:	3301      	adds	r3, #1
     f8e:	2400      	movs	r4, #0

	do {
		*framebuffer_pt++ = *data_pt++;
     f90:	5d05      	ldrb	r5, [r0, r4]
     f92:	5515      	strb	r5, [r2, r4]
     f94:	3401      	adds	r4, #1
	} while (--width > 0);
     f96:	429c      	cmp	r4, r3
     f98:	d1fa      	bne.n	f90 <gfx_mono_framebuffer_put_page+0x14>
}
     f9a:	bd30      	pop	{r4, r5, pc}
     f9c:	200002cc 	.word	0x200002cc

00000fa0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     fa0:	4b02      	ldr	r3, [pc, #8]	; (fac <gfx_mono_framebuffer_put_byte+0xc>)
     fa2:	681b      	ldr	r3, [r3, #0]
     fa4:	01c0      	lsls	r0, r0, #7
     fa6:	1818      	adds	r0, r3, r0
     fa8:	5442      	strb	r2, [r0, r1]
}
     faa:	4770      	bx	lr
     fac:	200002cc 	.word	0x200002cc

00000fb0 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     fb0:	4b02      	ldr	r3, [pc, #8]	; (fbc <gfx_mono_framebuffer_get_byte+0xc>)
     fb2:	681b      	ldr	r3, [r3, #0]
     fb4:	01c0      	lsls	r0, r0, #7
     fb6:	1818      	adds	r0, r3, r0
     fb8:	5c40      	ldrb	r0, [r0, r1]
}
     fba:	4770      	bx	lr
     fbc:	200002cc 	.word	0x200002cc

00000fc0 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     fc2:	46ce      	mov	lr, r9
     fc4:	4647      	mov	r7, r8
     fc6:	b580      	push	{r7, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     fc8:	1884      	adds	r4, r0, r2
     fca:	2c80      	cmp	r4, #128	; 0x80
     fcc:	dd03      	ble.n	fd6 <gfx_mono_generic_draw_horizontal_line+0x16>
		length = GFX_MONO_LCD_WIDTH - x;
     fce:	2280      	movs	r2, #128	; 0x80
     fd0:	4252      	negs	r2, r2
     fd2:	1a12      	subs	r2, r2, r0
     fd4:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     fd6:	2a00      	cmp	r2, #0
     fd8:	d037      	beq.n	104a <gfx_mono_generic_draw_horizontal_line+0x8a>
	page = y / 8;
     fda:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     fdc:	00ec      	lsls	r4, r5, #3
     fde:	1b09      	subs	r1, r1, r4
     fe0:	2701      	movs	r7, #1
     fe2:	408f      	lsls	r7, r1
     fe4:	0039      	movs	r1, r7
     fe6:	b2ff      	uxtb	r7, r7
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     fe8:	2b01      	cmp	r3, #1
     fea:	d019      	beq.n	1020 <gfx_mono_generic_draw_horizontal_line+0x60>
     fec:	2b00      	cmp	r3, #0
     fee:	d030      	beq.n	1052 <gfx_mono_generic_draw_horizontal_line+0x92>
     ff0:	2b02      	cmp	r3, #2
     ff2:	d12a      	bne.n	104a <gfx_mono_generic_draw_horizontal_line+0x8a>
     ff4:	3801      	subs	r0, #1
     ff6:	b2c6      	uxtb	r6, r0
     ff8:	1992      	adds	r2, r2, r6
     ffa:	b2d4      	uxtb	r4, r2
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     ffc:	4b20      	ldr	r3, [pc, #128]	; (1080 <gfx_mono_generic_draw_horizontal_line+0xc0>)
     ffe:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1000:	4b20      	ldr	r3, [pc, #128]	; (1084 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    1002:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1004:	0021      	movs	r1, r4
    1006:	0028      	movs	r0, r5
    1008:	47c8      	blx	r9
			temp ^= pixelmask;
    100a:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    100c:	b2c2      	uxtb	r2, r0
    100e:	2300      	movs	r3, #0
    1010:	0021      	movs	r1, r4
    1012:	0028      	movs	r0, r5
    1014:	47c0      	blx	r8
    1016:	3c01      	subs	r4, #1
    1018:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    101a:	42b4      	cmp	r4, r6
    101c:	d1f2      	bne.n	1004 <gfx_mono_generic_draw_horizontal_line+0x44>
    101e:	e014      	b.n	104a <gfx_mono_generic_draw_horizontal_line+0x8a>
    1020:	3801      	subs	r0, #1
    1022:	b2c6      	uxtb	r6, r0
    1024:	1992      	adds	r2, r2, r6
    1026:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
    1028:	4b15      	ldr	r3, [pc, #84]	; (1080 <gfx_mono_generic_draw_horizontal_line+0xc0>)
    102a:	4699      	mov	r9, r3
			gfx_mono_put_byte(page, x + length, temp);
    102c:	4b15      	ldr	r3, [pc, #84]	; (1084 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    102e:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1030:	0021      	movs	r1, r4
    1032:	0028      	movs	r0, r5
    1034:	47c8      	blx	r9
			temp |= pixelmask;
    1036:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1038:	b2c2      	uxtb	r2, r0
    103a:	2300      	movs	r3, #0
    103c:	0021      	movs	r1, r4
    103e:	0028      	movs	r0, r5
    1040:	47c0      	blx	r8
    1042:	3c01      	subs	r4, #1
    1044:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    1046:	42b4      	cmp	r4, r6
    1048:	d1f2      	bne.n	1030 <gfx_mono_generic_draw_horizontal_line+0x70>
		break;

	default:
		break;
	}
}
    104a:	bc0c      	pop	{r2, r3}
    104c:	4690      	mov	r8, r2
    104e:	4699      	mov	r9, r3
    1050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1052:	3801      	subs	r0, #1
    1054:	b2c6      	uxtb	r6, r0
    1056:	1992      	adds	r2, r2, r6
    1058:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
    105a:	4b09      	ldr	r3, [pc, #36]	; (1080 <gfx_mono_generic_draw_horizontal_line+0xc0>)
    105c:	4699      	mov	r9, r3
			temp &= ~pixelmask;
    105e:	43cf      	mvns	r7, r1
			gfx_mono_put_byte(page, x + length, temp);
    1060:	4b08      	ldr	r3, [pc, #32]	; (1084 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    1062:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1064:	0021      	movs	r1, r4
    1066:	0028      	movs	r0, r5
    1068:	47c8      	blx	r9
			temp &= ~pixelmask;
    106a:	4038      	ands	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    106c:	b2c2      	uxtb	r2, r0
    106e:	2300      	movs	r3, #0
    1070:	0021      	movs	r1, r4
    1072:	0028      	movs	r0, r5
    1074:	47c0      	blx	r8
    1076:	3c01      	subs	r4, #1
    1078:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    107a:	42b4      	cmp	r4, r6
    107c:	d1f2      	bne.n	1064 <gfx_mono_generic_draw_horizontal_line+0xa4>
    107e:	e7e4      	b.n	104a <gfx_mono_generic_draw_horizontal_line+0x8a>
    1080:	00000549 	.word	0x00000549
    1084:	00000441 	.word	0x00000441

00001088 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    1088:	b5f0      	push	{r4, r5, r6, r7, lr}
    108a:	b083      	sub	sp, #12
    108c:	9000      	str	r0, [sp, #0]
    108e:	9201      	str	r2, [sp, #4]
    1090:	aa08      	add	r2, sp, #32
    1092:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    1094:	2b00      	cmp	r3, #0
    1096:	d00d      	beq.n	10b4 <gfx_mono_generic_draw_filled_rect+0x2c>
    1098:	3901      	subs	r1, #1
    109a:	b2ce      	uxtb	r6, r1
    109c:	199b      	adds	r3, r3, r6
    109e:	b2dc      	uxtb	r4, r3
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    10a0:	4d05      	ldr	r5, [pc, #20]	; (10b8 <gfx_mono_generic_draw_filled_rect+0x30>)
    10a2:	003b      	movs	r3, r7
    10a4:	9a01      	ldr	r2, [sp, #4]
    10a6:	0021      	movs	r1, r4
    10a8:	9800      	ldr	r0, [sp, #0]
    10aa:	47a8      	blx	r5
    10ac:	3c01      	subs	r4, #1
    10ae:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
    10b0:	42b4      	cmp	r4, r6
    10b2:	d1f6      	bne.n	10a2 <gfx_mono_generic_draw_filled_rect+0x1a>
	}
}
    10b4:	b003      	add	sp, #12
    10b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10b8:	00000fc1 	.word	0x00000fc1

000010bc <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
    10bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    10be:	46de      	mov	lr, fp
    10c0:	4657      	mov	r7, sl
    10c2:	464e      	mov	r6, r9
    10c4:	4645      	mov	r5, r8
    10c6:	b5e0      	push	{r5, r6, r7, lr}
    10c8:	b083      	sub	sp, #12
    10ca:	0005      	movs	r5, r0
    10cc:	000f      	movs	r7, r1
	gfx_coord_t num_pages = bitmap->height / 8;
    10ce:	7843      	ldrb	r3, [r0, #1]
    10d0:	08db      	lsrs	r3, r3, #3
    10d2:	469b      	mov	fp, r3
	gfx_coord_t page = y / 8;
    10d4:	08d6      	lsrs	r6, r2, #3
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
    10d6:	7883      	ldrb	r3, [r0, #2]
    10d8:	2b00      	cmp	r3, #0
    10da:	d009      	beq.n	10f0 <gfx_mono_generic_put_bitmap+0x34>
    10dc:	2b01      	cmp	r3, #1
    10de:	d11f      	bne.n	1120 <gfx_mono_generic_put_bitmap+0x64>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    10e0:	2300      	movs	r3, #0
    10e2:	4698      	mov	r8, r3
    10e4:	465b      	mov	r3, fp
    10e6:	2b00      	cmp	r3, #0
    10e8:	d01a      	beq.n	1120 <gfx_mono_generic_put_bitmap+0x64>
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    10ea:	4b20      	ldr	r3, [pc, #128]	; (116c <gfx_mono_generic_put_bitmap+0xb0>)
    10ec:	469a      	mov	sl, r3
    10ee:	e038      	b.n	1162 <gfx_mono_generic_put_bitmap+0xa6>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    10f0:	465b      	mov	r3, fp
    10f2:	2b00      	cmp	r3, #0
    10f4:	d014      	beq.n	1120 <gfx_mono_generic_put_bitmap+0x64>
    10f6:	465b      	mov	r3, fp
    10f8:	199b      	adds	r3, r3, r6
    10fa:	b2db      	uxtb	r3, r3
    10fc:	4699      	mov	r9, r3
    10fe:	2400      	movs	r4, #0
			gfx_mono_put_page(bitmap->data.pixmap
    1100:	4b1b      	ldr	r3, [pc, #108]	; (1170 <gfx_mono_generic_put_bitmap+0xb4>)
    1102:	4698      	mov	r8, r3
    1104:	782b      	ldrb	r3, [r5, #0]
    1106:	0018      	movs	r0, r3
    1108:	4360      	muls	r0, r4
    110a:	686a      	ldr	r2, [r5, #4]
    110c:	4694      	mov	ip, r2
    110e:	4460      	add	r0, ip
    1110:	003a      	movs	r2, r7
    1112:	0031      	movs	r1, r6
    1114:	47c0      	blx	r8
    1116:	3401      	adds	r4, #1
    1118:	3601      	adds	r6, #1
    111a:	b2f6      	uxtb	r6, r6
		for (i = 0; i < num_pages; i++) {
    111c:	45b1      	cmp	r9, r6
    111e:	d1f1      	bne.n	1104 <gfx_mono_generic_put_bitmap+0x48>
		break;

	default:
		break;
	}
}
    1120:	b003      	add	sp, #12
    1122:	bc3c      	pop	{r2, r3, r4, r5}
    1124:	4690      	mov	r8, r2
    1126:	4699      	mov	r9, r3
    1128:	46a2      	mov	sl, r4
    112a:	46ab      	mov	fp, r5
    112c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
    112e:	4642      	mov	r2, r8
    1130:	4353      	muls	r3, r2
    1132:	686a      	ldr	r2, [r5, #4]
    1134:	1912      	adds	r2, r2, r4
				gfx_mono_put_byte(i + page, column + x, temp);
    1136:	5cd2      	ldrb	r2, [r2, r3]
    1138:	1939      	adds	r1, r7, r4
    113a:	b2c9      	uxtb	r1, r1
    113c:	2300      	movs	r3, #0
    113e:	0030      	movs	r0, r6
    1140:	47d0      	blx	sl
			for (column = 0; column < bitmap->width; column++) {
    1142:	3401      	adds	r4, #1
    1144:	b2e4      	uxtb	r4, r4
    1146:	782b      	ldrb	r3, [r5, #0]
    1148:	42a3      	cmp	r3, r4
    114a:	d8f0      	bhi.n	112e <gfx_mono_generic_put_bitmap+0x72>
    114c:	2301      	movs	r3, #1
    114e:	469c      	mov	ip, r3
    1150:	44e0      	add	r8, ip
    1152:	3601      	adds	r6, #1
    1154:	b2f6      	uxtb	r6, r6
		for (i = 0; i < num_pages; i++) {
    1156:	4643      	mov	r3, r8
    1158:	466a      	mov	r2, sp
    115a:	71d3      	strb	r3, [r2, #7]
    115c:	79d3      	ldrb	r3, [r2, #7]
    115e:	455b      	cmp	r3, fp
    1160:	d2de      	bcs.n	1120 <gfx_mono_generic_put_bitmap+0x64>
			for (column = 0; column < bitmap->width; column++) {
    1162:	782b      	ldrb	r3, [r5, #0]
    1164:	2400      	movs	r4, #0
    1166:	2b00      	cmp	r3, #0
    1168:	d1e1      	bne.n	112e <gfx_mono_generic_put_bitmap+0x72>
    116a:	e7ef      	b.n	114c <gfx_mono_generic_put_bitmap+0x90>
    116c:	00000441 	.word	0x00000441
    1170:	000003e9 	.word	0x000003e9

00001174 <gfx_mono_spinctrl_draw_indicator>:
 * \param[in] *spinner initialized gfx_mono_spinctrl struct
 * \param[in] draw     true on draw, false on delete
 */
static void gfx_mono_spinctrl_draw_indicator(struct gfx_mono_spinctrl *spinner,
		bool draw)
{
    1174:	b510      	push	{r4, lr}
    1176:	b082      	sub	sp, #8
	if (draw) {
    1178:	2900      	cmp	r1, #0
    117a:	d109      	bne.n	1190 <gfx_mono_spinctrl_draw_indicator+0x1c>
		gfx_mono_put_bitmap(&gfx_mono_spinctrl_bitmap_indicator, 0,
				spinner->y);
	} else {
		gfx_mono_draw_filled_rect(0, spinner->y,
    117c:	7d81      	ldrb	r1, [r0, #22]
    117e:	2300      	movs	r3, #0
    1180:	9300      	str	r3, [sp, #0]
    1182:	3308      	adds	r3, #8
    1184:	2204      	movs	r2, #4
    1186:	2000      	movs	r0, #0
    1188:	4c04      	ldr	r4, [pc, #16]	; (119c <gfx_mono_spinctrl_draw_indicator+0x28>)
    118a:	47a0      	blx	r4
				GFX_MONO_SPINCTRL_INDICATOR_WIDTH,
				GFX_MONO_SPINCTRL_INDICATOR_HEIGHT,
				GFX_PIXEL_CLR);
	}
}
    118c:	b002      	add	sp, #8
    118e:	bd10      	pop	{r4, pc}
		gfx_mono_put_bitmap(&gfx_mono_spinctrl_bitmap_indicator, 0,
    1190:	7d82      	ldrb	r2, [r0, #22]
    1192:	2100      	movs	r1, #0
    1194:	4802      	ldr	r0, [pc, #8]	; (11a0 <gfx_mono_spinctrl_draw_indicator+0x2c>)
    1196:	4b03      	ldr	r3, [pc, #12]	; (11a4 <gfx_mono_spinctrl_draw_indicator+0x30>)
    1198:	4798      	blx	r3
    119a:	e7f7      	b.n	118c <gfx_mono_spinctrl_draw_indicator+0x18>
    119c:	00001089 	.word	0x00001089
    11a0:	2000002c 	.word	0x2000002c
    11a4:	000010bd 	.word	0x000010bd

000011a8 <gfx_mono_spinctrl_draw_button>:
 *
 * \param[in] draw       true on draw, false on delete
 * \param[in] indicator  true on draw indicator, false on delete
 */
static void gfx_mono_spinctrl_draw_button(bool draw, bool indicator)
{
    11a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11aa:	b089      	sub	sp, #36	; 0x24
    11ac:	0006      	movs	r6, r0
    11ae:	000d      	movs	r5, r1
	uint8_t height;
	uint8_t offset;
	char string_buf[22];

	/* Clear bottom line */
	gfx_mono_draw_filled_rect(0,
    11b0:	2300      	movs	r3, #0
    11b2:	9300      	str	r3, [sp, #0]
    11b4:	3307      	adds	r3, #7
    11b6:	2280      	movs	r2, #128	; 0x80
    11b8:	2118      	movs	r1, #24
    11ba:	2000      	movs	r0, #0
    11bc:	4c1e      	ldr	r4, [pc, #120]	; (1238 <gfx_mono_spinctrl_draw_button+0x90>)
    11be:	47a0      	blx	r4
			(SYSFONT_HEIGHT + 1) *
			GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION,
			GFX_MONO_LCD_WIDTH, SYSFONT_HEIGHT, GFX_PIXEL_CLR);

	snprintf(string_buf, sizeof(string_buf), "OK");
    11c0:	a802      	add	r0, sp, #8
    11c2:	4b1e      	ldr	r3, [pc, #120]	; (123c <gfx_mono_spinctrl_draw_button+0x94>)
    11c4:	881a      	ldrh	r2, [r3, #0]
    11c6:	8002      	strh	r2, [r0, #0]
    11c8:	789b      	ldrb	r3, [r3, #2]
    11ca:	7083      	strb	r3, [r0, #2]
	gfx_mono_get_string_bounding_box(string_buf, &sysfont, &width, &height);
    11cc:	241f      	movs	r4, #31
    11ce:	446c      	add	r4, sp
    11d0:	231e      	movs	r3, #30
    11d2:	446b      	add	r3, sp
    11d4:	0022      	movs	r2, r4
    11d6:	491a      	ldr	r1, [pc, #104]	; (1240 <gfx_mono_spinctrl_draw_button+0x98>)
    11d8:	4f1a      	ldr	r7, [pc, #104]	; (1244 <gfx_mono_spinctrl_draw_button+0x9c>)
    11da:	47b8      	blx	r7
	offset = (GFX_MONO_LCD_WIDTH - width) / 2;
    11dc:	7820      	ldrb	r0, [r4, #0]
    11de:	2480      	movs	r4, #128	; 0x80
    11e0:	1a20      	subs	r0, r4, r0
    11e2:	0fc4      	lsrs	r4, r0, #31
    11e4:	1824      	adds	r4, r4, r0
    11e6:	1064      	asrs	r4, r4, #1
    11e8:	b2e4      	uxtb	r4, r4

	if (draw) {
    11ea:	2e00      	cmp	r6, #0
    11ec:	d018      	beq.n	1220 <gfx_mono_spinctrl_draw_button+0x78>
		/* Draw OK button in the middle of the last line */
		gfx_mono_draw_string(string_buf, offset,
    11ee:	4b14      	ldr	r3, [pc, #80]	; (1240 <gfx_mono_spinctrl_draw_button+0x98>)
    11f0:	2218      	movs	r2, #24
    11f2:	0021      	movs	r1, r4
    11f4:	a802      	add	r0, sp, #8
    11f6:	4e14      	ldr	r6, [pc, #80]	; (1248 <gfx_mono_spinctrl_draw_button+0xa0>)
    11f8:	47b0      	blx	r6
				(SYSFONT_HEIGHT + 1) *
				GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION,
				&sysfont);
		if (indicator) {
    11fa:	2d00      	cmp	r5, #0
    11fc:	d006      	beq.n	120c <gfx_mono_spinctrl_draw_button+0x64>
			/* Draw indicator arrow in front of button */
			gfx_mono_put_bitmap(&gfx_mono_spinctrl_bitmap_indicator,
    11fe:	1f21      	subs	r1, r4, #4
    1200:	b2c9      	uxtb	r1, r1
    1202:	2218      	movs	r2, #24
    1204:	4811      	ldr	r0, [pc, #68]	; (124c <gfx_mono_spinctrl_draw_button+0xa4>)
    1206:	4b12      	ldr	r3, [pc, #72]	; (1250 <gfx_mono_spinctrl_draw_button+0xa8>)
    1208:	4798      	blx	r3
    120a:	e012      	b.n	1232 <gfx_mono_spinctrl_draw_button+0x8a>
					offset - GFX_MONO_SPINCTRL_INDICATOR_WIDTH,
					(SYSFONT_HEIGHT + 1) *
					GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION);
		} else {
			/* Delete indicator */
			gfx_mono_draw_filled_rect(offset -
    120c:	1f20      	subs	r0, r4, #4
    120e:	b2c0      	uxtb	r0, r0
    1210:	2300      	movs	r3, #0
    1212:	9300      	str	r3, [sp, #0]
    1214:	3308      	adds	r3, #8
    1216:	2204      	movs	r2, #4
    1218:	2118      	movs	r1, #24
    121a:	4c07      	ldr	r4, [pc, #28]	; (1238 <gfx_mono_spinctrl_draw_button+0x90>)
    121c:	47a0      	blx	r4
    121e:	e008      	b.n	1232 <gfx_mono_spinctrl_draw_button+0x8a>
					GFX_MONO_SPINCTRL_INDICATOR_HEIGHT,
					GFX_PIXEL_CLR);
		}
	} else {
		/* Delete OK button */
		gfx_mono_draw_filled_rect(
    1220:	1f20      	subs	r0, r4, #4
    1222:	b2c0      	uxtb	r0, r0
    1224:	2300      	movs	r3, #0
    1226:	9300      	str	r3, [sp, #0]
    1228:	3307      	adds	r3, #7
    122a:	2214      	movs	r2, #20
    122c:	2118      	movs	r1, #24
    122e:	4c02      	ldr	r4, [pc, #8]	; (1238 <gfx_mono_spinctrl_draw_button+0x90>)
    1230:	47a0      	blx	r4
				offset - GFX_MONO_SPINCTRL_INDICATOR_WIDTH,
				(SYSFONT_HEIGHT + 1) *
				GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION, 20,
				SYSFONT_HEIGHT, GFX_PIXEL_CLR);
	}
}
    1232:	b009      	add	sp, #36	; 0x24
    1234:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1236:	46c0      	nop			; (mov r8, r8)
    1238:	00001089 	.word	0x00001089
    123c:	000041f8 	.word	0x000041f8
    1240:	2000003c 	.word	0x2000003c
    1244:	000017e9 	.word	0x000017e9
    1248:	00001745 	.word	0x00001745
    124c:	2000002c 	.word	0x2000002c
    1250:	000010bd 	.word	0x000010bd

00001254 <gfx_mono_spinctrl_draw>:
 *
 * \param[in] spinner  pointer to initialized gfx_mono_spinctrl struct
 * \param[in] redraw   true if title of spinner should be drawn
 */
void gfx_mono_spinctrl_draw(struct gfx_mono_spinctrl *spinner, bool redraw)
{
    1254:	b570      	push	{r4, r5, r6, lr}
    1256:	b086      	sub	sp, #24
    1258:	0004      	movs	r4, r0
	char string_buf[GFX_MONO_SPINCTRL_INT_SPINNER_WIDTH];
	uint8_t index;
	uint8_t offset;

	if (redraw) {
    125a:	2900      	cmp	r1, #0
    125c:	d10e      	bne.n	127c <gfx_mono_spinctrl_draw+0x28>
		gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)spinner->title,
				GFX_MONO_SPINCTRL_INDICATOR_WIDTH + 1,
				spinner->y, &sysfont);
	}

	if (spinner->in_focus) {
    125e:	7de3      	ldrb	r3, [r4, #23]
    1260:	2b00      	cmp	r3, #0
    1262:	d01a      	beq.n	129a <gfx_mono_spinctrl_draw+0x46>
		gfx_mono_put_bitmap(&gfx_mono_spinctrl_bitmap_spin_indicator,
    1264:	7da2      	ldrb	r2, [r4, #22]
    1266:	217c      	movs	r1, #124	; 0x7c
    1268:	4824      	ldr	r0, [pc, #144]	; (12fc <gfx_mono_spinctrl_draw+0xa8>)
    126a:	4b25      	ldr	r3, [pc, #148]	; (1300 <gfx_mono_spinctrl_draw+0xac>)
    126c:	4798      	blx	r3
		gfx_mono_spinctrl_draw_spin_indicator(spinner, true);
	} else {
		gfx_mono_spinctrl_draw_spin_indicator(spinner, false);
	}

	if (spinner->datatype == SPINTYPE_INTEGER) {
    126e:	7923      	ldrb	r3, [r4, #4]
    1270:	2b01      	cmp	r3, #1
    1272:	d01b      	beq.n	12ac <gfx_mono_spinctrl_draw+0x58>
				GFX_MONO_SPINCTRL_SPIN_INDICATOR_WIDTH,
				SYSFONT_HEIGHT,
				GFX_PIXEL_CLR);
		/* Draw integer data */
		gfx_mono_draw_string(string_buf, offset, spinner->y, &sysfont);
	} else if (spinner->datatype == SPINTYPE_STRING) {
    1274:	2b00      	cmp	r3, #0
    1276:	d02f      	beq.n	12d8 <gfx_mono_spinctrl_draw+0x84>
		/* Draw string data */
		gfx_mono_draw_progmem_string(
				(char PROGMEM_PTR_T)spinner->strings.data[index], offset,
				spinner->y, &sysfont);
	}
}
    1278:	b006      	add	sp, #24
    127a:	bd70      	pop	{r4, r5, r6, pc}
		gfx_mono_draw_filled_rect(0, spinner->y, GFX_MONO_LCD_WIDTH,
    127c:	7d81      	ldrb	r1, [r0, #22]
    127e:	2300      	movs	r3, #0
    1280:	9300      	str	r3, [sp, #0]
    1282:	3307      	adds	r3, #7
    1284:	2280      	movs	r2, #128	; 0x80
    1286:	2000      	movs	r0, #0
    1288:	4d1e      	ldr	r5, [pc, #120]	; (1304 <gfx_mono_spinctrl_draw+0xb0>)
    128a:	47a8      	blx	r5
		gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)spinner->title,
    128c:	7da2      	ldrb	r2, [r4, #22]
    128e:	4b1e      	ldr	r3, [pc, #120]	; (1308 <gfx_mono_spinctrl_draw+0xb4>)
    1290:	2105      	movs	r1, #5
    1292:	6820      	ldr	r0, [r4, #0]
    1294:	4d1d      	ldr	r5, [pc, #116]	; (130c <gfx_mono_spinctrl_draw+0xb8>)
    1296:	47a8      	blx	r5
    1298:	e7e1      	b.n	125e <gfx_mono_spinctrl_draw+0xa>
		gfx_mono_draw_filled_rect(GFX_MONO_LCD_WIDTH -
    129a:	7da1      	ldrb	r1, [r4, #22]
    129c:	2300      	movs	r3, #0
    129e:	9300      	str	r3, [sp, #0]
    12a0:	3308      	adds	r3, #8
    12a2:	2204      	movs	r2, #4
    12a4:	207c      	movs	r0, #124	; 0x7c
    12a6:	4d17      	ldr	r5, [pc, #92]	; (1304 <gfx_mono_spinctrl_draw+0xb0>)
    12a8:	47a8      	blx	r5
    12aa:	e7e0      	b.n	126e <gfx_mono_spinctrl_draw+0x1a>
		snprintf(string_buf, sizeof(string_buf), "%d",
    12ac:	2208      	movs	r2, #8
    12ae:	5ea3      	ldrsh	r3, [r4, r2]
    12b0:	4a17      	ldr	r2, [pc, #92]	; (1310 <gfx_mono_spinctrl_draw+0xbc>)
    12b2:	2109      	movs	r1, #9
    12b4:	a803      	add	r0, sp, #12
    12b6:	4d17      	ldr	r5, [pc, #92]	; (1314 <gfx_mono_spinctrl_draw+0xc0>)
    12b8:	47a8      	blx	r5
		gfx_mono_draw_filled_rect(offset, spinner->y,
    12ba:	7da1      	ldrb	r1, [r4, #22]
    12bc:	2300      	movs	r3, #0
    12be:	9300      	str	r3, [sp, #0]
    12c0:	3307      	adds	r3, #7
    12c2:	2232      	movs	r2, #50	; 0x32
    12c4:	204a      	movs	r0, #74	; 0x4a
    12c6:	4d0f      	ldr	r5, [pc, #60]	; (1304 <gfx_mono_spinctrl_draw+0xb0>)
    12c8:	47a8      	blx	r5
		gfx_mono_draw_string(string_buf, offset, spinner->y, &sysfont);
    12ca:	7da2      	ldrb	r2, [r4, #22]
    12cc:	4b0e      	ldr	r3, [pc, #56]	; (1308 <gfx_mono_spinctrl_draw+0xb4>)
    12ce:	214a      	movs	r1, #74	; 0x4a
    12d0:	a803      	add	r0, sp, #12
    12d2:	4c11      	ldr	r4, [pc, #68]	; (1318 <gfx_mono_spinctrl_draw+0xc4>)
    12d4:	47a0      	blx	r4
    12d6:	e7cf      	b.n	1278 <gfx_mono_spinctrl_draw+0x24>
		index = spinner->strings.index;
    12d8:	7b25      	ldrb	r5, [r4, #12]
		gfx_mono_draw_filled_rect(offset, spinner->y,
    12da:	7da1      	ldrb	r1, [r4, #22]
    12dc:	9300      	str	r3, [sp, #0]
    12de:	3307      	adds	r3, #7
    12e0:	2232      	movs	r2, #50	; 0x32
    12e2:	204a      	movs	r0, #74	; 0x4a
    12e4:	4e07      	ldr	r6, [pc, #28]	; (1304 <gfx_mono_spinctrl_draw+0xb0>)
    12e6:	47b0      	blx	r6
		gfx_mono_draw_progmem_string(
    12e8:	7da2      	ldrb	r2, [r4, #22]
    12ea:	68a3      	ldr	r3, [r4, #8]
    12ec:	00ad      	lsls	r5, r5, #2
    12ee:	58e8      	ldr	r0, [r5, r3]
    12f0:	4b05      	ldr	r3, [pc, #20]	; (1308 <gfx_mono_spinctrl_draw+0xb4>)
    12f2:	214a      	movs	r1, #74	; 0x4a
    12f4:	4c05      	ldr	r4, [pc, #20]	; (130c <gfx_mono_spinctrl_draw+0xb8>)
    12f6:	47a0      	blx	r4
}
    12f8:	e7be      	b.n	1278 <gfx_mono_spinctrl_draw+0x24>
    12fa:	46c0      	nop			; (mov r8, r8)
    12fc:	20000034 	.word	0x20000034
    1300:	000010bd 	.word	0x000010bd
    1304:	00001089 	.word	0x00001089
    1308:	2000003c 	.word	0x2000003c
    130c:	00001795 	.word	0x00001795
    1310:	000041f4 	.word	0x000041f4
    1314:	00003229 	.word	0x00003229
    1318:	00001745 	.word	0x00001745

0000131c <gfx_mono_spinctrl_init>:
void gfx_mono_spinctrl_init(struct gfx_mono_spinctrl *spinner,
		gfx_mono_spinctrl_type_t datatype, PROGMEM_STRING_T title,
		PROGMEM_STRING_T *data, int16_t lower_limit,
		int16_t upper_limit,
		gfx_coord_t y)
{
    131c:	b570      	push	{r4, r5, r6, lr}
    131e:	ac04      	add	r4, sp, #16
    1320:	2500      	movs	r5, #0
    1322:	5f64      	ldrsh	r4, [r4, r5]
    1324:	ad05      	add	r5, sp, #20
    1326:	2600      	movs	r6, #0
    1328:	5fae      	ldrsh	r6, [r5, r6]
    132a:	ad06      	add	r5, sp, #24
    132c:	782d      	ldrb	r5, [r5, #0]
	/* Initialization of spinner parameters */
	spinner->title = title;
    132e:	6002      	str	r2, [r0, #0]
	spinner->datatype = datatype;
    1330:	7101      	strb	r1, [r0, #4]
	spinner->lower_limit = lower_limit;
    1332:	8244      	strh	r4, [r0, #18]
	spinner->upper_limit = upper_limit;
    1334:	8286      	strh	r6, [r0, #20]
	spinner->y = y;
    1336:	7585      	strb	r5, [r0, #22]
	spinner->in_focus = false;
    1338:	2200      	movs	r2, #0
    133a:	75c2      	strb	r2, [r0, #23]
	spinner->last_saved_value = spinner->lower_limit;
    133c:	8204      	strh	r4, [r0, #16]

	if (datatype == SPINTYPE_STRING) {
    133e:	2900      	cmp	r1, #0
    1340:	d001      	beq.n	1346 <gfx_mono_spinctrl_init+0x2a>
		spinner->strings.data = data;
		spinner->strings.index = lower_limit;
	} else {
		spinner->integer_data = lower_limit;
    1342:	8104      	strh	r4, [r0, #8]
	}
}
    1344:	bd70      	pop	{r4, r5, r6, pc}
		spinner->strings.data = data;
    1346:	6083      	str	r3, [r0, #8]
		spinner->strings.index = lower_limit;
    1348:	7304      	strb	r4, [r0, #12]
    134a:	e7fb      	b.n	1344 <gfx_mono_spinctrl_init+0x28>

0000134c <gfx_mono_spinctrl_spincollection_init>:
 * \param[out] collection pointer to gfx_mono_spinctrl_spincollection to Initialize
 */
void gfx_mono_spinctrl_spincollection_init(struct
		gfx_mono_spinctrl_spincollection *collection)
{
	collection->active_spinner = false;
    134c:	2300      	movs	r3, #0
    134e:	7303      	strb	r3, [r0, #12]
	collection->current_selection = 0;
    1350:	7243      	strb	r3, [r0, #9]
	collection->number_of_spinners = 0;
    1352:	7203      	strb	r3, [r0, #8]
	collection->init = true;
    1354:	3301      	adds	r3, #1
    1356:	7343      	strb	r3, [r0, #13]
}
    1358:	4770      	bx	lr

0000135a <gfx_mono_spinctrl_spincollection_add_spinner>:
 *
 */
void gfx_mono_spinctrl_spincollection_add_spinner(struct
		gfx_mono_spinctrl *spinner,
		struct gfx_mono_spinctrl_spincollection *spinners)
{
    135a:	b510      	push	{r4, lr}
	uint8_t i;
	struct gfx_mono_spinctrl *lastspinner;

	/* Do not add more spinner elements than maximum number of spinners */
	if (spinners->number_of_spinners >=
    135c:	7a0b      	ldrb	r3, [r1, #8]
    135e:	2b02      	cmp	r3, #2
    1360:	d809      	bhi.n	1376 <gfx_mono_spinctrl_spincollection_add_spinner+0x1c>
			GFX_MONO_SPINCTRL_MAX_ELEMENTS_IN_SPINCOLLECTION) {
		return;
	}

	/* Place new spinner below previous spinners on screen */
	spinner->y = (SYSFONT_HEIGHT + 1) * spinners->number_of_spinners;
    1362:	00db      	lsls	r3, r3, #3
    1364:	7583      	strb	r3, [r0, #22]

	/* Add pointer to the spinner in spincollection if empty */
	if (spinners->number_of_spinners == 0) {
    1366:	7a0c      	ldrb	r4, [r1, #8]
    1368:	2c00      	cmp	r4, #0
    136a:	d105      	bne.n	1378 <gfx_mono_spinctrl_spincollection_add_spinner+0x1e>
		spinners->collection = spinner;
    136c:	6008      	str	r0, [r1, #0]
		 * spinner */
		spinner->prev = lastspinner;
	}

	/* Set added spinner as last spinner in collection */
	spinners->collection_last = spinner;
    136e:	6048      	str	r0, [r1, #4]
	/* Update number of spinners in collection */
	spinners->number_of_spinners++;
    1370:	7a0b      	ldrb	r3, [r1, #8]
    1372:	3301      	adds	r3, #1
    1374:	720b      	strb	r3, [r1, #8]
}
    1376:	bd10      	pop	{r4, pc}
		lastspinner = spinners->collection;
    1378:	680a      	ldr	r2, [r1, #0]
		for (i = 1; i < spinners->number_of_spinners; i++) {
    137a:	2c01      	cmp	r4, #1
    137c:	d905      	bls.n	138a <gfx_mono_spinctrl_spincollection_add_spinner+0x30>
    137e:	2301      	movs	r3, #1
			lastspinner = lastspinner->next;
    1380:	6992      	ldr	r2, [r2, #24]
		for (i = 1; i < spinners->number_of_spinners; i++) {
    1382:	3301      	adds	r3, #1
    1384:	b2db      	uxtb	r3, r3
    1386:	429c      	cmp	r4, r3
    1388:	d1fa      	bne.n	1380 <gfx_mono_spinctrl_spincollection_add_spinner+0x26>
		lastspinner->next = spinner;
    138a:	6190      	str	r0, [r2, #24]
		spinner->prev = lastspinner;
    138c:	61c2      	str	r2, [r0, #28]
    138e:	e7ee      	b.n	136e <gfx_mono_spinctrl_spincollection_add_spinner+0x14>

00001390 <gfx_mono_spinctrl_spincollection_show>:
 *
 * \param[in] spinners pointer to initialized spincollection to display
 */
void gfx_mono_spinctrl_spincollection_show(struct
		gfx_mono_spinctrl_spincollection *spinners)
{
    1390:	b5f0      	push	{r4, r5, r6, r7, lr}
    1392:	b083      	sub	sp, #12
    1394:	0006      	movs	r6, r0
	uint8_t i;
	struct gfx_mono_spinctrl *iterator;

	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT,
    1396:	2300      	movs	r3, #0
    1398:	9300      	str	r3, [sp, #0]
    139a:	3320      	adds	r3, #32
    139c:	2280      	movs	r2, #128	; 0x80
    139e:	2100      	movs	r1, #0
    13a0:	2000      	movs	r0, #0
    13a2:	4c0d      	ldr	r4, [pc, #52]	; (13d8 <gfx_mono_spinctrl_spincollection_show+0x48>)
    13a4:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	/* Make sure there are spinners in the collection */
	if (spinners->number_of_spinners == 0) {
    13a6:	7a33      	ldrb	r3, [r6, #8]
    13a8:	2b00      	cmp	r3, #0
    13aa:	d013      	beq.n	13d4 <gfx_mono_spinctrl_spincollection_show+0x44>
		return;
	}

	/* Draw spinners on screen */
	iterator = spinners->collection;
    13ac:	6835      	ldr	r5, [r6, #0]
    13ae:	2400      	movs	r4, #0
	for (i = 0; i < spinners->number_of_spinners; i++) {
		gfx_mono_spinctrl_draw(iterator, true);
    13b0:	4f0a      	ldr	r7, [pc, #40]	; (13dc <gfx_mono_spinctrl_spincollection_show+0x4c>)
    13b2:	2101      	movs	r1, #1
    13b4:	0028      	movs	r0, r5
    13b6:	47b8      	blx	r7
		iterator = iterator->next;
    13b8:	69ad      	ldr	r5, [r5, #24]
	for (i = 0; i < spinners->number_of_spinners; i++) {
    13ba:	3401      	adds	r4, #1
    13bc:	b2e4      	uxtb	r4, r4
    13be:	7a33      	ldrb	r3, [r6, #8]
    13c0:	42a3      	cmp	r3, r4
    13c2:	d8f6      	bhi.n	13b2 <gfx_mono_spinctrl_spincollection_show+0x22>
	}
	/* Draw OK button at bottom of screen */
	gfx_mono_spinctrl_draw_button(true, false);
    13c4:	2100      	movs	r1, #0
    13c6:	2001      	movs	r0, #1
    13c8:	4b05      	ldr	r3, [pc, #20]	; (13e0 <gfx_mono_spinctrl_spincollection_show+0x50>)
    13ca:	4798      	blx	r3
	/* Draw indicator arrow in front of first spinner */
	gfx_mono_spinctrl_draw_indicator(spinners->collection, true);
    13cc:	6830      	ldr	r0, [r6, #0]
    13ce:	2101      	movs	r1, #1
    13d0:	4b04      	ldr	r3, [pc, #16]	; (13e4 <gfx_mono_spinctrl_spincollection_show+0x54>)
    13d2:	4798      	blx	r3
}
    13d4:	b003      	add	sp, #12
    13d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13d8:	00001089 	.word	0x00001089
    13dc:	00001255 	.word	0x00001255
    13e0:	000011a9 	.word	0x000011a9
    13e4:	00001175 	.word	0x00001175

000013e8 <gfx_mono_spinctrl_process_key>:
 * \retval GFX_MONO_SPINCTRL_EVENT_IDLE spinner spinning
 * \retval GFX_MONO_SPINCTRL_EVENT_BACK spinner deselected
 */
int16_t gfx_mono_spinctrl_process_key(struct gfx_mono_spinctrl *spinner,
		uint8_t keycode)
{
    13e8:	b510      	push	{r4, lr}
    13ea:	0004      	movs	r4, r0
	switch (keycode) {
    13ec:	290d      	cmp	r1, #13
    13ee:	d061      	beq.n	14b4 <gfx_mono_spinctrl_process_key+0xcc>
    13f0:	d91a      	bls.n	1428 <gfx_mono_spinctrl_process_key+0x40>
    13f2:	2926      	cmp	r1, #38	; 0x26
    13f4:	d039      	beq.n	146a <gfx_mono_spinctrl_process_key+0x82>
    13f6:	2928      	cmp	r1, #40	; 0x28
    13f8:	d000      	beq.n	13fc <gfx_mono_spinctrl_process_key+0x14>
    13fa:	e081      	b.n	1500 <gfx_mono_spinctrl_process_key+0x118>
	case GFX_MONO_SPINCTRL_KEYCODE_DOWN:
		if (spinner->in_focus) {
    13fc:	7dc3      	ldrb	r3, [r0, #23]
			/* Update spinner on display */
			gfx_mono_spinctrl_draw(spinner, false);
		}

		/* Nothing selected yet */
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    13fe:	20ff      	movs	r0, #255	; 0xff
		if (spinner->in_focus) {
    1400:	2b00      	cmp	r3, #0
    1402:	d022      	beq.n	144a <gfx_mono_spinctrl_process_key+0x62>
	if (spinner->datatype == SPINTYPE_INTEGER) {
    1404:	7923      	ldrb	r3, [r4, #4]
    1406:	2b01      	cmp	r3, #1
    1408:	d020      	beq.n	144c <gfx_mono_spinctrl_process_key+0x64>
	} else if (spinner->datatype == SPINTYPE_STRING) {
    140a:	2b00      	cmp	r3, #0
    140c:	d106      	bne.n	141c <gfx_mono_spinctrl_process_key+0x34>
		if (spinner->strings.index > (spinner->lower_limit)) {
    140e:	7b23      	ldrb	r3, [r4, #12]
    1410:	2112      	movs	r1, #18
    1412:	5e62      	ldrsh	r2, [r4, r1]
    1414:	4293      	cmp	r3, r2
    1416:	dc25      	bgt.n	1464 <gfx_mono_spinctrl_process_key+0x7c>
			spinner->strings.index = spinner->upper_limit;
    1418:	8aa3      	ldrh	r3, [r4, #20]
    141a:	7323      	strb	r3, [r4, #12]
			gfx_mono_spinctrl_draw(spinner, false);
    141c:	2100      	movs	r1, #0
    141e:	0020      	movs	r0, r4
    1420:	4b38      	ldr	r3, [pc, #224]	; (1504 <gfx_mono_spinctrl_process_key+0x11c>)
    1422:	4798      	blx	r3
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1424:	20ff      	movs	r0, #255	; 0xff
    1426:	e010      	b.n	144a <gfx_mono_spinctrl_process_key+0x62>
	switch (keycode) {
    1428:	2908      	cmp	r1, #8
    142a:	d000      	beq.n	142e <gfx_mono_spinctrl_process_key+0x46>
    142c:	e068      	b.n	1500 <gfx_mono_spinctrl_process_key+0x118>
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
		}

	case GFX_MONO_SPINCTRL_KEYCODE_BACK:
		/* User pressed "back" key, */
		spinner->in_focus = false;
    142e:	2300      	movs	r3, #0
    1430:	75c3      	strb	r3, [r0, #23]
		/* Spinner choice aborted, show last saved value instead */
		if (spinner->datatype == SPINTYPE_INTEGER) {
    1432:	7903      	ldrb	r3, [r0, #4]
    1434:	2b01      	cmp	r3, #1
    1436:	d060      	beq.n	14fa <gfx_mono_spinctrl_process_key+0x112>
			spinner->integer_data = spinner->last_saved_value;
		} else if (spinner->datatype == SPINTYPE_STRING) {
    1438:	2b00      	cmp	r3, #0
    143a:	d101      	bne.n	1440 <gfx_mono_spinctrl_process_key+0x58>
			spinner->strings.index = spinner->last_saved_value;
    143c:	8a03      	ldrh	r3, [r0, #16]
    143e:	7303      	strb	r3, [r0, #12]
		}

		gfx_mono_spinctrl_draw(spinner, false);
    1440:	2100      	movs	r1, #0
    1442:	0020      	movs	r0, r4
    1444:	4b2f      	ldr	r3, [pc, #188]	; (1504 <gfx_mono_spinctrl_process_key+0x11c>)
    1446:	4798      	blx	r3
		return GFX_MONO_SPINCTRL_EVENT_BACK;
    1448:	20fe      	movs	r0, #254	; 0xfe

	default:
		/* Unknown key event */
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
	}
}
    144a:	bd10      	pop	{r4, pc}
		if (spinner->integer_data > spinner->lower_limit) {
    144c:	2208      	movs	r2, #8
    144e:	5ea3      	ldrsh	r3, [r4, r2]
    1450:	2112      	movs	r1, #18
    1452:	5e62      	ldrsh	r2, [r4, r1]
    1454:	429a      	cmp	r2, r3
    1456:	da02      	bge.n	145e <gfx_mono_spinctrl_process_key+0x76>
			spinner->integer_data--;
    1458:	3b01      	subs	r3, #1
    145a:	8123      	strh	r3, [r4, #8]
    145c:	e7de      	b.n	141c <gfx_mono_spinctrl_process_key+0x34>
			spinner->integer_data = spinner->upper_limit;
    145e:	8aa3      	ldrh	r3, [r4, #20]
    1460:	8123      	strh	r3, [r4, #8]
    1462:	e7db      	b.n	141c <gfx_mono_spinctrl_process_key+0x34>
			spinner->strings.index--;
    1464:	3b01      	subs	r3, #1
    1466:	7323      	strb	r3, [r4, #12]
    1468:	e7d8      	b.n	141c <gfx_mono_spinctrl_process_key+0x34>
		if (spinner->in_focus) {
    146a:	7dc3      	ldrb	r3, [r0, #23]
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    146c:	20ff      	movs	r0, #255	; 0xff
		if (spinner->in_focus) {
    146e:	2b00      	cmp	r3, #0
    1470:	d0eb      	beq.n	144a <gfx_mono_spinctrl_process_key+0x62>
	if (spinner->datatype == SPINTYPE_INTEGER) {
    1472:	7923      	ldrb	r3, [r4, #4]
    1474:	2b01      	cmp	r3, #1
    1476:	d00e      	beq.n	1496 <gfx_mono_spinctrl_process_key+0xae>
	} else if (spinner->datatype == SPINTYPE_STRING) {
    1478:	2b00      	cmp	r3, #0
    147a:	d106      	bne.n	148a <gfx_mono_spinctrl_process_key+0xa2>
		if (spinner->strings.index < spinner->upper_limit) {
    147c:	7b23      	ldrb	r3, [r4, #12]
    147e:	2114      	movs	r1, #20
    1480:	5e62      	ldrsh	r2, [r4, r1]
    1482:	4293      	cmp	r3, r2
    1484:	db13      	blt.n	14ae <gfx_mono_spinctrl_process_key+0xc6>
			(spinner->strings.index) = spinner->lower_limit;
    1486:	8a63      	ldrh	r3, [r4, #18]
    1488:	7323      	strb	r3, [r4, #12]
			gfx_mono_spinctrl_draw(spinner, false);
    148a:	2100      	movs	r1, #0
    148c:	0020      	movs	r0, r4
    148e:	4b1d      	ldr	r3, [pc, #116]	; (1504 <gfx_mono_spinctrl_process_key+0x11c>)
    1490:	4798      	blx	r3
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1492:	20ff      	movs	r0, #255	; 0xff
    1494:	e7d9      	b.n	144a <gfx_mono_spinctrl_process_key+0x62>
		if (spinner->integer_data < spinner->upper_limit) {
    1496:	2208      	movs	r2, #8
    1498:	5ea3      	ldrsh	r3, [r4, r2]
    149a:	2114      	movs	r1, #20
    149c:	5e62      	ldrsh	r2, [r4, r1]
    149e:	429a      	cmp	r2, r3
    14a0:	dd02      	ble.n	14a8 <gfx_mono_spinctrl_process_key+0xc0>
			spinner->integer_data++;
    14a2:	3301      	adds	r3, #1
    14a4:	8123      	strh	r3, [r4, #8]
    14a6:	e7f0      	b.n	148a <gfx_mono_spinctrl_process_key+0xa2>
			spinner->integer_data = spinner->lower_limit;
    14a8:	8a63      	ldrh	r3, [r4, #18]
    14aa:	8123      	strh	r3, [r4, #8]
    14ac:	e7ed      	b.n	148a <gfx_mono_spinctrl_process_key+0xa2>
			spinner->strings.index++;
    14ae:	3301      	adds	r3, #1
    14b0:	7323      	strb	r3, [r4, #12]
    14b2:	e7ea      	b.n	148a <gfx_mono_spinctrl_process_key+0xa2>
		if (spinner->in_focus) {
    14b4:	7dc3      	ldrb	r3, [r0, #23]
    14b6:	2b00      	cmp	r3, #0
    14b8:	d018      	beq.n	14ec <gfx_mono_spinctrl_process_key+0x104>
			if (spinner->datatype == SPINTYPE_INTEGER) {
    14ba:	7903      	ldrb	r3, [r0, #4]
    14bc:	2b01      	cmp	r3, #1
    14be:	d004      	beq.n	14ca <gfx_mono_spinctrl_process_key+0xe2>
			} else if (spinner->datatype == SPINTYPE_STRING) {
    14c0:	2b00      	cmp	r3, #0
    14c2:	d00b      	beq.n	14dc <gfx_mono_spinctrl_process_key+0xf4>
		spinner->in_focus = false;
    14c4:	2300      	movs	r3, #0
    14c6:	75c3      	strb	r3, [r0, #23]
    14c8:	e7ba      	b.n	1440 <gfx_mono_spinctrl_process_key+0x58>
				spinner->in_focus = false;
    14ca:	2300      	movs	r3, #0
    14cc:	75c3      	strb	r3, [r0, #23]
				gfx_mono_spinctrl_draw(spinner, false);
    14ce:	2100      	movs	r1, #0
    14d0:	4b0c      	ldr	r3, [pc, #48]	; (1504 <gfx_mono_spinctrl_process_key+0x11c>)
    14d2:	4798      	blx	r3
					= spinner->integer_data;
    14d4:	2308      	movs	r3, #8
    14d6:	5ee0      	ldrsh	r0, [r4, r3]
    14d8:	8220      	strh	r0, [r4, #16]
				return spinner->integer_data;
    14da:	e7b6      	b.n	144a <gfx_mono_spinctrl_process_key+0x62>
				spinner->in_focus = false;
    14dc:	75c3      	strb	r3, [r0, #23]
				gfx_mono_spinctrl_draw(spinner, false);
    14de:	2100      	movs	r1, #0
    14e0:	4b08      	ldr	r3, [pc, #32]	; (1504 <gfx_mono_spinctrl_process_key+0x11c>)
    14e2:	4798      	blx	r3
					= spinner->strings.index;
    14e4:	7b20      	ldrb	r0, [r4, #12]
    14e6:	8220      	strh	r0, [r4, #16]
				return spinner->strings.index;
    14e8:	b200      	sxth	r0, r0
    14ea:	e7ae      	b.n	144a <gfx_mono_spinctrl_process_key+0x62>
			spinner->in_focus = true;
    14ec:	2301      	movs	r3, #1
    14ee:	75c3      	strb	r3, [r0, #23]
			gfx_mono_spinctrl_draw(spinner, false);
    14f0:	2100      	movs	r1, #0
    14f2:	4b04      	ldr	r3, [pc, #16]	; (1504 <gfx_mono_spinctrl_process_key+0x11c>)
    14f4:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    14f6:	20ff      	movs	r0, #255	; 0xff
    14f8:	e7a7      	b.n	144a <gfx_mono_spinctrl_process_key+0x62>
			spinner->integer_data = spinner->last_saved_value;
    14fa:	8a03      	ldrh	r3, [r0, #16]
    14fc:	8103      	strh	r3, [r0, #8]
    14fe:	e79f      	b.n	1440 <gfx_mono_spinctrl_process_key+0x58>
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1500:	20ff      	movs	r0, #255	; 0xff
    1502:	e7a2      	b.n	144a <gfx_mono_spinctrl_process_key+0x62>
    1504:	00001255 	.word	0x00001255

00001508 <gfx_mono_spinctrl_spincollection_process_key>:
 * \retval GFX_MONO_SPINCTRL_EVENT_IDLE    user is navigating in spincollection
 */
int16_t gfx_mono_spinctrl_spincollection_process_key(struct
		gfx_mono_spinctrl_spincollection *spinners, uint8_t keycode,
		int16_t results[])
{
    1508:	b570      	push	{r4, r5, r6, lr}
    150a:	0005      	movs	r5, r0
    150c:	0016      	movs	r6, r2
	uint8_t i;
	struct gfx_mono_spinctrl *iterator;

	/* Make sure there are spinners in the collection, if not, cancel */
	if (spinners->number_of_spinners == 0) {
    150e:	7a03      	ldrb	r3, [r0, #8]
		return GFX_MONO_SPINCTRL_EVENT_BACK;
    1510:	20fe      	movs	r0, #254	; 0xfe
	if (spinners->number_of_spinners == 0) {
    1512:	2b00      	cmp	r3, #0
    1514:	d050      	beq.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
	}

	/* Store initial values in results array first time function is run */
	if (spinners->init) {
    1516:	7b6b      	ldrb	r3, [r5, #13]
    1518:	2b00      	cmp	r3, #0
    151a:	d015      	beq.n	1548 <gfx_mono_spinctrl_spincollection_process_key+0x40>
		iterator = spinners->collection;
    151c:	682a      	ldr	r2, [r5, #0]
    151e:	2300      	movs	r3, #0
    1520:	e009      	b.n	1536 <gfx_mono_spinctrl_spincollection_process_key+0x2e>
		for (i = 0; i < spinners->number_of_spinners; i++) {
			if (iterator->datatype == SPINTYPE_INTEGER) {
				results[i] = iterator->integer_data;
    1522:	2008      	movs	r0, #8
    1524:	5e14      	ldrsh	r4, [r2, r0]
    1526:	0058      	lsls	r0, r3, #1
    1528:	5384      	strh	r4, [r0, r6]
			} else {
				results[i] = iterator->strings.index;
			}

			iterator = iterator->next;
    152a:	6992      	ldr	r2, [r2, #24]
		for (i = 0; i < spinners->number_of_spinners; i++) {
    152c:	3301      	adds	r3, #1
    152e:	b2db      	uxtb	r3, r3
    1530:	7a28      	ldrb	r0, [r5, #8]
    1532:	4298      	cmp	r0, r3
    1534:	d906      	bls.n	1544 <gfx_mono_spinctrl_spincollection_process_key+0x3c>
			if (iterator->datatype == SPINTYPE_INTEGER) {
    1536:	7910      	ldrb	r0, [r2, #4]
    1538:	2801      	cmp	r0, #1
    153a:	d0f2      	beq.n	1522 <gfx_mono_spinctrl_spincollection_process_key+0x1a>
				results[i] = iterator->strings.index;
    153c:	0058      	lsls	r0, r3, #1
    153e:	7b14      	ldrb	r4, [r2, #12]
    1540:	5384      	strh	r4, [r0, r6]
    1542:	e7f2      	b.n	152a <gfx_mono_spinctrl_spincollection_process_key+0x22>
		}
		spinners->init = false;
    1544:	2300      	movs	r3, #0
    1546:	736b      	strb	r3, [r5, #13]
	}

	/* Find current spinner selection */
	iterator = spinners->collection;
    1548:	682c      	ldr	r4, [r5, #0]
	if (spinners->current_selection != GFX_MONO_SPINCTRL_BUTTON) {
    154a:	7a6a      	ldrb	r2, [r5, #9]
		for (i = 0; i < spinners->current_selection; i++) {
    154c:	1e53      	subs	r3, r2, #1
    154e:	b2db      	uxtb	r3, r3
    1550:	2bfd      	cmp	r3, #253	; 0xfd
    1552:	d805      	bhi.n	1560 <gfx_mono_spinctrl_spincollection_process_key+0x58>
    1554:	2300      	movs	r3, #0
			iterator = iterator->next;
    1556:	69a4      	ldr	r4, [r4, #24]
		for (i = 0; i < spinners->current_selection; i++) {
    1558:	3301      	adds	r3, #1
    155a:	b2db      	uxtb	r3, r3
    155c:	429a      	cmp	r2, r3
    155e:	d1fa      	bne.n	1556 <gfx_mono_spinctrl_spincollection_process_key+0x4e>
		}
	}

	if (spinners->active_spinner) {
    1560:	7b2b      	ldrb	r3, [r5, #12]
    1562:	2b00      	cmp	r3, #0
    1564:	d119      	bne.n	159a <gfx_mono_spinctrl_spincollection_process_key+0x92>
			spinners->active_spinner = false;
		}

		return GFX_MONO_SPINCTRL_EVENT_IDLE;
	} else {
		switch (keycode) {
    1566:	290d      	cmp	r1, #13
    1568:	d100      	bne.n	156c <gfx_mono_spinctrl_spincollection_process_key+0x64>
    156a:	e070      	b.n	164e <gfx_mono_spinctrl_spincollection_process_key+0x146>
    156c:	d929      	bls.n	15c2 <gfx_mono_spinctrl_spincollection_process_key+0xba>
    156e:	2926      	cmp	r1, #38	; 0x26
    1570:	d044      	beq.n	15fc <gfx_mono_spinctrl_spincollection_process_key+0xf4>
    1572:	2928      	cmp	r1, #40	; 0x28
    1574:	d128      	bne.n	15c8 <gfx_mono_spinctrl_spincollection_process_key+0xc0>
		case GFX_MONO_SPINCTRL_KEYCODE_DOWN:
			if (spinners->current_selection ==
    1576:	2aff      	cmp	r2, #255	; 0xff
    1578:	d028      	beq.n	15cc <gfx_mono_spinctrl_spincollection_process_key+0xc4>
				/* Draw indicator arrow in front of first
				 * spinner */
				gfx_mono_spinctrl_draw_indicator(iterator,
						true);
			} else if (spinners->current_selection <
					spinners->number_of_spinners - 1) {
    157a:	7a2b      	ldrb	r3, [r5, #8]
    157c:	3b01      	subs	r3, #1
			} else if (spinners->current_selection <
    157e:	429a      	cmp	r2, r3
    1580:	da30      	bge.n	15e4 <gfx_mono_spinctrl_spincollection_process_key+0xdc>
				/* Delete indicator arrow */
				gfx_mono_spinctrl_draw_indicator(iterator,
    1582:	2100      	movs	r1, #0
    1584:	0020      	movs	r0, r4
    1586:	4e38      	ldr	r6, [pc, #224]	; (1668 <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    1588:	47b0      	blx	r6
						false);
				spinners->current_selection++;
    158a:	7a6b      	ldrb	r3, [r5, #9]
    158c:	3301      	adds	r3, #1
    158e:	726b      	strb	r3, [r5, #9]
				/* Draw indicator arrow in front of new spinner */
				gfx_mono_spinctrl_draw_indicator(iterator->next,
    1590:	69a0      	ldr	r0, [r4, #24]
    1592:	2101      	movs	r1, #1
    1594:	47b0      	blx	r6
					= GFX_MONO_SPINCTRL_BUTTON;
				/* Draw indicator arrow in front of button */
				gfx_mono_spinctrl_draw_button(true, true);
			}

			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1596:	20ff      	movs	r0, #255	; 0xff
    1598:	e00e      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
		spinners->selection = gfx_mono_spinctrl_process_key(iterator,
    159a:	0020      	movs	r0, r4
    159c:	4b33      	ldr	r3, [pc, #204]	; (166c <gfx_mono_spinctrl_spincollection_process_key+0x164>)
    159e:	4798      	blx	r3
    15a0:	b283      	uxth	r3, r0
    15a2:	816b      	strh	r3, [r5, #10]
		if (spinners->selection == GFX_MONO_SPINCTRL_EVENT_BACK) {
    15a4:	2bfe      	cmp	r3, #254	; 0xfe
    15a6:	d008      	beq.n	15ba <gfx_mono_spinctrl_spincollection_process_key+0xb2>
		} else if (spinners->selection !=
    15a8:	2bff      	cmp	r3, #255	; 0xff
    15aa:	d05b      	beq.n	1664 <gfx_mono_spinctrl_spincollection_process_key+0x15c>
			results[spinners->current_selection]
    15ac:	7a6b      	ldrb	r3, [r5, #9]
				= spinners->selection;
    15ae:	005b      	lsls	r3, r3, #1
    15b0:	5398      	strh	r0, [r3, r6]
			spinners->active_spinner = false;
    15b2:	2300      	movs	r3, #0
    15b4:	732b      	strb	r3, [r5, #12]
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    15b6:	20ff      	movs	r0, #255	; 0xff
		default:
			/* Unknown key event */
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
		}
	}
}
    15b8:	bd70      	pop	{r4, r5, r6, pc}
			spinners->active_spinner = false;
    15ba:	2300      	movs	r3, #0
    15bc:	732b      	strb	r3, [r5, #12]
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    15be:	20ff      	movs	r0, #255	; 0xff
    15c0:	e7fa      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
			return GFX_MONO_SPINCTRL_EVENT_BACK;
    15c2:	20fe      	movs	r0, #254	; 0xfe
		switch (keycode) {
    15c4:	2908      	cmp	r1, #8
    15c6:	d0f7      	beq.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    15c8:	20ff      	movs	r0, #255	; 0xff
    15ca:	e7f5      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				spinners->current_selection = 0;
    15cc:	2300      	movs	r3, #0
    15ce:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_button(true, false);
    15d0:	2100      	movs	r1, #0
    15d2:	2001      	movs	r0, #1
    15d4:	4b26      	ldr	r3, [pc, #152]	; (1670 <gfx_mono_spinctrl_spincollection_process_key+0x168>)
    15d6:	4798      	blx	r3
				gfx_mono_spinctrl_draw_indicator(iterator,
    15d8:	2101      	movs	r1, #1
    15da:	0020      	movs	r0, r4
    15dc:	4b22      	ldr	r3, [pc, #136]	; (1668 <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    15de:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    15e0:	20ff      	movs	r0, #255	; 0xff
    15e2:	e7e9      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				gfx_mono_spinctrl_draw_indicator(iterator,
    15e4:	2100      	movs	r1, #0
    15e6:	0020      	movs	r0, r4
    15e8:	4b1f      	ldr	r3, [pc, #124]	; (1668 <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    15ea:	4798      	blx	r3
					= GFX_MONO_SPINCTRL_BUTTON;
    15ec:	23ff      	movs	r3, #255	; 0xff
    15ee:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_button(true, true);
    15f0:	2101      	movs	r1, #1
    15f2:	2001      	movs	r0, #1
    15f4:	4b1e      	ldr	r3, [pc, #120]	; (1670 <gfx_mono_spinctrl_spincollection_process_key+0x168>)
    15f6:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    15f8:	20ff      	movs	r0, #255	; 0xff
    15fa:	e7dd      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
			if (spinners->current_selection ==
    15fc:	2aff      	cmp	r2, #255	; 0xff
    15fe:	d00d      	beq.n	161c <gfx_mono_spinctrl_spincollection_process_key+0x114>
			} else if (spinners->current_selection > 0) {
    1600:	2a00      	cmp	r2, #0
    1602:	d018      	beq.n	1636 <gfx_mono_spinctrl_spincollection_process_key+0x12e>
				gfx_mono_spinctrl_draw_indicator(iterator,
    1604:	2100      	movs	r1, #0
    1606:	0020      	movs	r0, r4
    1608:	4e17      	ldr	r6, [pc, #92]	; (1668 <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    160a:	47b0      	blx	r6
				spinners->current_selection--;
    160c:	7a6b      	ldrb	r3, [r5, #9]
    160e:	3b01      	subs	r3, #1
    1610:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_indicator(iterator->prev,
    1612:	69e0      	ldr	r0, [r4, #28]
    1614:	2101      	movs	r1, #1
    1616:	47b0      	blx	r6
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1618:	20ff      	movs	r0, #255	; 0xff
    161a:	e7cd      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				gfx_mono_spinctrl_draw_button(true, false);
    161c:	2100      	movs	r1, #0
    161e:	2001      	movs	r0, #1
    1620:	4b13      	ldr	r3, [pc, #76]	; (1670 <gfx_mono_spinctrl_spincollection_process_key+0x168>)
    1622:	4798      	blx	r3
					= spinners->number_of_spinners - 1;
    1624:	7a2b      	ldrb	r3, [r5, #8]
    1626:	3b01      	subs	r3, #1
    1628:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_indicator(
    162a:	6868      	ldr	r0, [r5, #4]
    162c:	2101      	movs	r1, #1
    162e:	4b0e      	ldr	r3, [pc, #56]	; (1668 <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    1630:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1632:	20ff      	movs	r0, #255	; 0xff
    1634:	e7c0      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				gfx_mono_spinctrl_draw_indicator(iterator,
    1636:	2100      	movs	r1, #0
    1638:	0020      	movs	r0, r4
    163a:	4b0b      	ldr	r3, [pc, #44]	; (1668 <gfx_mono_spinctrl_spincollection_process_key+0x160>)
    163c:	4798      	blx	r3
					= GFX_MONO_SPINCTRL_BUTTON;
    163e:	23ff      	movs	r3, #255	; 0xff
    1640:	726b      	strb	r3, [r5, #9]
				gfx_mono_spinctrl_draw_button(true, true);
    1642:	2101      	movs	r1, #1
    1644:	2001      	movs	r0, #1
    1646:	4b0a      	ldr	r3, [pc, #40]	; (1670 <gfx_mono_spinctrl_spincollection_process_key+0x168>)
    1648:	4798      	blx	r3
			return GFX_MONO_SPINCTRL_EVENT_IDLE;
    164a:	20ff      	movs	r0, #255	; 0xff
    164c:	e7b4      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				return GFX_MONO_SPINCTRL_EVENT_FINISH;
    164e:	20fd      	movs	r0, #253	; 0xfd
			if (spinners->current_selection ==
    1650:	2aff      	cmp	r2, #255	; 0xff
    1652:	d0b1      	beq.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
				gfx_mono_spinctrl_process_key(iterator,
    1654:	210d      	movs	r1, #13
    1656:	0020      	movs	r0, r4
    1658:	4b04      	ldr	r3, [pc, #16]	; (166c <gfx_mono_spinctrl_spincollection_process_key+0x164>)
    165a:	4798      	blx	r3
				spinners->active_spinner = true;
    165c:	2301      	movs	r3, #1
    165e:	732b      	strb	r3, [r5, #12]
				return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1660:	20ff      	movs	r0, #255	; 0xff
    1662:	e7a9      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
		return GFX_MONO_SPINCTRL_EVENT_IDLE;
    1664:	20ff      	movs	r0, #255	; 0xff
    1666:	e7a7      	b.n	15b8 <gfx_mono_spinctrl_spincollection_process_key+0xb0>
    1668:	00001175 	.word	0x00001175
    166c:	000013e9 	.word	0x000013e9
    1670:	000011a9 	.word	0x000011a9

00001674 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1674:	b5f0      	push	{r4, r5, r6, r7, lr}
    1676:	46de      	mov	lr, fp
    1678:	4657      	mov	r7, sl
    167a:	464e      	mov	r6, r9
    167c:	4645      	mov	r5, r8
    167e:	b5e0      	push	{r5, r6, r7, lr}
    1680:	b085      	sub	sp, #20
    1682:	0004      	movs	r4, r0
    1684:	4688      	mov	r8, r1
    1686:	0015      	movs	r5, r2
    1688:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    168a:	7a5b      	ldrb	r3, [r3, #9]
    168c:	465a      	mov	r2, fp
    168e:	7a12      	ldrb	r2, [r2, #8]
    1690:	2100      	movs	r1, #0
    1692:	9100      	str	r1, [sp, #0]
    1694:	0029      	movs	r1, r5
    1696:	4640      	mov	r0, r8
    1698:	4e28      	ldr	r6, [pc, #160]	; (173c <gfx_mono_draw_char+0xc8>)
    169a:	47b0      	blx	r6
			GFX_PIXEL_CLR);

	switch (font->type) {
    169c:	465b      	mov	r3, fp
    169e:	781b      	ldrb	r3, [r3, #0]
    16a0:	2b00      	cmp	r3, #0
    16a2:	d006      	beq.n	16b2 <gfx_mono_draw_char+0x3e>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    16a4:	b005      	add	sp, #20
    16a6:	bc3c      	pop	{r2, r3, r4, r5}
    16a8:	4690      	mov	r8, r2
    16aa:	4699      	mov	r9, r3
    16ac:	46a2      	mov	sl, r4
    16ae:	46ab      	mov	fp, r5
    16b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    16b2:	465b      	mov	r3, fp
    16b4:	7a1a      	ldrb	r2, [r3, #8]
    16b6:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    16b8:	0752      	lsls	r2, r2, #29
    16ba:	d000      	beq.n	16be <gfx_mono_draw_char+0x4a>
		char_row_size++;
    16bc:	3301      	adds	r3, #1
	glyph_data_offset = char_row_size * font->height *
    16be:	465a      	mov	r2, fp
    16c0:	7a52      	ldrb	r2, [r2, #9]
    16c2:	4692      	mov	sl, r2
			((uint8_t)ch - font->first_char);
    16c4:	465a      	mov	r2, fp
    16c6:	7a97      	ldrb	r7, [r2, #10]
    16c8:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
    16ca:	4652      	mov	r2, sl
    16cc:	4357      	muls	r7, r2
    16ce:	435f      	muls	r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
    16d0:	b2bf      	uxth	r7, r7
    16d2:	465b      	mov	r3, fp
    16d4:	685b      	ldr	r3, [r3, #4]
    16d6:	469c      	mov	ip, r3
    16d8:	4467      	add	r7, ip
	gfx_coord_t inc_y = y;
    16da:	9502      	str	r5, [sp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
    16dc:	4643      	mov	r3, r8
    16de:	9303      	str	r3, [sp, #12]
    16e0:	e020      	b.n	1724 <gfx_mono_draw_char+0xb0>
			if ((glyph_byte & 0x80)) {
    16e2:	b26b      	sxtb	r3, r5
    16e4:	2b00      	cmp	r3, #0
    16e6:	db0d      	blt.n	1704 <gfx_mono_draw_char+0x90>
			inc_x += 1;
    16e8:	3401      	adds	r4, #1
    16ea:	b2e4      	uxtb	r4, r4
			glyph_byte <<= 1;
    16ec:	006d      	lsls	r5, r5, #1
    16ee:	b2ed      	uxtb	r5, r5
		for (i = 0; i < pixelsToDraw; i++) {
    16f0:	42a6      	cmp	r6, r4
    16f2:	d00d      	beq.n	1710 <gfx_mono_draw_char+0x9c>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    16f4:	4643      	mov	r3, r8
    16f6:	1ae3      	subs	r3, r4, r3
    16f8:	464a      	mov	r2, r9
    16fa:	421a      	tst	r2, r3
    16fc:	d1f1      	bne.n	16e2 <gfx_mono_draw_char+0x6e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    16fe:	783d      	ldrb	r5, [r7, #0]
				glyph_data++;
    1700:	3701      	adds	r7, #1
    1702:	e7ee      	b.n	16e2 <gfx_mono_draw_char+0x6e>
				gfx_mono_draw_pixel(inc_x, inc_y,
    1704:	2201      	movs	r2, #1
    1706:	9902      	ldr	r1, [sp, #8]
    1708:	0020      	movs	r0, r4
    170a:	4b0d      	ldr	r3, [pc, #52]	; (1740 <gfx_mono_draw_char+0xcc>)
    170c:	4798      	blx	r3
    170e:	e7eb      	b.n	16e8 <gfx_mono_draw_char+0x74>
		inc_y += 1;
    1710:	9b02      	ldr	r3, [sp, #8]
    1712:	3301      	adds	r3, #1
    1714:	b2db      	uxtb	r3, r3
    1716:	9302      	str	r3, [sp, #8]
		rows_left--;
    1718:	4653      	mov	r3, sl
    171a:	3b01      	subs	r3, #1
    171c:	b2db      	uxtb	r3, r3
    171e:	469a      	mov	sl, r3
	} while (rows_left > 0);
    1720:	2b00      	cmp	r3, #0
    1722:	d0bf      	beq.n	16a4 <gfx_mono_draw_char+0x30>
		uint8_t pixelsToDraw = font->width;
    1724:	465b      	mov	r3, fp
    1726:	7a1e      	ldrb	r6, [r3, #8]
		for (i = 0; i < pixelsToDraw; i++) {
    1728:	2e00      	cmp	r6, #0
    172a:	d0f1      	beq.n	1710 <gfx_mono_draw_char+0x9c>
    172c:	4446      	add	r6, r8
    172e:	b2f6      	uxtb	r6, r6
    1730:	9c03      	ldr	r4, [sp, #12]
    1732:	2500      	movs	r5, #0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    1734:	2307      	movs	r3, #7
    1736:	4699      	mov	r9, r3
    1738:	e7dc      	b.n	16f4 <gfx_mono_draw_char+0x80>
    173a:	46c0      	nop			; (mov r8, r8)
    173c:	00001089 	.word	0x00001089
    1740:	000004e1 	.word	0x000004e1

00001744 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    1744:	b5f0      	push	{r4, r5, r6, r7, lr}
    1746:	46c6      	mov	lr, r8
    1748:	b500      	push	{lr}
    174a:	b082      	sub	sp, #8
    174c:	0004      	movs	r4, r0
    174e:	4690      	mov	r8, r2
    1750:	001f      	movs	r7, r3
    1752:	000d      	movs	r5, r1

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    1754:	9101      	str	r1, [sp, #4]
    1756:	e009      	b.n	176c <gfx_mono_draw_string+0x28>
			y += font->height + 1;
    1758:	7a7a      	ldrb	r2, [r7, #9]
    175a:	3201      	adds	r2, #1
    175c:	4442      	add	r2, r8
    175e:	b2d3      	uxtb	r3, r2
    1760:	4698      	mov	r8, r3
			x = start_of_string_position_x;
    1762:	9d01      	ldr	r5, [sp, #4]
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
			x += font->width;
		}
	} while (*(++str));
    1764:	3401      	adds	r4, #1
    1766:	7823      	ldrb	r3, [r4, #0]
    1768:	2b00      	cmp	r3, #0
    176a:	d00d      	beq.n	1788 <gfx_mono_draw_string+0x44>
		if (*str == '\n') {
    176c:	7820      	ldrb	r0, [r4, #0]
    176e:	280a      	cmp	r0, #10
    1770:	d0f2      	beq.n	1758 <gfx_mono_draw_string+0x14>
		} else if (*str == '\r') {
    1772:	280d      	cmp	r0, #13
    1774:	d0f6      	beq.n	1764 <gfx_mono_draw_string+0x20>
			gfx_mono_draw_char(*str, x, y, font);
    1776:	003b      	movs	r3, r7
    1778:	4642      	mov	r2, r8
    177a:	0029      	movs	r1, r5
    177c:	4e04      	ldr	r6, [pc, #16]	; (1790 <gfx_mono_draw_string+0x4c>)
    177e:	47b0      	blx	r6
			x += font->width;
    1780:	7a3b      	ldrb	r3, [r7, #8]
    1782:	18ed      	adds	r5, r5, r3
    1784:	b2ed      	uxtb	r5, r5
    1786:	e7ed      	b.n	1764 <gfx_mono_draw_string+0x20>
}
    1788:	b002      	add	sp, #8
    178a:	bc04      	pop	{r2}
    178c:	4690      	mov	r8, r2
    178e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1790:	00001675 	.word	0x00001675

00001794 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    1794:	b5f0      	push	{r4, r5, r6, r7, lr}
    1796:	46c6      	mov	lr, r8
    1798:	b500      	push	{lr}
    179a:	b082      	sub	sp, #8
    179c:	0004      	movs	r4, r0
    179e:	4690      	mov	r8, r2
    17a0:	001f      	movs	r7, r3

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    17a2:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    17a4:	2800      	cmp	r0, #0
    17a6:	d019      	beq.n	17dc <gfx_mono_draw_progmem_string+0x48>
    17a8:	000d      	movs	r5, r1
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    17aa:	9101      	str	r1, [sp, #4]
    17ac:	e009      	b.n	17c2 <gfx_mono_draw_progmem_string+0x2e>
			y += font->height + 1;
    17ae:	7a7a      	ldrb	r2, [r7, #9]
    17b0:	3201      	adds	r2, #1
    17b2:	4442      	add	r2, r8
    17b4:	b2d3      	uxtb	r3, r2
    17b6:	4698      	mov	r8, r3
			x = start_of_string_position_x;
    17b8:	9d01      	ldr	r5, [sp, #4]
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    17ba:	3401      	adds	r4, #1
    17bc:	7820      	ldrb	r0, [r4, #0]
	while (temp_char) {
    17be:	2800      	cmp	r0, #0
    17c0:	d00c      	beq.n	17dc <gfx_mono_draw_progmem_string+0x48>
		if (temp_char == '\n') {
    17c2:	280a      	cmp	r0, #10
    17c4:	d0f3      	beq.n	17ae <gfx_mono_draw_progmem_string+0x1a>
		} else if (temp_char == '\r') {
    17c6:	280d      	cmp	r0, #13
    17c8:	d0f7      	beq.n	17ba <gfx_mono_draw_progmem_string+0x26>
			gfx_mono_draw_char(temp_char, x, y, font);
    17ca:	003b      	movs	r3, r7
    17cc:	4642      	mov	r2, r8
    17ce:	0029      	movs	r1, r5
    17d0:	4e04      	ldr	r6, [pc, #16]	; (17e4 <gfx_mono_draw_progmem_string+0x50>)
    17d2:	47b0      	blx	r6
			x += font->width;
    17d4:	7a3b      	ldrb	r3, [r7, #8]
    17d6:	18ed      	adds	r5, r5, r3
    17d8:	b2ed      	uxtb	r5, r5
    17da:	e7ee      	b.n	17ba <gfx_mono_draw_progmem_string+0x26>
	}
}
    17dc:	b002      	add	sp, #8
    17de:	bc04      	pop	{r2}
    17e0:	4690      	mov	r8, r2
    17e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17e4:	00001675 	.word	0x00001675

000017e8 <gfx_mono_get_string_bounding_box>:
 * \param[in] width    Pointer to width result
 * \param[in] height   Pointer to height result
 */
void gfx_mono_get_string_bounding_box(const char *str, const struct font *font,
		gfx_coord_t *width, gfx_coord_t *height)
{
    17e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    17ea:	46c6      	mov	lr, r8
    17ec:	b500      	push	{lr}
    17ee:	4694      	mov	ip, r2
    17f0:	4698      	mov	r8, r3
	gfx_coord_t font_width = font->width;
    17f2:	7a0b      	ldrb	r3, [r1, #8]
	gfx_coord_t font_height = font->height;
    17f4:	7a4a      	ldrb	r2, [r1, #9]

	gfx_coord_t max_width = 1;
	gfx_coord_t max_height = font_height;
    17f6:	0016      	movs	r6, r2
	gfx_coord_t x = 0;
    17f8:	2100      	movs	r1, #0
	gfx_coord_t max_width = 1;
    17fa:	2501      	movs	r5, #1

	/* Handle each character until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = 0;
    17fc:	2700      	movs	r7, #0
    17fe:	e008      	b.n	1812 <gfx_mono_get_string_bounding_box+0x2a>
			max_height += font_height;
    1800:	18b6      	adds	r6, r6, r2
    1802:	b2f6      	uxtb	r6, r6
			x = 0;
    1804:	0039      	movs	r1, r7
    1806:	e000      	b.n	180a <gfx_mono_get_string_bounding_box+0x22>
    1808:	b2e5      	uxtb	r5, r4
			x += font_width;
			if (x > max_width) {
				max_width = x;
			}
		}
	} while (*(++str));
    180a:	3001      	adds	r0, #1
    180c:	7804      	ldrb	r4, [r0, #0]
    180e:	2c00      	cmp	r4, #0
    1810:	d00b      	beq.n	182a <gfx_mono_get_string_bounding_box+0x42>
		if (*str == '\n') {
    1812:	7804      	ldrb	r4, [r0, #0]
    1814:	2c0a      	cmp	r4, #10
    1816:	d0f3      	beq.n	1800 <gfx_mono_get_string_bounding_box+0x18>
		} else if (*str == '\r') {
    1818:	2c0d      	cmp	r4, #13
    181a:	d0f6      	beq.n	180a <gfx_mono_get_string_bounding_box+0x22>
			x += font_width;
    181c:	18c9      	adds	r1, r1, r3
    181e:	b2c9      	uxtb	r1, r1
    1820:	1c2c      	adds	r4, r5, #0
    1822:	428d      	cmp	r5, r1
    1824:	d2f0      	bcs.n	1808 <gfx_mono_get_string_bounding_box+0x20>
    1826:	1c0c      	adds	r4, r1, #0
    1828:	e7ee      	b.n	1808 <gfx_mono_get_string_bounding_box+0x20>

	/* Return values through references */
	*width = max_width;
    182a:	4663      	mov	r3, ip
    182c:	701d      	strb	r5, [r3, #0]
	*height = max_height;
    182e:	4643      	mov	r3, r8
    1830:	701e      	strb	r6, [r3, #0]
}
    1832:	bc04      	pop	{r2}
    1834:	4690      	mov	r8, r2
    1836:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001838 <DMAC_Handler>:
/**
 * \brief DMA interrupt service routine.
 *
 */
void DMAC_Handler( void )
{
    1838:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    183a:	4b26      	ldr	r3, [pc, #152]	; (18d4 <DMAC_Handler+0x9c>)
    183c:	4798      	blx	r3
	uint32_t total_size;

	system_interrupt_enter_critical_section();

	/* Get Pending channel */
	active_channel =  DMAC->INTPEND.reg & DMAC_INTPEND_ID_Msk;
    183e:	4926      	ldr	r1, [pc, #152]	; (18d8 <DMAC_Handler+0xa0>)
    1840:	8c0b      	ldrh	r3, [r1, #32]
    1842:	220f      	movs	r2, #15

	Assert(_dma_active_resource[active_channel]);

	/* Get active DMA resource based on channel */
	resource = _dma_active_resource[active_channel];
    1844:	4013      	ands	r3, r2
    1846:	009b      	lsls	r3, r3, #2
    1848:	4824      	ldr	r0, [pc, #144]	; (18dc <DMAC_Handler+0xa4>)
    184a:	5818      	ldr	r0, [r3, r0]

	/* Select the active channel */
	DMAC->CHID.reg = DMAC_CHID_ID(resource->channel_id);
    184c:	7803      	ldrb	r3, [r0, #0]
    184e:	401a      	ands	r2, r3
    1850:	233f      	movs	r3, #63	; 0x3f
    1852:	54ca      	strb	r2, [r1, r3]
	isr = DMAC->CHINTFLAG.reg;
    1854:	330f      	adds	r3, #15
    1856:	5cca      	ldrb	r2, [r1, r3]
    1858:	b2d2      	uxtb	r2, r2

	/* Calculate block transfer size of the DMA transfer */
	total_size = descriptor_section[resource->channel_id].BTCNT.reg;
    185a:	7803      	ldrb	r3, [r0, #0]
    185c:	011b      	lsls	r3, r3, #4
    185e:	4920      	ldr	r1, [pc, #128]	; (18e0 <DMAC_Handler+0xa8>)
    1860:	18c9      	adds	r1, r1, r3
    1862:	8849      	ldrh	r1, [r1, #2]
	write_size = _write_back_section[resource->channel_id].BTCNT.reg;
    1864:	4c1f      	ldr	r4, [pc, #124]	; (18e4 <DMAC_Handler+0xac>)
    1866:	18e3      	adds	r3, r4, r3
    1868:	885b      	ldrh	r3, [r3, #2]
	resource->transfered_size = total_size - write_size;
    186a:	1acb      	subs	r3, r1, r3
    186c:	6143      	str	r3, [r0, #20]

	/* DMA channel interrupt handler */
	if (isr & DMAC_CHINTENCLR_TERR) {
    186e:	07d3      	lsls	r3, r2, #31
    1870:	d50f      	bpl.n	1892 <DMAC_Handler+0x5a>
		/* Clear transfer error flag */
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TERR;
    1872:	2101      	movs	r1, #1
    1874:	234e      	movs	r3, #78	; 0x4e
    1876:	4a18      	ldr	r2, [pc, #96]	; (18d8 <DMAC_Handler+0xa0>)
    1878:	54d1      	strb	r1, [r2, r3]

		/* Set I/O ERROR status */
		resource->job_status = STATUS_ERR_IO;
    187a:	3b3e      	subs	r3, #62	; 0x3e
    187c:	7443      	strb	r3, [r0, #17]

		/* Execute the callback function */
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    187e:	7c03      	ldrb	r3, [r0, #16]
    1880:	07db      	lsls	r3, r3, #31
    1882:	d503      	bpl.n	188c <DMAC_Handler+0x54>
				(resource->callback[DMA_CALLBACK_TRANSFER_ERROR])) {
    1884:	6843      	ldr	r3, [r0, #4]
		if ((resource->callback_enable & (1<<DMA_CALLBACK_TRANSFER_ERROR)) &&
    1886:	2b00      	cmp	r3, #0
    1888:	d000      	beq.n	188c <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_TRANSFER_ERROR](resource);
    188a:	4798      	blx	r3
	cpu_irq_leave_critical();
    188c:	4b16      	ldr	r3, [pc, #88]	; (18e8 <DMAC_Handler+0xb0>)
    188e:	4798      	blx	r3
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
		}
	}

	system_interrupt_leave_critical_section();
}
    1890:	bd10      	pop	{r4, pc}
	} else if (isr & DMAC_CHINTENCLR_TCMPL) {
    1892:	0793      	lsls	r3, r2, #30
    1894:	d50d      	bpl.n	18b2 <DMAC_Handler+0x7a>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_TCMPL;
    1896:	2102      	movs	r1, #2
    1898:	234e      	movs	r3, #78	; 0x4e
    189a:	4a0f      	ldr	r2, [pc, #60]	; (18d8 <DMAC_Handler+0xa0>)
    189c:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_OK;
    189e:	2300      	movs	r3, #0
    18a0:	7443      	strb	r3, [r0, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    18a2:	7c03      	ldrb	r3, [r0, #16]
    18a4:	079b      	lsls	r3, r3, #30
    18a6:	d5f1      	bpl.n	188c <DMAC_Handler+0x54>
				(resource->callback[DMA_CALLBACK_TRANSFER_DONE])) {
    18a8:	6883      	ldr	r3, [r0, #8]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_TRANSFER_DONE)) &&
    18aa:	2b00      	cmp	r3, #0
    18ac:	d0ee      	beq.n	188c <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_TRANSFER_DONE](resource);
    18ae:	4798      	blx	r3
    18b0:	e7ec      	b.n	188c <DMAC_Handler+0x54>
	} else if (isr & DMAC_CHINTENCLR_SUSP) {
    18b2:	0753      	lsls	r3, r2, #29
    18b4:	d5ea      	bpl.n	188c <DMAC_Handler+0x54>
		DMAC->CHINTFLAG.reg = DMAC_CHINTENCLR_SUSP;
    18b6:	2104      	movs	r1, #4
    18b8:	234e      	movs	r3, #78	; 0x4e
    18ba:	4a07      	ldr	r2, [pc, #28]	; (18d8 <DMAC_Handler+0xa0>)
    18bc:	54d1      	strb	r1, [r2, r3]
		resource->job_status = STATUS_SUSPEND;
    18be:	3b48      	subs	r3, #72	; 0x48
    18c0:	7443      	strb	r3, [r0, #17]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    18c2:	7c03      	ldrb	r3, [r0, #16]
    18c4:	075b      	lsls	r3, r3, #29
    18c6:	d5e1      	bpl.n	188c <DMAC_Handler+0x54>
			(resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND])){
    18c8:	68c3      	ldr	r3, [r0, #12]
		if ((resource->callback_enable & (1 << DMA_CALLBACK_CHANNEL_SUSPEND)) &&
    18ca:	2b00      	cmp	r3, #0
    18cc:	d0de      	beq.n	188c <DMAC_Handler+0x54>
			resource->callback[DMA_CALLBACK_CHANNEL_SUSPEND](resource);
    18ce:	4798      	blx	r3
    18d0:	e7dc      	b.n	188c <DMAC_Handler+0x54>
    18d2:	46c0      	nop			; (mov r8, r8)
    18d4:	00001981 	.word	0x00001981
    18d8:	41004800 	.word	0x41004800
    18dc:	200002d0 	.word	0x200002d0
    18e0:	200004d0 	.word	0x200004d0
    18e4:	200002f0 	.word	0x200002f0
    18e8:	000019c1 	.word	0x000019c1

000018ec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    18ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    18ee:	46c6      	mov	lr, r8
    18f0:	b500      	push	{lr}
    18f2:	000c      	movs	r4, r1
    18f4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    18f6:	2800      	cmp	r0, #0
    18f8:	d10f      	bne.n	191a <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    18fa:	2a00      	cmp	r2, #0
    18fc:	dd11      	ble.n	1922 <_read+0x36>
    18fe:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1900:	4e09      	ldr	r6, [pc, #36]	; (1928 <_read+0x3c>)
    1902:	4d0a      	ldr	r5, [pc, #40]	; (192c <_read+0x40>)
    1904:	6830      	ldr	r0, [r6, #0]
    1906:	0021      	movs	r1, r4
    1908:	682b      	ldr	r3, [r5, #0]
    190a:	4798      	blx	r3
		ptr++;
    190c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    190e:	42bc      	cmp	r4, r7
    1910:	d1f8      	bne.n	1904 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    1912:	4640      	mov	r0, r8
    1914:	bc04      	pop	{r2}
    1916:	4690      	mov	r8, r2
    1918:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    191a:	2301      	movs	r3, #1
    191c:	425b      	negs	r3, r3
    191e:	4698      	mov	r8, r3
    1920:	e7f7      	b.n	1912 <_read+0x26>
	for (; len > 0; --len) {
    1922:	4680      	mov	r8, r0
    1924:	e7f5      	b.n	1912 <_read+0x26>
    1926:	46c0      	nop			; (mov r8, r8)
    1928:	20000528 	.word	0x20000528
    192c:	20000520 	.word	0x20000520

00001930 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1930:	b5f0      	push	{r4, r5, r6, r7, lr}
    1932:	46c6      	mov	lr, r8
    1934:	b500      	push	{lr}
    1936:	000e      	movs	r6, r1
    1938:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    193a:	3801      	subs	r0, #1
    193c:	2802      	cmp	r0, #2
    193e:	d810      	bhi.n	1962 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    1940:	2a00      	cmp	r2, #0
    1942:	d011      	beq.n	1968 <_write+0x38>
    1944:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    1946:	4b0c      	ldr	r3, [pc, #48]	; (1978 <_write+0x48>)
    1948:	4698      	mov	r8, r3
    194a:	4f0c      	ldr	r7, [pc, #48]	; (197c <_write+0x4c>)
    194c:	4643      	mov	r3, r8
    194e:	6818      	ldr	r0, [r3, #0]
    1950:	5d31      	ldrb	r1, [r6, r4]
    1952:	683b      	ldr	r3, [r7, #0]
    1954:	4798      	blx	r3
    1956:	2800      	cmp	r0, #0
    1958:	db08      	blt.n	196c <_write+0x3c>
			return -1;
		}
		++nChars;
    195a:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    195c:	42a5      	cmp	r5, r4
    195e:	d1f5      	bne.n	194c <_write+0x1c>
    1960:	e006      	b.n	1970 <_write+0x40>
		return -1;
    1962:	2401      	movs	r4, #1
    1964:	4264      	negs	r4, r4
    1966:	e003      	b.n	1970 <_write+0x40>
	for (; len != 0; --len) {
    1968:	0014      	movs	r4, r2
    196a:	e001      	b.n	1970 <_write+0x40>
			return -1;
    196c:	2401      	movs	r4, #1
    196e:	4264      	negs	r4, r4
	}
	return nChars;
}
    1970:	0020      	movs	r0, r4
    1972:	bc04      	pop	{r2}
    1974:	4690      	mov	r8, r2
    1976:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1978:	20000528 	.word	0x20000528
    197c:	20000524 	.word	0x20000524

00001980 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1980:	4b0c      	ldr	r3, [pc, #48]	; (19b4 <cpu_irq_enter_critical+0x34>)
    1982:	681b      	ldr	r3, [r3, #0]
    1984:	2b00      	cmp	r3, #0
    1986:	d106      	bne.n	1996 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1988:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    198c:	2b00      	cmp	r3, #0
    198e:	d007      	beq.n	19a0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1990:	2200      	movs	r2, #0
    1992:	4b09      	ldr	r3, [pc, #36]	; (19b8 <cpu_irq_enter_critical+0x38>)
    1994:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1996:	4a07      	ldr	r2, [pc, #28]	; (19b4 <cpu_irq_enter_critical+0x34>)
    1998:	6813      	ldr	r3, [r2, #0]
    199a:	3301      	adds	r3, #1
    199c:	6013      	str	r3, [r2, #0]
}
    199e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    19a0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    19a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    19a6:	2200      	movs	r2, #0
    19a8:	4b04      	ldr	r3, [pc, #16]	; (19bc <cpu_irq_enter_critical+0x3c>)
    19aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    19ac:	3201      	adds	r2, #1
    19ae:	4b02      	ldr	r3, [pc, #8]	; (19b8 <cpu_irq_enter_critical+0x38>)
    19b0:	701a      	strb	r2, [r3, #0]
    19b2:	e7f0      	b.n	1996 <cpu_irq_enter_critical+0x16>
    19b4:	20000340 	.word	0x20000340
    19b8:	20000344 	.word	0x20000344
    19bc:	20000048 	.word	0x20000048

000019c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    19c0:	4b08      	ldr	r3, [pc, #32]	; (19e4 <cpu_irq_leave_critical+0x24>)
    19c2:	681a      	ldr	r2, [r3, #0]
    19c4:	3a01      	subs	r2, #1
    19c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    19c8:	681b      	ldr	r3, [r3, #0]
    19ca:	2b00      	cmp	r3, #0
    19cc:	d109      	bne.n	19e2 <cpu_irq_leave_critical+0x22>
    19ce:	4b06      	ldr	r3, [pc, #24]	; (19e8 <cpu_irq_leave_critical+0x28>)
    19d0:	781b      	ldrb	r3, [r3, #0]
    19d2:	2b00      	cmp	r3, #0
    19d4:	d005      	beq.n	19e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    19d6:	2201      	movs	r2, #1
    19d8:	4b04      	ldr	r3, [pc, #16]	; (19ec <cpu_irq_leave_critical+0x2c>)
    19da:	701a      	strb	r2, [r3, #0]
    19dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    19e0:	b662      	cpsie	i
	}
}
    19e2:	4770      	bx	lr
    19e4:	20000340 	.word	0x20000340
    19e8:	20000344 	.word	0x20000344
    19ec:	20000048 	.word	0x20000048

000019f0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    19f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    19f2:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    19f4:	ac01      	add	r4, sp, #4
    19f6:	2501      	movs	r5, #1
    19f8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    19fa:	2700      	movs	r7, #0
    19fc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    19fe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1a00:	0021      	movs	r1, r4
    1a02:	203e      	movs	r0, #62	; 0x3e
    1a04:	4e06      	ldr	r6, [pc, #24]	; (1a20 <system_board_init+0x30>)
    1a06:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    1a08:	2280      	movs	r2, #128	; 0x80
    1a0a:	05d2      	lsls	r2, r2, #23
    1a0c:	4b05      	ldr	r3, [pc, #20]	; (1a24 <system_board_init+0x34>)
    1a0e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    1a10:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    1a12:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1a14:	0021      	movs	r1, r4
    1a16:	200f      	movs	r0, #15
    1a18:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    1a1a:	b003      	add	sp, #12
    1a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1a1e:	46c0      	nop			; (mov r8, r8)
    1a20:	00001a29 	.word	0x00001a29
    1a24:	41004480 	.word	0x41004480

00001a28 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1a28:	b500      	push	{lr}
    1a2a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1a2c:	ab01      	add	r3, sp, #4
    1a2e:	2280      	movs	r2, #128	; 0x80
    1a30:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1a32:	780a      	ldrb	r2, [r1, #0]
    1a34:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1a36:	784a      	ldrb	r2, [r1, #1]
    1a38:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1a3a:	788a      	ldrb	r2, [r1, #2]
    1a3c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1a3e:	0019      	movs	r1, r3
    1a40:	4b01      	ldr	r3, [pc, #4]	; (1a48 <port_pin_set_config+0x20>)
    1a42:	4798      	blx	r3
}
    1a44:	b003      	add	sp, #12
    1a46:	bd00      	pop	{pc}
    1a48:	00002a25 	.word	0x00002a25

00001a4c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a4e:	46de      	mov	lr, fp
    1a50:	4657      	mov	r7, sl
    1a52:	464e      	mov	r6, r9
    1a54:	4645      	mov	r5, r8
    1a56:	b5e0      	push	{r5, r6, r7, lr}
    1a58:	b087      	sub	sp, #28
    1a5a:	4680      	mov	r8, r0
    1a5c:	9104      	str	r1, [sp, #16]
    1a5e:	0016      	movs	r6, r2
    1a60:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1a62:	2200      	movs	r2, #0
    1a64:	2300      	movs	r3, #0
    1a66:	2100      	movs	r1, #0
    1a68:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1a6a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1a6c:	2001      	movs	r0, #1
    1a6e:	0021      	movs	r1, r4
    1a70:	9600      	str	r6, [sp, #0]
    1a72:	9701      	str	r7, [sp, #4]
    1a74:	465c      	mov	r4, fp
    1a76:	9403      	str	r4, [sp, #12]
    1a78:	4644      	mov	r4, r8
    1a7a:	9405      	str	r4, [sp, #20]
    1a7c:	e013      	b.n	1aa6 <long_division+0x5a>
    1a7e:	2420      	movs	r4, #32
    1a80:	1a64      	subs	r4, r4, r1
    1a82:	0005      	movs	r5, r0
    1a84:	40e5      	lsrs	r5, r4
    1a86:	46a8      	mov	r8, r5
    1a88:	e014      	b.n	1ab4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1a8a:	9c00      	ldr	r4, [sp, #0]
    1a8c:	9d01      	ldr	r5, [sp, #4]
    1a8e:	1b12      	subs	r2, r2, r4
    1a90:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1a92:	465c      	mov	r4, fp
    1a94:	464d      	mov	r5, r9
    1a96:	432c      	orrs	r4, r5
    1a98:	46a3      	mov	fp, r4
    1a9a:	9c03      	ldr	r4, [sp, #12]
    1a9c:	4645      	mov	r5, r8
    1a9e:	432c      	orrs	r4, r5
    1aa0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1aa2:	3901      	subs	r1, #1
    1aa4:	d325      	bcc.n	1af2 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    1aa6:	2420      	movs	r4, #32
    1aa8:	4264      	negs	r4, r4
    1aaa:	190c      	adds	r4, r1, r4
    1aac:	d4e7      	bmi.n	1a7e <long_division+0x32>
    1aae:	0005      	movs	r5, r0
    1ab0:	40a5      	lsls	r5, r4
    1ab2:	46a8      	mov	r8, r5
    1ab4:	0004      	movs	r4, r0
    1ab6:	408c      	lsls	r4, r1
    1ab8:	46a1      	mov	r9, r4
		r = r << 1;
    1aba:	1892      	adds	r2, r2, r2
    1abc:	415b      	adcs	r3, r3
    1abe:	0014      	movs	r4, r2
    1ac0:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1ac2:	9e05      	ldr	r6, [sp, #20]
    1ac4:	464f      	mov	r7, r9
    1ac6:	403e      	ands	r6, r7
    1ac8:	46b4      	mov	ip, r6
    1aca:	9e04      	ldr	r6, [sp, #16]
    1acc:	4647      	mov	r7, r8
    1ace:	403e      	ands	r6, r7
    1ad0:	46b2      	mov	sl, r6
    1ad2:	4666      	mov	r6, ip
    1ad4:	4657      	mov	r7, sl
    1ad6:	433e      	orrs	r6, r7
    1ad8:	d003      	beq.n	1ae2 <long_division+0x96>
			r |= 0x01;
    1ada:	0006      	movs	r6, r0
    1adc:	4326      	orrs	r6, r4
    1ade:	0032      	movs	r2, r6
    1ae0:	002b      	movs	r3, r5
		if (r >= d) {
    1ae2:	9c00      	ldr	r4, [sp, #0]
    1ae4:	9d01      	ldr	r5, [sp, #4]
    1ae6:	429d      	cmp	r5, r3
    1ae8:	d8db      	bhi.n	1aa2 <long_division+0x56>
    1aea:	d1ce      	bne.n	1a8a <long_division+0x3e>
    1aec:	4294      	cmp	r4, r2
    1aee:	d8d8      	bhi.n	1aa2 <long_division+0x56>
    1af0:	e7cb      	b.n	1a8a <long_division+0x3e>
    1af2:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1af4:	4658      	mov	r0, fp
    1af6:	0019      	movs	r1, r3
    1af8:	b007      	add	sp, #28
    1afa:	bc3c      	pop	{r2, r3, r4, r5}
    1afc:	4690      	mov	r8, r2
    1afe:	4699      	mov	r9, r3
    1b00:	46a2      	mov	sl, r4
    1b02:	46ab      	mov	fp, r5
    1b04:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001b06 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1b06:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1b08:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1b0a:	2340      	movs	r3, #64	; 0x40
    1b0c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1b0e:	4281      	cmp	r1, r0
    1b10:	d202      	bcs.n	1b18 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1b12:	0018      	movs	r0, r3
    1b14:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1b16:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1b18:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1b1a:	1c63      	adds	r3, r4, #1
    1b1c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1b1e:	4288      	cmp	r0, r1
    1b20:	d9f9      	bls.n	1b16 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1b22:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1b24:	2cff      	cmp	r4, #255	; 0xff
    1b26:	d8f4      	bhi.n	1b12 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1b28:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1b2a:	2300      	movs	r3, #0
    1b2c:	e7f1      	b.n	1b12 <_sercom_get_sync_baud_val+0xc>
	...

00001b30 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1b30:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b32:	b083      	sub	sp, #12
    1b34:	000f      	movs	r7, r1
    1b36:	0016      	movs	r6, r2
    1b38:	aa08      	add	r2, sp, #32
    1b3a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1b3c:	0004      	movs	r4, r0
    1b3e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1b40:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    1b42:	42bc      	cmp	r4, r7
    1b44:	d902      	bls.n	1b4c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    1b46:	0010      	movs	r0, r2
    1b48:	b003      	add	sp, #12
    1b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1b4c:	2b00      	cmp	r3, #0
    1b4e:	d114      	bne.n	1b7a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1b50:	0002      	movs	r2, r0
    1b52:	0008      	movs	r0, r1
    1b54:	2100      	movs	r1, #0
    1b56:	4c19      	ldr	r4, [pc, #100]	; (1bbc <_sercom_get_async_baud_val+0x8c>)
    1b58:	47a0      	blx	r4
    1b5a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    1b5c:	003a      	movs	r2, r7
    1b5e:	2300      	movs	r3, #0
    1b60:	2000      	movs	r0, #0
    1b62:	4c17      	ldr	r4, [pc, #92]	; (1bc0 <_sercom_get_async_baud_val+0x90>)
    1b64:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1b66:	2200      	movs	r2, #0
    1b68:	2301      	movs	r3, #1
    1b6a:	1a12      	subs	r2, r2, r0
    1b6c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1b6e:	0c12      	lsrs	r2, r2, #16
    1b70:	041b      	lsls	r3, r3, #16
    1b72:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1b74:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1b76:	2200      	movs	r2, #0
    1b78:	e7e5      	b.n	1b46 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1b7a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1b7c:	2b01      	cmp	r3, #1
    1b7e:	d1f9      	bne.n	1b74 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    1b80:	000a      	movs	r2, r1
    1b82:	2300      	movs	r3, #0
    1b84:	2100      	movs	r1, #0
    1b86:	4c0d      	ldr	r4, [pc, #52]	; (1bbc <_sercom_get_async_baud_val+0x8c>)
    1b88:	47a0      	blx	r4
    1b8a:	0002      	movs	r2, r0
    1b8c:	000b      	movs	r3, r1
    1b8e:	9200      	str	r2, [sp, #0]
    1b90:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    1b92:	0038      	movs	r0, r7
    1b94:	2100      	movs	r1, #0
    1b96:	4c0a      	ldr	r4, [pc, #40]	; (1bc0 <_sercom_get_async_baud_val+0x90>)
    1b98:	47a0      	blx	r4
    1b9a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1b9c:	2380      	movs	r3, #128	; 0x80
    1b9e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ba0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    1ba2:	4298      	cmp	r0, r3
    1ba4:	d8cf      	bhi.n	1b46 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1ba6:	0f79      	lsrs	r1, r7, #29
    1ba8:	00f8      	lsls	r0, r7, #3
    1baa:	9a00      	ldr	r2, [sp, #0]
    1bac:	9b01      	ldr	r3, [sp, #4]
    1bae:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1bb0:	00ea      	lsls	r2, r5, #3
    1bb2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1bb4:	b2d2      	uxtb	r2, r2
    1bb6:	0352      	lsls	r2, r2, #13
    1bb8:	432a      	orrs	r2, r5
    1bba:	e7db      	b.n	1b74 <_sercom_get_async_baud_val+0x44>
    1bbc:	00002f29 	.word	0x00002f29
    1bc0:	00001a4d 	.word	0x00001a4d

00001bc4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1bc4:	b510      	push	{r4, lr}
    1bc6:	b082      	sub	sp, #8
    1bc8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1bca:	4b0e      	ldr	r3, [pc, #56]	; (1c04 <sercom_set_gclk_generator+0x40>)
    1bcc:	781b      	ldrb	r3, [r3, #0]
    1bce:	2b00      	cmp	r3, #0
    1bd0:	d007      	beq.n	1be2 <sercom_set_gclk_generator+0x1e>
    1bd2:	2900      	cmp	r1, #0
    1bd4:	d105      	bne.n	1be2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1bd6:	4b0b      	ldr	r3, [pc, #44]	; (1c04 <sercom_set_gclk_generator+0x40>)
    1bd8:	785b      	ldrb	r3, [r3, #1]
    1bda:	4283      	cmp	r3, r0
    1bdc:	d010      	beq.n	1c00 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1bde:	201d      	movs	r0, #29
    1be0:	e00c      	b.n	1bfc <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1be2:	a901      	add	r1, sp, #4
    1be4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1be6:	2013      	movs	r0, #19
    1be8:	4b07      	ldr	r3, [pc, #28]	; (1c08 <sercom_set_gclk_generator+0x44>)
    1bea:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1bec:	2013      	movs	r0, #19
    1bee:	4b07      	ldr	r3, [pc, #28]	; (1c0c <sercom_set_gclk_generator+0x48>)
    1bf0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1bf2:	4b04      	ldr	r3, [pc, #16]	; (1c04 <sercom_set_gclk_generator+0x40>)
    1bf4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1bf6:	2201      	movs	r2, #1
    1bf8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1bfa:	2000      	movs	r0, #0
}
    1bfc:	b002      	add	sp, #8
    1bfe:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1c00:	2000      	movs	r0, #0
    1c02:	e7fb      	b.n	1bfc <sercom_set_gclk_generator+0x38>
    1c04:	20000348 	.word	0x20000348
    1c08:	0000292d 	.word	0x0000292d
    1c0c:	000028a1 	.word	0x000028a1

00001c10 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1c10:	4b40      	ldr	r3, [pc, #256]	; (1d14 <_sercom_get_default_pad+0x104>)
    1c12:	4298      	cmp	r0, r3
    1c14:	d031      	beq.n	1c7a <_sercom_get_default_pad+0x6a>
    1c16:	d90a      	bls.n	1c2e <_sercom_get_default_pad+0x1e>
    1c18:	4b3f      	ldr	r3, [pc, #252]	; (1d18 <_sercom_get_default_pad+0x108>)
    1c1a:	4298      	cmp	r0, r3
    1c1c:	d04d      	beq.n	1cba <_sercom_get_default_pad+0xaa>
    1c1e:	4b3f      	ldr	r3, [pc, #252]	; (1d1c <_sercom_get_default_pad+0x10c>)
    1c20:	4298      	cmp	r0, r3
    1c22:	d05a      	beq.n	1cda <_sercom_get_default_pad+0xca>
    1c24:	4b3e      	ldr	r3, [pc, #248]	; (1d20 <_sercom_get_default_pad+0x110>)
    1c26:	4298      	cmp	r0, r3
    1c28:	d037      	beq.n	1c9a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1c2a:	2000      	movs	r0, #0
}
    1c2c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1c2e:	4b3d      	ldr	r3, [pc, #244]	; (1d24 <_sercom_get_default_pad+0x114>)
    1c30:	4298      	cmp	r0, r3
    1c32:	d00c      	beq.n	1c4e <_sercom_get_default_pad+0x3e>
    1c34:	4b3c      	ldr	r3, [pc, #240]	; (1d28 <_sercom_get_default_pad+0x118>)
    1c36:	4298      	cmp	r0, r3
    1c38:	d1f7      	bne.n	1c2a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c3a:	2901      	cmp	r1, #1
    1c3c:	d017      	beq.n	1c6e <_sercom_get_default_pad+0x5e>
    1c3e:	2900      	cmp	r1, #0
    1c40:	d05d      	beq.n	1cfe <_sercom_get_default_pad+0xee>
    1c42:	2902      	cmp	r1, #2
    1c44:	d015      	beq.n	1c72 <_sercom_get_default_pad+0x62>
    1c46:	2903      	cmp	r1, #3
    1c48:	d015      	beq.n	1c76 <_sercom_get_default_pad+0x66>
	return 0;
    1c4a:	2000      	movs	r0, #0
    1c4c:	e7ee      	b.n	1c2c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c4e:	2901      	cmp	r1, #1
    1c50:	d007      	beq.n	1c62 <_sercom_get_default_pad+0x52>
    1c52:	2900      	cmp	r1, #0
    1c54:	d051      	beq.n	1cfa <_sercom_get_default_pad+0xea>
    1c56:	2902      	cmp	r1, #2
    1c58:	d005      	beq.n	1c66 <_sercom_get_default_pad+0x56>
    1c5a:	2903      	cmp	r1, #3
    1c5c:	d005      	beq.n	1c6a <_sercom_get_default_pad+0x5a>
	return 0;
    1c5e:	2000      	movs	r0, #0
    1c60:	e7e4      	b.n	1c2c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c62:	4832      	ldr	r0, [pc, #200]	; (1d2c <_sercom_get_default_pad+0x11c>)
    1c64:	e7e2      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c66:	4832      	ldr	r0, [pc, #200]	; (1d30 <_sercom_get_default_pad+0x120>)
    1c68:	e7e0      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c6a:	4832      	ldr	r0, [pc, #200]	; (1d34 <_sercom_get_default_pad+0x124>)
    1c6c:	e7de      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c6e:	4832      	ldr	r0, [pc, #200]	; (1d38 <_sercom_get_default_pad+0x128>)
    1c70:	e7dc      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c72:	4832      	ldr	r0, [pc, #200]	; (1d3c <_sercom_get_default_pad+0x12c>)
    1c74:	e7da      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c76:	4832      	ldr	r0, [pc, #200]	; (1d40 <_sercom_get_default_pad+0x130>)
    1c78:	e7d8      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c7a:	2901      	cmp	r1, #1
    1c7c:	d007      	beq.n	1c8e <_sercom_get_default_pad+0x7e>
    1c7e:	2900      	cmp	r1, #0
    1c80:	d03f      	beq.n	1d02 <_sercom_get_default_pad+0xf2>
    1c82:	2902      	cmp	r1, #2
    1c84:	d005      	beq.n	1c92 <_sercom_get_default_pad+0x82>
    1c86:	2903      	cmp	r1, #3
    1c88:	d005      	beq.n	1c96 <_sercom_get_default_pad+0x86>
	return 0;
    1c8a:	2000      	movs	r0, #0
    1c8c:	e7ce      	b.n	1c2c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c8e:	482d      	ldr	r0, [pc, #180]	; (1d44 <_sercom_get_default_pad+0x134>)
    1c90:	e7cc      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c92:	482d      	ldr	r0, [pc, #180]	; (1d48 <_sercom_get_default_pad+0x138>)
    1c94:	e7ca      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c96:	482d      	ldr	r0, [pc, #180]	; (1d4c <_sercom_get_default_pad+0x13c>)
    1c98:	e7c8      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1c9a:	2901      	cmp	r1, #1
    1c9c:	d007      	beq.n	1cae <_sercom_get_default_pad+0x9e>
    1c9e:	2900      	cmp	r1, #0
    1ca0:	d031      	beq.n	1d06 <_sercom_get_default_pad+0xf6>
    1ca2:	2902      	cmp	r1, #2
    1ca4:	d005      	beq.n	1cb2 <_sercom_get_default_pad+0xa2>
    1ca6:	2903      	cmp	r1, #3
    1ca8:	d005      	beq.n	1cb6 <_sercom_get_default_pad+0xa6>
	return 0;
    1caa:	2000      	movs	r0, #0
    1cac:	e7be      	b.n	1c2c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1cae:	4828      	ldr	r0, [pc, #160]	; (1d50 <_sercom_get_default_pad+0x140>)
    1cb0:	e7bc      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cb2:	4828      	ldr	r0, [pc, #160]	; (1d54 <_sercom_get_default_pad+0x144>)
    1cb4:	e7ba      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cb6:	4828      	ldr	r0, [pc, #160]	; (1d58 <_sercom_get_default_pad+0x148>)
    1cb8:	e7b8      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cba:	2901      	cmp	r1, #1
    1cbc:	d007      	beq.n	1cce <_sercom_get_default_pad+0xbe>
    1cbe:	2900      	cmp	r1, #0
    1cc0:	d023      	beq.n	1d0a <_sercom_get_default_pad+0xfa>
    1cc2:	2902      	cmp	r1, #2
    1cc4:	d005      	beq.n	1cd2 <_sercom_get_default_pad+0xc2>
    1cc6:	2903      	cmp	r1, #3
    1cc8:	d005      	beq.n	1cd6 <_sercom_get_default_pad+0xc6>
	return 0;
    1cca:	2000      	movs	r0, #0
    1ccc:	e7ae      	b.n	1c2c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1cce:	4823      	ldr	r0, [pc, #140]	; (1d5c <_sercom_get_default_pad+0x14c>)
    1cd0:	e7ac      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cd2:	4823      	ldr	r0, [pc, #140]	; (1d60 <_sercom_get_default_pad+0x150>)
    1cd4:	e7aa      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cd6:	4823      	ldr	r0, [pc, #140]	; (1d64 <_sercom_get_default_pad+0x154>)
    1cd8:	e7a8      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cda:	2901      	cmp	r1, #1
    1cdc:	d007      	beq.n	1cee <_sercom_get_default_pad+0xde>
    1cde:	2900      	cmp	r1, #0
    1ce0:	d015      	beq.n	1d0e <_sercom_get_default_pad+0xfe>
    1ce2:	2902      	cmp	r1, #2
    1ce4:	d005      	beq.n	1cf2 <_sercom_get_default_pad+0xe2>
    1ce6:	2903      	cmp	r1, #3
    1ce8:	d005      	beq.n	1cf6 <_sercom_get_default_pad+0xe6>
	return 0;
    1cea:	2000      	movs	r0, #0
    1cec:	e79e      	b.n	1c2c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1cee:	481e      	ldr	r0, [pc, #120]	; (1d68 <_sercom_get_default_pad+0x158>)
    1cf0:	e79c      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cf2:	481e      	ldr	r0, [pc, #120]	; (1d6c <_sercom_get_default_pad+0x15c>)
    1cf4:	e79a      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cf6:	481e      	ldr	r0, [pc, #120]	; (1d70 <_sercom_get_default_pad+0x160>)
    1cf8:	e798      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cfa:	481e      	ldr	r0, [pc, #120]	; (1d74 <_sercom_get_default_pad+0x164>)
    1cfc:	e796      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1cfe:	2003      	movs	r0, #3
    1d00:	e794      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1d02:	481d      	ldr	r0, [pc, #116]	; (1d78 <_sercom_get_default_pad+0x168>)
    1d04:	e792      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1d06:	481d      	ldr	r0, [pc, #116]	; (1d7c <_sercom_get_default_pad+0x16c>)
    1d08:	e790      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1d0a:	481d      	ldr	r0, [pc, #116]	; (1d80 <_sercom_get_default_pad+0x170>)
    1d0c:	e78e      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1d0e:	481d      	ldr	r0, [pc, #116]	; (1d84 <_sercom_get_default_pad+0x174>)
    1d10:	e78c      	b.n	1c2c <_sercom_get_default_pad+0x1c>
    1d12:	46c0      	nop			; (mov r8, r8)
    1d14:	42001000 	.word	0x42001000
    1d18:	42001800 	.word	0x42001800
    1d1c:	42001c00 	.word	0x42001c00
    1d20:	42001400 	.word	0x42001400
    1d24:	42000800 	.word	0x42000800
    1d28:	42000c00 	.word	0x42000c00
    1d2c:	00050003 	.word	0x00050003
    1d30:	00060003 	.word	0x00060003
    1d34:	00070003 	.word	0x00070003
    1d38:	00010003 	.word	0x00010003
    1d3c:	001e0003 	.word	0x001e0003
    1d40:	001f0003 	.word	0x001f0003
    1d44:	00090003 	.word	0x00090003
    1d48:	000a0003 	.word	0x000a0003
    1d4c:	000b0003 	.word	0x000b0003
    1d50:	00110003 	.word	0x00110003
    1d54:	00120003 	.word	0x00120003
    1d58:	00130003 	.word	0x00130003
    1d5c:	000d0003 	.word	0x000d0003
    1d60:	000e0003 	.word	0x000e0003
    1d64:	000f0003 	.word	0x000f0003
    1d68:	00170003 	.word	0x00170003
    1d6c:	00180003 	.word	0x00180003
    1d70:	00190003 	.word	0x00190003
    1d74:	00040003 	.word	0x00040003
    1d78:	00080003 	.word	0x00080003
    1d7c:	00100003 	.word	0x00100003
    1d80:	000c0003 	.word	0x000c0003
    1d84:	00160003 	.word	0x00160003

00001d88 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1d88:	b530      	push	{r4, r5, lr}
    1d8a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1d8c:	4b0b      	ldr	r3, [pc, #44]	; (1dbc <_sercom_get_sercom_inst_index+0x34>)
    1d8e:	466a      	mov	r2, sp
    1d90:	cb32      	ldmia	r3!, {r1, r4, r5}
    1d92:	c232      	stmia	r2!, {r1, r4, r5}
    1d94:	cb32      	ldmia	r3!, {r1, r4, r5}
    1d96:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1d98:	9b00      	ldr	r3, [sp, #0]
    1d9a:	4283      	cmp	r3, r0
    1d9c:	d00b      	beq.n	1db6 <_sercom_get_sercom_inst_index+0x2e>
    1d9e:	2301      	movs	r3, #1
    1da0:	009a      	lsls	r2, r3, #2
    1da2:	4669      	mov	r1, sp
    1da4:	5852      	ldr	r2, [r2, r1]
    1da6:	4282      	cmp	r2, r0
    1da8:	d006      	beq.n	1db8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1daa:	3301      	adds	r3, #1
    1dac:	2b06      	cmp	r3, #6
    1dae:	d1f7      	bne.n	1da0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1db0:	2000      	movs	r0, #0
}
    1db2:	b007      	add	sp, #28
    1db4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1db6:	2300      	movs	r3, #0
			return i;
    1db8:	b2d8      	uxtb	r0, r3
    1dba:	e7fa      	b.n	1db2 <_sercom_get_sercom_inst_index+0x2a>
    1dbc:	00004498 	.word	0x00004498

00001dc0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1dc0:	4770      	bx	lr
	...

00001dc4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1dc6:	4b0a      	ldr	r3, [pc, #40]	; (1df0 <_sercom_set_handler+0x2c>)
    1dc8:	781b      	ldrb	r3, [r3, #0]
    1dca:	2b00      	cmp	r3, #0
    1dcc:	d10c      	bne.n	1de8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1dce:	4f09      	ldr	r7, [pc, #36]	; (1df4 <_sercom_set_handler+0x30>)
    1dd0:	4e09      	ldr	r6, [pc, #36]	; (1df8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1dd2:	4d0a      	ldr	r5, [pc, #40]	; (1dfc <_sercom_set_handler+0x38>)
    1dd4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1dd6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1dd8:	195a      	adds	r2, r3, r5
    1dda:	6014      	str	r4, [r2, #0]
    1ddc:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1dde:	2b18      	cmp	r3, #24
    1de0:	d1f9      	bne.n	1dd6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1de2:	2201      	movs	r2, #1
    1de4:	4b02      	ldr	r3, [pc, #8]	; (1df0 <_sercom_set_handler+0x2c>)
    1de6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1de8:	0080      	lsls	r0, r0, #2
    1dea:	4b02      	ldr	r3, [pc, #8]	; (1df4 <_sercom_set_handler+0x30>)
    1dec:	50c1      	str	r1, [r0, r3]
}
    1dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1df0:	2000034a 	.word	0x2000034a
    1df4:	2000034c 	.word	0x2000034c
    1df8:	00001dc1 	.word	0x00001dc1
    1dfc:	2000052c 	.word	0x2000052c

00001e00 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1e00:	b500      	push	{lr}
    1e02:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1e04:	2309      	movs	r3, #9
    1e06:	466a      	mov	r2, sp
    1e08:	7013      	strb	r3, [r2, #0]
    1e0a:	3301      	adds	r3, #1
    1e0c:	7053      	strb	r3, [r2, #1]
    1e0e:	3301      	adds	r3, #1
    1e10:	7093      	strb	r3, [r2, #2]
    1e12:	3301      	adds	r3, #1
    1e14:	70d3      	strb	r3, [r2, #3]
    1e16:	3301      	adds	r3, #1
    1e18:	7113      	strb	r3, [r2, #4]
    1e1a:	3301      	adds	r3, #1
    1e1c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1e1e:	4b03      	ldr	r3, [pc, #12]	; (1e2c <_sercom_get_interrupt_vector+0x2c>)
    1e20:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1e22:	466b      	mov	r3, sp
    1e24:	5618      	ldrsb	r0, [r3, r0]
}
    1e26:	b003      	add	sp, #12
    1e28:	bd00      	pop	{pc}
    1e2a:	46c0      	nop			; (mov r8, r8)
    1e2c:	00001d89 	.word	0x00001d89

00001e30 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1e30:	b510      	push	{r4, lr}
    1e32:	4b02      	ldr	r3, [pc, #8]	; (1e3c <SERCOM0_Handler+0xc>)
    1e34:	681b      	ldr	r3, [r3, #0]
    1e36:	2000      	movs	r0, #0
    1e38:	4798      	blx	r3
    1e3a:	bd10      	pop	{r4, pc}
    1e3c:	2000034c 	.word	0x2000034c

00001e40 <SERCOM1_Handler>:
    1e40:	b510      	push	{r4, lr}
    1e42:	4b02      	ldr	r3, [pc, #8]	; (1e4c <SERCOM1_Handler+0xc>)
    1e44:	685b      	ldr	r3, [r3, #4]
    1e46:	2001      	movs	r0, #1
    1e48:	4798      	blx	r3
    1e4a:	bd10      	pop	{r4, pc}
    1e4c:	2000034c 	.word	0x2000034c

00001e50 <SERCOM2_Handler>:
    1e50:	b510      	push	{r4, lr}
    1e52:	4b02      	ldr	r3, [pc, #8]	; (1e5c <SERCOM2_Handler+0xc>)
    1e54:	689b      	ldr	r3, [r3, #8]
    1e56:	2002      	movs	r0, #2
    1e58:	4798      	blx	r3
    1e5a:	bd10      	pop	{r4, pc}
    1e5c:	2000034c 	.word	0x2000034c

00001e60 <SERCOM3_Handler>:
    1e60:	b510      	push	{r4, lr}
    1e62:	4b02      	ldr	r3, [pc, #8]	; (1e6c <SERCOM3_Handler+0xc>)
    1e64:	68db      	ldr	r3, [r3, #12]
    1e66:	2003      	movs	r0, #3
    1e68:	4798      	blx	r3
    1e6a:	bd10      	pop	{r4, pc}
    1e6c:	2000034c 	.word	0x2000034c

00001e70 <SERCOM4_Handler>:
    1e70:	b510      	push	{r4, lr}
    1e72:	4b02      	ldr	r3, [pc, #8]	; (1e7c <SERCOM4_Handler+0xc>)
    1e74:	691b      	ldr	r3, [r3, #16]
    1e76:	2004      	movs	r0, #4
    1e78:	4798      	blx	r3
    1e7a:	bd10      	pop	{r4, pc}
    1e7c:	2000034c 	.word	0x2000034c

00001e80 <SERCOM5_Handler>:
    1e80:	b510      	push	{r4, lr}
    1e82:	4b02      	ldr	r3, [pc, #8]	; (1e8c <SERCOM5_Handler+0xc>)
    1e84:	695b      	ldr	r3, [r3, #20]
    1e86:	2005      	movs	r0, #5
    1e88:	4798      	blx	r3
    1e8a:	bd10      	pop	{r4, pc}
    1e8c:	2000034c 	.word	0x2000034c

00001e90 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1e90:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e92:	46de      	mov	lr, fp
    1e94:	4657      	mov	r7, sl
    1e96:	464e      	mov	r6, r9
    1e98:	4645      	mov	r5, r8
    1e9a:	b5e0      	push	{r5, r6, r7, lr}
    1e9c:	b091      	sub	sp, #68	; 0x44
    1e9e:	0005      	movs	r5, r0
    1ea0:	000c      	movs	r4, r1
    1ea2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1ea4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1ea6:	0008      	movs	r0, r1
    1ea8:	4bbc      	ldr	r3, [pc, #752]	; (219c <STACK_SIZE+0x19c>)
    1eaa:	4798      	blx	r3
    1eac:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1eae:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1eb0:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1eb2:	07db      	lsls	r3, r3, #31
    1eb4:	d506      	bpl.n	1ec4 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1eb6:	b011      	add	sp, #68	; 0x44
    1eb8:	bc3c      	pop	{r2, r3, r4, r5}
    1eba:	4690      	mov	r8, r2
    1ebc:	4699      	mov	r9, r3
    1ebe:	46a2      	mov	sl, r4
    1ec0:	46ab      	mov	fp, r5
    1ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1ec4:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    1ec6:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1ec8:	079b      	lsls	r3, r3, #30
    1eca:	d4f4      	bmi.n	1eb6 <usart_init+0x26>
    1ecc:	49b4      	ldr	r1, [pc, #720]	; (21a0 <STACK_SIZE+0x1a0>)
    1ece:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1ed0:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1ed2:	2301      	movs	r3, #1
    1ed4:	40bb      	lsls	r3, r7
    1ed6:	4303      	orrs	r3, r0
    1ed8:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1eda:	a90f      	add	r1, sp, #60	; 0x3c
    1edc:	272d      	movs	r7, #45	; 0x2d
    1ede:	5df3      	ldrb	r3, [r6, r7]
    1ee0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ee2:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1ee4:	b2d3      	uxtb	r3, r2
    1ee6:	9302      	str	r3, [sp, #8]
    1ee8:	0018      	movs	r0, r3
    1eea:	4bae      	ldr	r3, [pc, #696]	; (21a4 <STACK_SIZE+0x1a4>)
    1eec:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1eee:	9802      	ldr	r0, [sp, #8]
    1ef0:	4bad      	ldr	r3, [pc, #692]	; (21a8 <STACK_SIZE+0x1a8>)
    1ef2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1ef4:	5df0      	ldrb	r0, [r6, r7]
    1ef6:	2100      	movs	r1, #0
    1ef8:	4bac      	ldr	r3, [pc, #688]	; (21ac <STACK_SIZE+0x1ac>)
    1efa:	4798      	blx	r3
	module->character_size = config->character_size;
    1efc:	7af3      	ldrb	r3, [r6, #11]
    1efe:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1f00:	2324      	movs	r3, #36	; 0x24
    1f02:	5cf3      	ldrb	r3, [r6, r3]
    1f04:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1f06:	2325      	movs	r3, #37	; 0x25
    1f08:	5cf3      	ldrb	r3, [r6, r3]
    1f0a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1f0c:	7ef3      	ldrb	r3, [r6, #27]
    1f0e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1f10:	7f33      	ldrb	r3, [r6, #28]
    1f12:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1f14:	682b      	ldr	r3, [r5, #0]
    1f16:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1f18:	0018      	movs	r0, r3
    1f1a:	4ba0      	ldr	r3, [pc, #640]	; (219c <STACK_SIZE+0x19c>)
    1f1c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1f1e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1f20:	2200      	movs	r2, #0
    1f22:	230e      	movs	r3, #14
    1f24:	a906      	add	r1, sp, #24
    1f26:	468c      	mov	ip, r1
    1f28:	4463      	add	r3, ip
    1f2a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1f2c:	8a32      	ldrh	r2, [r6, #16]
    1f2e:	9202      	str	r2, [sp, #8]
    1f30:	2380      	movs	r3, #128	; 0x80
    1f32:	01db      	lsls	r3, r3, #7
    1f34:	429a      	cmp	r2, r3
    1f36:	d100      	bne.n	1f3a <usart_init+0xaa>
    1f38:	e09e      	b.n	2078 <STACK_SIZE+0x78>
    1f3a:	d90f      	bls.n	1f5c <usart_init+0xcc>
    1f3c:	23c0      	movs	r3, #192	; 0xc0
    1f3e:	01db      	lsls	r3, r3, #7
    1f40:	9a02      	ldr	r2, [sp, #8]
    1f42:	429a      	cmp	r2, r3
    1f44:	d100      	bne.n	1f48 <usart_init+0xb8>
    1f46:	e092      	b.n	206e <STACK_SIZE+0x6e>
    1f48:	2380      	movs	r3, #128	; 0x80
    1f4a:	021b      	lsls	r3, r3, #8
    1f4c:	429a      	cmp	r2, r3
    1f4e:	d000      	beq.n	1f52 <usart_init+0xc2>
    1f50:	e11f      	b.n	2192 <STACK_SIZE+0x192>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1f52:	2303      	movs	r3, #3
    1f54:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1f56:	2300      	movs	r3, #0
    1f58:	9307      	str	r3, [sp, #28]
    1f5a:	e008      	b.n	1f6e <usart_init+0xde>
	switch (config->sample_rate) {
    1f5c:	2380      	movs	r3, #128	; 0x80
    1f5e:	019b      	lsls	r3, r3, #6
    1f60:	429a      	cmp	r2, r3
    1f62:	d000      	beq.n	1f66 <usart_init+0xd6>
    1f64:	e115      	b.n	2192 <STACK_SIZE+0x192>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1f66:	2310      	movs	r3, #16
    1f68:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1f6a:	3b0f      	subs	r3, #15
    1f6c:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1f6e:	6833      	ldr	r3, [r6, #0]
    1f70:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1f72:	68f3      	ldr	r3, [r6, #12]
    1f74:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1f76:	6973      	ldr	r3, [r6, #20]
    1f78:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1f7a:	7e33      	ldrb	r3, [r6, #24]
    1f7c:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1f7e:	2326      	movs	r3, #38	; 0x26
    1f80:	5cf3      	ldrb	r3, [r6, r3]
    1f82:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1f84:	6873      	ldr	r3, [r6, #4]
    1f86:	4699      	mov	r9, r3
	switch (transfer_mode)
    1f88:	2b00      	cmp	r3, #0
    1f8a:	d100      	bne.n	1f8e <usart_init+0xfe>
    1f8c:	e0a0      	b.n	20d0 <STACK_SIZE+0xd0>
    1f8e:	2380      	movs	r3, #128	; 0x80
    1f90:	055b      	lsls	r3, r3, #21
    1f92:	4599      	cmp	r9, r3
    1f94:	d100      	bne.n	1f98 <usart_init+0x108>
    1f96:	e084      	b.n	20a2 <STACK_SIZE+0xa2>
	if(config->encoding_format_enable) {
    1f98:	7e73      	ldrb	r3, [r6, #25]
    1f9a:	2b00      	cmp	r3, #0
    1f9c:	d002      	beq.n	1fa4 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1f9e:	7eb3      	ldrb	r3, [r6, #26]
    1fa0:	4642      	mov	r2, r8
    1fa2:	7393      	strb	r3, [r2, #14]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1fa4:	682a      	ldr	r2, [r5, #0]
    1fa6:	9f02      	ldr	r7, [sp, #8]
	return (usart_hw->SYNCBUSY.reg);
    1fa8:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1faa:	2b00      	cmp	r3, #0
    1fac:	d1fc      	bne.n	1fa8 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    1fae:	330e      	adds	r3, #14
    1fb0:	aa06      	add	r2, sp, #24
    1fb2:	4694      	mov	ip, r2
    1fb4:	4463      	add	r3, ip
    1fb6:	881b      	ldrh	r3, [r3, #0]
    1fb8:	4642      	mov	r2, r8
    1fba:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1fbc:	9b05      	ldr	r3, [sp, #20]
    1fbe:	9a03      	ldr	r2, [sp, #12]
    1fc0:	4313      	orrs	r3, r2
    1fc2:	9a04      	ldr	r2, [sp, #16]
    1fc4:	4313      	orrs	r3, r2
    1fc6:	464a      	mov	r2, r9
    1fc8:	4313      	orrs	r3, r2
    1fca:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1fcc:	465b      	mov	r3, fp
    1fce:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1fd0:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1fd2:	4653      	mov	r3, sl
    1fd4:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1fd6:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1fd8:	2327      	movs	r3, #39	; 0x27
    1fda:	5cf3      	ldrb	r3, [r6, r3]
    1fdc:	2b00      	cmp	r3, #0
    1fde:	d101      	bne.n	1fe4 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1fe0:	3304      	adds	r3, #4
    1fe2:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1fe4:	7e73      	ldrb	r3, [r6, #25]
    1fe6:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1fe8:	7f32      	ldrb	r2, [r6, #28]
    1fea:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1fec:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1fee:	7f72      	ldrb	r2, [r6, #29]
    1ff0:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1ff2:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1ff4:	2224      	movs	r2, #36	; 0x24
    1ff6:	5cb2      	ldrb	r2, [r6, r2]
    1ff8:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1ffa:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1ffc:	2225      	movs	r2, #37	; 0x25
    1ffe:	5cb2      	ldrb	r2, [r6, r2]
    2000:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2002:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    2004:	7ab1      	ldrb	r1, [r6, #10]
    2006:	7af2      	ldrb	r2, [r6, #11]
    2008:	4311      	orrs	r1, r2
    200a:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    200c:	8933      	ldrh	r3, [r6, #8]
    200e:	2bff      	cmp	r3, #255	; 0xff
    2010:	d100      	bne.n	2014 <STACK_SIZE+0x14>
    2012:	e081      	b.n	2118 <STACK_SIZE+0x118>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2014:	2280      	movs	r2, #128	; 0x80
    2016:	0452      	lsls	r2, r2, #17
    2018:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    201a:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    201c:	232c      	movs	r3, #44	; 0x2c
    201e:	5cf3      	ldrb	r3, [r6, r3]
    2020:	2b00      	cmp	r3, #0
    2022:	d103      	bne.n	202c <STACK_SIZE+0x2c>
    2024:	4b62      	ldr	r3, [pc, #392]	; (21b0 <STACK_SIZE+0x1b0>)
    2026:	789b      	ldrb	r3, [r3, #2]
    2028:	079b      	lsls	r3, r3, #30
    202a:	d501      	bpl.n	2030 <STACK_SIZE+0x30>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    202c:	2380      	movs	r3, #128	; 0x80
    202e:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    2030:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2032:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2034:	2b00      	cmp	r3, #0
    2036:	d1fc      	bne.n	2032 <STACK_SIZE+0x32>
	usart_hw->CTRLB.reg = ctrlb;
    2038:	4643      	mov	r3, r8
    203a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    203c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    203e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2040:	2b00      	cmp	r3, #0
    2042:	d1fc      	bne.n	203e <STACK_SIZE+0x3e>
	usart_hw->CTRLA.reg = ctrla;
    2044:	4643      	mov	r3, r8
    2046:	601f      	str	r7, [r3, #0]
    2048:	ab0e      	add	r3, sp, #56	; 0x38
    204a:	2280      	movs	r2, #128	; 0x80
    204c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    204e:	2200      	movs	r2, #0
    2050:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    2052:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2054:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    2056:	6b33      	ldr	r3, [r6, #48]	; 0x30
    2058:	930a      	str	r3, [sp, #40]	; 0x28
    205a:	6b73      	ldr	r3, [r6, #52]	; 0x34
    205c:	930b      	str	r3, [sp, #44]	; 0x2c
    205e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    2060:	930c      	str	r3, [sp, #48]	; 0x30
    2062:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    2064:	9302      	str	r3, [sp, #8]
    2066:	930d      	str	r3, [sp, #52]	; 0x34
    2068:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    206a:	ae0a      	add	r6, sp, #40	; 0x28
    206c:	e063      	b.n	2136 <STACK_SIZE+0x136>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    206e:	2308      	movs	r3, #8
    2070:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2072:	3b07      	subs	r3, #7
    2074:	9307      	str	r3, [sp, #28]
    2076:	e77a      	b.n	1f6e <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    2078:	6833      	ldr	r3, [r6, #0]
    207a:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    207c:	68f3      	ldr	r3, [r6, #12]
    207e:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    2080:	6973      	ldr	r3, [r6, #20]
    2082:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2084:	7e33      	ldrb	r3, [r6, #24]
    2086:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2088:	2326      	movs	r3, #38	; 0x26
    208a:	5cf3      	ldrb	r3, [r6, r3]
    208c:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    208e:	6873      	ldr	r3, [r6, #4]
    2090:	4699      	mov	r9, r3
	switch (transfer_mode)
    2092:	2b00      	cmp	r3, #0
    2094:	d018      	beq.n	20c8 <STACK_SIZE+0xc8>
    2096:	2380      	movs	r3, #128	; 0x80
    2098:	055b      	lsls	r3, r3, #21
    209a:	4599      	cmp	r9, r3
    209c:	d001      	beq.n	20a2 <STACK_SIZE+0xa2>
	enum status_code status_code = STATUS_OK;
    209e:	2000      	movs	r0, #0
    20a0:	e025      	b.n	20ee <STACK_SIZE+0xee>
			if (!config->use_external_clock) {
    20a2:	2327      	movs	r3, #39	; 0x27
    20a4:	5cf3      	ldrb	r3, [r6, r3]
    20a6:	2b00      	cmp	r3, #0
    20a8:	d000      	beq.n	20ac <STACK_SIZE+0xac>
    20aa:	e775      	b.n	1f98 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    20ac:	6a33      	ldr	r3, [r6, #32]
    20ae:	001f      	movs	r7, r3
    20b0:	b2c0      	uxtb	r0, r0
    20b2:	4b40      	ldr	r3, [pc, #256]	; (21b4 <STACK_SIZE+0x1b4>)
    20b4:	4798      	blx	r3
    20b6:	0001      	movs	r1, r0
    20b8:	220e      	movs	r2, #14
    20ba:	ab06      	add	r3, sp, #24
    20bc:	469c      	mov	ip, r3
    20be:	4462      	add	r2, ip
    20c0:	0038      	movs	r0, r7
    20c2:	4b3d      	ldr	r3, [pc, #244]	; (21b8 <STACK_SIZE+0x1b8>)
    20c4:	4798      	blx	r3
    20c6:	e012      	b.n	20ee <STACK_SIZE+0xee>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    20c8:	2308      	movs	r3, #8
    20ca:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    20cc:	2300      	movs	r3, #0
    20ce:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    20d0:	2327      	movs	r3, #39	; 0x27
    20d2:	5cf3      	ldrb	r3, [r6, r3]
    20d4:	2b00      	cmp	r3, #0
    20d6:	d00e      	beq.n	20f6 <STACK_SIZE+0xf6>
				status_code =
    20d8:	9b06      	ldr	r3, [sp, #24]
    20da:	9300      	str	r3, [sp, #0]
    20dc:	9b07      	ldr	r3, [sp, #28]
    20de:	220e      	movs	r2, #14
    20e0:	a906      	add	r1, sp, #24
    20e2:	468c      	mov	ip, r1
    20e4:	4462      	add	r2, ip
    20e6:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    20e8:	6a30      	ldr	r0, [r6, #32]
    20ea:	4f34      	ldr	r7, [pc, #208]	; (21bc <STACK_SIZE+0x1bc>)
    20ec:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    20ee:	2800      	cmp	r0, #0
    20f0:	d000      	beq.n	20f4 <STACK_SIZE+0xf4>
    20f2:	e6e0      	b.n	1eb6 <usart_init+0x26>
    20f4:	e750      	b.n	1f98 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    20f6:	6a33      	ldr	r3, [r6, #32]
    20f8:	001f      	movs	r7, r3
    20fa:	b2c0      	uxtb	r0, r0
    20fc:	4b2d      	ldr	r3, [pc, #180]	; (21b4 <STACK_SIZE+0x1b4>)
    20fe:	4798      	blx	r3
    2100:	0001      	movs	r1, r0
				status_code =
    2102:	9b06      	ldr	r3, [sp, #24]
    2104:	9300      	str	r3, [sp, #0]
    2106:	9b07      	ldr	r3, [sp, #28]
    2108:	220e      	movs	r2, #14
    210a:	a806      	add	r0, sp, #24
    210c:	4684      	mov	ip, r0
    210e:	4462      	add	r2, ip
    2110:	0038      	movs	r0, r7
    2112:	4f2a      	ldr	r7, [pc, #168]	; (21bc <STACK_SIZE+0x1bc>)
    2114:	47b8      	blx	r7
    2116:	e7ea      	b.n	20ee <STACK_SIZE+0xee>
		if(config->lin_slave_enable) {
    2118:	7ef3      	ldrb	r3, [r6, #27]
    211a:	2b00      	cmp	r3, #0
    211c:	d100      	bne.n	2120 <STACK_SIZE+0x120>
    211e:	e77d      	b.n	201c <STACK_SIZE+0x1c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2120:	2380      	movs	r3, #128	; 0x80
    2122:	04db      	lsls	r3, r3, #19
    2124:	431f      	orrs	r7, r3
    2126:	e779      	b.n	201c <STACK_SIZE+0x1c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2128:	0020      	movs	r0, r4
    212a:	4b25      	ldr	r3, [pc, #148]	; (21c0 <STACK_SIZE+0x1c0>)
    212c:	4798      	blx	r3
    212e:	e007      	b.n	2140 <STACK_SIZE+0x140>
    2130:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    2132:	2f04      	cmp	r7, #4
    2134:	d00d      	beq.n	2152 <STACK_SIZE+0x152>
    2136:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2138:	00bb      	lsls	r3, r7, #2
    213a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    213c:	2800      	cmp	r0, #0
    213e:	d0f3      	beq.n	2128 <STACK_SIZE+0x128>
		if (current_pinmux != PINMUX_UNUSED) {
    2140:	1c43      	adds	r3, r0, #1
    2142:	d0f5      	beq.n	2130 <STACK_SIZE+0x130>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2144:	a90e      	add	r1, sp, #56	; 0x38
    2146:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2148:	0c00      	lsrs	r0, r0, #16
    214a:	b2c0      	uxtb	r0, r0
    214c:	4b1d      	ldr	r3, [pc, #116]	; (21c4 <STACK_SIZE+0x1c4>)
    214e:	4798      	blx	r3
    2150:	e7ee      	b.n	2130 <STACK_SIZE+0x130>
		module->callback[i]            = NULL;
    2152:	2300      	movs	r3, #0
    2154:	60eb      	str	r3, [r5, #12]
    2156:	612b      	str	r3, [r5, #16]
    2158:	616b      	str	r3, [r5, #20]
    215a:	61ab      	str	r3, [r5, #24]
    215c:	61eb      	str	r3, [r5, #28]
    215e:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    2160:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    2162:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    2164:	2200      	movs	r2, #0
    2166:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2168:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    216a:	3330      	adds	r3, #48	; 0x30
    216c:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    216e:	3301      	adds	r3, #1
    2170:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    2172:	3301      	adds	r3, #1
    2174:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    2176:	3301      	adds	r3, #1
    2178:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    217a:	6828      	ldr	r0, [r5, #0]
    217c:	4b07      	ldr	r3, [pc, #28]	; (219c <STACK_SIZE+0x19c>)
    217e:	4798      	blx	r3
    2180:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    2182:	4911      	ldr	r1, [pc, #68]	; (21c8 <STACK_SIZE+0x1c8>)
    2184:	4b11      	ldr	r3, [pc, #68]	; (21cc <STACK_SIZE+0x1cc>)
    2186:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2188:	00a4      	lsls	r4, r4, #2
    218a:	4b11      	ldr	r3, [pc, #68]	; (21d0 <STACK_SIZE+0x1d0>)
    218c:	50e5      	str	r5, [r4, r3]
	return status_code;
    218e:	2000      	movs	r0, #0
    2190:	e691      	b.n	1eb6 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    2192:	2310      	movs	r3, #16
    2194:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2196:	2300      	movs	r3, #0
    2198:	9307      	str	r3, [sp, #28]
    219a:	e6e8      	b.n	1f6e <usart_init+0xde>
    219c:	00001d89 	.word	0x00001d89
    21a0:	40000400 	.word	0x40000400
    21a4:	0000292d 	.word	0x0000292d
    21a8:	000028a1 	.word	0x000028a1
    21ac:	00001bc5 	.word	0x00001bc5
    21b0:	41002000 	.word	0x41002000
    21b4:	00002949 	.word	0x00002949
    21b8:	00001b07 	.word	0x00001b07
    21bc:	00001b31 	.word	0x00001b31
    21c0:	00001c11 	.word	0x00001c11
    21c4:	00002a25 	.word	0x00002a25
    21c8:	00002355 	.word	0x00002355
    21cc:	00001dc5 	.word	0x00001dc5
    21d0:	2000052c 	.word	0x2000052c

000021d4 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    21d4:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    21d6:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    21d8:	2a00      	cmp	r2, #0
    21da:	d101      	bne.n	21e0 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    21dc:	0018      	movs	r0, r3
    21de:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    21e0:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    21e2:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    21e4:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    21e6:	2a00      	cmp	r2, #0
    21e8:	d1f8      	bne.n	21dc <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    21ea:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    21ec:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    21ee:	2a00      	cmp	r2, #0
    21f0:	d1fc      	bne.n	21ec <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    21f2:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    21f4:	2102      	movs	r1, #2
    21f6:	7e1a      	ldrb	r2, [r3, #24]
    21f8:	420a      	tst	r2, r1
    21fa:	d0fc      	beq.n	21f6 <usart_write_wait+0x22>
	return STATUS_OK;
    21fc:	2300      	movs	r3, #0
    21fe:	e7ed      	b.n	21dc <usart_write_wait+0x8>

00002200 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2200:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2202:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    2204:	2a00      	cmp	r2, #0
    2206:	d101      	bne.n	220c <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    2208:	0018      	movs	r0, r3
    220a:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    220c:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    220e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2210:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    2212:	2a00      	cmp	r2, #0
    2214:	d1f8      	bne.n	2208 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    2216:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2218:	7e10      	ldrb	r0, [r2, #24]
    221a:	0740      	lsls	r0, r0, #29
    221c:	d5f4      	bpl.n	2208 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    221e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2220:	2b00      	cmp	r3, #0
    2222:	d1fc      	bne.n	221e <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2224:	8b53      	ldrh	r3, [r2, #26]
    2226:	b2db      	uxtb	r3, r3
	if (error_code) {
    2228:	0698      	lsls	r0, r3, #26
    222a:	d01d      	beq.n	2268 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    222c:	0798      	lsls	r0, r3, #30
    222e:	d503      	bpl.n	2238 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2230:	2302      	movs	r3, #2
    2232:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    2234:	3318      	adds	r3, #24
    2236:	e7e7      	b.n	2208 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2238:	0758      	lsls	r0, r3, #29
    223a:	d503      	bpl.n	2244 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    223c:	2304      	movs	r3, #4
    223e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    2240:	331a      	adds	r3, #26
    2242:	e7e1      	b.n	2208 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2244:	07d8      	lsls	r0, r3, #31
    2246:	d503      	bpl.n	2250 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2248:	2301      	movs	r3, #1
    224a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    224c:	3312      	adds	r3, #18
    224e:	e7db      	b.n	2208 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2250:	06d8      	lsls	r0, r3, #27
    2252:	d503      	bpl.n	225c <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2254:	2310      	movs	r3, #16
    2256:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    2258:	3332      	adds	r3, #50	; 0x32
    225a:	e7d5      	b.n	2208 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    225c:	069b      	lsls	r3, r3, #26
    225e:	d503      	bpl.n	2268 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2260:	2320      	movs	r3, #32
    2262:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    2264:	3321      	adds	r3, #33	; 0x21
    2266:	e7cf      	b.n	2208 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    2268:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    226a:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    226c:	2300      	movs	r3, #0
    226e:	e7cb      	b.n	2208 <usart_read_wait+0x8>

00002270 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2272:	0006      	movs	r6, r0
    2274:	000c      	movs	r4, r1
    2276:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2278:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    227a:	4b0a      	ldr	r3, [pc, #40]	; (22a4 <_usart_write_buffer+0x34>)
    227c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    227e:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    2280:	b29b      	uxth	r3, r3
    2282:	2b00      	cmp	r3, #0
    2284:	d003      	beq.n	228e <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    2286:	4b08      	ldr	r3, [pc, #32]	; (22a8 <_usart_write_buffer+0x38>)
    2288:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    228a:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    228c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    228e:	85f5      	strh	r5, [r6, #46]	; 0x2e
    2290:	4b05      	ldr	r3, [pc, #20]	; (22a8 <_usart_write_buffer+0x38>)
    2292:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    2294:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    2296:	2205      	movs	r2, #5
    2298:	2333      	movs	r3, #51	; 0x33
    229a:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    229c:	3b32      	subs	r3, #50	; 0x32
    229e:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    22a0:	2000      	movs	r0, #0
    22a2:	e7f3      	b.n	228c <_usart_write_buffer+0x1c>
    22a4:	00001981 	.word	0x00001981
    22a8:	000019c1 	.word	0x000019c1

000022ac <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    22ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    22ae:	0004      	movs	r4, r0
    22b0:	000d      	movs	r5, r1
    22b2:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    22b4:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    22b6:	4b0f      	ldr	r3, [pc, #60]	; (22f4 <_usart_read_buffer+0x48>)
    22b8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    22ba:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    22bc:	b29b      	uxth	r3, r3
    22be:	2b00      	cmp	r3, #0
    22c0:	d003      	beq.n	22ca <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    22c2:	4b0d      	ldr	r3, [pc, #52]	; (22f8 <_usart_read_buffer+0x4c>)
    22c4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    22c6:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    22c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    22ca:	85a6      	strh	r6, [r4, #44]	; 0x2c
    22cc:	4b0a      	ldr	r3, [pc, #40]	; (22f8 <_usart_read_buffer+0x4c>)
    22ce:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    22d0:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    22d2:	2205      	movs	r2, #5
    22d4:	2332      	movs	r3, #50	; 0x32
    22d6:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    22d8:	3b2e      	subs	r3, #46	; 0x2e
    22da:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    22dc:	7a23      	ldrb	r3, [r4, #8]
    22de:	2b00      	cmp	r3, #0
    22e0:	d001      	beq.n	22e6 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    22e2:	2320      	movs	r3, #32
    22e4:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    22e6:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    22e8:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    22ea:	2b00      	cmp	r3, #0
    22ec:	d0ec      	beq.n	22c8 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    22ee:	2308      	movs	r3, #8
    22f0:	75bb      	strb	r3, [r7, #22]
    22f2:	e7e9      	b.n	22c8 <_usart_read_buffer+0x1c>
    22f4:	00001981 	.word	0x00001981
    22f8:	000019c1 	.word	0x000019c1

000022fc <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    22fc:	1c93      	adds	r3, r2, #2
    22fe:	009b      	lsls	r3, r3, #2
    2300:	18c3      	adds	r3, r0, r3
    2302:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2304:	2130      	movs	r1, #48	; 0x30
    2306:	2301      	movs	r3, #1
    2308:	4093      	lsls	r3, r2
    230a:	001a      	movs	r2, r3
    230c:	5c43      	ldrb	r3, [r0, r1]
    230e:	4313      	orrs	r3, r2
    2310:	5443      	strb	r3, [r0, r1]
}
    2312:	4770      	bx	lr

00002314 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2314:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2316:	2317      	movs	r3, #23
	if (length == 0) {
    2318:	2a00      	cmp	r2, #0
    231a:	d101      	bne.n	2320 <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    231c:	0018      	movs	r0, r3
    231e:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    2320:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    2322:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    2324:	2c00      	cmp	r4, #0
    2326:	d0f9      	beq.n	231c <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    2328:	4b01      	ldr	r3, [pc, #4]	; (2330 <usart_write_buffer_job+0x1c>)
    232a:	4798      	blx	r3
    232c:	0003      	movs	r3, r0
    232e:	e7f5      	b.n	231c <usart_write_buffer_job+0x8>
    2330:	00002271 	.word	0x00002271

00002334 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    2334:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2336:	2317      	movs	r3, #23
	if (length == 0) {
    2338:	2a00      	cmp	r2, #0
    233a:	d101      	bne.n	2340 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    233c:	0018      	movs	r0, r3
    233e:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    2340:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    2342:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    2344:	2c00      	cmp	r4, #0
    2346:	d0f9      	beq.n	233c <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    2348:	4b01      	ldr	r3, [pc, #4]	; (2350 <usart_read_buffer_job+0x1c>)
    234a:	4798      	blx	r3
    234c:	0003      	movs	r3, r0
    234e:	e7f5      	b.n	233c <usart_read_buffer_job+0x8>
    2350:	000022ad 	.word	0x000022ad

00002354 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2356:	0080      	lsls	r0, r0, #2
    2358:	4b62      	ldr	r3, [pc, #392]	; (24e4 <_usart_interrupt_handler+0x190>)
    235a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    235c:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    235e:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    2360:	2b00      	cmp	r3, #0
    2362:	d1fc      	bne.n	235e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2364:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2366:	7da6      	ldrb	r6, [r4, #22]
    2368:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    236a:	2330      	movs	r3, #48	; 0x30
    236c:	5ceb      	ldrb	r3, [r5, r3]
    236e:	2231      	movs	r2, #49	; 0x31
    2370:	5caf      	ldrb	r7, [r5, r2]
    2372:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2374:	07f3      	lsls	r3, r6, #31
    2376:	d522      	bpl.n	23be <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    2378:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    237a:	b29b      	uxth	r3, r3
    237c:	2b00      	cmp	r3, #0
    237e:	d01c      	beq.n	23ba <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2380:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2382:	7813      	ldrb	r3, [r2, #0]
    2384:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2386:	1c51      	adds	r1, r2, #1
    2388:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    238a:	7969      	ldrb	r1, [r5, #5]
    238c:	2901      	cmp	r1, #1
    238e:	d00e      	beq.n	23ae <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2390:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2392:	05db      	lsls	r3, r3, #23
    2394:	0ddb      	lsrs	r3, r3, #23
    2396:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2398:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    239a:	3b01      	subs	r3, #1
    239c:	b29b      	uxth	r3, r3
    239e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    23a0:	2b00      	cmp	r3, #0
    23a2:	d10c      	bne.n	23be <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    23a4:	3301      	adds	r3, #1
    23a6:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    23a8:	3301      	adds	r3, #1
    23aa:	75a3      	strb	r3, [r4, #22]
    23ac:	e007      	b.n	23be <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    23ae:	7851      	ldrb	r1, [r2, #1]
    23b0:	0209      	lsls	r1, r1, #8
    23b2:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    23b4:	3202      	adds	r2, #2
    23b6:	62aa      	str	r2, [r5, #40]	; 0x28
    23b8:	e7eb      	b.n	2392 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    23ba:	2301      	movs	r3, #1
    23bc:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    23be:	07b3      	lsls	r3, r6, #30
    23c0:	d506      	bpl.n	23d0 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    23c2:	2302      	movs	r3, #2
    23c4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    23c6:	2200      	movs	r2, #0
    23c8:	3331      	adds	r3, #49	; 0x31
    23ca:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    23cc:	07fb      	lsls	r3, r7, #31
    23ce:	d41a      	bmi.n	2406 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    23d0:	0773      	lsls	r3, r6, #29
    23d2:	d565      	bpl.n	24a0 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    23d4:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    23d6:	b29b      	uxth	r3, r3
    23d8:	2b00      	cmp	r3, #0
    23da:	d05f      	beq.n	249c <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    23dc:	8b63      	ldrh	r3, [r4, #26]
    23de:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    23e0:	071a      	lsls	r2, r3, #28
    23e2:	d414      	bmi.n	240e <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    23e4:	223f      	movs	r2, #63	; 0x3f
    23e6:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    23e8:	2b00      	cmp	r3, #0
    23ea:	d034      	beq.n	2456 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    23ec:	079a      	lsls	r2, r3, #30
    23ee:	d511      	bpl.n	2414 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    23f0:	221a      	movs	r2, #26
    23f2:	2332      	movs	r3, #50	; 0x32
    23f4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    23f6:	3b30      	subs	r3, #48	; 0x30
    23f8:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    23fa:	077b      	lsls	r3, r7, #29
    23fc:	d550      	bpl.n	24a0 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    23fe:	0028      	movs	r0, r5
    2400:	696b      	ldr	r3, [r5, #20]
    2402:	4798      	blx	r3
    2404:	e04c      	b.n	24a0 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2406:	0028      	movs	r0, r5
    2408:	68eb      	ldr	r3, [r5, #12]
    240a:	4798      	blx	r3
    240c:	e7e0      	b.n	23d0 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    240e:	2237      	movs	r2, #55	; 0x37
    2410:	4013      	ands	r3, r2
    2412:	e7e9      	b.n	23e8 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2414:	075a      	lsls	r2, r3, #29
    2416:	d505      	bpl.n	2424 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    2418:	221e      	movs	r2, #30
    241a:	2332      	movs	r3, #50	; 0x32
    241c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    241e:	3b2e      	subs	r3, #46	; 0x2e
    2420:	8363      	strh	r3, [r4, #26]
    2422:	e7ea      	b.n	23fa <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2424:	07da      	lsls	r2, r3, #31
    2426:	d505      	bpl.n	2434 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    2428:	2213      	movs	r2, #19
    242a:	2332      	movs	r3, #50	; 0x32
    242c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    242e:	3b31      	subs	r3, #49	; 0x31
    2430:	8363      	strh	r3, [r4, #26]
    2432:	e7e2      	b.n	23fa <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2434:	06da      	lsls	r2, r3, #27
    2436:	d505      	bpl.n	2444 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    2438:	2242      	movs	r2, #66	; 0x42
    243a:	2332      	movs	r3, #50	; 0x32
    243c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    243e:	3b22      	subs	r3, #34	; 0x22
    2440:	8363      	strh	r3, [r4, #26]
    2442:	e7da      	b.n	23fa <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2444:	2220      	movs	r2, #32
    2446:	421a      	tst	r2, r3
    2448:	d0d7      	beq.n	23fa <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    244a:	3221      	adds	r2, #33	; 0x21
    244c:	2332      	movs	r3, #50	; 0x32
    244e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2450:	3b12      	subs	r3, #18
    2452:	8363      	strh	r3, [r4, #26]
    2454:	e7d1      	b.n	23fa <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2456:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2458:	05db      	lsls	r3, r3, #23
    245a:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    245c:	b2da      	uxtb	r2, r3
    245e:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2460:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2462:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2464:	1c51      	adds	r1, r2, #1
    2466:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2468:	7969      	ldrb	r1, [r5, #5]
    246a:	2901      	cmp	r1, #1
    246c:	d010      	beq.n	2490 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    246e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2470:	3b01      	subs	r3, #1
    2472:	b29b      	uxth	r3, r3
    2474:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2476:	2b00      	cmp	r3, #0
    2478:	d112      	bne.n	24a0 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    247a:	3304      	adds	r3, #4
    247c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    247e:	2200      	movs	r2, #0
    2480:	332e      	adds	r3, #46	; 0x2e
    2482:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2484:	07bb      	lsls	r3, r7, #30
    2486:	d50b      	bpl.n	24a0 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2488:	0028      	movs	r0, r5
    248a:	692b      	ldr	r3, [r5, #16]
    248c:	4798      	blx	r3
    248e:	e007      	b.n	24a0 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2490:	0a1b      	lsrs	r3, r3, #8
    2492:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    2494:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2496:	3301      	adds	r3, #1
    2498:	626b      	str	r3, [r5, #36]	; 0x24
    249a:	e7e8      	b.n	246e <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    249c:	2304      	movs	r3, #4
    249e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    24a0:	06f3      	lsls	r3, r6, #27
    24a2:	d504      	bpl.n	24ae <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    24a4:	2310      	movs	r3, #16
    24a6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    24a8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    24aa:	06fb      	lsls	r3, r7, #27
    24ac:	d40e      	bmi.n	24cc <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    24ae:	06b3      	lsls	r3, r6, #26
    24b0:	d504      	bpl.n	24bc <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    24b2:	2320      	movs	r3, #32
    24b4:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    24b6:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    24b8:	073b      	lsls	r3, r7, #28
    24ba:	d40b      	bmi.n	24d4 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    24bc:	0733      	lsls	r3, r6, #28
    24be:	d504      	bpl.n	24ca <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    24c0:	2308      	movs	r3, #8
    24c2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    24c4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    24c6:	06bb      	lsls	r3, r7, #26
    24c8:	d408      	bmi.n	24dc <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    24ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    24cc:	0028      	movs	r0, r5
    24ce:	69eb      	ldr	r3, [r5, #28]
    24d0:	4798      	blx	r3
    24d2:	e7ec      	b.n	24ae <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    24d4:	0028      	movs	r0, r5
    24d6:	69ab      	ldr	r3, [r5, #24]
    24d8:	4798      	blx	r3
    24da:	e7ef      	b.n	24bc <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    24dc:	6a2b      	ldr	r3, [r5, #32]
    24de:	0028      	movs	r0, r5
    24e0:	4798      	blx	r3
}
    24e2:	e7f2      	b.n	24ca <_usart_interrupt_handler+0x176>
    24e4:	2000052c 	.word	0x2000052c

000024e8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    24e8:	b510      	push	{r4, lr}
	switch (clock_source) {
    24ea:	2808      	cmp	r0, #8
    24ec:	d803      	bhi.n	24f6 <system_clock_source_get_hz+0xe>
    24ee:	0080      	lsls	r0, r0, #2
    24f0:	4b1b      	ldr	r3, [pc, #108]	; (2560 <system_clock_source_get_hz+0x78>)
    24f2:	581b      	ldr	r3, [r3, r0]
    24f4:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    24f6:	2000      	movs	r0, #0
    24f8:	e030      	b.n	255c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    24fa:	4b1a      	ldr	r3, [pc, #104]	; (2564 <system_clock_source_get_hz+0x7c>)
    24fc:	6918      	ldr	r0, [r3, #16]
    24fe:	e02d      	b.n	255c <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2500:	4b19      	ldr	r3, [pc, #100]	; (2568 <system_clock_source_get_hz+0x80>)
    2502:	6a1b      	ldr	r3, [r3, #32]
    2504:	059b      	lsls	r3, r3, #22
    2506:	0f9b      	lsrs	r3, r3, #30
    2508:	4818      	ldr	r0, [pc, #96]	; (256c <system_clock_source_get_hz+0x84>)
    250a:	40d8      	lsrs	r0, r3
    250c:	e026      	b.n	255c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    250e:	4b15      	ldr	r3, [pc, #84]	; (2564 <system_clock_source_get_hz+0x7c>)
    2510:	6958      	ldr	r0, [r3, #20]
    2512:	e023      	b.n	255c <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2514:	4b13      	ldr	r3, [pc, #76]	; (2564 <system_clock_source_get_hz+0x7c>)
    2516:	681b      	ldr	r3, [r3, #0]
			return 0;
    2518:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    251a:	079b      	lsls	r3, r3, #30
    251c:	d51e      	bpl.n	255c <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    251e:	4912      	ldr	r1, [pc, #72]	; (2568 <system_clock_source_get_hz+0x80>)
    2520:	2210      	movs	r2, #16
    2522:	68cb      	ldr	r3, [r1, #12]
    2524:	421a      	tst	r2, r3
    2526:	d0fc      	beq.n	2522 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2528:	4b0e      	ldr	r3, [pc, #56]	; (2564 <system_clock_source_get_hz+0x7c>)
    252a:	681b      	ldr	r3, [r3, #0]
    252c:	075b      	lsls	r3, r3, #29
    252e:	d401      	bmi.n	2534 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    2530:	480f      	ldr	r0, [pc, #60]	; (2570 <system_clock_source_get_hz+0x88>)
    2532:	e013      	b.n	255c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2534:	2000      	movs	r0, #0
    2536:	4b0f      	ldr	r3, [pc, #60]	; (2574 <system_clock_source_get_hz+0x8c>)
    2538:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    253a:	4b0a      	ldr	r3, [pc, #40]	; (2564 <system_clock_source_get_hz+0x7c>)
    253c:	689b      	ldr	r3, [r3, #8]
    253e:	041b      	lsls	r3, r3, #16
    2540:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2542:	4358      	muls	r0, r3
    2544:	e00a      	b.n	255c <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2546:	2350      	movs	r3, #80	; 0x50
    2548:	4a07      	ldr	r2, [pc, #28]	; (2568 <system_clock_source_get_hz+0x80>)
    254a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    254c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    254e:	075b      	lsls	r3, r3, #29
    2550:	d504      	bpl.n	255c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    2552:	4b04      	ldr	r3, [pc, #16]	; (2564 <system_clock_source_get_hz+0x7c>)
    2554:	68d8      	ldr	r0, [r3, #12]
    2556:	e001      	b.n	255c <system_clock_source_get_hz+0x74>
		return 32768UL;
    2558:	2080      	movs	r0, #128	; 0x80
    255a:	0200      	lsls	r0, r0, #8
	}
}
    255c:	bd10      	pop	{r4, pc}
    255e:	46c0      	nop			; (mov r8, r8)
    2560:	000044b0 	.word	0x000044b0
    2564:	20000364 	.word	0x20000364
    2568:	40000800 	.word	0x40000800
    256c:	007a1200 	.word	0x007a1200
    2570:	02dc6c00 	.word	0x02dc6c00
    2574:	00002949 	.word	0x00002949

00002578 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2578:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    257a:	490c      	ldr	r1, [pc, #48]	; (25ac <system_clock_source_osc8m_set_config+0x34>)
    257c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    257e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2580:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2582:	7840      	ldrb	r0, [r0, #1]
    2584:	2201      	movs	r2, #1
    2586:	4010      	ands	r0, r2
    2588:	0180      	lsls	r0, r0, #6
    258a:	2640      	movs	r6, #64	; 0x40
    258c:	43b3      	bics	r3, r6
    258e:	4303      	orrs	r3, r0
    2590:	402a      	ands	r2, r5
    2592:	01d2      	lsls	r2, r2, #7
    2594:	2080      	movs	r0, #128	; 0x80
    2596:	4383      	bics	r3, r0
    2598:	4313      	orrs	r3, r2
    259a:	2203      	movs	r2, #3
    259c:	4022      	ands	r2, r4
    259e:	0212      	lsls	r2, r2, #8
    25a0:	4803      	ldr	r0, [pc, #12]	; (25b0 <system_clock_source_osc8m_set_config+0x38>)
    25a2:	4003      	ands	r3, r0
    25a4:	4313      	orrs	r3, r2
    25a6:	620b      	str	r3, [r1, #32]
}
    25a8:	bd70      	pop	{r4, r5, r6, pc}
    25aa:	46c0      	nop			; (mov r8, r8)
    25ac:	40000800 	.word	0x40000800
    25b0:	fffffcff 	.word	0xfffffcff

000025b4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    25b4:	2808      	cmp	r0, #8
    25b6:	d803      	bhi.n	25c0 <system_clock_source_enable+0xc>
    25b8:	0080      	lsls	r0, r0, #2
    25ba:	4b25      	ldr	r3, [pc, #148]	; (2650 <system_clock_source_enable+0x9c>)
    25bc:	581b      	ldr	r3, [r3, r0]
    25be:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    25c0:	2017      	movs	r0, #23
    25c2:	e044      	b.n	264e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    25c4:	4a23      	ldr	r2, [pc, #140]	; (2654 <system_clock_source_enable+0xa0>)
    25c6:	6a13      	ldr	r3, [r2, #32]
    25c8:	2102      	movs	r1, #2
    25ca:	430b      	orrs	r3, r1
    25cc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    25ce:	2000      	movs	r0, #0
    25d0:	e03d      	b.n	264e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    25d2:	4a20      	ldr	r2, [pc, #128]	; (2654 <system_clock_source_enable+0xa0>)
    25d4:	6993      	ldr	r3, [r2, #24]
    25d6:	2102      	movs	r1, #2
    25d8:	430b      	orrs	r3, r1
    25da:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    25dc:	2000      	movs	r0, #0
		break;
    25de:	e036      	b.n	264e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    25e0:	4a1c      	ldr	r2, [pc, #112]	; (2654 <system_clock_source_enable+0xa0>)
    25e2:	8a13      	ldrh	r3, [r2, #16]
    25e4:	2102      	movs	r1, #2
    25e6:	430b      	orrs	r3, r1
    25e8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    25ea:	2000      	movs	r0, #0
		break;
    25ec:	e02f      	b.n	264e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    25ee:	4a19      	ldr	r2, [pc, #100]	; (2654 <system_clock_source_enable+0xa0>)
    25f0:	8a93      	ldrh	r3, [r2, #20]
    25f2:	2102      	movs	r1, #2
    25f4:	430b      	orrs	r3, r1
    25f6:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    25f8:	2000      	movs	r0, #0
		break;
    25fa:	e028      	b.n	264e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    25fc:	4916      	ldr	r1, [pc, #88]	; (2658 <system_clock_source_enable+0xa4>)
    25fe:	680b      	ldr	r3, [r1, #0]
    2600:	2202      	movs	r2, #2
    2602:	4313      	orrs	r3, r2
    2604:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2606:	4b13      	ldr	r3, [pc, #76]	; (2654 <system_clock_source_enable+0xa0>)
    2608:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    260a:	0019      	movs	r1, r3
    260c:	320e      	adds	r2, #14
    260e:	68cb      	ldr	r3, [r1, #12]
    2610:	421a      	tst	r2, r3
    2612:	d0fc      	beq.n	260e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2614:	4a10      	ldr	r2, [pc, #64]	; (2658 <system_clock_source_enable+0xa4>)
    2616:	6891      	ldr	r1, [r2, #8]
    2618:	4b0e      	ldr	r3, [pc, #56]	; (2654 <system_clock_source_enable+0xa0>)
    261a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    261c:	6852      	ldr	r2, [r2, #4]
    261e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2620:	2200      	movs	r2, #0
    2622:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2624:	0019      	movs	r1, r3
    2626:	3210      	adds	r2, #16
    2628:	68cb      	ldr	r3, [r1, #12]
    262a:	421a      	tst	r2, r3
    262c:	d0fc      	beq.n	2628 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    262e:	4b0a      	ldr	r3, [pc, #40]	; (2658 <system_clock_source_enable+0xa4>)
    2630:	681b      	ldr	r3, [r3, #0]
    2632:	b29b      	uxth	r3, r3
    2634:	4a07      	ldr	r2, [pc, #28]	; (2654 <system_clock_source_enable+0xa0>)
    2636:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2638:	2000      	movs	r0, #0
    263a:	e008      	b.n	264e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    263c:	4905      	ldr	r1, [pc, #20]	; (2654 <system_clock_source_enable+0xa0>)
    263e:	2244      	movs	r2, #68	; 0x44
    2640:	5c8b      	ldrb	r3, [r1, r2]
    2642:	2002      	movs	r0, #2
    2644:	4303      	orrs	r3, r0
    2646:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2648:	2000      	movs	r0, #0
		break;
    264a:	e000      	b.n	264e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    264c:	2000      	movs	r0, #0
}
    264e:	4770      	bx	lr
    2650:	000044d4 	.word	0x000044d4
    2654:	40000800 	.word	0x40000800
    2658:	20000364 	.word	0x20000364

0000265c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    265c:	b530      	push	{r4, r5, lr}
    265e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2660:	22c2      	movs	r2, #194	; 0xc2
    2662:	00d2      	lsls	r2, r2, #3
    2664:	4b1a      	ldr	r3, [pc, #104]	; (26d0 <system_clock_init+0x74>)
    2666:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2668:	4a1a      	ldr	r2, [pc, #104]	; (26d4 <system_clock_init+0x78>)
    266a:	6853      	ldr	r3, [r2, #4]
    266c:	211e      	movs	r1, #30
    266e:	438b      	bics	r3, r1
    2670:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2672:	2301      	movs	r3, #1
    2674:	466a      	mov	r2, sp
    2676:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2678:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    267a:	4d17      	ldr	r5, [pc, #92]	; (26d8 <system_clock_init+0x7c>)
    267c:	b2e0      	uxtb	r0, r4
    267e:	4669      	mov	r1, sp
    2680:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2682:	3401      	adds	r4, #1
    2684:	2c25      	cmp	r4, #37	; 0x25
    2686:	d1f9      	bne.n	267c <system_clock_init+0x20>
	config->run_in_standby  = false;
    2688:	a803      	add	r0, sp, #12
    268a:	2400      	movs	r4, #0
    268c:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    268e:	2501      	movs	r5, #1
    2690:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2692:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2694:	4b11      	ldr	r3, [pc, #68]	; (26dc <system_clock_init+0x80>)
    2696:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2698:	2006      	movs	r0, #6
    269a:	4b11      	ldr	r3, [pc, #68]	; (26e0 <system_clock_init+0x84>)
    269c:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    269e:	4b11      	ldr	r3, [pc, #68]	; (26e4 <system_clock_init+0x88>)
    26a0:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    26a2:	4b11      	ldr	r3, [pc, #68]	; (26e8 <system_clock_init+0x8c>)
    26a4:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    26a6:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    26a8:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    26aa:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    26ac:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    26ae:	466b      	mov	r3, sp
    26b0:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    26b2:	2306      	movs	r3, #6
    26b4:	466a      	mov	r2, sp
    26b6:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    26b8:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    26ba:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    26bc:	4669      	mov	r1, sp
    26be:	2000      	movs	r0, #0
    26c0:	4b0a      	ldr	r3, [pc, #40]	; (26ec <system_clock_init+0x90>)
    26c2:	4798      	blx	r3
    26c4:	2000      	movs	r0, #0
    26c6:	4b0a      	ldr	r3, [pc, #40]	; (26f0 <system_clock_init+0x94>)
    26c8:	4798      	blx	r3
#endif
}
    26ca:	b005      	add	sp, #20
    26cc:	bd30      	pop	{r4, r5, pc}
    26ce:	46c0      	nop			; (mov r8, r8)
    26d0:	40000800 	.word	0x40000800
    26d4:	41004000 	.word	0x41004000
    26d8:	0000292d 	.word	0x0000292d
    26dc:	00002579 	.word	0x00002579
    26e0:	000025b5 	.word	0x000025b5
    26e4:	000026f5 	.word	0x000026f5
    26e8:	40000400 	.word	0x40000400
    26ec:	00002719 	.word	0x00002719
    26f0:	000027d1 	.word	0x000027d1

000026f4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    26f4:	4a06      	ldr	r2, [pc, #24]	; (2710 <system_gclk_init+0x1c>)
    26f6:	6993      	ldr	r3, [r2, #24]
    26f8:	2108      	movs	r1, #8
    26fa:	430b      	orrs	r3, r1
    26fc:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    26fe:	2201      	movs	r2, #1
    2700:	4b04      	ldr	r3, [pc, #16]	; (2714 <system_gclk_init+0x20>)
    2702:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2704:	0019      	movs	r1, r3
    2706:	780b      	ldrb	r3, [r1, #0]
    2708:	4213      	tst	r3, r2
    270a:	d1fc      	bne.n	2706 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    270c:	4770      	bx	lr
    270e:	46c0      	nop			; (mov r8, r8)
    2710:	40000400 	.word	0x40000400
    2714:	40000c00 	.word	0x40000c00

00002718 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2718:	b570      	push	{r4, r5, r6, lr}
    271a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    271c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    271e:	780d      	ldrb	r5, [r1, #0]
    2720:	022d      	lsls	r5, r5, #8
    2722:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2724:	784b      	ldrb	r3, [r1, #1]
    2726:	2b00      	cmp	r3, #0
    2728:	d002      	beq.n	2730 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    272a:	2380      	movs	r3, #128	; 0x80
    272c:	02db      	lsls	r3, r3, #11
    272e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2730:	7a4b      	ldrb	r3, [r1, #9]
    2732:	2b00      	cmp	r3, #0
    2734:	d002      	beq.n	273c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2736:	2380      	movs	r3, #128	; 0x80
    2738:	031b      	lsls	r3, r3, #12
    273a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    273c:	6848      	ldr	r0, [r1, #4]
    273e:	2801      	cmp	r0, #1
    2740:	d910      	bls.n	2764 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2742:	1e43      	subs	r3, r0, #1
    2744:	4218      	tst	r0, r3
    2746:	d134      	bne.n	27b2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2748:	2802      	cmp	r0, #2
    274a:	d930      	bls.n	27ae <system_gclk_gen_set_config+0x96>
    274c:	2302      	movs	r3, #2
    274e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2750:	3201      	adds	r2, #1
						mask <<= 1) {
    2752:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2754:	4298      	cmp	r0, r3
    2756:	d8fb      	bhi.n	2750 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2758:	0212      	lsls	r2, r2, #8
    275a:	4332      	orrs	r2, r6
    275c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    275e:	2380      	movs	r3, #128	; 0x80
    2760:	035b      	lsls	r3, r3, #13
    2762:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2764:	7a0b      	ldrb	r3, [r1, #8]
    2766:	2b00      	cmp	r3, #0
    2768:	d002      	beq.n	2770 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    276a:	2380      	movs	r3, #128	; 0x80
    276c:	039b      	lsls	r3, r3, #14
    276e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2770:	4a13      	ldr	r2, [pc, #76]	; (27c0 <system_gclk_gen_set_config+0xa8>)
    2772:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2774:	b25b      	sxtb	r3, r3
    2776:	2b00      	cmp	r3, #0
    2778:	dbfb      	blt.n	2772 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    277a:	4b12      	ldr	r3, [pc, #72]	; (27c4 <system_gclk_gen_set_config+0xac>)
    277c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    277e:	4b12      	ldr	r3, [pc, #72]	; (27c8 <system_gclk_gen_set_config+0xb0>)
    2780:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2782:	4a0f      	ldr	r2, [pc, #60]	; (27c0 <system_gclk_gen_set_config+0xa8>)
    2784:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2786:	b25b      	sxtb	r3, r3
    2788:	2b00      	cmp	r3, #0
    278a:	dbfb      	blt.n	2784 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    278c:	4b0c      	ldr	r3, [pc, #48]	; (27c0 <system_gclk_gen_set_config+0xa8>)
    278e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2790:	001a      	movs	r2, r3
    2792:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2794:	b25b      	sxtb	r3, r3
    2796:	2b00      	cmp	r3, #0
    2798:	dbfb      	blt.n	2792 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    279a:	4a09      	ldr	r2, [pc, #36]	; (27c0 <system_gclk_gen_set_config+0xa8>)
    279c:	6853      	ldr	r3, [r2, #4]
    279e:	2180      	movs	r1, #128	; 0x80
    27a0:	0249      	lsls	r1, r1, #9
    27a2:	400b      	ands	r3, r1
    27a4:	431d      	orrs	r5, r3
    27a6:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    27a8:	4b08      	ldr	r3, [pc, #32]	; (27cc <system_gclk_gen_set_config+0xb4>)
    27aa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    27ac:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    27ae:	2200      	movs	r2, #0
    27b0:	e7d2      	b.n	2758 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    27b2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    27b4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    27b6:	2380      	movs	r3, #128	; 0x80
    27b8:	029b      	lsls	r3, r3, #10
    27ba:	431d      	orrs	r5, r3
    27bc:	e7d2      	b.n	2764 <system_gclk_gen_set_config+0x4c>
    27be:	46c0      	nop			; (mov r8, r8)
    27c0:	40000c00 	.word	0x40000c00
    27c4:	00001981 	.word	0x00001981
    27c8:	40000c08 	.word	0x40000c08
    27cc:	000019c1 	.word	0x000019c1

000027d0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    27d0:	b510      	push	{r4, lr}
    27d2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    27d4:	4a0b      	ldr	r2, [pc, #44]	; (2804 <system_gclk_gen_enable+0x34>)
    27d6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    27d8:	b25b      	sxtb	r3, r3
    27da:	2b00      	cmp	r3, #0
    27dc:	dbfb      	blt.n	27d6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    27de:	4b0a      	ldr	r3, [pc, #40]	; (2808 <system_gclk_gen_enable+0x38>)
    27e0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    27e2:	4b0a      	ldr	r3, [pc, #40]	; (280c <system_gclk_gen_enable+0x3c>)
    27e4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    27e6:	4a07      	ldr	r2, [pc, #28]	; (2804 <system_gclk_gen_enable+0x34>)
    27e8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    27ea:	b25b      	sxtb	r3, r3
    27ec:	2b00      	cmp	r3, #0
    27ee:	dbfb      	blt.n	27e8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    27f0:	4a04      	ldr	r2, [pc, #16]	; (2804 <system_gclk_gen_enable+0x34>)
    27f2:	6851      	ldr	r1, [r2, #4]
    27f4:	2380      	movs	r3, #128	; 0x80
    27f6:	025b      	lsls	r3, r3, #9
    27f8:	430b      	orrs	r3, r1
    27fa:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    27fc:	4b04      	ldr	r3, [pc, #16]	; (2810 <system_gclk_gen_enable+0x40>)
    27fe:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2800:	bd10      	pop	{r4, pc}
    2802:	46c0      	nop			; (mov r8, r8)
    2804:	40000c00 	.word	0x40000c00
    2808:	00001981 	.word	0x00001981
    280c:	40000c04 	.word	0x40000c04
    2810:	000019c1 	.word	0x000019c1

00002814 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2814:	b570      	push	{r4, r5, r6, lr}
    2816:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2818:	4a1a      	ldr	r2, [pc, #104]	; (2884 <system_gclk_gen_get_hz+0x70>)
    281a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    281c:	b25b      	sxtb	r3, r3
    281e:	2b00      	cmp	r3, #0
    2820:	dbfb      	blt.n	281a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2822:	4b19      	ldr	r3, [pc, #100]	; (2888 <system_gclk_gen_get_hz+0x74>)
    2824:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2826:	4b19      	ldr	r3, [pc, #100]	; (288c <system_gclk_gen_get_hz+0x78>)
    2828:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    282a:	4a16      	ldr	r2, [pc, #88]	; (2884 <system_gclk_gen_get_hz+0x70>)
    282c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    282e:	b25b      	sxtb	r3, r3
    2830:	2b00      	cmp	r3, #0
    2832:	dbfb      	blt.n	282c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2834:	4e13      	ldr	r6, [pc, #76]	; (2884 <system_gclk_gen_get_hz+0x70>)
    2836:	6870      	ldr	r0, [r6, #4]
    2838:	04c0      	lsls	r0, r0, #19
    283a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    283c:	4b14      	ldr	r3, [pc, #80]	; (2890 <system_gclk_gen_get_hz+0x7c>)
    283e:	4798      	blx	r3
    2840:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2842:	4b12      	ldr	r3, [pc, #72]	; (288c <system_gclk_gen_get_hz+0x78>)
    2844:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2846:	6876      	ldr	r6, [r6, #4]
    2848:	02f6      	lsls	r6, r6, #11
    284a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    284c:	4b11      	ldr	r3, [pc, #68]	; (2894 <system_gclk_gen_get_hz+0x80>)
    284e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2850:	4a0c      	ldr	r2, [pc, #48]	; (2884 <system_gclk_gen_get_hz+0x70>)
    2852:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2854:	b25b      	sxtb	r3, r3
    2856:	2b00      	cmp	r3, #0
    2858:	dbfb      	blt.n	2852 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    285a:	4b0a      	ldr	r3, [pc, #40]	; (2884 <system_gclk_gen_get_hz+0x70>)
    285c:	689c      	ldr	r4, [r3, #8]
    285e:	0224      	lsls	r4, r4, #8
    2860:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2862:	4b0d      	ldr	r3, [pc, #52]	; (2898 <system_gclk_gen_get_hz+0x84>)
    2864:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2866:	2e00      	cmp	r6, #0
    2868:	d107      	bne.n	287a <system_gclk_gen_get_hz+0x66>
    286a:	2c01      	cmp	r4, #1
    286c:	d907      	bls.n	287e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    286e:	0021      	movs	r1, r4
    2870:	0028      	movs	r0, r5
    2872:	4b0a      	ldr	r3, [pc, #40]	; (289c <system_gclk_gen_get_hz+0x88>)
    2874:	4798      	blx	r3
    2876:	0005      	movs	r5, r0
    2878:	e001      	b.n	287e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    287a:	3401      	adds	r4, #1
    287c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    287e:	0028      	movs	r0, r5
    2880:	bd70      	pop	{r4, r5, r6, pc}
    2882:	46c0      	nop			; (mov r8, r8)
    2884:	40000c00 	.word	0x40000c00
    2888:	00001981 	.word	0x00001981
    288c:	40000c04 	.word	0x40000c04
    2890:	000024e9 	.word	0x000024e9
    2894:	40000c08 	.word	0x40000c08
    2898:	000019c1 	.word	0x000019c1
    289c:	00002e11 	.word	0x00002e11

000028a0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    28a0:	b510      	push	{r4, lr}
    28a2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    28a4:	4b06      	ldr	r3, [pc, #24]	; (28c0 <system_gclk_chan_enable+0x20>)
    28a6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    28a8:	4b06      	ldr	r3, [pc, #24]	; (28c4 <system_gclk_chan_enable+0x24>)
    28aa:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    28ac:	4a06      	ldr	r2, [pc, #24]	; (28c8 <system_gclk_chan_enable+0x28>)
    28ae:	8853      	ldrh	r3, [r2, #2]
    28b0:	2180      	movs	r1, #128	; 0x80
    28b2:	01c9      	lsls	r1, r1, #7
    28b4:	430b      	orrs	r3, r1
    28b6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    28b8:	4b04      	ldr	r3, [pc, #16]	; (28cc <system_gclk_chan_enable+0x2c>)
    28ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    28bc:	bd10      	pop	{r4, pc}
    28be:	46c0      	nop			; (mov r8, r8)
    28c0:	00001981 	.word	0x00001981
    28c4:	40000c02 	.word	0x40000c02
    28c8:	40000c00 	.word	0x40000c00
    28cc:	000019c1 	.word	0x000019c1

000028d0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    28d0:	b510      	push	{r4, lr}
    28d2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    28d4:	4b0f      	ldr	r3, [pc, #60]	; (2914 <system_gclk_chan_disable+0x44>)
    28d6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    28d8:	4b0f      	ldr	r3, [pc, #60]	; (2918 <system_gclk_chan_disable+0x48>)
    28da:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    28dc:	4a0f      	ldr	r2, [pc, #60]	; (291c <system_gclk_chan_disable+0x4c>)
    28de:	8853      	ldrh	r3, [r2, #2]
    28e0:	051b      	lsls	r3, r3, #20
    28e2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    28e4:	8853      	ldrh	r3, [r2, #2]
    28e6:	490e      	ldr	r1, [pc, #56]	; (2920 <system_gclk_chan_disable+0x50>)
    28e8:	400b      	ands	r3, r1
    28ea:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    28ec:	8853      	ldrh	r3, [r2, #2]
    28ee:	490d      	ldr	r1, [pc, #52]	; (2924 <system_gclk_chan_disable+0x54>)
    28f0:	400b      	ands	r3, r1
    28f2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    28f4:	0011      	movs	r1, r2
    28f6:	2280      	movs	r2, #128	; 0x80
    28f8:	01d2      	lsls	r2, r2, #7
    28fa:	884b      	ldrh	r3, [r1, #2]
    28fc:	4213      	tst	r3, r2
    28fe:	d1fc      	bne.n	28fa <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2900:	4906      	ldr	r1, [pc, #24]	; (291c <system_gclk_chan_disable+0x4c>)
    2902:	884a      	ldrh	r2, [r1, #2]
    2904:	0203      	lsls	r3, r0, #8
    2906:	4806      	ldr	r0, [pc, #24]	; (2920 <system_gclk_chan_disable+0x50>)
    2908:	4002      	ands	r2, r0
    290a:	4313      	orrs	r3, r2
    290c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    290e:	4b06      	ldr	r3, [pc, #24]	; (2928 <system_gclk_chan_disable+0x58>)
    2910:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2912:	bd10      	pop	{r4, pc}
    2914:	00001981 	.word	0x00001981
    2918:	40000c02 	.word	0x40000c02
    291c:	40000c00 	.word	0x40000c00
    2920:	fffff0ff 	.word	0xfffff0ff
    2924:	ffffbfff 	.word	0xffffbfff
    2928:	000019c1 	.word	0x000019c1

0000292c <system_gclk_chan_set_config>:
{
    292c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    292e:	780c      	ldrb	r4, [r1, #0]
    2930:	0224      	lsls	r4, r4, #8
    2932:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2934:	4b02      	ldr	r3, [pc, #8]	; (2940 <system_gclk_chan_set_config+0x14>)
    2936:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2938:	b2a4      	uxth	r4, r4
    293a:	4b02      	ldr	r3, [pc, #8]	; (2944 <system_gclk_chan_set_config+0x18>)
    293c:	805c      	strh	r4, [r3, #2]
}
    293e:	bd10      	pop	{r4, pc}
    2940:	000028d1 	.word	0x000028d1
    2944:	40000c00 	.word	0x40000c00

00002948 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2948:	b510      	push	{r4, lr}
    294a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    294c:	4b06      	ldr	r3, [pc, #24]	; (2968 <system_gclk_chan_get_hz+0x20>)
    294e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2950:	4b06      	ldr	r3, [pc, #24]	; (296c <system_gclk_chan_get_hz+0x24>)
    2952:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2954:	4b06      	ldr	r3, [pc, #24]	; (2970 <system_gclk_chan_get_hz+0x28>)
    2956:	885c      	ldrh	r4, [r3, #2]
    2958:	0524      	lsls	r4, r4, #20
    295a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    295c:	4b05      	ldr	r3, [pc, #20]	; (2974 <system_gclk_chan_get_hz+0x2c>)
    295e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2960:	0020      	movs	r0, r4
    2962:	4b05      	ldr	r3, [pc, #20]	; (2978 <system_gclk_chan_get_hz+0x30>)
    2964:	4798      	blx	r3
}
    2966:	bd10      	pop	{r4, pc}
    2968:	00001981 	.word	0x00001981
    296c:	40000c02 	.word	0x40000c02
    2970:	40000c00 	.word	0x40000c00
    2974:	000019c1 	.word	0x000019c1
    2978:	00002815 	.word	0x00002815

0000297c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    297c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    297e:	78d3      	ldrb	r3, [r2, #3]
    2980:	2b00      	cmp	r3, #0
    2982:	d135      	bne.n	29f0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2984:	7813      	ldrb	r3, [r2, #0]
    2986:	2b80      	cmp	r3, #128	; 0x80
    2988:	d029      	beq.n	29de <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    298a:	061b      	lsls	r3, r3, #24
    298c:	2480      	movs	r4, #128	; 0x80
    298e:	0264      	lsls	r4, r4, #9
    2990:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2992:	7854      	ldrb	r4, [r2, #1]
    2994:	2502      	movs	r5, #2
    2996:	43ac      	bics	r4, r5
    2998:	d106      	bne.n	29a8 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    299a:	7894      	ldrb	r4, [r2, #2]
    299c:	2c00      	cmp	r4, #0
    299e:	d120      	bne.n	29e2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    29a0:	2480      	movs	r4, #128	; 0x80
    29a2:	02a4      	lsls	r4, r4, #10
    29a4:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    29a6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    29a8:	7854      	ldrb	r4, [r2, #1]
    29aa:	3c01      	subs	r4, #1
    29ac:	2c01      	cmp	r4, #1
    29ae:	d91c      	bls.n	29ea <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    29b0:	040d      	lsls	r5, r1, #16
    29b2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    29b4:	24a0      	movs	r4, #160	; 0xa0
    29b6:	05e4      	lsls	r4, r4, #23
    29b8:	432c      	orrs	r4, r5
    29ba:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    29bc:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    29be:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    29c0:	24d0      	movs	r4, #208	; 0xd0
    29c2:	0624      	lsls	r4, r4, #24
    29c4:	432c      	orrs	r4, r5
    29c6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    29c8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    29ca:	78d4      	ldrb	r4, [r2, #3]
    29cc:	2c00      	cmp	r4, #0
    29ce:	d122      	bne.n	2a16 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    29d0:	035b      	lsls	r3, r3, #13
    29d2:	d51c      	bpl.n	2a0e <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    29d4:	7893      	ldrb	r3, [r2, #2]
    29d6:	2b01      	cmp	r3, #1
    29d8:	d01e      	beq.n	2a18 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    29da:	6141      	str	r1, [r0, #20]
    29dc:	e017      	b.n	2a0e <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    29de:	2300      	movs	r3, #0
    29e0:	e7d7      	b.n	2992 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    29e2:	24c0      	movs	r4, #192	; 0xc0
    29e4:	02e4      	lsls	r4, r4, #11
    29e6:	4323      	orrs	r3, r4
    29e8:	e7dd      	b.n	29a6 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    29ea:	4c0d      	ldr	r4, [pc, #52]	; (2a20 <_system_pinmux_config+0xa4>)
    29ec:	4023      	ands	r3, r4
    29ee:	e7df      	b.n	29b0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    29f0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    29f2:	040c      	lsls	r4, r1, #16
    29f4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    29f6:	23a0      	movs	r3, #160	; 0xa0
    29f8:	05db      	lsls	r3, r3, #23
    29fa:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    29fc:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    29fe:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2a00:	23d0      	movs	r3, #208	; 0xd0
    2a02:	061b      	lsls	r3, r3, #24
    2a04:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2a06:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2a08:	78d3      	ldrb	r3, [r2, #3]
    2a0a:	2b00      	cmp	r3, #0
    2a0c:	d103      	bne.n	2a16 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2a0e:	7853      	ldrb	r3, [r2, #1]
    2a10:	3b01      	subs	r3, #1
    2a12:	2b01      	cmp	r3, #1
    2a14:	d902      	bls.n	2a1c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2a16:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2a18:	6181      	str	r1, [r0, #24]
    2a1a:	e7f8      	b.n	2a0e <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2a1c:	6081      	str	r1, [r0, #8]
}
    2a1e:	e7fa      	b.n	2a16 <_system_pinmux_config+0x9a>
    2a20:	fffbffff 	.word	0xfffbffff

00002a24 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2a24:	b510      	push	{r4, lr}
    2a26:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2a28:	09c1      	lsrs	r1, r0, #7
		return NULL;
    2a2a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2a2c:	2900      	cmp	r1, #0
    2a2e:	d104      	bne.n	2a3a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2a30:	0943      	lsrs	r3, r0, #5
    2a32:	01db      	lsls	r3, r3, #7
    2a34:	4905      	ldr	r1, [pc, #20]	; (2a4c <system_pinmux_pin_set_config+0x28>)
    2a36:	468c      	mov	ip, r1
    2a38:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2a3a:	241f      	movs	r4, #31
    2a3c:	4020      	ands	r0, r4
    2a3e:	2101      	movs	r1, #1
    2a40:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2a42:	0018      	movs	r0, r3
    2a44:	4b02      	ldr	r3, [pc, #8]	; (2a50 <system_pinmux_pin_set_config+0x2c>)
    2a46:	4798      	blx	r3
}
    2a48:	bd10      	pop	{r4, pc}
    2a4a:	46c0      	nop			; (mov r8, r8)
    2a4c:	41004400 	.word	0x41004400
    2a50:	0000297d 	.word	0x0000297d

00002a54 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2a54:	4770      	bx	lr
	...

00002a58 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2a58:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2a5a:	4b05      	ldr	r3, [pc, #20]	; (2a70 <system_init+0x18>)
    2a5c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2a5e:	4b05      	ldr	r3, [pc, #20]	; (2a74 <system_init+0x1c>)
    2a60:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2a62:	4b05      	ldr	r3, [pc, #20]	; (2a78 <system_init+0x20>)
    2a64:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2a66:	4b05      	ldr	r3, [pc, #20]	; (2a7c <system_init+0x24>)
    2a68:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2a6a:	4b05      	ldr	r3, [pc, #20]	; (2a80 <system_init+0x28>)
    2a6c:	4798      	blx	r3
}
    2a6e:	bd10      	pop	{r4, pc}
    2a70:	0000265d 	.word	0x0000265d
    2a74:	000019f1 	.word	0x000019f1
    2a78:	00002a55 	.word	0x00002a55
    2a7c:	00002a55 	.word	0x00002a55
    2a80:	00002a55 	.word	0x00002a55

00002a84 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2a84:	e7fe      	b.n	2a84 <Dummy_Handler>
	...

00002a88 <Reset_Handler>:
{
    2a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2a8a:	4a2a      	ldr	r2, [pc, #168]	; (2b34 <Reset_Handler+0xac>)
    2a8c:	4b2a      	ldr	r3, [pc, #168]	; (2b38 <Reset_Handler+0xb0>)
    2a8e:	429a      	cmp	r2, r3
    2a90:	d011      	beq.n	2ab6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2a92:	001a      	movs	r2, r3
    2a94:	4b29      	ldr	r3, [pc, #164]	; (2b3c <Reset_Handler+0xb4>)
    2a96:	429a      	cmp	r2, r3
    2a98:	d20d      	bcs.n	2ab6 <Reset_Handler+0x2e>
    2a9a:	4a29      	ldr	r2, [pc, #164]	; (2b40 <Reset_Handler+0xb8>)
    2a9c:	3303      	adds	r3, #3
    2a9e:	1a9b      	subs	r3, r3, r2
    2aa0:	089b      	lsrs	r3, r3, #2
    2aa2:	3301      	adds	r3, #1
    2aa4:	009b      	lsls	r3, r3, #2
    2aa6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2aa8:	4823      	ldr	r0, [pc, #140]	; (2b38 <Reset_Handler+0xb0>)
    2aaa:	4922      	ldr	r1, [pc, #136]	; (2b34 <Reset_Handler+0xac>)
    2aac:	588c      	ldr	r4, [r1, r2]
    2aae:	5084      	str	r4, [r0, r2]
    2ab0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2ab2:	429a      	cmp	r2, r3
    2ab4:	d1fa      	bne.n	2aac <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2ab6:	4a23      	ldr	r2, [pc, #140]	; (2b44 <Reset_Handler+0xbc>)
    2ab8:	4b23      	ldr	r3, [pc, #140]	; (2b48 <Reset_Handler+0xc0>)
    2aba:	429a      	cmp	r2, r3
    2abc:	d20a      	bcs.n	2ad4 <Reset_Handler+0x4c>
    2abe:	43d3      	mvns	r3, r2
    2ac0:	4921      	ldr	r1, [pc, #132]	; (2b48 <Reset_Handler+0xc0>)
    2ac2:	185b      	adds	r3, r3, r1
    2ac4:	2103      	movs	r1, #3
    2ac6:	438b      	bics	r3, r1
    2ac8:	3304      	adds	r3, #4
    2aca:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2acc:	2100      	movs	r1, #0
    2ace:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2ad0:	4293      	cmp	r3, r2
    2ad2:	d1fc      	bne.n	2ace <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2ad4:	4a1d      	ldr	r2, [pc, #116]	; (2b4c <Reset_Handler+0xc4>)
    2ad6:	21ff      	movs	r1, #255	; 0xff
    2ad8:	4b1d      	ldr	r3, [pc, #116]	; (2b50 <Reset_Handler+0xc8>)
    2ada:	438b      	bics	r3, r1
    2adc:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2ade:	39fd      	subs	r1, #253	; 0xfd
    2ae0:	2390      	movs	r3, #144	; 0x90
    2ae2:	005b      	lsls	r3, r3, #1
    2ae4:	4a1b      	ldr	r2, [pc, #108]	; (2b54 <Reset_Handler+0xcc>)
    2ae6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2ae8:	4a1b      	ldr	r2, [pc, #108]	; (2b58 <Reset_Handler+0xd0>)
    2aea:	78d3      	ldrb	r3, [r2, #3]
    2aec:	2503      	movs	r5, #3
    2aee:	43ab      	bics	r3, r5
    2af0:	2402      	movs	r4, #2
    2af2:	4323      	orrs	r3, r4
    2af4:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2af6:	78d3      	ldrb	r3, [r2, #3]
    2af8:	270c      	movs	r7, #12
    2afa:	43bb      	bics	r3, r7
    2afc:	2608      	movs	r6, #8
    2afe:	4333      	orrs	r3, r6
    2b00:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2b02:	4b16      	ldr	r3, [pc, #88]	; (2b5c <Reset_Handler+0xd4>)
    2b04:	7b98      	ldrb	r0, [r3, #14]
    2b06:	2230      	movs	r2, #48	; 0x30
    2b08:	4390      	bics	r0, r2
    2b0a:	2220      	movs	r2, #32
    2b0c:	4310      	orrs	r0, r2
    2b0e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2b10:	7b99      	ldrb	r1, [r3, #14]
    2b12:	43b9      	bics	r1, r7
    2b14:	4331      	orrs	r1, r6
    2b16:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2b18:	7b9a      	ldrb	r2, [r3, #14]
    2b1a:	43aa      	bics	r2, r5
    2b1c:	4322      	orrs	r2, r4
    2b1e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2b20:	4a0f      	ldr	r2, [pc, #60]	; (2b60 <Reset_Handler+0xd8>)
    2b22:	6853      	ldr	r3, [r2, #4]
    2b24:	2180      	movs	r1, #128	; 0x80
    2b26:	430b      	orrs	r3, r1
    2b28:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2b2a:	4b0e      	ldr	r3, [pc, #56]	; (2b64 <Reset_Handler+0xdc>)
    2b2c:	4798      	blx	r3
        main();
    2b2e:	4b0e      	ldr	r3, [pc, #56]	; (2b68 <Reset_Handler+0xe0>)
    2b30:	4798      	blx	r3
    2b32:	e7fe      	b.n	2b32 <Reset_Handler+0xaa>
    2b34:	000045cc 	.word	0x000045cc
    2b38:	20000000 	.word	0x20000000
    2b3c:	200000b0 	.word	0x200000b0
    2b40:	20000004 	.word	0x20000004
    2b44:	200000b0 	.word	0x200000b0
    2b48:	20000560 	.word	0x20000560
    2b4c:	e000ed00 	.word	0xe000ed00
    2b50:	00000000 	.word	0x00000000
    2b54:	41007000 	.word	0x41007000
    2b58:	41005000 	.word	0x41005000
    2b5c:	41004800 	.word	0x41004800
    2b60:	41004000 	.word	0x41004000
    2b64:	00002f7d 	.word	0x00002f7d
    2b68:	00002d5d 	.word	0x00002d5d

00002b6c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2b6c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2b6e:	4a06      	ldr	r2, [pc, #24]	; (2b88 <_sbrk+0x1c>)
    2b70:	6812      	ldr	r2, [r2, #0]
    2b72:	2a00      	cmp	r2, #0
    2b74:	d004      	beq.n	2b80 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2b76:	4a04      	ldr	r2, [pc, #16]	; (2b88 <_sbrk+0x1c>)
    2b78:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2b7a:	18c3      	adds	r3, r0, r3
    2b7c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2b7e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2b80:	4902      	ldr	r1, [pc, #8]	; (2b8c <_sbrk+0x20>)
    2b82:	4a01      	ldr	r2, [pc, #4]	; (2b88 <_sbrk+0x1c>)
    2b84:	6011      	str	r1, [r2, #0]
    2b86:	e7f6      	b.n	2b76 <_sbrk+0xa>
    2b88:	2000037c 	.word	0x2000037c
    2b8c:	20002560 	.word	0x20002560

00002b90 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2b90:	2001      	movs	r0, #1
    2b92:	4240      	negs	r0, r0
    2b94:	4770      	bx	lr

00002b96 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2b96:	2380      	movs	r3, #128	; 0x80
    2b98:	019b      	lsls	r3, r3, #6
    2b9a:	604b      	str	r3, [r1, #4]

	return 0;
}
    2b9c:	2000      	movs	r0, #0
    2b9e:	4770      	bx	lr

00002ba0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2ba0:	2001      	movs	r0, #1
    2ba2:	4770      	bx	lr

00002ba4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2ba4:	2000      	movs	r0, #0
    2ba6:	4770      	bx	lr

00002ba8 <pt_ligaMotor>:
//Liga o motor quando for o momento liga-lo.
PT_THREAD(pt_ligaMotor(struct pt *pt))
{
	
	//Inicia a protothread.
	PT_BEGIN(pt);
    2ba8:	8803      	ldrh	r3, [r0, #0]
    2baa:	2b00      	cmp	r3, #0
    2bac:	d005      	beq.n	2bba <pt_ligaMotor+0x12>
    2bae:	2b67      	cmp	r3, #103	; 0x67
    2bb0:	d003      	beq.n	2bba <pt_ligaMotor+0x12>
	
	//Rerorna para da protothread.
	PT_YIELD(pt);
	
	//Fim da protothread.
	PT_END(pt);
    2bb2:	2300      	movs	r3, #0
    2bb4:	8003      	strh	r3, [r0, #0]
    2bb6:	2003      	movs	r0, #3
}
    2bb8:	4770      	bx	lr
	PT_YIELD(pt);
    2bba:	236a      	movs	r3, #106	; 0x6a
    2bbc:	8003      	strh	r3, [r0, #0]
    2bbe:	2001      	movs	r0, #1
    2bc0:	e7fa      	b.n	2bb8 <pt_ligaMotor+0x10>

00002bc2 <pt_ligaBomba>:

//Liga a bomba quando for o momento liga-lo.
PT_THREAD(pt_ligaBomba(struct pt *pt))
{
	//Inicia a protothread.
	PT_BEGIN(pt);
    2bc2:	8803      	ldrh	r3, [r0, #0]
    2bc4:	2b00      	cmp	r3, #0
    2bc6:	d005      	beq.n	2bd4 <pt_ligaBomba+0x12>
    2bc8:	2b77      	cmp	r3, #119	; 0x77
    2bca:	d003      	beq.n	2bd4 <pt_ligaBomba+0x12>
	
	//Rerorna para da protothread.
	PT_YIELD(pt);
	
	//Fim da protothread.
	PT_END(pt);
    2bcc:	2300      	movs	r3, #0
    2bce:	8003      	strh	r3, [r0, #0]
    2bd0:	2003      	movs	r0, #3
}
    2bd2:	4770      	bx	lr
	PT_YIELD(pt);
    2bd4:	237a      	movs	r3, #122	; 0x7a
    2bd6:	8003      	strh	r3, [r0, #0]
    2bd8:	2001      	movs	r0, #1
    2bda:	e7fa      	b.n	2bd2 <pt_ligaBomba+0x10>

00002bdc <pt_liberaValvula>:

//Liga a bomba quando for o momento liga-lo.
PT_THREAD(pt_liberaValvula(struct pt *pt))
{
	//Inicia a protothread.
	PT_BEGIN(pt);
    2bdc:	8803      	ldrh	r3, [r0, #0]
    2bde:	2b00      	cmp	r3, #0
    2be0:	d005      	beq.n	2bee <pt_liberaValvula+0x12>
    2be2:	2b87      	cmp	r3, #135	; 0x87
    2be4:	d003      	beq.n	2bee <pt_liberaValvula+0x12>
	
	//Rerorna para da protothread.
	PT_YIELD(pt);
	
	//Fim da protothread.
	PT_END(pt);
    2be6:	2300      	movs	r3, #0
    2be8:	8003      	strh	r3, [r0, #0]
    2bea:	2003      	movs	r0, #3
}
    2bec:	4770      	bx	lr
	PT_YIELD(pt);
    2bee:	238a      	movs	r3, #138	; 0x8a
    2bf0:	8003      	strh	r3, [r0, #0]
    2bf2:	2001      	movs	r0, #1
    2bf4:	e7fa      	b.n	2bec <pt_liberaValvula+0x10>

00002bf6 <pt_ligaSecador>:

//Liga o secador quando for o momento liga-lo.
PT_THREAD(pt_ligaSecador(struct pt *pt))
{
	//Inicia a protothread.
	PT_BEGIN(pt);
    2bf6:	8803      	ldrh	r3, [r0, #0]
    2bf8:	2b00      	cmp	r3, #0
    2bfa:	d005      	beq.n	2c08 <pt_ligaSecador+0x12>
    2bfc:	2b97      	cmp	r3, #151	; 0x97
    2bfe:	d003      	beq.n	2c08 <pt_ligaSecador+0x12>
	
	//Rerorna para da protothread.
	PT_YIELD(pt);
	
	//Fim da protothread.
	PT_END(pt);
    2c00:	2300      	movs	r3, #0
    2c02:	8003      	strh	r3, [r0, #0]
    2c04:	2003      	movs	r0, #3
}	
    2c06:	4770      	bx	lr
	PT_YIELD(pt);
    2c08:	239a      	movs	r3, #154	; 0x9a
    2c0a:	8003      	strh	r3, [r0, #0]
    2c0c:	2001      	movs	r0, #1
    2c0e:	e7fa      	b.n	2c06 <pt_ligaSecador+0x10>

00002c10 <pt_gerenciaDisplay>:
#define l1  LED_1_PIN
#define l3  LED_3_PIN

//Mostra as coisas no display.
PT_THREAD(pt_gerenciaDisplay(struct pt *pt))
{
    2c10:	b510      	push	{r4, lr}
    2c12:	0004      	movs	r4, r0
	static uint8_t OK_pressed;
	//Inicia a protothread.
	PT_BEGIN(pt);
    2c14:	8803      	ldrh	r3, [r0, #0]
    2c16:	2b00      	cmp	r3, #0
    2c18:	d005      	beq.n	2c26 <pt_gerenciaDisplay+0x16>
    2c1a:	2baf      	cmp	r3, #175	; 0xaf
    2c1c:	d005      	beq.n	2c2a <pt_gerenciaDisplay+0x1a>
	
	//Rerorna para da protothread.
	PT_YIELD(pt);
	
	//Fim da protothread.
	PT_END(pt);
    2c1e:	2300      	movs	r3, #0
    2c20:	8003      	strh	r3, [r0, #0]
    2c22:	2003      	movs	r0, #3
}
    2c24:	bd10      	pop	{r4, pc}
	PT_WAIT_UNTIL(pt, isBTN_DOWN(bt1) || isBTN_DOWN(bt2));
    2c26:	23af      	movs	r3, #175	; 0xaf
    2c28:	8003      	strh	r3, [r0, #0]
    2c2a:	201c      	movs	r0, #28
    2c2c:	4b1f      	ldr	r3, [pc, #124]	; (2cac <pt_gerenciaDisplay+0x9c>)
    2c2e:	4798      	blx	r3
    2c30:	2800      	cmp	r0, #0
    2c32:	d007      	beq.n	2c44 <pt_gerenciaDisplay+0x34>
		if(ESTADO == PEGANDO_DADOS){
    2c34:	4b1e      	ldr	r3, [pc, #120]	; (2cb0 <pt_gerenciaDisplay+0xa0>)
    2c36:	781b      	ldrb	r3, [r3, #0]
    2c38:	2b00      	cmp	r3, #0
    2c3a:	d00b      	beq.n	2c54 <pt_gerenciaDisplay+0x44>
	PT_YIELD(pt);
    2c3c:	23ca      	movs	r3, #202	; 0xca
    2c3e:	8023      	strh	r3, [r4, #0]
    2c40:	2001      	movs	r0, #1
    2c42:	e7ef      	b.n	2c24 <pt_gerenciaDisplay+0x14>
	PT_WAIT_UNTIL(pt, isBTN_DOWN(bt1) || isBTN_DOWN(bt2));
    2c44:	3002      	adds	r0, #2
    2c46:	4b19      	ldr	r3, [pc, #100]	; (2cac <pt_gerenciaDisplay+0x9c>)
    2c48:	4798      	blx	r3
    2c4a:	0003      	movs	r3, r0
    2c4c:	2000      	movs	r0, #0
    2c4e:	2b00      	cmp	r3, #0
    2c50:	d1f0      	bne.n	2c34 <pt_gerenciaDisplay+0x24>
    2c52:	e7e7      	b.n	2c24 <pt_gerenciaDisplay+0x14>
			if(isBTN_DOWN(bt1)){
    2c54:	201c      	movs	r0, #28
    2c56:	4b15      	ldr	r3, [pc, #84]	; (2cac <pt_gerenciaDisplay+0x9c>)
    2c58:	4798      	blx	r3
    2c5a:	2800      	cmp	r0, #0
    2c5c:	d110      	bne.n	2c80 <pt_gerenciaDisplay+0x70>
			if(isBTN_DOWN(bt2)){
    2c5e:	2002      	movs	r0, #2
    2c60:	4b12      	ldr	r3, [pc, #72]	; (2cac <pt_gerenciaDisplay+0x9c>)
    2c62:	4798      	blx	r3
    2c64:	2800      	cmp	r0, #0
    2c66:	d111      	bne.n	2c8c <pt_gerenciaDisplay+0x7c>
			if(OK_pressed == GFX_MONO_SPINCTRL_EVENT_FINISH){
    2c68:	4b12      	ldr	r3, [pc, #72]	; (2cb4 <pt_gerenciaDisplay+0xa4>)
    2c6a:	781b      	ldrb	r3, [r3, #0]
    2c6c:	2bfd      	cmp	r3, #253	; 0xfd
    2c6e:	d015      	beq.n	2c9c <pt_gerenciaDisplay+0x8c>
				selecionado[OPT_OK] = OK_OPT_FALSE;
    2c70:	2200      	movs	r2, #0
    2c72:	4b11      	ldr	r3, [pc, #68]	; (2cb8 <pt_gerenciaDisplay+0xa8>)
    2c74:	80da      	strh	r2, [r3, #6]
			delay_ms(500);	
    2c76:	20fa      	movs	r0, #250	; 0xfa
    2c78:	0040      	lsls	r0, r0, #1
    2c7a:	4b10      	ldr	r3, [pc, #64]	; (2cbc <pt_gerenciaDisplay+0xac>)
    2c7c:	4798      	blx	r3
    2c7e:	e7dd      	b.n	2c3c <pt_gerenciaDisplay+0x2c>
				gfx_mono_spinctrl_spincollection_process_key(&spinners, GFX_MONO_SPINCTRL_KEYCODE_DOWN, selecionado);
    2c80:	4a0d      	ldr	r2, [pc, #52]	; (2cb8 <pt_gerenciaDisplay+0xa8>)
    2c82:	2128      	movs	r1, #40	; 0x28
    2c84:	480e      	ldr	r0, [pc, #56]	; (2cc0 <pt_gerenciaDisplay+0xb0>)
    2c86:	4b0f      	ldr	r3, [pc, #60]	; (2cc4 <pt_gerenciaDisplay+0xb4>)
    2c88:	4798      	blx	r3
    2c8a:	e7e8      	b.n	2c5e <pt_gerenciaDisplay+0x4e>
				OK_pressed = gfx_mono_spinctrl_spincollection_process_key(&spinners, GFX_MONO_SPINCTRL_KEYCODE_ENTER, selecionado);
    2c8c:	4a0a      	ldr	r2, [pc, #40]	; (2cb8 <pt_gerenciaDisplay+0xa8>)
    2c8e:	210d      	movs	r1, #13
    2c90:	480b      	ldr	r0, [pc, #44]	; (2cc0 <pt_gerenciaDisplay+0xb0>)
    2c92:	4b0c      	ldr	r3, [pc, #48]	; (2cc4 <pt_gerenciaDisplay+0xb4>)
    2c94:	4798      	blx	r3
    2c96:	4b07      	ldr	r3, [pc, #28]	; (2cb4 <pt_gerenciaDisplay+0xa4>)
    2c98:	7018      	strb	r0, [r3, #0]
    2c9a:	e7e5      	b.n	2c68 <pt_gerenciaDisplay+0x58>
				selecionado[OPT_OK] = OK_OPT_TRUE;
    2c9c:	2201      	movs	r2, #1
    2c9e:	4b06      	ldr	r3, [pc, #24]	; (2cb8 <pt_gerenciaDisplay+0xa8>)
    2ca0:	80da      	strh	r2, [r3, #6]
				OK_pressed = !GFX_MONO_SPINCTRL_EVENT_FINISH;
    2ca2:	2200      	movs	r2, #0
    2ca4:	4b03      	ldr	r3, [pc, #12]	; (2cb4 <pt_gerenciaDisplay+0xa4>)
    2ca6:	701a      	strb	r2, [r3, #0]
    2ca8:	e7e5      	b.n	2c76 <pt_gerenciaDisplay+0x66>
    2caa:	46c0      	nop			; (mov r8, r8)
    2cac:	00000da5 	.word	0x00000da5
    2cb0:	20000380 	.word	0x20000380
    2cb4:	20000381 	.word	0x20000381
    2cb8:	20000544 	.word	0x20000544
    2cbc:	000003bd 	.word	0x000003bd
    2cc0:	2000054c 	.word	0x2000054c
    2cc4:	00001509 	.word	0x00001509

00002cc8 <pt_pegaDados>:
//Pega os dados que a pessoa digitou no display.
PT_THREAD(pt_pegaDados(struct pt *pt))
{
	
	//Inicia a protothread.
	PT_BEGIN(pt);
    2cc8:	8803      	ldrh	r3, [r0, #0]
    2cca:	2b00      	cmp	r3, #0
    2ccc:	d001      	beq.n	2cd2 <pt_pegaDados+0xa>
    2cce:	2bf3      	cmp	r3, #243	; 0xf3
    2cd0:	d133      	bne.n	2d3a <pt_pegaDados+0x72>
	
	//Sempre pegar os dados e os processas.
	while(1){
		
		if(ESTADO == PEGANDO_DADOS){
    2cd2:	4b1c      	ldr	r3, [pc, #112]	; (2d44 <pt_pegaDados+0x7c>)
    2cd4:	781b      	ldrb	r3, [r3, #0]
    2cd6:	2b00      	cmp	r3, #0
    2cd8:	d10d      	bne.n	2cf6 <pt_pegaDados+0x2e>
			//Pega as opes do display.
			MODO       = (MODE_t ) selecionado[OPT_MODO];
    2cda:	4b1b      	ldr	r3, [pc, #108]	; (2d48 <pt_pegaDados+0x80>)
    2cdc:	8819      	ldrh	r1, [r3, #0]
    2cde:	4a1b      	ldr	r2, [pc, #108]	; (2d4c <pt_pegaDados+0x84>)
    2ce0:	7011      	strb	r1, [r2, #0]
			NIVEL_AGUA = (NIVEL_t) selecionado[OPT_AGUA];
    2ce2:	8859      	ldrh	r1, [r3, #2]
    2ce4:	4a1a      	ldr	r2, [pc, #104]	; (2d50 <pt_pegaDados+0x88>)
    2ce6:	7011      	strb	r1, [r2, #0]
			SECAR      = (SECA_t ) selecionado[OPT_SECAR];
    2ce8:	8899      	ldrh	r1, [r3, #4]
    2cea:	4a1a      	ldr	r2, [pc, #104]	; (2d54 <pt_pegaDados+0x8c>)
    2cec:	7011      	strb	r1, [r2, #0]
			
			//Pega o OK.
			if(selecionado[OPT_OK] == OK_OPT_TRUE){
    2cee:	2206      	movs	r2, #6
    2cf0:	5e9b      	ldrsh	r3, [r3, r2]
    2cf2:	2b01      	cmp	r3, #1
    2cf4:	d013      	beq.n	2d1e <pt_pegaDados+0x56>
				ESTADO = EXECUTANDO;
			}	
		}
		
		if(MODO == PESADO){
    2cf6:	4b15      	ldr	r3, [pc, #84]	; (2d4c <pt_pegaDados+0x84>)
    2cf8:	781b      	ldrb	r3, [r3, #0]
    2cfa:	2b02      	cmp	r3, #2
    2cfc:	d013      	beq.n	2d26 <pt_pegaDados+0x5e>
    2cfe:	2280      	movs	r2, #128	; 0x80
    2d00:	0152      	lsls	r2, r2, #5
    2d02:	4b15      	ldr	r3, [pc, #84]	; (2d58 <pt_pegaDados+0x90>)
    2d04:	619a      	str	r2, [r3, #24]
			LED_On(l1);
		}else{
			LED_Off(l1);
		}
	
		if(ESTADO == EXECUTANDO){
    2d06:	4b0f      	ldr	r3, [pc, #60]	; (2d44 <pt_pegaDados+0x7c>)
    2d08:	781b      	ldrb	r3, [r3, #0]
    2d0a:	2b01      	cmp	r3, #1
    2d0c:	d010      	beq.n	2d30 <pt_pegaDados+0x68>
    2d0e:	2280      	movs	r2, #128	; 0x80
    2d10:	0212      	lsls	r2, r2, #8
    2d12:	4b11      	ldr	r3, [pc, #68]	; (2d58 <pt_pegaDados+0x90>)
    2d14:	619a      	str	r2, [r3, #24]
		}else{
			LED_Off(l3);	
		}
	
		//Rerorna para da protothread.
		PT_YIELD(pt);
    2d16:	23f3      	movs	r3, #243	; 0xf3
    2d18:	8003      	strh	r3, [r0, #0]
    2d1a:	2001      	movs	r0, #1
	}
	//Fim da protothread.
	PT_END(pt);
}
    2d1c:	4770      	bx	lr
				ESTADO = EXECUTANDO;
    2d1e:	2201      	movs	r2, #1
    2d20:	4b08      	ldr	r3, [pc, #32]	; (2d44 <pt_pegaDados+0x7c>)
    2d22:	701a      	strb	r2, [r3, #0]
    2d24:	e7e7      	b.n	2cf6 <pt_pegaDados+0x2e>
		port_base->OUTCLR.reg = pin_mask;
    2d26:	2280      	movs	r2, #128	; 0x80
    2d28:	0152      	lsls	r2, r2, #5
    2d2a:	4b0b      	ldr	r3, [pc, #44]	; (2d58 <pt_pegaDados+0x90>)
    2d2c:	615a      	str	r2, [r3, #20]
    2d2e:	e7ea      	b.n	2d06 <pt_pegaDados+0x3e>
    2d30:	2280      	movs	r2, #128	; 0x80
    2d32:	0212      	lsls	r2, r2, #8
    2d34:	4b08      	ldr	r3, [pc, #32]	; (2d58 <pt_pegaDados+0x90>)
    2d36:	615a      	str	r2, [r3, #20]
    2d38:	e7ed      	b.n	2d16 <pt_pegaDados+0x4e>
	PT_END(pt);
    2d3a:	2300      	movs	r3, #0
    2d3c:	8003      	strh	r3, [r0, #0]
    2d3e:	2003      	movs	r0, #3
    2d40:	e7ec      	b.n	2d1c <pt_pegaDados+0x54>
    2d42:	46c0      	nop			; (mov r8, r8)
    2d44:	20000380 	.word	0x20000380
    2d48:	20000544 	.word	0x20000544
    2d4c:	20000049 	.word	0x20000049
    2d50:	2000004a 	.word	0x2000004a
    2d54:	2000004b 	.word	0x2000004b
    2d58:	41004400 	.word	0x41004400

00002d5c <main>:

int main(void)
{
    2d5c:	b570      	push	{r4, r5, r6, lr}
    2d5e:	b086      	sub	sp, #24
	//Inicializa
	system_init();
    2d60:	4b1b      	ldr	r3, [pc, #108]	; (2dd0 <main+0x74>)
    2d62:	4798      	blx	r3
	
	//Configura o display OLED.
	init_OLED_display(&spinners);
    2d64:	481b      	ldr	r0, [pc, #108]	; (2dd4 <main+0x78>)
    2d66:	4b1c      	ldr	r3, [pc, #112]	; (2dd8 <main+0x7c>)
    2d68:	4798      	blx	r3
	
	//Configura os btns e os leds do OLED (parte de baixo da placa).
	init_OLED_btnLed();
    2d6a:	4b1c      	ldr	r3, [pc, #112]	; (2ddc <main+0x80>)
    2d6c:	4798      	blx	r3
	
	//Configura os btns e os leds externos (lateral)

	//Configura
	configure_usart();
    2d6e:	4b1c      	ldr	r3, [pc, #112]	; (2de0 <main+0x84>)
    2d70:	4798      	blx	r3
	configure_usart_callbacks();
    2d72:	4b1c      	ldr	r3, [pc, #112]	; (2de4 <main+0x88>)
    2d74:	4798      	blx	r3
	cpu_irq_enable();
    2d76:	2201      	movs	r2, #1
    2d78:	4b1b      	ldr	r3, [pc, #108]	; (2de8 <main+0x8c>)
    2d7a:	701a      	strb	r2, [r3, #0]
    2d7c:	f3bf 8f5f 	dmb	sy
    2d80:	b662      	cpsie	i
    2d82:	4b1a      	ldr	r3, [pc, #104]	; (2dec <main+0x90>)
    2d84:	3b01      	subs	r3, #1
	
	//Ativa o intr do systema para pegar o usb.
	system_interrupt_enable_global();
	
	//Gasta tempo e Inicial. Tempo para abrir o terminal e poder ver desde o inicio.
	for(int wt = 0; wt<1000000;wt++){}
    2d86:	2b00      	cmp	r3, #0
    2d88:	d1fc      	bne.n	2d84 <main+0x28>
	printf("START....................\n\n");		
    2d8a:	4819      	ldr	r0, [pc, #100]	; (2df0 <main+0x94>)
    2d8c:	4b19      	ldr	r3, [pc, #100]	; (2df4 <main+0x98>)
    2d8e:	4798      	blx	r3
	
	//Cria a pThread. E Inicializa.
    struct pt pt_gD, pt_pD, pt_lV, pt_lM, pt_lB, pt_lS;
	PT_INIT(&pt_gD); PT_INIT(&pt_pD); PT_INIT(&pt_lV); PT_INIT(&pt_lM); PT_INIT(&pt_lB); PT_INIT(&pt_lS);
    2d90:	2300      	movs	r3, #0
    2d92:	aa05      	add	r2, sp, #20
    2d94:	8013      	strh	r3, [r2, #0]
    2d96:	aa04      	add	r2, sp, #16
    2d98:	8013      	strh	r3, [r2, #0]
    2d9a:	aa03      	add	r2, sp, #12
    2d9c:	8013      	strh	r3, [r2, #0]
    2d9e:	aa02      	add	r2, sp, #8
    2da0:	8013      	strh	r3, [r2, #0]
    2da2:	aa01      	add	r2, sp, #4
    2da4:	8013      	strh	r3, [r2, #0]
    2da6:	466a      	mov	r2, sp
    2da8:	8013      	strh	r3, [r2, #0]
	
	
	//Fica executado para sempre as protoThreads.
	while(1){
		//Fica trocando entre as protothreads.
		pt_gerenciaDisplay(&pt_gD);
    2daa:	4e13      	ldr	r6, [pc, #76]	; (2df8 <main+0x9c>)
		pt_pegaDados(&pt_pD);
    2dac:	4d13      	ldr	r5, [pc, #76]	; (2dfc <main+0xa0>)
		pt_liberaValvula(&pt_lV);
    2dae:	4c14      	ldr	r4, [pc, #80]	; (2e00 <main+0xa4>)
		pt_gerenciaDisplay(&pt_gD);
    2db0:	a805      	add	r0, sp, #20
    2db2:	47b0      	blx	r6
		pt_pegaDados(&pt_pD);
    2db4:	a804      	add	r0, sp, #16
    2db6:	47a8      	blx	r5
		pt_liberaValvula(&pt_lV);
    2db8:	a803      	add	r0, sp, #12
    2dba:	47a0      	blx	r4
		pt_ligaMotor(&pt_lM);
    2dbc:	a802      	add	r0, sp, #8
    2dbe:	4b11      	ldr	r3, [pc, #68]	; (2e04 <main+0xa8>)
    2dc0:	4798      	blx	r3
		pt_ligaBomba(&pt_lB);
    2dc2:	a801      	add	r0, sp, #4
    2dc4:	4b10      	ldr	r3, [pc, #64]	; (2e08 <main+0xac>)
    2dc6:	4798      	blx	r3
		pt_ligaSecador(&pt_lS);
    2dc8:	4668      	mov	r0, sp
    2dca:	4b10      	ldr	r3, [pc, #64]	; (2e0c <main+0xb0>)
    2dcc:	4798      	blx	r3
    2dce:	e7ef      	b.n	2db0 <main+0x54>
    2dd0:	00002a59 	.word	0x00002a59
    2dd4:	2000054c 	.word	0x2000054c
    2dd8:	00000c91 	.word	0x00000c91
    2ddc:	00000d91 	.word	0x00000d91
    2de0:	00000e49 	.word	0x00000e49
    2de4:	00000f3d 	.word	0x00000f3d
    2de8:	20000048 	.word	0x20000048
    2dec:	000f4240 	.word	0x000f4240
    2df0:	000044f8 	.word	0x000044f8
    2df4:	000030a9 	.word	0x000030a9
    2df8:	00002c11 	.word	0x00002c11
    2dfc:	00002cc9 	.word	0x00002cc9
    2e00:	00002bdd 	.word	0x00002bdd
    2e04:	00002ba9 	.word	0x00002ba9
    2e08:	00002bc3 	.word	0x00002bc3
    2e0c:	00002bf7 	.word	0x00002bf7

00002e10 <__udivsi3>:
    2e10:	2200      	movs	r2, #0
    2e12:	0843      	lsrs	r3, r0, #1
    2e14:	428b      	cmp	r3, r1
    2e16:	d374      	bcc.n	2f02 <__udivsi3+0xf2>
    2e18:	0903      	lsrs	r3, r0, #4
    2e1a:	428b      	cmp	r3, r1
    2e1c:	d35f      	bcc.n	2ede <__udivsi3+0xce>
    2e1e:	0a03      	lsrs	r3, r0, #8
    2e20:	428b      	cmp	r3, r1
    2e22:	d344      	bcc.n	2eae <__udivsi3+0x9e>
    2e24:	0b03      	lsrs	r3, r0, #12
    2e26:	428b      	cmp	r3, r1
    2e28:	d328      	bcc.n	2e7c <__udivsi3+0x6c>
    2e2a:	0c03      	lsrs	r3, r0, #16
    2e2c:	428b      	cmp	r3, r1
    2e2e:	d30d      	bcc.n	2e4c <__udivsi3+0x3c>
    2e30:	22ff      	movs	r2, #255	; 0xff
    2e32:	0209      	lsls	r1, r1, #8
    2e34:	ba12      	rev	r2, r2
    2e36:	0c03      	lsrs	r3, r0, #16
    2e38:	428b      	cmp	r3, r1
    2e3a:	d302      	bcc.n	2e42 <__udivsi3+0x32>
    2e3c:	1212      	asrs	r2, r2, #8
    2e3e:	0209      	lsls	r1, r1, #8
    2e40:	d065      	beq.n	2f0e <__udivsi3+0xfe>
    2e42:	0b03      	lsrs	r3, r0, #12
    2e44:	428b      	cmp	r3, r1
    2e46:	d319      	bcc.n	2e7c <__udivsi3+0x6c>
    2e48:	e000      	b.n	2e4c <__udivsi3+0x3c>
    2e4a:	0a09      	lsrs	r1, r1, #8
    2e4c:	0bc3      	lsrs	r3, r0, #15
    2e4e:	428b      	cmp	r3, r1
    2e50:	d301      	bcc.n	2e56 <__udivsi3+0x46>
    2e52:	03cb      	lsls	r3, r1, #15
    2e54:	1ac0      	subs	r0, r0, r3
    2e56:	4152      	adcs	r2, r2
    2e58:	0b83      	lsrs	r3, r0, #14
    2e5a:	428b      	cmp	r3, r1
    2e5c:	d301      	bcc.n	2e62 <__udivsi3+0x52>
    2e5e:	038b      	lsls	r3, r1, #14
    2e60:	1ac0      	subs	r0, r0, r3
    2e62:	4152      	adcs	r2, r2
    2e64:	0b43      	lsrs	r3, r0, #13
    2e66:	428b      	cmp	r3, r1
    2e68:	d301      	bcc.n	2e6e <__udivsi3+0x5e>
    2e6a:	034b      	lsls	r3, r1, #13
    2e6c:	1ac0      	subs	r0, r0, r3
    2e6e:	4152      	adcs	r2, r2
    2e70:	0b03      	lsrs	r3, r0, #12
    2e72:	428b      	cmp	r3, r1
    2e74:	d301      	bcc.n	2e7a <__udivsi3+0x6a>
    2e76:	030b      	lsls	r3, r1, #12
    2e78:	1ac0      	subs	r0, r0, r3
    2e7a:	4152      	adcs	r2, r2
    2e7c:	0ac3      	lsrs	r3, r0, #11
    2e7e:	428b      	cmp	r3, r1
    2e80:	d301      	bcc.n	2e86 <__udivsi3+0x76>
    2e82:	02cb      	lsls	r3, r1, #11
    2e84:	1ac0      	subs	r0, r0, r3
    2e86:	4152      	adcs	r2, r2
    2e88:	0a83      	lsrs	r3, r0, #10
    2e8a:	428b      	cmp	r3, r1
    2e8c:	d301      	bcc.n	2e92 <__udivsi3+0x82>
    2e8e:	028b      	lsls	r3, r1, #10
    2e90:	1ac0      	subs	r0, r0, r3
    2e92:	4152      	adcs	r2, r2
    2e94:	0a43      	lsrs	r3, r0, #9
    2e96:	428b      	cmp	r3, r1
    2e98:	d301      	bcc.n	2e9e <__udivsi3+0x8e>
    2e9a:	024b      	lsls	r3, r1, #9
    2e9c:	1ac0      	subs	r0, r0, r3
    2e9e:	4152      	adcs	r2, r2
    2ea0:	0a03      	lsrs	r3, r0, #8
    2ea2:	428b      	cmp	r3, r1
    2ea4:	d301      	bcc.n	2eaa <__udivsi3+0x9a>
    2ea6:	020b      	lsls	r3, r1, #8
    2ea8:	1ac0      	subs	r0, r0, r3
    2eaa:	4152      	adcs	r2, r2
    2eac:	d2cd      	bcs.n	2e4a <__udivsi3+0x3a>
    2eae:	09c3      	lsrs	r3, r0, #7
    2eb0:	428b      	cmp	r3, r1
    2eb2:	d301      	bcc.n	2eb8 <__udivsi3+0xa8>
    2eb4:	01cb      	lsls	r3, r1, #7
    2eb6:	1ac0      	subs	r0, r0, r3
    2eb8:	4152      	adcs	r2, r2
    2eba:	0983      	lsrs	r3, r0, #6
    2ebc:	428b      	cmp	r3, r1
    2ebe:	d301      	bcc.n	2ec4 <__udivsi3+0xb4>
    2ec0:	018b      	lsls	r3, r1, #6
    2ec2:	1ac0      	subs	r0, r0, r3
    2ec4:	4152      	adcs	r2, r2
    2ec6:	0943      	lsrs	r3, r0, #5
    2ec8:	428b      	cmp	r3, r1
    2eca:	d301      	bcc.n	2ed0 <__udivsi3+0xc0>
    2ecc:	014b      	lsls	r3, r1, #5
    2ece:	1ac0      	subs	r0, r0, r3
    2ed0:	4152      	adcs	r2, r2
    2ed2:	0903      	lsrs	r3, r0, #4
    2ed4:	428b      	cmp	r3, r1
    2ed6:	d301      	bcc.n	2edc <__udivsi3+0xcc>
    2ed8:	010b      	lsls	r3, r1, #4
    2eda:	1ac0      	subs	r0, r0, r3
    2edc:	4152      	adcs	r2, r2
    2ede:	08c3      	lsrs	r3, r0, #3
    2ee0:	428b      	cmp	r3, r1
    2ee2:	d301      	bcc.n	2ee8 <__udivsi3+0xd8>
    2ee4:	00cb      	lsls	r3, r1, #3
    2ee6:	1ac0      	subs	r0, r0, r3
    2ee8:	4152      	adcs	r2, r2
    2eea:	0883      	lsrs	r3, r0, #2
    2eec:	428b      	cmp	r3, r1
    2eee:	d301      	bcc.n	2ef4 <__udivsi3+0xe4>
    2ef0:	008b      	lsls	r3, r1, #2
    2ef2:	1ac0      	subs	r0, r0, r3
    2ef4:	4152      	adcs	r2, r2
    2ef6:	0843      	lsrs	r3, r0, #1
    2ef8:	428b      	cmp	r3, r1
    2efa:	d301      	bcc.n	2f00 <__udivsi3+0xf0>
    2efc:	004b      	lsls	r3, r1, #1
    2efe:	1ac0      	subs	r0, r0, r3
    2f00:	4152      	adcs	r2, r2
    2f02:	1a41      	subs	r1, r0, r1
    2f04:	d200      	bcs.n	2f08 <__udivsi3+0xf8>
    2f06:	4601      	mov	r1, r0
    2f08:	4152      	adcs	r2, r2
    2f0a:	4610      	mov	r0, r2
    2f0c:	4770      	bx	lr
    2f0e:	e7ff      	b.n	2f10 <__udivsi3+0x100>
    2f10:	b501      	push	{r0, lr}
    2f12:	2000      	movs	r0, #0
    2f14:	f000 f806 	bl	2f24 <__aeabi_idiv0>
    2f18:	bd02      	pop	{r1, pc}
    2f1a:	46c0      	nop			; (mov r8, r8)

00002f1c <__aeabi_uidivmod>:
    2f1c:	2900      	cmp	r1, #0
    2f1e:	d0f7      	beq.n	2f10 <__udivsi3+0x100>
    2f20:	e776      	b.n	2e10 <__udivsi3>
    2f22:	4770      	bx	lr

00002f24 <__aeabi_idiv0>:
    2f24:	4770      	bx	lr
    2f26:	46c0      	nop			; (mov r8, r8)

00002f28 <__aeabi_lmul>:
    2f28:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f2a:	46ce      	mov	lr, r9
    2f2c:	4647      	mov	r7, r8
    2f2e:	0415      	lsls	r5, r2, #16
    2f30:	0c2d      	lsrs	r5, r5, #16
    2f32:	002e      	movs	r6, r5
    2f34:	b580      	push	{r7, lr}
    2f36:	0407      	lsls	r7, r0, #16
    2f38:	0c14      	lsrs	r4, r2, #16
    2f3a:	0c3f      	lsrs	r7, r7, #16
    2f3c:	4699      	mov	r9, r3
    2f3e:	0c03      	lsrs	r3, r0, #16
    2f40:	437e      	muls	r6, r7
    2f42:	435d      	muls	r5, r3
    2f44:	4367      	muls	r7, r4
    2f46:	4363      	muls	r3, r4
    2f48:	197f      	adds	r7, r7, r5
    2f4a:	0c34      	lsrs	r4, r6, #16
    2f4c:	19e4      	adds	r4, r4, r7
    2f4e:	469c      	mov	ip, r3
    2f50:	42a5      	cmp	r5, r4
    2f52:	d903      	bls.n	2f5c <__aeabi_lmul+0x34>
    2f54:	2380      	movs	r3, #128	; 0x80
    2f56:	025b      	lsls	r3, r3, #9
    2f58:	4698      	mov	r8, r3
    2f5a:	44c4      	add	ip, r8
    2f5c:	464b      	mov	r3, r9
    2f5e:	4351      	muls	r1, r2
    2f60:	4343      	muls	r3, r0
    2f62:	0436      	lsls	r6, r6, #16
    2f64:	0c36      	lsrs	r6, r6, #16
    2f66:	0c25      	lsrs	r5, r4, #16
    2f68:	0424      	lsls	r4, r4, #16
    2f6a:	4465      	add	r5, ip
    2f6c:	19a4      	adds	r4, r4, r6
    2f6e:	1859      	adds	r1, r3, r1
    2f70:	1949      	adds	r1, r1, r5
    2f72:	0020      	movs	r0, r4
    2f74:	bc0c      	pop	{r2, r3}
    2f76:	4690      	mov	r8, r2
    2f78:	4699      	mov	r9, r3
    2f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002f7c <__libc_init_array>:
    2f7c:	b570      	push	{r4, r5, r6, lr}
    2f7e:	2600      	movs	r6, #0
    2f80:	4d0c      	ldr	r5, [pc, #48]	; (2fb4 <__libc_init_array+0x38>)
    2f82:	4c0d      	ldr	r4, [pc, #52]	; (2fb8 <__libc_init_array+0x3c>)
    2f84:	1b64      	subs	r4, r4, r5
    2f86:	10a4      	asrs	r4, r4, #2
    2f88:	42a6      	cmp	r6, r4
    2f8a:	d109      	bne.n	2fa0 <__libc_init_array+0x24>
    2f8c:	2600      	movs	r6, #0
    2f8e:	f001 fb0d 	bl	45ac <_init>
    2f92:	4d0a      	ldr	r5, [pc, #40]	; (2fbc <__libc_init_array+0x40>)
    2f94:	4c0a      	ldr	r4, [pc, #40]	; (2fc0 <__libc_init_array+0x44>)
    2f96:	1b64      	subs	r4, r4, r5
    2f98:	10a4      	asrs	r4, r4, #2
    2f9a:	42a6      	cmp	r6, r4
    2f9c:	d105      	bne.n	2faa <__libc_init_array+0x2e>
    2f9e:	bd70      	pop	{r4, r5, r6, pc}
    2fa0:	00b3      	lsls	r3, r6, #2
    2fa2:	58eb      	ldr	r3, [r5, r3]
    2fa4:	4798      	blx	r3
    2fa6:	3601      	adds	r6, #1
    2fa8:	e7ee      	b.n	2f88 <__libc_init_array+0xc>
    2faa:	00b3      	lsls	r3, r6, #2
    2fac:	58eb      	ldr	r3, [r5, r3]
    2fae:	4798      	blx	r3
    2fb0:	3601      	adds	r6, #1
    2fb2:	e7f2      	b.n	2f9a <__libc_init_array+0x1e>
    2fb4:	000045b8 	.word	0x000045b8
    2fb8:	000045b8 	.word	0x000045b8
    2fbc:	000045b8 	.word	0x000045b8
    2fc0:	000045bc 	.word	0x000045bc

00002fc4 <memcpy>:
    2fc4:	2300      	movs	r3, #0
    2fc6:	b510      	push	{r4, lr}
    2fc8:	429a      	cmp	r2, r3
    2fca:	d100      	bne.n	2fce <memcpy+0xa>
    2fcc:	bd10      	pop	{r4, pc}
    2fce:	5ccc      	ldrb	r4, [r1, r3]
    2fd0:	54c4      	strb	r4, [r0, r3]
    2fd2:	3301      	adds	r3, #1
    2fd4:	e7f8      	b.n	2fc8 <memcpy+0x4>

00002fd6 <memset>:
    2fd6:	0003      	movs	r3, r0
    2fd8:	1882      	adds	r2, r0, r2
    2fda:	4293      	cmp	r3, r2
    2fdc:	d100      	bne.n	2fe0 <memset+0xa>
    2fde:	4770      	bx	lr
    2fe0:	7019      	strb	r1, [r3, #0]
    2fe2:	3301      	adds	r3, #1
    2fe4:	e7f9      	b.n	2fda <memset+0x4>
	...

00002fe8 <_puts_r>:
    2fe8:	b570      	push	{r4, r5, r6, lr}
    2fea:	0005      	movs	r5, r0
    2fec:	000e      	movs	r6, r1
    2fee:	2800      	cmp	r0, #0
    2ff0:	d004      	beq.n	2ffc <_puts_r+0x14>
    2ff2:	6983      	ldr	r3, [r0, #24]
    2ff4:	2b00      	cmp	r3, #0
    2ff6:	d101      	bne.n	2ffc <_puts_r+0x14>
    2ff8:	f000 fb0c 	bl	3614 <__sinit>
    2ffc:	69ab      	ldr	r3, [r5, #24]
    2ffe:	68ac      	ldr	r4, [r5, #8]
    3000:	2b00      	cmp	r3, #0
    3002:	d102      	bne.n	300a <_puts_r+0x22>
    3004:	0028      	movs	r0, r5
    3006:	f000 fb05 	bl	3614 <__sinit>
    300a:	4b24      	ldr	r3, [pc, #144]	; (309c <_puts_r+0xb4>)
    300c:	429c      	cmp	r4, r3
    300e:	d10f      	bne.n	3030 <_puts_r+0x48>
    3010:	686c      	ldr	r4, [r5, #4]
    3012:	89a3      	ldrh	r3, [r4, #12]
    3014:	071b      	lsls	r3, r3, #28
    3016:	d502      	bpl.n	301e <_puts_r+0x36>
    3018:	6923      	ldr	r3, [r4, #16]
    301a:	2b00      	cmp	r3, #0
    301c:	d120      	bne.n	3060 <_puts_r+0x78>
    301e:	0021      	movs	r1, r4
    3020:	0028      	movs	r0, r5
    3022:	f000 f989 	bl	3338 <__swsetup_r>
    3026:	2800      	cmp	r0, #0
    3028:	d01a      	beq.n	3060 <_puts_r+0x78>
    302a:	2001      	movs	r0, #1
    302c:	4240      	negs	r0, r0
    302e:	bd70      	pop	{r4, r5, r6, pc}
    3030:	4b1b      	ldr	r3, [pc, #108]	; (30a0 <_puts_r+0xb8>)
    3032:	429c      	cmp	r4, r3
    3034:	d101      	bne.n	303a <_puts_r+0x52>
    3036:	68ac      	ldr	r4, [r5, #8]
    3038:	e7eb      	b.n	3012 <_puts_r+0x2a>
    303a:	4b1a      	ldr	r3, [pc, #104]	; (30a4 <_puts_r+0xbc>)
    303c:	429c      	cmp	r4, r3
    303e:	d1e8      	bne.n	3012 <_puts_r+0x2a>
    3040:	68ec      	ldr	r4, [r5, #12]
    3042:	e7e6      	b.n	3012 <_puts_r+0x2a>
    3044:	3b01      	subs	r3, #1
    3046:	3601      	adds	r6, #1
    3048:	60a3      	str	r3, [r4, #8]
    304a:	2b00      	cmp	r3, #0
    304c:	da04      	bge.n	3058 <_puts_r+0x70>
    304e:	69a2      	ldr	r2, [r4, #24]
    3050:	4293      	cmp	r3, r2
    3052:	db16      	blt.n	3082 <_puts_r+0x9a>
    3054:	290a      	cmp	r1, #10
    3056:	d014      	beq.n	3082 <_puts_r+0x9a>
    3058:	6823      	ldr	r3, [r4, #0]
    305a:	1c5a      	adds	r2, r3, #1
    305c:	6022      	str	r2, [r4, #0]
    305e:	7019      	strb	r1, [r3, #0]
    3060:	7831      	ldrb	r1, [r6, #0]
    3062:	68a3      	ldr	r3, [r4, #8]
    3064:	2900      	cmp	r1, #0
    3066:	d1ed      	bne.n	3044 <_puts_r+0x5c>
    3068:	3b01      	subs	r3, #1
    306a:	60a3      	str	r3, [r4, #8]
    306c:	2b00      	cmp	r3, #0
    306e:	da0f      	bge.n	3090 <_puts_r+0xa8>
    3070:	0022      	movs	r2, r4
    3072:	310a      	adds	r1, #10
    3074:	0028      	movs	r0, r5
    3076:	f000 f909 	bl	328c <__swbuf_r>
    307a:	1c43      	adds	r3, r0, #1
    307c:	d0d5      	beq.n	302a <_puts_r+0x42>
    307e:	200a      	movs	r0, #10
    3080:	e7d5      	b.n	302e <_puts_r+0x46>
    3082:	0022      	movs	r2, r4
    3084:	0028      	movs	r0, r5
    3086:	f000 f901 	bl	328c <__swbuf_r>
    308a:	1c43      	adds	r3, r0, #1
    308c:	d1e8      	bne.n	3060 <_puts_r+0x78>
    308e:	e7cc      	b.n	302a <_puts_r+0x42>
    3090:	200a      	movs	r0, #10
    3092:	6823      	ldr	r3, [r4, #0]
    3094:	1c5a      	adds	r2, r3, #1
    3096:	6022      	str	r2, [r4, #0]
    3098:	7018      	strb	r0, [r3, #0]
    309a:	e7c8      	b.n	302e <_puts_r+0x46>
    309c:	00004538 	.word	0x00004538
    30a0:	00004558 	.word	0x00004558
    30a4:	00004518 	.word	0x00004518

000030a8 <puts>:
    30a8:	b510      	push	{r4, lr}
    30aa:	4b03      	ldr	r3, [pc, #12]	; (30b8 <puts+0x10>)
    30ac:	0001      	movs	r1, r0
    30ae:	6818      	ldr	r0, [r3, #0]
    30b0:	f7ff ff9a 	bl	2fe8 <_puts_r>
    30b4:	bd10      	pop	{r4, pc}
    30b6:	46c0      	nop			; (mov r8, r8)
    30b8:	2000004c 	.word	0x2000004c

000030bc <setbuf>:
    30bc:	424a      	negs	r2, r1
    30be:	414a      	adcs	r2, r1
    30c0:	2380      	movs	r3, #128	; 0x80
    30c2:	b510      	push	{r4, lr}
    30c4:	0052      	lsls	r2, r2, #1
    30c6:	00db      	lsls	r3, r3, #3
    30c8:	f000 f802 	bl	30d0 <setvbuf>
    30cc:	bd10      	pop	{r4, pc}
	...

000030d0 <setvbuf>:
    30d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    30d2:	001d      	movs	r5, r3
    30d4:	4b4f      	ldr	r3, [pc, #316]	; (3214 <setvbuf+0x144>)
    30d6:	b085      	sub	sp, #20
    30d8:	681e      	ldr	r6, [r3, #0]
    30da:	0004      	movs	r4, r0
    30dc:	000f      	movs	r7, r1
    30de:	9200      	str	r2, [sp, #0]
    30e0:	2e00      	cmp	r6, #0
    30e2:	d005      	beq.n	30f0 <setvbuf+0x20>
    30e4:	69b3      	ldr	r3, [r6, #24]
    30e6:	2b00      	cmp	r3, #0
    30e8:	d102      	bne.n	30f0 <setvbuf+0x20>
    30ea:	0030      	movs	r0, r6
    30ec:	f000 fa92 	bl	3614 <__sinit>
    30f0:	4b49      	ldr	r3, [pc, #292]	; (3218 <setvbuf+0x148>)
    30f2:	429c      	cmp	r4, r3
    30f4:	d150      	bne.n	3198 <setvbuf+0xc8>
    30f6:	6874      	ldr	r4, [r6, #4]
    30f8:	9b00      	ldr	r3, [sp, #0]
    30fa:	2b02      	cmp	r3, #2
    30fc:	d005      	beq.n	310a <setvbuf+0x3a>
    30fe:	2b01      	cmp	r3, #1
    3100:	d900      	bls.n	3104 <setvbuf+0x34>
    3102:	e084      	b.n	320e <setvbuf+0x13e>
    3104:	2d00      	cmp	r5, #0
    3106:	da00      	bge.n	310a <setvbuf+0x3a>
    3108:	e081      	b.n	320e <setvbuf+0x13e>
    310a:	0021      	movs	r1, r4
    310c:	0030      	movs	r0, r6
    310e:	f000 fa13 	bl	3538 <_fflush_r>
    3112:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3114:	2900      	cmp	r1, #0
    3116:	d008      	beq.n	312a <setvbuf+0x5a>
    3118:	0023      	movs	r3, r4
    311a:	3344      	adds	r3, #68	; 0x44
    311c:	4299      	cmp	r1, r3
    311e:	d002      	beq.n	3126 <setvbuf+0x56>
    3120:	0030      	movs	r0, r6
    3122:	f000 fb83 	bl	382c <_free_r>
    3126:	2300      	movs	r3, #0
    3128:	6363      	str	r3, [r4, #52]	; 0x34
    312a:	2300      	movs	r3, #0
    312c:	61a3      	str	r3, [r4, #24]
    312e:	6063      	str	r3, [r4, #4]
    3130:	89a3      	ldrh	r3, [r4, #12]
    3132:	061b      	lsls	r3, r3, #24
    3134:	d503      	bpl.n	313e <setvbuf+0x6e>
    3136:	6921      	ldr	r1, [r4, #16]
    3138:	0030      	movs	r0, r6
    313a:	f000 fb77 	bl	382c <_free_r>
    313e:	89a3      	ldrh	r3, [r4, #12]
    3140:	4a36      	ldr	r2, [pc, #216]	; (321c <setvbuf+0x14c>)
    3142:	4013      	ands	r3, r2
    3144:	81a3      	strh	r3, [r4, #12]
    3146:	9b00      	ldr	r3, [sp, #0]
    3148:	2b02      	cmp	r3, #2
    314a:	d05a      	beq.n	3202 <setvbuf+0x132>
    314c:	ab03      	add	r3, sp, #12
    314e:	aa02      	add	r2, sp, #8
    3150:	0021      	movs	r1, r4
    3152:	0030      	movs	r0, r6
    3154:	f000 faf4 	bl	3740 <__swhatbuf_r>
    3158:	89a3      	ldrh	r3, [r4, #12]
    315a:	4318      	orrs	r0, r3
    315c:	81a0      	strh	r0, [r4, #12]
    315e:	2d00      	cmp	r5, #0
    3160:	d124      	bne.n	31ac <setvbuf+0xdc>
    3162:	9d02      	ldr	r5, [sp, #8]
    3164:	0028      	movs	r0, r5
    3166:	f000 fb57 	bl	3818 <malloc>
    316a:	9501      	str	r5, [sp, #4]
    316c:	1e07      	subs	r7, r0, #0
    316e:	d142      	bne.n	31f6 <setvbuf+0x126>
    3170:	9b02      	ldr	r3, [sp, #8]
    3172:	9301      	str	r3, [sp, #4]
    3174:	42ab      	cmp	r3, r5
    3176:	d139      	bne.n	31ec <setvbuf+0x11c>
    3178:	2001      	movs	r0, #1
    317a:	4240      	negs	r0, r0
    317c:	2302      	movs	r3, #2
    317e:	89a2      	ldrh	r2, [r4, #12]
    3180:	4313      	orrs	r3, r2
    3182:	81a3      	strh	r3, [r4, #12]
    3184:	2300      	movs	r3, #0
    3186:	60a3      	str	r3, [r4, #8]
    3188:	0023      	movs	r3, r4
    318a:	3347      	adds	r3, #71	; 0x47
    318c:	6023      	str	r3, [r4, #0]
    318e:	6123      	str	r3, [r4, #16]
    3190:	2301      	movs	r3, #1
    3192:	6163      	str	r3, [r4, #20]
    3194:	b005      	add	sp, #20
    3196:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3198:	4b21      	ldr	r3, [pc, #132]	; (3220 <setvbuf+0x150>)
    319a:	429c      	cmp	r4, r3
    319c:	d101      	bne.n	31a2 <setvbuf+0xd2>
    319e:	68b4      	ldr	r4, [r6, #8]
    31a0:	e7aa      	b.n	30f8 <setvbuf+0x28>
    31a2:	4b20      	ldr	r3, [pc, #128]	; (3224 <setvbuf+0x154>)
    31a4:	429c      	cmp	r4, r3
    31a6:	d1a7      	bne.n	30f8 <setvbuf+0x28>
    31a8:	68f4      	ldr	r4, [r6, #12]
    31aa:	e7a5      	b.n	30f8 <setvbuf+0x28>
    31ac:	2f00      	cmp	r7, #0
    31ae:	d0d9      	beq.n	3164 <setvbuf+0x94>
    31b0:	69b3      	ldr	r3, [r6, #24]
    31b2:	2b00      	cmp	r3, #0
    31b4:	d102      	bne.n	31bc <setvbuf+0xec>
    31b6:	0030      	movs	r0, r6
    31b8:	f000 fa2c 	bl	3614 <__sinit>
    31bc:	9b00      	ldr	r3, [sp, #0]
    31be:	2b01      	cmp	r3, #1
    31c0:	d103      	bne.n	31ca <setvbuf+0xfa>
    31c2:	89a3      	ldrh	r3, [r4, #12]
    31c4:	9a00      	ldr	r2, [sp, #0]
    31c6:	431a      	orrs	r2, r3
    31c8:	81a2      	strh	r2, [r4, #12]
    31ca:	2008      	movs	r0, #8
    31cc:	89a3      	ldrh	r3, [r4, #12]
    31ce:	6027      	str	r7, [r4, #0]
    31d0:	6127      	str	r7, [r4, #16]
    31d2:	6165      	str	r5, [r4, #20]
    31d4:	4018      	ands	r0, r3
    31d6:	d018      	beq.n	320a <setvbuf+0x13a>
    31d8:	2001      	movs	r0, #1
    31da:	4018      	ands	r0, r3
    31dc:	2300      	movs	r3, #0
    31de:	4298      	cmp	r0, r3
    31e0:	d011      	beq.n	3206 <setvbuf+0x136>
    31e2:	426d      	negs	r5, r5
    31e4:	60a3      	str	r3, [r4, #8]
    31e6:	61a5      	str	r5, [r4, #24]
    31e8:	0018      	movs	r0, r3
    31ea:	e7d3      	b.n	3194 <setvbuf+0xc4>
    31ec:	9801      	ldr	r0, [sp, #4]
    31ee:	f000 fb13 	bl	3818 <malloc>
    31f2:	1e07      	subs	r7, r0, #0
    31f4:	d0c0      	beq.n	3178 <setvbuf+0xa8>
    31f6:	2380      	movs	r3, #128	; 0x80
    31f8:	89a2      	ldrh	r2, [r4, #12]
    31fa:	9d01      	ldr	r5, [sp, #4]
    31fc:	4313      	orrs	r3, r2
    31fe:	81a3      	strh	r3, [r4, #12]
    3200:	e7d6      	b.n	31b0 <setvbuf+0xe0>
    3202:	2000      	movs	r0, #0
    3204:	e7ba      	b.n	317c <setvbuf+0xac>
    3206:	60a5      	str	r5, [r4, #8]
    3208:	e7c4      	b.n	3194 <setvbuf+0xc4>
    320a:	60a0      	str	r0, [r4, #8]
    320c:	e7c2      	b.n	3194 <setvbuf+0xc4>
    320e:	2001      	movs	r0, #1
    3210:	4240      	negs	r0, r0
    3212:	e7bf      	b.n	3194 <setvbuf+0xc4>
    3214:	2000004c 	.word	0x2000004c
    3218:	00004538 	.word	0x00004538
    321c:	fffff35c 	.word	0xfffff35c
    3220:	00004558 	.word	0x00004558
    3224:	00004518 	.word	0x00004518

00003228 <sniprintf>:
    3228:	b40c      	push	{r2, r3}
    322a:	b530      	push	{r4, r5, lr}
    322c:	4b16      	ldr	r3, [pc, #88]	; (3288 <sniprintf+0x60>)
    322e:	b09d      	sub	sp, #116	; 0x74
    3230:	1e0c      	subs	r4, r1, #0
    3232:	681d      	ldr	r5, [r3, #0]
    3234:	da08      	bge.n	3248 <sniprintf+0x20>
    3236:	238b      	movs	r3, #139	; 0x8b
    3238:	2001      	movs	r0, #1
    323a:	602b      	str	r3, [r5, #0]
    323c:	4240      	negs	r0, r0
    323e:	b01d      	add	sp, #116	; 0x74
    3240:	bc30      	pop	{r4, r5}
    3242:	bc08      	pop	{r3}
    3244:	b002      	add	sp, #8
    3246:	4718      	bx	r3
    3248:	2382      	movs	r3, #130	; 0x82
    324a:	a902      	add	r1, sp, #8
    324c:	009b      	lsls	r3, r3, #2
    324e:	818b      	strh	r3, [r1, #12]
    3250:	2300      	movs	r3, #0
    3252:	9002      	str	r0, [sp, #8]
    3254:	6108      	str	r0, [r1, #16]
    3256:	429c      	cmp	r4, r3
    3258:	d000      	beq.n	325c <sniprintf+0x34>
    325a:	1e63      	subs	r3, r4, #1
    325c:	608b      	str	r3, [r1, #8]
    325e:	614b      	str	r3, [r1, #20]
    3260:	2301      	movs	r3, #1
    3262:	425b      	negs	r3, r3
    3264:	81cb      	strh	r3, [r1, #14]
    3266:	9a20      	ldr	r2, [sp, #128]	; 0x80
    3268:	ab21      	add	r3, sp, #132	; 0x84
    326a:	0028      	movs	r0, r5
    326c:	9301      	str	r3, [sp, #4]
    326e:	f000 fbe7 	bl	3a40 <_svfiprintf_r>
    3272:	1c43      	adds	r3, r0, #1
    3274:	da01      	bge.n	327a <sniprintf+0x52>
    3276:	238b      	movs	r3, #139	; 0x8b
    3278:	602b      	str	r3, [r5, #0]
    327a:	2c00      	cmp	r4, #0
    327c:	d0df      	beq.n	323e <sniprintf+0x16>
    327e:	2300      	movs	r3, #0
    3280:	9a02      	ldr	r2, [sp, #8]
    3282:	7013      	strb	r3, [r2, #0]
    3284:	e7db      	b.n	323e <sniprintf+0x16>
    3286:	46c0      	nop			; (mov r8, r8)
    3288:	2000004c 	.word	0x2000004c

0000328c <__swbuf_r>:
    328c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    328e:	0005      	movs	r5, r0
    3290:	000e      	movs	r6, r1
    3292:	0014      	movs	r4, r2
    3294:	2800      	cmp	r0, #0
    3296:	d004      	beq.n	32a2 <__swbuf_r+0x16>
    3298:	6983      	ldr	r3, [r0, #24]
    329a:	2b00      	cmp	r3, #0
    329c:	d101      	bne.n	32a2 <__swbuf_r+0x16>
    329e:	f000 f9b9 	bl	3614 <__sinit>
    32a2:	4b22      	ldr	r3, [pc, #136]	; (332c <__swbuf_r+0xa0>)
    32a4:	429c      	cmp	r4, r3
    32a6:	d12d      	bne.n	3304 <__swbuf_r+0x78>
    32a8:	686c      	ldr	r4, [r5, #4]
    32aa:	69a3      	ldr	r3, [r4, #24]
    32ac:	60a3      	str	r3, [r4, #8]
    32ae:	89a3      	ldrh	r3, [r4, #12]
    32b0:	071b      	lsls	r3, r3, #28
    32b2:	d531      	bpl.n	3318 <__swbuf_r+0x8c>
    32b4:	6923      	ldr	r3, [r4, #16]
    32b6:	2b00      	cmp	r3, #0
    32b8:	d02e      	beq.n	3318 <__swbuf_r+0x8c>
    32ba:	6823      	ldr	r3, [r4, #0]
    32bc:	6922      	ldr	r2, [r4, #16]
    32be:	b2f7      	uxtb	r7, r6
    32c0:	1a98      	subs	r0, r3, r2
    32c2:	6963      	ldr	r3, [r4, #20]
    32c4:	b2f6      	uxtb	r6, r6
    32c6:	4298      	cmp	r0, r3
    32c8:	db05      	blt.n	32d6 <__swbuf_r+0x4a>
    32ca:	0021      	movs	r1, r4
    32cc:	0028      	movs	r0, r5
    32ce:	f000 f933 	bl	3538 <_fflush_r>
    32d2:	2800      	cmp	r0, #0
    32d4:	d126      	bne.n	3324 <__swbuf_r+0x98>
    32d6:	68a3      	ldr	r3, [r4, #8]
    32d8:	3001      	adds	r0, #1
    32da:	3b01      	subs	r3, #1
    32dc:	60a3      	str	r3, [r4, #8]
    32de:	6823      	ldr	r3, [r4, #0]
    32e0:	1c5a      	adds	r2, r3, #1
    32e2:	6022      	str	r2, [r4, #0]
    32e4:	701f      	strb	r7, [r3, #0]
    32e6:	6963      	ldr	r3, [r4, #20]
    32e8:	4298      	cmp	r0, r3
    32ea:	d004      	beq.n	32f6 <__swbuf_r+0x6a>
    32ec:	89a3      	ldrh	r3, [r4, #12]
    32ee:	07db      	lsls	r3, r3, #31
    32f0:	d51a      	bpl.n	3328 <__swbuf_r+0x9c>
    32f2:	2e0a      	cmp	r6, #10
    32f4:	d118      	bne.n	3328 <__swbuf_r+0x9c>
    32f6:	0021      	movs	r1, r4
    32f8:	0028      	movs	r0, r5
    32fa:	f000 f91d 	bl	3538 <_fflush_r>
    32fe:	2800      	cmp	r0, #0
    3300:	d012      	beq.n	3328 <__swbuf_r+0x9c>
    3302:	e00f      	b.n	3324 <__swbuf_r+0x98>
    3304:	4b0a      	ldr	r3, [pc, #40]	; (3330 <__swbuf_r+0xa4>)
    3306:	429c      	cmp	r4, r3
    3308:	d101      	bne.n	330e <__swbuf_r+0x82>
    330a:	68ac      	ldr	r4, [r5, #8]
    330c:	e7cd      	b.n	32aa <__swbuf_r+0x1e>
    330e:	4b09      	ldr	r3, [pc, #36]	; (3334 <__swbuf_r+0xa8>)
    3310:	429c      	cmp	r4, r3
    3312:	d1ca      	bne.n	32aa <__swbuf_r+0x1e>
    3314:	68ec      	ldr	r4, [r5, #12]
    3316:	e7c8      	b.n	32aa <__swbuf_r+0x1e>
    3318:	0021      	movs	r1, r4
    331a:	0028      	movs	r0, r5
    331c:	f000 f80c 	bl	3338 <__swsetup_r>
    3320:	2800      	cmp	r0, #0
    3322:	d0ca      	beq.n	32ba <__swbuf_r+0x2e>
    3324:	2601      	movs	r6, #1
    3326:	4276      	negs	r6, r6
    3328:	0030      	movs	r0, r6
    332a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    332c:	00004538 	.word	0x00004538
    3330:	00004558 	.word	0x00004558
    3334:	00004518 	.word	0x00004518

00003338 <__swsetup_r>:
    3338:	4b36      	ldr	r3, [pc, #216]	; (3414 <__swsetup_r+0xdc>)
    333a:	b570      	push	{r4, r5, r6, lr}
    333c:	681d      	ldr	r5, [r3, #0]
    333e:	0006      	movs	r6, r0
    3340:	000c      	movs	r4, r1
    3342:	2d00      	cmp	r5, #0
    3344:	d005      	beq.n	3352 <__swsetup_r+0x1a>
    3346:	69ab      	ldr	r3, [r5, #24]
    3348:	2b00      	cmp	r3, #0
    334a:	d102      	bne.n	3352 <__swsetup_r+0x1a>
    334c:	0028      	movs	r0, r5
    334e:	f000 f961 	bl	3614 <__sinit>
    3352:	4b31      	ldr	r3, [pc, #196]	; (3418 <__swsetup_r+0xe0>)
    3354:	429c      	cmp	r4, r3
    3356:	d10f      	bne.n	3378 <__swsetup_r+0x40>
    3358:	686c      	ldr	r4, [r5, #4]
    335a:	230c      	movs	r3, #12
    335c:	5ee2      	ldrsh	r2, [r4, r3]
    335e:	b293      	uxth	r3, r2
    3360:	0719      	lsls	r1, r3, #28
    3362:	d42d      	bmi.n	33c0 <__swsetup_r+0x88>
    3364:	06d9      	lsls	r1, r3, #27
    3366:	d411      	bmi.n	338c <__swsetup_r+0x54>
    3368:	2309      	movs	r3, #9
    336a:	2001      	movs	r0, #1
    336c:	6033      	str	r3, [r6, #0]
    336e:	3337      	adds	r3, #55	; 0x37
    3370:	4313      	orrs	r3, r2
    3372:	81a3      	strh	r3, [r4, #12]
    3374:	4240      	negs	r0, r0
    3376:	bd70      	pop	{r4, r5, r6, pc}
    3378:	4b28      	ldr	r3, [pc, #160]	; (341c <__swsetup_r+0xe4>)
    337a:	429c      	cmp	r4, r3
    337c:	d101      	bne.n	3382 <__swsetup_r+0x4a>
    337e:	68ac      	ldr	r4, [r5, #8]
    3380:	e7eb      	b.n	335a <__swsetup_r+0x22>
    3382:	4b27      	ldr	r3, [pc, #156]	; (3420 <__swsetup_r+0xe8>)
    3384:	429c      	cmp	r4, r3
    3386:	d1e8      	bne.n	335a <__swsetup_r+0x22>
    3388:	68ec      	ldr	r4, [r5, #12]
    338a:	e7e6      	b.n	335a <__swsetup_r+0x22>
    338c:	075b      	lsls	r3, r3, #29
    338e:	d513      	bpl.n	33b8 <__swsetup_r+0x80>
    3390:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3392:	2900      	cmp	r1, #0
    3394:	d008      	beq.n	33a8 <__swsetup_r+0x70>
    3396:	0023      	movs	r3, r4
    3398:	3344      	adds	r3, #68	; 0x44
    339a:	4299      	cmp	r1, r3
    339c:	d002      	beq.n	33a4 <__swsetup_r+0x6c>
    339e:	0030      	movs	r0, r6
    33a0:	f000 fa44 	bl	382c <_free_r>
    33a4:	2300      	movs	r3, #0
    33a6:	6363      	str	r3, [r4, #52]	; 0x34
    33a8:	2224      	movs	r2, #36	; 0x24
    33aa:	89a3      	ldrh	r3, [r4, #12]
    33ac:	4393      	bics	r3, r2
    33ae:	81a3      	strh	r3, [r4, #12]
    33b0:	2300      	movs	r3, #0
    33b2:	6063      	str	r3, [r4, #4]
    33b4:	6923      	ldr	r3, [r4, #16]
    33b6:	6023      	str	r3, [r4, #0]
    33b8:	2308      	movs	r3, #8
    33ba:	89a2      	ldrh	r2, [r4, #12]
    33bc:	4313      	orrs	r3, r2
    33be:	81a3      	strh	r3, [r4, #12]
    33c0:	6923      	ldr	r3, [r4, #16]
    33c2:	2b00      	cmp	r3, #0
    33c4:	d10b      	bne.n	33de <__swsetup_r+0xa6>
    33c6:	21a0      	movs	r1, #160	; 0xa0
    33c8:	2280      	movs	r2, #128	; 0x80
    33ca:	89a3      	ldrh	r3, [r4, #12]
    33cc:	0089      	lsls	r1, r1, #2
    33ce:	0092      	lsls	r2, r2, #2
    33d0:	400b      	ands	r3, r1
    33d2:	4293      	cmp	r3, r2
    33d4:	d003      	beq.n	33de <__swsetup_r+0xa6>
    33d6:	0021      	movs	r1, r4
    33d8:	0030      	movs	r0, r6
    33da:	f000 f9d9 	bl	3790 <__smakebuf_r>
    33de:	2301      	movs	r3, #1
    33e0:	89a2      	ldrh	r2, [r4, #12]
    33e2:	4013      	ands	r3, r2
    33e4:	d011      	beq.n	340a <__swsetup_r+0xd2>
    33e6:	2300      	movs	r3, #0
    33e8:	60a3      	str	r3, [r4, #8]
    33ea:	6963      	ldr	r3, [r4, #20]
    33ec:	425b      	negs	r3, r3
    33ee:	61a3      	str	r3, [r4, #24]
    33f0:	2000      	movs	r0, #0
    33f2:	6923      	ldr	r3, [r4, #16]
    33f4:	4283      	cmp	r3, r0
    33f6:	d1be      	bne.n	3376 <__swsetup_r+0x3e>
    33f8:	230c      	movs	r3, #12
    33fa:	5ee2      	ldrsh	r2, [r4, r3]
    33fc:	0613      	lsls	r3, r2, #24
    33fe:	d5ba      	bpl.n	3376 <__swsetup_r+0x3e>
    3400:	2340      	movs	r3, #64	; 0x40
    3402:	4313      	orrs	r3, r2
    3404:	81a3      	strh	r3, [r4, #12]
    3406:	3801      	subs	r0, #1
    3408:	e7b5      	b.n	3376 <__swsetup_r+0x3e>
    340a:	0792      	lsls	r2, r2, #30
    340c:	d400      	bmi.n	3410 <__swsetup_r+0xd8>
    340e:	6963      	ldr	r3, [r4, #20]
    3410:	60a3      	str	r3, [r4, #8]
    3412:	e7ed      	b.n	33f0 <__swsetup_r+0xb8>
    3414:	2000004c 	.word	0x2000004c
    3418:	00004538 	.word	0x00004538
    341c:	00004558 	.word	0x00004558
    3420:	00004518 	.word	0x00004518

00003424 <__sflush_r>:
    3424:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3426:	898a      	ldrh	r2, [r1, #12]
    3428:	0005      	movs	r5, r0
    342a:	000c      	movs	r4, r1
    342c:	0713      	lsls	r3, r2, #28
    342e:	d460      	bmi.n	34f2 <__sflush_r+0xce>
    3430:	684b      	ldr	r3, [r1, #4]
    3432:	2b00      	cmp	r3, #0
    3434:	dc04      	bgt.n	3440 <__sflush_r+0x1c>
    3436:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3438:	2b00      	cmp	r3, #0
    343a:	dc01      	bgt.n	3440 <__sflush_r+0x1c>
    343c:	2000      	movs	r0, #0
    343e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3440:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3442:	2f00      	cmp	r7, #0
    3444:	d0fa      	beq.n	343c <__sflush_r+0x18>
    3446:	2300      	movs	r3, #0
    3448:	682e      	ldr	r6, [r5, #0]
    344a:	602b      	str	r3, [r5, #0]
    344c:	2380      	movs	r3, #128	; 0x80
    344e:	015b      	lsls	r3, r3, #5
    3450:	401a      	ands	r2, r3
    3452:	d034      	beq.n	34be <__sflush_r+0x9a>
    3454:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3456:	89a3      	ldrh	r3, [r4, #12]
    3458:	075b      	lsls	r3, r3, #29
    345a:	d506      	bpl.n	346a <__sflush_r+0x46>
    345c:	6863      	ldr	r3, [r4, #4]
    345e:	1ac0      	subs	r0, r0, r3
    3460:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3462:	2b00      	cmp	r3, #0
    3464:	d001      	beq.n	346a <__sflush_r+0x46>
    3466:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3468:	1ac0      	subs	r0, r0, r3
    346a:	0002      	movs	r2, r0
    346c:	6a21      	ldr	r1, [r4, #32]
    346e:	2300      	movs	r3, #0
    3470:	0028      	movs	r0, r5
    3472:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3474:	47b8      	blx	r7
    3476:	89a1      	ldrh	r1, [r4, #12]
    3478:	1c43      	adds	r3, r0, #1
    347a:	d106      	bne.n	348a <__sflush_r+0x66>
    347c:	682b      	ldr	r3, [r5, #0]
    347e:	2b1d      	cmp	r3, #29
    3480:	d831      	bhi.n	34e6 <__sflush_r+0xc2>
    3482:	4a2c      	ldr	r2, [pc, #176]	; (3534 <__sflush_r+0x110>)
    3484:	40da      	lsrs	r2, r3
    3486:	07d3      	lsls	r3, r2, #31
    3488:	d52d      	bpl.n	34e6 <__sflush_r+0xc2>
    348a:	2300      	movs	r3, #0
    348c:	6063      	str	r3, [r4, #4]
    348e:	6923      	ldr	r3, [r4, #16]
    3490:	6023      	str	r3, [r4, #0]
    3492:	04cb      	lsls	r3, r1, #19
    3494:	d505      	bpl.n	34a2 <__sflush_r+0x7e>
    3496:	1c43      	adds	r3, r0, #1
    3498:	d102      	bne.n	34a0 <__sflush_r+0x7c>
    349a:	682b      	ldr	r3, [r5, #0]
    349c:	2b00      	cmp	r3, #0
    349e:	d100      	bne.n	34a2 <__sflush_r+0x7e>
    34a0:	6560      	str	r0, [r4, #84]	; 0x54
    34a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    34a4:	602e      	str	r6, [r5, #0]
    34a6:	2900      	cmp	r1, #0
    34a8:	d0c8      	beq.n	343c <__sflush_r+0x18>
    34aa:	0023      	movs	r3, r4
    34ac:	3344      	adds	r3, #68	; 0x44
    34ae:	4299      	cmp	r1, r3
    34b0:	d002      	beq.n	34b8 <__sflush_r+0x94>
    34b2:	0028      	movs	r0, r5
    34b4:	f000 f9ba 	bl	382c <_free_r>
    34b8:	2000      	movs	r0, #0
    34ba:	6360      	str	r0, [r4, #52]	; 0x34
    34bc:	e7bf      	b.n	343e <__sflush_r+0x1a>
    34be:	2301      	movs	r3, #1
    34c0:	6a21      	ldr	r1, [r4, #32]
    34c2:	0028      	movs	r0, r5
    34c4:	47b8      	blx	r7
    34c6:	1c43      	adds	r3, r0, #1
    34c8:	d1c5      	bne.n	3456 <__sflush_r+0x32>
    34ca:	682b      	ldr	r3, [r5, #0]
    34cc:	2b00      	cmp	r3, #0
    34ce:	d0c2      	beq.n	3456 <__sflush_r+0x32>
    34d0:	2b1d      	cmp	r3, #29
    34d2:	d001      	beq.n	34d8 <__sflush_r+0xb4>
    34d4:	2b16      	cmp	r3, #22
    34d6:	d101      	bne.n	34dc <__sflush_r+0xb8>
    34d8:	602e      	str	r6, [r5, #0]
    34da:	e7af      	b.n	343c <__sflush_r+0x18>
    34dc:	2340      	movs	r3, #64	; 0x40
    34de:	89a2      	ldrh	r2, [r4, #12]
    34e0:	4313      	orrs	r3, r2
    34e2:	81a3      	strh	r3, [r4, #12]
    34e4:	e7ab      	b.n	343e <__sflush_r+0x1a>
    34e6:	2340      	movs	r3, #64	; 0x40
    34e8:	430b      	orrs	r3, r1
    34ea:	2001      	movs	r0, #1
    34ec:	81a3      	strh	r3, [r4, #12]
    34ee:	4240      	negs	r0, r0
    34f0:	e7a5      	b.n	343e <__sflush_r+0x1a>
    34f2:	690f      	ldr	r7, [r1, #16]
    34f4:	2f00      	cmp	r7, #0
    34f6:	d0a1      	beq.n	343c <__sflush_r+0x18>
    34f8:	680b      	ldr	r3, [r1, #0]
    34fa:	600f      	str	r7, [r1, #0]
    34fc:	1bdb      	subs	r3, r3, r7
    34fe:	9301      	str	r3, [sp, #4]
    3500:	2300      	movs	r3, #0
    3502:	0792      	lsls	r2, r2, #30
    3504:	d100      	bne.n	3508 <__sflush_r+0xe4>
    3506:	694b      	ldr	r3, [r1, #20]
    3508:	60a3      	str	r3, [r4, #8]
    350a:	9b01      	ldr	r3, [sp, #4]
    350c:	2b00      	cmp	r3, #0
    350e:	dc00      	bgt.n	3512 <__sflush_r+0xee>
    3510:	e794      	b.n	343c <__sflush_r+0x18>
    3512:	9b01      	ldr	r3, [sp, #4]
    3514:	003a      	movs	r2, r7
    3516:	6a21      	ldr	r1, [r4, #32]
    3518:	0028      	movs	r0, r5
    351a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    351c:	47b0      	blx	r6
    351e:	2800      	cmp	r0, #0
    3520:	dc03      	bgt.n	352a <__sflush_r+0x106>
    3522:	2340      	movs	r3, #64	; 0x40
    3524:	89a2      	ldrh	r2, [r4, #12]
    3526:	4313      	orrs	r3, r2
    3528:	e7df      	b.n	34ea <__sflush_r+0xc6>
    352a:	9b01      	ldr	r3, [sp, #4]
    352c:	183f      	adds	r7, r7, r0
    352e:	1a1b      	subs	r3, r3, r0
    3530:	9301      	str	r3, [sp, #4]
    3532:	e7ea      	b.n	350a <__sflush_r+0xe6>
    3534:	20400001 	.word	0x20400001

00003538 <_fflush_r>:
    3538:	690b      	ldr	r3, [r1, #16]
    353a:	b570      	push	{r4, r5, r6, lr}
    353c:	0005      	movs	r5, r0
    353e:	000c      	movs	r4, r1
    3540:	2b00      	cmp	r3, #0
    3542:	d101      	bne.n	3548 <_fflush_r+0x10>
    3544:	2000      	movs	r0, #0
    3546:	bd70      	pop	{r4, r5, r6, pc}
    3548:	2800      	cmp	r0, #0
    354a:	d004      	beq.n	3556 <_fflush_r+0x1e>
    354c:	6983      	ldr	r3, [r0, #24]
    354e:	2b00      	cmp	r3, #0
    3550:	d101      	bne.n	3556 <_fflush_r+0x1e>
    3552:	f000 f85f 	bl	3614 <__sinit>
    3556:	4b0b      	ldr	r3, [pc, #44]	; (3584 <_fflush_r+0x4c>)
    3558:	429c      	cmp	r4, r3
    355a:	d109      	bne.n	3570 <_fflush_r+0x38>
    355c:	686c      	ldr	r4, [r5, #4]
    355e:	220c      	movs	r2, #12
    3560:	5ea3      	ldrsh	r3, [r4, r2]
    3562:	2b00      	cmp	r3, #0
    3564:	d0ee      	beq.n	3544 <_fflush_r+0xc>
    3566:	0021      	movs	r1, r4
    3568:	0028      	movs	r0, r5
    356a:	f7ff ff5b 	bl	3424 <__sflush_r>
    356e:	e7ea      	b.n	3546 <_fflush_r+0xe>
    3570:	4b05      	ldr	r3, [pc, #20]	; (3588 <_fflush_r+0x50>)
    3572:	429c      	cmp	r4, r3
    3574:	d101      	bne.n	357a <_fflush_r+0x42>
    3576:	68ac      	ldr	r4, [r5, #8]
    3578:	e7f1      	b.n	355e <_fflush_r+0x26>
    357a:	4b04      	ldr	r3, [pc, #16]	; (358c <_fflush_r+0x54>)
    357c:	429c      	cmp	r4, r3
    357e:	d1ee      	bne.n	355e <_fflush_r+0x26>
    3580:	68ec      	ldr	r4, [r5, #12]
    3582:	e7ec      	b.n	355e <_fflush_r+0x26>
    3584:	00004538 	.word	0x00004538
    3588:	00004558 	.word	0x00004558
    358c:	00004518 	.word	0x00004518

00003590 <_cleanup_r>:
    3590:	b510      	push	{r4, lr}
    3592:	4902      	ldr	r1, [pc, #8]	; (359c <_cleanup_r+0xc>)
    3594:	f000 f8b2 	bl	36fc <_fwalk_reent>
    3598:	bd10      	pop	{r4, pc}
    359a:	46c0      	nop			; (mov r8, r8)
    359c:	00003539 	.word	0x00003539

000035a0 <std.isra.0>:
    35a0:	2300      	movs	r3, #0
    35a2:	b510      	push	{r4, lr}
    35a4:	0004      	movs	r4, r0
    35a6:	6003      	str	r3, [r0, #0]
    35a8:	6043      	str	r3, [r0, #4]
    35aa:	6083      	str	r3, [r0, #8]
    35ac:	8181      	strh	r1, [r0, #12]
    35ae:	6643      	str	r3, [r0, #100]	; 0x64
    35b0:	81c2      	strh	r2, [r0, #14]
    35b2:	6103      	str	r3, [r0, #16]
    35b4:	6143      	str	r3, [r0, #20]
    35b6:	6183      	str	r3, [r0, #24]
    35b8:	0019      	movs	r1, r3
    35ba:	2208      	movs	r2, #8
    35bc:	305c      	adds	r0, #92	; 0x5c
    35be:	f7ff fd0a 	bl	2fd6 <memset>
    35c2:	4b05      	ldr	r3, [pc, #20]	; (35d8 <std.isra.0+0x38>)
    35c4:	6224      	str	r4, [r4, #32]
    35c6:	6263      	str	r3, [r4, #36]	; 0x24
    35c8:	4b04      	ldr	r3, [pc, #16]	; (35dc <std.isra.0+0x3c>)
    35ca:	62a3      	str	r3, [r4, #40]	; 0x28
    35cc:	4b04      	ldr	r3, [pc, #16]	; (35e0 <std.isra.0+0x40>)
    35ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    35d0:	4b04      	ldr	r3, [pc, #16]	; (35e4 <std.isra.0+0x44>)
    35d2:	6323      	str	r3, [r4, #48]	; 0x30
    35d4:	bd10      	pop	{r4, pc}
    35d6:	46c0      	nop			; (mov r8, r8)
    35d8:	00003f7d 	.word	0x00003f7d
    35dc:	00003fa5 	.word	0x00003fa5
    35e0:	00003fdd 	.word	0x00003fdd
    35e4:	00004009 	.word	0x00004009

000035e8 <__sfmoreglue>:
    35e8:	b570      	push	{r4, r5, r6, lr}
    35ea:	2568      	movs	r5, #104	; 0x68
    35ec:	1e4a      	subs	r2, r1, #1
    35ee:	4355      	muls	r5, r2
    35f0:	000e      	movs	r6, r1
    35f2:	0029      	movs	r1, r5
    35f4:	3174      	adds	r1, #116	; 0x74
    35f6:	f000 f963 	bl	38c0 <_malloc_r>
    35fa:	1e04      	subs	r4, r0, #0
    35fc:	d008      	beq.n	3610 <__sfmoreglue+0x28>
    35fe:	2100      	movs	r1, #0
    3600:	002a      	movs	r2, r5
    3602:	6001      	str	r1, [r0, #0]
    3604:	6046      	str	r6, [r0, #4]
    3606:	300c      	adds	r0, #12
    3608:	60a0      	str	r0, [r4, #8]
    360a:	3268      	adds	r2, #104	; 0x68
    360c:	f7ff fce3 	bl	2fd6 <memset>
    3610:	0020      	movs	r0, r4
    3612:	bd70      	pop	{r4, r5, r6, pc}

00003614 <__sinit>:
    3614:	6983      	ldr	r3, [r0, #24]
    3616:	b513      	push	{r0, r1, r4, lr}
    3618:	0004      	movs	r4, r0
    361a:	2b00      	cmp	r3, #0
    361c:	d128      	bne.n	3670 <__sinit+0x5c>
    361e:	6483      	str	r3, [r0, #72]	; 0x48
    3620:	64c3      	str	r3, [r0, #76]	; 0x4c
    3622:	6503      	str	r3, [r0, #80]	; 0x50
    3624:	4b13      	ldr	r3, [pc, #76]	; (3674 <__sinit+0x60>)
    3626:	4a14      	ldr	r2, [pc, #80]	; (3678 <__sinit+0x64>)
    3628:	681b      	ldr	r3, [r3, #0]
    362a:	6282      	str	r2, [r0, #40]	; 0x28
    362c:	9301      	str	r3, [sp, #4]
    362e:	4298      	cmp	r0, r3
    3630:	d101      	bne.n	3636 <__sinit+0x22>
    3632:	2301      	movs	r3, #1
    3634:	6183      	str	r3, [r0, #24]
    3636:	0020      	movs	r0, r4
    3638:	f000 f820 	bl	367c <__sfp>
    363c:	6060      	str	r0, [r4, #4]
    363e:	0020      	movs	r0, r4
    3640:	f000 f81c 	bl	367c <__sfp>
    3644:	60a0      	str	r0, [r4, #8]
    3646:	0020      	movs	r0, r4
    3648:	f000 f818 	bl	367c <__sfp>
    364c:	2200      	movs	r2, #0
    364e:	60e0      	str	r0, [r4, #12]
    3650:	2104      	movs	r1, #4
    3652:	6860      	ldr	r0, [r4, #4]
    3654:	f7ff ffa4 	bl	35a0 <std.isra.0>
    3658:	2201      	movs	r2, #1
    365a:	2109      	movs	r1, #9
    365c:	68a0      	ldr	r0, [r4, #8]
    365e:	f7ff ff9f 	bl	35a0 <std.isra.0>
    3662:	2202      	movs	r2, #2
    3664:	2112      	movs	r1, #18
    3666:	68e0      	ldr	r0, [r4, #12]
    3668:	f7ff ff9a 	bl	35a0 <std.isra.0>
    366c:	2301      	movs	r3, #1
    366e:	61a3      	str	r3, [r4, #24]
    3670:	bd13      	pop	{r0, r1, r4, pc}
    3672:	46c0      	nop			; (mov r8, r8)
    3674:	00004514 	.word	0x00004514
    3678:	00003591 	.word	0x00003591

0000367c <__sfp>:
    367c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    367e:	4b1e      	ldr	r3, [pc, #120]	; (36f8 <__sfp+0x7c>)
    3680:	0007      	movs	r7, r0
    3682:	681e      	ldr	r6, [r3, #0]
    3684:	69b3      	ldr	r3, [r6, #24]
    3686:	2b00      	cmp	r3, #0
    3688:	d102      	bne.n	3690 <__sfp+0x14>
    368a:	0030      	movs	r0, r6
    368c:	f7ff ffc2 	bl	3614 <__sinit>
    3690:	3648      	adds	r6, #72	; 0x48
    3692:	68b4      	ldr	r4, [r6, #8]
    3694:	6873      	ldr	r3, [r6, #4]
    3696:	3b01      	subs	r3, #1
    3698:	d504      	bpl.n	36a4 <__sfp+0x28>
    369a:	6833      	ldr	r3, [r6, #0]
    369c:	2b00      	cmp	r3, #0
    369e:	d007      	beq.n	36b0 <__sfp+0x34>
    36a0:	6836      	ldr	r6, [r6, #0]
    36a2:	e7f6      	b.n	3692 <__sfp+0x16>
    36a4:	220c      	movs	r2, #12
    36a6:	5ea5      	ldrsh	r5, [r4, r2]
    36a8:	2d00      	cmp	r5, #0
    36aa:	d00d      	beq.n	36c8 <__sfp+0x4c>
    36ac:	3468      	adds	r4, #104	; 0x68
    36ae:	e7f2      	b.n	3696 <__sfp+0x1a>
    36b0:	2104      	movs	r1, #4
    36b2:	0038      	movs	r0, r7
    36b4:	f7ff ff98 	bl	35e8 <__sfmoreglue>
    36b8:	6030      	str	r0, [r6, #0]
    36ba:	2800      	cmp	r0, #0
    36bc:	d1f0      	bne.n	36a0 <__sfp+0x24>
    36be:	230c      	movs	r3, #12
    36c0:	0004      	movs	r4, r0
    36c2:	603b      	str	r3, [r7, #0]
    36c4:	0020      	movs	r0, r4
    36c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    36c8:	2301      	movs	r3, #1
    36ca:	0020      	movs	r0, r4
    36cc:	425b      	negs	r3, r3
    36ce:	81e3      	strh	r3, [r4, #14]
    36d0:	3302      	adds	r3, #2
    36d2:	81a3      	strh	r3, [r4, #12]
    36d4:	6665      	str	r5, [r4, #100]	; 0x64
    36d6:	6025      	str	r5, [r4, #0]
    36d8:	60a5      	str	r5, [r4, #8]
    36da:	6065      	str	r5, [r4, #4]
    36dc:	6125      	str	r5, [r4, #16]
    36de:	6165      	str	r5, [r4, #20]
    36e0:	61a5      	str	r5, [r4, #24]
    36e2:	2208      	movs	r2, #8
    36e4:	0029      	movs	r1, r5
    36e6:	305c      	adds	r0, #92	; 0x5c
    36e8:	f7ff fc75 	bl	2fd6 <memset>
    36ec:	6365      	str	r5, [r4, #52]	; 0x34
    36ee:	63a5      	str	r5, [r4, #56]	; 0x38
    36f0:	64a5      	str	r5, [r4, #72]	; 0x48
    36f2:	64e5      	str	r5, [r4, #76]	; 0x4c
    36f4:	e7e6      	b.n	36c4 <__sfp+0x48>
    36f6:	46c0      	nop			; (mov r8, r8)
    36f8:	00004514 	.word	0x00004514

000036fc <_fwalk_reent>:
    36fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    36fe:	0004      	movs	r4, r0
    3700:	0007      	movs	r7, r0
    3702:	2600      	movs	r6, #0
    3704:	9101      	str	r1, [sp, #4]
    3706:	3448      	adds	r4, #72	; 0x48
    3708:	2c00      	cmp	r4, #0
    370a:	d101      	bne.n	3710 <_fwalk_reent+0x14>
    370c:	0030      	movs	r0, r6
    370e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3710:	6863      	ldr	r3, [r4, #4]
    3712:	68a5      	ldr	r5, [r4, #8]
    3714:	9300      	str	r3, [sp, #0]
    3716:	9b00      	ldr	r3, [sp, #0]
    3718:	3b01      	subs	r3, #1
    371a:	9300      	str	r3, [sp, #0]
    371c:	d501      	bpl.n	3722 <_fwalk_reent+0x26>
    371e:	6824      	ldr	r4, [r4, #0]
    3720:	e7f2      	b.n	3708 <_fwalk_reent+0xc>
    3722:	89ab      	ldrh	r3, [r5, #12]
    3724:	2b01      	cmp	r3, #1
    3726:	d908      	bls.n	373a <_fwalk_reent+0x3e>
    3728:	220e      	movs	r2, #14
    372a:	5eab      	ldrsh	r3, [r5, r2]
    372c:	3301      	adds	r3, #1
    372e:	d004      	beq.n	373a <_fwalk_reent+0x3e>
    3730:	0029      	movs	r1, r5
    3732:	0038      	movs	r0, r7
    3734:	9b01      	ldr	r3, [sp, #4]
    3736:	4798      	blx	r3
    3738:	4306      	orrs	r6, r0
    373a:	3568      	adds	r5, #104	; 0x68
    373c:	e7eb      	b.n	3716 <_fwalk_reent+0x1a>
	...

00003740 <__swhatbuf_r>:
    3740:	b570      	push	{r4, r5, r6, lr}
    3742:	000e      	movs	r6, r1
    3744:	001d      	movs	r5, r3
    3746:	230e      	movs	r3, #14
    3748:	5ec9      	ldrsh	r1, [r1, r3]
    374a:	b090      	sub	sp, #64	; 0x40
    374c:	0014      	movs	r4, r2
    374e:	2900      	cmp	r1, #0
    3750:	da07      	bge.n	3762 <__swhatbuf_r+0x22>
    3752:	2300      	movs	r3, #0
    3754:	602b      	str	r3, [r5, #0]
    3756:	89b3      	ldrh	r3, [r6, #12]
    3758:	061b      	lsls	r3, r3, #24
    375a:	d411      	bmi.n	3780 <__swhatbuf_r+0x40>
    375c:	2380      	movs	r3, #128	; 0x80
    375e:	00db      	lsls	r3, r3, #3
    3760:	e00f      	b.n	3782 <__swhatbuf_r+0x42>
    3762:	aa01      	add	r2, sp, #4
    3764:	f000 fc7c 	bl	4060 <_fstat_r>
    3768:	2800      	cmp	r0, #0
    376a:	dbf2      	blt.n	3752 <__swhatbuf_r+0x12>
    376c:	22f0      	movs	r2, #240	; 0xf0
    376e:	9b02      	ldr	r3, [sp, #8]
    3770:	0212      	lsls	r2, r2, #8
    3772:	4013      	ands	r3, r2
    3774:	4a05      	ldr	r2, [pc, #20]	; (378c <__swhatbuf_r+0x4c>)
    3776:	189b      	adds	r3, r3, r2
    3778:	425a      	negs	r2, r3
    377a:	4153      	adcs	r3, r2
    377c:	602b      	str	r3, [r5, #0]
    377e:	e7ed      	b.n	375c <__swhatbuf_r+0x1c>
    3780:	2340      	movs	r3, #64	; 0x40
    3782:	2000      	movs	r0, #0
    3784:	6023      	str	r3, [r4, #0]
    3786:	b010      	add	sp, #64	; 0x40
    3788:	bd70      	pop	{r4, r5, r6, pc}
    378a:	46c0      	nop			; (mov r8, r8)
    378c:	ffffe000 	.word	0xffffe000

00003790 <__smakebuf_r>:
    3790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3792:	2602      	movs	r6, #2
    3794:	898b      	ldrh	r3, [r1, #12]
    3796:	0005      	movs	r5, r0
    3798:	000c      	movs	r4, r1
    379a:	4233      	tst	r3, r6
    379c:	d006      	beq.n	37ac <__smakebuf_r+0x1c>
    379e:	0023      	movs	r3, r4
    37a0:	3347      	adds	r3, #71	; 0x47
    37a2:	6023      	str	r3, [r4, #0]
    37a4:	6123      	str	r3, [r4, #16]
    37a6:	2301      	movs	r3, #1
    37a8:	6163      	str	r3, [r4, #20]
    37aa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    37ac:	ab01      	add	r3, sp, #4
    37ae:	466a      	mov	r2, sp
    37b0:	f7ff ffc6 	bl	3740 <__swhatbuf_r>
    37b4:	9900      	ldr	r1, [sp, #0]
    37b6:	0007      	movs	r7, r0
    37b8:	0028      	movs	r0, r5
    37ba:	f000 f881 	bl	38c0 <_malloc_r>
    37be:	2800      	cmp	r0, #0
    37c0:	d108      	bne.n	37d4 <__smakebuf_r+0x44>
    37c2:	220c      	movs	r2, #12
    37c4:	5ea3      	ldrsh	r3, [r4, r2]
    37c6:	059a      	lsls	r2, r3, #22
    37c8:	d4ef      	bmi.n	37aa <__smakebuf_r+0x1a>
    37ca:	2203      	movs	r2, #3
    37cc:	4393      	bics	r3, r2
    37ce:	431e      	orrs	r6, r3
    37d0:	81a6      	strh	r6, [r4, #12]
    37d2:	e7e4      	b.n	379e <__smakebuf_r+0xe>
    37d4:	4b0f      	ldr	r3, [pc, #60]	; (3814 <__smakebuf_r+0x84>)
    37d6:	62ab      	str	r3, [r5, #40]	; 0x28
    37d8:	2380      	movs	r3, #128	; 0x80
    37da:	89a2      	ldrh	r2, [r4, #12]
    37dc:	6020      	str	r0, [r4, #0]
    37de:	4313      	orrs	r3, r2
    37e0:	81a3      	strh	r3, [r4, #12]
    37e2:	9b00      	ldr	r3, [sp, #0]
    37e4:	6120      	str	r0, [r4, #16]
    37e6:	6163      	str	r3, [r4, #20]
    37e8:	9b01      	ldr	r3, [sp, #4]
    37ea:	2b00      	cmp	r3, #0
    37ec:	d00d      	beq.n	380a <__smakebuf_r+0x7a>
    37ee:	230e      	movs	r3, #14
    37f0:	5ee1      	ldrsh	r1, [r4, r3]
    37f2:	0028      	movs	r0, r5
    37f4:	f000 fc46 	bl	4084 <_isatty_r>
    37f8:	2800      	cmp	r0, #0
    37fa:	d006      	beq.n	380a <__smakebuf_r+0x7a>
    37fc:	2203      	movs	r2, #3
    37fe:	89a3      	ldrh	r3, [r4, #12]
    3800:	4393      	bics	r3, r2
    3802:	001a      	movs	r2, r3
    3804:	2301      	movs	r3, #1
    3806:	4313      	orrs	r3, r2
    3808:	81a3      	strh	r3, [r4, #12]
    380a:	89a0      	ldrh	r0, [r4, #12]
    380c:	4338      	orrs	r0, r7
    380e:	81a0      	strh	r0, [r4, #12]
    3810:	e7cb      	b.n	37aa <__smakebuf_r+0x1a>
    3812:	46c0      	nop			; (mov r8, r8)
    3814:	00003591 	.word	0x00003591

00003818 <malloc>:
    3818:	b510      	push	{r4, lr}
    381a:	4b03      	ldr	r3, [pc, #12]	; (3828 <malloc+0x10>)
    381c:	0001      	movs	r1, r0
    381e:	6818      	ldr	r0, [r3, #0]
    3820:	f000 f84e 	bl	38c0 <_malloc_r>
    3824:	bd10      	pop	{r4, pc}
    3826:	46c0      	nop			; (mov r8, r8)
    3828:	2000004c 	.word	0x2000004c

0000382c <_free_r>:
    382c:	b570      	push	{r4, r5, r6, lr}
    382e:	0005      	movs	r5, r0
    3830:	2900      	cmp	r1, #0
    3832:	d010      	beq.n	3856 <_free_r+0x2a>
    3834:	1f0c      	subs	r4, r1, #4
    3836:	6823      	ldr	r3, [r4, #0]
    3838:	2b00      	cmp	r3, #0
    383a:	da00      	bge.n	383e <_free_r+0x12>
    383c:	18e4      	adds	r4, r4, r3
    383e:	0028      	movs	r0, r5
    3840:	f000 fc63 	bl	410a <__malloc_lock>
    3844:	4a1d      	ldr	r2, [pc, #116]	; (38bc <_free_r+0x90>)
    3846:	6813      	ldr	r3, [r2, #0]
    3848:	2b00      	cmp	r3, #0
    384a:	d105      	bne.n	3858 <_free_r+0x2c>
    384c:	6063      	str	r3, [r4, #4]
    384e:	6014      	str	r4, [r2, #0]
    3850:	0028      	movs	r0, r5
    3852:	f000 fc5b 	bl	410c <__malloc_unlock>
    3856:	bd70      	pop	{r4, r5, r6, pc}
    3858:	42a3      	cmp	r3, r4
    385a:	d909      	bls.n	3870 <_free_r+0x44>
    385c:	6821      	ldr	r1, [r4, #0]
    385e:	1860      	adds	r0, r4, r1
    3860:	4283      	cmp	r3, r0
    3862:	d1f3      	bne.n	384c <_free_r+0x20>
    3864:	6818      	ldr	r0, [r3, #0]
    3866:	685b      	ldr	r3, [r3, #4]
    3868:	1841      	adds	r1, r0, r1
    386a:	6021      	str	r1, [r4, #0]
    386c:	e7ee      	b.n	384c <_free_r+0x20>
    386e:	0013      	movs	r3, r2
    3870:	685a      	ldr	r2, [r3, #4]
    3872:	2a00      	cmp	r2, #0
    3874:	d001      	beq.n	387a <_free_r+0x4e>
    3876:	42a2      	cmp	r2, r4
    3878:	d9f9      	bls.n	386e <_free_r+0x42>
    387a:	6819      	ldr	r1, [r3, #0]
    387c:	1858      	adds	r0, r3, r1
    387e:	42a0      	cmp	r0, r4
    3880:	d10b      	bne.n	389a <_free_r+0x6e>
    3882:	6820      	ldr	r0, [r4, #0]
    3884:	1809      	adds	r1, r1, r0
    3886:	1858      	adds	r0, r3, r1
    3888:	6019      	str	r1, [r3, #0]
    388a:	4282      	cmp	r2, r0
    388c:	d1e0      	bne.n	3850 <_free_r+0x24>
    388e:	6810      	ldr	r0, [r2, #0]
    3890:	6852      	ldr	r2, [r2, #4]
    3892:	1841      	adds	r1, r0, r1
    3894:	6019      	str	r1, [r3, #0]
    3896:	605a      	str	r2, [r3, #4]
    3898:	e7da      	b.n	3850 <_free_r+0x24>
    389a:	42a0      	cmp	r0, r4
    389c:	d902      	bls.n	38a4 <_free_r+0x78>
    389e:	230c      	movs	r3, #12
    38a0:	602b      	str	r3, [r5, #0]
    38a2:	e7d5      	b.n	3850 <_free_r+0x24>
    38a4:	6821      	ldr	r1, [r4, #0]
    38a6:	1860      	adds	r0, r4, r1
    38a8:	4282      	cmp	r2, r0
    38aa:	d103      	bne.n	38b4 <_free_r+0x88>
    38ac:	6810      	ldr	r0, [r2, #0]
    38ae:	6852      	ldr	r2, [r2, #4]
    38b0:	1841      	adds	r1, r0, r1
    38b2:	6021      	str	r1, [r4, #0]
    38b4:	6062      	str	r2, [r4, #4]
    38b6:	605c      	str	r4, [r3, #4]
    38b8:	e7ca      	b.n	3850 <_free_r+0x24>
    38ba:	46c0      	nop			; (mov r8, r8)
    38bc:	20000384 	.word	0x20000384

000038c0 <_malloc_r>:
    38c0:	2303      	movs	r3, #3
    38c2:	b570      	push	{r4, r5, r6, lr}
    38c4:	1ccd      	adds	r5, r1, #3
    38c6:	439d      	bics	r5, r3
    38c8:	3508      	adds	r5, #8
    38ca:	0006      	movs	r6, r0
    38cc:	2d0c      	cmp	r5, #12
    38ce:	d21e      	bcs.n	390e <_malloc_r+0x4e>
    38d0:	250c      	movs	r5, #12
    38d2:	42a9      	cmp	r1, r5
    38d4:	d81d      	bhi.n	3912 <_malloc_r+0x52>
    38d6:	0030      	movs	r0, r6
    38d8:	f000 fc17 	bl	410a <__malloc_lock>
    38dc:	4a25      	ldr	r2, [pc, #148]	; (3974 <_malloc_r+0xb4>)
    38de:	6814      	ldr	r4, [r2, #0]
    38e0:	0021      	movs	r1, r4
    38e2:	2900      	cmp	r1, #0
    38e4:	d119      	bne.n	391a <_malloc_r+0x5a>
    38e6:	4c24      	ldr	r4, [pc, #144]	; (3978 <_malloc_r+0xb8>)
    38e8:	6823      	ldr	r3, [r4, #0]
    38ea:	2b00      	cmp	r3, #0
    38ec:	d103      	bne.n	38f6 <_malloc_r+0x36>
    38ee:	0030      	movs	r0, r6
    38f0:	f000 fb32 	bl	3f58 <_sbrk_r>
    38f4:	6020      	str	r0, [r4, #0]
    38f6:	0029      	movs	r1, r5
    38f8:	0030      	movs	r0, r6
    38fa:	f000 fb2d 	bl	3f58 <_sbrk_r>
    38fe:	1c43      	adds	r3, r0, #1
    3900:	d12c      	bne.n	395c <_malloc_r+0x9c>
    3902:	230c      	movs	r3, #12
    3904:	0030      	movs	r0, r6
    3906:	6033      	str	r3, [r6, #0]
    3908:	f000 fc00 	bl	410c <__malloc_unlock>
    390c:	e003      	b.n	3916 <_malloc_r+0x56>
    390e:	2d00      	cmp	r5, #0
    3910:	dadf      	bge.n	38d2 <_malloc_r+0x12>
    3912:	230c      	movs	r3, #12
    3914:	6033      	str	r3, [r6, #0]
    3916:	2000      	movs	r0, #0
    3918:	bd70      	pop	{r4, r5, r6, pc}
    391a:	680b      	ldr	r3, [r1, #0]
    391c:	1b5b      	subs	r3, r3, r5
    391e:	d41a      	bmi.n	3956 <_malloc_r+0x96>
    3920:	2b0b      	cmp	r3, #11
    3922:	d903      	bls.n	392c <_malloc_r+0x6c>
    3924:	600b      	str	r3, [r1, #0]
    3926:	18cc      	adds	r4, r1, r3
    3928:	6025      	str	r5, [r4, #0]
    392a:	e003      	b.n	3934 <_malloc_r+0x74>
    392c:	428c      	cmp	r4, r1
    392e:	d10e      	bne.n	394e <_malloc_r+0x8e>
    3930:	6863      	ldr	r3, [r4, #4]
    3932:	6013      	str	r3, [r2, #0]
    3934:	0030      	movs	r0, r6
    3936:	f000 fbe9 	bl	410c <__malloc_unlock>
    393a:	0020      	movs	r0, r4
    393c:	2207      	movs	r2, #7
    393e:	300b      	adds	r0, #11
    3940:	1d23      	adds	r3, r4, #4
    3942:	4390      	bics	r0, r2
    3944:	1ac3      	subs	r3, r0, r3
    3946:	d0e7      	beq.n	3918 <_malloc_r+0x58>
    3948:	425a      	negs	r2, r3
    394a:	50e2      	str	r2, [r4, r3]
    394c:	e7e4      	b.n	3918 <_malloc_r+0x58>
    394e:	684b      	ldr	r3, [r1, #4]
    3950:	6063      	str	r3, [r4, #4]
    3952:	000c      	movs	r4, r1
    3954:	e7ee      	b.n	3934 <_malloc_r+0x74>
    3956:	000c      	movs	r4, r1
    3958:	6849      	ldr	r1, [r1, #4]
    395a:	e7c2      	b.n	38e2 <_malloc_r+0x22>
    395c:	2303      	movs	r3, #3
    395e:	1cc4      	adds	r4, r0, #3
    3960:	439c      	bics	r4, r3
    3962:	42a0      	cmp	r0, r4
    3964:	d0e0      	beq.n	3928 <_malloc_r+0x68>
    3966:	1a21      	subs	r1, r4, r0
    3968:	0030      	movs	r0, r6
    396a:	f000 faf5 	bl	3f58 <_sbrk_r>
    396e:	1c43      	adds	r3, r0, #1
    3970:	d1da      	bne.n	3928 <_malloc_r+0x68>
    3972:	e7c6      	b.n	3902 <_malloc_r+0x42>
    3974:	20000384 	.word	0x20000384
    3978:	20000388 	.word	0x20000388

0000397c <__ssputs_r>:
    397c:	b5f0      	push	{r4, r5, r6, r7, lr}
    397e:	688e      	ldr	r6, [r1, #8]
    3980:	b085      	sub	sp, #20
    3982:	0007      	movs	r7, r0
    3984:	000c      	movs	r4, r1
    3986:	9203      	str	r2, [sp, #12]
    3988:	9301      	str	r3, [sp, #4]
    398a:	429e      	cmp	r6, r3
    398c:	d839      	bhi.n	3a02 <__ssputs_r+0x86>
    398e:	2390      	movs	r3, #144	; 0x90
    3990:	898a      	ldrh	r2, [r1, #12]
    3992:	00db      	lsls	r3, r3, #3
    3994:	421a      	tst	r2, r3
    3996:	d034      	beq.n	3a02 <__ssputs_r+0x86>
    3998:	2503      	movs	r5, #3
    399a:	6909      	ldr	r1, [r1, #16]
    399c:	6823      	ldr	r3, [r4, #0]
    399e:	1a5b      	subs	r3, r3, r1
    39a0:	9302      	str	r3, [sp, #8]
    39a2:	6963      	ldr	r3, [r4, #20]
    39a4:	9802      	ldr	r0, [sp, #8]
    39a6:	435d      	muls	r5, r3
    39a8:	0feb      	lsrs	r3, r5, #31
    39aa:	195d      	adds	r5, r3, r5
    39ac:	9b01      	ldr	r3, [sp, #4]
    39ae:	106d      	asrs	r5, r5, #1
    39b0:	3301      	adds	r3, #1
    39b2:	181b      	adds	r3, r3, r0
    39b4:	42ab      	cmp	r3, r5
    39b6:	d900      	bls.n	39ba <__ssputs_r+0x3e>
    39b8:	001d      	movs	r5, r3
    39ba:	0553      	lsls	r3, r2, #21
    39bc:	d532      	bpl.n	3a24 <__ssputs_r+0xa8>
    39be:	0029      	movs	r1, r5
    39c0:	0038      	movs	r0, r7
    39c2:	f7ff ff7d 	bl	38c0 <_malloc_r>
    39c6:	1e06      	subs	r6, r0, #0
    39c8:	d109      	bne.n	39de <__ssputs_r+0x62>
    39ca:	230c      	movs	r3, #12
    39cc:	603b      	str	r3, [r7, #0]
    39ce:	2340      	movs	r3, #64	; 0x40
    39d0:	2001      	movs	r0, #1
    39d2:	89a2      	ldrh	r2, [r4, #12]
    39d4:	4240      	negs	r0, r0
    39d6:	4313      	orrs	r3, r2
    39d8:	81a3      	strh	r3, [r4, #12]
    39da:	b005      	add	sp, #20
    39dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39de:	9a02      	ldr	r2, [sp, #8]
    39e0:	6921      	ldr	r1, [r4, #16]
    39e2:	f7ff faef 	bl	2fc4 <memcpy>
    39e6:	89a3      	ldrh	r3, [r4, #12]
    39e8:	4a14      	ldr	r2, [pc, #80]	; (3a3c <__ssputs_r+0xc0>)
    39ea:	401a      	ands	r2, r3
    39ec:	2380      	movs	r3, #128	; 0x80
    39ee:	4313      	orrs	r3, r2
    39f0:	81a3      	strh	r3, [r4, #12]
    39f2:	9b02      	ldr	r3, [sp, #8]
    39f4:	6126      	str	r6, [r4, #16]
    39f6:	18f6      	adds	r6, r6, r3
    39f8:	6026      	str	r6, [r4, #0]
    39fa:	6165      	str	r5, [r4, #20]
    39fc:	9e01      	ldr	r6, [sp, #4]
    39fe:	1aed      	subs	r5, r5, r3
    3a00:	60a5      	str	r5, [r4, #8]
    3a02:	9b01      	ldr	r3, [sp, #4]
    3a04:	42b3      	cmp	r3, r6
    3a06:	d200      	bcs.n	3a0a <__ssputs_r+0x8e>
    3a08:	001e      	movs	r6, r3
    3a0a:	0032      	movs	r2, r6
    3a0c:	9903      	ldr	r1, [sp, #12]
    3a0e:	6820      	ldr	r0, [r4, #0]
    3a10:	f000 fb69 	bl	40e6 <memmove>
    3a14:	68a3      	ldr	r3, [r4, #8]
    3a16:	2000      	movs	r0, #0
    3a18:	1b9b      	subs	r3, r3, r6
    3a1a:	60a3      	str	r3, [r4, #8]
    3a1c:	6823      	ldr	r3, [r4, #0]
    3a1e:	199e      	adds	r6, r3, r6
    3a20:	6026      	str	r6, [r4, #0]
    3a22:	e7da      	b.n	39da <__ssputs_r+0x5e>
    3a24:	002a      	movs	r2, r5
    3a26:	0038      	movs	r0, r7
    3a28:	f000 fb71 	bl	410e <_realloc_r>
    3a2c:	1e06      	subs	r6, r0, #0
    3a2e:	d1e0      	bne.n	39f2 <__ssputs_r+0x76>
    3a30:	6921      	ldr	r1, [r4, #16]
    3a32:	0038      	movs	r0, r7
    3a34:	f7ff fefa 	bl	382c <_free_r>
    3a38:	e7c7      	b.n	39ca <__ssputs_r+0x4e>
    3a3a:	46c0      	nop			; (mov r8, r8)
    3a3c:	fffffb7f 	.word	0xfffffb7f

00003a40 <_svfiprintf_r>:
    3a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a42:	b09f      	sub	sp, #124	; 0x7c
    3a44:	9002      	str	r0, [sp, #8]
    3a46:	9305      	str	r3, [sp, #20]
    3a48:	898b      	ldrh	r3, [r1, #12]
    3a4a:	000f      	movs	r7, r1
    3a4c:	0016      	movs	r6, r2
    3a4e:	061b      	lsls	r3, r3, #24
    3a50:	d511      	bpl.n	3a76 <_svfiprintf_r+0x36>
    3a52:	690b      	ldr	r3, [r1, #16]
    3a54:	2b00      	cmp	r3, #0
    3a56:	d10e      	bne.n	3a76 <_svfiprintf_r+0x36>
    3a58:	2140      	movs	r1, #64	; 0x40
    3a5a:	f7ff ff31 	bl	38c0 <_malloc_r>
    3a5e:	6038      	str	r0, [r7, #0]
    3a60:	6138      	str	r0, [r7, #16]
    3a62:	2800      	cmp	r0, #0
    3a64:	d105      	bne.n	3a72 <_svfiprintf_r+0x32>
    3a66:	230c      	movs	r3, #12
    3a68:	9a02      	ldr	r2, [sp, #8]
    3a6a:	3801      	subs	r0, #1
    3a6c:	6013      	str	r3, [r2, #0]
    3a6e:	b01f      	add	sp, #124	; 0x7c
    3a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a72:	2340      	movs	r3, #64	; 0x40
    3a74:	617b      	str	r3, [r7, #20]
    3a76:	2300      	movs	r3, #0
    3a78:	ad06      	add	r5, sp, #24
    3a7a:	616b      	str	r3, [r5, #20]
    3a7c:	3320      	adds	r3, #32
    3a7e:	766b      	strb	r3, [r5, #25]
    3a80:	3310      	adds	r3, #16
    3a82:	76ab      	strb	r3, [r5, #26]
    3a84:	0034      	movs	r4, r6
    3a86:	7823      	ldrb	r3, [r4, #0]
    3a88:	2b00      	cmp	r3, #0
    3a8a:	d147      	bne.n	3b1c <_svfiprintf_r+0xdc>
    3a8c:	1ba3      	subs	r3, r4, r6
    3a8e:	9304      	str	r3, [sp, #16]
    3a90:	d00d      	beq.n	3aae <_svfiprintf_r+0x6e>
    3a92:	1ba3      	subs	r3, r4, r6
    3a94:	0032      	movs	r2, r6
    3a96:	0039      	movs	r1, r7
    3a98:	9802      	ldr	r0, [sp, #8]
    3a9a:	f7ff ff6f 	bl	397c <__ssputs_r>
    3a9e:	1c43      	adds	r3, r0, #1
    3aa0:	d100      	bne.n	3aa4 <_svfiprintf_r+0x64>
    3aa2:	e0b5      	b.n	3c10 <_svfiprintf_r+0x1d0>
    3aa4:	696a      	ldr	r2, [r5, #20]
    3aa6:	9b04      	ldr	r3, [sp, #16]
    3aa8:	4694      	mov	ip, r2
    3aaa:	4463      	add	r3, ip
    3aac:	616b      	str	r3, [r5, #20]
    3aae:	7823      	ldrb	r3, [r4, #0]
    3ab0:	2b00      	cmp	r3, #0
    3ab2:	d100      	bne.n	3ab6 <_svfiprintf_r+0x76>
    3ab4:	e0ac      	b.n	3c10 <_svfiprintf_r+0x1d0>
    3ab6:	2201      	movs	r2, #1
    3ab8:	2300      	movs	r3, #0
    3aba:	4252      	negs	r2, r2
    3abc:	606a      	str	r2, [r5, #4]
    3abe:	a902      	add	r1, sp, #8
    3ac0:	3254      	adds	r2, #84	; 0x54
    3ac2:	1852      	adds	r2, r2, r1
    3ac4:	3401      	adds	r4, #1
    3ac6:	602b      	str	r3, [r5, #0]
    3ac8:	60eb      	str	r3, [r5, #12]
    3aca:	60ab      	str	r3, [r5, #8]
    3acc:	7013      	strb	r3, [r2, #0]
    3ace:	65ab      	str	r3, [r5, #88]	; 0x58
    3ad0:	4e58      	ldr	r6, [pc, #352]	; (3c34 <_svfiprintf_r+0x1f4>)
    3ad2:	2205      	movs	r2, #5
    3ad4:	7821      	ldrb	r1, [r4, #0]
    3ad6:	0030      	movs	r0, r6
    3ad8:	f000 fafa 	bl	40d0 <memchr>
    3adc:	1c62      	adds	r2, r4, #1
    3ade:	2800      	cmp	r0, #0
    3ae0:	d120      	bne.n	3b24 <_svfiprintf_r+0xe4>
    3ae2:	6829      	ldr	r1, [r5, #0]
    3ae4:	06cb      	lsls	r3, r1, #27
    3ae6:	d504      	bpl.n	3af2 <_svfiprintf_r+0xb2>
    3ae8:	2353      	movs	r3, #83	; 0x53
    3aea:	ae02      	add	r6, sp, #8
    3aec:	3020      	adds	r0, #32
    3aee:	199b      	adds	r3, r3, r6
    3af0:	7018      	strb	r0, [r3, #0]
    3af2:	070b      	lsls	r3, r1, #28
    3af4:	d504      	bpl.n	3b00 <_svfiprintf_r+0xc0>
    3af6:	2353      	movs	r3, #83	; 0x53
    3af8:	202b      	movs	r0, #43	; 0x2b
    3afa:	ae02      	add	r6, sp, #8
    3afc:	199b      	adds	r3, r3, r6
    3afe:	7018      	strb	r0, [r3, #0]
    3b00:	7823      	ldrb	r3, [r4, #0]
    3b02:	2b2a      	cmp	r3, #42	; 0x2a
    3b04:	d016      	beq.n	3b34 <_svfiprintf_r+0xf4>
    3b06:	2000      	movs	r0, #0
    3b08:	210a      	movs	r1, #10
    3b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3b0c:	7822      	ldrb	r2, [r4, #0]
    3b0e:	3a30      	subs	r2, #48	; 0x30
    3b10:	2a09      	cmp	r2, #9
    3b12:	d955      	bls.n	3bc0 <_svfiprintf_r+0x180>
    3b14:	2800      	cmp	r0, #0
    3b16:	d015      	beq.n	3b44 <_svfiprintf_r+0x104>
    3b18:	9309      	str	r3, [sp, #36]	; 0x24
    3b1a:	e013      	b.n	3b44 <_svfiprintf_r+0x104>
    3b1c:	2b25      	cmp	r3, #37	; 0x25
    3b1e:	d0b5      	beq.n	3a8c <_svfiprintf_r+0x4c>
    3b20:	3401      	adds	r4, #1
    3b22:	e7b0      	b.n	3a86 <_svfiprintf_r+0x46>
    3b24:	2301      	movs	r3, #1
    3b26:	1b80      	subs	r0, r0, r6
    3b28:	4083      	lsls	r3, r0
    3b2a:	6829      	ldr	r1, [r5, #0]
    3b2c:	0014      	movs	r4, r2
    3b2e:	430b      	orrs	r3, r1
    3b30:	602b      	str	r3, [r5, #0]
    3b32:	e7cd      	b.n	3ad0 <_svfiprintf_r+0x90>
    3b34:	9b05      	ldr	r3, [sp, #20]
    3b36:	1d18      	adds	r0, r3, #4
    3b38:	681b      	ldr	r3, [r3, #0]
    3b3a:	9005      	str	r0, [sp, #20]
    3b3c:	2b00      	cmp	r3, #0
    3b3e:	db39      	blt.n	3bb4 <_svfiprintf_r+0x174>
    3b40:	9309      	str	r3, [sp, #36]	; 0x24
    3b42:	0014      	movs	r4, r2
    3b44:	7823      	ldrb	r3, [r4, #0]
    3b46:	2b2e      	cmp	r3, #46	; 0x2e
    3b48:	d10b      	bne.n	3b62 <_svfiprintf_r+0x122>
    3b4a:	7863      	ldrb	r3, [r4, #1]
    3b4c:	1c62      	adds	r2, r4, #1
    3b4e:	2b2a      	cmp	r3, #42	; 0x2a
    3b50:	d13e      	bne.n	3bd0 <_svfiprintf_r+0x190>
    3b52:	9b05      	ldr	r3, [sp, #20]
    3b54:	3402      	adds	r4, #2
    3b56:	1d1a      	adds	r2, r3, #4
    3b58:	681b      	ldr	r3, [r3, #0]
    3b5a:	9205      	str	r2, [sp, #20]
    3b5c:	2b00      	cmp	r3, #0
    3b5e:	db34      	blt.n	3bca <_svfiprintf_r+0x18a>
    3b60:	9307      	str	r3, [sp, #28]
    3b62:	4e35      	ldr	r6, [pc, #212]	; (3c38 <_svfiprintf_r+0x1f8>)
    3b64:	7821      	ldrb	r1, [r4, #0]
    3b66:	2203      	movs	r2, #3
    3b68:	0030      	movs	r0, r6
    3b6a:	f000 fab1 	bl	40d0 <memchr>
    3b6e:	2800      	cmp	r0, #0
    3b70:	d006      	beq.n	3b80 <_svfiprintf_r+0x140>
    3b72:	2340      	movs	r3, #64	; 0x40
    3b74:	1b80      	subs	r0, r0, r6
    3b76:	4083      	lsls	r3, r0
    3b78:	682a      	ldr	r2, [r5, #0]
    3b7a:	3401      	adds	r4, #1
    3b7c:	4313      	orrs	r3, r2
    3b7e:	602b      	str	r3, [r5, #0]
    3b80:	7821      	ldrb	r1, [r4, #0]
    3b82:	2206      	movs	r2, #6
    3b84:	482d      	ldr	r0, [pc, #180]	; (3c3c <_svfiprintf_r+0x1fc>)
    3b86:	1c66      	adds	r6, r4, #1
    3b88:	7629      	strb	r1, [r5, #24]
    3b8a:	f000 faa1 	bl	40d0 <memchr>
    3b8e:	2800      	cmp	r0, #0
    3b90:	d046      	beq.n	3c20 <_svfiprintf_r+0x1e0>
    3b92:	4b2b      	ldr	r3, [pc, #172]	; (3c40 <_svfiprintf_r+0x200>)
    3b94:	2b00      	cmp	r3, #0
    3b96:	d12f      	bne.n	3bf8 <_svfiprintf_r+0x1b8>
    3b98:	6829      	ldr	r1, [r5, #0]
    3b9a:	9b05      	ldr	r3, [sp, #20]
    3b9c:	2207      	movs	r2, #7
    3b9e:	05c9      	lsls	r1, r1, #23
    3ba0:	d528      	bpl.n	3bf4 <_svfiprintf_r+0x1b4>
    3ba2:	189b      	adds	r3, r3, r2
    3ba4:	4393      	bics	r3, r2
    3ba6:	3308      	adds	r3, #8
    3ba8:	9305      	str	r3, [sp, #20]
    3baa:	696b      	ldr	r3, [r5, #20]
    3bac:	9a03      	ldr	r2, [sp, #12]
    3bae:	189b      	adds	r3, r3, r2
    3bb0:	616b      	str	r3, [r5, #20]
    3bb2:	e767      	b.n	3a84 <_svfiprintf_r+0x44>
    3bb4:	425b      	negs	r3, r3
    3bb6:	60eb      	str	r3, [r5, #12]
    3bb8:	2302      	movs	r3, #2
    3bba:	430b      	orrs	r3, r1
    3bbc:	602b      	str	r3, [r5, #0]
    3bbe:	e7c0      	b.n	3b42 <_svfiprintf_r+0x102>
    3bc0:	434b      	muls	r3, r1
    3bc2:	3401      	adds	r4, #1
    3bc4:	189b      	adds	r3, r3, r2
    3bc6:	2001      	movs	r0, #1
    3bc8:	e7a0      	b.n	3b0c <_svfiprintf_r+0xcc>
    3bca:	2301      	movs	r3, #1
    3bcc:	425b      	negs	r3, r3
    3bce:	e7c7      	b.n	3b60 <_svfiprintf_r+0x120>
    3bd0:	2300      	movs	r3, #0
    3bd2:	0014      	movs	r4, r2
    3bd4:	200a      	movs	r0, #10
    3bd6:	001a      	movs	r2, r3
    3bd8:	606b      	str	r3, [r5, #4]
    3bda:	7821      	ldrb	r1, [r4, #0]
    3bdc:	3930      	subs	r1, #48	; 0x30
    3bde:	2909      	cmp	r1, #9
    3be0:	d903      	bls.n	3bea <_svfiprintf_r+0x1aa>
    3be2:	2b00      	cmp	r3, #0
    3be4:	d0bd      	beq.n	3b62 <_svfiprintf_r+0x122>
    3be6:	9207      	str	r2, [sp, #28]
    3be8:	e7bb      	b.n	3b62 <_svfiprintf_r+0x122>
    3bea:	4342      	muls	r2, r0
    3bec:	3401      	adds	r4, #1
    3bee:	1852      	adds	r2, r2, r1
    3bf0:	2301      	movs	r3, #1
    3bf2:	e7f2      	b.n	3bda <_svfiprintf_r+0x19a>
    3bf4:	3307      	adds	r3, #7
    3bf6:	e7d5      	b.n	3ba4 <_svfiprintf_r+0x164>
    3bf8:	ab05      	add	r3, sp, #20
    3bfa:	9300      	str	r3, [sp, #0]
    3bfc:	003a      	movs	r2, r7
    3bfe:	4b11      	ldr	r3, [pc, #68]	; (3c44 <_svfiprintf_r+0x204>)
    3c00:	0029      	movs	r1, r5
    3c02:	9802      	ldr	r0, [sp, #8]
    3c04:	e000      	b.n	3c08 <_svfiprintf_r+0x1c8>
    3c06:	bf00      	nop
    3c08:	9003      	str	r0, [sp, #12]
    3c0a:	9b03      	ldr	r3, [sp, #12]
    3c0c:	3301      	adds	r3, #1
    3c0e:	d1cc      	bne.n	3baa <_svfiprintf_r+0x16a>
    3c10:	89bb      	ldrh	r3, [r7, #12]
    3c12:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3c14:	065b      	lsls	r3, r3, #25
    3c16:	d400      	bmi.n	3c1a <_svfiprintf_r+0x1da>
    3c18:	e729      	b.n	3a6e <_svfiprintf_r+0x2e>
    3c1a:	2001      	movs	r0, #1
    3c1c:	4240      	negs	r0, r0
    3c1e:	e726      	b.n	3a6e <_svfiprintf_r+0x2e>
    3c20:	ab05      	add	r3, sp, #20
    3c22:	9300      	str	r3, [sp, #0]
    3c24:	003a      	movs	r2, r7
    3c26:	4b07      	ldr	r3, [pc, #28]	; (3c44 <_svfiprintf_r+0x204>)
    3c28:	0029      	movs	r1, r5
    3c2a:	9802      	ldr	r0, [sp, #8]
    3c2c:	f000 f87a 	bl	3d24 <_printf_i>
    3c30:	e7ea      	b.n	3c08 <_svfiprintf_r+0x1c8>
    3c32:	46c0      	nop			; (mov r8, r8)
    3c34:	00004578 	.word	0x00004578
    3c38:	0000457e 	.word	0x0000457e
    3c3c:	00004582 	.word	0x00004582
    3c40:	00000000 	.word	0x00000000
    3c44:	0000397d 	.word	0x0000397d

00003c48 <_printf_common>:
    3c48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3c4a:	0015      	movs	r5, r2
    3c4c:	9301      	str	r3, [sp, #4]
    3c4e:	688a      	ldr	r2, [r1, #8]
    3c50:	690b      	ldr	r3, [r1, #16]
    3c52:	9000      	str	r0, [sp, #0]
    3c54:	000c      	movs	r4, r1
    3c56:	4293      	cmp	r3, r2
    3c58:	da00      	bge.n	3c5c <_printf_common+0x14>
    3c5a:	0013      	movs	r3, r2
    3c5c:	0022      	movs	r2, r4
    3c5e:	602b      	str	r3, [r5, #0]
    3c60:	3243      	adds	r2, #67	; 0x43
    3c62:	7812      	ldrb	r2, [r2, #0]
    3c64:	2a00      	cmp	r2, #0
    3c66:	d001      	beq.n	3c6c <_printf_common+0x24>
    3c68:	3301      	adds	r3, #1
    3c6a:	602b      	str	r3, [r5, #0]
    3c6c:	6823      	ldr	r3, [r4, #0]
    3c6e:	069b      	lsls	r3, r3, #26
    3c70:	d502      	bpl.n	3c78 <_printf_common+0x30>
    3c72:	682b      	ldr	r3, [r5, #0]
    3c74:	3302      	adds	r3, #2
    3c76:	602b      	str	r3, [r5, #0]
    3c78:	2706      	movs	r7, #6
    3c7a:	6823      	ldr	r3, [r4, #0]
    3c7c:	401f      	ands	r7, r3
    3c7e:	d027      	beq.n	3cd0 <_printf_common+0x88>
    3c80:	0023      	movs	r3, r4
    3c82:	3343      	adds	r3, #67	; 0x43
    3c84:	781b      	ldrb	r3, [r3, #0]
    3c86:	1e5a      	subs	r2, r3, #1
    3c88:	4193      	sbcs	r3, r2
    3c8a:	6822      	ldr	r2, [r4, #0]
    3c8c:	0692      	lsls	r2, r2, #26
    3c8e:	d430      	bmi.n	3cf2 <_printf_common+0xaa>
    3c90:	0022      	movs	r2, r4
    3c92:	9901      	ldr	r1, [sp, #4]
    3c94:	3243      	adds	r2, #67	; 0x43
    3c96:	9800      	ldr	r0, [sp, #0]
    3c98:	9e08      	ldr	r6, [sp, #32]
    3c9a:	47b0      	blx	r6
    3c9c:	1c43      	adds	r3, r0, #1
    3c9e:	d025      	beq.n	3cec <_printf_common+0xa4>
    3ca0:	2306      	movs	r3, #6
    3ca2:	6820      	ldr	r0, [r4, #0]
    3ca4:	682a      	ldr	r2, [r5, #0]
    3ca6:	68e1      	ldr	r1, [r4, #12]
    3ca8:	4003      	ands	r3, r0
    3caa:	2500      	movs	r5, #0
    3cac:	2b04      	cmp	r3, #4
    3cae:	d103      	bne.n	3cb8 <_printf_common+0x70>
    3cb0:	1a8d      	subs	r5, r1, r2
    3cb2:	43eb      	mvns	r3, r5
    3cb4:	17db      	asrs	r3, r3, #31
    3cb6:	401d      	ands	r5, r3
    3cb8:	68a3      	ldr	r3, [r4, #8]
    3cba:	6922      	ldr	r2, [r4, #16]
    3cbc:	4293      	cmp	r3, r2
    3cbe:	dd01      	ble.n	3cc4 <_printf_common+0x7c>
    3cc0:	1a9b      	subs	r3, r3, r2
    3cc2:	18ed      	adds	r5, r5, r3
    3cc4:	2700      	movs	r7, #0
    3cc6:	42bd      	cmp	r5, r7
    3cc8:	d120      	bne.n	3d0c <_printf_common+0xc4>
    3cca:	2000      	movs	r0, #0
    3ccc:	e010      	b.n	3cf0 <_printf_common+0xa8>
    3cce:	3701      	adds	r7, #1
    3cd0:	68e3      	ldr	r3, [r4, #12]
    3cd2:	682a      	ldr	r2, [r5, #0]
    3cd4:	1a9b      	subs	r3, r3, r2
    3cd6:	429f      	cmp	r7, r3
    3cd8:	dad2      	bge.n	3c80 <_printf_common+0x38>
    3cda:	0022      	movs	r2, r4
    3cdc:	2301      	movs	r3, #1
    3cde:	3219      	adds	r2, #25
    3ce0:	9901      	ldr	r1, [sp, #4]
    3ce2:	9800      	ldr	r0, [sp, #0]
    3ce4:	9e08      	ldr	r6, [sp, #32]
    3ce6:	47b0      	blx	r6
    3ce8:	1c43      	adds	r3, r0, #1
    3cea:	d1f0      	bne.n	3cce <_printf_common+0x86>
    3cec:	2001      	movs	r0, #1
    3cee:	4240      	negs	r0, r0
    3cf0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3cf2:	2030      	movs	r0, #48	; 0x30
    3cf4:	18e1      	adds	r1, r4, r3
    3cf6:	3143      	adds	r1, #67	; 0x43
    3cf8:	7008      	strb	r0, [r1, #0]
    3cfa:	0021      	movs	r1, r4
    3cfc:	1c5a      	adds	r2, r3, #1
    3cfe:	3145      	adds	r1, #69	; 0x45
    3d00:	7809      	ldrb	r1, [r1, #0]
    3d02:	18a2      	adds	r2, r4, r2
    3d04:	3243      	adds	r2, #67	; 0x43
    3d06:	3302      	adds	r3, #2
    3d08:	7011      	strb	r1, [r2, #0]
    3d0a:	e7c1      	b.n	3c90 <_printf_common+0x48>
    3d0c:	0022      	movs	r2, r4
    3d0e:	2301      	movs	r3, #1
    3d10:	321a      	adds	r2, #26
    3d12:	9901      	ldr	r1, [sp, #4]
    3d14:	9800      	ldr	r0, [sp, #0]
    3d16:	9e08      	ldr	r6, [sp, #32]
    3d18:	47b0      	blx	r6
    3d1a:	1c43      	adds	r3, r0, #1
    3d1c:	d0e6      	beq.n	3cec <_printf_common+0xa4>
    3d1e:	3701      	adds	r7, #1
    3d20:	e7d1      	b.n	3cc6 <_printf_common+0x7e>
	...

00003d24 <_printf_i>:
    3d24:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d26:	b08b      	sub	sp, #44	; 0x2c
    3d28:	9206      	str	r2, [sp, #24]
    3d2a:	000a      	movs	r2, r1
    3d2c:	3243      	adds	r2, #67	; 0x43
    3d2e:	9307      	str	r3, [sp, #28]
    3d30:	9005      	str	r0, [sp, #20]
    3d32:	9204      	str	r2, [sp, #16]
    3d34:	7e0a      	ldrb	r2, [r1, #24]
    3d36:	000c      	movs	r4, r1
    3d38:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3d3a:	2a6e      	cmp	r2, #110	; 0x6e
    3d3c:	d100      	bne.n	3d40 <_printf_i+0x1c>
    3d3e:	e08f      	b.n	3e60 <_printf_i+0x13c>
    3d40:	d817      	bhi.n	3d72 <_printf_i+0x4e>
    3d42:	2a63      	cmp	r2, #99	; 0x63
    3d44:	d02c      	beq.n	3da0 <_printf_i+0x7c>
    3d46:	d808      	bhi.n	3d5a <_printf_i+0x36>
    3d48:	2a00      	cmp	r2, #0
    3d4a:	d100      	bne.n	3d4e <_printf_i+0x2a>
    3d4c:	e099      	b.n	3e82 <_printf_i+0x15e>
    3d4e:	2a58      	cmp	r2, #88	; 0x58
    3d50:	d054      	beq.n	3dfc <_printf_i+0xd8>
    3d52:	0026      	movs	r6, r4
    3d54:	3642      	adds	r6, #66	; 0x42
    3d56:	7032      	strb	r2, [r6, #0]
    3d58:	e029      	b.n	3dae <_printf_i+0x8a>
    3d5a:	2a64      	cmp	r2, #100	; 0x64
    3d5c:	d001      	beq.n	3d62 <_printf_i+0x3e>
    3d5e:	2a69      	cmp	r2, #105	; 0x69
    3d60:	d1f7      	bne.n	3d52 <_printf_i+0x2e>
    3d62:	6821      	ldr	r1, [r4, #0]
    3d64:	681a      	ldr	r2, [r3, #0]
    3d66:	0608      	lsls	r0, r1, #24
    3d68:	d523      	bpl.n	3db2 <_printf_i+0x8e>
    3d6a:	1d11      	adds	r1, r2, #4
    3d6c:	6019      	str	r1, [r3, #0]
    3d6e:	6815      	ldr	r5, [r2, #0]
    3d70:	e025      	b.n	3dbe <_printf_i+0x9a>
    3d72:	2a73      	cmp	r2, #115	; 0x73
    3d74:	d100      	bne.n	3d78 <_printf_i+0x54>
    3d76:	e088      	b.n	3e8a <_printf_i+0x166>
    3d78:	d808      	bhi.n	3d8c <_printf_i+0x68>
    3d7a:	2a6f      	cmp	r2, #111	; 0x6f
    3d7c:	d029      	beq.n	3dd2 <_printf_i+0xae>
    3d7e:	2a70      	cmp	r2, #112	; 0x70
    3d80:	d1e7      	bne.n	3d52 <_printf_i+0x2e>
    3d82:	2220      	movs	r2, #32
    3d84:	6809      	ldr	r1, [r1, #0]
    3d86:	430a      	orrs	r2, r1
    3d88:	6022      	str	r2, [r4, #0]
    3d8a:	e003      	b.n	3d94 <_printf_i+0x70>
    3d8c:	2a75      	cmp	r2, #117	; 0x75
    3d8e:	d020      	beq.n	3dd2 <_printf_i+0xae>
    3d90:	2a78      	cmp	r2, #120	; 0x78
    3d92:	d1de      	bne.n	3d52 <_printf_i+0x2e>
    3d94:	0022      	movs	r2, r4
    3d96:	2178      	movs	r1, #120	; 0x78
    3d98:	3245      	adds	r2, #69	; 0x45
    3d9a:	7011      	strb	r1, [r2, #0]
    3d9c:	4a6c      	ldr	r2, [pc, #432]	; (3f50 <_printf_i+0x22c>)
    3d9e:	e030      	b.n	3e02 <_printf_i+0xde>
    3da0:	000e      	movs	r6, r1
    3da2:	681a      	ldr	r2, [r3, #0]
    3da4:	3642      	adds	r6, #66	; 0x42
    3da6:	1d11      	adds	r1, r2, #4
    3da8:	6019      	str	r1, [r3, #0]
    3daa:	6813      	ldr	r3, [r2, #0]
    3dac:	7033      	strb	r3, [r6, #0]
    3dae:	2301      	movs	r3, #1
    3db0:	e079      	b.n	3ea6 <_printf_i+0x182>
    3db2:	0649      	lsls	r1, r1, #25
    3db4:	d5d9      	bpl.n	3d6a <_printf_i+0x46>
    3db6:	1d11      	adds	r1, r2, #4
    3db8:	6019      	str	r1, [r3, #0]
    3dba:	2300      	movs	r3, #0
    3dbc:	5ed5      	ldrsh	r5, [r2, r3]
    3dbe:	2d00      	cmp	r5, #0
    3dc0:	da03      	bge.n	3dca <_printf_i+0xa6>
    3dc2:	232d      	movs	r3, #45	; 0x2d
    3dc4:	9a04      	ldr	r2, [sp, #16]
    3dc6:	426d      	negs	r5, r5
    3dc8:	7013      	strb	r3, [r2, #0]
    3dca:	4b62      	ldr	r3, [pc, #392]	; (3f54 <_printf_i+0x230>)
    3dcc:	270a      	movs	r7, #10
    3dce:	9303      	str	r3, [sp, #12]
    3dd0:	e02f      	b.n	3e32 <_printf_i+0x10e>
    3dd2:	6820      	ldr	r0, [r4, #0]
    3dd4:	6819      	ldr	r1, [r3, #0]
    3dd6:	0605      	lsls	r5, r0, #24
    3dd8:	d503      	bpl.n	3de2 <_printf_i+0xbe>
    3dda:	1d08      	adds	r0, r1, #4
    3ddc:	6018      	str	r0, [r3, #0]
    3dde:	680d      	ldr	r5, [r1, #0]
    3de0:	e005      	b.n	3dee <_printf_i+0xca>
    3de2:	0640      	lsls	r0, r0, #25
    3de4:	d5f9      	bpl.n	3dda <_printf_i+0xb6>
    3de6:	680d      	ldr	r5, [r1, #0]
    3de8:	1d08      	adds	r0, r1, #4
    3dea:	6018      	str	r0, [r3, #0]
    3dec:	b2ad      	uxth	r5, r5
    3dee:	4b59      	ldr	r3, [pc, #356]	; (3f54 <_printf_i+0x230>)
    3df0:	2708      	movs	r7, #8
    3df2:	9303      	str	r3, [sp, #12]
    3df4:	2a6f      	cmp	r2, #111	; 0x6f
    3df6:	d018      	beq.n	3e2a <_printf_i+0x106>
    3df8:	270a      	movs	r7, #10
    3dfa:	e016      	b.n	3e2a <_printf_i+0x106>
    3dfc:	3145      	adds	r1, #69	; 0x45
    3dfe:	700a      	strb	r2, [r1, #0]
    3e00:	4a54      	ldr	r2, [pc, #336]	; (3f54 <_printf_i+0x230>)
    3e02:	9203      	str	r2, [sp, #12]
    3e04:	681a      	ldr	r2, [r3, #0]
    3e06:	6821      	ldr	r1, [r4, #0]
    3e08:	1d10      	adds	r0, r2, #4
    3e0a:	6018      	str	r0, [r3, #0]
    3e0c:	6815      	ldr	r5, [r2, #0]
    3e0e:	0608      	lsls	r0, r1, #24
    3e10:	d522      	bpl.n	3e58 <_printf_i+0x134>
    3e12:	07cb      	lsls	r3, r1, #31
    3e14:	d502      	bpl.n	3e1c <_printf_i+0xf8>
    3e16:	2320      	movs	r3, #32
    3e18:	4319      	orrs	r1, r3
    3e1a:	6021      	str	r1, [r4, #0]
    3e1c:	2710      	movs	r7, #16
    3e1e:	2d00      	cmp	r5, #0
    3e20:	d103      	bne.n	3e2a <_printf_i+0x106>
    3e22:	2320      	movs	r3, #32
    3e24:	6822      	ldr	r2, [r4, #0]
    3e26:	439a      	bics	r2, r3
    3e28:	6022      	str	r2, [r4, #0]
    3e2a:	0023      	movs	r3, r4
    3e2c:	2200      	movs	r2, #0
    3e2e:	3343      	adds	r3, #67	; 0x43
    3e30:	701a      	strb	r2, [r3, #0]
    3e32:	6863      	ldr	r3, [r4, #4]
    3e34:	60a3      	str	r3, [r4, #8]
    3e36:	2b00      	cmp	r3, #0
    3e38:	db5c      	blt.n	3ef4 <_printf_i+0x1d0>
    3e3a:	2204      	movs	r2, #4
    3e3c:	6821      	ldr	r1, [r4, #0]
    3e3e:	4391      	bics	r1, r2
    3e40:	6021      	str	r1, [r4, #0]
    3e42:	2d00      	cmp	r5, #0
    3e44:	d158      	bne.n	3ef8 <_printf_i+0x1d4>
    3e46:	9e04      	ldr	r6, [sp, #16]
    3e48:	2b00      	cmp	r3, #0
    3e4a:	d064      	beq.n	3f16 <_printf_i+0x1f2>
    3e4c:	0026      	movs	r6, r4
    3e4e:	9b03      	ldr	r3, [sp, #12]
    3e50:	3642      	adds	r6, #66	; 0x42
    3e52:	781b      	ldrb	r3, [r3, #0]
    3e54:	7033      	strb	r3, [r6, #0]
    3e56:	e05e      	b.n	3f16 <_printf_i+0x1f2>
    3e58:	0648      	lsls	r0, r1, #25
    3e5a:	d5da      	bpl.n	3e12 <_printf_i+0xee>
    3e5c:	b2ad      	uxth	r5, r5
    3e5e:	e7d8      	b.n	3e12 <_printf_i+0xee>
    3e60:	6809      	ldr	r1, [r1, #0]
    3e62:	681a      	ldr	r2, [r3, #0]
    3e64:	0608      	lsls	r0, r1, #24
    3e66:	d505      	bpl.n	3e74 <_printf_i+0x150>
    3e68:	1d11      	adds	r1, r2, #4
    3e6a:	6019      	str	r1, [r3, #0]
    3e6c:	6813      	ldr	r3, [r2, #0]
    3e6e:	6962      	ldr	r2, [r4, #20]
    3e70:	601a      	str	r2, [r3, #0]
    3e72:	e006      	b.n	3e82 <_printf_i+0x15e>
    3e74:	0649      	lsls	r1, r1, #25
    3e76:	d5f7      	bpl.n	3e68 <_printf_i+0x144>
    3e78:	1d11      	adds	r1, r2, #4
    3e7a:	6019      	str	r1, [r3, #0]
    3e7c:	6813      	ldr	r3, [r2, #0]
    3e7e:	8aa2      	ldrh	r2, [r4, #20]
    3e80:	801a      	strh	r2, [r3, #0]
    3e82:	2300      	movs	r3, #0
    3e84:	9e04      	ldr	r6, [sp, #16]
    3e86:	6123      	str	r3, [r4, #16]
    3e88:	e054      	b.n	3f34 <_printf_i+0x210>
    3e8a:	681a      	ldr	r2, [r3, #0]
    3e8c:	1d11      	adds	r1, r2, #4
    3e8e:	6019      	str	r1, [r3, #0]
    3e90:	6816      	ldr	r6, [r2, #0]
    3e92:	2100      	movs	r1, #0
    3e94:	6862      	ldr	r2, [r4, #4]
    3e96:	0030      	movs	r0, r6
    3e98:	f000 f91a 	bl	40d0 <memchr>
    3e9c:	2800      	cmp	r0, #0
    3e9e:	d001      	beq.n	3ea4 <_printf_i+0x180>
    3ea0:	1b80      	subs	r0, r0, r6
    3ea2:	6060      	str	r0, [r4, #4]
    3ea4:	6863      	ldr	r3, [r4, #4]
    3ea6:	6123      	str	r3, [r4, #16]
    3ea8:	2300      	movs	r3, #0
    3eaa:	9a04      	ldr	r2, [sp, #16]
    3eac:	7013      	strb	r3, [r2, #0]
    3eae:	e041      	b.n	3f34 <_printf_i+0x210>
    3eb0:	6923      	ldr	r3, [r4, #16]
    3eb2:	0032      	movs	r2, r6
    3eb4:	9906      	ldr	r1, [sp, #24]
    3eb6:	9805      	ldr	r0, [sp, #20]
    3eb8:	9d07      	ldr	r5, [sp, #28]
    3eba:	47a8      	blx	r5
    3ebc:	1c43      	adds	r3, r0, #1
    3ebe:	d043      	beq.n	3f48 <_printf_i+0x224>
    3ec0:	6823      	ldr	r3, [r4, #0]
    3ec2:	2500      	movs	r5, #0
    3ec4:	079b      	lsls	r3, r3, #30
    3ec6:	d40f      	bmi.n	3ee8 <_printf_i+0x1c4>
    3ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3eca:	68e0      	ldr	r0, [r4, #12]
    3ecc:	4298      	cmp	r0, r3
    3ece:	da3d      	bge.n	3f4c <_printf_i+0x228>
    3ed0:	0018      	movs	r0, r3
    3ed2:	e03b      	b.n	3f4c <_printf_i+0x228>
    3ed4:	0022      	movs	r2, r4
    3ed6:	2301      	movs	r3, #1
    3ed8:	3219      	adds	r2, #25
    3eda:	9906      	ldr	r1, [sp, #24]
    3edc:	9805      	ldr	r0, [sp, #20]
    3ede:	9e07      	ldr	r6, [sp, #28]
    3ee0:	47b0      	blx	r6
    3ee2:	1c43      	adds	r3, r0, #1
    3ee4:	d030      	beq.n	3f48 <_printf_i+0x224>
    3ee6:	3501      	adds	r5, #1
    3ee8:	68e3      	ldr	r3, [r4, #12]
    3eea:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3eec:	1a9b      	subs	r3, r3, r2
    3eee:	429d      	cmp	r5, r3
    3ef0:	dbf0      	blt.n	3ed4 <_printf_i+0x1b0>
    3ef2:	e7e9      	b.n	3ec8 <_printf_i+0x1a4>
    3ef4:	2d00      	cmp	r5, #0
    3ef6:	d0a9      	beq.n	3e4c <_printf_i+0x128>
    3ef8:	9e04      	ldr	r6, [sp, #16]
    3efa:	0028      	movs	r0, r5
    3efc:	0039      	movs	r1, r7
    3efe:	f7ff f80d 	bl	2f1c <__aeabi_uidivmod>
    3f02:	9b03      	ldr	r3, [sp, #12]
    3f04:	3e01      	subs	r6, #1
    3f06:	5c5b      	ldrb	r3, [r3, r1]
    3f08:	0028      	movs	r0, r5
    3f0a:	7033      	strb	r3, [r6, #0]
    3f0c:	0039      	movs	r1, r7
    3f0e:	f7fe ff7f 	bl	2e10 <__udivsi3>
    3f12:	1e05      	subs	r5, r0, #0
    3f14:	d1f1      	bne.n	3efa <_printf_i+0x1d6>
    3f16:	2f08      	cmp	r7, #8
    3f18:	d109      	bne.n	3f2e <_printf_i+0x20a>
    3f1a:	6823      	ldr	r3, [r4, #0]
    3f1c:	07db      	lsls	r3, r3, #31
    3f1e:	d506      	bpl.n	3f2e <_printf_i+0x20a>
    3f20:	6863      	ldr	r3, [r4, #4]
    3f22:	6922      	ldr	r2, [r4, #16]
    3f24:	4293      	cmp	r3, r2
    3f26:	dc02      	bgt.n	3f2e <_printf_i+0x20a>
    3f28:	2330      	movs	r3, #48	; 0x30
    3f2a:	3e01      	subs	r6, #1
    3f2c:	7033      	strb	r3, [r6, #0]
    3f2e:	9b04      	ldr	r3, [sp, #16]
    3f30:	1b9b      	subs	r3, r3, r6
    3f32:	6123      	str	r3, [r4, #16]
    3f34:	9b07      	ldr	r3, [sp, #28]
    3f36:	aa09      	add	r2, sp, #36	; 0x24
    3f38:	9300      	str	r3, [sp, #0]
    3f3a:	0021      	movs	r1, r4
    3f3c:	9b06      	ldr	r3, [sp, #24]
    3f3e:	9805      	ldr	r0, [sp, #20]
    3f40:	f7ff fe82 	bl	3c48 <_printf_common>
    3f44:	1c43      	adds	r3, r0, #1
    3f46:	d1b3      	bne.n	3eb0 <_printf_i+0x18c>
    3f48:	2001      	movs	r0, #1
    3f4a:	4240      	negs	r0, r0
    3f4c:	b00b      	add	sp, #44	; 0x2c
    3f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f50:	0000459a 	.word	0x0000459a
    3f54:	00004589 	.word	0x00004589

00003f58 <_sbrk_r>:
    3f58:	2300      	movs	r3, #0
    3f5a:	b570      	push	{r4, r5, r6, lr}
    3f5c:	4c06      	ldr	r4, [pc, #24]	; (3f78 <_sbrk_r+0x20>)
    3f5e:	0005      	movs	r5, r0
    3f60:	0008      	movs	r0, r1
    3f62:	6023      	str	r3, [r4, #0]
    3f64:	f7fe fe02 	bl	2b6c <_sbrk>
    3f68:	1c43      	adds	r3, r0, #1
    3f6a:	d103      	bne.n	3f74 <_sbrk_r+0x1c>
    3f6c:	6823      	ldr	r3, [r4, #0]
    3f6e:	2b00      	cmp	r3, #0
    3f70:	d000      	beq.n	3f74 <_sbrk_r+0x1c>
    3f72:	602b      	str	r3, [r5, #0]
    3f74:	bd70      	pop	{r4, r5, r6, pc}
    3f76:	46c0      	nop			; (mov r8, r8)
    3f78:	2000055c 	.word	0x2000055c

00003f7c <__sread>:
    3f7c:	b570      	push	{r4, r5, r6, lr}
    3f7e:	000c      	movs	r4, r1
    3f80:	250e      	movs	r5, #14
    3f82:	5f49      	ldrsh	r1, [r1, r5]
    3f84:	f000 f8ea 	bl	415c <_read_r>
    3f88:	2800      	cmp	r0, #0
    3f8a:	db03      	blt.n	3f94 <__sread+0x18>
    3f8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    3f8e:	181b      	adds	r3, r3, r0
    3f90:	6563      	str	r3, [r4, #84]	; 0x54
    3f92:	bd70      	pop	{r4, r5, r6, pc}
    3f94:	89a3      	ldrh	r3, [r4, #12]
    3f96:	4a02      	ldr	r2, [pc, #8]	; (3fa0 <__sread+0x24>)
    3f98:	4013      	ands	r3, r2
    3f9a:	81a3      	strh	r3, [r4, #12]
    3f9c:	e7f9      	b.n	3f92 <__sread+0x16>
    3f9e:	46c0      	nop			; (mov r8, r8)
    3fa0:	ffffefff 	.word	0xffffefff

00003fa4 <__swrite>:
    3fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3fa6:	001f      	movs	r7, r3
    3fa8:	898b      	ldrh	r3, [r1, #12]
    3faa:	0005      	movs	r5, r0
    3fac:	000c      	movs	r4, r1
    3fae:	0016      	movs	r6, r2
    3fb0:	05db      	lsls	r3, r3, #23
    3fb2:	d505      	bpl.n	3fc0 <__swrite+0x1c>
    3fb4:	230e      	movs	r3, #14
    3fb6:	5ec9      	ldrsh	r1, [r1, r3]
    3fb8:	2200      	movs	r2, #0
    3fba:	2302      	movs	r3, #2
    3fbc:	f000 f874 	bl	40a8 <_lseek_r>
    3fc0:	89a3      	ldrh	r3, [r4, #12]
    3fc2:	4a05      	ldr	r2, [pc, #20]	; (3fd8 <__swrite+0x34>)
    3fc4:	0028      	movs	r0, r5
    3fc6:	4013      	ands	r3, r2
    3fc8:	81a3      	strh	r3, [r4, #12]
    3fca:	0032      	movs	r2, r6
    3fcc:	230e      	movs	r3, #14
    3fce:	5ee1      	ldrsh	r1, [r4, r3]
    3fd0:	003b      	movs	r3, r7
    3fd2:	f000 f81f 	bl	4014 <_write_r>
    3fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3fd8:	ffffefff 	.word	0xffffefff

00003fdc <__sseek>:
    3fdc:	b570      	push	{r4, r5, r6, lr}
    3fde:	000c      	movs	r4, r1
    3fe0:	250e      	movs	r5, #14
    3fe2:	5f49      	ldrsh	r1, [r1, r5]
    3fe4:	f000 f860 	bl	40a8 <_lseek_r>
    3fe8:	89a3      	ldrh	r3, [r4, #12]
    3fea:	1c42      	adds	r2, r0, #1
    3fec:	d103      	bne.n	3ff6 <__sseek+0x1a>
    3fee:	4a05      	ldr	r2, [pc, #20]	; (4004 <__sseek+0x28>)
    3ff0:	4013      	ands	r3, r2
    3ff2:	81a3      	strh	r3, [r4, #12]
    3ff4:	bd70      	pop	{r4, r5, r6, pc}
    3ff6:	2280      	movs	r2, #128	; 0x80
    3ff8:	0152      	lsls	r2, r2, #5
    3ffa:	4313      	orrs	r3, r2
    3ffc:	81a3      	strh	r3, [r4, #12]
    3ffe:	6560      	str	r0, [r4, #84]	; 0x54
    4000:	e7f8      	b.n	3ff4 <__sseek+0x18>
    4002:	46c0      	nop			; (mov r8, r8)
    4004:	ffffefff 	.word	0xffffefff

00004008 <__sclose>:
    4008:	b510      	push	{r4, lr}
    400a:	230e      	movs	r3, #14
    400c:	5ec9      	ldrsh	r1, [r1, r3]
    400e:	f000 f815 	bl	403c <_close_r>
    4012:	bd10      	pop	{r4, pc}

00004014 <_write_r>:
    4014:	b570      	push	{r4, r5, r6, lr}
    4016:	0005      	movs	r5, r0
    4018:	0008      	movs	r0, r1
    401a:	0011      	movs	r1, r2
    401c:	2200      	movs	r2, #0
    401e:	4c06      	ldr	r4, [pc, #24]	; (4038 <_write_r+0x24>)
    4020:	6022      	str	r2, [r4, #0]
    4022:	001a      	movs	r2, r3
    4024:	f7fd fc84 	bl	1930 <_write>
    4028:	1c43      	adds	r3, r0, #1
    402a:	d103      	bne.n	4034 <_write_r+0x20>
    402c:	6823      	ldr	r3, [r4, #0]
    402e:	2b00      	cmp	r3, #0
    4030:	d000      	beq.n	4034 <_write_r+0x20>
    4032:	602b      	str	r3, [r5, #0]
    4034:	bd70      	pop	{r4, r5, r6, pc}
    4036:	46c0      	nop			; (mov r8, r8)
    4038:	2000055c 	.word	0x2000055c

0000403c <_close_r>:
    403c:	2300      	movs	r3, #0
    403e:	b570      	push	{r4, r5, r6, lr}
    4040:	4c06      	ldr	r4, [pc, #24]	; (405c <_close_r+0x20>)
    4042:	0005      	movs	r5, r0
    4044:	0008      	movs	r0, r1
    4046:	6023      	str	r3, [r4, #0]
    4048:	f7fe fda2 	bl	2b90 <_close>
    404c:	1c43      	adds	r3, r0, #1
    404e:	d103      	bne.n	4058 <_close_r+0x1c>
    4050:	6823      	ldr	r3, [r4, #0]
    4052:	2b00      	cmp	r3, #0
    4054:	d000      	beq.n	4058 <_close_r+0x1c>
    4056:	602b      	str	r3, [r5, #0]
    4058:	bd70      	pop	{r4, r5, r6, pc}
    405a:	46c0      	nop			; (mov r8, r8)
    405c:	2000055c 	.word	0x2000055c

00004060 <_fstat_r>:
    4060:	2300      	movs	r3, #0
    4062:	b570      	push	{r4, r5, r6, lr}
    4064:	4c06      	ldr	r4, [pc, #24]	; (4080 <_fstat_r+0x20>)
    4066:	0005      	movs	r5, r0
    4068:	0008      	movs	r0, r1
    406a:	0011      	movs	r1, r2
    406c:	6023      	str	r3, [r4, #0]
    406e:	f7fe fd92 	bl	2b96 <_fstat>
    4072:	1c43      	adds	r3, r0, #1
    4074:	d103      	bne.n	407e <_fstat_r+0x1e>
    4076:	6823      	ldr	r3, [r4, #0]
    4078:	2b00      	cmp	r3, #0
    407a:	d000      	beq.n	407e <_fstat_r+0x1e>
    407c:	602b      	str	r3, [r5, #0]
    407e:	bd70      	pop	{r4, r5, r6, pc}
    4080:	2000055c 	.word	0x2000055c

00004084 <_isatty_r>:
    4084:	2300      	movs	r3, #0
    4086:	b570      	push	{r4, r5, r6, lr}
    4088:	4c06      	ldr	r4, [pc, #24]	; (40a4 <_isatty_r+0x20>)
    408a:	0005      	movs	r5, r0
    408c:	0008      	movs	r0, r1
    408e:	6023      	str	r3, [r4, #0]
    4090:	f7fe fd86 	bl	2ba0 <_isatty>
    4094:	1c43      	adds	r3, r0, #1
    4096:	d103      	bne.n	40a0 <_isatty_r+0x1c>
    4098:	6823      	ldr	r3, [r4, #0]
    409a:	2b00      	cmp	r3, #0
    409c:	d000      	beq.n	40a0 <_isatty_r+0x1c>
    409e:	602b      	str	r3, [r5, #0]
    40a0:	bd70      	pop	{r4, r5, r6, pc}
    40a2:	46c0      	nop			; (mov r8, r8)
    40a4:	2000055c 	.word	0x2000055c

000040a8 <_lseek_r>:
    40a8:	b570      	push	{r4, r5, r6, lr}
    40aa:	0005      	movs	r5, r0
    40ac:	0008      	movs	r0, r1
    40ae:	0011      	movs	r1, r2
    40b0:	2200      	movs	r2, #0
    40b2:	4c06      	ldr	r4, [pc, #24]	; (40cc <_lseek_r+0x24>)
    40b4:	6022      	str	r2, [r4, #0]
    40b6:	001a      	movs	r2, r3
    40b8:	f7fe fd74 	bl	2ba4 <_lseek>
    40bc:	1c43      	adds	r3, r0, #1
    40be:	d103      	bne.n	40c8 <_lseek_r+0x20>
    40c0:	6823      	ldr	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d000      	beq.n	40c8 <_lseek_r+0x20>
    40c6:	602b      	str	r3, [r5, #0]
    40c8:	bd70      	pop	{r4, r5, r6, pc}
    40ca:	46c0      	nop			; (mov r8, r8)
    40cc:	2000055c 	.word	0x2000055c

000040d0 <memchr>:
    40d0:	b2c9      	uxtb	r1, r1
    40d2:	1882      	adds	r2, r0, r2
    40d4:	4290      	cmp	r0, r2
    40d6:	d101      	bne.n	40dc <memchr+0xc>
    40d8:	2000      	movs	r0, #0
    40da:	4770      	bx	lr
    40dc:	7803      	ldrb	r3, [r0, #0]
    40de:	428b      	cmp	r3, r1
    40e0:	d0fb      	beq.n	40da <memchr+0xa>
    40e2:	3001      	adds	r0, #1
    40e4:	e7f6      	b.n	40d4 <memchr+0x4>

000040e6 <memmove>:
    40e6:	b510      	push	{r4, lr}
    40e8:	4288      	cmp	r0, r1
    40ea:	d902      	bls.n	40f2 <memmove+0xc>
    40ec:	188b      	adds	r3, r1, r2
    40ee:	4298      	cmp	r0, r3
    40f0:	d308      	bcc.n	4104 <memmove+0x1e>
    40f2:	2300      	movs	r3, #0
    40f4:	429a      	cmp	r2, r3
    40f6:	d007      	beq.n	4108 <memmove+0x22>
    40f8:	5ccc      	ldrb	r4, [r1, r3]
    40fa:	54c4      	strb	r4, [r0, r3]
    40fc:	3301      	adds	r3, #1
    40fe:	e7f9      	b.n	40f4 <memmove+0xe>
    4100:	5c8b      	ldrb	r3, [r1, r2]
    4102:	5483      	strb	r3, [r0, r2]
    4104:	3a01      	subs	r2, #1
    4106:	d2fb      	bcs.n	4100 <memmove+0x1a>
    4108:	bd10      	pop	{r4, pc}

0000410a <__malloc_lock>:
    410a:	4770      	bx	lr

0000410c <__malloc_unlock>:
    410c:	4770      	bx	lr

0000410e <_realloc_r>:
    410e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4110:	0007      	movs	r7, r0
    4112:	000d      	movs	r5, r1
    4114:	0016      	movs	r6, r2
    4116:	2900      	cmp	r1, #0
    4118:	d105      	bne.n	4126 <_realloc_r+0x18>
    411a:	0011      	movs	r1, r2
    411c:	f7ff fbd0 	bl	38c0 <_malloc_r>
    4120:	0004      	movs	r4, r0
    4122:	0020      	movs	r0, r4
    4124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4126:	2a00      	cmp	r2, #0
    4128:	d103      	bne.n	4132 <_realloc_r+0x24>
    412a:	f7ff fb7f 	bl	382c <_free_r>
    412e:	0034      	movs	r4, r6
    4130:	e7f7      	b.n	4122 <_realloc_r+0x14>
    4132:	f000 f827 	bl	4184 <_malloc_usable_size_r>
    4136:	002c      	movs	r4, r5
    4138:	4286      	cmp	r6, r0
    413a:	d9f2      	bls.n	4122 <_realloc_r+0x14>
    413c:	0031      	movs	r1, r6
    413e:	0038      	movs	r0, r7
    4140:	f7ff fbbe 	bl	38c0 <_malloc_r>
    4144:	1e04      	subs	r4, r0, #0
    4146:	d0ec      	beq.n	4122 <_realloc_r+0x14>
    4148:	0029      	movs	r1, r5
    414a:	0032      	movs	r2, r6
    414c:	f7fe ff3a 	bl	2fc4 <memcpy>
    4150:	0029      	movs	r1, r5
    4152:	0038      	movs	r0, r7
    4154:	f7ff fb6a 	bl	382c <_free_r>
    4158:	e7e3      	b.n	4122 <_realloc_r+0x14>
	...

0000415c <_read_r>:
    415c:	b570      	push	{r4, r5, r6, lr}
    415e:	0005      	movs	r5, r0
    4160:	0008      	movs	r0, r1
    4162:	0011      	movs	r1, r2
    4164:	2200      	movs	r2, #0
    4166:	4c06      	ldr	r4, [pc, #24]	; (4180 <_read_r+0x24>)
    4168:	6022      	str	r2, [r4, #0]
    416a:	001a      	movs	r2, r3
    416c:	f7fd fbbe 	bl	18ec <_read>
    4170:	1c43      	adds	r3, r0, #1
    4172:	d103      	bne.n	417c <_read_r+0x20>
    4174:	6823      	ldr	r3, [r4, #0]
    4176:	2b00      	cmp	r3, #0
    4178:	d000      	beq.n	417c <_read_r+0x20>
    417a:	602b      	str	r3, [r5, #0]
    417c:	bd70      	pop	{r4, r5, r6, pc}
    417e:	46c0      	nop			; (mov r8, r8)
    4180:	2000055c 	.word	0x2000055c

00004184 <_malloc_usable_size_r>:
    4184:	1f0b      	subs	r3, r1, #4
    4186:	681b      	ldr	r3, [r3, #0]
    4188:	1f18      	subs	r0, r3, #4
    418a:	2b00      	cmp	r3, #0
    418c:	da01      	bge.n	4192 <_malloc_usable_size_r+0xe>
    418e:	580b      	ldr	r3, [r1, r0]
    4190:	18c0      	adds	r0, r0, r3
    4192:	4770      	bx	lr

00004194 <spinCHC_agua_alto>:
    4194:	6c41 6f74 0000 0000                         Alto....

0000419c <spinCHC_agua_baixo>:
    419c:	6142 7869 006f 0000                         Baixo...

000041a4 <spinCHC_agua_medio>:
    41a4:	654d 6964 006f 0000                         Medio...

000041ac <spinCHC_modo_normal>:
    41ac:	6f4e 6e72 6c61 0000                         Nornal..

000041b4 <spinCHC_modo_pesado>:
    41b4:	6550 6173 6f64 0000                         Pesado..

000041bc <spinCHC_modo_rapido>:
    41bc:	6152 6970 6f64 0000                         Rapido..

000041c4 <spinCHC_secar_morno>:
    41c4:	6f4d 6e72 006f 0000                         Morno...

000041cc <spinCHC_secar_quente>:
    41cc:	7551 6e65 6574 0000                         Quente..

000041d4 <spinCHC_secar_vapor>:
    41d4:	6156 6f70 0072 0000                         Vapor...

000041dc <spinner_agua>:
    41dc:	694e 6576 3a6c 0000                         Nivel:..

000041e4 <spinner_modo>:
    41e4:	6f4d 6f64 003a 0000                         Modo:...

000041ec <spinner_secar>:
    41ec:	6553 6163 3a72 0000 6425 0000 4b4f 0000     Secar:..%d..OK..

000041fc <indicator_data>:
    41fc:	7eff 183c                                   .~<.

00004200 <spin_indicator_data>:
    4200:	3c18 ff7e                                   .<~.

00004204 <sysfont_glyphs>:
    4204:	0000 0000 0000 2000 2020 2020 2000 5050     .......     . PP
    4214:	0050 0000 5000 f850 f850 5050 7820 70a0     P....PP.P.PP x.p
    4224:	f028 c020 10c8 4020 1898 9060 40a0 90a8     (. ... @..`..@..
    4234:	6068 4020 0000 0000 2010 4040 2040 4010     h` @..... @@@ .@
    4244:	1020 1010 4020 5000 f820 5020 0000 2020      ... @.P . P..  
    4254:	20f8 0020 0000 0000 2060 0040 0000 00f8     .  .....` @.....
    4264:	0000 0000 0000 6000 0060 1008 4020 0080     .......``... @..
    4274:	8870 a898 88c8 2070 2060 2020 7020 8870     p.....p `    pp.
    4284:	1008 4020 f8f8 2010 0810 7088 3010 9050     .. @... ...p.0P.
    4294:	10f8 f810 f080 0808 7088 4030 f080 8888     .........p0@....
    42a4:	f870 1008 4020 4040 8870 7088 8888 7070     p... @@@p..p..pp
    42b4:	8888 0878 6010 6000 0060 6060 0000 6060     ..x..`.``.``..``
    42c4:	6000 4020 1008 4020 1020 0008 f800 f800     .` @.. @ .......
    42d4:	0000 4080 1020 4020 7080 0888 2010 2000     ...@ . @.p... . 
    42e4:	8870 6808 a8a8 7070 8888 f888 8888 88f0     p..h..pp........
    42f4:	f088 8888 70f0 8088 8080 7088 90e0 8888     .....p.....p....
    4304:	9088 f8e0 8080 80f0 f880 80f8 e080 8080     ................
    4314:	7080 8088 9880 7088 8888 f888 8888 7088     .p.....p.......p
    4324:	2020 2020 7020 1038 1010 9010 8860 a090          p8.....`...
    4334:	a0c0 8890 8080 8080 8080 88f8 a8d8 8888     ................
    4344:	8888 8888 a8c8 8898 7088 8888 8888 7088     .........p.....p
    4354:	88f0 f088 8080 7080 8888 a888 6890 88f0     .......p.....h..
    4364:	f088 90a0 7888 8080 0870 f008 20f8 2020     .....x..p....   
    4374:	2020 8820 8888 8888 7088 8888 8888 5088        ......p.....P
    4384:	8820 8888 a8a8 88d8 8888 2050 8850 8888      .........P P...
    4394:	5088 2020 2020 08f8 2010 8040 38f8 2020     .P    ... @..8  
    43a4:	2020 3820 8000 2040 0810 e000 2020 2020        8..@ ....    
    43b4:	e020 5020 0088 0000 0000 0000 0000 f800      . P............
    43c4:	2040 0010 0000 0000 7000 7808 7888 8080     @ .......p.x.x..
    43d4:	c8b0 8888 00f0 7000 8080 7088 0808 9868     .......p...p..h.
    43e4:	8888 0078 7000 f888 7080 4830 e040 4040     ..x..p...p0H@.@@
    43f4:	0040 7800 7888 3008 8080 c8b0 8888 2088     @..x.x.0....... 
    4404:	6000 2020 7020 0010 1030 9010 4060 4840     .`   p..0...`@@H
    4414:	6050 4850 2060 2020 2020 0070 d000 a8a8     P`PH`     p.....
    4424:	8888 0000 c8b0 8888 0088 7000 8888 7088     ...........p...p
    4434:	0000 88f0 80f0 0080 6800 7898 0808 0000     .........h.x....
    4444:	c8b0 8080 0080 7000 7080 f008 4040 40e0     .......p.p..@@.@
    4454:	4840 0030 8800 8888 6898 0000 8888 5088     @H0......h.....P
    4464:	0020 8800 a888 50a8 0000 5088 5020 0088      ......P...P P..
    4474:	8800 7888 7008 0000 10f8 4020 10f8 2020     ...x.p.... @..  
    4484:	2040 1020 2020 2020 2020 4020 2020 2010     @  .       @  . 
    4494:	4020 0000 0800 4200 0c00 4200 1000 4200      @.....B...B...B
    44a4:	1400 4200 1800 4200 1c00 4200 24fa 0000     ...B...B...B.$..
    44b4:	24f6 0000 24f6 0000 2558 0000 2558 0000     .$...$..X%..X%..
    44c4:	250e 0000 2500 0000 2514 0000 2546 0000     .%...%...%..F%..
    44d4:	25e0 0000 25c0 0000 25c0 0000 264c 0000     .%...%...%..L&..
    44e4:	25d2 0000 25ee 0000 25c4 0000 25fc 0000     .%...%...%...%..
    44f4:	263c 0000 5453 5241 2e54 2e2e 2e2e 2e2e     <&..START.......
    4504:	2e2e 2e2e 2e2e 2e2e 2e2e 2e2e 0a2e 0000     ................

00004514 <_global_impure_ptr>:
    4514:	0050 2000                                   P.. 

00004518 <__sf_fake_stderr>:
	...

00004538 <__sf_fake_stdin>:
	...

00004558 <__sf_fake_stdout>:
	...
    4578:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    4588:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    4598:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    45a8:	6665 0000                                   ef..

000045ac <_init>:
    45ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45ae:	46c0      	nop			; (mov r8, r8)
    45b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    45b2:	bc08      	pop	{r3}
    45b4:	469e      	mov	lr, r3
    45b6:	4770      	bx	lr

000045b8 <__init_array_start>:
    45b8:	000000dd 	.word	0x000000dd

000045bc <_fini>:
    45bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45be:	46c0      	nop			; (mov r8, r8)
    45c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    45c2:	bc08      	pop	{r3}
    45c4:	469e      	mov	lr, r3
    45c6:	4770      	bx	lr

000045c8 <__fini_array_start>:
    45c8:	000000b5 	.word	0x000000b5
