<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/include/drvmgr/pci_bus.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_4f6a7e6de63bf7faab77653961b179a0.html">include</a></li><li class="navelem"><a class="el" href="dir_f4dbac7d1cba53a2df8295cf487fdbed.html">drvmgr</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pci_bus.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*  PCI bus driver Interface.</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *  COPYRIGHT (c) 2008 Cobham Gaisler AB.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/* General part of drvmgr PCI Bus driver. The driver is typically</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * initialized from the PCI host driver separating the host</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * driver from the common parts in PCI drivers.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * The PCI library must be initialized before starting the</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * PCI bus driver. The PCI library have set up BARs and</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * assigned system IRQs for targets.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * This PCI bus driver rely on the PCI library (pci.c) for</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * interrupt registeration (pci_interrupt_register) and PCI</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * target set up.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifndef __PCI_BUS_H__</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define __PCI_BUS_H__</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;drvmgr/drvmgr.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;pci.h&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;pci/access.h&gt;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* PCI Driver ID generation (VENDOR: 16-bit, DEVICE: 16-bit) */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define DRIVER_PCI_ID(vendor, device) \</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">    DRIVER_ID(DRVMGR_BUS_TYPE_PCI, \</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">        ((((vendor) &amp; 0xffff) &lt;&lt; 16) | ((device) &amp; 0xffff)))</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* PCI Driver ID generation (CLASS: 24-bit) */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DRIVER_PCI_CLASS(class) \</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">    DRIVER_ID(DRVMGR_BUS_TYPE_PCI, ((1 &lt;&lt; 32) | ((class) &amp; 0xffffff)))</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* PCI driver IDs  (DRIVER_PCI_VENDOR_DEVICE or DRIVER_PCI_CLASS_NAME) */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define DRIVER_PCI_GAISLER_RASTAIO_ID       DRIVER_PCI_ID(PCIID_VENDOR_GAISLER, PCIID_DEVICE_GR_RASTA_IO)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define DRIVER_PCI_GAISLER_RASTATMTC_ID     DRIVER_PCI_ID(PCIID_VENDOR_GAISLER, PCIID_DEVICE_GR_RASTA_TMTC)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DRIVER_PCI_GAISLER_GR701_ID     DRIVER_PCI_ID(PCIID_VENDOR_GAISLER, PCIID_DEVICE_GR_701)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DRIVER_PCI_GAISLER_RASTAADCDAC_ID   DRIVER_PCI_ID(PCIID_VENDOR_GAISLER, PCIID_DEVICE_GR_RASTA_ADCDAC)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DRIVER_PCI_GAISLER_TMTC_1553_ID     DRIVER_PCI_ID(PCIID_VENDOR_GAISLER, PCIID_DEVICE_GR_TMTC_1553)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DRIVER_PCI_GAISLER_RASTA_SPW_ROUTER_ID  DRIVER_PCI_ID(PCIID_VENDOR_GAISLER, PCIID_DEVICE_GR_RASTA_SPW_RTR)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define DRIVER_PCI_GAISLER_LEON4_N2X_ID     DRIVER_PCI_ID(PCIID_VENDOR_GAISLER, PCIID_DEVICE_GR_LEON4_N2X)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define DRIVER_PCI_GAISLER_CPCI_GR740_ID    DRIVER_PCI_ID(PCIID_VENDOR_GAISLER, PCIID_DEVICE_GR_CPCI_GR740)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structpci__dev__id.html">   52</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpci__dev__id.html">pci_dev_id</a> {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    uint16_t        vendor;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    uint16_t        <a class="code" href="structdevice.html">device</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    uint16_t        subvendor;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    uint16_t        subdevice;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    uint32_t        <span class="keyword">class</span>; <span class="comment">/* 24 lower bits */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;};</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structpci__dev__id__match.html">   60</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpci__dev__id__match.html">pci_dev_id_match</a> {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    uint16_t        vendor;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    uint16_t        <a class="code" href="structdevice.html">device</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    uint16_t        subvendor;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    uint16_t        subdevice;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    uint32_t        <span class="keyword">class</span>;  <span class="comment">/* 24 lower bits */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    uint32_t        class_mask; <span class="comment">/* 24 lower bits */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;};</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define PCIID_DEVVEND(vendor, device) \</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">    {vendor, device, PCI_ID_ANY, PCI_ID_ANY, 0, 0}</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PCIID_END_TABLE {0, 0, 0, 0, 0, 0}</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">enum</span> {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">/* A Device has up to 6 BARs and an optional ROM BAR */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    PCIDEV_RES_BAR1 = 0,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    PCIDEV_RES_BAR2 = 1,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    PCIDEV_RES_BAR3 = 2,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    PCIDEV_RES_BAR4 = 3,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    PCIDEV_RES_BAR5 = 4,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    PCIDEV_RES_BAR6 = 5,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    PCIDEV_RES_ROM  = 6,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;};</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Maximum Number of Resources of a device */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PCIDEV_RES_CNT (PCIDEV_RES_ROM + 1)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* IO, MEMIO or MEM resource. Can be BAR, ROM or Bridge Window */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structpcibus__res.html">   86</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpcibus__res.html">pcibus_res</a> {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    uint32_t        address; <span class="comment">/* Base Address, CPU accessible */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    uint32_t        size;    <span class="comment">/* 0=Unimplemented, 0!=Resource Size */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keyword">struct </span><a class="code" href="structpci__res.html">pci_res</a>      *res;    <span class="comment">/* PCI-layer resource */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structpci__dev__info.html">   92</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpci__dev__info.html">pci_dev_info</a> {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keyword">struct </span><a class="code" href="structpci__dev__id.html">pci_dev_id</a>   id;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    uint8_t         rev;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    uint8_t         irq; <span class="comment">/* 0 = NO IRQ */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    pci_dev_t       pcidev;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keyword">struct </span><a class="code" href="structpcibus__res.html">pcibus_res</a>   resources[PCIDEV_RES_CNT];</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">struct </span><a class="code" href="structpci__dev.html">pci_dev</a>      *pci_device;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;};</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structpci__drv__info.html">  101</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpci__drv__info.html">pci_drv_info</a> {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrvmgr__drv.html">drvmgr_drv</a>   general;    <span class="comment">/* General bus info */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">/* PCI specific bus information */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keyword">struct </span><a class="code" href="structpci__dev__id__match.html">pci_dev_id_match</a>     *ids;       <span class="comment">/* Supported hardware */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;};</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Access routines */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structpcibus__regmem__ops.html">  108</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpcibus__regmem__ops.html">pcibus_regmem_ops</a> {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    drvmgr_r8 r8;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    drvmgr_r16 r16;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    drvmgr_r32 r32;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    drvmgr_r64 r64;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    drvmgr_w8 w8;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    drvmgr_w16 w16;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    drvmgr_w32 w32;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    drvmgr_w64 w64;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;};</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Let driver configure PCI bus driver */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structpcibus__config.html">  120</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structpcibus__config.html">pcibus_config</a> {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrvmgr__map__entry.html">drvmgr_map_entry</a>     *maps_up;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrvmgr__map__entry.html">drvmgr_map_entry</a>     *maps_down;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;};</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* PCI Configuration Space Access - Not implemented (use PCI Lib directly) */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define PCI_FUNC_CFG_R8    DRVMGR_RWFUNC(RW_SIZE_1|RW_READ|RW_CFG)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define PCI_FUNC_CFG_R16   DRVMGR_RWFUNC(RW_SIZE_2|RW_READ|RW_CFG)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define PCI_FUNC_CFG_R32   DRVMGR_RWFUNC(RW_SIZE_4|RW_READ|RW_CFG)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define PCI_FUNC_CFG_W8    DRVMGR_RWFUNC(RW_SIZE_1|RW_WRITE|RW_CFG)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define PCI_FUNC_CFG_W16   DRVMGR_RWFUNC(RW_SIZE_2|RW_WRITE|RW_CFG)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define PCI_FUNC_CFG_W32   DRVMGR_RWFUNC(RW_SIZE_4|RW_WRITE|RW_CFG)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* PCI I/O Register Access - Not implemented (use PCI Lib directly) */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define PCI_FUNC_IO_R8    DRVMGR_RWFUNC(RW_SIZE_1|RW_READ|RW_IO)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define PCI_FUNC_IO_R16   DRVMGR_RWFUNC(RW_SIZE_2|RW_READ|RW_IO)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define PCI_FUNC_IO_R32   DRVMGR_RWFUNC(RW_SIZE_4|RW_READ|RW_IO)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define PCI_FUNC_IO_W8    DRVMGR_RWFUNC(RW_SIZE_1|RW_WRITE|RW_IO)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define PCI_FUNC_IO_W16   DRVMGR_RWFUNC(RW_SIZE_2|RW_WRITE|RW_IO)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define PCI_FUNC_IO_W32   DRVMGR_RWFUNC(RW_SIZE_4|RW_WRITE|RW_IO)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* PCI Register Access over Memory Space (Little Endian) */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PCI_FUNC_MREG_R8   DRVMGR_RWFUNC(RW_SIZE_1|RW_READ|RW_MEMREG)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define PCI_FUNC_MREG_R16  DRVMGR_RWFUNC(RW_SIZE_2|RW_READ|RW_MEMREG|RW_LITTLE)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define PCI_FUNC_MREG_R32  DRVMGR_RWFUNC(RW_SIZE_4|RW_READ|RW_MEMREG|RW_LITTLE)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define PCI_FUNC_MREG_W8   DRVMGR_RWFUNC(RW_SIZE_1|RW_WRITE|RW_MEMREG)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define PCI_FUNC_MREG_W16  DRVMGR_RWFUNC(RW_SIZE_2|RW_WRITE|RW_MEMREG|RW_LITTLE)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define PCI_FUNC_MREG_W32  DRVMGR_RWFUNC(RW_SIZE_4|RW_WRITE|RW_MEMREG|RW_LITTLE)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* Weak default PCI driver resources, override this from project configuration</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * to set PCI Bus resources used to configure PCI device drivers.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structdrvmgr__bus__res.html">drvmgr_bus_res</a> pcibus_drv_resources;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Attach a PCI bus on top of a PCI Host device */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> pcibus_register(<span class="keyword">struct</span> <a class="code" href="structdrvmgr__dev.html">drvmgr_dev</a> *dev, <span class="keyword">struct</span> <a class="code" href="structpcibus__config.html">pcibus_config</a> *cfg);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structpcibus__config_html"><div class="ttname"><a href="structpcibus__config.html">pcibus_config</a></div><div class="ttdef"><b>Definition:</b> pci_bus.h:120</div></div>
<div class="ttc" id="structpci__dev__id__match_html"><div class="ttname"><a href="structpci__dev__id__match.html">pci_dev_id_match</a></div><div class="ttdef"><b>Definition:</b> pci_bus.h:60</div></div>
<div class="ttc" id="structpcibus__res_html"><div class="ttname"><a href="structpcibus__res.html">pcibus_res</a></div><div class="ttdef"><b>Definition:</b> pci_bus.h:86</div></div>
<div class="ttc" id="structdrvmgr__bus__res_html"><div class="ttname"><a href="structdrvmgr__bus__res.html">drvmgr_bus_res</a></div><div class="ttdef"><b>Definition:</b> drvmgr.h:214</div></div>
<div class="ttc" id="structpci__dev__info_html"><div class="ttname"><a href="structpci__dev__info.html">pci_dev_info</a></div><div class="ttdef"><b>Definition:</b> pci_bus.h:92</div></div>
<div class="ttc" id="structdrvmgr__map__entry_html"><div class="ttname"><a href="structdrvmgr__map__entry.html">drvmgr_map_entry</a></div><div class="ttdef"><b>Definition:</b> drvmgr.h:225</div></div>
<div class="ttc" id="structdevice_html"><div class="ttname"><a href="structdevice.html">device</a></div><div class="ttdef"><b>Definition:</b> rtemscompat1.h:15</div></div>
<div class="ttc" id="structpci__dev__id_html"><div class="ttname"><a href="structpci__dev__id.html">pci_dev_id</a></div><div class="ttdef"><b>Definition:</b> pci_bus.h:52</div></div>
<div class="ttc" id="structdrvmgr__dev_html"><div class="ttname"><a href="structdrvmgr__dev.html">drvmgr_dev</a></div><div class="ttdef"><b>Definition:</b> drvmgr.h:275</div></div>
<div class="ttc" id="structpci__res_html"><div class="ttname"><a href="structpci__res.html">pci_res</a></div><div class="ttdef"><b>Definition:</b> cfg.h:144</div></div>
<div class="ttc" id="structpci__drv__info_html"><div class="ttname"><a href="structpci__drv__info.html">pci_drv_info</a></div><div class="ttdef"><b>Definition:</b> pci_bus.h:101</div></div>
<div class="ttc" id="structpci__dev_html"><div class="ttname"><a href="structpci__dev.html">pci_dev</a></div><div class="ttdef"><b>Definition:</b> pci.h:41</div></div>
<div class="ttc" id="structdrvmgr__drv_html"><div class="ttname"><a href="structdrvmgr__drv.html">drvmgr_drv</a></div><div class="ttdef"><b>Definition:</b> drvmgr.h:305</div></div>
<div class="ttc" id="structpcibus__regmem__ops_html"><div class="ttname"><a href="structpcibus__regmem__ops.html">pcibus_regmem_ops</a></div><div class="ttdef"><b>Definition:</b> pci_bus.h:108</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
