****************************************
Report : Averaged Power
Design : matrix_mult_wrapper_03
Version: W-2024.09-SP5
Date   : Tue Nov 11 15:46:01 2025
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           1.031e-03 1.253e-04 1.829e-06 1.158e-03 (79.55%)  i
register                1.373e-05 1.371e-05 3.349e-05 6.093e-05 ( 4.18%)  
combinational           9.232e-05 6.353e-05 8.097e-05 2.368e-04 (16.26%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 2.026e-04   (13.91%)
  Cell Internal Power  = 1.137e-03   (78.10%)
  Cell Leakage Power   = 1.163e-04   ( 7.99%)
                         ---------
Total Power            = 1.456e-03  (100.00%)

1
