Running: xsim.dir/tb_CLA_Adder_func_synth/xsimk -simmode gui -wdb tb_CLA_Adder_func_synth.wdb -simrunnum 0 -socket 57401
Design successfully loaded
Design Loading Memory Usage: 29108 KB (Peak: 29676 KB)
Design Loading CPU Usage: 20 ms
Simulation completed
Simulation Memory Usage: 110844 KB (Peak: 168376 KB)
Simulation CPU Usage: 30 ms
