-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_out1_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    data_out1_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    data_out1_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    data_out1_empty_n : IN STD_LOGIC;
    data_out1_read : OUT STD_LOGIC;
    m_axi_concat_data_AWVALID : OUT STD_LOGIC;
    m_axi_concat_data_AWREADY : IN STD_LOGIC;
    m_axi_concat_data_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_concat_data_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_concat_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_concat_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_concat_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_WVALID : OUT STD_LOGIC;
    m_axi_concat_data_WREADY : IN STD_LOGIC;
    m_axi_concat_data_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_concat_data_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_concat_data_WLAST : OUT STD_LOGIC;
    m_axi_concat_data_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_ARVALID : OUT STD_LOGIC;
    m_axi_concat_data_ARREADY : IN STD_LOGIC;
    m_axi_concat_data_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_concat_data_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_concat_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_concat_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_concat_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_concat_data_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_RVALID : IN STD_LOGIC;
    m_axi_concat_data_RREADY : OUT STD_LOGIC;
    m_axi_concat_data_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_concat_data_RLAST : IN STD_LOGIC;
    m_axi_concat_data_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_concat_data_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_BVALID : IN STD_LOGIC;
    m_axi_concat_data_BREADY : OUT STD_LOGIC;
    m_axi_concat_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_concat_data_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_concat_data_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    outputs_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    outputs_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    outputs_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    outputs_empty_n : IN STD_LOGIC;
    outputs_read : OUT STD_LOGIC;
    output_data_addr3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    output_data_addr3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    output_data_addr3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    output_data_addr3_empty_n : IN STD_LOGIC;
    output_data_addr3_read : OUT STD_LOGIC;
    ROWS_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    ROWS_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    ROWS_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    ROWS_empty_n : IN STD_LOGIC;
    ROWS_read : OUT STD_LOGIC;
    COLS_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    COLS_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    COLS_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    COLS_empty_n : IN STD_LOGIC;
    COLS_read : OUT STD_LOGIC;
    concat_flag : OUT STD_LOGIC_VECTOR (0 downto 0);
    concat_flag_ap_vld : OUT STD_LOGIC );
end;


architecture behav of concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal outputs_blk_n : STD_LOGIC;
    signal output_data_addr3_blk_n : STD_LOGIC;
    signal ROWS_blk_n : STD_LOGIC;
    signal COLS_blk_n : STD_LOGIC;
    signal outputs_read_reg_158 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_num_reg_163 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln_reg_169 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_idle : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_ready : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_data_out1_read : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWVALID : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WVALID : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WLAST : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARVALID : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_RREADY : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_BREADY : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out_ap_vld : STD_LOGIC;
    signal grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal concat_flag_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal icmp_ln100_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln88_fu_114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln88_fu_140_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_out1_dout : IN STD_LOGIC_VECTOR (255 downto 0);
        data_out1_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        data_out1_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        data_out1_empty_n : IN STD_LOGIC;
        data_out1_read : OUT STD_LOGIC;
        m_axi_concat_data_AWVALID : OUT STD_LOGIC;
        m_axi_concat_data_AWREADY : IN STD_LOGIC;
        m_axi_concat_data_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_concat_data_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_concat_data_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_concat_data_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_concat_data_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_concat_data_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_concat_data_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_concat_data_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_concat_data_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_concat_data_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_WVALID : OUT STD_LOGIC;
        m_axi_concat_data_WREADY : IN STD_LOGIC;
        m_axi_concat_data_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_concat_data_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_concat_data_WLAST : OUT STD_LOGIC;
        m_axi_concat_data_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_ARVALID : OUT STD_LOGIC;
        m_axi_concat_data_ARREADY : IN STD_LOGIC;
        m_axi_concat_data_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_concat_data_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_concat_data_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_concat_data_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_concat_data_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_concat_data_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_concat_data_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_concat_data_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_concat_data_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_concat_data_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_RVALID : IN STD_LOGIC;
        m_axi_concat_data_RREADY : OUT STD_LOGIC;
        m_axi_concat_data_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_concat_data_RLAST : IN STD_LOGIC;
        m_axi_concat_data_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_concat_data_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_concat_data_BVALID : IN STD_LOGIC;
        m_axi_concat_data_BREADY : OUT STD_LOGIC;
        m_axi_concat_data_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_concat_data_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_concat_data_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        loop_num : IN STD_LOGIC_VECTOR (26 downto 0);
        zext_ln96 : IN STD_LOGIC_VECTOR (26 downto 0);
        outputs_load : IN STD_LOGIC_VECTOR (63 downto 0);
        count_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        count_out_ap_vld : OUT STD_LOGIC );
    end component;


    component concat_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102 : component concat_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start,
        ap_done => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done,
        ap_idle => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_idle,
        ap_ready => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_ready,
        data_out1_dout => data_out1_dout,
        data_out1_num_data_valid => ap_const_lv8_0,
        data_out1_fifo_cap => ap_const_lv8_0,
        data_out1_empty_n => data_out1_empty_n,
        data_out1_read => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_data_out1_read,
        m_axi_concat_data_AWVALID => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWVALID,
        m_axi_concat_data_AWREADY => m_axi_concat_data_AWREADY,
        m_axi_concat_data_AWADDR => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWADDR,
        m_axi_concat_data_AWID => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWID,
        m_axi_concat_data_AWLEN => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLEN,
        m_axi_concat_data_AWSIZE => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWSIZE,
        m_axi_concat_data_AWBURST => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWBURST,
        m_axi_concat_data_AWLOCK => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLOCK,
        m_axi_concat_data_AWCACHE => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWCACHE,
        m_axi_concat_data_AWPROT => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWPROT,
        m_axi_concat_data_AWQOS => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWQOS,
        m_axi_concat_data_AWREGION => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWREGION,
        m_axi_concat_data_AWUSER => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWUSER,
        m_axi_concat_data_WVALID => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WVALID,
        m_axi_concat_data_WREADY => m_axi_concat_data_WREADY,
        m_axi_concat_data_WDATA => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WDATA,
        m_axi_concat_data_WSTRB => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WSTRB,
        m_axi_concat_data_WLAST => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WLAST,
        m_axi_concat_data_WID => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WID,
        m_axi_concat_data_WUSER => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WUSER,
        m_axi_concat_data_ARVALID => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARVALID,
        m_axi_concat_data_ARREADY => ap_const_logic_0,
        m_axi_concat_data_ARADDR => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARADDR,
        m_axi_concat_data_ARID => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARID,
        m_axi_concat_data_ARLEN => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARLEN,
        m_axi_concat_data_ARSIZE => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARSIZE,
        m_axi_concat_data_ARBURST => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARBURST,
        m_axi_concat_data_ARLOCK => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARLOCK,
        m_axi_concat_data_ARCACHE => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARCACHE,
        m_axi_concat_data_ARPROT => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARPROT,
        m_axi_concat_data_ARQOS => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARQOS,
        m_axi_concat_data_ARREGION => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARREGION,
        m_axi_concat_data_ARUSER => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_ARUSER,
        m_axi_concat_data_RVALID => ap_const_logic_0,
        m_axi_concat_data_RREADY => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_RREADY,
        m_axi_concat_data_RDATA => ap_const_lv256_lc_1,
        m_axi_concat_data_RLAST => ap_const_logic_0,
        m_axi_concat_data_RID => ap_const_lv1_0,
        m_axi_concat_data_RFIFONUM => ap_const_lv9_0,
        m_axi_concat_data_RUSER => ap_const_lv1_0,
        m_axi_concat_data_RRESP => ap_const_lv2_0,
        m_axi_concat_data_BVALID => m_axi_concat_data_BVALID,
        m_axi_concat_data_BREADY => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_BREADY,
        m_axi_concat_data_BRESP => m_axi_concat_data_BRESP,
        m_axi_concat_data_BID => m_axi_concat_data_BID,
        m_axi_concat_data_BUSER => m_axi_concat_data_BUSER,
        loop_num => loop_num_reg_163,
        zext_ln96 => trunc_ln_reg_169,
        outputs_load => outputs_read_reg_158,
        count_out => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out,
        count_out_ap_vld => grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out_ap_vld);

    mul_32s_32s_32_1_1_U22 : component concat_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => COLS_dout,
        din1 => ROWS_dout,
        dout => mul_ln88_fu_114_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    concat_flag_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                concat_flag_preg <= ap_const_lv1_0;
            else
                if (((icmp_ln100_fu_146_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    concat_flag_preg <= ap_const_lv1_1;
                end if; 
            end if;
        end if;
    end process;


    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_ready = ap_const_logic_1)) then 
                    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                loop_num_reg_163 <= mul_ln88_fu_114_p2(30 downto 4);
                outputs_read_reg_158 <= outputs_dout;
                trunc_ln_reg_169 <= output_data_addr3_dout(31 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, outputs_empty_n, output_data_addr3_empty_n, ROWS_empty_n, COLS_empty_n, grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (output_data_addr3_empty_n = ap_const_logic_0) or (outputs_empty_n = ap_const_logic_0) or (ap_const_logic_0 = COLS_empty_n) or (ap_const_logic_0 = ROWS_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    COLS_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, COLS_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            COLS_blk_n <= COLS_empty_n;
        else 
            COLS_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    COLS_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_empty_n, output_data_addr3_empty_n, ROWS_empty_n, COLS_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (output_data_addr3_empty_n = ap_const_logic_0) or (outputs_empty_n = ap_const_logic_0) or (ap_const_logic_0 = COLS_empty_n) or (ap_const_logic_0 = ROWS_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            COLS_read <= ap_const_logic_1;
        else 
            COLS_read <= ap_const_logic_0;
        end if; 
    end process;


    ROWS_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ROWS_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ROWS_blk_n <= ROWS_empty_n;
        else 
            ROWS_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ROWS_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_empty_n, output_data_addr3_empty_n, ROWS_empty_n, COLS_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (output_data_addr3_empty_n = ap_const_logic_0) or (outputs_empty_n = ap_const_logic_0) or (ap_const_logic_0 = COLS_empty_n) or (ap_const_logic_0 = ROWS_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ROWS_read <= ap_const_logic_1;
        else 
            ROWS_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, outputs_empty_n, output_data_addr3_empty_n, ROWS_empty_n, COLS_empty_n)
    begin
        if (((ap_start = ap_const_logic_0) or (output_data_addr3_empty_n = ap_const_logic_0) or (outputs_empty_n = ap_const_logic_0) or (ap_const_logic_0 = COLS_empty_n) or (ap_const_logic_0 = ROWS_empty_n) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done)
    begin
        if ((grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, outputs_empty_n, output_data_addr3_empty_n, ROWS_empty_n, COLS_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (output_data_addr3_empty_n = ap_const_logic_0) or (outputs_empty_n = ap_const_logic_0) or (ap_const_logic_0 = COLS_empty_n) or (ap_const_logic_0 = ROWS_empty_n) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    concat_flag_assign_proc : process(ap_CS_fsm_state4, concat_flag_preg, icmp_ln100_fu_146_p2)
    begin
        if (((icmp_ln100_fu_146_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            concat_flag <= ap_const_lv1_1;
        else 
            concat_flag <= concat_flag_preg;
        end if; 
    end process;


    concat_flag_ap_vld_assign_proc : process(ap_CS_fsm_state4, icmp_ln100_fu_146_p2)
    begin
        if (((icmp_ln100_fu_146_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            concat_flag_ap_vld <= ap_const_logic_1;
        else 
            concat_flag_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    data_out1_read_assign_proc : process(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_data_out1_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_out1_read <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_data_out1_read;
        else 
            data_out1_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_ap_start_reg;
    icmp_ln100_fu_146_p2 <= "1" when (grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_count_out = zext_ln88_fu_140_p1) else "0";
    m_axi_concat_data_ARADDR <= ap_const_lv64_0;
    m_axi_concat_data_ARBURST <= ap_const_lv2_0;
    m_axi_concat_data_ARCACHE <= ap_const_lv4_0;
    m_axi_concat_data_ARID <= ap_const_lv1_0;
    m_axi_concat_data_ARLEN <= ap_const_lv32_0;
    m_axi_concat_data_ARLOCK <= ap_const_lv2_0;
    m_axi_concat_data_ARPROT <= ap_const_lv3_0;
    m_axi_concat_data_ARQOS <= ap_const_lv4_0;
    m_axi_concat_data_ARREGION <= ap_const_lv4_0;
    m_axi_concat_data_ARSIZE <= ap_const_lv3_0;
    m_axi_concat_data_ARUSER <= ap_const_lv1_0;
    m_axi_concat_data_ARVALID <= ap_const_logic_0;
    m_axi_concat_data_AWADDR <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWADDR;
    m_axi_concat_data_AWBURST <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWBURST;
    m_axi_concat_data_AWCACHE <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWCACHE;
    m_axi_concat_data_AWID <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWID;
    m_axi_concat_data_AWLEN <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLEN;
    m_axi_concat_data_AWLOCK <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWLOCK;
    m_axi_concat_data_AWPROT <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWPROT;
    m_axi_concat_data_AWQOS <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWQOS;
    m_axi_concat_data_AWREGION <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWREGION;
    m_axi_concat_data_AWSIZE <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWSIZE;
    m_axi_concat_data_AWUSER <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWUSER;

    m_axi_concat_data_AWVALID_assign_proc : process(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWVALID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_concat_data_AWVALID <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_AWVALID;
        else 
            m_axi_concat_data_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_concat_data_BREADY_assign_proc : process(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_BREADY, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_concat_data_BREADY <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_BREADY;
        else 
            m_axi_concat_data_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_concat_data_RREADY <= ap_const_logic_0;
    m_axi_concat_data_WDATA <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WDATA;
    m_axi_concat_data_WID <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WID;
    m_axi_concat_data_WLAST <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WLAST;
    m_axi_concat_data_WSTRB <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WSTRB;
    m_axi_concat_data_WUSER <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WUSER;

    m_axi_concat_data_WVALID_assign_proc : process(grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WVALID, ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_concat_data_WVALID <= grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_102_m_axi_concat_data_WVALID;
        else 
            m_axi_concat_data_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    output_data_addr3_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, output_data_addr3_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            output_data_addr3_blk_n <= output_data_addr3_empty_n;
        else 
            output_data_addr3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_data_addr3_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_empty_n, output_data_addr3_empty_n, ROWS_empty_n, COLS_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (output_data_addr3_empty_n = ap_const_logic_0) or (outputs_empty_n = ap_const_logic_0) or (ap_const_logic_0 = COLS_empty_n) or (ap_const_logic_0 = ROWS_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            output_data_addr3_read <= ap_const_logic_1;
        else 
            output_data_addr3_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_blk_n <= outputs_empty_n;
        else 
            outputs_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, outputs_empty_n, output_data_addr3_empty_n, ROWS_empty_n, COLS_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (output_data_addr3_empty_n = ap_const_logic_0) or (outputs_empty_n = ap_const_logic_0) or (ap_const_logic_0 = COLS_empty_n) or (ap_const_logic_0 = ROWS_empty_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            outputs_read <= ap_const_logic_1;
        else 
            outputs_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln88_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_num_reg_163),32));
end behav;
