{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631443177938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631443177942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 13:39:37 2021 " "Processing started: Sun Sep 12 13:39:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631443177942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631443177942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt_dly_SLG46620 -c cnt_dly_SLG46620 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnt_dly_SLG46620 -c cnt_dly_SLG46620" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631443177942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631443178486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt_dly_slg46620/cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cnt_dly_slg46620/cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_fsm_mode " "Found entity 1: cnt_fsm_mode" {  } { { "src/cnt_dly_slg46620/cnt.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631443187076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631443187076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt_dly_slg46620/dly.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cnt_dly_slg46620/dly.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dly_mode " "Found entity 1: dly_mode" {  } { { "src/cnt_dly_slg46620/dly.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/dly.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631443187079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631443187079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt_dly_slg46620/cnt_dly_macrocell.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cnt_dly_slg46620/cnt_dly_macrocell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_dly_macrocell " "Found entity 1: cnt_dly_macrocell" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631443187083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631443187083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt_dly_slg46620/cnt_dly_macrocell_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/cnt_dly_slg46620/cnt_dly_macrocell_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slg46620_cnt0_pkg (SystemVerilog) " "Found design unit 1: slg46620_cnt0_pkg (SystemVerilog)" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell_pkg.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631443187085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631443187085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cnt_dly_macrocell " "Elaborating entity \"cnt_dly_macrocell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631443187116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_Wake_Sleep_Ratio_Control_mode cnt_dly_macrocell.sv(46) " "Verilog HDL or VHDL warning at cnt_dly_macrocell.sv(46): object \"is_Wake_Sleep_Ratio_Control_mode\" assigned a value but never read" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631443187116 "|cnt_dly_macrocell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dly_mode dly_mode:dly_mode_inst " "Elaborating entity \"dly_mode\" for hierarchy \"dly_mode:dly_mode_inst\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "dly_mode_inst" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631443187153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_Both_Mode dly.sv(22) " "Verilog HDL or VHDL warning at dly.sv(22): object \"is_Both_Mode\" assigned a value but never read" {  } { { "src/cnt_dly_slg46620/dly.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/dly.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631443187153 "|cnt_dly_macrocell|dly_mode:dly_mode_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_fsm_mode cnt_fsm_mode:cnt_mode_inst " "Elaborating entity \"cnt_fsm_mode\" for hierarchy \"cnt_fsm_mode:cnt_mode_inst\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "cnt_mode_inst" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631443187162 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1631443187321 "|cnt_dly_macrocell|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1631443187321 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dly_mode:dly_mode_inst\|out_allow dly_mode:dly_mode_inst\|out_allow~_emulated dly_mode:dly_mode_inst\|out_allow~1 " "Register \"dly_mode:dly_mode_inst\|out_allow\" is converted into an equivalent circuit using register \"dly_mode:dly_mode_inst\|out_allow~_emulated\" and latch \"dly_mode:dly_mode_inst\|out_allow~1\"" {  } { { "src/cnt_dly_slg46620/dly.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/dly.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|dly_mode:dly_mode_inst|out_allow"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[0\] r_counter\[0\]~_emulated r_counter\[0\]~1 " "Register \"r_counter\[0\]\" is converted into an equivalent circuit using register \"r_counter\[0\]~_emulated\" and latch \"r_counter\[0\]~1\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[13\] r_counter\[13\]~_emulated r_counter\[13\]~5 " "Register \"r_counter\[13\]\" is converted into an equivalent circuit using register \"r_counter\[13\]~_emulated\" and latch \"r_counter\[13\]~5\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[12\] r_counter\[12\]~_emulated r_counter\[12\]~9 " "Register \"r_counter\[12\]\" is converted into an equivalent circuit using register \"r_counter\[12\]~_emulated\" and latch \"r_counter\[12\]~9\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[11\] r_counter\[11\]~_emulated r_counter\[11\]~13 " "Register \"r_counter\[11\]\" is converted into an equivalent circuit using register \"r_counter\[11\]~_emulated\" and latch \"r_counter\[11\]~13\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[10\] r_counter\[10\]~_emulated r_counter\[10\]~17 " "Register \"r_counter\[10\]\" is converted into an equivalent circuit using register \"r_counter\[10\]~_emulated\" and latch \"r_counter\[10\]~17\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[9\] r_counter\[9\]~_emulated r_counter\[9\]~21 " "Register \"r_counter\[9\]\" is converted into an equivalent circuit using register \"r_counter\[9\]~_emulated\" and latch \"r_counter\[9\]~21\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[8\] r_counter\[8\]~_emulated r_counter\[8\]~25 " "Register \"r_counter\[8\]\" is converted into an equivalent circuit using register \"r_counter\[8\]~_emulated\" and latch \"r_counter\[8\]~25\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[7\] r_counter\[7\]~_emulated r_counter\[7\]~29 " "Register \"r_counter\[7\]\" is converted into an equivalent circuit using register \"r_counter\[7\]~_emulated\" and latch \"r_counter\[7\]~29\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[6\] r_counter\[6\]~_emulated r_counter\[6\]~33 " "Register \"r_counter\[6\]\" is converted into an equivalent circuit using register \"r_counter\[6\]~_emulated\" and latch \"r_counter\[6\]~33\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[5\] r_counter\[5\]~_emulated r_counter\[5\]~37 " "Register \"r_counter\[5\]\" is converted into an equivalent circuit using register \"r_counter\[5\]~_emulated\" and latch \"r_counter\[5\]~37\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[4\] r_counter\[4\]~_emulated r_counter\[4\]~41 " "Register \"r_counter\[4\]\" is converted into an equivalent circuit using register \"r_counter\[4\]~_emulated\" and latch \"r_counter\[4\]~41\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[3\] r_counter\[3\]~_emulated r_counter\[3\]~45 " "Register \"r_counter\[3\]\" is converted into an equivalent circuit using register \"r_counter\[3\]~_emulated\" and latch \"r_counter\[3\]~45\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[2\] r_counter\[2\]~_emulated r_counter\[2\]~49 " "Register \"r_counter\[2\]\" is converted into an equivalent circuit using register \"r_counter\[2\]~_emulated\" and latch \"r_counter\[2\]~49\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[1\] r_counter\[1\]~_emulated r_counter\[1\]~53 " "Register \"r_counter\[1\]\" is converted into an equivalent circuit using register \"r_counter\[1\]~_emulated\" and latch \"r_counter\[1\]~53\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|r_counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dly_mode:dly_mode_inst\|in_edge_detector dly_mode:dly_mode_inst\|in_edge_detector~_emulated dly_mode:dly_mode_inst\|in_edge_detector~1 " "Register \"dly_mode:dly_mode_inst\|in_edge_detector\" is converted into an equivalent circuit using register \"dly_mode:dly_mode_inst\|in_edge_detector~_emulated\" and latch \"dly_mode:dly_mode_inst\|in_edge_detector~1\"" {  } { { "src/cnt_dly_slg46620/dly.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/dly.sv" 41 0 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|dly_mode:dly_mode_inst|in_edge_detector"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_counter_dff load_counter_dff~_emulated load_counter_dff~1 " "Register \"load_counter_dff\" is converted into an equivalent circuit using register \"load_counter_dff~_emulated\" and latch \"load_counter_dff~1\"" {  } { { "src/cnt_dly_slg46620/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_slg46620/cnt_dly_macrocell.sv" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631443187560 "|cnt_dly_macrocell|load_counter_dff"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1631443187560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631443187670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631443187990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631443187990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631443188029 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631443188029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631443188029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631443188029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631443188045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 13:39:48 2021 " "Processing ended: Sun Sep 12 13:39:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631443188045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631443188045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631443188045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631443188045 ""}
