Here source code for 64 bit RISC-V interpreter has been stored in form of multiple files. That supports following instructions:
Arithmetic: add, addi, sub, mul, muli ,rem
Data Transfer: sb, sh, sw, sd, lb, lbu, lh, lhu, lw, lwu, ld
Logical: and, andi, or, ori, xor, xori
Shift: sll, slli, sra, srai, srl, srli
Conditional Branch: beq, bne, bge, blt, bgeu, bltu
Unconditional Branch: jal, jalr
Compare: slt, slti, sltu, sltiu
