INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_32
INFO: [VRFC 10-311] analyzing module mux_4_5
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/silvester/vivado_project/single_circle/single_circle.srcs/sim_1/new/testbanch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbanch
