// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VSocLite.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "VSocLite__Syms.h"
#include "VSocLite___024root.h"

void VSocLite___024unit____Vdpiimwrap_ram_write_helper_TOP____024unit(IData/*31:0*/ wIdx, IData/*31:0*/ wdata, IData/*31:0*/ wmask, CData/*0:0*/ wen);
void VSocLite___024unit____Vdpiimwrap_uart_write_helper_TOP____024unit(IData/*31:0*/ uart_data);
extern const VlUnpacked<CData/*0:0*/, 128> VSocLite__ConstPool__TABLE_h1d2370e4_0;
extern const VlUnpacked<CData/*4:0*/, 128> VSocLite__ConstPool__TABLE_h4c0fdf62_0;
extern const VlUnpacked<CData/*1:0*/, 8> VSocLite__ConstPool__TABLE_hbbd4bbd8_0;

VL_INLINE_OPT void VSocLite___024root___sequent__TOP__1(VSocLite___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root___sequent__TOP__1\n"); );
    // Init
    CData/*2:0*/ __Vtableidx8;
    CData/*6:0*/ __Vtableidx11;
    VlWide<4>/*127:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData;
    VlWide<4>/*127:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData;
    CData/*4:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr;
    CData/*4:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v0;
    CData/*4:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32;
    VlWide<3>/*67:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32;
    CData/*7:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    CData/*7:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    CData/*7:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    QData/*55:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v0;
    CData/*4:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32;
    IData/*31:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32;
    CData/*4:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i;
    CData/*4:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i;
    CData/*0:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow;
    CData/*0:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick;
    IData/*31:0*/ __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16;
    CData/*0:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16;
    CData/*2:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16;
    IData/*19:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16;
    CData/*0:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16;
    CData/*0:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16;
    CData/*2:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16;
    IData/*18:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16;
    CData/*7:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16;
    CData/*0:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16;
    IData/*19:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v0;
    CData/*3:0*/ __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16;
    CData/*0:0*/ __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16;
    CData/*0:0*/ __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value;
    CData/*0:0*/ __Vdlyvdim0__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0;
    CData/*1:0*/ __Vdlyvval__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0;
    CData/*0:0*/ __Vdlyvset__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0;
    CData/*0:0*/ __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value;
    // Body
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 = 0U;
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U];
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U];
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U];
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U];
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr;
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U];
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U];
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U];
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U];
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i;
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i;
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr;
    vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v0 = 0U;
    vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v1 = 0U;
    vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v2 = 0U;
    vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v3 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32 = 0U;
    vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index;
    vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy;
    __Vdlyvset__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0 = 0U;
    __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value 
        = vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value;
    __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value 
        = vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value;
    VSocLite___024unit____Vdpiimwrap_ram_write_helper_TOP____024unit(
                                                                     (0x3fffffffU 
                                                                      & ((0xffffffU 
                                                                          & (((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T)
                                                                               ? 
                                                                              vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                                                              [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]
                                                                               : vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r) 
                                                                             >> 2U)) 
                                                                         + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_2))), 
                                                                     vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_data
                                                                     [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1], 
                                                                     (((((8U 
                                                                          & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                                          [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                                          ? 0xffU
                                                                          : 0U) 
                                                                        << 0x18U) 
                                                                       | (((4U 
                                                                            & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                                            [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                                            ? 0xffU
                                                                            : 0U) 
                                                                          << 0x10U)) 
                                                                      | ((((2U 
                                                                            & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                                            [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                                            ? 0xffU
                                                                            : 0U) 
                                                                          << 8U) 
                                                                         | ((1U 
                                                                             & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                                             [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                                             ? 0xffU
                                                                             : 0U))), 
                                                                     ((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T_25) 
                                                                      & (0x1000000U 
                                                                         > 
                                                                         (0x3fffffffU 
                                                                          & ((0xffffffU 
                                                                              & (((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T)
                                                                                 ? 
                                                                                vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                                                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]
                                                                                 : vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r) 
                                                                                >> 2U)) 
                                                                             + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_2))))));
    if (VL_UNLIKELY((((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T) 
                      & ((0U != (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data)) 
                         & (2U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_burst_io_deq_bits_MPORT_data)))) 
                     & (~ (((((1U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data)) 
                              | (3U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data))) 
                             | (7U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data))) 
                            | (0xfU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data))) 
                           | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at SimSRAM.scala:73 assert(in.ar.bits.len === 1.U || in.ar.bits.len === 3.U ||\n");
    }
    if (VL_UNLIKELY((((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T) 
                      & ((0U != (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data)) 
                         & (2U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_burst_io_deq_bits_MPORT_data)))) 
                     & (~ (((((1U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data)) 
                              | (3U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data))) 
                             | (7U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data))) 
                            | (0xfU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data))) 
                           | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:3452: Assertion failed in %NSocLite.axi_ram\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 3452, "");
    }
    if (((~ (IData)(vlSelf->reset)) & ((((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T_25) 
                                         & (0x1000000U 
                                            > (0x3fffffffU 
                                               & ((0xffffffU 
                                                   & (((IData)(vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T)
                                                        ? 
                                                       vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                                                       [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1]
                                                        : vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r) 
                                                      >> 2U)) 
                                                  + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_2))))) 
                                        & (0xffU == 
                                           (((((8U 
                                                & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                ? 0xffU
                                                : 0U) 
                                              << 0x18U) 
                                             | (((4U 
                                                  & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                  [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                  ? 0xffU
                                                  : 0U) 
                                                << 0x10U)) 
                                            | ((((2U 
                                                  & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                  [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                  ? 0xffU
                                                  : 0U) 
                                                << 8U) 
                                               | ((1U 
                                                   & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_strb
                                                   [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1])
                                                   ? 0xffU
                                                   : 0U))))) 
                                       & (0x1fe40000U 
                                          == vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r)))) {
        VSocLite___024unit____Vdpiimwrap_uart_write_helper_TOP____024unit(
                                                                          (0xffU 
                                                                           & vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_data
                                                                           [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__value_1]));
    }
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick;
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count;
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32 = 0U;
    if (VL_UNLIKELY((1U & (~ (((~ (0xffffU & ((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xffffU & ((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1411: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1411, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1434: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1434, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xffffU & (((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xffffU & (((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1456: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1456, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1479: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1479, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7fffU & (((((IData)(1U) 
                                                 << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                                >> 1U) 
                                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7fffU & (((((IData)(1U) 
                                                 << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                                >> 1U) 
                                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1501: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1501, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_1_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_1_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1524: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1524, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7fffU & ((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                               >> 1U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7fffU & ((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                               >> 1U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1546: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1546, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_1_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_1_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1569: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1569, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3fffU & (((((IData)(1U) 
                                                 << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                                >> 2U) 
                                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3fffU & (((((IData)(1U) 
                                                 << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                                >> 2U) 
                                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1591: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1591, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_2_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_2_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1614: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1614, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3fffU & ((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                               >> 2U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3fffU & ((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                               >> 2U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1636: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1636, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_2_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_2_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1659: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1659, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1fffU & (((((IData)(1U) 
                                                 << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                                >> 3U) 
                                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1fffU & (((((IData)(1U) 
                                                 << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                                >> 3U) 
                                               & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1681: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1681, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_3_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_3_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1704: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1704, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1fffU & ((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                               >> 3U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1fffU & ((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                               >> 3U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1726: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1726, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_3_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_3_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1749: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1749, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xfffU & (((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               >> 4U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xfffU & (((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               >> 4U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1771: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1771, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_4_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_4_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1794: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1794, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xfffU & ((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              >> 4U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xfffU & ((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              >> 4U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1816: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1816, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_4_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_4_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1839: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1839, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7ffU & (((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               >> 5U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7ffU & (((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               >> 5U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1861: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1861, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_5_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_5_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1884: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1884, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7ffU & ((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              >> 5U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7ffU & ((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              >> 5U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1906: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1906, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_5_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_5_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1929: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1929, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3ffU & (((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               >> 6U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3ffU & (((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               >> 6U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1951: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1951, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_6_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_6_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1974: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1974, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3ffU & ((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              >> 6U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3ffU & ((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              >> 6U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:1996: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 1996, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_6_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_6_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2019: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2019, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1ffU & (((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               >> 7U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1ffU & (((((IData)(1U) 
                                                << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                               >> 7U) 
                                              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2041: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2041, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_7_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_7_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2064: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2064, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1ffU & ((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              >> 7U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1ffU & ((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                              >> 7U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2086: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2086, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_7_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_7_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2109: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2109, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xffU & (((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                              >> 8U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xffU & (((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                              >> 8U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2131: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2131, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_8_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_8_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2154: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2154, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xffU & ((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                             >> 8U) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xffU & ((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                             >> 8U) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2176: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2176, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_8_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_8_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2199: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2199, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7fU & (((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                              >> 9U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7fU & (((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                              >> 9U) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2221: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2221, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_9_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_9_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2244: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2244, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7fU & ((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                             >> 9U) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x7fU & ((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                             >> 9U) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2266: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2266, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_9_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_9_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2289: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2289, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3fU & (((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                              >> 0xaU) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3fU & (((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                              >> 0xaU) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2311: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2311, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_10_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_10_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2334: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2334, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3fU & ((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                             >> 0xaU) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x3fU & ((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                             >> 0xaU) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2356: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2356, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_10_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_10_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2379: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2379, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1fU & (((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                              >> 0xbU) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1fU & (((((IData)(1U) 
                                               << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                              >> 0xbU) 
                                             & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2401: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2401, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_11_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_11_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2424: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2424, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1fU & ((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                             >> 0xbU) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0x1fU & ((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                             >> 0xbU) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2446: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2446, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_11_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_11_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2469: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2469, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xfU & (((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                             >> 0xcU) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xfU & (((((IData)(1U) 
                                              << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                             >> 0xcU) 
                                            & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2491: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2491, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_12_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_12_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2514: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2514, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xfU & ((((IData)(1U) 
                                             << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                            >> 0xcU) 
                                           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (0xfU & ((((IData)(1U) 
                                             << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                            >> 0xcU) 
                                           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2536: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2536, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_12_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_12_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2559: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2559, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (7U & (((((IData)(1U) 
                                            << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                           >> 0xdU) 
                                          & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                         & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (7U & (((((IData)(1U) 
                                            << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                           >> 0xdU) 
                                          & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                         & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2581: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2581, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_13_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_13_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2604: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2604, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (7U & ((((IData)(1U) 
                                           << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                          >> 0xdU) 
                                         & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (7U & ((((IData)(1U) 
                                           << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                          >> 0xdU) 
                                         & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2626: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2626, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_13_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_13_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2649: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2649, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (3U & (((((IData)(1U) 
                                            << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                           >> 0xeU) 
                                          & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                         & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (3U & (((((IData)(1U) 
                                            << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                           >> 0xeU) 
                                          & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4)) 
                                         & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2671: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2671, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_14_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_14_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2694: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2694, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (3U & ((((IData)(1U) 
                                           << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                          >> 0xeU) 
                                         & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (3U & ((((IData)(1U) 
                                           << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                          >> 0xeU) 
                                         & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4)))) 
                               | (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2716: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2716, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_14_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_14_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2739: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2739, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4) 
                                    & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)) 
                                   & (((IData)(1U) 
                                       << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                      >> 0xfU))) | 
                               (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_4) 
                                    & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_last)) 
                                   & (((IData)(1U) 
                                       << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_r_bits_id)) 
                                      >> 0xfU))) | 
                               (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2761: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2761, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_15_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_15_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2784: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2784, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4) 
                                   & (((IData)(1U) 
                                       << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                      >> 0xfU))) | 
                               (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:114 assert (!resp_fire || count =/= UInt(0))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_4) 
                                   & (((IData)(1U) 
                                       << (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_b_bits_id)) 
                                      >> 0xfU))) | 
                               (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2806: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2806, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_15_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:115 assert (!req_fire  || count =/= UInt(flight))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_15_T_2)) 
                               | (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2829: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2829, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                                   & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0))) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                                  & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:265 assert (!anyValid || winner.reduce(_||_))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                                   & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0))) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                                  & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2851: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2851, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                                   & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0))) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                                  & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:265 assert (!anyValid || winner.reduce(_||_))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                                   & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0))) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                                  & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2873: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2873, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                                   & (0ULL == (0x90000000ULL 
                                               & (QData)((IData)(
                                                                 (0x90000000U 
                                                                  ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                                  & (0ULL == (0x90000000ULL 
                                              & (QData)((IData)(
                                                                (0x90000000U 
                                                                 ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:265 assert (!anyValid || winner.reduce(_||_))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                                   & (0ULL == (0x90000000ULL 
                                               & (QData)((IData)(
                                                                 (0x90000000U 
                                                                  ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
                                  & (0ULL == (0x90000000ULL 
                                              & (QData)((IData)(
                                                                (0x90000000U 
                                                                 ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2895: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2895, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                                   & (0ULL == (0x90000000ULL 
                                               & (QData)((IData)(
                                                                 (0x90000000U 
                                                                  ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                                  & (0ULL == (0x90000000ULL 
                                              & (QData)((IData)(
                                                                (0x90000000U 
                                                                 ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:265 assert (!anyValid || winner.reduce(_||_))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                                   & (0ULL == (0x90000000ULL 
                                               & (QData)((IData)(
                                                                 (0x90000000U 
                                                                  ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
                                  & (0ULL == (0x90000000ULL 
                                              & (QData)((IData)(
                                                                (0x90000000U 
                                                                 ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2917: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2917, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_0)) 
                               | (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_1))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:263 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_0)) 
                               | (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_1))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2941: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2941, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid)) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_0) 
                                  | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_1))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:265 assert (!anyValid || winner.reduce(_||_))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid)) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_0) 
                                  | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_1))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2963: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2963, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_0)) 
                               | (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_1))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:263 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_0)) 
                               | (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_1))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:2987: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 2987, "");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid_1)) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_0) 
                                  | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_1))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_FWRITEF(0x80000002U,"Assertion failed\n    at Xbar.scala:265 assert (!anyValid || winner.reduce(_||_))\n");
    }
    if (VL_UNLIKELY((1U & (~ (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__anyValid_1)) 
                               | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_0) 
                                  | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_1))) 
                              | (IData)(vlSelf->reset)))))) {
        VL_WRITEF("[%0t] %%Error: SocLite.v:3009: Assertion failed in %NSocLite.axi4xbar\n",
                  64,VL_TIME_UNITED_Q(1),-12,vlSymsp->name());
        VL_STOP_MT("vsrc/SocLite.v", 3009, "");
    }
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v0 = 0U;
    __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16 = 0U;
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__i = 0x20U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__i = 0x20U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__i = 0x10U;
    }
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_num_a_g = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_num_csn = 0xffU;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__scan_data = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__count = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__num_data = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_rg1_data = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_rg0_data = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step1_r = 1U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step1_flag = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step1_count = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_step0_r = 1U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step0_flag = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__step0_count = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__btn_key_r = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__state_count = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__key_count = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__key_flag = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__led_data = 0xffffU;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__virtual_uart_data = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__num_monitor = 1U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__open_trace = 1U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__io_simu = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr7 = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr6 = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr5 = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr1 = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr0 = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr2 = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr3 = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__cr4 = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_size = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_len = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_addr = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer_r2 
        = vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer_r1;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_end_r2 
        = vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_end_r1;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_br_target 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[0U];
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wready_reg = 0U;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_br_taken 
        = (1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[1U]);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_old_Count 
        = (3U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[1U] 
                 >> 2U));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_branch) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_wr_data;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 
            = (0xffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc 
                        >> 2U));
    }
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__R_or_W = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__busy = 0U;
    vlSelf->SocLite__DOT__axi_ram__DOT__value_1 = ((IData)(vlSelf->reset)
                                                    ? 0U
                                                    : 
                                                   (0xffU 
                                                    & vlSelf->SocLite__DOT__axi_ram__DOT___GEN_7));
    vlSelf->SocLite__DOT__axi_ram__DOT__w_busy = ((~ (IData)(vlSelf->reset)) 
                                                  & (IData)(vlSelf->SocLite__DOT__axi_ram__DOT___GEN_16));
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__no_mask 
        = (0xffU == (0xffffU & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23));
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__short_delay 
        = (0xffU == (0xffU & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23));
    if ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_wbit;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index;
    }
    if ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_wbit;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index;
    }
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi_ram__DOT__r_1 = 0U;
    } else if (vlSelf->SocLite__DOT__axi_ram__DOT___T) {
        vlSelf->SocLite__DOT__axi_ram__DOT__r_1 = vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_burst_io_deq_bits_MPORT_data;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_PageMask = 0U;
    }
    vlSelf->SocLite__DOT__axi_ram__DOT__ren_REG = (
                                                   (~ (IData)(vlSelf->reset)) 
                                                   & (IData)(vlSelf->SocLite__DOT__axi_ram__DOT___T));
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_index = 0U;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_state 
        = ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_nextstate));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_wdata = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_en) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_wdata 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__to_BPU_pc_valid) {
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_branch) 
             & ((0xffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc 
                          >> 2U)) == (0xffU & (IData)(
                                                      (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus 
                                                       >> 8U)))))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__valid = 1U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__doutb_bypass 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_wr_data;
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__valid = 0U;
        }
    }
    if (vlSelf->reset) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U] = 0U;
    } else if ((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U] = 0U;
    } else if ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady))) {
        if ((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady))) {
            if ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady))) {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U];
            } else if ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady))) {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U];
            } else {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata;
            }
        } else if ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady))) {
            if ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady))) {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata;
            } else {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata;
            }
        } else if ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata;
        } else {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U];
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U];
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U];
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U];
        }
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_wr_en) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr 
            = (0x1fU & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr)));
    }
    if (vlSelf->reset) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U] = 0U;
    } else if ((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U] = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U] = 0U;
    } else if ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady))) {
        if ((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady))) {
            if ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady))) {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U];
            } else if ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady))) {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U];
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U];
            } else {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata;
            }
        } else if ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady))) {
            if ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady))) {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata;
            } else {
                __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U] 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata;
            }
        } else if ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata;
        } else {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U];
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U];
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U];
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U];
        }
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i = 0U;
    }
    if ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state))) {
        if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i 
                = (0x1fU & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i)));
        } else if ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i = 0U;
        }
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i = 0U;
    }
    if ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state))) {
        if ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i 
                = (0x1fU & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i)));
        } else if ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i = 0U;
        }
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_d0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_c0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_c1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_d1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn1 = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_d0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_c0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_c1 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_d1 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn1 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index];
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg = 0ULL;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__to_BPU_pc_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem
            [(0xffU & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus 
                               >> 8U)))];
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn1 = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn1 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index];
    }
    vlSelf->SocLite__DOT__axi_ram__DOT__r_busy = ((~ (IData)(vlSelf->reset)) 
                                                  & (IData)(vlSelf->SocLite__DOT__axi_ram__DOT___GEN_9));
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c1 = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c1 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index];
    }
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi_ram__DOT__r = 0U;
    } else if (vlSelf->SocLite__DOT__axi_ram__DOT___T) {
        vlSelf->SocLite__DOT__axi_ram__DOT__r = vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_len_io_deq_bits_MPORT_data;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_tag = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__state = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__state = 0U;
        vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v0 = 1U;
        vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v2 = 1U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_M = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_MMUSize = 0x1fU;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IS = 2U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IL = 3U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Prid = 0x4220U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_CE = 0U;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v0 = 1U;
    } else {
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_en) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_tag 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__255__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__254__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__253__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__252__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__251__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__250__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__249__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__248__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__247__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__246__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__245__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__244__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__243__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__242__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__241__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__240__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__239__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__238__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__237__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__236__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__235__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__234__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__233__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__232__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__231__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__230__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__229__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__228__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__227__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__226__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__225__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__224__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__223__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__222__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__221__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__220__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__219__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__218__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__217__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__216__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__215__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__214__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__213__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__212__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__211__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__210__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__209__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__208__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__207__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__206__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__205__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__204__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__203__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__202__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__201__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__200__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__199__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__198__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__197__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__196__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__195__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__194__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__193__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__192__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__191__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__190__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__189__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__188__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__187__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__186__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__185__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__184__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__183__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__182__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__181__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__180__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__179__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__178__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__177__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__176__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__175__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__174__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__173__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__172__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__171__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__170__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__169__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__168__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__167__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__166__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__165__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__164__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__163__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__162__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__161__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__160__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__159__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__158__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__157__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__156__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__155__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__154__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__153__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__152__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__151__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__150__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__149__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__148__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__147__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__146__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__145__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__144__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__143__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__142__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__141__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__140__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__139__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__138__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__137__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__136__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__135__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__134__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__133__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__132__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__131__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__130__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__129__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__128__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__127__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__126__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__125__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__124__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__123__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__122__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__121__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__120__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__119__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__118__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__117__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__116__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__115__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__114__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__113__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__112__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__111__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__110__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__109__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__108__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__107__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__106__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__105__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__104__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__103__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__102__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__101__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__100__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__99__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__98__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__97__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__96__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__95__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__94__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__93__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__92__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__91__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__90__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__89__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__88__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__87__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__86__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__85__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__84__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__83__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__82__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__81__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__80__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__79__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__78__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__77__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__76__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__75__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__74__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__73__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__72__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__71__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__70__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__69__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__68__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__67__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__66__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__65__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__64__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__63__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__62__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__61__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__60__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__59__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__58__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__57__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__56__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__55__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__54__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__53__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__52__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__51__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__50__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__49__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__48__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__47__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__46__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__45__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__44__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__43__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__42__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__41__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__40__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__39__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__38__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__37__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__36__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__35__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__34__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__33__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__32__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__31__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__30__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__29__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__28__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__27__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__26__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__25__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__24__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__23__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__22__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__21__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__20__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__19__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__18__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__17__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__16__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__15__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__14__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__13__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__12__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__11__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__10__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__9__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__8__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__7__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__6__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__5__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__4__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__3__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__2__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__1__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state)) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr 
                = (0x1fU & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr)));
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__255__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__254__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__253__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__252__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__251__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__250__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__249__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__248__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__247__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__246__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__245__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__244__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__243__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__242__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__241__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__240__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__239__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__238__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__237__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__236__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__235__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__234__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__233__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__232__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__231__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__230__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__229__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__228__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__227__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__226__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__225__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__224__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__223__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__222__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__221__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__220__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__219__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__218__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__217__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__216__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__215__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__214__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__213__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__212__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__211__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__210__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__209__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__208__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__207__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__206__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__205__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__204__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__203__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__202__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__201__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__200__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__199__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__198__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__197__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__196__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__195__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__194__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__193__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__192__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__191__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__190__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__189__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__188__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__187__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__186__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__185__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__184__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__183__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__182__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__181__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__180__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__179__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__178__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__177__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__176__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__175__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__174__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__173__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__172__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__171__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__170__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__169__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__168__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__167__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__166__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__165__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__164__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__163__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__162__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__161__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__160__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__159__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__158__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__157__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__156__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__155__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__154__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__153__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__152__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__151__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__150__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__149__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__148__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__147__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__146__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__145__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__144__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__143__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__142__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__141__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__140__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__139__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__138__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__137__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__136__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__135__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__134__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__133__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__132__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__131__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__130__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__129__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__128__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__127__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__126__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__125__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__124__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__123__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__122__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__121__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__120__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__119__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__118__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__117__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__116__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__115__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__114__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__113__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__112__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__111__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__110__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__109__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__108__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__107__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__106__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__105__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__104__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__103__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__102__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__101__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__100__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__99__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__98__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__97__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__96__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__95__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__94__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__93__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__92__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__91__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__90__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__89__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__88__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__87__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__86__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__85__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__84__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__83__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__82__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__81__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__80__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__79__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__78__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__77__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__76__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__75__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__74__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__73__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__72__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__71__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__70__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__69__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__68__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__67__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__66__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__65__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__64__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__63__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__62__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__61__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__60__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__59__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__58__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__57__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__56__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__55__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__54__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__53__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__52__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__51__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__50__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__49__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__48__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__47__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__46__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__45__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__44__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__43__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__42__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__41__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__40__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__39__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__38__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__37__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__36__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__35__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__34__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__33__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__32__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__31__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__30__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__29__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__28__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__27__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__26__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__25__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__24__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__23__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__22__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__21__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__20__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__19__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__18__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__17__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__16__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__15__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__14__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__13__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__12__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__11__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__10__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__9__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__8__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__7__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__6__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__5__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__4__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__3__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__2__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__1__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__0__KET____DOT__U_PLRU__update) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__state 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__nextstate;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit_wr) {
            vlSelf->__Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v1 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tag_rdata
                [0U];
            vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v1 = 1U;
            vlSelf->__Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v3 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tag_rdata
                [1U];
            vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v3 = 1U;
        }
        if ((0xfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_CE = 1U;
        }
        if ((1U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus 
                           >> 0x25U)))) {
            __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32 
                = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus);
            __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32 = 1U;
            __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32 
                = (0x1fU & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus 
                                    >> 0x20U)));
        }
    }
    vlSelf->SocLite__DOT__axi4xbar__DOT__latched = 
        ((~ (IData)(vlSelf->reset)) & ((~ ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_ready) 
                                           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid))) 
                                       & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_64)));
    if (vlSelf->reset) {
        vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy = 0U;
        vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy) {
        if (((((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_valid)) 
               & (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) 
              | ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_valid)) 
                 & (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index)))) 
             | ((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
                & (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))))) {
            vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy = 0U;
            vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index = 0U;
        }
    } else if ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__select))) {
        vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy = 1U;
        vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__select;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_valid_reg = 0U;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_valid_reg 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr_reg = 0U;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr_reg 
            = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid)
                ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr
                : 0U);
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_Count_reg = 0U;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_Count_reg 
            = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid)
                ? (3U & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                                 >> 0x36U))) : 0U);
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_taken_reg = 0U;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_taken_reg 
            = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid) 
               & ((1U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                          >> 0x1bU)) ? 1U : (~ (1U 
                                                & (IData)(
                                                          (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                                                           >> 0x37U))))));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r = 0ULL;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r = 0ULL;
    } else if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ready_go) 
                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ps_to_fs_bus;
    }
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full = 0U;
    } else if (((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_enq) 
                != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_deq))) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full 
            = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty)
                ? ((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_ready)) 
                   & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T))
                : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__fs_valid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit = 0U;
    } else {
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__fs_valid 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ready_go;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit_wr) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__hit;
        }
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_found = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_v1 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_found 
            = (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__ITLB_match));
    }
    if (((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty)
          ? (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___GEN_9)
          : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T))) {
        __Vdlyvval__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0 
            = vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_bits;
        __Vdlyvset__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0 
            = vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__flush_delayed = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__flush_delayed = 1U;
    } else if ((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__flush_delayed = 0U;
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_15_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_14_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_13_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_12_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__refetch_delayed = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_refetch) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__refetch_delayed = 1U;
    } else if ((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__refetch_delayed = 0U;
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_14_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_13_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_12_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_15_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_6_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_11_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_10_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_9_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_8_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_7_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_valid = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_valid = 1U;
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_10_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_11_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_7_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_6_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_8_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_9_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->reset) {
        __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value = 0U;
        __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value = 0U;
    } else {
        if (vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_enq) {
            __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value 
                = (1U & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value)));
        }
        if (vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_deq) {
            __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value 
                = (1U & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value)));
        }
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_1_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_2_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_3_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_5_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_4_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                     >> 1U));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_state 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)
            ? 0U : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mul_nextstate));
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_4_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_5_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_3_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_2_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_1_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_T_2) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_last 
            = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                     >> 1U));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalidu = 0U;
    }
    if ((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalidu = 0U;
    } else if ((3U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalidu 
            = (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalid = 0U;
    }
    if ((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalid = 0U;
    } else if ((4U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__m_axis_dout_tvalid 
            = (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_rdata = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_cache_hit = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_hit = 0U;
    } else {
        if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_rdata 
                = ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_RData
                    : 0U);
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit_wr) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_cache_hit 
                = (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__hit));
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_en) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_hit 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit;
        }
    }
    __Vtableidx11 = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype) 
                      << 2U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                                 << 1U) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)));
    if (VSocLite__ConstPool__TABLE_h1d2370e4_0[__Vtableidx11]) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_ExcCode 
            = VSocLite__ConstPool__TABLE_h4c0fdf62_0
            [__Vtableidx11];
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_ITLB_vpn2 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_offset = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid = 0U;
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_ITLB_vpn2 
            = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
               >> 0xdU);
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_offset 
                = (0xfU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc);
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_to_ds_valid;
        }
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_vpn2 = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_vpn2 
            = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
               >> 0xdU);
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_final_result_r = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__data_wstrb_r = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_valid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid = 0U;
    } else {
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_final_result_r 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[1U];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__data_wstrb_r 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wstrb;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_allowin) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_valid 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_valid;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_allowin) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_valid;
        }
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_valid 
        = ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U] = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[2U];
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_found = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v0 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d1 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v1 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_index];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_found 
            = (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_match));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_valid = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_valid 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid;
    }
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask_1 = 3U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_0 = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_1 = 0U;
    } else {
        if (((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3) 
             & (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_lo_1)))) {
            vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask_1 
                = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_mask_T_5) 
                   | (2U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_mask_T_5) 
                            << 1U)));
        }
        if (vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3) {
            vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_0 
                = vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_0;
            vlSelf->SocLite__DOT__axi4xbar__DOT__state_3_1 
                = vlSelf->SocLite__DOT__axi4xbar__DOT__winner_3_1;
        }
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en = 0U;
    } else if ((1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid)) 
                      & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy))))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en = 1U;
    }
    if ((1U & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                  >> 8U)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_dividend_tvalidu 
            = (1U & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                      >> 9U) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_nextstate))));
    }
    if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_dividend_tvalid 
            = (1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_nextstate)));
    } else if ((1U & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                         >> 9U)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_dividend_tvalid = 0U;
    }
    if ((1U & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                  >> 8U)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_divisor_tvalidu 
            = (1U & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                      >> 9U) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_nextstate))));
    }
    if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_divisor_tvalid 
            = (1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_nextstate)));
    } else if ((1U & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                         >> 9U)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__s_axis_divisor_tvalid = 0U;
    }
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask = 3U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_0 = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_1 = 0U;
    } else {
        if (((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2) 
             & (0U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__readys_filter_lo)))) {
            vlSelf->SocLite__DOT__axi4xbar__DOT__readys_mask 
                = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_mask_T) 
                   | (2U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___readys_mask_T) 
                            << 1U)));
        }
        if (vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2) {
            vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_0 
                = vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_0;
            vlSelf->SocLite__DOT__axi4xbar__DOT__state_2_1 
                = vlSelf->SocLite__DOT__axi4xbar__DOT__winner_2_1;
        }
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_valid = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_valid = 1U;
    }
    if (((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
         | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_BadVPN2 
            = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U] 
               >> 0xdU);
    } else if ((((((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                   | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                  | (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                 | (7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                | (8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_BadVPN2 
            = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
               >> 0xdU);
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_P = 0U;
    } else if ((0x200U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_P 
            = (1U & (~ (IData)((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__common_match)))));
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
         & (0x20U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_PTEBase 
            = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
               >> 0x17U);
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_ERL = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_UM = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_CU0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase = 0x80000000U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev = 1U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config = 0x80000083U;
    } else {
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x60U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_ERL 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 2U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_UM 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 4U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_CU0 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 0x1cU));
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x79U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase 
                = ((0xc0000fffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase) 
                   | (0x3ffff000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]));
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x60U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 0x16U));
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x80U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config 
                = ((0xfffffff8U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config) 
                   | (7U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]));
        }
    }
    __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)) 
                 & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick))));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Random_Random = 0xfU;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_index = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__cache_index_delayed = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ICacheInst_delayed = 0U;
    } else {
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x48U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U];
        } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count 
                = ((IData)(1U) + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count);
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Random_Random 
            = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Wired_Wired) 
                < (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__Random_next))
                ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__Random_next)
                : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Wired_Wired));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_nextstate;
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_en) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_index 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index;
        }
        if ((0x80000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U])) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__cache_index_delayed 
                = (0xffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                            >> 4U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ICacheInst_delayed = 1U;
        } else if ((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__cache_index_delayed = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ICacheInst_delayed = 0U;
        }
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) {
        if ((0xaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_BadVAddr 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U];
        } else if ((9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_BadVAddr 
                = ((0U != (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]))
                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]
                    : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
        } else if (((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                    | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_BadVAddr 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U];
        } else if ((((((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                       | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                      | (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                     | (7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                    | (8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_BadVAddr 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U];
        }
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state = 0U;
        __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__data_wdata_r = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_offset = 0U;
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_nextstate;
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow = 0U;
        } else if ((IData)((0U != (0x300U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
            __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow = 1U;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__data_wdata_r 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wdata;
        }
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_en) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_offset 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset;
        }
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
         & (0x60U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IM 
            = (0xffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                        >> 8U));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IE = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI = 0U;
    } else {
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x60U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IE 
                = (1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
        }
        if ((1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex)))) {
            if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                    = (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_result 
                               >> 0x20U));
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                    = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_result);
            } else if ((0x200U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                    = (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__divu_result 
                               >> 0x20U));
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                    = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__divu_result);
            } else if ((0x400U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                    = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mult_result);
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                    = (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__mult_result 
                               >> 0x20U));
            } else if ((0x800U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                    = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__multi_result);
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                    = (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__multi_result 
                               >> 0x20U));
            } else {
                if ((1U & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                              >> 0xeU)))) {
                    if ((0x8000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1;
                    } else if ((0x40000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                            = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__madd_result);
                    } else if ((0x80000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                            = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__maddu_result);
                    } else if ((0x100000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                            = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msub_result);
                    } else if ((0x200000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__LO 
                            = (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msubu_result);
                    }
                }
                if ((0x4000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_src1;
                } else if ((1U & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU] 
                                     >> 0xfU)))) {
                    if ((0x40000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                            = (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__madd_result 
                                       >> 0x20U));
                    } else if ((0x80000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                            = (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__maddu_result 
                                       >> 0x20U));
                    } else if ((0x100000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                            = (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msub_result 
                                       >> 0x20U));
                    } else if ((0x200000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0xaU])) {
                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__HI 
                            = (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__msubu_result 
                                       >> 0x20U));
                    }
                }
            }
        }
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_vpn2 = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_vpn2 
            = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
               >> 0xdU);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_asid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)
            ? 0U : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_ASID));
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_isUncache = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_isUncache 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_BD = 0U;
    } else if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_BD 
            = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                     >> 0x19U));
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
         & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EPC 
            = (((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                   >> 0x14U)) ? ((IData)(4U) + vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U])
                : ((0x2000000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U])
                    ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U] 
                       - (IData)(4U)) : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]));
    } else if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
                & (0x70U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EPC 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U];
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP 
            = (0xfcU & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP 
            = (3U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_common_vpn2 = 0U;
    } else {
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x68U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP 
                = ((0xfcU & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP)) 
                   | (3U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                            >> 8U)));
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP 
            = ((3U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP)) 
               | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_TI) 
                  << 7U));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_common_vpn2 
            = (0x7ffffU & ((0x200U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2
                            : ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                << 0x13U) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                             >> 0xdU))));
    }
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_is_DCacheInst = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_is_DCacheInst 
            = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                     >> 0x12U));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_V1;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_PFN0;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_C0;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_D0;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_V0;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_PFN1;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_C1;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_D1;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_ASID;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v0 = 1U;
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v0 = 1U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] = 0U;
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v0 = 1U;
    } else {
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_wr_en) {
            __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32[0U] 
                = (((IData)((((QData)((IData)(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                   << 4U) 
                                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset))))) 
                              << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata)))) 
                    << 4U) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb));
            __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32[1U] 
                = (((IData)((((QData)((IData)(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                   << 4U) 
                                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset))))) 
                              << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata)))) 
                    >> 0x1cU) | ((IData)(((((QData)((IData)(
                                                            ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                              << 0xcU) 
                                                             | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                                 << 4U) 
                                                                | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset))))) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata))) 
                                          >> 0x20U)) 
                                 << 4U));
            __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32[2U] 
                = ((IData)(((((QData)((IData)(((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                << 0xcU) 
                                               | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                   << 4U) 
                                                  | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset))))) 
                              << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata))) 
                            >> 0x20U)) >> 0x1cU);
            __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32 = 1U;
            __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr;
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid) 
             & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[0U] 
                = (IData)((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result)) 
                            << 0x20U) | (QData)((IData)(
                                                        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]))));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U] 
                = (IData)(((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result)) 
                             << 0x20U) | (QData)((IData)(
                                                         vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U]))) 
                           >> 0x20U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                = ((0xfff80000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U]) 
                   | ((0x7ff80U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U]) 
                      | ((0x40U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U]) 
                         | ((0x20U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U]) 
                            | (0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U])))));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                = ((0x100000U & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                  << 0xaU) & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__store_record)) 
                                              << 0x14U))) 
                   | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                       << 0x13U) | (0x7ffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U])));
        }
    }
    if ((IData)((0U != (0xc0U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) {
        __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16 
            = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_G0) 
               & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_G1));
        __Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16 = 1U;
        __Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index;
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_inst_r = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_inst_r 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_inst;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U] 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U] 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U] 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U] 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U] 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U] 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U] 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U] 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__i;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__i;
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__mem__v0;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr;
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0xfU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x10U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x11U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x12U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x13U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x14U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x15U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x16U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x17U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x18U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x19U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x1aU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x1bU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x1cU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x1dU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x1eU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[0x1fU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__u_regfile__DOT__rf__v32;
    }
    if (__Vdlyvset__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram[__Vdlyvdim0__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0] 
            = __Vdlyvval__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram__v0;
    }
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value 
        = __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value;
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value 
        = __Vdly__SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value;
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi_ram__DOT__value_2 = 0U;
        vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r = 0U;
    } else {
        if (vlSelf->SocLite__DOT__axi_ram__DOT___T_25) {
            vlSelf->SocLite__DOT__axi_ram__DOT__value_2 
                = ((IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__ram_last_io_deq_bits_MPORT_data)
                    ? 0U : (IData)(vlSelf->SocLite__DOT__axi_ram__DOT___value_T_7));
        }
        if (vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T) {
            vlSelf->SocLite__DOT__axi_ram__DOT__waddr_r 
                = vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_addr
                [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1];
        }
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__tick;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow;
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[1U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[1U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[1U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[2U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[2U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[2U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[3U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[3U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[3U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[4U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[4U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[4U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[5U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[5U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[5U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[6U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[6U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[6U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[7U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[7U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[7U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[8U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[8U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[8U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[9U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[9U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[9U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xaU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xaU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xaU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xbU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xbU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xbU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xcU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xcU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xcU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xdU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xdU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xdU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xeU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xeU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xeU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xfU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xfU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0xfU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x10U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x10U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x10U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x11U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x11U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x11U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x12U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x12U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x12U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x13U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x13U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x13U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x14U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x14U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x14U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x15U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x15U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x15U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x16U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x16U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x16U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x17U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x17U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x17U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x18U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x18U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x18U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x19U][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x19U][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x19U][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1aU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1aU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1aU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1bU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1bU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1bU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1cU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1cU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1cU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1dU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1dU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1dU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1eU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1eU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1eU][2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1fU][0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1fU][1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[0x1fU][2U] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32][0U] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32[0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32][1U] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32[1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32][2U] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer__v32[2U];
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr;
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count = 0U;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count = 0U;
    } else {
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_12_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_13_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_14_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_15_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_12_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_13_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_14_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_15_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_6_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_7_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_8_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_9_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_10_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_11_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_6_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_7_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_8_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_9_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_10_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_11_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_0_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_1_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_2_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_3_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_4_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___awFIFOMap_5_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_0_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_1_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_2_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_3_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_4_count_T_3;
        vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count 
            = vlSelf->SocLite__DOT__axi4xbar__DOT___arFIFOMap_5_count_T_3;
    }
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer_r1 
        = vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__timer;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_end_r1 
        = vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__write_timer_begin_r2;
    __Vtableidx8 = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_br_taken) 
                     << 2U) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_old_Count));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_new_Count 
        = VSocLite__ConstPool__TABLE_hbbd4bbd8_0[__Vtableidx8];
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
        = ((1U & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__simu_flag)
            ? 0x5500ffU : 0x550000U);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_branch 
        = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[1U] 
                 >> 1U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc 
        = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[2U] 
            << 0x1cU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BResult[1U] 
                         >> 4U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__valid)
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__doutb_bypass
            : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_ram_data__DOT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xffU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xfeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xfdU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xfcU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xfbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xfaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xf0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xefU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xeeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xedU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xecU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xebU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xeaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xe0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xdfU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xdeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xddU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xdcU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xdbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xdaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xd0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xcfU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xceU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xcdU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xccU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xcbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xcaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xc0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xbfU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xbeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xbdU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xbcU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xbbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xbaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xb0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xafU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xaeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xadU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xacU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xabU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xaaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xa0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x9fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x9eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x9dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x9cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x9bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x9aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x99U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x98U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x97U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x96U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x95U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x94U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x93U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x92U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x91U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x90U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x8fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x8eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x8dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x8cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x8bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x8aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x89U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x88U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x87U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x86U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x85U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x84U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x83U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x82U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x81U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x80U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x7fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x7eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x7dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x7cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x7bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x7aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x79U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x78U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x77U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x76U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x75U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x74U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x73U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x72U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x71U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x70U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x6fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x6eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x6dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x6cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x6bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x6aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x69U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x68U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x67U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x66U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x65U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x64U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x63U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x62U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x61U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x60U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x5fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x5eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x5dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x5cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x5bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x5aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x59U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x58U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x57U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x56U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x55U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x54U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x53U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x52U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x51U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x50U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x4fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x4eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x4dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x4cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x4bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x4aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x49U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x48U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x47U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x46U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x45U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x44U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x43U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x42U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x41U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x40U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x3fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x3eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x3dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x3cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x3bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x3aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x39U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x38U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x37U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x36U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x35U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x34U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x33U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x32U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x31U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x30U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x2fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x2eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x2dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x2cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x2bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x2aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x29U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x28U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x27U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x26U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x25U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x24U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x23U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x22U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x21U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x20U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x1fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x1eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x1dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x1cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x1bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x1aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x19U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x18U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x17U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x16U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x15U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x14U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x13U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x12U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x11U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0x10U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xfU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xdU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xcU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0xaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__BPU_to_ds_bus 
        = (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_is_taken_reg)) 
            << 0x23U) | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_Count_reg)) 
                          << 0x21U) | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_valid_reg)) 
                                        << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_ret_addr_reg)))));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__enq_ptr_value) 
           == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_RData 
        = ((IData)(vlSelf->reset) ? 0U : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rdata);
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit_wr) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__hit;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_state 
        = ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_nextstate));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc = 0x80000000U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wstrb = 0U;
    } else {
        if ((((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)) 
              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_allowin)) 
             | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__nextpc;
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid) 
             & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wstrb 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_wstrb;
        }
    }
    vlSelf->debug_wb_pc = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[0U];
    vlSelf->debug_wb_rf_wnum = (0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U]);
    vlSelf->debug_wb_rf_wdata = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__rf_we 
        = (IData)(((0x20U == (0x60U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U])) 
                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_valid)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__WB_dest 
        = (0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U] 
                    & (- (IData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ws_valid)))));
    vlSelf->SocLite__DOT__axi4xbar__DOT__idle_3 = ((IData)(vlSelf->reset) 
                                                   | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_79));
    vlSelf->SocLite__DOT__axi4xbar__DOT__idle_2 = ((IData)(vlSelf->reset) 
                                                   | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_76));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__Random_next 
        = (0xfU & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Random_Random)));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Wired_Wired = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wdata = 0U;
    } else {
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x30U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Wired_Wired 
                = (0xfU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid) 
             & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_data_wdata 
                = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                    << 0x11U) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                 >> 0xfU));
        }
    }
    if ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state))) {
        if ((4U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state))) {
            if ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__state))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__div_result 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv__DOT__temp;
            }
        }
    }
    if ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state))) {
        if ((3U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state))) {
            if ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__state))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__divu_result 
                    = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__u_mydiv_unsigned__DOT__temp;
            }
        }
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__multi_result 
        = ((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_multiplier__DOT__A_reg)) 
           * (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__u_alu__DOT__U_multiplier__DOT__B_reg)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state 
        = ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_nextstate));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_TI = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_V1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_PFN0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_C0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_D0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_V0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_PFN1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_C1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_D1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_ASID = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2 = 0U;
    } else {
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL = 1U;
        } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__eret_flush) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL = 0U;
        } else if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
                    & (0x60U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 1U));
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x58U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_TI = 0U;
        } else if ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count 
                    == vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Compare)) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_TI = 1U;
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x18U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_V1 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 1U));
        } else if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_V1 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x10U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_PFN0 
                = (0xfffffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                               >> 6U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_C0 
                = (7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 3U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_D0 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 2U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_V0 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 1U));
        } else if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_PFN0 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_C0 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_D0 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_V0 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x18U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_PFN1 
                = (0xfffffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                               >> 6U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_C1 
                = (7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 3U));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_D1 
                = (1U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 2U));
        } else if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_PFN1 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_C1 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_D1 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x50U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_ASID 
                = (0xffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                   >> 0xdU);
        } else if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_ASID 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
        } else if (((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                    | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U] 
                   >> 0xdU);
        } else if ((((((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)) 
                       | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                      | (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                     | (7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype))) 
                    | (8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2 
                = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                   >> 0xdU);
        }
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_full 
        = (((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr)) 
           == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_empty 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__write_ptr) 
           == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr));
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_wstrb;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata 
            = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                << 0x11U) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                             >> 0xfU));
    }
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__store_record = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_G0 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_G1 = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_inst = 0U;
    } else {
        if ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) 
              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                 >> 0xaU)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__store_record = 1U;
        } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_state) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__store_record = 0U;
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x10U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_G0 
                = (1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
        } else if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_G0 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we) 
             & (0x18U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_G1 
                = (1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
        } else if ((0x100U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_G1 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g
                [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__latched_index];
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid) 
             & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_inst 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_inst;
        }
    }
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match) 
           & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full)));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ptr_match) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__maybe_full));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_cache_hit)));
    vlSelf->SocLite__DOT__axi_ram__DOT___value_T_7 
        = (0xffU & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value_2)));
    vlSelf->debug_wb_rf_wen = (0U != (0xfU & (- (IData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__rf_we)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ws_to_rf_bus 
        = (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__rf_we)) 
            << 0x25U) | (0x1fffffffffULL & (((QData)((IData)(
                                                             vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[2U])) 
                                             << 0x20U) 
                                            | (QData)((IData)(
                                                              vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__wb_stage__DOT__ms_to_ws_bus_r[1U])))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count 
        = __Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count;
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v1__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn0__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c0__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d0__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_v0__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_pfn1__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_c1__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_d1__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_asid__v16;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_vpn2__v16;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_wr_en 
        = ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state)) 
           & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_full)));
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[5U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[6U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[7U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[8U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[9U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[0xaU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[0xbU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[0xcU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[0xdU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[0xeU] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[0xfU] = 0U;
    }
    if (__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g[__Vdlyvdim0__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16] 
            = __Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__tlb_g__v16;
    }
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__simu_flag = 0xffffffffU;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask 
        = ((0x1eU & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask)) 
           | (1U & (((IData)((0x100400U == (0x100400U 
                                            & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23))) 
                     & ((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__short_delay) 
                        | ((vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                            >> 0xbU) ^ (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                        >> 5U)))) | (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__no_mask))));
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask 
        = ((0x1dU & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask)) 
           | (2U & ((((IData)((0x20200U == (0x20200U 
                                            & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23))) 
                      << 1U) & (((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__short_delay) 
                                 << 1U) | ((0x1ffffeU 
                                            & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                               >> 0xbU)) 
                                           ^ (0x1ffffffeU 
                                              & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                                 >> 3U))))) 
                    | ((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__no_mask) 
                       << 1U))));
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask 
        = ((0x1bU & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask)) 
           | (4U & ((((0x3fffffcU & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                     >> 6U)) ^ (0xffcU 
                                                & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                                   >> 0x14U))) 
                     & (((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__short_delay) 
                         << 2U) | ((0x1ffffcU & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                                 >> 0xbU)) 
                                   ^ (0x7ffffffcU & 
                                      (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                       >> 1U))))) | 
                    ((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__no_mask) 
                     << 2U))));
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask 
        = ((0x17U & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask)) 
           | (8U & ((((IData)((0x80080U == (0x80080U 
                                            & vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23))) 
                      << 3U) & (((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__short_delay) 
                                 << 3U) | ((0x1ffff8U 
                                            & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                               >> 0xbU)) 
                                           ^ (0xfffffff8U 
                                              & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                                 << 1U))))) 
                    | ((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__no_mask) 
                       << 3U))));
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask 
        = ((0xfU & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_ram_random_mask)) 
           | (0x10U & ((((0x3ffffff0U & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                         >> 2U)) ^ 
                         (0xffff0U & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                      >> 0xcU))) & 
                        (((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__short_delay) 
                          << 4U) | ((0x1ffff0U & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                                  >> 0xbU)) 
                                    ^ (0xfffffff0U 
                                       & (vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__pseudo_random_23 
                                          << 3U))))) 
                       | ((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__no_mask) 
                          << 4U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_wr_data 
        = (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_new_Count)) 
            << 0x36U) | (((QData)((IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_es_pc 
                                           >> 0xaU))) 
                          << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__BPU_br_target))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_Hit 
        = (((0xcU > (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                     >> 0x1cU)) & (7U < (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                         >> 0x1cU))) 
           | (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                >> 0xdU) == vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_vpn2) 
              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_valid)));
}

extern const VlUnpacked<CData/*1:0*/, 64> VSocLite__ConstPool__TABLE_h65a6d3e2_0;
extern const VlUnpacked<CData/*1:0*/, 32> VSocLite__ConstPool__TABLE_h85ee62d1_0;
extern const VlUnpacked<CData/*2:0*/, 128> VSocLite__ConstPool__TABLE_hc4b04eba_0;
extern const VlUnpacked<CData/*2:0*/, 512> VSocLite__ConstPool__TABLE_h2cebe250_0;
extern const VlUnpacked<CData/*2:0*/, 128> VSocLite__ConstPool__TABLE_hc0caf2f2_0;
extern const VlUnpacked<CData/*1:0*/, 256> VSocLite__ConstPool__TABLE_h08a5b10d_0;

VL_INLINE_OPT void VSocLite___024root___sequent__TOP__3(VSocLite___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VSocLite__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VSocLite___024root___sequent__TOP__3\n"); );
    // Init
    CData/*0:0*/ SocLite__DOT__axi4xbar__DOT___GEN_37;
    CData/*0:0*/ SocLite__DOT__axi4xbar__DOT___GEN_43;
    CData/*0:0*/ SocLite__DOT__axi4xbar__DOT___GEN_53;
    CData/*0:0*/ SocLite__DOT__axi4xbar__DOT___GEN_59;
    SData/*8:0*/ __Vtableidx1;
    SData/*8:0*/ __Vtableidx2;
    CData/*6:0*/ __Vtableidx3;
    CData/*7:0*/ __Vtableidx4;
    CData/*6:0*/ __Vtableidx5;
    CData/*5:0*/ __Vtableidx6;
    CData/*4:0*/ __Vtableidx7;
    VlWide<6>/*191:0*/ __Vtemp_h3c209093__0;
    // Body
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[0U][0U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[0U][1U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[0U][2U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[0U][3U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[1U][0U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[1U][1U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[1U][2U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata[1U][3U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__dcache_ram_data.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[0U][0U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[0U][1U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[0U][2U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[0U][3U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__0__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[1U][0U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__0__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[1U][1U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__1__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[1U][2U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__2__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata[1U][3U] 
        = ((IData)(vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__valid)
            ? vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__doutb_bypass
            : vlSymsp->TOP__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk4__BRA__1__KET____DOT__genblk1__BRA__3__KET____DOT__ram_bank.__PVT__xpm_memory_sdpram_inst__DOT__xpm_memory_base_inst__DOT__gen_rd_b__DOT__doutb_reg);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__w_enter 
        = (((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__empty)) 
            & (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_wready_reg)) 
           & vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__ram_last
           [vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__value_1]);
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_arready 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__busy)) 
                 & ((~ (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__R_or_W)) 
                    | (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_aw_deq__DOT__empty))));
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg_awready 
        = ((~ (IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__busy)) 
           & ((IData)(vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__R_or_W) 
              | (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_ar_deq__DOT__empty)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy 
        = vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index 
        = vlSelf->__Vdly__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index;
    vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0 
        = ((0ULL == (0x80000000ULL & (QData)((IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data)))) 
           | (0ULL == (0x90000000ULL & (QData)((IData)(
                                                       (0x80000000U 
                                                        ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))));
    vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0 
        = ((0ULL == (0x80000000ULL & (QData)((IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data)))) 
           | (0ULL == (0x90000000ULL & (QData)((IData)(
                                                       (0x80000000U 
                                                        ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_valid 
        = (1U & ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__empty)) 
                 & (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__latched))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
        [0U][(3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_offset) 
                    >> 2U))];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata
        [1U][(3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_offset) 
                    >> 2U))];
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_bvalid_reg = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rdata_reg = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__buf_id = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rlast_reg = 0U;
    vlSelf->SocLite__DOT__confreg_wrapper__DOT__u_confreg__DOT__conf_rvalid_reg = 0U;
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_valid_r 
        = ((~ (IData)(vlSelf->reset)) & (IData)(vlSelf->SocLite__DOT__axi_ram__DOT___GEN_18));
    if (vlSelf->SocLite__DOT__axi_ram__DOT___waddr_T) {
        vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_b_bits_id_r 
            = vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__ram_id
            [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_aw_deq__DOT__value_1];
    }
    if (vlSelf->SocLite__DOT__axi_ram__DOT__ren) {
        vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_bits_data_r 
            = ((0x1fe40005U == (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__raddr_r))
                ? 0x2000U : vlSelf->SocLite__DOT__axi_ram__DOT__mem_rdata);
    }
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi_ram__DOT__value = 0U;
    } else if (vlSelf->SocLite__DOT__axi_ram__DOT___ren_T_1) {
        vlSelf->SocLite__DOT__axi_ram__DOT__value = 
            ((IData)(vlSelf->SocLite__DOT__axi_ram__DOT__in_r_bits_last)
              ? 0U : (IData)(vlSelf->SocLite__DOT__axi_ram__DOT___value_T_3));
    }
    vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_valid_r 
        = ((~ (IData)(vlSelf->reset)) & (IData)(vlSelf->SocLite__DOT__axi_ram__DOT___GEN_11));
    if (vlSelf->SocLite__DOT__axi_ram__DOT___T) {
        vlSelf->SocLite__DOT__axi_ram__DOT__bundleIn_0_r_bits_id_r 
            = vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__ram_id
            [vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_ar_deq__DOT__value_1];
    }
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WStrb = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WData = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_load_size = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_Addr = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_Addr = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_Addr = 0U;
    } else {
        if (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state)) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WStrb 
                = (0xfU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[0U]);
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_req) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[0U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[0U];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[1U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[1U];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[2U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[2U];
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_WData[3U] 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[3U];
        }
        if (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state)) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_U_WData 
                = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[1U] 
                    << 0x1cU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[0U] 
                                 >> 4U));
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__udcache_rd_req) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_load_size 
                = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_load_size;
        }
        if (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state)) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_Addr 
                = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_tag 
                    << 0xcU) | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index) 
                                << 4U));
        }
        if (((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_Addr 
                = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                    << 0xcU) | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                << 4U));
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__udcache_rd_req) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_Addr 
                = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                    << 0xcU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                 << 4U) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset)));
        }
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rid = 0U;
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy) {
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rid 
                        = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data;
                }
            }
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rid = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rid 
                = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rid = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rid 
                    = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_id_io_deq_bits_MPORT_data;
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata = 0U;
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata 
                        = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_data_io_deq_bits_MPORT_data;
                }
            }
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata = 0U;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rdata = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rdata 
                = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_data_io_deq_bits_MPORT_data;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata 
                    = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_data_io_deq_bits_MPORT_data;
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rresp = 0U;
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rresp 
                        = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_resp_io_deq_bits_MPORT_data;
                }
            }
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rresp = 0U;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rresp = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rresp 
                = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_resp_io_deq_bits_MPORT_data;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rresp = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rresp 
                    = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_resp_io_deq_bits_MPORT_data;
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bid = 0U;
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bid 
                        = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data;
                }
            }
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bid = 0U;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bid = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bid 
                = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bid = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bid 
                    = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_id_io_deq_bits_MPORT_data;
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bresp = 0U;
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bresp 
                        = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_resp_io_deq_bits_MPORT_data;
                }
            }
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bresp = 0U;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bresp = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bresp 
                = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_resp_io_deq_bits_MPORT_data;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bresp = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bresp 
                    = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__ram_resp_io_deq_bits_MPORT_data;
            }
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rlast = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rlast 
                = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rlast = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rlast 
                        = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data;
                }
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rlast = 0U;
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rlast 
                    = vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__ram_last_io_deq_bits_MPORT_data;
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_awready = 0U;
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_awready 
                        = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__full)));
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_wready = 0U;
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_wready 
                        = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__full)));
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bvalid = 0U;
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bvalid 
                        = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__empty)));
                } else {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_wready = 0U;
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bvalid = 0U;
                }
            } else {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_wready = 0U;
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bvalid = 0U;
            }
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rlast = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_awready = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_wready = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bvalid = 0U;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_arready = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_arready 
                = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__full)));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rvalid = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rvalid 
                = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__empty)));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_awready = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_awready 
                = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__full)));
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rvalid = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_awready = 0U;
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_awready = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_awready 
                    = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__full)));
            }
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_wready = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_wready 
                = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__full)));
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_wready = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_wready 
                    = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__full)));
            }
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bvalid = 0U;
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bvalid 
                = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__empty)));
        }
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bvalid = 0U;
        if ((1U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bvalid 
                    = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_b_deq__DOT__empty)));
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_arready = 0U;
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_arready 
                        = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__full)));
                }
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_arready = 0U;
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_arready 
                    = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__full)));
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid = 0U;
            if ((2U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid 
                        = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__empty)));
                }
            }
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid = 0U;
            if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
                vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid 
                    = (1U & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleIn_0_r_deq__DOT__empty)));
            }
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_arready = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_arready = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid = 0U;
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid = 0U;
        }
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rdata = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rdata = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rdata = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rresp = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rresp = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rresp = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bresp = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bresp = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bresp = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rlast = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rlast = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rlast = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_awready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_wready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_bvalid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_arready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rvalid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_awready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_awready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_wready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_wready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bvalid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bvalid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_arready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_arready = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid = 0U;
    }
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_Addr = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_Addr = 0U;
    } else {
        if (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state)) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_Addr 
                = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[2U] 
                    << 0x1cU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[1U] 
                                 >> 4U));
        }
        if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_req) 
             & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state)))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_Addr 
                = ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type))
                    ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata
                        [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)] 
                        << 0xcU) | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                    << 4U)) : ((7U 
                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type))
                                                ? (
                                                   (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                                    << 0xcU) 
                                                   | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                       << 4U) 
                                                      | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset)))
                                                : (
                                                   (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata
                                                    [
                                                    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
                                                    [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]] 
                                                    << 0xcU) 
                                                   | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index) 
                                                      << 4U))));
        }
    }
    vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T = 
        (((0ULL == (0x90000000ULL & (QData)((IData)(
                                                    (0x90000000U 
                                                     ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))) 
          << 1U) | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_bits 
        = (((0ULL == (0x90000000ULL & (QData)((IData)(
                                                      (0x90000000U 
                                                       ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))) 
            << 1U) | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0));
    vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T 
        = (((0ULL == (0x90000000ULL & (QData)((IData)(
                                                      (0x90000000U 
                                                       ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))) 
            << 1U) | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0));
    vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_64 = 
        (((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full)) 
          & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_valid)) 
         | (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__latched));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T 
        = ((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full)) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_valid));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_valid 
        = (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_valid) 
                 | (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid)
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_rdata_sel
           [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))]
            : 0U);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer
        [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr][0U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer
        [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr][1U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellout__U_FIFO__dout[2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__fifo_buffer
        [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__U_FIFO__DOT__read_ptr][2U];
    if (vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v0) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata[0U] = 0U;
    }
    if (vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v1) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata[0U] 
            = vlSelf->__Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v1;
    }
    if (vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v2) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata[1U] = 0U;
    }
    if (vlSelf->__Vdlyvset__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v3) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata[1U] 
            = vlSelf->__Vdlyvval__SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_tag_rdata__v3;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xcU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xdU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xfU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x10U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x11U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x12U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x13U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x14U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x15U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x16U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x17U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x18U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x19U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x1aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x1bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x1cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x1dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x1eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x1fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x20U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x21U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x22U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x23U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x24U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x25U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x26U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x27U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x28U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x29U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x2aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x2bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x2cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x2dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x2eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x2fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x30U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x31U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x32U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x33U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x34U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x35U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x36U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x37U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x38U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x39U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x3aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x3bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x3cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x3dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x3eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x3fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x40U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x41U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x42U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x43U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x44U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x45U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x46U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x47U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x48U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x49U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x4aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x4bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x4cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x4dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x4eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x4fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x50U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x51U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x52U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x53U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x54U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x55U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x56U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x57U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x58U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x59U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x5aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x5bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x5cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x5dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x5eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x5fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x60U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x61U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x62U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x63U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x64U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x65U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x66U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x67U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x68U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x69U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x6aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x6bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x6cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x6dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x6eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x6fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x70U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x71U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x72U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x73U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x74U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x75U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x76U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x77U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x78U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x79U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x7aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x7bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x7cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x7dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x7eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x7fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x80U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x81U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x82U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x83U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x84U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x85U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x86U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x87U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x88U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x89U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x8aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x8bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x8cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x8dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x8eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x8fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x90U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x91U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x92U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x93U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x94U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x95U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x96U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x97U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x98U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x99U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x9aU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x9bU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x9cU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x9dU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x9eU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0x9fU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xa9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xaaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xabU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xacU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xadU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xaeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xafU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xb9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xbaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xbbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xbcU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xbdU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xbeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xbfU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xc9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xcaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xcbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xccU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xcdU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xceU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xcfU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xd9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xdaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xdbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xdcU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xddU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xdeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xdfU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xe9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xeaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xebU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xecU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xedU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xeeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xefU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf4U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf5U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf6U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf7U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf8U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xf9U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xfaU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xfbU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xfcU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xfdU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xfeU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__state;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[0xffU] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__state;
    SocLite__DOT__axi4xbar__DOT___GEN_37 = ((5U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                             ? (((0U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count)) 
                                                 | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_last) 
                                                    == 
                                                    (1U 
                                                     & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                        >> 1U)))) 
                                                & (7U 
                                                   != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_5_count)))
                                             : ((4U 
                                                 == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                 ? 
                                                (((0U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count)) 
                                                  | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_last) 
                                                     == 
                                                     (1U 
                                                      & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                         >> 1U)))) 
                                                 & (7U 
                                                    != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_4_count)))
                                                 : 
                                                ((3U 
                                                  == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                  ? 
                                                 (((0U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count)) 
                                                   | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_last) 
                                                      == 
                                                      (1U 
                                                       & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                          >> 1U)))) 
                                                  & (7U 
                                                     != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_3_count)))
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                   ? 
                                                  (((0U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count)) 
                                                    | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_last) 
                                                       == 
                                                       (1U 
                                                        & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                           >> 1U)))) 
                                                   & (7U 
                                                      != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_2_count)))
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   (((0U 
                                                      == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count)) 
                                                     | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_last) 
                                                        == 
                                                        (1U 
                                                         & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                            >> 1U)))) 
                                                    & (7U 
                                                       != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_1_count)))
                                                    : 
                                                   (((0U 
                                                      == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count)) 
                                                     | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_last) 
                                                        == 
                                                        (1U 
                                                         & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                            >> 1U)))) 
                                                    & (7U 
                                                       != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_0_count))))))));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty)
            ? (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_enq_bits)
            : vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__ram
           [vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__deq_ptr_value]);
    SocLite__DOT__axi4xbar__DOT___GEN_53 = ((5U == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                             ? (((0U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count)) 
                                                 | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_last) 
                                                    == 
                                                    (1U 
                                                     & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                        >> 1U)))) 
                                                & (7U 
                                                   != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_5_count)))
                                             : ((4U 
                                                 == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                 ? 
                                                (((0U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count)) 
                                                  | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_last) 
                                                     == 
                                                     (1U 
                                                      & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                         >> 1U)))) 
                                                 & (7U 
                                                    != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_4_count)))
                                                 : 
                                                ((3U 
                                                  == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                  ? 
                                                 (((0U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count)) 
                                                   | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_last) 
                                                      == 
                                                      (1U 
                                                       & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                          >> 1U)))) 
                                                  & (7U 
                                                     != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_3_count)))
                                                  : 
                                                 ((2U 
                                                   == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                   ? 
                                                  (((0U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count)) 
                                                    | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_last) 
                                                       == 
                                                       (1U 
                                                        & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                           >> 1U)))) 
                                                   & (7U 
                                                      != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_2_count)))
                                                   : 
                                                  ((1U 
                                                    == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   (((0U 
                                                      == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count)) 
                                                     | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_last) 
                                                        == 
                                                        (1U 
                                                         & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                            >> 1U)))) 
                                                    & (7U 
                                                       != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_1_count)))
                                                    : 
                                                   (((0U 
                                                      == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count)) 
                                                     | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_last) 
                                                        == 
                                                        (1U 
                                                         & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                            >> 1U)))) 
                                                    & (7U 
                                                       != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_0_count))))))));
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_valid 
        = ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__empty)) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_valid));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__BPU_valid 
        = (((0x3fffffU & (IData)((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__u_BPU__DOT__PHT_rd_data 
                                  >> 0x20U))) == (0x3fffffU 
                                                  & (IData)(
                                                            (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__ps_to_fs_bus_r 
                                                             >> 0x10U)))) 
           | (1U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_rdata 
                     >> 0x1bU)));
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi_ram__DOT__raddr_r = 0ULL;
    } else if (vlSelf->SocLite__DOT__axi_ram__DOT___T) {
        vlSelf->SocLite__DOT__axi_ram__DOT__raddr_r 
            = vlSelf->SocLite__DOT__axi_ram__DOT___T_6;
    }
    vlSelf->SocLite__DOT__axi_ram__DOT___value_T_3 
        = (0xffU & ((IData)(1U) + (IData)(vlSelf->SocLite__DOT__axi_ram__DOT__value)));
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_load_size = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_load_size 
            = ((IData)((0U != (0x600U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U])))
                ? 0U : ((IData)((0U != (0x1800U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U])))
                         ? 1U : 2U));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state 
        = ((IData)(vlSelf->reset) ? 0U : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_nextstate));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_tag = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_tag 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_PFN;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_nextstate;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_index;
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_nextstate;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state 
        = ((IData)(vlSelf->reset) ? 0U : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_nextstate));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)
            ? 0U : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_nextstate));
    if (vlSelf->reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state = 0U;
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_nextstate;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_nextstate;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset)
            ? 0U : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_nextstate));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state 
        = ((IData)(vlSelf->reset) ? 0U : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_nextstate));
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) 
         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_flush))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_PFN;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type 
            = (7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                     >> 0xfU));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index 
            = (0xffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                        >> 4U));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset 
            = (0xfU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
    }
    SocLite__DOT__axi4xbar__DOT___GEN_43 = ((0xbU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                             ? (((0U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count)) 
                                                 | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_last) 
                                                    == 
                                                    (1U 
                                                     & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                        >> 1U)))) 
                                                & (7U 
                                                   != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_11_count)))
                                             : ((0xaU 
                                                 == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                 ? 
                                                (((0U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count)) 
                                                  | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_last) 
                                                     == 
                                                     (1U 
                                                      & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                         >> 1U)))) 
                                                 & (7U 
                                                    != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_10_count)))
                                                 : 
                                                ((9U 
                                                  == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                  ? 
                                                 (((0U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count)) 
                                                   | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_last) 
                                                      == 
                                                      (1U 
                                                       & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                          >> 1U)))) 
                                                  & (7U 
                                                     != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_9_count)))
                                                  : 
                                                 ((8U 
                                                   == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                   ? 
                                                  (((0U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count)) 
                                                    | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_last) 
                                                       == 
                                                       (1U 
                                                        & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                           >> 1U)))) 
                                                   & (7U 
                                                      != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_8_count)))
                                                   : 
                                                  ((7U 
                                                    == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   (((0U 
                                                      == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count)) 
                                                     | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_last) 
                                                        == 
                                                        (1U 
                                                         & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                            >> 1U)))) 
                                                    & (7U 
                                                       != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_7_count)))
                                                    : 
                                                   ((6U 
                                                     == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    (((0U 
                                                       == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count)) 
                                                      | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_last) 
                                                         == 
                                                         (1U 
                                                          & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                                             >> 1U)))) 
                                                     & (7U 
                                                        != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_6_count)))
                                                     : (IData)(SocLite__DOT__axi4xbar__DOT___GEN_37)))))));
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_ready 
        = (1U & (((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits) 
                  & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_1.__PVT__bundleOut_0_w_deq__DOT__full))) 
                 | (((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits) 
                     >> 1U) & (~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf_2.__PVT__bundleOut_0_w_deq__DOT__full)))));
    SocLite__DOT__axi4xbar__DOT___GEN_59 = ((0xbU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                             ? (((0U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count)) 
                                                 | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_last) 
                                                    == 
                                                    (1U 
                                                     & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                        >> 1U)))) 
                                                & (7U 
                                                   != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_11_count)))
                                             : ((0xaU 
                                                 == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                 ? 
                                                (((0U 
                                                   == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count)) 
                                                  | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_last) 
                                                     == 
                                                     (1U 
                                                      & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                         >> 1U)))) 
                                                 & (7U 
                                                    != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_10_count)))
                                                 : 
                                                ((9U 
                                                  == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                  ? 
                                                 (((0U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count)) 
                                                   | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_last) 
                                                      == 
                                                      (1U 
                                                       & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                          >> 1U)))) 
                                                  & (7U 
                                                     != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_9_count)))
                                                  : 
                                                 ((8U 
                                                   == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                   ? 
                                                  (((0U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count)) 
                                                    | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_last) 
                                                       == 
                                                       (1U 
                                                        & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                           >> 1U)))) 
                                                   & (7U 
                                                      != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_8_count)))
                                                   : 
                                                  ((7U 
                                                    == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                    ? 
                                                   (((0U 
                                                      == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count)) 
                                                     | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_last) 
                                                        == 
                                                        (1U 
                                                         & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                            >> 1U)))) 
                                                    & (7U 
                                                       != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_7_count)))
                                                    : 
                                                   ((6U 
                                                     == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                                                     ? 
                                                    (((0U 
                                                       == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count)) 
                                                      | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_last) 
                                                         == 
                                                         (1U 
                                                          & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                                             >> 1U)))) 
                                                     & (7U 
                                                        != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_6_count)))
                                                     : (IData)(SocLite__DOT__axi4xbar__DOT___GEN_53)))))));
    vlSelf->SocLite__DOT__axi4xbar_auto_out_1_w_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_valid) 
           & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits) 
              >> 1U));
    vlSelf->SocLite__DOT__axi4xbar_auto_out_0_w_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_bits));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB_PFN 
        = (((0xaU == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                      >> 0x1cU)) | (0xbU == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                             >> 0x1cU)))
            ? (0x1ffffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                           >> 0xcU)) : (((8U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                 >> 0x1cU)) 
                                         | (9U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                                   >> 0x1cU)))
                                         ? (0x7ffffU 
                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                                               >> 0xcU))
                                         : ((0x1000U 
                                             & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc)
                                             ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn1
                                             : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ITLB__DOT__ITLB_Buffer_pfn0)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_index 
        = (0xffU & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ICacheInst_delayed)
                     ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__cache_index_delayed)
                     : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__prefs_pc 
                        >> 4U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_flush 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_op) 
            & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_valid)) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit));
    vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_47 = 
        ((0xfU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
          ? (((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count)) 
              | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_last) 
                 == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                           >> 1U)))) & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_15_count)))
          : ((0xeU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
              ? (((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count)) 
                  | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_last) 
                     == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                               >> 1U)))) & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_14_count)))
              : ((0xdU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                  ? (((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count)) 
                      | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_last) 
                         == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                   >> 1U)))) & (7U 
                                                != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_13_count)))
                  : ((0xcU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                      ? (((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count)) 
                          | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_last) 
                             == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___arTag_T) 
                                       >> 1U)))) & 
                         (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__arFIFOMap_12_count)))
                      : (IData)(SocLite__DOT__axi4xbar__DOT___GEN_43)))));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_ready 
        = (((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__empty)) 
            & (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_w_deq__DOT__ram_last_io_deq_bits_MPORT_data)) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_w_ready));
    vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_63 = 
        ((0xfU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
          ? (((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count)) 
              | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_last) 
                 == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                           >> 1U)))) & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_15_count)))
          : ((0xeU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
              ? (((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count)) 
                  | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_last) 
                     == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                               >> 1U)))) & (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_14_count)))
              : ((0xdU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                  ? (((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count)) 
                      | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_last) 
                         == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                   >> 1U)))) & (7U 
                                                != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_13_count)))
                  : ((0xcU == (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_id_io_deq_bits_MPORT_data))
                      ? (((0U == (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count)) 
                          | ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_last) 
                             == (1U & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___awIn_0_io_enq_bits_T) 
                                       >> 1U)))) & 
                         (7U != (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awFIFOMap_12_count)))
                      : (IData)(SocLite__DOT__axi4xbar__DOT___GEN_59)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready 
        = ((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
             | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))) 
            | (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))) 
           | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)));
    if ((6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_I_RData[3U];
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[3U] = 0U;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_wdata 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ICacheInst_delayed) 
            & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)))
            ? 0U : (0x1fffffU & (1U | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_tag 
                                       << 1U))));
    __Vtableidx6 = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_cache_hit) 
                     << 5U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
                                << 4U) | (((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
                                           << 3U) | 
                                          (((6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
                                            << 2U) 
                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_nextstate 
        = VSocLite__ConstPool__TABLE_h65a6d3e2_0[__Vtableidx6];
    if (((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state)) 
         & (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_we = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_we 
            = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_we) 
               | (3U & ((IData)(1U) << vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru
                        [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index])));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_we = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_we 
            = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_we) 
               | (3U & ((IData)(1U) << vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__plru
                        [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index])));
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__data_we = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__tagv_we 
            = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ICacheInst_delayed) 
                & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)))
                ? 3U : 0U);
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__1__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__2__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__3__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__4__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__5__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__6__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__7__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__8__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__9__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__10__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__11__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__12__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xcU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__13__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xdU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__14__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__15__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__16__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x10U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__17__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x11U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__18__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x12U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__19__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x13U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__20__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x14U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__21__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x15U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__22__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x16U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__23__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x17U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__24__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x18U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__25__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x19U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__26__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x1aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__27__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x1bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__28__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x1cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__29__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x1dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__30__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x1eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__31__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x1fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__32__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x20U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__33__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x21U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__34__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x22U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__35__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x23U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__36__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x24U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__37__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x25U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__38__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x26U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__39__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x27U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__40__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x28U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__41__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x29U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__42__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x2aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__43__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x2bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__44__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x2cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__45__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x2dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__46__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x2eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__47__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x2fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__48__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x30U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__49__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x31U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__50__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x32U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__51__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x33U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__52__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x34U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__53__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x35U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__54__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x36U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__55__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x37U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__56__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x38U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__57__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x39U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__58__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x3aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__59__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x3bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__60__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x3cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__61__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x3dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__62__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x3eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__63__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x3fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__64__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x40U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__65__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x41U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__66__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x42U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__67__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x43U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__68__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x44U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__69__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x45U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__70__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x46U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__71__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x47U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__72__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x48U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__73__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x49U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__74__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x4aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__75__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x4bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__76__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x4cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__77__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x4dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__78__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x4eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__79__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x4fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__80__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x50U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__81__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x51U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__82__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x52U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__83__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x53U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__84__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x54U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__85__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x55U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__86__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x56U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__87__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x57U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__88__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x58U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__89__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x59U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__90__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x5aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__91__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x5bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__92__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x5cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__93__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x5dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__94__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x5eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__95__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x5fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__96__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x60U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__97__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x61U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__98__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x62U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__99__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x63U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__100__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x64U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__101__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x65U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__102__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x66U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__103__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x67U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__104__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x68U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__105__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x69U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__106__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x6aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__107__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x6bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__108__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x6cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__109__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x6dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__110__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x6eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__111__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x6fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__112__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x70U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__113__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x71U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__114__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x72U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__115__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x73U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__116__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x74U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__117__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x75U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__118__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x76U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__119__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x77U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__120__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x78U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__121__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x79U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__122__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x7aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__123__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x7bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__124__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x7cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__125__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x7dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__126__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x7eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__127__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x7fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__128__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x80U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__129__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x81U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__130__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x82U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__131__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x83U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__132__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x84U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__133__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x85U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__134__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x86U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__135__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x87U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__136__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x88U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__137__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x89U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__138__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x8aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__139__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x8bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__140__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x8cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__141__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x8dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__142__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x8eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__143__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x8fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__144__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x90U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__145__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x91U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__146__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x92U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__147__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x93U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__148__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x94U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__149__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x95U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__150__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x96U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__151__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x97U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__152__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x98U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__153__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x99U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__154__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x9aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__155__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x9bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__156__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x9cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__157__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x9dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__158__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x9eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__159__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0x9fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__160__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__161__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__162__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__163__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__164__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__165__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__166__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__167__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__168__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__169__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xa9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__170__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xaaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__171__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xabU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__172__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xacU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__173__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xadU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__174__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xaeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__175__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xafU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__176__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__177__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__178__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__179__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__180__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__181__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__182__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__183__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__184__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__185__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xb9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__186__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xbaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__187__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xbbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__188__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xbcU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__189__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xbdU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__190__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xbeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__191__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xbfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__192__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__193__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__194__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__195__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__196__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__197__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__198__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__199__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__200__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__201__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xc9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__202__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xcaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__203__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xcbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__204__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xccU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__205__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xcdU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__206__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xceU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__207__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xcfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__208__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__209__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__210__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__211__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__212__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__213__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__214__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__215__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__216__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__217__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xd9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__218__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xdaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__219__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xdbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__220__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xdcU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__221__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xddU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__222__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xdeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__223__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xdfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__224__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__225__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__226__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__227__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__228__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__229__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__230__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__231__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__232__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__233__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xe9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__234__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xeaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__235__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xebU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__236__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xecU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__237__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xedU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__238__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xeeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__239__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xefU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__240__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__241__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__242__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__243__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__244__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__245__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__246__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__247__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__248__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__249__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xf9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__250__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xfaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__251__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xfbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__252__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xfcU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__253__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xfdU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__254__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xfeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__255__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_valid) 
           & (0xffU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__index_addr 
        = ((((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state)) 
             | (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state))) 
            | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state)))
            ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__reqbuffer_inst_index)
            : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__inst_index));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready 
        = ((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)) 
             | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))) 
            | (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))) 
           | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)));
    if ((6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__AXI_D_RData[3U];
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[3U] = 0U;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_wbit 
        = (1U & (~ ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
                    | (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_req 
        = ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
           | (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_arvalid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy)
            ? (1U & ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                      ? (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                      : ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                          ? (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                          : ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))
                              ? (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))
                              : 0U)))) : 0U);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_valid 
        = ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)) 
           | (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)));
    __Vtableidx7 = (((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)) 
                     << 4U) | (((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)) 
                                << 3U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_empty) 
                                           << 2U) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_nextstate 
        = VSocLite__ConstPool__TABLE_h85ee62d1_0[__Vtableidx7];
    __Vtableidx5 = (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state)) 
                     << 6U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_awready) 
                                << 5U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_wready) 
                                           << 4U) | 
                                          (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_bvalid) 
                                            << 3U) 
                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_nextstate 
        = VSocLite__ConstPool__TABLE_hc4b04eba_0[__Vtableidx5];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__udcache_rd_req 
        = (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state)) 
            & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state))) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_empty));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_valid 
        = ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state)) 
           | (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__busy) {
        if ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_awvalid 
                = (1U & (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_wvalid 
                = (1U & (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_WR_state)));
        } else if ((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_awvalid 
                = (1U & (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state)));
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_wvalid 
                = (1U & ((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state)) 
                           | (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))) 
                          | (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))) 
                         | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))));
        } else if ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__index))) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_awvalid 
                = (1U & 0U);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_wvalid 
                = (1U & 0U);
        } else {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_awvalid 
                = (1U & 0U);
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_wvalid 
                = (1U & 0U);
        }
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_awvalid = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__master_req_axi_wvalid = 0U;
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_wdata 
        = ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state))
            ? 0U : (0x1fffffU & (1U | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag 
                                       << 1U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_index 
        = ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
            ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)
            : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_index));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[0U] = 0U;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[1U] = 0U;
    if (((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
         & (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru[vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]] = 0xfU;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_state) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[(1U 
                                                                                & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))] 
            = (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we
               [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))] 
               | (0xfU & ((IData)(1U) << (3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_offset) 
                                                >> 2U)))));
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_we[1U] = 0U;
    }
    if ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)]
            [0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)]
            [1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)]
            [2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)]
            [3U];
    } else if ((7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]
            [0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]
            [1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]
            [2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]
            [3U];
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]]
            [0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]]
            [1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]]
            [2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_data[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]]
            [3U];
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__0__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__1__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__2__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__3__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__4__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__5__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__6__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__7__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__8__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__9__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__10__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__11__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__12__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xcU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__13__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xdU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__14__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__15__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__16__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x10U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__17__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x11U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__18__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x12U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__19__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x13U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__20__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x14U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__21__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x15U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__22__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x16U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__23__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x17U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__24__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x18U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__25__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x19U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__26__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x1aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__27__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x1bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__28__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x1cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__29__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x1dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__30__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x1eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__31__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x1fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__32__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x20U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__33__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x21U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__34__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x22U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__35__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x23U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__36__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x24U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__37__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x25U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__38__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x26U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__39__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x27U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__40__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x28U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__41__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x29U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__42__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x2aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__43__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x2bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__44__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x2cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__45__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x2dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__46__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x2eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__47__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x2fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__48__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x30U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__49__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x31U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__50__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x32U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__51__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x33U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__52__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x34U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__53__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x35U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__54__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x36U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__55__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x37U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__56__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x38U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__57__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x39U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__58__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x3aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__59__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x3bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__60__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x3cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__61__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x3dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__62__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x3eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__63__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x3fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__64__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x40U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__65__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x41U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__66__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x42U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__67__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x43U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__68__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x44U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__69__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x45U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__70__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x46U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__71__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x47U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__72__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x48U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__73__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x49U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__74__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x4aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__75__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x4bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__76__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x4cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__77__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x4dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__78__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x4eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__79__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x4fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__80__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x50U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__81__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x51U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__82__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x52U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__83__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x53U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__84__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x54U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__85__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x55U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__86__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x56U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__87__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x57U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__88__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x58U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__89__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x59U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__90__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x5aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__91__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x5bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__92__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x5cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__93__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x5dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__94__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x5eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__95__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x5fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__96__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x60U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__97__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x61U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__98__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x62U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__99__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x63U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__100__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x64U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__101__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x65U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__102__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x66U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__103__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x67U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__104__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x68U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__105__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x69U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__106__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x6aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__107__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x6bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__108__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x6cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__109__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x6dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__110__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x6eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__111__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x6fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__112__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x70U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__113__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x71U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__114__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x72U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__115__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x73U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__116__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x74U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__117__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x75U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__118__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x76U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__119__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x77U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__120__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x78U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__121__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x79U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__122__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x7aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__123__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x7bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__124__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x7cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__125__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x7dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__126__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x7eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__127__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x7fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__128__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x80U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__129__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x81U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__130__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x82U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__131__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x83U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__132__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x84U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__133__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x85U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__134__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x86U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__135__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x87U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__136__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x88U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__137__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x89U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__138__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x8aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__139__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x8bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__140__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x8cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__141__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x8dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__142__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x8eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__143__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x8fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__144__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x90U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__145__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x91U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__146__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x92U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__147__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x93U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__148__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x94U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__149__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x95U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__150__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x96U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__151__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x97U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__152__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x98U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__153__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x99U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__154__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x9aU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__155__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x9bU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__156__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x9cU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__157__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x9dU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__158__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x9eU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__159__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0x9fU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__160__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__161__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__162__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__163__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__164__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__165__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__166__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__167__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__168__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__169__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xa9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__170__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xaaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__171__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xabU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__172__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xacU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__173__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xadU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__174__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xaeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__175__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xafU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__176__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__177__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__178__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__179__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__180__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__181__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__182__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__183__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__184__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__185__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xb9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__186__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xbaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__187__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xbbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__188__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xbcU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__189__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xbdU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__190__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xbeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__191__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xbfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__192__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__193__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__194__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__195__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__196__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__197__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__198__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__199__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__200__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__201__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xc9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__202__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xcaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__203__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xcbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__204__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xccU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__205__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xcdU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__206__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xceU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__207__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xcfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__208__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__209__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__210__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__211__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__212__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__213__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__214__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__215__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__216__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__217__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xd9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__218__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xdaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__219__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xdbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__220__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xdcU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__221__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xddU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__222__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xdeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__223__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xdfU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__224__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__225__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__226__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__227__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__228__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__229__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__230__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__231__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__232__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__233__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xe9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__234__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xeaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__235__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xebU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__236__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xecU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__237__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xedU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__238__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xeeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__239__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xefU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__240__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__241__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__242__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__243__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__244__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__245__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__246__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__247__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf7U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__248__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf8U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__249__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xf9U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__250__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xfaU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__251__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xfbU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__252__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xfcU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__253__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xfdU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__254__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xfeU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__255__KET____DOT__U_PLRU__update 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru_en) 
           & (0xffU == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_state)
            ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_index)
            : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index));
    if (((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
         & (6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_we = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_we 
            = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_we) 
               | (3U & ((IData)(1U) << vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
                        [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index])));
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we 
            = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we) 
               | (3U & ((IData)(1U) << vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
                        [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index])));
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_we 
            = ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state))
                ? (3U & (((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type)) 
                          | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type)))
                          ? ((1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)
                              ? 2U : 1U) : (((6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type)) 
                                             | (7U 
                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type)))
                                             ? ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit)
                                                 ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)
                                                 : 0U)
                                             : 0U)))
                : 0U);
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_we 
            = (3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__write_state)
                      ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)
                      : ((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state))
                          ? (((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type)) 
                              | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type)))
                              ? ((1U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_tag)
                                  ? 2U : 1U) : (((6U 
                                                  == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type)) 
                                                 | (7U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_CacheInst_type)))
                                                 ? 
                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit)
                                                  ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)
                                                  : 0U)
                                                 : 0U))
                          : 0U)));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
        [0U][(3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset) 
                    >> 2U))];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata
        [1U][(3U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_offset) 
                    >> 2U))];
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] = 0U;
    } else if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] = 0U;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] = 0U;
    } else if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_valid) 
                & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_allowin))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[3U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[4U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[5U];
    }
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid 
        = ((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__empty)) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_47));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_deq 
        = ((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty)) 
           & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_ready) 
              & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_valid)));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___GEN_9 
        = ((~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0_io_deq_ready)) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T));
    vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid 
        = (((~ (IData)(vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__empty)) 
            & ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__latched) 
               | (~ (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__full)))) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT___GEN_63));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_DataReady 
        = ((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
             & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid)) 
            & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready))
            ? 1U : ((((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
                      & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid)) 
                     & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready))
                     ? 2U : ((((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
                               & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid)) 
                              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready))
                              ? 3U : ((((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
                                        & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid)) 
                                       & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready))
                                       ? 4U : 0U))));
    __Vtableidx1 = (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_state)) 
                     << 8U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_arready) 
                                << 7U) | (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)) 
                                           << 6U) | 
                                          (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rlast) 
                                            << 5U) 
                                           | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__inst_rready) 
                                               << 4U) 
                                              | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__i_bus_resp_axi_rvalid) 
                                                  << 3U) 
                                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state)))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_nextstate 
        = VSocLite__ConstPool__TABLE_h2cebe250_0[__Vtableidx1];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[0U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[0U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[1U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[1U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[2U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[2U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__icache_wdata[3U] 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_ret_data[3U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__0__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__0__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__1__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__1__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__2__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__2__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__3__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__3__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__4__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__4__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__5__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__5__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__6__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__6__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__7__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__7__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__8__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__8__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__9__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__9__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__10__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__10__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__11__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__11__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__12__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__12__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__13__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__13__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__14__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__14__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__15__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__15__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__16__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__16__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__17__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__17__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__18__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__18__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__19__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__19__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__20__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__20__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__21__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__21__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__22__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__22__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__23__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__23__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__24__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__24__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__25__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__25__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__26__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__26__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__27__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__27__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__28__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__28__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__29__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__29__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__30__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__30__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__31__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__31__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__32__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__32__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__33__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__33__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__34__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__34__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__35__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__35__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__36__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__36__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__37__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__37__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__38__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__38__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__39__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__39__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__40__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__40__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__41__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__41__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__42__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__42__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__43__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__43__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__44__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__44__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__45__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__45__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__46__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__46__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__47__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__47__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__48__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__48__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__49__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__49__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__50__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__50__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__51__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__51__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__52__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__52__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__53__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__53__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__54__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__54__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__55__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__55__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__56__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__56__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__57__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__57__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__58__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__58__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__59__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__59__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__60__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__60__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__61__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__61__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__62__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__62__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__63__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__63__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__64__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__64__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__65__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__65__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__66__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__66__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__67__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__67__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__68__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__68__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__69__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__69__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__70__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__70__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__71__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__71__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__72__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__72__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__73__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__73__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__74__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__74__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__75__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__75__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__76__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__76__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__77__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__77__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__78__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__78__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__79__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__79__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__80__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__80__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__81__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__81__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__82__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__82__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__83__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__83__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__84__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__84__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__85__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__85__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__86__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__86__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__87__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__87__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__88__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__88__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__89__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__89__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__90__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__90__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__91__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__91__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__92__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__92__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__93__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__93__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__94__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__94__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__95__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__95__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__96__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__96__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__97__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__97__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__98__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__98__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__99__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__99__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__100__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__100__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__101__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__101__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__102__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__102__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__103__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__103__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__104__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__104__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__105__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__105__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__106__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__106__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__107__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__107__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__108__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__108__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__109__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__109__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__110__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__110__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__111__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__111__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__112__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__112__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__113__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__113__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__114__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__114__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__115__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__115__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__116__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__116__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__117__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__117__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__118__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__118__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__119__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__119__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__120__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__120__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__121__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__121__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__122__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__122__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__123__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__123__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__124__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__124__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__125__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__125__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__126__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__126__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__127__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__127__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__128__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__128__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__129__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__129__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__130__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__130__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__131__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__131__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__132__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__132__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__133__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__133__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__134__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__134__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__135__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__135__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__136__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__136__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__137__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__137__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__138__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__138__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__139__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__139__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__140__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__140__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__141__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__141__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__142__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__142__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__143__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__143__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__144__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__144__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__145__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__145__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__146__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__146__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__147__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__147__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__148__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__148__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__149__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__149__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__150__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__150__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__151__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__151__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__152__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__152__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__153__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__153__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__154__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__154__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__155__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__155__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__156__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__156__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__157__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__157__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__158__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__158__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__159__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__159__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__160__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__160__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__161__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__161__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__162__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__162__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__163__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__163__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__164__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__164__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__165__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__165__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__166__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__166__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__167__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__167__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__168__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__168__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__169__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__169__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__170__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__170__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__171__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__171__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__172__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__172__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__173__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__173__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__174__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__174__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__175__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__175__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__176__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__176__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__177__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__177__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__178__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__178__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__179__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__179__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__180__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__180__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__181__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__181__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__182__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__182__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__183__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__183__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__184__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__184__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__185__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__185__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__186__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__186__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__187__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__187__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__188__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__188__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__189__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__189__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__190__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__190__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__191__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__191__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__192__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__192__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__193__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__193__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__194__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__194__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__195__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__195__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__196__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__196__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__197__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__197__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__198__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__198__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__199__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__199__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__200__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__200__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__201__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__201__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__202__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__202__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__203__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__203__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__204__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__204__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__205__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__205__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__206__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__206__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__207__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__207__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__208__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__208__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__209__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__209__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__210__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__210__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__211__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__211__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__212__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__212__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__213__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__213__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__214__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__214__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__215__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__215__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__216__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__216__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__217__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__217__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__218__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__218__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__219__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__219__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__220__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__220__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__221__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__221__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__222__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__222__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__223__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__223__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__224__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__224__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__225__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__225__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__226__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__226__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__227__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__227__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__228__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__228__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__229__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__229__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__230__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__230__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__231__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__231__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__232__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__232__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__233__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__233__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__234__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__234__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__235__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__235__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__236__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__236__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__237__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__237__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__238__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__238__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__239__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__239__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__240__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__240__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__241__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__241__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__242__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__242__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__243__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__243__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__244__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__244__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__245__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__245__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__246__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__246__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__247__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__247__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__248__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__248__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__249__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__249__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__250__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__250__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__251__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__251__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__252__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__252__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__253__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__253__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__254__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__254__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT____Vcellinp__genblk5__BRA__255__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__genblk5__BRA__255__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_Icache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_DataReady 
        = ((((2U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)) 
             & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid)) 
            & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready))
            ? 1U : ((((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)) 
                      & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid)) 
                     & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready))
                     ? 2U : ((((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)) 
                               & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid)) 
                              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready))
                              ? 3U : ((((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)) 
                                        & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid)) 
                                       & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready))
                                       ? 4U : 0U))));
    __Vtableidx2 = (((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
                     << 8U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_arready) 
                                << 7U) | (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)) 
                                           << 6U) | 
                                          (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rlast) 
                                            << 5U) 
                                           | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__data_rready) 
                                               << 4U) 
                                              | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_rvalid) 
                                                  << 3U) 
                                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state)))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_nextstate 
        = VSocLite__ConstPool__TABLE_h2cebe250_0[__Vtableidx2];
    if ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[0U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[1U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[2U];
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_ret_data[3U];
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[0U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_wdata;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[1U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_wdata;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[2U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_wdata;
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_wdata[3U] 
            = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__writebuffer_data_wdata;
    }
    __Vtableidx3 = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_wr_req) 
                     << 6U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_awready) 
                                << 5U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_wready) 
                                           << 4U) | 
                                          (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_bus_resp_axi_bvalid) 
                                            << 3U) 
                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_nextstate 
        = VSocLite__ConstPool__TABLE_hc0caf2f2_0[__Vtableidx3];
    __Vtableidx4 = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__udcache_rd_req) 
                     << 7U) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_arready) 
                                << 6U) | (((1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)) 
                                           << 5U) | 
                                          (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rlast) 
                                            << 4U) 
                                           | (((2U 
                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)) 
                                               << 3U) 
                                              | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_bus_resp_axi_rvalid) 
                                                  << 2U) 
                                                 | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_nextstate 
        = VSocLite__ConstPool__TABLE_h08a5b10d_0[__Vtableidx4];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_BusArbiter_dut__DOT__select 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__u_valid)
            ? 1U : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__d_valid)
                     ? 2U : ((0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__I_RD_state))
                              ? 3U : 0U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__0__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__0__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__1__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__1__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__2__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__2__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__3__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__3__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__4__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__4__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__5__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__5__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__6__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__6__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__7__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__7__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__8__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__8__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__9__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__9__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__10__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__10__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__11__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__11__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__12__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__12__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__13__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__13__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__14__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__14__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__15__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__15__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__16__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__16__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__17__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__17__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__18__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__18__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__19__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__19__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__20__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__20__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__21__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__21__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__22__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__22__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__23__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__23__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__24__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__24__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__25__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__25__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__26__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__26__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__27__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__27__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__28__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__28__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__29__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__29__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__30__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__30__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__31__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__31__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__32__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__32__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__33__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__33__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__34__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__34__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__35__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__35__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__36__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__36__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__37__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__37__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__38__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__38__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__39__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__39__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__40__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__40__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__41__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__41__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__42__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__42__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__43__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__43__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__44__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__44__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__45__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__45__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__46__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__46__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__47__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__47__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__48__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__48__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__49__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__49__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__50__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__50__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__51__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__51__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__52__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__52__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__53__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__53__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__54__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__54__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__55__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__55__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__56__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__56__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__57__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__57__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__58__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__58__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__59__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__59__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__60__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__60__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__61__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__61__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__62__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__62__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__63__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__63__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__64__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__64__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__65__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__65__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__66__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__66__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__67__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__67__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__68__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__68__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__69__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__69__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__70__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__70__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__71__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__71__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__72__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__72__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__73__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__73__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__74__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__74__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__75__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__75__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__76__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__76__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__77__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__77__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__78__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__78__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__79__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__79__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__80__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__80__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__81__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__81__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__82__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__82__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__83__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__83__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__84__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__84__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__85__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__85__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__86__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__86__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__87__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__87__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__88__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__88__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__89__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__89__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__90__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__90__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__91__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__91__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__92__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__92__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__93__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__93__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__94__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__94__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__95__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__95__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__96__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__96__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__97__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__97__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__98__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__98__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__99__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__99__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__100__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__100__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__101__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__101__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__102__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__102__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__103__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__103__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__104__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__104__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__105__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__105__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__106__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__106__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__107__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__107__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__108__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__108__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__109__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__109__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__110__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__110__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__111__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__111__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__112__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__112__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__113__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__113__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__114__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__114__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__115__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__115__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__116__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__116__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__117__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__117__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__118__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__118__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__119__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__119__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__120__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__120__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__121__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__121__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__122__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__122__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__123__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__123__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__124__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__124__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__125__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__125__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__126__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__126__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__127__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__127__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__128__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__128__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__129__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__129__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__130__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__130__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__131__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__131__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__132__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__132__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__133__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__133__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__134__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__134__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__135__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__135__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__136__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__136__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__137__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__137__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__138__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__138__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__139__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__139__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__140__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__140__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__141__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__141__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__142__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__142__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__143__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__143__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__144__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__144__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__145__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__145__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__146__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__146__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__147__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__147__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__148__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__148__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__149__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__149__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__150__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__150__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__151__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__151__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__152__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__152__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__153__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__153__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__154__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__154__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__155__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__155__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__156__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__156__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__157__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__157__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__158__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__158__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__159__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__159__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__160__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__160__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__161__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__161__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__162__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__162__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__163__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__163__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__164__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__164__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__165__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__165__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__166__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__166__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__167__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__167__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__168__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__168__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__169__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__169__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__170__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__170__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__171__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__171__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__172__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__172__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__173__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__173__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__174__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__174__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__175__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__175__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__176__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__176__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__177__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__177__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__178__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__178__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__179__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__179__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__180__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__180__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__181__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__181__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__182__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__182__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__183__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__183__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__184__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__184__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__185__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__185__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__186__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__186__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__187__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__187__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__188__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__188__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__189__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__189__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__190__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__190__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__191__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__191__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__192__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__192__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__193__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__193__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__194__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__194__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__195__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__195__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__196__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__196__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__197__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__197__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__198__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__198__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__199__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__199__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__200__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__200__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__201__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__201__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__202__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__202__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__203__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__203__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__204__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__204__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__205__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__205__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__206__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__206__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__207__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__207__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__208__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__208__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__209__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__209__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__210__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__210__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__211__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__211__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__212__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__212__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__213__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__213__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__214__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__214__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__215__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__215__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__216__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__216__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__217__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__217__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__218__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__218__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__219__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__219__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__220__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__220__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__221__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__221__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__222__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__222__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__223__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__223__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__224__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__224__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__225__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__225__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__226__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__226__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__227__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__227__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__228__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__228__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__229__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__229__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__230__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__230__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__231__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__231__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__232__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__232__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__233__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__233__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__234__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__234__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__235__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__235__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__236__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__236__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__237__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__237__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__238__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__238__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__239__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__239__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__240__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__240__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__241__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__241__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__242__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__242__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__243__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__243__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__244__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__244__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__245__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__245__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__246__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__246__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__247__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__247__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__248__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__248__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__249__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__249__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__250__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__250__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__251__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__251__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__252__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__252__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__253__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__253__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__254__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__254__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__nextstate 
        = vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__state;
    if (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT____Vcellinp__genblk7__BRA__255__KET____DOT__U_PLRU__update) 
         & (0U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))) {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk7__BRA__255__KET____DOT__U_PLRU__DOT__nextstate 
            = (1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_rbit 
        = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__1__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem
            [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index] 
            << 1U) | vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__genblk6__BRA__0__KET____DOT__dcache_ram_dirty__DOT__xpm_memory_spram_inst__DOT__xpm_memory_base_inst__DOT__mem
           [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_index]);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data 
        = ((0xffffff00U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data) 
           | (0xffU & ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb))
                        ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata
                        : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
                       [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))])));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data 
        = ((0xffff00ffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data) 
           | (0xff00U & (((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb))
                           ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata 
                              >> 8U) : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
                                        [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))] 
                                        >> 8U)) << 8U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data 
        = ((0xff00ffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data) 
           | (0xff0000U & (((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb))
                             ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata 
                                >> 0x10U) : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
                                             [(1U & 
                                               (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))] 
                                             >> 0x10U)) 
                           << 0x10U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data 
        = ((0xffffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_write_data) 
           | (((8U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wstrb))
                ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_wdata 
                   >> 0x18U) : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
                                [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))] 
                                >> 0x18U)) << 0x18U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
        = ((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_rdata
            : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_rdata_sel
           [(1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit)))]);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_ready_go));
    __Vtemp_h3c209093__0[3U] = (((IData)((((QData)((IData)(
                                                           (1U 
                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                               >> 0x1bU)))) 
                                           << 0x3fU) 
                                          | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                  >> 0x1aU)))) 
                                              << 0x3eU) 
                                             | (((QData)((IData)(
                                                                 (7U 
                                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                     >> 0x17U)))) 
                                                 << 0x3bU) 
                                                | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata)) 
                                                    << 0x1bU) 
                                                   | (QData)((IData)(
                                                                     (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen) 
                                                                       << 0x17U) 
                                                                      | ((0x400000U 
                                                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                             << 0x11U)) 
                                                                         | ((0x200000U 
                                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                            | ((0x100000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                               | ((0x80000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x40000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x20000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 8U)) 
                                                                                | ((0x1f000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | ((((((0x800U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex) 
                                                                                << 0xbU)) 
                                                                                | ((0x7c0U 
                                                                                & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1fU)
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 6U) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1aU))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                                                 ? 9U
                                                                                 : 0x1fU))))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0xeU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x17U)))))))))))))))))))))) 
                                 << 0x14U) | ((0x80000U 
                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                  >> 3U)) 
                                              | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
                                                 >> 0xdU)));
    __Vtemp_h3c209093__0[4U] = (((IData)((((QData)((IData)(
                                                           (1U 
                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                               >> 0x1bU)))) 
                                           << 0x3fU) 
                                          | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                  >> 0x1aU)))) 
                                              << 0x3eU) 
                                             | (((QData)((IData)(
                                                                 (7U 
                                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                     >> 0x17U)))) 
                                                 << 0x3bU) 
                                                | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata)) 
                                                    << 0x1bU) 
                                                   | (QData)((IData)(
                                                                     (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen) 
                                                                       << 0x17U) 
                                                                      | ((0x400000U 
                                                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                             << 0x11U)) 
                                                                         | ((0x200000U 
                                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                            | ((0x100000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                               | ((0x80000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x40000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x20000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 8U)) 
                                                                                | ((0x1f000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | ((((((0x800U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex) 
                                                                                << 0xbU)) 
                                                                                | ((0x7c0U 
                                                                                & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1fU)
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 6U) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1aU))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                                                 ? 9U
                                                                                 : 0x1fU))))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0xeU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x17U)))))))))))))))))))))) 
                                 >> 0xcU) | ((IData)(
                                                     ((((QData)((IData)(
                                                                        (1U 
                                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                            >> 0x1bU)))) 
                                                        << 0x3fU) 
                                                       | (((QData)((IData)(
                                                                           (1U 
                                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                               >> 0x1aU)))) 
                                                           << 0x3eU) 
                                                          | (((QData)((IData)(
                                                                              (7U 
                                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                                >> 0x17U)))) 
                                                              << 0x3bU) 
                                                             | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata)) 
                                                                 << 0x1bU) 
                                                                | (QData)((IData)(
                                                                                (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen) 
                                                                                << 0x17U) 
                                                                                | ((0x400000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 0x11U)) 
                                                                                | ((0x200000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x100000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x80000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x40000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x20000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 8U)) 
                                                                                | ((0x1f000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | ((((((0x800U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex) 
                                                                                << 0xbU)) 
                                                                                | ((0x7c0U 
                                                                                & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1fU)
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 6U) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1aU))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                                                 ? 9U
                                                                                 : 0x1fU))))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0xeU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x17U))))))))))))))))))))) 
                                                      >> 0x20U)) 
                                             << 0x14U));
    __Vtemp_h3c209093__0[5U] = ((IData)(((((QData)((IData)(
                                                           (1U 
                                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                               >> 0x1bU)))) 
                                           << 0x3fU) 
                                          | (((QData)((IData)(
                                                              (1U 
                                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                  >> 0x1aU)))) 
                                              << 0x3eU) 
                                             | (((QData)((IData)(
                                                                 (7U 
                                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[9U] 
                                                                     >> 0x17U)))) 
                                                 << 0x3bU) 
                                                | (((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wdata)) 
                                                    << 0x1bU) 
                                                   | (QData)((IData)(
                                                                     (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__sram_wen) 
                                                                       << 0x17U) 
                                                                      | ((0x400000U 
                                                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                             << 0x11U)) 
                                                                         | ((0x200000U 
                                                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                            | ((0x100000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                               | ((0x80000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x40000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                << 0xfU)) 
                                                                                | ((0x20000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 8U)) 
                                                                                | ((0x1f000U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | ((((((0x800U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex) 
                                                                                << 0xbU)) 
                                                                                | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex) 
                                                                                << 0xbU)) 
                                                                                | ((0x7c0U 
                                                                                & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1fU)
                                                                                 ? 
                                                                                ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                << 6U) 
                                                                                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x1aU))
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__trap_ex)
                                                                                 ? 0x10U
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__Overflow_ex)
                                                                                 ? 0xeU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADES_ex)
                                                                                 ? 0xaU
                                                                                 : 
                                                                                ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ADEL_ex)
                                                                                 ? 9U
                                                                                 : 0x1fU))))) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0x10U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x14U)) 
                                                                                | ((0xeU 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[4U] 
                                                                                >> 6U)) 
                                                                                | (1U 
                                                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                                                >> 0x17U))))))))))))))))))))) 
                                         >> 0x20U)) 
                                >> 0xcU);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[0U] 
        = (IData)((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result)) 
                    << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U]))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[1U] 
        = (IData)(((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_alu_result)) 
                     << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[0U]))) 
                   >> 0x20U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[2U] 
        = ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[1U] 
            << 0x13U) | ((0x7ff80U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                      >> 3U)) | ((0x40U 
                                                  & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                     >> 3U)) 
                                                 | ((0x20U 
                                                     & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                                        >> 1U)) 
                                                    | (0x1fU 
                                                       & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U])))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[3U] 
        = __Vtemp_h3c209093__0[3U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[4U] 
        = __Vtemp_h3c209093__0[4U];
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_to_m1s_bus[5U] 
        = __Vtemp_h3c209093__0[5U];
    vlSelf->SocLite__DOT__axi4xbar_auto_out_1_ar_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
           & (0ULL == (0x90000000ULL & (QData)((IData)(
                                                       (0x90000000U 
                                                        ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_ar_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))));
    vlSelf->SocLite__DOT__axi4xbar_auto_out_0_ar_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_ar_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestARIO_0_0));
    vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__do_enq 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT__empty)
            ? (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___GEN_9)
            : (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__awIn_0__DOT___do_enq_T));
    vlSelf->SocLite__DOT__axi4xbar_auto_out_1_aw_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
           & (0ULL == (0x90000000ULL & (QData)((IData)(
                                                       (0x90000000U 
                                                        ^ vlSymsp->TOP__SocLite__DOT__axi4buf.__PVT__bundleOut_0_aw_deq__DOT__ram_addr_io_deq_bits_MPORT_data))))));
    vlSelf->SocLite__DOT__axi4xbar_auto_out_0_aw_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__in_0_aw_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi4xbar__DOT__requestAWIO_0_0));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_nextstate 
        = ((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
            ? ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                ? 0U : ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                         ? 0U : ((6U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                                  ? 5U : 4U))) : ((2U 
                                                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                                    ? 
                                                   ((0U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_RD_state))
                                                     ? 4U
                                                     : 3U)
                                                    : 
                                                   ((7U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                                     ? 3U
                                                     : 2U))
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))
                                                    ? 
                                                   ((0U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__D_WR_state))
                                                     ? 2U
                                                     : 1U)
                                                    : 
                                                   (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_isUncache) 
                                                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_is_DCacheInst))
                                                     ? 0U
                                                     : 
                                                    (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_valid) 
                                                      & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_cache_hit)))
                                                      ? 
                                                     ((1U 
                                                       & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dirty_rbit) 
                                                          >> 
                                                          vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__plru
                                                          [vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index]))
                                                       ? 1U
                                                       : 3U)
                                                      : 0U)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb 
        = ((0xffffff00U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb) 
           | (0xffU & ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                        ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata
                        : ((1U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                            ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                               >> 8U) : ((2U == (3U 
                                                 & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                          ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                             >> 0x10U)
                                          : (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                             >> 0x18U))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb 
        = ((0xffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb) 
           | ((- (IData)((1U & ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                 ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                    >> 7U) : ((1U == 
                                               (3U 
                                                & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                               ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                  >> 0xfU)
                                               : ((2U 
                                                   == 
                                                   (3U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                                   ? 
                                                  (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                   >> 0x17U)
                                                   : 
                                                  (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                   >> 0x1fU))))))) 
              << 8U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh 
        = ((0xffff0000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh) 
           | (0xffffU & ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                          ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata
                          : ((2U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                              ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                 >> 0x10U) : 0U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh 
        = ((0xffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh) 
           | ((- (IData)((1U & ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                 ? (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                    >> 0xfU) : ((2U 
                                                 == 
                                                 (3U 
                                                  & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U])) 
                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                   >> 0x1fU)))))) 
              << 0x10U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__reset 
        = vlSelf->reset;
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__TLB_Buffer_Flush 
        = (1U & (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                   >> 7U) | ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                              >> 8U) & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow))) 
                 | ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                     >> 0x14U) & (0xaU == (0x1fU & 
                                           vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__read_index 
        = (0xffU & (((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
                     | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)))
                     ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)
                     : ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         << 0x1cU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                      >> 4U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_tlb__DOT__write_index 
        = ((0x80U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
            ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_Index)
            : (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Random_Random));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_PFN 
        = (((0xaU == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                      >> 0x1cU)) | (0xbU == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                             >> 0x1cU)))
            ? (0x1ffffU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                           >> 0xcU)) : (((8U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                                 >> 0x1cU)) 
                                         | (9U == (
                                                   vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                                   >> 0x1cU)))
                                         ? (0x7ffffU 
                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                               >> 0xcU))
                                         : ((0x1000U 
                                             & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U])
                                             ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn1
                                             : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_pfn0)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache 
        = (((0xaU == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                      >> 0x1cU)) | (0xbU == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                             >> 0x1cU))) 
           | (((8U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                       >> 0x1cU)) | (9U == (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                            >> 0x1cU)))
               ? (3U != (7U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config))
               : ((0x1000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U])
                   ? (3U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c1))
                   : (3U != (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_c0)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__tagv_index 
        = (0xffU & ((((4U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
                      | (5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state))) 
                     | (1U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__CacheInst_state)))
                     ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__reqbuffer_data_index)
                     : ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         << 0x1cU) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                      >> 4U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr 
        = ((0xf8U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                     << 3U)) | (7U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                      >> 0x15U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_refetch 
        = (1U & ((((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                    >> 7U) | ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                               >> 8U) & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow))) 
                  | ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                      >> 0x14U) & (0xaU == (0x1fU & 
                                            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) 
                 | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                    >> 0x13U)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest 
        = (0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[2U] 
                    & (- (IData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit 
        = (1U & (((0xcU > (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                           >> 0x1cU)) & (7U < (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                               >> 0x1cU))) 
                 | ((~ (IData)((0U != (0x420U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))) 
                    | (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                         >> 0xdU) == vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_vpn2) 
                       & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_valid)))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_data 
        = ((0x200U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb
            : ((0x400U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                ? (0xffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lb)
                : ((0x800U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh
                    : ((0x1000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                        ? (0xffffU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_result_lh)
                        : ((0x2000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                            ? ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                    << 0x18U) | (0xffffffU 
                                                 & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                     << 0xdU) 
                                                    | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                       >> 0x13U))))
                                : ((1U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                    ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                        << 0x10U) | 
                                       (0xffffU & (
                                                   (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                    << 0xdU) 
                                                   | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                      >> 0x13U))))
                                    : ((2U == (3U & 
                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                        ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                            << 8U) 
                                           | (0xffU 
                                              & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                 >> 0x13U)))
                                        : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata)))
                            : ((0x4000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
                                ? ((0U == (3U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata
                                    : ((1U == (3U & 
                                               vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                        ? ((0xff000000U 
                                            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                               << 0xdU)) 
                                           | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                              >> 8U))
                                        : ((2U == (3U 
                                                   & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]))
                                            ? ((0xffff0000U 
                                                & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                   << 0xdU)) 
                                               | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                  >> 0x10U))
                                            : ((0xffffff00U 
                                                & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                                                    << 0xdU) 
                                                   | (0x1f00U 
                                                      & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U] 
                                                         >> 0x13U)))) 
                                               | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata 
                                                  >> 0x18U)))))
                                : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_rdata))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__CP0_data 
        = ((0x40U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_BadVAddr
            : ((0x48U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Count
                : ((0x58U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                    ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Compare
                    : ((0x60U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                        ? (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_CU0) 
                            << 0x1cU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_Bev) 
                                          << 0x16U) 
                                         | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IM) 
                                             << 8U) 
                                            | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_UM) 
                                                << 4U) 
                                               | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_ERL) 
                                                   << 2U) 
                                                  | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_EXL) 
                                                      << 1U) 
                                                     | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Status_IE)))))))
                        : ((0x68U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                            ? (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_BD) 
                                << 0x1fU) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_TI) 
                                              << 0x1eU) 
                                             | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_CE) 
                                                 << 0x1cU) 
                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_IP) 
                                                    << 8U) 
                                                   | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Cause_ExcCode) 
                                                      << 2U)))))
                            : ((0x70U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EPC
                                : ((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                    ? (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_P) 
                                        << 0x1fU) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Index_Index))
                                    : ((0x50U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                        ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_VPN2 
                                            << 0xdU) 
                                           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entryhi_ASID))
                                        : ((0x10U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                            ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_PFN0 
                                                << 6U) 
                                               | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_C0) 
                                                   << 3U) 
                                                  | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_D0) 
                                                      << 2U) 
                                                     | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_V0) 
                                                         << 1U) 
                                                        | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo0_G0)))))
                                            : ((0x18U 
                                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                                ? (
                                                   (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_PFN1 
                                                    << 6U) 
                                                   | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_C1) 
                                                       << 3U) 
                                                      | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_D1) 
                                                          << 2U) 
                                                         | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_V1) 
                                                             << 1U) 
                                                            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Entrylo1_G1)))))
                                                : (
                                                   (8U 
                                                    == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                                    ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Random_Random)
                                                    : 
                                                   ((0x30U 
                                                     == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                                     ? (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Wired_Wired)
                                                     : 
                                                    ((0x20U 
                                                      == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                                      ? 
                                                     (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_PTEBase) 
                                                       << 0x17U) 
                                                      | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Context_BadVPN2 
                                                         << 4U))
                                                      : 
                                                     ((0x78U 
                                                       == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                                       ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Prid
                                                       : 
                                                      ((0x79U 
                                                        == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                                        ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_EBase
                                                        : 
                                                       ((0x80U 
                                                         == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                                         ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config
                                                         : 
                                                        ((0x81U 
                                                          == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Addr))
                                                          ? 
                                                         (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_M) 
                                                           << 0x1fU) 
                                                          | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_MMUSize) 
                                                              << 0x19U) 
                                                             | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IS) 
                                                                 << 0x16U) 
                                                                | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IL) 
                                                                    << 0x13U) 
                                                                   | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IL) 
                                                                       << 0x10U) 
                                                                      | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IS) 
                                                                          << 0xdU) 
                                                                         | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IL) 
                                                                             << 0xaU) 
                                                                            | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__CP0_Config1_IL) 
                                                                               << 7U))))))))
                                                          : 0U)))))))))))))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait 
        = (((0U != (0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                             >> 0x15U))) & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid)) 
           & (((((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                           >> 0x15U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest)) 
                | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                             >> 0x15U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
               | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                            >> 0x15U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))) 
              | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                           >> 0x15U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__WB_dest))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait 
        = ((((~ (IData)((((0ULL != (0x7f08ULL & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__op_d)) 
                          | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__load_op)) 
                         | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__inst_lui)))) 
             & (0U != (0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                >> 0x10U)))) & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid)) 
           & (((((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                           >> 0x10U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest)) 
                | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                             >> 0x10U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
               | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                            >> 0x10U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__MEM_dest))) 
              | ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                           >> 0x10U)) == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__WB_dest))));
    if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state) {
        if (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_state) {
            vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_nextstate 
                = (1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit)));
        }
    } else {
        vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_nextstate 
            = (1U & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit)));
    }
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_ex 
        = ((~ ((7U < (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                      >> 0x1cU)) & (0xcU > (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                            >> 0x1cU)))) 
           & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit) 
              & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_found)
                  ? ((0x1000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U])
                      ? ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v1)
                          ? ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d1)) 
                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                >> 0xaU)) : (IData)(
                                                    (0U 
                                                     != 
                                                     (0x420U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U]))))
                      : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v0)
                          ? ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d0)) 
                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                >> 0xaU)) : (IData)(
                                                    (0U 
                                                     != 
                                                     (0x420U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])))))
                  : (IData)((0U != (0x420U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U]))))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result 
        = ((0x40U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__mem_data
            : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[1U]);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_final_result 
        = ((0x80000U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U])
            ? vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__CP0_data
            : vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U]);
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_ready_go 
        = (1U & ((((~ ((((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                           & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                        >> 0x15U)) 
                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                             >> 9U)) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                                         & ((0x1fU 
                                             & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                >> 0x15U)) 
                                            == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
                                        & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                           >> 5U))) 
                        | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                            & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                         >> 0x10U)) 
                               == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__M1s_dest))) 
                           & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                              >> 5U))) | (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                                           & ((0x1fU 
                                               & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                                  >> 0x10U)) 
                                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                                          & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                                             >> 9U)))) 
                   & (~ ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rs_wait) 
                           & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                        >> 0x15U)) 
                              == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest))) 
                          | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__rt_wait) 
                             & ((0x1fU & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__fs_to_ds_bus_r[1U] 
                                          >> 0x10U)) 
                                == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__EXE_dest)))) 
                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__ds_to_es_bus_r[3U] 
                            >> 0x16U)))) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy))) 
                 & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_Exctype 
        = (0x1fU & ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                     >> 0x1fU) ? ((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                   << 6U) | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                                             >> 0x1aU))
                     : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__has_int)
                         ? 0U : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_ex)
                                  ? (((7U < (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                             >> 0x1cU)) 
                                      & (0xcU > (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U] 
                                                 >> 0x1cU)))
                                      ? 0x1fU : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit)
                                                  ? 
                                                 ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_found)
                                                   ? 
                                                  ((0x1000U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[1U])
                                                    ? 
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v1)
                                                     ? 
                                                    ((1U 
                                                      & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d1)) 
                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                                            >> 0xaU)))
                                                      ? 8U
                                                      : 0x1fU)
                                                     : 
                                                    ((0x20U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                      ? 5U
                                                      : 
                                                     ((0x400U 
                                                       & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                       ? 7U
                                                       : 0x1fU)))
                                                    : 
                                                   ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_v0)
                                                     ? 
                                                    ((1U 
                                                      & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_d0)) 
                                                         & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                                            >> 0xaU)))
                                                      ? 8U
                                                      : 0x1fU)
                                                     : 
                                                    ((0x20U 
                                                      & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                      ? 5U
                                                      : 
                                                     ((0x400U 
                                                       & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                       ? 7U
                                                       : 0x1fU))))
                                                   : 
                                                  ((0x20U 
                                                    & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                    ? 4U
                                                    : 
                                                   ((0x400U 
                                                     & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                                     ? 6U
                                                     : 0x1fU)))
                                                  : 0x1fU))
                                  : 0x1fU))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex 
        = (((vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
             >> 0x1fU) | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB_ex)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__has_int));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[0U] 
        = (IData)((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result)) 
                    << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[0U]))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[1U] 
        = (IData)(((((QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__ms_final_result)) 
                     << 0x20U) | (QData)((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[0U]))) 
                   >> 0x20U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_to_ws_bus[2U] 
        = ((0x40U & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[3U] 
                     >> 0xdU)) | ((0x20U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U]) 
                                  | (0x1fU & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__mem_stage__DOT__m1s_to_ms_bus_r[2U])));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_to_es_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_ready_go));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_wstrb 
        = ((1U & ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                  | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                     >> 0x18U))) ? 0U : ((0x400U & 
                                          vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                          ? (0xfU & 
                                             (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U] 
                                              >> 0xbU))
                                          : 0U));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__u_CP0_Reg__DOT__mtc0_we 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid) 
            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
               >> 0x14U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid 
        = ((~ (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
                   >> 0x18U)) | (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit)))) 
           & (((((IData)((0U != (0x420U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U]))) 
                 | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                    >> 0x12U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy))) 
               & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin)) 
              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__eret_flush 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid) 
            & (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[3U] 
               >> 0x18U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex)));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_ready_go 
        = (1U & ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex) 
                   | (IData)(((0U == (0x720U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])) 
                              & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                    >> 0x12U))))) | 
                  ((((IData)((0U != (0x420U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U]))) 
                     | (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                        >> 0x12U)) & (~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__dcache_busy))) 
                   & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__DTLB__DOT__DTLB_Buffer_Hit))) 
                 | ((IData)((0U != (0x300U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U]))) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__TLBInst_flow))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__delayed_hit_wr 
        = ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__data_read_en 
        = ((5U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__dcache_state)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_nextstate 
        = ((4U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
            ? ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                ? 0U : ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                         ? 0U : (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) 
                                  & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache))
                                  ? ((0x400U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                      ? 2U : 1U) : 0U)))
            : ((2U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                ? ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                    ? ((3U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state))
                        ? 4U : 3U) : ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_full)
                                       ? 2U : 4U)) : 
               ((1U & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__uncache_state))
                 ? ((((0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_AXI_Interface__DOT__U_RD_state)) 
                      & (0U == (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__fifo_state))) 
                     & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__U_DCache__DOT__FIFO_empty))
                     ? 3U : 1U) : ((((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__data_valid) 
                                     & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__isUncache)) 
                                    & (~ (vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[5U] 
                                          >> 0x12U)))
                                    ? ((0x400U & vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__es_to_m1s_bus_r[4U])
                                        ? 2U : 1U) : 0U))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush 
        = (((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__eret_flush) 
            | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_ex)) 
           | (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_refetch));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_to_ms_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_ready_go));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_valid)) 
                 | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1_stage__DOT__m1s_ready_go) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ms_allowin))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_valid)) 
                 | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__exe_stage__DOT__es_ready_go) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__m1s_allowin))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_valid)) 
                 | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__id_stage__DOT__ds_ready_go) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__es_allowin))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin 
        = (1U & ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__fs_valid)) 
                 | ((~ (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__icache_busy)) 
                    & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__ds_allowin))));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__if_stage__DOT__to_BPU_pc_valid 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ready_go) 
           & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin));
    vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_allowin 
        = ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__flush) 
           | ((IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__fs_allowin) 
              & (IData)(vlSelf->SocLite__DOT__axi_cpu__DOT__my_cpu__DOT__pre_if_stage__DOT__ps_ready_go)));
}
