<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\ciaran.lappin\Downloads\CreativeRes\M2GL025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\synlog\PROC_SUBSYSTEM_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CLK0_PAD</data>
<data>50.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>114.1 MHz</data>
<data>0.619</data>
</row>
<row>
<data>HPMS_0_sb_0/CCC_0/GL0</data>
<data>66.0 MHz</data>
<data>67.2 MHz</data>
<data>0.272</data>
</row>
<row>
<data>HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</data>
<data>50.0 MHz</data>
<data>372.7 MHz</data>
<data>17.317</data>
</row>
<row>
<data>HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB</data>
<data>16.5 MHz</data>
<data>86.7 MHz</data>
<data>24.534</data>
</row>
<row>
<data>TCK</data>
<data>6.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>uj_jtag_85|un1_duttck_inferred_clock</data>
<data>100.0 MHz</data>
<data>80.4 MHz</data>
<data>-1.220</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>133.3 MHz</data>
<data>2.498</data>
</row>
</report_table>
