

================================================================
== Vitis HLS Report for 'systolic_array_k_64'
================================================================
* Date:           Wed Sep  6 08:49:53 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       76|       76|  0.760 us|  0.760 us|   70|   70|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                     Module                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |systolic_array_k_64_Loop_data_load_proc15_U0      |systolic_array_k_64_Loop_data_load_proc15      |       66|       66|   0.660 us|   0.660 us|   66|   66|       no|
        |PE_8_8_U0                                         |PE_8_8                                         |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_579_U0                                     |PE_8_8_579                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_582_U0                                     |PE_8_8_582                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_580_U0                                     |PE_8_8_580                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_583_U0                                     |PE_8_8_583                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_586_U0                                     |PE_8_8_586                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_581_U0                                     |PE_8_8_581                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_584_U0                                     |PE_8_8_584                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_587_U0                                     |PE_8_8_587                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_590_U0                                     |PE_8_8_590                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_585_U0                                     |PE_8_8_585                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_588_U0                                     |PE_8_8_588                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_591_U0                                     |PE_8_8_591                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_589_U0                                     |PE_8_8_589                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_592_U0                                     |PE_8_8_592                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |PE_8_8_593_U0                                     |PE_8_8_593                                     |       69|       69|   0.690 us|   0.690 us|   69|   69|       no|
        |systolic_array_k_64_Block_for_end127_proc_U0      |systolic_array_k_64_Block_for_end127_proc      |        0|        0|       0 ns|       0 ns|    0|    0|       no|
        |systolic_array_k_64_Loop_data_drain_AB_proc16_U0  |systolic_array_k_64_Loop_data_drain_AB_proc16  |       66|       66|   0.660 us|   0.660 us|   66|   66|       no|
        |systolic_array_k_64_Loop_data_drain_C_proc_U0     |systolic_array_k_64_Loop_data_drain_C_proc     |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +--------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|    7128|   4886|    -|
|Instance         |        -|   16|    2646|   3405|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    144|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    9790|   8515|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       9|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |PE_8_8_U0                                         |PE_8_8                                         |        0|   1|  129|  164|    0|
    |PE_8_8_579_U0                                     |PE_8_8_579                                     |        0|   1|  130|  173|    0|
    |PE_8_8_580_U0                                     |PE_8_8_580                                     |        0|   1|  130|  173|    0|
    |PE_8_8_581_U0                                     |PE_8_8_581                                     |        0|   1|  130|  173|    0|
    |PE_8_8_582_U0                                     |PE_8_8_582                                     |        0|   1|  129|  164|    0|
    |PE_8_8_583_U0                                     |PE_8_8_583                                     |        0|   1|  129|  164|    0|
    |PE_8_8_584_U0                                     |PE_8_8_584                                     |        0|   1|  130|  173|    0|
    |PE_8_8_585_U0                                     |PE_8_8_585                                     |        0|   1|  130|  173|    0|
    |PE_8_8_586_U0                                     |PE_8_8_586                                     |        0|   1|  130|  173|    0|
    |PE_8_8_587_U0                                     |PE_8_8_587                                     |        0|   1|  129|  164|    0|
    |PE_8_8_588_U0                                     |PE_8_8_588                                     |        0|   1|  129|  164|    0|
    |PE_8_8_589_U0                                     |PE_8_8_589                                     |        0|   1|  130|  173|    0|
    |PE_8_8_590_U0                                     |PE_8_8_590                                     |        0|   1|  130|  173|    0|
    |PE_8_8_591_U0                                     |PE_8_8_591                                     |        0|   1|  130|  173|    0|
    |PE_8_8_592_U0                                     |PE_8_8_592                                     |        0|   1|  129|  164|    0|
    |PE_8_8_593_U0                                     |PE_8_8_593                                     |        0|   1|  129|  164|    0|
    |systolic_array_k_64_Block_for_end127_proc_U0      |systolic_array_k_64_Block_for_end127_proc      |        0|   0|  386|  155|    0|
    |systolic_array_k_64_Loop_data_drain_AB_proc16_U0  |systolic_array_k_64_Loop_data_drain_AB_proc16  |        0|   0|   10|  141|    0|
    |systolic_array_k_64_Loop_data_drain_C_proc_U0     |systolic_array_k_64_Loop_data_drain_C_proc     |        0|   0|  102|  180|    0|
    |systolic_array_k_64_Loop_data_load_proc15_U0      |systolic_array_k_64_Loop_data_load_proc15      |        0|   0|   75|  224|    0|
    +--------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                               |        0|  16| 2646| 3405|    0|
    +--------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |A_fifo_0_0_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_0_1_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_0_2_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_0_3_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_0_4_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_1_0_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_1_1_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_1_2_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_1_3_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_1_4_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_2_0_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_2_1_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_2_2_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_2_3_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_2_4_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_3_0_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_3_1_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_3_2_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_3_3_U                |        0|  99|   0|    -|     2|    8|       16|
    |A_fifo_3_4_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_0_0_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_0_1_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_0_2_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_0_3_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_0_4_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_1_0_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_1_1_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_1_2_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_1_3_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_1_4_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_2_0_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_2_1_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_2_2_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_2_3_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_2_4_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_3_0_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_3_1_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_3_2_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_3_3_U                |        0|  99|   0|    -|     2|    8|       16|
    |B_fifo_3_4_U                |        0|  99|   0|    -|     2|    8|       16|
    |C_V_430_U                   |        0|  99|   0|    -|     7|   24|      168|
    |C_V_430_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_431_U                   |        0|  99|   0|    -|     6|   24|      144|
    |C_V_431_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_432_U                   |        0|  99|   0|    -|     5|   24|      120|
    |C_V_432_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_433_U                   |        0|  99|   0|    -|     7|   24|      168|
    |C_V_433_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_434_U                   |        0|  99|   0|    -|     6|   24|      144|
    |C_V_434_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_435_U                   |        0|  99|   0|    -|     5|   24|      120|
    |C_V_435_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_436_U                   |        0|  99|   0|    -|     4|   24|       96|
    |C_V_436_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_437_U                   |        0|  99|   0|    -|     6|   24|      144|
    |C_V_437_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_438_U                   |        0|  99|   0|    -|     5|   24|      120|
    |C_V_438_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_439_U                   |        0|  99|   0|    -|     4|   24|       96|
    |C_V_439_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_440_U                   |        0|  99|   0|    -|     3|   24|       72|
    |C_V_440_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_441_U                   |        0|  99|   0|    -|     5|   24|      120|
    |C_V_441_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_442_U                   |        0|  99|   0|    -|     4|   24|       96|
    |C_V_442_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_443_U                   |        0|  99|   0|    -|     3|   24|       72|
    |C_V_443_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_444_U                   |        0|  99|   0|    -|     2|   24|       48|
    |C_V_444_load_loc_channel_U  |        0|  99|   0|    -|     2|   24|       48|
    |C_V_U                       |        0|  99|   0|    -|     8|   24|      192|
    |C_V_load_loc_channel_U      |        0|  99|   0|    -|     2|   24|       48|
    +----------------------------+---------+----+----+-----+------+-----+---------+
    |Total                       |        0|7128|   0|    0|   192| 1088|     3328|
    +----------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |PE_8_8_581_U0_start_full_n                                 |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_430_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_431_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_432_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_433_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_434_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_435_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_436_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_437_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_438_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_439_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_440_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_441_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_442_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_443_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_444_load_loc_channel                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_C_V_load_loc_channel                       |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                               |       and|   0|  0|   2|           1|           1|
    |systolic_array_k_64_Block_for_end127_proc_U0_ap_continue   |       and|   0|  0|   2|           1|           1|
    |systolic_array_k_64_Block_for_end127_proc_U0_ap_start      |       and|   0|  0|   2|           1|           1|
    |systolic_array_k_64_Loop_data_drain_C_proc_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |systolic_array_k_64_Loop_data_load_proc15_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_430_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_431_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_432_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_433_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_434_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_435_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_436_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_437_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_438_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_439_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_440_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_441_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_442_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_443_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_444_load_loc_channel             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_C_V_load_loc_channel                 |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0|  80|          40|          40|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_C_V_430_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_431_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_432_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_433_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_434_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_435_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_436_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_437_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_438_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_439_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_440_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_441_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_442_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_443_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_444_load_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_C_V_load_loc_channel      |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 144|         32|   16|         32|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_C_V_430_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_431_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_432_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_433_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_434_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_435_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_436_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_437_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_438_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_439_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_440_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_441_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_442_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_443_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_444_load_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_C_V_load_loc_channel      |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               | 16|   0|   16|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|block_A_loader_0_dout     |   in|    8|     ap_fifo|     block_A_loader_0|       pointer|
|block_A_loader_0_empty_n  |   in|    1|     ap_fifo|     block_A_loader_0|       pointer|
|block_A_loader_0_read     |  out|    1|     ap_fifo|     block_A_loader_0|       pointer|
|block_A_loader_1_dout     |   in|    8|     ap_fifo|     block_A_loader_1|       pointer|
|block_A_loader_1_empty_n  |   in|    1|     ap_fifo|     block_A_loader_1|       pointer|
|block_A_loader_1_read     |  out|    1|     ap_fifo|     block_A_loader_1|       pointer|
|block_A_loader_2_dout     |   in|    8|     ap_fifo|     block_A_loader_2|       pointer|
|block_A_loader_2_empty_n  |   in|    1|     ap_fifo|     block_A_loader_2|       pointer|
|block_A_loader_2_read     |  out|    1|     ap_fifo|     block_A_loader_2|       pointer|
|block_A_loader_3_dout     |   in|    8|     ap_fifo|     block_A_loader_3|       pointer|
|block_A_loader_3_empty_n  |   in|    1|     ap_fifo|     block_A_loader_3|       pointer|
|block_A_loader_3_read     |  out|    1|     ap_fifo|     block_A_loader_3|       pointer|
|block_B_loader_0_dout     |   in|    8|     ap_fifo|     block_B_loader_0|       pointer|
|block_B_loader_0_empty_n  |   in|    1|     ap_fifo|     block_B_loader_0|       pointer|
|block_B_loader_0_read     |  out|    1|     ap_fifo|     block_B_loader_0|       pointer|
|block_B_loader_1_dout     |   in|    8|     ap_fifo|     block_B_loader_1|       pointer|
|block_B_loader_1_empty_n  |   in|    1|     ap_fifo|     block_B_loader_1|       pointer|
|block_B_loader_1_read     |  out|    1|     ap_fifo|     block_B_loader_1|       pointer|
|block_B_loader_2_dout     |   in|    8|     ap_fifo|     block_B_loader_2|       pointer|
|block_B_loader_2_empty_n  |   in|    1|     ap_fifo|     block_B_loader_2|       pointer|
|block_B_loader_2_read     |  out|    1|     ap_fifo|     block_B_loader_2|       pointer|
|block_B_loader_3_dout     |   in|    8|     ap_fifo|     block_B_loader_3|       pointer|
|block_B_loader_3_empty_n  |   in|    1|     ap_fifo|     block_B_loader_3|       pointer|
|block_B_loader_3_read     |  out|    1|     ap_fifo|     block_B_loader_3|       pointer|
|block_C_drainer_0_din     |  out|   24|     ap_fifo|    block_C_drainer_0|       pointer|
|block_C_drainer_0_full_n  |   in|    1|     ap_fifo|    block_C_drainer_0|       pointer|
|block_C_drainer_0_write   |  out|    1|     ap_fifo|    block_C_drainer_0|       pointer|
|block_C_drainer_1_din     |  out|   24|     ap_fifo|    block_C_drainer_1|       pointer|
|block_C_drainer_1_full_n  |   in|    1|     ap_fifo|    block_C_drainer_1|       pointer|
|block_C_drainer_1_write   |  out|    1|     ap_fifo|    block_C_drainer_1|       pointer|
|block_C_drainer_2_din     |  out|   24|     ap_fifo|    block_C_drainer_2|       pointer|
|block_C_drainer_2_full_n  |   in|    1|     ap_fifo|    block_C_drainer_2|       pointer|
|block_C_drainer_2_write   |  out|    1|     ap_fifo|    block_C_drainer_2|       pointer|
|block_C_drainer_3_din     |  out|   24|     ap_fifo|    block_C_drainer_3|       pointer|
|block_C_drainer_3_full_n  |   in|    1|     ap_fifo|    block_C_drainer_3|       pointer|
|block_C_drainer_3_write   |  out|    1|     ap_fifo|    block_C_drainer_3|       pointer|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  systolic_array_k_64|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  systolic_array_k_64|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  systolic_array_k_64|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  systolic_array_k_64|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  systolic_array_k_64|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  systolic_array_k_64|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  systolic_array_k_64|  return value|
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_fifo_0_0 = alloca i64 1"   --->   Operation 19 'alloca' 'A_fifo_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_fifo_0_1 = alloca i64 1"   --->   Operation 20 'alloca' 'A_fifo_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_fifo_0_2 = alloca i64 1"   --->   Operation 21 'alloca' 'A_fifo_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_fifo_0_3 = alloca i64 1"   --->   Operation 22 'alloca' 'A_fifo_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_fifo_0_4 = alloca i64 1"   --->   Operation 23 'alloca' 'A_fifo_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_fifo_1_0 = alloca i64 1"   --->   Operation 24 'alloca' 'A_fifo_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_fifo_1_1 = alloca i64 1"   --->   Operation 25 'alloca' 'A_fifo_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_fifo_1_2 = alloca i64 1"   --->   Operation 26 'alloca' 'A_fifo_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_fifo_1_3 = alloca i64 1"   --->   Operation 27 'alloca' 'A_fifo_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_fifo_1_4 = alloca i64 1"   --->   Operation 28 'alloca' 'A_fifo_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%A_fifo_2_0 = alloca i64 1"   --->   Operation 29 'alloca' 'A_fifo_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_fifo_2_1 = alloca i64 1"   --->   Operation 30 'alloca' 'A_fifo_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_fifo_2_2 = alloca i64 1"   --->   Operation 31 'alloca' 'A_fifo_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_fifo_2_3 = alloca i64 1"   --->   Operation 32 'alloca' 'A_fifo_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_fifo_2_4 = alloca i64 1"   --->   Operation 33 'alloca' 'A_fifo_2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_fifo_3_0 = alloca i64 1"   --->   Operation 34 'alloca' 'A_fifo_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_fifo_3_1 = alloca i64 1"   --->   Operation 35 'alloca' 'A_fifo_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_fifo_3_2 = alloca i64 1"   --->   Operation 36 'alloca' 'A_fifo_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_fifo_3_3 = alloca i64 1"   --->   Operation 37 'alloca' 'A_fifo_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_fifo_3_4 = alloca i64 1"   --->   Operation 38 'alloca' 'A_fifo_3_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_fifo_0_0 = alloca i64 1"   --->   Operation 39 'alloca' 'B_fifo_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_fifo_0_1 = alloca i64 1"   --->   Operation 40 'alloca' 'B_fifo_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%B_fifo_0_2 = alloca i64 1"   --->   Operation 41 'alloca' 'B_fifo_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%B_fifo_0_3 = alloca i64 1"   --->   Operation 42 'alloca' 'B_fifo_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_fifo_0_4 = alloca i64 1"   --->   Operation 43 'alloca' 'B_fifo_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_fifo_1_0 = alloca i64 1"   --->   Operation 44 'alloca' 'B_fifo_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_fifo_1_1 = alloca i64 1"   --->   Operation 45 'alloca' 'B_fifo_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%B_fifo_1_2 = alloca i64 1"   --->   Operation 46 'alloca' 'B_fifo_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B_fifo_1_3 = alloca i64 1"   --->   Operation 47 'alloca' 'B_fifo_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%B_fifo_1_4 = alloca i64 1"   --->   Operation 48 'alloca' 'B_fifo_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%B_fifo_2_0 = alloca i64 1"   --->   Operation 49 'alloca' 'B_fifo_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_fifo_2_1 = alloca i64 1"   --->   Operation 50 'alloca' 'B_fifo_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_fifo_2_2 = alloca i64 1"   --->   Operation 51 'alloca' 'B_fifo_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%B_fifo_2_3 = alloca i64 1"   --->   Operation 52 'alloca' 'B_fifo_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%B_fifo_2_4 = alloca i64 1"   --->   Operation 53 'alloca' 'B_fifo_2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%B_fifo_3_0 = alloca i64 1"   --->   Operation 54 'alloca' 'B_fifo_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%B_fifo_3_1 = alloca i64 1"   --->   Operation 55 'alloca' 'B_fifo_3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%B_fifo_3_2 = alloca i64 1"   --->   Operation 56 'alloca' 'B_fifo_3_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%B_fifo_3_3 = alloca i64 1"   --->   Operation 57 'alloca' 'B_fifo_3_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%B_fifo_3_4 = alloca i64 1"   --->   Operation 58 'alloca' 'B_fifo_3_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_load_proc15, i8 %block_A_loader_0, i8 %A_fifo_0_0, i8 %block_A_loader_1, i8 %A_fifo_1_0, i8 %block_A_loader_2, i8 %A_fifo_2_0, i8 %block_A_loader_3, i8 %A_fifo_3_0, i8 %block_B_loader_0, i8 %B_fifo_0_0, i8 %block_B_loader_1, i8 %B_fifo_1_0, i8 %block_B_loader_2, i8 %B_fifo_2_0, i8 %block_B_loader_3, i8 %B_fifo_3_0"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_load_proc15, i8 %block_A_loader_0, i8 %A_fifo_0_0, i8 %block_A_loader_1, i8 %A_fifo_1_0, i8 %block_A_loader_2, i8 %A_fifo_2_0, i8 %block_A_loader_3, i8 %A_fifo_3_0, i8 %block_B_loader_0, i8 %B_fifo_0_0, i8 %block_B_loader_1, i8 %B_fifo_1_0, i8 %block_B_loader_2, i8 %B_fifo_2_0, i8 %block_B_loader_3, i8 %B_fifo_3_0"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (0.00ns)   --->   "%C_V = call i24 @PE_8_8, i8 %A_fifo_0_0, i8 %A_fifo_0_1, i8 %B_fifo_0_0, i8 %B_fifo_0_1" [systolic_array.cpp:161]   --->   Operation 61 'call' 'C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 8> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "%C_V = call i24 @PE_8_8, i8 %A_fifo_0_0, i8 %A_fifo_0_1, i8 %B_fifo_0_0, i8 %B_fifo_0_1" [systolic_array.cpp:161]   --->   Operation 62 'call' 'C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 8> <FIFO>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (0.00ns)   --->   "%C_V_430 = call i24 @PE_8_8.579, i8 %A_fifo_0_1, i8 %A_fifo_0_2, i8 %B_fifo_1_0, i8 %B_fifo_1_1" [systolic_array.cpp:161]   --->   Operation 63 'call' 'C_V_430' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 7> <FIFO>
ST_5 : Operation 64 [2/2] (0.00ns)   --->   "%C_V_433 = call i24 @PE_8_8.582, i8 %A_fifo_1_0, i8 %A_fifo_1_1, i8 %B_fifo_0_1, i8 %B_fifo_0_2" [systolic_array.cpp:161]   --->   Operation 64 'call' 'C_V_433' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 7> <FIFO>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [1/2] (0.00ns)   --->   "%C_V_430 = call i24 @PE_8_8.579, i8 %A_fifo_0_1, i8 %A_fifo_0_2, i8 %B_fifo_1_0, i8 %B_fifo_1_1" [systolic_array.cpp:161]   --->   Operation 65 'call' 'C_V_430' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 7> <FIFO>
ST_6 : Operation 66 [1/2] (0.00ns)   --->   "%C_V_433 = call i24 @PE_8_8.582, i8 %A_fifo_1_0, i8 %A_fifo_1_1, i8 %B_fifo_0_1, i8 %B_fifo_0_2" [systolic_array.cpp:161]   --->   Operation 66 'call' 'C_V_433' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 7> <FIFO>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (0.00ns)   --->   "%C_V_431 = call i24 @PE_8_8.580, i8 %A_fifo_0_2, i8 %A_fifo_0_3, i8 %B_fifo_2_0, i8 %B_fifo_2_1" [systolic_array.cpp:161]   --->   Operation 67 'call' 'C_V_431' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 6> <FIFO>
ST_7 : Operation 68 [2/2] (0.00ns)   --->   "%C_V_434 = call i24 @PE_8_8.583, i8 %A_fifo_1_1, i8 %A_fifo_1_2, i8 %B_fifo_1_1, i8 %B_fifo_1_2" [systolic_array.cpp:161]   --->   Operation 68 'call' 'C_V_434' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 6> <FIFO>
ST_7 : Operation 69 [2/2] (0.00ns)   --->   "%C_V_437 = call i24 @PE_8_8.586, i8 %A_fifo_2_0, i8 %A_fifo_2_1, i8 %B_fifo_0_2, i8 %B_fifo_0_3" [systolic_array.cpp:161]   --->   Operation 69 'call' 'C_V_437' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 6> <FIFO>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 70 [1/2] (0.00ns)   --->   "%C_V_431 = call i24 @PE_8_8.580, i8 %A_fifo_0_2, i8 %A_fifo_0_3, i8 %B_fifo_2_0, i8 %B_fifo_2_1" [systolic_array.cpp:161]   --->   Operation 70 'call' 'C_V_431' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 6> <FIFO>
ST_8 : Operation 71 [1/2] (0.00ns)   --->   "%C_V_434 = call i24 @PE_8_8.583, i8 %A_fifo_1_1, i8 %A_fifo_1_2, i8 %B_fifo_1_1, i8 %B_fifo_1_2" [systolic_array.cpp:161]   --->   Operation 71 'call' 'C_V_434' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 6> <FIFO>
ST_8 : Operation 72 [1/2] (0.00ns)   --->   "%C_V_437 = call i24 @PE_8_8.586, i8 %A_fifo_2_0, i8 %A_fifo_2_1, i8 %B_fifo_0_2, i8 %B_fifo_0_3" [systolic_array.cpp:161]   --->   Operation 72 'call' 'C_V_437' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 6> <FIFO>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (0.00ns)   --->   "%C_V_432 = call i24 @PE_8_8.581, i8 %A_fifo_0_3, i8 %A_fifo_0_4, i8 %B_fifo_3_0, i8 %B_fifo_3_1" [systolic_array.cpp:161]   --->   Operation 73 'call' 'C_V_432' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 5> <FIFO>
ST_9 : Operation 74 [2/2] (0.00ns)   --->   "%C_V_435 = call i24 @PE_8_8.584, i8 %A_fifo_1_2, i8 %A_fifo_1_3, i8 %B_fifo_2_1, i8 %B_fifo_2_2" [systolic_array.cpp:161]   --->   Operation 74 'call' 'C_V_435' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 5> <FIFO>
ST_9 : Operation 75 [2/2] (0.00ns)   --->   "%C_V_438 = call i24 @PE_8_8.587, i8 %A_fifo_2_1, i8 %A_fifo_2_2, i8 %B_fifo_1_2, i8 %B_fifo_1_3" [systolic_array.cpp:161]   --->   Operation 75 'call' 'C_V_438' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 5> <FIFO>
ST_9 : Operation 76 [2/2] (0.00ns)   --->   "%C_V_441 = call i24 @PE_8_8.590, i8 %A_fifo_3_0, i8 %A_fifo_3_1, i8 %B_fifo_0_3, i8 %B_fifo_0_4" [systolic_array.cpp:161]   --->   Operation 76 'call' 'C_V_441' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 5> <FIFO>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 77 [1/2] (0.00ns)   --->   "%C_V_432 = call i24 @PE_8_8.581, i8 %A_fifo_0_3, i8 %A_fifo_0_4, i8 %B_fifo_3_0, i8 %B_fifo_3_1" [systolic_array.cpp:161]   --->   Operation 77 'call' 'C_V_432' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 5> <FIFO>
ST_10 : Operation 78 [1/2] (0.00ns)   --->   "%C_V_435 = call i24 @PE_8_8.584, i8 %A_fifo_1_2, i8 %A_fifo_1_3, i8 %B_fifo_2_1, i8 %B_fifo_2_2" [systolic_array.cpp:161]   --->   Operation 78 'call' 'C_V_435' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 5> <FIFO>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%C_V_438 = call i24 @PE_8_8.587, i8 %A_fifo_2_1, i8 %A_fifo_2_2, i8 %B_fifo_1_2, i8 %B_fifo_1_3" [systolic_array.cpp:161]   --->   Operation 79 'call' 'C_V_438' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 5> <FIFO>
ST_10 : Operation 80 [1/2] (0.00ns)   --->   "%C_V_441 = call i24 @PE_8_8.590, i8 %A_fifo_3_0, i8 %A_fifo_3_1, i8 %B_fifo_0_3, i8 %B_fifo_0_4" [systolic_array.cpp:161]   --->   Operation 80 'call' 'C_V_441' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 5> <FIFO>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 81 [2/2] (0.00ns)   --->   "%C_V_436 = call i24 @PE_8_8.585, i8 %A_fifo_1_3, i8 %A_fifo_1_4, i8 %B_fifo_3_1, i8 %B_fifo_3_2" [systolic_array.cpp:161]   --->   Operation 81 'call' 'C_V_436' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 4> <FIFO>
ST_11 : Operation 82 [2/2] (0.00ns)   --->   "%C_V_439 = call i24 @PE_8_8.588, i8 %A_fifo_2_2, i8 %A_fifo_2_3, i8 %B_fifo_2_2, i8 %B_fifo_2_3" [systolic_array.cpp:161]   --->   Operation 82 'call' 'C_V_439' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 4> <FIFO>
ST_11 : Operation 83 [2/2] (0.00ns)   --->   "%C_V_442 = call i24 @PE_8_8.591, i8 %A_fifo_3_1, i8 %A_fifo_3_2, i8 %B_fifo_1_3, i8 %B_fifo_1_4" [systolic_array.cpp:161]   --->   Operation 83 'call' 'C_V_442' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 4> <FIFO>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 84 [1/2] (0.00ns)   --->   "%C_V_436 = call i24 @PE_8_8.585, i8 %A_fifo_1_3, i8 %A_fifo_1_4, i8 %B_fifo_3_1, i8 %B_fifo_3_2" [systolic_array.cpp:161]   --->   Operation 84 'call' 'C_V_436' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 4> <FIFO>
ST_12 : Operation 85 [1/2] (0.00ns)   --->   "%C_V_439 = call i24 @PE_8_8.588, i8 %A_fifo_2_2, i8 %A_fifo_2_3, i8 %B_fifo_2_2, i8 %B_fifo_2_3" [systolic_array.cpp:161]   --->   Operation 85 'call' 'C_V_439' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 4> <FIFO>
ST_12 : Operation 86 [1/2] (0.00ns)   --->   "%C_V_442 = call i24 @PE_8_8.591, i8 %A_fifo_3_1, i8 %A_fifo_3_2, i8 %B_fifo_1_3, i8 %B_fifo_1_4" [systolic_array.cpp:161]   --->   Operation 86 'call' 'C_V_442' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 4> <FIFO>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 87 [2/2] (0.00ns)   --->   "%C_V_440 = call i24 @PE_8_8.589, i8 %A_fifo_2_3, i8 %A_fifo_2_4, i8 %B_fifo_3_2, i8 %B_fifo_3_3" [systolic_array.cpp:161]   --->   Operation 87 'call' 'C_V_440' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_13 : Operation 88 [2/2] (0.00ns)   --->   "%C_V_443 = call i24 @PE_8_8.592, i8 %A_fifo_3_2, i8 %A_fifo_3_3, i8 %B_fifo_2_3, i8 %B_fifo_2_4" [systolic_array.cpp:161]   --->   Operation 88 'call' 'C_V_443' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 89 [1/2] (0.00ns)   --->   "%C_V_440 = call i24 @PE_8_8.589, i8 %A_fifo_2_3, i8 %A_fifo_2_4, i8 %B_fifo_3_2, i8 %B_fifo_3_3" [systolic_array.cpp:161]   --->   Operation 89 'call' 'C_V_440' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_14 : Operation 90 [1/2] (0.00ns)   --->   "%C_V_443 = call i24 @PE_8_8.592, i8 %A_fifo_3_2, i8 %A_fifo_3_3, i8 %B_fifo_2_3, i8 %B_fifo_2_4" [systolic_array.cpp:161]   --->   Operation 90 'call' 'C_V_443' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 91 [2/2] (0.00ns)   --->   "%C_V_444 = call i24 @PE_8_8.593, i8 %A_fifo_3_3, i8 %A_fifo_3_4, i8 %B_fifo_3_3, i8 %B_fifo_3_4" [systolic_array.cpp:161]   --->   Operation 91 'call' 'C_V_444' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 3.63>
ST_16 : Operation 92 [1/2] (0.00ns)   --->   "%C_V_444 = call i24 @PE_8_8.593, i8 %A_fifo_3_3, i8 %A_fifo_3_4, i8 %B_fifo_3_3, i8 %B_fifo_3_4" [systolic_array.cpp:161]   --->   Operation 92 'call' 'C_V_444' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 93 [1/1] (3.63ns)   --->   "%call_ret = call i384 @systolic_array_k_64_Block_for.end127_proc, i24 %C_V, i24 %C_V_430, i24 %C_V_431, i24 %C_V_432, i24 %C_V_433, i24 %C_V_434, i24 %C_V_435, i24 %C_V_436, i24 %C_V_437, i24 %C_V_438, i24 %C_V_439, i24 %C_V_440, i24 %C_V_441, i24 %C_V_442, i24 %C_V_443, i24 %C_V_444" [systolic_array.cpp:161]   --->   Operation 93 'call' 'call_ret' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%C_V_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 94 'extractvalue' 'C_V_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%C_V_430_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 95 'extractvalue' 'C_V_430_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%C_V_431_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 96 'extractvalue' 'C_V_431_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%C_V_432_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 97 'extractvalue' 'C_V_432_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%C_V_433_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 98 'extractvalue' 'C_V_433_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%C_V_434_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 99 'extractvalue' 'C_V_434_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%C_V_435_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 100 'extractvalue' 'C_V_435_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%C_V_436_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 101 'extractvalue' 'C_V_436_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%C_V_437_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 102 'extractvalue' 'C_V_437_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%C_V_438_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 103 'extractvalue' 'C_V_438_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%C_V_439_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 104 'extractvalue' 'C_V_439_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%C_V_440_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 105 'extractvalue' 'C_V_440_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%C_V_441_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 106 'extractvalue' 'C_V_441_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%C_V_442_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 107 'extractvalue' 'C_V_442_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%C_V_443_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 108 'extractvalue' 'C_V_443_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%C_V_444_load_loc_channel = extractvalue i384 %call_ret" [systolic_array.cpp:161]   --->   Operation 109 'extractvalue' 'C_V_444_load_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 5.46>
ST_17 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_drain_AB_proc16, i8 %A_fifo_0_4, i8 %A_fifo_1_4, i8 %A_fifo_2_4, i8 %A_fifo_3_4, i8 %B_fifo_0_4, i8 %B_fifo_1_4, i8 %B_fifo_2_4, i8 %B_fifo_3_4"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 111 [2/2] (5.46ns)   --->   "%call_ln161 = call void @systolic_array_k_64_Loop_data_drain_C_proc, i24 %C_V_load_loc_channel, i24 %C_V_430_load_loc_channel, i24 %C_V_431_load_loc_channel, i24 %C_V_432_load_loc_channel, i24 %block_C_drainer_0, i24 %C_V_433_load_loc_channel, i24 %C_V_434_load_loc_channel, i24 %C_V_435_load_loc_channel, i24 %C_V_436_load_loc_channel, i24 %block_C_drainer_1, i24 %C_V_437_load_loc_channel, i24 %C_V_438_load_loc_channel, i24 %C_V_439_load_loc_channel, i24 %C_V_440_load_loc_channel, i24 %block_C_drainer_2, i24 %C_V_441_load_loc_channel, i24 %C_V_442_load_loc_channel, i24 %C_V_443_load_loc_channel, i24 %C_V_444_load_loc_channel, i24 %block_C_drainer_3" [systolic_array.cpp:161]   --->   Operation 111 'call' 'call_ln161' <Predicate = true> <Delay = 5.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln146 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_43" [systolic_array.cpp:146]   --->   Operation 112 'specdataflowpipeline' 'specdataflowpipeline_ln146' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_B_loader_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %block_A_loader_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_0_0, i8 %A_fifo_0_0"   --->   Operation 125 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_0_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%empty_1058 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_0_1, i8 %A_fifo_0_1"   --->   Operation 127 'specchannel' 'empty_1058' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_0_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%empty_1059 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_0_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_0_2, i8 %A_fifo_0_2"   --->   Operation 129 'specchannel' 'empty_1059' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_0_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%empty_1060 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_0_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_0_3, i8 %A_fifo_0_3"   --->   Operation 131 'specchannel' 'empty_1060' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_0_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%empty_1061 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_0_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_0_4, i8 %A_fifo_0_4"   --->   Operation 133 'specchannel' 'empty_1061' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_0_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%empty_1062 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_1_0, i8 %A_fifo_1_0"   --->   Operation 135 'specchannel' 'empty_1062' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_1_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%empty_1063 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_1_1, i8 %A_fifo_1_1"   --->   Operation 137 'specchannel' 'empty_1063' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_1_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%empty_1064 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_1_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_1_2, i8 %A_fifo_1_2"   --->   Operation 139 'specchannel' 'empty_1064' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_1_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%empty_1065 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_1_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_1_3, i8 %A_fifo_1_3"   --->   Operation 141 'specchannel' 'empty_1065' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_1_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%empty_1066 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_1_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_1_4, i8 %A_fifo_1_4"   --->   Operation 143 'specchannel' 'empty_1066' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_1_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%empty_1067 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_2_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_2_0, i8 %A_fifo_2_0"   --->   Operation 145 'specchannel' 'empty_1067' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_2_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%empty_1068 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_2_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_2_1, i8 %A_fifo_2_1"   --->   Operation 147 'specchannel' 'empty_1068' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_2_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%empty_1069 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_2_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_2_2, i8 %A_fifo_2_2"   --->   Operation 149 'specchannel' 'empty_1069' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_2_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%empty_1070 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_2_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_2_3, i8 %A_fifo_2_3"   --->   Operation 151 'specchannel' 'empty_1070' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_2_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%empty_1071 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_2_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_2_4, i8 %A_fifo_2_4"   --->   Operation 153 'specchannel' 'empty_1071' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_2_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%empty_1072 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_3_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_3_0, i8 %A_fifo_3_0"   --->   Operation 155 'specchannel' 'empty_1072' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%empty_1073 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_3_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_3_1, i8 %A_fifo_3_1"   --->   Operation 157 'specchannel' 'empty_1073' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%empty_1074 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_3_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_3_2, i8 %A_fifo_3_2"   --->   Operation 159 'specchannel' 'empty_1074' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%empty_1075 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_3_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_3_3, i8 %A_fifo_3_3"   --->   Operation 161 'specchannel' 'empty_1075' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%empty_1076 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_3_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %A_fifo_3_4, i8 %A_fifo_3_4"   --->   Operation 163 'specchannel' 'empty_1076' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%empty_1077 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_0_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_0_0, i8 %B_fifo_0_0"   --->   Operation 165 'specchannel' 'empty_1077' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_0_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%empty_1078 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_0_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_0_1, i8 %B_fifo_0_1"   --->   Operation 167 'specchannel' 'empty_1078' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_0_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%empty_1079 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_0_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_0_2, i8 %B_fifo_0_2"   --->   Operation 169 'specchannel' 'empty_1079' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_0_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%empty_1080 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_0_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_0_3, i8 %B_fifo_0_3"   --->   Operation 171 'specchannel' 'empty_1080' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_0_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%empty_1081 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_0_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_0_4, i8 %B_fifo_0_4"   --->   Operation 173 'specchannel' 'empty_1081' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_0_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%empty_1082 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_1_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_1_0, i8 %B_fifo_1_0"   --->   Operation 175 'specchannel' 'empty_1082' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_1_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%empty_1083 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_1_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_1_1, i8 %B_fifo_1_1"   --->   Operation 177 'specchannel' 'empty_1083' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_1_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%empty_1084 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_1_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_1_2, i8 %B_fifo_1_2"   --->   Operation 179 'specchannel' 'empty_1084' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_1_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%empty_1085 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_1_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_1_3, i8 %B_fifo_1_3"   --->   Operation 181 'specchannel' 'empty_1085' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_1_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%empty_1086 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_1_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_1_4, i8 %B_fifo_1_4"   --->   Operation 183 'specchannel' 'empty_1086' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_1_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%empty_1087 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_2_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_2_0, i8 %B_fifo_2_0"   --->   Operation 185 'specchannel' 'empty_1087' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_2_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%empty_1088 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_2_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_2_1, i8 %B_fifo_2_1"   --->   Operation 187 'specchannel' 'empty_1088' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_2_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%empty_1089 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_2_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_2_2, i8 %B_fifo_2_2"   --->   Operation 189 'specchannel' 'empty_1089' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_2_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%empty_1090 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_2_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_2_3, i8 %B_fifo_2_3"   --->   Operation 191 'specchannel' 'empty_1090' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_2_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%empty_1091 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_2_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_2_4, i8 %B_fifo_2_4"   --->   Operation 193 'specchannel' 'empty_1091' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_2_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%empty_1092 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_3_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_3_0, i8 %B_fifo_3_0"   --->   Operation 195 'specchannel' 'empty_1092' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_3_0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%empty_1093 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_3_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_3_1, i8 %B_fifo_3_1"   --->   Operation 197 'specchannel' 'empty_1093' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_3_1, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%empty_1094 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_3_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_3_2, i8 %B_fifo_3_2"   --->   Operation 199 'specchannel' 'empty_1094' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_3_2, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%empty_1095 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_3_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_3_3, i8 %B_fifo_3_3"   --->   Operation 201 'specchannel' 'empty_1095' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_3_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%empty_1096 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_3_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i8 %B_fifo_3_4, i8 %B_fifo_3_4"   --->   Operation 203 'specchannel' 'empty_1096' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_3_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_drain_AB_proc16, i8 %A_fifo_0_4, i8 %A_fifo_1_4, i8 %A_fifo_2_4, i8 %A_fifo_3_4, i8 %B_fifo_0_4, i8 %B_fifo_1_4, i8 %B_fifo_2_4, i8 %B_fifo_3_4"   --->   Operation 205 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln161 = call void @systolic_array_k_64_Loop_data_drain_C_proc, i24 %C_V_load_loc_channel, i24 %C_V_430_load_loc_channel, i24 %C_V_431_load_loc_channel, i24 %C_V_432_load_loc_channel, i24 %block_C_drainer_0, i24 %C_V_433_load_loc_channel, i24 %C_V_434_load_loc_channel, i24 %C_V_435_load_loc_channel, i24 %C_V_436_load_loc_channel, i24 %block_C_drainer_1, i24 %C_V_437_load_loc_channel, i24 %C_V_438_load_loc_channel, i24 %C_V_439_load_loc_channel, i24 %C_V_440_load_loc_channel, i24 %block_C_drainer_2, i24 %C_V_441_load_loc_channel, i24 %C_V_442_load_loc_channel, i24 %C_V_443_load_loc_channel, i24 %C_V_444_load_loc_channel, i24 %block_C_drainer_3" [systolic_array.cpp:161]   --->   Operation 206 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%ret_ln181 = ret" [systolic_array.cpp:181]   --->   Operation 207 'ret' 'ret_ln181' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ block_A_loader_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_A_loader_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_B_loader_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_fifo_0_0                 (alloca              ) [ 0111111111111111111]
A_fifo_0_1                 (alloca              ) [ 0011111111111111111]
A_fifo_0_2                 (alloca              ) [ 0011111111111111111]
A_fifo_0_3                 (alloca              ) [ 0011111111111111111]
A_fifo_0_4                 (alloca              ) [ 0011111111111111111]
A_fifo_1_0                 (alloca              ) [ 0111111111111111111]
A_fifo_1_1                 (alloca              ) [ 0011111111111111111]
A_fifo_1_2                 (alloca              ) [ 0011111111111111111]
A_fifo_1_3                 (alloca              ) [ 0011111111111111111]
A_fifo_1_4                 (alloca              ) [ 0011111111111111111]
A_fifo_2_0                 (alloca              ) [ 0111111111111111111]
A_fifo_2_1                 (alloca              ) [ 0011111111111111111]
A_fifo_2_2                 (alloca              ) [ 0011111111111111111]
A_fifo_2_3                 (alloca              ) [ 0011111111111111111]
A_fifo_2_4                 (alloca              ) [ 0011111111111111111]
A_fifo_3_0                 (alloca              ) [ 0111111111111111111]
A_fifo_3_1                 (alloca              ) [ 0011111111111111111]
A_fifo_3_2                 (alloca              ) [ 0011111111111111111]
A_fifo_3_3                 (alloca              ) [ 0011111111111111111]
A_fifo_3_4                 (alloca              ) [ 0011111111111111111]
B_fifo_0_0                 (alloca              ) [ 0111111111111111111]
B_fifo_0_1                 (alloca              ) [ 0011111111111111111]
B_fifo_0_2                 (alloca              ) [ 0011111111111111111]
B_fifo_0_3                 (alloca              ) [ 0011111111111111111]
B_fifo_0_4                 (alloca              ) [ 0011111111111111111]
B_fifo_1_0                 (alloca              ) [ 0111111111111111111]
B_fifo_1_1                 (alloca              ) [ 0011111111111111111]
B_fifo_1_2                 (alloca              ) [ 0011111111111111111]
B_fifo_1_3                 (alloca              ) [ 0011111111111111111]
B_fifo_1_4                 (alloca              ) [ 0011111111111111111]
B_fifo_2_0                 (alloca              ) [ 0111111111111111111]
B_fifo_2_1                 (alloca              ) [ 0011111111111111111]
B_fifo_2_2                 (alloca              ) [ 0011111111111111111]
B_fifo_2_3                 (alloca              ) [ 0011111111111111111]
B_fifo_2_4                 (alloca              ) [ 0011111111111111111]
B_fifo_3_0                 (alloca              ) [ 0111111111111111111]
B_fifo_3_1                 (alloca              ) [ 0011111111111111111]
B_fifo_3_2                 (alloca              ) [ 0011111111111111111]
B_fifo_3_3                 (alloca              ) [ 0011111111111111111]
B_fifo_3_4                 (alloca              ) [ 0011111111111111111]
call_ln0                   (call                ) [ 0000000000000000000]
C_V                        (call                ) [ 0000011111111111100]
C_V_430                    (call                ) [ 0000000111111111100]
C_V_433                    (call                ) [ 0000000111111111100]
C_V_431                    (call                ) [ 0000000001111111100]
C_V_434                    (call                ) [ 0000000001111111100]
C_V_437                    (call                ) [ 0000000001111111100]
C_V_432                    (call                ) [ 0000000000011111100]
C_V_435                    (call                ) [ 0000000000011111100]
C_V_438                    (call                ) [ 0000000000011111100]
C_V_441                    (call                ) [ 0000000000011111100]
C_V_436                    (call                ) [ 0000000000000111100]
C_V_439                    (call                ) [ 0000000000000111100]
C_V_442                    (call                ) [ 0000000000000111100]
C_V_440                    (call                ) [ 0000000000000001100]
C_V_443                    (call                ) [ 0000000000000001100]
C_V_444                    (call                ) [ 0000000000000000000]
call_ret                   (call                ) [ 0000000000000000000]
C_V_load_loc_channel       (extractvalue        ) [ 0000000000000000011]
C_V_430_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_431_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_432_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_433_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_434_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_435_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_436_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_437_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_438_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_439_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_440_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_441_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_442_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_443_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
C_V_444_load_loc_channel   (extractvalue        ) [ 0000000000000000011]
specdataflowpipeline_ln146 (specdataflowpipeline) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty                      (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1058                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1059                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1060                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1061                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1062                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1063                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1064                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1065                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1066                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1067                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1068                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1069                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1070                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1071                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1072                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1073                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1074                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1075                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1076                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1077                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1078                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1079                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1080                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1081                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1082                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1083                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1084                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1085                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1086                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1087                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1088                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1089                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1090                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1091                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1092                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1093                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1094                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1095                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
empty_1096                 (specchannel         ) [ 0000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000]
call_ln0                   (call                ) [ 0000000000000000000]
call_ln161                 (call                ) [ 0000000000000000000]
ret_ln181                  (ret                 ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="block_A_loader_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_A_loader_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="block_A_loader_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_A_loader_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_B_loader_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="block_B_loader_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="block_B_loader_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="block_B_loader_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="block_C_drainer_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="block_C_drainer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="block_C_drainer_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_C_drainer_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_64_Loop_data_load_proc15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.579"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.582"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.580"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.583"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.586"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.581"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.584"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.587"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.590"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.585"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.588"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.591"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.589"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.592"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE_8_8.593"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_64_Block_for.end127_proc"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_64_Loop_data_drain_AB_proc16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_64_Loop_data_drain_C_proc"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_2_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_3_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_4_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_2_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_3_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_4_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_0_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_1_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_2_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_3_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_4_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_0_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_1_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_2_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_3_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_4_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_0_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_1_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_2_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_3_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_4_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_0_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_1_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_2_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_3_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_4_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_0_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_1_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_2_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_3_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_4_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_0_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_1_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_2_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_3_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_4_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="A_fifo_0_0_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_0_0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="A_fifo_0_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_0_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="A_fifo_0_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_0_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="A_fifo_0_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_0_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="A_fifo_0_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_0_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="A_fifo_1_0_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_1_0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="A_fifo_1_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_1_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="A_fifo_1_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_1_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="A_fifo_1_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_1_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="A_fifo_1_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_1_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="A_fifo_2_0_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_2_0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="A_fifo_2_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_2_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="A_fifo_2_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_2_2/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="A_fifo_2_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_2_3/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="A_fifo_2_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_2_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="A_fifo_3_0_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_3_0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="A_fifo_3_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_3_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="A_fifo_3_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_3_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="A_fifo_3_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_3_3/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="A_fifo_3_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_fifo_3_4/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="B_fifo_0_0_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_0_0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="B_fifo_0_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_0_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="B_fifo_0_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_0_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="B_fifo_0_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_0_3/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="B_fifo_0_4_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_0_4/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="B_fifo_1_0_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_1_0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="B_fifo_1_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_1_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="B_fifo_1_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_1_2/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="B_fifo_1_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_1_3/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="B_fifo_1_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_1_4/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="B_fifo_2_0_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_2_0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="B_fifo_2_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_2_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="B_fifo_2_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_2_2/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="B_fifo_2_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_2_3/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="B_fifo_2_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_2_4/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="B_fifo_3_0_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_3_0/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="B_fifo_3_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_3_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="B_fifo_3_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_3_2/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="B_fifo_3_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_3_3/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="B_fifo_3_4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_fifo_3_4/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_systolic_array_k_64_Loop_data_load_proc15_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="0" index="3" bw="8" slack="0"/>
<pin id="331" dir="0" index="4" bw="8" slack="0"/>
<pin id="332" dir="0" index="5" bw="8" slack="0"/>
<pin id="333" dir="0" index="6" bw="8" slack="0"/>
<pin id="334" dir="0" index="7" bw="8" slack="0"/>
<pin id="335" dir="0" index="8" bw="8" slack="0"/>
<pin id="336" dir="0" index="9" bw="8" slack="0"/>
<pin id="337" dir="0" index="10" bw="8" slack="0"/>
<pin id="338" dir="0" index="11" bw="8" slack="0"/>
<pin id="339" dir="0" index="12" bw="8" slack="0"/>
<pin id="340" dir="0" index="13" bw="8" slack="0"/>
<pin id="341" dir="0" index="14" bw="8" slack="0"/>
<pin id="342" dir="0" index="15" bw="8" slack="0"/>
<pin id="343" dir="0" index="16" bw="8" slack="0"/>
<pin id="344" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_PE_8_8_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="24" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="2"/>
<pin id="357" dir="0" index="2" bw="8" slack="2"/>
<pin id="358" dir="0" index="3" bw="8" slack="2"/>
<pin id="359" dir="0" index="4" bw="8" slack="2"/>
<pin id="360" dir="1" index="5" bw="24" slack="12"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_PE_8_8_579_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="24" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="4"/>
<pin id="365" dir="0" index="2" bw="8" slack="4"/>
<pin id="366" dir="0" index="3" bw="8" slack="4"/>
<pin id="367" dir="0" index="4" bw="8" slack="4"/>
<pin id="368" dir="1" index="5" bw="24" slack="10"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_430/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_PE_8_8_582_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="4"/>
<pin id="373" dir="0" index="2" bw="8" slack="4"/>
<pin id="374" dir="0" index="3" bw="8" slack="4"/>
<pin id="375" dir="0" index="4" bw="8" slack="4"/>
<pin id="376" dir="1" index="5" bw="24" slack="10"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_433/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_PE_8_8_580_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="6"/>
<pin id="381" dir="0" index="2" bw="8" slack="6"/>
<pin id="382" dir="0" index="3" bw="8" slack="6"/>
<pin id="383" dir="0" index="4" bw="8" slack="6"/>
<pin id="384" dir="1" index="5" bw="24" slack="8"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_431/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_PE_8_8_583_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="24" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="6"/>
<pin id="389" dir="0" index="2" bw="8" slack="6"/>
<pin id="390" dir="0" index="3" bw="8" slack="6"/>
<pin id="391" dir="0" index="4" bw="8" slack="6"/>
<pin id="392" dir="1" index="5" bw="24" slack="8"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_434/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_PE_8_8_586_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="6"/>
<pin id="397" dir="0" index="2" bw="8" slack="6"/>
<pin id="398" dir="0" index="3" bw="8" slack="6"/>
<pin id="399" dir="0" index="4" bw="8" slack="6"/>
<pin id="400" dir="1" index="5" bw="24" slack="8"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_437/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_PE_8_8_581_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="24" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="8"/>
<pin id="405" dir="0" index="2" bw="8" slack="8"/>
<pin id="406" dir="0" index="3" bw="8" slack="8"/>
<pin id="407" dir="0" index="4" bw="8" slack="8"/>
<pin id="408" dir="1" index="5" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_432/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_PE_8_8_584_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="24" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="8"/>
<pin id="413" dir="0" index="2" bw="8" slack="8"/>
<pin id="414" dir="0" index="3" bw="8" slack="8"/>
<pin id="415" dir="0" index="4" bw="8" slack="8"/>
<pin id="416" dir="1" index="5" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_435/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_PE_8_8_587_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="8"/>
<pin id="421" dir="0" index="2" bw="8" slack="8"/>
<pin id="422" dir="0" index="3" bw="8" slack="8"/>
<pin id="423" dir="0" index="4" bw="8" slack="8"/>
<pin id="424" dir="1" index="5" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_438/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_PE_8_8_590_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="8"/>
<pin id="429" dir="0" index="2" bw="8" slack="8"/>
<pin id="430" dir="0" index="3" bw="8" slack="8"/>
<pin id="431" dir="0" index="4" bw="8" slack="8"/>
<pin id="432" dir="1" index="5" bw="24" slack="6"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_441/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_PE_8_8_585_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="24" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="10"/>
<pin id="437" dir="0" index="2" bw="8" slack="10"/>
<pin id="438" dir="0" index="3" bw="8" slack="10"/>
<pin id="439" dir="0" index="4" bw="8" slack="10"/>
<pin id="440" dir="1" index="5" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_436/11 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_PE_8_8_588_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="24" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="10"/>
<pin id="445" dir="0" index="2" bw="8" slack="10"/>
<pin id="446" dir="0" index="3" bw="8" slack="10"/>
<pin id="447" dir="0" index="4" bw="8" slack="10"/>
<pin id="448" dir="1" index="5" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_439/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_PE_8_8_591_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="24" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="10"/>
<pin id="453" dir="0" index="2" bw="8" slack="10"/>
<pin id="454" dir="0" index="3" bw="8" slack="10"/>
<pin id="455" dir="0" index="4" bw="8" slack="10"/>
<pin id="456" dir="1" index="5" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_442/11 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_PE_8_8_589_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="24" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="12"/>
<pin id="461" dir="0" index="2" bw="8" slack="12"/>
<pin id="462" dir="0" index="3" bw="8" slack="12"/>
<pin id="463" dir="0" index="4" bw="8" slack="12"/>
<pin id="464" dir="1" index="5" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_440/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_PE_8_8_592_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="24" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="12"/>
<pin id="469" dir="0" index="2" bw="8" slack="12"/>
<pin id="470" dir="0" index="3" bw="8" slack="12"/>
<pin id="471" dir="0" index="4" bw="8" slack="12"/>
<pin id="472" dir="1" index="5" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_443/13 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_PE_8_8_593_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="24" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="14"/>
<pin id="477" dir="0" index="2" bw="8" slack="14"/>
<pin id="478" dir="0" index="3" bw="8" slack="14"/>
<pin id="479" dir="0" index="4" bw="8" slack="14"/>
<pin id="480" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_V_444/15 "/>
</bind>
</comp>

<comp id="482" class="1004" name="call_ret_systolic_array_k_64_Block_for_end127_proc_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="384" slack="0"/>
<pin id="484" dir="0" index="1" bw="24" slack="12"/>
<pin id="485" dir="0" index="2" bw="24" slack="10"/>
<pin id="486" dir="0" index="3" bw="24" slack="8"/>
<pin id="487" dir="0" index="4" bw="24" slack="6"/>
<pin id="488" dir="0" index="5" bw="24" slack="10"/>
<pin id="489" dir="0" index="6" bw="24" slack="8"/>
<pin id="490" dir="0" index="7" bw="24" slack="6"/>
<pin id="491" dir="0" index="8" bw="24" slack="4"/>
<pin id="492" dir="0" index="9" bw="24" slack="8"/>
<pin id="493" dir="0" index="10" bw="24" slack="6"/>
<pin id="494" dir="0" index="11" bw="24" slack="4"/>
<pin id="495" dir="0" index="12" bw="24" slack="2"/>
<pin id="496" dir="0" index="13" bw="24" slack="6"/>
<pin id="497" dir="0" index="14" bw="24" slack="4"/>
<pin id="498" dir="0" index="15" bw="24" slack="2"/>
<pin id="499" dir="0" index="16" bw="24" slack="0"/>
<pin id="500" dir="1" index="17" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/16 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_systolic_array_k_64_Loop_data_drain_AB_proc16_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="0" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="16"/>
<pin id="506" dir="0" index="2" bw="8" slack="16"/>
<pin id="507" dir="0" index="3" bw="8" slack="16"/>
<pin id="508" dir="0" index="4" bw="8" slack="16"/>
<pin id="509" dir="0" index="5" bw="8" slack="16"/>
<pin id="510" dir="0" index="6" bw="8" slack="16"/>
<pin id="511" dir="0" index="7" bw="8" slack="16"/>
<pin id="512" dir="0" index="8" bw="8" slack="16"/>
<pin id="513" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_systolic_array_k_64_Loop_data_drain_C_proc_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="0" slack="0"/>
<pin id="517" dir="0" index="1" bw="24" slack="1"/>
<pin id="518" dir="0" index="2" bw="24" slack="1"/>
<pin id="519" dir="0" index="3" bw="24" slack="1"/>
<pin id="520" dir="0" index="4" bw="24" slack="1"/>
<pin id="521" dir="0" index="5" bw="24" slack="0"/>
<pin id="522" dir="0" index="6" bw="24" slack="1"/>
<pin id="523" dir="0" index="7" bw="24" slack="1"/>
<pin id="524" dir="0" index="8" bw="24" slack="1"/>
<pin id="525" dir="0" index="9" bw="24" slack="1"/>
<pin id="526" dir="0" index="10" bw="24" slack="0"/>
<pin id="527" dir="0" index="11" bw="24" slack="1"/>
<pin id="528" dir="0" index="12" bw="24" slack="1"/>
<pin id="529" dir="0" index="13" bw="24" slack="1"/>
<pin id="530" dir="0" index="14" bw="24" slack="1"/>
<pin id="531" dir="0" index="15" bw="24" slack="0"/>
<pin id="532" dir="0" index="16" bw="24" slack="1"/>
<pin id="533" dir="0" index="17" bw="24" slack="1"/>
<pin id="534" dir="0" index="18" bw="24" slack="1"/>
<pin id="535" dir="0" index="19" bw="24" slack="1"/>
<pin id="536" dir="0" index="20" bw="24" slack="0"/>
<pin id="537" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/17 "/>
</bind>
</comp>

<comp id="543" class="1004" name="C_V_load_loc_channel_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="384" slack="0"/>
<pin id="545" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="547" class="1004" name="C_V_430_load_loc_channel_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="384" slack="0"/>
<pin id="549" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_430_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="551" class="1004" name="C_V_431_load_loc_channel_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="384" slack="0"/>
<pin id="553" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_431_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="555" class="1004" name="C_V_432_load_loc_channel_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="384" slack="0"/>
<pin id="557" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_432_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="559" class="1004" name="C_V_433_load_loc_channel_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="384" slack="0"/>
<pin id="561" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_433_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="563" class="1004" name="C_V_434_load_loc_channel_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="384" slack="0"/>
<pin id="565" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_434_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="567" class="1004" name="C_V_435_load_loc_channel_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="384" slack="0"/>
<pin id="569" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_435_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="571" class="1004" name="C_V_436_load_loc_channel_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="384" slack="0"/>
<pin id="573" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_436_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="575" class="1004" name="C_V_437_load_loc_channel_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="384" slack="0"/>
<pin id="577" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_437_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="579" class="1004" name="C_V_438_load_loc_channel_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="384" slack="0"/>
<pin id="581" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_438_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="583" class="1004" name="C_V_439_load_loc_channel_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="384" slack="0"/>
<pin id="585" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_439_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="587" class="1004" name="C_V_440_load_loc_channel_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="384" slack="0"/>
<pin id="589" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_440_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="591" class="1004" name="C_V_441_load_loc_channel_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="384" slack="0"/>
<pin id="593" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_441_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="595" class="1004" name="C_V_442_load_loc_channel_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="384" slack="0"/>
<pin id="597" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_442_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="599" class="1004" name="C_V_443_load_loc_channel_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="384" slack="0"/>
<pin id="601" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_443_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="603" class="1004" name="C_V_444_load_loc_channel_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="384" slack="0"/>
<pin id="605" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="C_V_444_load_loc_channel/16 "/>
</bind>
</comp>

<comp id="607" class="1005" name="A_fifo_0_0_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="A_fifo_0_0 "/>
</bind>
</comp>

<comp id="613" class="1005" name="A_fifo_0_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="2"/>
<pin id="615" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="A_fifo_0_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="A_fifo_0_2_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="4"/>
<pin id="621" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="A_fifo_0_2 "/>
</bind>
</comp>

<comp id="625" class="1005" name="A_fifo_0_3_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="6"/>
<pin id="627" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="A_fifo_0_3 "/>
</bind>
</comp>

<comp id="631" class="1005" name="A_fifo_0_4_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="8"/>
<pin id="633" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="A_fifo_0_4 "/>
</bind>
</comp>

<comp id="637" class="1005" name="A_fifo_1_0_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="A_fifo_1_0 "/>
</bind>
</comp>

<comp id="643" class="1005" name="A_fifo_1_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="4"/>
<pin id="645" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="A_fifo_1_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="A_fifo_1_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="6"/>
<pin id="651" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="A_fifo_1_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="A_fifo_1_3_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="8"/>
<pin id="657" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="A_fifo_1_3 "/>
</bind>
</comp>

<comp id="661" class="1005" name="A_fifo_1_4_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="10"/>
<pin id="663" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="A_fifo_1_4 "/>
</bind>
</comp>

<comp id="667" class="1005" name="A_fifo_2_0_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="A_fifo_2_0 "/>
</bind>
</comp>

<comp id="673" class="1005" name="A_fifo_2_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="6"/>
<pin id="675" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="A_fifo_2_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="A_fifo_2_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="8"/>
<pin id="681" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="A_fifo_2_2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="A_fifo_2_3_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="10"/>
<pin id="687" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="A_fifo_2_3 "/>
</bind>
</comp>

<comp id="691" class="1005" name="A_fifo_2_4_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="12"/>
<pin id="693" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="A_fifo_2_4 "/>
</bind>
</comp>

<comp id="697" class="1005" name="A_fifo_3_0_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="A_fifo_3_0 "/>
</bind>
</comp>

<comp id="703" class="1005" name="A_fifo_3_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="8"/>
<pin id="705" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="A_fifo_3_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="A_fifo_3_2_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="10"/>
<pin id="711" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="A_fifo_3_2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="A_fifo_3_3_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="12"/>
<pin id="717" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="A_fifo_3_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="A_fifo_3_4_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="14"/>
<pin id="723" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="A_fifo_3_4 "/>
</bind>
</comp>

<comp id="727" class="1005" name="B_fifo_0_0_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="B_fifo_0_0 "/>
</bind>
</comp>

<comp id="733" class="1005" name="B_fifo_0_1_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="2"/>
<pin id="735" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="B_fifo_0_1 "/>
</bind>
</comp>

<comp id="739" class="1005" name="B_fifo_0_2_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="4"/>
<pin id="741" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="B_fifo_0_2 "/>
</bind>
</comp>

<comp id="745" class="1005" name="B_fifo_0_3_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="6"/>
<pin id="747" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="B_fifo_0_3 "/>
</bind>
</comp>

<comp id="751" class="1005" name="B_fifo_0_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="8"/>
<pin id="753" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="B_fifo_0_4 "/>
</bind>
</comp>

<comp id="757" class="1005" name="B_fifo_1_0_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="B_fifo_1_0 "/>
</bind>
</comp>

<comp id="763" class="1005" name="B_fifo_1_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="4"/>
<pin id="765" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="B_fifo_1_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="B_fifo_1_2_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="6"/>
<pin id="771" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="B_fifo_1_2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="B_fifo_1_3_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="8"/>
<pin id="777" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="B_fifo_1_3 "/>
</bind>
</comp>

<comp id="781" class="1005" name="B_fifo_1_4_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="10"/>
<pin id="783" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="B_fifo_1_4 "/>
</bind>
</comp>

<comp id="787" class="1005" name="B_fifo_2_0_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="B_fifo_2_0 "/>
</bind>
</comp>

<comp id="793" class="1005" name="B_fifo_2_1_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="6"/>
<pin id="795" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="B_fifo_2_1 "/>
</bind>
</comp>

<comp id="799" class="1005" name="B_fifo_2_2_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="8"/>
<pin id="801" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="B_fifo_2_2 "/>
</bind>
</comp>

<comp id="805" class="1005" name="B_fifo_2_3_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="10"/>
<pin id="807" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="B_fifo_2_3 "/>
</bind>
</comp>

<comp id="811" class="1005" name="B_fifo_2_4_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="12"/>
<pin id="813" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="B_fifo_2_4 "/>
</bind>
</comp>

<comp id="817" class="1005" name="B_fifo_3_0_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="0"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="B_fifo_3_0 "/>
</bind>
</comp>

<comp id="823" class="1005" name="B_fifo_3_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="8"/>
<pin id="825" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="B_fifo_3_1 "/>
</bind>
</comp>

<comp id="829" class="1005" name="B_fifo_3_2_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="10"/>
<pin id="831" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="B_fifo_3_2 "/>
</bind>
</comp>

<comp id="835" class="1005" name="B_fifo_3_3_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="12"/>
<pin id="837" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="B_fifo_3_3 "/>
</bind>
</comp>

<comp id="841" class="1005" name="B_fifo_3_4_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="14"/>
<pin id="843" dir="1" index="1" bw="8" slack="14"/>
</pin_list>
<bind>
<opset="B_fifo_3_4 "/>
</bind>
</comp>

<comp id="847" class="1005" name="C_V_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="24" slack="12"/>
<pin id="849" dir="1" index="1" bw="24" slack="12"/>
</pin_list>
<bind>
<opset="C_V "/>
</bind>
</comp>

<comp id="852" class="1005" name="C_V_430_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="24" slack="10"/>
<pin id="854" dir="1" index="1" bw="24" slack="10"/>
</pin_list>
<bind>
<opset="C_V_430 "/>
</bind>
</comp>

<comp id="857" class="1005" name="C_V_433_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="24" slack="10"/>
<pin id="859" dir="1" index="1" bw="24" slack="10"/>
</pin_list>
<bind>
<opset="C_V_433 "/>
</bind>
</comp>

<comp id="862" class="1005" name="C_V_431_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="24" slack="8"/>
<pin id="864" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opset="C_V_431 "/>
</bind>
</comp>

<comp id="867" class="1005" name="C_V_434_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="24" slack="8"/>
<pin id="869" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opset="C_V_434 "/>
</bind>
</comp>

<comp id="872" class="1005" name="C_V_437_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="24" slack="8"/>
<pin id="874" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opset="C_V_437 "/>
</bind>
</comp>

<comp id="877" class="1005" name="C_V_432_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="24" slack="6"/>
<pin id="879" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="C_V_432 "/>
</bind>
</comp>

<comp id="882" class="1005" name="C_V_435_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="24" slack="6"/>
<pin id="884" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="C_V_435 "/>
</bind>
</comp>

<comp id="887" class="1005" name="C_V_438_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="24" slack="6"/>
<pin id="889" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="C_V_438 "/>
</bind>
</comp>

<comp id="892" class="1005" name="C_V_441_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="24" slack="6"/>
<pin id="894" dir="1" index="1" bw="24" slack="6"/>
</pin_list>
<bind>
<opset="C_V_441 "/>
</bind>
</comp>

<comp id="897" class="1005" name="C_V_436_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="24" slack="4"/>
<pin id="899" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="C_V_436 "/>
</bind>
</comp>

<comp id="902" class="1005" name="C_V_439_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="24" slack="4"/>
<pin id="904" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="C_V_439 "/>
</bind>
</comp>

<comp id="907" class="1005" name="C_V_442_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="24" slack="4"/>
<pin id="909" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="C_V_442 "/>
</bind>
</comp>

<comp id="912" class="1005" name="C_V_440_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="24" slack="2"/>
<pin id="914" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="C_V_440 "/>
</bind>
</comp>

<comp id="917" class="1005" name="C_V_443_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="24" slack="2"/>
<pin id="919" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="C_V_443 "/>
</bind>
</comp>

<comp id="922" class="1005" name="C_V_load_loc_channel_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="24" slack="1"/>
<pin id="924" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_load_loc_channel "/>
</bind>
</comp>

<comp id="927" class="1005" name="C_V_430_load_loc_channel_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="24" slack="1"/>
<pin id="929" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_430_load_loc_channel "/>
</bind>
</comp>

<comp id="932" class="1005" name="C_V_431_load_loc_channel_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="24" slack="1"/>
<pin id="934" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_431_load_loc_channel "/>
</bind>
</comp>

<comp id="937" class="1005" name="C_V_432_load_loc_channel_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="24" slack="1"/>
<pin id="939" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_432_load_loc_channel "/>
</bind>
</comp>

<comp id="942" class="1005" name="C_V_433_load_loc_channel_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="24" slack="1"/>
<pin id="944" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_433_load_loc_channel "/>
</bind>
</comp>

<comp id="947" class="1005" name="C_V_434_load_loc_channel_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="24" slack="1"/>
<pin id="949" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_434_load_loc_channel "/>
</bind>
</comp>

<comp id="952" class="1005" name="C_V_435_load_loc_channel_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="24" slack="1"/>
<pin id="954" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_435_load_loc_channel "/>
</bind>
</comp>

<comp id="957" class="1005" name="C_V_436_load_loc_channel_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="24" slack="1"/>
<pin id="959" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_436_load_loc_channel "/>
</bind>
</comp>

<comp id="962" class="1005" name="C_V_437_load_loc_channel_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="24" slack="1"/>
<pin id="964" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_437_load_loc_channel "/>
</bind>
</comp>

<comp id="967" class="1005" name="C_V_438_load_loc_channel_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="24" slack="1"/>
<pin id="969" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_438_load_loc_channel "/>
</bind>
</comp>

<comp id="972" class="1005" name="C_V_439_load_loc_channel_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="24" slack="1"/>
<pin id="974" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_439_load_loc_channel "/>
</bind>
</comp>

<comp id="977" class="1005" name="C_V_440_load_loc_channel_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="24" slack="1"/>
<pin id="979" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_440_load_loc_channel "/>
</bind>
</comp>

<comp id="982" class="1005" name="C_V_441_load_loc_channel_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="24" slack="1"/>
<pin id="984" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_441_load_loc_channel "/>
</bind>
</comp>

<comp id="987" class="1005" name="C_V_442_load_loc_channel_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="24" slack="1"/>
<pin id="989" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_442_load_loc_channel "/>
</bind>
</comp>

<comp id="992" class="1005" name="C_V_443_load_loc_channel_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="24" slack="1"/>
<pin id="994" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_443_load_loc_channel "/>
</bind>
</comp>

<comp id="997" class="1005" name="C_V_444_load_loc_channel_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="24" slack="1"/>
<pin id="999" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="C_V_444_load_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="24" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="347"><net_src comp="2" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="348"><net_src comp="4" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="349"><net_src comp="6" pin="0"/><net_sink comp="326" pin=7"/></net>

<net id="350"><net_src comp="8" pin="0"/><net_sink comp="326" pin=9"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="326" pin=11"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="326" pin=13"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="326" pin=15"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="32" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="433"><net_src comp="46" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="473"><net_src comp="56" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="502"><net_src comp="474" pin="5"/><net_sink comp="482" pin=16"/></net>

<net id="514"><net_src comp="62" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="538"><net_src comp="64" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="539"><net_src comp="16" pin="0"/><net_sink comp="515" pin=5"/></net>

<net id="540"><net_src comp="18" pin="0"/><net_sink comp="515" pin=10"/></net>

<net id="541"><net_src comp="20" pin="0"/><net_sink comp="515" pin=15"/></net>

<net id="542"><net_src comp="22" pin="0"/><net_sink comp="515" pin=20"/></net>

<net id="546"><net_src comp="482" pin="17"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="482" pin="17"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="482" pin="17"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="482" pin="17"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="482" pin="17"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="482" pin="17"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="482" pin="17"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="482" pin="17"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="482" pin="17"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="482" pin="17"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="482" pin="17"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="482" pin="17"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="482" pin="17"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="482" pin="17"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="482" pin="17"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="482" pin="17"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="166" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="616"><net_src comp="170" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="622"><net_src comp="174" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="628"><net_src comp="178" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="634"><net_src comp="182" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="640"><net_src comp="186" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="646"><net_src comp="190" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="652"><net_src comp="194" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="658"><net_src comp="198" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="664"><net_src comp="202" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="670"><net_src comp="206" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="326" pin=6"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="676"><net_src comp="210" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="682"><net_src comp="214" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="688"><net_src comp="218" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="694"><net_src comp="222" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="503" pin=3"/></net>

<net id="700"><net_src comp="226" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="326" pin=8"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="706"><net_src comp="230" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="712"><net_src comp="234" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="718"><net_src comp="238" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="724"><net_src comp="242" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="503" pin=4"/></net>

<net id="730"><net_src comp="246" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="326" pin=10"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="354" pin=3"/></net>

<net id="736"><net_src comp="250" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="370" pin=3"/></net>

<net id="742"><net_src comp="254" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="394" pin=3"/></net>

<net id="748"><net_src comp="258" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="426" pin=3"/></net>

<net id="754"><net_src comp="262" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="426" pin=4"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="503" pin=5"/></net>

<net id="760"><net_src comp="266" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="326" pin=12"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="362" pin=3"/></net>

<net id="766"><net_src comp="270" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="386" pin=3"/></net>

<net id="772"><net_src comp="274" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="386" pin=4"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="418" pin=3"/></net>

<net id="778"><net_src comp="278" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="418" pin=4"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="450" pin=3"/></net>

<net id="784"><net_src comp="282" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="450" pin=4"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="503" pin=6"/></net>

<net id="790"><net_src comp="286" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="326" pin=14"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="378" pin=3"/></net>

<net id="796"><net_src comp="290" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="410" pin=3"/></net>

<net id="802"><net_src comp="294" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="442" pin=3"/></net>

<net id="808"><net_src comp="298" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="442" pin=4"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="466" pin=3"/></net>

<net id="814"><net_src comp="302" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="466" pin=4"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="503" pin=7"/></net>

<net id="820"><net_src comp="306" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="326" pin=16"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="402" pin=3"/></net>

<net id="826"><net_src comp="310" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="402" pin=4"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="832"><net_src comp="314" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="434" pin=4"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="458" pin=3"/></net>

<net id="838"><net_src comp="318" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="458" pin=4"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="474" pin=3"/></net>

<net id="844"><net_src comp="322" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="474" pin=4"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="503" pin=8"/></net>

<net id="850"><net_src comp="354" pin="5"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="855"><net_src comp="362" pin="5"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="860"><net_src comp="370" pin="5"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="482" pin=5"/></net>

<net id="865"><net_src comp="378" pin="5"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="482" pin=3"/></net>

<net id="870"><net_src comp="386" pin="5"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="482" pin=6"/></net>

<net id="875"><net_src comp="394" pin="5"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="482" pin=9"/></net>

<net id="880"><net_src comp="402" pin="5"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="482" pin=4"/></net>

<net id="885"><net_src comp="410" pin="5"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="482" pin=7"/></net>

<net id="890"><net_src comp="418" pin="5"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="482" pin=10"/></net>

<net id="895"><net_src comp="426" pin="5"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="482" pin=13"/></net>

<net id="900"><net_src comp="434" pin="5"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="482" pin=8"/></net>

<net id="905"><net_src comp="442" pin="5"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="482" pin=11"/></net>

<net id="910"><net_src comp="450" pin="5"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="482" pin=14"/></net>

<net id="915"><net_src comp="458" pin="5"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="482" pin=12"/></net>

<net id="920"><net_src comp="466" pin="5"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="482" pin=15"/></net>

<net id="925"><net_src comp="543" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="930"><net_src comp="547" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="935"><net_src comp="551" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="515" pin=3"/></net>

<net id="940"><net_src comp="555" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="515" pin=4"/></net>

<net id="945"><net_src comp="559" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="515" pin=6"/></net>

<net id="950"><net_src comp="563" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="515" pin=7"/></net>

<net id="955"><net_src comp="567" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="515" pin=8"/></net>

<net id="960"><net_src comp="571" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="515" pin=9"/></net>

<net id="965"><net_src comp="575" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="515" pin=11"/></net>

<net id="970"><net_src comp="579" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="515" pin=12"/></net>

<net id="975"><net_src comp="583" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="515" pin=13"/></net>

<net id="980"><net_src comp="587" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="515" pin=14"/></net>

<net id="985"><net_src comp="591" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="515" pin=16"/></net>

<net id="990"><net_src comp="595" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="515" pin=17"/></net>

<net id="995"><net_src comp="599" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="515" pin=18"/></net>

<net id="1000"><net_src comp="603" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="515" pin=19"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_C_drainer_0 | {17 18 }
	Port: block_C_drainer_1 | {17 18 }
	Port: block_C_drainer_2 | {17 18 }
	Port: block_C_drainer_3 | {17 18 }
 - Input state : 
	Port: systolic_array_k_64 : block_A_loader_0 | {1 2 }
	Port: systolic_array_k_64 : block_A_loader_1 | {1 2 }
	Port: systolic_array_k_64 : block_A_loader_2 | {1 2 }
	Port: systolic_array_k_64 : block_A_loader_3 | {1 2 }
	Port: systolic_array_k_64 : block_B_loader_0 | {1 2 }
	Port: systolic_array_k_64 : block_B_loader_1 | {1 2 }
	Port: systolic_array_k_64 : block_B_loader_2 | {1 2 }
	Port: systolic_array_k_64 : block_B_loader_3 | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		call_ret : 1
		C_V_load_loc_channel : 2
		C_V_430_load_loc_channel : 2
		C_V_431_load_loc_channel : 2
		C_V_432_load_loc_channel : 2
		C_V_433_load_loc_channel : 2
		C_V_434_load_loc_channel : 2
		C_V_435_load_loc_channel : 2
		C_V_436_load_loc_channel : 2
		C_V_437_load_loc_channel : 2
		C_V_438_load_loc_channel : 2
		C_V_439_load_loc_channel : 2
		C_V_440_load_loc_channel : 2
		C_V_441_load_loc_channel : 2
		C_V_442_load_loc_channel : 2
		C_V_443_load_loc_channel : 2
		C_V_444_load_loc_channel : 2
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |    grp_systolic_array_k_64_Loop_data_load_proc15_fu_326   |    0    |    0    |    71   |    24   |
|          |                     grp_PE_8_8_fu_354                     |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_579_fu_362                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_582_fu_370                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_580_fu_378                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_583_fu_386                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_586_fu_394                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_581_fu_402                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_584_fu_410                   |    1    |  3.2953 |    88   |    47   |
|   call   |                   grp_PE_8_8_587_fu_418                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_590_fu_426                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_585_fu_434                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_588_fu_442                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_591_fu_450                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_589_fu_458                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_592_fu_466                   |    1    |  3.2953 |    88   |    47   |
|          |                   grp_PE_8_8_593_fu_474                   |    1    |  3.2953 |    88   |    47   |
|          | call_ret_systolic_array_k_64_Block_for_end127_proc_fu_482 |    0    |    0    |    0    |    0    |
|          |  grp_systolic_array_k_64_Loop_data_drain_AB_proc16_fu_503 |    0    |    0    |    7    |    24   |
|          |   grp_systolic_array_k_64_Loop_data_drain_C_proc_fu_515   |    0    |    0    |    99   |    99   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                C_V_load_loc_channel_fu_543                |    0    |    0    |    0    |    0    |
|          |              C_V_430_load_loc_channel_fu_547              |    0    |    0    |    0    |    0    |
|          |              C_V_431_load_loc_channel_fu_551              |    0    |    0    |    0    |    0    |
|          |              C_V_432_load_loc_channel_fu_555              |    0    |    0    |    0    |    0    |
|          |              C_V_433_load_loc_channel_fu_559              |    0    |    0    |    0    |    0    |
|          |              C_V_434_load_loc_channel_fu_563              |    0    |    0    |    0    |    0    |
|          |              C_V_435_load_loc_channel_fu_567              |    0    |    0    |    0    |    0    |
|extractvalue|              C_V_436_load_loc_channel_fu_571              |    0    |    0    |    0    |    0    |
|          |              C_V_437_load_loc_channel_fu_575              |    0    |    0    |    0    |    0    |
|          |              C_V_438_load_loc_channel_fu_579              |    0    |    0    |    0    |    0    |
|          |              C_V_439_load_loc_channel_fu_583              |    0    |    0    |    0    |    0    |
|          |              C_V_440_load_loc_channel_fu_587              |    0    |    0    |    0    |    0    |
|          |              C_V_441_load_loc_channel_fu_591              |    0    |    0    |    0    |    0    |
|          |              C_V_442_load_loc_channel_fu_595              |    0    |    0    |    0    |    0    |
|          |              C_V_443_load_loc_channel_fu_599              |    0    |    0    |    0    |    0    |
|          |              C_V_444_load_loc_channel_fu_603              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    16   | 52.7248 |   1585  |   899   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       A_fifo_0_0_reg_607       |    8   |
|       A_fifo_0_1_reg_613       |    8   |
|       A_fifo_0_2_reg_619       |    8   |
|       A_fifo_0_3_reg_625       |    8   |
|       A_fifo_0_4_reg_631       |    8   |
|       A_fifo_1_0_reg_637       |    8   |
|       A_fifo_1_1_reg_643       |    8   |
|       A_fifo_1_2_reg_649       |    8   |
|       A_fifo_1_3_reg_655       |    8   |
|       A_fifo_1_4_reg_661       |    8   |
|       A_fifo_2_0_reg_667       |    8   |
|       A_fifo_2_1_reg_673       |    8   |
|       A_fifo_2_2_reg_679       |    8   |
|       A_fifo_2_3_reg_685       |    8   |
|       A_fifo_2_4_reg_691       |    8   |
|       A_fifo_3_0_reg_697       |    8   |
|       A_fifo_3_1_reg_703       |    8   |
|       A_fifo_3_2_reg_709       |    8   |
|       A_fifo_3_3_reg_715       |    8   |
|       A_fifo_3_4_reg_721       |    8   |
|       B_fifo_0_0_reg_727       |    8   |
|       B_fifo_0_1_reg_733       |    8   |
|       B_fifo_0_2_reg_739       |    8   |
|       B_fifo_0_3_reg_745       |    8   |
|       B_fifo_0_4_reg_751       |    8   |
|       B_fifo_1_0_reg_757       |    8   |
|       B_fifo_1_1_reg_763       |    8   |
|       B_fifo_1_2_reg_769       |    8   |
|       B_fifo_1_3_reg_775       |    8   |
|       B_fifo_1_4_reg_781       |    8   |
|       B_fifo_2_0_reg_787       |    8   |
|       B_fifo_2_1_reg_793       |    8   |
|       B_fifo_2_2_reg_799       |    8   |
|       B_fifo_2_3_reg_805       |    8   |
|       B_fifo_2_4_reg_811       |    8   |
|       B_fifo_3_0_reg_817       |    8   |
|       B_fifo_3_1_reg_823       |    8   |
|       B_fifo_3_2_reg_829       |    8   |
|       B_fifo_3_3_reg_835       |    8   |
|       B_fifo_3_4_reg_841       |    8   |
|C_V_430_load_loc_channel_reg_927|   24   |
|         C_V_430_reg_852        |   24   |
|C_V_431_load_loc_channel_reg_932|   24   |
|         C_V_431_reg_862        |   24   |
|C_V_432_load_loc_channel_reg_937|   24   |
|         C_V_432_reg_877        |   24   |
|C_V_433_load_loc_channel_reg_942|   24   |
|         C_V_433_reg_857        |   24   |
|C_V_434_load_loc_channel_reg_947|   24   |
|         C_V_434_reg_867        |   24   |
|C_V_435_load_loc_channel_reg_952|   24   |
|         C_V_435_reg_882        |   24   |
|C_V_436_load_loc_channel_reg_957|   24   |
|         C_V_436_reg_897        |   24   |
|C_V_437_load_loc_channel_reg_962|   24   |
|         C_V_437_reg_872        |   24   |
|C_V_438_load_loc_channel_reg_967|   24   |
|         C_V_438_reg_887        |   24   |
|C_V_439_load_loc_channel_reg_972|   24   |
|         C_V_439_reg_902        |   24   |
|C_V_440_load_loc_channel_reg_977|   24   |
|         C_V_440_reg_912        |   24   |
|C_V_441_load_loc_channel_reg_982|   24   |
|         C_V_441_reg_892        |   24   |
|C_V_442_load_loc_channel_reg_987|   24   |
|         C_V_442_reg_907        |   24   |
|C_V_443_load_loc_channel_reg_992|   24   |
|         C_V_443_reg_917        |   24   |
|C_V_444_load_loc_channel_reg_997|   24   |
|  C_V_load_loc_channel_reg_922  |   24   |
|           C_V_reg_847          |   24   |
+--------------------------------+--------+
|              Total             |  1064  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   52   |  1585  |   899  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  1064  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   52   |  2649  |   899  |
+-----------+--------+--------+--------+--------+
