

================================================================
== Vivado HLS Report for 'stitchNeighbors'
================================================================
* Date:           Fri Jul 17 03:54:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        towerMerge
* Solution:       fullpipeline
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     1.682|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.68>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [towerMerge.cpp:5]   --->   Operation 2 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%Bi_data_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Bi_data_V)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 3 'read' 'Bi_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%Ai_data_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Ai_data_V)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 4 'read' 'Ai_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Ai_data_V_read, i32 20, i32 22)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 5 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.56ns)   --->   "%icmp_ln879 = icmp eq i3 %trunc_ln, -4" [towerMerge.cpp:8]   --->   Operation 6 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Bi_data_V_read, i32 20, i32 22)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 7 'partselect' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.56ns)   --->   "%icmp_ln879_1 = icmp eq i3 %trunc_ln1503_1, 0" [towerMerge.cpp:8]   --->   Operation 8 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1503_2 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Ai_data_V_read, i32 23, i32 25)" [./towerMerge.h:32->towerMerge.cpp:8]   --->   Operation 9 'partselect' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln1503_3 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Bi_data_V_read, i32 23, i32 25)" [./towerMerge.h:32->towerMerge.cpp:8]   --->   Operation 10 'partselect' 'trunc_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.56ns)   --->   "%phiStitch = icmp eq i3 %trunc_ln1503_2, %trunc_ln1503_3" [towerMerge.cpp:8]   --->   Operation 11 'icmp' 'phiStitch' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i32 %Ai_data_V_read to i10" [./towerMerge.h:29->towerMerge.cpp:11]   --->   Operation 12 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i32 %Bi_data_V_read to i10" [./towerMerge.h:29->towerMerge.cpp:11]   --->   Operation 13 'trunc' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lhs_V = zext i10 %trunc_ln214 to i11" [towerMerge.cpp:11]   --->   Operation 14 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rhs_V = zext i10 %trunc_ln214_1 to i11" [towerMerge.cpp:11]   --->   Operation 15 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%ret_V = add i11 %rhs_V, %lhs_V" [towerMerge.cpp:11]   --->   Operation 16 'add' 'ret_V' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V, i32 10)" [towerMerge.cpp:12]   --->   Operation 17 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.93ns)   --->   "%pegged_cEtSum_V = add i10 %trunc_ln214, %trunc_ln214_1" [towerMerge.cpp:12]   --->   Operation 18 'add' 'pegged_cEtSum_V' <Predicate = (!tmp_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.37ns)   --->   "%pegged_cEtSum_V_1 = select i1 %tmp_2, i10 -1, i10 %pegged_cEtSum_V" [towerMerge.cpp:12]   --->   Operation 19 'select' 'pegged_cEtSum_V_1' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%icmp_ln895 = icmp ugt i10 %trunc_ln214, %trunc_ln214_1" [towerMerge.cpp:14]   --->   Operation 20 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 0.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1503_4 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %Ai_data_V_read, i32 10, i32 19)" [./towerMerge.h:30->towerMerge.cpp:16]   --->   Operation 21 'partselect' 'trunc_ln1503_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i10 %trunc_ln1503_4 to i11" [towerMerge.cpp:16]   --->   Operation 22 'zext' 'lhs_V_1' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.93ns)   --->   "%ret_V_1 = add i11 %lhs_V_1, %rhs_V" [towerMerge.cpp:16]   --->   Operation 23 'add' 'ret_V_1' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V_1, i32 10)" [towerMerge.cpp:17]   --->   Operation 24 'bitselect' 'tmp_3' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%pegged_tEtSum_V = add i10 %trunc_ln214_1, %trunc_ln1503_4" [towerMerge.cpp:17]   --->   Operation 25 'add' 'pegged_tEtSum_V' <Predicate = (!tmp_3 & and_ln895 & !and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%pegged_tEtSum_V_1 = select i1 %tmp_3, i10 -1, i10 %pegged_tEtSum_V" [towerMerge.cpp:17]   --->   Operation 26 'select' 'pegged_tEtSum_V_1' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1503_5 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %Bi_data_V_read, i32 10, i32 19)" [./towerMerge.h:30->towerMerge.cpp:18]   --->   Operation 27 'partselect' 'trunc_ln1503_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.93ns)   --->   "%tEt_leftOver_V = sub i10 %trunc_ln1503_5, %trunc_ln214_1" [towerMerge.cpp:18]   --->   Operation 28 'sub' 'tEt_leftOver_V' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %Ai_data_V_read, i32 23, i32 31)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:20]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%ret_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i3.i10.i10(i9 %tmp, i3 -4, i10 %pegged_tEtSum_V_1, i10 %pegged_cEtSum_V_1)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:20]   --->   Operation 30 'bitconcatenate' 'ret_V_2' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Bi_data_V_read, i32 26, i32 31)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:21]   --->   Operation 31 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%ret_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i3.i3.i10.i10(i6 %tmp_1, i3 %trunc_ln1503_2, i3 0, i10 %tEt_leftOver_V, i10 0)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:21]   --->   Operation 32 'bitconcatenate' 'ret_V_3' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i10 %trunc_ln1503_5 to i11" [towerMerge.cpp:25]   --->   Operation 33 'zext' 'lhs_V_2' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.93ns)   --->   "%ret_V_4 = add i11 %lhs_V_2, %lhs_V" [towerMerge.cpp:25]   --->   Operation 34 'add' 'ret_V_4' <Predicate = (and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V_4, i32 10)" [towerMerge.cpp:26]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.93ns)   --->   "%pegged_tEtSum_V_2 = add i10 %trunc_ln214, %trunc_ln1503_5" [towerMerge.cpp:26]   --->   Operation 36 'add' 'pegged_tEtSum_V_2' <Predicate = (!tmp_4 & and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%pegged_tEtSum_V_3 = select i1 %tmp_4, i10 -1, i10 %pegged_tEtSum_V_2" [towerMerge.cpp:26]   --->   Operation 37 'select' 'pegged_tEtSum_V_3' <Predicate = (and_ln895_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.93ns)   --->   "%tEt_leftOver_V_1 = sub i10 %trunc_ln1503_4, %trunc_ln214" [towerMerge.cpp:27]   --->   Operation 38 'sub' 'tEt_leftOver_V_1' <Predicate = (and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%tmp4 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i3.i10.i10(i9 %tmp, i3 0, i10 %tEt_leftOver_V_1, i10 0)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:28]   --->   Operation 39 'bitconcatenate' 'tmp4' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%ret_V_5 = or i32 %tmp4, 4194304" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:28]   --->   Operation 40 'or' 'ret_V_5' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%ret_V_6 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i3.i3.i10.i10(i6 %tmp_1, i3 %trunc_ln1503_2, i3 0, i10 %pegged_tEtSum_V_3, i10 %pegged_cEtSum_V_1)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:29]   --->   Operation 41 'bitconcatenate' 'ret_V_6' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%and_ln879 = and i1 %icmp_ln879_1, %phiStitch" [towerMerge.cpp:8]   --->   Operation 42 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %and_ln879, %icmp_ln879" [towerMerge.cpp:8]   --->   Operation 43 'and' 'and_ln879_1' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.14ns)   --->   "%and_ln895 = and i1 %and_ln879_1, %icmp_ln895" [towerMerge.cpp:14]   --->   Operation 44 'and' 'and_ln895' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%select_ln895 = select i1 %and_ln895, i32 %ret_V_2, i32 %Ai_data_V_read" [towerMerge.cpp:14]   --->   Operation 45 'select' 'select_ln895' <Predicate = (!and_ln895_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_1)   --->   "%xor_ln895 = xor i1 %icmp_ln895, true" [towerMerge.cpp:14]   --->   Operation 46 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln895_1 = and i1 %and_ln879_1, %xor_ln895" [towerMerge.cpp:14]   --->   Operation 47 'and' 'and_ln895_1' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln895_1 = select i1 %and_ln895_1, i32 %ret_V_5, i32 %select_ln895" [towerMerge.cpp:14]   --->   Operation 48 'select' 'select_ln895_1' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%select_ln895_2 = select i1 %and_ln895, i32 %ret_V_3, i32 %Bi_data_V_read" [towerMerge.cpp:14]   --->   Operation 49 'select' 'select_ln895_2' <Predicate = (!and_ln895_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln895_3 = select i1 %and_ln895_1, i32 %ret_V_6, i32 %select_ln895_2" [towerMerge.cpp:14]   --->   Operation 50 'select' 'select_ln895_3' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %select_ln895_1, 0" [towerMerge.cpp:36]   --->   Operation 51 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %select_ln895_3, 1" [towerMerge.cpp:36]   --->   Operation 52 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [towerMerge.cpp:36]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.17ns, clock uncertainty: 1.25ns.

 <State 1>: 1.68ns
The critical path consists of the following:
	wire read on port 'Bi_data_V' (./towerMerge.h:31->towerMerge.cpp:8) [4]  (0 ns)
	'add' operation ('pegged_cEtSum.V', towerMerge.cpp:12) [19]  (0.933 ns)
	'select' operation ('pegged_cEtSum.V', towerMerge.cpp:12) [20]  (0.374 ns)
	'select' operation ('select_ln895', towerMerge.cpp:14) [46]  (0 ns)
	'select' operation ('Ao.data.V', towerMerge.cpp:14) [49]  (0.374 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
