$date
	Sun Oct 23 04:01:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#281651
b110 !
1"
#281654
b110 &
b110 %
1$
#281655
0"
#281658
b11 &
b11 %
#281662
b1010 &
b1010 %
#281666
b101 &
b101 %
#281670
b10000 &
b10000 %
#281674
b1000 &
b1000 %
#281678
b100 &
b100 %
#281682
b10 &
b10 %
#281686
b1 &
1#
b1 %
#281690
b0 &
b0 %
0#
0$
#1256765
b11010 !
1"
#1256766
b11010 &
b11010 %
1$
#1256767
0"
#1256770
b1101 &
b1101 %
#1256774
b101000 &
b101000 %
#1256778
b10100 &
b10100 %
#1256782
b1010 &
b1010 %
#1256786
b101 &
b101 %
#1256790
b10000 &
b10000 %
#1256794
b1000 &
b1000 %
#1256798
b100 &
b100 %
#1256802
b10 &
b10 %
#1256806
b1 &
1#
b1 %
#1256810
b0 &
b0 %
0#
0$
#2300609
b10110 !
1"
#2300610
b10110 &
b10110 %
1$
#2300611
0"
#2300614
b1011 &
b1011 %
#2300618
b100010 &
b100010 %
#2300622
b10001 &
b10001 %
#2300626
b110100 &
b110100 %
#2300630
b11010 &
b11010 %
#2300634
b1101 &
b1101 %
#2300638
b101000 &
b101000 %
#2300642
b10100 &
b10100 %
#2300646
b1010 &
b1010 %
#2300650
b101 &
b101 %
#2300654
b10000 &
b10000 %
#2300658
b1000 &
b1000 %
#2300662
b100 &
b100 %
#2300666
b10 &
b10 %
#2300670
b1 &
1#
b1 %
#2300674
b0 &
b0 %
0#
0$
#4500012
