$date
	Thu Jan 28 18:34:54 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module interlock_testBench $end
$scope module dut $end
$var wire 1 ! testPressure $end
$var wire 1 " select $end
$var wire 1 # reset $end
$var wire 1 $ oport $end
$var wire 1 % limitError $end
$var wire 1 & iport $end
$var wire 1 ' fill $end
$var wire 1 ( drain $end
$var wire 1 ) diffError $end
$var wire 1 * depart $end
$var wire 1 + clock $end
$var wire 1 , arrive $end
$var wire 4 - PS [3:0] $end
$var reg 7 . HEX0 [6:0] $end
$var reg 7 / HEX1 [6:0] $end
$var reg 7 0 HEX2 [6:0] $end
$var reg 7 1 HEX3 [6:0] $end
$var reg 7 2 HEX4 [6:0] $end
$var reg 7 3 HEX5 [6:0] $end
$var reg 10 4 LED [9:0] $end
$var reg 4 5 NS [3:0] $end
$var reg 27 6 count [26:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 6
b0 5
b0 4
b10010 3
b111 2
b1000 1
b101111 0
b111 /
b1111111 .
b0 -
0,
x+
0*
0)
0(
0'
0&
0%
0$
1#
0"
0!
$end
#10
b0 6
1+
#20
0+
#30
1+
#40
0+
0#
#50
1+
#60
0+
#70
1+
#80
b1 5
0+
1,
#90
b10001 4
b1111111 /
b1100 0
b110 1
b101111 2
b1100 3
b1 6
b1 -
1+
#100
0+
#110
b1 4
b10 6
1+
#120
0+
#130
b10001 4
b11 6
1+
#140
0+
#150
b1 4
b100 6
1+
#160
0+
#170
b10001 4
b101 6
1+
#180
0+
0,
#190
b1 4
b110 6
1+
#200
0+
#210
b10001 4
b111 6
1+
#220
0+
#230
b1 4
b1000 6
1+
#240
0+
1'
#250
b10001 4
b1001 6
1+
#260
0+
#270
b1 4
b1010 6
1+
#280
0+
#290
b10001 4
b1011 6
1+
#300
0+
#310
b1 4
b1100 6
1+
#320
0+
#330
b10001 4
b1101 6
1+
#340
0+
#350
b1 4
b1110 6
1+
#360
0+
#370
b10001 4
b1111 6
1+
#380
0+
0'
#390
b1 4
b10000 6
1+
#400
0+
1$
#410
b10001 4
b10001 6
1+
#420
0+
#430
b1 4
b10010 6
1+
#440
0+
0$
#450
b10001 4
b10011 6
1+
#460
0+
1(
#470
b1 4
b10100 6
1+
#480
0+
#490
b10001 4
b10101 6
1+
#500
0+
#510
b1 4
b10110 6
1+
#520
0+
#530
b10001 4
b10111 6
1+
#540
0+
#550
b1 4
b11000 6
1+
#560
0+
#570
b10001 4
b11001 6
1+
#580
0+
#590
b1 4
b11010 6
1+
#600
0+
#610
b10001 4
b11011 6
1+
#620
0+
0(
#630
b1 4
b11100 6
1+
#640
0+
1&
#650
b10001 4
b11101 6
1+
#660
0+
#670
b1 4
b11110 6
1+
#680
0+
0&
#690
b10001 4
b11111 6
1+
#700
0+
1&
#710
b1 4
b10 5
b100000 6
1+
#720
0+
#730
b1110 .
b111111 /
b100001 0
b1111001 1
b100011 2
b1011 3
b0 6
b10 -
1+
#740
0+
1*
#750
1+
#760
0+
#770
1+
#780
0+
#790
1+
#800
0+
0&
#810
1+
#820
0+
#830
1+
#840
0+
#850
1+
#860
0+
#870
1+
#880
0+
#890
1+
#900
0+
#910
1+
#920
0+
#930
1+
#940
0+
#950
1+
#960
0+
#970
1+
#980
0+
#990
1+
#1000
0+
0*
#1010
1+
#1020
0+
#1030
1+
#1040
b11 5
0+
1'
#1050
b10001 4
b1111111 .
b1111111 /
b1111001 0
b1111011 2
b1110 3
b1 6
b11 -
1+
#1060
0+
#1070
b1 4
b10 6
1+
#1080
0+
#1090
b10001 4
b11 6
1+
#1100
0+
#1110
b1 4
b100 6
1+
#1120
0+
#1130
b10001 4
b101 6
1+
#1140
0+
#1150
b1 4
b110 6
1+
#1160
0+
#1170
b10001 4
b111 6
1+
#1180
0+
0'
#1190
b1 4
b1000 6
1+
#1200
0+
1$
#1210
b10001 4
b1001 6
1+
#1220
0+
#1230
b1 4
b1010 6
1+
#1240
0+
0$
#1250
b10001 4
b1011 6
1+
#1260
0+
1(
#1270
b1 4
b1100 6
1+
#1280
0+
#1290
b10001 4
b1101 6
1+
#1300
0+
#1310
b1 4
b1110 6
1+
#1320
0+
#1330
b10001 4
b1111 6
1+
#1340
0+
#1350
b1 4
b10000 6
1+
#1360
0+
#1370
b10001 4
b10001 6
1+
#1380
0+
#1390
b1 4
b10010 6
1+
#1400
0+
#1410
b10001 4
b10011 6
1+
#1420
0+
0(
#1430
b1 4
b10100 6
1+
#1440
0+
1&
#1450
b10001 4
b10101 6
1+
#1460
0+
#1470
b1 4
b10110 6
1+
#1480
0+
0&
#1490
b10001 4
b10111 6
1+
#1500
0+
