Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 23 08:03:50 2025
| Host         : nam running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|     10 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            2 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |              42 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------+------------------+------------------+----------------+
|     Clock Signal    |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------------+------------------+------------------+----------------+
|  clock_BUFG         |                      | reset_IBUF       |                1 |              6 |
|  clock_BUFG         | ir/E[0]              | reset_IBUF       |                2 |             10 |
|  clock_BUFG         | ctrl/E[0]            | reset_IBUF       |                2 |             16 |
|  clock_BUFG         | ctrl/data_out_reg[7] |                  |                2 |             16 |
|  clock_BUFG         | ir/wr                |                  |                2 |             16 |
|  ir/out_reg[7]_0[0] |                      |                  |                2 |             16 |
|  clock_BUFG         | ctrl/out_reg[0][0]   | reset_IBUF       |                5 |             26 |
+---------------------+----------------------+------------------+------------------+----------------+


