{
  "path": "/documentation/hypervisor/hv_x86_reg_t",
  "type": "Structure",
  "name": "hv_x86_reg_t",
  "desc": "The type that defines x86 architectural registers.",
  "items": [
    {
      "name": "var HV_X86_RIP: hv_x86_reg_t",
      "desc": "The value that identifies the x86 instruction pointer register."
    },
    {
      "name": "var HV_X86_RFLAGS: hv_x86_reg_t",
      "desc": "The value that identifies the x86 status register."
    },
    {
      "name": "var HV_X86_RAX: hv_x86_reg_t",
      "desc": "The value that identifies the x86 accumulator register."
    },
    {
      "name": "var HV_X86_RCX: hv_x86_reg_t",
      "desc": "The value that identifies the x86 counter register."
    },
    {
      "name": "var HV_X86_RDX: hv_x86_reg_t",
      "desc": "The value that identifies the x86 data register."
    },
    {
      "name": "var HV_X86_RBX: hv_x86_reg_t",
      "desc": "The value that identifies the x86 base register."
    },
    {
      "name": "var HV_X86_RSI: hv_x86_reg_t",
      "desc": "The value that identifies the x86 source index register."
    },
    {
      "name": "var HV_X86_RDI: hv_x86_reg_t",
      "desc": "The value that identifies the x86 destination index register."
    },
    {
      "name": "var HV_X86_RSP: hv_x86_reg_t",
      "desc": "The value that identifies the x86 stack pointer register."
    },
    {
      "name": "var HV_X86_RBP: hv_x86_reg_t",
      "desc": "The value that identifies the x86 base pointer register."
    },
    {
      "name": "var HV_X86_R8: hv_x86_reg_t",
      "desc": "The value that identifies the x86 general-purpose register R8."
    },
    {
      "name": "var HV_X86_R9: hv_x86_reg_t",
      "desc": "The value that identifies the x86 general-purpose register R9."
    },
    {
      "name": "var HV_X86_R10: hv_x86_reg_t",
      "desc": "The value that identifies the x86 general-purpose register R10."
    },
    {
      "name": "var HV_X86_R11: hv_x86_reg_t",
      "desc": "The value that identifies the x86 general-purpose register R11."
    },
    {
      "name": "var HV_X86_R12: hv_x86_reg_t",
      "desc": "The value that identifies the x86 general-purpose register R12."
    },
    {
      "name": "var HV_X86_R13: hv_x86_reg_t",
      "desc": "The value that identifies the x86 general-purpose register R13."
    },
    {
      "name": "var HV_X86_R14: hv_x86_reg_t",
      "desc": "The value that identifies the x86 general-purpose register R14."
    },
    {
      "name": "var HV_X86_R15: hv_x86_reg_t",
      "desc": "The value that identifies the x86 general-purpose register R15."
    },
    {
      "name": "var HV_X86_CS: hv_x86_reg_t",
      "desc": "The value that identifies the x86 code-segment register."
    },
    {
      "name": "var HV_X86_SS: hv_x86_reg_t",
      "desc": "The value that identifies the x86 stack-segment register."
    },
    {
      "name": "var HV_X86_DS: hv_x86_reg_t",
      "desc": "The value that identifies the x86 data-segment register."
    },
    {
      "name": "var HV_X86_ES: hv_x86_reg_t",
      "desc": "The value that identifies the x86 segment register ES."
    },
    {
      "name": "var HV_X86_FS: hv_x86_reg_t",
      "desc": "The value that identifies the x86 segment register FS."
    },
    {
      "name": "var HV_X86_GS: hv_x86_reg_t",
      "desc": "The value that identifies the x86 segment register GS."
    },
    {
      "name": "var HV_X86_IDT_BASE: hv_x86_reg_t",
      "desc": "The value that identifies the x86 interrupt descriptor, table-base register."
    },
    {
      "name": "var HV_X86_IDT_LIMIT: hv_x86_reg_t",
      "desc": "The value that identifies the x86 interrupt descriptor, table-base register."
    },
    {
      "name": "var HV_X86_GDT_BASE: hv_x86_reg_t",
      "desc": "The value that identifies the x86 global descriptor, table-base register."
    },
    {
      "name": "var HV_X86_GDT_LIMIT: hv_x86_reg_t",
      "desc": "The value that identifies the x86 global descriptor, table-limit register."
    },
    {
      "name": "var HV_X86_LDTR: hv_x86_reg_t",
      "desc": "The value that identifies the x86 local descriptor, table register."
    },
    {
      "name": "var HV_X86_LDT_BASE: hv_x86_reg_t",
      "desc": "The value that identifies the x86 local descriptor, table-base register."
    },
    {
      "name": "var HV_X86_LDT_LIMIT: hv_x86_reg_t",
      "desc": "The value that identifies the x86 local descriptor, table-limit register."
    },
    {
      "name": "var HV_X86_LDT_AR: hv_x86_reg_t",
      "desc": "The value that identifies the x86 local descriptor table, access-rights register."
    },
    {
      "name": "var HV_X86_TR: hv_x86_reg_t",
      "desc": "The value that identifies the x86 task register."
    },
    {
      "name": "var HV_X86_TSS_BASE: hv_x86_reg_t",
      "desc": "The value that identifies the x86 task-state, segment-base register."
    },
    {
      "name": "var HV_X86_TSS_LIMIT: hv_x86_reg_t",
      "desc": "The value that identifies the x86 task state segment limit register."
    },
    {
      "name": "var HV_X86_TSS_AR: hv_x86_reg_t",
      "desc": "The value that identifies the x86 task-state, segment-access, rights register."
    },
    {
      "name": "var HV_X86_CR0: hv_x86_reg_t",
      "desc": "The value that identifies the x86 control-register CR0."
    },
    {
      "name": "var HV_X86_CR1: hv_x86_reg_t",
      "desc": "The value that identifies the x86 control-register CR1."
    },
    {
      "name": "var HV_X86_CR2: hv_x86_reg_t",
      "desc": "The value that identifies the x86 control-register CR2."
    },
    {
      "name": "var HV_X86_CR3: hv_x86_reg_t",
      "desc": "The value that identifies the x86 control-register CR3."
    },
    {
      "name": "var HV_X86_CR4: hv_x86_reg_t",
      "desc": "The value that identifies the x86 control-register CR4."
    },
    {
      "name": "var HV_X86_DR0: hv_x86_reg_t",
      "desc": "The value that identifies the x86 debug-register DR0."
    },
    {
      "name": "var HV_X86_DR1: hv_x86_reg_t",
      "desc": "The value that identifies the x86 debug-register DR1."
    },
    {
      "name": "var HV_X86_DR2: hv_x86_reg_t",
      "desc": "The value that identifies the x86 debug-register DR2."
    },
    {
      "name": "var HV_X86_DR3: hv_x86_reg_t",
      "desc": "The value that identifies the x86 debug-register DR3."
    },
    {
      "name": "var HV_X86_DR4: hv_x86_reg_t",
      "desc": "The value that identifies the x86 debug-register DR4."
    },
    {
      "name": "var HV_X86_DR5: hv_x86_reg_t",
      "desc": "The value that identifies the x86 debug-register DR5."
    },
    {
      "name": "var HV_X86_DR6: hv_x86_reg_t",
      "desc": "The value that identifies the x86 debug-register DR6."
    },
    {
      "name": "var HV_X86_DR7: hv_x86_reg_t",
      "desc": "The value that identifies the x86 debug-register DR7."
    },
    {
      "name": "var HV_X86_TPR: hv_x86_reg_t",
      "desc": "The value that identifies the x86 task-priority register."
    },
    {
      "name": "var HV_X86_XCR0: hv_x86_reg_t",
      "desc": "The value that identifies the x86 extended-control register."
    },
    {
      "name": "var HV_X86_REGISTERS_MAX: hv_x86_reg_t",
      "desc": "The value that identifies the maximum value of x86 register constants."
    },
    {
      "name": "init(UInt32)",
      "desc": "Creates a new x86 architectural register instance."
    },
    {
      "name": "init(rawValue: UInt32)",
      "desc": "Creates a new x86 architectural register instance."
    },
    {
      "name": "var rawValue: UInt32",
      "desc": "An unsigned 32-bit integer representing the x86 architectural registers."
    }
  ],
  "declaration": "struct hv_x86_reg_t",
  "conformsTo": [
    "Equatable",
    "RawRepresentable"
  ]
}