# system info nios2 on 2026.02.27.22:37:45
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1772203031
#
#
# Files generated for nios2 on 2026.02.27.22:37:45
files:
filepath,kind,attributes,module,is_top
nios2/simulation/nios2.vhd,VHDL,,nios2,true
nios2/simulation/submodules/nios2_nios2.vhd,VHDL,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_jtag_debug_module_wrapper.vhd,VHDL,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_nios2_waves.do,OTHER,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_rf_ram_a.dat,DAT,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_ociram_default_contents.hex,HEX,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_rf_ram_a.mif,MIF,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_rf_ram_b.hex,HEX,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_oci_test_bench.vhd,VHDL,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_jtag_debug_module_tck.vhd,VHDL,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_rf_ram_a.hex,HEX,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_jtag_debug_module_sysclk.vhd,VHDL,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_rf_ram_b.mif,MIF,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_ociram_default_contents.dat,DAT,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_test_bench.vhd,VHDL,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2.sdc,SDC,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_ociram_default_contents.mif,MIF,,nios2_nios2,false
nios2/simulation/submodules/nios2_nios2_rf_ram_b.dat,DAT,,nios2_nios2,false
nios2/simulation/submodules/nios2_RAM.vhd,VHDL,,nios2_RAM,false
nios2/simulation/submodules/nios2_RAM.hex,HEX,,nios2_RAM,false
nios2/simulation/submodules/nios2_JUART.vhd,VHDL,,nios2_JUART,false
nios2/simulation/submodules/nios2_LED_PIO.vhd,VHDL,,nios2_LED_PIO,false
nios2/simulation/submodules/nios2_mm_interconnect_0.vhd,VHDL,,nios2_mm_interconnect_0,false
nios2/simulation/submodules/nios2_mm_interconnect_0_nios2_jtag_debug_module_translator.vhd,VHDL,,nios2_mm_interconnect_0,false
nios2/simulation/submodules/nios2_mm_interconnect_0_juart_avalon_jtag_slave_translator.vhd,VHDL,,nios2_mm_interconnect_0,false
nios2/simulation/submodules/nios2_mm_interconnect_0_led_pio_s1_translator.vhd,VHDL,,nios2_mm_interconnect_0,false
nios2/simulation/submodules/nios2_mm_interconnect_0_ram_s1_translator.vhd,VHDL,,nios2_mm_interconnect_0,false
nios2/simulation/submodules/nios2_mm_interconnect_0_nios2_instruction_master_translator.vhd,VHDL,,nios2_mm_interconnect_0,false
nios2/simulation/submodules/nios2_mm_interconnect_0_nios2_data_master_translator.vhd,VHDL,,nios2_mm_interconnect_0,false
nios2/simulation/submodules/nios2_irq_mapper.vho,VHDL,,nios2_irq_mapper,false
nios2/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
nios2/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
nios2/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
nios2/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
nios2/simulation/submodules/cadence/altera_reset_controller.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
nios2/simulation/submodules/cadence/altera_reset_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
nios2/simulation/submodules/synopsys/altera_reset_controller.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
nios2/simulation/submodules/synopsys/altera_reset_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
nios2/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
nios2/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
nios2/simulation/submodules/cadence/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_master_translator,false
nios2/simulation/submodules/synopsys/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_master_translator,false
nios2/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
nios2/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
nios2/simulation/submodules/cadence/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_slave_translator,false
nios2/simulation/submodules/synopsys/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_slave_translator,false
nios2/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
nios2/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
nios2/simulation/submodules/cadence/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_master_agent,false
nios2/simulation/submodules/synopsys/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_master_agent,false
nios2/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
nios2/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
nios2/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
nios2/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
nios2/simulation/submodules/cadence/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_slave_agent,false
nios2/simulation/submodules/cadence/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_slave_agent,false
nios2/simulation/submodules/synopsys/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_slave_agent,false
nios2/simulation/submodules/synopsys/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_slave_agent,false
nios2/simulation/submodules/nios2_mm_interconnect_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,nios2_mm_interconnect_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
nios2/simulation/submodules/nios2_mm_interconnect_0_addr_router.vho,VHDL,,nios2_mm_interconnect_0_addr_router,false
nios2/simulation/submodules/nios2_mm_interconnect_0_id_router.vho,VHDL,,nios2_mm_interconnect_0_id_router,false
nios2/simulation/submodules/nios2_mm_interconnect_0_cmd_xbar_demux.vho,VHDL,,nios2_mm_interconnect_0_cmd_xbar_demux,false
nios2/simulation/submodules/nios2_mm_interconnect_0_cmd_xbar_mux.vho,VHDL,,nios2_mm_interconnect_0_cmd_xbar_mux,false
nios2/simulation/submodules/nios2_mm_interconnect_0_rsp_xbar_demux.vho,VHDL,,nios2_mm_interconnect_0_rsp_xbar_demux,false
nios2/simulation/submodules/nios2_mm_interconnect_0_rsp_xbar_mux.vho,VHDL,,nios2_mm_interconnect_0_rsp_xbar_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios2.nios2,nios2_nios2
nios2.RAM,nios2_RAM
nios2.JUART,nios2_JUART
nios2.LED_PIO,nios2_LED_PIO
nios2.mm_interconnect_0,nios2_mm_interconnect_0
nios2.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
nios2.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
nios2.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
nios2.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
nios2.mm_interconnect_0.nios2_jtag_debug_module_translator,altera_merlin_slave_translator
nios2.mm_interconnect_0.JUART_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios2.mm_interconnect_0.LED_PIO_s1_translator,altera_merlin_slave_translator
nios2.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
nios2.mm_interconnect_0.nios2_jtag_debug_module_translator,altera_merlin_slave_translator
nios2.mm_interconnect_0.JUART_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios2.mm_interconnect_0.LED_PIO_s1_translator,altera_merlin_slave_translator
nios2.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
nios2.mm_interconnect_0.nios2_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios2.mm_interconnect_0.nios2_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios2.mm_interconnect_0.nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios2.mm_interconnect_0.JUART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios2.mm_interconnect_0.LED_PIO_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios2.mm_interconnect_0.RAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios2.mm_interconnect_0.nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,nios2_mm_interconnect_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
nios2.mm_interconnect_0.JUART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,nios2_mm_interconnect_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
nios2.mm_interconnect_0.LED_PIO_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios2_mm_interconnect_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
nios2.mm_interconnect_0.RAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios2_mm_interconnect_0_nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
nios2.mm_interconnect_0.addr_router,nios2_mm_interconnect_0_addr_router
nios2.mm_interconnect_0.addr_router_001,nios2_mm_interconnect_0_addr_router
nios2.mm_interconnect_0.id_router,nios2_mm_interconnect_0_id_router
nios2.mm_interconnect_0.id_router_001,nios2_mm_interconnect_0_id_router
nios2.mm_interconnect_0.id_router_002,nios2_mm_interconnect_0_id_router
nios2.mm_interconnect_0.id_router_003,nios2_mm_interconnect_0_id_router
nios2.mm_interconnect_0.cmd_xbar_demux,nios2_mm_interconnect_0_cmd_xbar_demux
nios2.mm_interconnect_0.cmd_xbar_demux_001,nios2_mm_interconnect_0_cmd_xbar_demux
nios2.mm_interconnect_0.cmd_xbar_mux,nios2_mm_interconnect_0_cmd_xbar_mux
nios2.mm_interconnect_0.cmd_xbar_mux_001,nios2_mm_interconnect_0_cmd_xbar_mux
nios2.mm_interconnect_0.cmd_xbar_mux_002,nios2_mm_interconnect_0_cmd_xbar_mux
nios2.mm_interconnect_0.cmd_xbar_mux_003,nios2_mm_interconnect_0_cmd_xbar_mux
nios2.mm_interconnect_0.rsp_xbar_demux,nios2_mm_interconnect_0_rsp_xbar_demux
nios2.mm_interconnect_0.rsp_xbar_demux_001,nios2_mm_interconnect_0_rsp_xbar_demux
nios2.mm_interconnect_0.rsp_xbar_demux_002,nios2_mm_interconnect_0_rsp_xbar_demux
nios2.mm_interconnect_0.rsp_xbar_demux_003,nios2_mm_interconnect_0_rsp_xbar_demux
nios2.mm_interconnect_0.rsp_xbar_mux,nios2_mm_interconnect_0_rsp_xbar_mux
nios2.mm_interconnect_0.rsp_xbar_mux_001,nios2_mm_interconnect_0_rsp_xbar_mux
nios2.irq_mapper,nios2_irq_mapper
nios2.rst_controller,altera_reset_controller
