Vivado Simulator 2017.3
Time resolution is 1 ps
                   0 << Starting the Simulation >>
                   0 rstn=0, axi_arready=x, axi_arvalid=0, axi_rddata=xxxxxxxx
                  10 rstn=0, axi_arready=0, axi_arvalid=0, axi_rddata=00000000
                  50 rstn=1, axi_arready=0, axi_arvalid=0, axi_rddata=00000000
                 150 rstn=1, axi_arready=1, axi_arvalid=1, axi_rddata=00000000
                 170 rstn=1, axi_arready=0, axi_arvalid=0, axi_rddata=000003ff
                 270 rstn=1, axi_arready=1, axi_arvalid=1, axi_rddata=000003ff
                 290 rstn=1, axi_arready=0, axi_arvalid=0, axi_rddata=000003f7
                 390 rstn=1, axi_arready=1, axi_arvalid=1, axi_rddata=000003f7
                 410 rstn=1, axi_arready=0, axi_arvalid=0, axi_rddata=000003e7
                 510 rstn=1, axi_arready=1, axi_arvalid=1, axi_rddata=000003e7
                 530 rstn=1, axi_arready=0, axi_arvalid=0, axi_rddata=fe3fffed
                 630 rstn=1, axi_arready=1, axi_arvalid=1, axi_rddata=fe3fffed
                 650 rstn=1, axi_arready=0, axi_arvalid=0, axi_rddata=fc3fffdd
                 750 rstn=1, axi_arready=1, axi_arvalid=1, axi_rddata=fc3fffdd
                 770 rstn=1, axi_arready=0, axi_arvalid=0, axi_rddata=00000307
                 870 rstn=1, axi_arready=1, axi_arvalid=1, axi_rddata=00000307
                 890 rstn=1, axi_arready=0, axi_arvalid=0, axi_rddata=00000207
_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: bram_test_wrapper.bram_test_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
