//[File]            : ip1_bn0_wf_mib_top.h
//[Revision time]   : Tue Nov 23 13:59:34 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __IP1_BN0_WF_MIB_TOP_REGS_H__
#define __IP1_BN0_WF_MIB_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif



#define IP1_BN0_WF_MIB_TOP_BASE                                0x830ed000

#define IP1_BN0_WF_MIB_TOP_M0SCR0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x000) // D000
#define IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x004) // D004
#define IP1_BN0_WF_MIB_TOP_M0SCR2_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x008) // D008
#define IP1_BN0_WF_MIB_TOP_CTCR_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x010) // D010
#define IP1_BN0_WF_MIB_TOP_MCR_ADDR                            (IP1_BN0_WF_MIB_TOP_BASE + 0x01C) // D01C
#define IP1_BN0_WF_MIB_TOP_M0SDR6_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x020) // D020
#define IP1_BN0_WF_MIB_TOP_M0SDR9_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x024) // D024
#define IP1_BN0_WF_MIB_TOP_MNCR_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x028) // D028
#define IP1_BN0_WF_MIB_TOP_M0SDR18_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x030) // D030
#define IP1_BN0_WF_MIB_TOP_M0SDR59_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x034) // D034
#define IP1_BN0_WF_MIB_TOP_M2PTTCR_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x040) // D040
#define IP1_BN0_WF_MIB_TOP_M2PITCR_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x044) // D044
#define IP1_BN0_WF_MIB_TOP_M0SDR45_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x048) // D048
#define IP1_BN0_WF_MIB_TOP_M0SDR44_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x04C) // D04C
#define IP1_BN0_WF_MIB_TOP_MAR0_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x050) // D050
#define IP1_BN0_WF_MIB_TOP_MAR1_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x054) // D054
#define IP1_BN0_WF_MIB_TOP_MAR2_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x058) // D058
#define IP1_BN0_WF_MIB_TOP_MAR3_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x05C) // D05C
#define IP1_BN0_WF_MIB_TOP_M0SDR46_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x060) // D060
#define IP1_BN0_WF_MIB_TOP_M0SDR47_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x064) // D064
#define IP1_BN0_WF_MIB_TOP_M0SDR48_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x068) // D068
#define IP1_BN0_WF_MIB_TOP_TXOPC0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x070) // D070
#define IP1_BN0_WF_MIB_TOP_TXOPC1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x074) // D074
#define IP1_BN0_WF_MIB_TOP_TXOPC2_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x078) // D078
#define IP1_BN0_WF_MIB_TOP_M0SDR27_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x080) // D080
#define IP1_BN0_WF_MIB_TOP_M0SDR28_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x084) // D084
#define IP1_BN0_WF_MIB_TOP_M0SDR66_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x08C) // D08C
#define IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x090) // D090
#define IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x094) // D094
#define IP1_BN0_WF_MIB_TOP_M0TABT0_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x0A0) // D0A0
#define IP1_BN0_WF_MIB_TOP_M0TABT1_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x0A4) // D0A4
#define IP1_BN0_WF_MIB_TOP_M0TABT2_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x0A8) // D0A8
#define IP1_BN0_WF_MIB_TOP_M0TABT3_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x0AC) // D0AC
#define IP1_BN0_WF_MIB_TOP_TRARC0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x0B0) // D0B0
#define IP1_BN0_WF_MIB_TOP_TRARC1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x0B4) // D0B4
#define IP1_BN0_WF_MIB_TOP_TRARC2_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x0B8) // D0B8
#define IP1_BN0_WF_MIB_TOP_TRARC3_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x0BC) // D0BC
#define IP1_BN0_WF_MIB_TOP_TRARC4_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x0C0) // D0C0
#define IP1_BN0_WF_MIB_TOP_TRARC5_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x0C4) // D0C4
#define IP1_BN0_WF_MIB_TOP_TRARC6_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x0C8) // D0C8
#define IP1_BN0_WF_MIB_TOP_TRARC7_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x0CC) // D0CC
#define IP1_BN0_WF_MIB_TOP_MMCR_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x0F0) // D0F0
#define IP1_BN0_WF_MIB_TOP_MVCR_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x3FC) // D3FC
#define IP1_BN0_WF_MIB_TOP_BTOCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x400) // D400
#define IP1_BN0_WF_MIB_TOP_BTBCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x450) // D450
#define IP1_BN0_WF_MIB_TOP_BTMRCR_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x4A0) // D4A0
#define IP1_BN0_WF_MIB_TOP_BTDRCR_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x4F0) // D4F0
#define IP1_BN0_WF_MIB_TOP_BTCCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x540) // D540
#define IP1_BN0_WF_MIB_TOP_BTDCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x590) // D590
#define IP1_BN0_WF_MIB_TOP_BTCR_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x5A0) // D5A0
#define IP1_BN0_WF_MIB_TOP_BTFCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x5B0) // D5B0
#define IP1_BN0_WF_MIB_TOP_BFTCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x5C0) // D5C0
#define IP1_BN0_WF_MIB_TOP_BFTFCR_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x5D0) // D5D0
#define IP1_BN0_WF_MIB_TOP_BTSCR0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x5E0) // D5E0
#define IP1_BN0_WF_MIB_TOP_BTSCR1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x5F0) // D5F0
#define IP1_BN0_WF_MIB_TOP_BTSCR2_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x600) // D600
#define IP1_BN0_WF_MIB_TOP_BTSCR3_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x610) // D610
#define IP1_BN0_WF_MIB_TOP_BTSCR4_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x620) // D620
#define IP1_BN0_WF_MIB_TOP_BATMCR_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x630) // D630
#define IP1_BN0_WF_MIB_TOP_BTBMTCR_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0x670) // D670
#define IP1_BN0_WF_MIB_TOP_ATCR_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x680) // D680
#define IP1_BN0_WF_MIB_TOP_ATRCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x690) // D690
#define IP1_BN0_WF_MIB_TOP_ATDCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6A0) // D6A0
#define IP1_BN0_WF_MIB_TOP_TSCR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6B0) // D6B0
#define IP1_BN0_WF_MIB_TOP_TSCR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6B4) // D6B4
#define IP1_BN0_WF_MIB_TOP_TSCR2_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6B8) // D6B8
#define IP1_BN0_WF_MIB_TOP_TSCR3_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6BC) // D6BC
#define IP1_BN0_WF_MIB_TOP_TSCR4_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6C0) // D6C0
#define IP1_BN0_WF_MIB_TOP_TSCR5_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6C4) // D6C4
#define IP1_BN0_WF_MIB_TOP_TSCR6_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6C8) // D6C8
#define IP1_BN0_WF_MIB_TOP_TSCR8_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6CC) // D6CC
#define IP1_BN0_WF_MIB_TOP_TSCR7_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6D0) // D6D0
#define IP1_BN0_WF_MIB_TOP_SRC0_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x6D4) // D6D4
#define IP1_BN0_WF_MIB_TOP_SRC1_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0x6D8) // D6D8
#define IP1_BN0_WF_MIB_TOP_TSCR12_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x6E8) // D6E8
#define IP1_BN0_WF_MIB_TOP_TBCR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6EC) // D6EC
#define IP1_BN0_WF_MIB_TOP_TBCR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6F0) // D6F0
#define IP1_BN0_WF_MIB_TOP_TBCR2_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6F4) // D6F4
#define IP1_BN0_WF_MIB_TOP_TBCR3_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6F8) // D6F8
#define IP1_BN0_WF_MIB_TOP_TBCR4_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x6FC) // D6FC
#define IP1_BN0_WF_MIB_TOP_TSCR13_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x700) // D700
#define IP1_BN0_WF_MIB_TOP_TSCR14_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x704) // D704
#define IP1_BN0_WF_MIB_TOP_TSCR15_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x708) // D708
#define IP1_BN0_WF_MIB_TOP_TSCR16_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x70C) // D70C
#define IP1_BN0_WF_MIB_TOP_TSCR17_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x710) // D710
#define IP1_BN0_WF_MIB_TOP_TBSCR0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x714) // D714
#define IP1_BN0_WF_MIB_TOP_TBSCR1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x718) // D718
#define IP1_BN0_WF_MIB_TOP_TBSCR2_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x71C) // D71C
#define IP1_BN0_WF_MIB_TOP_RVSR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x720) // D720
#define IP1_BN0_WF_MIB_TOP_RVSR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x724) // D724
#define IP1_BN0_WF_MIB_TOP_TDRCR0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x728) // D728
#define IP1_BN0_WF_MIB_TOP_TDRCR1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x72C) // D72C
#define IP1_BN0_WF_MIB_TOP_TDRCR2_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x730) // D730
#define IP1_BN0_WF_MIB_TOP_TDRCR3_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x734) // D734
#define IP1_BN0_WF_MIB_TOP_TDRCR4_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x738) // D738
#define IP1_BN0_WF_MIB_TOP_RUTCR_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x73C) // D73C
#define IP1_BN0_WF_MIB_TOP_TCCSR0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x764) // D764
#define IP1_BN0_WF_MIB_TOP_TCCSR1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x768) // D768
#define IP1_BN0_WF_MIB_TOP_TCCSR2_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x76C) // D76C
#define IP1_BN0_WF_MIB_TOP_TCCSR3_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x770) // D770
#define IP1_BN0_WF_MIB_TOP_TCCSR4_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x774) // D774
#define IP1_BN0_WF_MIB_TOP_TCCSR5_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x778) // D778
#define IP1_BN0_WF_MIB_TOP_TCCSR6_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x77C) // D77C
#define IP1_BN0_WF_MIB_TOP_TCCSR7_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x780) // D780
#define IP1_BN0_WF_MIB_TOP_TCCSR8_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x784) // D784
#define IP1_BN0_WF_MIB_TOP_BTSCR5_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x788) // D788
#define IP1_BN0_WF_MIB_TOP_BTSCR6_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x798) // D798
#define IP1_BN0_WF_MIB_TOP_RSCR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x7A8) // D7A8
#define IP1_BN0_WF_MIB_TOP_RSCR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x7AC) // D7AC
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7B0) // D7B0
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7B4) // D7B4
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7B8) // D7B8
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7BC) // D7BC
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7C0) // D7C0
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7C4) // D7C4
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7C8) // D7C8
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7CC) // D7CC
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7D0) // D7D0
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7D4) // D7D4
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7D8) // D7D8
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7DC) // D7DC
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7E0) // D7E0
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7E4) // D7E4
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7E8) // D7E8
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7EC) // D7EC
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7F0) // D7F0
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7F4) // D7F4
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7F8) // D7F8
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x7FC) // D7FC
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x800) // D800
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x804) // D804
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x808) // D808
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x80C) // D80C
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x810) // D810
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x814) // D814
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x818) // D818
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x81C) // D81C
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x820) // D820
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x824) // D824
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x828) // D828
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x82C) // D82C
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x830) // D830
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x834) // D834
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x838) // D838
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x83C) // D83C
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x840) // D840
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x844) // D844
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x848) // D848
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x84C) // D84C
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x850) // D850
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x854) // D854
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x858) // D858
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x85C) // D85C
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x860) // D860
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x864) // D864
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x868) // D868
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x86C) // D86C
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x870) // D870
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x874) // D874
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x878) // D878
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x87C) // D87C
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x880) // D880
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x884) // D884
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x888) // D888
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x88C) // D88C
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x890) // D890
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x894) // D894
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x898) // D898
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x89C) // D89C
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8A0) // D8A0
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8A4) // D8A4
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8A8) // D8A8
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8AC) // D8AC
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8B0) // D8B0
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8B4) // D8B4
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8B8) // D8B8
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8BC) // D8BC
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8C0) // D8C0
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8C4) // D8C4
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8C8) // D8C8
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8CC) // D8CC
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8D0) // D8D0
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8D4) // D8D4
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8D8) // D8D8
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8DC) // D8DC
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8E0) // D8E0
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8E4) // D8E4
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_0_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8E8) // D8E8
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_1_ADDR                   (IP1_BN0_WF_MIB_TOP_BASE + 0x8EC) // D8EC
#define IP1_BN0_WF_MIB_TOP_RSCR2_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x8F0) // D8F0
#define IP1_BN0_WF_MIB_TOP_RSCR3_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x8F4) // D8F4
#define IP1_BN0_WF_MIB_TOP_RSCR4_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x8F8) // D8F8
#define IP1_BN0_WF_MIB_TOP_RSCR5_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x8FC) // D8FC
#define IP1_BN0_WF_MIB_TOP_RSCR6_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x900) // D900
#define IP1_BN0_WF_MIB_TOP_RSCR7_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x904) // D904
#define IP1_BN0_WF_MIB_TOP_RSCR8_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x908) // D908
#define IP1_BN0_WF_MIB_TOP_RSCR9_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x90C) // D90C
#define IP1_BN0_WF_MIB_TOP_RSCR10_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x910) // D910
#define IP1_BN0_WF_MIB_TOP_RSCR11_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x914) // D914
#define IP1_BN0_WF_MIB_TOP_RSCR12_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x918) // D918
#define IP1_BN0_WF_MIB_TOP_RSCR13_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x91C) // D91C
#define IP1_BN0_WF_MIB_TOP_RSCR14_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x920) // D920
#define IP1_BN0_WF_MIB_TOP_RSCR15_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x924) // D924
#define IP1_BN0_WF_MIB_TOP_RSCR16_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x928) // D928
#define IP1_BN0_WF_MIB_TOP_RSCR17_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x92C) // D92C
#define IP1_BN0_WF_MIB_TOP_RSCR18_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x930) // D930
#define IP1_BN0_WF_MIB_TOP_RSCR19_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x934) // D934
#define IP1_BN0_WF_MIB_TOP_RSCR20_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x938) // D938
#define IP1_BN0_WF_MIB_TOP_RSCR21_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x93C) // D93C
#define IP1_BN0_WF_MIB_TOP_RSCR22_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x940) // D940
#define IP1_BN0_WF_MIB_TOP_RSCR23_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x944) // D944
#define IP1_BN0_WF_MIB_TOP_RSCR24_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x948) // D948
#define IP1_BN0_WF_MIB_TOP_RSCR25_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x94C) // D94C
#define IP1_BN0_WF_MIB_TOP_RSCR26_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x950) // D950
#define IP1_BN0_WF_MIB_TOP_RSCR27_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x954) // D954
#define IP1_BN0_WF_MIB_TOP_RSCR28_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x958) // D958
#define IP1_BN0_WF_MIB_TOP_RSCR29_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x95C) // D95C
#define IP1_BN0_WF_MIB_TOP_RSCR30_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x960) // D960
#define IP1_BN0_WF_MIB_TOP_RSCR31_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x964) // D964
#define IP1_BN0_WF_MIB_TOP_RSCR32_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x968) // D968
#define IP1_BN0_WF_MIB_TOP_RSCR33_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x96C) // D96C
#define IP1_BN0_WF_MIB_TOP_RSCR34_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x970) // D970
#define IP1_BN0_WF_MIB_TOP_RSCR35_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x974) // D974
#define IP1_BN0_WF_MIB_TOP_RSCR36_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x978) // D978
#define IP1_BN0_WF_MIB_TOP_RSCR37_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x97C) // D97C
#define IP1_BN0_WF_MIB_TOP_RSCR39_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x980) // D980
#define IP1_BN0_WF_MIB_TOP_RSCR40_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x984) // D984
#define IP1_BN0_WF_MIB_TOP_RSCR41_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x988) // D988
#define IP1_BN0_WF_MIB_TOP_SRVCR0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x98C) // D98C
#define IP1_BN0_WF_MIB_TOP_SRVCR1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x990) // D990
#define IP1_BN0_WF_MIB_TOP_SRCPVCR0_ADDR                       (IP1_BN0_WF_MIB_TOP_BASE + 0x994) // D994
#define IP1_BN0_WF_MIB_TOP_SRCPVCR1_ADDR                       (IP1_BN0_WF_MIB_TOP_BASE + 0x998) // D998
#define IP1_BN0_WF_MIB_TOP_SRTRCR_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x99C) // D99C
#define IP1_BN0_WF_MIB_TOP_OPCR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9A0) // D9A0
#define IP1_BN0_WF_MIB_TOP_OPCR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9A4) // D9A4
#define IP1_BN0_WF_MIB_TOP_RBCR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9A8) // D9A8
#define IP1_BN0_WF_MIB_TOP_RBCR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9AC) // D9AC
#define IP1_BN0_WF_MIB_TOP_RBCR2_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9B0) // D9B0
#define IP1_BN0_WF_MIB_TOP_RBCR3_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9B4) // D9B4
#define IP1_BN0_WF_MIB_TOP_RBCR4_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9B8) // D9B8
#define IP1_BN0_WF_MIB_TOP_RBSCR0_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x9BC) // D9BC
#define IP1_BN0_WF_MIB_TOP_RBSCR1_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x9C0) // D9C0
#define IP1_BN0_WF_MIB_TOP_RSCR42_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x9C4) // D9C4
#define IP1_BN0_WF_MIB_TOP_RSCR43_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x9C8) // D9C8
#define IP1_BN0_WF_MIB_TOP_BSCR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9CC) // D9CC
#define IP1_BN0_WF_MIB_TOP_BSCR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9D0) // D9D0
#define IP1_BN0_WF_MIB_TOP_BSCR2_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9D4) // D9D4
#define IP1_BN0_WF_MIB_TOP_BSCR3_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9D8) // D9D8
#define IP1_BN0_WF_MIB_TOP_BSCR4_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9DC) // D9DC
#define IP1_BN0_WF_MIB_TOP_BSCR5_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9E0) // D9E0
#define IP1_BN0_WF_MIB_TOP_BSCR6_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9E4) // D9E4
#define IP1_BN0_WF_MIB_TOP_BSCR7_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9E8) // D9E8
#define IP1_BN0_WF_MIB_TOP_BSCR8_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9EC) // D9EC
#define IP1_BN0_WF_MIB_TOP_BSCR9_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0x9F0) // D9F0
#define IP1_BN0_WF_MIB_TOP_BSCR10_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x9F4) // D9F4
#define IP1_BN0_WF_MIB_TOP_BSCR11_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x9F8) // D9F8
#define IP1_BN0_WF_MIB_TOP_BSCR12_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0x9FC) // D9FC
#define IP1_BN0_WF_MIB_TOP_BSCR13_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA00) // DA00
#define IP1_BN0_WF_MIB_TOP_BSCR14_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA04) // DA04
#define IP1_BN0_WF_MIB_TOP_BSCR15_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA08) // DA08
#define IP1_BN0_WF_MIB_TOP_BSCR16_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA0C) // DA0C
#define IP1_BN0_WF_MIB_TOP_BSCR17_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA10) // DA10
#define IP1_BN0_WF_MIB_TOP_BSCR18_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA14) // DA14
#define IP1_BN0_WF_MIB_TOP_BSCR19_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA18) // DA18
#define IP1_BN0_WF_MIB_TOP_TSCR18_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA1C) // DA1C
#define IP1_BN0_WF_MIB_TOP_RSCR38_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA20) // DA20
#define IP1_BN0_WF_MIB_TOP_TRDR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA24) // DA24
#define IP1_BN0_WF_MIB_TOP_TRDR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA28) // DA28
#define IP1_BN0_WF_MIB_TOP_TRDR2_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA2C) // DA2C
#define IP1_BN0_WF_MIB_TOP_TRDR3_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA30) // DA30
#define IP1_BN0_WF_MIB_TOP_TRDR4_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA34) // DA34
#define IP1_BN0_WF_MIB_TOP_TRDR5_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA38) // DA38
#define IP1_BN0_WF_MIB_TOP_TRDR6_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA3C) // DA3C
#define IP1_BN0_WF_MIB_TOP_TRDR7_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA40) // DA40
#define IP1_BN0_WF_MIB_TOP_TRDR8_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA44) // DA44
#define IP1_BN0_WF_MIB_TOP_TRDR9_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA48) // DA48
#define IP1_BN0_WF_MIB_TOP_TRDR10_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA4C) // DA4C
#define IP1_BN0_WF_MIB_TOP_TRDR11_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA50) // DA50
#define IP1_BN0_WF_MIB_TOP_TRDR12_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA54) // DA54
#define IP1_BN0_WF_MIB_TOP_TRDR13_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA58) // DA58
#define IP1_BN0_WF_MIB_TOP_TRDR14_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA5C) // DA5C
#define IP1_BN0_WF_MIB_TOP_TRDR15_ADDR                         (IP1_BN0_WF_MIB_TOP_BASE + 0xA60) // DA60
#define IP1_BN0_WF_MIB_TOP_MSR0_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0xA64) // DA64
#define IP1_BN0_WF_MIB_TOP_MSR1_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0xA68) // DA68
#define IP1_BN0_WF_MIB_TOP_MSR2_ADDR                           (IP1_BN0_WF_MIB_TOP_BASE + 0xA6C) // DA6C
#define IP1_BN0_WF_MIB_TOP_MCTR5_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA70) // DA70
#define IP1_BN0_WF_MIB_TOP_MCTR6_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA74) // DA74
#define IP1_BN0_WF_MIB_TOP_MCTR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA78) // DA78
#define IP1_BN0_WF_MIB_TOP_MCTR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA7C) // DA7C
#define IP1_BN0_WF_MIB_TOP_MCTR2_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA80) // DA80
#define IP1_BN0_WF_MIB_TOP_MCTR3_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA84) // DA84
#define IP1_BN0_WF_MIB_TOP_MCTR4_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xA88) // DA88
#define IP1_BN0_WF_MIB_TOP_MCS2TR0_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xA8C) // DA8C
#define IP1_BN0_WF_MIB_TOP_MCS2TR1_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xA90) // DA90
#define IP1_BN0_WF_MIB_TOP_MCS2TR2_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xA94) // DA94
#define IP1_BN0_WF_MIB_TOP_MCS2TR3_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xA98) // DA98
#define IP1_BN0_WF_MIB_TOP_MCS2TR4_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xA9C) // DA9C
#define IP1_BN0_WF_MIB_TOP_MCS2TR5_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xAA0) // DAA0
#define IP1_BN0_WF_MIB_TOP_MCS2TR6_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xAA4) // DAA4
#define IP1_BN0_WF_MIB_TOP_MCS2TR7_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xAA8) // DAA8
#define IP1_BN0_WF_MIB_TOP_MCS2TR8_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xAAC) // DAAC
#define IP1_BN0_WF_MIB_TOP_MCS2TR9_ADDR                        (IP1_BN0_WF_MIB_TOP_BASE + 0xAB0) // DAB0
#define IP1_BN0_WF_MIB_TOP_MCS2TR10_ADDR                       (IP1_BN0_WF_MIB_TOP_BASE + 0xAB4) // DAB4
#define IP1_BN0_WF_MIB_TOP_MCS2TR11_ADDR                       (IP1_BN0_WF_MIB_TOP_BASE + 0xAB8) // DAB8
#define IP1_BN0_WF_MIB_TOP_MCS2TR12_ADDR                       (IP1_BN0_WF_MIB_TOP_BASE + 0xABC) // DABC
#define IP1_BN0_WF_MIB_TOP_MCS2TR13_ADDR                       (IP1_BN0_WF_MIB_TOP_BASE + 0xAC0) // DAC0
#define IP1_BN0_WF_MIB_TOP_MCS2TR14_ADDR                       (IP1_BN0_WF_MIB_TOP_BASE + 0xAC4) // DAC4
#define IP1_BN0_WF_MIB_TOP_MCS2TR15_ADDR                       (IP1_BN0_WF_MIB_TOP_BASE + 0xAC8) // DAC8
#define IP1_BN0_WF_MIB_TOP_ASCR0_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xACC) // DACC
#define IP1_BN0_WF_MIB_TOP_ASCR1_ADDR                          (IP1_BN0_WF_MIB_TOP_BASE + 0xAD0) // DAD0




#define IP1_BN0_WF_MIB_TOP_M0SCR0_MIB_COUNTER_RD_CONTROL_ADDR  IP1_BN0_WF_MIB_TOP_M0SCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR0_MIB_COUNTER_RD_CONTROL_MASK  0x80000000                // MIB_COUNTER_RD_CONTROL[31]
#define IP1_BN0_WF_MIB_TOP_M0SCR0_MIB_COUNTER_RD_CONTROL_SHFT  31
#define IP1_BN0_WF_MIB_TOP_M0SCR0_PED_TIME_EN_ADDR             IP1_BN0_WF_MIB_TOP_M0SCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR0_PED_TIME_EN_MASK             0x70000000                // PED_TIME_EN[30..28]
#define IP1_BN0_WF_MIB_TOP_M0SCR0_PED_TIME_EN_SHFT             28
#define IP1_BN0_WF_MIB_TOP_M0SCR0_OFDM_CCK_MDRDY_TIME_EN_ADDR  IP1_BN0_WF_MIB_TOP_M0SCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR0_OFDM_CCK_MDRDY_TIME_EN_MASK  0x0E000000                // OFDM_CCK_MDRDY_TIME_EN[27..25]
#define IP1_BN0_WF_MIB_TOP_M0SCR0_OFDM_CCK_MDRDY_TIME_EN_SHFT  25
#define IP1_BN0_WF_MIB_TOP_M0SCR0_ARB_TX_RWP_COUNT_EN_ADDR     IP1_BN0_WF_MIB_TOP_M0SCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR0_ARB_TX_RWP_COUNT_EN_MASK     0x00040000                // ARB_TX_RWP_COUNT_EN[18]
#define IP1_BN0_WF_MIB_TOP_M0SCR0_ARB_TX_RWP_COUNT_EN_SHFT     18
#define IP1_BN0_WF_MIB_TOP_M0SCR0_CCA_NAV_TX_TIME_EN_ADDR      IP1_BN0_WF_MIB_TOP_M0SCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR0_CCA_NAV_TX_TIME_EN_MASK      0x0001C000                // CCA_NAV_TX_TIME_EN[16..14]
#define IP1_BN0_WF_MIB_TOP_M0SCR0_CCA_NAV_TX_TIME_EN_SHFT      14
#define IP1_BN0_WF_MIB_TOP_M0SCR0_PSCCA_TIME_EN_ADDR           IP1_BN0_WF_MIB_TOP_M0SCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR0_PSCCA_TIME_EN_MASK           0x00003800                // PSCCA_TIME_EN[13..11]
#define IP1_BN0_WF_MIB_TOP_M0SCR0_PSCCA_TIME_EN_SHFT           11
#define IP1_BN0_WF_MIB_TOP_M0SCR0_CHANNEL_IDLE_COUNT_EN_ADDR   IP1_BN0_WF_MIB_TOP_M0SCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR0_CHANNEL_IDLE_COUNT_EN_MASK   0x00000008                // CHANNEL_IDLE_COUNT_EN[3]
#define IP1_BN0_WF_MIB_TOP_M0SCR0_CHANNEL_IDLE_COUNT_EN_SHFT   3

#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_CCK_COUNT_EN_ADDR       IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_CCK_COUNT_EN_MASK       0x10000000                // EIFS_CCK_COUNT_EN[28]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_CCK_COUNT_EN_SHFT       28
#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_OFDM_COUNT_EN_ADDR      IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_OFDM_COUNT_EN_MASK      0x08000000                // EIFS_OFDM_COUNT_EN[27]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_OFDM_COUNT_EN_SHFT      27
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_SX_OFF_COUNT_EN_ADDR    IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_SX_OFF_COUNT_EN_MASK    0x00800000                // OPPO_SX_OFF_COUNT_EN[23]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_SX_OFF_COUNT_EN_SHFT    23
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_TIME_COUNT_EN_ADDR IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_TIME_COUNT_EN_MASK 0x00400000                // OPPO_PS_RX_DIS_TIME_COUNT_EN[22]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_TIME_COUNT_EN_SHFT 22
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_COUNT_EN_ADDR IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_COUNT_EN_MASK 0x00200000                // OPPO_PS_RX_DIS_COUNT_EN[21]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_OPPO_PS_RX_DIS_COUNT_EN_SHFT 21
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TX_TIME_COUNT_EN_ADDR        IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TX_TIME_COUNT_EN_MASK        0x00100000                // TX_TIME_COUNT_EN[20]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TX_TIME_COUNT_EN_SHFT        20
#define IP1_BN0_WF_MIB_TOP_M0SCR1_MOZART_ED_TRIG_COUNT_EN_ADDR IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_MOZART_ED_TRIG_COUNT_EN_MASK 0x00080000                // MOZART_ED_TRIG_COUNT_EN[19]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_MOZART_ED_TRIG_COUNT_EN_SHFT 19
#define IP1_BN0_WF_MIB_TOP_M0SCR1_NON_ED_EN_ADDR               IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_NON_ED_EN_MASK               0x00010000                // NON_ED_EN[16]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_NON_ED_EN_SHFT               16
#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_SLOT_COUNT_EN_ADDR      IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_SLOT_COUNT_EN_MASK      0x00008000                // EIFS_SLOT_COUNT_EN[15]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_EIFS_SLOT_COUNT_EN_SHFT      15
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TXOP_STATUS_COUNT_EN_ADDR    IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TXOP_STATUS_COUNT_EN_MASK    0x00004000                // TXOP_STATUS_COUNT_EN[14]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TXOP_STATUS_COUNT_EN_SHFT    14
#define IP1_BN0_WF_MIB_TOP_M0SCR1_RXDUR_EN_ADDR                IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_RXDUR_EN_MASK                0x00000200                // RXDUR_EN[9]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_RXDUR_EN_SHFT                9
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TXDUR_EN_ADDR                IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TXDUR_EN_MASK                0x00000100                // TXDUR_EN[8]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_TXDUR_EN_SHFT                8
#define IP1_BN0_WF_MIB_TOP_M0SCR1_MAC2PHY_TIME_EN_ADDR         IP1_BN0_WF_MIB_TOP_M0SCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR1_MAC2PHY_TIME_EN_MASK         0x00000010                // MAC2PHY_TIME_EN[4]
#define IP1_BN0_WF_MIB_TOP_M0SCR1_MAC2PHY_TIME_EN_SHFT         4

#define IP1_BN0_WF_MIB_TOP_M0SCR2_MIB_UC2ME_DATA_NSS_ADDR      IP1_BN0_WF_MIB_TOP_M0SCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR2_MIB_UC2ME_DATA_NSS_MASK      0x000F0000                // MIB_UC2ME_DATA_NSS[19..16]
#define IP1_BN0_WF_MIB_TOP_M0SCR2_MIB_UC2ME_DATA_NSS_SHFT      16
#define IP1_BN0_WF_MIB_TOP_M0SCR2_ARB_TXCMD_UL_TXOK_COUNT_EN_ADDR IP1_BN0_WF_MIB_TOP_M0SCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR2_ARB_TXCMD_UL_TXOK_COUNT_EN_MASK 0x00001000                // ARB_TXCMD_UL_TXOK_COUNT_EN[12]
#define IP1_BN0_WF_MIB_TOP_M0SCR2_ARB_TXCMD_UL_TXOK_COUNT_EN_SHFT 12
#define IP1_BN0_WF_MIB_TOP_M0SCR2_OFDM_NON_GREEN_MDRDY_SOURCE_ADDR IP1_BN0_WF_MIB_TOP_M0SCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR2_OFDM_NON_GREEN_MDRDY_SOURCE_MASK 0x0000003C                // OFDM_NON_GREEN_MDRDY_SOURCE[5..2]
#define IP1_BN0_WF_MIB_TOP_M0SCR2_OFDM_NON_GREEN_MDRDY_SOURCE_SHFT 2
#define IP1_BN0_WF_MIB_TOP_M0SCR2_NAV_SOURCE_ADDR              IP1_BN0_WF_MIB_TOP_M0SCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SCR2_NAV_SOURCE_MASK              0x00000003                // NAV_SOURCE[1..0]
#define IP1_BN0_WF_MIB_TOP_M0SCR2_NAV_SOURCE_SHFT              0

#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_4_ADDR               IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_4_MASK               0xC0000000                // CS_ED_SEL_4[31..30]
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_4_SHFT               30
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_3_ADDR               IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_3_MASK               0x30000000                // CS_ED_SEL_3[29..28]
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_3_SHFT               28
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_2_ADDR               IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_2_MASK               0x0C000000                // CS_ED_SEL_2[27..26]
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_2_SHFT               26
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_1_ADDR               IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_1_MASK               0x03000000                // CS_ED_SEL_1[25..24]
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_1_SHFT               24
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_0_ADDR               IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_0_MASK               0x00C00000                // CS_ED_SEL_0[23..22]
#define IP1_BN0_WF_MIB_TOP_CTCR_CS_ED_SEL_0_SHFT               22
#define IP1_BN0_WF_MIB_TOP_CTCR_S160BW_CS_ED_SEL_ADDR          IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_S160BW_CS_ED_SEL_MASK          0x000C0000                // S160BW_CS_ED_SEL[19..18]
#define IP1_BN0_WF_MIB_TOP_CTCR_S160BW_CS_ED_SEL_SHFT          18
#define IP1_BN0_WF_MIB_TOP_CTCR_S80BW_CS_ED_SEL_ADDR           IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_S80BW_CS_ED_SEL_MASK           0x00030000                // S80BW_CS_ED_SEL[17..16]
#define IP1_BN0_WF_MIB_TOP_CTCR_S80BW_CS_ED_SEL_SHFT           16
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC160_CS_ED_SEL_ADDR          IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC160_CS_ED_SEL_MASK          0x0000C000                // SEC160_CS_ED_SEL[15..14]
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC160_CS_ED_SEL_SHFT          14
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC80_CS_ED_SEL_ADDR           IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC80_CS_ED_SEL_MASK           0x00003000                // SEC80_CS_ED_SEL[13..12]
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC80_CS_ED_SEL_SHFT           12
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC40_CS_ED_SEL_ADDR           IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC40_CS_ED_SEL_MASK           0x00000C00                // SEC40_CS_ED_SEL[11..10]
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC40_CS_ED_SEL_SHFT           10
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC20_CS_ED_SEL_ADDR           IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC20_CS_ED_SEL_MASK           0x00000300                // SEC20_CS_ED_SEL[9..8]
#define IP1_BN0_WF_MIB_TOP_CTCR_SEC20_CS_ED_SEL_SHFT           8
#define IP1_BN0_WF_MIB_TOP_CTCR_PRIM_CS_ED_SEL_ADDR            IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_PRIM_CS_ED_SEL_MASK            0x000000C0                // PRIM_CS_ED_SEL[7..6]
#define IP1_BN0_WF_MIB_TOP_CTCR_PRIM_CS_ED_SEL_SHFT            6
#define IP1_BN0_WF_MIB_TOP_CTCR_S40BW_CS_ED_SEL_ADDR           IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_S40BW_CS_ED_SEL_MASK           0x0000000C                // S40BW_CS_ED_SEL[3..2]
#define IP1_BN0_WF_MIB_TOP_CTCR_S40BW_CS_ED_SEL_SHFT           2
#define IP1_BN0_WF_MIB_TOP_CTCR_S20BW_CS_ED_SEL_ADDR           IP1_BN0_WF_MIB_TOP_CTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_CTCR_S20BW_CS_ED_SEL_MASK           0x00000003                // S20BW_CS_ED_SEL[1..0]
#define IP1_BN0_WF_MIB_TOP_CTCR_S20BW_CS_ED_SEL_SHFT           0

#define IP1_BN0_WF_MIB_TOP_MCR_TIMER_FLUSH_SOURCE_ADDR         IP1_BN0_WF_MIB_TOP_MCR_ADDR
#define IP1_BN0_WF_MIB_TOP_MCR_TIMER_FLUSH_SOURCE_MASK         0x00000300                // TIMER_FLUSH_SOURCE[9..8]
#define IP1_BN0_WF_MIB_TOP_MCR_TIMER_FLUSH_SOURCE_SHFT         8
#define IP1_BN0_WF_MIB_TOP_MCR_TRX_ARNG_MODE_ADDR              IP1_BN0_WF_MIB_TOP_MCR_ADDR
#define IP1_BN0_WF_MIB_TOP_MCR_TRX_ARNG_MODE_MASK              0x00000060                // TRX_ARNG_MODE[6..5]
#define IP1_BN0_WF_MIB_TOP_MCR_TRX_ARNG_MODE_SHFT              5
#define IP1_BN0_WF_MIB_TOP_MCR_MBSS_2_BSS0_ADDR                IP1_BN0_WF_MIB_TOP_MCR_ADDR
#define IP1_BN0_WF_MIB_TOP_MCR_MBSS_2_BSS0_MASK                0x00000001                // MBSS_2_BSS0[0]
#define IP1_BN0_WF_MIB_TOP_MCR_MBSS_2_BSS0_SHFT                0

#define IP1_BN0_WF_MIB_TOP_M0SDR6_EIFS_SLOT_COUNT_ADDR         IP1_BN0_WF_MIB_TOP_M0SDR6_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR6_EIFS_SLOT_COUNT_MASK         0xFFFF0000                // EIFS_SLOT_COUNT[31..16]
#define IP1_BN0_WF_MIB_TOP_M0SDR6_EIFS_SLOT_COUNT_SHFT         16
#define IP1_BN0_WF_MIB_TOP_M0SDR6_CHANNEL_IDLE_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0SDR6_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR6_CHANNEL_IDLE_COUNT_MASK      0x0000FFFF                // CHANNEL_IDLE_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR6_CHANNEL_IDLE_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0SDR9_CCA_NAV_TX_TIME_ADDR         IP1_BN0_WF_MIB_TOP_M0SDR9_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR9_CCA_NAV_TX_TIME_MASK         0x00FFFFFF                // CCA_NAV_TX_TIME[23..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR9_CCA_NAV_TX_TIME_SHFT         0

#define IP1_BN0_WF_MIB_TOP_MNCR_NAV_TIME_ADDR                  IP1_BN0_WF_MIB_TOP_MNCR_ADDR
#define IP1_BN0_WF_MIB_TOP_MNCR_NAV_TIME_MASK                  0x00FFFFFF                // NAV_TIME[23..0]
#define IP1_BN0_WF_MIB_TOP_MNCR_NAV_TIME_SHFT                  0

#define IP1_BN0_WF_MIB_TOP_M0SDR18_P_ED_TIME_ADDR              IP1_BN0_WF_MIB_TOP_M0SDR18_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR18_P_ED_TIME_MASK              0x00FFFFFF                // P_ED_TIME[23..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR18_P_ED_TIME_SHFT              0

#define IP1_BN0_WF_MIB_TOP_M0SDR59_EIFS_CCK_COUNT_ADDR         IP1_BN0_WF_MIB_TOP_M0SDR59_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR59_EIFS_CCK_COUNT_MASK         0xFFFF0000                // EIFS_CCK_COUNT[31..16]
#define IP1_BN0_WF_MIB_TOP_M0SDR59_EIFS_CCK_COUNT_SHFT         16
#define IP1_BN0_WF_MIB_TOP_M0SDR59_EIFS_OFDM_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_M0SDR59_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR59_EIFS_OFDM_COUNT_MASK        0x0000FFFF                // EIFS_OFDM_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR59_EIFS_OFDM_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_M2PTTCR_MAC2PHY_TX_TIME_ADDR        IP1_BN0_WF_MIB_TOP_M2PTTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_M2PTTCR_MAC2PHY_TX_TIME_MASK        0x00FFFFFF                // MAC2PHY_TX_TIME[23..0]
#define IP1_BN0_WF_MIB_TOP_M2PTTCR_MAC2PHY_TX_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_M2PITCR_MAC2PHY_IDLE_TIME_ADDR      IP1_BN0_WF_MIB_TOP_M2PITCR_ADDR
#define IP1_BN0_WF_MIB_TOP_M2PITCR_MAC2PHY_IDLE_TIME_MASK      0x00FFFFFF                // MAC2PHY_IDLE_TIME[23..0]
#define IP1_BN0_WF_MIB_TOP_M2PITCR_MAC2PHY_IDLE_TIME_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0SDR45_TX_TIME_COUNT_ADDR          IP1_BN0_WF_MIB_TOP_M0SDR45_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR45_TX_TIME_COUNT_MASK          0x0000FFFF                // TX_TIME_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR45_TX_TIME_COUNT_SHFT          0

#define IP1_BN0_WF_MIB_TOP_M0SDR44_ED_LISTEN_BELOW_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_M0SDR44_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR44_ED_LISTEN_BELOW_COUNT_MASK  0xFFFF0000                // ED_LISTEN_BELOW_COUNT[31..16]
#define IP1_BN0_WF_MIB_TOP_M0SDR44_ED_LISTEN_BELOW_COUNT_SHFT  16
#define IP1_BN0_WF_MIB_TOP_M0SDR44_ED_LISTEN_ABOVE_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_M0SDR44_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR44_ED_LISTEN_ABOVE_COUNT_MASK  0x0000FFFF                // ED_LISTEN_ABOVE_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR44_ED_LISTEN_ABOVE_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_MAR0_TXDUR_AIRTIME_ADDR             IP1_BN0_WF_MIB_TOP_MAR0_ADDR
#define IP1_BN0_WF_MIB_TOP_MAR0_TXDUR_AIRTIME_MASK             0x00FFFFFF                // TXDUR_AIRTIME[23..0]
#define IP1_BN0_WF_MIB_TOP_MAR0_TXDUR_AIRTIME_SHFT             0

#define IP1_BN0_WF_MIB_TOP_MAR1_TXDUR_BACKOFF_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MAR1_ADDR
#define IP1_BN0_WF_MIB_TOP_MAR1_TXDUR_BACKOFF_TIME_MASK        0x00FFFFFF                // TXDUR_BACKOFF_TIME[23..0]
#define IP1_BN0_WF_MIB_TOP_MAR1_TXDUR_BACKOFF_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MAR2_RXDUR_AIRTIME_ADDR             IP1_BN0_WF_MIB_TOP_MAR2_ADDR
#define IP1_BN0_WF_MIB_TOP_MAR2_RXDUR_AIRTIME_MASK             0x00FFFFFF                // RXDUR_AIRTIME[23..0]
#define IP1_BN0_WF_MIB_TOP_MAR2_RXDUR_AIRTIME_SHFT             0

#define IP1_BN0_WF_MIB_TOP_MAR3_RXDUR_BACKOFF_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MAR3_ADDR
#define IP1_BN0_WF_MIB_TOP_MAR3_RXDUR_BACKOFF_TIME_MASK        0x00FFFFFF                // RXDUR_BACKOFF_TIME[23..0]
#define IP1_BN0_WF_MIB_TOP_MAR3_RXDUR_BACKOFF_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_M0SDR46_OPPO_PS_RX_DIS_COUNT_ADDR   IP1_BN0_WF_MIB_TOP_M0SDR46_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR46_OPPO_PS_RX_DIS_COUNT_MASK   0x0000FFFF                // OPPO_PS_RX_DIS_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR46_OPPO_PS_RX_DIS_COUNT_SHFT   0

#define IP1_BN0_WF_MIB_TOP_M0SDR47_OPPO_PS_RX_DIS_TIME_COUNT_ADDR IP1_BN0_WF_MIB_TOP_M0SDR47_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR47_OPPO_PS_RX_DIS_TIME_COUNT_MASK 0x03FFFFFF                // OPPO_PS_RX_DIS_TIME_COUNT[25..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR47_OPPO_PS_RX_DIS_TIME_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_M0SDR48_OPPO_SX_OFF_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0SDR48_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR48_OPPO_SX_OFF_COUNT_MASK      0x0000FFFF                // OPPO_SX_OFF_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR48_OPPO_SX_OFF_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_TXOPC0_TXOP_BURST_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_TXOPC0_ADDR
#define IP1_BN0_WF_MIB_TOP_TXOPC0_TXOP_BURST_COUNT_MASK        0xFFFF0000                // TXOP_BURST_COUNT[31..16]
#define IP1_BN0_WF_MIB_TOP_TXOPC0_TXOP_BURST_COUNT_SHFT        16
#define IP1_BN0_WF_MIB_TOP_TXOPC0_TXOP_INIT_COUNT_ADDR         IP1_BN0_WF_MIB_TOP_TXOPC0_ADDR
#define IP1_BN0_WF_MIB_TOP_TXOPC0_TXOP_INIT_COUNT_MASK         0x0000FFFF                // TXOP_INIT_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_TXOPC0_TXOP_INIT_COUNT_SHFT         0

#define IP1_BN0_WF_MIB_TOP_TXOPC1_TXOP_TXV_TOUT_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TXOPC1_ADDR
#define IP1_BN0_WF_MIB_TOP_TXOPC1_TXOP_TXV_TOUT_COUNT_MASK     0xFFFF0000                // TXOP_TXV_TOUT_COUNT[31..16]
#define IP1_BN0_WF_MIB_TOP_TXOPC1_TXOP_TXV_TOUT_COUNT_SHFT     16
#define IP1_BN0_WF_MIB_TOP_TXOPC1_TXOP_EXCEED_COUNT_ADDR       IP1_BN0_WF_MIB_TOP_TXOPC1_ADDR
#define IP1_BN0_WF_MIB_TOP_TXOPC1_TXOP_EXCEED_COUNT_MASK       0x0000FFFF                // TXOP_EXCEED_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_TXOPC1_TXOP_EXCEED_COUNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TXOPC2_TXOP_TRUNC_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_TXOPC2_ADDR
#define IP1_BN0_WF_MIB_TOP_TXOPC2_TXOP_TRUNC_COUNT_MASK        0x0000FFFF                // TXOP_TRUNC_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_TXOPC2_TXOP_TRUNC_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_M0SDR27_ARB_TX_RWP_FAIL_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_M0SDR27_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR27_ARB_TX_RWP_FAIL_COUNT_MASK  0x0000FFFF                // ARB_TX_RWP_FAIL_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR27_ARB_TX_RWP_FAIL_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_M0SDR28_ARB_TX_RWP_NEED_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_M0SDR28_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR28_ARB_TX_RWP_NEED_COUNT_MASK  0x0000FFFF                // ARB_TX_RWP_NEED_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR28_ARB_TX_RWP_NEED_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_M0SDR66_ARB_TXCMD_UL_TXOK_COUNT_ADDR IP1_BN0_WF_MIB_TOP_M0SDR66_ADDR
#define IP1_BN0_WF_MIB_TOP_M0SDR66_ARB_TXCMD_UL_TXOK_COUNT_MASK 0x0000FFFF                // ARB_TXCMD_UL_TXOK_COUNT[15..0]
#define IP1_BN0_WF_MIB_TOP_M0SDR66_ARB_TXCMD_UL_TXOK_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_3_ADDR          IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_3_MASK          0x80000000                // TX_ABORT_EN_3[31]
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_3_SHFT          31
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_3_ADDR     IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_3_MASK     0x7F000000                // TX_ABORT_SRC_SEL_3[30..24]
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_3_SHFT     24
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_2_ADDR          IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_2_MASK          0x00800000                // TX_ABORT_EN_2[23]
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_2_SHFT          23
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_2_ADDR     IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_2_MASK     0x007F0000                // TX_ABORT_SRC_SEL_2[22..16]
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_2_SHFT     16
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_1_ADDR          IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_1_MASK          0x00008000                // TX_ABORT_EN_1[15]
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_1_SHFT          15
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_1_ADDR     IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_1_MASK     0x00007F00                // TX_ABORT_SRC_SEL_1[14..8]
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_1_SHFT     8
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_0_ADDR          IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_0_MASK          0x00000080                // TX_ABORT_EN_0[7]
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_EN_0_SHFT          7
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_0_ADDR     IP1_BN0_WF_MIB_TOP_M0CABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_0_MASK     0x0000007F                // TX_ABORT_SRC_SEL_0[6..0]
#define IP1_BN0_WF_MIB_TOP_M0CABT0_TX_ABORT_SRC_SEL_0_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_7_ADDR          IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_7_MASK          0x80000000                // TX_ABORT_EN_7[31]
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_7_SHFT          31
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_7_ADDR     IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_7_MASK     0x7F000000                // TX_ABORT_SRC_SEL_7[30..24]
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_7_SHFT     24
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_6_ADDR          IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_6_MASK          0x00800000                // TX_ABORT_EN_6[23]
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_6_SHFT          23
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_6_ADDR     IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_6_MASK     0x007F0000                // TX_ABORT_SRC_SEL_6[22..16]
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_6_SHFT     16
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_5_ADDR          IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_5_MASK          0x00008000                // TX_ABORT_EN_5[15]
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_5_SHFT          15
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_5_ADDR     IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_5_MASK     0x00007F00                // TX_ABORT_SRC_SEL_5[14..8]
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_5_SHFT     8
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_4_ADDR          IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_4_MASK          0x00000080                // TX_ABORT_EN_4[7]
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_EN_4_SHFT          7
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_4_ADDR     IP1_BN0_WF_MIB_TOP_M0CABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_4_MASK     0x0000007F                // TX_ABORT_SRC_SEL_4[6..0]
#define IP1_BN0_WF_MIB_TOP_M0CABT1_TX_ABORT_SRC_SEL_4_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_1_ADDR     IP1_BN0_WF_MIB_TOP_M0TABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_1_MASK     0xFFFF0000                // TX_ABORT_COUNTER_1[31..16]
#define IP1_BN0_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_1_SHFT     16
#define IP1_BN0_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_0_ADDR     IP1_BN0_WF_MIB_TOP_M0TABT0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_0_MASK     0x0000FFFF                // TX_ABORT_COUNTER_0[15..0]
#define IP1_BN0_WF_MIB_TOP_M0TABT0_TX_ABORT_COUNTER_0_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_3_ADDR     IP1_BN0_WF_MIB_TOP_M0TABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_3_MASK     0xFFFF0000                // TX_ABORT_COUNTER_3[31..16]
#define IP1_BN0_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_3_SHFT     16
#define IP1_BN0_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_2_ADDR     IP1_BN0_WF_MIB_TOP_M0TABT1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_2_MASK     0x0000FFFF                // TX_ABORT_COUNTER_2[15..0]
#define IP1_BN0_WF_MIB_TOP_M0TABT1_TX_ABORT_COUNTER_2_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_5_ADDR     IP1_BN0_WF_MIB_TOP_M0TABT2_ADDR
#define IP1_BN0_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_5_MASK     0xFFFF0000                // TX_ABORT_COUNTER_5[31..16]
#define IP1_BN0_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_5_SHFT     16
#define IP1_BN0_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_4_ADDR     IP1_BN0_WF_MIB_TOP_M0TABT2_ADDR
#define IP1_BN0_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_4_MASK     0x0000FFFF                // TX_ABORT_COUNTER_4[15..0]
#define IP1_BN0_WF_MIB_TOP_M0TABT2_TX_ABORT_COUNTER_4_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_7_ADDR     IP1_BN0_WF_MIB_TOP_M0TABT3_ADDR
#define IP1_BN0_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_7_MASK     0xFFFF0000                // TX_ABORT_COUNTER_7[31..16]
#define IP1_BN0_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_7_SHFT     16
#define IP1_BN0_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_6_ADDR     IP1_BN0_WF_MIB_TOP_M0TABT3_ADDR
#define IP1_BN0_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_6_MASK     0x0000FFFF                // TX_ABORT_COUNTER_6[15..0]
#define IP1_BN0_WF_MIB_TOP_M0TABT3_TX_ABORT_COUNTER_6_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_ADDR          IP1_BN0_WF_MIB_TOP_TRARC0_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_MASK          0x03FF0000                // AGG_RANG_SEL_1[25..16]
#define IP1_BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_1_SHFT          16
#define IP1_BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_ADDR          IP1_BN0_WF_MIB_TOP_TRARC0_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_MASK          0x000003FF                // AGG_RANG_SEL_0[9..0]
#define IP1_BN0_WF_MIB_TOP_TRARC0_AGG_RANG_SEL_0_SHFT          0

#define IP1_BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_ADDR          IP1_BN0_WF_MIB_TOP_TRARC1_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_MASK          0x03FF0000                // AGG_RANG_SEL_3[25..16]
#define IP1_BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_3_SHFT          16
#define IP1_BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_ADDR          IP1_BN0_WF_MIB_TOP_TRARC1_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_MASK          0x000003FF                // AGG_RANG_SEL_2[9..0]
#define IP1_BN0_WF_MIB_TOP_TRARC1_AGG_RANG_SEL_2_SHFT          0

#define IP1_BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_ADDR          IP1_BN0_WF_MIB_TOP_TRARC2_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_MASK          0x03FF0000                // AGG_RANG_SEL_5[25..16]
#define IP1_BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_5_SHFT          16
#define IP1_BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_ADDR          IP1_BN0_WF_MIB_TOP_TRARC2_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_MASK          0x000003FF                // AGG_RANG_SEL_4[9..0]
#define IP1_BN0_WF_MIB_TOP_TRARC2_AGG_RANG_SEL_4_SHFT          0

#define IP1_BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_ADDR          IP1_BN0_WF_MIB_TOP_TRARC3_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_MASK          0x03FF0000                // AGG_RANG_SEL_7[25..16]
#define IP1_BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_7_SHFT          16
#define IP1_BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_ADDR          IP1_BN0_WF_MIB_TOP_TRARC3_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_MASK          0x000003FF                // AGG_RANG_SEL_6[9..0]
#define IP1_BN0_WF_MIB_TOP_TRARC3_AGG_RANG_SEL_6_SHFT          0

#define IP1_BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_ADDR          IP1_BN0_WF_MIB_TOP_TRARC4_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_MASK          0x03FF0000                // AGG_RANG_SEL_9[25..16]
#define IP1_BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_9_SHFT          16
#define IP1_BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_ADDR          IP1_BN0_WF_MIB_TOP_TRARC4_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_MASK          0x000003FF                // AGG_RANG_SEL_8[9..0]
#define IP1_BN0_WF_MIB_TOP_TRARC4_AGG_RANG_SEL_8_SHFT          0

#define IP1_BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_ADDR         IP1_BN0_WF_MIB_TOP_TRARC5_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_MASK         0x03FF0000                // AGG_RANG_SEL_11[25..16]
#define IP1_BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_11_SHFT         16
#define IP1_BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_ADDR         IP1_BN0_WF_MIB_TOP_TRARC5_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_MASK         0x000003FF                // AGG_RANG_SEL_10[9..0]
#define IP1_BN0_WF_MIB_TOP_TRARC5_AGG_RANG_SEL_10_SHFT         0

#define IP1_BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_ADDR         IP1_BN0_WF_MIB_TOP_TRARC6_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_MASK         0x03FF0000                // AGG_RANG_SEL_13[25..16]
#define IP1_BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_13_SHFT         16
#define IP1_BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_ADDR         IP1_BN0_WF_MIB_TOP_TRARC6_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_MASK         0x000003FF                // AGG_RANG_SEL_12[9..0]
#define IP1_BN0_WF_MIB_TOP_TRARC6_AGG_RANG_SEL_12_SHFT         0

#define IP1_BN0_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_ADDR         IP1_BN0_WF_MIB_TOP_TRARC7_ADDR
#define IP1_BN0_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_MASK         0x000003FF                // AGG_RANG_SEL_14[9..0]
#define IP1_BN0_WF_MIB_TOP_TRARC7_AGG_RANG_SEL_14_SHFT         0

#define IP1_BN0_WF_MIB_TOP_MMCR_MODE_ADDR                      IP1_BN0_WF_MIB_TOP_MMCR_ADDR
#define IP1_BN0_WF_MIB_TOP_MMCR_MODE_MASK                      0x80000000                // MODE[31]
#define IP1_BN0_WF_MIB_TOP_MMCR_MODE_SHFT                      31
#define IP1_BN0_WF_MIB_TOP_MMCR_RESET_ADDR                     IP1_BN0_WF_MIB_TOP_MMCR_ADDR
#define IP1_BN0_WF_MIB_TOP_MMCR_RESET_MASK                     0x00000001                // RESET[0]
#define IP1_BN0_WF_MIB_TOP_MMCR_RESET_SHFT                     0

#define IP1_BN0_WF_MIB_TOP_MVCR_VERSION_CODE_ADDR              IP1_BN0_WF_MIB_TOP_MVCR_ADDR
#define IP1_BN0_WF_MIB_TOP_MVCR_VERSION_CODE_MASK              0xFFFFFFFF                // VERSION_CODE[31..0]
#define IP1_BN0_WF_MIB_TOP_MVCR_VERSION_CODE_SHFT              0

#define IP1_BN0_WF_MIB_TOP_BTOCR_TX_OK_COUNTn_ADDR             IP1_BN0_WF_MIB_TOP_BTOCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTOCR_TX_OK_COUNTn_MASK             0xFFFFFFFF                // TX_OK_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTOCR_TX_OK_COUNTn_SHFT             0

#define IP1_BN0_WF_MIB_TOP_BTBCR_TX_BYTE_COUNTn_ADDR           IP1_BN0_WF_MIB_TOP_BTBCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTBCR_TX_BYTE_COUNTn_MASK           0xFFFFFFFF                // TX_BYTE_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTBCR_TX_BYTE_COUNTn_SHFT           0

#define IP1_BN0_WF_MIB_TOP_BTMRCR_TX_MGNT_RETRY_COUNTn_ADDR    IP1_BN0_WF_MIB_TOP_BTMRCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTMRCR_TX_MGNT_RETRY_COUNTn_MASK    0xFFFFFFFF                // TX_MGNT_RETRY_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTMRCR_TX_MGNT_RETRY_COUNTn_SHFT    0

#define IP1_BN0_WF_MIB_TOP_BTDRCR_TX_DATA_RETRY_COUNT2n_ADDR   IP1_BN0_WF_MIB_TOP_BTDRCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTDRCR_TX_DATA_RETRY_COUNT2n_MASK   0xFFFFFFFF                // TX_DATA_RETRY_COUNT2n[31..0]
#define IP1_BN0_WF_MIB_TOP_BTDRCR_TX_DATA_RETRY_COUNT2n_SHFT   0

#define IP1_BN0_WF_MIB_TOP_BTCCR_TX_CTRL_COUNTn_ADDR           IP1_BN0_WF_MIB_TOP_BTCCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTCCR_TX_CTRL_COUNTn_MASK           0xFFFFFFFF                // TX_CTRL_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTCCR_TX_CTRL_COUNTn_SHFT           0

#define IP1_BN0_WF_MIB_TOP_BTDCR_TX_DATA_COUNTn_ADDR           IP1_BN0_WF_MIB_TOP_BTDCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTDCR_TX_DATA_COUNTn_MASK           0xFFFFFFFF                // TX_DATA_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTDCR_TX_DATA_COUNTn_SHFT           0

#define IP1_BN0_WF_MIB_TOP_BTCR_TX_COUNTn_ADDR                 IP1_BN0_WF_MIB_TOP_BTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTCR_TX_COUNTn_MASK                 0xFFFFFFFF                // TX_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTCR_TX_COUNTn_SHFT                 0

#define IP1_BN0_WF_MIB_TOP_BTFCR_TX_FAIL_COUNTn_ADDR           IP1_BN0_WF_MIB_TOP_BTFCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTFCR_TX_FAIL_COUNTn_MASK           0xFFFFFFFF                // TX_FAIL_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTFCR_TX_FAIL_COUNTn_SHFT           0

#define IP1_BN0_WF_MIB_TOP_BFTCR_TX_COUNTn_ADDR                IP1_BN0_WF_MIB_TOP_BFTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BFTCR_TX_COUNTn_MASK                0xFFFFFFFF                // TX_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BFTCR_TX_COUNTn_SHFT                0

#define IP1_BN0_WF_MIB_TOP_BFTFCR_TX_FAIL_COUNTn_ADDR          IP1_BN0_WF_MIB_TOP_BFTFCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BFTFCR_TX_FAIL_COUNTn_MASK          0xFFFFFFFF                // TX_FAIL_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BFTFCR_TX_FAIL_COUNTn_SHFT          0

#define IP1_BN0_WF_MIB_TOP_BTSCR0_BAMISSCOUNTn_ADDR            IP1_BN0_WF_MIB_TOP_BTSCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_BTSCR0_BAMISSCOUNTn_MASK            0xFFFFFFFF                // BAMISSCOUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTSCR0_BAMISSCOUNTn_SHFT            0

#define IP1_BN0_WF_MIB_TOP_BTSCR1_ACKFAILCOUNTn_ADDR           IP1_BN0_WF_MIB_TOP_BTSCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_BTSCR1_ACKFAILCOUNTn_MASK           0xFFFFFFFF                // ACKFAILCOUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTSCR1_ACKFAILCOUNTn_SHFT           0

#define IP1_BN0_WF_MIB_TOP_BTSCR2_FRAMERETRYCOUNTn_ADDR        IP1_BN0_WF_MIB_TOP_BTSCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_BTSCR2_FRAMERETRYCOUNTn_MASK        0xFFFFFFFF                // FRAMERETRYCOUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTSCR2_FRAMERETRYCOUNTn_SHFT        0

#define IP1_BN0_WF_MIB_TOP_BTSCR3_FRAMERETRY2COUNTn_ADDR       IP1_BN0_WF_MIB_TOP_BTSCR3_ADDR
#define IP1_BN0_WF_MIB_TOP_BTSCR3_FRAMERETRY2COUNTn_MASK       0xFFFFFFFF                // FRAMERETRY2COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTSCR3_FRAMERETRY2COUNTn_SHFT       0

#define IP1_BN0_WF_MIB_TOP_BTSCR4_FRAMERETRY3COUNTn_ADDR       IP1_BN0_WF_MIB_TOP_BTSCR4_ADDR
#define IP1_BN0_WF_MIB_TOP_BTSCR4_FRAMERETRY3COUNTn_MASK       0xFFFFFFFF                // FRAMERETRY3COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTSCR4_FRAMERETRY3COUNTn_SHFT       0

#define IP1_BN0_WF_MIB_TOP_BATMCR_BSS_AC_TX_MSDU_COUNTn_ADDR   IP1_BN0_WF_MIB_TOP_BATMCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BATMCR_BSS_AC_TX_MSDU_COUNTn_MASK   0xFFFFFFFF                // BSS_AC_TX_MSDU_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BATMCR_BSS_AC_TX_MSDU_COUNTn_SHFT   0

#define IP1_BN0_WF_MIB_TOP_BTBMTCR_BSS_TB_MPDU_TX_COUNT_ADDR   IP1_BN0_WF_MIB_TOP_BTBMTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_BTBMTCR_BSS_TB_MPDU_TX_COUNT_MASK   0xFFFFFFFF                // BSS_TB_MPDU_TX_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BTBMTCR_BSS_TB_MPDU_TX_COUNT_SHFT   0

#define IP1_BN0_WF_MIB_TOP_ATCR_TX_COUNT_ACn_ADDR              IP1_BN0_WF_MIB_TOP_ATCR_ADDR
#define IP1_BN0_WF_MIB_TOP_ATCR_TX_COUNT_ACn_MASK              0xFFFFFFFF                // TX_COUNT_ACn[31..0]
#define IP1_BN0_WF_MIB_TOP_ATCR_TX_COUNT_ACn_SHFT              0

#define IP1_BN0_WF_MIB_TOP_ATRCR_TX_RETRY_COUNT_ACn_ADDR       IP1_BN0_WF_MIB_TOP_ATRCR_ADDR
#define IP1_BN0_WF_MIB_TOP_ATRCR_TX_RETRY_COUNT_ACn_MASK       0xFFFFFFFF                // TX_RETRY_COUNT_ACn[31..0]
#define IP1_BN0_WF_MIB_TOP_ATRCR_TX_RETRY_COUNT_ACn_SHFT       0

#define IP1_BN0_WF_MIB_TOP_ATDCR_TX_DROP_COUNT_ACn_ADDR        IP1_BN0_WF_MIB_TOP_ATDCR_ADDR
#define IP1_BN0_WF_MIB_TOP_ATDCR_TX_DROP_COUNT_ACn_MASK        0xFFFFFFFF                // TX_DROP_COUNT_ACn[31..0]
#define IP1_BN0_WF_MIB_TOP_ATDCR_TX_DROP_COUNT_ACn_SHFT        0

#define IP1_BN0_WF_MIB_TOP_TSCR0_AMPDU_COUNT_ADDR              IP1_BN0_WF_MIB_TOP_TSCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR0_AMPDU_COUNT_MASK              0xFFFFFFFF                // AMPDU_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR0_AMPDU_COUNT_SHFT              0

#define IP1_BN0_WF_MIB_TOP_TSCR1_BA_COUNT_ADDR                 IP1_BN0_WF_MIB_TOP_TSCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR1_BA_COUNT_MASK                 0xFFFFFFFF                // BA_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR1_BA_COUNT_SHFT                 0

#define IP1_BN0_WF_MIB_TOP_TSCR2_AMPDU_EARLYSTOP_COUNT_ADDR    IP1_BN0_WF_MIB_TOP_TSCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR2_AMPDU_EARLYSTOP_COUNT_MASK    0xFFFFFFFF                // AMPDU_EARLYSTOP_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR2_AMPDU_EARLYSTOP_COUNT_SHFT    0

#define IP1_BN0_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_ADDR         IP1_BN0_WF_MIB_TOP_TSCR3_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_MASK         0xFFFFFFFF                // AMPDU_MPDU_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR3_AMPDU_MPDU_COUNT_SHFT         0

#define IP1_BN0_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_TSCR4_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_MASK        0xFFFFFFFF                // AMPDU_ACKED_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR4_AMPDU_ACKED_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_TSCR5_MU_TX_COUNT_ADDR              IP1_BN0_WF_MIB_TOP_TSCR5_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR5_MU_TX_COUNT_MASK              0xFFFFFFFF                // MU_TX_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR5_MU_TX_COUNT_SHFT              0

#define IP1_BN0_WF_MIB_TOP_TSCR6_MU_TX_OK_COUNT_ADDR           IP1_BN0_WF_MIB_TOP_TSCR6_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR6_MU_TX_OK_COUNT_MASK           0xFFFFFFFF                // MU_TX_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR6_MU_TX_OK_COUNT_SHFT           0

#define IP1_BN0_WF_MIB_TOP_TSCR8_SU_TX_COUNT_ADDR              IP1_BN0_WF_MIB_TOP_TSCR8_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR8_SU_TX_COUNT_MASK              0xFFFFFFFF                // SU_TX_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR8_SU_TX_COUNT_SHFT              0

#define IP1_BN0_WF_MIB_TOP_TSCR7_SU_TX_OK_COUNT_ADDR           IP1_BN0_WF_MIB_TOP_TSCR7_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR7_SU_TX_OK_COUNT_MASK           0xFFFFFFFF                // SU_TX_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR7_SU_TX_OK_COUNT_SHFT           0

#define IP1_BN0_WF_MIB_TOP_SRC0_SR_AMPDU_MPDU_COUNT_ADDR       IP1_BN0_WF_MIB_TOP_SRC0_ADDR
#define IP1_BN0_WF_MIB_TOP_SRC0_SR_AMPDU_MPDU_COUNT_MASK       0xFFFFFFFF                // SR_AMPDU_MPDU_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_SRC0_SR_AMPDU_MPDU_COUNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_SRC1_SR_AMPDU_MPDU_ACKED_COUNT_ADDR IP1_BN0_WF_MIB_TOP_SRC1_ADDR
#define IP1_BN0_WF_MIB_TOP_SRC1_SR_AMPDU_MPDU_ACKED_COUNT_MASK 0xFFFFFFFF                // SR_AMPDU_MPDU_ACKED_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_SRC1_SR_AMPDU_MPDU_ACKED_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_TSCR12_DBNSS_COUNT_ADDR             IP1_BN0_WF_MIB_TOP_TSCR12_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR12_DBNSS_COUNT_MASK             0xFFFFFFFF                // DBNSS_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR12_DBNSS_COUNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_TBCR0_TX_20MHZ_CNT_ADDR             IP1_BN0_WF_MIB_TOP_TBCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_TBCR0_TX_20MHZ_CNT_MASK             0xFFFFFFFF                // TX_20MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TBCR0_TX_20MHZ_CNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_TBCR1_TX_40MHZ_CNT_ADDR             IP1_BN0_WF_MIB_TOP_TBCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_TBCR1_TX_40MHZ_CNT_MASK             0xFFFFFFFF                // TX_40MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TBCR1_TX_40MHZ_CNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_TBCR2_TX_80MHZ_CNT_ADDR             IP1_BN0_WF_MIB_TOP_TBCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_TBCR2_TX_80MHZ_CNT_MASK             0xFFFFFFFF                // TX_80MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TBCR2_TX_80MHZ_CNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_ADDR            IP1_BN0_WF_MIB_TOP_TBCR3_ADDR
#define IP1_BN0_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_MASK            0xFFFFFFFF                // TX_160MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TBCR3_TX_160MHZ_CNT_SHFT            0

#define IP1_BN0_WF_MIB_TOP_TBCR4_TX_320MHZ_CNT_ADDR            IP1_BN0_WF_MIB_TOP_TBCR4_ADDR
#define IP1_BN0_WF_MIB_TOP_TBCR4_TX_320MHZ_CNT_MASK            0xFFFFFFFF                // TX_320MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TBCR4_TX_320MHZ_CNT_SHFT            0

#define IP1_BN0_WF_MIB_TOP_TSCR13_COANT_BF_SEQ_DROP_COUNT_ADDR IP1_BN0_WF_MIB_TOP_TSCR13_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR13_COANT_BF_SEQ_DROP_COUNT_MASK 0xFFFFFFFF                // COANT_BF_SEQ_DROP_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR13_COANT_BF_SEQ_DROP_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_TSCR14_COANT_HW_FB_TX_DIM_COUNT_ADDR IP1_BN0_WF_MIB_TOP_TSCR14_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR14_COANT_HW_FB_TX_DIM_COUNT_MASK 0xFFFFFFFF                // COANT_HW_FB_TX_DIM_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR14_COANT_HW_FB_TX_DIM_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_TSCR15_MPDU_RETRY_DROP_COUNT_ADDR   IP1_BN0_WF_MIB_TOP_TSCR15_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR15_MPDU_RETRY_DROP_COUNT_MASK   0xFFFFFFFF                // MPDU_RETRY_DROP_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR15_MPDU_RETRY_DROP_COUNT_SHFT   0

#define IP1_BN0_WF_MIB_TOP_TSCR16_RTS_DROP_COUNT_ADDR          IP1_BN0_WF_MIB_TOP_TSCR16_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR16_RTS_DROP_COUNT_MASK          0xFFFFFFFF                // RTS_DROP_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR16_RTS_DROP_COUNT_SHFT          0

#define IP1_BN0_WF_MIB_TOP_TSCR17_LTO_DROP_COUNT_ADDR          IP1_BN0_WF_MIB_TOP_TSCR17_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR17_LTO_DROP_COUNT_MASK          0xFFFFFFFF                // LTO_DROP_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR17_LTO_DROP_COUNT_SHFT          0

#define IP1_BN0_WF_MIB_TOP_TBSCR0_TX_PREAMBLE_PUNCTURING_COUNT_ADDR IP1_BN0_WF_MIB_TOP_TBSCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_TBSCR0_TX_PREAMBLE_PUNCTURING_COUNT_MASK 0xFFFFFFFF                // TX_PREAMBLE_PUNCTURING_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TBSCR0_TX_PREAMBLE_PUNCTURING_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_TBSCR1_TX_FULL_BW_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_TBSCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_TBSCR1_TX_FULL_BW_COUNT_MASK        0xFFFFFFFF                // TX_FULL_BW_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TBSCR1_TX_FULL_BW_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_TBSCR2_TX_AUTO_BW_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_TBSCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_TBSCR2_TX_AUTO_BW_COUNT_MASK        0xFFFFFFFF                // TX_AUTO_BW_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TBSCR2_TX_AUTO_BW_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_RVSR0_VEC_MISS_COUNT_ADDR           IP1_BN0_WF_MIB_TOP_RVSR0_ADDR
#define IP1_BN0_WF_MIB_TOP_RVSR0_VEC_MISS_COUNT_MASK           0xFFFFFFFF                // VEC_MISS_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RVSR0_VEC_MISS_COUNT_SHFT           0

#define IP1_BN0_WF_MIB_TOP_RVSR1_VEC_DROP_COUNT_ADDR           IP1_BN0_WF_MIB_TOP_RVSR1_ADDR
#define IP1_BN0_WF_MIB_TOP_RVSR1_VEC_DROP_COUNT_MASK           0xFFFFFFFF                // VEC_DROP_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RVSR1_VEC_DROP_COUNT_SHFT           0

#define IP1_BN0_WF_MIB_TOP_TDRCR0_TX_DDLMT_RNG0_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TDRCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_TDRCR0_TX_DDLMT_RNG0_COUNT_MASK     0xFFFFFFFF                // TX_DDLMT_RNG0_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TDRCR0_TX_DDLMT_RNG0_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TDRCR1_TX_DDLMT_RNG1_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TDRCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_TDRCR1_TX_DDLMT_RNG1_COUNT_MASK     0xFFFFFFFF                // TX_DDLMT_RNG1_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TDRCR1_TX_DDLMT_RNG1_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TDRCR2_TX_DDLMT_RNG2_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TDRCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_TDRCR2_TX_DDLMT_RNG2_COUNT_MASK     0xFFFFFFFF                // TX_DDLMT_RNG2_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TDRCR2_TX_DDLMT_RNG2_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TDRCR3_TX_DDLMT_RNG3_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TDRCR3_ADDR
#define IP1_BN0_WF_MIB_TOP_TDRCR3_TX_DDLMT_RNG3_COUNT_MASK     0xFFFFFFFF                // TX_DDLMT_RNG3_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TDRCR3_TX_DDLMT_RNG3_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TDRCR4_TX_DDLMT_RNG4_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TDRCR4_ADDR
#define IP1_BN0_WF_MIB_TOP_TDRCR4_TX_DDLMT_RNG4_COUNT_MASK     0xFFFFFFFF                // TX_DDLMT_RNG4_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TDRCR4_TX_DDLMT_RNG4_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_RUTCR_RU_TX_COUNTn_ADDR             IP1_BN0_WF_MIB_TOP_RUTCR_ADDR
#define IP1_BN0_WF_MIB_TOP_RUTCR_RU_TX_COUNTn_MASK             0xFFFFFFFF                // RU_TX_COUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_RUTCR_RU_TX_COUNTn_SHFT             0

#define IP1_BN0_WF_MIB_TOP_TCCSR0_HW_BASIC_TRIG_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TCCSR0_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR0_HW_BASIC_TRIG_COUNT_MASK     0xFFFFFFFF                // HW_BASIC_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR0_HW_BASIC_TRIG_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TCCSR1_SW_BASIC_TRIG_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TCCSR1_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR1_SW_BASIC_TRIG_COUNT_MASK     0xFFFFFFFF                // SW_BASIC_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR1_SW_BASIC_TRIG_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TCCSR2_SW_BRP_TRIG_COUNT_ADDR       IP1_BN0_WF_MIB_TOP_TCCSR2_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR2_SW_BRP_TRIG_COUNT_MASK       0xFFFFFFFF                // SW_BRP_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR2_SW_BRP_TRIG_COUNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TCCSR3_HW_MUBAR_TRIG_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TCCSR3_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR3_HW_MUBAR_TRIG_COUNT_MASK     0xFFFFFFFF                // HW_MUBAR_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR3_HW_MUBAR_TRIG_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TCCSR4_HW_MURTS_TRIG_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_TCCSR4_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR4_HW_MURTS_TRIG_COUNT_MASK     0xFFFFFFFF                // HW_MURTS_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR4_HW_MURTS_TRIG_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TCCSR5_SW_BSRP_TRIG_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_TCCSR5_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR5_SW_BSRP_TRIG_COUNT_MASK      0xFFFFFFFF                // SW_BSRP_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR5_SW_BSRP_TRIG_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_TCCSR6_SW_GCRMUBAR_TRIG_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_TCCSR6_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR6_SW_GCRMUBAR_TRIG_COUNT_MASK  0xFFFFFFFF                // SW_GCRMUBAR_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR6_SW_GCRMUBAR_TRIG_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_TCCSR7_SW_BQRP_TRIG_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_TCCSR7_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR7_SW_BQRP_TRIG_COUNT_MASK      0xFFFFFFFF                // SW_BQRP_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR7_SW_BQRP_TRIG_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_TCCSR8_SW_NDPFRP_TRIG_COUNT_ADDR    IP1_BN0_WF_MIB_TOP_TCCSR8_ADDR
#define IP1_BN0_WF_MIB_TOP_TCCSR8_SW_NDPFRP_TRIG_COUNT_MASK    0xFFFFFFFF                // SW_NDPFRP_TRIG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TCCSR8_SW_NDPFRP_TRIG_COUNT_SHFT    0

#define IP1_BN0_WF_MIB_TOP_BTSCR5_RTSTXCOUNTn_ADDR             IP1_BN0_WF_MIB_TOP_BTSCR5_ADDR
#define IP1_BN0_WF_MIB_TOP_BTSCR5_RTSTXCOUNTn_MASK             0xFFFFFFFF                // RTSTXCOUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTSCR5_RTSTXCOUNTn_SHFT             0

#define IP1_BN0_WF_MIB_TOP_BTSCR6_RTSRETRYCOUNTn_ADDR          IP1_BN0_WF_MIB_TOP_BTSCR6_ADDR
#define IP1_BN0_WF_MIB_TOP_BTSCR6_RTSRETRYCOUNTn_MASK          0xFFFFFFFF                // RTSRETRYCOUNTn[31..0]
#define IP1_BN0_WF_MIB_TOP_BTSCR6_RTSRETRYCOUNTn_SHFT          0

#define IP1_BN0_WF_MIB_TOP_RSCR0_RX_FCS_OK_CNT_ADDR            IP1_BN0_WF_MIB_TOP_RSCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR0_RX_FCS_OK_CNT_MASK            0xFFFFFFFF                // RX_FCS_OK_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR0_RX_FCS_OK_CNT_SHFT            0

#define IP1_BN0_WF_MIB_TOP_RSCR1_RX_FCS_ERROR_COUNT_ADDR       IP1_BN0_WF_MIB_TOP_RSCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR1_RX_FCS_ERROR_COUNT_MASK       0xFFFFFFFF                // RX_FCS_ERROR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR1_RX_FCS_ERROR_COUNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS0_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS1_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS2_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS3_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS4_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS5_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS6_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS7_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS8_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS1MCS9_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS0_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS1_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS2_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS3_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS4_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS5_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS6_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS7_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS8_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS2MCS9_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS0_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS1_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS2_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS3_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS4_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS5_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS6_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS7_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS8_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS3MCS9_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS0_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS1_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS2_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS3_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS4_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS5_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS6_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS7_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS8_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_0_FCS_OK_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_0_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_0_FCS_OK_COUNT_MASK      0xFFFFFFFF                // FCS_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_0_FCS_OK_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_1_FCS_ERR_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_1_ADDR
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_1_FCS_ERR_COUNT_MASK     0xFFFFFFFF                // FCS_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_M0NSS4MCS9_1_FCS_ERR_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_RSCR2_UC2ME_DATA_NSS_BSSID0_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR2_UC2ME_DATA_NSS_BSSID0_COUNT_MASK 0xFFFFFFFF                // UC2ME_DATA_NSS_BSSID0_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR2_UC2ME_DATA_NSS_BSSID0_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR3_UC2ME_DATA_NSS_BSSID1_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR3_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR3_UC2ME_DATA_NSS_BSSID1_COUNT_MASK 0xFFFFFFFF                // UC2ME_DATA_NSS_BSSID1_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR3_UC2ME_DATA_NSS_BSSID1_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR4_UC2ME_DATA_NSS_BSSID2_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR4_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR4_UC2ME_DATA_NSS_BSSID2_COUNT_MASK 0xFFFFFFFF                // UC2ME_DATA_NSS_BSSID2_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR4_UC2ME_DATA_NSS_BSSID2_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR5_UC2ME_DATA_NSS_BSSID3_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR5_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR5_UC2ME_DATA_NSS_BSSID3_COUNT_MASK 0xFFFFFFFF                // UC2ME_DATA_NSS_BSSID3_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR5_UC2ME_DATA_NSS_BSSID3_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR6_RX_DUP_DROP_BSSID0_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR6_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR6_RX_DUP_DROP_BSSID0_COUNT_MASK 0xFFFFFFFF                // RX_DUP_DROP_BSSID0_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR6_RX_DUP_DROP_BSSID0_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR7_RX_DUP_DROP_BSSID1_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR7_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR7_RX_DUP_DROP_BSSID1_COUNT_MASK 0xFFFFFFFF                // RX_DUP_DROP_BSSID1_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR7_RX_DUP_DROP_BSSID1_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR8_RX_DUP_DROP_BSSID2_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR8_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR8_RX_DUP_DROP_BSSID2_COUNT_MASK 0xFFFFFFFF                // RX_DUP_DROP_BSSID2_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR8_RX_DUP_DROP_BSSID2_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR9_RX_DUP_DROP_BSSID3_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR9_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR9_RX_DUP_DROP_BSSID3_COUNT_MASK 0xFFFFFFFF                // RX_DUP_DROP_BSSID3_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR9_RX_DUP_DROP_BSSID3_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR10_RX_PARTIAL_BCN_COUNT0_ADDR   IP1_BN0_WF_MIB_TOP_RSCR10_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR10_RX_PARTIAL_BCN_COUNT0_MASK   0xFFFFFFFF                // RX_PARTIAL_BCN_COUNT0[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR10_RX_PARTIAL_BCN_COUNT0_SHFT   0

#define IP1_BN0_WF_MIB_TOP_RSCR11_RX_PARTIAL_BCN_COUNT1_ADDR   IP1_BN0_WF_MIB_TOP_RSCR11_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR11_RX_PARTIAL_BCN_COUNT1_MASK   0xFFFFFFFF                // RX_PARTIAL_BCN_COUNT1[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR11_RX_PARTIAL_BCN_COUNT1_SHFT   0

#define IP1_BN0_WF_MIB_TOP_RSCR12_RX_PARTIAL_BCN_COUNT2_ADDR   IP1_BN0_WF_MIB_TOP_RSCR12_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR12_RX_PARTIAL_BCN_COUNT2_MASK   0xFFFFFFFF                // RX_PARTIAL_BCN_COUNT2[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR12_RX_PARTIAL_BCN_COUNT2_SHFT   0

#define IP1_BN0_WF_MIB_TOP_RSCR13_RX_PARTIAL_BCN_COUNT3_ADDR   IP1_BN0_WF_MIB_TOP_RSCR13_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR13_RX_PARTIAL_BCN_COUNT3_MASK   0xFFFFFFFF                // RX_PARTIAL_BCN_COUNT3[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR13_RX_PARTIAL_BCN_COUNT3_SHFT   0

#define IP1_BN0_WF_MIB_TOP_RSCR14_DTIM0_UPDATE_CHK_FAIL_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR14_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR14_DTIM0_UPDATE_CHK_FAIL_COUNT_MASK 0xFFFFFFFF                // DTIM0_UPDATE_CHK_FAIL_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR14_DTIM0_UPDATE_CHK_FAIL_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR15_DTIM1_UPDATE_CHK_FAIL_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR15_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR15_DTIM1_UPDATE_CHK_FAIL_COUNT_MASK 0xFFFFFFFF                // DTIM1_UPDATE_CHK_FAIL_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR15_DTIM1_UPDATE_CHK_FAIL_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR16_DTIM2_UPDATE_CHK_FAIL_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR16_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR16_DTIM2_UPDATE_CHK_FAIL_COUNT_MASK 0xFFFFFFFF                // DTIM2_UPDATE_CHK_FAIL_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR16_DTIM2_UPDATE_CHK_FAIL_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR17_DTIM3_UPDATE_CHK_FAIL_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR17_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR17_DTIM3_UPDATE_CHK_FAIL_COUNT_MASK 0xFFFFFFFF                // DTIM3_UPDATE_CHK_FAIL_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR17_DTIM3_UPDATE_CHK_FAIL_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR18_RX_TSF_UP_BSSID0_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_RSCR18_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR18_RX_TSF_UP_BSSID0_COUNT_MASK  0xFFFFFFFF                // RX_TSF_UP_BSSID0_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR18_RX_TSF_UP_BSSID0_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_RSCR19_RX_TSF_UP_BSSID1_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_RSCR19_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR19_RX_TSF_UP_BSSID1_COUNT_MASK  0xFFFFFFFF                // RX_TSF_UP_BSSID1_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR19_RX_TSF_UP_BSSID1_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_RSCR20_RX_TSF_UP_BSSID2_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_RSCR20_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR20_RX_TSF_UP_BSSID2_COUNT_MASK  0xFFFFFFFF                // RX_TSF_UP_BSSID2_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR20_RX_TSF_UP_BSSID2_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_RSCR21_RX_TSF_UP_BSSID3_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_RSCR21_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR21_RX_TSF_UP_BSSID3_COUNT_MASK  0xFFFFFFFF                // RX_TSF_UP_BSSID3_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR21_RX_TSF_UP_BSSID3_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_RSCR22_RX_BTIM_UP_BSSID0_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR22_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR22_RX_BTIM_UP_BSSID0_COUNT_MASK 0xFFFFFFFF                // RX_BTIM_UP_BSSID0_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR22_RX_BTIM_UP_BSSID0_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR23_RX_BTIM_UP_BSSID1_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR23_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR23_RX_BTIM_UP_BSSID1_COUNT_MASK 0xFFFFFFFF                // RX_BTIM_UP_BSSID1_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR23_RX_BTIM_UP_BSSID1_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR24_RX_BTIM_UP_BSSID2_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR24_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR24_RX_BTIM_UP_BSSID2_COUNT_MASK 0xFFFFFFFF                // RX_BTIM_UP_BSSID2_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR24_RX_BTIM_UP_BSSID2_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR25_RX_BTIM_UP_BSSID3_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RSCR25_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR25_RX_BTIM_UP_BSSID3_COUNT_MASK 0xFFFFFFFF                // RX_BTIM_UP_BSSID3_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR25_RX_BTIM_UP_BSSID3_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RSCR26_RX_MDRDY_COUNT_ADDR          IP1_BN0_WF_MIB_TOP_RSCR26_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR26_RX_MDRDY_COUNT_MASK          0xFFFFFFFF                // RX_MDRDY_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR26_RX_MDRDY_COUNT_SHFT          0

#define IP1_BN0_WF_MIB_TOP_RSCR27_RX_AMPDU_COUNT_ADDR          IP1_BN0_WF_MIB_TOP_RSCR27_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR27_RX_AMPDU_COUNT_MASK          0xFFFFFFFF                // RX_AMPDU_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR27_RX_AMPDU_COUNT_SHFT          0

#define IP1_BN0_WF_MIB_TOP_RSCR28_RX_TOTBYTE_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_RSCR28_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR28_RX_TOTBYTE_COUNT_MASK        0xFFFFFFFF                // RX_TOTBYTE_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR28_RX_TOTBYTE_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_RSCR29_RX_VALIDSF_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_RSCR29_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR29_RX_VALIDSF_COUNT_MASK        0xFFFFFFFF                // RX_VALIDSF_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR29_RX_VALIDSF_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_RSCR30_RX_VALIDBYTE_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_RSCR30_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR30_RX_VALIDBYTE_COUNT_MASK      0xFFFFFFFF                // RX_VALIDBYTE_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR30_RX_VALIDBYTE_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_RSCR31_RX_MPDU_COUNT_ADDR           IP1_BN0_WF_MIB_TOP_RSCR31_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR31_RX_MPDU_COUNT_MASK           0xFFFFFFFF                // RX_MPDU_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR31_RX_MPDU_COUNT_SHFT           0

#define IP1_BN0_WF_MIB_TOP_RSCR32_RX_NON_NO_DATA_COUNT_ADDR    IP1_BN0_WF_MIB_TOP_RSCR32_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR32_RX_NON_NO_DATA_COUNT_MASK    0xFFFFFFFF                // RX_NON_NO_DATA_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR32_RX_NON_NO_DATA_COUNT_SHFT    0

#define IP1_BN0_WF_MIB_TOP_RSCR33_RX_FIFO_FULL_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_RSCR33_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR33_RX_FIFO_FULL_COUNT_MASK      0xFFFFFFFF                // RX_FIFO_FULL_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR33_RX_FIFO_FULL_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_RSCR34_RX_OUT_OF_RANGE_COUNT_ADDR   IP1_BN0_WF_MIB_TOP_RSCR34_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR34_RX_OUT_OF_RANGE_COUNT_MASK   0xFFFFFFFF                // RX_OUT_OF_RANGE_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR34_RX_OUT_OF_RANGE_COUNT_SHFT   0

#define IP1_BN0_WF_MIB_TOP_RSCR35_DELIMITER_FAIL_COUNT_ADDR    IP1_BN0_WF_MIB_TOP_RSCR35_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR35_DELIMITER_FAIL_COUNT_MASK    0xFFFFFFFF                // DELIMITER_FAIL_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR35_DELIMITER_FAIL_COUNT_SHFT    0

#define IP1_BN0_WF_MIB_TOP_RSCR36_RX_LEN_MISMATCH_ADDR         IP1_BN0_WF_MIB_TOP_RSCR36_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR36_RX_LEN_MISMATCH_MASK         0xFFFFFFFF                // RX_LEN_MISMATCH[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR36_RX_LEN_MISMATCH_SHFT         0

#define IP1_BN0_WF_MIB_TOP_RSCR37_PHY_MIB_COUNT0_ADDR          IP1_BN0_WF_MIB_TOP_RSCR37_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR37_PHY_MIB_COUNT0_MASK          0xFFFFFFFF                // PHY_MIB_COUNT0[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR37_PHY_MIB_COUNT0_SHFT          0

#define IP1_BN0_WF_MIB_TOP_RSCR39_RX_A1_SEARCH_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_RSCR39_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR39_RX_A1_SEARCH_COUNT_MASK      0xFFFFFFFF                // RX_A1_SEARCH_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR39_RX_A1_SEARCH_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_RSCR40_RX_DROP_MPDU_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_RSCR40_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR40_RX_DROP_MPDU_COUNT_MASK      0xFFFFFFFF                // RX_DROP_MPDU_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR40_RX_DROP_MPDU_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_RSCR41_RX_UNWANTED_COUNT_ADDR       IP1_BN0_WF_MIB_TOP_RSCR41_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR41_RX_UNWANTED_COUNT_MASK       0xFFFFFFFF                // RX_UNWANTED_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR41_RX_UNWANTED_COUNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_SRVCR0_NONSRG_VLD_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_SRVCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_SRVCR0_NONSRG_VLD_COUNT_MASK        0xFFFFFFFF                // NONSRG_VLD_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_SRVCR0_NONSRG_VLD_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_SRVCR1_SRG_VLD_COUNT_ADDR           IP1_BN0_WF_MIB_TOP_SRVCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_SRVCR1_SRG_VLD_COUNT_MASK           0xFFFFFFFF                // SRG_VLD_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_SRVCR1_SRG_VLD_COUNT_SHFT           0

#define IP1_BN0_WF_MIB_TOP_SRCPVCR0_NONSRG_PPDUVLD_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_SRCPVCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_SRCPVCR0_NONSRG_PPDUVLD_COUNT_MASK  0xFFFFFFFF                // NONSRG_PPDUVLD_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_SRCPVCR0_NONSRG_PPDUVLD_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_SRCPVCR1_SRG_PPDUVLD_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_SRCPVCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_SRCPVCR1_SRG_PPDUVLD_COUNT_MASK     0xFFFFFFFF                // SRG_PPDUVLD_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_SRCPVCR1_SRG_PPDUVLD_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_SRTRCR_SRT_R_COUNT_ADDR             IP1_BN0_WF_MIB_TOP_SRTRCR_ADDR
#define IP1_BN0_WF_MIB_TOP_SRTRCR_SRT_R_COUNT_MASK             0xFFFFFFFF                // SRT_R_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_SRTRCR_SRT_R_COUNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_OPCR0_INTRABSS_PPDU_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_OPCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_OPCR0_INTRABSS_PPDU_COUNT_MASK      0xFFFFFFFF                // INTRABSS_PPDU_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_OPCR0_INTRABSS_PPDU_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_OPCR1_INTERBSS_PPDU_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_OPCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_OPCR1_INTERBSS_PPDU_COUNT_MASK      0xFFFFFFFF                // INTERBSS_PPDU_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_OPCR1_INTERBSS_PPDU_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_RBCR0_RX_20MHZ_CNT_ADDR             IP1_BN0_WF_MIB_TOP_RBCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_RBCR0_RX_20MHZ_CNT_MASK             0xFFFFFFFF                // RX_20MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RBCR0_RX_20MHZ_CNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_RBCR1_RX_40MHZ_CNT_ADDR             IP1_BN0_WF_MIB_TOP_RBCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_RBCR1_RX_40MHZ_CNT_MASK             0xFFFFFFFF                // RX_40MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RBCR1_RX_40MHZ_CNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_RBCR2_RX_80MHZ_CNT_ADDR             IP1_BN0_WF_MIB_TOP_RBCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_RBCR2_RX_80MHZ_CNT_MASK             0xFFFFFFFF                // RX_80MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RBCR2_RX_80MHZ_CNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_RBCR3_RX_160MHZ_CNT_ADDR            IP1_BN0_WF_MIB_TOP_RBCR3_ADDR
#define IP1_BN0_WF_MIB_TOP_RBCR3_RX_160MHZ_CNT_MASK            0xFFFFFFFF                // RX_160MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RBCR3_RX_160MHZ_CNT_SHFT            0

#define IP1_BN0_WF_MIB_TOP_RBCR4_RX_320MHZ_CNT_ADDR            IP1_BN0_WF_MIB_TOP_RBCR4_ADDR
#define IP1_BN0_WF_MIB_TOP_RBCR4_RX_320MHZ_CNT_MASK            0xFFFFFFFF                // RX_320MHZ_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RBCR4_RX_320MHZ_CNT_SHFT            0

#define IP1_BN0_WF_MIB_TOP_RBSCR0_RX_PREAMBLE_PUNCTURING_COUNT_ADDR IP1_BN0_WF_MIB_TOP_RBSCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_RBSCR0_RX_PREAMBLE_PUNCTURING_COUNT_MASK 0xFFFFFFFF                // RX_PREAMBLE_PUNCTURING_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RBSCR0_RX_PREAMBLE_PUNCTURING_COUNT_SHFT 0

#define IP1_BN0_WF_MIB_TOP_RBSCR1_RX_FULL_BW_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_RBSCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_RBSCR1_RX_FULL_BW_COUNT_MASK        0xFFFFFFFF                // RX_FULL_BW_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RBSCR1_RX_FULL_BW_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_RSCR42_MU_RX_OK_COUNT_ADDR          IP1_BN0_WF_MIB_TOP_RSCR42_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR42_MU_RX_OK_COUNT_MASK          0xFFFFFFFF                // MU_RX_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR42_MU_RX_OK_COUNT_SHFT          0

#define IP1_BN0_WF_MIB_TOP_RSCR43_SU_RX_OK_COUNT_ADDR          IP1_BN0_WF_MIB_TOP_RSCR43_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR43_SU_RX_OK_COUNT_MASK          0xFFFFFFFF                // SU_RX_OK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR43_SU_RX_OK_COUNT_SHFT          0

#define IP1_BN0_WF_MIB_TOP_BSCR0_EBF_TX_COUNT_ADDR             IP1_BN0_WF_MIB_TOP_BSCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR0_EBF_TX_COUNT_MASK             0xFFFFFFFF                // EBF_TX_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR0_EBF_TX_COUNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_BSCR1_IBF_TX_COUNT_ADDR             IP1_BN0_WF_MIB_TOP_BSCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR1_IBF_TX_COUNT_MASK             0xFFFFFFFF                // IBF_TX_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR1_IBF_TX_COUNT_SHFT             0

#define IP1_BN0_WF_MIB_TOP_BSCR2_MUBF_TX_COUNT_ADDR            IP1_BN0_WF_MIB_TOP_BSCR2_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR2_MUBF_TX_COUNT_MASK            0xFFFFFFFF                // MUBF_TX_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR2_MUBF_TX_COUNT_SHFT            0

#define IP1_BN0_WF_MIB_TOP_BSCR3_RX_BF_HTFBK_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_BSCR3_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR3_RX_BF_HTFBK_COUNT_MASK        0xFFFFFFFF                // RX_BF_HTFBK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR3_RX_BF_HTFBK_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_BSCR4_RX_BF_VHTFBK_COUNT_ADDR       IP1_BN0_WF_MIB_TOP_BSCR4_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR4_RX_BF_VHTFBK_COUNT_MASK       0xFFFFFFFF                // RX_BF_VHTFBK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR4_RX_BF_VHTFBK_COUNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_BSCR5_RX_BF_HEFBK_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_BSCR5_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR5_RX_BF_HEFBK_COUNT_MASK        0xFFFFFFFF                // RX_BF_HEFBK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR5_RX_BF_HEFBK_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_BSCR6_RX_BF_EHTFBK_COUNT_ADDR       IP1_BN0_WF_MIB_TOP_BSCR6_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR6_RX_BF_EHTFBK_COUNT_MASK       0xFFFFFFFF                // RX_BF_EHTFBK_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR6_RX_BF_EHTFBK_COUNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_BSCR7_BFEE_TXFBK_TRI_ADDR           IP1_BN0_WF_MIB_TOP_BSCR7_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR7_BFEE_TXFBK_TRI_MASK           0xFFFFFFFF                // BFEE_TXFBK_TRI[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR7_BFEE_TXFBK_TRI_SHFT           0

#define IP1_BN0_WF_MIB_TOP_BSCR8_BFEE_TXFBK_BFPOLL_TRI_ADDR    IP1_BN0_WF_MIB_TOP_BSCR8_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR8_BFEE_TXFBK_BFPOLL_TRI_MASK    0xFFFFFFFF                // BFEE_TXFBK_BFPOLL_TRI[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR8_BFEE_TXFBK_BFPOLL_TRI_SHFT    0

#define IP1_BN0_WF_MIB_TOP_BSCR9_BFEE_RX_NDP_COUNT_ADDR        IP1_BN0_WF_MIB_TOP_BSCR9_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR9_BFEE_RX_NDP_COUNT_MASK        0xFFFFFFFF                // BFEE_RX_NDP_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR9_BFEE_RX_NDP_COUNT_SHFT        0

#define IP1_BN0_WF_MIB_TOP_BSCR10_BFEE_RX_FBKCQI_COUNT_ADDR    IP1_BN0_WF_MIB_TOP_BSCR10_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR10_BFEE_RX_FBKCQI_COUNT_MASK    0xFFFFFFFF                // BFEE_RX_FBKCQI_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR10_BFEE_RX_FBKCQI_COUNT_SHFT    0

#define IP1_BN0_WF_MIB_TOP_BSCR11_RX_BF_EBF_UPT_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_BSCR11_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR11_RX_BF_EBF_UPT_COUNT_MASK     0xFFFFFFFF                // RX_BF_EBF_UPT_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR11_RX_BF_EBF_UPT_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_BSCR12_RX_BF_IBF_UPT_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_BSCR12_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR12_RX_BF_IBF_UPT_COUNT_MASK     0xFFFFFFFF                // RX_BF_IBF_UPT_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR12_RX_BF_IBF_UPT_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_BSCR13_BFEE_TB_LEN_ERR_COUNT_ADDR   IP1_BN0_WF_MIB_TOP_BSCR13_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR13_BFEE_TB_LEN_ERR_COUNT_MASK   0xFFFFFFFF                // BFEE_TB_LEN_ERR_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR13_BFEE_TB_LEN_ERR_COUNT_SHFT   0

#define IP1_BN0_WF_MIB_TOP_BSCR14_BFEE_SP_ABORT_COUNT_ADDR     IP1_BN0_WF_MIB_TOP_BSCR14_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR14_BFEE_SP_ABORT_COUNT_MASK     0xFFFFFFFF                // BFEE_SP_ABORT_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR14_BFEE_SP_ABORT_COUNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_BSCR15_BFEE_TMAC_ABORT_COUNT_ADDR   IP1_BN0_WF_MIB_TOP_BSCR15_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR15_BFEE_TMAC_ABORT_COUNT_MASK   0xFFFFFFFF                // BFEE_TMAC_ABORT_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR15_BFEE_TMAC_ABORT_COUNT_SHFT   0

#define IP1_BN0_WF_MIB_TOP_BSCR16_BFEE_TXFBK_MUTE_ADDR         IP1_BN0_WF_MIB_TOP_BSCR16_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR16_BFEE_TXFBK_MUTE_MASK         0xFFFFFFFF                // BFEE_TXFBK_MUTE[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR16_BFEE_TXFBK_MUTE_SHFT         0

#define IP1_BN0_WF_MIB_TOP_BSCR17_BFEE_TXFBK_CPL_ADDR          IP1_BN0_WF_MIB_TOP_BSCR17_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR17_BFEE_TXFBK_CPL_MASK          0xFFFFFFFF                // BFEE_TXFBK_CPL[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR17_BFEE_TXFBK_CPL_SHFT          0

#define IP1_BN0_WF_MIB_TOP_BSCR18_BFEE_COANT_BLKTX_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_BSCR18_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR18_BFEE_COANT_BLKTX_COUNT_MASK  0xFFFFFFFF                // BFEE_COANT_BLKTX_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR18_BFEE_COANT_BLKTX_COUNT_SHFT  0

#define IP1_BN0_WF_MIB_TOP_BSCR19_BFEE_FBK_SEG_COUNT_ADDR      IP1_BN0_WF_MIB_TOP_BSCR19_ADDR
#define IP1_BN0_WF_MIB_TOP_BSCR19_BFEE_FBK_SEG_COUNT_MASK      0xFFFFFFFF                // BFEE_FBK_SEG_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_BSCR19_BFEE_FBK_SEG_COUNT_SHFT      0

#define IP1_BN0_WF_MIB_TOP_TSCR18_BEACONTXCOUNT_ADDR           IP1_BN0_WF_MIB_TOP_TSCR18_ADDR
#define IP1_BN0_WF_MIB_TOP_TSCR18_BEACONTXCOUNT_MASK           0xFFFFFFFF                // BEACONTXCOUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TSCR18_BEACONTXCOUNT_SHFT           0

#define IP1_BN0_WF_MIB_TOP_RSCR38_BEACONRXCOUNT_ADDR           IP1_BN0_WF_MIB_TOP_RSCR38_ADDR
#define IP1_BN0_WF_MIB_TOP_RSCR38_BEACONRXCOUNT_MASK           0xFFFFFFFF                // BEACONRXCOUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_RSCR38_BEACONRXCOUNT_SHFT           0

#define IP1_BN0_WF_MIB_TOP_TRDR0_TRX_AGG_RANGE0_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR0_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR0_TRX_AGG_RANGE0_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE0_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR0_TRX_AGG_RANGE0_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR1_TRX_AGG_RANGE1_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR1_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR1_TRX_AGG_RANGE1_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE1_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR1_TRX_AGG_RANGE1_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR2_TRX_AGG_RANGE2_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR2_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR2_TRX_AGG_RANGE2_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE2_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR2_TRX_AGG_RANGE2_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR3_TRX_AGG_RANGE3_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR3_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR3_TRX_AGG_RANGE3_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE3_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR3_TRX_AGG_RANGE3_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR4_TRX_AGG_RANGE4_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR4_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR4_TRX_AGG_RANGE4_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE4_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR4_TRX_AGG_RANGE4_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR5_TRX_AGG_RANGE5_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR5_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR5_TRX_AGG_RANGE5_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE5_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR5_TRX_AGG_RANGE5_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR6_TRX_AGG_RANGE6_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR6_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR6_TRX_AGG_RANGE6_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE6_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR6_TRX_AGG_RANGE6_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR7_TRX_AGG_RANGE7_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR7_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR7_TRX_AGG_RANGE7_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE7_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR7_TRX_AGG_RANGE7_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR8_TRX_AGG_RANGE8_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR8_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR8_TRX_AGG_RANGE8_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE8_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR8_TRX_AGG_RANGE8_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR9_TRX_AGG_RANGE9_CNT_ADDR       IP1_BN0_WF_MIB_TOP_TRDR9_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR9_TRX_AGG_RANGE9_CNT_MASK       0xFFFFFFFF                // TRX_AGG_RANGE9_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR9_TRX_AGG_RANGE9_CNT_SHFT       0

#define IP1_BN0_WF_MIB_TOP_TRDR10_TRX_AGG_RANGE10_CNT_ADDR     IP1_BN0_WF_MIB_TOP_TRDR10_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR10_TRX_AGG_RANGE10_CNT_MASK     0xFFFFFFFF                // TRX_AGG_RANGE10_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR10_TRX_AGG_RANGE10_CNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TRDR11_TRX_AGG_RANGE11_CNT_ADDR     IP1_BN0_WF_MIB_TOP_TRDR11_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR11_TRX_AGG_RANGE11_CNT_MASK     0xFFFFFFFF                // TRX_AGG_RANGE11_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR11_TRX_AGG_RANGE11_CNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TRDR12_TRX_AGG_RANGE12_CNT_ADDR     IP1_BN0_WF_MIB_TOP_TRDR12_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR12_TRX_AGG_RANGE12_CNT_MASK     0xFFFFFFFF                // TRX_AGG_RANGE12_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR12_TRX_AGG_RANGE12_CNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TRDR13_TRX_AGG_RANGE13_CNT_ADDR     IP1_BN0_WF_MIB_TOP_TRDR13_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR13_TRX_AGG_RANGE13_CNT_MASK     0xFFFFFFFF                // TRX_AGG_RANGE13_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR13_TRX_AGG_RANGE13_CNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TRDR14_TRX_AGG_RANGE14_CNT_ADDR     IP1_BN0_WF_MIB_TOP_TRDR14_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR14_TRX_AGG_RANGE14_CNT_MASK     0xFFFFFFFF                // TRX_AGG_RANGE14_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR14_TRX_AGG_RANGE14_CNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_TRDR15_TRX_AGG_RANGE15_CNT_ADDR     IP1_BN0_WF_MIB_TOP_TRDR15_ADDR
#define IP1_BN0_WF_MIB_TOP_TRDR15_TRX_AGG_RANGE15_CNT_MASK     0xFFFFFFFF                // TRX_AGG_RANGE15_CNT[31..0]
#define IP1_BN0_WF_MIB_TOP_TRDR15_TRX_AGG_RANGE15_CNT_SHFT     0

#define IP1_BN0_WF_MIB_TOP_MSR0_CCK_MDRDY_TIME_ADDR            IP1_BN0_WF_MIB_TOP_MSR0_ADDR
#define IP1_BN0_WF_MIB_TOP_MSR0_CCK_MDRDY_TIME_MASK            0xFFFFFFFF                // CCK_MDRDY_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MSR0_CCK_MDRDY_TIME_SHFT            0

#define IP1_BN0_WF_MIB_TOP_MSR1_OFDM_LG_MIXED_VHT_MDRDY_TIME_ADDR IP1_BN0_WF_MIB_TOP_MSR1_ADDR
#define IP1_BN0_WF_MIB_TOP_MSR1_OFDM_LG_MIXED_VHT_MDRDY_TIME_MASK 0xFFFFFFFF                // OFDM_LG_MIXED_VHT_MDRDY_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MSR1_OFDM_LG_MIXED_VHT_MDRDY_TIME_SHFT 0

#define IP1_BN0_WF_MIB_TOP_MSR2_OFDM_GREEN_MDRDY_TIME_ADDR     IP1_BN0_WF_MIB_TOP_MSR2_ADDR
#define IP1_BN0_WF_MIB_TOP_MSR2_OFDM_GREEN_MDRDY_TIME_MASK     0xFFFFFFFF                // OFDM_GREEN_MDRDY_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MSR2_OFDM_GREEN_MDRDY_TIME_SHFT     0

#define IP1_BN0_WF_MIB_TOP_MCTR5_P_CCA_TIME_ADDR               IP1_BN0_WF_MIB_TOP_MCTR5_ADDR
#define IP1_BN0_WF_MIB_TOP_MCTR5_P_CCA_TIME_MASK               0xFFFFFFFF                // P_CCA_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCTR5_P_CCA_TIME_SHFT               0

#define IP1_BN0_WF_MIB_TOP_MCTR6_S_CCA_TIME_ADDR               IP1_BN0_WF_MIB_TOP_MCTR6_ADDR
#define IP1_BN0_WF_MIB_TOP_MCTR6_S_CCA_TIME_MASK               0xFFFFFFFF                // S_CCA_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCTR6_S_CCA_TIME_SHFT               0

#define IP1_BN0_WF_MIB_TOP_MCTR0_CCA_TIME_ADDR                 IP1_BN0_WF_MIB_TOP_MCTR0_ADDR
#define IP1_BN0_WF_MIB_TOP_MCTR0_CCA_TIME_MASK                 0xFFFFFFFF                // CCA_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCTR0_CCA_TIME_SHFT                 0

#define IP1_BN0_WF_MIB_TOP_MCTR1_S_20BW_CCA_TIME_ADDR          IP1_BN0_WF_MIB_TOP_MCTR1_ADDR
#define IP1_BN0_WF_MIB_TOP_MCTR1_S_20BW_CCA_TIME_MASK          0xFFFFFFFF                // S_20BW_CCA_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCTR1_S_20BW_CCA_TIME_SHFT          0

#define IP1_BN0_WF_MIB_TOP_MCTR2_S_40BW_CCA_TIME_ADDR          IP1_BN0_WF_MIB_TOP_MCTR2_ADDR
#define IP1_BN0_WF_MIB_TOP_MCTR2_S_40BW_CCA_TIME_MASK          0xFFFFFFFF                // S_40BW_CCA_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCTR2_S_40BW_CCA_TIME_SHFT          0

#define IP1_BN0_WF_MIB_TOP_MCTR3_S_80BW_CCA_TIME_ADDR          IP1_BN0_WF_MIB_TOP_MCTR3_ADDR
#define IP1_BN0_WF_MIB_TOP_MCTR3_S_80BW_CCA_TIME_MASK          0xFFFFFFFF                // S_80BW_CCA_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCTR3_S_80BW_CCA_TIME_SHFT          0

#define IP1_BN0_WF_MIB_TOP_MCTR4_S_160BW_CCA_TIME_ADDR         IP1_BN0_WF_MIB_TOP_MCTR4_ADDR
#define IP1_BN0_WF_MIB_TOP_MCTR4_S_160BW_CCA_TIME_MASK         0xFFFFFFFF                // S_160BW_CCA_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCTR4_S_160BW_CCA_TIME_SHFT         0

#define IP1_BN0_WF_MIB_TOP_MCS2TR0_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR0_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR0_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR0_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR1_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR1_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR1_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR1_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR2_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR2_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR2_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR2_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR3_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR3_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR3_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR3_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR4_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR4_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR4_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR4_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR5_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR5_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR5_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR5_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR6_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR6_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR6_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR6_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR7_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR7_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR7_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR7_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR8_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR8_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR8_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR8_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR9_S_P20BW_ED_TIME_ADDR        IP1_BN0_WF_MIB_TOP_MCS2TR9_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR9_S_P20BW_ED_TIME_MASK        0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR9_S_P20BW_ED_TIME_SHFT        0

#define IP1_BN0_WF_MIB_TOP_MCS2TR10_S_P20BW_ED_TIME_ADDR       IP1_BN0_WF_MIB_TOP_MCS2TR10_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR10_S_P20BW_ED_TIME_MASK       0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR10_S_P20BW_ED_TIME_SHFT       0

#define IP1_BN0_WF_MIB_TOP_MCS2TR11_S_P20BW_ED_TIME_ADDR       IP1_BN0_WF_MIB_TOP_MCS2TR11_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR11_S_P20BW_ED_TIME_MASK       0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR11_S_P20BW_ED_TIME_SHFT       0

#define IP1_BN0_WF_MIB_TOP_MCS2TR12_S_P20BW_ED_TIME_ADDR       IP1_BN0_WF_MIB_TOP_MCS2TR12_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR12_S_P20BW_ED_TIME_MASK       0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR12_S_P20BW_ED_TIME_SHFT       0

#define IP1_BN0_WF_MIB_TOP_MCS2TR13_S_P20BW_ED_TIME_ADDR       IP1_BN0_WF_MIB_TOP_MCS2TR13_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR13_S_P20BW_ED_TIME_MASK       0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR13_S_P20BW_ED_TIME_SHFT       0

#define IP1_BN0_WF_MIB_TOP_MCS2TR14_S_P20BW_ED_TIME_ADDR       IP1_BN0_WF_MIB_TOP_MCS2TR14_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR14_S_P20BW_ED_TIME_MASK       0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR14_S_P20BW_ED_TIME_SHFT       0

#define IP1_BN0_WF_MIB_TOP_MCS2TR15_S_P20BW_ED_TIME_ADDR       IP1_BN0_WF_MIB_TOP_MCS2TR15_ADDR
#define IP1_BN0_WF_MIB_TOP_MCS2TR15_S_P20BW_ED_TIME_MASK       0xFFFFFFFF                // S_P20BW_ED_TIME[31..0]
#define IP1_BN0_WF_MIB_TOP_MCS2TR15_S_P20BW_ED_TIME_SHFT       0

#define IP1_BN0_WF_MIB_TOP_ASCR0_CCA_SAMPLE_IDLE_COUNT_ADDR    IP1_BN0_WF_MIB_TOP_ASCR0_ADDR
#define IP1_BN0_WF_MIB_TOP_ASCR0_CCA_SAMPLE_IDLE_COUNT_MASK    0xFFFFFFFF                // CCA_SAMPLE_IDLE_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_ASCR0_CCA_SAMPLE_IDLE_COUNT_SHFT    0

#define IP1_BN0_WF_MIB_TOP_ASCR1_CCA_SAMPLE_ACTIVE_COUNT_ADDR  IP1_BN0_WF_MIB_TOP_ASCR1_ADDR
#define IP1_BN0_WF_MIB_TOP_ASCR1_CCA_SAMPLE_ACTIVE_COUNT_MASK  0xFFFFFFFF                // CCA_SAMPLE_ACTIVE_COUNT[31..0]
#define IP1_BN0_WF_MIB_TOP_ASCR1_CCA_SAMPLE_ACTIVE_COUNT_SHFT  0

#ifdef __cplusplus
}
#endif

#endif // __IP1_BN0_WF_MIB_TOP_REGS_H__
