// Seed: 1228127503
module module_0;
  parameter id_1 = id_1;
  assign id_2 = 1;
  genvar id_3;
  assign id_2 = (id_3);
  wire id_4;
  assign id_3 = -1;
  id_5(
      id_1
  );
  module_2 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0
);
  wire id_3, id_4;
  module_0 modCall_1 ();
  always begin : LABEL_0
    if (-1) id_2 <= 1;
  end
  wire id_5;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_6, id_7, id_8, id_9;
  assign id_8 = id_9;
  wire id_10, id_11;
  supply0 id_12, id_13 = id_3;
  assign id_8 = id_7;
  assign id_6 = -1;
endmodule
