
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005db8  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e4  08005f74  08005f74  00015f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006858  08006858  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08006858  08006858  00016858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006860  08006860  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006860  08006860  00016860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006864  08006864  00016864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08006868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009c8  2000007c  080068e4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a44  080068e4  00020a44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018e38  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002de8  00000000  00000000  00038ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001270  00000000  00000000  0003bcd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  0003cf40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ca0b  00000000  00000000  0003e080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000164de  00000000  00000000  0006aa8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111781  00000000  00000000  00080f69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  001926ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000537c  00000000  00000000  001927b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000000fa  00000000  00000000  00197b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000007c 	.word	0x2000007c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08005f5c 	.word	0x08005f5c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000080 	.word	0x20000080
 80001f8:	08005f5c 	.word	0x08005f5c

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000210:	f000 b974 	b.w	80004fc <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	4604      	mov	r4, r0
 8000234:	468e      	mov	lr, r1
 8000236:	2b00      	cmp	r3, #0
 8000238:	d14d      	bne.n	80002d6 <__udivmoddi4+0xaa>
 800023a:	428a      	cmp	r2, r1
 800023c:	4694      	mov	ip, r2
 800023e:	d969      	bls.n	8000314 <__udivmoddi4+0xe8>
 8000240:	fab2 f282 	clz	r2, r2
 8000244:	b152      	cbz	r2, 800025c <__udivmoddi4+0x30>
 8000246:	fa01 f302 	lsl.w	r3, r1, r2
 800024a:	f1c2 0120 	rsb	r1, r2, #32
 800024e:	fa20 f101 	lsr.w	r1, r0, r1
 8000252:	fa0c fc02 	lsl.w	ip, ip, r2
 8000256:	ea41 0e03 	orr.w	lr, r1, r3
 800025a:	4094      	lsls	r4, r2
 800025c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000260:	0c21      	lsrs	r1, r4, #16
 8000262:	fbbe f6f8 	udiv	r6, lr, r8
 8000266:	fa1f f78c 	uxth.w	r7, ip
 800026a:	fb08 e316 	mls	r3, r8, r6, lr
 800026e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000272:	fb06 f107 	mul.w	r1, r6, r7
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000282:	f080 811f 	bcs.w	80004c4 <__udivmoddi4+0x298>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 811c 	bls.w	80004c4 <__udivmoddi4+0x298>
 800028c:	3e02      	subs	r6, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 f707 	mul.w	r7, r0, r7
 80002a4:	42a7      	cmp	r7, r4
 80002a6:	d90a      	bls.n	80002be <__udivmoddi4+0x92>
 80002a8:	eb1c 0404 	adds.w	r4, ip, r4
 80002ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002b0:	f080 810a 	bcs.w	80004c8 <__udivmoddi4+0x29c>
 80002b4:	42a7      	cmp	r7, r4
 80002b6:	f240 8107 	bls.w	80004c8 <__udivmoddi4+0x29c>
 80002ba:	4464      	add	r4, ip
 80002bc:	3802      	subs	r0, #2
 80002be:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c2:	1be4      	subs	r4, r4, r7
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa4>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0xc2>
 80002da:	2d00      	cmp	r5, #0
 80002dc:	f000 80ef 	beq.w	80004be <__udivmoddi4+0x292>
 80002e0:	2600      	movs	r6, #0
 80002e2:	e9c5 0100 	strd	r0, r1, [r5]
 80002e6:	4630      	mov	r0, r6
 80002e8:	4631      	mov	r1, r6
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	fab3 f683 	clz	r6, r3
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d14a      	bne.n	800038c <__udivmoddi4+0x160>
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xd4>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 80f9 	bhi.w	80004f2 <__udivmoddi4+0x2c6>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb61 0303 	sbc.w	r3, r1, r3
 8000306:	2001      	movs	r0, #1
 8000308:	469e      	mov	lr, r3
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e0      	beq.n	80002d0 <__udivmoddi4+0xa4>
 800030e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000312:	e7dd      	b.n	80002d0 <__udivmoddi4+0xa4>
 8000314:	b902      	cbnz	r2, 8000318 <__udivmoddi4+0xec>
 8000316:	deff      	udf	#255	; 0xff
 8000318:	fab2 f282 	clz	r2, r2
 800031c:	2a00      	cmp	r2, #0
 800031e:	f040 8092 	bne.w	8000446 <__udivmoddi4+0x21a>
 8000322:	eba1 010c 	sub.w	r1, r1, ip
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2601      	movs	r6, #1
 8000330:	0c20      	lsrs	r0, r4, #16
 8000332:	fbb1 f3f7 	udiv	r3, r1, r7
 8000336:	fb07 1113 	mls	r1, r7, r3, r1
 800033a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800033e:	fb0e f003 	mul.w	r0, lr, r3
 8000342:	4288      	cmp	r0, r1
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x12c>
 8000346:	eb1c 0101 	adds.w	r1, ip, r1
 800034a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x12a>
 8000350:	4288      	cmp	r0, r1
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2c0>
 8000356:	4643      	mov	r3, r8
 8000358:	1a09      	subs	r1, r1, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000360:	fb07 1110 	mls	r1, r7, r0, r1
 8000364:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x156>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x154>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2ca>
 8000380:	4608      	mov	r0, r1
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800038a:	e79c      	b.n	80002c6 <__udivmoddi4+0x9a>
 800038c:	f1c6 0720 	rsb	r7, r6, #32
 8000390:	40b3      	lsls	r3, r6
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa20 f407 	lsr.w	r4, r0, r7
 800039e:	fa01 f306 	lsl.w	r3, r1, r6
 80003a2:	431c      	orrs	r4, r3
 80003a4:	40f9      	lsrs	r1, r7
 80003a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003aa:	fa00 f306 	lsl.w	r3, r0, r6
 80003ae:	fbb1 f8f9 	udiv	r8, r1, r9
 80003b2:	0c20      	lsrs	r0, r4, #16
 80003b4:	fa1f fe8c 	uxth.w	lr, ip
 80003b8:	fb09 1118 	mls	r1, r9, r8, r1
 80003bc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c0:	fb08 f00e 	mul.w	r0, r8, lr
 80003c4:	4288      	cmp	r0, r1
 80003c6:	fa02 f206 	lsl.w	r2, r2, r6
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b8>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2bc>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2bc>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4461      	add	r1, ip
 80003e4:	1a09      	subs	r1, r1, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003ec:	fb09 1110 	mls	r1, r9, r0, r1
 80003f0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003f4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003f8:	458e      	cmp	lr, r1
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1e2>
 80003fc:	eb1c 0101 	adds.w	r1, ip, r1
 8000400:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2b4>
 8000406:	458e      	cmp	lr, r1
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2b4>
 800040a:	3802      	subs	r0, #2
 800040c:	4461      	add	r1, ip
 800040e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000412:	fba0 9402 	umull	r9, r4, r0, r2
 8000416:	eba1 010e 	sub.w	r1, r1, lr
 800041a:	42a1      	cmp	r1, r4
 800041c:	46c8      	mov	r8, r9
 800041e:	46a6      	mov	lr, r4
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x2a4>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x2a0>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x212>
 8000426:	ebb3 0208 	subs.w	r2, r3, r8
 800042a:	eb61 010e 	sbc.w	r1, r1, lr
 800042e:	fa01 f707 	lsl.w	r7, r1, r7
 8000432:	fa22 f306 	lsr.w	r3, r2, r6
 8000436:	40f1      	lsrs	r1, r6
 8000438:	431f      	orrs	r7, r3
 800043a:	e9c5 7100 	strd	r7, r1, [r5]
 800043e:	2600      	movs	r6, #0
 8000440:	4631      	mov	r1, r6
 8000442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000446:	f1c2 0320 	rsb	r3, r2, #32
 800044a:	40d8      	lsrs	r0, r3
 800044c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000450:	fa21 f303 	lsr.w	r3, r1, r3
 8000454:	4091      	lsls	r1, r2
 8000456:	4301      	orrs	r1, r0
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb3 f0f7 	udiv	r0, r3, r7
 8000464:	fb07 3610 	mls	r6, r7, r0, r3
 8000468:	0c0b      	lsrs	r3, r1, #16
 800046a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800046e:	fb00 f60e 	mul.w	r6, r0, lr
 8000472:	429e      	cmp	r6, r3
 8000474:	fa04 f402 	lsl.w	r4, r4, r2
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x260>
 800047a:	eb1c 0303 	adds.w	r3, ip, r3
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b8>
 8000484:	429e      	cmp	r6, r3
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b8>
 8000488:	3802      	subs	r0, #2
 800048a:	4463      	add	r3, ip
 800048c:	1b9b      	subs	r3, r3, r6
 800048e:	b289      	uxth	r1, r1
 8000490:	fbb3 f6f7 	udiv	r6, r3, r7
 8000494:	fb07 3316 	mls	r3, r7, r6, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb06 f30e 	mul.w	r3, r6, lr
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x28a>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 80004ae:	428b      	cmp	r3, r1
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2b0>
 80004b2:	3e02      	subs	r6, #2
 80004b4:	4461      	add	r1, ip
 80004b6:	1ac9      	subs	r1, r1, r3
 80004b8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0x104>
 80004be:	462e      	mov	r6, r5
 80004c0:	4628      	mov	r0, r5
 80004c2:	e705      	b.n	80002d0 <__udivmoddi4+0xa4>
 80004c4:	4606      	mov	r6, r0
 80004c6:	e6e3      	b.n	8000290 <__udivmoddi4+0x64>
 80004c8:	4618      	mov	r0, r3
 80004ca:	e6f8      	b.n	80002be <__udivmoddi4+0x92>
 80004cc:	454b      	cmp	r3, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f8>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004d8:	3801      	subs	r0, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f8>
 80004dc:	4646      	mov	r6, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x28a>
 80004e0:	4620      	mov	r0, r4
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1e2>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x260>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b8>
 80004ec:	3b02      	subs	r3, #2
 80004ee:	4461      	add	r1, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x12c>
 80004f2:	4630      	mov	r0, r6
 80004f4:	e709      	b.n	800030a <__udivmoddi4+0xde>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x156>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000506:	2300      	movs	r3, #0
 8000508:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050a:	2003      	movs	r0, #3
 800050c:	f000 f960 	bl	80007d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000510:	2000      	movs	r0, #0
 8000512:	f000 f80d 	bl	8000530 <HAL_InitTick>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d002      	beq.n	8000522 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800051c:	2301      	movs	r3, #1
 800051e:	71fb      	strb	r3, [r7, #7]
 8000520:	e001      	b.n	8000526 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000522:	f004 fd65 	bl	8004ff0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000526:	79fb      	ldrb	r3, [r7, #7]
}
 8000528:	4618      	mov	r0, r3
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}

08000530 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b084      	sub	sp, #16
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000538:	2300      	movs	r3, #0
 800053a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800053c:	4b17      	ldr	r3, [pc, #92]	; (800059c <HAL_InitTick+0x6c>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d023      	beq.n	800058c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000544:	4b16      	ldr	r3, [pc, #88]	; (80005a0 <HAL_InitTick+0x70>)
 8000546:	681a      	ldr	r2, [r3, #0]
 8000548:	4b14      	ldr	r3, [pc, #80]	; (800059c <HAL_InitTick+0x6c>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	4619      	mov	r1, r3
 800054e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000552:	fbb3 f3f1 	udiv	r3, r3, r1
 8000556:	fbb2 f3f3 	udiv	r3, r2, r3
 800055a:	4618      	mov	r0, r3
 800055c:	f000 f96d 	bl	800083a <HAL_SYSTICK_Config>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d10f      	bne.n	8000586 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2b0f      	cmp	r3, #15
 800056a:	d809      	bhi.n	8000580 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800056c:	2200      	movs	r2, #0
 800056e:	6879      	ldr	r1, [r7, #4]
 8000570:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000574:	f000 f937 	bl	80007e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000578:	4a0a      	ldr	r2, [pc, #40]	; (80005a4 <HAL_InitTick+0x74>)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	6013      	str	r3, [r2, #0]
 800057e:	e007      	b.n	8000590 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000580:	2301      	movs	r3, #1
 8000582:	73fb      	strb	r3, [r7, #15]
 8000584:	e004      	b.n	8000590 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000586:	2301      	movs	r3, #1
 8000588:	73fb      	strb	r3, [r7, #15]
 800058a:	e001      	b.n	8000590 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800058c:	2301      	movs	r3, #1
 800058e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000590:	7bfb      	ldrb	r3, [r7, #15]
}
 8000592:	4618      	mov	r0, r3
 8000594:	3710      	adds	r7, #16
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	20000004 	.word	0x20000004
 80005a0:	20000014 	.word	0x20000014
 80005a4:	20000000 	.word	0x20000000

080005a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005ac:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <HAL_IncTick+0x20>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	461a      	mov	r2, r3
 80005b2:	4b06      	ldr	r3, [pc, #24]	; (80005cc <HAL_IncTick+0x24>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4413      	add	r3, r2
 80005b8:	4a04      	ldr	r2, [pc, #16]	; (80005cc <HAL_IncTick+0x24>)
 80005ba:	6013      	str	r3, [r2, #0]
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000004 	.word	0x20000004
 80005cc:	20000098 	.word	0x20000098

080005d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  return uwTick;
 80005d4:	4b03      	ldr	r3, [pc, #12]	; (80005e4 <HAL_GetTick+0x14>)
 80005d6:	681b      	ldr	r3, [r3, #0]
}
 80005d8:	4618      	mov	r0, r3
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20000098 	.word	0x20000098

080005e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005f0:	f7ff ffee 	bl	80005d0 <HAL_GetTick>
 80005f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000600:	d005      	beq.n	800060e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000602:	4b0a      	ldr	r3, [pc, #40]	; (800062c <HAL_Delay+0x44>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	461a      	mov	r2, r3
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	4413      	add	r3, r2
 800060c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800060e:	bf00      	nop
 8000610:	f7ff ffde 	bl	80005d0 <HAL_GetTick>
 8000614:	4602      	mov	r2, r0
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	1ad3      	subs	r3, r2, r3
 800061a:	68fa      	ldr	r2, [r7, #12]
 800061c:	429a      	cmp	r2, r3
 800061e:	d8f7      	bhi.n	8000610 <HAL_Delay+0x28>
  {
  }
}
 8000620:	bf00      	nop
 8000622:	bf00      	nop
 8000624:	3710      	adds	r7, #16
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000004 	.word	0x20000004

08000630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000630:	b480      	push	{r7}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f003 0307 	and.w	r3, r3, #7
 800063e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000640:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <__NVIC_SetPriorityGrouping+0x44>)
 8000642:	68db      	ldr	r3, [r3, #12]
 8000644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000646:	68ba      	ldr	r2, [r7, #8]
 8000648:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800064c:	4013      	ands	r3, r2
 800064e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000658:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800065c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000660:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000662:	4a04      	ldr	r2, [pc, #16]	; (8000674 <__NVIC_SetPriorityGrouping+0x44>)
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	60d3      	str	r3, [r2, #12]
}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800067c:	4b04      	ldr	r3, [pc, #16]	; (8000690 <__NVIC_GetPriorityGrouping+0x18>)
 800067e:	68db      	ldr	r3, [r3, #12]
 8000680:	0a1b      	lsrs	r3, r3, #8
 8000682:	f003 0307 	and.w	r3, r3, #7
}
 8000686:	4618      	mov	r0, r3
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	db0b      	blt.n	80006be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	f003 021f 	and.w	r2, r3, #31
 80006ac:	4907      	ldr	r1, [pc, #28]	; (80006cc <__NVIC_EnableIRQ+0x38>)
 80006ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b2:	095b      	lsrs	r3, r3, #5
 80006b4:	2001      	movs	r0, #1
 80006b6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80006be:	bf00      	nop
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	e000e100 	.word	0xe000e100

080006d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	6039      	str	r1, [r7, #0]
 80006da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	db0a      	blt.n	80006fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	490c      	ldr	r1, [pc, #48]	; (800071c <__NVIC_SetPriority+0x4c>)
 80006ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ee:	0112      	lsls	r2, r2, #4
 80006f0:	b2d2      	uxtb	r2, r2
 80006f2:	440b      	add	r3, r1
 80006f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f8:	e00a      	b.n	8000710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	683b      	ldr	r3, [r7, #0]
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	4908      	ldr	r1, [pc, #32]	; (8000720 <__NVIC_SetPriority+0x50>)
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	f003 030f 	and.w	r3, r3, #15
 8000706:	3b04      	subs	r3, #4
 8000708:	0112      	lsls	r2, r2, #4
 800070a:	b2d2      	uxtb	r2, r2
 800070c:	440b      	add	r3, r1
 800070e:	761a      	strb	r2, [r3, #24]
}
 8000710:	bf00      	nop
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr
 800071c:	e000e100 	.word	0xe000e100
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000724:	b480      	push	{r7}
 8000726:	b089      	sub	sp, #36	; 0x24
 8000728:	af00      	add	r7, sp, #0
 800072a:	60f8      	str	r0, [r7, #12]
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	f003 0307 	and.w	r3, r3, #7
 8000736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000738:	69fb      	ldr	r3, [r7, #28]
 800073a:	f1c3 0307 	rsb	r3, r3, #7
 800073e:	2b04      	cmp	r3, #4
 8000740:	bf28      	it	cs
 8000742:	2304      	movcs	r3, #4
 8000744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	3304      	adds	r3, #4
 800074a:	2b06      	cmp	r3, #6
 800074c:	d902      	bls.n	8000754 <NVIC_EncodePriority+0x30>
 800074e:	69fb      	ldr	r3, [r7, #28]
 8000750:	3b03      	subs	r3, #3
 8000752:	e000      	b.n	8000756 <NVIC_EncodePriority+0x32>
 8000754:	2300      	movs	r3, #0
 8000756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000758:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	fa02 f303 	lsl.w	r3, r2, r3
 8000762:	43da      	mvns	r2, r3
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	401a      	ands	r2, r3
 8000768:	697b      	ldr	r3, [r7, #20]
 800076a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800076c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	fa01 f303 	lsl.w	r3, r1, r3
 8000776:	43d9      	mvns	r1, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800077c:	4313      	orrs	r3, r2
         );
}
 800077e:	4618      	mov	r0, r3
 8000780:	3724      	adds	r7, #36	; 0x24
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
	...

0800078c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	3b01      	subs	r3, #1
 8000798:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800079c:	d301      	bcc.n	80007a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800079e:	2301      	movs	r3, #1
 80007a0:	e00f      	b.n	80007c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007a2:	4a0a      	ldr	r2, [pc, #40]	; (80007cc <SysTick_Config+0x40>)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3b01      	subs	r3, #1
 80007a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007aa:	210f      	movs	r1, #15
 80007ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007b0:	f7ff ff8e 	bl	80006d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007b4:	4b05      	ldr	r3, [pc, #20]	; (80007cc <SysTick_Config+0x40>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ba:	4b04      	ldr	r3, [pc, #16]	; (80007cc <SysTick_Config+0x40>)
 80007bc:	2207      	movs	r2, #7
 80007be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c0:	2300      	movs	r3, #0
}
 80007c2:	4618      	mov	r0, r3
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	e000e010 	.word	0xe000e010

080007d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff ff29 	bl	8000630 <__NVIC_SetPriorityGrouping>
}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b086      	sub	sp, #24
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	4603      	mov	r3, r0
 80007ee:	60b9      	str	r1, [r7, #8]
 80007f0:	607a      	str	r2, [r7, #4]
 80007f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007f8:	f7ff ff3e 	bl	8000678 <__NVIC_GetPriorityGrouping>
 80007fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	68b9      	ldr	r1, [r7, #8]
 8000802:	6978      	ldr	r0, [r7, #20]
 8000804:	f7ff ff8e 	bl	8000724 <NVIC_EncodePriority>
 8000808:	4602      	mov	r2, r0
 800080a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800080e:	4611      	mov	r1, r2
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff ff5d 	bl	80006d0 <__NVIC_SetPriority>
}
 8000816:	bf00      	nop
 8000818:	3718      	adds	r7, #24
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b082      	sub	sp, #8
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff ff31 	bl	8000694 <__NVIC_EnableIRQ>
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff ffa2 	bl	800078c <SysTick_Config>
 8000848:	4603      	mov	r3, r0
}
 800084a:	4618      	mov	r0, r3
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}

08000852 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000852:	b580      	push	{r7, lr}
 8000854:	b082      	sub	sp, #8
 8000856:	af00      	add	r7, sp, #0
 8000858:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d101      	bne.n	8000864 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8000860:	2301      	movs	r3, #1
 8000862:	e014      	b.n	800088e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	791b      	ldrb	r3, [r3, #4]
 8000868:	b2db      	uxtb	r3, r3
 800086a:	2b00      	cmp	r3, #0
 800086c:	d105      	bne.n	800087a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f004 fbdf 	bl	8005038 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2202      	movs	r2, #2
 800087e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	2201      	movs	r2, #1
 800088a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8000896:	b480      	push	{r7}
 8000898:	b083      	sub	sp, #12
 800089a:	af00      	add	r7, sp, #0
 800089c:	6078      	str	r0, [r7, #4]
 800089e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	795b      	ldrb	r3, [r3, #5]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d101      	bne.n	80008ac <HAL_DAC_Start+0x16>
 80008a8:	2302      	movs	r3, #2
 80008aa:	e040      	b.n	800092e <HAL_DAC_Start+0x98>
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	2201      	movs	r2, #1
 80008b0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2202      	movs	r2, #2
 80008b6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	6819      	ldr	r1, [r3, #0]
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	f003 0310 	and.w	r3, r3, #16
 80008c4:	2201      	movs	r2, #1
 80008c6:	409a      	lsls	r2, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	430a      	orrs	r2, r1
 80008ce:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d10f      	bne.n	80008f6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d11d      	bne.n	8000920 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	685a      	ldr	r2, [r3, #4]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f042 0201 	orr.w	r2, r2, #1
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	e014      	b.n	8000920 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	f003 0310 	and.w	r3, r3, #16
 8000906:	2102      	movs	r1, #2
 8000908:	fa01 f303 	lsl.w	r3, r1, r3
 800090c:	429a      	cmp	r2, r3
 800090e:	d107      	bne.n	8000920 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	685a      	ldr	r2, [r3, #4]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	f042 0202 	orr.w	r2, r2, #2
 800091e:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	2201      	movs	r2, #1
 8000924:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2200      	movs	r2, #0
 800092a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800092c:	2300      	movs	r3, #0
}
 800092e:	4618      	mov	r0, r3
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
	...

0800093c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b086      	sub	sp, #24
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
 8000948:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	795b      	ldrb	r3, [r3, #5]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d101      	bne.n	800095a <HAL_DAC_Start_DMA+0x1e>
 8000956:	2302      	movs	r3, #2
 8000958:	e0ab      	b.n	8000ab2 <HAL_DAC_Start_DMA+0x176>
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	2201      	movs	r2, #1
 800095e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	2202      	movs	r2, #2
 8000964:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d12f      	bne.n	80009cc <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	689b      	ldr	r3, [r3, #8]
 8000970:	4a52      	ldr	r2, [pc, #328]	; (8000abc <HAL_DAC_Start_DMA+0x180>)
 8000972:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	689b      	ldr	r3, [r3, #8]
 8000978:	4a51      	ldr	r2, [pc, #324]	; (8000ac0 <HAL_DAC_Start_DMA+0x184>)
 800097a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	4a50      	ldr	r2, [pc, #320]	; (8000ac4 <HAL_DAC_Start_DMA+0x188>)
 8000982:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000992:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8000994:	6a3b      	ldr	r3, [r7, #32]
 8000996:	2b08      	cmp	r3, #8
 8000998:	d013      	beq.n	80009c2 <HAL_DAC_Start_DMA+0x86>
 800099a:	6a3b      	ldr	r3, [r7, #32]
 800099c:	2b08      	cmp	r3, #8
 800099e:	d845      	bhi.n	8000a2c <HAL_DAC_Start_DMA+0xf0>
 80009a0:	6a3b      	ldr	r3, [r7, #32]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d003      	beq.n	80009ae <HAL_DAC_Start_DMA+0x72>
 80009a6:	6a3b      	ldr	r3, [r7, #32]
 80009a8:	2b04      	cmp	r3, #4
 80009aa:	d005      	beq.n	80009b8 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80009ac:	e03e      	b.n	8000a2c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	3308      	adds	r3, #8
 80009b4:	613b      	str	r3, [r7, #16]
        break;
 80009b6:	e03c      	b.n	8000a32 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	330c      	adds	r3, #12
 80009be:	613b      	str	r3, [r7, #16]
        break;
 80009c0:	e037      	b.n	8000a32 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	3310      	adds	r3, #16
 80009c8:	613b      	str	r3, [r7, #16]
        break;
 80009ca:	e032      	b.n	8000a32 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	4a3d      	ldr	r2, [pc, #244]	; (8000ac8 <HAL_DAC_Start_DMA+0x18c>)
 80009d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	68db      	ldr	r3, [r3, #12]
 80009d8:	4a3c      	ldr	r2, [pc, #240]	; (8000acc <HAL_DAC_Start_DMA+0x190>)
 80009da:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	68db      	ldr	r3, [r3, #12]
 80009e0:	4a3b      	ldr	r2, [pc, #236]	; (8000ad0 <HAL_DAC_Start_DMA+0x194>)
 80009e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80009f2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80009f4:	6a3b      	ldr	r3, [r7, #32]
 80009f6:	2b08      	cmp	r3, #8
 80009f8:	d013      	beq.n	8000a22 <HAL_DAC_Start_DMA+0xe6>
 80009fa:	6a3b      	ldr	r3, [r7, #32]
 80009fc:	2b08      	cmp	r3, #8
 80009fe:	d817      	bhi.n	8000a30 <HAL_DAC_Start_DMA+0xf4>
 8000a00:	6a3b      	ldr	r3, [r7, #32]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d003      	beq.n	8000a0e <HAL_DAC_Start_DMA+0xd2>
 8000a06:	6a3b      	ldr	r3, [r7, #32]
 8000a08:	2b04      	cmp	r3, #4
 8000a0a:	d005      	beq.n	8000a18 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8000a0c:	e010      	b.n	8000a30 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	3314      	adds	r3, #20
 8000a14:	613b      	str	r3, [r7, #16]
        break;
 8000a16:	e00c      	b.n	8000a32 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	3318      	adds	r3, #24
 8000a1e:	613b      	str	r3, [r7, #16]
        break;
 8000a20:	e007      	b.n	8000a32 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	331c      	adds	r3, #28
 8000a28:	613b      	str	r3, [r7, #16]
        break;
 8000a2a:	e002      	b.n	8000a32 <HAL_DAC_Start_DMA+0xf6>
        break;
 8000a2c:	bf00      	nop
 8000a2e:	e000      	b.n	8000a32 <HAL_DAC_Start_DMA+0xf6>
        break;
 8000a30:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d111      	bne.n	8000a5c <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000a46:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	6898      	ldr	r0, [r3, #8]
 8000a4c:	6879      	ldr	r1, [r7, #4]
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	f000 fbd9 	bl	8001208 <HAL_DMA_Start_IT>
 8000a56:	4603      	mov	r3, r0
 8000a58:	75fb      	strb	r3, [r7, #23]
 8000a5a:	e010      	b.n	8000a7e <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8000a6a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	68d8      	ldr	r0, [r3, #12]
 8000a70:	6879      	ldr	r1, [r7, #4]
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	693a      	ldr	r2, [r7, #16]
 8000a76:	f000 fbc7 	bl	8001208 <HAL_DMA_Start_IT>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	2200      	movs	r2, #0
 8000a82:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8000a84:	7dfb      	ldrb	r3, [r7, #23]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d10c      	bne.n	8000aa4 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	6819      	ldr	r1, [r3, #0]
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	f003 0310 	and.w	r3, r3, #16
 8000a96:	2201      	movs	r2, #1
 8000a98:	409a      	lsls	r2, r3
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	e005      	b.n	8000ab0 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	691b      	ldr	r3, [r3, #16]
 8000aa8:	f043 0204 	orr.w	r2, r3, #4
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8000ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3718      	adds	r7, #24
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	08000d7d 	.word	0x08000d7d
 8000ac0:	08000d9f 	.word	0x08000d9f
 8000ac4:	08000dbb 	.word	0x08000dbb
 8000ac8:	0800104d 	.word	0x0800104d
 8000acc:	0800106f 	.word	0x0800106f
 8000ad0:	0800108b 	.word	0x0800108b

08000ad4 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8000adc:	bf00      	nop
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr

08000ae8 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8000af0:	bf00      	nop
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b088      	sub	sp, #32
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	795b      	ldrb	r3, [r3, #5]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d101      	bne.n	8000b18 <HAL_DAC_ConfigChannel+0x1c>
 8000b14:	2302      	movs	r3, #2
 8000b16:	e12a      	b.n	8000d6e <HAL_DAC_ConfigChannel+0x272>
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	2202      	movs	r2, #2
 8000b22:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d174      	bne.n	8000c16 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8000b2c:	f7ff fd50 	bl	80005d0 <HAL_GetTick>
 8000b30:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d134      	bne.n	8000ba2 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000b38:	e011      	b.n	8000b5e <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000b3a:	f7ff fd49 	bl	80005d0 <HAL_GetTick>
 8000b3e:	4602      	mov	r2, r0
 8000b40:	69bb      	ldr	r3, [r7, #24]
 8000b42:	1ad3      	subs	r3, r2, r3
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d90a      	bls.n	8000b5e <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	691b      	ldr	r3, [r3, #16]
 8000b4c:	f043 0208 	orr.w	r2, r3, #8
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	2203      	movs	r2, #3
 8000b58:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	e107      	b.n	8000d6e <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d1e6      	bne.n	8000b3a <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f7ff fd3b 	bl	80005e8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	68ba      	ldr	r2, [r7, #8]
 8000b78:	69d2      	ldr	r2, [r2, #28]
 8000b7a:	641a      	str	r2, [r3, #64]	; 0x40
 8000b7c:	e01e      	b.n	8000bbc <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000b7e:	f7ff fd27 	bl	80005d0 <HAL_GetTick>
 8000b82:	4602      	mov	r2, r0
 8000b84:	69bb      	ldr	r3, [r7, #24]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d90a      	bls.n	8000ba2 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	691b      	ldr	r3, [r3, #16]
 8000b90:	f043 0208 	orr.w	r2, r3, #8
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	2203      	movs	r2, #3
 8000b9c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	e0e5      	b.n	8000d6e <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	dbe8      	blt.n	8000b7e <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8000bac:	2001      	movs	r0, #1
 8000bae:	f7ff fd1b 	bl	80005e8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	69d2      	ldr	r2, [r2, #28]
 8000bba:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	f003 0310 	and.w	r3, r3, #16
 8000bc8:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8000bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	ea02 0103 	and.w	r1, r2, r3
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	6a1a      	ldr	r2, [r3, #32]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f003 0310 	and.w	r3, r3, #16
 8000be0:	409a      	lsls	r2, r3
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	430a      	orrs	r2, r1
 8000be8:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f003 0310 	and.w	r3, r3, #16
 8000bf6:	21ff      	movs	r1, #255	; 0xff
 8000bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	ea02 0103 	and.w	r1, r2, r3
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	f003 0310 	and.w	r3, r3, #16
 8000c0c:	409a      	lsls	r2, r3
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	430a      	orrs	r2, r1
 8000c14:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8000c16:	68bb      	ldr	r3, [r7, #8]
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d11d      	bne.n	8000c5a <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c24:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	f003 0310 	and.w	r3, r3, #16
 8000c2c:	221f      	movs	r2, #31
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	43db      	mvns	r3, r3
 8000c34:	69fa      	ldr	r2, [r7, #28]
 8000c36:	4013      	ands	r3, r2
 8000c38:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8000c3a:	68bb      	ldr	r3, [r7, #8]
 8000c3c:	699b      	ldr	r3, [r3, #24]
 8000c3e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	f003 0310 	and.w	r3, r3, #16
 8000c46:	697a      	ldr	r2, [r7, #20]
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	69fa      	ldr	r2, [r7, #28]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	69fa      	ldr	r2, [r7, #28]
 8000c58:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c60:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	f003 0310 	and.w	r3, r3, #16
 8000c68:	2207      	movs	r2, #7
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	69fa      	ldr	r2, [r7, #28]
 8000c72:	4013      	ands	r3, r2
 8000c74:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	685a      	ldr	r2, [r3, #4]
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	68db      	ldr	r3, [r3, #12]
 8000c7e:	431a      	orrs	r2, r3
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	4313      	orrs	r3, r2
 8000c86:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f003 0310 	and.w	r3, r3, #16
 8000c8e:	697a      	ldr	r2, [r7, #20]
 8000c90:	fa02 f303 	lsl.w	r3, r2, r3
 8000c94:	69fa      	ldr	r2, [r7, #28]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	69fa      	ldr	r2, [r7, #28]
 8000ca0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	6819      	ldr	r1, [r3, #0]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	f003 0310 	and.w	r3, r3, #16
 8000cae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	43da      	mvns	r2, r3
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	400a      	ands	r2, r1
 8000cbe:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	f003 0310 	and.w	r3, r3, #16
 8000cce:	f640 72fe 	movw	r2, #4094	; 0xffe
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43db      	mvns	r3, r3
 8000cd8:	69fa      	ldr	r2, [r7, #28]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f003 0310 	and.w	r3, r3, #16
 8000cea:	697a      	ldr	r2, [r7, #20]
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	69fa      	ldr	r2, [r7, #28]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000cfe:	d104      	bne.n	8000d0a <HAL_DAC_ConfigChannel+0x20e>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d06:	61fb      	str	r3, [r7, #28]
 8000d08:	e018      	b.n	8000d3c <HAL_DAC_ConfigChannel+0x240>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d104      	bne.n	8000d1c <HAL_DAC_ConfigChannel+0x220>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d18:	61fb      	str	r3, [r7, #28]
 8000d1a:	e00f      	b.n	8000d3c <HAL_DAC_ConfigChannel+0x240>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8000d1c:	f001 fcbe 	bl	800269c <HAL_RCC_GetHCLKFreq>
 8000d20:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	4a14      	ldr	r2, [pc, #80]	; (8000d78 <HAL_DAC_ConfigChannel+0x27c>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d904      	bls.n	8000d34 <HAL_DAC_ConfigChannel+0x238>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d30:	61fb      	str	r3, [r7, #28]
 8000d32:	e003      	b.n	8000d3c <HAL_DAC_ConfigChannel+0x240>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000d3a:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	69fa      	ldr	r2, [r7, #28]
 8000d42:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6819      	ldr	r1, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f003 0310 	and.w	r3, r3, #16
 8000d50:	22c0      	movs	r2, #192	; 0xc0
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	43da      	mvns	r2, r3
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	400a      	ands	r2, r1
 8000d5e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2201      	movs	r2, #1
 8000d64:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	2200      	movs	r2, #0
 8000d6a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3720      	adds	r7, #32
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	04c4b400 	.word	0x04c4b400

08000d7c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d88:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8000d8a:	68f8      	ldr	r0, [r7, #12]
 8000d8c:	f003 fdaa 	bl	80048e4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	2201      	movs	r2, #1
 8000d94:	711a      	strb	r2, [r3, #4]
}
 8000d96:	bf00      	nop
 8000d98:	3710      	adds	r7, #16
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}

08000d9e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b084      	sub	sp, #16
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000daa:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8000dac:	68f8      	ldr	r0, [r7, #12]
 8000dae:	f7ff fe91 	bl	8000ad4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8000db2:	bf00      	nop
 8000db4:	3710      	adds	r7, #16
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}

08000dba <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b084      	sub	sp, #16
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dc6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	691b      	ldr	r3, [r3, #16]
 8000dcc:	f043 0204 	orr.w	r2, r3, #4
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8000dd4:	68f8      	ldr	r0, [r7, #12]
 8000dd6:	f7ff fe87 	bl	8000ae8 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	2201      	movs	r2, #1
 8000dde:	711a      	strb	r2, [r3, #4]
}
 8000de0:	bf00      	nop
 8000de2:	3710      	adds	r7, #16
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b083      	sub	sp, #12
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr

08000e24 <HAL_DACEx_SelfCalibrate>:
  * @retval HAL status
  * @note   Calibration runs about 7 ms.
  */

HAL_StatusTypeDef HAL_DACEx_SelfCalibrate(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b08a      	sub	sp, #40	; 0x28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e30:	2300      	movs	r3, #0
 8000e32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

 /* Check the DAC handle allocation */
 /* Check if DAC running */
  if (hdac == NULL)
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d103      	bne.n	8000e44 <HAL_DACEx_SelfCalibrate+0x20>
  {
    status = HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000e42:	e0fd      	b.n	8001040 <HAL_DACEx_SelfCalibrate+0x21c>
  }
  else if (hdac->State == HAL_DAC_STATE_BUSY)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	791b      	ldrb	r3, [r3, #4]
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2b02      	cmp	r3, #2
 8000e4c:	d103      	bne.n	8000e56 <HAL_DACEx_SelfCalibrate+0x32>
  {
    status = HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000e54:	e0f4      	b.n	8001040 <HAL_DACEx_SelfCalibrate+0x21c>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hdac);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	795b      	ldrb	r3, [r3, #5]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d101      	bne.n	8000e62 <HAL_DACEx_SelfCalibrate+0x3e>
 8000e5e:	2302      	movs	r3, #2
 8000e60:	e0f0      	b.n	8001044 <HAL_DACEx_SelfCalibrate+0x220>
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	2201      	movs	r2, #1
 8000e66:	715a      	strb	r2, [r3, #5]

    /* Store configuration */
    oldmodeconfiguration = (hdac->Instance->MCR & (DAC_MCR_MODE1 << (Channel & 0x10UL)));
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	f003 0310 	and.w	r3, r3, #16
 8000e74:	2107      	movs	r1, #7
 8000e76:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]

    /* Disable the selected DAC channel */
    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_EN1 << (Channel & 0x10UL)));
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	6819      	ldr	r1, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f003 0310 	and.w	r3, r3, #16
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	43da      	mvns	r2, r3
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	400a      	ands	r2, r1
 8000e98:	601a      	str	r2, [r3, #0]

    /* Set mode in MCR  for calibration */
    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), 0U);
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f003 0310 	and.w	r3, r3, #16
 8000ea6:	2207      	movs	r2, #7
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43da      	mvns	r2, r3
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	400a      	ands	r2, r1
 8000eb4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set DAC Channel1 DHR register to the middle value */
    tmp = (uint32_t)hdac->Instance;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	617b      	str	r3, [r7, #20]

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
    if(Channel == DAC_CHANNEL_1)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d103      	bne.n	8000eca <HAL_DACEx_SelfCalibrate+0xa6>
    {
      tmp += DAC_DHR12R1_ALIGNMENT(DAC_ALIGN_12B_R);
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3308      	adds	r3, #8
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	e002      	b.n	8000ed0 <HAL_DACEx_SelfCalibrate+0xac>
    }
    else
    {
      tmp += DAC_DHR12R2_ALIGNMENT(DAC_ALIGN_12B_R);
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	3314      	adds	r3, #20
 8000ece:	617b      	str	r3, [r7, #20]
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
#if defined (STM32L451xx) || defined (STM32L452xx) || defined (STM32L462xx)
    tmp += DAC_DHR12R1_ALIGNMENT(DAC_ALIGN_12B_R);
#endif /* STM32L451xx STM32L452xx STM32L462xx */
    *(__IO uint32_t *) tmp = 0x0800U;
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ed8:	6013      	str	r3, [r2, #0]

    /* Enable the selected DAC channel calibration */
    /* i.e. set DAC_CR_CENx bit */
    SET_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	6819      	ldr	r1, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f003 0310 	and.w	r3, r3, #16
 8000ee6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000eea:	409a      	lsls	r2, r3
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	601a      	str	r2, [r3, #0]

    /* Init trimming counter */
    /* Medium value */
    trimmingvalue = 16U;
 8000ef4:	2310      	movs	r3, #16
 8000ef6:	623b      	str	r3, [r7, #32]
    delta = 8U;
 8000ef8:	2308      	movs	r3, #8
 8000efa:	61fb      	str	r3, [r7, #28]
    while (delta != 0U)
 8000efc:	e037      	b.n	8000f6e <HAL_DACEx_SelfCalibrate+0x14a>
    {
      /* Set candidate trimming */
      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f003 0310 	and.w	r3, r3, #16
 8000f0a:	211f      	movs	r1, #31
 8000f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	ea02 0103 	and.w	r1, r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f003 0310 	and.w	r3, r3, #16
 8000f1c:	6a3a      	ldr	r2, [r7, #32]
 8000f1e:	409a      	lsls	r2, r3
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	430a      	orrs	r2, r1
 8000f26:	639a      	str	r2, [r3, #56]	; 0x38

      /* tOFFTRIMmax delay x ms as per datasheet (electrical characteristics */
      /* i.e. minimum time needed between two calibration steps */
      HAL_Delay(1);
 8000f28:	2001      	movs	r0, #1
 8000f2a:	f7ff fb5d 	bl	80005e8 <HAL_Delay>

      if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL)))
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f003 0310 	and.w	r3, r3, #16
 8000f3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f42:	401a      	ands	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f003 0310 	and.w	r3, r3, #16
 8000f4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d104      	bne.n	8000f60 <HAL_DACEx_SelfCalibrate+0x13c>
      {
        /* DAC_SR_CAL_FLAGx is HIGH try higher trimming */
        trimmingvalue -= delta;
 8000f56:	6a3a      	ldr	r2, [r7, #32]
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	623b      	str	r3, [r7, #32]
 8000f5e:	e003      	b.n	8000f68 <HAL_DACEx_SelfCalibrate+0x144>
      }
      else
      {
        /* DAC_SR_CAL_FLAGx is LOW try lower trimming */
        trimmingvalue += delta;
 8000f60:	6a3a      	ldr	r2, [r7, #32]
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	4413      	add	r3, r2
 8000f66:	623b      	str	r3, [r7, #32]
      }
      delta >>= 1U;
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	085b      	lsrs	r3, r3, #1
 8000f6c:	61fb      	str	r3, [r7, #28]
    while (delta != 0U)
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d1c4      	bne.n	8000efe <HAL_DACEx_SelfCalibrate+0xda>
    }

    /* Still need to check if right calibration is current value or one step below */
    /* Indeed the first value that causes the DAC_SR_CAL_FLAGx bit to change from 0 to 1  */
    /* Set candidate trimming */
    MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f003 0310 	and.w	r3, r3, #16
 8000f80:	211f      	movs	r1, #31
 8000f82:	fa01 f303 	lsl.w	r3, r1, r3
 8000f86:	43db      	mvns	r3, r3
 8000f88:	ea02 0103 	and.w	r1, r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f003 0310 	and.w	r3, r3, #16
 8000f92:	6a3a      	ldr	r2, [r7, #32]
 8000f94:	409a      	lsls	r2, r3
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	430a      	orrs	r2, r1
 8000f9c:	639a      	str	r2, [r3, #56]	; 0x38

    /* tOFFTRIMmax delay x ms as per datasheet (electrical characteristics */
    /* i.e. minimum time needed between two calibration steps */
    HAL_Delay(1U);
 8000f9e:	2001      	movs	r0, #1
 8000fa0:	f7ff fb22 	bl	80005e8 <HAL_Delay>

    if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == 0UL)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f003 0310 	and.w	r3, r3, #16
 8000fb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb8:	4013      	ands	r3, r2
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d117      	bne.n	8000fee <HAL_DACEx_SelfCalibrate+0x1ca>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvalue++;
 8000fbe:	6a3b      	ldr	r3, [r7, #32]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	623b      	str	r3, [r7, #32]
      /* Set right trimming */
      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f003 0310 	and.w	r3, r3, #16
 8000fd0:	211f      	movs	r1, #31
 8000fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	ea02 0103 	and.w	r1, r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f003 0310 	and.w	r3, r3, #16
 8000fe2:	6a3a      	ldr	r2, [r7, #32]
 8000fe4:	409a      	lsls	r2, r3
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	430a      	orrs	r2, r1
 8000fec:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Disable the selected DAC channel calibration */
    /* i.e. clear DAC_CR_CENx bit */
    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	6819      	ldr	r1, [r3, #0]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f003 0310 	and.w	r3, r3, #16
 8000ffa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43da      	mvns	r2, r3
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	400a      	ands	r2, r1
 800100a:	601a      	str	r2, [r3, #0]

    sConfig->DAC_TrimmingValue = trimmingvalue;
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	6a3a      	ldr	r2, [r7, #32]
 8001010:	619a      	str	r2, [r3, #24]
    sConfig->DAC_UserTrimming = DAC_TRIMMING_USER;
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	2201      	movs	r2, #1
 8001016:	615a      	str	r2, [r3, #20]

    /* Restore configuration */
    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), oldmodeconfiguration);
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f003 0310 	and.w	r3, r3, #16
 8001024:	2107      	movs	r1, #7
 8001026:	fa01 f303 	lsl.w	r3, r1, r3
 800102a:	43db      	mvns	r3, r3
 800102c:	ea02 0103 	and.w	r1, r2, r3
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	430a      	orrs	r2, r1
 8001038:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process unlocked */
    __HAL_UNLOCK(hdac);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	2200      	movs	r2, #0
 800103e:	715a      	strb	r2, [r3, #5]
  }

  return status;
 8001040:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001044:	4618      	mov	r0, r3
 8001046:	3728      	adds	r7, #40	; 0x28
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001058:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	f7ff fec4 	bl	8000de8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2201      	movs	r2, #1
 8001064:	711a      	strb	r2, [r3, #4]
}
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b084      	sub	sp, #16
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800107a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f7ff febd 	bl	8000dfc <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b084      	sub	sp, #16
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001096:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	691b      	ldr	r3, [r3, #16]
 800109c:	f043 0204 	orr.w	r2, r3, #4
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80010a4:	68f8      	ldr	r0, [r7, #12]
 80010a6:	f7ff feb3 	bl	8000e10 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2201      	movs	r2, #1
 80010ae:	711a      	strb	r2, [r3, #4]
}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d101      	bne.n	80010ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e08d      	b.n	80011e6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	4b47      	ldr	r3, [pc, #284]	; (80011f0 <HAL_DMA_Init+0x138>)
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d80f      	bhi.n	80010f6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	461a      	mov	r2, r3
 80010dc:	4b45      	ldr	r3, [pc, #276]	; (80011f4 <HAL_DMA_Init+0x13c>)
 80010de:	4413      	add	r3, r2
 80010e0:	4a45      	ldr	r2, [pc, #276]	; (80011f8 <HAL_DMA_Init+0x140>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	091b      	lsrs	r3, r3, #4
 80010e8:	009a      	lsls	r2, r3, #2
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a42      	ldr	r2, [pc, #264]	; (80011fc <HAL_DMA_Init+0x144>)
 80010f2:	641a      	str	r2, [r3, #64]	; 0x40
 80010f4:	e00e      	b.n	8001114 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	4b40      	ldr	r3, [pc, #256]	; (8001200 <HAL_DMA_Init+0x148>)
 80010fe:	4413      	add	r3, r2
 8001100:	4a3d      	ldr	r2, [pc, #244]	; (80011f8 <HAL_DMA_Init+0x140>)
 8001102:	fba2 2303 	umull	r2, r3, r2, r3
 8001106:	091b      	lsrs	r3, r3, #4
 8001108:	009a      	lsls	r2, r3, #2
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a3c      	ldr	r2, [pc, #240]	; (8001204 <HAL_DMA_Init+0x14c>)
 8001112:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2202      	movs	r2, #2
 8001118:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800112a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800112e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001138:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	691b      	ldr	r3, [r3, #16]
 800113e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001144:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001150:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a1b      	ldr	r3, [r3, #32]
 8001156:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	4313      	orrs	r3, r2
 800115c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	68fa      	ldr	r2, [r7, #12]
 8001164:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 f9b6 	bl	80014d8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001174:	d102      	bne.n	800117c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685a      	ldr	r2, [r3, #4]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001184:	b2d2      	uxtb	r2, r2
 8001186:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001190:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d010      	beq.n	80011bc <HAL_DMA_Init+0x104>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	2b04      	cmp	r3, #4
 80011a0:	d80c      	bhi.n	80011bc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f000 f9d6 	bl	8001554 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	e008      	b.n	80011ce <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2201      	movs	r2, #1
 80011d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40020407 	.word	0x40020407
 80011f4:	bffdfff8 	.word	0xbffdfff8
 80011f8:	cccccccd 	.word	0xcccccccd
 80011fc:	40020000 	.word	0x40020000
 8001200:	bffdfbf8 	.word	0xbffdfbf8
 8001204:	40020400 	.word	0x40020400

08001208 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001216:	2300      	movs	r3, #0
 8001218:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001220:	2b01      	cmp	r3, #1
 8001222:	d101      	bne.n	8001228 <HAL_DMA_Start_IT+0x20>
 8001224:	2302      	movs	r3, #2
 8001226:	e066      	b.n	80012f6 <HAL_DMA_Start_IT+0xee>
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2201      	movs	r2, #1
 800122c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2b01      	cmp	r3, #1
 800123a:	d155      	bne.n	80012e8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2202      	movs	r2, #2
 8001240:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2200      	movs	r2, #0
 8001248:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f022 0201 	bic.w	r2, r2, #1
 8001258:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	68b9      	ldr	r1, [r7, #8]
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f000 f8fb 	bl	800145c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	2b00      	cmp	r3, #0
 800126c:	d008      	beq.n	8001280 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f042 020e 	orr.w	r2, r2, #14
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	e00f      	b.n	80012a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f022 0204 	bic.w	r2, r2, #4
 800128e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f042 020a 	orr.w	r2, r2, #10
 800129e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d007      	beq.n	80012be <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012bc:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d007      	beq.n	80012d6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012d4:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f042 0201 	orr.w	r2, r2, #1
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	e005      	b.n	80012f4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80012f0:	2302      	movs	r3, #2
 80012f2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80012f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b084      	sub	sp, #16
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131a:	f003 031c 	and.w	r3, r3, #28
 800131e:	2204      	movs	r2, #4
 8001320:	409a      	lsls	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4013      	ands	r3, r2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d026      	beq.n	8001378 <HAL_DMA_IRQHandler+0x7a>
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d021      	beq.n	8001378 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0320 	and.w	r3, r3, #32
 800133e:	2b00      	cmp	r3, #0
 8001340:	d107      	bne.n	8001352 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f022 0204 	bic.w	r2, r2, #4
 8001350:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001356:	f003 021c 	and.w	r2, r3, #28
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	2104      	movs	r1, #4
 8001360:	fa01 f202 	lsl.w	r2, r1, r2
 8001364:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	2b00      	cmp	r3, #0
 800136c:	d071      	beq.n	8001452 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001376:	e06c      	b.n	8001452 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137c:	f003 031c 	and.w	r3, r3, #28
 8001380:	2202      	movs	r2, #2
 8001382:	409a      	lsls	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	4013      	ands	r3, r2
 8001388:	2b00      	cmp	r3, #0
 800138a:	d02e      	beq.n	80013ea <HAL_DMA_IRQHandler+0xec>
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	2b00      	cmp	r3, #0
 8001394:	d029      	beq.n	80013ea <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0320 	and.w	r3, r3, #32
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d10b      	bne.n	80013bc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f022 020a 	bic.w	r2, r2, #10
 80013b2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2201      	movs	r2, #1
 80013b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c0:	f003 021c 	and.w	r2, r3, #28
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c8:	2102      	movs	r1, #2
 80013ca:	fa01 f202 	lsl.w	r2, r1, r2
 80013ce:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d038      	beq.n	8001452 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80013e8:	e033      	b.n	8001452 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ee:	f003 031c 	and.w	r3, r3, #28
 80013f2:	2208      	movs	r2, #8
 80013f4:	409a      	lsls	r2, r3
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	4013      	ands	r3, r2
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d02a      	beq.n	8001454 <HAL_DMA_IRQHandler+0x156>
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	f003 0308 	and.w	r3, r3, #8
 8001404:	2b00      	cmp	r3, #0
 8001406:	d025      	beq.n	8001454 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f022 020e 	bic.w	r2, r2, #14
 8001416:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141c:	f003 021c 	and.w	r2, r3, #28
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001424:	2101      	movs	r1, #1
 8001426:	fa01 f202 	lsl.w	r2, r1, r2
 800142a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2201      	movs	r2, #1
 8001430:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2201      	movs	r2, #1
 8001436:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001446:	2b00      	cmp	r3, #0
 8001448:	d004      	beq.n	8001454 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001452:	bf00      	nop
 8001454:	bf00      	nop
}
 8001456:	3710      	adds	r7, #16
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
 8001468:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001472:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001478:	2b00      	cmp	r3, #0
 800147a:	d004      	beq.n	8001486 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001484:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148a:	f003 021c 	and.w	r2, r3, #28
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	2101      	movs	r1, #1
 8001494:	fa01 f202 	lsl.w	r2, r1, r2
 8001498:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	683a      	ldr	r2, [r7, #0]
 80014a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	2b10      	cmp	r3, #16
 80014a8:	d108      	bne.n	80014bc <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80014ba:	e007      	b.n	80014cc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68ba      	ldr	r2, [r7, #8]
 80014c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	60da      	str	r2, [r3, #12]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	461a      	mov	r2, r3
 80014e6:	4b17      	ldr	r3, [pc, #92]	; (8001544 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d80a      	bhi.n	8001502 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f0:	089b      	lsrs	r3, r3, #2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80014f8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	6493      	str	r3, [r2, #72]	; 0x48
 8001500:	e007      	b.n	8001512 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001506:	089b      	lsrs	r3, r3, #2
 8001508:	009a      	lsls	r2, r3, #2
 800150a:	4b0f      	ldr	r3, [pc, #60]	; (8001548 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800150c:	4413      	add	r3, r2
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	3b08      	subs	r3, #8
 800151a:	4a0c      	ldr	r2, [pc, #48]	; (800154c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800151c:	fba2 2303 	umull	r2, r3, r2, r3
 8001520:	091b      	lsrs	r3, r3, #4
 8001522:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4a0a      	ldr	r2, [pc, #40]	; (8001550 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001528:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f003 031f 	and.w	r3, r3, #31
 8001530:	2201      	movs	r2, #1
 8001532:	409a      	lsls	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	651a      	str	r2, [r3, #80]	; 0x50
}
 8001538:	bf00      	nop
 800153a:	3714      	adds	r7, #20
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	40020407 	.word	0x40020407
 8001548:	4002081c 	.word	0x4002081c
 800154c:	cccccccd 	.word	0xcccccccd
 8001550:	40020880 	.word	0x40020880

08001554 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001568:	4413      	add	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	461a      	mov	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a08      	ldr	r2, [pc, #32]	; (8001598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001576:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	3b01      	subs	r3, #1
 800157c:	f003 0303 	and.w	r3, r3, #3
 8001580:	2201      	movs	r2, #1
 8001582:	409a      	lsls	r2, r3
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	1000823f 	.word	0x1000823f
 8001598:	40020940 	.word	0x40020940

0800159c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800159c:	b480      	push	{r7}
 800159e:	b087      	sub	sp, #28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015a6:	2300      	movs	r3, #0
 80015a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015aa:	e166      	b.n	800187a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	2101      	movs	r1, #1
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	fa01 f303 	lsl.w	r3, r1, r3
 80015b8:	4013      	ands	r3, r2
 80015ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	f000 8158 	beq.w	8001874 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d005      	beq.n	80015dc <HAL_GPIO_Init+0x40>
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f003 0303 	and.w	r3, r3, #3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d130      	bne.n	800163e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	2203      	movs	r2, #3
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	43db      	mvns	r3, r3
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	4013      	ands	r3, r2
 80015f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	68da      	ldr	r2, [r3, #12]
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	005b      	lsls	r3, r3, #1
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	4313      	orrs	r3, r2
 8001604:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	693a      	ldr	r2, [r7, #16]
 800160a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001612:	2201      	movs	r2, #1
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa02 f303 	lsl.w	r3, r2, r3
 800161a:	43db      	mvns	r3, r3
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	4013      	ands	r3, r2
 8001620:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	091b      	lsrs	r3, r3, #4
 8001628:	f003 0201 	and.w	r2, r3, #1
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	fa02 f303 	lsl.w	r3, r2, r3
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	4313      	orrs	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f003 0303 	and.w	r3, r3, #3
 8001646:	2b03      	cmp	r3, #3
 8001648:	d017      	beq.n	800167a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	2203      	movs	r2, #3
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	43db      	mvns	r3, r3
 800165c:	693a      	ldr	r2, [r7, #16]
 800165e:	4013      	ands	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	689a      	ldr	r2, [r3, #8]
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	4313      	orrs	r3, r2
 8001672:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f003 0303 	and.w	r3, r3, #3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d123      	bne.n	80016ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001686:	697b      	ldr	r3, [r7, #20]
 8001688:	08da      	lsrs	r2, r3, #3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	3208      	adds	r2, #8
 800168e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001692:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	f003 0307 	and.w	r3, r3, #7
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	220f      	movs	r2, #15
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43db      	mvns	r3, r3
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	4013      	ands	r3, r2
 80016a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	691a      	ldr	r2, [r3, #16]
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	f003 0307 	and.w	r3, r3, #7
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	4313      	orrs	r3, r2
 80016be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	08da      	lsrs	r2, r3, #3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3208      	adds	r2, #8
 80016c8:	6939      	ldr	r1, [r7, #16]
 80016ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	2203      	movs	r2, #3
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	4013      	ands	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f003 0203 	and.w	r2, r3, #3
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	4313      	orrs	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800170a:	2b00      	cmp	r3, #0
 800170c:	f000 80b2 	beq.w	8001874 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001710:	4b61      	ldr	r3, [pc, #388]	; (8001898 <HAL_GPIO_Init+0x2fc>)
 8001712:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001714:	4a60      	ldr	r2, [pc, #384]	; (8001898 <HAL_GPIO_Init+0x2fc>)
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	6613      	str	r3, [r2, #96]	; 0x60
 800171c:	4b5e      	ldr	r3, [pc, #376]	; (8001898 <HAL_GPIO_Init+0x2fc>)
 800171e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001720:	f003 0301 	and.w	r3, r3, #1
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001728:	4a5c      	ldr	r2, [pc, #368]	; (800189c <HAL_GPIO_Init+0x300>)
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	089b      	lsrs	r3, r3, #2
 800172e:	3302      	adds	r3, #2
 8001730:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001734:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	f003 0303 	and.w	r3, r3, #3
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	220f      	movs	r2, #15
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4013      	ands	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001752:	d02b      	beq.n	80017ac <HAL_GPIO_Init+0x210>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4a52      	ldr	r2, [pc, #328]	; (80018a0 <HAL_GPIO_Init+0x304>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d025      	beq.n	80017a8 <HAL_GPIO_Init+0x20c>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4a51      	ldr	r2, [pc, #324]	; (80018a4 <HAL_GPIO_Init+0x308>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d01f      	beq.n	80017a4 <HAL_GPIO_Init+0x208>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a50      	ldr	r2, [pc, #320]	; (80018a8 <HAL_GPIO_Init+0x30c>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d019      	beq.n	80017a0 <HAL_GPIO_Init+0x204>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a4f      	ldr	r2, [pc, #316]	; (80018ac <HAL_GPIO_Init+0x310>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d013      	beq.n	800179c <HAL_GPIO_Init+0x200>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a4e      	ldr	r2, [pc, #312]	; (80018b0 <HAL_GPIO_Init+0x314>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d00d      	beq.n	8001798 <HAL_GPIO_Init+0x1fc>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a4d      	ldr	r2, [pc, #308]	; (80018b4 <HAL_GPIO_Init+0x318>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d007      	beq.n	8001794 <HAL_GPIO_Init+0x1f8>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a4c      	ldr	r2, [pc, #304]	; (80018b8 <HAL_GPIO_Init+0x31c>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d101      	bne.n	8001790 <HAL_GPIO_Init+0x1f4>
 800178c:	2307      	movs	r3, #7
 800178e:	e00e      	b.n	80017ae <HAL_GPIO_Init+0x212>
 8001790:	2308      	movs	r3, #8
 8001792:	e00c      	b.n	80017ae <HAL_GPIO_Init+0x212>
 8001794:	2306      	movs	r3, #6
 8001796:	e00a      	b.n	80017ae <HAL_GPIO_Init+0x212>
 8001798:	2305      	movs	r3, #5
 800179a:	e008      	b.n	80017ae <HAL_GPIO_Init+0x212>
 800179c:	2304      	movs	r3, #4
 800179e:	e006      	b.n	80017ae <HAL_GPIO_Init+0x212>
 80017a0:	2303      	movs	r3, #3
 80017a2:	e004      	b.n	80017ae <HAL_GPIO_Init+0x212>
 80017a4:	2302      	movs	r3, #2
 80017a6:	e002      	b.n	80017ae <HAL_GPIO_Init+0x212>
 80017a8:	2301      	movs	r3, #1
 80017aa:	e000      	b.n	80017ae <HAL_GPIO_Init+0x212>
 80017ac:	2300      	movs	r3, #0
 80017ae:	697a      	ldr	r2, [r7, #20]
 80017b0:	f002 0203 	and.w	r2, r2, #3
 80017b4:	0092      	lsls	r2, r2, #2
 80017b6:	4093      	lsls	r3, r2
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017be:	4937      	ldr	r1, [pc, #220]	; (800189c <HAL_GPIO_Init+0x300>)
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	089b      	lsrs	r3, r3, #2
 80017c4:	3302      	adds	r3, #2
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80017cc:	4b3b      	ldr	r3, [pc, #236]	; (80018bc <HAL_GPIO_Init+0x320>)
 80017ce:	689b      	ldr	r3, [r3, #8]
 80017d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	43db      	mvns	r3, r3
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	4013      	ands	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80017e8:	693a      	ldr	r2, [r7, #16]
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80017f0:	4a32      	ldr	r2, [pc, #200]	; (80018bc <HAL_GPIO_Init+0x320>)
 80017f2:	693b      	ldr	r3, [r7, #16]
 80017f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80017f6:	4b31      	ldr	r3, [pc, #196]	; (80018bc <HAL_GPIO_Init+0x320>)
 80017f8:	68db      	ldr	r3, [r3, #12]
 80017fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	43db      	mvns	r3, r3
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4013      	ands	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d003      	beq.n	800181a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4313      	orrs	r3, r2
 8001818:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800181a:	4a28      	ldr	r2, [pc, #160]	; (80018bc <HAL_GPIO_Init+0x320>)
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001820:	4b26      	ldr	r3, [pc, #152]	; (80018bc <HAL_GPIO_Init+0x320>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	43db      	mvns	r3, r3
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	4013      	ands	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d003      	beq.n	8001844 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001844:	4a1d      	ldr	r2, [pc, #116]	; (80018bc <HAL_GPIO_Init+0x320>)
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800184a:	4b1c      	ldr	r3, [pc, #112]	; (80018bc <HAL_GPIO_Init+0x320>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	43db      	mvns	r3, r3
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	4013      	ands	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d003      	beq.n	800186e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	4313      	orrs	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800186e:	4a13      	ldr	r2, [pc, #76]	; (80018bc <HAL_GPIO_Init+0x320>)
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	3301      	adds	r3, #1
 8001878:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	fa22 f303 	lsr.w	r3, r2, r3
 8001884:	2b00      	cmp	r3, #0
 8001886:	f47f ae91 	bne.w	80015ac <HAL_GPIO_Init+0x10>
  }
}
 800188a:	bf00      	nop
 800188c:	bf00      	nop
 800188e:	371c      	adds	r7, #28
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	40021000 	.word	0x40021000
 800189c:	40010000 	.word	0x40010000
 80018a0:	48000400 	.word	0x48000400
 80018a4:	48000800 	.word	0x48000800
 80018a8:	48000c00 	.word	0x48000c00
 80018ac:	48001000 	.word	0x48001000
 80018b0:	48001400 	.word	0x48001400
 80018b4:	48001800 	.word	0x48001800
 80018b8:	48001c00 	.word	0x48001c00
 80018bc:	40010400 	.word	0x40010400

080018c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	460b      	mov	r3, r1
 80018ca:	807b      	strh	r3, [r7, #2]
 80018cc:	4613      	mov	r3, r2
 80018ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018d0:	787b      	ldrb	r3, [r7, #1]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80018d6:	887a      	ldrh	r2, [r7, #2]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80018dc:	e002      	b.n	80018e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80018de:	887a      	ldrh	r2, [r7, #2]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	695b      	ldr	r3, [r3, #20]
 8001900:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001902:	887a      	ldrh	r2, [r7, #2]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	4013      	ands	r3, r2
 8001908:	041a      	lsls	r2, r3, #16
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	43d9      	mvns	r1, r3
 800190e:	887b      	ldrh	r3, [r7, #2]
 8001910:	400b      	ands	r3, r1
 8001912:	431a      	orrs	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	619a      	str	r2, [r3, #24]
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800192e:	4b08      	ldr	r3, [pc, #32]	; (8001950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001930:	695a      	ldr	r2, [r3, #20]
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	4013      	ands	r3, r2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d006      	beq.n	8001948 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800193a:	4a05      	ldr	r2, [pc, #20]	; (8001950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	4618      	mov	r0, r3
 8001944:	f002 ffa2 	bl	800488c <HAL_GPIO_EXTI_Callback>
  }
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40010400 	.word	0x40010400

08001954 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001958:	4b0d      	ldr	r3, [pc, #52]	; (8001990 <HAL_PWREx_GetVoltageRange+0x3c>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001960:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001964:	d102      	bne.n	800196c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800196a:	e00b      	b.n	8001984 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800196c:	4b08      	ldr	r3, [pc, #32]	; (8001990 <HAL_PWREx_GetVoltageRange+0x3c>)
 800196e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001976:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800197a:	d102      	bne.n	8001982 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800197c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001980:	e000      	b.n	8001984 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001982:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001984:	4618      	mov	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40007000 	.word	0x40007000

08001994 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d141      	bne.n	8001a26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80019a2:	4b4b      	ldr	r3, [pc, #300]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019ae:	d131      	bne.n	8001a14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80019b0:	4b47      	ldr	r3, [pc, #284]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019b6:	4a46      	ldr	r2, [pc, #280]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c0:	4b43      	ldr	r3, [pc, #268]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019c8:	4a41      	ldr	r2, [pc, #260]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80019d0:	4b40      	ldr	r3, [pc, #256]	; (8001ad4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2232      	movs	r2, #50	; 0x32
 80019d6:	fb02 f303 	mul.w	r3, r2, r3
 80019da:	4a3f      	ldr	r2, [pc, #252]	; (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80019dc:	fba2 2303 	umull	r2, r3, r2, r3
 80019e0:	0c9b      	lsrs	r3, r3, #18
 80019e2:	3301      	adds	r3, #1
 80019e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019e6:	e002      	b.n	80019ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019ee:	4b38      	ldr	r3, [pc, #224]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019fa:	d102      	bne.n	8001a02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1f2      	bne.n	80019e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a02:	4b33      	ldr	r3, [pc, #204]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a0e:	d158      	bne.n	8001ac2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e057      	b.n	8001ac4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a14:	4b2e      	ldr	r3, [pc, #184]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a1a:	4a2d      	ldr	r2, [pc, #180]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001a24:	e04d      	b.n	8001ac2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a2c:	d141      	bne.n	8001ab2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a2e:	4b28      	ldr	r3, [pc, #160]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a3a:	d131      	bne.n	8001aa0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a3c:	4b24      	ldr	r3, [pc, #144]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a42:	4a23      	ldr	r2, [pc, #140]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a4c:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a54:	4a1e      	ldr	r2, [pc, #120]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001a5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2232      	movs	r2, #50	; 0x32
 8001a62:	fb02 f303 	mul.w	r3, r2, r3
 8001a66:	4a1c      	ldr	r2, [pc, #112]	; (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001a68:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6c:	0c9b      	lsrs	r3, r3, #18
 8001a6e:	3301      	adds	r3, #1
 8001a70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a72:	e002      	b.n	8001a7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	3b01      	subs	r3, #1
 8001a78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a7a:	4b15      	ldr	r3, [pc, #84]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a7c:	695b      	ldr	r3, [r3, #20]
 8001a7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a86:	d102      	bne.n	8001a8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1f2      	bne.n	8001a74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a8e:	4b10      	ldr	r3, [pc, #64]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a9a:	d112      	bne.n	8001ac2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e011      	b.n	8001ac4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001aa6:	4a0a      	ldr	r2, [pc, #40]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001ab0:	e007      	b.n	8001ac2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ab2:	4b07      	ldr	r3, [pc, #28]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001aba:	4a05      	ldr	r2, [pc, #20]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001abc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ac0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr
 8001ad0:	40007000 	.word	0x40007000
 8001ad4:	20000014 	.word	0x20000014
 8001ad8:	431bde83 	.word	0x431bde83

08001adc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b088      	sub	sp, #32
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d102      	bne.n	8001af0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	f000 bc08 	b.w	8002300 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001af0:	4b96      	ldr	r3, [pc, #600]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f003 030c 	and.w	r3, r3, #12
 8001af8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001afa:	4b94      	ldr	r3, [pc, #592]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	f003 0303 	and.w	r3, r3, #3
 8001b02:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0310 	and.w	r3, r3, #16
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f000 80e4 	beq.w	8001cda <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d007      	beq.n	8001b28 <HAL_RCC_OscConfig+0x4c>
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	2b0c      	cmp	r3, #12
 8001b1c:	f040 808b 	bne.w	8001c36 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	f040 8087 	bne.w	8001c36 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b28:	4b88      	ldr	r3, [pc, #544]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0302 	and.w	r3, r3, #2
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d005      	beq.n	8001b40 <HAL_RCC_OscConfig+0x64>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e3df      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a1a      	ldr	r2, [r3, #32]
 8001b44:	4b81      	ldr	r3, [pc, #516]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0308 	and.w	r3, r3, #8
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d004      	beq.n	8001b5a <HAL_RCC_OscConfig+0x7e>
 8001b50:	4b7e      	ldr	r3, [pc, #504]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b58:	e005      	b.n	8001b66 <HAL_RCC_OscConfig+0x8a>
 8001b5a:	4b7c      	ldr	r3, [pc, #496]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b60:	091b      	lsrs	r3, r3, #4
 8001b62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d223      	bcs.n	8001bb2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6a1b      	ldr	r3, [r3, #32]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 fdcc 	bl	800270c <RCC_SetFlashLatencyFromMSIRange>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e3c0      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b7e:	4b73      	ldr	r3, [pc, #460]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a72      	ldr	r2, [pc, #456]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b84:	f043 0308 	orr.w	r3, r3, #8
 8001b88:	6013      	str	r3, [r2, #0]
 8001b8a:	4b70      	ldr	r3, [pc, #448]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	496d      	ldr	r1, [pc, #436]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b9c:	4b6b      	ldr	r3, [pc, #428]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	021b      	lsls	r3, r3, #8
 8001baa:	4968      	ldr	r1, [pc, #416]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	604b      	str	r3, [r1, #4]
 8001bb0:	e025      	b.n	8001bfe <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bb2:	4b66      	ldr	r3, [pc, #408]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a65      	ldr	r2, [pc, #404]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001bb8:	f043 0308 	orr.w	r3, r3, #8
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	4b63      	ldr	r3, [pc, #396]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6a1b      	ldr	r3, [r3, #32]
 8001bca:	4960      	ldr	r1, [pc, #384]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bd0:	4b5e      	ldr	r3, [pc, #376]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	69db      	ldr	r3, [r3, #28]
 8001bdc:	021b      	lsls	r3, r3, #8
 8001bde:	495b      	ldr	r1, [pc, #364]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d109      	bne.n	8001bfe <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 fd8c 	bl	800270c <RCC_SetFlashLatencyFromMSIRange>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e380      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bfe:	f000 fcc1 	bl	8002584 <HAL_RCC_GetSysClockFreq>
 8001c02:	4602      	mov	r2, r0
 8001c04:	4b51      	ldr	r3, [pc, #324]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	091b      	lsrs	r3, r3, #4
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	4950      	ldr	r1, [pc, #320]	; (8001d50 <HAL_RCC_OscConfig+0x274>)
 8001c10:	5ccb      	ldrb	r3, [r1, r3]
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	fa22 f303 	lsr.w	r3, r2, r3
 8001c1a:	4a4e      	ldr	r2, [pc, #312]	; (8001d54 <HAL_RCC_OscConfig+0x278>)
 8001c1c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c1e:	4b4e      	ldr	r3, [pc, #312]	; (8001d58 <HAL_RCC_OscConfig+0x27c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fc84 	bl	8000530 <HAL_InitTick>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d052      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001c32:	7bfb      	ldrb	r3, [r7, #15]
 8001c34:	e364      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d032      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c3e:	4b43      	ldr	r3, [pc, #268]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a42      	ldr	r2, [pc, #264]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c4a:	f7fe fcc1 	bl	80005d0 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c52:	f7fe fcbd 	bl	80005d0 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e34d      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c64:	4b39      	ldr	r3, [pc, #228]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d0f0      	beq.n	8001c52 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c70:	4b36      	ldr	r3, [pc, #216]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a35      	ldr	r2, [pc, #212]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c76:	f043 0308 	orr.w	r3, r3, #8
 8001c7a:	6013      	str	r3, [r2, #0]
 8001c7c:	4b33      	ldr	r3, [pc, #204]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	4930      	ldr	r1, [pc, #192]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c8e:	4b2f      	ldr	r3, [pc, #188]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	021b      	lsls	r3, r3, #8
 8001c9c:	492b      	ldr	r1, [pc, #172]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	604b      	str	r3, [r1, #4]
 8001ca2:	e01a      	b.n	8001cda <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ca4:	4b29      	ldr	r3, [pc, #164]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a28      	ldr	r2, [pc, #160]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001caa:	f023 0301 	bic.w	r3, r3, #1
 8001cae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cb0:	f7fe fc8e 	bl	80005d0 <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001cb8:	f7fe fc8a 	bl	80005d0 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e31a      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cca:	4b20      	ldr	r3, [pc, #128]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f0      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x1dc>
 8001cd6:	e000      	b.n	8001cda <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cd8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d073      	beq.n	8001dce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	2b08      	cmp	r3, #8
 8001cea:	d005      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x21c>
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	2b0c      	cmp	r3, #12
 8001cf0:	d10e      	bne.n	8001d10 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	2b03      	cmp	r3, #3
 8001cf6:	d10b      	bne.n	8001d10 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf8:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d063      	beq.n	8001dcc <HAL_RCC_OscConfig+0x2f0>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d15f      	bne.n	8001dcc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e2f7      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d18:	d106      	bne.n	8001d28 <HAL_RCC_OscConfig+0x24c>
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	e025      	b.n	8001d74 <HAL_RCC_OscConfig+0x298>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d30:	d114      	bne.n	8001d5c <HAL_RCC_OscConfig+0x280>
 8001d32:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a05      	ldr	r2, [pc, #20]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001d38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a02      	ldr	r2, [pc, #8]	; (8001d4c <HAL_RCC_OscConfig+0x270>)
 8001d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	e013      	b.n	8001d74 <HAL_RCC_OscConfig+0x298>
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	08005fa8 	.word	0x08005fa8
 8001d54:	20000014 	.word	0x20000014
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	4ba0      	ldr	r3, [pc, #640]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a9f      	ldr	r2, [pc, #636]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001d62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d66:	6013      	str	r3, [r2, #0]
 8001d68:	4b9d      	ldr	r3, [pc, #628]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a9c      	ldr	r2, [pc, #624]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001d6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d013      	beq.n	8001da4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7c:	f7fe fc28 	bl	80005d0 <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d84:	f7fe fc24 	bl	80005d0 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	2b64      	cmp	r3, #100	; 0x64
 8001d90:	d901      	bls.n	8001d96 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d92:	2303      	movs	r3, #3
 8001d94:	e2b4      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d96:	4b92      	ldr	r3, [pc, #584]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d0f0      	beq.n	8001d84 <HAL_RCC_OscConfig+0x2a8>
 8001da2:	e014      	b.n	8001dce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001da4:	f7fe fc14 	bl	80005d0 <HAL_GetTick>
 8001da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001daa:	e008      	b.n	8001dbe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dac:	f7fe fc10 	bl	80005d0 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	2b64      	cmp	r3, #100	; 0x64
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e2a0      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dbe:	4b88      	ldr	r3, [pc, #544]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d1f0      	bne.n	8001dac <HAL_RCC_OscConfig+0x2d0>
 8001dca:	e000      	b.n	8001dce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d060      	beq.n	8001e9c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	2b04      	cmp	r3, #4
 8001dde:	d005      	beq.n	8001dec <HAL_RCC_OscConfig+0x310>
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	2b0c      	cmp	r3, #12
 8001de4:	d119      	bne.n	8001e1a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d116      	bne.n	8001e1a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dec:	4b7c      	ldr	r3, [pc, #496]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_RCC_OscConfig+0x328>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e27d      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e04:	4b76      	ldr	r3, [pc, #472]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	061b      	lsls	r3, r3, #24
 8001e12:	4973      	ldr	r1, [pc, #460]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e18:	e040      	b.n	8001e9c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d023      	beq.n	8001e6a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e22:	4b6f      	ldr	r3, [pc, #444]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6e      	ldr	r2, [pc, #440]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e2e:	f7fe fbcf 	bl	80005d0 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e34:	e008      	b.n	8001e48 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e36:	f7fe fbcb 	bl	80005d0 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d901      	bls.n	8001e48 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e25b      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e48:	4b65      	ldr	r3, [pc, #404]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0f0      	beq.n	8001e36 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e54:	4b62      	ldr	r3, [pc, #392]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	061b      	lsls	r3, r3, #24
 8001e62:	495f      	ldr	r1, [pc, #380]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	604b      	str	r3, [r1, #4]
 8001e68:	e018      	b.n	8001e9c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e6a:	4b5d      	ldr	r3, [pc, #372]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a5c      	ldr	r2, [pc, #368]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e76:	f7fe fbab 	bl	80005d0 <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7e:	f7fe fba7 	bl	80005d0 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e237      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e90:	4b53      	ldr	r3, [pc, #332]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f0      	bne.n	8001e7e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0308 	and.w	r3, r3, #8
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d03c      	beq.n	8001f22 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	695b      	ldr	r3, [r3, #20]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d01c      	beq.n	8001eea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eb0:	4b4b      	ldr	r3, [pc, #300]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb6:	4a4a      	ldr	r2, [pc, #296]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec0:	f7fe fb86 	bl	80005d0 <HAL_GetTick>
 8001ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ec8:	f7fe fb82 	bl	80005d0 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e212      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eda:	4b41      	ldr	r3, [pc, #260]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0ef      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x3ec>
 8001ee8:	e01b      	b.n	8001f22 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eea:	4b3d      	ldr	r3, [pc, #244]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001eec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ef0:	4a3b      	ldr	r2, [pc, #236]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001ef2:	f023 0301 	bic.w	r3, r3, #1
 8001ef6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001efa:	f7fe fb69 	bl	80005d0 <HAL_GetTick>
 8001efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f02:	f7fe fb65 	bl	80005d0 <HAL_GetTick>
 8001f06:	4602      	mov	r2, r0
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e1f5      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f14:	4b32      	ldr	r3, [pc, #200]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001f16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1ef      	bne.n	8001f02 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 80a6 	beq.w	800207c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f30:	2300      	movs	r3, #0
 8001f32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f34:	4b2a      	ldr	r3, [pc, #168]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d10d      	bne.n	8001f5c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f40:	4b27      	ldr	r3, [pc, #156]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f44:	4a26      	ldr	r2, [pc, #152]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001f46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f4a:	6593      	str	r3, [r2, #88]	; 0x58
 8001f4c:	4b24      	ldr	r3, [pc, #144]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001f4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f5c:	4b21      	ldr	r3, [pc, #132]	; (8001fe4 <HAL_RCC_OscConfig+0x508>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d118      	bne.n	8001f9a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f68:	4b1e      	ldr	r3, [pc, #120]	; (8001fe4 <HAL_RCC_OscConfig+0x508>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a1d      	ldr	r2, [pc, #116]	; (8001fe4 <HAL_RCC_OscConfig+0x508>)
 8001f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f74:	f7fe fb2c 	bl	80005d0 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f7c:	f7fe fb28 	bl	80005d0 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e1b8      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f8e:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <HAL_RCC_OscConfig+0x508>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0f0      	beq.n	8001f7c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d108      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x4d8>
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fa8:	4a0d      	ldr	r2, [pc, #52]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fb2:	e029      	b.n	8002008 <HAL_RCC_OscConfig+0x52c>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	2b05      	cmp	r3, #5
 8001fba:	d115      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x50c>
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc2:	4a07      	ldr	r2, [pc, #28]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001fc4:	f043 0304 	orr.w	r3, r3, #4
 8001fc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fd2:	4a03      	ldr	r2, [pc, #12]	; (8001fe0 <HAL_RCC_OscConfig+0x504>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fdc:	e014      	b.n	8002008 <HAL_RCC_OscConfig+0x52c>
 8001fde:	bf00      	nop
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40007000 	.word	0x40007000
 8001fe8:	4b9d      	ldr	r3, [pc, #628]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8001fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fee:	4a9c      	ldr	r2, [pc, #624]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8001ff0:	f023 0301 	bic.w	r3, r3, #1
 8001ff4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ff8:	4b99      	ldr	r3, [pc, #612]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8001ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ffe:	4a98      	ldr	r2, [pc, #608]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002000:	f023 0304 	bic.w	r3, r3, #4
 8002004:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d016      	beq.n	800203e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002010:	f7fe fade 	bl	80005d0 <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002016:	e00a      	b.n	800202e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002018:	f7fe fada 	bl	80005d0 <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	f241 3288 	movw	r2, #5000	; 0x1388
 8002026:	4293      	cmp	r3, r2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e168      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800202e:	4b8c      	ldr	r3, [pc, #560]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d0ed      	beq.n	8002018 <HAL_RCC_OscConfig+0x53c>
 800203c:	e015      	b.n	800206a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800203e:	f7fe fac7 	bl	80005d0 <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002044:	e00a      	b.n	800205c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002046:	f7fe fac3 	bl	80005d0 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	f241 3288 	movw	r2, #5000	; 0x1388
 8002054:	4293      	cmp	r3, r2
 8002056:	d901      	bls.n	800205c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e151      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800205c:	4b80      	ldr	r3, [pc, #512]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 800205e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1ed      	bne.n	8002046 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800206a:	7ffb      	ldrb	r3, [r7, #31]
 800206c:	2b01      	cmp	r3, #1
 800206e:	d105      	bne.n	800207c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002070:	4b7b      	ldr	r3, [pc, #492]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002074:	4a7a      	ldr	r2, [pc, #488]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002076:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800207a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0320 	and.w	r3, r3, #32
 8002084:	2b00      	cmp	r3, #0
 8002086:	d03c      	beq.n	8002102 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208c:	2b00      	cmp	r3, #0
 800208e:	d01c      	beq.n	80020ca <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002090:	4b73      	ldr	r3, [pc, #460]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002092:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002096:	4a72      	ldr	r2, [pc, #456]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020a0:	f7fe fa96 	bl	80005d0 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020a8:	f7fe fa92 	bl	80005d0 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e122      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80020ba:	4b69      	ldr	r3, [pc, #420]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 80020bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0ef      	beq.n	80020a8 <HAL_RCC_OscConfig+0x5cc>
 80020c8:	e01b      	b.n	8002102 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80020ca:	4b65      	ldr	r3, [pc, #404]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 80020cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020d0:	4a63      	ldr	r2, [pc, #396]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 80020d2:	f023 0301 	bic.w	r3, r3, #1
 80020d6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020da:	f7fe fa79 	bl	80005d0 <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020e2:	f7fe fa75 	bl	80005d0 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e105      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020f4:	4b5a      	ldr	r3, [pc, #360]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 80020f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d1ef      	bne.n	80020e2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002106:	2b00      	cmp	r3, #0
 8002108:	f000 80f9 	beq.w	80022fe <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002110:	2b02      	cmp	r3, #2
 8002112:	f040 80cf 	bne.w	80022b4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002116:	4b52      	ldr	r3, [pc, #328]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f003 0203 	and.w	r2, r3, #3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002126:	429a      	cmp	r2, r3
 8002128:	d12c      	bne.n	8002184 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002134:	3b01      	subs	r3, #1
 8002136:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002138:	429a      	cmp	r2, r3
 800213a:	d123      	bne.n	8002184 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002146:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002148:	429a      	cmp	r2, r3
 800214a:	d11b      	bne.n	8002184 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002156:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002158:	429a      	cmp	r2, r3
 800215a:	d113      	bne.n	8002184 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002166:	085b      	lsrs	r3, r3, #1
 8002168:	3b01      	subs	r3, #1
 800216a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800216c:	429a      	cmp	r2, r3
 800216e:	d109      	bne.n	8002184 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	085b      	lsrs	r3, r3, #1
 800217c:	3b01      	subs	r3, #1
 800217e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002180:	429a      	cmp	r2, r3
 8002182:	d071      	beq.n	8002268 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	2b0c      	cmp	r3, #12
 8002188:	d068      	beq.n	800225c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800218a:	4b35      	ldr	r3, [pc, #212]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d105      	bne.n	80021a2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002196:	4b32      	ldr	r3, [pc, #200]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e0ac      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80021a6:	4b2e      	ldr	r3, [pc, #184]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a2d      	ldr	r2, [pc, #180]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 80021ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021b0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021b2:	f7fe fa0d 	bl	80005d0 <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021b8:	e008      	b.n	80021cc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ba:	f7fe fa09 	bl	80005d0 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e099      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021cc:	4b24      	ldr	r3, [pc, #144]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1f0      	bne.n	80021ba <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021d8:	4b21      	ldr	r3, [pc, #132]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 80021da:	68da      	ldr	r2, [r3, #12]
 80021dc:	4b21      	ldr	r3, [pc, #132]	; (8002264 <HAL_RCC_OscConfig+0x788>)
 80021de:	4013      	ands	r3, r2
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80021e8:	3a01      	subs	r2, #1
 80021ea:	0112      	lsls	r2, r2, #4
 80021ec:	4311      	orrs	r1, r2
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80021f2:	0212      	lsls	r2, r2, #8
 80021f4:	4311      	orrs	r1, r2
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80021fa:	0852      	lsrs	r2, r2, #1
 80021fc:	3a01      	subs	r2, #1
 80021fe:	0552      	lsls	r2, r2, #21
 8002200:	4311      	orrs	r1, r2
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002206:	0852      	lsrs	r2, r2, #1
 8002208:	3a01      	subs	r2, #1
 800220a:	0652      	lsls	r2, r2, #25
 800220c:	4311      	orrs	r1, r2
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002212:	06d2      	lsls	r2, r2, #27
 8002214:	430a      	orrs	r2, r1
 8002216:	4912      	ldr	r1, [pc, #72]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002218:	4313      	orrs	r3, r2
 800221a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800221c:	4b10      	ldr	r3, [pc, #64]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a0f      	ldr	r2, [pc, #60]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002222:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002226:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002228:	4b0d      	ldr	r3, [pc, #52]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	4a0c      	ldr	r2, [pc, #48]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 800222e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002232:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002234:	f7fe f9cc 	bl	80005d0 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800223c:	f7fe f9c8 	bl	80005d0 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e058      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800224e:	4b04      	ldr	r3, [pc, #16]	; (8002260 <HAL_RCC_OscConfig+0x784>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d0f0      	beq.n	800223c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800225a:	e050      	b.n	80022fe <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e04f      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
 8002260:	40021000 	.word	0x40021000
 8002264:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002268:	4b27      	ldr	r3, [pc, #156]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d144      	bne.n	80022fe <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002274:	4b24      	ldr	r3, [pc, #144]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a23      	ldr	r2, [pc, #140]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 800227a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800227e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002280:	4b21      	ldr	r3, [pc, #132]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	4a20      	ldr	r2, [pc, #128]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 8002286:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800228a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800228c:	f7fe f9a0 	bl	80005d0 <HAL_GetTick>
 8002290:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002294:	f7fe f99c 	bl	80005d0 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e02c      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022a6:	4b18      	ldr	r3, [pc, #96]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d0f0      	beq.n	8002294 <HAL_RCC_OscConfig+0x7b8>
 80022b2:	e024      	b.n	80022fe <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	2b0c      	cmp	r3, #12
 80022b8:	d01f      	beq.n	80022fa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ba:	4b13      	ldr	r3, [pc, #76]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a12      	ldr	r2, [pc, #72]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 80022c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c6:	f7fe f983 	bl	80005d0 <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022cc:	e008      	b.n	80022e0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ce:	f7fe f97f 	bl	80005d0 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e00f      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022e0:	4b09      	ldr	r3, [pc, #36]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1f0      	bne.n	80022ce <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80022ec:	4b06      	ldr	r3, [pc, #24]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 80022ee:	68da      	ldr	r2, [r3, #12]
 80022f0:	4905      	ldr	r1, [pc, #20]	; (8002308 <HAL_RCC_OscConfig+0x82c>)
 80022f2:	4b06      	ldr	r3, [pc, #24]	; (800230c <HAL_RCC_OscConfig+0x830>)
 80022f4:	4013      	ands	r3, r2
 80022f6:	60cb      	str	r3, [r1, #12]
 80022f8:	e001      	b.n	80022fe <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e000      	b.n	8002300 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3720      	adds	r7, #32
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40021000 	.word	0x40021000
 800230c:	feeefffc 	.word	0xfeeefffc

08002310 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e11d      	b.n	8002564 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002328:	4b90      	ldr	r3, [pc, #576]	; (800256c <HAL_RCC_ClockConfig+0x25c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 030f 	and.w	r3, r3, #15
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	429a      	cmp	r2, r3
 8002334:	d910      	bls.n	8002358 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002336:	4b8d      	ldr	r3, [pc, #564]	; (800256c <HAL_RCC_ClockConfig+0x25c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 020f 	bic.w	r2, r3, #15
 800233e:	498b      	ldr	r1, [pc, #556]	; (800256c <HAL_RCC_ClockConfig+0x25c>)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	4313      	orrs	r3, r2
 8002344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002346:	4b89      	ldr	r3, [pc, #548]	; (800256c <HAL_RCC_ClockConfig+0x25c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e105      	b.n	8002564 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d010      	beq.n	8002386 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	4b81      	ldr	r3, [pc, #516]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002370:	429a      	cmp	r2, r3
 8002372:	d908      	bls.n	8002386 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002374:	4b7e      	ldr	r3, [pc, #504]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	497b      	ldr	r1, [pc, #492]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002382:	4313      	orrs	r3, r2
 8002384:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d079      	beq.n	8002486 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	2b03      	cmp	r3, #3
 8002398:	d11e      	bne.n	80023d8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800239a:	4b75      	ldr	r3, [pc, #468]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e0dc      	b.n	8002564 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80023aa:	f000 fa09 	bl	80027c0 <RCC_GetSysClockFreqFromPLLSource>
 80023ae:	4603      	mov	r3, r0
 80023b0:	4a70      	ldr	r2, [pc, #448]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d946      	bls.n	8002444 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80023b6:	4b6e      	ldr	r3, [pc, #440]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d140      	bne.n	8002444 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80023c2:	4b6b      	ldr	r3, [pc, #428]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023ca:	4a69      	ldr	r2, [pc, #420]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 80023cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023d0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80023d2:	2380      	movs	r3, #128	; 0x80
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	e035      	b.n	8002444 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d107      	bne.n	80023f0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023e0:	4b63      	ldr	r3, [pc, #396]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d115      	bne.n	8002418 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e0b9      	b.n	8002564 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d107      	bne.n	8002408 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023f8:	4b5d      	ldr	r3, [pc, #372]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0302 	and.w	r3, r3, #2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d109      	bne.n	8002418 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0ad      	b.n	8002564 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002408:	4b59      	ldr	r3, [pc, #356]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e0a5      	b.n	8002564 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002418:	f000 f8b4 	bl	8002584 <HAL_RCC_GetSysClockFreq>
 800241c:	4603      	mov	r3, r0
 800241e:	4a55      	ldr	r2, [pc, #340]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d90f      	bls.n	8002444 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002424:	4b52      	ldr	r3, [pc, #328]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d109      	bne.n	8002444 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002430:	4b4f      	ldr	r3, [pc, #316]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002438:	4a4d      	ldr	r2, [pc, #308]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 800243a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800243e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002440:	2380      	movs	r3, #128	; 0x80
 8002442:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002444:	4b4a      	ldr	r3, [pc, #296]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f023 0203 	bic.w	r2, r3, #3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	4947      	ldr	r1, [pc, #284]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002452:	4313      	orrs	r3, r2
 8002454:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002456:	f7fe f8bb 	bl	80005d0 <HAL_GetTick>
 800245a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800245c:	e00a      	b.n	8002474 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800245e:	f7fe f8b7 	bl	80005d0 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	f241 3288 	movw	r2, #5000	; 0x1388
 800246c:	4293      	cmp	r3, r2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e077      	b.n	8002564 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002474:	4b3e      	ldr	r3, [pc, #248]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f003 020c 	and.w	r2, r3, #12
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	429a      	cmp	r2, r3
 8002484:	d1eb      	bne.n	800245e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	2b80      	cmp	r3, #128	; 0x80
 800248a:	d105      	bne.n	8002498 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800248c:	4b38      	ldr	r3, [pc, #224]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	4a37      	ldr	r2, [pc, #220]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002492:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002496:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d010      	beq.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	4b31      	ldr	r3, [pc, #196]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d208      	bcs.n	80024c6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024b4:	4b2e      	ldr	r3, [pc, #184]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	492b      	ldr	r1, [pc, #172]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024c6:	4b29      	ldr	r3, [pc, #164]	; (800256c <HAL_RCC_ClockConfig+0x25c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 030f 	and.w	r3, r3, #15
 80024ce:	683a      	ldr	r2, [r7, #0]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d210      	bcs.n	80024f6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d4:	4b25      	ldr	r3, [pc, #148]	; (800256c <HAL_RCC_ClockConfig+0x25c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f023 020f 	bic.w	r2, r3, #15
 80024dc:	4923      	ldr	r1, [pc, #140]	; (800256c <HAL_RCC_ClockConfig+0x25c>)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e4:	4b21      	ldr	r3, [pc, #132]	; (800256c <HAL_RCC_ClockConfig+0x25c>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 030f 	and.w	r3, r3, #15
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d001      	beq.n	80024f6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e036      	b.n	8002564 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0304 	and.w	r3, r3, #4
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d008      	beq.n	8002514 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002502:	4b1b      	ldr	r3, [pc, #108]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	4918      	ldr	r1, [pc, #96]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002510:	4313      	orrs	r3, r2
 8002512:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0308 	and.w	r3, r3, #8
 800251c:	2b00      	cmp	r3, #0
 800251e:	d009      	beq.n	8002534 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002520:	4b13      	ldr	r3, [pc, #76]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	691b      	ldr	r3, [r3, #16]
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	4910      	ldr	r1, [pc, #64]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 8002530:	4313      	orrs	r3, r2
 8002532:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002534:	f000 f826 	bl	8002584 <HAL_RCC_GetSysClockFreq>
 8002538:	4602      	mov	r2, r0
 800253a:	4b0d      	ldr	r3, [pc, #52]	; (8002570 <HAL_RCC_ClockConfig+0x260>)
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	091b      	lsrs	r3, r3, #4
 8002540:	f003 030f 	and.w	r3, r3, #15
 8002544:	490c      	ldr	r1, [pc, #48]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 8002546:	5ccb      	ldrb	r3, [r1, r3]
 8002548:	f003 031f 	and.w	r3, r3, #31
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
 8002550:	4a0a      	ldr	r2, [pc, #40]	; (800257c <HAL_RCC_ClockConfig+0x26c>)
 8002552:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002554:	4b0a      	ldr	r3, [pc, #40]	; (8002580 <HAL_RCC_ClockConfig+0x270>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f7fd ffe9 	bl	8000530 <HAL_InitTick>
 800255e:	4603      	mov	r3, r0
 8002560:	73fb      	strb	r3, [r7, #15]

  return status;
 8002562:	7bfb      	ldrb	r3, [r7, #15]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40022000 	.word	0x40022000
 8002570:	40021000 	.word	0x40021000
 8002574:	04c4b400 	.word	0x04c4b400
 8002578:	08005fa8 	.word	0x08005fa8
 800257c:	20000014 	.word	0x20000014
 8002580:	20000000 	.word	0x20000000

08002584 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002584:	b480      	push	{r7}
 8002586:	b089      	sub	sp, #36	; 0x24
 8002588:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
 800258e:	2300      	movs	r3, #0
 8002590:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002592:	4b3e      	ldr	r3, [pc, #248]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f003 030c 	and.w	r3, r3, #12
 800259a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800259c:	4b3b      	ldr	r3, [pc, #236]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f003 0303 	and.w	r3, r3, #3
 80025a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <HAL_RCC_GetSysClockFreq+0x34>
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	2b0c      	cmp	r3, #12
 80025b0:	d121      	bne.n	80025f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d11e      	bne.n	80025f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80025b8:	4b34      	ldr	r3, [pc, #208]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0308 	and.w	r3, r3, #8
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d107      	bne.n	80025d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80025c4:	4b31      	ldr	r3, [pc, #196]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 80025c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025ca:	0a1b      	lsrs	r3, r3, #8
 80025cc:	f003 030f 	and.w	r3, r3, #15
 80025d0:	61fb      	str	r3, [r7, #28]
 80025d2:	e005      	b.n	80025e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80025d4:	4b2d      	ldr	r3, [pc, #180]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	091b      	lsrs	r3, r3, #4
 80025da:	f003 030f 	and.w	r3, r3, #15
 80025de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80025e0:	4a2b      	ldr	r2, [pc, #172]	; (8002690 <HAL_RCC_GetSysClockFreq+0x10c>)
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10d      	bne.n	800260c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025f4:	e00a      	b.n	800260c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	2b04      	cmp	r3, #4
 80025fa:	d102      	bne.n	8002602 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80025fc:	4b25      	ldr	r3, [pc, #148]	; (8002694 <HAL_RCC_GetSysClockFreq+0x110>)
 80025fe:	61bb      	str	r3, [r7, #24]
 8002600:	e004      	b.n	800260c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	2b08      	cmp	r3, #8
 8002606:	d101      	bne.n	800260c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002608:	4b23      	ldr	r3, [pc, #140]	; (8002698 <HAL_RCC_GetSysClockFreq+0x114>)
 800260a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	2b0c      	cmp	r3, #12
 8002610:	d134      	bne.n	800267c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002612:	4b1e      	ldr	r3, [pc, #120]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	f003 0303 	and.w	r3, r3, #3
 800261a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	2b02      	cmp	r3, #2
 8002620:	d003      	beq.n	800262a <HAL_RCC_GetSysClockFreq+0xa6>
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	2b03      	cmp	r3, #3
 8002626:	d003      	beq.n	8002630 <HAL_RCC_GetSysClockFreq+0xac>
 8002628:	e005      	b.n	8002636 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800262a:	4b1a      	ldr	r3, [pc, #104]	; (8002694 <HAL_RCC_GetSysClockFreq+0x110>)
 800262c:	617b      	str	r3, [r7, #20]
      break;
 800262e:	e005      	b.n	800263c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002630:	4b19      	ldr	r3, [pc, #100]	; (8002698 <HAL_RCC_GetSysClockFreq+0x114>)
 8002632:	617b      	str	r3, [r7, #20]
      break;
 8002634:	e002      	b.n	800263c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	617b      	str	r3, [r7, #20]
      break;
 800263a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800263c:	4b13      	ldr	r3, [pc, #76]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	091b      	lsrs	r3, r3, #4
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	3301      	adds	r3, #1
 8002648:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800264a:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	0a1b      	lsrs	r3, r3, #8
 8002650:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	fb03 f202 	mul.w	r2, r3, r2
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002660:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002662:	4b0a      	ldr	r3, [pc, #40]	; (800268c <HAL_RCC_GetSysClockFreq+0x108>)
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	0e5b      	lsrs	r3, r3, #25
 8002668:	f003 0303 	and.w	r3, r3, #3
 800266c:	3301      	adds	r3, #1
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	fbb2 f3f3 	udiv	r3, r2, r3
 800267a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800267c:	69bb      	ldr	r3, [r7, #24]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3724      	adds	r7, #36	; 0x24
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	40021000 	.word	0x40021000
 8002690:	08005fc0 	.word	0x08005fc0
 8002694:	00f42400 	.word	0x00f42400
 8002698:	007a1200 	.word	0x007a1200

0800269c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026a0:	4b03      	ldr	r3, [pc, #12]	; (80026b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80026a2:	681b      	ldr	r3, [r3, #0]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	20000014 	.word	0x20000014

080026b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80026b8:	f7ff fff0 	bl	800269c <HAL_RCC_GetHCLKFreq>
 80026bc:	4602      	mov	r2, r0
 80026be:	4b06      	ldr	r3, [pc, #24]	; (80026d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	0a1b      	lsrs	r3, r3, #8
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	4904      	ldr	r1, [pc, #16]	; (80026dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80026ca:	5ccb      	ldrb	r3, [r1, r3]
 80026cc:	f003 031f 	and.w	r3, r3, #31
 80026d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40021000 	.word	0x40021000
 80026dc:	08005fb8 	.word	0x08005fb8

080026e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80026e4:	f7ff ffda 	bl	800269c <HAL_RCC_GetHCLKFreq>
 80026e8:	4602      	mov	r2, r0
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	0adb      	lsrs	r3, r3, #11
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	4904      	ldr	r1, [pc, #16]	; (8002708 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026f6:	5ccb      	ldrb	r3, [r1, r3]
 80026f8:	f003 031f 	and.w	r3, r3, #31
 80026fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002700:	4618      	mov	r0, r3
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40021000 	.word	0x40021000
 8002708:	08005fb8 	.word	0x08005fb8

0800270c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002714:	2300      	movs	r3, #0
 8002716:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002718:	4b27      	ldr	r3, [pc, #156]	; (80027b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800271a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d003      	beq.n	800272c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002724:	f7ff f916 	bl	8001954 <HAL_PWREx_GetVoltageRange>
 8002728:	6178      	str	r0, [r7, #20]
 800272a:	e014      	b.n	8002756 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800272c:	4b22      	ldr	r3, [pc, #136]	; (80027b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800272e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002730:	4a21      	ldr	r2, [pc, #132]	; (80027b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002736:	6593      	str	r3, [r2, #88]	; 0x58
 8002738:	4b1f      	ldr	r3, [pc, #124]	; (80027b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800273a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800273c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002744:	f7ff f906 	bl	8001954 <HAL_PWREx_GetVoltageRange>
 8002748:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800274a:	4b1b      	ldr	r3, [pc, #108]	; (80027b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800274c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800274e:	4a1a      	ldr	r2, [pc, #104]	; (80027b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002750:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002754:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800275c:	d10b      	bne.n	8002776 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b80      	cmp	r3, #128	; 0x80
 8002762:	d913      	bls.n	800278c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2ba0      	cmp	r3, #160	; 0xa0
 8002768:	d902      	bls.n	8002770 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800276a:	2302      	movs	r3, #2
 800276c:	613b      	str	r3, [r7, #16]
 800276e:	e00d      	b.n	800278c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002770:	2301      	movs	r3, #1
 8002772:	613b      	str	r3, [r7, #16]
 8002774:	e00a      	b.n	800278c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b7f      	cmp	r3, #127	; 0x7f
 800277a:	d902      	bls.n	8002782 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800277c:	2302      	movs	r3, #2
 800277e:	613b      	str	r3, [r7, #16]
 8002780:	e004      	b.n	800278c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b70      	cmp	r3, #112	; 0x70
 8002786:	d101      	bne.n	800278c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002788:	2301      	movs	r3, #1
 800278a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800278c:	4b0b      	ldr	r3, [pc, #44]	; (80027bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f023 020f 	bic.w	r2, r3, #15
 8002794:	4909      	ldr	r1, [pc, #36]	; (80027bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800279c:	4b07      	ldr	r3, [pc, #28]	; (80027bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 030f 	and.w	r3, r3, #15
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d001      	beq.n	80027ae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40021000 	.word	0x40021000
 80027bc:	40022000 	.word	0x40022000

080027c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b087      	sub	sp, #28
 80027c4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80027c6:	4b2d      	ldr	r3, [pc, #180]	; (800287c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	d00b      	beq.n	80027ee <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d825      	bhi.n	8002828 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d008      	beq.n	80027f4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d11f      	bne.n	8002828 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80027e8:	4b25      	ldr	r3, [pc, #148]	; (8002880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80027ea:	613b      	str	r3, [r7, #16]
    break;
 80027ec:	e01f      	b.n	800282e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80027ee:	4b25      	ldr	r3, [pc, #148]	; (8002884 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80027f0:	613b      	str	r3, [r7, #16]
    break;
 80027f2:	e01c      	b.n	800282e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80027f4:	4b21      	ldr	r3, [pc, #132]	; (800287c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0308 	and.w	r3, r3, #8
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d107      	bne.n	8002810 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002800:	4b1e      	ldr	r3, [pc, #120]	; (800287c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002802:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002806:	0a1b      	lsrs	r3, r3, #8
 8002808:	f003 030f 	and.w	r3, r3, #15
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	e005      	b.n	800281c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002810:	4b1a      	ldr	r3, [pc, #104]	; (800287c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	091b      	lsrs	r3, r3, #4
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800281c:	4a1a      	ldr	r2, [pc, #104]	; (8002888 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002824:	613b      	str	r3, [r7, #16]
    break;
 8002826:	e002      	b.n	800282e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002828:	2300      	movs	r3, #0
 800282a:	613b      	str	r3, [r7, #16]
    break;
 800282c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800282e:	4b13      	ldr	r3, [pc, #76]	; (800287c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	091b      	lsrs	r3, r3, #4
 8002834:	f003 030f 	and.w	r3, r3, #15
 8002838:	3301      	adds	r3, #1
 800283a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800283c:	4b0f      	ldr	r3, [pc, #60]	; (800287c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	0a1b      	lsrs	r3, r3, #8
 8002842:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	fb03 f202 	mul.w	r2, r3, r2
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002852:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002854:	4b09      	ldr	r3, [pc, #36]	; (800287c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	0e5b      	lsrs	r3, r3, #25
 800285a:	f003 0303 	and.w	r3, r3, #3
 800285e:	3301      	adds	r3, #1
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	fbb2 f3f3 	udiv	r3, r2, r3
 800286c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800286e:	683b      	ldr	r3, [r7, #0]
}
 8002870:	4618      	mov	r0, r3
 8002872:	371c      	adds	r7, #28
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	40021000 	.word	0x40021000
 8002880:	00f42400 	.word	0x00f42400
 8002884:	007a1200 	.word	0x007a1200
 8002888:	08005fc0 	.word	0x08005fc0

0800288c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002894:	2300      	movs	r3, #0
 8002896:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002898:	2300      	movs	r3, #0
 800289a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d040      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028ac:	2b80      	cmp	r3, #128	; 0x80
 80028ae:	d02a      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80028b0:	2b80      	cmp	r3, #128	; 0x80
 80028b2:	d825      	bhi.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80028b4:	2b60      	cmp	r3, #96	; 0x60
 80028b6:	d026      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80028b8:	2b60      	cmp	r3, #96	; 0x60
 80028ba:	d821      	bhi.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80028bc:	2b40      	cmp	r3, #64	; 0x40
 80028be:	d006      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x42>
 80028c0:	2b40      	cmp	r3, #64	; 0x40
 80028c2:	d81d      	bhi.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d009      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x50>
 80028c8:	2b20      	cmp	r3, #32
 80028ca:	d010      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x62>
 80028cc:	e018      	b.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80028ce:	4b89      	ldr	r3, [pc, #548]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	4a88      	ldr	r2, [pc, #544]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80028d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028d8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028da:	e015      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3304      	adds	r3, #4
 80028e0:	2100      	movs	r1, #0
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 fb02 	bl	8002eec <RCCEx_PLLSAI1_Config>
 80028e8:	4603      	mov	r3, r0
 80028ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028ec:	e00c      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	3320      	adds	r3, #32
 80028f2:	2100      	movs	r1, #0
 80028f4:	4618      	mov	r0, r3
 80028f6:	f000 fbed 	bl	80030d4 <RCCEx_PLLSAI2_Config>
 80028fa:	4603      	mov	r3, r0
 80028fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80028fe:	e003      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	74fb      	strb	r3, [r7, #19]
      break;
 8002904:	e000      	b.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002906:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002908:	7cfb      	ldrb	r3, [r7, #19]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10b      	bne.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800290e:	4b79      	ldr	r3, [pc, #484]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002910:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002914:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800291c:	4975      	ldr	r1, [pc, #468]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800291e:	4313      	orrs	r3, r2
 8002920:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002924:	e001      	b.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002926:	7cfb      	ldrb	r3, [r7, #19]
 8002928:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d047      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800293a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800293e:	d030      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002944:	d82a      	bhi.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002946:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800294a:	d02a      	beq.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800294c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002950:	d824      	bhi.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002952:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002956:	d008      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800295c:	d81e      	bhi.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00a      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002966:	d010      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002968:	e018      	b.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800296a:	4b62      	ldr	r3, [pc, #392]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	4a61      	ldr	r2, [pc, #388]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002974:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002976:	e015      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	3304      	adds	r3, #4
 800297c:	2100      	movs	r1, #0
 800297e:	4618      	mov	r0, r3
 8002980:	f000 fab4 	bl	8002eec <RCCEx_PLLSAI1_Config>
 8002984:	4603      	mov	r3, r0
 8002986:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002988:	e00c      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3320      	adds	r3, #32
 800298e:	2100      	movs	r1, #0
 8002990:	4618      	mov	r0, r3
 8002992:	f000 fb9f 	bl	80030d4 <RCCEx_PLLSAI2_Config>
 8002996:	4603      	mov	r3, r0
 8002998:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800299a:	e003      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	74fb      	strb	r3, [r7, #19]
      break;
 80029a0:	e000      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80029a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029a4:	7cfb      	ldrb	r3, [r7, #19]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10b      	bne.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80029aa:	4b52      	ldr	r3, [pc, #328]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80029ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80029b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b8:	494e      	ldr	r1, [pc, #312]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80029c0:	e001      	b.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029c2:	7cfb      	ldrb	r3, [r7, #19]
 80029c4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f000 809f 	beq.w	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029d4:	2300      	movs	r3, #0
 80029d6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029d8:	4b46      	ldr	r3, [pc, #280]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80029da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d101      	bne.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80029e4:	2301      	movs	r3, #1
 80029e6:	e000      	b.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80029e8:	2300      	movs	r3, #0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00d      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ee:	4b41      	ldr	r3, [pc, #260]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80029f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f2:	4a40      	ldr	r2, [pc, #256]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80029f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029f8:	6593      	str	r3, [r2, #88]	; 0x58
 80029fa:	4b3e      	ldr	r3, [pc, #248]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80029fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a02:	60bb      	str	r3, [r7, #8]
 8002a04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a06:	2301      	movs	r3, #1
 8002a08:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a0a:	4b3b      	ldr	r3, [pc, #236]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a3a      	ldr	r2, [pc, #232]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a16:	f7fd fddb 	bl	80005d0 <HAL_GetTick>
 8002a1a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a1c:	e009      	b.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a1e:	f7fd fdd7 	bl	80005d0 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d902      	bls.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	74fb      	strb	r3, [r7, #19]
        break;
 8002a30:	e005      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a32:	4b31      	ldr	r3, [pc, #196]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d0ef      	beq.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002a3e:	7cfb      	ldrb	r3, [r7, #19]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d15b      	bne.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a44:	4b2b      	ldr	r3, [pc, #172]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a4e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d01f      	beq.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d019      	beq.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a62:	4b24      	ldr	r3, [pc, #144]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a6c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a6e:	4b21      	ldr	r3, [pc, #132]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a74:	4a1f      	ldr	r2, [pc, #124]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a7e:	4b1d      	ldr	r3, [pc, #116]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a84:	4a1b      	ldr	r2, [pc, #108]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a8e:	4a19      	ldr	r2, [pc, #100]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d016      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa0:	f7fd fd96 	bl	80005d0 <HAL_GetTick>
 8002aa4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aa6:	e00b      	b.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa8:	f7fd fd92 	bl	80005d0 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d902      	bls.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	74fb      	strb	r3, [r7, #19]
            break;
 8002abe:	e006      	b.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ac0:	4b0c      	ldr	r3, [pc, #48]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d0ec      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002ace:	7cfb      	ldrb	r3, [r7, #19]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d10c      	bne.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ad4:	4b07      	ldr	r3, [pc, #28]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ada:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ae4:	4903      	ldr	r1, [pc, #12]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002aec:	e008      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002aee:	7cfb      	ldrb	r3, [r7, #19]
 8002af0:	74bb      	strb	r3, [r7, #18]
 8002af2:	e005      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002af4:	40021000 	.word	0x40021000
 8002af8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002afc:	7cfb      	ldrb	r3, [r7, #19]
 8002afe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b00:	7c7b      	ldrb	r3, [r7, #17]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d105      	bne.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b06:	4ba0      	ldr	r3, [pc, #640]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0a:	4a9f      	ldr	r2, [pc, #636]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b10:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00a      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b1e:	4b9a      	ldr	r3, [pc, #616]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b24:	f023 0203 	bic.w	r2, r3, #3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b2c:	4996      	ldr	r1, [pc, #600]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00a      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b40:	4b91      	ldr	r3, [pc, #580]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b46:	f023 020c 	bic.w	r2, r3, #12
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	498e      	ldr	r1, [pc, #568]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00a      	beq.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b62:	4b89      	ldr	r3, [pc, #548]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b68:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b70:	4985      	ldr	r1, [pc, #532]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0308 	and.w	r3, r3, #8
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00a      	beq.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b84:	4b80      	ldr	r3, [pc, #512]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b8a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b92:	497d      	ldr	r1, [pc, #500]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0310 	and.w	r3, r3, #16
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00a      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ba6:	4b78      	ldr	r3, [pc, #480]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bb4:	4974      	ldr	r1, [pc, #464]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0320 	and.w	r3, r3, #32
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00a      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002bc8:	4b6f      	ldr	r3, [pc, #444]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002bd6:	496c      	ldr	r1, [pc, #432]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00a      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002bea:	4b67      	ldr	r3, [pc, #412]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bf8:	4963      	ldr	r1, [pc, #396]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00a      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c0c:	4b5e      	ldr	r3, [pc, #376]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c12:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c1a:	495b      	ldr	r1, [pc, #364]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00a      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c2e:	4b56      	ldr	r3, [pc, #344]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c34:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3c:	4952      	ldr	r1, [pc, #328]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00a      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c50:	4b4d      	ldr	r3, [pc, #308]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c56:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5e:	494a      	ldr	r1, [pc, #296]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00a      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c72:	4b45      	ldr	r3, [pc, #276]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c80:	4941      	ldr	r1, [pc, #260]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d00a      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002c94:	4b3c      	ldr	r3, [pc, #240]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002c96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c9a:	f023 0203 	bic.w	r2, r3, #3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ca2:	4939      	ldr	r1, [pc, #228]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d028      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002cb6:	4b34      	ldr	r3, [pc, #208]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cbc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cc4:	4930      	ldr	r1, [pc, #192]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cd0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002cd4:	d106      	bne.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cd6:	4b2c      	ldr	r3, [pc, #176]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	4a2b      	ldr	r2, [pc, #172]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002cdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ce0:	60d3      	str	r3, [r2, #12]
 8002ce2:	e011      	b.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ce8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cec:	d10c      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f000 f8f9 	bl	8002eec <RCCEx_PLLSAI1_Config>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002cfe:	7cfb      	ldrb	r3, [r7, #19]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002d04:	7cfb      	ldrb	r3, [r7, #19]
 8002d06:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d04d      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d1c:	d108      	bne.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002d1e:	4b1a      	ldr	r3, [pc, #104]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d20:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002d24:	4a18      	ldr	r2, [pc, #96]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d2a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002d2e:	e012      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8002d30:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d32:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002d36:	4a14      	ldr	r2, [pc, #80]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d3c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002d40:	4b11      	ldr	r3, [pc, #68]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d4e:	490e      	ldr	r1, [pc, #56]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d5e:	d106      	bne.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d60:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4a08      	ldr	r2, [pc, #32]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d6a:	60d3      	str	r3, [r2, #12]
 8002d6c:	e020      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d76:	d109      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d78:	4b03      	ldr	r3, [pc, #12]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	4a02      	ldr	r2, [pc, #8]	; (8002d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d82:	60d3      	str	r3, [r2, #12]
 8002d84:	e014      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002d86:	bf00      	nop
 8002d88:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d94:	d10c      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 f8a5 	bl	8002eec <RCCEx_PLLSAI1_Config>
 8002da2:	4603      	mov	r3, r0
 8002da4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002da6:	7cfb      	ldrb	r3, [r7, #19]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8002dac:	7cfb      	ldrb	r3, [r7, #19]
 8002dae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d028      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002dbc:	4b4a      	ldr	r3, [pc, #296]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dca:	4947      	ldr	r1, [pc, #284]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dda:	d106      	bne.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ddc:	4b42      	ldr	r3, [pc, #264]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	4a41      	ldr	r2, [pc, #260]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002de6:	60d3      	str	r3, [r2, #12]
 8002de8:	e011      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002dee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002df2:	d10c      	bne.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3304      	adds	r3, #4
 8002df8:	2101      	movs	r1, #1
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 f876 	bl	8002eec <RCCEx_PLLSAI1_Config>
 8002e00:	4603      	mov	r3, r0
 8002e02:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e04:	7cfb      	ldrb	r3, [r7, #19]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8002e0a:	7cfb      	ldrb	r3, [r7, #19]
 8002e0c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d01e      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e1a:	4b33      	ldr	r3, [pc, #204]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e20:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e2a:	492f      	ldr	r1, [pc, #188]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e38:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e3c:	d10c      	bne.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3304      	adds	r3, #4
 8002e42:	2102      	movs	r1, #2
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 f851 	bl	8002eec <RCCEx_PLLSAI1_Config>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e4e:	7cfb      	ldrb	r3, [r7, #19]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8002e54:	7cfb      	ldrb	r3, [r7, #19]
 8002e56:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d00b      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e64:	4b20      	ldr	r3, [pc, #128]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002e6a:	f023 0204 	bic.w	r2, r3, #4
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e74:	491c      	ldr	r1, [pc, #112]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00b      	beq.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002e88:	4b17      	ldr	r3, [pc, #92]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002e8e:	f023 0218 	bic.w	r2, r3, #24
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e98:	4913      	ldr	r1, [pc, #76]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d017      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002eac:	4b0e      	ldr	r3, [pc, #56]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002eae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002eb2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ebc:	490a      	ldr	r1, [pc, #40]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002eca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002ece:	d105      	bne.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ed0:	4b05      	ldr	r3, [pc, #20]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	4a04      	ldr	r2, [pc, #16]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ed6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eda:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002edc:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40021000 	.word	0x40021000

08002eec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002efa:	4b72      	ldr	r3, [pc, #456]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	f003 0303 	and.w	r3, r3, #3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00e      	beq.n	8002f24 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f06:	4b6f      	ldr	r3, [pc, #444]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	f003 0203 	and.w	r2, r3, #3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d103      	bne.n	8002f1e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
       ||
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d142      	bne.n	8002fa4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	73fb      	strb	r3, [r7, #15]
 8002f22:	e03f      	b.n	8002fa4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d018      	beq.n	8002f5e <RCCEx_PLLSAI1_Config+0x72>
 8002f2c:	2b03      	cmp	r3, #3
 8002f2e:	d825      	bhi.n	8002f7c <RCCEx_PLLSAI1_Config+0x90>
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d002      	beq.n	8002f3a <RCCEx_PLLSAI1_Config+0x4e>
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d009      	beq.n	8002f4c <RCCEx_PLLSAI1_Config+0x60>
 8002f38:	e020      	b.n	8002f7c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f3a:	4b62      	ldr	r3, [pc, #392]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d11d      	bne.n	8002f82 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f4a:	e01a      	b.n	8002f82 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f4c:	4b5d      	ldr	r3, [pc, #372]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d116      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f5c:	e013      	b.n	8002f86 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f5e:	4b59      	ldr	r3, [pc, #356]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d10f      	bne.n	8002f8a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f6a:	4b56      	ldr	r3, [pc, #344]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d109      	bne.n	8002f8a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f7a:	e006      	b.n	8002f8a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f80:	e004      	b.n	8002f8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002f82:	bf00      	nop
 8002f84:	e002      	b.n	8002f8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002f86:	bf00      	nop
 8002f88:	e000      	b.n	8002f8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002f8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f8c:	7bfb      	ldrb	r3, [r7, #15]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d108      	bne.n	8002fa4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8002f92:	4b4c      	ldr	r3, [pc, #304]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f023 0203 	bic.w	r2, r3, #3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4949      	ldr	r1, [pc, #292]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8002fa4:	7bfb      	ldrb	r3, [r7, #15]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f040 8086 	bne.w	80030b8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fac:	4b45      	ldr	r3, [pc, #276]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a44      	ldr	r2, [pc, #272]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002fb2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fb8:	f7fd fb0a 	bl	80005d0 <HAL_GetTick>
 8002fbc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fbe:	e009      	b.n	8002fd4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fc0:	f7fd fb06 	bl	80005d0 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d902      	bls.n	8002fd4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	73fb      	strb	r3, [r7, #15]
        break;
 8002fd2:	e005      	b.n	8002fe0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fd4:	4b3b      	ldr	r3, [pc, #236]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1ef      	bne.n	8002fc0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002fe0:	7bfb      	ldrb	r3, [r7, #15]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d168      	bne.n	80030b8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d113      	bne.n	8003014 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002fec:	4b35      	ldr	r3, [pc, #212]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002fee:	691a      	ldr	r2, [r3, #16]
 8002ff0:	4b35      	ldr	r3, [pc, #212]	; (80030c8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	6892      	ldr	r2, [r2, #8]
 8002ff8:	0211      	lsls	r1, r2, #8
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	68d2      	ldr	r2, [r2, #12]
 8002ffe:	06d2      	lsls	r2, r2, #27
 8003000:	4311      	orrs	r1, r2
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	6852      	ldr	r2, [r2, #4]
 8003006:	3a01      	subs	r2, #1
 8003008:	0112      	lsls	r2, r2, #4
 800300a:	430a      	orrs	r2, r1
 800300c:	492d      	ldr	r1, [pc, #180]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800300e:	4313      	orrs	r3, r2
 8003010:	610b      	str	r3, [r1, #16]
 8003012:	e02d      	b.n	8003070 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d115      	bne.n	8003046 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800301a:	4b2a      	ldr	r3, [pc, #168]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800301c:	691a      	ldr	r2, [r3, #16]
 800301e:	4b2b      	ldr	r3, [pc, #172]	; (80030cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003020:	4013      	ands	r3, r2
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6892      	ldr	r2, [r2, #8]
 8003026:	0211      	lsls	r1, r2, #8
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6912      	ldr	r2, [r2, #16]
 800302c:	0852      	lsrs	r2, r2, #1
 800302e:	3a01      	subs	r2, #1
 8003030:	0552      	lsls	r2, r2, #21
 8003032:	4311      	orrs	r1, r2
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	6852      	ldr	r2, [r2, #4]
 8003038:	3a01      	subs	r2, #1
 800303a:	0112      	lsls	r2, r2, #4
 800303c:	430a      	orrs	r2, r1
 800303e:	4921      	ldr	r1, [pc, #132]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003040:	4313      	orrs	r3, r2
 8003042:	610b      	str	r3, [r1, #16]
 8003044:	e014      	b.n	8003070 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003046:	4b1f      	ldr	r3, [pc, #124]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003048:	691a      	ldr	r2, [r3, #16]
 800304a:	4b21      	ldr	r3, [pc, #132]	; (80030d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800304c:	4013      	ands	r3, r2
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6892      	ldr	r2, [r2, #8]
 8003052:	0211      	lsls	r1, r2, #8
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6952      	ldr	r2, [r2, #20]
 8003058:	0852      	lsrs	r2, r2, #1
 800305a:	3a01      	subs	r2, #1
 800305c:	0652      	lsls	r2, r2, #25
 800305e:	4311      	orrs	r1, r2
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6852      	ldr	r2, [r2, #4]
 8003064:	3a01      	subs	r2, #1
 8003066:	0112      	lsls	r2, r2, #4
 8003068:	430a      	orrs	r2, r1
 800306a:	4916      	ldr	r1, [pc, #88]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800306c:	4313      	orrs	r3, r2
 800306e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003070:	4b14      	ldr	r3, [pc, #80]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a13      	ldr	r2, [pc, #76]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003076:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800307a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800307c:	f7fd faa8 	bl	80005d0 <HAL_GetTick>
 8003080:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003082:	e009      	b.n	8003098 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003084:	f7fd faa4 	bl	80005d0 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d902      	bls.n	8003098 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	73fb      	strb	r3, [r7, #15]
          break;
 8003096:	e005      	b.n	80030a4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003098:	4b0a      	ldr	r3, [pc, #40]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0ef      	beq.n	8003084 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80030a4:	7bfb      	ldrb	r3, [r7, #15]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d106      	bne.n	80030b8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030aa:	4b06      	ldr	r3, [pc, #24]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030ac:	691a      	ldr	r2, [r3, #16]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	4904      	ldr	r1, [pc, #16]	; (80030c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	40021000 	.word	0x40021000
 80030c8:	07ff800f 	.word	0x07ff800f
 80030cc:	ff9f800f 	.word	0xff9f800f
 80030d0:	f9ff800f 	.word	0xf9ff800f

080030d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030de:	2300      	movs	r3, #0
 80030e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030e2:	4b72      	ldr	r3, [pc, #456]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	f003 0303 	and.w	r3, r3, #3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00e      	beq.n	800310c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80030ee:	4b6f      	ldr	r3, [pc, #444]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f003 0203 	and.w	r2, r3, #3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d103      	bne.n	8003106 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
       ||
 8003102:	2b00      	cmp	r3, #0
 8003104:	d142      	bne.n	800318c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	73fb      	strb	r3, [r7, #15]
 800310a:	e03f      	b.n	800318c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2b03      	cmp	r3, #3
 8003112:	d018      	beq.n	8003146 <RCCEx_PLLSAI2_Config+0x72>
 8003114:	2b03      	cmp	r3, #3
 8003116:	d825      	bhi.n	8003164 <RCCEx_PLLSAI2_Config+0x90>
 8003118:	2b01      	cmp	r3, #1
 800311a:	d002      	beq.n	8003122 <RCCEx_PLLSAI2_Config+0x4e>
 800311c:	2b02      	cmp	r3, #2
 800311e:	d009      	beq.n	8003134 <RCCEx_PLLSAI2_Config+0x60>
 8003120:	e020      	b.n	8003164 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003122:	4b62      	ldr	r3, [pc, #392]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d11d      	bne.n	800316a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003132:	e01a      	b.n	800316a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003134:	4b5d      	ldr	r3, [pc, #372]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800313c:	2b00      	cmp	r3, #0
 800313e:	d116      	bne.n	800316e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003144:	e013      	b.n	800316e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003146:	4b59      	ldr	r3, [pc, #356]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10f      	bne.n	8003172 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003152:	4b56      	ldr	r3, [pc, #344]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d109      	bne.n	8003172 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003162:	e006      	b.n	8003172 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	73fb      	strb	r3, [r7, #15]
      break;
 8003168:	e004      	b.n	8003174 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800316a:	bf00      	nop
 800316c:	e002      	b.n	8003174 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800316e:	bf00      	nop
 8003170:	e000      	b.n	8003174 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003172:	bf00      	nop
    }

    if(status == HAL_OK)
 8003174:	7bfb      	ldrb	r3, [r7, #15]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d108      	bne.n	800318c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800317a:	4b4c      	ldr	r3, [pc, #304]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f023 0203 	bic.w	r2, r3, #3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4949      	ldr	r1, [pc, #292]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003188:	4313      	orrs	r3, r2
 800318a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800318c:	7bfb      	ldrb	r3, [r7, #15]
 800318e:	2b00      	cmp	r3, #0
 8003190:	f040 8086 	bne.w	80032a0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003194:	4b45      	ldr	r3, [pc, #276]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a44      	ldr	r2, [pc, #272]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800319a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800319e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031a0:	f7fd fa16 	bl	80005d0 <HAL_GetTick>
 80031a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031a6:	e009      	b.n	80031bc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031a8:	f7fd fa12 	bl	80005d0 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d902      	bls.n	80031bc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	73fb      	strb	r3, [r7, #15]
        break;
 80031ba:	e005      	b.n	80031c8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031bc:	4b3b      	ldr	r3, [pc, #236]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1ef      	bne.n	80031a8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80031c8:	7bfb      	ldrb	r3, [r7, #15]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d168      	bne.n	80032a0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d113      	bne.n	80031fc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031d4:	4b35      	ldr	r3, [pc, #212]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80031d6:	695a      	ldr	r2, [r3, #20]
 80031d8:	4b35      	ldr	r3, [pc, #212]	; (80032b0 <RCCEx_PLLSAI2_Config+0x1dc>)
 80031da:	4013      	ands	r3, r2
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	6892      	ldr	r2, [r2, #8]
 80031e0:	0211      	lsls	r1, r2, #8
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	68d2      	ldr	r2, [r2, #12]
 80031e6:	06d2      	lsls	r2, r2, #27
 80031e8:	4311      	orrs	r1, r2
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	6852      	ldr	r2, [r2, #4]
 80031ee:	3a01      	subs	r2, #1
 80031f0:	0112      	lsls	r2, r2, #4
 80031f2:	430a      	orrs	r2, r1
 80031f4:	492d      	ldr	r1, [pc, #180]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	614b      	str	r3, [r1, #20]
 80031fa:	e02d      	b.n	8003258 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d115      	bne.n	800322e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003202:	4b2a      	ldr	r3, [pc, #168]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003204:	695a      	ldr	r2, [r3, #20]
 8003206:	4b2b      	ldr	r3, [pc, #172]	; (80032b4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003208:	4013      	ands	r3, r2
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	6892      	ldr	r2, [r2, #8]
 800320e:	0211      	lsls	r1, r2, #8
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6912      	ldr	r2, [r2, #16]
 8003214:	0852      	lsrs	r2, r2, #1
 8003216:	3a01      	subs	r2, #1
 8003218:	0552      	lsls	r2, r2, #21
 800321a:	4311      	orrs	r1, r2
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6852      	ldr	r2, [r2, #4]
 8003220:	3a01      	subs	r2, #1
 8003222:	0112      	lsls	r2, r2, #4
 8003224:	430a      	orrs	r2, r1
 8003226:	4921      	ldr	r1, [pc, #132]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003228:	4313      	orrs	r3, r2
 800322a:	614b      	str	r3, [r1, #20]
 800322c:	e014      	b.n	8003258 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800322e:	4b1f      	ldr	r3, [pc, #124]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003230:	695a      	ldr	r2, [r3, #20]
 8003232:	4b21      	ldr	r3, [pc, #132]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003234:	4013      	ands	r3, r2
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6892      	ldr	r2, [r2, #8]
 800323a:	0211      	lsls	r1, r2, #8
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6952      	ldr	r2, [r2, #20]
 8003240:	0852      	lsrs	r2, r2, #1
 8003242:	3a01      	subs	r2, #1
 8003244:	0652      	lsls	r2, r2, #25
 8003246:	4311      	orrs	r1, r2
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	6852      	ldr	r2, [r2, #4]
 800324c:	3a01      	subs	r2, #1
 800324e:	0112      	lsls	r2, r2, #4
 8003250:	430a      	orrs	r2, r1
 8003252:	4916      	ldr	r1, [pc, #88]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003254:	4313      	orrs	r3, r2
 8003256:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003258:	4b14      	ldr	r3, [pc, #80]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a13      	ldr	r2, [pc, #76]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800325e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003262:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003264:	f7fd f9b4 	bl	80005d0 <HAL_GetTick>
 8003268:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800326a:	e009      	b.n	8003280 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800326c:	f7fd f9b0 	bl	80005d0 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d902      	bls.n	8003280 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	73fb      	strb	r3, [r7, #15]
          break;
 800327e:	e005      	b.n	800328c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003280:	4b0a      	ldr	r3, [pc, #40]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0ef      	beq.n	800326c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d106      	bne.n	80032a0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003292:	4b06      	ldr	r3, [pc, #24]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8003294:	695a      	ldr	r2, [r3, #20]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	4904      	ldr	r1, [pc, #16]	; (80032ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800329c:	4313      	orrs	r3, r2
 800329e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80032a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000
 80032b0:	07ff800f 	.word	0x07ff800f
 80032b4:	ff9f800f 	.word	0xff9f800f
 80032b8:	f9ff800f 	.word	0xf9ff800f

080032bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e049      	b.n	8003362 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f001 ff16 	bl	8005114 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2202      	movs	r2, #2
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3304      	adds	r3, #4
 80032f8:	4619      	mov	r1, r3
 80032fa:	4610      	mov	r0, r2
 80032fc:	f000 fac0 	bl	8003880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003360:	2300      	movs	r3, #0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
	...

0800336c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	d001      	beq.n	8003384 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e04f      	b.n	8003424 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2202      	movs	r2, #2
 8003388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f042 0201 	orr.w	r2, r2, #1
 800339a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a23      	ldr	r2, [pc, #140]	; (8003430 <HAL_TIM_Base_Start_IT+0xc4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d01d      	beq.n	80033e2 <HAL_TIM_Base_Start_IT+0x76>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ae:	d018      	beq.n	80033e2 <HAL_TIM_Base_Start_IT+0x76>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a1f      	ldr	r2, [pc, #124]	; (8003434 <HAL_TIM_Base_Start_IT+0xc8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d013      	beq.n	80033e2 <HAL_TIM_Base_Start_IT+0x76>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a1e      	ldr	r2, [pc, #120]	; (8003438 <HAL_TIM_Base_Start_IT+0xcc>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00e      	beq.n	80033e2 <HAL_TIM_Base_Start_IT+0x76>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a1c      	ldr	r2, [pc, #112]	; (800343c <HAL_TIM_Base_Start_IT+0xd0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d009      	beq.n	80033e2 <HAL_TIM_Base_Start_IT+0x76>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a1b      	ldr	r2, [pc, #108]	; (8003440 <HAL_TIM_Base_Start_IT+0xd4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d004      	beq.n	80033e2 <HAL_TIM_Base_Start_IT+0x76>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a19      	ldr	r2, [pc, #100]	; (8003444 <HAL_TIM_Base_Start_IT+0xd8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d115      	bne.n	800340e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	4b17      	ldr	r3, [pc, #92]	; (8003448 <HAL_TIM_Base_Start_IT+0xdc>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2b06      	cmp	r3, #6
 80033f2:	d015      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0xb4>
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033fa:	d011      	beq.n	8003420 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f042 0201 	orr.w	r2, r2, #1
 800340a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800340c:	e008      	b.n	8003420 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f042 0201 	orr.w	r2, r2, #1
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	e000      	b.n	8003422 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003420:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr
 8003430:	40012c00 	.word	0x40012c00
 8003434:	40000400 	.word	0x40000400
 8003438:	40000800 	.word	0x40000800
 800343c:	40000c00 	.word	0x40000c00
 8003440:	40013400 	.word	0x40013400
 8003444:	40014000 	.word	0x40014000
 8003448:	00010007 	.word	0x00010007

0800344c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b02      	cmp	r3, #2
 8003460:	d122      	bne.n	80034a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b02      	cmp	r3, #2
 800346e:	d11b      	bne.n	80034a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f06f 0202 	mvn.w	r2, #2
 8003478:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2201      	movs	r2, #1
 800347e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f003 0303 	and.w	r3, r3, #3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f9d8 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 8003494:	e005      	b.n	80034a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f9ca 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f000 f9db 	bl	8003858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	f003 0304 	and.w	r3, r3, #4
 80034b2:	2b04      	cmp	r3, #4
 80034b4:	d122      	bne.n	80034fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d11b      	bne.n	80034fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f06f 0204 	mvn.w	r2, #4
 80034cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2202      	movs	r2, #2
 80034d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f9ae 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 80034e8:	e005      	b.n	80034f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f9a0 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 f9b1 	bl	8003858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	f003 0308 	and.w	r3, r3, #8
 8003506:	2b08      	cmp	r3, #8
 8003508:	d122      	bne.n	8003550 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b08      	cmp	r3, #8
 8003516:	d11b      	bne.n	8003550 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0208 	mvn.w	r2, #8
 8003520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2204      	movs	r2, #4
 8003526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	f003 0303 	and.w	r3, r3, #3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d003      	beq.n	800353e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f984 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 800353c:	e005      	b.n	800354a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f976 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f000 f987 	bl	8003858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	f003 0310 	and.w	r3, r3, #16
 800355a:	2b10      	cmp	r3, #16
 800355c:	d122      	bne.n	80035a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f003 0310 	and.w	r3, r3, #16
 8003568:	2b10      	cmp	r3, #16
 800356a:	d11b      	bne.n	80035a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f06f 0210 	mvn.w	r2, #16
 8003574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2208      	movs	r2, #8
 800357a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 f95a 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 8003590:	e005      	b.n	800359e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f94c 	bl	8003830 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 f95d 	bl	8003858 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d10e      	bne.n	80035d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f003 0301 	and.w	r3, r3, #1
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d107      	bne.n	80035d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f06f 0201 	mvn.w	r2, #1
 80035c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f926 	bl	800381c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035da:	2b80      	cmp	r3, #128	; 0x80
 80035dc:	d10e      	bne.n	80035fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e8:	2b80      	cmp	r3, #128	; 0x80
 80035ea:	d107      	bne.n	80035fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 fb08 	bl	8003c0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003606:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800360a:	d10e      	bne.n	800362a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003616:	2b80      	cmp	r3, #128	; 0x80
 8003618:	d107      	bne.n	800362a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 fafb 	bl	8003c20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003634:	2b40      	cmp	r3, #64	; 0x40
 8003636:	d10e      	bne.n	8003656 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003642:	2b40      	cmp	r3, #64	; 0x40
 8003644:	d107      	bne.n	8003656 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800364e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 f90b 	bl	800386c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	691b      	ldr	r3, [r3, #16]
 800365c:	f003 0320 	and.w	r3, r3, #32
 8003660:	2b20      	cmp	r3, #32
 8003662:	d10e      	bne.n	8003682 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f003 0320 	and.w	r3, r3, #32
 800366e:	2b20      	cmp	r3, #32
 8003670:	d107      	bne.n	8003682 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f06f 0220 	mvn.w	r2, #32
 800367a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 fabb 	bl	8003bf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b084      	sub	sp, #16
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
 8003692:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003694:	2300      	movs	r3, #0
 8003696:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d101      	bne.n	80036a6 <HAL_TIM_ConfigClockSource+0x1c>
 80036a2:	2302      	movs	r3, #2
 80036a4:	e0b6      	b.n	8003814 <HAL_TIM_ConfigClockSource+0x18a>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2202      	movs	r2, #2
 80036b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036c4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036c8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036d0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	68ba      	ldr	r2, [r7, #8]
 80036d8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036e2:	d03e      	beq.n	8003762 <HAL_TIM_ConfigClockSource+0xd8>
 80036e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036e8:	f200 8087 	bhi.w	80037fa <HAL_TIM_ConfigClockSource+0x170>
 80036ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036f0:	f000 8086 	beq.w	8003800 <HAL_TIM_ConfigClockSource+0x176>
 80036f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036f8:	d87f      	bhi.n	80037fa <HAL_TIM_ConfigClockSource+0x170>
 80036fa:	2b70      	cmp	r3, #112	; 0x70
 80036fc:	d01a      	beq.n	8003734 <HAL_TIM_ConfigClockSource+0xaa>
 80036fe:	2b70      	cmp	r3, #112	; 0x70
 8003700:	d87b      	bhi.n	80037fa <HAL_TIM_ConfigClockSource+0x170>
 8003702:	2b60      	cmp	r3, #96	; 0x60
 8003704:	d050      	beq.n	80037a8 <HAL_TIM_ConfigClockSource+0x11e>
 8003706:	2b60      	cmp	r3, #96	; 0x60
 8003708:	d877      	bhi.n	80037fa <HAL_TIM_ConfigClockSource+0x170>
 800370a:	2b50      	cmp	r3, #80	; 0x50
 800370c:	d03c      	beq.n	8003788 <HAL_TIM_ConfigClockSource+0xfe>
 800370e:	2b50      	cmp	r3, #80	; 0x50
 8003710:	d873      	bhi.n	80037fa <HAL_TIM_ConfigClockSource+0x170>
 8003712:	2b40      	cmp	r3, #64	; 0x40
 8003714:	d058      	beq.n	80037c8 <HAL_TIM_ConfigClockSource+0x13e>
 8003716:	2b40      	cmp	r3, #64	; 0x40
 8003718:	d86f      	bhi.n	80037fa <HAL_TIM_ConfigClockSource+0x170>
 800371a:	2b30      	cmp	r3, #48	; 0x30
 800371c:	d064      	beq.n	80037e8 <HAL_TIM_ConfigClockSource+0x15e>
 800371e:	2b30      	cmp	r3, #48	; 0x30
 8003720:	d86b      	bhi.n	80037fa <HAL_TIM_ConfigClockSource+0x170>
 8003722:	2b20      	cmp	r3, #32
 8003724:	d060      	beq.n	80037e8 <HAL_TIM_ConfigClockSource+0x15e>
 8003726:	2b20      	cmp	r3, #32
 8003728:	d867      	bhi.n	80037fa <HAL_TIM_ConfigClockSource+0x170>
 800372a:	2b00      	cmp	r3, #0
 800372c:	d05c      	beq.n	80037e8 <HAL_TIM_ConfigClockSource+0x15e>
 800372e:	2b10      	cmp	r3, #16
 8003730:	d05a      	beq.n	80037e8 <HAL_TIM_ConfigClockSource+0x15e>
 8003732:	e062      	b.n	80037fa <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6818      	ldr	r0, [r3, #0]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	6899      	ldr	r1, [r3, #8]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685a      	ldr	r2, [r3, #4]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	f000 f9b0 	bl	8003aa8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003756:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	609a      	str	r2, [r3, #8]
      break;
 8003760:	e04f      	b.n	8003802 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6818      	ldr	r0, [r3, #0]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	6899      	ldr	r1, [r3, #8]
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	f000 f999 	bl	8003aa8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003784:	609a      	str	r2, [r3, #8]
      break;
 8003786:	e03c      	b.n	8003802 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6818      	ldr	r0, [r3, #0]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	6859      	ldr	r1, [r3, #4]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	461a      	mov	r2, r3
 8003796:	f000 f90d 	bl	80039b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2150      	movs	r1, #80	; 0x50
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 f966 	bl	8003a72 <TIM_ITRx_SetConfig>
      break;
 80037a6:	e02c      	b.n	8003802 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6818      	ldr	r0, [r3, #0]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	6859      	ldr	r1, [r3, #4]
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	461a      	mov	r2, r3
 80037b6:	f000 f92c 	bl	8003a12 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	2160      	movs	r1, #96	; 0x60
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 f956 	bl	8003a72 <TIM_ITRx_SetConfig>
      break;
 80037c6:	e01c      	b.n	8003802 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6818      	ldr	r0, [r3, #0]
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	6859      	ldr	r1, [r3, #4]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	461a      	mov	r2, r3
 80037d6:	f000 f8ed 	bl	80039b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2140      	movs	r1, #64	; 0x40
 80037e0:	4618      	mov	r0, r3
 80037e2:	f000 f946 	bl	8003a72 <TIM_ITRx_SetConfig>
      break;
 80037e6:	e00c      	b.n	8003802 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4619      	mov	r1, r3
 80037f2:	4610      	mov	r0, r2
 80037f4:	f000 f93d 	bl	8003a72 <TIM_ITRx_SetConfig>
      break;
 80037f8:	e003      	b.n	8003802 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	73fb      	strb	r3, [r7, #15]
      break;
 80037fe:	e000      	b.n	8003802 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003800:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003812:	7bfb      	ldrb	r3, [r7, #15]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003838:	bf00      	nop
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800384c:	bf00      	nop
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003860:	bf00      	nop
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003880:	b480      	push	{r7}
 8003882:	b085      	sub	sp, #20
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a40      	ldr	r2, [pc, #256]	; (8003994 <TIM_Base_SetConfig+0x114>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d013      	beq.n	80038c0 <TIM_Base_SetConfig+0x40>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800389e:	d00f      	beq.n	80038c0 <TIM_Base_SetConfig+0x40>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a3d      	ldr	r2, [pc, #244]	; (8003998 <TIM_Base_SetConfig+0x118>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d00b      	beq.n	80038c0 <TIM_Base_SetConfig+0x40>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a3c      	ldr	r2, [pc, #240]	; (800399c <TIM_Base_SetConfig+0x11c>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d007      	beq.n	80038c0 <TIM_Base_SetConfig+0x40>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a3b      	ldr	r2, [pc, #236]	; (80039a0 <TIM_Base_SetConfig+0x120>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d003      	beq.n	80038c0 <TIM_Base_SetConfig+0x40>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a3a      	ldr	r2, [pc, #232]	; (80039a4 <TIM_Base_SetConfig+0x124>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d108      	bne.n	80038d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a2f      	ldr	r2, [pc, #188]	; (8003994 <TIM_Base_SetConfig+0x114>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d01f      	beq.n	800391a <TIM_Base_SetConfig+0x9a>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e0:	d01b      	beq.n	800391a <TIM_Base_SetConfig+0x9a>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a2c      	ldr	r2, [pc, #176]	; (8003998 <TIM_Base_SetConfig+0x118>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d017      	beq.n	800391a <TIM_Base_SetConfig+0x9a>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a2b      	ldr	r2, [pc, #172]	; (800399c <TIM_Base_SetConfig+0x11c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d013      	beq.n	800391a <TIM_Base_SetConfig+0x9a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a2a      	ldr	r2, [pc, #168]	; (80039a0 <TIM_Base_SetConfig+0x120>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d00f      	beq.n	800391a <TIM_Base_SetConfig+0x9a>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a29      	ldr	r2, [pc, #164]	; (80039a4 <TIM_Base_SetConfig+0x124>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d00b      	beq.n	800391a <TIM_Base_SetConfig+0x9a>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a28      	ldr	r2, [pc, #160]	; (80039a8 <TIM_Base_SetConfig+0x128>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d007      	beq.n	800391a <TIM_Base_SetConfig+0x9a>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a27      	ldr	r2, [pc, #156]	; (80039ac <TIM_Base_SetConfig+0x12c>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d003      	beq.n	800391a <TIM_Base_SetConfig+0x9a>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a26      	ldr	r2, [pc, #152]	; (80039b0 <TIM_Base_SetConfig+0x130>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d108      	bne.n	800392c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003920:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	68fa      	ldr	r2, [r7, #12]
 8003928:	4313      	orrs	r3, r2
 800392a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	695b      	ldr	r3, [r3, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a10      	ldr	r2, [pc, #64]	; (8003994 <TIM_Base_SetConfig+0x114>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d00f      	beq.n	8003978 <TIM_Base_SetConfig+0xf8>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	4a12      	ldr	r2, [pc, #72]	; (80039a4 <TIM_Base_SetConfig+0x124>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d00b      	beq.n	8003978 <TIM_Base_SetConfig+0xf8>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a11      	ldr	r2, [pc, #68]	; (80039a8 <TIM_Base_SetConfig+0x128>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d007      	beq.n	8003978 <TIM_Base_SetConfig+0xf8>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a10      	ldr	r2, [pc, #64]	; (80039ac <TIM_Base_SetConfig+0x12c>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d003      	beq.n	8003978 <TIM_Base_SetConfig+0xf8>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a0f      	ldr	r2, [pc, #60]	; (80039b0 <TIM_Base_SetConfig+0x130>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d103      	bne.n	8003980 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	691a      	ldr	r2, [r3, #16]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	615a      	str	r2, [r3, #20]
}
 8003986:	bf00      	nop
 8003988:	3714      	adds	r7, #20
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	40012c00 	.word	0x40012c00
 8003998:	40000400 	.word	0x40000400
 800399c:	40000800 	.word	0x40000800
 80039a0:	40000c00 	.word	0x40000c00
 80039a4:	40013400 	.word	0x40013400
 80039a8:	40014000 	.word	0x40014000
 80039ac:	40014400 	.word	0x40014400
 80039b0:	40014800 	.word	0x40014800

080039b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b087      	sub	sp, #28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	f023 0201 	bic.w	r2, r3, #1
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f023 030a 	bic.w	r3, r3, #10
 80039f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	621a      	str	r2, [r3, #32]
}
 8003a06:	bf00      	nop
 8003a08:	371c      	adds	r7, #28
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr

08003a12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b087      	sub	sp, #28
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6a1b      	ldr	r3, [r3, #32]
 8003a22:	f023 0210 	bic.w	r2, r3, #16
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6a1b      	ldr	r3, [r3, #32]
 8003a34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	031b      	lsls	r3, r3, #12
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	011b      	lsls	r3, r3, #4
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	621a      	str	r2, [r3, #32]
}
 8003a66:	bf00      	nop
 8003a68:	371c      	adds	r7, #28
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a72:	b480      	push	{r7}
 8003a74:	b085      	sub	sp, #20
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
 8003a7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	f043 0307 	orr.w	r3, r3, #7
 8003a94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	609a      	str	r2, [r3, #8]
}
 8003a9c:	bf00      	nop
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
 8003ab4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ac2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	021a      	lsls	r2, r3, #8
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	431a      	orrs	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	609a      	str	r2, [r3, #8]
}
 8003adc:	bf00      	nop
 8003ade:	371c      	adds	r7, #28
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d101      	bne.n	8003b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003afc:	2302      	movs	r3, #2
 8003afe:	e068      	b.n	8003bd2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a2e      	ldr	r2, [pc, #184]	; (8003be0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d004      	beq.n	8003b34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a2d      	ldr	r2, [pc, #180]	; (8003be4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d108      	bne.n	8003b46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003b3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b4c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a1e      	ldr	r2, [pc, #120]	; (8003be0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d01d      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b72:	d018      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a1b      	ldr	r2, [pc, #108]	; (8003be8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d013      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a1a      	ldr	r2, [pc, #104]	; (8003bec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d00e      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a18      	ldr	r2, [pc, #96]	; (8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d009      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a13      	ldr	r2, [pc, #76]	; (8003be4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d004      	beq.n	8003ba6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a14      	ldr	r2, [pc, #80]	; (8003bf4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d10c      	bne.n	8003bc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	68ba      	ldr	r2, [r7, #8]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3714      	adds	r7, #20
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40012c00 	.word	0x40012c00
 8003be4:	40013400 	.word	0x40013400
 8003be8:	40000400 	.word	0x40000400
 8003bec:	40000800 	.word	0x40000800
 8003bf0:	40000c00 	.word	0x40000c00
 8003bf4:	40014000 	.word	0x40014000

08003bf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c14:	bf00      	nop
 8003c16:	370c      	adds	r7, #12
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e042      	b.n	8003ccc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d106      	bne.n	8003c5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f001 fa7f 	bl	800515c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2224      	movs	r2, #36	; 0x24
 8003c62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0201 	bic.w	r2, r2, #1
 8003c74:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f82c 	bl	8003cd4 <UART_SetConfig>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d101      	bne.n	8003c86 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e022      	b.n	8003ccc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 fb1c 	bl	80042cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ca2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003cb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0201 	orr.w	r2, r2, #1
 8003cc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f000 fba3 	bl	8004410 <UART_CheckIdleState>
 8003cca:	4603      	mov	r3, r0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cd8:	b08c      	sub	sp, #48	; 0x30
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	431a      	orrs	r2, r3
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	69db      	ldr	r3, [r3, #28]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	4baa      	ldr	r3, [pc, #680]	; (8003fac <UART_SetConfig+0x2d8>)
 8003d04:	4013      	ands	r3, r2
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	6812      	ldr	r2, [r2, #0]
 8003d0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d0c:	430b      	orrs	r3, r1
 8003d0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	430a      	orrs	r2, r1
 8003d24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	699b      	ldr	r3, [r3, #24]
 8003d2a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a9f      	ldr	r2, [pc, #636]	; (8003fb0 <UART_SetConfig+0x2dc>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d004      	beq.n	8003d40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
 8003d3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003d4a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	6812      	ldr	r2, [r2, #0]
 8003d52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d54:	430b      	orrs	r3, r1
 8003d56:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5e:	f023 010f 	bic.w	r1, r3, #15
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a90      	ldr	r2, [pc, #576]	; (8003fb4 <UART_SetConfig+0x2e0>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d125      	bne.n	8003dc4 <UART_SetConfig+0xf0>
 8003d78:	4b8f      	ldr	r3, [pc, #572]	; (8003fb8 <UART_SetConfig+0x2e4>)
 8003d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	2b03      	cmp	r3, #3
 8003d84:	d81a      	bhi.n	8003dbc <UART_SetConfig+0xe8>
 8003d86:	a201      	add	r2, pc, #4	; (adr r2, 8003d8c <UART_SetConfig+0xb8>)
 8003d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d8c:	08003d9d 	.word	0x08003d9d
 8003d90:	08003dad 	.word	0x08003dad
 8003d94:	08003da5 	.word	0x08003da5
 8003d98:	08003db5 	.word	0x08003db5
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003da2:	e116      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003da4:	2302      	movs	r3, #2
 8003da6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003daa:	e112      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003dac:	2304      	movs	r3, #4
 8003dae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003db2:	e10e      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003db4:	2308      	movs	r3, #8
 8003db6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dba:	e10a      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003dbc:	2310      	movs	r3, #16
 8003dbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003dc2:	e106      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a7c      	ldr	r2, [pc, #496]	; (8003fbc <UART_SetConfig+0x2e8>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d138      	bne.n	8003e40 <UART_SetConfig+0x16c>
 8003dce:	4b7a      	ldr	r3, [pc, #488]	; (8003fb8 <UART_SetConfig+0x2e4>)
 8003dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd4:	f003 030c 	and.w	r3, r3, #12
 8003dd8:	2b0c      	cmp	r3, #12
 8003dda:	d82d      	bhi.n	8003e38 <UART_SetConfig+0x164>
 8003ddc:	a201      	add	r2, pc, #4	; (adr r2, 8003de4 <UART_SetConfig+0x110>)
 8003dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de2:	bf00      	nop
 8003de4:	08003e19 	.word	0x08003e19
 8003de8:	08003e39 	.word	0x08003e39
 8003dec:	08003e39 	.word	0x08003e39
 8003df0:	08003e39 	.word	0x08003e39
 8003df4:	08003e29 	.word	0x08003e29
 8003df8:	08003e39 	.word	0x08003e39
 8003dfc:	08003e39 	.word	0x08003e39
 8003e00:	08003e39 	.word	0x08003e39
 8003e04:	08003e21 	.word	0x08003e21
 8003e08:	08003e39 	.word	0x08003e39
 8003e0c:	08003e39 	.word	0x08003e39
 8003e10:	08003e39 	.word	0x08003e39
 8003e14:	08003e31 	.word	0x08003e31
 8003e18:	2300      	movs	r3, #0
 8003e1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e1e:	e0d8      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e20:	2302      	movs	r3, #2
 8003e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e26:	e0d4      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e28:	2304      	movs	r3, #4
 8003e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e2e:	e0d0      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e30:	2308      	movs	r3, #8
 8003e32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e36:	e0cc      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e38:	2310      	movs	r3, #16
 8003e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e3e:	e0c8      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a5e      	ldr	r2, [pc, #376]	; (8003fc0 <UART_SetConfig+0x2ec>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d125      	bne.n	8003e96 <UART_SetConfig+0x1c2>
 8003e4a:	4b5b      	ldr	r3, [pc, #364]	; (8003fb8 <UART_SetConfig+0x2e4>)
 8003e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e54:	2b30      	cmp	r3, #48	; 0x30
 8003e56:	d016      	beq.n	8003e86 <UART_SetConfig+0x1b2>
 8003e58:	2b30      	cmp	r3, #48	; 0x30
 8003e5a:	d818      	bhi.n	8003e8e <UART_SetConfig+0x1ba>
 8003e5c:	2b20      	cmp	r3, #32
 8003e5e:	d00a      	beq.n	8003e76 <UART_SetConfig+0x1a2>
 8003e60:	2b20      	cmp	r3, #32
 8003e62:	d814      	bhi.n	8003e8e <UART_SetConfig+0x1ba>
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <UART_SetConfig+0x19a>
 8003e68:	2b10      	cmp	r3, #16
 8003e6a:	d008      	beq.n	8003e7e <UART_SetConfig+0x1aa>
 8003e6c:	e00f      	b.n	8003e8e <UART_SetConfig+0x1ba>
 8003e6e:	2300      	movs	r3, #0
 8003e70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e74:	e0ad      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e76:	2302      	movs	r3, #2
 8003e78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e7c:	e0a9      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e7e:	2304      	movs	r3, #4
 8003e80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e84:	e0a5      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e86:	2308      	movs	r3, #8
 8003e88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e8c:	e0a1      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e8e:	2310      	movs	r3, #16
 8003e90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003e94:	e09d      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a4a      	ldr	r2, [pc, #296]	; (8003fc4 <UART_SetConfig+0x2f0>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d125      	bne.n	8003eec <UART_SetConfig+0x218>
 8003ea0:	4b45      	ldr	r3, [pc, #276]	; (8003fb8 <UART_SetConfig+0x2e4>)
 8003ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003eaa:	2bc0      	cmp	r3, #192	; 0xc0
 8003eac:	d016      	beq.n	8003edc <UART_SetConfig+0x208>
 8003eae:	2bc0      	cmp	r3, #192	; 0xc0
 8003eb0:	d818      	bhi.n	8003ee4 <UART_SetConfig+0x210>
 8003eb2:	2b80      	cmp	r3, #128	; 0x80
 8003eb4:	d00a      	beq.n	8003ecc <UART_SetConfig+0x1f8>
 8003eb6:	2b80      	cmp	r3, #128	; 0x80
 8003eb8:	d814      	bhi.n	8003ee4 <UART_SetConfig+0x210>
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d002      	beq.n	8003ec4 <UART_SetConfig+0x1f0>
 8003ebe:	2b40      	cmp	r3, #64	; 0x40
 8003ec0:	d008      	beq.n	8003ed4 <UART_SetConfig+0x200>
 8003ec2:	e00f      	b.n	8003ee4 <UART_SetConfig+0x210>
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003eca:	e082      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003ecc:	2302      	movs	r3, #2
 8003ece:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ed2:	e07e      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003ed4:	2304      	movs	r3, #4
 8003ed6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003eda:	e07a      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003edc:	2308      	movs	r3, #8
 8003ede:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ee2:	e076      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003ee4:	2310      	movs	r3, #16
 8003ee6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003eea:	e072      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4a35      	ldr	r2, [pc, #212]	; (8003fc8 <UART_SetConfig+0x2f4>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d12a      	bne.n	8003f4c <UART_SetConfig+0x278>
 8003ef6:	4b30      	ldr	r3, [pc, #192]	; (8003fb8 <UART_SetConfig+0x2e4>)
 8003ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f04:	d01a      	beq.n	8003f3c <UART_SetConfig+0x268>
 8003f06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f0a:	d81b      	bhi.n	8003f44 <UART_SetConfig+0x270>
 8003f0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f10:	d00c      	beq.n	8003f2c <UART_SetConfig+0x258>
 8003f12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f16:	d815      	bhi.n	8003f44 <UART_SetConfig+0x270>
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <UART_SetConfig+0x250>
 8003f1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f20:	d008      	beq.n	8003f34 <UART_SetConfig+0x260>
 8003f22:	e00f      	b.n	8003f44 <UART_SetConfig+0x270>
 8003f24:	2300      	movs	r3, #0
 8003f26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f2a:	e052      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f32:	e04e      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003f34:	2304      	movs	r3, #4
 8003f36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f3a:	e04a      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003f3c:	2308      	movs	r3, #8
 8003f3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f42:	e046      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003f44:	2310      	movs	r3, #16
 8003f46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f4a:	e042      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a17      	ldr	r2, [pc, #92]	; (8003fb0 <UART_SetConfig+0x2dc>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d13a      	bne.n	8003fcc <UART_SetConfig+0x2f8>
 8003f56:	4b18      	ldr	r3, [pc, #96]	; (8003fb8 <UART_SetConfig+0x2e4>)
 8003f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f64:	d01a      	beq.n	8003f9c <UART_SetConfig+0x2c8>
 8003f66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f6a:	d81b      	bhi.n	8003fa4 <UART_SetConfig+0x2d0>
 8003f6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f70:	d00c      	beq.n	8003f8c <UART_SetConfig+0x2b8>
 8003f72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f76:	d815      	bhi.n	8003fa4 <UART_SetConfig+0x2d0>
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <UART_SetConfig+0x2b0>
 8003f7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f80:	d008      	beq.n	8003f94 <UART_SetConfig+0x2c0>
 8003f82:	e00f      	b.n	8003fa4 <UART_SetConfig+0x2d0>
 8003f84:	2300      	movs	r3, #0
 8003f86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f8a:	e022      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003f8c:	2302      	movs	r3, #2
 8003f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f92:	e01e      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003f94:	2304      	movs	r3, #4
 8003f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f9a:	e01a      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003f9c:	2308      	movs	r3, #8
 8003f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003fa2:	e016      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003fa4:	2310      	movs	r3, #16
 8003fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003faa:	e012      	b.n	8003fd2 <UART_SetConfig+0x2fe>
 8003fac:	cfff69f3 	.word	0xcfff69f3
 8003fb0:	40008000 	.word	0x40008000
 8003fb4:	40013800 	.word	0x40013800
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40004400 	.word	0x40004400
 8003fc0:	40004800 	.word	0x40004800
 8003fc4:	40004c00 	.word	0x40004c00
 8003fc8:	40005000 	.word	0x40005000
 8003fcc:	2310      	movs	r3, #16
 8003fce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4aae      	ldr	r2, [pc, #696]	; (8004290 <UART_SetConfig+0x5bc>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	f040 8097 	bne.w	800410c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003fde:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003fe2:	2b08      	cmp	r3, #8
 8003fe4:	d823      	bhi.n	800402e <UART_SetConfig+0x35a>
 8003fe6:	a201      	add	r2, pc, #4	; (adr r2, 8003fec <UART_SetConfig+0x318>)
 8003fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fec:	08004011 	.word	0x08004011
 8003ff0:	0800402f 	.word	0x0800402f
 8003ff4:	08004019 	.word	0x08004019
 8003ff8:	0800402f 	.word	0x0800402f
 8003ffc:	0800401f 	.word	0x0800401f
 8004000:	0800402f 	.word	0x0800402f
 8004004:	0800402f 	.word	0x0800402f
 8004008:	0800402f 	.word	0x0800402f
 800400c:	08004027 	.word	0x08004027
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004010:	f7fe fb50 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 8004014:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004016:	e010      	b.n	800403a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004018:	4b9e      	ldr	r3, [pc, #632]	; (8004294 <UART_SetConfig+0x5c0>)
 800401a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800401c:	e00d      	b.n	800403a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800401e:	f7fe fab1 	bl	8002584 <HAL_RCC_GetSysClockFreq>
 8004022:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004024:	e009      	b.n	800403a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004026:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800402a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800402c:	e005      	b.n	800403a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800402e:	2300      	movs	r3, #0
 8004030:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004038:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800403a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 8130 	beq.w	80042a2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004046:	4a94      	ldr	r2, [pc, #592]	; (8004298 <UART_SetConfig+0x5c4>)
 8004048:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800404c:	461a      	mov	r2, r3
 800404e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004050:	fbb3 f3f2 	udiv	r3, r3, r2
 8004054:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	685a      	ldr	r2, [r3, #4]
 800405a:	4613      	mov	r3, r2
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	4413      	add	r3, r2
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	429a      	cmp	r2, r3
 8004064:	d305      	bcc.n	8004072 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	429a      	cmp	r2, r3
 8004070:	d903      	bls.n	800407a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004078:	e113      	b.n	80042a2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800407a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407c:	2200      	movs	r2, #0
 800407e:	60bb      	str	r3, [r7, #8]
 8004080:	60fa      	str	r2, [r7, #12]
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004086:	4a84      	ldr	r2, [pc, #528]	; (8004298 <UART_SetConfig+0x5c4>)
 8004088:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800408c:	b29b      	uxth	r3, r3
 800408e:	2200      	movs	r2, #0
 8004090:	603b      	str	r3, [r7, #0]
 8004092:	607a      	str	r2, [r7, #4]
 8004094:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004098:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800409c:	f7fc f8ae 	bl	80001fc <__aeabi_uldivmod>
 80040a0:	4602      	mov	r2, r0
 80040a2:	460b      	mov	r3, r1
 80040a4:	4610      	mov	r0, r2
 80040a6:	4619      	mov	r1, r3
 80040a8:	f04f 0200 	mov.w	r2, #0
 80040ac:	f04f 0300 	mov.w	r3, #0
 80040b0:	020b      	lsls	r3, r1, #8
 80040b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80040b6:	0202      	lsls	r2, r0, #8
 80040b8:	6979      	ldr	r1, [r7, #20]
 80040ba:	6849      	ldr	r1, [r1, #4]
 80040bc:	0849      	lsrs	r1, r1, #1
 80040be:	2000      	movs	r0, #0
 80040c0:	460c      	mov	r4, r1
 80040c2:	4605      	mov	r5, r0
 80040c4:	eb12 0804 	adds.w	r8, r2, r4
 80040c8:	eb43 0905 	adc.w	r9, r3, r5
 80040cc:	697b      	ldr	r3, [r7, #20]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	469a      	mov	sl, r3
 80040d4:	4693      	mov	fp, r2
 80040d6:	4652      	mov	r2, sl
 80040d8:	465b      	mov	r3, fp
 80040da:	4640      	mov	r0, r8
 80040dc:	4649      	mov	r1, r9
 80040de:	f7fc f88d 	bl	80001fc <__aeabi_uldivmod>
 80040e2:	4602      	mov	r2, r0
 80040e4:	460b      	mov	r3, r1
 80040e6:	4613      	mov	r3, r2
 80040e8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040f0:	d308      	bcc.n	8004104 <UART_SetConfig+0x430>
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040f8:	d204      	bcs.n	8004104 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6a3a      	ldr	r2, [r7, #32]
 8004100:	60da      	str	r2, [r3, #12]
 8004102:	e0ce      	b.n	80042a2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800410a:	e0ca      	b.n	80042a2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	69db      	ldr	r3, [r3, #28]
 8004110:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004114:	d166      	bne.n	80041e4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004116:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800411a:	2b08      	cmp	r3, #8
 800411c:	d827      	bhi.n	800416e <UART_SetConfig+0x49a>
 800411e:	a201      	add	r2, pc, #4	; (adr r2, 8004124 <UART_SetConfig+0x450>)
 8004120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004124:	08004149 	.word	0x08004149
 8004128:	08004151 	.word	0x08004151
 800412c:	08004159 	.word	0x08004159
 8004130:	0800416f 	.word	0x0800416f
 8004134:	0800415f 	.word	0x0800415f
 8004138:	0800416f 	.word	0x0800416f
 800413c:	0800416f 	.word	0x0800416f
 8004140:	0800416f 	.word	0x0800416f
 8004144:	08004167 	.word	0x08004167
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004148:	f7fe fab4 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800414c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800414e:	e014      	b.n	800417a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004150:	f7fe fac6 	bl	80026e0 <HAL_RCC_GetPCLK2Freq>
 8004154:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004156:	e010      	b.n	800417a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004158:	4b4e      	ldr	r3, [pc, #312]	; (8004294 <UART_SetConfig+0x5c0>)
 800415a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800415c:	e00d      	b.n	800417a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800415e:	f7fe fa11 	bl	8002584 <HAL_RCC_GetSysClockFreq>
 8004162:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004164:	e009      	b.n	800417a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004166:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800416a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800416c:	e005      	b.n	800417a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800416e:	2300      	movs	r3, #0
 8004170:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004178:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800417a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417c:	2b00      	cmp	r3, #0
 800417e:	f000 8090 	beq.w	80042a2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004186:	4a44      	ldr	r2, [pc, #272]	; (8004298 <UART_SetConfig+0x5c4>)
 8004188:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800418c:	461a      	mov	r2, r3
 800418e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004190:	fbb3 f3f2 	udiv	r3, r3, r2
 8004194:	005a      	lsls	r2, r3, #1
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	085b      	lsrs	r3, r3, #1
 800419c:	441a      	add	r2, r3
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	2b0f      	cmp	r3, #15
 80041ac:	d916      	bls.n	80041dc <UART_SetConfig+0x508>
 80041ae:	6a3b      	ldr	r3, [r7, #32]
 80041b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041b4:	d212      	bcs.n	80041dc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	f023 030f 	bic.w	r3, r3, #15
 80041be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041c0:	6a3b      	ldr	r3, [r7, #32]
 80041c2:	085b      	lsrs	r3, r3, #1
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	8bfb      	ldrh	r3, [r7, #30]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	8bfa      	ldrh	r2, [r7, #30]
 80041d8:	60da      	str	r2, [r3, #12]
 80041da:	e062      	b.n	80042a2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80041e2:	e05e      	b.n	80042a2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d828      	bhi.n	800423e <UART_SetConfig+0x56a>
 80041ec:	a201      	add	r2, pc, #4	; (adr r2, 80041f4 <UART_SetConfig+0x520>)
 80041ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f2:	bf00      	nop
 80041f4:	08004219 	.word	0x08004219
 80041f8:	08004221 	.word	0x08004221
 80041fc:	08004229 	.word	0x08004229
 8004200:	0800423f 	.word	0x0800423f
 8004204:	0800422f 	.word	0x0800422f
 8004208:	0800423f 	.word	0x0800423f
 800420c:	0800423f 	.word	0x0800423f
 8004210:	0800423f 	.word	0x0800423f
 8004214:	08004237 	.word	0x08004237
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004218:	f7fe fa4c 	bl	80026b4 <HAL_RCC_GetPCLK1Freq>
 800421c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800421e:	e014      	b.n	800424a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004220:	f7fe fa5e 	bl	80026e0 <HAL_RCC_GetPCLK2Freq>
 8004224:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004226:	e010      	b.n	800424a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004228:	4b1a      	ldr	r3, [pc, #104]	; (8004294 <UART_SetConfig+0x5c0>)
 800422a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800422c:	e00d      	b.n	800424a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800422e:	f7fe f9a9 	bl	8002584 <HAL_RCC_GetSysClockFreq>
 8004232:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004234:	e009      	b.n	800424a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800423a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800423c:	e005      	b.n	800424a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004248:	bf00      	nop
    }

    if (pclk != 0U)
 800424a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424c:	2b00      	cmp	r3, #0
 800424e:	d028      	beq.n	80042a2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004254:	4a10      	ldr	r2, [pc, #64]	; (8004298 <UART_SetConfig+0x5c4>)
 8004256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800425a:	461a      	mov	r2, r3
 800425c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	085b      	lsrs	r3, r3, #1
 8004268:	441a      	add	r2, r3
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004272:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004274:	6a3b      	ldr	r3, [r7, #32]
 8004276:	2b0f      	cmp	r3, #15
 8004278:	d910      	bls.n	800429c <UART_SetConfig+0x5c8>
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004280:	d20c      	bcs.n	800429c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004282:	6a3b      	ldr	r3, [r7, #32]
 8004284:	b29a      	uxth	r2, r3
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	60da      	str	r2, [r3, #12]
 800428c:	e009      	b.n	80042a2 <UART_SetConfig+0x5ce>
 800428e:	bf00      	nop
 8004290:	40008000 	.word	0x40008000
 8004294:	00f42400 	.word	0x00f42400
 8004298:	08005f80 	.word	0x08005f80
      }
      else
      {
        ret = HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2200      	movs	r2, #0
 80042b6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	2200      	movs	r2, #0
 80042bc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80042be:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3730      	adds	r7, #48	; 0x30
 80042c6:	46bd      	mov	sp, r7
 80042c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080042cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d00a      	beq.n	80042f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fa:	f003 0302 	and.w	r3, r3, #2
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d00a      	beq.n	8004318 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d00a      	beq.n	800433a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433e:	f003 0308 	and.w	r3, r3, #8
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00a      	beq.n	800435c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	430a      	orrs	r2, r1
 800435a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004360:	f003 0310 	and.w	r3, r3, #16
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00a      	beq.n	800437e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004382:	f003 0320 	and.w	r3, r3, #32
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	430a      	orrs	r2, r1
 800439e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d01a      	beq.n	80043e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043ca:	d10a      	bne.n	80043e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	430a      	orrs	r2, r1
 80043e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	430a      	orrs	r2, r1
 8004402:	605a      	str	r2, [r3, #4]
  }
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af02      	add	r7, sp, #8
 8004416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004420:	f7fc f8d6 	bl	80005d0 <HAL_GetTick>
 8004424:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0308 	and.w	r3, r3, #8
 8004430:	2b08      	cmp	r3, #8
 8004432:	d10e      	bne.n	8004452 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004434:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004438:	9300      	str	r3, [sp, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 f82f 	bl	80044a6 <UART_WaitOnFlagUntilTimeout>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e025      	b.n	800449e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0304 	and.w	r3, r3, #4
 800445c:	2b04      	cmp	r3, #4
 800445e:	d10e      	bne.n	800447e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004460:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f819 	bl	80044a6 <UART_WaitOnFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e00f      	b.n	800449e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2220      	movs	r2, #32
 8004482:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2220      	movs	r2, #32
 800448a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b09c      	sub	sp, #112	; 0x70
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	60f8      	str	r0, [r7, #12]
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	603b      	str	r3, [r7, #0]
 80044b2:	4613      	mov	r3, r2
 80044b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044b6:	e0a9      	b.n	800460c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044be:	f000 80a5 	beq.w	800460c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c2:	f7fc f885 	bl	80005d0 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d302      	bcc.n	80044d8 <UART_WaitOnFlagUntilTimeout+0x32>
 80044d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d140      	bne.n	800455a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044e0:	e853 3f00 	ldrex	r3, [r3]
 80044e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80044e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044e8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044ec:	667b      	str	r3, [r7, #100]	; 0x64
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	461a      	mov	r2, r3
 80044f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044f8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80044fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80044fe:	e841 2300 	strex	r3, r2, [r1]
 8004502:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004504:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1e6      	bne.n	80044d8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	3308      	adds	r3, #8
 8004510:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004512:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004514:	e853 3f00 	ldrex	r3, [r3]
 8004518:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800451a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800451c:	f023 0301 	bic.w	r3, r3, #1
 8004520:	663b      	str	r3, [r7, #96]	; 0x60
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	3308      	adds	r3, #8
 8004528:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800452a:	64ba      	str	r2, [r7, #72]	; 0x48
 800452c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004530:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004532:	e841 2300 	strex	r3, r2, [r1]
 8004536:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004538:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1e5      	bne.n	800450a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2220      	movs	r2, #32
 8004542:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2220      	movs	r2, #32
 800454a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e069      	b.n	800462e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d051      	beq.n	800460c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004572:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004576:	d149      	bne.n	800460c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004580:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458a:	e853 3f00 	ldrex	r3, [r3]
 800458e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004596:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	461a      	mov	r2, r3
 800459e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045a0:	637b      	str	r3, [r7, #52]	; 0x34
 80045a2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80045a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80045a8:	e841 2300 	strex	r3, r2, [r1]
 80045ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80045ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1e6      	bne.n	8004582 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	3308      	adds	r3, #8
 80045ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	e853 3f00 	ldrex	r3, [r3]
 80045c2:	613b      	str	r3, [r7, #16]
   return(result);
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	f023 0301 	bic.w	r3, r3, #1
 80045ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	3308      	adds	r3, #8
 80045d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80045d4:	623a      	str	r2, [r7, #32]
 80045d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d8:	69f9      	ldr	r1, [r7, #28]
 80045da:	6a3a      	ldr	r2, [r7, #32]
 80045dc:	e841 2300 	strex	r3, r2, [r1]
 80045e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1e5      	bne.n	80045b4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2220      	movs	r2, #32
 80045fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e010      	b.n	800462e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	69da      	ldr	r2, [r3, #28]
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	4013      	ands	r3, r2
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	429a      	cmp	r2, r3
 800461a:	bf0c      	ite	eq
 800461c:	2301      	moveq	r3, #1
 800461e:	2300      	movne	r3, #0
 8004620:	b2db      	uxtb	r3, r3
 8004622:	461a      	mov	r2, r3
 8004624:	79fb      	ldrb	r3, [r7, #7]
 8004626:	429a      	cmp	r2, r3
 8004628:	f43f af46 	beq.w	80044b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3770      	adds	r7, #112	; 0x70
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004636:	b480      	push	{r7}
 8004638:	b085      	sub	sp, #20
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004644:	2b01      	cmp	r3, #1
 8004646:	d101      	bne.n	800464c <HAL_UARTEx_DisableFifoMode+0x16>
 8004648:	2302      	movs	r3, #2
 800464a:	e027      	b.n	800469c <HAL_UARTEx_DisableFifoMode+0x66>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2224      	movs	r2, #36	; 0x24
 8004658:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0201 	bic.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800467a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2220      	movs	r2, #32
 800468e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d101      	bne.n	80046c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80046bc:	2302      	movs	r3, #2
 80046be:	e02d      	b.n	800471c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2224      	movs	r2, #36	; 0x24
 80046cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 0201 	bic.w	r2, r2, #1
 80046e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	430a      	orrs	r2, r1
 80046fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f000 f84f 	bl	80047a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2220      	movs	r2, #32
 800470e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	3710      	adds	r7, #16
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004738:	2302      	movs	r3, #2
 800473a:	e02d      	b.n	8004798 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2224      	movs	r2, #36	; 0x24
 8004748:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 0201 	bic.w	r2, r2, #1
 8004762:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	683a      	ldr	r2, [r7, #0]
 8004774:	430a      	orrs	r2, r1
 8004776:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f811 	bl	80047a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2220      	movs	r2, #32
 800478a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d108      	bne.n	80047c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80047c0:	e031      	b.n	8004826 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80047c2:	2308      	movs	r3, #8
 80047c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80047c6:	2308      	movs	r3, #8
 80047c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	0e5b      	lsrs	r3, r3, #25
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	0f5b      	lsrs	r3, r3, #29
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	f003 0307 	and.w	r3, r3, #7
 80047e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80047ea:	7bbb      	ldrb	r3, [r7, #14]
 80047ec:	7b3a      	ldrb	r2, [r7, #12]
 80047ee:	4911      	ldr	r1, [pc, #68]	; (8004834 <UARTEx_SetNbDataToProcess+0x94>)
 80047f0:	5c8a      	ldrb	r2, [r1, r2]
 80047f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80047f6:	7b3a      	ldrb	r2, [r7, #12]
 80047f8:	490f      	ldr	r1, [pc, #60]	; (8004838 <UARTEx_SetNbDataToProcess+0x98>)
 80047fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80047fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8004800:	b29a      	uxth	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004808:	7bfb      	ldrb	r3, [r7, #15]
 800480a:	7b7a      	ldrb	r2, [r7, #13]
 800480c:	4909      	ldr	r1, [pc, #36]	; (8004834 <UARTEx_SetNbDataToProcess+0x94>)
 800480e:	5c8a      	ldrb	r2, [r1, r2]
 8004810:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004814:	7b7a      	ldrb	r2, [r7, #13]
 8004816:	4908      	ldr	r1, [pc, #32]	; (8004838 <UARTEx_SetNbDataToProcess+0x98>)
 8004818:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800481a:	fb93 f3f2 	sdiv	r3, r3, r2
 800481e:	b29a      	uxth	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004826:	bf00      	nop
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	08005f98 	.word	0x08005f98
 8004838:	08005fa0 	.word	0x08005fa0

0800483c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004844:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004848:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	2b00      	cmp	r3, #0
 8004852:	d013      	beq.n	800487c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8004854:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004858:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800485c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00b      	beq.n	800487c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8004864:	e000      	b.n	8004868 <ITM_SendChar+0x2c>
    {
      __NOP();
 8004866:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8004868:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f9      	beq.n	8004866 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8004872:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	b2d2      	uxtb	r2, r2
 800487a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800487c:	687b      	ldr	r3, [r7, #4]
}
 800487e:	4618      	mov	r0, r3
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
	...

0800488c <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Define our interrupt handlers
// Handler for button interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { // page 391 HAL driver manual
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	4603      	mov	r3, r0
 8004894:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == userButton_Pin) { // verify that only the pin we want is starting this interrupt (good coding practice)
 8004896:	88fb      	ldrh	r3, [r7, #6]
 8004898:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800489c:	d115      	bne.n	80048ca <HAL_GPIO_EXTI_Callback+0x3e>
		note_selector = (note_selector + 1)%3; // cycle through three notes
 800489e:	4b0d      	ldr	r3, [pc, #52]	; (80048d4 <HAL_GPIO_EXTI_Callback+0x48>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	1c59      	adds	r1, r3, #1
 80048a4:	4b0c      	ldr	r3, [pc, #48]	; (80048d8 <HAL_GPIO_EXTI_Callback+0x4c>)
 80048a6:	fb83 3201 	smull	r3, r2, r3, r1
 80048aa:	17cb      	asrs	r3, r1, #31
 80048ac:	1ad2      	subs	r2, r2, r3
 80048ae:	4613      	mov	r3, r2
 80048b0:	005b      	lsls	r3, r3, #1
 80048b2:	4413      	add	r3, r2
 80048b4:	1aca      	subs	r2, r1, r3
 80048b6:	4b07      	ldr	r3, [pc, #28]	; (80048d4 <HAL_GPIO_EXTI_Callback+0x48>)
 80048b8:	601a      	str	r2, [r3, #0]
		change_note = 1; // raise flag so we know to change the note
 80048ba:	4b08      	ldr	r3, [pc, #32]	; (80048dc <HAL_GPIO_EXTI_Callback+0x50>)
 80048bc:	2201      	movs	r2, #1
 80048be:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(myLed_GPIO_Port, myLed_Pin); // toggle LED as user feedback for a successful button press
 80048c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80048c4:	4806      	ldr	r0, [pc, #24]	; (80048e0 <HAL_GPIO_EXTI_Callback+0x54>)
 80048c6:	f7fd f813 	bl	80018f0 <HAL_GPIO_TogglePin>


	}
}
 80048ca:	bf00      	nop
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	20000214 	.word	0x20000214
 80048d8:	55555556 	.word	0x55555556
 80048dc:	20000a28 	.word	0x20000a28
 80048e0:	48000400 	.word	0x48000400

080048e4 <HAL_DAC_ConvCpltCallbackCh1>:
//		//note_data_index = (note_data_index + 1) % 15;
//	}
//}

// DMA
void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 80048e4:	b480      	push	{r7}
 80048e6:	b087      	sub	sp, #28
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
	if (change_note) {
 80048ec:	4b32      	ldr	r3, [pc, #200]	; (80049b8 <HAL_DAC_ConvCpltCallbackCh1+0xd4>)
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d05b      	beq.n	80049ac <HAL_DAC_ConvCpltCallbackCh1+0xc8>
		if (note_selector == 0) { // C6
 80048f4:	4b31      	ldr	r3, [pc, #196]	; (80049bc <HAL_DAC_ConvCpltCallbackCh1+0xd8>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d119      	bne.n	8004930 <HAL_DAC_ConvCpltCallbackCh1+0x4c>
			for (int i = 0; i < 924; i++) {
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	e011      	b.n	8004926 <HAL_DAC_ConvCpltCallbackCh1+0x42>
				note_data[i] = C6_data[i%C6_size];
 8004902:	4b2f      	ldr	r3, [pc, #188]	; (80049c0 <HAL_DAC_ConvCpltCallbackCh1+0xdc>)
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	fb93 f1f2 	sdiv	r1, r3, r2
 800490c:	fb01 f202 	mul.w	r2, r1, r2
 8004910:	1a9b      	subs	r3, r3, r2
 8004912:	4a2c      	ldr	r2, [pc, #176]	; (80049c4 <HAL_DAC_ConvCpltCallbackCh1+0xe0>)
 8004914:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004918:	4a2b      	ldr	r2, [pc, #172]	; (80049c8 <HAL_DAC_ConvCpltCallbackCh1+0xe4>)
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i = 0; i < 924; i++) {
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	3301      	adds	r3, #1
 8004924:	617b      	str	r3, [r7, #20]
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	f5b3 7f67 	cmp.w	r3, #924	; 0x39c
 800492c:	dbe9      	blt.n	8004902 <HAL_DAC_ConvCpltCallbackCh1+0x1e>
 800492e:	e03a      	b.n	80049a6 <HAL_DAC_ConvCpltCallbackCh1+0xc2>
			}
		} else if (note_selector == 1) { // E6
 8004930:	4b22      	ldr	r3, [pc, #136]	; (80049bc <HAL_DAC_ConvCpltCallbackCh1+0xd8>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d119      	bne.n	800496c <HAL_DAC_ConvCpltCallbackCh1+0x88>
			for (int i = 0; i < 924; i++) {
 8004938:	2300      	movs	r3, #0
 800493a:	613b      	str	r3, [r7, #16]
 800493c:	e011      	b.n	8004962 <HAL_DAC_ConvCpltCallbackCh1+0x7e>
				note_data[i] = E6_data[i%E6_size];
 800493e:	4b23      	ldr	r3, [pc, #140]	; (80049cc <HAL_DAC_ConvCpltCallbackCh1+0xe8>)
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	fb93 f1f2 	sdiv	r1, r3, r2
 8004948:	fb01 f202 	mul.w	r2, r1, r2
 800494c:	1a9b      	subs	r3, r3, r2
 800494e:	4a20      	ldr	r2, [pc, #128]	; (80049d0 <HAL_DAC_ConvCpltCallbackCh1+0xec>)
 8004950:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004954:	4a1c      	ldr	r2, [pc, #112]	; (80049c8 <HAL_DAC_ConvCpltCallbackCh1+0xe4>)
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i = 0; i < 924; i++) {
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	3301      	adds	r3, #1
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	f5b3 7f67 	cmp.w	r3, #924	; 0x39c
 8004968:	dbe9      	blt.n	800493e <HAL_DAC_ConvCpltCallbackCh1+0x5a>
 800496a:	e01c      	b.n	80049a6 <HAL_DAC_ConvCpltCallbackCh1+0xc2>
			}
		} else if (note_selector == 2) { // G6
 800496c:	4b13      	ldr	r3, [pc, #76]	; (80049bc <HAL_DAC_ConvCpltCallbackCh1+0xd8>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2b02      	cmp	r3, #2
 8004972:	d118      	bne.n	80049a6 <HAL_DAC_ConvCpltCallbackCh1+0xc2>
			for (int i = 0; i < 924; i++) {
 8004974:	2300      	movs	r3, #0
 8004976:	60fb      	str	r3, [r7, #12]
 8004978:	e011      	b.n	800499e <HAL_DAC_ConvCpltCallbackCh1+0xba>
				note_data[i] = G6_data[i%G6_size];
 800497a:	4b16      	ldr	r3, [pc, #88]	; (80049d4 <HAL_DAC_ConvCpltCallbackCh1+0xf0>)
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	fb93 f1f2 	sdiv	r1, r3, r2
 8004984:	fb01 f202 	mul.w	r2, r1, r2
 8004988:	1a9b      	subs	r3, r3, r2
 800498a:	4a13      	ldr	r2, [pc, #76]	; (80049d8 <HAL_DAC_ConvCpltCallbackCh1+0xf4>)
 800498c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004990:	4a0d      	ldr	r2, [pc, #52]	; (80049c8 <HAL_DAC_ConvCpltCallbackCh1+0xe4>)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i = 0; i < 924; i++) {
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	3301      	adds	r3, #1
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f5b3 7f67 	cmp.w	r3, #924	; 0x39c
 80049a4:	dbe9      	blt.n	800497a <HAL_DAC_ConvCpltCallbackCh1+0x96>
			}
		}
		change_note = 0; // reset this flag so we know we don't need to change the note
 80049a6:	4b04      	ldr	r3, [pc, #16]	; (80049b8 <HAL_DAC_ConvCpltCallbackCh1+0xd4>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	701a      	strb	r2, [r3, #0]
	}
}
 80049ac:	bf00      	nop
 80049ae:	371c      	adds	r7, #28
 80049b0:	46bd      	mov	sp, r7
 80049b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b6:	4770      	bx	lr
 80049b8:	20000a28 	.word	0x20000a28
 80049bc:	20000214 	.word	0x20000214
 80049c0:	20000008 	.word	0x20000008
 80049c4:	20000954 	.word	0x20000954
 80049c8:	20000218 	.word	0x20000218
 80049cc:	2000000c 	.word	0x2000000c
 80049d0:	200009ac 	.word	0x200009ac
 80049d4:	20000010 	.word	0x20000010
 80049d8:	200009f0 	.word	0x200009f0

080049dc <_write>:

// for printf
int _write(int file, char *ptr, int len) {
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80049e8:	2300      	movs	r3, #0
 80049ea:	617b      	str	r3, [r7, #20]
 80049ec:	e009      	b.n	8004a02 <_write+0x26>
		ITM_SendChar(*ptr++);
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	60ba      	str	r2, [r7, #8]
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7ff ff20 	bl	800483c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	3301      	adds	r3, #1
 8004a00:	617b      	str	r3, [r7, #20]
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	dbf1      	blt.n	80049ee <_write+0x12>
	}
	return len;
 8004a0a:	687b      	ldr	r3, [r7, #4]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	note_selector = 0; // [0, 2] to indicate if the note that should be played is C6 E6 or G6 respectively
 8004a1a:	4b75      	ldr	r3, [pc, #468]	; (8004bf0 <main+0x1dc>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	601a      	str	r2, [r3, #0]
	note_data_index = 0; // index of above array to indicate which piece of data we are on
 8004a20:	4b74      	ldr	r3, [pc, #464]	; (8004bf4 <main+0x1e0>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	601a      	str	r2, [r3, #0]


	sine_wave_index = 0; //[0, 43] 44.1 kHz sample rate, 1kHz desired sine wave, so one period every 44 samples
 8004a26:	4b74      	ldr	r3, [pc, #464]	; (8004bf8 <main+0x1e4>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004a2c:	f7fb fd68 	bl	8000500 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004a30:	f000 f8fe 	bl	8004c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004a34:	f000 fa54 	bl	8004ee0 <MX_GPIO_Init>
  MX_DMA_Init();
 8004a38:	f000 fa28 	bl	8004e8c <MX_DMA_Init>
  MX_DAC1_Init();
 8004a3c:	f000 f94a 	bl	8004cd4 <MX_DAC1_Init>
  MX_TIM2_Init();
 8004a40:	f000 f98a 	bl	8004d58 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8004a44:	f000 f9d6 	bl	8004df4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize DAC
  HAL_DACEx_SelfCalibrate(&hdac1, &sConfigGlobal, DAC1_CHANNEL_1);
 8004a48:	2200      	movs	r2, #0
 8004a4a:	496c      	ldr	r1, [pc, #432]	; (8004bfc <main+0x1e8>)
 8004a4c:	486c      	ldr	r0, [pc, #432]	; (8004c00 <main+0x1ec>)
 8004a4e:	f7fc f9e9 	bl	8000e24 <HAL_DACEx_SelfCalibrate>
  HAL_DACEx_SelfCalibrate(&hdac1, &sConfigGlobal, DAC1_CHANNEL_2);//from part 1
 8004a52:	2210      	movs	r2, #16
 8004a54:	4969      	ldr	r1, [pc, #420]	; (8004bfc <main+0x1e8>)
 8004a56:	486a      	ldr	r0, [pc, #424]	; (8004c00 <main+0x1ec>)
 8004a58:	f7fc f9e4 	bl	8000e24 <HAL_DACEx_SelfCalibrate>


  // Start DAC and timer
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	4868      	ldr	r0, [pc, #416]	; (8004c00 <main+0x1ec>)
 8004a60:	f7fb ff19 	bl	8000896 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);//from part 1
 8004a64:	2110      	movs	r1, #16
 8004a66:	4866      	ldr	r0, [pc, #408]	; (8004c00 <main+0x1ec>)
 8004a68:	f7fb ff15 	bl	8000896 <HAL_DAC_Start>
  HAL_TIM_Base_Start_IT(&htim2); //Start the timer in interrupt mode
 8004a6c:	4865      	ldr	r0, [pc, #404]	; (8004c04 <main+0x1f0>)
 8004a6e:	f7fe fc7d 	bl	800336c <HAL_TIM_Base_Start_IT>
//  printf("Sine array made.\n");



  // make notes
  for (int i = 0; i < C6_size; i++) {
 8004a72:	2300      	movs	r3, #0
 8004a74:	60fb      	str	r3, [r7, #12]
 8004a76:	e02a      	b.n	8004ace <main+0xba>
	  C6_data[i] = (arm_sin_f32(2*PI*i/C6_size)+1)*(1365); //1365 multiplier as 4095 max output, max sine output of 2, scale down to 2/3 to reduce distortion (4095/2)*(2/3)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	ee07 3a90 	vmov	s15, r3
 8004a7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a82:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8004c08 <main+0x1f4>
 8004a86:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004a8a:	4b60      	ldr	r3, [pc, #384]	; (8004c0c <main+0x1f8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	ee07 3a90 	vmov	s15, r3
 8004a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a96:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004a9a:	eeb0 0a66 	vmov.f32	s0, s13
 8004a9e:	f000 fce7 	bl	8005470 <arm_sin_f32>
 8004aa2:	eef0 7a40 	vmov.f32	s15, s0
 8004aa6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004aaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004aae:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8004c10 <main+0x1fc>
 8004ab2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aba:	ee17 3a90 	vmov	r3, s15
 8004abe:	b299      	uxth	r1, r3
 8004ac0:	4a54      	ldr	r2, [pc, #336]	; (8004c14 <main+0x200>)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < C6_size; i++) {
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	3301      	adds	r3, #1
 8004acc:	60fb      	str	r3, [r7, #12]
 8004ace:	4b4f      	ldr	r3, [pc, #316]	; (8004c0c <main+0x1f8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	dbcf      	blt.n	8004a78 <main+0x64>
  }
  for (int i = 0; i < E6_size; i++) {
 8004ad8:	2300      	movs	r3, #0
 8004ada:	60bb      	str	r3, [r7, #8]
 8004adc:	e02a      	b.n	8004b34 <main+0x120>
  	  E6_data[i] = (arm_sin_f32(2*PI*i/E6_size)+1)*(1365); //1365 multiplier as 4095 max output, max sine output of 2, scale down to 2/3 to reduce distortion (4095/2)*(2/3)
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	ee07 3a90 	vmov	s15, r3
 8004ae4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ae8:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8004c08 <main+0x1f4>
 8004aec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004af0:	4b49      	ldr	r3, [pc, #292]	; (8004c18 <main+0x204>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	ee07 3a90 	vmov	s15, r3
 8004af8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004afc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004b00:	eeb0 0a66 	vmov.f32	s0, s13
 8004b04:	f000 fcb4 	bl	8005470 <arm_sin_f32>
 8004b08:	eef0 7a40 	vmov.f32	s15, s0
 8004b0c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004b10:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b14:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8004c10 <main+0x1fc>
 8004b18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b20:	ee17 3a90 	vmov	r3, s15
 8004b24:	b299      	uxth	r1, r3
 8004b26:	4a3d      	ldr	r2, [pc, #244]	; (8004c1c <main+0x208>)
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < E6_size; i++) {
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	3301      	adds	r3, #1
 8004b32:	60bb      	str	r3, [r7, #8]
 8004b34:	4b38      	ldr	r3, [pc, #224]	; (8004c18 <main+0x204>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	dbcf      	blt.n	8004ade <main+0xca>
  }
  for (int i = 0; i < G6_size; i++) {
 8004b3e:	2300      	movs	r3, #0
 8004b40:	607b      	str	r3, [r7, #4]
 8004b42:	e02a      	b.n	8004b9a <main+0x186>
  	  G6_data[i] = (arm_sin_f32(2*PI*i/G6_size)+1)*(1365); //1365 multiplier as 4095 max output, max sine output of 2, scale down to 2/3 to reduce distortion (4095/2)*(2/3)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	ee07 3a90 	vmov	s15, r3
 8004b4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b4e:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8004c08 <main+0x1f4>
 8004b52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b56:	4b32      	ldr	r3, [pc, #200]	; (8004c20 <main+0x20c>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	ee07 3a90 	vmov	s15, r3
 8004b5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b62:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004b66:	eeb0 0a66 	vmov.f32	s0, s13
 8004b6a:	f000 fc81 	bl	8005470 <arm_sin_f32>
 8004b6e:	eef0 7a40 	vmov.f32	s15, s0
 8004b72:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004b76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b7a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8004c10 <main+0x1fc>
 8004b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b86:	ee17 3a90 	vmov	r3, s15
 8004b8a:	b299      	uxth	r1, r3
 8004b8c:	4a25      	ldr	r2, [pc, #148]	; (8004c24 <main+0x210>)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < G6_size; i++) {
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	3301      	adds	r3, #1
 8004b98:	607b      	str	r3, [r7, #4]
 8004b9a:	4b21      	ldr	r3, [pc, #132]	; (8004c20 <main+0x20c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	dbcf      	blt.n	8004b44 <main+0x130>




  // Start DMa
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_2, (uint32_t*)note_data, (uint32_t) 924, DAC_ALIGN_12B_R);
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	f44f 7367 	mov.w	r3, #924	; 0x39c
 8004bac:	4a1e      	ldr	r2, [pc, #120]	; (8004c28 <main+0x214>)
 8004bae:	2110      	movs	r1, #16
 8004bb0:	4813      	ldr	r0, [pc, #76]	; (8004c00 <main+0x1ec>)
 8004bb2:	f7fb fec3 	bl	800093c <HAL_DAC_Start_DMA>
  // initialize note_data for C6 to start
  for (int i = 0; i < 924; i++) {
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	603b      	str	r3, [r7, #0]
 8004bba:	e011      	b.n	8004be0 <main+0x1cc>
	  note_data[i] = C6_data[i%C6_size];
 8004bbc:	4b13      	ldr	r3, [pc, #76]	; (8004c0c <main+0x1f8>)
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	fb93 f1f2 	sdiv	r1, r3, r2
 8004bc6:	fb01 f202 	mul.w	r2, r1, r2
 8004bca:	1a9b      	subs	r3, r3, r2
 8004bcc:	4a11      	ldr	r2, [pc, #68]	; (8004c14 <main+0x200>)
 8004bce:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004bd2:	4a15      	ldr	r2, [pc, #84]	; (8004c28 <main+0x214>)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i = 0; i < 924; i++) {
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	603b      	str	r3, [r7, #0]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	f5b3 7f67 	cmp.w	r3, #924	; 0x39c
 8004be6:	dbe9      	blt.n	8004bbc <main+0x1a8>
  }


  printf("DMA started\n");
 8004be8:	4810      	ldr	r0, [pc, #64]	; (8004c2c <main+0x218>)
 8004bea:	f000 fd27 	bl	800563c <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004bee:	e7fe      	b.n	8004bee <main+0x1da>
 8004bf0:	20000214 	.word	0x20000214
 8004bf4:	20000950 	.word	0x20000950
 8004bf8:	20000a2c 	.word	0x20000a2c
 8004bfc:	200001ec 	.word	0x200001ec
 8004c00:	2000009c 	.word	0x2000009c
 8004c04:	20000110 	.word	0x20000110
 8004c08:	40c90fdb 	.word	0x40c90fdb
 8004c0c:	20000008 	.word	0x20000008
 8004c10:	44aaa000 	.word	0x44aaa000
 8004c14:	20000954 	.word	0x20000954
 8004c18:	2000000c 	.word	0x2000000c
 8004c1c:	200009ac 	.word	0x200009ac
 8004c20:	20000010 	.word	0x20000010
 8004c24:	200009f0 	.word	0x200009f0
 8004c28:	20000218 	.word	0x20000218
 8004c2c:	08005f74 	.word	0x08005f74

08004c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b096      	sub	sp, #88	; 0x58
 8004c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c36:	f107 0314 	add.w	r3, r7, #20
 8004c3a:	2244      	movs	r2, #68	; 0x44
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f000 fc86 	bl	8005550 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c44:	463b      	mov	r3, r7
 8004c46:	2200      	movs	r2, #0
 8004c48:	601a      	str	r2, [r3, #0]
 8004c4a:	605a      	str	r2, [r3, #4]
 8004c4c:	609a      	str	r2, [r3, #8]
 8004c4e:	60da      	str	r2, [r3, #12]
 8004c50:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8004c52:	2000      	movs	r0, #0
 8004c54:	f7fc fe9e 	bl	8001994 <HAL_PWREx_ControlVoltageScaling>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8004c5e:	f000 f9c1 	bl	8004fe4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8004c62:	2310      	movs	r3, #16
 8004c64:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004c66:	2301      	movs	r3, #1
 8004c68:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8004c6e:	2360      	movs	r3, #96	; 0x60
 8004c70:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c72:	2302      	movs	r3, #2
 8004c74:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8004c76:	2301      	movs	r3, #1
 8004c78:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8004c7e:	233c      	movs	r3, #60	; 0x3c
 8004c80:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004c82:	2302      	movs	r3, #2
 8004c84:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004c86:	2302      	movs	r3, #2
 8004c88:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c8e:	f107 0314 	add.w	r3, r7, #20
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7fc ff22 	bl	8001adc <HAL_RCC_OscConfig>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8004c9e:	f000 f9a1 	bl	8004fe4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004ca2:	230f      	movs	r3, #15
 8004ca4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004caa:	2300      	movs	r3, #0
 8004cac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004cb6:	463b      	mov	r3, r7
 8004cb8:	2105      	movs	r1, #5
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7fd fb28 	bl	8002310 <HAL_RCC_ClockConfig>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d001      	beq.n	8004cca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004cc6:	f000 f98d 	bl	8004fe4 <Error_Handler>
  }
}
 8004cca:	bf00      	nop
 8004ccc:	3758      	adds	r7, #88	; 0x58
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
	...

08004cd4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b08a      	sub	sp, #40	; 0x28
 8004cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8004cda:	463b      	mov	r3, r7
 8004cdc:	2228      	movs	r2, #40	; 0x28
 8004cde:	2100      	movs	r1, #0
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f000 fc35 	bl	8005550 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8004ce6:	4b1a      	ldr	r3, [pc, #104]	; (8004d50 <MX_DAC1_Init+0x7c>)
 8004ce8:	4a1a      	ldr	r2, [pc, #104]	; (8004d54 <MX_DAC1_Init+0x80>)
 8004cea:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8004cec:	4818      	ldr	r0, [pc, #96]	; (8004d50 <MX_DAC1_Init+0x7c>)
 8004cee:	f7fb fdb0 	bl	8000852 <HAL_DAC_Init>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d001      	beq.n	8004cfc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8004cf8:	f000 f974 	bl	8004fe4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8004d00:	230a      	movs	r3, #10
 8004d02:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004d04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d08:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8004d12:	2300      	movs	r3, #0
 8004d14:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8004d16:	463b      	mov	r3, r7
 8004d18:	2200      	movs	r2, #0
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	480c      	ldr	r0, [pc, #48]	; (8004d50 <MX_DAC1_Init+0x7c>)
 8004d1e:	f7fb feed 	bl	8000afc <HAL_DAC_ConfigChannel>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d001      	beq.n	8004d2c <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8004d28:	f000 f95c 	bl	8004fe4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8004d30:	463b      	mov	r3, r7
 8004d32:	2210      	movs	r2, #16
 8004d34:	4619      	mov	r1, r3
 8004d36:	4806      	ldr	r0, [pc, #24]	; (8004d50 <MX_DAC1_Init+0x7c>)
 8004d38:	f7fb fee0 	bl	8000afc <HAL_DAC_ConfigChannel>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 8004d42:	f000 f94f 	bl	8004fe4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8004d46:	bf00      	nop
 8004d48:	3728      	adds	r7, #40	; 0x28
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	2000009c 	.word	0x2000009c
 8004d54:	40007400 	.word	0x40007400

08004d58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b088      	sub	sp, #32
 8004d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d5e:	f107 0310 	add.w	r3, r7, #16
 8004d62:	2200      	movs	r2, #0
 8004d64:	601a      	str	r2, [r3, #0]
 8004d66:	605a      	str	r2, [r3, #4]
 8004d68:	609a      	str	r2, [r3, #8]
 8004d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d6c:	1d3b      	adds	r3, r7, #4
 8004d6e:	2200      	movs	r2, #0
 8004d70:	601a      	str	r2, [r3, #0]
 8004d72:	605a      	str	r2, [r3, #4]
 8004d74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004d76:	4b1e      	ldr	r3, [pc, #120]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004d78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d7c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004d7e:	4b1c      	ldr	r3, [pc, #112]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d84:	4b1a      	ldr	r3, [pc, #104]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1814;
 8004d8a:	4b19      	ldr	r3, [pc, #100]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004d8c:	f240 7216 	movw	r2, #1814	; 0x716
 8004d90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d92:	4b17      	ldr	r3, [pc, #92]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d98:	4b15      	ldr	r3, [pc, #84]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004d9e:	4814      	ldr	r0, [pc, #80]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004da0:	f7fe fa8c 	bl	80032bc <HAL_TIM_Base_Init>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d001      	beq.n	8004dae <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8004daa:	f000 f91b 	bl	8004fe4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004dae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004db2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004db4:	f107 0310 	add.w	r3, r7, #16
 8004db8:	4619      	mov	r1, r3
 8004dba:	480d      	ldr	r0, [pc, #52]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004dbc:	f7fe fc65 	bl	800368a <HAL_TIM_ConfigClockSource>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d001      	beq.n	8004dca <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8004dc6:	f000 f90d 	bl	8004fe4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004dca:	2320      	movs	r3, #32
 8004dcc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004dd2:	1d3b      	adds	r3, r7, #4
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	4806      	ldr	r0, [pc, #24]	; (8004df0 <MX_TIM2_Init+0x98>)
 8004dd8:	f7fe fe86 	bl	8003ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8004de2:	f000 f8ff 	bl	8004fe4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004de6:	bf00      	nop
 8004de8:	3720      	adds	r7, #32
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	20000110 	.word	0x20000110

08004df4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004df8:	4b22      	ldr	r3, [pc, #136]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004dfa:	4a23      	ldr	r2, [pc, #140]	; (8004e88 <MX_USART2_UART_Init+0x94>)
 8004dfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004dfe:	4b21      	ldr	r3, [pc, #132]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004e04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004e06:	4b1f      	ldr	r3, [pc, #124]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e08:	2200      	movs	r2, #0
 8004e0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004e0c:	4b1d      	ldr	r3, [pc, #116]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e0e:	2200      	movs	r2, #0
 8004e10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004e12:	4b1c      	ldr	r3, [pc, #112]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e14:	2200      	movs	r2, #0
 8004e16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004e18:	4b1a      	ldr	r3, [pc, #104]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e1a:	220c      	movs	r2, #12
 8004e1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e1e:	4b19      	ldr	r3, [pc, #100]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e24:	4b17      	ldr	r3, [pc, #92]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e2a:	4b16      	ldr	r3, [pc, #88]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004e30:	4b14      	ldr	r3, [pc, #80]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e36:	4b13      	ldr	r3, [pc, #76]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004e3c:	4811      	ldr	r0, [pc, #68]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e3e:	f7fe fef9 	bl	8003c34 <HAL_UART_Init>
 8004e42:	4603      	mov	r3, r0
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d001      	beq.n	8004e4c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004e48:	f000 f8cc 	bl	8004fe4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	480d      	ldr	r0, [pc, #52]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e50:	f7ff fc2a 	bl	80046a8 <HAL_UARTEx_SetTxFifoThreshold>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d001      	beq.n	8004e5e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004e5a:	f000 f8c3 	bl	8004fe4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004e5e:	2100      	movs	r1, #0
 8004e60:	4808      	ldr	r0, [pc, #32]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e62:	f7ff fc5f 	bl	8004724 <HAL_UARTEx_SetRxFifoThreshold>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004e6c:	f000 f8ba 	bl	8004fe4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004e70:	4804      	ldr	r0, [pc, #16]	; (8004e84 <MX_USART2_UART_Init+0x90>)
 8004e72:	f7ff fbe0 	bl	8004636 <HAL_UARTEx_DisableFifoMode>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004e7c:	f000 f8b2 	bl	8004fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004e80:	bf00      	nop
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	2000015c 	.word	0x2000015c
 8004e88:	40004400 	.word	0x40004400

08004e8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b082      	sub	sp, #8
 8004e90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8004e92:	4b12      	ldr	r3, [pc, #72]	; (8004edc <MX_DMA_Init+0x50>)
 8004e94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e96:	4a11      	ldr	r2, [pc, #68]	; (8004edc <MX_DMA_Init+0x50>)
 8004e98:	f043 0304 	orr.w	r3, r3, #4
 8004e9c:	6493      	str	r3, [r2, #72]	; 0x48
 8004e9e:	4b0f      	ldr	r3, [pc, #60]	; (8004edc <MX_DMA_Init+0x50>)
 8004ea0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ea2:	f003 0304 	and.w	r3, r3, #4
 8004ea6:	607b      	str	r3, [r7, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004eaa:	4b0c      	ldr	r3, [pc, #48]	; (8004edc <MX_DMA_Init+0x50>)
 8004eac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004eae:	4a0b      	ldr	r2, [pc, #44]	; (8004edc <MX_DMA_Init+0x50>)
 8004eb0:	f043 0301 	orr.w	r3, r3, #1
 8004eb4:	6493      	str	r3, [r2, #72]	; 0x48
 8004eb6:	4b09      	ldr	r3, [pc, #36]	; (8004edc <MX_DMA_Init+0x50>)
 8004eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	603b      	str	r3, [r7, #0]
 8004ec0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	200c      	movs	r0, #12
 8004ec8:	f7fb fc8d 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004ecc:	200c      	movs	r0, #12
 8004ece:	f7fb fca6 	bl	800081e <HAL_NVIC_EnableIRQ>

}
 8004ed2:	bf00      	nop
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40021000 	.word	0x40021000

08004ee0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b08a      	sub	sp, #40	; 0x28
 8004ee4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ee6:	f107 0314 	add.w	r3, r7, #20
 8004eea:	2200      	movs	r2, #0
 8004eec:	601a      	str	r2, [r3, #0]
 8004eee:	605a      	str	r2, [r3, #4]
 8004ef0:	609a      	str	r2, [r3, #8]
 8004ef2:	60da      	str	r2, [r3, #12]
 8004ef4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ef6:	4b38      	ldr	r3, [pc, #224]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004ef8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004efa:	4a37      	ldr	r2, [pc, #220]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004efc:	f043 0304 	orr.w	r3, r3, #4
 8004f00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f02:	4b35      	ldr	r3, [pc, #212]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f06:	f003 0304 	and.w	r3, r3, #4
 8004f0a:	613b      	str	r3, [r7, #16]
 8004f0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f0e:	4b32      	ldr	r3, [pc, #200]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f12:	4a31      	ldr	r2, [pc, #196]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f14:	f043 0301 	orr.w	r3, r3, #1
 8004f18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f1a:	4b2f      	ldr	r3, [pc, #188]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f26:	4b2c      	ldr	r3, [pc, #176]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f2a:	4a2b      	ldr	r2, [pc, #172]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f2c:	f043 0302 	orr.w	r3, r3, #2
 8004f30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f32:	4b29      	ldr	r3, [pc, #164]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	60bb      	str	r3, [r7, #8]
 8004f3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004f3e:	4b26      	ldr	r3, [pc, #152]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f42:	4a25      	ldr	r2, [pc, #148]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f44:	f043 0308 	orr.w	r3, r3, #8
 8004f48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f4a:	4b23      	ldr	r3, [pc, #140]	; (8004fd8 <MX_GPIO_Init+0xf8>)
 8004f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f4e:	f003 0308 	and.w	r3, r3, #8
 8004f52:	607b      	str	r3, [r7, #4]
 8004f54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(myLed_GPIO_Port, myLed_Pin, GPIO_PIN_RESET);
 8004f56:	2200      	movs	r2, #0
 8004f58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004f5c:	481f      	ldr	r0, [pc, #124]	; (8004fdc <MX_GPIO_Init+0xfc>)
 8004f5e:	f7fc fcaf 	bl	80018c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : userButton_Pin */
  GPIO_InitStruct.Pin = userButton_Pin;
 8004f62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004f68:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(userButton_GPIO_Port, &GPIO_InitStruct);
 8004f72:	f107 0314 	add.w	r3, r7, #20
 8004f76:	4619      	mov	r1, r3
 8004f78:	4819      	ldr	r0, [pc, #100]	; (8004fe0 <MX_GPIO_Init+0x100>)
 8004f7a:	f7fc fb0f 	bl	800159c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004f7e:	230c      	movs	r3, #12
 8004f80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f82:	2302      	movs	r3, #2
 8004f84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f86:	2300      	movs	r3, #0
 8004f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004f8e:	2308      	movs	r3, #8
 8004f90:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f92:	f107 0314 	add.w	r3, r7, #20
 8004f96:	4619      	mov	r1, r3
 8004f98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f9c:	f7fc fafe 	bl	800159c <HAL_GPIO_Init>

  /*Configure GPIO pin : myLed_Pin */
  GPIO_InitStruct.Pin = myLed_Pin;
 8004fa0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004fa4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004faa:	2300      	movs	r3, #0
 8004fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(myLed_GPIO_Port, &GPIO_InitStruct);
 8004fb2:	f107 0314 	add.w	r3, r7, #20
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	4808      	ldr	r0, [pc, #32]	; (8004fdc <MX_GPIO_Init+0xfc>)
 8004fba:	f7fc faef 	bl	800159c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	2100      	movs	r1, #0
 8004fc2:	2028      	movs	r0, #40	; 0x28
 8004fc4:	f7fb fc0f 	bl	80007e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004fc8:	2028      	movs	r0, #40	; 0x28
 8004fca:	f7fb fc28 	bl	800081e <HAL_NVIC_EnableIRQ>

}
 8004fce:	bf00      	nop
 8004fd0:	3728      	adds	r7, #40	; 0x28
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	48000400 	.word	0x48000400
 8004fe0:	48000800 	.word	0x48000800

08004fe4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004fe8:	b672      	cpsid	i
}
 8004fea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004fec:	e7fe      	b.n	8004fec <Error_Handler+0x8>
	...

08004ff0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ff6:	4b0f      	ldr	r3, [pc, #60]	; (8005034 <HAL_MspInit+0x44>)
 8004ff8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ffa:	4a0e      	ldr	r2, [pc, #56]	; (8005034 <HAL_MspInit+0x44>)
 8004ffc:	f043 0301 	orr.w	r3, r3, #1
 8005000:	6613      	str	r3, [r2, #96]	; 0x60
 8005002:	4b0c      	ldr	r3, [pc, #48]	; (8005034 <HAL_MspInit+0x44>)
 8005004:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	607b      	str	r3, [r7, #4]
 800500c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800500e:	4b09      	ldr	r3, [pc, #36]	; (8005034 <HAL_MspInit+0x44>)
 8005010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005012:	4a08      	ldr	r2, [pc, #32]	; (8005034 <HAL_MspInit+0x44>)
 8005014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005018:	6593      	str	r3, [r2, #88]	; 0x58
 800501a:	4b06      	ldr	r3, [pc, #24]	; (8005034 <HAL_MspInit+0x44>)
 800501c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800501e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005026:	bf00      	nop
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	40021000 	.word	0x40021000

08005038 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b08a      	sub	sp, #40	; 0x28
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005040:	f107 0314 	add.w	r3, r7, #20
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]
 8005048:	605a      	str	r2, [r3, #4]
 800504a:	609a      	str	r2, [r3, #8]
 800504c:	60da      	str	r2, [r3, #12]
 800504e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a2b      	ldr	r2, [pc, #172]	; (8005104 <HAL_DAC_MspInit+0xcc>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d14f      	bne.n	80050fa <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800505a:	4b2b      	ldr	r3, [pc, #172]	; (8005108 <HAL_DAC_MspInit+0xd0>)
 800505c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800505e:	4a2a      	ldr	r2, [pc, #168]	; (8005108 <HAL_DAC_MspInit+0xd0>)
 8005060:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005064:	6593      	str	r3, [r2, #88]	; 0x58
 8005066:	4b28      	ldr	r3, [pc, #160]	; (8005108 <HAL_DAC_MspInit+0xd0>)
 8005068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800506a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800506e:	613b      	str	r3, [r7, #16]
 8005070:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005072:	4b25      	ldr	r3, [pc, #148]	; (8005108 <HAL_DAC_MspInit+0xd0>)
 8005074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005076:	4a24      	ldr	r2, [pc, #144]	; (8005108 <HAL_DAC_MspInit+0xd0>)
 8005078:	f043 0301 	orr.w	r3, r3, #1
 800507c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800507e:	4b22      	ldr	r3, [pc, #136]	; (8005108 <HAL_DAC_MspInit+0xd0>)
 8005080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	60fb      	str	r3, [r7, #12]
 8005088:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800508a:	2330      	movs	r3, #48	; 0x30
 800508c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800508e:	2303      	movs	r3, #3
 8005090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005092:	2300      	movs	r3, #0
 8005094:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005096:	f107 0314 	add.w	r3, r7, #20
 800509a:	4619      	mov	r1, r3
 800509c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80050a0:	f7fc fa7c 	bl	800159c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Channel2;
 80050a4:	4b19      	ldr	r3, [pc, #100]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050a6:	4a1a      	ldr	r2, [pc, #104]	; (8005110 <HAL_DAC_MspInit+0xd8>)
 80050a8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC1_CH2;
 80050aa:	4b18      	ldr	r3, [pc, #96]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050ac:	2207      	movs	r2, #7
 80050ae:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80050b0:	4b16      	ldr	r3, [pc, #88]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050b2:	2210      	movs	r2, #16
 80050b4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80050b6:	4b15      	ldr	r3, [pc, #84]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80050bc:	4b13      	ldr	r3, [pc, #76]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050be:	2280      	movs	r2, #128	; 0x80
 80050c0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80050c2:	4b12      	ldr	r3, [pc, #72]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050c8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80050ca:	4b10      	ldr	r3, [pc, #64]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050d0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 80050d2:	4b0e      	ldr	r3, [pc, #56]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050d4:	2220      	movs	r2, #32
 80050d6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80050d8:	4b0c      	ldr	r3, [pc, #48]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050da:	2200      	movs	r2, #0
 80050dc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 80050de:	480b      	ldr	r0, [pc, #44]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050e0:	f7fb ffea 	bl	80010b8 <HAL_DMA_Init>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80050ea:	f7ff ff7b 	bl	8004fe4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a06      	ldr	r2, [pc, #24]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050f2:	60da      	str	r2, [r3, #12]
 80050f4:	4a05      	ldr	r2, [pc, #20]	; (800510c <HAL_DAC_MspInit+0xd4>)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80050fa:	bf00      	nop
 80050fc:	3728      	adds	r7, #40	; 0x28
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	40007400 	.word	0x40007400
 8005108:	40021000 	.word	0x40021000
 800510c:	200000b0 	.word	0x200000b0
 8005110:	4002001c 	.word	0x4002001c

08005114 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005124:	d113      	bne.n	800514e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005126:	4b0c      	ldr	r3, [pc, #48]	; (8005158 <HAL_TIM_Base_MspInit+0x44>)
 8005128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800512a:	4a0b      	ldr	r2, [pc, #44]	; (8005158 <HAL_TIM_Base_MspInit+0x44>)
 800512c:	f043 0301 	orr.w	r3, r3, #1
 8005130:	6593      	str	r3, [r2, #88]	; 0x58
 8005132:	4b09      	ldr	r3, [pc, #36]	; (8005158 <HAL_TIM_Base_MspInit+0x44>)
 8005134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	60fb      	str	r3, [r7, #12]
 800513c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800513e:	2200      	movs	r2, #0
 8005140:	2100      	movs	r1, #0
 8005142:	201c      	movs	r0, #28
 8005144:	f7fb fb4f 	bl	80007e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005148:	201c      	movs	r0, #28
 800514a:	f7fb fb68 	bl	800081e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800514e:	bf00      	nop
 8005150:	3710      	adds	r7, #16
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	40021000 	.word	0x40021000

0800515c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b0b0      	sub	sp, #192	; 0xc0
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005164:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005168:	2200      	movs	r2, #0
 800516a:	601a      	str	r2, [r3, #0]
 800516c:	605a      	str	r2, [r3, #4]
 800516e:	609a      	str	r2, [r3, #8]
 8005170:	60da      	str	r2, [r3, #12]
 8005172:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005174:	f107 0318 	add.w	r3, r7, #24
 8005178:	2294      	movs	r2, #148	; 0x94
 800517a:	2100      	movs	r1, #0
 800517c:	4618      	mov	r0, r3
 800517e:	f000 f9e7 	bl	8005550 <memset>
  if(huart->Instance==USART2)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a32      	ldr	r2, [pc, #200]	; (8005250 <HAL_UART_MspInit+0xf4>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d15d      	bne.n	8005248 <HAL_UART_MspInit+0xec>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800518c:	2302      	movs	r3, #2
 800518e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005190:	2300      	movs	r3, #0
 8005192:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005194:	f107 0318 	add.w	r3, r7, #24
 8005198:	4618      	mov	r0, r3
 800519a:	f7fd fb77 	bl	800288c <HAL_RCCEx_PeriphCLKConfig>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80051a4:	f7ff ff1e 	bl	8004fe4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80051a8:	4b2a      	ldr	r3, [pc, #168]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ac:	4a29      	ldr	r2, [pc, #164]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051b2:	6593      	str	r3, [r2, #88]	; 0x58
 80051b4:	4b27      	ldr	r3, [pc, #156]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051bc:	617b      	str	r3, [r7, #20]
 80051be:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051c0:	4b24      	ldr	r3, [pc, #144]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051c4:	4a23      	ldr	r2, [pc, #140]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051c6:	f043 0301 	orr.w	r3, r3, #1
 80051ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80051cc:	4b21      	ldr	r3, [pc, #132]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051d0:	f003 0301 	and.w	r3, r3, #1
 80051d4:	613b      	str	r3, [r7, #16]
 80051d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80051d8:	4b1e      	ldr	r3, [pc, #120]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051dc:	4a1d      	ldr	r2, [pc, #116]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051de:	f043 0308 	orr.w	r3, r3, #8
 80051e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80051e4:	4b1b      	ldr	r3, [pc, #108]	; (8005254 <HAL_UART_MspInit+0xf8>)
 80051e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051e8:	f003 0308 	and.w	r3, r3, #8
 80051ec:	60fb      	str	r3, [r7, #12]
 80051ee:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA15 (JTDI)     ------> USART2_RX
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80051f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051f8:	2302      	movs	r3, #2
 80051fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051fe:	2300      	movs	r3, #0
 8005200:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005204:	2303      	movs	r3, #3
 8005206:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800520a:	2303      	movs	r3, #3
 800520c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005210:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005214:	4619      	mov	r1, r3
 8005216:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800521a:	f7fc f9bf 	bl	800159c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800521e:	2320      	movs	r3, #32
 8005220:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005224:	2302      	movs	r3, #2
 8005226:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800522a:	2300      	movs	r3, #0
 800522c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005230:	2303      	movs	r3, #3
 8005232:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005236:	2307      	movs	r3, #7
 8005238:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800523c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005240:	4619      	mov	r1, r3
 8005242:	4805      	ldr	r0, [pc, #20]	; (8005258 <HAL_UART_MspInit+0xfc>)
 8005244:	f7fc f9aa 	bl	800159c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005248:	bf00      	nop
 800524a:	37c0      	adds	r7, #192	; 0xc0
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	40004400 	.word	0x40004400
 8005254:	40021000 	.word	0x40021000
 8005258:	48000c00 	.word	0x48000c00

0800525c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005260:	e7fe      	b.n	8005260 <NMI_Handler+0x4>

08005262 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005262:	b480      	push	{r7}
 8005264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005266:	e7fe      	b.n	8005266 <HardFault_Handler+0x4>

08005268 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005268:	b480      	push	{r7}
 800526a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800526c:	e7fe      	b.n	800526c <MemManage_Handler+0x4>

0800526e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800526e:	b480      	push	{r7}
 8005270:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005272:	e7fe      	b.n	8005272 <BusFault_Handler+0x4>

08005274 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005274:	b480      	push	{r7}
 8005276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005278:	e7fe      	b.n	8005278 <UsageFault_Handler+0x4>

0800527a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800527a:	b480      	push	{r7}
 800527c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800527e:	bf00      	nop
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800528c:	bf00      	nop
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005296:	b480      	push	{r7}
 8005298:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800529a:	bf00      	nop
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80052a8:	f7fb f97e 	bl	80005a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80052ac:	bf00      	nop
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 80052b4:	4802      	ldr	r0, [pc, #8]	; (80052c0 <DMA1_Channel2_IRQHandler+0x10>)
 80052b6:	f7fc f822 	bl	80012fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80052ba:	bf00      	nop
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	200000b0 	.word	0x200000b0

080052c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80052c8:	4802      	ldr	r0, [pc, #8]	; (80052d4 <TIM2_IRQHandler+0x10>)
 80052ca:	f7fe f8bf 	bl	800344c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80052ce:	bf00      	nop
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	20000110 	.word	0x20000110

080052d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(userButton_Pin);
 80052dc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80052e0:	f7fc fb20 	bl	8001924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80052e4:	bf00      	nop
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b086      	sub	sp, #24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80052f4:	2300      	movs	r3, #0
 80052f6:	617b      	str	r3, [r7, #20]
 80052f8:	e00a      	b.n	8005310 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80052fa:	f3af 8000 	nop.w
 80052fe:	4601      	mov	r1, r0
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	1c5a      	adds	r2, r3, #1
 8005304:	60ba      	str	r2, [r7, #8]
 8005306:	b2ca      	uxtb	r2, r1
 8005308:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	3301      	adds	r3, #1
 800530e:	617b      	str	r3, [r7, #20]
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	429a      	cmp	r2, r3
 8005316:	dbf0      	blt.n	80052fa <_read+0x12>
  }

  return len;
 8005318:	687b      	ldr	r3, [r7, #4]
}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005322:	b480      	push	{r7}
 8005324:	b083      	sub	sp, #12
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800532a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800532e:	4618      	mov	r0, r3
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr

0800533a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800533a:	b480      	push	{r7}
 800533c:	b083      	sub	sp, #12
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
 8005342:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800534a:	605a      	str	r2, [r3, #4]
  return 0;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	370c      	adds	r7, #12
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <_isatty>:

int _isatty(int file)
{
 800535a:	b480      	push	{r7}
 800535c:	b083      	sub	sp, #12
 800535e:	af00      	add	r7, sp, #0
 8005360:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005362:	2301      	movs	r3, #1
}
 8005364:	4618      	mov	r0, r3
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3714      	adds	r7, #20
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
	...

0800538c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b086      	sub	sp, #24
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005394:	4a14      	ldr	r2, [pc, #80]	; (80053e8 <_sbrk+0x5c>)
 8005396:	4b15      	ldr	r3, [pc, #84]	; (80053ec <_sbrk+0x60>)
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80053a0:	4b13      	ldr	r3, [pc, #76]	; (80053f0 <_sbrk+0x64>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d102      	bne.n	80053ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80053a8:	4b11      	ldr	r3, [pc, #68]	; (80053f0 <_sbrk+0x64>)
 80053aa:	4a12      	ldr	r2, [pc, #72]	; (80053f4 <_sbrk+0x68>)
 80053ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80053ae:	4b10      	ldr	r3, [pc, #64]	; (80053f0 <_sbrk+0x64>)
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4413      	add	r3, r2
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d207      	bcs.n	80053cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80053bc:	f000 f89e 	bl	80054fc <__errno>
 80053c0:	4603      	mov	r3, r0
 80053c2:	220c      	movs	r2, #12
 80053c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80053c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80053ca:	e009      	b.n	80053e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80053cc:	4b08      	ldr	r3, [pc, #32]	; (80053f0 <_sbrk+0x64>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80053d2:	4b07      	ldr	r3, [pc, #28]	; (80053f0 <_sbrk+0x64>)
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4413      	add	r3, r2
 80053da:	4a05      	ldr	r2, [pc, #20]	; (80053f0 <_sbrk+0x64>)
 80053dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80053de:	68fb      	ldr	r3, [r7, #12]
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3718      	adds	r7, #24
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	200a0000 	.word	0x200a0000
 80053ec:	00000400 	.word	0x00000400
 80053f0:	20000a30 	.word	0x20000a30
 80053f4:	20000a48 	.word	0x20000a48

080053f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80053f8:	b480      	push	{r7}
 80053fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80053fc:	4b06      	ldr	r3, [pc, #24]	; (8005418 <SystemInit+0x20>)
 80053fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005402:	4a05      	ldr	r2, [pc, #20]	; (8005418 <SystemInit+0x20>)
 8005404:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005408:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800540c:	bf00      	nop
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	e000ed00 	.word	0xe000ed00

0800541c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800541c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005454 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005420:	f7ff ffea 	bl	80053f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005424:	480c      	ldr	r0, [pc, #48]	; (8005458 <LoopForever+0x6>)
  ldr r1, =_edata
 8005426:	490d      	ldr	r1, [pc, #52]	; (800545c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005428:	4a0d      	ldr	r2, [pc, #52]	; (8005460 <LoopForever+0xe>)
  movs r3, #0
 800542a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800542c:	e002      	b.n	8005434 <LoopCopyDataInit>

0800542e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800542e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005430:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005432:	3304      	adds	r3, #4

08005434 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005434:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005436:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005438:	d3f9      	bcc.n	800542e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800543a:	4a0a      	ldr	r2, [pc, #40]	; (8005464 <LoopForever+0x12>)
  ldr r4, =_ebss
 800543c:	4c0a      	ldr	r4, [pc, #40]	; (8005468 <LoopForever+0x16>)
  movs r3, #0
 800543e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005440:	e001      	b.n	8005446 <LoopFillZerobss>

08005442 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005442:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005444:	3204      	adds	r2, #4

08005446 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005446:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005448:	d3fb      	bcc.n	8005442 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800544a:	f000 f85d 	bl	8005508 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800544e:	f7ff fae1 	bl	8004a14 <main>

08005452 <LoopForever>:

LoopForever:
    b LoopForever
 8005452:	e7fe      	b.n	8005452 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005454:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8005458:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800545c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8005460:	08006868 	.word	0x08006868
  ldr r2, =_sbss
 8005464:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8005468:	20000a44 	.word	0x20000a44

0800546c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800546c:	e7fe      	b.n	800546c <ADC1_IRQHandler>
	...

08005470 <arm_sin_f32>:
 8005470:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80054f0 <arm_sin_f32+0x80>
 8005474:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005478:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800547c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005480:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005484:	d504      	bpl.n	8005490 <arm_sin_f32+0x20>
 8005486:	ee17 3a90 	vmov	r3, s15
 800548a:	3b01      	subs	r3, #1
 800548c:	ee07 3a90 	vmov	s15, r3
 8005490:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005494:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80054f4 <arm_sin_f32+0x84>
 8005498:	ee30 0a67 	vsub.f32	s0, s0, s15
 800549c:	ee20 0a07 	vmul.f32	s0, s0, s14
 80054a0:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80054a4:	ee17 3a90 	vmov	r3, s15
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054ae:	d21a      	bcs.n	80054e6 <arm_sin_f32+0x76>
 80054b0:	ee07 3a90 	vmov	s15, r3
 80054b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054b8:	1c59      	adds	r1, r3, #1
 80054ba:	ee30 0a67 	vsub.f32	s0, s0, s15
 80054be:	4a0e      	ldr	r2, [pc, #56]	; (80054f8 <arm_sin_f32+0x88>)
 80054c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80054c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80054c8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80054cc:	ed93 7a00 	vldr	s14, [r3]
 80054d0:	edd2 6a00 	vldr	s13, [r2]
 80054d4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80054d8:	ee20 0a26 	vmul.f32	s0, s0, s13
 80054dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054e0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80054e4:	4770      	bx	lr
 80054e6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80054ea:	2101      	movs	r1, #1
 80054ec:	2300      	movs	r3, #0
 80054ee:	e7e6      	b.n	80054be <arm_sin_f32+0x4e>
 80054f0:	3e22f983 	.word	0x3e22f983
 80054f4:	44000000 	.word	0x44000000
 80054f8:	08005ff0 	.word	0x08005ff0

080054fc <__errno>:
 80054fc:	4b01      	ldr	r3, [pc, #4]	; (8005504 <__errno+0x8>)
 80054fe:	6818      	ldr	r0, [r3, #0]
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	20000018 	.word	0x20000018

08005508 <__libc_init_array>:
 8005508:	b570      	push	{r4, r5, r6, lr}
 800550a:	4d0d      	ldr	r5, [pc, #52]	; (8005540 <__libc_init_array+0x38>)
 800550c:	4c0d      	ldr	r4, [pc, #52]	; (8005544 <__libc_init_array+0x3c>)
 800550e:	1b64      	subs	r4, r4, r5
 8005510:	10a4      	asrs	r4, r4, #2
 8005512:	2600      	movs	r6, #0
 8005514:	42a6      	cmp	r6, r4
 8005516:	d109      	bne.n	800552c <__libc_init_array+0x24>
 8005518:	4d0b      	ldr	r5, [pc, #44]	; (8005548 <__libc_init_array+0x40>)
 800551a:	4c0c      	ldr	r4, [pc, #48]	; (800554c <__libc_init_array+0x44>)
 800551c:	f000 fd1e 	bl	8005f5c <_init>
 8005520:	1b64      	subs	r4, r4, r5
 8005522:	10a4      	asrs	r4, r4, #2
 8005524:	2600      	movs	r6, #0
 8005526:	42a6      	cmp	r6, r4
 8005528:	d105      	bne.n	8005536 <__libc_init_array+0x2e>
 800552a:	bd70      	pop	{r4, r5, r6, pc}
 800552c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005530:	4798      	blx	r3
 8005532:	3601      	adds	r6, #1
 8005534:	e7ee      	b.n	8005514 <__libc_init_array+0xc>
 8005536:	f855 3b04 	ldr.w	r3, [r5], #4
 800553a:	4798      	blx	r3
 800553c:	3601      	adds	r6, #1
 800553e:	e7f2      	b.n	8005526 <__libc_init_array+0x1e>
 8005540:	08006860 	.word	0x08006860
 8005544:	08006860 	.word	0x08006860
 8005548:	08006860 	.word	0x08006860
 800554c:	08006864 	.word	0x08006864

08005550 <memset>:
 8005550:	4402      	add	r2, r0
 8005552:	4603      	mov	r3, r0
 8005554:	4293      	cmp	r3, r2
 8005556:	d100      	bne.n	800555a <memset+0xa>
 8005558:	4770      	bx	lr
 800555a:	f803 1b01 	strb.w	r1, [r3], #1
 800555e:	e7f9      	b.n	8005554 <memset+0x4>

08005560 <_puts_r>:
 8005560:	b570      	push	{r4, r5, r6, lr}
 8005562:	460e      	mov	r6, r1
 8005564:	4605      	mov	r5, r0
 8005566:	b118      	cbz	r0, 8005570 <_puts_r+0x10>
 8005568:	6983      	ldr	r3, [r0, #24]
 800556a:	b90b      	cbnz	r3, 8005570 <_puts_r+0x10>
 800556c:	f000 fa48 	bl	8005a00 <__sinit>
 8005570:	69ab      	ldr	r3, [r5, #24]
 8005572:	68ac      	ldr	r4, [r5, #8]
 8005574:	b913      	cbnz	r3, 800557c <_puts_r+0x1c>
 8005576:	4628      	mov	r0, r5
 8005578:	f000 fa42 	bl	8005a00 <__sinit>
 800557c:	4b2c      	ldr	r3, [pc, #176]	; (8005630 <_puts_r+0xd0>)
 800557e:	429c      	cmp	r4, r3
 8005580:	d120      	bne.n	80055c4 <_puts_r+0x64>
 8005582:	686c      	ldr	r4, [r5, #4]
 8005584:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005586:	07db      	lsls	r3, r3, #31
 8005588:	d405      	bmi.n	8005596 <_puts_r+0x36>
 800558a:	89a3      	ldrh	r3, [r4, #12]
 800558c:	0598      	lsls	r0, r3, #22
 800558e:	d402      	bmi.n	8005596 <_puts_r+0x36>
 8005590:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005592:	f000 fad3 	bl	8005b3c <__retarget_lock_acquire_recursive>
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	0719      	lsls	r1, r3, #28
 800559a:	d51d      	bpl.n	80055d8 <_puts_r+0x78>
 800559c:	6923      	ldr	r3, [r4, #16]
 800559e:	b1db      	cbz	r3, 80055d8 <_puts_r+0x78>
 80055a0:	3e01      	subs	r6, #1
 80055a2:	68a3      	ldr	r3, [r4, #8]
 80055a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055a8:	3b01      	subs	r3, #1
 80055aa:	60a3      	str	r3, [r4, #8]
 80055ac:	bb39      	cbnz	r1, 80055fe <_puts_r+0x9e>
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	da38      	bge.n	8005624 <_puts_r+0xc4>
 80055b2:	4622      	mov	r2, r4
 80055b4:	210a      	movs	r1, #10
 80055b6:	4628      	mov	r0, r5
 80055b8:	f000 f848 	bl	800564c <__swbuf_r>
 80055bc:	3001      	adds	r0, #1
 80055be:	d011      	beq.n	80055e4 <_puts_r+0x84>
 80055c0:	250a      	movs	r5, #10
 80055c2:	e011      	b.n	80055e8 <_puts_r+0x88>
 80055c4:	4b1b      	ldr	r3, [pc, #108]	; (8005634 <_puts_r+0xd4>)
 80055c6:	429c      	cmp	r4, r3
 80055c8:	d101      	bne.n	80055ce <_puts_r+0x6e>
 80055ca:	68ac      	ldr	r4, [r5, #8]
 80055cc:	e7da      	b.n	8005584 <_puts_r+0x24>
 80055ce:	4b1a      	ldr	r3, [pc, #104]	; (8005638 <_puts_r+0xd8>)
 80055d0:	429c      	cmp	r4, r3
 80055d2:	bf08      	it	eq
 80055d4:	68ec      	ldreq	r4, [r5, #12]
 80055d6:	e7d5      	b.n	8005584 <_puts_r+0x24>
 80055d8:	4621      	mov	r1, r4
 80055da:	4628      	mov	r0, r5
 80055dc:	f000 f888 	bl	80056f0 <__swsetup_r>
 80055e0:	2800      	cmp	r0, #0
 80055e2:	d0dd      	beq.n	80055a0 <_puts_r+0x40>
 80055e4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80055e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055ea:	07da      	lsls	r2, r3, #31
 80055ec:	d405      	bmi.n	80055fa <_puts_r+0x9a>
 80055ee:	89a3      	ldrh	r3, [r4, #12]
 80055f0:	059b      	lsls	r3, r3, #22
 80055f2:	d402      	bmi.n	80055fa <_puts_r+0x9a>
 80055f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055f6:	f000 faa2 	bl	8005b3e <__retarget_lock_release_recursive>
 80055fa:	4628      	mov	r0, r5
 80055fc:	bd70      	pop	{r4, r5, r6, pc}
 80055fe:	2b00      	cmp	r3, #0
 8005600:	da04      	bge.n	800560c <_puts_r+0xac>
 8005602:	69a2      	ldr	r2, [r4, #24]
 8005604:	429a      	cmp	r2, r3
 8005606:	dc06      	bgt.n	8005616 <_puts_r+0xb6>
 8005608:	290a      	cmp	r1, #10
 800560a:	d004      	beq.n	8005616 <_puts_r+0xb6>
 800560c:	6823      	ldr	r3, [r4, #0]
 800560e:	1c5a      	adds	r2, r3, #1
 8005610:	6022      	str	r2, [r4, #0]
 8005612:	7019      	strb	r1, [r3, #0]
 8005614:	e7c5      	b.n	80055a2 <_puts_r+0x42>
 8005616:	4622      	mov	r2, r4
 8005618:	4628      	mov	r0, r5
 800561a:	f000 f817 	bl	800564c <__swbuf_r>
 800561e:	3001      	adds	r0, #1
 8005620:	d1bf      	bne.n	80055a2 <_puts_r+0x42>
 8005622:	e7df      	b.n	80055e4 <_puts_r+0x84>
 8005624:	6823      	ldr	r3, [r4, #0]
 8005626:	250a      	movs	r5, #10
 8005628:	1c5a      	adds	r2, r3, #1
 800562a:	6022      	str	r2, [r4, #0]
 800562c:	701d      	strb	r5, [r3, #0]
 800562e:	e7db      	b.n	80055e8 <_puts_r+0x88>
 8005630:	08006818 	.word	0x08006818
 8005634:	08006838 	.word	0x08006838
 8005638:	080067f8 	.word	0x080067f8

0800563c <puts>:
 800563c:	4b02      	ldr	r3, [pc, #8]	; (8005648 <puts+0xc>)
 800563e:	4601      	mov	r1, r0
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	f7ff bf8d 	b.w	8005560 <_puts_r>
 8005646:	bf00      	nop
 8005648:	20000018 	.word	0x20000018

0800564c <__swbuf_r>:
 800564c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564e:	460e      	mov	r6, r1
 8005650:	4614      	mov	r4, r2
 8005652:	4605      	mov	r5, r0
 8005654:	b118      	cbz	r0, 800565e <__swbuf_r+0x12>
 8005656:	6983      	ldr	r3, [r0, #24]
 8005658:	b90b      	cbnz	r3, 800565e <__swbuf_r+0x12>
 800565a:	f000 f9d1 	bl	8005a00 <__sinit>
 800565e:	4b21      	ldr	r3, [pc, #132]	; (80056e4 <__swbuf_r+0x98>)
 8005660:	429c      	cmp	r4, r3
 8005662:	d12b      	bne.n	80056bc <__swbuf_r+0x70>
 8005664:	686c      	ldr	r4, [r5, #4]
 8005666:	69a3      	ldr	r3, [r4, #24]
 8005668:	60a3      	str	r3, [r4, #8]
 800566a:	89a3      	ldrh	r3, [r4, #12]
 800566c:	071a      	lsls	r2, r3, #28
 800566e:	d52f      	bpl.n	80056d0 <__swbuf_r+0x84>
 8005670:	6923      	ldr	r3, [r4, #16]
 8005672:	b36b      	cbz	r3, 80056d0 <__swbuf_r+0x84>
 8005674:	6923      	ldr	r3, [r4, #16]
 8005676:	6820      	ldr	r0, [r4, #0]
 8005678:	1ac0      	subs	r0, r0, r3
 800567a:	6963      	ldr	r3, [r4, #20]
 800567c:	b2f6      	uxtb	r6, r6
 800567e:	4283      	cmp	r3, r0
 8005680:	4637      	mov	r7, r6
 8005682:	dc04      	bgt.n	800568e <__swbuf_r+0x42>
 8005684:	4621      	mov	r1, r4
 8005686:	4628      	mov	r0, r5
 8005688:	f000 f926 	bl	80058d8 <_fflush_r>
 800568c:	bb30      	cbnz	r0, 80056dc <__swbuf_r+0x90>
 800568e:	68a3      	ldr	r3, [r4, #8]
 8005690:	3b01      	subs	r3, #1
 8005692:	60a3      	str	r3, [r4, #8]
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	1c5a      	adds	r2, r3, #1
 8005698:	6022      	str	r2, [r4, #0]
 800569a:	701e      	strb	r6, [r3, #0]
 800569c:	6963      	ldr	r3, [r4, #20]
 800569e:	3001      	adds	r0, #1
 80056a0:	4283      	cmp	r3, r0
 80056a2:	d004      	beq.n	80056ae <__swbuf_r+0x62>
 80056a4:	89a3      	ldrh	r3, [r4, #12]
 80056a6:	07db      	lsls	r3, r3, #31
 80056a8:	d506      	bpl.n	80056b8 <__swbuf_r+0x6c>
 80056aa:	2e0a      	cmp	r6, #10
 80056ac:	d104      	bne.n	80056b8 <__swbuf_r+0x6c>
 80056ae:	4621      	mov	r1, r4
 80056b0:	4628      	mov	r0, r5
 80056b2:	f000 f911 	bl	80058d8 <_fflush_r>
 80056b6:	b988      	cbnz	r0, 80056dc <__swbuf_r+0x90>
 80056b8:	4638      	mov	r0, r7
 80056ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056bc:	4b0a      	ldr	r3, [pc, #40]	; (80056e8 <__swbuf_r+0x9c>)
 80056be:	429c      	cmp	r4, r3
 80056c0:	d101      	bne.n	80056c6 <__swbuf_r+0x7a>
 80056c2:	68ac      	ldr	r4, [r5, #8]
 80056c4:	e7cf      	b.n	8005666 <__swbuf_r+0x1a>
 80056c6:	4b09      	ldr	r3, [pc, #36]	; (80056ec <__swbuf_r+0xa0>)
 80056c8:	429c      	cmp	r4, r3
 80056ca:	bf08      	it	eq
 80056cc:	68ec      	ldreq	r4, [r5, #12]
 80056ce:	e7ca      	b.n	8005666 <__swbuf_r+0x1a>
 80056d0:	4621      	mov	r1, r4
 80056d2:	4628      	mov	r0, r5
 80056d4:	f000 f80c 	bl	80056f0 <__swsetup_r>
 80056d8:	2800      	cmp	r0, #0
 80056da:	d0cb      	beq.n	8005674 <__swbuf_r+0x28>
 80056dc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80056e0:	e7ea      	b.n	80056b8 <__swbuf_r+0x6c>
 80056e2:	bf00      	nop
 80056e4:	08006818 	.word	0x08006818
 80056e8:	08006838 	.word	0x08006838
 80056ec:	080067f8 	.word	0x080067f8

080056f0 <__swsetup_r>:
 80056f0:	4b32      	ldr	r3, [pc, #200]	; (80057bc <__swsetup_r+0xcc>)
 80056f2:	b570      	push	{r4, r5, r6, lr}
 80056f4:	681d      	ldr	r5, [r3, #0]
 80056f6:	4606      	mov	r6, r0
 80056f8:	460c      	mov	r4, r1
 80056fa:	b125      	cbz	r5, 8005706 <__swsetup_r+0x16>
 80056fc:	69ab      	ldr	r3, [r5, #24]
 80056fe:	b913      	cbnz	r3, 8005706 <__swsetup_r+0x16>
 8005700:	4628      	mov	r0, r5
 8005702:	f000 f97d 	bl	8005a00 <__sinit>
 8005706:	4b2e      	ldr	r3, [pc, #184]	; (80057c0 <__swsetup_r+0xd0>)
 8005708:	429c      	cmp	r4, r3
 800570a:	d10f      	bne.n	800572c <__swsetup_r+0x3c>
 800570c:	686c      	ldr	r4, [r5, #4]
 800570e:	89a3      	ldrh	r3, [r4, #12]
 8005710:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005714:	0719      	lsls	r1, r3, #28
 8005716:	d42c      	bmi.n	8005772 <__swsetup_r+0x82>
 8005718:	06dd      	lsls	r5, r3, #27
 800571a:	d411      	bmi.n	8005740 <__swsetup_r+0x50>
 800571c:	2309      	movs	r3, #9
 800571e:	6033      	str	r3, [r6, #0]
 8005720:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005724:	81a3      	strh	r3, [r4, #12]
 8005726:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800572a:	e03e      	b.n	80057aa <__swsetup_r+0xba>
 800572c:	4b25      	ldr	r3, [pc, #148]	; (80057c4 <__swsetup_r+0xd4>)
 800572e:	429c      	cmp	r4, r3
 8005730:	d101      	bne.n	8005736 <__swsetup_r+0x46>
 8005732:	68ac      	ldr	r4, [r5, #8]
 8005734:	e7eb      	b.n	800570e <__swsetup_r+0x1e>
 8005736:	4b24      	ldr	r3, [pc, #144]	; (80057c8 <__swsetup_r+0xd8>)
 8005738:	429c      	cmp	r4, r3
 800573a:	bf08      	it	eq
 800573c:	68ec      	ldreq	r4, [r5, #12]
 800573e:	e7e6      	b.n	800570e <__swsetup_r+0x1e>
 8005740:	0758      	lsls	r0, r3, #29
 8005742:	d512      	bpl.n	800576a <__swsetup_r+0x7a>
 8005744:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005746:	b141      	cbz	r1, 800575a <__swsetup_r+0x6a>
 8005748:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800574c:	4299      	cmp	r1, r3
 800574e:	d002      	beq.n	8005756 <__swsetup_r+0x66>
 8005750:	4630      	mov	r0, r6
 8005752:	f000 fa5b 	bl	8005c0c <_free_r>
 8005756:	2300      	movs	r3, #0
 8005758:	6363      	str	r3, [r4, #52]	; 0x34
 800575a:	89a3      	ldrh	r3, [r4, #12]
 800575c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005760:	81a3      	strh	r3, [r4, #12]
 8005762:	2300      	movs	r3, #0
 8005764:	6063      	str	r3, [r4, #4]
 8005766:	6923      	ldr	r3, [r4, #16]
 8005768:	6023      	str	r3, [r4, #0]
 800576a:	89a3      	ldrh	r3, [r4, #12]
 800576c:	f043 0308 	orr.w	r3, r3, #8
 8005770:	81a3      	strh	r3, [r4, #12]
 8005772:	6923      	ldr	r3, [r4, #16]
 8005774:	b94b      	cbnz	r3, 800578a <__swsetup_r+0x9a>
 8005776:	89a3      	ldrh	r3, [r4, #12]
 8005778:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800577c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005780:	d003      	beq.n	800578a <__swsetup_r+0x9a>
 8005782:	4621      	mov	r1, r4
 8005784:	4630      	mov	r0, r6
 8005786:	f000 fa01 	bl	8005b8c <__smakebuf_r>
 800578a:	89a0      	ldrh	r0, [r4, #12]
 800578c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005790:	f010 0301 	ands.w	r3, r0, #1
 8005794:	d00a      	beq.n	80057ac <__swsetup_r+0xbc>
 8005796:	2300      	movs	r3, #0
 8005798:	60a3      	str	r3, [r4, #8]
 800579a:	6963      	ldr	r3, [r4, #20]
 800579c:	425b      	negs	r3, r3
 800579e:	61a3      	str	r3, [r4, #24]
 80057a0:	6923      	ldr	r3, [r4, #16]
 80057a2:	b943      	cbnz	r3, 80057b6 <__swsetup_r+0xc6>
 80057a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80057a8:	d1ba      	bne.n	8005720 <__swsetup_r+0x30>
 80057aa:	bd70      	pop	{r4, r5, r6, pc}
 80057ac:	0781      	lsls	r1, r0, #30
 80057ae:	bf58      	it	pl
 80057b0:	6963      	ldrpl	r3, [r4, #20]
 80057b2:	60a3      	str	r3, [r4, #8]
 80057b4:	e7f4      	b.n	80057a0 <__swsetup_r+0xb0>
 80057b6:	2000      	movs	r0, #0
 80057b8:	e7f7      	b.n	80057aa <__swsetup_r+0xba>
 80057ba:	bf00      	nop
 80057bc:	20000018 	.word	0x20000018
 80057c0:	08006818 	.word	0x08006818
 80057c4:	08006838 	.word	0x08006838
 80057c8:	080067f8 	.word	0x080067f8

080057cc <__sflush_r>:
 80057cc:	898a      	ldrh	r2, [r1, #12]
 80057ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057d2:	4605      	mov	r5, r0
 80057d4:	0710      	lsls	r0, r2, #28
 80057d6:	460c      	mov	r4, r1
 80057d8:	d458      	bmi.n	800588c <__sflush_r+0xc0>
 80057da:	684b      	ldr	r3, [r1, #4]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	dc05      	bgt.n	80057ec <__sflush_r+0x20>
 80057e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	dc02      	bgt.n	80057ec <__sflush_r+0x20>
 80057e6:	2000      	movs	r0, #0
 80057e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057ee:	2e00      	cmp	r6, #0
 80057f0:	d0f9      	beq.n	80057e6 <__sflush_r+0x1a>
 80057f2:	2300      	movs	r3, #0
 80057f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80057f8:	682f      	ldr	r7, [r5, #0]
 80057fa:	602b      	str	r3, [r5, #0]
 80057fc:	d032      	beq.n	8005864 <__sflush_r+0x98>
 80057fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005800:	89a3      	ldrh	r3, [r4, #12]
 8005802:	075a      	lsls	r2, r3, #29
 8005804:	d505      	bpl.n	8005812 <__sflush_r+0x46>
 8005806:	6863      	ldr	r3, [r4, #4]
 8005808:	1ac0      	subs	r0, r0, r3
 800580a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800580c:	b10b      	cbz	r3, 8005812 <__sflush_r+0x46>
 800580e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005810:	1ac0      	subs	r0, r0, r3
 8005812:	2300      	movs	r3, #0
 8005814:	4602      	mov	r2, r0
 8005816:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005818:	6a21      	ldr	r1, [r4, #32]
 800581a:	4628      	mov	r0, r5
 800581c:	47b0      	blx	r6
 800581e:	1c43      	adds	r3, r0, #1
 8005820:	89a3      	ldrh	r3, [r4, #12]
 8005822:	d106      	bne.n	8005832 <__sflush_r+0x66>
 8005824:	6829      	ldr	r1, [r5, #0]
 8005826:	291d      	cmp	r1, #29
 8005828:	d82c      	bhi.n	8005884 <__sflush_r+0xb8>
 800582a:	4a2a      	ldr	r2, [pc, #168]	; (80058d4 <__sflush_r+0x108>)
 800582c:	40ca      	lsrs	r2, r1
 800582e:	07d6      	lsls	r6, r2, #31
 8005830:	d528      	bpl.n	8005884 <__sflush_r+0xb8>
 8005832:	2200      	movs	r2, #0
 8005834:	6062      	str	r2, [r4, #4]
 8005836:	04d9      	lsls	r1, r3, #19
 8005838:	6922      	ldr	r2, [r4, #16]
 800583a:	6022      	str	r2, [r4, #0]
 800583c:	d504      	bpl.n	8005848 <__sflush_r+0x7c>
 800583e:	1c42      	adds	r2, r0, #1
 8005840:	d101      	bne.n	8005846 <__sflush_r+0x7a>
 8005842:	682b      	ldr	r3, [r5, #0]
 8005844:	b903      	cbnz	r3, 8005848 <__sflush_r+0x7c>
 8005846:	6560      	str	r0, [r4, #84]	; 0x54
 8005848:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800584a:	602f      	str	r7, [r5, #0]
 800584c:	2900      	cmp	r1, #0
 800584e:	d0ca      	beq.n	80057e6 <__sflush_r+0x1a>
 8005850:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005854:	4299      	cmp	r1, r3
 8005856:	d002      	beq.n	800585e <__sflush_r+0x92>
 8005858:	4628      	mov	r0, r5
 800585a:	f000 f9d7 	bl	8005c0c <_free_r>
 800585e:	2000      	movs	r0, #0
 8005860:	6360      	str	r0, [r4, #52]	; 0x34
 8005862:	e7c1      	b.n	80057e8 <__sflush_r+0x1c>
 8005864:	6a21      	ldr	r1, [r4, #32]
 8005866:	2301      	movs	r3, #1
 8005868:	4628      	mov	r0, r5
 800586a:	47b0      	blx	r6
 800586c:	1c41      	adds	r1, r0, #1
 800586e:	d1c7      	bne.n	8005800 <__sflush_r+0x34>
 8005870:	682b      	ldr	r3, [r5, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d0c4      	beq.n	8005800 <__sflush_r+0x34>
 8005876:	2b1d      	cmp	r3, #29
 8005878:	d001      	beq.n	800587e <__sflush_r+0xb2>
 800587a:	2b16      	cmp	r3, #22
 800587c:	d101      	bne.n	8005882 <__sflush_r+0xb6>
 800587e:	602f      	str	r7, [r5, #0]
 8005880:	e7b1      	b.n	80057e6 <__sflush_r+0x1a>
 8005882:	89a3      	ldrh	r3, [r4, #12]
 8005884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005888:	81a3      	strh	r3, [r4, #12]
 800588a:	e7ad      	b.n	80057e8 <__sflush_r+0x1c>
 800588c:	690f      	ldr	r7, [r1, #16]
 800588e:	2f00      	cmp	r7, #0
 8005890:	d0a9      	beq.n	80057e6 <__sflush_r+0x1a>
 8005892:	0793      	lsls	r3, r2, #30
 8005894:	680e      	ldr	r6, [r1, #0]
 8005896:	bf08      	it	eq
 8005898:	694b      	ldreq	r3, [r1, #20]
 800589a:	600f      	str	r7, [r1, #0]
 800589c:	bf18      	it	ne
 800589e:	2300      	movne	r3, #0
 80058a0:	eba6 0807 	sub.w	r8, r6, r7
 80058a4:	608b      	str	r3, [r1, #8]
 80058a6:	f1b8 0f00 	cmp.w	r8, #0
 80058aa:	dd9c      	ble.n	80057e6 <__sflush_r+0x1a>
 80058ac:	6a21      	ldr	r1, [r4, #32]
 80058ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80058b0:	4643      	mov	r3, r8
 80058b2:	463a      	mov	r2, r7
 80058b4:	4628      	mov	r0, r5
 80058b6:	47b0      	blx	r6
 80058b8:	2800      	cmp	r0, #0
 80058ba:	dc06      	bgt.n	80058ca <__sflush_r+0xfe>
 80058bc:	89a3      	ldrh	r3, [r4, #12]
 80058be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058c2:	81a3      	strh	r3, [r4, #12]
 80058c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058c8:	e78e      	b.n	80057e8 <__sflush_r+0x1c>
 80058ca:	4407      	add	r7, r0
 80058cc:	eba8 0800 	sub.w	r8, r8, r0
 80058d0:	e7e9      	b.n	80058a6 <__sflush_r+0xda>
 80058d2:	bf00      	nop
 80058d4:	20400001 	.word	0x20400001

080058d8 <_fflush_r>:
 80058d8:	b538      	push	{r3, r4, r5, lr}
 80058da:	690b      	ldr	r3, [r1, #16]
 80058dc:	4605      	mov	r5, r0
 80058de:	460c      	mov	r4, r1
 80058e0:	b913      	cbnz	r3, 80058e8 <_fflush_r+0x10>
 80058e2:	2500      	movs	r5, #0
 80058e4:	4628      	mov	r0, r5
 80058e6:	bd38      	pop	{r3, r4, r5, pc}
 80058e8:	b118      	cbz	r0, 80058f2 <_fflush_r+0x1a>
 80058ea:	6983      	ldr	r3, [r0, #24]
 80058ec:	b90b      	cbnz	r3, 80058f2 <_fflush_r+0x1a>
 80058ee:	f000 f887 	bl	8005a00 <__sinit>
 80058f2:	4b14      	ldr	r3, [pc, #80]	; (8005944 <_fflush_r+0x6c>)
 80058f4:	429c      	cmp	r4, r3
 80058f6:	d11b      	bne.n	8005930 <_fflush_r+0x58>
 80058f8:	686c      	ldr	r4, [r5, #4]
 80058fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d0ef      	beq.n	80058e2 <_fflush_r+0xa>
 8005902:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005904:	07d0      	lsls	r0, r2, #31
 8005906:	d404      	bmi.n	8005912 <_fflush_r+0x3a>
 8005908:	0599      	lsls	r1, r3, #22
 800590a:	d402      	bmi.n	8005912 <_fflush_r+0x3a>
 800590c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800590e:	f000 f915 	bl	8005b3c <__retarget_lock_acquire_recursive>
 8005912:	4628      	mov	r0, r5
 8005914:	4621      	mov	r1, r4
 8005916:	f7ff ff59 	bl	80057cc <__sflush_r>
 800591a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800591c:	07da      	lsls	r2, r3, #31
 800591e:	4605      	mov	r5, r0
 8005920:	d4e0      	bmi.n	80058e4 <_fflush_r+0xc>
 8005922:	89a3      	ldrh	r3, [r4, #12]
 8005924:	059b      	lsls	r3, r3, #22
 8005926:	d4dd      	bmi.n	80058e4 <_fflush_r+0xc>
 8005928:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800592a:	f000 f908 	bl	8005b3e <__retarget_lock_release_recursive>
 800592e:	e7d9      	b.n	80058e4 <_fflush_r+0xc>
 8005930:	4b05      	ldr	r3, [pc, #20]	; (8005948 <_fflush_r+0x70>)
 8005932:	429c      	cmp	r4, r3
 8005934:	d101      	bne.n	800593a <_fflush_r+0x62>
 8005936:	68ac      	ldr	r4, [r5, #8]
 8005938:	e7df      	b.n	80058fa <_fflush_r+0x22>
 800593a:	4b04      	ldr	r3, [pc, #16]	; (800594c <_fflush_r+0x74>)
 800593c:	429c      	cmp	r4, r3
 800593e:	bf08      	it	eq
 8005940:	68ec      	ldreq	r4, [r5, #12]
 8005942:	e7da      	b.n	80058fa <_fflush_r+0x22>
 8005944:	08006818 	.word	0x08006818
 8005948:	08006838 	.word	0x08006838
 800594c:	080067f8 	.word	0x080067f8

08005950 <std>:
 8005950:	2300      	movs	r3, #0
 8005952:	b510      	push	{r4, lr}
 8005954:	4604      	mov	r4, r0
 8005956:	e9c0 3300 	strd	r3, r3, [r0]
 800595a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800595e:	6083      	str	r3, [r0, #8]
 8005960:	8181      	strh	r1, [r0, #12]
 8005962:	6643      	str	r3, [r0, #100]	; 0x64
 8005964:	81c2      	strh	r2, [r0, #14]
 8005966:	6183      	str	r3, [r0, #24]
 8005968:	4619      	mov	r1, r3
 800596a:	2208      	movs	r2, #8
 800596c:	305c      	adds	r0, #92	; 0x5c
 800596e:	f7ff fdef 	bl	8005550 <memset>
 8005972:	4b05      	ldr	r3, [pc, #20]	; (8005988 <std+0x38>)
 8005974:	6263      	str	r3, [r4, #36]	; 0x24
 8005976:	4b05      	ldr	r3, [pc, #20]	; (800598c <std+0x3c>)
 8005978:	62a3      	str	r3, [r4, #40]	; 0x28
 800597a:	4b05      	ldr	r3, [pc, #20]	; (8005990 <std+0x40>)
 800597c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800597e:	4b05      	ldr	r3, [pc, #20]	; (8005994 <std+0x44>)
 8005980:	6224      	str	r4, [r4, #32]
 8005982:	6323      	str	r3, [r4, #48]	; 0x30
 8005984:	bd10      	pop	{r4, pc}
 8005986:	bf00      	nop
 8005988:	08005ded 	.word	0x08005ded
 800598c:	08005e0f 	.word	0x08005e0f
 8005990:	08005e47 	.word	0x08005e47
 8005994:	08005e6b 	.word	0x08005e6b

08005998 <_cleanup_r>:
 8005998:	4901      	ldr	r1, [pc, #4]	; (80059a0 <_cleanup_r+0x8>)
 800599a:	f000 b8af 	b.w	8005afc <_fwalk_reent>
 800599e:	bf00      	nop
 80059a0:	080058d9 	.word	0x080058d9

080059a4 <__sfmoreglue>:
 80059a4:	b570      	push	{r4, r5, r6, lr}
 80059a6:	2268      	movs	r2, #104	; 0x68
 80059a8:	1e4d      	subs	r5, r1, #1
 80059aa:	4355      	muls	r5, r2
 80059ac:	460e      	mov	r6, r1
 80059ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80059b2:	f000 f997 	bl	8005ce4 <_malloc_r>
 80059b6:	4604      	mov	r4, r0
 80059b8:	b140      	cbz	r0, 80059cc <__sfmoreglue+0x28>
 80059ba:	2100      	movs	r1, #0
 80059bc:	e9c0 1600 	strd	r1, r6, [r0]
 80059c0:	300c      	adds	r0, #12
 80059c2:	60a0      	str	r0, [r4, #8]
 80059c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80059c8:	f7ff fdc2 	bl	8005550 <memset>
 80059cc:	4620      	mov	r0, r4
 80059ce:	bd70      	pop	{r4, r5, r6, pc}

080059d0 <__sfp_lock_acquire>:
 80059d0:	4801      	ldr	r0, [pc, #4]	; (80059d8 <__sfp_lock_acquire+0x8>)
 80059d2:	f000 b8b3 	b.w	8005b3c <__retarget_lock_acquire_recursive>
 80059d6:	bf00      	nop
 80059d8:	20000a35 	.word	0x20000a35

080059dc <__sfp_lock_release>:
 80059dc:	4801      	ldr	r0, [pc, #4]	; (80059e4 <__sfp_lock_release+0x8>)
 80059de:	f000 b8ae 	b.w	8005b3e <__retarget_lock_release_recursive>
 80059e2:	bf00      	nop
 80059e4:	20000a35 	.word	0x20000a35

080059e8 <__sinit_lock_acquire>:
 80059e8:	4801      	ldr	r0, [pc, #4]	; (80059f0 <__sinit_lock_acquire+0x8>)
 80059ea:	f000 b8a7 	b.w	8005b3c <__retarget_lock_acquire_recursive>
 80059ee:	bf00      	nop
 80059f0:	20000a36 	.word	0x20000a36

080059f4 <__sinit_lock_release>:
 80059f4:	4801      	ldr	r0, [pc, #4]	; (80059fc <__sinit_lock_release+0x8>)
 80059f6:	f000 b8a2 	b.w	8005b3e <__retarget_lock_release_recursive>
 80059fa:	bf00      	nop
 80059fc:	20000a36 	.word	0x20000a36

08005a00 <__sinit>:
 8005a00:	b510      	push	{r4, lr}
 8005a02:	4604      	mov	r4, r0
 8005a04:	f7ff fff0 	bl	80059e8 <__sinit_lock_acquire>
 8005a08:	69a3      	ldr	r3, [r4, #24]
 8005a0a:	b11b      	cbz	r3, 8005a14 <__sinit+0x14>
 8005a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a10:	f7ff bff0 	b.w	80059f4 <__sinit_lock_release>
 8005a14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005a18:	6523      	str	r3, [r4, #80]	; 0x50
 8005a1a:	4b13      	ldr	r3, [pc, #76]	; (8005a68 <__sinit+0x68>)
 8005a1c:	4a13      	ldr	r2, [pc, #76]	; (8005a6c <__sinit+0x6c>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	62a2      	str	r2, [r4, #40]	; 0x28
 8005a22:	42a3      	cmp	r3, r4
 8005a24:	bf04      	itt	eq
 8005a26:	2301      	moveq	r3, #1
 8005a28:	61a3      	streq	r3, [r4, #24]
 8005a2a:	4620      	mov	r0, r4
 8005a2c:	f000 f820 	bl	8005a70 <__sfp>
 8005a30:	6060      	str	r0, [r4, #4]
 8005a32:	4620      	mov	r0, r4
 8005a34:	f000 f81c 	bl	8005a70 <__sfp>
 8005a38:	60a0      	str	r0, [r4, #8]
 8005a3a:	4620      	mov	r0, r4
 8005a3c:	f000 f818 	bl	8005a70 <__sfp>
 8005a40:	2200      	movs	r2, #0
 8005a42:	60e0      	str	r0, [r4, #12]
 8005a44:	2104      	movs	r1, #4
 8005a46:	6860      	ldr	r0, [r4, #4]
 8005a48:	f7ff ff82 	bl	8005950 <std>
 8005a4c:	68a0      	ldr	r0, [r4, #8]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	2109      	movs	r1, #9
 8005a52:	f7ff ff7d 	bl	8005950 <std>
 8005a56:	68e0      	ldr	r0, [r4, #12]
 8005a58:	2202      	movs	r2, #2
 8005a5a:	2112      	movs	r1, #18
 8005a5c:	f7ff ff78 	bl	8005950 <std>
 8005a60:	2301      	movs	r3, #1
 8005a62:	61a3      	str	r3, [r4, #24]
 8005a64:	e7d2      	b.n	8005a0c <__sinit+0xc>
 8005a66:	bf00      	nop
 8005a68:	080067f4 	.word	0x080067f4
 8005a6c:	08005999 	.word	0x08005999

08005a70 <__sfp>:
 8005a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a72:	4607      	mov	r7, r0
 8005a74:	f7ff ffac 	bl	80059d0 <__sfp_lock_acquire>
 8005a78:	4b1e      	ldr	r3, [pc, #120]	; (8005af4 <__sfp+0x84>)
 8005a7a:	681e      	ldr	r6, [r3, #0]
 8005a7c:	69b3      	ldr	r3, [r6, #24]
 8005a7e:	b913      	cbnz	r3, 8005a86 <__sfp+0x16>
 8005a80:	4630      	mov	r0, r6
 8005a82:	f7ff ffbd 	bl	8005a00 <__sinit>
 8005a86:	3648      	adds	r6, #72	; 0x48
 8005a88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	d503      	bpl.n	8005a98 <__sfp+0x28>
 8005a90:	6833      	ldr	r3, [r6, #0]
 8005a92:	b30b      	cbz	r3, 8005ad8 <__sfp+0x68>
 8005a94:	6836      	ldr	r6, [r6, #0]
 8005a96:	e7f7      	b.n	8005a88 <__sfp+0x18>
 8005a98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a9c:	b9d5      	cbnz	r5, 8005ad4 <__sfp+0x64>
 8005a9e:	4b16      	ldr	r3, [pc, #88]	; (8005af8 <__sfp+0x88>)
 8005aa0:	60e3      	str	r3, [r4, #12]
 8005aa2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005aa6:	6665      	str	r5, [r4, #100]	; 0x64
 8005aa8:	f000 f847 	bl	8005b3a <__retarget_lock_init_recursive>
 8005aac:	f7ff ff96 	bl	80059dc <__sfp_lock_release>
 8005ab0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005ab4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005ab8:	6025      	str	r5, [r4, #0]
 8005aba:	61a5      	str	r5, [r4, #24]
 8005abc:	2208      	movs	r2, #8
 8005abe:	4629      	mov	r1, r5
 8005ac0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005ac4:	f7ff fd44 	bl	8005550 <memset>
 8005ac8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005acc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005ad0:	4620      	mov	r0, r4
 8005ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ad4:	3468      	adds	r4, #104	; 0x68
 8005ad6:	e7d9      	b.n	8005a8c <__sfp+0x1c>
 8005ad8:	2104      	movs	r1, #4
 8005ada:	4638      	mov	r0, r7
 8005adc:	f7ff ff62 	bl	80059a4 <__sfmoreglue>
 8005ae0:	4604      	mov	r4, r0
 8005ae2:	6030      	str	r0, [r6, #0]
 8005ae4:	2800      	cmp	r0, #0
 8005ae6:	d1d5      	bne.n	8005a94 <__sfp+0x24>
 8005ae8:	f7ff ff78 	bl	80059dc <__sfp_lock_release>
 8005aec:	230c      	movs	r3, #12
 8005aee:	603b      	str	r3, [r7, #0]
 8005af0:	e7ee      	b.n	8005ad0 <__sfp+0x60>
 8005af2:	bf00      	nop
 8005af4:	080067f4 	.word	0x080067f4
 8005af8:	ffff0001 	.word	0xffff0001

08005afc <_fwalk_reent>:
 8005afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b00:	4606      	mov	r6, r0
 8005b02:	4688      	mov	r8, r1
 8005b04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005b08:	2700      	movs	r7, #0
 8005b0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b0e:	f1b9 0901 	subs.w	r9, r9, #1
 8005b12:	d505      	bpl.n	8005b20 <_fwalk_reent+0x24>
 8005b14:	6824      	ldr	r4, [r4, #0]
 8005b16:	2c00      	cmp	r4, #0
 8005b18:	d1f7      	bne.n	8005b0a <_fwalk_reent+0xe>
 8005b1a:	4638      	mov	r0, r7
 8005b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b20:	89ab      	ldrh	r3, [r5, #12]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d907      	bls.n	8005b36 <_fwalk_reent+0x3a>
 8005b26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	d003      	beq.n	8005b36 <_fwalk_reent+0x3a>
 8005b2e:	4629      	mov	r1, r5
 8005b30:	4630      	mov	r0, r6
 8005b32:	47c0      	blx	r8
 8005b34:	4307      	orrs	r7, r0
 8005b36:	3568      	adds	r5, #104	; 0x68
 8005b38:	e7e9      	b.n	8005b0e <_fwalk_reent+0x12>

08005b3a <__retarget_lock_init_recursive>:
 8005b3a:	4770      	bx	lr

08005b3c <__retarget_lock_acquire_recursive>:
 8005b3c:	4770      	bx	lr

08005b3e <__retarget_lock_release_recursive>:
 8005b3e:	4770      	bx	lr

08005b40 <__swhatbuf_r>:
 8005b40:	b570      	push	{r4, r5, r6, lr}
 8005b42:	460e      	mov	r6, r1
 8005b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b48:	2900      	cmp	r1, #0
 8005b4a:	b096      	sub	sp, #88	; 0x58
 8005b4c:	4614      	mov	r4, r2
 8005b4e:	461d      	mov	r5, r3
 8005b50:	da08      	bge.n	8005b64 <__swhatbuf_r+0x24>
 8005b52:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	602a      	str	r2, [r5, #0]
 8005b5a:	061a      	lsls	r2, r3, #24
 8005b5c:	d410      	bmi.n	8005b80 <__swhatbuf_r+0x40>
 8005b5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b62:	e00e      	b.n	8005b82 <__swhatbuf_r+0x42>
 8005b64:	466a      	mov	r2, sp
 8005b66:	f000 f9a7 	bl	8005eb8 <_fstat_r>
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	dbf1      	blt.n	8005b52 <__swhatbuf_r+0x12>
 8005b6e:	9a01      	ldr	r2, [sp, #4]
 8005b70:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005b74:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005b78:	425a      	negs	r2, r3
 8005b7a:	415a      	adcs	r2, r3
 8005b7c:	602a      	str	r2, [r5, #0]
 8005b7e:	e7ee      	b.n	8005b5e <__swhatbuf_r+0x1e>
 8005b80:	2340      	movs	r3, #64	; 0x40
 8005b82:	2000      	movs	r0, #0
 8005b84:	6023      	str	r3, [r4, #0]
 8005b86:	b016      	add	sp, #88	; 0x58
 8005b88:	bd70      	pop	{r4, r5, r6, pc}
	...

08005b8c <__smakebuf_r>:
 8005b8c:	898b      	ldrh	r3, [r1, #12]
 8005b8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005b90:	079d      	lsls	r5, r3, #30
 8005b92:	4606      	mov	r6, r0
 8005b94:	460c      	mov	r4, r1
 8005b96:	d507      	bpl.n	8005ba8 <__smakebuf_r+0x1c>
 8005b98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005b9c:	6023      	str	r3, [r4, #0]
 8005b9e:	6123      	str	r3, [r4, #16]
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	6163      	str	r3, [r4, #20]
 8005ba4:	b002      	add	sp, #8
 8005ba6:	bd70      	pop	{r4, r5, r6, pc}
 8005ba8:	ab01      	add	r3, sp, #4
 8005baa:	466a      	mov	r2, sp
 8005bac:	f7ff ffc8 	bl	8005b40 <__swhatbuf_r>
 8005bb0:	9900      	ldr	r1, [sp, #0]
 8005bb2:	4605      	mov	r5, r0
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	f000 f895 	bl	8005ce4 <_malloc_r>
 8005bba:	b948      	cbnz	r0, 8005bd0 <__smakebuf_r+0x44>
 8005bbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005bc0:	059a      	lsls	r2, r3, #22
 8005bc2:	d4ef      	bmi.n	8005ba4 <__smakebuf_r+0x18>
 8005bc4:	f023 0303 	bic.w	r3, r3, #3
 8005bc8:	f043 0302 	orr.w	r3, r3, #2
 8005bcc:	81a3      	strh	r3, [r4, #12]
 8005bce:	e7e3      	b.n	8005b98 <__smakebuf_r+0xc>
 8005bd0:	4b0d      	ldr	r3, [pc, #52]	; (8005c08 <__smakebuf_r+0x7c>)
 8005bd2:	62b3      	str	r3, [r6, #40]	; 0x28
 8005bd4:	89a3      	ldrh	r3, [r4, #12]
 8005bd6:	6020      	str	r0, [r4, #0]
 8005bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bdc:	81a3      	strh	r3, [r4, #12]
 8005bde:	9b00      	ldr	r3, [sp, #0]
 8005be0:	6163      	str	r3, [r4, #20]
 8005be2:	9b01      	ldr	r3, [sp, #4]
 8005be4:	6120      	str	r0, [r4, #16]
 8005be6:	b15b      	cbz	r3, 8005c00 <__smakebuf_r+0x74>
 8005be8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bec:	4630      	mov	r0, r6
 8005bee:	f000 f975 	bl	8005edc <_isatty_r>
 8005bf2:	b128      	cbz	r0, 8005c00 <__smakebuf_r+0x74>
 8005bf4:	89a3      	ldrh	r3, [r4, #12]
 8005bf6:	f023 0303 	bic.w	r3, r3, #3
 8005bfa:	f043 0301 	orr.w	r3, r3, #1
 8005bfe:	81a3      	strh	r3, [r4, #12]
 8005c00:	89a0      	ldrh	r0, [r4, #12]
 8005c02:	4305      	orrs	r5, r0
 8005c04:	81a5      	strh	r5, [r4, #12]
 8005c06:	e7cd      	b.n	8005ba4 <__smakebuf_r+0x18>
 8005c08:	08005999 	.word	0x08005999

08005c0c <_free_r>:
 8005c0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c0e:	2900      	cmp	r1, #0
 8005c10:	d044      	beq.n	8005c9c <_free_r+0x90>
 8005c12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c16:	9001      	str	r0, [sp, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f1a1 0404 	sub.w	r4, r1, #4
 8005c1e:	bfb8      	it	lt
 8005c20:	18e4      	addlt	r4, r4, r3
 8005c22:	f000 f97d 	bl	8005f20 <__malloc_lock>
 8005c26:	4a1e      	ldr	r2, [pc, #120]	; (8005ca0 <_free_r+0x94>)
 8005c28:	9801      	ldr	r0, [sp, #4]
 8005c2a:	6813      	ldr	r3, [r2, #0]
 8005c2c:	b933      	cbnz	r3, 8005c3c <_free_r+0x30>
 8005c2e:	6063      	str	r3, [r4, #4]
 8005c30:	6014      	str	r4, [r2, #0]
 8005c32:	b003      	add	sp, #12
 8005c34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c38:	f000 b978 	b.w	8005f2c <__malloc_unlock>
 8005c3c:	42a3      	cmp	r3, r4
 8005c3e:	d908      	bls.n	8005c52 <_free_r+0x46>
 8005c40:	6825      	ldr	r5, [r4, #0]
 8005c42:	1961      	adds	r1, r4, r5
 8005c44:	428b      	cmp	r3, r1
 8005c46:	bf01      	itttt	eq
 8005c48:	6819      	ldreq	r1, [r3, #0]
 8005c4a:	685b      	ldreq	r3, [r3, #4]
 8005c4c:	1949      	addeq	r1, r1, r5
 8005c4e:	6021      	streq	r1, [r4, #0]
 8005c50:	e7ed      	b.n	8005c2e <_free_r+0x22>
 8005c52:	461a      	mov	r2, r3
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	b10b      	cbz	r3, 8005c5c <_free_r+0x50>
 8005c58:	42a3      	cmp	r3, r4
 8005c5a:	d9fa      	bls.n	8005c52 <_free_r+0x46>
 8005c5c:	6811      	ldr	r1, [r2, #0]
 8005c5e:	1855      	adds	r5, r2, r1
 8005c60:	42a5      	cmp	r5, r4
 8005c62:	d10b      	bne.n	8005c7c <_free_r+0x70>
 8005c64:	6824      	ldr	r4, [r4, #0]
 8005c66:	4421      	add	r1, r4
 8005c68:	1854      	adds	r4, r2, r1
 8005c6a:	42a3      	cmp	r3, r4
 8005c6c:	6011      	str	r1, [r2, #0]
 8005c6e:	d1e0      	bne.n	8005c32 <_free_r+0x26>
 8005c70:	681c      	ldr	r4, [r3, #0]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	6053      	str	r3, [r2, #4]
 8005c76:	4421      	add	r1, r4
 8005c78:	6011      	str	r1, [r2, #0]
 8005c7a:	e7da      	b.n	8005c32 <_free_r+0x26>
 8005c7c:	d902      	bls.n	8005c84 <_free_r+0x78>
 8005c7e:	230c      	movs	r3, #12
 8005c80:	6003      	str	r3, [r0, #0]
 8005c82:	e7d6      	b.n	8005c32 <_free_r+0x26>
 8005c84:	6825      	ldr	r5, [r4, #0]
 8005c86:	1961      	adds	r1, r4, r5
 8005c88:	428b      	cmp	r3, r1
 8005c8a:	bf04      	itt	eq
 8005c8c:	6819      	ldreq	r1, [r3, #0]
 8005c8e:	685b      	ldreq	r3, [r3, #4]
 8005c90:	6063      	str	r3, [r4, #4]
 8005c92:	bf04      	itt	eq
 8005c94:	1949      	addeq	r1, r1, r5
 8005c96:	6021      	streq	r1, [r4, #0]
 8005c98:	6054      	str	r4, [r2, #4]
 8005c9a:	e7ca      	b.n	8005c32 <_free_r+0x26>
 8005c9c:	b003      	add	sp, #12
 8005c9e:	bd30      	pop	{r4, r5, pc}
 8005ca0:	20000a38 	.word	0x20000a38

08005ca4 <sbrk_aligned>:
 8005ca4:	b570      	push	{r4, r5, r6, lr}
 8005ca6:	4e0e      	ldr	r6, [pc, #56]	; (8005ce0 <sbrk_aligned+0x3c>)
 8005ca8:	460c      	mov	r4, r1
 8005caa:	6831      	ldr	r1, [r6, #0]
 8005cac:	4605      	mov	r5, r0
 8005cae:	b911      	cbnz	r1, 8005cb6 <sbrk_aligned+0x12>
 8005cb0:	f000 f88c 	bl	8005dcc <_sbrk_r>
 8005cb4:	6030      	str	r0, [r6, #0]
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	4628      	mov	r0, r5
 8005cba:	f000 f887 	bl	8005dcc <_sbrk_r>
 8005cbe:	1c43      	adds	r3, r0, #1
 8005cc0:	d00a      	beq.n	8005cd8 <sbrk_aligned+0x34>
 8005cc2:	1cc4      	adds	r4, r0, #3
 8005cc4:	f024 0403 	bic.w	r4, r4, #3
 8005cc8:	42a0      	cmp	r0, r4
 8005cca:	d007      	beq.n	8005cdc <sbrk_aligned+0x38>
 8005ccc:	1a21      	subs	r1, r4, r0
 8005cce:	4628      	mov	r0, r5
 8005cd0:	f000 f87c 	bl	8005dcc <_sbrk_r>
 8005cd4:	3001      	adds	r0, #1
 8005cd6:	d101      	bne.n	8005cdc <sbrk_aligned+0x38>
 8005cd8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005cdc:	4620      	mov	r0, r4
 8005cde:	bd70      	pop	{r4, r5, r6, pc}
 8005ce0:	20000a3c 	.word	0x20000a3c

08005ce4 <_malloc_r>:
 8005ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ce8:	1ccd      	adds	r5, r1, #3
 8005cea:	f025 0503 	bic.w	r5, r5, #3
 8005cee:	3508      	adds	r5, #8
 8005cf0:	2d0c      	cmp	r5, #12
 8005cf2:	bf38      	it	cc
 8005cf4:	250c      	movcc	r5, #12
 8005cf6:	2d00      	cmp	r5, #0
 8005cf8:	4607      	mov	r7, r0
 8005cfa:	db01      	blt.n	8005d00 <_malloc_r+0x1c>
 8005cfc:	42a9      	cmp	r1, r5
 8005cfe:	d905      	bls.n	8005d0c <_malloc_r+0x28>
 8005d00:	230c      	movs	r3, #12
 8005d02:	603b      	str	r3, [r7, #0]
 8005d04:	2600      	movs	r6, #0
 8005d06:	4630      	mov	r0, r6
 8005d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d0c:	4e2e      	ldr	r6, [pc, #184]	; (8005dc8 <_malloc_r+0xe4>)
 8005d0e:	f000 f907 	bl	8005f20 <__malloc_lock>
 8005d12:	6833      	ldr	r3, [r6, #0]
 8005d14:	461c      	mov	r4, r3
 8005d16:	bb34      	cbnz	r4, 8005d66 <_malloc_r+0x82>
 8005d18:	4629      	mov	r1, r5
 8005d1a:	4638      	mov	r0, r7
 8005d1c:	f7ff ffc2 	bl	8005ca4 <sbrk_aligned>
 8005d20:	1c43      	adds	r3, r0, #1
 8005d22:	4604      	mov	r4, r0
 8005d24:	d14d      	bne.n	8005dc2 <_malloc_r+0xde>
 8005d26:	6834      	ldr	r4, [r6, #0]
 8005d28:	4626      	mov	r6, r4
 8005d2a:	2e00      	cmp	r6, #0
 8005d2c:	d140      	bne.n	8005db0 <_malloc_r+0xcc>
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	4631      	mov	r1, r6
 8005d32:	4638      	mov	r0, r7
 8005d34:	eb04 0803 	add.w	r8, r4, r3
 8005d38:	f000 f848 	bl	8005dcc <_sbrk_r>
 8005d3c:	4580      	cmp	r8, r0
 8005d3e:	d13a      	bne.n	8005db6 <_malloc_r+0xd2>
 8005d40:	6821      	ldr	r1, [r4, #0]
 8005d42:	3503      	adds	r5, #3
 8005d44:	1a6d      	subs	r5, r5, r1
 8005d46:	f025 0503 	bic.w	r5, r5, #3
 8005d4a:	3508      	adds	r5, #8
 8005d4c:	2d0c      	cmp	r5, #12
 8005d4e:	bf38      	it	cc
 8005d50:	250c      	movcc	r5, #12
 8005d52:	4629      	mov	r1, r5
 8005d54:	4638      	mov	r0, r7
 8005d56:	f7ff ffa5 	bl	8005ca4 <sbrk_aligned>
 8005d5a:	3001      	adds	r0, #1
 8005d5c:	d02b      	beq.n	8005db6 <_malloc_r+0xd2>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	442b      	add	r3, r5
 8005d62:	6023      	str	r3, [r4, #0]
 8005d64:	e00e      	b.n	8005d84 <_malloc_r+0xa0>
 8005d66:	6822      	ldr	r2, [r4, #0]
 8005d68:	1b52      	subs	r2, r2, r5
 8005d6a:	d41e      	bmi.n	8005daa <_malloc_r+0xc6>
 8005d6c:	2a0b      	cmp	r2, #11
 8005d6e:	d916      	bls.n	8005d9e <_malloc_r+0xba>
 8005d70:	1961      	adds	r1, r4, r5
 8005d72:	42a3      	cmp	r3, r4
 8005d74:	6025      	str	r5, [r4, #0]
 8005d76:	bf18      	it	ne
 8005d78:	6059      	strne	r1, [r3, #4]
 8005d7a:	6863      	ldr	r3, [r4, #4]
 8005d7c:	bf08      	it	eq
 8005d7e:	6031      	streq	r1, [r6, #0]
 8005d80:	5162      	str	r2, [r4, r5]
 8005d82:	604b      	str	r3, [r1, #4]
 8005d84:	4638      	mov	r0, r7
 8005d86:	f104 060b 	add.w	r6, r4, #11
 8005d8a:	f000 f8cf 	bl	8005f2c <__malloc_unlock>
 8005d8e:	f026 0607 	bic.w	r6, r6, #7
 8005d92:	1d23      	adds	r3, r4, #4
 8005d94:	1af2      	subs	r2, r6, r3
 8005d96:	d0b6      	beq.n	8005d06 <_malloc_r+0x22>
 8005d98:	1b9b      	subs	r3, r3, r6
 8005d9a:	50a3      	str	r3, [r4, r2]
 8005d9c:	e7b3      	b.n	8005d06 <_malloc_r+0x22>
 8005d9e:	6862      	ldr	r2, [r4, #4]
 8005da0:	42a3      	cmp	r3, r4
 8005da2:	bf0c      	ite	eq
 8005da4:	6032      	streq	r2, [r6, #0]
 8005da6:	605a      	strne	r2, [r3, #4]
 8005da8:	e7ec      	b.n	8005d84 <_malloc_r+0xa0>
 8005daa:	4623      	mov	r3, r4
 8005dac:	6864      	ldr	r4, [r4, #4]
 8005dae:	e7b2      	b.n	8005d16 <_malloc_r+0x32>
 8005db0:	4634      	mov	r4, r6
 8005db2:	6876      	ldr	r6, [r6, #4]
 8005db4:	e7b9      	b.n	8005d2a <_malloc_r+0x46>
 8005db6:	230c      	movs	r3, #12
 8005db8:	603b      	str	r3, [r7, #0]
 8005dba:	4638      	mov	r0, r7
 8005dbc:	f000 f8b6 	bl	8005f2c <__malloc_unlock>
 8005dc0:	e7a1      	b.n	8005d06 <_malloc_r+0x22>
 8005dc2:	6025      	str	r5, [r4, #0]
 8005dc4:	e7de      	b.n	8005d84 <_malloc_r+0xa0>
 8005dc6:	bf00      	nop
 8005dc8:	20000a38 	.word	0x20000a38

08005dcc <_sbrk_r>:
 8005dcc:	b538      	push	{r3, r4, r5, lr}
 8005dce:	4d06      	ldr	r5, [pc, #24]	; (8005de8 <_sbrk_r+0x1c>)
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	4604      	mov	r4, r0
 8005dd4:	4608      	mov	r0, r1
 8005dd6:	602b      	str	r3, [r5, #0]
 8005dd8:	f7ff fad8 	bl	800538c <_sbrk>
 8005ddc:	1c43      	adds	r3, r0, #1
 8005dde:	d102      	bne.n	8005de6 <_sbrk_r+0x1a>
 8005de0:	682b      	ldr	r3, [r5, #0]
 8005de2:	b103      	cbz	r3, 8005de6 <_sbrk_r+0x1a>
 8005de4:	6023      	str	r3, [r4, #0]
 8005de6:	bd38      	pop	{r3, r4, r5, pc}
 8005de8:	20000a40 	.word	0x20000a40

08005dec <__sread>:
 8005dec:	b510      	push	{r4, lr}
 8005dee:	460c      	mov	r4, r1
 8005df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005df4:	f000 f8a0 	bl	8005f38 <_read_r>
 8005df8:	2800      	cmp	r0, #0
 8005dfa:	bfab      	itete	ge
 8005dfc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8005e00:	181b      	addge	r3, r3, r0
 8005e02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e06:	bfac      	ite	ge
 8005e08:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e0a:	81a3      	strhlt	r3, [r4, #12]
 8005e0c:	bd10      	pop	{r4, pc}

08005e0e <__swrite>:
 8005e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e12:	461f      	mov	r7, r3
 8005e14:	898b      	ldrh	r3, [r1, #12]
 8005e16:	05db      	lsls	r3, r3, #23
 8005e18:	4605      	mov	r5, r0
 8005e1a:	460c      	mov	r4, r1
 8005e1c:	4616      	mov	r6, r2
 8005e1e:	d505      	bpl.n	8005e2c <__swrite+0x1e>
 8005e20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e24:	2302      	movs	r3, #2
 8005e26:	2200      	movs	r2, #0
 8005e28:	f000 f868 	bl	8005efc <_lseek_r>
 8005e2c:	89a3      	ldrh	r3, [r4, #12]
 8005e2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e36:	81a3      	strh	r3, [r4, #12]
 8005e38:	4632      	mov	r2, r6
 8005e3a:	463b      	mov	r3, r7
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e42:	f000 b817 	b.w	8005e74 <_write_r>

08005e46 <__sseek>:
 8005e46:	b510      	push	{r4, lr}
 8005e48:	460c      	mov	r4, r1
 8005e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e4e:	f000 f855 	bl	8005efc <_lseek_r>
 8005e52:	1c43      	adds	r3, r0, #1
 8005e54:	89a3      	ldrh	r3, [r4, #12]
 8005e56:	bf15      	itete	ne
 8005e58:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e62:	81a3      	strheq	r3, [r4, #12]
 8005e64:	bf18      	it	ne
 8005e66:	81a3      	strhne	r3, [r4, #12]
 8005e68:	bd10      	pop	{r4, pc}

08005e6a <__sclose>:
 8005e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e6e:	f000 b813 	b.w	8005e98 <_close_r>
	...

08005e74 <_write_r>:
 8005e74:	b538      	push	{r3, r4, r5, lr}
 8005e76:	4d07      	ldr	r5, [pc, #28]	; (8005e94 <_write_r+0x20>)
 8005e78:	4604      	mov	r4, r0
 8005e7a:	4608      	mov	r0, r1
 8005e7c:	4611      	mov	r1, r2
 8005e7e:	2200      	movs	r2, #0
 8005e80:	602a      	str	r2, [r5, #0]
 8005e82:	461a      	mov	r2, r3
 8005e84:	f7fe fdaa 	bl	80049dc <_write>
 8005e88:	1c43      	adds	r3, r0, #1
 8005e8a:	d102      	bne.n	8005e92 <_write_r+0x1e>
 8005e8c:	682b      	ldr	r3, [r5, #0]
 8005e8e:	b103      	cbz	r3, 8005e92 <_write_r+0x1e>
 8005e90:	6023      	str	r3, [r4, #0]
 8005e92:	bd38      	pop	{r3, r4, r5, pc}
 8005e94:	20000a40 	.word	0x20000a40

08005e98 <_close_r>:
 8005e98:	b538      	push	{r3, r4, r5, lr}
 8005e9a:	4d06      	ldr	r5, [pc, #24]	; (8005eb4 <_close_r+0x1c>)
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	4604      	mov	r4, r0
 8005ea0:	4608      	mov	r0, r1
 8005ea2:	602b      	str	r3, [r5, #0]
 8005ea4:	f7ff fa3d 	bl	8005322 <_close>
 8005ea8:	1c43      	adds	r3, r0, #1
 8005eaa:	d102      	bne.n	8005eb2 <_close_r+0x1a>
 8005eac:	682b      	ldr	r3, [r5, #0]
 8005eae:	b103      	cbz	r3, 8005eb2 <_close_r+0x1a>
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	bd38      	pop	{r3, r4, r5, pc}
 8005eb4:	20000a40 	.word	0x20000a40

08005eb8 <_fstat_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	4d07      	ldr	r5, [pc, #28]	; (8005ed8 <_fstat_r+0x20>)
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	4604      	mov	r4, r0
 8005ec0:	4608      	mov	r0, r1
 8005ec2:	4611      	mov	r1, r2
 8005ec4:	602b      	str	r3, [r5, #0]
 8005ec6:	f7ff fa38 	bl	800533a <_fstat>
 8005eca:	1c43      	adds	r3, r0, #1
 8005ecc:	d102      	bne.n	8005ed4 <_fstat_r+0x1c>
 8005ece:	682b      	ldr	r3, [r5, #0]
 8005ed0:	b103      	cbz	r3, 8005ed4 <_fstat_r+0x1c>
 8005ed2:	6023      	str	r3, [r4, #0]
 8005ed4:	bd38      	pop	{r3, r4, r5, pc}
 8005ed6:	bf00      	nop
 8005ed8:	20000a40 	.word	0x20000a40

08005edc <_isatty_r>:
 8005edc:	b538      	push	{r3, r4, r5, lr}
 8005ede:	4d06      	ldr	r5, [pc, #24]	; (8005ef8 <_isatty_r+0x1c>)
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	4604      	mov	r4, r0
 8005ee4:	4608      	mov	r0, r1
 8005ee6:	602b      	str	r3, [r5, #0]
 8005ee8:	f7ff fa37 	bl	800535a <_isatty>
 8005eec:	1c43      	adds	r3, r0, #1
 8005eee:	d102      	bne.n	8005ef6 <_isatty_r+0x1a>
 8005ef0:	682b      	ldr	r3, [r5, #0]
 8005ef2:	b103      	cbz	r3, 8005ef6 <_isatty_r+0x1a>
 8005ef4:	6023      	str	r3, [r4, #0]
 8005ef6:	bd38      	pop	{r3, r4, r5, pc}
 8005ef8:	20000a40 	.word	0x20000a40

08005efc <_lseek_r>:
 8005efc:	b538      	push	{r3, r4, r5, lr}
 8005efe:	4d07      	ldr	r5, [pc, #28]	; (8005f1c <_lseek_r+0x20>)
 8005f00:	4604      	mov	r4, r0
 8005f02:	4608      	mov	r0, r1
 8005f04:	4611      	mov	r1, r2
 8005f06:	2200      	movs	r2, #0
 8005f08:	602a      	str	r2, [r5, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	f7ff fa30 	bl	8005370 <_lseek>
 8005f10:	1c43      	adds	r3, r0, #1
 8005f12:	d102      	bne.n	8005f1a <_lseek_r+0x1e>
 8005f14:	682b      	ldr	r3, [r5, #0]
 8005f16:	b103      	cbz	r3, 8005f1a <_lseek_r+0x1e>
 8005f18:	6023      	str	r3, [r4, #0]
 8005f1a:	bd38      	pop	{r3, r4, r5, pc}
 8005f1c:	20000a40 	.word	0x20000a40

08005f20 <__malloc_lock>:
 8005f20:	4801      	ldr	r0, [pc, #4]	; (8005f28 <__malloc_lock+0x8>)
 8005f22:	f7ff be0b 	b.w	8005b3c <__retarget_lock_acquire_recursive>
 8005f26:	bf00      	nop
 8005f28:	20000a34 	.word	0x20000a34

08005f2c <__malloc_unlock>:
 8005f2c:	4801      	ldr	r0, [pc, #4]	; (8005f34 <__malloc_unlock+0x8>)
 8005f2e:	f7ff be06 	b.w	8005b3e <__retarget_lock_release_recursive>
 8005f32:	bf00      	nop
 8005f34:	20000a34 	.word	0x20000a34

08005f38 <_read_r>:
 8005f38:	b538      	push	{r3, r4, r5, lr}
 8005f3a:	4d07      	ldr	r5, [pc, #28]	; (8005f58 <_read_r+0x20>)
 8005f3c:	4604      	mov	r4, r0
 8005f3e:	4608      	mov	r0, r1
 8005f40:	4611      	mov	r1, r2
 8005f42:	2200      	movs	r2, #0
 8005f44:	602a      	str	r2, [r5, #0]
 8005f46:	461a      	mov	r2, r3
 8005f48:	f7ff f9ce 	bl	80052e8 <_read>
 8005f4c:	1c43      	adds	r3, r0, #1
 8005f4e:	d102      	bne.n	8005f56 <_read_r+0x1e>
 8005f50:	682b      	ldr	r3, [r5, #0]
 8005f52:	b103      	cbz	r3, 8005f56 <_read_r+0x1e>
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	bd38      	pop	{r3, r4, r5, pc}
 8005f58:	20000a40 	.word	0x20000a40

08005f5c <_init>:
 8005f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f5e:	bf00      	nop
 8005f60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f62:	bc08      	pop	{r3}
 8005f64:	469e      	mov	lr, r3
 8005f66:	4770      	bx	lr

08005f68 <_fini>:
 8005f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f6a:	bf00      	nop
 8005f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f6e:	bc08      	pop	{r3}
 8005f70:	469e      	mov	lr, r3
 8005f72:	4770      	bx	lr
