

================================================================
== Vitis HLS Report for 'gemver_Pipeline_VITIS_LOOP_14_1_loop_2'
================================================================
* Date:           Sun Jun 23 03:30:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65553|    65553|  0.328 ms|  0.328 ms|  65553|  65553|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1_loop_2  |    65551|    65551|        17|          1|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln201 = alloca i32 1"   --->   Operation 21 'alloca' 'add_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:13]   --->   Operation 23 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln13 = store i17 0, i17 %ii" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:13]   --->   Operation 31 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln14 = store i9 0, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 32 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln18 = store i9 0, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 33 'store' 'store_ln18' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.65>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 35 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.12ns)   --->   "%icmp_ln14 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 36 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.12ns)   --->   "%add_ln14 = add i17 %indvar_flatten_load, i17 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 37 'add' 'add_ln14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc17, void %for.inc41.preheader.exitStub" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 38 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.90ns)   --->   "%icmp_ln18 = icmp_eq  i9 %j_load, i9 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 41 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%select_ln13 = select i1 %icmp_ln18, i9 0, i9 %j_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:13]   --->   Operation 42 'select' 'select_ln13' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.90ns)   --->   "%add_ln14_1 = add i9 %i_load, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 43 'add' 'add_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%select_ln14_1 = select i1 %icmp_ln18, i9 %add_ln14_1, i9 %i_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 44 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %select_ln14_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 45 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%u1_addr = getelementptr i32 %u1, i64 0, i64 %zext_ln14" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:15]   --->   Operation 46 'getelementptr' 'u1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.29ns)   --->   "%u1_load = load i8 %u1_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:15]   --->   Operation 47 'load' 'u1_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%u2_addr = getelementptr i32 %u2, i64 0, i64 %zext_ln14" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:16]   --->   Operation 48 'getelementptr' 'u2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%u2_load = load i8 %u2_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:16]   --->   Operation 49 'load' 'u2_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %select_ln13" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 50 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln18" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 51 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.29ns)   --->   "%v1_load = load i8 %v1_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 52 'load' 'v1_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln18" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 53 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%v2_load = load i8 %v2_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 54 'load' 'v2_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/1] (0.90ns)   --->   "%add_ln18 = add i9 %select_ln13, i9 1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 55 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln14 = store i17 %add_ln14, i17 %indvar_flatten" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 56 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_2 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln14 = store i9 %select_ln14_1, i9 %i" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 57 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln18 = store i9 %add_ln18, i9 %j" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 59 [1/2] (1.29ns)   --->   "%u1_load = load i8 %u1_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:15]   --->   Operation 59 'load' 'u1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/2] (1.29ns)   --->   "%u2_load = load i8 %u2_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:16]   --->   Operation 60 'load' 'u2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 61 [1/2] (1.29ns)   --->   "%v1_load = load i8 %v1_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 61 'load' 'v1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/2] (1.29ns)   --->   "%v2_load = load i8 %v2_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 62 'load' 'v2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%u11 = bitcast i32 %u1_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:15]   --->   Operation 63 'bitcast' 'u11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%u22 = bitcast i32 %u2_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:16]   --->   Operation 64 'bitcast' 'u22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %v1_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 65 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [4/4] (2.78ns)   --->   "%mul = fmul i32 %u11, i32 %bitcast_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 66 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %v2_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 67 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [4/4] (2.78ns)   --->   "%mul1 = fmul i32 %u22, i32 %bitcast_ln19_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 68 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 69 [3/4] (2.78ns)   --->   "%mul = fmul i32 %u11, i32 %bitcast_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 69 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [3/4] (2.78ns)   --->   "%mul1 = fmul i32 %u22, i32 %bitcast_ln19_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 70 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 71 [2/4] (2.78ns)   --->   "%mul = fmul i32 %u11, i32 %bitcast_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 71 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [2/4] (2.78ns)   --->   "%mul1 = fmul i32 %u22, i32 %bitcast_ln19_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 72 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 73 [1/4] (2.78ns)   --->   "%mul = fmul i32 %u11, i32 %bitcast_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 73 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/4] (2.78ns)   --->   "%mul1 = fmul i32 %u22, i32 %bitcast_ln19_1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 74 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 75 [5/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 75 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 76 [4/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 76 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 77 [3/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 77 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%add_ln201_load = load i17 %add_ln201" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 78 'load' 'add_ln201_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%ii_load = load i17 %ii" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 79 'load' 'ii_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.32ns)   --->   "%select_ln14 = select i1 %icmp_ln18, i17 %add_ln201_load, i17 %ii_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 80 'select' 'select_ln14' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i17 %select_ln14" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:14]   --->   Operation 81 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i9 %select_ln13" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 82 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (1.12ns)   --->   "%add_ln19 = add i16 %zext_ln18_1, i16 %trunc_ln14" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 84 'add' 'add_ln19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %add_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 85 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln19" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 86 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [2/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 87 'load' 'A_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_11 : Operation 88 [1/1] (1.12ns)   --->   "%add_ln20 = add i17 %select_ln14, i17 256" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:20]   --->   Operation 88 'add' 'add_ln20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.46ns)   --->   "%store_ln13 = store i17 %select_ln14, i17 %ii" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:13]   --->   Operation 89 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln20 = store i17 %add_ln20, i17 %add_ln201" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:20]   --->   Operation 90 'store' 'store_ln20' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 91 [1/5] (3.57ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 91 'fadd' 'add' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/2] (1.29ns)   --->   "%A_load = load i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 92 'load' 'A_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %A_load" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 93 'bitcast' 'bitcast_ln19_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [5/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 94 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 95 [4/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 95 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 96 [3/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 96 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 97 [2/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 97 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 98 [1/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln19_2, i32 %add" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 98 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_1_loop_2_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 101 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %add1" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 102 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (1.29ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_3, i16 %A_addr" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:19]   --->   Operation 103 'store' 'store_ln19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [HLS-benchmarks/C-Slow/gemver/gemver.cpp:18]   --->   Operation 104 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110000000000000000]
add_ln201             (alloca           ) [ 0111111111110000000]
i                     (alloca           ) [ 0110000000000000000]
ii                    (alloca           ) [ 0111111111110000000]
indvar_flatten        (alloca           ) [ 0110000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
store_ln13            (store            ) [ 0000000000000000000]
store_ln14            (store            ) [ 0000000000000000000]
store_ln18            (store            ) [ 0000000000000000000]
br_ln0                (br               ) [ 0000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000]
icmp_ln14             (icmp             ) [ 0111111111111111110]
add_ln14              (add              ) [ 0000000000000000000]
br_ln14               (br               ) [ 0000000000000000000]
j_load                (load             ) [ 0000000000000000000]
i_load                (load             ) [ 0000000000000000000]
icmp_ln18             (icmp             ) [ 0101111111110000000]
select_ln13           (select           ) [ 0101111111110000000]
add_ln14_1            (add              ) [ 0000000000000000000]
select_ln14_1         (select           ) [ 0000000000000000000]
zext_ln14             (zext             ) [ 0000000000000000000]
u1_addr               (getelementptr    ) [ 0101000000000000000]
u2_addr               (getelementptr    ) [ 0101000000000000000]
zext_ln18             (zext             ) [ 0000000000000000000]
v1_addr               (getelementptr    ) [ 0101000000000000000]
v2_addr               (getelementptr    ) [ 0101000000000000000]
add_ln18              (add              ) [ 0000000000000000000]
store_ln14            (store            ) [ 0000000000000000000]
store_ln14            (store            ) [ 0000000000000000000]
store_ln18            (store            ) [ 0000000000000000000]
u1_load               (load             ) [ 0100100000000000000]
u2_load               (load             ) [ 0100100000000000000]
v1_load               (load             ) [ 0100100000000000000]
v2_load               (load             ) [ 0100100000000000000]
u11                   (bitcast          ) [ 0100011100000000000]
u22                   (bitcast          ) [ 0100011100000000000]
bitcast_ln19          (bitcast          ) [ 0100011100000000000]
bitcast_ln19_1        (bitcast          ) [ 0100011100000000000]
mul                   (fmul             ) [ 0100000011111000000]
mul1                  (fmul             ) [ 0100000011111000000]
add_ln201_load        (load             ) [ 0000000000000000000]
ii_load               (load             ) [ 0000000000000000000]
select_ln14           (select           ) [ 0000000000000000000]
trunc_ln14            (trunc            ) [ 0000000000000000000]
zext_ln18_1           (zext             ) [ 0000000000000000000]
add_ln19              (add              ) [ 0000000000000000000]
zext_ln19             (zext             ) [ 0000000000000000000]
A_addr                (getelementptr    ) [ 0100000000001111111]
add_ln20              (add              ) [ 0000000000000000000]
store_ln13            (store            ) [ 0000000000000000000]
store_ln20            (store            ) [ 0000000000000000000]
add                   (fadd             ) [ 0100000000000111110]
A_load                (load             ) [ 0100000000000100000]
bitcast_ln19_2        (bitcast          ) [ 0100000000000011110]
add1                  (fadd             ) [ 0100000000000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000]
specpipeline_ln18     (specpipeline     ) [ 0000000000000000000]
bitcast_ln19_3        (bitcast          ) [ 0000000000000000000]
store_ln19            (store            ) [ 0000000000000000000]
br_ln18               (br               ) [ 0000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_14_1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="add_ln201_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="17" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln201/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="ii_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="u1_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u1_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u1_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="u2_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u2_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u2_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="v2_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v2_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="A_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="7"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/11 store_ln19/18 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="17" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln13_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="17" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln14_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="9" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln18_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="17" slack="1"/>
<pin id="175" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln14_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="17" slack="0"/>
<pin id="178" dir="0" index="1" bw="17" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln14_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="1"/>
<pin id="190" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="1"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln18_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln13_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln14_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln14_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="9" slack="0"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln14_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln18_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln18_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln14_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="0"/>
<pin id="242" dir="0" index="1" bw="17" slack="1"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln14_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="1"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln18_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="u11_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="u11/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="u22_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="u22/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="bitcast_ln19_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="bitcast_ln19_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln201_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="10"/>
<pin id="273" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln201_load/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="ii_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="17" slack="10"/>
<pin id="276" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_load/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln14_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="9"/>
<pin id="279" dir="0" index="1" bw="17" slack="0"/>
<pin id="280" dir="0" index="2" bw="17" slack="0"/>
<pin id="281" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/11 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln14_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="0"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/11 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln18_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="9"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln19_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln19_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln20_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln13_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="0" index="1" bw="17" slack="10"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln20_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="17" slack="0"/>
<pin id="315" dir="0" index="1" bw="17" slack="10"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="bitcast_ln19_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_2/13 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bitcast_ln19_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_3/18 "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="333" class="1005" name="add_ln201_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="17" slack="10"/>
<pin id="335" dir="1" index="1" bw="17" slack="10"/>
</pin_list>
<bind>
<opset="add_ln201 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="346" class="1005" name="ii_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="17" slack="0"/>
<pin id="348" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="353" class="1005" name="indvar_flatten_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="17" slack="0"/>
<pin id="355" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln14_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="15"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln18_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="9"/>
<pin id="366" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="369" class="1005" name="select_ln13_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="9"/>
<pin id="371" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="374" class="1005" name="u1_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="u1_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="u2_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="u2_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="v1_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="v2_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v2_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="u1_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="u2_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u2_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="v1_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="v2_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="u11_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u11 "/>
</bind>
</comp>

<comp id="419" class="1005" name="u22_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u22 "/>
</bind>
</comp>

<comp id="424" class="1005" name="bitcast_ln19_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

<comp id="429" class="1005" name="bitcast_ln19_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="mul_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="439" class="1005" name="mul1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="A_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="add_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="455" class="1005" name="A_load_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="460" class="1005" name="bitcast_ln19_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="add1_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="120" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="188" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="191" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="194" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="191" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="231"><net_src comp="200" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="238"><net_src comp="200" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="182" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="214" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="234" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="270"><net_src comp="267" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="306"><net_src comp="277" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="277" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="302" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="329"><net_src comp="48" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="336"><net_src comp="52" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="342"><net_src comp="56" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="349"><net_src comp="60" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="356"><net_src comp="64" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="363"><net_src comp="176" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="194" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="372"><net_src comp="200" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="377"><net_src comp="68" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="382"><net_src comp="81" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="387"><net_src comp="94" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="392"><net_src comp="107" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="397"><net_src comp="75" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="402"><net_src comp="88" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="407"><net_src comp="101" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="412"><net_src comp="114" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="417"><net_src comp="255" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="422"><net_src comp="259" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="427"><net_src comp="263" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="432"><net_src comp="267" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="437"><net_src comp="145" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="442"><net_src comp="149" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="447"><net_src comp="120" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="453"><net_src comp="137" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="458"><net_src comp="127" pin="7"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="463"><net_src comp="318" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="468"><net_src comp="141" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="322" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {18 }
 - Input state : 
	Port: gemver_Pipeline_VITIS_LOOP_14_1_loop_2 : u1 | {2 3 }
	Port: gemver_Pipeline_VITIS_LOOP_14_1_loop_2 : u2 | {2 3 }
	Port: gemver_Pipeline_VITIS_LOOP_14_1_loop_2 : v1 | {2 3 }
	Port: gemver_Pipeline_VITIS_LOOP_14_1_loop_2 : v2 | {2 3 }
	Port: gemver_Pipeline_VITIS_LOOP_14_1_loop_2 : A | {11 12 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln13 : 1
		store_ln14 : 1
		store_ln18 : 1
	State 2
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
		icmp_ln18 : 1
		select_ln13 : 2
		add_ln14_1 : 1
		select_ln14_1 : 2
		zext_ln14 : 3
		u1_addr : 4
		u1_load : 5
		u2_addr : 4
		u2_load : 5
		zext_ln18 : 3
		v1_addr : 4
		v1_load : 5
		v2_addr : 4
		v2_load : 5
		add_ln18 : 3
		store_ln14 : 2
		store_ln14 : 3
		store_ln18 : 4
	State 3
	State 4
		mul : 1
		mul1 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		select_ln14 : 1
		trunc_ln14 : 2
		add_ln19 : 3
		zext_ln19 : 4
		A_addr : 5
		A_load : 6
		add_ln20 : 2
		store_ln13 : 2
		store_ln20 : 3
	State 12
	State 13
		add1 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln19 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_137      |    2    |   205   |   219   |
|          |      grp_fu_141      |    2    |   205   |   219   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_145      |    3    |   143   |    78   |
|          |      grp_fu_149      |    3    |   143   |    78   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln14_fu_182   |    0    |    0    |    24   |
|          |   add_ln14_1_fu_208  |    0    |    0    |    16   |
|    add   |    add_ln18_fu_234   |    0    |    0    |    16   |
|          |    add_ln19_fu_291   |    0    |    0    |    23   |
|          |    add_ln20_fu_302   |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln14_fu_176   |    0    |    0    |    24   |
|          |   icmp_ln18_fu_194   |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln13_fu_200  |    0    |    0    |    9    |
|  select  | select_ln14_1_fu_214 |    0    |    0    |    9    |
|          |  select_ln14_fu_277  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln14_fu_222   |    0    |    0    |    0    |
|   zext   |   zext_ln18_fu_228   |    0    |    0    |    0    |
|          |  zext_ln18_1_fu_288  |    0    |    0    |    0    |
|          |   zext_ln19_fu_297   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln14_fu_284  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    10   |   696   |   772   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_444    |   16   |
|    A_load_reg_455    |   32   |
|     add1_reg_465     |   32   |
|   add_ln201_reg_333  |   17   |
|      add_reg_450     |   32   |
|bitcast_ln19_1_reg_429|   32   |
|bitcast_ln19_2_reg_460|   32   |
| bitcast_ln19_reg_424 |   32   |
|       i_reg_339      |    9   |
|   icmp_ln14_reg_360  |    1   |
|   icmp_ln18_reg_364  |    1   |
|      ii_reg_346      |   17   |
|indvar_flatten_reg_353|   17   |
|       j_reg_326      |    9   |
|     mul1_reg_439     |   32   |
|      mul_reg_434     |   32   |
|  select_ln13_reg_369 |    9   |
|      u11_reg_414     |   32   |
|    u1_addr_reg_374   |    8   |
|    u1_load_reg_394   |   32   |
|      u22_reg_419     |   32   |
|    u2_addr_reg_379   |    8   |
|    u2_load_reg_399   |   32   |
|    v1_addr_reg_384   |    8   |
|    v1_load_reg_404   |   32   |
|    v2_addr_reg_389   |    8   |
|    v2_load_reg_409   |   32   |
+----------------------+--------+
|         Total        |   576  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_127 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_141    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_145    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_145    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_149    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_149    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   384  ||   4.6   ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   696  |   772  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   90   |
|  Register |    -   |    -   |   576  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    4   |  1272  |   862  |
+-----------+--------+--------+--------+--------+
