#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jan 19 00:52:20 2020
# Process ID: 11896
# Current directory: C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10828 C:\Users\Manuel\xilinx-workspace\EC24\SINCRONO\SINCRONO.xpr
# Log file: C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/vivado.log
# Journal file: C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 851.234 ; gain = 128.313
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 977.191 ; gain = 108.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/Manuel/xilinx-workspace/EC24/SRC/TOP.vhd:52]
	Parameter N bound to: 67108864 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/.Xil/Vivado-11896-Hugh-PC/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'CD4RE' [C:/Users/Manuel/xilinx-workspace/EC24/SRC/CD4RE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CD4RE' (1#1) [C:/Users/Manuel/xilinx-workspace/EC24/SRC/CD4RE.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/Manuel/xilinx-workspace/EC24/SRC/TOP.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'CAT_reg' in module 'TOP' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/Manuel/xilinx-workspace/EC24/SRC/TOP.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'TOP' (2#1) [C:/Users/Manuel/xilinx-workspace/EC24/SRC/TOP.vhd:52]
WARNING: [Synth 8-3917] design TOP has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[11] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[9] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[7] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[4] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design TOP has port LED[0] driven by constant 0
WARNING: [Synth 8-3331] design TOP has unconnected port SW[11]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[10]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[9]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[8]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[7]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[6]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[5]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[4]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[3]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[2]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[1]
WARNING: [Synth 8-3331] design TOP has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.191 ; gain = 150.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.191 ; gain = 150.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.191 ; gain = 150.664
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'MMCM0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Manuel/xilinx-workspace/EC24/SRC/Basys3_GPIO.xdc]
Finished Parsing XDC File [C:/Users/Manuel/xilinx-workspace/EC24/SRC/Basys3_GPIO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1347.246 ; gain = 478.719
18 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1347.246 ; gain = 478.719
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
"xvhdl --incr --relax -prj TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel/xilinx-workspace/EC24/SRC/CD4RE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CD4RE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Manuel/xilinx-workspace/EC24/SRC/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 6b44ac4a1e3648ca80565627662d3fda --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture behavioral of entity xil_defaultlib.CD4RE [cd4re_default]
Compiling architecture behavioral of entity xil_defaultlib.top
Built simulation snapshot TOP_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1358.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1375.496 ; gain = 17.387
cd C:/Users/Manuel/xilinx-workspace/EC24/SRC/
source mmcm.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK} -name CLK
# add_wave {/TOP/reset_in} -name reset_in
# add_wave {{/TOP/MCLK}} 
# add_wave {{/TOP/locked}} 
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/reset_in} -radix hex {0 0ns}
# run 50ns
# add_force {/TOP/reset_in} -radix hex {1 0ns} {0 100ns}
# run 800ns
source mmcm.tcl
# restart
INFO: [Simtcl 6-17] Simulation restarted
# add_wave {/TOP/CLK} -name CLK
# add_wave {/TOP/reset_in} -name reset_in
# add_wave {{/TOP/MCLK}} 
# add_wave {{/TOP/locked}} 
# add_force {/TOP/CLK} -radix bin {0 0ns} {1 5ns} -repeat_every 10ns
# add_force {/TOP/reset_in} -radix hex {0 0ns}
# run 50ns
# add_force {/TOP/reset_in} -radix hex {1 0ns} {0 100ns}
# run 800ns
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'MMCM0'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'MMCM0/inst'
Finished Parsing XDC File [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'MMCM0/inst'
Parsing XDC File [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'MMCM0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2005.703 ; gain = 545.652
Finished Parsing XDC File [c:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'MMCM0/inst'
Parsing XDC File [C:/Users/Manuel/xilinx-workspace/EC24/SRC/Basys3_GPIO.xdc]
Finished Parsing XDC File [C:/Users/Manuel/xilinx-workspace/EC24/SRC/Basys3_GPIO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2005.703 ; gain = 627.875
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.runs/synth_2

launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Sun Jan 19 01:13:06 2020] Launched synth_2...
Run output will be captured here: C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.runs/synth_2/runme.log
[Sun Jan 19 01:13:06 2020] Launched impl_2...
Run output will be captured here: C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.runs/synth_2

launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Sun Jan 19 01:14:08 2020] Launched synth_2...
Run output will be captured here: C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.runs/synth_2/runme.log
[Sun Jan 19 01:14:08 2020] Launched impl_2...
Run output will be captured here: C:/Users/Manuel/xilinx-workspace/EC24/SINCRONO/SINCRONO.runs/impl_2/runme.log
close_design
open_run impl_2
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2018.914 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2018.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 01:30:31 2020...
