

================================================================
== Vitis HLS Report for 'Primal_Constr'
================================================================
* Date:           Fri Jan  9 14:30:11 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                               |                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |            Instance           |           Module           |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |projNeg28_U0                   |projNeg28                   |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |scale_and_twoNormSquared29_U0  |scale_and_twoNormSquared29  |        ?|        ?|         ?|         ?|    ?|    ?|                                             no|
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       12|     -|
|FIFO                 |        -|      -|        5|      266|     -|
|Instance             |        -|     96|    22536|    25417|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       16|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     96|    22543|    25711|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      2|        1|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-------+-------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------+----------------------------+---------+----+-------+-------+-----+
    |projNeg28_U0                   |projNeg28                   |        0|   0|   1524|   1497|    0|
    |scale_and_twoNormSquared29_U0  |scale_and_twoNormSquared29  |        0|  96|  21012|  23920|    0|
    +-------------------------------+----------------------------+---------+----+-------+-------+-----+
    |Total                          |                            |        0|  96|  22536|  25417|    0|
    +-------------------------------+----------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |primalInfeasBound_fifo_i_U  |        0|  5|   0|    -|     3|  512|     1536|
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |Total                       |        0|  5|   0|    0|     3|  512|     1536|
    +----------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                   |       and|   0|  0|   2|           1|           1|
    |projNeg28_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |scale_and_twoNormSquared29_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_projNeg28_U0_ap_ready                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_scale_and_twoNormSquared29_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  12|           6|           6|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_projNeg28_U0_ap_ready                   |   8|          2|    1|          2|
    |ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready  |   8|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  16|          4|    2|          4|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_projNeg28_U0_ap_ready                   |  1|   0|    1|          0|
    |ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               |  2|   0|    2|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|primalInfeasConstr_SVfifo_i_dout     |   in|  512|     ap_fifo|  primalInfeasConstr_SVfifo_i|       pointer|
|primalInfeasConstr_SVfifo_i_empty_n  |   in|    1|     ap_fifo|  primalInfeasConstr_SVfifo_i|       pointer|
|primalInfeasConstr_SVfifo_i_read     |  out|    1|     ap_fifo|  primalInfeasConstr_SVfifo_i|       pointer|
|m_axi_gmem8_AWVALID                  |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWREADY                  |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWADDR                   |  out|   64|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWID                     |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWLEN                    |  out|   32|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWSIZE                   |  out|    3|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWBURST                  |  out|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWLOCK                   |  out|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWCACHE                  |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWPROT                   |  out|    3|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWQOS                    |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWREGION                 |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWUSER                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WVALID                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WREADY                   |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WDATA                    |  out|  512|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WSTRB                    |  out|   64|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WLAST                    |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WID                      |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WUSER                    |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARVALID                  |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARREADY                  |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARADDR                   |  out|   64|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARID                     |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARLEN                    |  out|   32|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARSIZE                   |  out|    3|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARBURST                  |  out|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARLOCK                   |  out|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARCACHE                  |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARPROT                   |  out|    3|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARQOS                    |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARREGION                 |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARUSER                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RVALID                   |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RREADY                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RDATA                    |   in|  512|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RLAST                    |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RID                      |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RFIFONUM                 |   in|   13|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RUSER                    |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RRESP                    |   in|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BVALID                   |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BREADY                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BRESP                    |   in|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BID                      |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BUSER                    |   in|    1|       m_axi|                        gmem8|       pointer|
|rowScale                             |   in|   64|     ap_none|                     rowScale|        scalar|
|rowScale_ap_vld                      |   in|    1|     ap_none|                     rowScale|        scalar|
|problem_nEqs                         |   in|   32|     ap_none|                 problem_nEqs|        scalar|
|problem_nEqs_ap_vld                  |   in|    1|     ap_none|                 problem_nEqs|        scalar|
|p_read                               |   in|   32|     ap_none|                       p_read|        scalar|
|p_read_ap_vld                        |   in|    1|     ap_none|                       p_read|        scalar|
|ifScaled                             |   in|   32|     ap_none|                     ifScaled|        scalar|
|ifScaled_ap_vld                      |   in|    1|     ap_none|                     ifScaled|        scalar|
|pConstrResSq_i                       |  out|   64|     ap_none|               pConstrResSq_i|       pointer|
|pConstrResSq_i_ap_vld                |  out|    1|     ap_none|               pConstrResSq_i|       pointer|
|ap_clk                               |   in|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_23 = muxlogic"   --->   Operation 5 'muxlogic' 'muxLogicCE_to_p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_23 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 6 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_problem_nEqs_read = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%problem_nEqs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %problem_nEqs"   --->   Operation 8 'read' 'problem_nEqs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%primalInfeasBound_fifo_i = alloca i64 1"   --->   Operation 9 'alloca' 'primalInfeasBound_fifo_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 3> <FIFO>
ST_1 : Operation 10 [2/2] (2.02ns)   --->   "%call_ln19 = call void @projNeg28, i32 %problem_nEqs_read, i512 %primalInfeasConstr_SVfifo_i, i512 %primalInfeasBound_fifo_i, i32 %p_read_23" [./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 10 'call' 'call_ln19' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln19 = call void @projNeg28, i32 %problem_nEqs_read, i512 %primalInfeasConstr_SVfifo_i, i512 %primalInfeasBound_fifo_i, i32 %p_read_23" [./Compute_Dual_Infeasibility.hpp:19->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 11 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 12 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled"   --->   Operation 13 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_rowScale_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_rowScale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%rowScale_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rowScale"   --->   Operation 15 'read' 'rowScale_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (2.11ns)   --->   "%call_ln21 = call void @scale_and_twoNormSquared29, i512 %gmem8, i64 %rowScale_read, i512 %primalInfeasBound_fifo_i, i64 %pConstrResSq_i, i32 %p_read_23, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:21->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 16 'call' 'call_ln21' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln14 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./Compute_Dual_Infeasibility.hpp:14->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasConstr_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem8, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_37, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @primalInfeasBound_fifo_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %primalInfeasBound_fifo_i, i512 %primalInfeasBound_fifo_i"   --->   Operation 20 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln21 = call void @scale_and_twoNormSquared29, i512 %gmem8, i64 %rowScale_read, i512 %primalInfeasBound_fifo_i, i64 %pConstrResSq_i, i32 %p_read_23, i32 %ifScaled_read" [./Compute_Dual_Infeasibility.hpp:21->./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 22 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln174 = ret" [./Compute_Dual_Infeasibility.hpp:174->Infeasi_Res_S2.cpp:111]   --->   Operation 23 'ret' 'ret_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ primalInfeasConstr_SVfifo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ rowScale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ problem_nEqs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifScaled]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pConstrResSq_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
muxLogicCE_to_p_read_23         (muxlogic            ) [ 00000]
p_read_23                       (read                ) [ 00111]
muxLogicCE_to_problem_nEqs_read (muxlogic            ) [ 00000]
problem_nEqs_read               (read                ) [ 00100]
primalInfeasBound_fifo_i        (alloca              ) [ 01111]
call_ln19                       (call                ) [ 00000]
muxLogicCE_to_ifScaled_read     (muxlogic            ) [ 00000]
ifScaled_read                   (read                ) [ 00001]
muxLogicCE_to_rowScale_read     (muxlogic            ) [ 00000]
rowScale_read                   (read                ) [ 00001]
specdataflowpipeline_ln14       (specdataflowpipeline) [ 00000]
specinterface_ln0               (specinterface       ) [ 00000]
specinterface_ln0               (specinterface       ) [ 00000]
empty                           (specchannel         ) [ 00000]
specinterface_ln0               (specinterface       ) [ 00000]
call_ln21                       (call                ) [ 00000]
ret_ln174                       (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="primalInfeasConstr_SVfifo_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasConstr_SVfifo_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rowScale">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowScale"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="problem_nEqs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="problem_nEqs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ifScaled">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifScaled"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pConstrResSq_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pConstrResSq_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projNeg28"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_and_twoNormSquared29"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="primalInfeasBound_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="primalInfeasBound_fifo_i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="primalInfeasBound_fifo_i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_23_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="problem_nEqs_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="problem_nEqs_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ifScaled_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifScaled_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rowScale_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowScale_read/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_projNeg28_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="512" slack="0"/>
<pin id="88" dir="0" index="3" bw="512" slack="0"/>
<pin id="89" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_scale_and_twoNormSquared29_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="512" slack="0"/>
<pin id="98" dir="0" index="2" bw="64" slack="0"/>
<pin id="99" dir="0" index="3" bw="512" slack="2"/>
<pin id="100" dir="0" index="4" bw="64" slack="0"/>
<pin id="101" dir="0" index="5" bw="32" slack="2"/>
<pin id="102" dir="0" index="6" bw="32" slack="0"/>
<pin id="103" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_23/1 muxLogicCE_to_ifScaled_read/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_problem_nEqs_read/1 muxLogicCE_to_rowScale_read/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="p_read_23_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_23 "/>
</bind>
</comp>

<comp id="119" class="1005" name="problem_nEqs_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="problem_nEqs_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="primalInfeasBound_fifo_i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="512" slack="0"/>
<pin id="126" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="primalInfeasBound_fifo_i "/>
</bind>
</comp>

<comp id="130" class="1005" name="ifScaled_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ifScaled_read "/>
</bind>
</comp>

<comp id="135" class="1005" name="rowScale_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rowScale_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="66" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="94"><net_src comp="60" pin="2"/><net_sink comp="84" pin=4"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="78" pin="2"/><net_sink comp="95" pin=2"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="108"><net_src comp="72" pin="2"/><net_sink comp="95" pin=6"/></net>

<net id="116"><net_src comp="60" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="95" pin=5"/></net>

<net id="122"><net_src comp="66" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="127"><net_src comp="56" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="95" pin=3"/></net>

<net id="133"><net_src comp="72" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="95" pin=6"/></net>

<net id="138"><net_src comp="78" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem8 | {}
	Port: pConstrResSq_i | {3 4 }
 - Input state : 
	Port: Primal_Constr : primalInfeasConstr_SVfifo_i | {1 2 }
	Port: Primal_Constr : gmem8 | {3 4 }
	Port: Primal_Constr : rowScale | {3 }
	Port: Primal_Constr : problem_nEqs | {1 }
	Port: Primal_Constr : p_read | {1 }
	Port: Primal_Constr : ifScaled | {3 }
  - Chain level:
	State 1
		call_ln19 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   |          grp_projNeg28_fu_84         |    0    |    0    |   1504  |   1391  |
|          | grp_scale_and_twoNormSquared29_fu_95 |    96   |  26.236 |  23369  |  15502  |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |         p_read_23_read_fu_60         |    0    |    0    |    0    |    0    |
|   read   |     problem_nEqs_read_read_fu_66     |    0    |    0    |    0    |    0    |
|          |       ifScaled_read_read_fu_72       |    0    |    0    |    0    |    0    |
|          |       rowScale_read_read_fu_78       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
| muxlogic |              grp_fu_109              |    0    |    0    |    0    |    0    |
|          |              grp_fu_111              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    96   |  26.236 |  24873  |  16893  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      ifScaled_read_reg_130     |   32   |
|        p_read_23_reg_113       |   32   |
|primalInfeasBound_fifo_i_reg_124|   512  |
|    problem_nEqs_read_reg_119   |   32   |
|      rowScale_read_reg_135     |   64   |
+--------------------------------+--------+
|              Total             |   672  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------||---------|
|          grp_projNeg28_fu_84         |  p1  |   2  |  32  |   64   ||    0    ||    32   |
|          grp_projNeg28_fu_84         |  p4  |   2  |  32  |   64   ||    0    ||    32   |
| grp_scale_and_twoNormSquared29_fu_95 |  p2  |   2  |  64  |   128  ||    0    ||    64   |
| grp_scale_and_twoNormSquared29_fu_95 |  p6  |   2  |  32  |   64   ||    0    ||    32   |
|--------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Total                |      |      |      |   320  ||  1.657  ||    0    ||   160   |
|--------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   96   |   26   |  24873 |  16893 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   160  |
|  Register |    -   |    -   |   672  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   96   |   27   |  25545 |  17053 |
+-----------+--------+--------+--------+--------+
