

================================================================
== Synthesis Summary Report of 'ALU'
================================================================
+ General Information: 
    * Date:           Tue Sep 16 03:06:40 2025
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        alu
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu5eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |            |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ ALU   |     -|  3.57|        0|   0.000|         -|        1|     -|        no|     -|   -|  182 (~0%)|  1108 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+--------------------------+-----------------+
| Interface     | Register    | Offset | Width | Access | Description              | Bit Fields      |
+---------------+-------------+--------+-------+--------+--------------------------+-----------------+
| s_axi_control | a           | 0x10   | 32    | W      | Data signal of a         |                 |
| s_axi_control | b           | 0x18   | 32    | W      | Data signal of b         |                 |
| s_axi_control | op          | 0x20   | 32    | W      | Data signal of op        |                 |
| s_axi_control | result      | 0x28   | 32    | R      | Data signal of result    |                 |
| s_axi_control | result_ctrl | 0x2c   | 32    | R      | Control signal of result | 0=result_ap_vld |
+---------------+-------------+--------+-------+--------+--------------------------+-----------------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| b        | in        | int      |
| op       | in        | int      |
| result   | out       | int&     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+---------------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                               |
+----------+---------------+----------+---------------------------------------+
| a        | s_axi_control | register | name=a offset=0x10 range=32           |
| b        | s_axi_control | register | name=b offset=0x18 range=32           |
| op       | s_axi_control | register | name=op offset=0x20 range=32          |
| result   | s_axi_control | register | name=result offset=0x28 range=32      |
| result   | s_axi_control | register | name=result_ctrl offset=0x2c range=32 |
+----------+---------------+----------+---------------------------------------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + ALU                | 0   |        |          |     |        |         |
|   sub_ln30_fu_205_p2 |     |        | sub_ln30 | sub | fabric | 0       |
|   add_ln29_fu_212_p2 |     |        | add_ln29 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + ALU             |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+---------------------------+
| Type      | Options                  | Location                  |
+-----------+--------------------------+---------------------------+
| interface | ap_ctrl_none port=return | alu.cpp:22 in alu, return |
| interface | s_axilite port=a         | alu.cpp:23 in alu, a      |
| interface | s_axilite port=b         | alu.cpp:24 in alu, b      |
| interface | s_axilite port=op        | alu.cpp:25 in alu, op     |
| interface | s_axilite port=result    | alu.cpp:26 in alu, result |
+-----------+--------------------------+---------------------------+


