# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Lab 10.srcs/sim_1/new/Slow_Clk_sim.vhd" \

# Do not sort compile order
nosort
