// Seed: 4178630333
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output tri1 id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  assign id_2 = -1'b0 - id_6;
  assign id_4 = id_7 == -1;
endmodule
module module_2 #(
    parameter id_3 = 32'd26
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  input wire id_2;
  inout wand id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  logic [1 : id_3] id_4;
  ;
  wire id_5;
  ;
  assign id_3 = id_4;
  assign id_1 = -1 ? -1 : id_4;
endmodule
