{
  "name": "ostd::arch::irq::chip::IrqChip::map_isa_pin_to",
  "span": "ostd/src/arch/x86/irq/chip/mod.rs:93:5: 97:31",
  "mir": "fn ostd::arch::irq::chip::IrqChip::map_isa_pin_to(_1: &arch::irq::chip::IrqChip, _2: irq::top_half::IrqLine, _3: u8) -> core::result::Result<arch::irq::chip::MappedIrqLine, error::Error> {\n    let mut _0: core::result::Result<arch::irq::chip::MappedIrqLine, error::Error>;\n    let  _4: u32;\n    let mut _5: core::option::Option<u32>;\n    let mut _6: core::option::Option<&arch::irq::chip::IsaOverride>;\n    let mut _7: &mut core::slice::Iter<'_, arch::irq::chip::IsaOverride>;\n    let mut _8: core::slice::Iter<'_, arch::irq::chip::IsaOverride>;\n    let mut _9: &[arch::irq::chip::IsaOverride];\n    let mut _10: {closure@ostd/src/arch/x86/irq/chip/mod.rs:101:19: 101:33};\n    let mut _11: &u8;\n    let mut _12: u32;\n    let mut _13: alloc::boxed::Box<[arch::irq::chip::IsaOverride]>;\n    let mut _14: *const [arch::irq::chip::IsaOverride];\n    debug self => _1;\n    debug irq_line => _2;\n    debug isa_index => _3;\n    debug gsi_index => _4;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        StorageLive(_9);\n        _13 = ((*_1).1: alloc::boxed::Box<[arch::irq::chip::IsaOverride]>);\n        _14 = ((_13.0: core::ptr::Unique<[arch::irq::chip::IsaOverride]>).0: core::ptr::NonNull<[arch::irq::chip::IsaOverride]>) as *const [arch::irq::chip::IsaOverride];\n        _9 = &(*_14);\n        _8 = core::slice::<impl [arch::irq::chip::IsaOverride]>::iter(move _9) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _7 = &mut _8;\n        StorageDead(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = &_3;\n        _10 = {closure@ostd/src/arch/x86/irq/chip/mod.rs:101:19: 101:33}(move _11);\n        StorageDead(_11);\n        _6 = <core::slice::Iter<'_, arch::irq::chip::IsaOverride> as core::iter::Iterator>::find::<{closure@ostd/src/arch/x86/irq/chip/mod.rs:101:19: 101:33}>(move _7, move _10) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_10);\n        StorageDead(_7);\n        _5 = core::option::Option::<&arch::irq::chip::IsaOverride>::map::<u32, {closure@ostd/src/arch/x86/irq/chip/mod.rs:102:18: 102:32}>(move _6, ZeroSized: {closure@ostd/src/arch/x86/irq/chip/mod.rs:102:18: 102:32}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_6);\n        StorageLive(_12);\n        _12 = _3 as u32;\n        _4 = core::option::Option::<u32>::unwrap_or(move _5, move _12) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_12);\n        StorageDead(_5);\n        StorageDead(_8);\n        _0 = arch::irq::chip::IrqChip::map_gsi_pin_to(_1, _2, _4) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        return;\n    }\n}\n"
}