$HashRef = bless( {
                    'connection_num' => 'multi connection',
                    'name' => 'clk',
                    'description' => 'clock source',
                    'modules' => {
                                   'clk_socket' => {},
                                   'wb_master_socket' => {},
                                   'wb_slave_socket' => {},
                                   'reset_socket' => {}
                                 },
                    'ports' => {
                                 'clk_o' => {
                                              'outport_type' => 'concatenate',
                                              'connect_name' => 'clk_i',
                                              'name' => 'clk_o',
                                              'range' => '',
                                              'connect_type' => 'input',
                                              'connect_range' => '',
                                              'default_out' => 'Active low',
                                              'type' => 'output'
                                            }
                               },
                    'file_name' => '/home/alireza/Mywork/develop/gui/main/lib/verilog/bus.v',
                    'module_name' => 'clk_socket',
                    'type' => 'socket',
                    'category' => 'source'
                  }, 'intfc_gen' );
