[{"DBLP title": "Quality-Enhanced OLED Power Savings on Mobile Devices.", "DBLP authors": ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "year": 2019, "MAG papers": [{"PaperId": 2900520822, "PaperTitle": "quality enhanced oled power savings on mobile devices", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"academia sinica": 2.0, "national taiwan normal university": 1.0}}], "source": "ES"}, {"DBLP title": "Switching Predictive Control Using Reconfigurable State-Based Model.", "DBLP authors": ["Maral Amir", "Frank Vahid", "Tony Givargis"], "year": 2019, "MAG papers": [{"PaperId": 2901969984, "PaperTitle": "switching predictive control using reconfigurable state based model", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california riverside": 1.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Knowledge- and Simulation-Based Synthesis of Area-Efficient Passive Loop Filter Incremental Zoom-ADC for Built-In Self-Test Applications.", "DBLP authors": ["Osman Emir Erol", "Sule Ozev"], "year": 2019, "MAG papers": [{"PaperId": 2905668108, "PaperTitle": "knowledge and simulation based synthesis of area efficient passive loop filter incremental zoom adc for built in self test applications", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "SystemC-AMS Thermal Modeling for the Co-simulation of Functional and Extra-Functional Properties.", "DBLP authors": ["Yukai Chen", "Sara Vinco", "Enrico Macii", "Massimo Poncino"], "year": 2019, "MAG papers": [{"PaperId": 2905861723, "PaperTitle": "systemc ams thermal modeling for the co simulation of functional and extra functional properties", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Harvesting Row-Buffer Hits via Orchestrated Last-Level Cache and DRAM Scheduling for Heterogeneous Multicore Systems.", "DBLP authors": ["Yang Song", "Olivier Alavoine", "Bill Lin"], "year": 2019, "MAG papers": [{"PaperId": 2905904633, "PaperTitle": "harvesting row buffer hits via orchestrated last level cache and dram scheduling for heterogeneous multicore systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"qualcomm": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Optimization of Fault-Tolerant Mixed-Criticality Multi-Core Systems with Enhanced WCRT Analysis.", "DBLP authors": ["Junchul Choi", "Hoeseok Yang", "Soonhoi Ha"], "year": 2019, "MAG papers": [{"PaperId": 2906594410, "PaperTitle": "optimization of fault tolerant mixed criticality multi core systems with enhanced wcrt analysis", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"seoul national university": 2.0, "ajou university": 1.0}}], "source": "ES"}, {"DBLP title": "Boundary-Functional Broadside and Skewed-Load Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 2905884899, "PaperTitle": "boundary functional broadside and skewed load tests", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "SynergyFlow: An Elastic Accelerator Architecture Supporting Batch Processing of Large-Scale Deep Neural Networks.", "DBLP authors": ["Jiajun Li", "Guihai Yan", "Wenyan Lu", "Shijun Gong", "Shuhao Jiang", "Jingya Wu", "Xiaowei Li"], "year": 2019, "MAG papers": [{"PaperId": 2906374897, "PaperTitle": "synergyflow an elastic accelerator architecture supporting batch processing of large scale deep neural networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 7.0}}], "source": "ES"}, {"DBLP title": "Automatic Optimization of the VLAN Partitioning in Automotive Communication Networks.", "DBLP authors": ["Fedor Smirnov", "Felix Reimann", "J\u00fcrgen Teich", "Michael Gla\u00df"], "year": 2019, "MAG papers": [{"PaperId": 2905833125, "PaperTitle": "automatic optimization of the vlan partitioning in automotive communication networks", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of erlangen nuremberg": 2.0, "university of ulm": 1.0, "audi": 1.0}}], "source": "ES"}, {"DBLP title": "Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification.", "DBLP authors": ["Bo-Yuan Huang", "Hongce Zhang", "Pramod Subramanyan", "Yakir Vizel", "Aarti Gupta", "Sharad Malik"], "year": 2019, "MAG papers": [{"PaperId": 3101944603, "PaperTitle": "instruction level abstraction ila a uniform specification for system on chip soc verification", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"princeton university": 4.0, "indian institute of technology kanpur": 1.0, "technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Remote Attestation via Self-Measurement.", "DBLP authors": ["Xavier Carpent", "Norrathep Rattanavipanon", "Gene Tsudik"], "year": 2019, "MAG papers": [{"PaperId": 2906545987, "PaperTitle": "remote attestation via self measurement", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california irvine": 2.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Efficiently Managing the Impact of Hardware Variability on GPUs' Streaming Processors.", "DBLP authors": ["Jingweijia Tan", "Kaige Yan"], "year": 2019, "MAG papers": [{"PaperId": 2906453608, "PaperTitle": "efficiently managing the impact of hardware variability on gpus streaming processors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"jilin university": 2.0}}], "source": "ES"}, {"DBLP title": "Three-dimensional Floorplan Representations by Using Corner Links and Partial Order.", "DBLP authors": ["Ilgweon Kang", "Fang Qiao", "Dongwon Park", "Daniel Kane", "Evangeline F. Y. Young", "Chung-Kuan Cheng", "Ronald L. Graham"], "year": 2019, "MAG papers": [{"PaperId": 2906355196, "PaperTitle": "three dimensional floorplan representations by using corner links and partial order", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 5.0, "microsoft": 1.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Evaluation of Hardware Security Vulnerabilities.", "DBLP authors": ["Yanping Gong", "Fengyu Qian", "Lei Wang"], "year": 2019, "MAG papers": [{"PaperId": 2909259172, "PaperTitle": "probabilistic evaluation of hardware security vulnerabilities", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "A Hardware-Efficient Block Matching Algorithm and Its Hardware Design for Variable Block Size Motion Estimation in Ultra-High-Definition Video Encoding.", "DBLP authors": ["Jianwei Zheng", "Chao Lu", "Jiefeng Guo", "Deming Chen", "Donghui Guo"], "year": 2019, "MAG papers": [{"PaperId": 2910565488, "PaperTitle": "a hardware efficient block matching algorithm and its hardware design for variable block size motion estimation in ultra high definition video encoding", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of illinois at urbana champaign": 2.0, "xiamen university": 2.0, "southern illinois university carbondale": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing Writebacks Through In-Cache Displacement.", "DBLP authors": ["Mohammad Bakhshalipour", "Aydin Faraji", "Seyed Armin Vakil-Ghahani", "Farid Samandi", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "year": 2019, "MAG papers": [{"PaperId": 2910601204, "PaperTitle": "reducing writebacks through in cache displacement", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"sharif university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Performance-Aware Test Scheduling for Diagnosing Coexistent Channel Faults in Topology-Agnostic Networks-on-Chip.", "DBLP authors": ["Biswajit Bhowmik", "Jatindra Kumar Deka", "Santosh Biswas", "Bhargab B. Bhattacharya"], "year": 2019, "MAG papers": [{"PaperId": 2909219026, "PaperTitle": "performance aware test scheduling for diagnosing coexistent channel faults in topology agnostic networks on chip", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"indian institutes of information technology": 1.0, "indian statistical institute": 1.0, "indian institutes of technology": 1.0, "indian institute of technology guwahati": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Battery Systems: A Survey on Hardware Architecture and Research Challenges.", "DBLP authors": ["Shaheer Muhammad", "Muhammad Usman Rafique", "Shuai Li", "Zili Shao", "Qixin Wang", "Xue Liu"], "year": 2019, "MAG papers": [{"PaperId": 2921018162, "PaperTitle": "reconfigurable battery systems a survey on hardware architecture and research challenges", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"the chinese university of hong kong": 1.0, "hong kong polytechnic university": 3.0, "mcgill university": 1.0, "university of kentucky": 1.0}}], "source": "ES"}, {"DBLP title": "Formal Modeling and Verification of a Victim DRAM Cache.", "DBLP authors": ["Debiprasanna Sahoo", "Swaraj Sha", "Manoranjan Satpathy", "Madhu Mutyam", "S. Ramesh", "Partha S. Roop"], "year": 2019, "MAG papers": [{"PaperId": 2914765870, "PaperTitle": "formal modeling and verification of a victim dram cache", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"general motors": 1.0, "university of auckland": 1.0, "indian institute of technology bhubaneswar": 3.0, "indian institute of technology madras": 1.0}}], "source": "ES"}, {"DBLP title": "Design Automation for Dilution of a Fluid Using Programmable Microfluidic Device-Based Biochips.", "DBLP authors": ["Ankur Gupta", "Juinn-Dar Huang", "Shigeru Yamashita", "Sudip Roy"], "year": 2019, "MAG papers": [{"PaperId": 2916644977, "PaperTitle": "design automation for dilution of a fluid using programmable microfluidic device based biochips", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ritsumeikan university": 1.0, "indian institute of technology roorkee": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated Latch Placement and Cloning for Timing Optimization.", "DBLP authors": ["Jinwook Jung", "Gi-Joon Nam", "Woohyun Chung", "Youngsoo Shin"], "year": 2019, "MAG papers": [{"PaperId": 2912779250, "PaperTitle": "integrated latch placement and cloning for timing optimization", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kaist": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Incomplete Tests for Undetectable Faults to Improve Test Set Quality.", "DBLP authors": ["Irith Pomeranz"], "year": 2019, "MAG papers": [{"PaperId": 2913181721, "PaperTitle": "incomplete tests for undetectable faults to improve test set quality", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Integrated Approach of Airgap Insertion for Circuit Timing Optimization.", "DBLP authors": ["Daijoon Hyun", "Youngsoo Shin"], "year": 2019, "MAG papers": [{"PaperId": 2914723795, "PaperTitle": "integrated approach of airgap insertion for circuit timing optimization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "A Novel Resistive Memory-based Process-in-memory Architecture for Efficient Logic and Add Operations.", "DBLP authors": ["Taozhong Li", "Qin Wang", "Yongxin Zhu", "Jian-Fei Jiang", "Guanghui He", "Jing Jin", "Zhigang Mao", "Naifeng Jing"], "year": 2019, "MAG papers": [{"PaperId": 2925928499, "PaperTitle": "a novel resistive memory based process in memory architecture for efficient logic and add operations", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 7.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancing Speculative Execution With Selective Approximate Computing.", "DBLP authors": ["Bernard Nongpoh", "Rajarshi Ray", "Moumita Das", "Ansuman Banerjee"], "year": 2019, "MAG papers": [{"PaperId": 2913814439, "PaperTitle": "enhancing speculative execution with selective approximate computing", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"indian statistical institute": 2.0, "national institute of technology meghalaya": 2.0}}], "source": "ES"}, {"DBLP title": "A Cross-level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors.", "DBLP authors": ["Sara Vinco", "Nicola Bombieri", "Daniele Jahier Pagliari", "Franco Fummi", "Enrico Macii", "Massimo Poncino"], "year": 2019, "MAG papers": [{"PaperId": 2920799176, "PaperTitle": "a cross level verification methodology for digital ips augmented with embedded timing monitors", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of verona": 2.0, "polytechnic university of turin": 4.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis.", "DBLP authors": ["Deok Keun Oh", "Mu Jun Choi", "Juho Kim"], "year": 2019, "MAG papers": [{"PaperId": 2939642612, "PaperTitle": "thermal aware 3d symmetrical buffered clock tree synthesis", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sogang university": 3.0}}], "source": "ES"}, {"DBLP title": "Compilation of Dataflow Applications for Multi-Cores using Adaptive Multi-Objective Optimization.", "DBLP authors": ["Tobias Schwarzer", "Joachim Falk", "Simone M\u00fcller", "Mart\u00edn Letras", "Christian Heidorn", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2019, "MAG papers": [{"PaperId": 2921571121, "PaperTitle": "compilation of dataflow applications for multi cores using adaptive multi objective optimization", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of erlangen nuremberg": 7.0}}], "source": "ES"}, {"DBLP title": "Augmenting Operating Systems with OpenCL Accelerators.", "DBLP authors": ["Chia-Heng Tu", "Te-Sheng Lin"], "year": 2019, "MAG papers": [{"PaperId": 2933270146, "PaperTitle": "augmenting operating systems with opencl accelerators", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Electronics Supply Chain Integrity Enabled by Blockchain.", "DBLP authors": ["Xiaolin Xu", "Fahim Rahman", "Bicky Shakya", "Apostol Vassilev", "Domenic Forte", "Mark Mohammad Tehranipoor"], "year": 2019, "MAG papers": [{"PaperId": 2944303466, "PaperTitle": "electronics supply chain integrity enabled by blockchain", "Year": 2019, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of florida": 4.0, "national institute of standards and technology": 1.0, "university of illinois at chicago": 1.0}}], "source": "ES"}, {"DBLP title": "Comparing Platform-aware Control Design Flows for Composable and Predictable TDM-based Execution Platforms.", "DBLP authors": ["Juan Valencia", "Dip Goswami", "Kees Goossens"], "year": 2019, "MAG papers": [{"PaperId": 2927794059, "PaperTitle": "comparing platform aware control design flows for composable and predictable tdm based execution platforms", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eindhoven university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Data-driven Anomaly Detection with Timing Features for Embedded Systems.", "DBLP authors": ["Sixing Lu", "Roman Lysecky"], "year": 2019, "MAG papers": [{"PaperId": 2926997059, "PaperTitle": "data driven anomaly detection with timing features for embedded systems", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "SSA-AC: Static Significance Analysis for Approximate Computing.", "DBLP authors": ["Sara Ayman Metwalli", "Yuko Hara-Azumi"], "year": 2019, "MAG papers": [{"PaperId": 2925629836, "PaperTitle": "ssa ac static significance analysis for approximate computing", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tokyo institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "An Optimized Cost Flow Algorithm to Spread Cells in Detailed Placement.", "DBLP authors": ["Jucemar Monteiro", "Marcelo O. Johann", "Laleh Behjat"], "year": 2019, "MAG papers": [{"PaperId": 2925797319, "PaperTitle": "an optimized cost flow algorithm to spread cells in detailed placement", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"universidade federal do rio grande do sul": 1.0, "university of calgary": 1.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling IC Traceability via Blockchain Pegged to Embedded PUF.", "DBLP authors": ["Md. Nazmul Islam", "Sandip Kundu"], "year": 2019, "MAG papers": [{"PaperId": 2939511003, "PaperTitle": "enabling ic traceability via blockchain pegged to embedded puf", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "DCW: A Reactive and Predictable Programming Framework for LET-Based Distributed Real-Time Systems.", "DBLP authors": ["Bo Wan", "Xi Li", "Bo Zhang", "Caixu Zhao", "Xianglan Chen", "Chao Wang", "Xuehai Zhou"], "year": 2019, "MAG papers": [{"PaperId": 2948031697, "PaperTitle": "dcw a reactive and predictable programming framework for let based distributed real time systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "CAD-Base: An Attack Vector into the Electronics Supply Chain.", "DBLP authors": ["Kanad Basu", "Samah Mohamed Saeed", "Christian Pilato", "Mohammed Ashraf", "Mohammed Thari Nabeel", "Krishnendu Chakrabarty", "Ramesh Karri"], "year": 2019, "MAG papers": [{"PaperId": 2936148765, "PaperTitle": "cad base an attack vector into the electronics supply chain", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"new york university": 2.0, "city university of new york": 1.0, "new york university abu dhabi": 2.0, "polytechnic university of milan": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Share-n-Learn: A Framework for Sharing Activity Recognition Models in Wearable Systems With Context-Varying Sensors.", "DBLP authors": ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "year": 2019, "MAG papers": [{"PaperId": 2941525771, "PaperTitle": "share n learn a framework for sharing activity recognition models in wearable systems with context varying sensors", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis of Dissipative Losses in Modular Reconfigurable Energy Storage Systems Using SystemC TLM and SystemC-AMS.", "DBLP authors": ["Thomas Zimmermann", "Mathias Mora", "Sebastian Steinhorst", "Daniel Mueller-Gritschneder", "Andreas Jossen"], "year": 2019, "MAG papers": [{"PaperId": 2943849606, "PaperTitle": "analysis of dissipative losses in modular reconfigurable energy storage systems using systemc tlm and systemc ams", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat munchen": 5.0}}], "source": "ES"}, {"DBLP title": "Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient STT-MRAM On-Chip Cache Design.", "DBLP authors": ["Nour Sayed", "Longfei Mao", "Rajendra Bishnoi", "Mehdi Baradaran Tahoori"], "year": 2019, "MAG papers": [{"PaperId": 2947376717, "PaperTitle": "compiler assisted and profiling based analysis for fast and efficient stt mram on chip cache design", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Layout Resynthesis by Applying Design-for-manufacturability Guidelines to Avoid Low-coverage Areas of a Cell-based Design.", "DBLP authors": ["Naixing Wang", "Irith Pomeranz", "Sudhakar M. Reddy", "Arani Sinha", "Srikanth Venkataraman"], "year": 2019, "MAG papers": [{"PaperId": 2947292684, "PaperTitle": "layout resynthesis by applying design for manufacturability guidelines to avoid low coverage areas of a cell based design", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 2.0, "purdue university": 2.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "MEMS-IC Robustness Optimization Considering Electrical and Mechanical Design and Process Parameters.", "DBLP authors": ["Florin Burcea", "Andreas Herrmann", "Bing Li", "Helmut Graeb"], "year": 2019, "MAG papers": [{"PaperId": 2949668965, "PaperTitle": "mems ic robustness optimization considering electrical and mechanical design and process parameters", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technische universitat munchen": 4.0}}], "source": "ES"}, {"DBLP title": "On Chip Reconfigurable CMOS Analog Circuit Design and Automation Against Aging Phenomena: Sense and React.", "DBLP authors": ["Engin Afacan", "G\u00fcnhan D\u00fcndar", "I. Faik Baskaya", "Ali Emre Pusane", "Mustafa Berke Yelten"], "year": 2019, "MAG papers": [{"PaperId": 2953609977, "PaperTitle": "on chip reconfigurable cmos analog circuit design and automation against aging phenomena sense and react", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kocaeli university": 1.0, "istanbul technical university": 1.0, "bogazici university": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive Test for RF/Analog Circuit Using Higher Order Correlations among Measurements.", "DBLP authors": ["Yanjun Li", "Ender Yilmaz", "Pete Sarson", "Sule Ozev"], "year": 2019, "MAG papers": [{"PaperId": 2955518464, "PaperTitle": "adaptive test for rf analog circuit using higher order correlations among measurements", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 1.0, "university of electronic science and technology of china": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Cross-point Resistive Memory: Nonideal Properties and Solutions.", "DBLP authors": ["Chengning Wang", "Dan Feng", "Wei Tong", "Jingning Liu", "Zheng Li", "Jiayi Chang", "Yang Zhang", "Bing Wu", "Jie Xu", "Wei Zhao", "Yilin Li", "Ruoxi Ren"], "year": 2019, "MAG papers": [{"PaperId": 2951094271, "PaperTitle": "cross point resistive memory nonideal properties and solutions", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"huazhong university of science and technology": 12.0}}], "source": "ES"}, {"DBLP title": "Fault Tolerance Technique Offlining Faulty Blocks by Heap Memory Management.", "DBLP authors": ["Jaeyung Jun", "Yoonah Paik", "Gyeong Il Min", "Seon Wook Kim", "Youngsun Han"], "year": 2019, "MAG papers": [{"PaperId": 2951924315, "PaperTitle": "fault tolerance technique offlining faulty blocks by heap memory management", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "A Novel Rule Mapping on TCAM for Power Efficient Packet Classification.", "DBLP authors": ["S. M. Srinivasavarma Vegesna", "Ashok Chakravarthy Nara", "Sk. Noor Mahammad"], "year": 2019, "MAG papers": [{"PaperId": 2952819091, "PaperTitle": "a novel rule mapping on tcam for power efficient packet classification", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Improving Test and Diagnosis Efficiency through Ensemble Reduction and Learning.", "DBLP authors": ["Hongfei Wang", "Kun He"], "year": 2019, "MAG papers": [{"PaperId": 2952788544, "PaperTitle": "improving test and diagnosis efficiency through ensemble reduction and learning", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huazhong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Revealing Cluster Hierarchy in Gate-level ICs Using Block Diagrams and Cluster Estimates of Circuit Embeddings.", "DBLP authors": ["Bur\u00e7in \u00c7akir", "Sharad Malik"], "year": 2019, "MAG papers": [{"PaperId": 2952043869, "PaperTitle": "revealing cluster hierarchy in gate level ics using block diagrams and cluster estimates of circuit embeddings", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Stress-Induced Performance Shifts in 3D DRAMs.", "DBLP authors": ["Tengtao Li", "Sachin S. Sapatnekar"], "year": 2019, "MAG papers": [{"PaperId": 2955326186, "PaperTitle": "stress induced performance shifts in 3d drams", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring the Role of Large Centralised Caches in Thermal Efficient Chip Design.", "DBLP authors": ["Shounak Chakraborty", "Hemangee K. Kapoor"], "year": 2019, "MAG papers": [{"PaperId": 2954056768, "PaperTitle": "exploring the role of large centralised caches in thermal efficient chip design", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology guwahati": 1.0, "norwegian university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing DRAM Refresh Rate Using Retention Time Aware Universal Hashing Redundancy Repair.", "DBLP authors": ["Kyu Hyun Choi", "Jaeyung Jun", "Minseong Kim", "Seon Wook Kim"], "year": 2019, "MAG papers": [{"PaperId": 2957415245, "PaperTitle": "reducing dram refresh rate using retention time aware universal hashing redundancy repair", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "Time-Multiplexed FPGA Overlay Architectures: A Survey.", "DBLP authors": ["Xiangwei Li", "Douglas L. Maskell"], "year": 2019, "MAG papers": [{"PaperId": 2963420063, "PaperTitle": "time multiplexed fpga overlay architectures a survey", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Energy Efficient Chip-to-Chip Wireless Interconnection for Heterogeneous Architectures.", "DBLP authors": ["Sri Harsha Gade", "M. Meraj Ahmed", "Sujay Deb", "Amlan Ganguly"], "year": 2019, "MAG papers": [{"PaperId": 2965267251, "PaperTitle": "energy efficient chip to chip wireless interconnection for heterogeneous architectures", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indraprastha institute of information technology": 2.0, "rochester institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Approximate Data Reuse-based Accelerator Design for Embedded Processor.", "DBLP authors": ["Hisashi Osawa", "Yuko Hara-Azumi"], "year": 2019, "MAG papers": [{"PaperId": 2969555579, "PaperTitle": "approximate data reuse based accelerator design for embedded processor", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tokyo institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Investigating the Impact of Image Content on the Energy Efficiency of Hardware-accelerated Digital Spatial Filters.", "DBLP authors": ["Rajkumar K. Raval", "Atta Badii"], "year": 2019, "MAG papers": [{"PaperId": 2980321619, "PaperTitle": "investigating the impact of image content on the energy efficiency of hardware accelerated digital spatial filters", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of reading": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling and Simulation of Dynamic Applications Using Scenario-Aware Dataflow.", "DBLP authors": ["Ricardo Bonna", "Denis Silva Loubach", "George Ungureanu", "Ingo Sander"], "year": 2019, "MAG papers": [{"PaperId": 2969746574, "PaperTitle": "modeling and simulation of dynamic applications using scenario aware dataflow", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"royal institute of technology": 2.0, "state university of campinas": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient and Quality-Assured Approximate Computing Framework Using a Co-Training Method.", "DBLP authors": ["Li Jiang", "Zhuoran Song", "Haiyue Song", "Chengwen Xu", "Qiang Xu", "Naifeng Jing", "Weifeng Zhang", "Xiaoyao Liang"], "year": 2019, "MAG papers": [{"PaperId": 2967826572, "PaperTitle": "energy efficient and quality assured approximate computing framework using a co training method", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"shanghai jiao tong university": 6.0, "alibaba group": 1.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Cache Reconfiguration Using Machine Learning in NoC-Based Many-Core CMPs.", "DBLP authors": ["Subodha Charles", "Alif Ahmed", "\u00dcmit Y. Ogras", "Prabhat Mishra"], "year": 2019, "MAG papers": [{"PaperId": 2972747198, "PaperTitle": "efficient cache reconfiguration using machine learning in noc based many core cmps", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of florida": 3.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Cut Optimization for Redundant Via Insertion in Self-Aligned Double Patterning.", "DBLP authors": ["Youngsoo Song", "Daijoon Hyun", "Jingon Lee", "Jinwook Jung", "Youngsoo Shin"], "year": 2019, "MAG papers": [{"PaperId": 2972777651, "PaperTitle": "cut optimization for redundant via insertion in self aligned double patterning", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 5.0}}], "source": "ES"}, {"DBLP title": "Impact of Electrostatic Coupling on Monolithic 3D-enabled Network on Chip.", "DBLP authors": ["Dongjin Lee", "Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2019, "MAG papers": [{"PaperId": 2974752139, "PaperTitle": "impact of electrostatic coupling on monolithic 3d enabled network on chip", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"washington state university": 4.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "JAMS-SG: A Framework for Jitter-Aware Message Scheduling for Time-Triggered Automotive Networks.", "DBLP authors": ["Vipin Kumar Kukkala", "Sudeep Pasricha", "Thomas H. Bradley"], "year": 2019, "MAG papers": [{"PaperId": 2974882189, "PaperTitle": "jams sg a framework for jitter aware message scheduling for time triggered automotive networks", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"colorado state university": 3.0}}], "source": "ES"}, {"DBLP title": "Smart-Hop Arbitration Request Propagation: Avoiding Quadratic Arbitration Complexity and False Negatives in SMART NoCs.", "DBLP authors": ["Yashar Asgarieh", "Bill Lin"], "year": 2019, "MAG papers": [{"PaperId": 2980924672, "PaperTitle": "smart hop arbitration request propagation avoiding quadratic arbitration complexity and false negatives in smart nocs", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "IP Protection and Supply Chain Security through Logic Obfuscation: A Systematic Overview.", "DBLP authors": ["Kaveh Shamsi", "Meng Li", "Kenneth Plaks", "Saverio Fazzari", "David Z. Pan", "Yier Jin"], "year": 2019, "MAG papers": [{"PaperId": 2976174142, "PaperTitle": "ip protection and supply chain security through logic obfuscation a systematic overview", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at austin": 2.0, "university of florida": 2.0, "darpa": 1.0, "booz allen hamilton": 1.0}}], "source": "ES"}, {"DBLP title": "Real-Time Scheduling of DAG Tasks with Arbitrary Deadlines.", "DBLP authors": ["Kankan Wang", "Xu Jiang", "Nan Guan", "Di Liu", "Weichen Liu", "Qingxu Deng"], "year": 2019, "MAG papers": [{"PaperId": 2997221951, "PaperTitle": "real time scheduling of dag tasks with arbitrary deadlines", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hong kong polytechnic university": 1.0, "yunnan university": 1.0, "northeastern university": 2.0, "nanyang technological university": 1.0, "university of electronic science and technology of china": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization of Threshold Logic Networks with Node Merging and Wire Replacement.", "DBLP authors": ["Yung-Chih Chen", "Li-Cheng Zheng", "Fu-Lian Wong"], "year": 2019, "MAG papers": [{"PaperId": 2980750261, "PaperTitle": "optimization of threshold logic networks with node merging and wire replacement", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yuan ze university": 3.0}}], "source": "ES"}, {"DBLP title": "Two-sided Net Untangling with Internal Detours for Single-layer Bus Routing.", "DBLP authors": ["Jin-Tai Yan"], "year": 2019, "MAG papers": [{"PaperId": 2980738596, "PaperTitle": "two sided net untangling with internal detours for single layer bus routing", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of the arts": 1.0}}], "source": "ES"}, {"DBLP title": "Runtime Stress Estimation for Three-dimensional IC Reliability Management Using Artificial Neural Network.", "DBLP authors": ["Hai Wang", "Tao Xiao", "Darong Huang", "Lang Zhang", "Chi Zhang", "He Tang", "Yuan Yuan"], "year": 2019, "MAG papers": [{"PaperId": 2989443438, "PaperTitle": "runtime stress estimation for three dimensional ic reliability management using artificial neural network", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of electronic science and technology of china": 7.0}}], "source": "ES"}]