// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] data_0_V_read;
input  [17:0] data_1_V_read;
input  [17:0] data_2_V_read;
input  [17:0] data_3_V_read;
input  [17:0] data_4_V_read;
output  [17:0] ap_return_0;
output  [17:0] ap_return_1;
output  [17:0] ap_return_2;
output  [17:0] ap_return_3;
output  [17:0] ap_return_4;
output  [17:0] ap_return_5;
output  [17:0] ap_return_6;
output  [17:0] ap_return_7;
output  [17:0] ap_return_8;
output  [17:0] ap_return_9;
output  [17:0] ap_return_10;
output  [17:0] ap_return_11;
output  [17:0] ap_return_12;
output  [17:0] ap_return_13;
output  [17:0] ap_return_14;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[17:0] ap_return_0;
reg[17:0] ap_return_1;
reg[17:0] ap_return_2;
reg[17:0] ap_return_3;
reg[17:0] ap_return_4;
reg[17:0] ap_return_5;
reg[17:0] ap_return_6;
reg[17:0] ap_return_7;
reg[17:0] ap_return_8;
reg[17:0] ap_return_9;
reg[17:0] ap_return_10;
reg[17:0] ap_return_11;
reg[17:0] ap_return_12;
reg[17:0] ap_return_13;
reg[17:0] ap_return_14;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [27:0] sext_ln1118_25_fu_315_p1;
reg  signed [27:0] sext_ln1118_25_reg_2253;
reg   [16:0] trunc_ln708_25_reg_2265;
wire   [17:0] add_ln703_29_fu_353_p2;
reg   [17:0] add_ln703_29_reg_2270;
wire   [17:0] add_ln703_34_fu_392_p2;
reg   [17:0] add_ln703_34_reg_2275;
wire   [17:0] add_ln703_39_fu_431_p2;
reg   [17:0] add_ln703_39_reg_2280;
wire   [17:0] add_ln703_44_fu_470_p2;
reg   [17:0] add_ln703_44_reg_2285;
wire   [17:0] add_ln703_49_fu_509_p2;
reg   [17:0] add_ln703_49_reg_2290;
wire   [17:0] add_ln703_54_fu_548_p2;
reg   [17:0] add_ln703_54_reg_2295;
reg   [12:0] trunc_ln708_52_reg_2300;
wire   [17:0] add_ln703_59_fu_582_p2;
reg   [17:0] add_ln703_59_reg_2305;
wire   [17:0] add_ln703_64_fu_621_p2;
reg   [17:0] add_ln703_64_reg_2310;
reg   [17:0] trunc_ln708_63_reg_2315;
reg   [17:0] trunc_ln708_64_reg_2320;
wire   [17:0] add_ln703_74_fu_678_p2;
reg   [17:0] add_ln703_74_reg_2325;
wire   [17:0] add_ln703_79_fu_717_p2;
reg   [17:0] add_ln703_79_reg_2330;
reg   [16:0] trunc_ln708_79_reg_2335;
wire   [17:0] add_ln703_83_fu_787_p2;
reg   [17:0] add_ln703_83_reg_2340;
reg   [17:0] trunc_ln708_82_reg_2345;
reg   [17:0] trunc_ln708_84_reg_2350;
reg   [14:0] trunc_ln708_85_reg_2355;
wire   [17:0] add_ln703_93_fu_853_p2;
reg   [17:0] add_ln703_93_reg_2360;
wire   [17:0] add_ln703_98_fu_892_p2;
reg   [17:0] add_ln703_98_reg_2365;
wire    ap_CS_fsm_state2;
wire  signed [17:0] sext_ln1118_18_fu_268_p0;
wire  signed [27:0] mul_ln1118_fu_1777_p2;
wire  signed [17:0] sext_ln1118_20_fu_281_p0;
wire  signed [27:0] mul_ln1118_32_fu_1784_p2;
wire  signed [17:0] sext_ln1118_22_fu_294_p0;
wire  signed [27:0] mul_ln1118_33_fu_1791_p2;
wire  signed [17:0] sext_ln1118_23_fu_307_p0;
wire  signed [17:0] sext_ln1118_25_fu_315_p0;
wire  signed [17:0] tmp_fu_319_p1;
wire   [25:0] tmp_fu_319_p3;
wire  signed [26:0] sext_ln1118_23_fu_307_p1;
wire  signed [26:0] sext_ln1118_44_fu_327_p1;
wire   [26:0] sub_ln1118_9_fu_331_p2;
wire   [17:0] trunc_ln708_24_fu_298_p4;
wire   [17:0] trunc_ln708_s_fu_285_p4;
wire   [17:0] trunc_ln_fu_272_p4;
wire   [17:0] add_ln703_fu_347_p2;
wire  signed [27:0] mul_ln1118_35_fu_1798_p2;
wire  signed [27:0] mul_ln1118_36_fu_1805_p2;
wire  signed [27:0] mul_ln1118_37_fu_1812_p2;
wire   [17:0] trunc_ln708_29_fu_377_p4;
wire   [17:0] trunc_ln708_28_fu_368_p4;
wire   [17:0] trunc_ln708_27_fu_359_p4;
wire   [17:0] add_ln703_33_fu_386_p2;
wire  signed [27:0] mul_ln1118_40_fu_1819_p2;
wire  signed [27:0] mul_ln1118_41_fu_1826_p2;
wire  signed [27:0] mul_ln1118_42_fu_1833_p2;
wire   [17:0] trunc_ln708_35_fu_416_p4;
wire   [17:0] trunc_ln708_34_fu_407_p4;
wire   [17:0] trunc_ln708_33_fu_398_p4;
wire   [17:0] add_ln703_38_fu_425_p2;
wire  signed [27:0] mul_ln1118_44_fu_1840_p2;
wire  signed [27:0] mul_ln1118_45_fu_1847_p2;
wire  signed [27:0] mul_ln1118_46_fu_1854_p2;
wire   [17:0] trunc_ln708_40_fu_455_p4;
wire   [17:0] trunc_ln708_39_fu_446_p4;
wire   [17:0] trunc_ln708_38_fu_437_p4;
wire   [17:0] add_ln703_43_fu_464_p2;
wire  signed [27:0] mul_ln1118_49_fu_1861_p2;
wire  signed [27:0] mul_ln1118_50_fu_1868_p2;
wire  signed [27:0] mul_ln1118_51_fu_1875_p2;
wire   [17:0] trunc_ln708_45_fu_494_p4;
wire   [17:0] trunc_ln708_44_fu_485_p4;
wire   [17:0] trunc_ln708_43_fu_476_p4;
wire   [17:0] add_ln703_48_fu_503_p2;
wire  signed [27:0] mul_ln1118_53_fu_1882_p2;
wire  signed [27:0] mul_ln1118_54_fu_1889_p2;
wire  signed [27:0] mul_ln1118_55_fu_1896_p2;
wire   [17:0] trunc_ln708_49_fu_533_p4;
wire   [17:0] trunc_ln708_48_fu_524_p4;
wire   [17:0] trunc_ln708_47_fu_515_p4;
wire   [17:0] add_ln703_53_fu_542_p2;
wire  signed [17:0] trunc_ln708_52_fu_554_p1;
wire  signed [27:0] mul_ln1118_58_fu_1903_p2;
wire  signed [27:0] mul_ln1118_59_fu_1910_p2;
wire   [17:0] trunc_ln708_54_fu_573_p4;
wire   [17:0] trunc_ln708_53_fu_564_p4;
wire  signed [27:0] mul_ln1118_62_fu_1917_p2;
wire  signed [27:0] mul_ln1118_63_fu_1924_p2;
wire  signed [27:0] mul_ln1118_64_fu_1931_p2;
wire   [17:0] trunc_ln708_59_fu_606_p4;
wire   [17:0] trunc_ln708_58_fu_597_p4;
wire   [17:0] trunc_ln708_57_fu_588_p4;
wire   [17:0] add_ln703_63_fu_615_p2;
wire  signed [27:0] mul_ln1118_67_fu_1938_p2;
wire  signed [27:0] mul_ln1118_68_fu_1945_p2;
wire  signed [27:0] mul_ln1118_71_fu_1952_p2;
wire  signed [27:0] mul_ln1118_72_fu_1959_p2;
wire  signed [27:0] mul_ln1118_73_fu_1966_p2;
wire   [17:0] trunc_ln708_69_fu_663_p4;
wire   [17:0] trunc_ln708_68_fu_654_p4;
wire   [17:0] trunc_ln708_67_fu_645_p4;
wire   [17:0] add_ln703_73_fu_672_p2;
wire  signed [27:0] mul_ln1118_77_fu_1973_p2;
wire  signed [27:0] mul_ln1118_78_fu_1980_p2;
wire  signed [27:0] mul_ln1118_79_fu_1987_p2;
wire   [17:0] trunc_ln708_75_fu_702_p4;
wire   [17:0] trunc_ln708_74_fu_693_p4;
wire   [17:0] trunc_ln708_73_fu_684_p4;
wire   [17:0] add_ln703_78_fu_711_p2;
wire  signed [27:0] mul_ln1118_80_fu_1994_p2;
wire  signed [27:0] mul_ln1118_81_fu_2001_p2;
wire  signed [17:0] shl_ln1118_8_fu_741_p1;
wire   [25:0] shl_ln1118_8_fu_741_p3;
wire  signed [26:0] sext_ln1118_38_fu_749_p1;
wire  signed [17:0] shl_ln1118_9_fu_759_p1;
wire   [23:0] shl_ln1118_9_fu_759_p3;
wire   [26:0] sub_ln1118_6_fu_753_p2;
wire  signed [26:0] sext_ln1118_39_fu_767_p1;
wire   [26:0] sub_ln1118_7_fu_771_p2;
wire   [17:0] trunc_ln708_77_fu_723_p4;
wire   [17:0] trunc_ln708_78_fu_732_p4;
wire  signed [27:0] mul_ln1118_83_fu_2008_p2;
wire  signed [27:0] mul_ln1118_85_fu_2015_p2;
wire  signed [24:0] mul_ln1118_86_fu_2022_p2;
wire  signed [27:0] mul_ln1118_88_fu_2029_p2;
wire  signed [27:0] mul_ln1118_89_fu_2036_p2;
wire  signed [27:0] mul_ln1118_90_fu_2043_p2;
wire   [17:0] trunc_ln708_89_fu_838_p4;
wire   [17:0] trunc_ln708_88_fu_829_p4;
wire   [17:0] trunc_ln708_87_fu_820_p4;
wire   [17:0] add_ln703_92_fu_847_p2;
wire  signed [27:0] mul_ln1118_93_fu_2050_p2;
wire  signed [27:0] mul_ln1118_95_fu_2057_p2;
wire  signed [27:0] mul_ln1118_96_fu_2064_p2;
wire   [17:0] trunc_ln708_95_fu_877_p4;
wire   [17:0] trunc_ln708_94_fu_868_p4;
wire   [17:0] trunc_ln708_92_fu_859_p4;
wire   [17:0] add_ln703_97_fu_886_p2;
wire  signed [17:0] sext_ln1118_fu_898_p0;
wire  signed [17:0] sext_ln1118_26_fu_910_p0;
wire  signed [27:0] mul_ln1118_34_fu_2071_p2;
wire  signed [17:0] sext_ln708_fu_907_p1;
wire   [17:0] trunc_ln708_26_fu_922_p4;
wire   [17:0] add_ln703_30_fu_931_p2;
wire   [17:0] add_ln703_31_fu_937_p2;
wire  signed [27:0] mul_ln1118_38_fu_2078_p2;
wire  signed [25:0] mul_ln1118_39_fu_2084_p2;
wire   [15:0] trunc_ln708_31_fu_957_p4;
wire  signed [16:0] sext_ln703_11_fu_966_p1;
wire   [16:0] add_ln703_35_fu_970_p2;
wire   [17:0] trunc_ln708_30_fu_948_p4;
wire  signed [17:0] sext_ln703_12_fu_976_p1;
wire   [17:0] add_ln703_36_fu_980_p2;
wire  signed [17:0] shl_ln_fu_991_p1;
wire   [24:0] shl_ln_fu_991_p3;
wire  signed [25:0] sext_ln1118_29_fu_998_p1;
wire  signed [17:0] shl_ln1118_s_fu_1008_p1;
wire  signed [18:0] shl_ln1118_s_fu_1008_p3;
wire   [25:0] sub_ln1118_fu_1002_p2;
wire  signed [25:0] sext_ln1118_31_fu_1019_p1;
wire   [25:0] sub_ln1118_1_fu_1023_p2;
wire   [15:0] trunc_ln708_32_fu_1029_p4;
wire  signed [27:0] mul_ln1118_43_fu_2091_p2;
wire  signed [16:0] sext_ln1118_32_fu_1039_p1;
wire   [16:0] add_ln703_40_fu_1052_p2;
wire   [17:0] trunc_ln708_36_fu_1043_p4;
wire  signed [17:0] sext_ln703_13_fu_1058_p1;
wire   [17:0] add_ln703_41_fu_1062_p2;
wire  signed [17:0] shl_ln1118_4_fu_1073_p1;
wire  signed [21:0] shl_ln1118_4_fu_1073_p3;
wire  signed [22:0] sext_ln1118_34_fu_1084_p1;
wire  signed [22:0] sext_ln1118_30_fu_1015_p1;
wire   [22:0] sub_ln1118_2_fu_1088_p2;
wire   [12:0] trunc_ln708_37_fu_1094_p4;
wire  signed [27:0] mul_ln1118_47_fu_2098_p2;
wire  signed [13:0] sext_ln1118_35_fu_1104_p1;
wire   [13:0] add_ln703_45_fu_1117_p2;
wire   [17:0] trunc_ln708_41_fu_1108_p4;
wire  signed [17:0] sext_ln703_14_fu_1123_p1;
wire   [17:0] add_ln703_46_fu_1127_p2;
wire  signed [26:0] mul_ln1118_48_fu_2105_p2;
wire   [16:0] trunc_ln708_42_fu_1138_p4;
wire  signed [27:0] mul_ln1118_52_fu_2112_p2;
wire  signed [17:0] sext_ln708_2_fu_1147_p1;
wire   [17:0] trunc_ln708_46_fu_1151_p4;
wire   [17:0] add_ln703_50_fu_1160_p2;
wire   [17:0] add_ln703_51_fu_1166_p2;
wire  signed [27:0] mul_ln1118_56_fu_2119_p2;
wire  signed [27:0] mul_ln1118_57_fu_2125_p2;
wire   [17:0] trunc_ln708_51_fu_1186_p4;
wire   [17:0] trunc_ln708_50_fu_1177_p4;
wire   [17:0] add_ln703_55_fu_1195_p2;
wire   [17:0] add_ln703_56_fu_1201_p2;
wire  signed [13:0] sext_ln703_fu_1212_p1;
wire   [13:0] add_ln703_58_fu_1215_p2;
wire  signed [27:0] mul_ln1118_60_fu_2132_p2;
wire  signed [27:0] mul_ln1118_61_fu_2138_p2;
wire  signed [17:0] sext_ln703_10_fu_1221_p1;
wire   [17:0] trunc_ln708_56_fu_1234_p4;
wire   [17:0] trunc_ln708_55_fu_1225_p4;
wire   [17:0] add_ln703_60_fu_1243_p2;
wire   [17:0] add_ln703_61_fu_1249_p2;
wire  signed [27:0] mul_ln1118_65_fu_2145_p2;
wire  signed [26:0] mul_ln1118_66_fu_2151_p2;
wire   [16:0] trunc_ln708_61_fu_1269_p4;
wire  signed [17:0] sext_ln708_3_fu_1278_p1;
wire   [17:0] trunc_ln708_60_fu_1260_p4;
wire   [17:0] add_ln703_65_fu_1282_p2;
wire   [17:0] add_ln703_66_fu_1288_p2;
wire  signed [17:0] shl_ln1118_5_fu_1299_p1;
wire  signed [27:0] sext_ln1118_33_fu_1080_p1;
wire   [27:0] shl_ln1118_5_fu_1299_p3;
wire   [27:0] sub_ln1118_3_fu_1306_p2;
wire  signed [27:0] mul_ln1118_69_fu_2158_p2;
wire  signed [27:0] mul_ln1118_70_fu_2164_p2;
wire   [17:0] trunc_ln708_62_fu_1312_p4;
wire   [17:0] add_ln703_68_fu_1340_p2;
wire   [17:0] trunc_ln708_66_fu_1331_p4;
wire   [17:0] trunc_ln708_65_fu_1322_p4;
wire   [17:0] add_ln703_70_fu_1350_p2;
wire   [17:0] add_ln703_69_fu_1344_p2;
wire   [17:0] add_ln703_71_fu_1356_p2;
wire  signed [27:0] mul_ln1118_74_fu_2171_p2;
wire  signed [27:0] mul_ln1118_75_fu_2177_p2;
wire   [17:0] trunc_ln708_71_fu_1377_p4;
wire   [17:0] trunc_ln708_70_fu_1368_p4;
wire   [17:0] add_ln703_75_fu_1386_p2;
wire   [17:0] add_ln703_76_fu_1392_p2;
wire  signed [26:0] mul_ln1118_76_fu_2184_p2;
wire   [16:0] trunc_ln708_72_fu_1403_p4;
wire  signed [17:0] shl_ln1118_6_fu_1416_p1;
wire   [26:0] shl_ln1118_6_fu_1416_p3;
wire  signed [27:0] sext_ln1118_36_fu_1424_p1;
wire  signed [17:0] shl_ln1118_7_fu_1434_p1;
wire   [23:0] shl_ln1118_7_fu_1434_p3;
wire   [27:0] sub_ln1118_4_fu_1428_p2;
wire  signed [27:0] sext_ln1118_37_fu_1442_p1;
wire   [27:0] sub_ln1118_5_fu_1446_p2;
wire  signed [17:0] sext_ln708_4_fu_1412_p1;
wire   [17:0] trunc_ln708_76_fu_1452_p4;
wire   [17:0] add_ln703_80_fu_1462_p2;
wire   [17:0] add_ln703_81_fu_1468_p2;
wire  signed [27:0] mul_ln1118_82_fu_2191_p2;
wire  signed [17:0] shl_ln1118_1_fu_1491_p1;
wire   [25:0] shl_ln1118_1_fu_1491_p3;
wire  signed [17:0] shl_ln1118_2_fu_1503_p1;
wire   [22:0] shl_ln1118_2_fu_1503_p3;
wire  signed [26:0] sext_ln1118_41_fu_1511_p1;
wire  signed [26:0] sext_ln1118_40_fu_1499_p1;
wire   [26:0] sub_ln1118_8_fu_1515_p2;
wire   [16:0] trunc_ln708_81_fu_1521_p4;
wire  signed [17:0] sext_ln708_6_fu_1531_p1;
wire  signed [17:0] sext_ln708_5_fu_1479_p1;
wire   [17:0] trunc_ln708_80_fu_1482_p4;
wire   [17:0] add_ln703_84_fu_1535_p2;
wire   [17:0] add_ln703_85_fu_1541_p2;
wire  signed [24:0] mul_ln1118_84_fu_2197_p2;
wire   [14:0] trunc_ln708_83_fu_1552_p4;
wire  signed [27:0] mul_ln1118_87_fu_2204_p2;
wire   [17:0] trunc_ln708_86_fu_1568_p4;
wire   [17:0] add_ln703_87_fu_1577_p2;
wire  signed [15:0] sext_ln1118_43_fu_1565_p1;
wire   [15:0] add_ln703_89_fu_1587_p2;
wire  signed [16:0] sext_ln1118_42_fu_1561_p1;
wire  signed [16:0] sext_ln703_15_fu_1593_p1;
wire   [16:0] add_ln703_90_fu_1597_p2;
wire   [17:0] add_ln703_88_fu_1582_p2;
wire  signed [17:0] sext_ln703_16_fu_1603_p1;
wire  signed [27:0] mul_ln1118_91_fu_2211_p2;
wire  signed [27:0] mul_ln1118_92_fu_2217_p2;
wire   [17:0] trunc_ln708_91_fu_1622_p4;
wire   [17:0] trunc_ln708_90_fu_1613_p4;
wire   [17:0] add_ln703_94_fu_1631_p2;
wire   [17:0] add_ln703_95_fu_1637_p2;
wire  signed [26:0] mul_ln1118_94_fu_2224_p2;
wire   [16:0] trunc_ln708_93_fu_1648_p4;
wire  signed [27:0] mul_ln1118_97_fu_2231_p2;
wire  signed [17:0] sext_ln708_7_fu_1657_p1;
wire   [17:0] trunc_ln708_96_fu_1661_p4;
wire   [17:0] add_ln703_99_fu_1670_p2;
wire   [17:0] add_ln703_100_fu_1676_p2;
wire   [17:0] add_ln703_32_fu_943_p2;
wire   [17:0] add_ln703_37_fu_986_p2;
wire   [17:0] add_ln703_42_fu_1068_p2;
wire   [17:0] add_ln703_47_fu_1133_p2;
wire   [17:0] add_ln703_52_fu_1172_p2;
wire   [17:0] add_ln703_57_fu_1207_p2;
wire   [17:0] add_ln703_62_fu_1255_p2;
wire   [17:0] add_ln703_67_fu_1294_p2;
wire   [17:0] add_ln703_72_fu_1362_p2;
wire   [17:0] add_ln703_77_fu_1398_p2;
wire   [17:0] add_ln703_82_fu_1474_p2;
wire   [17:0] add_ln703_86_fu_1547_p2;
wire   [17:0] add_ln703_91_fu_1607_p2;
wire   [17:0] add_ln703_96_fu_1643_p2;
wire   [17:0] add_ln703_101_fu_1682_p2;
wire  signed [17:0] mul_ln1118_fu_1777_p0;
wire  signed [27:0] sext_ln1118_18_fu_268_p1;
wire   [10:0] mul_ln1118_fu_1777_p1;
wire  signed [17:0] mul_ln1118_32_fu_1784_p0;
wire  signed [27:0] sext_ln1118_20_fu_281_p1;
wire  signed [13:0] mul_ln1118_32_fu_1784_p1;
wire  signed [17:0] mul_ln1118_33_fu_1791_p0;
wire  signed [27:0] sext_ln1118_22_fu_294_p1;
wire   [10:0] mul_ln1118_33_fu_1791_p1;
wire  signed [17:0] mul_ln1118_35_fu_1798_p0;
wire   [10:0] mul_ln1118_35_fu_1798_p1;
wire  signed [17:0] mul_ln1118_36_fu_1805_p0;
wire  signed [12:0] mul_ln1118_36_fu_1805_p1;
wire  signed [17:0] mul_ln1118_37_fu_1812_p0;
wire   [10:0] mul_ln1118_37_fu_1812_p1;
wire  signed [17:0] mul_ln1118_40_fu_1819_p0;
wire  signed [10:0] mul_ln1118_40_fu_1819_p1;
wire  signed [17:0] mul_ln1118_41_fu_1826_p0;
wire  signed [11:0] mul_ln1118_41_fu_1826_p1;
wire  signed [17:0] mul_ln1118_42_fu_1833_p0;
wire  signed [13:0] mul_ln1118_42_fu_1833_p1;
wire  signed [17:0] mul_ln1118_44_fu_1840_p0;
wire  signed [12:0] mul_ln1118_44_fu_1840_p1;
wire  signed [17:0] mul_ln1118_45_fu_1847_p0;
wire   [9:0] mul_ln1118_45_fu_1847_p1;
wire  signed [17:0] mul_ln1118_46_fu_1854_p0;
wire   [10:0] mul_ln1118_46_fu_1854_p1;
wire  signed [17:0] mul_ln1118_49_fu_1861_p0;
wire  signed [9:0] mul_ln1118_49_fu_1861_p1;
wire  signed [17:0] mul_ln1118_50_fu_1868_p0;
wire  signed [10:0] mul_ln1118_50_fu_1868_p1;
wire  signed [17:0] mul_ln1118_51_fu_1875_p0;
wire  signed [12:0] mul_ln1118_51_fu_1875_p1;
wire  signed [17:0] mul_ln1118_53_fu_1882_p0;
wire  signed [11:0] mul_ln1118_53_fu_1882_p1;
wire  signed [17:0] mul_ln1118_54_fu_1889_p0;
wire  signed [10:0] mul_ln1118_54_fu_1889_p1;
wire  signed [17:0] mul_ln1118_55_fu_1896_p0;
wire   [10:0] mul_ln1118_55_fu_1896_p1;
wire  signed [17:0] mul_ln1118_58_fu_1903_p0;
wire  signed [12:0] mul_ln1118_58_fu_1903_p1;
wire  signed [17:0] mul_ln1118_59_fu_1910_p0;
wire   [12:0] mul_ln1118_59_fu_1910_p1;
wire  signed [17:0] mul_ln1118_62_fu_1917_p0;
wire  signed [10:0] mul_ln1118_62_fu_1917_p1;
wire  signed [17:0] mul_ln1118_63_fu_1924_p0;
wire  signed [9:0] mul_ln1118_63_fu_1924_p1;
wire  signed [17:0] mul_ln1118_64_fu_1931_p0;
wire   [11:0] mul_ln1118_64_fu_1931_p1;
wire  signed [17:0] mul_ln1118_67_fu_1938_p0;
wire   [10:0] mul_ln1118_67_fu_1938_p1;
wire  signed [17:0] mul_ln1118_68_fu_1945_p0;
wire   [11:0] mul_ln1118_68_fu_1945_p1;
wire  signed [17:0] mul_ln1118_71_fu_1952_p0;
wire  signed [11:0] mul_ln1118_71_fu_1952_p1;
wire  signed [17:0] mul_ln1118_72_fu_1959_p0;
wire   [9:0] mul_ln1118_72_fu_1959_p1;
wire  signed [17:0] mul_ln1118_73_fu_1966_p0;
wire   [10:0] mul_ln1118_73_fu_1966_p1;
wire  signed [17:0] mul_ln1118_77_fu_1973_p0;
wire   [10:0] mul_ln1118_77_fu_1973_p1;
wire  signed [17:0] mul_ln1118_78_fu_1980_p0;
wire  signed [9:0] mul_ln1118_78_fu_1980_p1;
wire  signed [17:0] mul_ln1118_79_fu_1987_p0;
wire   [9:0] mul_ln1118_79_fu_1987_p1;
wire  signed [17:0] mul_ln1118_80_fu_1994_p0;
wire   [10:0] mul_ln1118_80_fu_1994_p1;
wire  signed [17:0] mul_ln1118_81_fu_2001_p0;
wire   [11:0] mul_ln1118_81_fu_2001_p1;
wire  signed [17:0] mul_ln1118_83_fu_2008_p0;
wire  signed [10:0] mul_ln1118_83_fu_2008_p1;
wire  signed [17:0] mul_ln1118_85_fu_2015_p0;
wire   [10:0] mul_ln1118_85_fu_2015_p1;
wire   [6:0] mul_ln1118_86_fu_2022_p1;
wire  signed [17:0] mul_ln1118_88_fu_2029_p0;
wire   [10:0] mul_ln1118_88_fu_2029_p1;
wire  signed [17:0] mul_ln1118_89_fu_2036_p0;
wire   [10:0] mul_ln1118_89_fu_2036_p1;
wire  signed [17:0] mul_ln1118_90_fu_2043_p0;
wire   [9:0] mul_ln1118_90_fu_2043_p1;
wire  signed [17:0] mul_ln1118_93_fu_2050_p0;
wire  signed [10:0] mul_ln1118_93_fu_2050_p1;
wire  signed [17:0] mul_ln1118_95_fu_2057_p0;
wire   [9:0] mul_ln1118_95_fu_2057_p1;
wire  signed [17:0] mul_ln1118_96_fu_2064_p0;
wire  signed [9:0] mul_ln1118_96_fu_2064_p1;
wire  signed [17:0] mul_ln1118_34_fu_2071_p0;
wire  signed [27:0] sext_ln1118_26_fu_910_p1;
wire   [9:0] mul_ln1118_34_fu_2071_p1;
wire  signed [17:0] mul_ln1118_38_fu_2078_p0;
wire   [11:0] mul_ln1118_38_fu_2078_p1;
wire  signed [7:0] mul_ln1118_39_fu_2084_p1;
wire  signed [17:0] mul_ln1118_43_fu_2091_p0;
wire  signed [11:0] mul_ln1118_43_fu_2091_p1;
wire  signed [17:0] mul_ln1118_47_fu_2098_p0;
wire  signed [10:0] mul_ln1118_47_fu_2098_p1;
wire  signed [17:0] mul_ln1118_48_fu_2105_p0;
wire  signed [26:0] sext_ln1118_fu_898_p1;
wire  signed [8:0] mul_ln1118_48_fu_2105_p1;
wire  signed [17:0] mul_ln1118_52_fu_2112_p0;
wire  signed [11:0] mul_ln1118_52_fu_2112_p1;
wire  signed [17:0] mul_ln1118_56_fu_2119_p0;
wire   [10:0] mul_ln1118_56_fu_2119_p1;
wire  signed [17:0] mul_ln1118_57_fu_2125_p0;
wire   [10:0] mul_ln1118_57_fu_2125_p1;
wire  signed [17:0] mul_ln1118_60_fu_2132_p0;
wire   [10:0] mul_ln1118_60_fu_2132_p1;
wire  signed [17:0] mul_ln1118_61_fu_2138_p0;
wire   [11:0] mul_ln1118_61_fu_2138_p1;
wire  signed [17:0] mul_ln1118_65_fu_2145_p0;
wire  signed [10:0] mul_ln1118_65_fu_2145_p1;
wire   [8:0] mul_ln1118_66_fu_2151_p1;
wire  signed [17:0] mul_ln1118_69_fu_2158_p0;
wire  signed [10:0] mul_ln1118_69_fu_2158_p1;
wire  signed [17:0] mul_ln1118_70_fu_2164_p0;
wire   [11:0] mul_ln1118_70_fu_2164_p1;
wire  signed [17:0] mul_ln1118_74_fu_2171_p0;
wire  signed [10:0] mul_ln1118_74_fu_2171_p1;
wire  signed [17:0] mul_ln1118_75_fu_2177_p0;
wire   [11:0] mul_ln1118_75_fu_2177_p1;
wire  signed [17:0] mul_ln1118_76_fu_2184_p0;
wire   [8:0] mul_ln1118_76_fu_2184_p1;
wire  signed [17:0] mul_ln1118_82_fu_2191_p0;
wire   [10:0] mul_ln1118_82_fu_2191_p1;
wire   [6:0] mul_ln1118_84_fu_2197_p1;
wire  signed [17:0] mul_ln1118_87_fu_2204_p0;
wire   [10:0] mul_ln1118_87_fu_2204_p1;
wire  signed [17:0] mul_ln1118_91_fu_2211_p0;
wire   [10:0] mul_ln1118_91_fu_2211_p1;
wire  signed [17:0] mul_ln1118_92_fu_2217_p0;
wire   [9:0] mul_ln1118_92_fu_2217_p1;
wire   [8:0] mul_ln1118_94_fu_2224_p1;
wire  signed [17:0] mul_ln1118_97_fu_2231_p0;
wire   [10:0] mul_ln1118_97_fu_2231_p1;
reg   [17:0] ap_return_0_preg;
reg   [17:0] ap_return_1_preg;
reg   [17:0] ap_return_2_preg;
reg   [17:0] ap_return_3_preg;
reg   [17:0] ap_return_4_preg;
reg   [17:0] ap_return_5_preg;
reg   [17:0] ap_return_6_preg;
reg   [17:0] ap_return_7_preg;
reg   [17:0] ap_return_8_preg;
reg   [17:0] ap_return_9_preg;
reg   [17:0] ap_return_10_preg;
reg   [17:0] ap_return_11_preg;
reg   [17:0] ap_return_12_preg;
reg   [17:0] ap_return_13_preg;
reg   [17:0] ap_return_14_preg;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_return_0_preg = 18'd0;
#0 ap_return_1_preg = 18'd0;
#0 ap_return_2_preg = 18'd0;
#0 ap_return_3_preg = 18'd0;
#0 ap_return_4_preg = 18'd0;
#0 ap_return_5_preg = 18'd0;
#0 ap_return_6_preg = 18'd0;
#0 ap_return_7_preg = 18'd0;
#0 ap_return_8_preg = 18'd0;
#0 ap_return_9_preg = 18'd0;
#0 ap_return_10_preg = 18'd0;
#0 ap_return_11_preg = 18'd0;
#0 ap_return_12_preg = 18'd0;
#0 ap_return_13_preg = 18'd0;
#0 ap_return_14_preg = 18'd0;
end

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U89(
    .din0(mul_ln1118_fu_1777_p0),
    .din1(mul_ln1118_fu_1777_p1),
    .dout(mul_ln1118_fu_1777_p2)
);

myproject_mul_mul_18s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_14s_28_1_1_U90(
    .din0(mul_ln1118_32_fu_1784_p0),
    .din1(mul_ln1118_32_fu_1784_p1),
    .dout(mul_ln1118_32_fu_1784_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U91(
    .din0(mul_ln1118_33_fu_1791_p0),
    .din1(mul_ln1118_33_fu_1791_p1),
    .dout(mul_ln1118_33_fu_1791_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U92(
    .din0(mul_ln1118_35_fu_1798_p0),
    .din1(mul_ln1118_35_fu_1798_p1),
    .dout(mul_ln1118_35_fu_1798_p2)
);

myproject_mul_mul_18s_13s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_13s_28_1_1_U93(
    .din0(mul_ln1118_36_fu_1805_p0),
    .din1(mul_ln1118_36_fu_1805_p1),
    .dout(mul_ln1118_36_fu_1805_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U94(
    .din0(mul_ln1118_37_fu_1812_p0),
    .din1(mul_ln1118_37_fu_1812_p1),
    .dout(mul_ln1118_37_fu_1812_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U95(
    .din0(mul_ln1118_40_fu_1819_p0),
    .din1(mul_ln1118_40_fu_1819_p1),
    .dout(mul_ln1118_40_fu_1819_p2)
);

myproject_mul_mul_18s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12s_28_1_1_U96(
    .din0(mul_ln1118_41_fu_1826_p0),
    .din1(mul_ln1118_41_fu_1826_p1),
    .dout(mul_ln1118_41_fu_1826_p2)
);

myproject_mul_mul_18s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_14s_28_1_1_U97(
    .din0(mul_ln1118_42_fu_1833_p0),
    .din1(mul_ln1118_42_fu_1833_p1),
    .dout(mul_ln1118_42_fu_1833_p2)
);

myproject_mul_mul_18s_13s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_13s_28_1_1_U98(
    .din0(mul_ln1118_44_fu_1840_p0),
    .din1(mul_ln1118_44_fu_1840_p1),
    .dout(mul_ln1118_44_fu_1840_p2)
);

myproject_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10ns_28_1_1_U99(
    .din0(mul_ln1118_45_fu_1847_p0),
    .din1(mul_ln1118_45_fu_1847_p1),
    .dout(mul_ln1118_45_fu_1847_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U100(
    .din0(mul_ln1118_46_fu_1854_p0),
    .din1(mul_ln1118_46_fu_1854_p1),
    .dout(mul_ln1118_46_fu_1854_p2)
);

myproject_mul_mul_18s_10s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10s_28_1_1_U101(
    .din0(mul_ln1118_49_fu_1861_p0),
    .din1(mul_ln1118_49_fu_1861_p1),
    .dout(mul_ln1118_49_fu_1861_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U102(
    .din0(mul_ln1118_50_fu_1868_p0),
    .din1(mul_ln1118_50_fu_1868_p1),
    .dout(mul_ln1118_50_fu_1868_p2)
);

myproject_mul_mul_18s_13s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_13s_28_1_1_U103(
    .din0(mul_ln1118_51_fu_1875_p0),
    .din1(mul_ln1118_51_fu_1875_p1),
    .dout(mul_ln1118_51_fu_1875_p2)
);

myproject_mul_mul_18s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12s_28_1_1_U104(
    .din0(mul_ln1118_53_fu_1882_p0),
    .din1(mul_ln1118_53_fu_1882_p1),
    .dout(mul_ln1118_53_fu_1882_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U105(
    .din0(mul_ln1118_54_fu_1889_p0),
    .din1(mul_ln1118_54_fu_1889_p1),
    .dout(mul_ln1118_54_fu_1889_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U106(
    .din0(mul_ln1118_55_fu_1896_p0),
    .din1(mul_ln1118_55_fu_1896_p1),
    .dout(mul_ln1118_55_fu_1896_p2)
);

myproject_mul_mul_18s_13s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_13s_28_1_1_U107(
    .din0(mul_ln1118_58_fu_1903_p0),
    .din1(mul_ln1118_58_fu_1903_p1),
    .dout(mul_ln1118_58_fu_1903_p2)
);

myproject_mul_mul_18s_13ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_13ns_28_1_1_U108(
    .din0(mul_ln1118_59_fu_1910_p0),
    .din1(mul_ln1118_59_fu_1910_p1),
    .dout(mul_ln1118_59_fu_1910_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U109(
    .din0(mul_ln1118_62_fu_1917_p0),
    .din1(mul_ln1118_62_fu_1917_p1),
    .dout(mul_ln1118_62_fu_1917_p2)
);

myproject_mul_mul_18s_10s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10s_28_1_1_U110(
    .din0(mul_ln1118_63_fu_1924_p0),
    .din1(mul_ln1118_63_fu_1924_p1),
    .dout(mul_ln1118_63_fu_1924_p2)
);

myproject_mul_mul_18s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12ns_28_1_1_U111(
    .din0(mul_ln1118_64_fu_1931_p0),
    .din1(mul_ln1118_64_fu_1931_p1),
    .dout(mul_ln1118_64_fu_1931_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U112(
    .din0(mul_ln1118_67_fu_1938_p0),
    .din1(mul_ln1118_67_fu_1938_p1),
    .dout(mul_ln1118_67_fu_1938_p2)
);

myproject_mul_mul_18s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12ns_28_1_1_U113(
    .din0(mul_ln1118_68_fu_1945_p0),
    .din1(mul_ln1118_68_fu_1945_p1),
    .dout(mul_ln1118_68_fu_1945_p2)
);

myproject_mul_mul_18s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12s_28_1_1_U114(
    .din0(mul_ln1118_71_fu_1952_p0),
    .din1(mul_ln1118_71_fu_1952_p1),
    .dout(mul_ln1118_71_fu_1952_p2)
);

myproject_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10ns_28_1_1_U115(
    .din0(mul_ln1118_72_fu_1959_p0),
    .din1(mul_ln1118_72_fu_1959_p1),
    .dout(mul_ln1118_72_fu_1959_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U116(
    .din0(mul_ln1118_73_fu_1966_p0),
    .din1(mul_ln1118_73_fu_1966_p1),
    .dout(mul_ln1118_73_fu_1966_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U117(
    .din0(mul_ln1118_77_fu_1973_p0),
    .din1(mul_ln1118_77_fu_1973_p1),
    .dout(mul_ln1118_77_fu_1973_p2)
);

myproject_mul_mul_18s_10s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10s_28_1_1_U118(
    .din0(mul_ln1118_78_fu_1980_p0),
    .din1(mul_ln1118_78_fu_1980_p1),
    .dout(mul_ln1118_78_fu_1980_p2)
);

myproject_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10ns_28_1_1_U119(
    .din0(mul_ln1118_79_fu_1987_p0),
    .din1(mul_ln1118_79_fu_1987_p1),
    .dout(mul_ln1118_79_fu_1987_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U120(
    .din0(mul_ln1118_80_fu_1994_p0),
    .din1(mul_ln1118_80_fu_1994_p1),
    .dout(mul_ln1118_80_fu_1994_p2)
);

myproject_mul_mul_18s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12ns_28_1_1_U121(
    .din0(mul_ln1118_81_fu_2001_p0),
    .din1(mul_ln1118_81_fu_2001_p1),
    .dout(mul_ln1118_81_fu_2001_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U122(
    .din0(mul_ln1118_83_fu_2008_p0),
    .din1(mul_ln1118_83_fu_2008_p1),
    .dout(mul_ln1118_83_fu_2008_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U123(
    .din0(mul_ln1118_85_fu_2015_p0),
    .din1(mul_ln1118_85_fu_2015_p1),
    .dout(mul_ln1118_85_fu_2015_p2)
);

myproject_mul_mul_18s_7ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_18s_7ns_25_1_1_U124(
    .din0(data_3_V_read),
    .din1(mul_ln1118_86_fu_2022_p1),
    .dout(mul_ln1118_86_fu_2022_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U125(
    .din0(mul_ln1118_88_fu_2029_p0),
    .din1(mul_ln1118_88_fu_2029_p1),
    .dout(mul_ln1118_88_fu_2029_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U126(
    .din0(mul_ln1118_89_fu_2036_p0),
    .din1(mul_ln1118_89_fu_2036_p1),
    .dout(mul_ln1118_89_fu_2036_p2)
);

myproject_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10ns_28_1_1_U127(
    .din0(mul_ln1118_90_fu_2043_p0),
    .din1(mul_ln1118_90_fu_2043_p1),
    .dout(mul_ln1118_90_fu_2043_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U128(
    .din0(mul_ln1118_93_fu_2050_p0),
    .din1(mul_ln1118_93_fu_2050_p1),
    .dout(mul_ln1118_93_fu_2050_p2)
);

myproject_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10ns_28_1_1_U129(
    .din0(mul_ln1118_95_fu_2057_p0),
    .din1(mul_ln1118_95_fu_2057_p1),
    .dout(mul_ln1118_95_fu_2057_p2)
);

myproject_mul_mul_18s_10s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10s_28_1_1_U130(
    .din0(mul_ln1118_96_fu_2064_p0),
    .din1(mul_ln1118_96_fu_2064_p1),
    .dout(mul_ln1118_96_fu_2064_p2)
);

myproject_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10ns_28_1_1_U131(
    .din0(mul_ln1118_34_fu_2071_p0),
    .din1(mul_ln1118_34_fu_2071_p1),
    .dout(mul_ln1118_34_fu_2071_p2)
);

myproject_mul_mul_18s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12ns_28_1_1_U132(
    .din0(mul_ln1118_38_fu_2078_p0),
    .din1(mul_ln1118_38_fu_2078_p1),
    .dout(mul_ln1118_38_fu_2078_p2)
);

myproject_mul_mul_18s_8s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_18s_8s_26_1_1_U133(
    .din0(data_4_V_read),
    .din1(mul_ln1118_39_fu_2084_p1),
    .dout(mul_ln1118_39_fu_2084_p2)
);

myproject_mul_mul_18s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12s_28_1_1_U134(
    .din0(mul_ln1118_43_fu_2091_p0),
    .din1(mul_ln1118_43_fu_2091_p1),
    .dout(mul_ln1118_43_fu_2091_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U135(
    .din0(mul_ln1118_47_fu_2098_p0),
    .din1(mul_ln1118_47_fu_2098_p1),
    .dout(mul_ln1118_47_fu_2098_p2)
);

myproject_mul_mul_18s_9s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_18s_9s_27_1_1_U136(
    .din0(mul_ln1118_48_fu_2105_p0),
    .din1(mul_ln1118_48_fu_2105_p1),
    .dout(mul_ln1118_48_fu_2105_p2)
);

myproject_mul_mul_18s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12s_28_1_1_U137(
    .din0(mul_ln1118_52_fu_2112_p0),
    .din1(mul_ln1118_52_fu_2112_p1),
    .dout(mul_ln1118_52_fu_2112_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U138(
    .din0(mul_ln1118_56_fu_2119_p0),
    .din1(mul_ln1118_56_fu_2119_p1),
    .dout(mul_ln1118_56_fu_2119_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U139(
    .din0(mul_ln1118_57_fu_2125_p0),
    .din1(mul_ln1118_57_fu_2125_p1),
    .dout(mul_ln1118_57_fu_2125_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U140(
    .din0(mul_ln1118_60_fu_2132_p0),
    .din1(mul_ln1118_60_fu_2132_p1),
    .dout(mul_ln1118_60_fu_2132_p2)
);

myproject_mul_mul_18s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12ns_28_1_1_U141(
    .din0(mul_ln1118_61_fu_2138_p0),
    .din1(mul_ln1118_61_fu_2138_p1),
    .dout(mul_ln1118_61_fu_2138_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U142(
    .din0(mul_ln1118_65_fu_2145_p0),
    .din1(mul_ln1118_65_fu_2145_p1),
    .dout(mul_ln1118_65_fu_2145_p2)
);

myproject_mul_mul_18s_9ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_18s_9ns_27_1_1_U143(
    .din0(data_4_V_read),
    .din1(mul_ln1118_66_fu_2151_p1),
    .dout(mul_ln1118_66_fu_2151_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U144(
    .din0(mul_ln1118_69_fu_2158_p0),
    .din1(mul_ln1118_69_fu_2158_p1),
    .dout(mul_ln1118_69_fu_2158_p2)
);

myproject_mul_mul_18s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12ns_28_1_1_U145(
    .din0(mul_ln1118_70_fu_2164_p0),
    .din1(mul_ln1118_70_fu_2164_p1),
    .dout(mul_ln1118_70_fu_2164_p2)
);

myproject_mul_mul_18s_11s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11s_28_1_1_U146(
    .din0(mul_ln1118_74_fu_2171_p0),
    .din1(mul_ln1118_74_fu_2171_p1),
    .dout(mul_ln1118_74_fu_2171_p2)
);

myproject_mul_mul_18s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_12ns_28_1_1_U147(
    .din0(mul_ln1118_75_fu_2177_p0),
    .din1(mul_ln1118_75_fu_2177_p1),
    .dout(mul_ln1118_75_fu_2177_p2)
);

myproject_mul_mul_18s_9ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_18s_9ns_27_1_1_U148(
    .din0(mul_ln1118_76_fu_2184_p0),
    .din1(mul_ln1118_76_fu_2184_p1),
    .dout(mul_ln1118_76_fu_2184_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U149(
    .din0(mul_ln1118_82_fu_2191_p0),
    .din1(mul_ln1118_82_fu_2191_p1),
    .dout(mul_ln1118_82_fu_2191_p2)
);

myproject_mul_mul_18s_7ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_18s_7ns_25_1_1_U150(
    .din0(data_1_V_read),
    .din1(mul_ln1118_84_fu_2197_p1),
    .dout(mul_ln1118_84_fu_2197_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U151(
    .din0(mul_ln1118_87_fu_2204_p0),
    .din1(mul_ln1118_87_fu_2204_p1),
    .dout(mul_ln1118_87_fu_2204_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U152(
    .din0(mul_ln1118_91_fu_2211_p0),
    .din1(mul_ln1118_91_fu_2211_p1),
    .dout(mul_ln1118_91_fu_2211_p2)
);

myproject_mul_mul_18s_10ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_10ns_28_1_1_U153(
    .din0(mul_ln1118_92_fu_2217_p0),
    .din1(mul_ln1118_92_fu_2217_p1),
    .dout(mul_ln1118_92_fu_2217_p2)
);

myproject_mul_mul_18s_9ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_18s_9ns_27_1_1_U154(
    .din0(data_1_V_read),
    .din1(mul_ln1118_94_fu_2224_p1),
    .dout(mul_ln1118_94_fu_2224_p2)
);

myproject_mul_mul_18s_11ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_11ns_28_1_1_U155(
    .din0(mul_ln1118_97_fu_2231_p0),
    .din1(mul_ln1118_97_fu_2231_p1),
    .dout(mul_ln1118_97_fu_2231_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_0_preg <= add_ln703_32_fu_943_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_10_preg <= add_ln703_82_fu_1474_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_11_preg <= add_ln703_86_fu_1547_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_12_preg <= add_ln703_91_fu_1607_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_13_preg <= add_ln703_96_fu_1643_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_14_preg <= add_ln703_101_fu_1682_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_1_preg <= add_ln703_37_fu_986_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_2_preg <= add_ln703_42_fu_1068_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_3_preg <= add_ln703_47_fu_1133_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_4_preg <= add_ln703_52_fu_1172_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_5_preg <= add_ln703_57_fu_1207_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_6_preg <= add_ln703_62_fu_1255_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_7_preg <= add_ln703_67_fu_1294_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_8_preg <= add_ln703_72_fu_1362_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 18'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_return_9_preg <= add_ln703_77_fu_1398_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln703_29_reg_2270 <= add_ln703_29_fu_353_p2;
        add_ln703_34_reg_2275 <= add_ln703_34_fu_392_p2;
        add_ln703_39_reg_2280 <= add_ln703_39_fu_431_p2;
        add_ln703_44_reg_2285 <= add_ln703_44_fu_470_p2;
        add_ln703_49_reg_2290 <= add_ln703_49_fu_509_p2;
        add_ln703_54_reg_2295 <= add_ln703_54_fu_548_p2;
        add_ln703_59_reg_2305 <= add_ln703_59_fu_582_p2;
        add_ln703_64_reg_2310 <= add_ln703_64_fu_621_p2;
        add_ln703_74_reg_2325 <= add_ln703_74_fu_678_p2;
        add_ln703_79_reg_2330 <= add_ln703_79_fu_717_p2;
        add_ln703_83_reg_2340 <= add_ln703_83_fu_787_p2;
        add_ln703_93_reg_2360 <= add_ln703_93_fu_853_p2;
        add_ln703_98_reg_2365 <= add_ln703_98_fu_892_p2;
        sext_ln1118_25_reg_2253 <= sext_ln1118_25_fu_315_p1;
        trunc_ln708_25_reg_2265 <= {{sub_ln1118_9_fu_331_p2[26:10]}};
        trunc_ln708_52_reg_2300 <= {{trunc_ln708_52_fu_554_p1[17:5]}};
        trunc_ln708_63_reg_2315 <= {{mul_ln1118_67_fu_1938_p2[27:10]}};
        trunc_ln708_64_reg_2320 <= {{mul_ln1118_68_fu_1945_p2[27:10]}};
        trunc_ln708_79_reg_2335 <= {{sub_ln1118_7_fu_771_p2[26:10]}};
        trunc_ln708_82_reg_2345 <= {{mul_ln1118_83_fu_2008_p2[27:10]}};
        trunc_ln708_84_reg_2350 <= {{mul_ln1118_85_fu_2015_p2[27:10]}};
        trunc_ln708_85_reg_2355 <= {{mul_ln1118_86_fu_2022_p2[24:10]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_0 = add_ln703_32_fu_943_p2;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_1 = add_ln703_37_fu_986_p2;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_10 = add_ln703_82_fu_1474_p2;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_11 = add_ln703_86_fu_1547_p2;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_12 = add_ln703_91_fu_1607_p2;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_13 = add_ln703_96_fu_1643_p2;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_14 = add_ln703_101_fu_1682_p2;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_2 = add_ln703_42_fu_1068_p2;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_3 = add_ln703_47_fu_1133_p2;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_4 = add_ln703_52_fu_1172_p2;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_5 = add_ln703_57_fu_1207_p2;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_6 = add_ln703_62_fu_1255_p2;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_7 = add_ln703_67_fu_1294_p2;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_8 = add_ln703_72_fu_1362_p2;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_return_9 = add_ln703_77_fu_1398_p2;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_100_fu_1676_p2 = (trunc_ln708_96_fu_1661_p4 + add_ln703_99_fu_1670_p2);

assign add_ln703_101_fu_1682_p2 = (add_ln703_98_reg_2365 + add_ln703_100_fu_1676_p2);

assign add_ln703_29_fu_353_p2 = (trunc_ln_fu_272_p4 + add_ln703_fu_347_p2);

assign add_ln703_30_fu_931_p2 = ($signed(sext_ln708_fu_907_p1) + $signed(18'd820));

assign add_ln703_31_fu_937_p2 = (trunc_ln708_26_fu_922_p4 + add_ln703_30_fu_931_p2);

assign add_ln703_32_fu_943_p2 = (add_ln703_29_reg_2270 + add_ln703_31_fu_937_p2);

assign add_ln703_33_fu_386_p2 = (trunc_ln708_29_fu_377_p4 + trunc_ln708_28_fu_368_p4);

assign add_ln703_34_fu_392_p2 = (trunc_ln708_27_fu_359_p4 + add_ln703_33_fu_386_p2);

assign add_ln703_35_fu_970_p2 = ($signed(sext_ln703_11_fu_966_p1) + $signed(17'd79));

assign add_ln703_36_fu_980_p2 = ($signed(trunc_ln708_30_fu_948_p4) + $signed(sext_ln703_12_fu_976_p1));

assign add_ln703_37_fu_986_p2 = (add_ln703_34_reg_2275 + add_ln703_36_fu_980_p2);

assign add_ln703_38_fu_425_p2 = (trunc_ln708_35_fu_416_p4 + trunc_ln708_34_fu_407_p4);

assign add_ln703_39_fu_431_p2 = (trunc_ln708_33_fu_398_p4 + add_ln703_38_fu_425_p2);

assign add_ln703_40_fu_1052_p2 = ($signed(sext_ln1118_32_fu_1039_p1) + $signed(17'd844));

assign add_ln703_41_fu_1062_p2 = ($signed(trunc_ln708_36_fu_1043_p4) + $signed(sext_ln703_13_fu_1058_p1));

assign add_ln703_42_fu_1068_p2 = (add_ln703_39_reg_2280 + add_ln703_41_fu_1062_p2);

assign add_ln703_43_fu_464_p2 = (trunc_ln708_40_fu_455_p4 + trunc_ln708_39_fu_446_p4);

assign add_ln703_44_fu_470_p2 = (trunc_ln708_38_fu_437_p4 + add_ln703_43_fu_464_p2);

assign add_ln703_45_fu_1117_p2 = ($signed(sext_ln1118_35_fu_1104_p1) + $signed(14'd148));

assign add_ln703_46_fu_1127_p2 = ($signed(trunc_ln708_41_fu_1108_p4) + $signed(sext_ln703_14_fu_1123_p1));

assign add_ln703_47_fu_1133_p2 = (add_ln703_44_reg_2285 + add_ln703_46_fu_1127_p2);

assign add_ln703_48_fu_503_p2 = (trunc_ln708_45_fu_494_p4 + trunc_ln708_44_fu_485_p4);

assign add_ln703_49_fu_509_p2 = (trunc_ln708_43_fu_476_p4 + add_ln703_48_fu_503_p2);

assign add_ln703_50_fu_1160_p2 = ($signed(sext_ln708_2_fu_1147_p1) + $signed(18'd344));

assign add_ln703_51_fu_1166_p2 = (trunc_ln708_46_fu_1151_p4 + add_ln703_50_fu_1160_p2);

assign add_ln703_52_fu_1172_p2 = (add_ln703_49_reg_2290 + add_ln703_51_fu_1166_p2);

assign add_ln703_53_fu_542_p2 = (trunc_ln708_49_fu_533_p4 + trunc_ln708_48_fu_524_p4);

assign add_ln703_54_fu_548_p2 = (trunc_ln708_47_fu_515_p4 + add_ln703_53_fu_542_p2);

assign add_ln703_55_fu_1195_p2 = ($signed(trunc_ln708_51_fu_1186_p4) + $signed(18'd262043));

assign add_ln703_56_fu_1201_p2 = (trunc_ln708_50_fu_1177_p4 + add_ln703_55_fu_1195_p2);

assign add_ln703_57_fu_1207_p2 = (add_ln703_54_reg_2295 + add_ln703_56_fu_1201_p2);

assign add_ln703_58_fu_1215_p2 = ($signed(sext_ln703_fu_1212_p1) + $signed(14'd15951));

assign add_ln703_59_fu_582_p2 = (trunc_ln708_54_fu_573_p4 + trunc_ln708_53_fu_564_p4);

assign add_ln703_60_fu_1243_p2 = ($signed(sext_ln703_10_fu_1221_p1) + $signed(trunc_ln708_56_fu_1234_p4));

assign add_ln703_61_fu_1249_p2 = (trunc_ln708_55_fu_1225_p4 + add_ln703_60_fu_1243_p2);

assign add_ln703_62_fu_1255_p2 = (add_ln703_59_reg_2305 + add_ln703_61_fu_1249_p2);

assign add_ln703_63_fu_615_p2 = (trunc_ln708_59_fu_606_p4 + trunc_ln708_58_fu_597_p4);

assign add_ln703_64_fu_621_p2 = (trunc_ln708_57_fu_588_p4 + add_ln703_63_fu_615_p2);

assign add_ln703_65_fu_1282_p2 = ($signed(sext_ln708_3_fu_1278_p1) + $signed(18'd29));

assign add_ln703_66_fu_1288_p2 = (trunc_ln708_60_fu_1260_p4 + add_ln703_65_fu_1282_p2);

assign add_ln703_67_fu_1294_p2 = (add_ln703_64_reg_2310 + add_ln703_66_fu_1288_p2);

assign add_ln703_68_fu_1340_p2 = (trunc_ln708_64_reg_2320 + trunc_ln708_63_reg_2315);

assign add_ln703_69_fu_1344_p2 = (trunc_ln708_62_fu_1312_p4 + add_ln703_68_fu_1340_p2);

assign add_ln703_70_fu_1350_p2 = (trunc_ln708_66_fu_1331_p4 + 18'd191);

assign add_ln703_71_fu_1356_p2 = (trunc_ln708_65_fu_1322_p4 + add_ln703_70_fu_1350_p2);

assign add_ln703_72_fu_1362_p2 = (add_ln703_69_fu_1344_p2 + add_ln703_71_fu_1356_p2);

assign add_ln703_73_fu_672_p2 = (trunc_ln708_69_fu_663_p4 + trunc_ln708_68_fu_654_p4);

assign add_ln703_74_fu_678_p2 = (trunc_ln708_67_fu_645_p4 + add_ln703_73_fu_672_p2);

assign add_ln703_75_fu_1386_p2 = (trunc_ln708_71_fu_1377_p4 + 18'd209);

assign add_ln703_76_fu_1392_p2 = (trunc_ln708_70_fu_1368_p4 + add_ln703_75_fu_1386_p2);

assign add_ln703_77_fu_1398_p2 = (add_ln703_74_reg_2325 + add_ln703_76_fu_1392_p2);

assign add_ln703_78_fu_711_p2 = (trunc_ln708_75_fu_702_p4 + trunc_ln708_74_fu_693_p4);

assign add_ln703_79_fu_717_p2 = (trunc_ln708_73_fu_684_p4 + add_ln703_78_fu_711_p2);

assign add_ln703_80_fu_1462_p2 = ($signed(sext_ln708_4_fu_1412_p1) + $signed(18'd42));

assign add_ln703_81_fu_1468_p2 = (trunc_ln708_76_fu_1452_p4 + add_ln703_80_fu_1462_p2);

assign add_ln703_82_fu_1474_p2 = (add_ln703_79_reg_2330 + add_ln703_81_fu_1468_p2);

assign add_ln703_83_fu_787_p2 = (trunc_ln708_77_fu_723_p4 + trunc_ln708_78_fu_732_p4);

assign add_ln703_84_fu_1535_p2 = ($signed(sext_ln708_6_fu_1531_p1) + $signed(sext_ln708_5_fu_1479_p1));

assign add_ln703_85_fu_1541_p2 = (trunc_ln708_80_fu_1482_p4 + add_ln703_84_fu_1535_p2);

assign add_ln703_86_fu_1547_p2 = (add_ln703_83_reg_2340 + add_ln703_85_fu_1541_p2);

assign add_ln703_87_fu_1577_p2 = (trunc_ln708_86_fu_1568_p4 + trunc_ln708_84_reg_2350);

assign add_ln703_88_fu_1582_p2 = (trunc_ln708_82_reg_2345 + add_ln703_87_fu_1577_p2);

assign add_ln703_89_fu_1587_p2 = ($signed(sext_ln1118_43_fu_1565_p1) + $signed(16'd65527));

assign add_ln703_90_fu_1597_p2 = ($signed(sext_ln1118_42_fu_1561_p1) + $signed(sext_ln703_15_fu_1593_p1));

assign add_ln703_91_fu_1607_p2 = ($signed(add_ln703_88_fu_1582_p2) + $signed(sext_ln703_16_fu_1603_p1));

assign add_ln703_92_fu_847_p2 = (trunc_ln708_89_fu_838_p4 + trunc_ln708_88_fu_829_p4);

assign add_ln703_93_fu_853_p2 = (trunc_ln708_87_fu_820_p4 + add_ln703_92_fu_847_p2);

assign add_ln703_94_fu_1631_p2 = ($signed(trunc_ln708_91_fu_1622_p4) + $signed(18'd261914));

assign add_ln703_95_fu_1637_p2 = (trunc_ln708_90_fu_1613_p4 + add_ln703_94_fu_1631_p2);

assign add_ln703_96_fu_1643_p2 = (add_ln703_93_reg_2360 + add_ln703_95_fu_1637_p2);

assign add_ln703_97_fu_886_p2 = (trunc_ln708_95_fu_877_p4 + trunc_ln708_94_fu_868_p4);

assign add_ln703_98_fu_892_p2 = (trunc_ln708_92_fu_859_p4 + add_ln703_97_fu_886_p2);

assign add_ln703_99_fu_1670_p2 = ($signed(sext_ln708_7_fu_1657_p1) + $signed(18'd262128));

assign add_ln703_fu_347_p2 = (trunc_ln708_24_fu_298_p4 + trunc_ln708_s_fu_285_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign mul_ln1118_32_fu_1784_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_32_fu_1784_p1 = 28'd268429522;

assign mul_ln1118_33_fu_1791_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_33_fu_1791_p1 = 28'd546;

assign mul_ln1118_34_fu_2071_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_34_fu_2071_p1 = 28'd500;

assign mul_ln1118_35_fu_1798_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_35_fu_1798_p1 = 28'd832;

assign mul_ln1118_36_fu_1805_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_36_fu_1805_p1 = 28'd268432525;

assign mul_ln1118_37_fu_1812_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_37_fu_1812_p1 = 28'd904;

assign mul_ln1118_38_fu_2078_p0 = sext_ln1118_25_reg_2253;

assign mul_ln1118_38_fu_2078_p1 = 28'd1815;

assign mul_ln1118_39_fu_2084_p1 = 26'd67108787;

assign mul_ln1118_40_fu_1819_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_40_fu_1819_p1 = 28'd268434859;

assign mul_ln1118_41_fu_1826_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_41_fu_1826_p1 = 28'd268434334;

assign mul_ln1118_42_fu_1833_p0 = sext_ln1118_25_fu_315_p1;

assign mul_ln1118_42_fu_1833_p1 = 28'd268430612;

assign mul_ln1118_43_fu_2091_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_43_fu_2091_p1 = 28'd268434149;

assign mul_ln1118_44_fu_1840_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_44_fu_1840_p1 = 28'd268432903;

assign mul_ln1118_45_fu_1847_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_45_fu_1847_p1 = 28'd403;

assign mul_ln1118_46_fu_1854_p0 = sext_ln1118_25_fu_315_p1;

assign mul_ln1118_46_fu_1854_p1 = 28'd826;

assign mul_ln1118_47_fu_2098_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_47_fu_2098_p1 = 28'd268434817;

assign mul_ln1118_48_fu_2105_p0 = sext_ln1118_fu_898_p1;

assign mul_ln1118_48_fu_2105_p1 = 27'd134217569;

assign mul_ln1118_49_fu_1861_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_49_fu_1861_p1 = 28'd268435149;

assign mul_ln1118_50_fu_1868_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_50_fu_1868_p1 = 28'd268434522;

assign mul_ln1118_51_fu_1875_p0 = sext_ln1118_25_fu_315_p1;

assign mul_ln1118_51_fu_1875_p1 = 28'd268432882;

assign mul_ln1118_52_fu_2112_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_52_fu_2112_p1 = 28'd268434171;

assign mul_ln1118_53_fu_1882_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_53_fu_1882_p1 = 28'd268434210;

assign mul_ln1118_54_fu_1889_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_54_fu_1889_p1 = 28'd268434872;

assign mul_ln1118_55_fu_1896_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_55_fu_1896_p1 = 28'd646;

assign mul_ln1118_56_fu_2119_p0 = sext_ln1118_25_reg_2253;

assign mul_ln1118_56_fu_2119_p1 = 28'd703;

assign mul_ln1118_57_fu_2125_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_57_fu_2125_p1 = 28'd688;

assign mul_ln1118_58_fu_1903_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_58_fu_1903_p1 = 28'd268432671;

assign mul_ln1118_59_fu_1910_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_59_fu_1910_p1 = 28'd2122;

assign mul_ln1118_60_fu_2132_p0 = sext_ln1118_25_reg_2253;

assign mul_ln1118_60_fu_2132_p1 = 28'd727;

assign mul_ln1118_61_fu_2138_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_61_fu_2138_p1 = 28'd1974;

assign mul_ln1118_62_fu_1917_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_62_fu_1917_p1 = 28'd268434437;

assign mul_ln1118_63_fu_1924_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_63_fu_1924_p1 = 28'd268435132;

assign mul_ln1118_64_fu_1931_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_64_fu_1931_p1 = 28'd1265;

assign mul_ln1118_65_fu_2145_p0 = sext_ln1118_25_reg_2253;

assign mul_ln1118_65_fu_2145_p1 = 28'd268434724;

assign mul_ln1118_66_fu_2151_p1 = 27'd166;

assign mul_ln1118_67_fu_1938_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_67_fu_1938_p1 = 28'd904;

assign mul_ln1118_68_fu_1945_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_68_fu_1945_p1 = 28'd1164;

assign mul_ln1118_69_fu_2158_p0 = sext_ln1118_25_reg_2253;

assign mul_ln1118_69_fu_2158_p1 = 28'd268434709;

assign mul_ln1118_70_fu_2164_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_70_fu_2164_p1 = 28'd1187;

assign mul_ln1118_71_fu_1952_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_71_fu_1952_p1 = 28'd268434340;

assign mul_ln1118_72_fu_1959_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_72_fu_1959_p1 = 28'd273;

assign mul_ln1118_73_fu_1966_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_73_fu_1966_p1 = 28'd777;

assign mul_ln1118_74_fu_2171_p0 = sext_ln1118_25_reg_2253;

assign mul_ln1118_74_fu_2171_p1 = 28'd268434894;

assign mul_ln1118_75_fu_2177_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_75_fu_2177_p1 = 28'd1483;

assign mul_ln1118_76_fu_2184_p0 = sext_ln1118_fu_898_p1;

assign mul_ln1118_76_fu_2184_p1 = 27'd236;

assign mul_ln1118_77_fu_1973_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_77_fu_1973_p1 = 28'd530;

assign mul_ln1118_78_fu_1980_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_78_fu_1980_p1 = 28'd268434990;

assign mul_ln1118_79_fu_1987_p0 = sext_ln1118_25_fu_315_p1;

assign mul_ln1118_79_fu_1987_p1 = 28'd403;

assign mul_ln1118_80_fu_1994_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_80_fu_1994_p1 = 28'd574;

assign mul_ln1118_81_fu_2001_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_81_fu_2001_p1 = 28'd1082;

assign mul_ln1118_82_fu_2191_p0 = sext_ln1118_25_reg_2253;

assign mul_ln1118_82_fu_2191_p1 = 28'd868;

assign mul_ln1118_83_fu_2008_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_83_fu_2008_p1 = 28'd268434919;

assign mul_ln1118_84_fu_2197_p1 = 25'd55;

assign mul_ln1118_85_fu_2015_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_85_fu_2015_p1 = 28'd636;

assign mul_ln1118_86_fu_2022_p1 = 25'd58;

assign mul_ln1118_87_fu_2204_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_87_fu_2204_p1 = 28'd914;

assign mul_ln1118_88_fu_2029_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_88_fu_2029_p1 = 28'd629;

assign mul_ln1118_89_fu_2036_p0 = sext_ln1118_20_fu_281_p1;

assign mul_ln1118_89_fu_2036_p1 = 28'd792;

assign mul_ln1118_90_fu_2043_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_90_fu_2043_p1 = 28'd319;

assign mul_ln1118_91_fu_2211_p0 = sext_ln1118_25_reg_2253;

assign mul_ln1118_91_fu_2211_p1 = 28'd543;

assign mul_ln1118_92_fu_2217_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_92_fu_2217_p1 = 28'd303;

assign mul_ln1118_93_fu_2050_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_93_fu_2050_p1 = 28'd268434843;

assign mul_ln1118_94_fu_2224_p1 = 27'd204;

assign mul_ln1118_95_fu_2057_p0 = sext_ln1118_22_fu_294_p1;

assign mul_ln1118_95_fu_2057_p1 = 28'd507;

assign mul_ln1118_96_fu_2064_p0 = sext_ln1118_25_fu_315_p1;

assign mul_ln1118_96_fu_2064_p1 = 28'd268435147;

assign mul_ln1118_97_fu_2231_p0 = sext_ln1118_26_fu_910_p1;

assign mul_ln1118_97_fu_2231_p1 = 28'd766;

assign mul_ln1118_fu_1777_p0 = sext_ln1118_18_fu_268_p1;

assign mul_ln1118_fu_1777_p1 = 28'd534;

assign sext_ln1118_18_fu_268_p0 = data_0_V_read;

assign sext_ln1118_18_fu_268_p1 = sext_ln1118_18_fu_268_p0;

assign sext_ln1118_20_fu_281_p0 = data_1_V_read;

assign sext_ln1118_20_fu_281_p1 = sext_ln1118_20_fu_281_p0;

assign sext_ln1118_22_fu_294_p0 = data_2_V_read;

assign sext_ln1118_22_fu_294_p1 = sext_ln1118_22_fu_294_p0;

assign sext_ln1118_23_fu_307_p0 = data_3_V_read;

assign sext_ln1118_23_fu_307_p1 = sext_ln1118_23_fu_307_p0;

assign sext_ln1118_25_fu_315_p0 = data_3_V_read;

assign sext_ln1118_25_fu_315_p1 = sext_ln1118_25_fu_315_p0;

assign sext_ln1118_26_fu_910_p0 = data_4_V_read;

assign sext_ln1118_26_fu_910_p1 = sext_ln1118_26_fu_910_p0;

assign sext_ln1118_29_fu_998_p1 = $signed(shl_ln_fu_991_p3);

assign sext_ln1118_30_fu_1015_p1 = shl_ln1118_s_fu_1008_p3;

assign sext_ln1118_31_fu_1019_p1 = shl_ln1118_s_fu_1008_p3;

assign sext_ln1118_32_fu_1039_p1 = $signed(trunc_ln708_32_fu_1029_p4);

assign sext_ln1118_33_fu_1080_p1 = shl_ln1118_4_fu_1073_p3;

assign sext_ln1118_34_fu_1084_p1 = shl_ln1118_4_fu_1073_p3;

assign sext_ln1118_35_fu_1104_p1 = $signed(trunc_ln708_37_fu_1094_p4);

assign sext_ln1118_36_fu_1424_p1 = $signed(shl_ln1118_6_fu_1416_p3);

assign sext_ln1118_37_fu_1442_p1 = $signed(shl_ln1118_7_fu_1434_p3);

assign sext_ln1118_38_fu_749_p1 = $signed(shl_ln1118_8_fu_741_p3);

assign sext_ln1118_39_fu_767_p1 = $signed(shl_ln1118_9_fu_759_p3);

assign sext_ln1118_40_fu_1499_p1 = $signed(shl_ln1118_1_fu_1491_p3);

assign sext_ln1118_41_fu_1511_p1 = $signed(shl_ln1118_2_fu_1503_p3);

assign sext_ln1118_42_fu_1561_p1 = $signed(trunc_ln708_83_fu_1552_p4);

assign sext_ln1118_43_fu_1565_p1 = $signed(trunc_ln708_85_reg_2355);

assign sext_ln1118_44_fu_327_p1 = $signed(tmp_fu_319_p3);

assign sext_ln1118_fu_898_p0 = data_0_V_read;

assign sext_ln1118_fu_898_p1 = sext_ln1118_fu_898_p0;

assign sext_ln703_10_fu_1221_p1 = $signed(add_ln703_58_fu_1215_p2);

assign sext_ln703_11_fu_966_p1 = $signed(trunc_ln708_31_fu_957_p4);

assign sext_ln703_12_fu_976_p1 = $signed(add_ln703_35_fu_970_p2);

assign sext_ln703_13_fu_1058_p1 = $signed(add_ln703_40_fu_1052_p2);

assign sext_ln703_14_fu_1123_p1 = $signed(add_ln703_45_fu_1117_p2);

assign sext_ln703_15_fu_1593_p1 = $signed(add_ln703_89_fu_1587_p2);

assign sext_ln703_16_fu_1603_p1 = $signed(add_ln703_90_fu_1597_p2);

assign sext_ln703_fu_1212_p1 = $signed(trunc_ln708_52_reg_2300);

assign sext_ln708_2_fu_1147_p1 = $signed(trunc_ln708_42_fu_1138_p4);

assign sext_ln708_3_fu_1278_p1 = $signed(trunc_ln708_61_fu_1269_p4);

assign sext_ln708_4_fu_1412_p1 = $signed(trunc_ln708_72_fu_1403_p4);

assign sext_ln708_5_fu_1479_p1 = $signed(trunc_ln708_79_reg_2335);

assign sext_ln708_6_fu_1531_p1 = $signed(trunc_ln708_81_fu_1521_p4);

assign sext_ln708_7_fu_1657_p1 = $signed(trunc_ln708_93_fu_1648_p4);

assign sext_ln708_fu_907_p1 = $signed(trunc_ln708_25_reg_2265);

assign shl_ln1118_1_fu_1491_p1 = data_4_V_read;

assign shl_ln1118_1_fu_1491_p3 = {{shl_ln1118_1_fu_1491_p1}, {8'd0}};

assign shl_ln1118_2_fu_1503_p1 = data_4_V_read;

assign shl_ln1118_2_fu_1503_p3 = {{shl_ln1118_2_fu_1503_p1}, {5'd0}};

assign shl_ln1118_4_fu_1073_p1 = data_0_V_read;

assign shl_ln1118_4_fu_1073_p3 = {{shl_ln1118_4_fu_1073_p1}, {4'd0}};

assign shl_ln1118_5_fu_1299_p1 = data_0_V_read;

assign shl_ln1118_5_fu_1299_p3 = {{shl_ln1118_5_fu_1299_p1}, {10'd0}};

assign shl_ln1118_6_fu_1416_p1 = data_4_V_read;

assign shl_ln1118_6_fu_1416_p3 = {{shl_ln1118_6_fu_1416_p1}, {9'd0}};

assign shl_ln1118_7_fu_1434_p1 = data_4_V_read;

assign shl_ln1118_7_fu_1434_p3 = {{shl_ln1118_7_fu_1434_p1}, {6'd0}};

assign shl_ln1118_8_fu_741_p1 = data_2_V_read;

assign shl_ln1118_8_fu_741_p3 = {{shl_ln1118_8_fu_741_p1}, {8'd0}};

assign shl_ln1118_9_fu_759_p1 = data_2_V_read;

assign shl_ln1118_9_fu_759_p3 = {{shl_ln1118_9_fu_759_p1}, {6'd0}};

assign shl_ln1118_s_fu_1008_p1 = data_0_V_read;

assign shl_ln1118_s_fu_1008_p3 = {{shl_ln1118_s_fu_1008_p1}, {1'd0}};

assign shl_ln_fu_991_p1 = data_0_V_read;

assign shl_ln_fu_991_p3 = {{shl_ln_fu_991_p1}, {7'd0}};

assign sub_ln1118_1_fu_1023_p2 = ($signed(sub_ln1118_fu_1002_p2) - $signed(sext_ln1118_31_fu_1019_p1));

assign sub_ln1118_2_fu_1088_p2 = ($signed(sext_ln1118_34_fu_1084_p1) - $signed(sext_ln1118_30_fu_1015_p1));

assign sub_ln1118_3_fu_1306_p2 = ($signed(sext_ln1118_33_fu_1080_p1) - $signed(shl_ln1118_5_fu_1299_p3));

assign sub_ln1118_4_fu_1428_p2 = ($signed(28'd0) - $signed(sext_ln1118_36_fu_1424_p1));

assign sub_ln1118_5_fu_1446_p2 = ($signed(sub_ln1118_4_fu_1428_p2) - $signed(sext_ln1118_37_fu_1442_p1));

assign sub_ln1118_6_fu_753_p2 = ($signed(27'd0) - $signed(sext_ln1118_38_fu_749_p1));

assign sub_ln1118_7_fu_771_p2 = ($signed(sub_ln1118_6_fu_753_p2) - $signed(sext_ln1118_39_fu_767_p1));

assign sub_ln1118_8_fu_1515_p2 = ($signed(sext_ln1118_41_fu_1511_p1) - $signed(sext_ln1118_40_fu_1499_p1));

assign sub_ln1118_9_fu_331_p2 = ($signed(sext_ln1118_23_fu_307_p1) - $signed(sext_ln1118_44_fu_327_p1));

assign sub_ln1118_fu_1002_p2 = ($signed(26'd0) - $signed(sext_ln1118_29_fu_998_p1));

assign tmp_fu_319_p1 = data_3_V_read;

assign tmp_fu_319_p3 = {{tmp_fu_319_p1}, {8'd0}};

assign trunc_ln708_24_fu_298_p4 = {{mul_ln1118_33_fu_1791_p2[27:10]}};

assign trunc_ln708_26_fu_922_p4 = {{mul_ln1118_34_fu_2071_p2[27:10]}};

assign trunc_ln708_27_fu_359_p4 = {{mul_ln1118_35_fu_1798_p2[27:10]}};

assign trunc_ln708_28_fu_368_p4 = {{mul_ln1118_36_fu_1805_p2[27:10]}};

assign trunc_ln708_29_fu_377_p4 = {{mul_ln1118_37_fu_1812_p2[27:10]}};

assign trunc_ln708_30_fu_948_p4 = {{mul_ln1118_38_fu_2078_p2[27:10]}};

assign trunc_ln708_31_fu_957_p4 = {{mul_ln1118_39_fu_2084_p2[25:10]}};

assign trunc_ln708_32_fu_1029_p4 = {{sub_ln1118_1_fu_1023_p2[25:10]}};

assign trunc_ln708_33_fu_398_p4 = {{mul_ln1118_40_fu_1819_p2[27:10]}};

assign trunc_ln708_34_fu_407_p4 = {{mul_ln1118_41_fu_1826_p2[27:10]}};

assign trunc_ln708_35_fu_416_p4 = {{mul_ln1118_42_fu_1833_p2[27:10]}};

assign trunc_ln708_36_fu_1043_p4 = {{mul_ln1118_43_fu_2091_p2[27:10]}};

assign trunc_ln708_37_fu_1094_p4 = {{sub_ln1118_2_fu_1088_p2[22:10]}};

assign trunc_ln708_38_fu_437_p4 = {{mul_ln1118_44_fu_1840_p2[27:10]}};

assign trunc_ln708_39_fu_446_p4 = {{mul_ln1118_45_fu_1847_p2[27:10]}};

assign trunc_ln708_40_fu_455_p4 = {{mul_ln1118_46_fu_1854_p2[27:10]}};

assign trunc_ln708_41_fu_1108_p4 = {{mul_ln1118_47_fu_2098_p2[27:10]}};

assign trunc_ln708_42_fu_1138_p4 = {{mul_ln1118_48_fu_2105_p2[26:10]}};

assign trunc_ln708_43_fu_476_p4 = {{mul_ln1118_49_fu_1861_p2[27:10]}};

assign trunc_ln708_44_fu_485_p4 = {{mul_ln1118_50_fu_1868_p2[27:10]}};

assign trunc_ln708_45_fu_494_p4 = {{mul_ln1118_51_fu_1875_p2[27:10]}};

assign trunc_ln708_46_fu_1151_p4 = {{mul_ln1118_52_fu_2112_p2[27:10]}};

assign trunc_ln708_47_fu_515_p4 = {{mul_ln1118_53_fu_1882_p2[27:10]}};

assign trunc_ln708_48_fu_524_p4 = {{mul_ln1118_54_fu_1889_p2[27:10]}};

assign trunc_ln708_49_fu_533_p4 = {{mul_ln1118_55_fu_1896_p2[27:10]}};

assign trunc_ln708_50_fu_1177_p4 = {{mul_ln1118_56_fu_2119_p2[27:10]}};

assign trunc_ln708_51_fu_1186_p4 = {{mul_ln1118_57_fu_2125_p2[27:10]}};

assign trunc_ln708_52_fu_554_p1 = data_0_V_read;

assign trunc_ln708_53_fu_564_p4 = {{mul_ln1118_58_fu_1903_p2[27:10]}};

assign trunc_ln708_54_fu_573_p4 = {{mul_ln1118_59_fu_1910_p2[27:10]}};

assign trunc_ln708_55_fu_1225_p4 = {{mul_ln1118_60_fu_2132_p2[27:10]}};

assign trunc_ln708_56_fu_1234_p4 = {{mul_ln1118_61_fu_2138_p2[27:10]}};

assign trunc_ln708_57_fu_588_p4 = {{mul_ln1118_62_fu_1917_p2[27:10]}};

assign trunc_ln708_58_fu_597_p4 = {{mul_ln1118_63_fu_1924_p2[27:10]}};

assign trunc_ln708_59_fu_606_p4 = {{mul_ln1118_64_fu_1931_p2[27:10]}};

assign trunc_ln708_60_fu_1260_p4 = {{mul_ln1118_65_fu_2145_p2[27:10]}};

assign trunc_ln708_61_fu_1269_p4 = {{mul_ln1118_66_fu_2151_p2[26:10]}};

assign trunc_ln708_62_fu_1312_p4 = {{sub_ln1118_3_fu_1306_p2[27:10]}};

assign trunc_ln708_65_fu_1322_p4 = {{mul_ln1118_69_fu_2158_p2[27:10]}};

assign trunc_ln708_66_fu_1331_p4 = {{mul_ln1118_70_fu_2164_p2[27:10]}};

assign trunc_ln708_67_fu_645_p4 = {{mul_ln1118_71_fu_1952_p2[27:10]}};

assign trunc_ln708_68_fu_654_p4 = {{mul_ln1118_72_fu_1959_p2[27:10]}};

assign trunc_ln708_69_fu_663_p4 = {{mul_ln1118_73_fu_1966_p2[27:10]}};

assign trunc_ln708_70_fu_1368_p4 = {{mul_ln1118_74_fu_2171_p2[27:10]}};

assign trunc_ln708_71_fu_1377_p4 = {{mul_ln1118_75_fu_2177_p2[27:10]}};

assign trunc_ln708_72_fu_1403_p4 = {{mul_ln1118_76_fu_2184_p2[26:10]}};

assign trunc_ln708_73_fu_684_p4 = {{mul_ln1118_77_fu_1973_p2[27:10]}};

assign trunc_ln708_74_fu_693_p4 = {{mul_ln1118_78_fu_1980_p2[27:10]}};

assign trunc_ln708_75_fu_702_p4 = {{mul_ln1118_79_fu_1987_p2[27:10]}};

assign trunc_ln708_76_fu_1452_p4 = {{sub_ln1118_5_fu_1446_p2[27:10]}};

assign trunc_ln708_77_fu_723_p4 = {{mul_ln1118_80_fu_1994_p2[27:10]}};

assign trunc_ln708_78_fu_732_p4 = {{mul_ln1118_81_fu_2001_p2[27:10]}};

assign trunc_ln708_80_fu_1482_p4 = {{mul_ln1118_82_fu_2191_p2[27:10]}};

assign trunc_ln708_81_fu_1521_p4 = {{sub_ln1118_8_fu_1515_p2[26:10]}};

assign trunc_ln708_83_fu_1552_p4 = {{mul_ln1118_84_fu_2197_p2[24:10]}};

assign trunc_ln708_86_fu_1568_p4 = {{mul_ln1118_87_fu_2204_p2[27:10]}};

assign trunc_ln708_87_fu_820_p4 = {{mul_ln1118_88_fu_2029_p2[27:10]}};

assign trunc_ln708_88_fu_829_p4 = {{mul_ln1118_89_fu_2036_p2[27:10]}};

assign trunc_ln708_89_fu_838_p4 = {{mul_ln1118_90_fu_2043_p2[27:10]}};

assign trunc_ln708_90_fu_1613_p4 = {{mul_ln1118_91_fu_2211_p2[27:10]}};

assign trunc_ln708_91_fu_1622_p4 = {{mul_ln1118_92_fu_2217_p2[27:10]}};

assign trunc_ln708_92_fu_859_p4 = {{mul_ln1118_93_fu_2050_p2[27:10]}};

assign trunc_ln708_93_fu_1648_p4 = {{mul_ln1118_94_fu_2224_p2[26:10]}};

assign trunc_ln708_94_fu_868_p4 = {{mul_ln1118_95_fu_2057_p2[27:10]}};

assign trunc_ln708_95_fu_877_p4 = {{mul_ln1118_96_fu_2064_p2[27:10]}};

assign trunc_ln708_96_fu_1661_p4 = {{mul_ln1118_97_fu_2231_p2[27:10]}};

assign trunc_ln708_s_fu_285_p4 = {{mul_ln1118_32_fu_1784_p2[27:10]}};

assign trunc_ln_fu_272_p4 = {{mul_ln1118_fu_1777_p2[27:10]}};

endmodule //dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s
