strict digraph "" {
	node [label="\N"];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fecb8515ad0>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fecb8515d50>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"Leaf_15:AL"	[def_var="['r_reg']",
		label="Leaf_15:AL"];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fecb8515e10>",
		fillcolor=turquoise,
		label="22:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fecb8515e50>]",
		style=filled,
		typ=Block];
	"22:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fecb8515d90>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "22:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fecb850b050>",
		fillcolor=turquoise,
		label="18:BL
r_reg <= 5'b00001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fecb850b090>]",
		style=filled,
		typ=Block];
	"17:IF" -> "18:BL"	[cond="['reset']",
		label=reset,
		lineno=17];
	"18:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
