--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 440 paths analyzed, 141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.136ns.
--------------------------------------------------------------------------------
Slack:                  15.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.720 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y40.SR       net (fanout=10)       2.998   M_reset_cond_out
    SLICE_X2Y40.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (1.005ns logic, 2.998ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  15.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.720 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y40.SR       net (fanout=10)       2.998   M_reset_cond_out
    SLICE_X2Y40.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (0.994ns logic, 2.998ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.720 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y40.SR       net (fanout=10)       2.998   M_reset_cond_out
    SLICE_X2Y40.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[26]
                                                       adderInput/M_state_changer_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (0.971ns logic, 2.998ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.925ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.725 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y37.SR       net (fanout=10)       2.920   M_reset_cond_out
    SLICE_X2Y37.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (1.005ns logic, 2.920ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.914ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.725 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y37.SR       net (fanout=10)       2.920   M_reset_cond_out
    SLICE_X2Y37.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.914ns (0.994ns logic, 2.920ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  15.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.725 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y37.SR       net (fanout=10)       2.920   M_reset_cond_out
    SLICE_X2Y37.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (0.971ns logic, 2.920ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  15.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 0)
  Clock Path Skew:      -0.093ns (0.725 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y37.SR       net (fanout=10)       2.920   M_reset_cond_out
    SLICE_X2Y37.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[15]
                                                       adderInput/M_state_changer_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (0.957ns logic, 2.920ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  16.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.720 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y39.SR       net (fanout=10)       2.777   M_reset_cond_out
    SLICE_X2Y39.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.005ns logic, 2.777ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  16.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.720 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y39.SR       net (fanout=10)       2.777   M_reset_cond_out
    SLICE_X2Y39.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.994ns logic, 2.777ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  16.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.720 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y39.SR       net (fanout=10)       2.777   M_reset_cond_out
    SLICE_X2Y39.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (0.971ns logic, 2.777ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  16.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.720 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y39.SR       net (fanout=10)       2.777   M_reset_cond_out
    SLICE_X2Y39.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[23]
                                                       adderInput/M_state_changer_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.957ns logic, 2.777ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.738ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.727 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=10)       2.733   M_reset_cond_out
    SLICE_X2Y36.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.005ns logic, 2.733ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  16.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.727 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=10)       2.733   M_reset_cond_out
    SLICE_X2Y36.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.994ns logic, 2.733ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.704ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.727 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=10)       2.733   M_reset_cond_out
    SLICE_X2Y36.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.704ns (0.971ns logic, 2.733ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.727 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=10)       2.733   M_reset_cond_out
    SLICE_X2Y36.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[11]
                                                       adderInput/M_state_changer_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.957ns logic, 2.733ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  16.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.722 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y38.SR       net (fanout=10)       2.583   M_reset_cond_out
    SLICE_X2Y38.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.005ns logic, 2.583ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.722 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y38.SR       net (fanout=10)       2.583   M_reset_cond_out
    SLICE_X2Y38.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.994ns logic, 2.583ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  16.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.722 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y38.SR       net (fanout=10)       2.583   M_reset_cond_out
    SLICE_X2Y38.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (0.971ns logic, 2.583ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  16.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.722 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y38.SR       net (fanout=10)       2.583   M_reset_cond_out
    SLICE_X2Y38.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[19]
                                                       adderInput/M_state_changer_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.957ns logic, 2.583ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.729 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=10)       2.539   M_reset_cond_out
    SLICE_X2Y35.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.005ns logic, 2.539ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  16.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.533ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.729 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=10)       2.539   M_reset_cond_out
    SLICE_X2Y35.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (0.994ns logic, 2.539ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.729 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=10)       2.539   M_reset_cond_out
    SLICE_X2Y35.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (0.971ns logic, 2.539ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.496ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.729 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=10)       2.539   M_reset_cond_out
    SLICE_X2Y35.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[7]
                                                       adderInput/M_state_changer_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.496ns (0.957ns logic, 2.539ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 0)
  Clock Path Skew:      -0.087ns (0.731 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=10)       2.345   M_reset_cond_out
    SLICE_X2Y34.CLK      Tsrck                 0.429   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.005ns logic, 2.345ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 0)
  Clock Path Skew:      -0.087ns (0.731 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=10)       2.345   M_reset_cond_out
    SLICE_X2Y34.CLK      Tsrck                 0.418   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.994ns logic, 2.345ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  16.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.087ns (0.731 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=10)       2.345   M_reset_cond_out
    SLICE_X2Y34.CLK      Tsrck                 0.395   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.971ns logic, 2.345ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  16.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_changer_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.087ns (0.731 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_changer_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=10)       2.345   M_reset_cond_out
    SLICE_X2Y34.CLK      Tsrck                 0.381   adderInput/M_state_changer_q[3]
                                                       adderInput/M_state_changer_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (0.957ns logic, 2.345ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  16.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.642 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y29.SR       net (fanout=10)       2.082   M_reset_cond_out
    SLICE_X3Y29.CLK      Tsrck                 0.438   M_adderInput_b
                                                       adderInput/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.014ns logic, 2.082ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  16.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 0)
  Clock Path Skew:      -0.083ns (0.642 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y29.SR       net (fanout=10)       2.082   M_reset_cond_out
    SLICE_X2Y29.CLK      Tsrck                 0.429   M_adderInput_ci
                                                       adderInput/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (1.005ns logic, 2.082ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  17.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adderInput/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.832ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.643 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adderInput/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.AMUX      Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X1Y29.SR       net (fanout=10)       1.818   M_reset_cond_out
    SLICE_X1Y29.CLK      Tsrck                 0.438   M_state_q_FSM_FFd4
                                                       adderInput/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (1.014ns logic, 1.818ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y4.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adderInput/M_last_q/CLK
  Logical resource: adderInput/edge_detector/M_last_q/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_0/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_1/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_2/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[3]/CLK
  Logical resource: adderInput/M_state_changer_q_3/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_4/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_5/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_6/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[7]/CLK
  Logical resource: adderInput/M_state_changer_q_7/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_8/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_9/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_10/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[11]/CLK
  Logical resource: adderInput/M_state_changer_q_11/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_12/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_13/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_14/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[15]/CLK
  Logical resource: adderInput/M_state_changer_q_15/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_16/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_17/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_18/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[19]/CLK
  Logical resource: adderInput/M_state_changer_q_19/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_20/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_21/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: adderInput/M_state_changer_q[23]/CLK
  Logical resource: adderInput/M_state_changer_q_22/CK
  Location pin: SLICE_X2Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.136|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 440 paths, 0 nets, and 91 connections

Design statistics:
   Minimum period:   4.136ns{1}   (Maximum frequency: 241.779MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct  3 00:34:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



