synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Fri Dec 02 18:07:08 2022


Command Line:  synthesis -f lab_impl1_lattice.synproj -gui -msgset D:/Common_File/Hardware/Lab1_v8/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p D:/Common_File/Hardware/Lab1_v8/impl1 (searchpath added)
-p D:/Common_File/Hardware/Lab1_v8 (searchpath added)
VHDL library = work
VHDL design file = D:/Common_File/Hardware/Lab1_v8/impl1/source/main.vhd
NGD file = lab_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Diamond/Install/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/Common_File/Hardware/Lab1_v8/impl1". VHDL-1504
Analyzing VHDL file d:/common_file/hardware/lab1_v8/impl1/source/main.vhd. VHDL-1481
INFO - synthesis: d:/common_file/hardware/lab1_v8/impl1/source/main.vhd(4): analyzing entity main. VHDL-1012
INFO - synthesis: d:/common_file/hardware/lab1_v8/impl1/source/main.vhd(20): analyzing architecture main_arch. VHDL-1010
unit main is not yet analyzed. VHDL-1485
unit main is not yet analyzed. VHDL-1485
d:/common_file/hardware/lab1_v8/impl1/source/main.vhd(4): executing main(main_arch)

INFO - synthesis: d:/common_file/hardware/lab1_v8/impl1/source/main.vhd(172): others clause is never selected. VHDL-1172
WARNING - synthesis: d:/common_file/hardware/lab1_v8/impl1/source/main.vhd(183): Register select_right_216 is stuck at Zero. VDB-5013
WARNING - synthesis: d:/common_file/hardware/lab1_v8/impl1/source/main.vhd(18): replacing existing netlist main(main_arch). VHDL-1205
Top module name (VHDL): main
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/Diamond/Install/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = main.
WARNING - synthesis: Bit 28 of Register high is stuck at Zero
WARNING - synthesis: Bit 29 of Register high is stuck at Zero
######## Converting I/O port rck to output.
######## Converting I/O port sck to output.
######## Converting I/O port data to output.



WARNING - synthesis: Bit 0 of Register display_right is stuck at Zero
WARNING - synthesis: Bit 8 of Register data_reg is stuck at One
WARNING - synthesis: Bit 9 of Register data_reg is stuck at One
WARNING - synthesis: Bit 0 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 1 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 2 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 3 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 4 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 5 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 6 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 7 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 8 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 9 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 10 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 11 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 12 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 13 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 14 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 15 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 16 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 17 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 18 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 19 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 20 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 21 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 22 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 23 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 24 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 25 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 26 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 27 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 28 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 29 of Register baseboard_state is stuck at Zero
WARNING - synthesis: Bit 0 of Register display_left is stuck at Zero
WARNING - synthesis: Bit 6 of Register display_left is stuck at One
WARNING - synthesis: d:/common_file/hardware/lab1_v8/impl1/source/main.vhd(291): Register data_reg__i14 is stuck at Zero. VDB-5013
Duplicate register/latch removal. display_left_i0 is a one-to-one match with display_left_i2.
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: Initial value found on instance select_segment_i0 will be ignored.
WARNING - synthesis: Initial value found on instance clk_output_207 will be ignored.
WARNING - synthesis: Initial value found on instance clk_input_205 will be ignored.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Diamond/Install/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file lab_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 157 of 4635 (3 % )
CCU2D => 79
FD1P3AX => 22
FD1P3IX => 69
FD1P3JX => 13
FD1S3AX => 43
FD1S3AY => 4
FD1S3IX => 6
GSR => 1
IB => 9
LUT4 => 254
OB => 25
PFUMX => 10
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 111
  Net : clk_input, loads : 46
Clock Enable Nets
Number of Clock Enables: 14
Top 10 highest fanout Clock Enables:
  Net : clk_c_enable_86, loads : 33
  Net : clk_c_enable_80, loads : 32
  Net : clk_c_enable_85, loads : 13
  Net : clk_c_enable_69, loads : 5
  Net : clk_input_enable_7, loads : 4
  Net : clk_input_enable_10, loads : 4
  Net : clk_input_enable_16, loads : 4
  Net : clk_input_enable_12, loads : 4
  Net : clk_c_enable_81, loads : 2
  Net : clk_c_enable_66, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n7228, loads : 34
  Net : clk_c_enable_86, loads : 33
  Net : n4954, loads : 32
  Net : n3155, loads : 32
  Net : clk_c_enable_80, loads : 32
  Net : baseboard_state_1, loads : 17
  Net : write_cnt_0, loads : 15
  Net : baseboard_state_0, loads : 15
  Net : select_segment_0, loads : 14
  Net : write_cnt_4, loads : 14
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_input]               |  200.000 MHz|   98.435 MHz|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   79.789 MHz|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 85.297  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.359  secs
--------------------------------------------------------------
