{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493496777162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493496777168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 15:12:57 2017 " "Processing started: Sat Apr 29 15:12:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493496777168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493496777168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493496777168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493496777635 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1493496794149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794175 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1493496794178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794191 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_DATA_REQ.v " "Can't analyze file -- file VGA_DATA_REQ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1493496794194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794196 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(11) " "Verilog HDL Expression warning at RGBResampler.sv(11): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1493496794197 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(17) " "Verilog HDL Expression warning at RGBResampler.sv(17): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1493496794197 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(23) " "Verilog HDL Expression warning at RGBResampler.sv(23): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1493496794198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbresampler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbresampler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBResampler " "Found entity 1: RGBResampler" {  } { { "RGBResampler.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Detection " "Found entity 1: Detection" {  } { { "Detection.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "run RUN State_Control.sv(6) " "Verilog HDL Declaration information at State_Control.sv(6): object \"run\" differs only in case from object \"RUN\" in the same scope" {  } { { "State_Control.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/State_Control.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493496794204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 State_Control " "Found entity 1: State_Control" {  } { { "State_Control.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/State_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493496794207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493496794207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_ON DE2_CCD.sv(143) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(143): created implicit net for \"LCD_ON\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_BLON DE2_CCD.sv(144) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(144): created implicit net for \"LCD_BLON\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TD_RESET DE2_CCD.sv(145) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(145): created implicit net for \"TD_RESET\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_DQ DE2_CCD.sv(148) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(148): created implicit net for \"FL_DQ\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_DQ DE2_CCD.sv(149) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(149): created implicit net for \"SRAM_DQ\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_DATA DE2_CCD.sv(150) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(150): created implicit net for \"OTG_DATA\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_DATA DE2_CCD.sv(151) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(151): created implicit net for \"LCD_DATA\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD_DAT DE2_CCD.sv(152) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(152): created implicit net for \"SD_DAT\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2C_SDAT DE2_CCD.sv(153) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(153): created implicit net for \"I2C_SDAT\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794208 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(57) " "Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1493496794218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(65) " "Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1493496794218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(73) " "Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1493496794218 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493496794269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_ON DE2_CCD.sv(143) " "Verilog HDL or VHDL warning at DE2_CCD.sv(143): object \"LCD_ON\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794278 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_BLON DE2_CCD.sv(144) " "Verilog HDL or VHDL warning at DE2_CCD.sv(144): object \"LCD_BLON\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794278 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TD_RESET DE2_CCD.sv(145) " "Verilog HDL or VHDL warning at DE2_CCD.sv(145): object \"TD_RESET\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794278 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FL_DQ DE2_CCD.sv(148) " "Verilog HDL or VHDL warning at DE2_CCD.sv(148): object \"FL_DQ\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794278 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_DQ DE2_CCD.sv(149) " "Verilog HDL or VHDL warning at DE2_CCD.sv(149): object \"SRAM_DQ\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_DATA DE2_CCD.sv(150) " "Verilog HDL or VHDL warning at DE2_CCD.sv(150): object \"OTG_DATA\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_DATA DE2_CCD.sv(151) " "Verilog HDL or VHDL warning at DE2_CCD.sv(151): object \"LCD_DATA\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD_DAT DE2_CCD.sv(152) " "Verilog HDL or VHDL warning at DE2_CCD.sv(152): object \"SD_DAT\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_SDAT DE2_CCD.sv(153) " "Verilog HDL or VHDL warning at DE2_CCD.sv(153): object \"I2C_SDAT\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_0 DE2_CCD.sv(264) " "Verilog HDL or VHDL warning at DE2_CCD.sv(264): object \"cs_0\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_0 DE2_CCD.sv(265) " "Verilog HDL or VHDL warning at DE2_CCD.sv(265): object \"we_0\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_0 DE2_CCD.sv(266) " "Verilog HDL or VHDL warning at DE2_CCD.sv(266): object \"oe_0\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_1 DE2_CCD.sv(269) " "Verilog HDL or VHDL warning at DE2_CCD.sv(269): object \"cs_1\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_1 DE2_CCD.sv(270) " "Verilog HDL or VHDL warning at DE2_CCD.sv(270): object \"we_1\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_1 DE2_CCD.sv(271) " "Verilog HDL or VHDL warning at DE2_CCD.sv(271): object \"oe_1\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 DE2_CCD.sv(148) " "Verilog HDL assignment warning at DE2_CCD.sv(148): truncated value with size 8 to match size of target (1)" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DE2_CCD.sv(149) " "Verilog HDL assignment warning at DE2_CCD.sv(149): truncated value with size 16 to match size of target (1)" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DE2_CCD.sv(150) " "Verilog HDL assignment warning at DE2_CCD.sv(150): truncated value with size 16 to match size of target (1)" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 DE2_CCD.sv(151) " "Verilog HDL assignment warning at DE2_CCD.sv(151): truncated value with size 8 to match size of target (1)" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_CCD.sv(105) " "Output port \"HEX0\" at DE2_CCD.sv(105) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_CCD.sv(106) " "Output port \"HEX1\" at DE2_CCD.sv(106) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_CCD.sv(109) " "Output port \"HEX4\" at DE2_CCD.sv(109) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_CCD.sv(112) " "Output port \"HEX7\" at DE2_CCD.sv(112) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493496794279 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_CCD.sv(114) " "Output port \"LEDG\" at DE2_CCD.sv(114) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493496794280 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..11\] DE2_CCD.sv(115) " "Output port \"LEDR\[17..11\]\" at DE2_CCD.sv(115) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493496794280 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM\[3..2\] DE2_CCD.sv(124) " "Output port \"DRAM_DQM\[3..2\]\" at DE2_CCD.sv(124) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493496794280 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:r1 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:r1\"" {  } { { "DE2_CCD.sv" "r1" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493496794281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detection Detection:d1 " "Elaborating entity \"Detection\" for hierarchy \"Detection:d1\"" {  } { { "DE2_CCD.sv" "d1" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493496794285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_h Detection.sv(36) " "Verilog HDL or VHDL warning at Detection.sv(36): object \"green_h\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Detection.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794287 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GREEN_GT_RED_match Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"GREEN_GT_RED_match\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794287 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GREEN_GT_BLUE_match Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"GREEN_GT_BLUE_match\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794287 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_detect Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"R_detect\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794287 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_detect Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"Y_detect\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794287 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G_detect Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"G_detect\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794287 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "enable Detection.sv(21) " "Output port \"enable\" at Detection.sv(21) has no driver" {  } { { "Detection.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Detection.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1493496794287 "|DE2_CCD|Detection:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper Color_Mapper:c1 " "Elaborating entity \"Color_Mapper\" for hierarchy \"Color_Mapper:c1\"" {  } { { "DE2_CCD.sv" "c1" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493496794288 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "white Color_Mapper.sv(29) " "Verilog HDL or VHDL warning at Color_Mapper.sv(29): object \"white\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493496794289 "|DE2_CCD|Color_Mapper:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(116) " "Verilog HDL assignment warning at Color_Mapper.sv(116): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493496794290 "|DE2_CCD|Color_Mapper:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(117) " "Verilog HDL assignment warning at Color_Mapper.sv(117): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493496794291 "|DE2_CCD|Color_Mapper:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(118) " "Verilog HDL assignment warning at Color_Mapper.sv(118): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493496794291 "|DE2_CCD|Color_Mapper:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value_inT Color_Mapper.sv(106) " "Verilog HDL Always Construct warning at Color_Mapper.sv(106): inferring latch(es) for variable \"value_inT\", which holds its previous value in one or more paths through the always construct" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1493496794291 "|DE2_CCD|Color_Mapper:c1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Color_Mapper.sv(106) " "SystemVerilog RTL Coding error at Color_Mapper.sv(106): always_comb construct does not infer purely combinational logic." {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 106 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1493496794291 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value_inT\[0\] Color_Mapper.sv(116) " "Inferred latch for \"value_inT\[0\]\" at Color_Mapper.sv(116)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493496794293 "|DE2_CCD|Color_Mapper:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value_inT\[1\] Color_Mapper.sv(116) " "Inferred latch for \"value_inT\[1\]\" at Color_Mapper.sv(116)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1493496794293 "|DE2_CCD|Color_Mapper:c1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Color_Mapper:c1 " "Can't elaborate user hierarchy \"Color_Mapper:c1\"" {  } { { "DE2_CCD.sv" "c1" { Text "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 305 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493496794294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.map.smsg " "Generated suppressed messages file C:/Users/Jesse/Documents/GitHub/ECE385/FinalProject/DE2_CCD/DE2_CCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493496794351 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 55 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493496794487 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 29 15:13:14 2017 " "Processing ended: Sat Apr 29 15:13:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493496794487 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493496794487 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493496794487 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493496794487 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 55 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 55 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493496795151 ""}
