****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-group clk
	-transition_time
	-capacitance
	-sort_by slack
Design : fft8
Version: M-2017.06-SP1
Date   : Mon Dec  4 02:21:46 2017
****************************************


  Startpoint: stage9/codeBlockIsnt16714/tm41_reg[1]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage9/codeBlockIsnt16714/m14983/q_reg[0][15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                 Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock clk (rise edge)                           0.00       0.00       0.00
  clock network delay (ideal)                                0.00       0.00
  stage9/codeBlockIsnt16714/tm41_reg[1]/CK (DFF_X1)
                                                  0.00       0.00       0.00 r
  stage9/codeBlockIsnt16714/tm41_reg[1]/QN (DFF_X1)
                                      36.98       0.09       0.15 &     0.15 r
  U11050/ZN (NAND2_X1)                 3.32       0.02       0.03 &     0.18 f
  U11051/ZN (OAI21_X1)                17.48       0.09       0.06 &     0.24 r
  U11052/ZN (INV_X1)                  24.70       0.04       0.07 &     0.31 f
  U11056/ZN (AOI21_X1)                18.91       0.10       0.14 &     0.45 r
  U11087/ZN (INV_X1)                  10.18       0.03       0.04 &     0.49 f
  U11088/ZN (OAI22_X1)                 4.54       0.04       0.06 &     0.55 r
  U11089/Z (XOR2_X1)                   5.35       0.04       0.07 &     0.62 r
  U11090/ZN (OAI22_X1)                 1.74       0.01       0.03 &     0.65 f
  U11091/ZN (AOI21_X1)                 3.70       0.03       0.05 &     0.70 r
  U11092/ZN (AOI21_X1)                 1.71       0.01       0.02 &     0.72 f
  U11098/ZN (OAI21_X1)                 3.94       0.03       0.04 &     0.76 r
  U11103/ZN (AOI222_X1)                4.01       0.02       0.03 &     0.79 f
  intadd_1/U8/CO (FA_X1)               2.84       0.01       0.08 &     0.87 f
  intadd_1/U7/CO (FA_X1)               3.01       0.01       0.07 &     0.94 f
  intadd_1/U6/CO (FA_X1)               2.93       0.01       0.07 &     1.02 f
  intadd_1/U5/CO (FA_X1)               2.91       0.01       0.07 &     1.09 f
  intadd_1/U4/CO (FA_X1)               2.91       0.01       0.07 &     1.16 f
  intadd_1/U3/CO (FA_X1)               3.19       0.02       0.07 &     1.23 f
  intadd_1/U2/CO (FA_X1)               3.34       0.02       0.07 &     1.31 f
  U11166/ZN (OAI21_X1)                 1.94       0.02       0.04 &     1.34 r
  U11167/ZN (OAI21_X1)                 1.21       0.01       0.02 &     1.36 f
  stage9/codeBlockIsnt16714/m14983/q_reg[0][15]/D (DFF_X1)
                                                  0.01       0.00 &     1.36 f
  data arrival time                                                     1.36

  clock clk (rise edge)                           0.00      40.00      40.00
  clock network delay (ideal)                                0.00      40.00
  clock reconvergence pessimism                              0.00      40.00
  stage9/codeBlockIsnt16714/m14983/q_reg[0][15]/CK (DFF_X1)            40.00 r
  library setup time                                        -0.04      39.96
  data required time                                                   39.96
  -----------------------------------------------------------------------------
  data required time                                                   39.96
  data arrival time                                                    -1.36
  -----------------------------------------------------------------------------
  slack (MET)                                                          38.60


1
