// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "02/10/2025 14:56:26"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module REGISTER_FILE (
	CLK,
	I_READ_REGISTER_1,
	I_READ_REGISTER_2,
	I_WRITE_REGISTER,
	I_WRITE_DATA,
	I_CONTROL_WRITE,
	O_READ_DATA_1,
	O_READ_DATA_2);
input 	CLK;
input 	[4:0] I_READ_REGISTER_1;
input 	[4:0] I_READ_REGISTER_2;
input 	[4:0] I_WRITE_REGISTER;
input 	[31:0] I_WRITE_DATA;
input 	I_CONTROL_WRITE;
output 	[31:0] O_READ_DATA_1;
output 	[31:0] O_READ_DATA_2;

// Design Ports Information
// O_READ_DATA_1[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[4]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[7]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[8]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[9]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[11]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[12]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[13]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[14]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[16]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[17]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[18]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[20]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[21]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[22]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[23]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[24]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[25]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[26]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[27]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[28]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[29]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[30]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_1[31]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[6]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[7]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[8]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[9]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[10]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[11]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[12]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[13]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[14]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[15]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[16]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[17]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[18]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[19]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[20]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[21]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[22]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[23]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[24]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[25]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[26]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[27]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[28]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[29]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[30]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// O_READ_DATA_2[31]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_CONTROL_WRITE	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_REGISTER[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_REGISTER[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_REGISTER[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_REGISTER[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_REGISTER[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_1[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_1[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_1[2]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_1[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_1[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[6]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[8]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[9]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[11]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[15]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[16]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[17]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[18]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[19]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[20]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[21]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[22]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[23]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[24]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[25]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[26]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[27]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[28]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[29]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[30]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_WRITE_DATA[31]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_2[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_2[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_2[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_2[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I_READ_REGISTER_2[4]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \O_READ_DATA_1[0]~output_o ;
wire \O_READ_DATA_1[1]~output_o ;
wire \O_READ_DATA_1[2]~output_o ;
wire \O_READ_DATA_1[3]~output_o ;
wire \O_READ_DATA_1[4]~output_o ;
wire \O_READ_DATA_1[5]~output_o ;
wire \O_READ_DATA_1[6]~output_o ;
wire \O_READ_DATA_1[7]~output_o ;
wire \O_READ_DATA_1[8]~output_o ;
wire \O_READ_DATA_1[9]~output_o ;
wire \O_READ_DATA_1[10]~output_o ;
wire \O_READ_DATA_1[11]~output_o ;
wire \O_READ_DATA_1[12]~output_o ;
wire \O_READ_DATA_1[13]~output_o ;
wire \O_READ_DATA_1[14]~output_o ;
wire \O_READ_DATA_1[15]~output_o ;
wire \O_READ_DATA_1[16]~output_o ;
wire \O_READ_DATA_1[17]~output_o ;
wire \O_READ_DATA_1[18]~output_o ;
wire \O_READ_DATA_1[19]~output_o ;
wire \O_READ_DATA_1[20]~output_o ;
wire \O_READ_DATA_1[21]~output_o ;
wire \O_READ_DATA_1[22]~output_o ;
wire \O_READ_DATA_1[23]~output_o ;
wire \O_READ_DATA_1[24]~output_o ;
wire \O_READ_DATA_1[25]~output_o ;
wire \O_READ_DATA_1[26]~output_o ;
wire \O_READ_DATA_1[27]~output_o ;
wire \O_READ_DATA_1[28]~output_o ;
wire \O_READ_DATA_1[29]~output_o ;
wire \O_READ_DATA_1[30]~output_o ;
wire \O_READ_DATA_1[31]~output_o ;
wire \O_READ_DATA_2[0]~output_o ;
wire \O_READ_DATA_2[1]~output_o ;
wire \O_READ_DATA_2[2]~output_o ;
wire \O_READ_DATA_2[3]~output_o ;
wire \O_READ_DATA_2[4]~output_o ;
wire \O_READ_DATA_2[5]~output_o ;
wire \O_READ_DATA_2[6]~output_o ;
wire \O_READ_DATA_2[7]~output_o ;
wire \O_READ_DATA_2[8]~output_o ;
wire \O_READ_DATA_2[9]~output_o ;
wire \O_READ_DATA_2[10]~output_o ;
wire \O_READ_DATA_2[11]~output_o ;
wire \O_READ_DATA_2[12]~output_o ;
wire \O_READ_DATA_2[13]~output_o ;
wire \O_READ_DATA_2[14]~output_o ;
wire \O_READ_DATA_2[15]~output_o ;
wire \O_READ_DATA_2[16]~output_o ;
wire \O_READ_DATA_2[17]~output_o ;
wire \O_READ_DATA_2[18]~output_o ;
wire \O_READ_DATA_2[19]~output_o ;
wire \O_READ_DATA_2[20]~output_o ;
wire \O_READ_DATA_2[21]~output_o ;
wire \O_READ_DATA_2[22]~output_o ;
wire \O_READ_DATA_2[23]~output_o ;
wire \O_READ_DATA_2[24]~output_o ;
wire \O_READ_DATA_2[25]~output_o ;
wire \O_READ_DATA_2[26]~output_o ;
wire \O_READ_DATA_2[27]~output_o ;
wire \O_READ_DATA_2[28]~output_o ;
wire \O_READ_DATA_2[29]~output_o ;
wire \O_READ_DATA_2[30]~output_o ;
wire \O_READ_DATA_2[31]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \I_WRITE_DATA[0]~input_o ;
wire \RAM_BLOCK_rtl_0_bypass[11]~0_combout ;
wire \I_CONTROL_WRITE~input_o ;
wire \I_CONTROL_WRITE~_wirecell_combout ;
wire \I_WRITE_REGISTER[0]~input_o ;
wire \I_WRITE_REGISTER[1]~input_o ;
wire \I_WRITE_REGISTER[2]~input_o ;
wire \I_WRITE_REGISTER[3]~input_o ;
wire \I_WRITE_REGISTER[4]~input_o ;
wire \I_READ_REGISTER_1[0]~input_o ;
wire \I_READ_REGISTER_1[1]~input_o ;
wire \I_READ_REGISTER_1[2]~input_o ;
wire \I_READ_REGISTER_1[3]~input_o ;
wire \I_READ_REGISTER_1[4]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \I_WRITE_DATA[1]~input_o ;
wire \I_WRITE_DATA[2]~input_o ;
wire \I_WRITE_DATA[3]~input_o ;
wire \I_WRITE_DATA[4]~input_o ;
wire \I_WRITE_DATA[5]~input_o ;
wire \I_WRITE_DATA[6]~input_o ;
wire \I_WRITE_DATA[7]~input_o ;
wire \I_WRITE_DATA[8]~input_o ;
wire \I_WRITE_DATA[9]~input_o ;
wire \I_WRITE_DATA[10]~input_o ;
wire \I_WRITE_DATA[11]~input_o ;
wire \I_WRITE_DATA[12]~input_o ;
wire \I_WRITE_DATA[13]~input_o ;
wire \I_WRITE_DATA[14]~input_o ;
wire \I_WRITE_DATA[15]~input_o ;
wire \I_WRITE_DATA[16]~input_o ;
wire \I_WRITE_DATA[17]~input_o ;
wire \I_WRITE_DATA[18]~input_o ;
wire \I_WRITE_DATA[19]~input_o ;
wire \I_WRITE_DATA[20]~input_o ;
wire \I_WRITE_DATA[21]~input_o ;
wire \I_WRITE_DATA[22]~input_o ;
wire \I_WRITE_DATA[23]~input_o ;
wire \I_WRITE_DATA[24]~input_o ;
wire \I_WRITE_DATA[25]~input_o ;
wire \I_WRITE_DATA[26]~input_o ;
wire \I_WRITE_DATA[27]~input_o ;
wire \I_WRITE_DATA[28]~input_o ;
wire \I_WRITE_DATA[29]~input_o ;
wire \I_WRITE_DATA[30]~input_o ;
wire \I_WRITE_DATA[31]~input_o ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \RAM_BLOCK_rtl_0_bypass[0]~feeder_combout ;
wire \RAM_BLOCK~40_combout ;
wire \RAM_BLOCK_rtl_0_bypass[1]~feeder_combout ;
wire \RAM_BLOCK_rtl_0_bypass[4]~feeder_combout ;
wire \RAM_BLOCK~38_combout ;
wire \RAM_BLOCK~39_combout ;
wire \RAM_BLOCK~41_combout ;
wire \RAM_BLOCK_rtl_0_bypass[12]~feeder_combout ;
wire \RAM_BLOCK~42_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a1 ;
wire \RAM_BLOCK_rtl_0_bypass[14]~feeder_combout ;
wire \RAM_BLOCK_rtl_0_bypass[13]~1_combout ;
wire \RAM_BLOCK~43_combout ;
wire \RAM_BLOCK_rtl_0_bypass[16]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a2 ;
wire \RAM_BLOCK~44_combout ;
wire \RAM_BLOCK_rtl_0_bypass[17]~2_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a3 ;
wire \RAM_BLOCK_rtl_0_bypass[18]~feeder_combout ;
wire \RAM_BLOCK~45_combout ;
wire \RAM_BLOCK_rtl_0_bypass[20]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a4 ;
wire \RAM_BLOCK~46_combout ;
wire \RAM_BLOCK_rtl_0_bypass[22]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a5 ;
wire \RAM_BLOCK_rtl_0_bypass[21]~3_combout ;
wire \RAM_BLOCK~47_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a6 ;
wire \RAM_BLOCK_rtl_0_bypass[24]~feeder_combout ;
wire \RAM_BLOCK~48_combout ;
wire \RAM_BLOCK_rtl_0_bypass[26]~feeder_combout ;
wire \RAM_BLOCK_rtl_0_bypass[25]~4_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a7 ;
wire \RAM_BLOCK~49_combout ;
wire \RAM_BLOCK_rtl_0_bypass[27]~5_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a8 ;
wire \RAM_BLOCK_rtl_0_bypass[28]~feeder_combout ;
wire \RAM_BLOCK~50_combout ;
wire \RAM_BLOCK_rtl_0_bypass[30]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a9 ;
wire \RAM_BLOCK~51_combout ;
wire \RAM_BLOCK_rtl_0_bypass[32]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a10 ;
wire \RAM_BLOCK~52_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a11 ;
wire \RAM_BLOCK_rtl_0_bypass[34]~feeder_combout ;
wire \RAM_BLOCK~53_combout ;
wire \RAM_BLOCK_rtl_0_bypass[36]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a12 ;
wire \RAM_BLOCK~54_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a13 ;
wire \RAM_BLOCK_rtl_0_bypass[38]~feeder_combout ;
wire \RAM_BLOCK~55_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a14 ;
wire \RAM_BLOCK_rtl_0_bypass[40]~feeder_combout ;
wire \RAM_BLOCK~56_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a15 ;
wire \RAM_BLOCK_rtl_0_bypass[42]~feeder_combout ;
wire \RAM_BLOCK~57_combout ;
wire \RAM_BLOCK_rtl_0_bypass[43]~6_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a16 ;
wire \RAM_BLOCK_rtl_0_bypass[44]~feeder_combout ;
wire \RAM_BLOCK~58_combout ;
wire \RAM_BLOCK_rtl_0_bypass[45]~7_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a17 ;
wire \RAM_BLOCK_rtl_0_bypass[46]~feeder_combout ;
wire \RAM_BLOCK~59_combout ;
wire \RAM_BLOCK_rtl_0_bypass[48]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a18 ;
wire \RAM_BLOCK~60_combout ;
wire \RAM_BLOCK_rtl_0_bypass[50]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a19 ;
wire \RAM_BLOCK_rtl_0_bypass[49]~8_combout ;
wire \RAM_BLOCK~61_combout ;
wire \RAM_BLOCK_rtl_0_bypass[52]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a20 ;
wire \RAM_BLOCK~62_combout ;
wire \RAM_BLOCK_rtl_0_bypass[53]~9_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a21 ;
wire \RAM_BLOCK_rtl_0_bypass[54]~feeder_combout ;
wire \RAM_BLOCK~63_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a22 ;
wire \RAM_BLOCK_rtl_0_bypass[56]~feeder_combout ;
wire \RAM_BLOCK~64_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a23 ;
wire \RAM_BLOCK_rtl_0_bypass[58]~feeder_combout ;
wire \RAM_BLOCK_rtl_0_bypass[57]~10_combout ;
wire \RAM_BLOCK~65_combout ;
wire \RAM_BLOCK_rtl_0_bypass[60]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a24 ;
wire \RAM_BLOCK_rtl_0_bypass[59]~11_combout ;
wire \RAM_BLOCK~66_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a25 ;
wire \RAM_BLOCK_rtl_0_bypass[62]~feeder_combout ;
wire \RAM_BLOCK~67_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a26 ;
wire \RAM_BLOCK_rtl_0_bypass[64]~feeder_combout ;
wire \RAM_BLOCK~68_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a27 ;
wire \RAM_BLOCK_rtl_0_bypass[66]~feeder_combout ;
wire \RAM_BLOCK~69_combout ;
wire \RAM_BLOCK_rtl_0_bypass[68]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a28 ;
wire \RAM_BLOCK~70_combout ;
wire \RAM_BLOCK_rtl_0_bypass[70]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a29 ;
wire \RAM_BLOCK~71_combout ;
wire \RAM_BLOCK_rtl_0_bypass[72]~feeder_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a30 ;
wire \RAM_BLOCK~72_combout ;
wire \RAM_BLOCK_rtl_0|auto_generated|ram_block1a31 ;
wire \RAM_BLOCK_rtl_0_bypass[74]~feeder_combout ;
wire \RAM_BLOCK~73_combout ;
wire \I_READ_REGISTER_2[0]~input_o ;
wire \I_READ_REGISTER_2[1]~input_o ;
wire \I_READ_REGISTER_2[2]~input_o ;
wire \I_READ_REGISTER_2[3]~input_o ;
wire \I_READ_REGISTER_2[4]~input_o ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \RAM_BLOCK_rtl_1_bypass[1]~feeder_combout ;
wire \RAM_BLOCK~74_combout ;
wire \RAM_BLOCK_rtl_1_bypass[8]~feeder_combout ;
wire \RAM_BLOCK~75_combout ;
wire \RAM_BLOCK~76_combout ;
wire \RAM_BLOCK~77_combout ;
wire \RAM_BLOCK_rtl_1_bypass[12]~feeder_combout ;
wire \RAM_BLOCK_rtl_1_bypass[11]~0_combout ;
wire \RAM_BLOCK~78_combout ;
wire \RAM_BLOCK_rtl_1_bypass[14]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a1 ;
wire \RAM_BLOCK_rtl_1_bypass[13]~1_combout ;
wire \RAM_BLOCK~79_combout ;
wire \RAM_BLOCK_rtl_1_bypass[16]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a2 ;
wire \RAM_BLOCK~80_combout ;
wire \RAM_BLOCK_rtl_1_bypass[18]~feeder_combout ;
wire \RAM_BLOCK_rtl_1_bypass[17]~2_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a3 ;
wire \RAM_BLOCK~81_combout ;
wire \RAM_BLOCK_rtl_1_bypass[20]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a4 ;
wire \RAM_BLOCK~82_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a5 ;
wire \RAM_BLOCK_rtl_1_bypass[22]~feeder_combout ;
wire \RAM_BLOCK_rtl_1_bypass[21]~3_combout ;
wire \RAM_BLOCK~83_combout ;
wire \RAM_BLOCK_rtl_1_bypass[24]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a6 ;
wire \RAM_BLOCK~84_combout ;
wire \RAM_BLOCK_rtl_1_bypass[25]~4_combout ;
wire \RAM_BLOCK_rtl_1_bypass[26]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a7 ;
wire \RAM_BLOCK~85_combout ;
wire \RAM_BLOCK_rtl_1_bypass[28]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a8 ;
wire \RAM_BLOCK_rtl_1_bypass[27]~5_combout ;
wire \RAM_BLOCK~86_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a9 ;
wire \RAM_BLOCK_rtl_1_bypass[30]~feeder_combout ;
wire \RAM_BLOCK~87_combout ;
wire \RAM_BLOCK_rtl_1_bypass[32]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a10 ;
wire \RAM_BLOCK~88_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a11 ;
wire \RAM_BLOCK_rtl_1_bypass[34]~feeder_combout ;
wire \RAM_BLOCK~89_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a12 ;
wire \RAM_BLOCK_rtl_1_bypass[36]~feeder_combout ;
wire \RAM_BLOCK~90_combout ;
wire \RAM_BLOCK_rtl_1_bypass[38]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a13 ;
wire \RAM_BLOCK~91_combout ;
wire \RAM_BLOCK_rtl_1_bypass[40]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a14 ;
wire \RAM_BLOCK~92_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a15 ;
wire \RAM_BLOCK_rtl_1_bypass[42]~feeder_combout ;
wire \RAM_BLOCK~93_combout ;
wire \RAM_BLOCK_rtl_1_bypass[43]~6_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a16 ;
wire \RAM_BLOCK_rtl_1_bypass[44]~feeder_combout ;
wire \RAM_BLOCK~94_combout ;
wire \RAM_BLOCK_rtl_1_bypass[45]~7_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a17 ;
wire \RAM_BLOCK_rtl_1_bypass[46]~feeder_combout ;
wire \RAM_BLOCK~95_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a18 ;
wire \RAM_BLOCK_rtl_1_bypass[48]~feeder_combout ;
wire \RAM_BLOCK~96_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a19 ;
wire \RAM_BLOCK_rtl_1_bypass[49]~8_combout ;
wire \RAM_BLOCK_rtl_1_bypass[50]~feeder_combout ;
wire \RAM_BLOCK~97_combout ;
wire \RAM_BLOCK_rtl_1_bypass[52]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a20 ;
wire \RAM_BLOCK~98_combout ;
wire \RAM_BLOCK_rtl_1_bypass[53]~9_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a21 ;
wire \RAM_BLOCK_rtl_1_bypass[54]~feeder_combout ;
wire \RAM_BLOCK~99_combout ;
wire \RAM_BLOCK_rtl_1_bypass[56]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a22 ;
wire \RAM_BLOCK~100_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a23 ;
wire \RAM_BLOCK_rtl_1_bypass[58]~feeder_combout ;
wire \RAM_BLOCK_rtl_1_bypass[57]~10_combout ;
wire \RAM_BLOCK~101_combout ;
wire \RAM_BLOCK_rtl_1_bypass[59]~11_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a24 ;
wire \RAM_BLOCK_rtl_1_bypass[60]~feeder_combout ;
wire \RAM_BLOCK~102_combout ;
wire \RAM_BLOCK_rtl_1_bypass[62]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a25 ;
wire \RAM_BLOCK~103_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a26 ;
wire \RAM_BLOCK_rtl_1_bypass[64]~feeder_combout ;
wire \RAM_BLOCK~104_combout ;
wire \RAM_BLOCK_rtl_1_bypass[66]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a27 ;
wire \RAM_BLOCK~105_combout ;
wire \RAM_BLOCK_rtl_1_bypass[68]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a28 ;
wire \RAM_BLOCK~106_combout ;
wire \RAM_BLOCK_rtl_1_bypass[70]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a29 ;
wire \RAM_BLOCK~107_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a30 ;
wire \RAM_BLOCK_rtl_1_bypass[72]~feeder_combout ;
wire \RAM_BLOCK~108_combout ;
wire \RAM_BLOCK_rtl_1_bypass[74]~feeder_combout ;
wire \RAM_BLOCK_rtl_1|auto_generated|ram_block1a31 ;
wire \RAM_BLOCK~109_combout ;
wire [0:74] RAM_BLOCK_rtl_0_bypass;
wire [0:74] RAM_BLOCK_rtl_1_bypass;

wire [35:0] \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0~portbdataout  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a1  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a2  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a3  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a4  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a5  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a6  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a7  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a8  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a9  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a10  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a11  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a12  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a13  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a14  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a15  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a16  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a17  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a18  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a19  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a20  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a21  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a22  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a23  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a24  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a25  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a26  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a27  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a28  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a29  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a30  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \RAM_BLOCK_rtl_0|auto_generated|ram_block1a31  = \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0~portbdataout  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a1  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a2  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a3  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a4  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a5  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a6  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a7  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a8  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a9  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a10  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a11  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a12  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a13  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a14  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a15  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a16  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a17  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a18  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a19  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a20  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a21  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a22  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a23  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a24  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a25  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a26  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a27  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a28  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a29  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a30  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \RAM_BLOCK_rtl_1|auto_generated|ram_block1a31  = \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \O_READ_DATA_1[0]~output (
	.i(\RAM_BLOCK~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[0]~output .bus_hold = "false";
defparam \O_READ_DATA_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \O_READ_DATA_1[1]~output (
	.i(\RAM_BLOCK~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[1]~output .bus_hold = "false";
defparam \O_READ_DATA_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \O_READ_DATA_1[2]~output (
	.i(\RAM_BLOCK~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[2]~output .bus_hold = "false";
defparam \O_READ_DATA_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \O_READ_DATA_1[3]~output (
	.i(\RAM_BLOCK~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[3]~output .bus_hold = "false";
defparam \O_READ_DATA_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \O_READ_DATA_1[4]~output (
	.i(\RAM_BLOCK~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[4]~output .bus_hold = "false";
defparam \O_READ_DATA_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \O_READ_DATA_1[5]~output (
	.i(\RAM_BLOCK~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[5]~output .bus_hold = "false";
defparam \O_READ_DATA_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \O_READ_DATA_1[6]~output (
	.i(\RAM_BLOCK~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[6]~output .bus_hold = "false";
defparam \O_READ_DATA_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \O_READ_DATA_1[7]~output (
	.i(\RAM_BLOCK~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[7]~output .bus_hold = "false";
defparam \O_READ_DATA_1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \O_READ_DATA_1[8]~output (
	.i(\RAM_BLOCK~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[8]~output .bus_hold = "false";
defparam \O_READ_DATA_1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \O_READ_DATA_1[9]~output (
	.i(\RAM_BLOCK~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[9]~output .bus_hold = "false";
defparam \O_READ_DATA_1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \O_READ_DATA_1[10]~output (
	.i(\RAM_BLOCK~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[10]~output .bus_hold = "false";
defparam \O_READ_DATA_1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \O_READ_DATA_1[11]~output (
	.i(\RAM_BLOCK~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[11]~output .bus_hold = "false";
defparam \O_READ_DATA_1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \O_READ_DATA_1[12]~output (
	.i(\RAM_BLOCK~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[12]~output .bus_hold = "false";
defparam \O_READ_DATA_1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \O_READ_DATA_1[13]~output (
	.i(\RAM_BLOCK~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[13]~output .bus_hold = "false";
defparam \O_READ_DATA_1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \O_READ_DATA_1[14]~output (
	.i(\RAM_BLOCK~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[14]~output .bus_hold = "false";
defparam \O_READ_DATA_1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \O_READ_DATA_1[15]~output (
	.i(\RAM_BLOCK~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[15]~output .bus_hold = "false";
defparam \O_READ_DATA_1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \O_READ_DATA_1[16]~output (
	.i(\RAM_BLOCK~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[16]~output .bus_hold = "false";
defparam \O_READ_DATA_1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \O_READ_DATA_1[17]~output (
	.i(\RAM_BLOCK~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[17]~output .bus_hold = "false";
defparam \O_READ_DATA_1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \O_READ_DATA_1[18]~output (
	.i(\RAM_BLOCK~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[18]~output .bus_hold = "false";
defparam \O_READ_DATA_1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \O_READ_DATA_1[19]~output (
	.i(\RAM_BLOCK~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[19]~output .bus_hold = "false";
defparam \O_READ_DATA_1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \O_READ_DATA_1[20]~output (
	.i(\RAM_BLOCK~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[20]~output .bus_hold = "false";
defparam \O_READ_DATA_1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \O_READ_DATA_1[21]~output (
	.i(\RAM_BLOCK~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[21]~output .bus_hold = "false";
defparam \O_READ_DATA_1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \O_READ_DATA_1[22]~output (
	.i(\RAM_BLOCK~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[22]~output .bus_hold = "false";
defparam \O_READ_DATA_1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \O_READ_DATA_1[23]~output (
	.i(\RAM_BLOCK~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[23]~output .bus_hold = "false";
defparam \O_READ_DATA_1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \O_READ_DATA_1[24]~output (
	.i(\RAM_BLOCK~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[24]~output .bus_hold = "false";
defparam \O_READ_DATA_1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \O_READ_DATA_1[25]~output (
	.i(\RAM_BLOCK~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[25]~output .bus_hold = "false";
defparam \O_READ_DATA_1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \O_READ_DATA_1[26]~output (
	.i(\RAM_BLOCK~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[26]~output .bus_hold = "false";
defparam \O_READ_DATA_1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \O_READ_DATA_1[27]~output (
	.i(\RAM_BLOCK~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[27]~output .bus_hold = "false";
defparam \O_READ_DATA_1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \O_READ_DATA_1[28]~output (
	.i(\RAM_BLOCK~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[28]~output .bus_hold = "false";
defparam \O_READ_DATA_1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \O_READ_DATA_1[29]~output (
	.i(\RAM_BLOCK~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[29]~output .bus_hold = "false";
defparam \O_READ_DATA_1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \O_READ_DATA_1[30]~output (
	.i(\RAM_BLOCK~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[30]~output .bus_hold = "false";
defparam \O_READ_DATA_1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \O_READ_DATA_1[31]~output (
	.i(\RAM_BLOCK~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_1[31]~output .bus_hold = "false";
defparam \O_READ_DATA_1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \O_READ_DATA_2[0]~output (
	.i(\RAM_BLOCK~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[0]~output .bus_hold = "false";
defparam \O_READ_DATA_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \O_READ_DATA_2[1]~output (
	.i(\RAM_BLOCK~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[1]~output .bus_hold = "false";
defparam \O_READ_DATA_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \O_READ_DATA_2[2]~output (
	.i(\RAM_BLOCK~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[2]~output .bus_hold = "false";
defparam \O_READ_DATA_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \O_READ_DATA_2[3]~output (
	.i(\RAM_BLOCK~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[3]~output .bus_hold = "false";
defparam \O_READ_DATA_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \O_READ_DATA_2[4]~output (
	.i(\RAM_BLOCK~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[4]~output .bus_hold = "false";
defparam \O_READ_DATA_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \O_READ_DATA_2[5]~output (
	.i(\RAM_BLOCK~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[5]~output .bus_hold = "false";
defparam \O_READ_DATA_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \O_READ_DATA_2[6]~output (
	.i(\RAM_BLOCK~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[6]~output .bus_hold = "false";
defparam \O_READ_DATA_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \O_READ_DATA_2[7]~output (
	.i(\RAM_BLOCK~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[7]~output .bus_hold = "false";
defparam \O_READ_DATA_2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \O_READ_DATA_2[8]~output (
	.i(\RAM_BLOCK~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[8]~output .bus_hold = "false";
defparam \O_READ_DATA_2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \O_READ_DATA_2[9]~output (
	.i(\RAM_BLOCK~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[9]~output .bus_hold = "false";
defparam \O_READ_DATA_2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \O_READ_DATA_2[10]~output (
	.i(\RAM_BLOCK~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[10]~output .bus_hold = "false";
defparam \O_READ_DATA_2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \O_READ_DATA_2[11]~output (
	.i(\RAM_BLOCK~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[11]~output .bus_hold = "false";
defparam \O_READ_DATA_2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \O_READ_DATA_2[12]~output (
	.i(\RAM_BLOCK~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[12]~output .bus_hold = "false";
defparam \O_READ_DATA_2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \O_READ_DATA_2[13]~output (
	.i(\RAM_BLOCK~91_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[13]~output .bus_hold = "false";
defparam \O_READ_DATA_2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \O_READ_DATA_2[14]~output (
	.i(\RAM_BLOCK~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[14]~output .bus_hold = "false";
defparam \O_READ_DATA_2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \O_READ_DATA_2[15]~output (
	.i(\RAM_BLOCK~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[15]~output .bus_hold = "false";
defparam \O_READ_DATA_2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \O_READ_DATA_2[16]~output (
	.i(\RAM_BLOCK~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[16]~output .bus_hold = "false";
defparam \O_READ_DATA_2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \O_READ_DATA_2[17]~output (
	.i(\RAM_BLOCK~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[17]~output .bus_hold = "false";
defparam \O_READ_DATA_2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \O_READ_DATA_2[18]~output (
	.i(\RAM_BLOCK~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[18]~output .bus_hold = "false";
defparam \O_READ_DATA_2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \O_READ_DATA_2[19]~output (
	.i(\RAM_BLOCK~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[19]~output .bus_hold = "false";
defparam \O_READ_DATA_2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \O_READ_DATA_2[20]~output (
	.i(\RAM_BLOCK~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[20]~output .bus_hold = "false";
defparam \O_READ_DATA_2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \O_READ_DATA_2[21]~output (
	.i(\RAM_BLOCK~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[21]~output .bus_hold = "false";
defparam \O_READ_DATA_2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \O_READ_DATA_2[22]~output (
	.i(\RAM_BLOCK~100_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[22]~output .bus_hold = "false";
defparam \O_READ_DATA_2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \O_READ_DATA_2[23]~output (
	.i(\RAM_BLOCK~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[23]~output .bus_hold = "false";
defparam \O_READ_DATA_2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \O_READ_DATA_2[24]~output (
	.i(\RAM_BLOCK~102_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[24]~output .bus_hold = "false";
defparam \O_READ_DATA_2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \O_READ_DATA_2[25]~output (
	.i(\RAM_BLOCK~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[25]~output .bus_hold = "false";
defparam \O_READ_DATA_2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \O_READ_DATA_2[26]~output (
	.i(\RAM_BLOCK~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[26]~output .bus_hold = "false";
defparam \O_READ_DATA_2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \O_READ_DATA_2[27]~output (
	.i(\RAM_BLOCK~105_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[27]~output .bus_hold = "false";
defparam \O_READ_DATA_2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \O_READ_DATA_2[28]~output (
	.i(\RAM_BLOCK~106_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[28]~output .bus_hold = "false";
defparam \O_READ_DATA_2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \O_READ_DATA_2[29]~output (
	.i(\RAM_BLOCK~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[29]~output .bus_hold = "false";
defparam \O_READ_DATA_2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \O_READ_DATA_2[30]~output (
	.i(\RAM_BLOCK~108_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[30]~output .bus_hold = "false";
defparam \O_READ_DATA_2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \O_READ_DATA_2[31]~output (
	.i(\RAM_BLOCK~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\O_READ_DATA_2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \O_READ_DATA_2[31]~output .bus_hold = "false";
defparam \O_READ_DATA_2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[0]~input (
	.i(I_WRITE_DATA[0]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[0]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[0]~input .bus_hold = "false";
defparam \I_WRITE_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[11]~0 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[11]~0_combout  = !\I_WRITE_DATA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[0]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[11]~0 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_0_bypass[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N11
dffeas \RAM_BLOCK_rtl_0_bypass[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \I_CONTROL_WRITE~input (
	.i(I_CONTROL_WRITE),
	.ibar(gnd),
	.o(\I_CONTROL_WRITE~input_o ));
// synopsys translate_off
defparam \I_CONTROL_WRITE~input .bus_hold = "false";
defparam \I_CONTROL_WRITE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N24
cycloneive_lcell_comb \I_CONTROL_WRITE~_wirecell (
// Equation(s):
// \I_CONTROL_WRITE~_wirecell_combout  = !\I_CONTROL_WRITE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_CONTROL_WRITE~input_o ),
	.cin(gnd),
	.combout(\I_CONTROL_WRITE~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \I_CONTROL_WRITE~_wirecell .lut_mask = 16'h00FF;
defparam \I_CONTROL_WRITE~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \I_WRITE_REGISTER[0]~input (
	.i(I_WRITE_REGISTER[0]),
	.ibar(gnd),
	.o(\I_WRITE_REGISTER[0]~input_o ));
// synopsys translate_off
defparam \I_WRITE_REGISTER[0]~input .bus_hold = "false";
defparam \I_WRITE_REGISTER[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N8
cycloneive_io_ibuf \I_WRITE_REGISTER[1]~input (
	.i(I_WRITE_REGISTER[1]),
	.ibar(gnd),
	.o(\I_WRITE_REGISTER[1]~input_o ));
// synopsys translate_off
defparam \I_WRITE_REGISTER[1]~input .bus_hold = "false";
defparam \I_WRITE_REGISTER[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \I_WRITE_REGISTER[2]~input (
	.i(I_WRITE_REGISTER[2]),
	.ibar(gnd),
	.o(\I_WRITE_REGISTER[2]~input_o ));
// synopsys translate_off
defparam \I_WRITE_REGISTER[2]~input .bus_hold = "false";
defparam \I_WRITE_REGISTER[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \I_WRITE_REGISTER[3]~input (
	.i(I_WRITE_REGISTER[3]),
	.ibar(gnd),
	.o(\I_WRITE_REGISTER[3]~input_o ));
// synopsys translate_off
defparam \I_WRITE_REGISTER[3]~input .bus_hold = "false";
defparam \I_WRITE_REGISTER[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \I_WRITE_REGISTER[4]~input (
	.i(I_WRITE_REGISTER[4]),
	.ibar(gnd),
	.o(\I_WRITE_REGISTER[4]~input_o ));
// synopsys translate_off
defparam \I_WRITE_REGISTER[4]~input .bus_hold = "false";
defparam \I_WRITE_REGISTER[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N8
cycloneive_io_ibuf \I_READ_REGISTER_1[0]~input (
	.i(I_READ_REGISTER_1[0]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_1[0]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_1[0]~input .bus_hold = "false";
defparam \I_READ_REGISTER_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \I_READ_REGISTER_1[1]~input (
	.i(I_READ_REGISTER_1[1]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_1[1]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_1[1]~input .bus_hold = "false";
defparam \I_READ_REGISTER_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N1
cycloneive_io_ibuf \I_READ_REGISTER_1[2]~input (
	.i(I_READ_REGISTER_1[2]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_1[2]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_1[2]~input .bus_hold = "false";
defparam \I_READ_REGISTER_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \I_READ_REGISTER_1[3]~input (
	.i(I_READ_REGISTER_1[3]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_1[3]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_1[3]~input .bus_hold = "false";
defparam \I_READ_REGISTER_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N15
cycloneive_io_ibuf \I_READ_REGISTER_1[4]~input (
	.i(I_READ_REGISTER_1[4]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_1[4]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_1[4]~input .bus_hold = "false";
defparam \I_READ_REGISTER_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N16
cycloneive_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[1]~input (
	.i(I_WRITE_DATA[1]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[1]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[1]~input .bus_hold = "false";
defparam \I_WRITE_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[2]~input (
	.i(I_WRITE_DATA[2]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[2]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[2]~input .bus_hold = "false";
defparam \I_WRITE_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N8
cycloneive_io_ibuf \I_WRITE_DATA[3]~input (
	.i(I_WRITE_DATA[3]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[3]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[3]~input .bus_hold = "false";
defparam \I_WRITE_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \I_WRITE_DATA[4]~input (
	.i(I_WRITE_DATA[4]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[4]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[4]~input .bus_hold = "false";
defparam \I_WRITE_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[5]~input (
	.i(I_WRITE_DATA[5]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[5]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[5]~input .bus_hold = "false";
defparam \I_WRITE_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \I_WRITE_DATA[6]~input (
	.i(I_WRITE_DATA[6]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[6]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[6]~input .bus_hold = "false";
defparam \I_WRITE_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[7]~input (
	.i(I_WRITE_DATA[7]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[7]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[7]~input .bus_hold = "false";
defparam \I_WRITE_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \I_WRITE_DATA[8]~input (
	.i(I_WRITE_DATA[8]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[8]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[8]~input .bus_hold = "false";
defparam \I_WRITE_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \I_WRITE_DATA[9]~input (
	.i(I_WRITE_DATA[9]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[9]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[9]~input .bus_hold = "false";
defparam \I_WRITE_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \I_WRITE_DATA[10]~input (
	.i(I_WRITE_DATA[10]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[10]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[10]~input .bus_hold = "false";
defparam \I_WRITE_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[11]~input (
	.i(I_WRITE_DATA[11]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[11]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[11]~input .bus_hold = "false";
defparam \I_WRITE_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \I_WRITE_DATA[12]~input (
	.i(I_WRITE_DATA[12]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[12]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[12]~input .bus_hold = "false";
defparam \I_WRITE_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[13]~input (
	.i(I_WRITE_DATA[13]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[13]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[13]~input .bus_hold = "false";
defparam \I_WRITE_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N22
cycloneive_io_ibuf \I_WRITE_DATA[14]~input (
	.i(I_WRITE_DATA[14]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[14]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[14]~input .bus_hold = "false";
defparam \I_WRITE_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[15]~input (
	.i(I_WRITE_DATA[15]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[15]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[15]~input .bus_hold = "false";
defparam \I_WRITE_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[16]~input (
	.i(I_WRITE_DATA[16]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[16]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[16]~input .bus_hold = "false";
defparam \I_WRITE_DATA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[17]~input (
	.i(I_WRITE_DATA[17]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[17]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[17]~input .bus_hold = "false";
defparam \I_WRITE_DATA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[18]~input (
	.i(I_WRITE_DATA[18]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[18]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[18]~input .bus_hold = "false";
defparam \I_WRITE_DATA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[19]~input (
	.i(I_WRITE_DATA[19]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[19]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[19]~input .bus_hold = "false";
defparam \I_WRITE_DATA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[20]~input (
	.i(I_WRITE_DATA[20]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[20]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[20]~input .bus_hold = "false";
defparam \I_WRITE_DATA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[21]~input (
	.i(I_WRITE_DATA[21]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[21]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[21]~input .bus_hold = "false";
defparam \I_WRITE_DATA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \I_WRITE_DATA[22]~input (
	.i(I_WRITE_DATA[22]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[22]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[22]~input .bus_hold = "false";
defparam \I_WRITE_DATA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[23]~input (
	.i(I_WRITE_DATA[23]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[23]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[23]~input .bus_hold = "false";
defparam \I_WRITE_DATA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N22
cycloneive_io_ibuf \I_WRITE_DATA[24]~input (
	.i(I_WRITE_DATA[24]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[24]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[24]~input .bus_hold = "false";
defparam \I_WRITE_DATA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[25]~input (
	.i(I_WRITE_DATA[25]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[25]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[25]~input .bus_hold = "false";
defparam \I_WRITE_DATA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \I_WRITE_DATA[26]~input (
	.i(I_WRITE_DATA[26]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[26]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[26]~input .bus_hold = "false";
defparam \I_WRITE_DATA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \I_WRITE_DATA[27]~input (
	.i(I_WRITE_DATA[27]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[27]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[27]~input .bus_hold = "false";
defparam \I_WRITE_DATA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \I_WRITE_DATA[28]~input (
	.i(I_WRITE_DATA[28]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[28]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[28]~input .bus_hold = "false";
defparam \I_WRITE_DATA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[29]~input (
	.i(I_WRITE_DATA[29]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[29]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[29]~input .bus_hold = "false";
defparam \I_WRITE_DATA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \I_WRITE_DATA[30]~input (
	.i(I_WRITE_DATA[30]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[30]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[30]~input .bus_hold = "false";
defparam \I_WRITE_DATA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \I_WRITE_DATA[31]~input (
	.i(I_WRITE_DATA[31]),
	.ibar(gnd),
	.o(\I_WRITE_DATA[31]~input_o ));
// synopsys translate_off
defparam \I_WRITE_DATA[31]~input .bus_hold = "false";
defparam \I_WRITE_DATA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_CONTROL_WRITE~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\I_CONTROL_WRITE~_wirecell_combout ),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\I_WRITE_DATA[31]~input_o ,\I_WRITE_DATA[30]~input_o ,\I_WRITE_DATA[29]~input_o ,\I_WRITE_DATA[28]~input_o ,\I_WRITE_DATA[27]~input_o ,\I_WRITE_DATA[26]~input_o ,\I_WRITE_DATA[25]~input_o ,\I_WRITE_DATA[24]~input_o ,\I_WRITE_DATA[23]~input_o ,
\I_WRITE_DATA[22]~input_o ,\I_WRITE_DATA[21]~input_o ,\I_WRITE_DATA[20]~input_o ,\I_WRITE_DATA[19]~input_o ,\I_WRITE_DATA[18]~input_o ,\I_WRITE_DATA[17]~input_o ,\I_WRITE_DATA[16]~input_o ,\I_WRITE_DATA[15]~input_o ,\I_WRITE_DATA[14]~input_o ,
\I_WRITE_DATA[13]~input_o ,\I_WRITE_DATA[12]~input_o ,\I_WRITE_DATA[11]~input_o ,\I_WRITE_DATA[10]~input_o ,\I_WRITE_DATA[9]~input_o ,\I_WRITE_DATA[8]~input_o ,\I_WRITE_DATA[7]~input_o ,\I_WRITE_DATA[6]~input_o ,\I_WRITE_DATA[5]~input_o ,\I_WRITE_DATA[4]~input_o ,
\I_WRITE_DATA[3]~input_o ,\I_WRITE_DATA[2]~input_o ,\I_WRITE_DATA[1]~input_o ,\I_WRITE_DATA[0]~input_o }),
	.portaaddr({\I_WRITE_REGISTER[4]~input_o ,\I_WRITE_REGISTER[3]~input_o ,\I_WRITE_REGISTER[2]~input_o ,\I_WRITE_REGISTER[1]~input_o ,\I_WRITE_REGISTER[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\I_READ_REGISTER_1[4]~input_o ,\I_READ_REGISTER_1[3]~input_o ,\I_READ_REGISTER_1[2]~input_o ,\I_READ_REGISTER_1[1]~input_o ,\I_READ_REGISTER_1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Register_File.ram0_REGISTER_FILE_5ef83168.hdl.mif";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:RAM_BLOCK_rtl_0|altsyncram_4mj1:auto_generated|ALTSYNCRAM";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RAM_BLOCK_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h001AB2B91001AB5064001AB2826001AB0136001AB2A66001AB5077001AB2888001AB01D2001AB29A7001AB50C6001AB28C4001AB0124001AB2864001AB5002001AB2801001AB0100001AB27B0001AB50A2001AB2899001AB019A001AB267C001AB50B5001AB28A1001AB01D1001AB25A3001AB5000001AB2811001AB016C001AB24A5001AB50D1001AB2823001AB01AB;
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[0]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[0]~feeder_combout  = \I_CONTROL_WRITE~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_CONTROL_WRITE~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \RAM_BLOCK_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N31
dffeas \RAM_BLOCK_rtl_0_bypass[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N17
dffeas \RAM_BLOCK_rtl_0_bypass[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_REGISTER[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N27
dffeas \RAM_BLOCK_rtl_0_bypass[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_READ_REGISTER_1[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N26
cycloneive_lcell_comb \RAM_BLOCK~40 (
// Equation(s):
// \RAM_BLOCK~40_combout  = (RAM_BLOCK_rtl_0_bypass[0] & (RAM_BLOCK_rtl_0_bypass[9] $ (!RAM_BLOCK_rtl_0_bypass[10])))

	.dataa(RAM_BLOCK_rtl_0_bypass[0]),
	.datab(RAM_BLOCK_rtl_0_bypass[9]),
	.datac(RAM_BLOCK_rtl_0_bypass[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~40 .lut_mask = 16'h8282;
defparam \RAM_BLOCK~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N8
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[1]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[1]~feeder_combout  = \I_WRITE_REGISTER[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_REGISTER[0]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_BLOCK_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N9
dffeas \RAM_BLOCK_rtl_0_bypass[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N9
dffeas \RAM_BLOCK_rtl_0_bypass[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_REGISTER[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N29
dffeas \RAM_BLOCK_rtl_0_bypass[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_READ_REGISTER_1[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[4]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[4]~feeder_combout  = \I_READ_REGISTER_1[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_READ_REGISTER_1[1]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \RAM_BLOCK_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N11
dffeas \RAM_BLOCK_rtl_0_bypass[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N28
cycloneive_lcell_comb \RAM_BLOCK~38 (
// Equation(s):
// \RAM_BLOCK~38_combout  = (RAM_BLOCK_rtl_0_bypass[1] & (RAM_BLOCK_rtl_0_bypass[2] & (RAM_BLOCK_rtl_0_bypass[3] $ (!RAM_BLOCK_rtl_0_bypass[4])))) # (!RAM_BLOCK_rtl_0_bypass[1] & (!RAM_BLOCK_rtl_0_bypass[2] & (RAM_BLOCK_rtl_0_bypass[3] $ 
// (!RAM_BLOCK_rtl_0_bypass[4]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[1]),
	.datab(RAM_BLOCK_rtl_0_bypass[3]),
	.datac(RAM_BLOCK_rtl_0_bypass[2]),
	.datad(RAM_BLOCK_rtl_0_bypass[4]),
	.cin(gnd),
	.combout(\RAM_BLOCK~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~38 .lut_mask = 16'h8421;
defparam \RAM_BLOCK~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N7
dffeas \RAM_BLOCK_rtl_0_bypass[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_REGISTER[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N19
dffeas \RAM_BLOCK_rtl_0_bypass[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_READ_REGISTER_1[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N13
dffeas \RAM_BLOCK_rtl_0_bypass[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_READ_REGISTER_1[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N1
dffeas \RAM_BLOCK_rtl_0_bypass[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_REGISTER[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N12
cycloneive_lcell_comb \RAM_BLOCK~39 (
// Equation(s):
// \RAM_BLOCK~39_combout  = (RAM_BLOCK_rtl_0_bypass[5] & (RAM_BLOCK_rtl_0_bypass[6] & (RAM_BLOCK_rtl_0_bypass[8] $ (!RAM_BLOCK_rtl_0_bypass[7])))) # (!RAM_BLOCK_rtl_0_bypass[5] & (!RAM_BLOCK_rtl_0_bypass[6] & (RAM_BLOCK_rtl_0_bypass[8] $ 
// (!RAM_BLOCK_rtl_0_bypass[7]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[5]),
	.datab(RAM_BLOCK_rtl_0_bypass[8]),
	.datac(RAM_BLOCK_rtl_0_bypass[6]),
	.datad(RAM_BLOCK_rtl_0_bypass[7]),
	.cin(gnd),
	.combout(\RAM_BLOCK~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~39 .lut_mask = 16'h8421;
defparam \RAM_BLOCK~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N20
cycloneive_lcell_comb \RAM_BLOCK~41 (
// Equation(s):
// \RAM_BLOCK~41_combout  = (\RAM_BLOCK~40_combout  & (\RAM_BLOCK~38_combout  & \RAM_BLOCK~39_combout ))

	.dataa(\RAM_BLOCK~40_combout ),
	.datab(\RAM_BLOCK~38_combout ),
	.datac(gnd),
	.datad(\RAM_BLOCK~39_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~41 .lut_mask = 16'h8800;
defparam \RAM_BLOCK~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N24
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[12]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N25
dffeas \RAM_BLOCK_rtl_0_bypass[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N4
cycloneive_lcell_comb \RAM_BLOCK~42 (
// Equation(s):
// \RAM_BLOCK~42_combout  = (\RAM_BLOCK~41_combout  & (!RAM_BLOCK_rtl_0_bypass[11])) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[12] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!RAM_BLOCK_rtl_0_bypass[12] & 
// (!RAM_BLOCK_rtl_0_bypass[11]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[11]),
	.datab(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\RAM_BLOCK~41_combout ),
	.datad(RAM_BLOCK_rtl_0_bypass[12]),
	.cin(gnd),
	.combout(\RAM_BLOCK~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~42 .lut_mask = 16'h5C55;
defparam \RAM_BLOCK~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N14
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[14]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N15
dffeas \RAM_BLOCK_rtl_0_bypass[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N0
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[13]~1 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[13]~1_combout  = !\I_WRITE_DATA[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[1]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[13]~1 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_0_bypass[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N1
dffeas \RAM_BLOCK_rtl_0_bypass[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N2
cycloneive_lcell_comb \RAM_BLOCK~43 (
// Equation(s):
// \RAM_BLOCK~43_combout  = (RAM_BLOCK_rtl_0_bypass[14] & ((\RAM_BLOCK~41_combout  & ((!RAM_BLOCK_rtl_0_bypass[13]))) # (!\RAM_BLOCK~41_combout  & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a1 )))) # (!RAM_BLOCK_rtl_0_bypass[14] & 
// (((!RAM_BLOCK_rtl_0_bypass[13]))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a1 ),
	.datab(RAM_BLOCK_rtl_0_bypass[14]),
	.datac(\RAM_BLOCK~41_combout ),
	.datad(RAM_BLOCK_rtl_0_bypass[13]),
	.cin(gnd),
	.combout(\RAM_BLOCK~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~43 .lut_mask = 16'h08FB;
defparam \RAM_BLOCK~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N26
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[16]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N27
dffeas \RAM_BLOCK_rtl_0_bypass[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y69_N1
dffeas \RAM_BLOCK_rtl_0_bypass[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N0
cycloneive_lcell_comb \RAM_BLOCK~44 (
// Equation(s):
// \RAM_BLOCK~44_combout  = (RAM_BLOCK_rtl_0_bypass[16] & ((\RAM_BLOCK~41_combout  & (RAM_BLOCK_rtl_0_bypass[15])) # (!\RAM_BLOCK~41_combout  & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a2 ))))) # (!RAM_BLOCK_rtl_0_bypass[16] & 
// (((RAM_BLOCK_rtl_0_bypass[15]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[16]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[15]),
	.datad(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~44 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[17]~2 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[17]~2_combout  = !\I_WRITE_DATA[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[17]~2 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_0_bypass[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N7
dffeas \RAM_BLOCK_rtl_0_bypass[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[17]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N28
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[18]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N29
dffeas \RAM_BLOCK_rtl_0_bypass[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N8
cycloneive_lcell_comb \RAM_BLOCK~45 (
// Equation(s):
// \RAM_BLOCK~45_combout  = (\RAM_BLOCK~41_combout  & (!RAM_BLOCK_rtl_0_bypass[17])) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[18] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a3 ))) # (!RAM_BLOCK_rtl_0_bypass[18] & 
// (!RAM_BLOCK_rtl_0_bypass[17]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[17]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a3 ),
	.datad(RAM_BLOCK_rtl_0_bypass[18]),
	.cin(gnd),
	.combout(\RAM_BLOCK~45_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~45 .lut_mask = 16'h7455;
defparam \RAM_BLOCK~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N18
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[20]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N19
dffeas \RAM_BLOCK_rtl_0_bypass[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y69_N17
dffeas \RAM_BLOCK_rtl_0_bypass[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N16
cycloneive_lcell_comb \RAM_BLOCK~46 (
// Equation(s):
// \RAM_BLOCK~46_combout  = (RAM_BLOCK_rtl_0_bypass[20] & ((\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[19]))) # (!\RAM_BLOCK~41_combout  & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a4 )))) # (!RAM_BLOCK_rtl_0_bypass[20] & 
// (((RAM_BLOCK_rtl_0_bypass[19]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[20]),
	.datab(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a4 ),
	.datac(RAM_BLOCK_rtl_0_bypass[19]),
	.datad(\RAM_BLOCK~41_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~46_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~46 .lut_mask = 16'hF0D8;
defparam \RAM_BLOCK~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N16
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[22]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N17
dffeas \RAM_BLOCK_rtl_0_bypass[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N18
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[21]~3 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[21]~3_combout  = !\I_WRITE_DATA[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[5]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[21]~3 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_0_bypass[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N19
dffeas \RAM_BLOCK_rtl_0_bypass[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[21]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N4
cycloneive_lcell_comb \RAM_BLOCK~47 (
// Equation(s):
// \RAM_BLOCK~47_combout  = (\RAM_BLOCK~41_combout  & (((!RAM_BLOCK_rtl_0_bypass[21])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[22] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a5 )) # (!RAM_BLOCK_rtl_0_bypass[22] & 
// ((!RAM_BLOCK_rtl_0_bypass[21])))))

	.dataa(\RAM_BLOCK~41_combout ),
	.datab(RAM_BLOCK_rtl_0_bypass[22]),
	.datac(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a5 ),
	.datad(RAM_BLOCK_rtl_0_bypass[21]),
	.cin(gnd),
	.combout(\RAM_BLOCK~47_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~47 .lut_mask = 16'h40FB;
defparam \RAM_BLOCK~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N1
dffeas \RAM_BLOCK_rtl_0_bypass[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N2
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[24]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N3
dffeas \RAM_BLOCK_rtl_0_bypass[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N0
cycloneive_lcell_comb \RAM_BLOCK~48 (
// Equation(s):
// \RAM_BLOCK~48_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[23])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[24] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a6 )) # (!RAM_BLOCK_rtl_0_bypass[24] & 
// ((RAM_BLOCK_rtl_0_bypass[23])))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[23]),
	.datad(RAM_BLOCK_rtl_0_bypass[24]),
	.cin(gnd),
	.combout(\RAM_BLOCK~48_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~48 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N12
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[26]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N13
dffeas \RAM_BLOCK_rtl_0_bypass[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N14
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[25]~4 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[25]~4_combout  = !\I_WRITE_DATA[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[25]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[25]~4 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_0_bypass[25]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N15
dffeas \RAM_BLOCK_rtl_0_bypass[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[25]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N16
cycloneive_lcell_comb \RAM_BLOCK~49 (
// Equation(s):
// \RAM_BLOCK~49_combout  = (RAM_BLOCK_rtl_0_bypass[26] & ((\RAM_BLOCK~41_combout  & (!RAM_BLOCK_rtl_0_bypass[25])) # (!\RAM_BLOCK~41_combout  & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a7 ))))) # (!RAM_BLOCK_rtl_0_bypass[26] & 
// (!RAM_BLOCK_rtl_0_bypass[25]))

	.dataa(RAM_BLOCK_rtl_0_bypass[26]),
	.datab(RAM_BLOCK_rtl_0_bypass[25]),
	.datac(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\RAM_BLOCK~41_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~49_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~49 .lut_mask = 16'h33B1;
defparam \RAM_BLOCK~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N26
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[27]~5 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[27]~5_combout  = !\I_WRITE_DATA[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[27]~5 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_0_bypass[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N27
dffeas \RAM_BLOCK_rtl_0_bypass[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N24
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[28]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N25
dffeas \RAM_BLOCK_rtl_0_bypass[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N4
cycloneive_lcell_comb \RAM_BLOCK~50 (
// Equation(s):
// \RAM_BLOCK~50_combout  = (\RAM_BLOCK~41_combout  & (!RAM_BLOCK_rtl_0_bypass[27])) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[28] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a8 ))) # (!RAM_BLOCK_rtl_0_bypass[28] & 
// (!RAM_BLOCK_rtl_0_bypass[27]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[27]),
	.datab(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\RAM_BLOCK~41_combout ),
	.datad(RAM_BLOCK_rtl_0_bypass[28]),
	.cin(gnd),
	.combout(\RAM_BLOCK~50_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~50 .lut_mask = 16'h5C55;
defparam \RAM_BLOCK~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[30]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N11
dffeas \RAM_BLOCK_rtl_0_bypass[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N17
dffeas \RAM_BLOCK_rtl_0_bypass[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N16
cycloneive_lcell_comb \RAM_BLOCK~51 (
// Equation(s):
// \RAM_BLOCK~51_combout  = (RAM_BLOCK_rtl_0_bypass[30] & ((\RAM_BLOCK~41_combout  & (RAM_BLOCK_rtl_0_bypass[29])) # (!\RAM_BLOCK~41_combout  & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a9 ))))) # (!RAM_BLOCK_rtl_0_bypass[30] & 
// (((RAM_BLOCK_rtl_0_bypass[29]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[30]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[29]),
	.datad(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~51_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~51 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N22
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[32]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N23
dffeas \RAM_BLOCK_rtl_0_bypass[32] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N21
dffeas \RAM_BLOCK_rtl_0_bypass[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N20
cycloneive_lcell_comb \RAM_BLOCK~52 (
// Equation(s):
// \RAM_BLOCK~52_combout  = (RAM_BLOCK_rtl_0_bypass[32] & ((\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[31]))) # (!\RAM_BLOCK~41_combout  & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a10 )))) # (!RAM_BLOCK_rtl_0_bypass[32] & 
// (((RAM_BLOCK_rtl_0_bypass[31]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[32]),
	.datab(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a10 ),
	.datac(RAM_BLOCK_rtl_0_bypass[31]),
	.datad(\RAM_BLOCK~41_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~52_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~52 .lut_mask = 16'hF0D8;
defparam \RAM_BLOCK~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N1
dffeas \RAM_BLOCK_rtl_0_bypass[33] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[34]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N11
dffeas \RAM_BLOCK_rtl_0_bypass[34] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N0
cycloneive_lcell_comb \RAM_BLOCK~53 (
// Equation(s):
// \RAM_BLOCK~53_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[33])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[34] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a11 )) # (!RAM_BLOCK_rtl_0_bypass[34] & 
// ((RAM_BLOCK_rtl_0_bypass[33])))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[33]),
	.datad(RAM_BLOCK_rtl_0_bypass[34]),
	.cin(gnd),
	.combout(\RAM_BLOCK~53_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~53 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N22
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[36]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N23
dffeas \RAM_BLOCK_rtl_0_bypass[36] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y70_N29
dffeas \RAM_BLOCK_rtl_0_bypass[35] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N28
cycloneive_lcell_comb \RAM_BLOCK~54 (
// Equation(s):
// \RAM_BLOCK~54_combout  = (RAM_BLOCK_rtl_0_bypass[36] & ((\RAM_BLOCK~41_combout  & (RAM_BLOCK_rtl_0_bypass[35])) # (!\RAM_BLOCK~41_combout  & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a12 ))))) # (!RAM_BLOCK_rtl_0_bypass[36] & 
// (((RAM_BLOCK_rtl_0_bypass[35]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[36]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[35]),
	.datad(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~54_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~54 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N7
dffeas \RAM_BLOCK_rtl_0_bypass[37] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N0
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[38]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N1
dffeas \RAM_BLOCK_rtl_0_bypass[38] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N6
cycloneive_lcell_comb \RAM_BLOCK~55 (
// Equation(s):
// \RAM_BLOCK~55_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[37])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[38] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a13 )) # (!RAM_BLOCK_rtl_0_bypass[38] & 
// ((RAM_BLOCK_rtl_0_bypass[37])))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[37]),
	.datad(RAM_BLOCK_rtl_0_bypass[38]),
	.cin(gnd),
	.combout(\RAM_BLOCK~55_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~55 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N23
dffeas \RAM_BLOCK_rtl_0_bypass[39] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N16
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[40]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N17
dffeas \RAM_BLOCK_rtl_0_bypass[40] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N22
cycloneive_lcell_comb \RAM_BLOCK~56 (
// Equation(s):
// \RAM_BLOCK~56_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[39])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[40] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a14 )) # (!RAM_BLOCK_rtl_0_bypass[40] & 
// ((RAM_BLOCK_rtl_0_bypass[39])))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[39]),
	.datad(RAM_BLOCK_rtl_0_bypass[40]),
	.cin(gnd),
	.combout(\RAM_BLOCK~56_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~56 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N3
dffeas \RAM_BLOCK_rtl_0_bypass[41] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N20
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[42]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N21
dffeas \RAM_BLOCK_rtl_0_bypass[42] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N2
cycloneive_lcell_comb \RAM_BLOCK~57 (
// Equation(s):
// \RAM_BLOCK~57_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[41])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[42] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a15 )) # (!RAM_BLOCK_rtl_0_bypass[42] & 
// ((RAM_BLOCK_rtl_0_bypass[41])))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[41]),
	.datad(RAM_BLOCK_rtl_0_bypass[42]),
	.cin(gnd),
	.combout(\RAM_BLOCK~57_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~57 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[43]~6 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[43]~6_combout  = !\I_WRITE_DATA[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[43]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[43]~6 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_0_bypass[43]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y70_N11
dffeas \RAM_BLOCK_rtl_0_bypass[43] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[43]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N0
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[44]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y70_N1
dffeas \RAM_BLOCK_rtl_0_bypass[44] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N4
cycloneive_lcell_comb \RAM_BLOCK~58 (
// Equation(s):
// \RAM_BLOCK~58_combout  = (\RAM_BLOCK~41_combout  & (!RAM_BLOCK_rtl_0_bypass[43])) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[44] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a16 ))) # (!RAM_BLOCK_rtl_0_bypass[44] & 
// (!RAM_BLOCK_rtl_0_bypass[43]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[43]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a16 ),
	.datad(RAM_BLOCK_rtl_0_bypass[44]),
	.cin(gnd),
	.combout(\RAM_BLOCK~58_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~58 .lut_mask = 16'h7455;
defparam \RAM_BLOCK~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[45]~7 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[45]~7_combout  = !\I_WRITE_DATA[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[17]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[45]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[45]~7 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_0_bypass[45]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N7
dffeas \RAM_BLOCK_rtl_0_bypass[45] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[45]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N12
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[46]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N13
dffeas \RAM_BLOCK_rtl_0_bypass[46] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N24
cycloneive_lcell_comb \RAM_BLOCK~59 (
// Equation(s):
// \RAM_BLOCK~59_combout  = (\RAM_BLOCK~41_combout  & (!RAM_BLOCK_rtl_0_bypass[45])) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[46] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a17 ))) # (!RAM_BLOCK_rtl_0_bypass[46] & 
// (!RAM_BLOCK_rtl_0_bypass[45]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[45]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a17 ),
	.datad(RAM_BLOCK_rtl_0_bypass[46]),
	.cin(gnd),
	.combout(\RAM_BLOCK~59_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~59 .lut_mask = 16'h7455;
defparam \RAM_BLOCK~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N26
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[48]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N27
dffeas \RAM_BLOCK_rtl_0_bypass[48] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y70_N25
dffeas \RAM_BLOCK_rtl_0_bypass[47] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N24
cycloneive_lcell_comb \RAM_BLOCK~60 (
// Equation(s):
// \RAM_BLOCK~60_combout  = (RAM_BLOCK_rtl_0_bypass[48] & ((\RAM_BLOCK~41_combout  & (RAM_BLOCK_rtl_0_bypass[47])) # (!\RAM_BLOCK~41_combout  & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a18 ))))) # (!RAM_BLOCK_rtl_0_bypass[48] & 
// (((RAM_BLOCK_rtl_0_bypass[47]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[48]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[47]),
	.datad(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~60_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~60 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[50]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N11
dffeas \RAM_BLOCK_rtl_0_bypass[50] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N20
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[49]~8 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[49]~8_combout  = !\I_WRITE_DATA[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[19]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[49]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[49]~8 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_0_bypass[49]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N21
dffeas \RAM_BLOCK_rtl_0_bypass[49] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[49]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N30
cycloneive_lcell_comb \RAM_BLOCK~61 (
// Equation(s):
// \RAM_BLOCK~61_combout  = (RAM_BLOCK_rtl_0_bypass[50] & ((\RAM_BLOCK~41_combout  & ((!RAM_BLOCK_rtl_0_bypass[49]))) # (!\RAM_BLOCK~41_combout  & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a19 )))) # (!RAM_BLOCK_rtl_0_bypass[50] & 
// (((!RAM_BLOCK_rtl_0_bypass[49]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[50]),
	.datab(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\RAM_BLOCK~41_combout ),
	.datad(RAM_BLOCK_rtl_0_bypass[49]),
	.cin(gnd),
	.combout(\RAM_BLOCK~61_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~61 .lut_mask = 16'h08FD;
defparam \RAM_BLOCK~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N2
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[52]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N3
dffeas \RAM_BLOCK_rtl_0_bypass[52] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N1
dffeas \RAM_BLOCK_rtl_0_bypass[51] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N0
cycloneive_lcell_comb \RAM_BLOCK~62 (
// Equation(s):
// \RAM_BLOCK~62_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[51])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[52] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a20 ))) # (!RAM_BLOCK_rtl_0_bypass[52] & 
// (RAM_BLOCK_rtl_0_bypass[51]))))

	.dataa(\RAM_BLOCK~41_combout ),
	.datab(RAM_BLOCK_rtl_0_bypass[52]),
	.datac(RAM_BLOCK_rtl_0_bypass[51]),
	.datad(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~62_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~62 .lut_mask = 16'hF4B0;
defparam \RAM_BLOCK~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[53]~9 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[53]~9_combout  = !\I_WRITE_DATA[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[21]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[53]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[53]~9 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_0_bypass[53]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N11
dffeas \RAM_BLOCK_rtl_0_bypass[53] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[53]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N24
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[54]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N25
dffeas \RAM_BLOCK_rtl_0_bypass[54] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N28
cycloneive_lcell_comb \RAM_BLOCK~63 (
// Equation(s):
// \RAM_BLOCK~63_combout  = (\RAM_BLOCK~41_combout  & (!RAM_BLOCK_rtl_0_bypass[53])) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[54] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a21 ))) # (!RAM_BLOCK_rtl_0_bypass[54] & 
// (!RAM_BLOCK_rtl_0_bypass[53]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[53]),
	.datab(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\RAM_BLOCK~41_combout ),
	.datad(RAM_BLOCK_rtl_0_bypass[54]),
	.cin(gnd),
	.combout(\RAM_BLOCK~63_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~63 .lut_mask = 16'h5C55;
defparam \RAM_BLOCK~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N21
dffeas \RAM_BLOCK_rtl_0_bypass[55] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[56]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N7
dffeas \RAM_BLOCK_rtl_0_bypass[56] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N20
cycloneive_lcell_comb \RAM_BLOCK~64 (
// Equation(s):
// \RAM_BLOCK~64_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[55])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[56] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a22 )) # (!RAM_BLOCK_rtl_0_bypass[56] & 
// ((RAM_BLOCK_rtl_0_bypass[55])))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[55]),
	.datad(RAM_BLOCK_rtl_0_bypass[56]),
	.cin(gnd),
	.combout(\RAM_BLOCK~64_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~64 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N18
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[58]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N19
dffeas \RAM_BLOCK_rtl_0_bypass[58] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N20
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[57]~10 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[57]~10_combout  = !\I_WRITE_DATA[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[23]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[57]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[57]~10 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_0_bypass[57]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N21
dffeas \RAM_BLOCK_rtl_0_bypass[57] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[57]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N14
cycloneive_lcell_comb \RAM_BLOCK~65 (
// Equation(s):
// \RAM_BLOCK~65_combout  = (RAM_BLOCK_rtl_0_bypass[58] & ((\RAM_BLOCK~41_combout  & ((!RAM_BLOCK_rtl_0_bypass[57]))) # (!\RAM_BLOCK~41_combout  & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a23 )))) # (!RAM_BLOCK_rtl_0_bypass[58] & 
// (((!RAM_BLOCK_rtl_0_bypass[57]))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a23 ),
	.datab(RAM_BLOCK_rtl_0_bypass[58]),
	.datac(\RAM_BLOCK~41_combout ),
	.datad(RAM_BLOCK_rtl_0_bypass[57]),
	.cin(gnd),
	.combout(\RAM_BLOCK~65_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~65 .lut_mask = 16'h08FB;
defparam \RAM_BLOCK~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N26
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[60]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N27
dffeas \RAM_BLOCK_rtl_0_bypass[60] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N20
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[59]~11 (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[59]~11_combout  = !\I_WRITE_DATA[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[24]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[59]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[59]~11 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_0_bypass[59]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N21
dffeas \RAM_BLOCK_rtl_0_bypass[59] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[59]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N22
cycloneive_lcell_comb \RAM_BLOCK~66 (
// Equation(s):
// \RAM_BLOCK~66_combout  = (RAM_BLOCK_rtl_0_bypass[60] & ((\RAM_BLOCK~41_combout  & ((!RAM_BLOCK_rtl_0_bypass[59]))) # (!\RAM_BLOCK~41_combout  & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a24 )))) # (!RAM_BLOCK_rtl_0_bypass[60] & 
// (((!RAM_BLOCK_rtl_0_bypass[59]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[60]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a24 ),
	.datad(RAM_BLOCK_rtl_0_bypass[59]),
	.cin(gnd),
	.combout(\RAM_BLOCK~66_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~66 .lut_mask = 16'h20FD;
defparam \RAM_BLOCK~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N14
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[62]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N15
dffeas \RAM_BLOCK_rtl_0_bypass[62] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y70_N21
dffeas \RAM_BLOCK_rtl_0_bypass[61] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N20
cycloneive_lcell_comb \RAM_BLOCK~67 (
// Equation(s):
// \RAM_BLOCK~67_combout  = (RAM_BLOCK_rtl_0_bypass[62] & ((\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[61]))) # (!\RAM_BLOCK~41_combout  & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a25 )))) # (!RAM_BLOCK_rtl_0_bypass[62] & 
// (((RAM_BLOCK_rtl_0_bypass[61]))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a25 ),
	.datab(RAM_BLOCK_rtl_0_bypass[62]),
	.datac(RAM_BLOCK_rtl_0_bypass[61]),
	.datad(\RAM_BLOCK~41_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~67_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~67 .lut_mask = 16'hF0B8;
defparam \RAM_BLOCK~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N27
dffeas \RAM_BLOCK_rtl_0_bypass[63] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N28
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[64]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N29
dffeas \RAM_BLOCK_rtl_0_bypass[64] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N26
cycloneive_lcell_comb \RAM_BLOCK~68 (
// Equation(s):
// \RAM_BLOCK~68_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[63])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[64] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a26 )) # (!RAM_BLOCK_rtl_0_bypass[64] & 
// ((RAM_BLOCK_rtl_0_bypass[63])))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[63]),
	.datad(RAM_BLOCK_rtl_0_bypass[64]),
	.cin(gnd),
	.combout(\RAM_BLOCK~68_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~68 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N5
dffeas \RAM_BLOCK_rtl_0_bypass[65] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[66]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N7
dffeas \RAM_BLOCK_rtl_0_bypass[66] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N4
cycloneive_lcell_comb \RAM_BLOCK~69 (
// Equation(s):
// \RAM_BLOCK~69_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[65])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[66] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a27 )) # (!RAM_BLOCK_rtl_0_bypass[66] & 
// ((RAM_BLOCK_rtl_0_bypass[65])))))

	.dataa(\RAM_BLOCK~41_combout ),
	.datab(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a27 ),
	.datac(RAM_BLOCK_rtl_0_bypass[65]),
	.datad(RAM_BLOCK_rtl_0_bypass[66]),
	.cin(gnd),
	.combout(\RAM_BLOCK~69_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~69 .lut_mask = 16'hE4F0;
defparam \RAM_BLOCK~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N18
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[68]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N19
dffeas \RAM_BLOCK_rtl_0_bypass[68] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N9
dffeas \RAM_BLOCK_rtl_0_bypass[67] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N8
cycloneive_lcell_comb \RAM_BLOCK~70 (
// Equation(s):
// \RAM_BLOCK~70_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[67])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[68] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a28 ))) # (!RAM_BLOCK_rtl_0_bypass[68] & 
// (RAM_BLOCK_rtl_0_bypass[67]))))

	.dataa(\RAM_BLOCK~41_combout ),
	.datab(RAM_BLOCK_rtl_0_bypass[68]),
	.datac(RAM_BLOCK_rtl_0_bypass[67]),
	.datad(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~70_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~70 .lut_mask = 16'hF4B0;
defparam \RAM_BLOCK~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N14
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[70]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N15
dffeas \RAM_BLOCK_rtl_0_bypass[70] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N13
dffeas \RAM_BLOCK_rtl_0_bypass[69] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N12
cycloneive_lcell_comb \RAM_BLOCK~71 (
// Equation(s):
// \RAM_BLOCK~71_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[69])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[70] & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a29 ))) # (!RAM_BLOCK_rtl_0_bypass[70] & 
// (RAM_BLOCK_rtl_0_bypass[69]))))

	.dataa(\RAM_BLOCK~41_combout ),
	.datab(RAM_BLOCK_rtl_0_bypass[70]),
	.datac(RAM_BLOCK_rtl_0_bypass[69]),
	.datad(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~71_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~71 .lut_mask = 16'hF4B0;
defparam \RAM_BLOCK~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N26
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[72]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N27
dffeas \RAM_BLOCK_rtl_0_bypass[72] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N25
dffeas \RAM_BLOCK_rtl_0_bypass[71] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N24
cycloneive_lcell_comb \RAM_BLOCK~72 (
// Equation(s):
// \RAM_BLOCK~72_combout  = (RAM_BLOCK_rtl_0_bypass[72] & ((\RAM_BLOCK~41_combout  & (RAM_BLOCK_rtl_0_bypass[71])) # (!\RAM_BLOCK~41_combout  & ((\RAM_BLOCK_rtl_0|auto_generated|ram_block1a30 ))))) # (!RAM_BLOCK_rtl_0_bypass[72] & 
// (((RAM_BLOCK_rtl_0_bypass[71]))))

	.dataa(RAM_BLOCK_rtl_0_bypass[72]),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[71]),
	.datad(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~72_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~72 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N13
dffeas \RAM_BLOCK_rtl_0_bypass[73] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_0_bypass[74]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N7
dffeas \RAM_BLOCK_rtl_0_bypass[74] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N12
cycloneive_lcell_comb \RAM_BLOCK~73 (
// Equation(s):
// \RAM_BLOCK~73_combout  = (\RAM_BLOCK~41_combout  & (((RAM_BLOCK_rtl_0_bypass[73])))) # (!\RAM_BLOCK~41_combout  & ((RAM_BLOCK_rtl_0_bypass[74] & (\RAM_BLOCK_rtl_0|auto_generated|ram_block1a31 )) # (!RAM_BLOCK_rtl_0_bypass[74] & 
// ((RAM_BLOCK_rtl_0_bypass[73])))))

	.dataa(\RAM_BLOCK_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\RAM_BLOCK~41_combout ),
	.datac(RAM_BLOCK_rtl_0_bypass[73]),
	.datad(RAM_BLOCK_rtl_0_bypass[74]),
	.cin(gnd),
	.combout(\RAM_BLOCK~73_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~73 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N15
cycloneive_io_ibuf \I_READ_REGISTER_2[0]~input (
	.i(I_READ_REGISTER_2[0]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_2[0]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_2[0]~input .bus_hold = "false";
defparam \I_READ_REGISTER_2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \I_READ_REGISTER_2[1]~input (
	.i(I_READ_REGISTER_2[1]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_2[1]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_2[1]~input .bus_hold = "false";
defparam \I_READ_REGISTER_2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \I_READ_REGISTER_2[2]~input (
	.i(I_READ_REGISTER_2[2]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_2[2]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_2[2]~input .bus_hold = "false";
defparam \I_READ_REGISTER_2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \I_READ_REGISTER_2[3]~input (
	.i(I_READ_REGISTER_2[3]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_2[3]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_2[3]~input .bus_hold = "false";
defparam \I_READ_REGISTER_2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N22
cycloneive_io_ibuf \I_READ_REGISTER_2[4]~input (
	.i(I_READ_REGISTER_2[4]),
	.ibar(gnd),
	.o(\I_READ_REGISTER_2[4]~input_o ));
// synopsys translate_off
defparam \I_READ_REGISTER_2[4]~input .bus_hold = "false";
defparam \I_READ_REGISTER_2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\I_CONTROL_WRITE~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\I_CONTROL_WRITE~_wirecell_combout ),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\I_WRITE_DATA[31]~input_o ,\I_WRITE_DATA[30]~input_o ,\I_WRITE_DATA[29]~input_o ,\I_WRITE_DATA[28]~input_o ,\I_WRITE_DATA[27]~input_o ,\I_WRITE_DATA[26]~input_o ,\I_WRITE_DATA[25]~input_o ,\I_WRITE_DATA[24]~input_o ,\I_WRITE_DATA[23]~input_o ,
\I_WRITE_DATA[22]~input_o ,\I_WRITE_DATA[21]~input_o ,\I_WRITE_DATA[20]~input_o ,\I_WRITE_DATA[19]~input_o ,\I_WRITE_DATA[18]~input_o ,\I_WRITE_DATA[17]~input_o ,\I_WRITE_DATA[16]~input_o ,\I_WRITE_DATA[15]~input_o ,\I_WRITE_DATA[14]~input_o ,
\I_WRITE_DATA[13]~input_o ,\I_WRITE_DATA[12]~input_o ,\I_WRITE_DATA[11]~input_o ,\I_WRITE_DATA[10]~input_o ,\I_WRITE_DATA[9]~input_o ,\I_WRITE_DATA[8]~input_o ,\I_WRITE_DATA[7]~input_o ,\I_WRITE_DATA[6]~input_o ,\I_WRITE_DATA[5]~input_o ,\I_WRITE_DATA[4]~input_o ,
\I_WRITE_DATA[3]~input_o ,\I_WRITE_DATA[2]~input_o ,\I_WRITE_DATA[1]~input_o ,\I_WRITE_DATA[0]~input_o }),
	.portaaddr({\I_WRITE_REGISTER[4]~input_o ,\I_WRITE_REGISTER[3]~input_o ,\I_WRITE_REGISTER[2]~input_o ,\I_WRITE_REGISTER[1]~input_o ,\I_WRITE_REGISTER[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\I_READ_REGISTER_2[4]~input_o ,\I_READ_REGISTER_2[3]~input_o ,\I_READ_REGISTER_2[2]~input_o ,\I_READ_REGISTER_2[1]~input_o ,\I_READ_REGISTER_2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Register_File.ram0_REGISTER_FILE_5ef83168.hdl.mif";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:RAM_BLOCK_rtl_1|altsyncram_4mj1:auto_generated|ALTSYNCRAM";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RAM_BLOCK_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1152'h001AB2B91001AB5064001AB2826001AB0136001AB2A66001AB5077001AB2888001AB01D2001AB29A7001AB50C6001AB28C4001AB0124001AB2864001AB5002001AB2801001AB0100001AB27B0001AB50A2001AB2899001AB019A001AB267C001AB50B5001AB28A1001AB01D1001AB25A3001AB5000001AB2811001AB016C001AB24A5001AB50D1001AB2823001AB01AB;
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[1]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[1]~feeder_combout  = \I_WRITE_REGISTER[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_REGISTER[0]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \RAM_BLOCK_rtl_1_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N11
dffeas \RAM_BLOCK_rtl_1_bypass[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N29
dffeas \RAM_BLOCK_rtl_1_bypass[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_READ_REGISTER_2[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N7
dffeas \RAM_BLOCK_rtl_1_bypass[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_READ_REGISTER_2[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N23
dffeas \RAM_BLOCK_rtl_1_bypass[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_REGISTER[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N6
cycloneive_lcell_comb \RAM_BLOCK~74 (
// Equation(s):
// \RAM_BLOCK~74_combout  = (RAM_BLOCK_rtl_1_bypass[1] & (RAM_BLOCK_rtl_1_bypass[2] & (RAM_BLOCK_rtl_1_bypass[4] $ (!RAM_BLOCK_rtl_1_bypass[3])))) # (!RAM_BLOCK_rtl_1_bypass[1] & (!RAM_BLOCK_rtl_1_bypass[2] & (RAM_BLOCK_rtl_1_bypass[4] $ 
// (!RAM_BLOCK_rtl_1_bypass[3]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[1]),
	.datab(RAM_BLOCK_rtl_1_bypass[4]),
	.datac(RAM_BLOCK_rtl_1_bypass[2]),
	.datad(RAM_BLOCK_rtl_1_bypass[3]),
	.cin(gnd),
	.combout(\RAM_BLOCK~74_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~74 .lut_mask = 16'h8421;
defparam \RAM_BLOCK~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N21
dffeas \RAM_BLOCK_rtl_1_bypass[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_REGISTER[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N0
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[8]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[8]~feeder_combout  = \I_READ_REGISTER_2[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_READ_REGISTER_2[3]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \RAM_BLOCK_rtl_1_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N1
dffeas \RAM_BLOCK_rtl_1_bypass[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N19
dffeas \RAM_BLOCK_rtl_1_bypass[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_READ_REGISTER_2[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y69_N25
dffeas \RAM_BLOCK_rtl_1_bypass[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_REGISTER[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N18
cycloneive_lcell_comb \RAM_BLOCK~75 (
// Equation(s):
// \RAM_BLOCK~75_combout  = (RAM_BLOCK_rtl_1_bypass[7] & (RAM_BLOCK_rtl_1_bypass[8] & (RAM_BLOCK_rtl_1_bypass[6] $ (!RAM_BLOCK_rtl_1_bypass[5])))) # (!RAM_BLOCK_rtl_1_bypass[7] & (!RAM_BLOCK_rtl_1_bypass[8] & (RAM_BLOCK_rtl_1_bypass[6] $ 
// (!RAM_BLOCK_rtl_1_bypass[5]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[7]),
	.datab(RAM_BLOCK_rtl_1_bypass[8]),
	.datac(RAM_BLOCK_rtl_1_bypass[6]),
	.datad(RAM_BLOCK_rtl_1_bypass[5]),
	.cin(gnd),
	.combout(\RAM_BLOCK~75_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~75 .lut_mask = 16'h9009;
defparam \RAM_BLOCK~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N23
dffeas \RAM_BLOCK_rtl_1_bypass[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_REGISTER[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N25
dffeas \RAM_BLOCK_rtl_1_bypass[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_READ_REGISTER_2[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\I_CONTROL_WRITE~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N13
dffeas \RAM_BLOCK_rtl_1_bypass[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_CONTROL_WRITE~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N24
cycloneive_lcell_comb \RAM_BLOCK~76 (
// Equation(s):
// \RAM_BLOCK~76_combout  = (RAM_BLOCK_rtl_1_bypass[0] & (RAM_BLOCK_rtl_1_bypass[9] $ (!RAM_BLOCK_rtl_1_bypass[10])))

	.dataa(RAM_BLOCK_rtl_1_bypass[9]),
	.datab(gnd),
	.datac(RAM_BLOCK_rtl_1_bypass[10]),
	.datad(RAM_BLOCK_rtl_1_bypass[0]),
	.cin(gnd),
	.combout(\RAM_BLOCK~76_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~76 .lut_mask = 16'hA500;
defparam \RAM_BLOCK~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N26
cycloneive_lcell_comb \RAM_BLOCK~77 (
// Equation(s):
// \RAM_BLOCK~77_combout  = (\RAM_BLOCK~74_combout  & (\RAM_BLOCK~75_combout  & \RAM_BLOCK~76_combout ))

	.dataa(\RAM_BLOCK~74_combout ),
	.datab(\RAM_BLOCK~75_combout ),
	.datac(gnd),
	.datad(\RAM_BLOCK~76_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~77_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~77 .lut_mask = 16'h8800;
defparam \RAM_BLOCK~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N8
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[12]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N9
dffeas \RAM_BLOCK_rtl_1_bypass[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N18
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[11]~0 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[11]~0_combout  = !\I_WRITE_DATA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[0]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[11]~0 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_1_bypass[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N19
dffeas \RAM_BLOCK_rtl_1_bypass[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[11]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N12
cycloneive_lcell_comb \RAM_BLOCK~78 (
// Equation(s):
// \RAM_BLOCK~78_combout  = (\RAM_BLOCK~77_combout  & (((!RAM_BLOCK_rtl_1_bypass[11])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[12] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (!RAM_BLOCK_rtl_1_bypass[12] & 
// ((!RAM_BLOCK_rtl_1_bypass[11])))))

	.dataa(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[12]),
	.datad(RAM_BLOCK_rtl_1_bypass[11]),
	.cin(gnd),
	.combout(\RAM_BLOCK~78_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~78 .lut_mask = 16'h20EF;
defparam \RAM_BLOCK~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[14]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N31
dffeas \RAM_BLOCK_rtl_1_bypass[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N16
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[13]~1 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[13]~1_combout  = !\I_WRITE_DATA[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[1]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[13]~1 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_1_bypass[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N17
dffeas \RAM_BLOCK_rtl_1_bypass[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N26
cycloneive_lcell_comb \RAM_BLOCK~79 (
// Equation(s):
// \RAM_BLOCK~79_combout  = (RAM_BLOCK_rtl_1_bypass[14] & ((\RAM_BLOCK~77_combout  & ((!RAM_BLOCK_rtl_1_bypass[13]))) # (!\RAM_BLOCK~77_combout  & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a1 )))) # (!RAM_BLOCK_rtl_1_bypass[14] & 
// (((!RAM_BLOCK_rtl_1_bypass[13]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[14]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a1 ),
	.datad(RAM_BLOCK_rtl_1_bypass[13]),
	.cin(gnd),
	.combout(\RAM_BLOCK~79_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~79 .lut_mask = 16'h20FD;
defparam \RAM_BLOCK~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[16]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N11
dffeas \RAM_BLOCK_rtl_1_bypass[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y69_N17
dffeas \RAM_BLOCK_rtl_1_bypass[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N16
cycloneive_lcell_comb \RAM_BLOCK~80 (
// Equation(s):
// \RAM_BLOCK~80_combout  = (RAM_BLOCK_rtl_1_bypass[16] & ((\RAM_BLOCK~77_combout  & (RAM_BLOCK_rtl_1_bypass[15])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a2 ))))) # (!RAM_BLOCK_rtl_1_bypass[16] & 
// (((RAM_BLOCK_rtl_1_bypass[15]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[16]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[15]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~80_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~80 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N12
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[18]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N13
dffeas \RAM_BLOCK_rtl_1_bypass[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[17]~2 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[17]~2_combout  = !\I_WRITE_DATA[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[17]~2 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_1_bypass[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N31
dffeas \RAM_BLOCK_rtl_1_bypass[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[17]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N24
cycloneive_lcell_comb \RAM_BLOCK~81 (
// Equation(s):
// \RAM_BLOCK~81_combout  = (RAM_BLOCK_rtl_1_bypass[18] & ((\RAM_BLOCK~77_combout  & (!RAM_BLOCK_rtl_1_bypass[17])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a3 ))))) # (!RAM_BLOCK_rtl_1_bypass[18] & 
// (((!RAM_BLOCK_rtl_1_bypass[17]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[18]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[17]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~81_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~81 .lut_mask = 16'h2F0D;
defparam \RAM_BLOCK~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N26
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[20]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N27
dffeas \RAM_BLOCK_rtl_1_bypass[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y69_N9
dffeas \RAM_BLOCK_rtl_1_bypass[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N8
cycloneive_lcell_comb \RAM_BLOCK~82 (
// Equation(s):
// \RAM_BLOCK~82_combout  = (RAM_BLOCK_rtl_1_bypass[20] & ((\RAM_BLOCK~77_combout  & (RAM_BLOCK_rtl_1_bypass[19])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a4 ))))) # (!RAM_BLOCK_rtl_1_bypass[20] & 
// (((RAM_BLOCK_rtl_1_bypass[19]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[20]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[19]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~82_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~82 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N14
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[22]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N15
dffeas \RAM_BLOCK_rtl_1_bypass[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N8
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[21]~3 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[21]~3_combout  = !\I_WRITE_DATA[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[5]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[21]~3 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_1_bypass[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N9
dffeas \RAM_BLOCK_rtl_1_bypass[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[21]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N2
cycloneive_lcell_comb \RAM_BLOCK~83 (
// Equation(s):
// \RAM_BLOCK~83_combout  = (RAM_BLOCK_rtl_1_bypass[22] & ((\RAM_BLOCK~77_combout  & ((!RAM_BLOCK_rtl_1_bypass[21]))) # (!\RAM_BLOCK~77_combout  & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a5 )))) # (!RAM_BLOCK_rtl_1_bypass[22] & 
// (((!RAM_BLOCK_rtl_1_bypass[21]))))

	.dataa(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a5 ),
	.datab(RAM_BLOCK_rtl_1_bypass[22]),
	.datac(RAM_BLOCK_rtl_1_bypass[21]),
	.datad(\RAM_BLOCK~77_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~83_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~83 .lut_mask = 16'h0F8B;
defparam \RAM_BLOCK~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N18
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[24]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N19
dffeas \RAM_BLOCK_rtl_1_bypass[24] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y69_N9
dffeas \RAM_BLOCK_rtl_1_bypass[23] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N8
cycloneive_lcell_comb \RAM_BLOCK~84 (
// Equation(s):
// \RAM_BLOCK~84_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[23])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[24] & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a6 ))) # (!RAM_BLOCK_rtl_1_bypass[24] & 
// (RAM_BLOCK_rtl_1_bypass[23]))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(RAM_BLOCK_rtl_1_bypass[24]),
	.datac(RAM_BLOCK_rtl_1_bypass[23]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~84_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~84 .lut_mask = 16'hF4B0;
defparam \RAM_BLOCK~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[25]~4 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[25]~4_combout  = !\I_WRITE_DATA[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[25]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[25]~4 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_1_bypass[25]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N31
dffeas \RAM_BLOCK_rtl_1_bypass[25] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[25]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N4
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[26]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N5
dffeas \RAM_BLOCK_rtl_1_bypass[26] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N24
cycloneive_lcell_comb \RAM_BLOCK~85 (
// Equation(s):
// \RAM_BLOCK~85_combout  = (RAM_BLOCK_rtl_1_bypass[26] & ((\RAM_BLOCK~77_combout  & (!RAM_BLOCK_rtl_1_bypass[25])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a7 ))))) # (!RAM_BLOCK_rtl_1_bypass[26] & 
// (!RAM_BLOCK_rtl_1_bypass[25]))

	.dataa(RAM_BLOCK_rtl_1_bypass[25]),
	.datab(RAM_BLOCK_rtl_1_bypass[26]),
	.datac(\RAM_BLOCK~77_combout ),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~85_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~85 .lut_mask = 16'h5D51;
defparam \RAM_BLOCK~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[28]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N7
dffeas \RAM_BLOCK_rtl_1_bypass[28] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N0
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[27]~5 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[27]~5_combout  = !\I_WRITE_DATA[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[27]~5 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_1_bypass[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N1
dffeas \RAM_BLOCK_rtl_1_bypass[27] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[27]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N18
cycloneive_lcell_comb \RAM_BLOCK~86 (
// Equation(s):
// \RAM_BLOCK~86_combout  = (RAM_BLOCK_rtl_1_bypass[28] & ((\RAM_BLOCK~77_combout  & ((!RAM_BLOCK_rtl_1_bypass[27]))) # (!\RAM_BLOCK~77_combout  & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a8 )))) # (!RAM_BLOCK_rtl_1_bypass[28] & 
// (((!RAM_BLOCK_rtl_1_bypass[27]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[28]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a8 ),
	.datad(RAM_BLOCK_rtl_1_bypass[27]),
	.cin(gnd),
	.combout(\RAM_BLOCK~86_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~86 .lut_mask = 16'h20FD;
defparam \RAM_BLOCK~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N1
dffeas \RAM_BLOCK_rtl_1_bypass[29] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N2
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[30]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N3
dffeas \RAM_BLOCK_rtl_1_bypass[30] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N0
cycloneive_lcell_comb \RAM_BLOCK~87 (
// Equation(s):
// \RAM_BLOCK~87_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[29])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[30] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a9 )) # (!RAM_BLOCK_rtl_1_bypass[30] & 
// ((RAM_BLOCK_rtl_1_bypass[29])))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a9 ),
	.datac(RAM_BLOCK_rtl_1_bypass[29]),
	.datad(RAM_BLOCK_rtl_1_bypass[30]),
	.cin(gnd),
	.combout(\RAM_BLOCK~87_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~87 .lut_mask = 16'hE4F0;
defparam \RAM_BLOCK~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N14
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[32]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N15
dffeas \RAM_BLOCK_rtl_1_bypass[32] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N5
dffeas \RAM_BLOCK_rtl_1_bypass[31] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N4
cycloneive_lcell_comb \RAM_BLOCK~88 (
// Equation(s):
// \RAM_BLOCK~88_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[31])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[32] & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a10 ))) # (!RAM_BLOCK_rtl_1_bypass[32] & 
// (RAM_BLOCK_rtl_1_bypass[31]))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(RAM_BLOCK_rtl_1_bypass[32]),
	.datac(RAM_BLOCK_rtl_1_bypass[31]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~88_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~88 .lut_mask = 16'hF4B0;
defparam \RAM_BLOCK~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N9
dffeas \RAM_BLOCK_rtl_1_bypass[33] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N2
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[34]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N3
dffeas \RAM_BLOCK_rtl_1_bypass[34] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N8
cycloneive_lcell_comb \RAM_BLOCK~89 (
// Equation(s):
// \RAM_BLOCK~89_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[33])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[34] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a11 )) # (!RAM_BLOCK_rtl_1_bypass[34] & 
// ((RAM_BLOCK_rtl_1_bypass[33])))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a11 ),
	.datac(RAM_BLOCK_rtl_1_bypass[33]),
	.datad(RAM_BLOCK_rtl_1_bypass[34]),
	.cin(gnd),
	.combout(\RAM_BLOCK~89_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~89 .lut_mask = 16'hE4F0;
defparam \RAM_BLOCK~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N13
dffeas \RAM_BLOCK_rtl_1_bypass[35] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[36]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N7
dffeas \RAM_BLOCK_rtl_1_bypass[36] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N12
cycloneive_lcell_comb \RAM_BLOCK~90 (
// Equation(s):
// \RAM_BLOCK~90_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[35])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[36] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a12 )) # (!RAM_BLOCK_rtl_1_bypass[36] & 
// ((RAM_BLOCK_rtl_1_bypass[35])))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a12 ),
	.datac(RAM_BLOCK_rtl_1_bypass[35]),
	.datad(RAM_BLOCK_rtl_1_bypass[36]),
	.cin(gnd),
	.combout(\RAM_BLOCK~90_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~90 .lut_mask = 16'hE4F0;
defparam \RAM_BLOCK~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[38]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N31
dffeas \RAM_BLOCK_rtl_1_bypass[38] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y69_N21
dffeas \RAM_BLOCK_rtl_1_bypass[37] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N20
cycloneive_lcell_comb \RAM_BLOCK~91 (
// Equation(s):
// \RAM_BLOCK~91_combout  = (RAM_BLOCK_rtl_1_bypass[38] & ((\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[37]))) # (!\RAM_BLOCK~77_combout  & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a13 )))) # (!RAM_BLOCK_rtl_1_bypass[38] & 
// (((RAM_BLOCK_rtl_1_bypass[37]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[38]),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a13 ),
	.datac(RAM_BLOCK_rtl_1_bypass[37]),
	.datad(\RAM_BLOCK~77_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~91_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~91 .lut_mask = 16'hF0D8;
defparam \RAM_BLOCK~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[40]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N31
dffeas \RAM_BLOCK_rtl_1_bypass[40] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y70_N29
dffeas \RAM_BLOCK_rtl_1_bypass[39] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N28
cycloneive_lcell_comb \RAM_BLOCK~92 (
// Equation(s):
// \RAM_BLOCK~92_combout  = (RAM_BLOCK_rtl_1_bypass[40] & ((\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[39]))) # (!\RAM_BLOCK~77_combout  & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a14 )))) # (!RAM_BLOCK_rtl_1_bypass[40] & 
// (((RAM_BLOCK_rtl_1_bypass[39]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[40]),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a14 ),
	.datac(RAM_BLOCK_rtl_1_bypass[39]),
	.datad(\RAM_BLOCK~77_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~92_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~92 .lut_mask = 16'hF0D8;
defparam \RAM_BLOCK~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N9
dffeas \RAM_BLOCK_rtl_1_bypass[41] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[42]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N11
dffeas \RAM_BLOCK_rtl_1_bypass[42] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N8
cycloneive_lcell_comb \RAM_BLOCK~93 (
// Equation(s):
// \RAM_BLOCK~93_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[41])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[42] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a15 )) # (!RAM_BLOCK_rtl_1_bypass[42] & 
// ((RAM_BLOCK_rtl_1_bypass[41])))))

	.dataa(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a15 ),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[41]),
	.datad(RAM_BLOCK_rtl_1_bypass[42]),
	.cin(gnd),
	.combout(\RAM_BLOCK~93_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~93 .lut_mask = 16'hE2F0;
defparam \RAM_BLOCK~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N24
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[43]~6 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[43]~6_combout  = !\I_WRITE_DATA[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[43]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[43]~6 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_1_bypass[43]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y70_N25
dffeas \RAM_BLOCK_rtl_1_bypass[43] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[43]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[44]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y70_N7
dffeas \RAM_BLOCK_rtl_1_bypass[44] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y70_N2
cycloneive_lcell_comb \RAM_BLOCK~94 (
// Equation(s):
// \RAM_BLOCK~94_combout  = (\RAM_BLOCK~77_combout  & (!RAM_BLOCK_rtl_1_bypass[43])) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[44] & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a16 ))) # (!RAM_BLOCK_rtl_1_bypass[44] & 
// (!RAM_BLOCK_rtl_1_bypass[43]))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(RAM_BLOCK_rtl_1_bypass[43]),
	.datac(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a16 ),
	.datad(RAM_BLOCK_rtl_1_bypass[44]),
	.cin(gnd),
	.combout(\RAM_BLOCK~94_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~94 .lut_mask = 16'h7233;
defparam \RAM_BLOCK~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N22
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[45]~7 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[45]~7_combout  = !\I_WRITE_DATA[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[17]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[45]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[45]~7 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_1_bypass[45]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N23
dffeas \RAM_BLOCK_rtl_1_bypass[45] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[45]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N28
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[46]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N29
dffeas \RAM_BLOCK_rtl_1_bypass[46] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N0
cycloneive_lcell_comb \RAM_BLOCK~95 (
// Equation(s):
// \RAM_BLOCK~95_combout  = (\RAM_BLOCK~77_combout  & (!RAM_BLOCK_rtl_1_bypass[45])) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[46] & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a17 ))) # (!RAM_BLOCK_rtl_1_bypass[46] & 
// (!RAM_BLOCK_rtl_1_bypass[45]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[45]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a17 ),
	.datad(RAM_BLOCK_rtl_1_bypass[46]),
	.cin(gnd),
	.combout(\RAM_BLOCK~95_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~95 .lut_mask = 16'h7455;
defparam \RAM_BLOCK~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N17
dffeas \RAM_BLOCK_rtl_1_bypass[47] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N18
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[48]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N19
dffeas \RAM_BLOCK_rtl_1_bypass[48] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N16
cycloneive_lcell_comb \RAM_BLOCK~96 (
// Equation(s):
// \RAM_BLOCK~96_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[47])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[48] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a18 )) # (!RAM_BLOCK_rtl_1_bypass[48] & 
// ((RAM_BLOCK_rtl_1_bypass[47])))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a18 ),
	.datac(RAM_BLOCK_rtl_1_bypass[47]),
	.datad(RAM_BLOCK_rtl_1_bypass[48]),
	.cin(gnd),
	.combout(\RAM_BLOCK~96_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~96 .lut_mask = 16'hE4F0;
defparam \RAM_BLOCK~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N4
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[49]~8 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[49]~8_combout  = !\I_WRITE_DATA[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[19]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[49]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[49]~8 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_1_bypass[49]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N5
dffeas \RAM_BLOCK_rtl_1_bypass[49] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[49]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N2
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[50]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N3
dffeas \RAM_BLOCK_rtl_1_bypass[50] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N14
cycloneive_lcell_comb \RAM_BLOCK~97 (
// Equation(s):
// \RAM_BLOCK~97_combout  = (\RAM_BLOCK~77_combout  & (((!RAM_BLOCK_rtl_1_bypass[49])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[50] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a19 )) # (!RAM_BLOCK_rtl_1_bypass[50] & 
// ((!RAM_BLOCK_rtl_1_bypass[49])))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a19 ),
	.datac(RAM_BLOCK_rtl_1_bypass[49]),
	.datad(RAM_BLOCK_rtl_1_bypass[50]),
	.cin(gnd),
	.combout(\RAM_BLOCK~97_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~97 .lut_mask = 16'h4E0F;
defparam \RAM_BLOCK~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N26
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[52]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N27
dffeas \RAM_BLOCK_rtl_1_bypass[52] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N25
dffeas \RAM_BLOCK_rtl_1_bypass[51] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N24
cycloneive_lcell_comb \RAM_BLOCK~98 (
// Equation(s):
// \RAM_BLOCK~98_combout  = (RAM_BLOCK_rtl_1_bypass[52] & ((\RAM_BLOCK~77_combout  & (RAM_BLOCK_rtl_1_bypass[51])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a20 ))))) # (!RAM_BLOCK_rtl_1_bypass[52] & 
// (((RAM_BLOCK_rtl_1_bypass[51]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[52]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[51]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~98_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~98 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N0
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[53]~9 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[53]~9_combout  = !\I_WRITE_DATA[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[21]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[53]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[53]~9 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_1_bypass[53]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N1
dffeas \RAM_BLOCK_rtl_1_bypass[53] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[53]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N6
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[54]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N7
dffeas \RAM_BLOCK_rtl_1_bypass[54] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N26
cycloneive_lcell_comb \RAM_BLOCK~99 (
// Equation(s):
// \RAM_BLOCK~99_combout  = (\RAM_BLOCK~77_combout  & (!RAM_BLOCK_rtl_1_bypass[53])) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[54] & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a21 ))) # (!RAM_BLOCK_rtl_1_bypass[54] & 
// (!RAM_BLOCK_rtl_1_bypass[53]))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(RAM_BLOCK_rtl_1_bypass[53]),
	.datac(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a21 ),
	.datad(RAM_BLOCK_rtl_1_bypass[54]),
	.cin(gnd),
	.combout(\RAM_BLOCK~99_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~99 .lut_mask = 16'h7233;
defparam \RAM_BLOCK~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N22
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[56]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N23
dffeas \RAM_BLOCK_rtl_1_bypass[56] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y70_N29
dffeas \RAM_BLOCK_rtl_1_bypass[55] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N28
cycloneive_lcell_comb \RAM_BLOCK~100 (
// Equation(s):
// \RAM_BLOCK~100_combout  = (RAM_BLOCK_rtl_1_bypass[56] & ((\RAM_BLOCK~77_combout  & (RAM_BLOCK_rtl_1_bypass[55])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a22 ))))) # (!RAM_BLOCK_rtl_1_bypass[56] & 
// (((RAM_BLOCK_rtl_1_bypass[55]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[56]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[55]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~100_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~100 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N2
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[58]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N3
dffeas \RAM_BLOCK_rtl_1_bypass[58] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N4
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[57]~10 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[57]~10_combout  = !\I_WRITE_DATA[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_WRITE_DATA[23]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[57]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[57]~10 .lut_mask = 16'h0F0F;
defparam \RAM_BLOCK_rtl_1_bypass[57]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N5
dffeas \RAM_BLOCK_rtl_1_bypass[57] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[57]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N22
cycloneive_lcell_comb \RAM_BLOCK~101 (
// Equation(s):
// \RAM_BLOCK~101_combout  = (RAM_BLOCK_rtl_1_bypass[58] & ((\RAM_BLOCK~77_combout  & ((!RAM_BLOCK_rtl_1_bypass[57]))) # (!\RAM_BLOCK~77_combout  & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a23 )))) # (!RAM_BLOCK_rtl_1_bypass[58] & 
// (((!RAM_BLOCK_rtl_1_bypass[57]))))

	.dataa(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a23 ),
	.datab(RAM_BLOCK_rtl_1_bypass[58]),
	.datac(RAM_BLOCK_rtl_1_bypass[57]),
	.datad(\RAM_BLOCK~77_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~101_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~101 .lut_mask = 16'h0F8B;
defparam \RAM_BLOCK~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N28
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[59]~11 (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[59]~11_combout  = !\I_WRITE_DATA[24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_WRITE_DATA[24]~input_o ),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[59]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[59]~11 .lut_mask = 16'h00FF;
defparam \RAM_BLOCK_rtl_1_bypass[59]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N29
dffeas \RAM_BLOCK_rtl_1_bypass[59] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[59]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[60]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N11
dffeas \RAM_BLOCK_rtl_1_bypass[60] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N6
cycloneive_lcell_comb \RAM_BLOCK~102 (
// Equation(s):
// \RAM_BLOCK~102_combout  = (\RAM_BLOCK~77_combout  & (!RAM_BLOCK_rtl_1_bypass[59])) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[60] & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a24 ))) # (!RAM_BLOCK_rtl_1_bypass[60] & 
// (!RAM_BLOCK_rtl_1_bypass[59]))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(RAM_BLOCK_rtl_1_bypass[59]),
	.datac(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a24 ),
	.datad(RAM_BLOCK_rtl_1_bypass[60]),
	.cin(gnd),
	.combout(\RAM_BLOCK~102_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~102 .lut_mask = 16'h7233;
defparam \RAM_BLOCK~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[62]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N31
dffeas \RAM_BLOCK_rtl_1_bypass[62] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y70_N5
dffeas \RAM_BLOCK_rtl_1_bypass[61] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N4
cycloneive_lcell_comb \RAM_BLOCK~103 (
// Equation(s):
// \RAM_BLOCK~103_combout  = (RAM_BLOCK_rtl_1_bypass[62] & ((\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[61]))) # (!\RAM_BLOCK~77_combout  & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a25 )))) # (!RAM_BLOCK_rtl_1_bypass[62] & 
// (((RAM_BLOCK_rtl_1_bypass[61]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[62]),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a25 ),
	.datac(RAM_BLOCK_rtl_1_bypass[61]),
	.datad(\RAM_BLOCK~77_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~103_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~103 .lut_mask = 16'hF0D8;
defparam \RAM_BLOCK~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N25
dffeas \RAM_BLOCK_rtl_1_bypass[63] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[64]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N11
dffeas \RAM_BLOCK_rtl_1_bypass[64] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N24
cycloneive_lcell_comb \RAM_BLOCK~104 (
// Equation(s):
// \RAM_BLOCK~104_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[63])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[64] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a26 )) # (!RAM_BLOCK_rtl_1_bypass[64] & 
// ((RAM_BLOCK_rtl_1_bypass[63])))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a26 ),
	.datac(RAM_BLOCK_rtl_1_bypass[63]),
	.datad(RAM_BLOCK_rtl_1_bypass[64]),
	.cin(gnd),
	.combout(\RAM_BLOCK~104_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~104 .lut_mask = 16'hE4F0;
defparam \RAM_BLOCK~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N22
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[66]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N23
dffeas \RAM_BLOCK_rtl_1_bypass[66] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N29
dffeas \RAM_BLOCK_rtl_1_bypass[65] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N28
cycloneive_lcell_comb \RAM_BLOCK~105 (
// Equation(s):
// \RAM_BLOCK~105_combout  = (RAM_BLOCK_rtl_1_bypass[66] & ((\RAM_BLOCK~77_combout  & (RAM_BLOCK_rtl_1_bypass[65])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a27 ))))) # (!RAM_BLOCK_rtl_1_bypass[66] & 
// (((RAM_BLOCK_rtl_1_bypass[65]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[66]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[65]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~105_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~105 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N10
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[68]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N11
dffeas \RAM_BLOCK_rtl_1_bypass[68] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N17
dffeas \RAM_BLOCK_rtl_1_bypass[67] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N16
cycloneive_lcell_comb \RAM_BLOCK~106 (
// Equation(s):
// \RAM_BLOCK~106_combout  = (RAM_BLOCK_rtl_1_bypass[68] & ((\RAM_BLOCK~77_combout  & (RAM_BLOCK_rtl_1_bypass[67])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a28 ))))) # (!RAM_BLOCK_rtl_1_bypass[68] & 
// (((RAM_BLOCK_rtl_1_bypass[67]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[68]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[67]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~106_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~106 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[70]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N31
dffeas \RAM_BLOCK_rtl_1_bypass[70] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N21
dffeas \RAM_BLOCK_rtl_1_bypass[69] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N20
cycloneive_lcell_comb \RAM_BLOCK~107 (
// Equation(s):
// \RAM_BLOCK~107_combout  = (RAM_BLOCK_rtl_1_bypass[70] & ((\RAM_BLOCK~77_combout  & (RAM_BLOCK_rtl_1_bypass[69])) # (!\RAM_BLOCK~77_combout  & ((\RAM_BLOCK_rtl_1|auto_generated|ram_block1a29 ))))) # (!RAM_BLOCK_rtl_1_bypass[70] & 
// (((RAM_BLOCK_rtl_1_bypass[69]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[70]),
	.datab(\RAM_BLOCK~77_combout ),
	.datac(RAM_BLOCK_rtl_1_bypass[69]),
	.datad(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\RAM_BLOCK~107_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~107 .lut_mask = 16'hF2D0;
defparam \RAM_BLOCK~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N9
dffeas \RAM_BLOCK_rtl_1_bypass[71] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N18
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[72]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N19
dffeas \RAM_BLOCK_rtl_1_bypass[72] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N8
cycloneive_lcell_comb \RAM_BLOCK~108 (
// Equation(s):
// \RAM_BLOCK~108_combout  = (\RAM_BLOCK~77_combout  & (((RAM_BLOCK_rtl_1_bypass[71])))) # (!\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[72] & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a30 )) # (!RAM_BLOCK_rtl_1_bypass[72] & 
// ((RAM_BLOCK_rtl_1_bypass[71])))))

	.dataa(\RAM_BLOCK~77_combout ),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a30 ),
	.datac(RAM_BLOCK_rtl_1_bypass[71]),
	.datad(RAM_BLOCK_rtl_1_bypass[72]),
	.cin(gnd),
	.combout(\RAM_BLOCK~108_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~108 .lut_mask = 16'hE4F0;
defparam \RAM_BLOCK~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N30
cycloneive_lcell_comb \RAM_BLOCK_rtl_1_bypass[74]~feeder (
// Equation(s):
// \RAM_BLOCK_rtl_1_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_BLOCK_rtl_1_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \RAM_BLOCK_rtl_1_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N31
dffeas \RAM_BLOCK_rtl_1_bypass[74] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\RAM_BLOCK_rtl_1_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[74] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N29
dffeas \RAM_BLOCK_rtl_1_bypass[73] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\I_WRITE_DATA[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RAM_BLOCK_rtl_1_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_BLOCK_rtl_1_bypass[73] .is_wysiwyg = "true";
defparam \RAM_BLOCK_rtl_1_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N28
cycloneive_lcell_comb \RAM_BLOCK~109 (
// Equation(s):
// \RAM_BLOCK~109_combout  = (RAM_BLOCK_rtl_1_bypass[74] & ((\RAM_BLOCK~77_combout  & ((RAM_BLOCK_rtl_1_bypass[73]))) # (!\RAM_BLOCK~77_combout  & (\RAM_BLOCK_rtl_1|auto_generated|ram_block1a31 )))) # (!RAM_BLOCK_rtl_1_bypass[74] & 
// (((RAM_BLOCK_rtl_1_bypass[73]))))

	.dataa(RAM_BLOCK_rtl_1_bypass[74]),
	.datab(\RAM_BLOCK_rtl_1|auto_generated|ram_block1a31 ),
	.datac(RAM_BLOCK_rtl_1_bypass[73]),
	.datad(\RAM_BLOCK~77_combout ),
	.cin(gnd),
	.combout(\RAM_BLOCK~109_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_BLOCK~109 .lut_mask = 16'hF0D8;
defparam \RAM_BLOCK~109 .sum_lutc_input = "datac";
// synopsys translate_on

assign O_READ_DATA_1[0] = \O_READ_DATA_1[0]~output_o ;

assign O_READ_DATA_1[1] = \O_READ_DATA_1[1]~output_o ;

assign O_READ_DATA_1[2] = \O_READ_DATA_1[2]~output_o ;

assign O_READ_DATA_1[3] = \O_READ_DATA_1[3]~output_o ;

assign O_READ_DATA_1[4] = \O_READ_DATA_1[4]~output_o ;

assign O_READ_DATA_1[5] = \O_READ_DATA_1[5]~output_o ;

assign O_READ_DATA_1[6] = \O_READ_DATA_1[6]~output_o ;

assign O_READ_DATA_1[7] = \O_READ_DATA_1[7]~output_o ;

assign O_READ_DATA_1[8] = \O_READ_DATA_1[8]~output_o ;

assign O_READ_DATA_1[9] = \O_READ_DATA_1[9]~output_o ;

assign O_READ_DATA_1[10] = \O_READ_DATA_1[10]~output_o ;

assign O_READ_DATA_1[11] = \O_READ_DATA_1[11]~output_o ;

assign O_READ_DATA_1[12] = \O_READ_DATA_1[12]~output_o ;

assign O_READ_DATA_1[13] = \O_READ_DATA_1[13]~output_o ;

assign O_READ_DATA_1[14] = \O_READ_DATA_1[14]~output_o ;

assign O_READ_DATA_1[15] = \O_READ_DATA_1[15]~output_o ;

assign O_READ_DATA_1[16] = \O_READ_DATA_1[16]~output_o ;

assign O_READ_DATA_1[17] = \O_READ_DATA_1[17]~output_o ;

assign O_READ_DATA_1[18] = \O_READ_DATA_1[18]~output_o ;

assign O_READ_DATA_1[19] = \O_READ_DATA_1[19]~output_o ;

assign O_READ_DATA_1[20] = \O_READ_DATA_1[20]~output_o ;

assign O_READ_DATA_1[21] = \O_READ_DATA_1[21]~output_o ;

assign O_READ_DATA_1[22] = \O_READ_DATA_1[22]~output_o ;

assign O_READ_DATA_1[23] = \O_READ_DATA_1[23]~output_o ;

assign O_READ_DATA_1[24] = \O_READ_DATA_1[24]~output_o ;

assign O_READ_DATA_1[25] = \O_READ_DATA_1[25]~output_o ;

assign O_READ_DATA_1[26] = \O_READ_DATA_1[26]~output_o ;

assign O_READ_DATA_1[27] = \O_READ_DATA_1[27]~output_o ;

assign O_READ_DATA_1[28] = \O_READ_DATA_1[28]~output_o ;

assign O_READ_DATA_1[29] = \O_READ_DATA_1[29]~output_o ;

assign O_READ_DATA_1[30] = \O_READ_DATA_1[30]~output_o ;

assign O_READ_DATA_1[31] = \O_READ_DATA_1[31]~output_o ;

assign O_READ_DATA_2[0] = \O_READ_DATA_2[0]~output_o ;

assign O_READ_DATA_2[1] = \O_READ_DATA_2[1]~output_o ;

assign O_READ_DATA_2[2] = \O_READ_DATA_2[2]~output_o ;

assign O_READ_DATA_2[3] = \O_READ_DATA_2[3]~output_o ;

assign O_READ_DATA_2[4] = \O_READ_DATA_2[4]~output_o ;

assign O_READ_DATA_2[5] = \O_READ_DATA_2[5]~output_o ;

assign O_READ_DATA_2[6] = \O_READ_DATA_2[6]~output_o ;

assign O_READ_DATA_2[7] = \O_READ_DATA_2[7]~output_o ;

assign O_READ_DATA_2[8] = \O_READ_DATA_2[8]~output_o ;

assign O_READ_DATA_2[9] = \O_READ_DATA_2[9]~output_o ;

assign O_READ_DATA_2[10] = \O_READ_DATA_2[10]~output_o ;

assign O_READ_DATA_2[11] = \O_READ_DATA_2[11]~output_o ;

assign O_READ_DATA_2[12] = \O_READ_DATA_2[12]~output_o ;

assign O_READ_DATA_2[13] = \O_READ_DATA_2[13]~output_o ;

assign O_READ_DATA_2[14] = \O_READ_DATA_2[14]~output_o ;

assign O_READ_DATA_2[15] = \O_READ_DATA_2[15]~output_o ;

assign O_READ_DATA_2[16] = \O_READ_DATA_2[16]~output_o ;

assign O_READ_DATA_2[17] = \O_READ_DATA_2[17]~output_o ;

assign O_READ_DATA_2[18] = \O_READ_DATA_2[18]~output_o ;

assign O_READ_DATA_2[19] = \O_READ_DATA_2[19]~output_o ;

assign O_READ_DATA_2[20] = \O_READ_DATA_2[20]~output_o ;

assign O_READ_DATA_2[21] = \O_READ_DATA_2[21]~output_o ;

assign O_READ_DATA_2[22] = \O_READ_DATA_2[22]~output_o ;

assign O_READ_DATA_2[23] = \O_READ_DATA_2[23]~output_o ;

assign O_READ_DATA_2[24] = \O_READ_DATA_2[24]~output_o ;

assign O_READ_DATA_2[25] = \O_READ_DATA_2[25]~output_o ;

assign O_READ_DATA_2[26] = \O_READ_DATA_2[26]~output_o ;

assign O_READ_DATA_2[27] = \O_READ_DATA_2[27]~output_o ;

assign O_READ_DATA_2[28] = \O_READ_DATA_2[28]~output_o ;

assign O_READ_DATA_2[29] = \O_READ_DATA_2[29]~output_o ;

assign O_READ_DATA_2[30] = \O_READ_DATA_2[30]~output_o ;

assign O_READ_DATA_2[31] = \O_READ_DATA_2[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
