---
- register:
    name: CR
    displayName: CR
    addressOffset: 0
    size: 32
    resetValue: 768
    fields:
      - name: HSION
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: HSION
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: HSIRDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: HSIRDYR
            usage: read
            values:
              - name: NotReady
                value: 0
              - name: Ready
                value: 1
      - name: MSION
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: MSIRDY
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: HSIRDYR
            values: []
      - name: HSEON
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: HSERDY
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: HSIRDYR
            values: []
      - name: HSEBYP
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: HSEBYP
            usage: read-write
            values:
              - name: NotBypassed
                value: 0
              - name: Bypassed
                value: 1
      - name: PLLON
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: PLLRDY
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: PLLRDYR
            usage: read
            values:
              - name: Unlocked
                value: 0
              - name: Locked
                value: 1
      - name: CSSON
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: RTCPRE
        bitOffset: 29
        bitWidth: 2
        enumeratedValues:
          - name: RTCPRE
            usage: read-write
            values:
              - name: Div2
                value: 0
              - name: Div4
                value: 1
              - name: Div8
                value: 2
              - name: Div16
                value: 3
- register:
    name: ICSCR
    displayName: ICSCR
    addressOffset: 4
    size: 32
    resetValue: 45056
    fields:
      - name: HSICAL
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: HSITRIM
        bitOffset: 8
        bitWidth: 5
        access: read-write
      - name: MSIRANGE
        bitOffset: 13
        bitWidth: 3
        access: read-write
      - name: MSICAL
        bitOffset: 16
        bitWidth: 8
        access: read-only
      - name: MSITRIM
        bitOffset: 24
        bitWidth: 8
        access: read-write
- register:
    name: CFGR
    displayName: CFGR
    addressOffset: 8
    size: 32
    resetValue: 0
    fields:
      - name: SW
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: SW
            usage: read-write
            values:
              - name: HSI
                value: 0
              - name: MSI
                value: 1
              - name: HSE
                value: 2
              - name: PLL
                value: 3
      - name: SWS
        bitOffset: 2
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: SWSR
            usage: read
            values:
              - name: HSI
                value: 0
              - name: MSI
                value: 1
              - name: HSE
                value: 2
              - name: PLL
                value: 3
      - name: HPRE
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: HPRE
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 8
              - name: Div4
                value: 9
              - name: Div8
                value: 10
              - name: Div16
                value: 11
              - name: Div64
                value: 12
              - name: Div128
                value: 13
              - name: Div256
                value: 14
              - name: Div512
                value: 15
      - name: PPRE1
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: PPRE1
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 4
              - name: Div4
                value: 5
              - name: Div8
                value: 6
              - name: Div16
                value: 7
      - name: PPRE2
        bitOffset: 11
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - derived_from: PPRE1
            values: []
      - name: PLLSRC
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: PLLSRC
            usage: read-write
            values:
              - name: HSI
                value: 0
              - name: HSE
                value: 1
      - name: PLLMUL
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: PLLMUL
            usage: read-write
            values:
              - name: Mul3
                value: 0
              - name: Mul4
                value: 1
              - name: Mul6
                value: 2
              - name: Mul8
                value: 3
              - name: Mul12
                value: 4
              - name: Mul16
                value: 5
              - name: Mul24
                value: 6
              - name: Mul32
                value: 7
              - name: Mul48
                value: 8
      - name: PLLDIV
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: PLLDIV
            usage: read-write
            values:
              - name: Div2
                value: 1
              - name: Div3
                value: 2
              - name: Div4
                value: 3
      - name: MCOSEL
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MCOSEL
            usage: read-write
            values:
              - name: NoClock
                value: 0
              - name: SYSCLK
                value: 1
              - name: HSI
                value: 2
              - name: MSI
                value: 3
              - name: HSE
                value: 4
              - name: PLL
                value: 5
              - name: LSI
                value: 6
              - name: LSE
                value: 7
      - name: MCOPRE
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MCOPRE
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 1
              - name: Div4
                value: 2
              - name: Div8
                value: 3
              - name: Div16
                value: 4
- register:
    name: CIR
    displayName: CIR
    addressOffset: 12
    size: 32
    resetValue: 0
    fields:
      - name: LSIRDYF
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: LSIRDYFR
            usage: read
            values:
              - name: NotStable
                value: 0
              - name: Stable
                value: 1
      - name: LSERDYF
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: HSIRDYF
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: HSERDYF
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: PLLRDYF
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: MSIRDYF
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: LSIRDYFR
            values: []
      - name: LSECSSF
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - name: LSECSSFR
            usage: read
            values:
              - name: NoFailure
                value: 0
              - name: Failure
                value: 1
      - name: CSSF
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: CSSFR
            usage: read
            values:
              - name: NotInterupted
                value: 0
              - name: Interupted
                value: 1
      - name: LSIRDYIE
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSIRDYIE
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: LSERDYIE
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: HSIRDYIE
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: HSERDYIE
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: PLLRDYIE
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: MSIRDYIE
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: LSIRDYIE
            values: []
      - name: LSECSSIE
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - name: LSECSSIE
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: LSIRDYC
        bitOffset: 16
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: LSIRDYCW
            usage: write
            values:
              - name: Clear
                value: 1
      - name: LSERDYC
        bitOffset: 17
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: HSIRDYC
        bitOffset: 18
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: HSERDYC
        bitOffset: 19
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: PLLRDYC
        bitOffset: 20
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: MSIRDYC
        bitOffset: 21
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSIRDYCW
            values: []
      - name: LSECSSC
        bitOffset: 22
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: LSECSSCW
            usage: write
            values:
              - name: Clear
                value: 1
      - name: CSSC
        bitOffset: 23
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - derived_from: LSECSSCW
            values: []
- register:
    name: AHBRSTR
    displayName: AHBRSTR
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOARST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOARSTW
            usage: write
            values:
              - name: Reset
                value: 1
      - name: GPIOBRST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: GPIOCRST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: GPIODRST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: GPIOERST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: GPIOHRST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: GPIOFRST
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: GPIOGRST
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: CRCRST
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: FLITFRST
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: DMA1RST
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: DMA2RST
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
      - name: FSMCRST
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARSTW
            values: []
- register:
    name: APB2RSTR
    displayName: APB2RSTR
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGRST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: SYSCFGRSTW
            usage: write
            values:
              - name: Reset
                value: 1
      - name: TIM9RST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRSTW
            values: []
      - name: TM10RST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRSTW
            values: []
      - name: TM11RST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRSTW
            values: []
      - name: ADC1RST
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRSTW
            values: []
      - name: SDIORST
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRSTW
            values: []
      - name: SPI1RST
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRSTW
            values: []
      - name: USART1RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRSTW
            values: []
- register:
    name: APB1RSTR
    displayName: APB1RSTR
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2RSTW
            usage: write
            values:
              - name: Reset
                value: 1
      - name: TIM3RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: TIM4RST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: TIM5RST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: TIM6RST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: TIM7RST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: LCDRST
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: WWDRST
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: SPI2RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: SPI3RST
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: USART2RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: USART3RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: UART4RST
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: UART5RST
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: I2C1RST
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: I2C2RST
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: USBRST
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: PWRRST
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: DACRST
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
      - name: COMPRST
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RSTW
            values: []
- register:
    name: AHBENR
    displayName: AHBENR
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 32768
    fields:
      - name: GPIOPAEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOPAEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: GPIOPBEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: GPIOPCEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: GPIOPDEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: GPIOPEEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: GPIOPHEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: GPIOPFEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: GPIOPGEN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: CRCEN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: FLITFEN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: DMA1EN
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: DMA2EN
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
      - name: FSMCEN
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOPAEN
            values: []
- register:
    name: APB2ENR
    displayName: APB2ENR
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: SYSCFGEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM9EN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: TIM10EN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: TIM11EN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: ADC1EN
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: SDIOEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: SPI1EN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: USART1EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
- register:
    name: APB1ENR
    displayName: APB1ENR
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM3EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM4EN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM5EN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM6EN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM7EN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: LCDEN
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: WWDGEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: SPI2EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: SPI3EN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USART2EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USART3EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USART4EN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USART5EN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: I2C1EN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: I2C2EN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USBEN
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: PWREN
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: DACEN
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: COMPEN
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
- register:
    name: AHBLPENR
    displayName: AHBLPENR
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 16879679
    fields:
      - name: GPIOALPEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOALPEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: GPIOBLPEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOCLPEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIODLPEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOELPEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOHLPEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOFLPEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: GPIOGLPEN
        bitOffset: 7
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: CRCLPEN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: FLITFLPEN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: SRAMLPEN
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: DMA1LPEN
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: DMA2LPEN
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: AESLPEN
        bitOffset: 27
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
      - name: FSMCLPEN
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOALPEN
            values: []
- register:
    name: APB2LPENR
    displayName: APB2LPENR
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGLPEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: SYSCFGLPEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM9LPEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGLPEN
            values: []
      - name: TIM10LPEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGLPEN
            values: []
      - name: TIM11LPEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGLPEN
            values: []
      - name: ADC1LPEN
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGLPEN
            values: []
      - name: SDIOLPEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGLPEN
            values: []
      - name: SPI1LPEN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGLPEN
            values: []
      - name: USART1LPEN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGLPEN
            values: []
- register:
    name: APB1LPENR
    displayName: APB1LPENR
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2LPEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2LPEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM3LPEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM4LPEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM5LPEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM6LPEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: TIM7LPEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: LCDLPEN
        bitOffset: 9
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: WWDGLPEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: SPI2LPEN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: SPI3LPEN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: USART2LPEN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: USART3LPEN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: UART4LPEN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: UART5LPEN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: I2C1LPEN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: I2C2LPEN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: USBLPEN
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: PWRLPEN
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: DACLPEN
        bitOffset: 29
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
      - name: COMPLPEN
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2LPEN
            values: []
- register:
    name: CSR
    displayName: CSR
    addressOffset: 52
    size: 32
    resetValue: 0
    fields:
      - name: LSION
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LSIRDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: LSEON
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: LSERDY
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: LSEBYP
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: LSECSSON
        bitOffset: 11
        bitWidth: 1
      - name: LSECSSD
        bitOffset: 12
        bitWidth: 1
      - name: RTCSEL
        bitOffset: 16
        bitWidth: 2
        access: read-write
      - name: RTCEN
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: RTCRST
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: RTCRSTW
            usage: write
            values:
              - name: Reset
                value: 1
      - name: RMVF
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: RMVFW
            usage: write
            values:
              - name: Clear
                value: 1
      - name: OBLRSTF
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - name: OBLRSTFR
            usage: read
            values:
              - name: NoReset
                value: 0
              - name: Reset
                value: 1
      - name: PINRSTF
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: PORRSTF
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: SFTRSTF
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: IWDGRSTF
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: WWDGRSTF
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: LPWRSTF
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
