
*** Running vivado
    with args -log system_controlanddisplayIP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_controlanddisplayIP_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_controlanddisplayIP_0_1.tcl -notrace
Command: synth_design -top system_controlanddisplayIP_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 338.621 ; gain = 128.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_controlanddisplayIP_0_1' [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ip/system_controlanddisplayIP_0_1/synth/system_controlanddisplayIP_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'controlanddisplayIP_v1_0' [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'controlanddisplayIP_v1_0_S00_AXI' [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0_S00_AXI.v:225]
INFO: [Synth 8-226] default block is never used [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0_S00_AXI.v:366]
INFO: [Synth 8-638] synthesizing module 'Controller' [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Controller' (1#1) [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'controlanddisplayIP_v1_0_S00_AXI' (2#1) [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'controlanddisplayIP_v1_0_S00_AXI_inst' of module 'controlanddisplayIP_v1_0_S00_AXI' requires 24 connections, but only 21 given [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3848] Net LED in module/entity controlanddisplayIP_v1_0 does not have driver. [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:20]
INFO: [Synth 8-256] done synthesizing module 'controlanddisplayIP_v1_0' (3#1) [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_controlanddisplayIP_0_1' (4#1) [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ip/system_controlanddisplayIP_0_1/synth/system_controlanddisplayIP_0_1.v:57]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port LED[7]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port LED[6]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port LED[5]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port LED[4]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port LED[3]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port LED[2]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port LED[1]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port LED[0]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port SW[7]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port SW[6]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port SW[5]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port SW[4]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port SW[3]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port SW[2]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port SW[1]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port SW[0]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port BUTTON[7]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port BUTTON[6]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port BUTTON[5]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port BUTTON[4]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port BUTTON[3]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port BUTTON[2]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port BUTTON[1]
WARNING: [Synth 8-3331] design controlanddisplayIP_v1_0 has unconnected port BUTTON[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 376.125 ; gain = 165.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:SW[7] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:SW[6] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:SW[5] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:SW[4] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:SW[3] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:SW[2] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:SW[1] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:SW[0] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:BUTTON[7] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:BUTTON[6] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:BUTTON[5] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:BUTTON[4] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:BUTTON[3] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:BUTTON[2] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:BUTTON[1] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
WARNING: [Synth 8-3295] tying undriven pin controlanddisplayIP_v1_0_S00_AXI_inst:BUTTON[0] to constant 0 [e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ipshared/d6b8/hdl/controlanddisplayIP_v1_0.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 376.125 ; gain = 165.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 687.113 ; gain = 0.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module controlanddisplayIP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port LED[7]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port LED[6]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port LED[5]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port LED[4]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port LED[3]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port LED[2]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port LED[1]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port LED[0]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port SW[7]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port SW[6]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port SW[5]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port SW[4]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port SW[3]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port SW[2]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port SW[1]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port SW[0]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port BUTTON[7]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port BUTTON[6]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port BUTTON[5]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port BUTTON[4]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port BUTTON[3]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port BUTTON[2]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port BUTTON[1]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port BUTTON[0]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_controlanddisplayIP_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_controlanddisplayIP_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Button_reg[7]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Button_reg[6]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Button_reg[5]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Button_reg[4]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Button_reg[3]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Button_reg[2]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Button_reg[1]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Button_reg[0]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Switch_reg[7]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Switch_reg[6]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Switch_reg[5]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Switch_reg[4]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Switch_reg[3]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Switch_reg[2]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Switch_reg[1]) is unused and will be removed from module system_controlanddisplayIP_0_1.
INFO: [Synth 8-3332] Sequential element (inst/controlanddisplayIP_v1_0_S00_AXI_inst/GPIO/RReg_Switch_reg[0]) is unused and will be removed from module system_controlanddisplayIP_0_1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    44|
|5     |LUT5 |     2|
|6     |LUT6 |     1|
|7     |FDRE |   105|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |   157|
|2     |  inst                                    |controlanddisplayIP_v1_0         |   157|
|3     |    controlanddisplayIP_v1_0_S00_AXI_inst |controlanddisplayIP_v1_0_S00_AXI |   157|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 687.113 ; gain = 114.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 687.113 ; gain = 476.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 687.113 ; gain = 425.340
INFO: [Common 17-1381] The checkpoint 'E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/system_controlanddisplayIP_0_1_synth_1/system_controlanddisplayIP_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.srcs/sources_1/bd/system/ip/system_controlanddisplayIP_0_1/system_controlanddisplayIP_0_1.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/M10702114/ntust_HSCodesign_et5342701/fpga/barrage_game/barrage_game.runs/system_controlanddisplayIP_0_1_synth_1/system_controlanddisplayIP_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 687.113 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 19 12:35:49 2019...
