// Seed: 2253434713
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input supply0 id_5
    , id_17,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri0 id_12#(.id_18(1)),
    output supply0 id_13,
    input wire id_14,
    input tri1 id_15
);
  always $display(1, 1, id_7 * 1'b0);
  module_0(
      id_17, id_17, id_17
  );
  wire id_19 = ~id_7;
endmodule
