0.7
2020.2
Nov 18 2020
09:47:47
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v,1742727167,verilog,,,,tb_uart_sw_cl,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/0310_stopwatch_fsm/fnd_controller.v,1741775170,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/new/rx_done_data.v,,bcdtoseg;clk_divider;comparator_msec;counter_8;decoder_3x8;digit_splitter;fnd_controller;mux_2x1;mux_8x1,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0310_stopwatch_fsm/0310_stopwatch_fsm.srcs/sources_1/imports/0310_stopwatch_fsm/btn_debounce.v,1741775169,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/clock_dp.v,,btn_debounce,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0311_stopwatch_dot/0311_stopwatch_dot.srcs/sources_1/imports/sources_1/new/stopwatch_cu.v,1741775173,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0311_stopwatch_dot/0311_stopwatch_dot.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v,,stopwatch_cu,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0311_stopwatch_dot/0311_stopwatch_dot.srcs/sources_1/imports/sources_1/new/stopwatch_dp.v,1741775649,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/imports/fpga/0311_stopwatch_dot/0311_stopwatch_dot.srcs/sources_1/imports/sources_1/new/top_stopwatch.v,,clk_div_100;stopwatch_dp;time_counter,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/clock_dp.v,1741777629,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/fifo.v,,clk_div_100_cl;clk_dp;time_counter_cl,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/fifo.v,1742534939,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/new/rx_done_data.v,,fifo;fifo_control_unit;register_file,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/top_uart.v,1742722649,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sim_1/imports/new/tb_uart_sw_cl.v,,TOP_uart_fifo;baud_tick_gen;top_uart;uart_rx;uart_tx,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/new/Uart_fifo_SW_CL.v,1742727147,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/fifo.v,,Uart_fifo_SW_CL;uart_CU,,,,,,,,
D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/new/rx_done_data.v,1742726426,verilog,,D:/working/fpga/0323_uart_final/0321_UART_fifo_SWCL/0321_UART_fifo_SWCL.srcs/sources_1/imports/new/top_uart.v,,rx_done_data,,,,,,,,
