<?xml version="1.0" ?>
<HDLGen>
	<hdlDesign>
		<mainPackage>
			<array>
				<name>array3x32</name>
				<depth>3</depth>
				<width>32</width>
				<signalType>std_logic_vector</signalType>
			</array>
			<array>
				<name>array4x32</name>
				<depth>4</depth>
				<width>32</width>
				<signalType>std_logic_vector</signalType>
			</array>
			<array>
				<name>reg4x4_Array</name>
				<depth>4</depth>
				<width>4</width>
				<signalType>std_logic_vector</signalType>
			</array>
		</mainPackage>
		<components/>
	</hdlDesign>
</HDLGen>