// Seed: 129892570
module module_0 #(
    parameter id_1 = 32'd51,
    parameter id_9 = 32'd42
) (
    output tri id_0,
    input supply0 _id_1,
    inout supply0 id_2,
    output supply0 id_3,
    output tri id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    input tri1 _id_9
);
  generate
    assign id_2 = -1;
  endgenerate
  logic [7:0][1 : id_9] id_11;
  assign id_11[1] = -1'b0;
  wire [id_1 : 1] id_12;
endmodule
module module_1 #(
    parameter id_7 = 32'd68
) (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    output tri id_3,
    inout tri0 id_4
    , id_6
);
  assign id_1 = id_4;
  parameter id_7 = 1;
  supply1 [1 : id_7] id_8 = 1;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_4,
      id_1,
      id_3,
      id_4,
      id_0,
      id_2,
      id_0,
      id_7
  );
endmodule
