Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 21 13:31:35 2021
| Host         : Pedroo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_counter_async_0toF_timing_summary_routed.rpt -pb main_counter_async_0toF_timing_summary_routed.pb -rpx main_counter_async_0toF_timing_summary_routed.rpx -warn_on_violation
| Design       : main_counter_async_0toF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: En (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/s_1hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffA/s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffB/s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ffC/s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.908        0.000                      0                   28        0.311        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.908        0.000                      0                   28        0.311        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.122ns  (logic 2.267ns (44.264%)  route 2.855ns (55.736%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    clock/count_reg[16]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.927 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.927    clock/count_reg[20]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.261 r  clock/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.261    clock/count_reg[24]_i_1_n_6
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.502    19.843    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.296    20.139    
                         clock uncertainty           -0.035    20.104    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.065    20.169    clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         20.169    
                         arrival time                         -15.261    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.008ns  (logic 2.153ns (42.995%)  route 2.855ns (57.005%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 19.845 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    clock/count_reg[16]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.147 r  clock/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.147    clock/count_reg[20]_i_1_n_6
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    19.845    clock/clk
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.119    
                         clock uncertainty           -0.035    20.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.065    20.149    clock/count_reg[21]
  -------------------------------------------------------------------
                         required time                         20.149    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.027ns  (logic 2.172ns (43.211%)  route 2.855ns (56.789%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    clock/count_reg[16]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.927 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.927    clock/count_reg[20]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.166 r  clock/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.166    clock/count_reg[24]_i_1_n_5
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.502    19.843    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.296    20.139    
                         clock uncertainty           -0.035    20.104    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.065    20.169    clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         20.169    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.011ns  (logic 2.156ns (43.029%)  route 2.855ns (56.970%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 19.843 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    clock/count_reg[16]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.927 r  clock/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.927    clock/count_reg[20]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.150 r  clock/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.150    clock/count_reg[24]_i_1_n_7
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.502    19.843    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.296    20.139    
                         clock uncertainty           -0.035    20.104    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.065    20.169    clock/count_reg[24]
  -------------------------------------------------------------------
                         required time                         20.169    
                         arrival time                         -15.150    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.987ns  (logic 2.132ns (42.755%)  route 2.855ns (57.245%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 19.845 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    clock/count_reg[16]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.126 r  clock/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.126    clock/count_reg[20]_i_1_n_4
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    19.845    clock/clk
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.119    
                         clock uncertainty           -0.035    20.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.065    20.149    clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         20.149    
                         arrival time                         -15.126    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.913ns  (logic 2.058ns (41.893%)  route 2.855ns (58.107%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 19.845 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    clock/count_reg[16]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.052 r  clock/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.052    clock/count_reg[20]_i_1_n_5
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    19.845    clock/clk
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.119    
                         clock uncertainty           -0.035    20.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.065    20.149    clock/count_reg[22]
  -------------------------------------------------------------------
                         required time                         20.149    
                         arrival time                         -15.052    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.897ns  (logic 2.042ns (41.703%)  route 2.855ns (58.297%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 19.845 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.813 r  clock/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.813    clock/count_reg[16]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.036 r  clock/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.036    clock/count_reg[20]_i_1_n_7
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.504    19.845    clock/clk
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.119    
                         clock uncertainty           -0.035    20.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.065    20.149    clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         20.149    
                         arrival time                         -15.036    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[17]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.894ns  (logic 2.039ns (41.667%)  route 2.855ns (58.333%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 19.846 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.033 r  clock/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.033    clock/count_reg[16]_i_1_n_6
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    19.846    clock/clk
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.120    
                         clock uncertainty           -0.035    20.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.065    20.150    clock/count_reg[17]
  -------------------------------------------------------------------
                         required time                         20.150    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.873ns  (logic 2.018ns (41.416%)  route 2.855ns (58.584%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 19.846 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.012 r  clock/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.012    clock/count_reg[16]_i_1_n_4
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    19.846    clock/clk
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.120    
                         clock uncertainty           -0.035    20.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.065    20.150    clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         20.150    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 clock/count_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.799ns  (logic 1.944ns (40.513%)  route 2.855ns (59.487%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 19.846 - 15.000 ) 
    Source Clock Delay      (SCD):    5.139ns = ( 10.139 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.618    10.139    clock/clk
    SLICE_X65Y24         FDCE                                         r  clock/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  clock/count_reg[26]/Q
                         net (fo=2, routed)           1.003    11.601    clock/count_reg[26]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.124    11.725 f  clock/s_1hz_i_6/O
                         net (fo=1, routed)           0.798    12.523    clock/s_1hz_i_6_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.647 f  clock/s_1hz_i_2/O
                         net (fo=29, routed)          1.054    13.701    clock/load
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124    13.825 r  clock/count[0]_i_6/O
                         net (fo=1, routed)           0.000    13.825    clock/count[0]_i_6_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.357 r  clock/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.357    clock/count_reg[0]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.471 r  clock/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.471    clock/count_reg[4]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.585 r  clock/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.585    clock/count_reg[8]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  clock/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.699    clock/count_reg[12]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.938 r  clock/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.938    clock/count_reg[16]_i_1_n_5
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    19.846    clock/clk
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.120    
                         clock uncertainty           -0.035    20.085    
    SLICE_X65Y22         FDCE (Setup_fdce_C_D)        0.065    20.150    clock/count_reg[18]
  -------------------------------------------------------------------
                         required time                         20.150    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                  5.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     6.468    clock/clk
    SLICE_X65Y21         FDCE                                         r  clock/count_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.146     6.614 r  clock/count_reg[15]/Q
                         net (fo=2, routed)           0.169     6.783    clock/count_reg[15]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.045     6.828 r  clock/count[12]_i_2/O
                         net (fo=1, routed)           0.000     6.828    clock/count[12]_i_2_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.891 r  clock/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.891    clock/count_reg[12]_i_1_n_4
    SLICE_X65Y21         FDCE                                         r  clock/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     6.981    clock/clk
    SLICE_X65Y21         FDCE                                         r  clock/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.468    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.112     6.580    clock/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.891    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     6.466    clock/clk
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.146     6.612 r  clock/count_reg[23]/Q
                         net (fo=2, routed)           0.169     6.781    clock/count_reg[23]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     6.826 r  clock/count[20]_i_2/O
                         net (fo=1, routed)           0.000     6.826    clock/count[20]_i_2_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.889 r  clock/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.889    clock/count_reg[20]_i_1_n_4
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     6.978    clock/clk
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.112     6.578    clock/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.889    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 clock/count_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.423ns  (logic 0.254ns (60.018%)  route 0.169ns (39.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     6.470    clock/clk
    SLICE_X65Y19         FDCE                                         r  clock/count_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.146     6.616 r  clock/count_reg[7]/Q
                         net (fo=2, routed)           0.169     6.785    clock/count_reg[7]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.045     6.830 r  clock/count[4]_i_2/O
                         net (fo=1, routed)           0.000     6.830    clock/count[4]_i_2_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.893 r  clock/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.893    clock/count_reg[4]_i_1_n_4
    SLICE_X65Y19         FDCE                                         r  clock/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     6.983    clock/clk
    SLICE_X65Y19         FDCE                                         r  clock/count_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.112     6.582    clock/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clock/count_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.254ns (59.872%)  route 0.170ns (40.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     6.468    clock/clk
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.146     6.614 r  clock/count_reg[19]/Q
                         net (fo=2, routed)           0.170     6.784    clock/count_reg[19]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.045     6.829 r  clock/count[16]_i_2/O
                         net (fo=1, routed)           0.000     6.829    clock/count[16]_i_2_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.892 r  clock/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.892    clock/count_reg[16]_i_1_n_4
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     6.980    clock/clk
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.112     6.580    clock/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.892    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clock/count_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.254ns (59.872%)  route 0.170ns (40.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.588     6.471    clock/clk
    SLICE_X65Y18         FDCE                                         r  clock/count_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  clock/count_reg[3]/Q
                         net (fo=2, routed)           0.170     6.787    clock/count_reg[3]
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.045     6.832 r  clock/count[0]_i_3/O
                         net (fo=1, routed)           0.000     6.832    clock/count[0]_i_3_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.895 r  clock/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.895    clock/count_reg[0]_i_1_n_4
    SLICE_X65Y18         FDCE                                         r  clock/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     6.984    clock/clk
    SLICE_X65Y18         FDCE                                         r  clock/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.471    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.112     6.583    clock/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.583    
                         arrival time                           6.895    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clock/count_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.424ns  (logic 0.254ns (59.863%)  route 0.170ns (40.137%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     6.469    clock/clk
    SLICE_X65Y20         FDCE                                         r  clock/count_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.146     6.615 r  clock/count_reg[11]/Q
                         net (fo=2, routed)           0.170     6.785    clock/count_reg[11]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.045     6.830 r  clock/count[8]_i_2/O
                         net (fo=1, routed)           0.000     6.830    clock/count[8]_i_2_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     6.893 r  clock/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.893    clock/count_reg[8]_i_1_n_4
    SLICE_X65Y20         FDCE                                         r  clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     6.982    clock/clk
    SLICE_X65Y20         FDCE                                         r  clock/count_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.112     6.581    clock/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clock/count_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.428ns  (logic 0.261ns (60.952%)  route 0.167ns (39.048%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     6.468    clock/clk
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.146     6.614 r  clock/count_reg[16]/Q
                         net (fo=2, routed)           0.167     6.781    clock/count_reg[16]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.045     6.826 r  clock/count[16]_i_5/O
                         net (fo=1, routed)           0.000     6.826    clock/count[16]_i_5_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.896 r  clock/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.896    clock/count_reg[16]_i_1_n_7
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     6.980    clock/clk
    SLICE_X65Y22         FDCE                                         r  clock/count_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.468    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.112     6.580    clock/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.580    
                         arrival time                           6.896    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clock/count_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.428ns  (logic 0.261ns (60.952%)  route 0.167ns (39.048%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     6.466    clock/clk
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.146     6.612 r  clock/count_reg[20]/Q
                         net (fo=2, routed)           0.167     6.779    clock/count_reg[20]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     6.824 r  clock/count[20]_i_5/O
                         net (fo=1, routed)           0.000     6.824    clock/count[20]_i_5_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.894 r  clock/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.894    clock/count_reg[20]_i_1_n_7
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     6.978    clock/clk
    SLICE_X65Y23         FDCE                                         r  clock/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.112     6.578    clock/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.894    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clock/count_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.428ns  (logic 0.261ns (60.952%)  route 0.167ns (39.048%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     6.470    clock/clk
    SLICE_X65Y19         FDCE                                         r  clock/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.146     6.616 r  clock/count_reg[4]/Q
                         net (fo=2, routed)           0.167     6.783    clock/count_reg[4]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.045     6.828 r  clock/count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.828    clock/count[4]_i_5_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.898 r  clock/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.898    clock/count_reg[4]_i_1_n_7
    SLICE_X65Y19         FDCE                                         r  clock/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     6.983    clock/clk
    SLICE_X65Y19         FDCE                                         r  clock/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.470    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.112     6.582    clock/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.898    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clock/count_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/count_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.428ns  (logic 0.261ns (60.952%)  route 0.167ns (39.048%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     6.469    clock/clk
    SLICE_X65Y20         FDCE                                         r  clock/count_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.146     6.615 r  clock/count_reg[8]/Q
                         net (fo=2, routed)           0.167     6.782    clock/count_reg[8]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.045     6.827 r  clock/count[8]_i_5/O
                         net (fo=1, routed)           0.000     6.827    clock/count[8]_i_5_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.897 r  clock/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.897    clock/count_reg[8]_i_1_n_7
    SLICE_X65Y20         FDCE                                         r  clock/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     6.982    clock/clk
    SLICE_X65Y20         FDCE                                         r  clock/count_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.112     6.581    clock/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.897    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   clock/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   clock/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   clock/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   clock/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   clock/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   clock/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   clock/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   clock/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   clock/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   clock/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   clock/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   clock/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   clock/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   clock/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   clock/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   clock/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   clock/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   clock/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   clock/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   clock/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   clock/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   clock/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   clock/count_reg[15]/C



