hmLoadTopic({
hmKeywords:"",
hmTitle:"3.14 Precise Exceptions",
hmDescription:"The pipeline guarantees precise exceptions. This means:",
hmPrevLink:"chapter-3_13-flushing-and-spec.html",
hmNextLink:"3_15-ll_sc-interaction-with-th.html",
hmParentLink:"chapter-3---pipeline-architect.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-3---pipeline-architect.html\">Chapter 3 - Pipeline Architecture<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 3 - Pipeline Architecture > 3.14 Precise Exceptions ",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">3.14 Precise Exceptions<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">The pipeline guarantees precise exceptions. This means:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>All older instructions have committed — they have passed through WB and their architectural effects are visible<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>No younger instruction has committed — they have not reached WB and their effects are discarded<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>The faulting instruction is well-defined — its PC, fault type, and faulting address are recorded precisely<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">This property is fundamental to operating system correctness. The OS depends on being able to identify exactly which instruction faulted, resume or retry that instruction, and know that all prior instructions completed cleanly.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Exceptions are detected early (in EX) but delivered late (in WB). The fault is queued in the slot\'s faultPending\/trapCode\/faultVA fields, and the slot continues through the pipeline until it reaches WB. At WB, if faultPending is true, the slot triggers a FAULT action — the pipeline is flushed, the faulting PC is saved, and control transfers to the PAL exception handler.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-7---interrupt-and-ipi-.html\" class=\"topiclink\">Chapter 7 - Exceptions, Faults, and Interrupts<\/a>; <a href=\"chapter-3_9-writeback-stage-(w.html\" class=\"topiclink\">3.9 Writeback Stage (WB)<\/a>.<\/span><\/p>\n\r"
})
