---
name: "Digital Verification Engineer - Wireless Internet of Things"
companyname: "Ceva, Inc."
layout: "job"
joboppeninglocatiuon: "Budapest, Hungary"
joboppeningurl: "https://ceva-ip.com/careers/digital-verification-engineer--wireless-internet-of-things--budapest-hungary/606-agi-689"
joboppeningshortdescription: "Work closely with the Digital Design and Signal Processing teams to conceive and evolve the adequate verification environment for Wi-Fi and Bluetooth IPs. Requires B.Sc/M.Sc in Electrical Engineering, 3-5 years of experience in Digital Verification, advanced knowledge of SystemVerilog and Constrained Random simulation, and fluency in English."
joboppeningid: "606-AGI-689"
joboppninglongdescription: ".* Organize the job opening information as follows: * **Name**: Digital Verification Engineer - Wireless Internet of Things\n**Company Name**: Ceva, Inc.\n**Job Opening Location**: Budapest, Hungary\n**Job Opening URL**: [Ceva Careers](https://www.ceva-ip.com/careers/digital-verification-engineer--wireless-internet-of-things--budapest-hungary/606-agi-689)\n**Job Opening Short Description**: Work closely with the Digital Design and Signal Processing teams to conceive and evolve the adequate verification environment for Wi-Fi and Bluetooth IPs. Requires B.Sc/M.Sc in Electrical Engineering, 3-5 years of experience in Digital Verification, advanced knowledge of SystemVerilog and Constrained Random simulation, and fluency in English.\n**Job Opening ID**: 606-AGI-689\n**Job Opening Long Description**: As a Digital Verification Engineer in the Wireless Internet of Things group at Ceva, you will work closely with the Digital Design and Signal Processing teams to conceive and evolve the adequate verification environment to ensure the utmost quality and reliability of our current and future Wi-Fi and Bluetooth IPs. Your responsibilities will include directly contributing to the verification of our advanced wireless platforms, designing new verification environment checker and testbench in SystemVerilog, being a major contributor to the verification process, and improving the performance and quality of already existing platforms and flows for standalone or combo IPs.\n**Requirements**:\n- B.Sc /M.Sc graduates in Electrical Engineering.\n- 3-5 years of experience in Digital Verification.\n- Advanced knowledge of SystemVerilog and Constrained Random simulation.\n- Experience of using UVMStrong knowledge of the features of the UVM library.\n- Experience of designing and implementing UVM derived testbenches.\n- Strong knowledge of object-oriented programming features.\n- Use of digital simulation tools such as Cadence IES/XCelium or Synopsis VCS.\n- Ability to achieve proactively results in a fast moving, agile flow and dynamic environment, both locally and across the organization.\n- Excellent problem-solving and debugging skills.\n- Fluency in English (oral and written) as we collaborate with international teams\n**Advantages**:\n- Knowledge of a telecom standard (802.11, 802.15, Bluetooth, UWB, 2G/4G/5G).\n- Passionate about technology and curious to understand the details of Wi-Fi and Bluetooth technologies.\n**To Apply**: Complete the form to download the job description or reach out to learn how Ceva can help drive your next Smart Edge design."
jobskillrequirements:
  - "B.Sc/M.Sc in Electrical Engineering"
  - "3-5 years of experience in Digital Verification"
  - "Advanced knowledge of SystemVerilog and Constrained Random simulation"
  - "Experience of using UVMStrong knowledge of the features of the UVM library"
  - "Experience of designing and implementing UVM derived testbenches"
  - "Strong knowledge of object-oriented programming features"
  - "Use of digital simulation tools such as Cadence IES/XCelium or Synopsis VCS"
  - "Ability to achieve proactively results in a fast moving, agile flow and dynamic environment, both locally and across the organization"
  - "Excellent problem-solving and debugging skills"
  - "Fluency in English (oral and written) as we collaborate with international teams"
jobresponsibilities:
  - "Contribute to the verification of our advanced wireless platforms"
  - "Design new verification environment checker and testbench in SystemVerilog"
  - "Be a major contributor to the verification process"
  - "Improve the performance and quality of already existing platforms and flows for standalone or combo IPs"
jobnicetohaves:
  - "Knowledge of a telecom standard (802.11, 802.15, Bluetooth, UWB, 2G/4G/5G)"
  - "Passionate about technology and curious to understand the details of Wi-Fi and Bluetooth technologies"
jobisremote: false
jobisfulltime: true
jobisinternship: false
jobisparttime: false
jobisonsite: true
jobishybridonsite: false
jobdateposted: "2023-01-25T00:00:00Z"
jobspokenlanguages:
  - "English"
jobprogramminglanguages:
  - "SystemVerilog"
jobdevelopertools:
  - "UVM"
  - "Cadence IES/XCelium"
  - "Synopsis VCS"
jobdevelopertechnologies: []
jobdevelopermethodologies: []
jobposttype: "listing"
jobworkconditions: []
jobavailiability: ""
doesjobincludetraveling: false
doesjobrequiredriving: false
softwaredevelopertags: []
seotags:
  - "Digital Verification Engineer"
  - "Ceva Inc"
  - "Budapest Hungary"
  - "Wireless Internet of Things"
jobexperiencelevel: "Mid-Senior Level (3+ years)"
jobwheretoapply: "[Ceva Careers](https://www.ceva-ip.com/careers/digital-verification-engineer--wireless-internet-of-things--budapest-hungary/606-agi-689)"
applicationprocessandcontact: "Please visit [Ceva Careers](https://www.ceva-ip.com/careers) to apply for this job opening and learn more about the application process.\n\nIf you have any questions, feel free to reach out to us at [contact@job-opening-analysis.ai](mailto:contact@job-opening-analysis.ai)."
published: true

---