# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of fetchTB.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of signExtend.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 17:50:53 on Nov 18,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.SignExtend
# Loading work.regfile
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/*
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     2,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     x,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     x,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     x,reg[6] =     0,reg[7] =     0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position end sim:/controllerTB/controller/processor/*
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     2,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     x,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     x,reg[6] =     0,reg[7] =     0
restart -f
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     2,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     x,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 17:59:12 on Nov 18,2022, Elapsed time: 0:08:19
# Errors: 0, Warnings: 1
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of fetchTB.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of signExtend.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v was successful.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# 14 compiles, 0 failed with no errors.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 17:59:28 on Nov 18,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.SignExtend
# Loading work.regfile
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/*
add wave -position end sim:/controllerTB/controller/processor/*
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     2,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     x,reg[6] =     0,reg[7] =     0
quit -sim
# End time: 18:12:38 on Nov 18,2022, Elapsed time: 0:13:10
# Errors: 0, Warnings: 2
# Compile of ALU.v was successful.
# Compile of controlUnit.v was successful.
# Compile of defines.v was successful.
# Compile of fetchTB.v was successful.
# Compile of forwarding-unit.v was successful.
# Compile of pc.v was successful.
# Compile of processor.v was successful.
# Compile of regfile.v was successful.
# Compile of signExtend.v was successful.
# Compile of writeBack.v was successful.
# Compile of controller.v was successful.
# Compile of dataMemory.v failed with 1 errors.
# Compile of instructionMemory.v was successful.
# Compile of controllerTB.v was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of dataMemory.v was successful.
vsim -gui work.controllerTB
# vsim -gui work.controllerTB 
# Start time: 18:13:18 on Nov 18,2022
# Loading work.controllerTB
# Loading work.Controller
# Loading work.IntructionMemory
# Loading work.DataMemory
# Loading work.Processor
# Loading work.PC
# Loading work.ControlUnit
# Loading work.SignExtend
# Loading work.regfile
# Loading work.ALU
# Loading work.WriteBack
add wave -position end sim:/controllerTB/*
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     0,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     0,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] =     2,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     x
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     0,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     2,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     2,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     2,reg[6] =     0,reg[7] =     0
run
# DataMemory[11'b1111_1111_101] =     2
# reg[0] = 65533,reg[1] =     2,reg[2] =     0,reg[3] =     0,reg[4] =     0,reg[5] =     2,reg[6] =     0,reg[7] =     0
# Break key hit
quit -sim
# End time: 18:15:24 on Nov 18,2022, Elapsed time: 0:02:06
# Errors: 0, Warnings: 3
