// Seed: 252202547
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_2 modCall_1 ();
  always_latch begin : LABEL_0
    id_1 <= 1;
  end
  generate
    wire id_3;
  endgenerate
endmodule
module module_1 ();
  generate
    reg id_1;
    `undef pp_2
  endgenerate
  reg id_3;
  module_0 modCall_1 (id_3);
  wire id_5, id_6;
  assign `pp_2 = id_4;
  assign id_4  = id_3;
  always_comb begin : LABEL_0
    `pp_2 = 1;
    `pp_2 <= id_4;
  end
  wire id_7;
  wire id_8;
  assign id_1 = 1'b0;
endmodule
module module_2;
  always begin : LABEL_0
    #1 begin : LABEL_0
      id_1 = 1;
    end
  end
  wire id_2;
  wire id_3;
  initial id_2 = id_2;
endmodule
