

================================================================
== Vivado HLS Report for 'uppol2'
================================================================
* Date:           Sat May 27 12:28:32 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.60|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 6.68ns
ST_1: plt2_read (6)  [1/1] 0.00ns
:0  %plt2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt2)

ST_1: plt1_read (7)  [1/1] 0.00ns
:1  %plt1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt1)

ST_1: plt_read (8)  [1/1] 0.00ns
:2  %plt_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %plt)

ST_1: tmp_s (13)  [1/1] 0.00ns  loc: adpcm.c:567
:7  %tmp_s = sext i32 %plt_read to i64

ST_1: tmp_6 (14)  [1/1] 0.00ns  loc: adpcm.c:567
:8  %tmp_6 = sext i32 %plt1_read to i64

ST_1: tmp_7 (15)  [6/6] 6.68ns  loc: adpcm.c:567
:9  %tmp_7 = mul nsw i64 %tmp_6, %tmp_s

ST_1: tmp_2 (22)  [1/1] 0.00ns  loc: adpcm.c:570
:16  %tmp_2 = sext i32 %plt2_read to i64

ST_1: tmp_10 (23)  [6/6] 6.68ns  loc: adpcm.c:570
:17  %tmp_10 = mul nsw i64 %tmp_2, %tmp_s


 <State 2>: 6.68ns
ST_2: tmp_7 (15)  [5/6] 6.68ns  loc: adpcm.c:567
:9  %tmp_7 = mul nsw i64 %tmp_6, %tmp_s

ST_2: tmp_10 (23)  [5/6] 6.68ns  loc: adpcm.c:570
:17  %tmp_10 = mul nsw i64 %tmp_2, %tmp_s


 <State 3>: 6.68ns
ST_3: tmp_7 (15)  [4/6] 6.68ns  loc: adpcm.c:567
:9  %tmp_7 = mul nsw i64 %tmp_6, %tmp_s

ST_3: tmp_10 (23)  [4/6] 6.68ns  loc: adpcm.c:570
:17  %tmp_10 = mul nsw i64 %tmp_2, %tmp_s


 <State 4>: 6.68ns
ST_4: tmp_7 (15)  [3/6] 6.68ns  loc: adpcm.c:567
:9  %tmp_7 = mul nsw i64 %tmp_6, %tmp_s

ST_4: tmp_10 (23)  [3/6] 6.68ns  loc: adpcm.c:570
:17  %tmp_10 = mul nsw i64 %tmp_2, %tmp_s


 <State 5>: 6.68ns
ST_5: tmp_7 (15)  [2/6] 6.68ns  loc: adpcm.c:567
:9  %tmp_7 = mul nsw i64 %tmp_6, %tmp_s

ST_5: tmp_10 (23)  [2/6] 6.68ns  loc: adpcm.c:570
:17  %tmp_10 = mul nsw i64 %tmp_2, %tmp_s


 <State 6>: 6.68ns
ST_6: tmp_7 (15)  [1/6] 6.68ns  loc: adpcm.c:567
:9  %tmp_7 = mul nsw i64 %tmp_6, %tmp_s

ST_6: tmp_10 (23)  [1/6] 6.68ns  loc: adpcm.c:570
:17  %tmp_10 = mul nsw i64 %tmp_2, %tmp_s


 <State 7>: 7.17ns
ST_7: al2_read (9)  [1/1] 0.00ns
:3  %al2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %al2)

ST_7: al1_read (10)  [1/1] 0.00ns
:4  %al1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %al1)

ST_7: wd2 (11)  [1/1] 0.00ns  loc: adpcm.c:566
:5  %wd2 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %al1_read, i2 0)

ST_7: wd2_cast (12)  [1/1] 0.00ns  loc: adpcm.c:566
:6  %wd2_cast = sext i34 %wd2 to i35

ST_7: tmp_8 (16)  [1/1] 0.00ns  loc: adpcm.c:567 (grouped into LUT with out node tmp)
:10  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_7, i32 63)

ST_7: wd2_1 (17)  [1/1] 2.51ns  loc: adpcm.c:568
:11  %wd2_1 = sub i35 0, %wd2_cast

ST_7: tmp_1 (18)  [1/1] 0.00ns  loc: adpcm.c:569 (grouped into LUT with out node tmp)
:12  %tmp_1 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %al1_read, i32 5, i32 31)

ST_7: tmp_4 (19)  [1/1] 0.00ns  loc: adpcm.c:569 (grouped into LUT with out node tmp)
:13  %tmp_4 = sext i27 %tmp_1 to i28

ST_7: tmp_5 (20)  [1/1] 0.00ns  loc: adpcm.c:569 (grouped into LUT with out node tmp)
:14  %tmp_5 = call i28 @_ssdm_op_PartSelect.i28.i35.i32.i32(i35 %wd2_1, i32 7, i32 34)

ST_7: tmp_9 (21)  [1/1] 0.00ns  loc: adpcm.c:567 (grouped into LUT with out node tmp)
:15  %tmp_9 = select i1 %tmp_8, i28 %tmp_4, i28 %tmp_5

ST_7: tmp_11 (24)  [1/1] 0.00ns  loc: adpcm.c:570 (grouped into LUT with out node tmp)
:18  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_10, i32 63)

ST_7: tmp_20_cast3 (25)  [1/1] 0.00ns  loc: adpcm.c:575
:19  %tmp_20_cast3 = sext i32 %al2_read to i40

ST_7: p_shl (26)  [1/1] 0.00ns  loc: adpcm.c:575
:20  %p_shl = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %al2_read, i7 0)

ST_7: p_shl_cast3 (27)  [1/1] 0.00ns  loc: adpcm.c:575
:21  %p_shl_cast3 = zext i39 %p_shl to i40

ST_7: tmp_12 (28)  [1/1] 2.63ns  loc: adpcm.c:575
:22  %tmp_12 = sub i40 %p_shl_cast3, %tmp_20_cast3

ST_7: tmp_3 (29)  [1/1] 0.00ns  loc: adpcm.c:575
:23  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_12, i32 7, i32 38)

ST_7: tmp_4_cast (30)  [1/1] 0.00ns  loc: adpcm.c:567 (grouped into LUT with out node tmp)
:24  %tmp_4_cast = sext i28 %tmp_9 to i29

ST_7: tmp_6_cast_cast_cast (31)  [1/1] 0.00ns  loc: adpcm.c:570 (grouped into LUT with out node tmp)
:25  %tmp_6_cast_cast_cast = select i1 %tmp_11, i29 -128, i29 128

ST_7: tmp (32)  [1/1] 2.27ns  loc: adpcm.c:575 (out node of the LUT)
:26  %tmp = add i29 %tmp_6_cast_cast_cast, %tmp_4_cast

ST_7: tmp_cast (33)  [1/1] 0.00ns  loc: adpcm.c:575
:27  %tmp_cast = sext i29 %tmp to i32

ST_7: apl2 (34)  [1/1] 2.39ns  loc: adpcm.c:575
:28  %apl2 = add i32 %tmp_cast, %tmp_3


 <State 8>: 8.60ns
ST_8: tmp_13 (35)  [1/1] 2.93ns  loc: adpcm.c:578
:29  %tmp_13 = icmp sgt i32 %apl2, 12288

ST_8: p_s (36)  [1/1] 1.37ns  loc: adpcm.c:578
:30  %p_s = select i1 %tmp_13, i32 12288, i32 %apl2

ST_8: tmp_15 (37)  [1/1] 0.00ns  loc: adpcm.c:580
:31  %tmp_15 = trunc i32 %p_s to i15

ST_8: tmp_14 (38)  [1/1] 2.93ns  loc: adpcm.c:580
:32  %tmp_14 = icmp slt i32 %p_s, -12288

ST_8: apl2_1 (39)  [1/1] 1.37ns  loc: adpcm.c:580
:33  %apl2_1 = select i1 %tmp_14, i15 -12288, i15 %tmp_15

ST_8: StgValue_53 (40)  [1/1] 0.00ns  loc: adpcm.c:582
:34  ret i15 %apl2_1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.68ns
The critical path consists of the following:
	wire read on port 'plt2' [6]  (0 ns)
	'mul' operation ('tmp_10', adpcm.c:570) [23]  (6.68 ns)

 <State 2>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_7', adpcm.c:567) [15]  (6.68 ns)

 <State 3>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_7', adpcm.c:567) [15]  (6.68 ns)

 <State 4>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_7', adpcm.c:567) [15]  (6.68 ns)

 <State 5>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_7', adpcm.c:567) [15]  (6.68 ns)

 <State 6>: 6.68ns
The critical path consists of the following:
	'mul' operation ('tmp_7', adpcm.c:567) [15]  (6.68 ns)

 <State 7>: 7.17ns
The critical path consists of the following:
	wire read on port 'al1' [10]  (0 ns)
	'sub' operation ('wd2', adpcm.c:568) [17]  (2.51 ns)
	'select' operation ('tmp_9', adpcm.c:567) [21]  (0 ns)
	'add' operation ('tmp', adpcm.c:575) [32]  (2.27 ns)
	'add' operation ('apl2', adpcm.c:575) [34]  (2.39 ns)

 <State 8>: 8.6ns
The critical path consists of the following:
	'icmp' operation ('tmp_13', adpcm.c:578) [35]  (2.93 ns)
	'select' operation ('p_s', adpcm.c:578) [36]  (1.37 ns)
	'icmp' operation ('tmp_14', adpcm.c:580) [38]  (2.93 ns)
	'select' operation ('apl2_1', adpcm.c:580) [39]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
