# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1430 0.001024 4096 370 340 16000 3.27155 27.13 104.89 135.346 135.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 0.000256 2048 250 830 71424 7.05331 108.472 209.534 325.102 325.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 560 6.4e-05 1024 160 500 159744 45.4011 13.482 105.215 417.668 581.976 582.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1800 0.000256 1024 420 1480 68864 4.51174 3.40579 112.667 104.586 225.283 225.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1970 0.000512 1024 220 160 37120 1.67078 10.5907 52.4984 64.804 64.8617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1800 0.000128 512 330 1230 142336 5.41974 3.4137 102.505 104.902 216.369 216.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed 
1 4 2 16 10 520 3.2e-05 4096 107 1770 399360
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed 
1 4 2 16 10 710 3.2e-05 1024 100 1070 516096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 3.2e-05 4096 120 4910 385024 646.383 199.243 9864.26 5923.66 16634.5 16647.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1380 6.4e-05 4096 130 8450 293760 49.116 59.2596 9498.2 1775.57 11382.3 11382.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1430 0.001024 4096 370 340 15984 3.26848 31.4163 104.843 139.579 139.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 0.000256 2048 250 830 71424 7.1433 122.968 209.562 339.717 339.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 560 6.4e-05 1024 160 500 156672 45.4631 13.3939 117.489 414.244 590.799 590.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1800 0.000256 1024 420 1480 69120 4.53251 3.42339 131.848 104.896 244.804 244.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000512 1024 220 160 37080 1.66493 6.20134 52.4548 60.3653 60.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1800 0.000128 512 330 1230 142272 5.43386 3.41341 122.957 104.859 236.795 236.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 3.2e-05 4096 107 1770 400896 450.541 152.871 4201.97 4714.65 9520.4 9520.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 3.2e-05 1024 100 1070 516096 57.7772 26.9611 832.204 837.626 1754.75 1754.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 3.2e-05 4096 120 4910 384768 647.345 198.854 11472.2 5920.89 18239.8 18240.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1380 6.4e-05 4096 130 8450 293760 49.1948 59.3244 11255.1 1775.89 13139.6 13139.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1430 0.001024 4096 370 340 15920 3.25917 32.8838 104.515 140.708 140.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 0.000256 2048 250 830 71440 7.06858 128.82 209.566 345.498 345.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 560 6.4e-05 1024 160 500 158720 45.7035 13.5152 124.916 418.948 603.3 603.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1800 0.000256 1024 420 1480 68800 4.50717 3.40803 136.707 104.495 249.222 249.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000512 1024 220 160 37040 1.6665 6.49814 52.4013 60.6089 60.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1800 0.000128 512 330 1230 142080 5.42301 3.42122 129.051 104.877 242.908 243.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 3.2e-05 4096 107 1770 399360 452.289 153.009 4363.72 4578.16 9547.57 9547.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 3.2e-05 1024 100 1070 517120 57.502 26.9255 873.536 851.823 1809.98 1810.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 3.2e-05 4096 120 4910 386560 643.858 198.585 11994 5923.16 18760.2 18760.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1380 6.4e-05 4096 130 8450 293760 49.029 59.3204 11711.6 1775.36 13595.5 13595.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1430 0.001024 4096 370 340 15936 3.26365 30.6194 104.802 138.739 138.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 0.000256 2048 250 830 71424 7.05754 120.255 209.805 337.162 337.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 560 6.4e-05 1024 160 500 153600 45.411 13.3148 112.844 412.575 584.355 584.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1800 0.000256 1024 420 1480 69120 4.50819 3.40992 128.283 104.886 241.194 241.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000512 1024 220 160 37056 1.66502 6.06227 52.4998 60.27 60.3277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1800 0.000128 512 330 1230 142080 5.40541 3.40464 118.982 104.832 232.762 232.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 3.2e-05 4096 107 1770 399360 450.077 152.585 4081.74 4572.12 9256.9 9257.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 3.2e-05 1024 100 1070 516096 57.4622 26.8699 812.211 837.281 1734.02 1734.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 3.2e-05 4096 120 4910 384000 645.275 198.125 11099.1 5922.22 17865.3 17865.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1380 6.4e-05 4096 130 8450 293760 48.9734 59.3183 10890.4 1778.18 12777 12777.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1430 0.001024 4096 370 340 15900 3.25814 30.6258 104.608 138.546 138.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 0.000256 2048 250 830 71400 7.11818 122.021 209.7 338.885 338.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 560 6.4e-05 1024 160 500 153600 45.5624 13.3764 114.129 412.489 585.775 585.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1800 0.000256 1024 420 1480 68800 4.54502 3.42374 128.86 104.935 241.872 241.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000512 1024 220 160 37000 1.66496 6.18291 52.4193 60.3116 60.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1800 0.000128 512 330 1230 141600 5.45651 3.42221 120.619 104.879 234.514 234.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 3.2e-05 4096 107 1770 400000 451.447 153.013 4132.05 4571.76 9308.66 9308.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 3.2e-05 1024 100 1070 515200 57.8044 26.958 818.954 837.611 1741.53 1741.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 3.2e-05 4096 120 4910 384000 648.605 199.079 11221.4 5927.3 17996.9 17997.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1380 6.4e-05 4096 130 8450 293800 49.2884 59.4284 11044.6 1777.7 12931.2 12931.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1430 0.001024 4096 370 340 15904 3.25427 31.4916 104.64 139.438 139.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 0.000256 2048 250 830 71344 7.06144 125.373 209.478 341.955 342.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 560 6.4e-05 1024 160 500 157696 45.1572 13.3612 120.931 413.673 593.337 593.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1800 0.000256 1024 420 1480 68992 4.5152 3.41606 133.247 104.837 246.119 246.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000512 1024 220 160 37072 1.66912 6.36314 52.5046 60.5801 60.6369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1800 0.000128 512 330 1230 141568 5.42534 3.4185 124.281 104.772 238.034 238.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 3.2e-05 4096 107 1770 397824 452.719 152.957 4201.46 4577.65 9385.17 9385.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 3.2e-05 1024 100 1070 516096 57.5052 26.8973 841.48 836.77 1762.85 1763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 3.2e-05 4096 120 4910 383488 646.459 198.87 11430.4 5923.98 18200.3 18200.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1380 6.4e-05 4096 130 8450 293664 48.9842 59.3076 11228.9 1776.34 13113.7 13113.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1430 0.001024 4096 370 340 15840 3.2479 31.8595 104.318 139.477 139.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 0.000256 2048 250 830 71400 7.0687 125.465 209.609 342.185 342.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 560 6.4e-05 1024 160 500 153600 45.5798 13.3468 118.072 412.233 589.439 589.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1800 0.000256 1024 420 1480 68640 4.52883 3.41811 133.116 104.567 245.738 245.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000512 1024 220 160 36960 1.66365 6.37338 52.3571 60.4385 60.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1800 0.000128 512 330 1230 141120 5.43098 3.42006 124.419 104.494 237.902 238.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 3.2e-05 4096 107 1770 395520 454.075 153.051 4213.67 4572.45 9393.64 9393.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 3.2e-05 1024 100 1070 514560 57.4337 26.872 842.148 834.491 1761.14 1761.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 3.2e-05 4096 120 4910 384000 644.507 198.502 11559.6 5921.41 18324.6 18325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1380 6.4e-05 4096 130 8450 293760 49.1181 59.3267 11355.1 1775.3 13239 13239.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1430 0.001024 4096 370 340 15872 3.25408 31.131 104.617 139.056 139.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 0.000256 2048 250 830 71296 7.0496 121.321 209.516 337.93 337.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 560 6.4e-05 1024 160 500 155648 45.9603 13.4838 115.903 418.048 593.612 593.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1800 0.000256 1024 420 1480 68608 4.51622 3.41162 128.634 104.747 241.419 241.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000512 1024 220 160 36992 1.6648 6.12163 52.4516 60.2826 60.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1800 0.000128 512 330 1230 141312 5.40934 3.41197 120.757 104.669 234.385 234.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 3.2e-05 4096 107 1770 397312 451.772 152.514 4087.68 4571.76 9264.14 9264.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 3.2e-05 1024 100 1070 512000 57.6796 26.8247 812.491 835.827 1733.03 1733.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 3.2e-05 4096 120 4910 380928 648.708 197.701 11079.5 5938.55 17865 17865.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1380 6.4e-05 4096 130 8450 293632 49.0765 59.3244 10967.7 1778.17 12854.4 12854.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1430 0.001024 4096 370 340 15744 3.24896 30.6089 104.287 138.2 138.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 0.000256 2048 250 830 71232 7.1209 122.505 209.54 339.211 339.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 560 6.4e-05 1024 160 500 147456 46.2953 13.3205 110.66 412.688 583.183 583.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1800 0.000256 1024 420 1480 68352 4.50582 3.40666 129.145 104.499 241.67 241.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000512 1024 220 160 36864 1.66349 6.21978 52.369 60.2982 60.3577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1800 0.000128 512 330 1230 141312 5.39568 3.40784 121.245 104.382 234.565 234.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 3.2e-05 4096 107 1770 393216 453.523 152.62 4086.65 4582.86 9276.05 9276.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 3.2e-05 1024 100 1070 509952 57.4802 26.7993 814.242 833.383 1732.1 1732.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 3.2e-05 4096 120 4910 380928 645.616 197.138 11185.6 5907.22 17936.2 17936.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1380 6.4e-05 4096 130 8450 293376 49.0523 59.3562 11059.5 1779.07 12947.1 12947.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1430 0.001024 4096 370 340 15800 3.25837 33.1961 104.54 141.046 141.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 0.000256 2048 250 830 71200 7.10656 130.368 209.301 346.819 346.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 560 6.4e-05 1024 160 500 153600 45.5644 13.3471 123.302 412.352 594.776 594.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1800 0.000256 1024 420 1480 68000 4.52794 3.4161 138.496 104.464 251.01 251.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000512 1024 220 160 36800 1.65542 6.68765 52.2498 60.6351 60.6912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1800 0.000128 512 330 1230 140800 5.42483 3.41462 129.99 104.346 243.307 243.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 3.2e-05 4096 107 1770 396800 449.866 152.403 4384.35 4539.32 9526.33 9526.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 3.2e-05 1024 100 1070 512000 57.4486 26.8081 876.658 832.953 1794.06 1794.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 3.2e-05 4096 120 4910 377600 654.134 198.946 11846.8 5942.25 18642.7 18643.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1380 6.4e-05 4096 130 8450 293200 49.1911 59.3793 11801.8 1776.62 13687.2 13687.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1430 0.001024 4096 370 340 15616 3.24198 37.5682 103.857 144.719 144.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 0.000256 2048 250 830 71168 7.092 153.454 209.363 369.954 370.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 560 6.4e-05 1024 160 500 147456 47.1966 13.4889 139.252 417.926 618.071 618.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1800 0.000256 1024 420 1480 68608 4.51792 3.41357 162.488 104.844 275.37 275.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000512 1024 220 160 36864 1.66224 7.79213 52.4157 61.9123 61.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1800 0.000128 512 330 1230 141312 5.41059 3.41606 152.927 104.683 266.569 266.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 3.2e-05 4096 107 1770 393216 454.318 153.221 5088.64 4591.82 10288.4 10288.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 3.2e-05 1024 100 1070 507904 58.096 26.8401 1014.74 835.38 1935.24 1935.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 3.2e-05 4096 120 4910 376832 657.866 198.69 13775.8 5980.06 20612.9 20613.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1380 6.4e-05 4096 130 8450 292864 48.9985 59.2979 13718.2 1777 15603.6 15603.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1430 0.001024 4096 370 345 15968 3.25856 46.5715 104.909 154.793 154.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1590 0.000256 2048 250 825 71520 7.06819 203.811 209.793 420.718 420.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 560 6.4e-05 1024 160 495 161792 45.2188 13.4862 185.438 418.01 662.371 662.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1800 0.000256 1024 420 1485 69120 4.51994 3.43859 112.326 104.979 225.365 225.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1970 0.000512 1024 220 165 37088 1.66925 10.1746 52.5394 64.4313 64.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1800 0.000128 512 330 1230 142336 5.40589 3.41197 105.08 104.968 218.995 219.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 520 3.2e-05 4096 107 1770 399360 453.353 152.743 6781.54 4581.75 11969.8 11970.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 3.2e-05 1024 100 1065 517120 57.5772 26.882 715.21 838.6 1638.47 1638.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 520 3.2e-05 4096 120 4920 386048 644.748 198.428 9860.65 5916.15 16620.6 16621.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1380 6.4e-05 4096 130 8445 294016 49.0809 59.2729 9622.44 1776.83 11507.8 11508.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1430 0.001024 4096 370 345 15960 3.25482 49.4612 104.82 157.59 157.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1590 0.000256 2048 250 825 71520 7.0912 213.368 209.626 430.131 430.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 560 6.4e-05 1024 160 495 163840 45.2467 13.5259 181.905 419.015 659.915 660.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1800 0.000256 1024 420 1485 69120 4.54666 3.42288 114.15 104.895 227.139 227.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1970 0.000512 1024 220 165 37080 1.66355 10.5839 52.4929 64.7838 64.8394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1800 0.000128 512 330 1230 142400 5.43379 3.41597 106.571 104.881 220.443 220.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 520 3.2e-05 4096 107 1770 399360 454.192 153.132 7034.27 4560.13 12202.1 12202.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 3.2e-05 1024 100 1065 517120 57.7637 26.9548 724.99 837.854 1647.76 1647.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 520 3.2e-05 4096 120 4920 386560 645.633 198.727 9952.74 5905.42 16703.1 16703.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1380 6.4e-05 4096 130 8445 293920 49.324 59.3617 9681.97 1775.43 11566.3 11566.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1430 0.001024 4096 370 345 15936 3.25581 48.0994 104.746 156.154 156.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 0.000256 2048 250 825 71472 7.05974 105.429 209.542 322.076 322.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 560 6.4e-05 1024 160 495 159744 45.2576 13.4554 101.414 416.336 576.686 576.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1800 0.000256 1024 420 1485 68928 4.51846 3.41843 112.47 104.751 225.266 225.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1970 0.000512 1024 220 165 37056 1.66624 10.4348 52.4821 64.6264 64.6861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1800 0.000128 512 330 1230 142080 5.42157 3.4184 105.728 104.735 219.436 219.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 3.2e-05 4096 107 1770 397824 453.261 152.944 3620.94 4576.63 8804.18 8804.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 3.2e-05 1024 100 1065 516096 57.617 26.8922 715.313 836.585 1636.6 1636.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 3.2e-05 4096 120 4920 385536 644.591 198.417 9901.1 5901.1 16645.8 16646.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1380 6.4e-05 4096 130 8445 293952 49.1072 59.323 9653.39 1775.29 11537.3 11537.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1430 0.001024 4096 370 345 15960 3.2615 27.4757 104.989 135.779 135.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 0.000256 2048 250 825 71456 7.05536 108.868 209.668 325.634 325.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 560 6.4e-05 1024 160 495 161280 45.4735 13.5244 106.158 418.708 584.084 584.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1800 0.000256 1024 420 1485 68992 4.53984 3.42077 115.887 104.839 228.794 228.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1970 0.000512 1024 220 165 37072 1.6696 11.1012 52.5497 65.3627 65.4209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1800 0.000128 512 330 1230 142016 5.43744 3.41738 108.143 104.818 221.942 222.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 3.2e-05 4096 107 1770 397824 453.689 153.103 3705.13 4579.81 8892.12 8892.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 3.2e-05 1024 100 1065 516096 57.6965 26.9288 734.285 837.117 1656.22 1656.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 3.2e-05 4096 120 4920 385280 646.151 198.637 10081.5 5907.73 16834.6 16835.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1380 6.4e-05 4096 130 8445 293888 49.3048 59.3872 9856.15 1776.79 11741.8 11742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1430 0.001024 4096 370 345 15936 3.25827 29.1021 104.904 137.317 137.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 0.000256 2048 250 825 71488 7.07325 111.21 209.777 328.104 328.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 560 6.4e-05 1024 160 495 159744 45.4039 13.484 107.747 418.033 584.879 585.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1800 0.000256 1024 420 1485 68864 4.50979 3.40582 116.982 104.676 229.679 229.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000512 1024 220 165 37056 1.67078 5.79286 52.5391 60.1126 60.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1800 0.000128 512 330 1230 142336 5.41814 3.41402 106.315 104.995 220.278 220.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 3.2e-05 4096 107 1770 399360 452.483 152.805 3806.89 4582.6 8995.17 8995.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 3.2e-05 1024 100 1065 516096 57.5869 26.8809 743.455 851.662 1679.79 1679.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 3.2e-05 4096 120 4920 385024 646.283 198.535 10174.5 5927.47 16947.4 16947.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1380 6.4e-05 4096 130 8445 293888 49.0644 59.2445 9776.26 1776.37 11661.1 11661.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1430 0.001024 4096 370 345 15912 3.25837 32.1556 105.733 141.201 141.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 0.000256 2048 250 825 71424 7.0656 125.034 211.455 343.594 343.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 560 6.4e-05 1024 160 495 156672 45.4321 13.5657 119.106 418.221 596.533 596.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1800 0.000256 1024 420 1485 69120 4.53862 3.42835 134.5 105.899 248.472 248.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000512 1024 220 165 37008 1.66912 6.60275 52.9395 61.2542 61.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1800 0.000128 512 330 1230 142272 5.42451 3.41606 125.452 105.863 240.292 240.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 3.2e-05 4096 107 1770 398592 453.199 153.209 4257.07 4623.01 9486.87 9487.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 3.2e-05 1024 100 1065 516096 57.6877 26.9414 847.78 845.583 1778.19 1778.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 3.2e-05 4096 120 4920 384768 647.002 198.892 11604.6 5977.68 18428.8 18429.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1380 6.4e-05 4096 130 8445 293904 49.2305 59.377 11334.9 1792.08 13235.7 13235.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1430 0.001024 4096 370 345 15920 3.25827 31.6764 104.896 139.885 139.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 0.000256 2048 250 825 71440 7.05488 122.932 209.674 339.707 339.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 560 6.4e-05 1024 160 495 163840 45.0797 13.749 121.956 419.378 600.38 600.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1800 0.000256 1024 420 1485 68800 4.51059 3.40883 131.379 104.601 244.01 244.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000512 1024 220 165 37040 1.67299 6.43277 52.5324 60.682 60.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1800 0.000128 512 330 1230 142080 5.42611 3.41405 122.764 104.986 236.726 236.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 3.2e-05 4096 107 1770 399360 452.152 152.988 4152.62 4580.72 9338.88 9339.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 3.2e-05 1024 100 1065 517120 57.4443 26.9159 831.241 838.639 1754.44 1754.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 3.2e-05 4096 120 4920 386560 643.796 198.596 11368.8 5910.59 18122.4 18122.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1380 6.4e-05 4096 130 8445 293760 49.066 59.3466 11030.7 1777.02 12916.3 12916.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1430 0.001024 4096 370 345 15840 3.24608 33.2349 104.465 141.001 141.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 0.000256 2048 250 825 71424 7.05728 130.896 209.499 347.498 347.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 560 6.4e-05 1024 160 495 153600 45.409 13.319 122.589 412.192 593.724 593.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1800 0.000256 1024 420 1485 68736 4.5033 3.40787 139.886 104.793 252.695 252.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000512 1024 220 165 36960 1.66323 6.89811 52.4018 61.0065 61.0611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1800 0.000128 512 330 1230 142080 5.40384 3.4104 130.968 104.74 244.659 244.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 3.2e-05 4096 107 1770 396288 453.19 153.001 4390.47 4583.72 9580.78 9581.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 3.2e-05 1024 100 1065 516096 57.3707 26.8616 883.796 836.649 1804.88 1805.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 3.2e-05 4096 120 4920 384000 644.632 198.11 11998.7 5953.55 18795.6 18796.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1380 6.4e-05 4096 130 8445 293952 48.9574 59.2773 11732 1775.79 13616.2 13616.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1430 0.001024 4096 370 345 15900 3.2545 34.0386 104.902 142.246 142.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 0.000256 2048 250 825 71400 7.05747 129.735 209.646 346.479 346.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 560 6.4e-05 1024 160 495 153600 45.56 13.4635 121.581 412.58 593.396 593.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1800 0.000256 1024 420 1485 68800 4.53603 3.42016 138.832 104.959 251.85 251.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000512 1024 220 165 37000 1.6673 6.80518 52.5108 61.0275 61.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1800 0.000128 512 330 1230 141600 5.45258 3.41411 130.025 104.897 243.923 244.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 3.2e-05 4096 107 1770 396800 454.811 153.52 4359.63 4570.77 9539.12 9539.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 3.2e-05 1024 100 1065 515200 57.7596 26.9599 876.291 837.69 1798.89 1799.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 3.2e-05 4096 120 4920 384000 648.023 199.012 11929.8 5928.67 18706.1 18706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1380 6.4e-05 4096 130 8445 293800 49.2922 59.4268 11677 1778.09 13564 13564.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1430 0.001024 4096 370 345 15904 3.2583 34.0091 104.902 142.223 142.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 0.000256 2048 250 825 71344 7.06317 130.636 209.352 347.096 347.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 560 6.4e-05 1024 160 495 157696 45.11 13.3645 125.622 413.618 597.924 598.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1800 0.000256 1024 420 1485 68992 4.51728 3.41606 140.354 104.819 253.214 253.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000512 1024 220 165 36960 1.66646 6.90429 52.4274 61.0404 61.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1800 0.000128 512 330 1230 141568 5.4159 3.41405 130.524 104.758 244.245 244.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 3.2e-05 4096 107 1770 397824 452.482 152.92 4420.4 4576.52 9602.71 9603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 3.2e-05 1024 100 1065 516096 57.4718 26.8967 884.08 836.592 1805.24 1805.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 3.2e-05 4096 120 4920 383488 645.972 197.909 12022.2 5952.59 18819.2 18819.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1380 6.4e-05 4096 130 8445 293664 49.0211 59.3287 11777.4 1775.92 13661.8 13662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1430 0.001024 4096 370 345 15840 3.24579 33.5744 104.618 141.493 141.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 0.000256 2048 250 825 71400 7.1047 128.131 209.553 344.833 344.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 560 6.4e-05 1024 160 495 153600 45.56 13.3425 120.139 412.317 591.571 591.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1800 0.000256 1024 420 1485 68640 4.52458 3.4151 136.89 104.594 249.534 249.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000512 1024 220 165 36960 1.67088 6.74822 52.4452 60.9091 60.9639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1800 0.000128 512 330 1230 141120 5.42906 3.41741 127.669 104.52 241.173 241.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 3.2e-05 4096 107 1770 395520 453.896 153.03 4335.77 4582.52 9525.62 9525.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 3.2e-05 1024 100 1065 514560 57.4266 26.8736 865.584 834.631 1784.71 1784.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 3.2e-05 4096 120 4920 384000 644.298 198.491 11896.6 5893.87 18633.9 18634.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1380 6.4e-05 4096 130 8445 293760 49.1812 59.3572 11664.3 1775.92 13548.9 13549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1430 0.001024 4096 370 345 15872 3.25632 32.0369 104.889 140.237 140.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 0.000256 2048 250 825 71424 7.09632 122.928 209.746 339.817 339.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 560 6.4e-05 1024 160 495 155648 45.9434 13.4842 116.778 418.043 594.466 594.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1800 0.000256 1024 420 1485 68608 4.50778 3.4185 131.166 104.743 243.949 244.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1970 0.000512 1024 220 165 36992 1.66742 6.49197 52.526 60.7293 60.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1800 0.000128 512 330 1230 141312 5.41594 3.41114 122.435 104.67 236.069 236.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 3.2e-05 4096 107 1770 397312 451.525 152.568 4177.12 4570.91 9352.53 9352.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 3.2e-05 1024 100 1065 512000 57.6283 26.8313 826.786 835.822 1747.28 1747.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 3.2e-05 4096 120 4920 380928 648.559 197.698 11304.7 5938.41 18090 18090.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1380 6.4e-05 4096 130 8445 293888 48.9907 59.2871 11158.6 1776.78 13043.8 13044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1430 0.001024 4096 370 345 15744 3.24573 34.6482 104.472 142.419 142.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 0.000256 2048 250 825 71232 7.05347 143.815 209.259 360.172 360.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 560 6.4e-05 1024 160 495 147456 46.3236 13.3199 130.021 412.373 602.253 602.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1800 0.000256 1024 420 1485 68352 4.50509 3.40787 153.085 104.417 265.522 265.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1970 0.000512 1024 220 165 36864 1.66627 7.66506 52.4169 61.7899 61.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1800 0.000128 512 330 1230 141312 5.39165 3.40557 143.639 104.296 256.866 256.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 3.2e-05 4096 107 1770 393216 453.146 152.585 4785.12 4569.51 9960.74 9961.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 3.2e-05 1024 100 1065 509952 57.4414 26.7252 957.786 832.58 1874.73 1874.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 3.2e-05 4096 120 4920 380928 645.089 197.141 13030.8 5902.41 19776 19776.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1380 6.4e-05 4096 130 8445 293760 49.0028 59.2808 12843.9 1775.75 14728.1 14728.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1430 0.001024 4096 370 345 15800 3.25494 36.8169 104.825 144.951 145.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 0.000256 2048 250 825 71200 7.05126 143.835 209.198 360.126 360.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 560 6.4e-05 1024 160 495 153600 45.5505 13.3464 135.371 412.374 606.856 607.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1800 0.000256 1024 420 1485 68000 4.53226 3.41654 153.553 104.467 266.075 266.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000512 1024 220 165 36800 1.6616 7.57174 52.341 61.6183 61.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1800 0.000128 512 330 1230 140800 5.43414 3.41635 144.664 104.348 257.996 258.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 3.2e-05 4096 107 1770 390400 456.977 153.636 4781.5 4586.6 9979.1 9979.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 3.2e-05 1024 100 1065 512000 57.4223 26.8001 964.462 832.964 1881.83 1881.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 3.2e-05 4096 120 4920 377600 653.849 198.953 13067.2 5942.24 19862.8 19863.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1380 6.4e-05 4096 130 8445 293200 49.1814 59.3859 12991.8 1776.65 14877.1 14877.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1430 0.001024 4096 370 345 15616 3.2375 33.7662 104.124 141.18 141.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 0.000256 2048 250 825 71168 7.17398 131.539 209.246 348.003 348.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 560 6.4e-05 1024 160 495 147456 47.2048 13.871 118.616 417.904 597.81 597.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1800 0.000256 1024 420 1485 68608 4.51936 3.40826 140.354 104.833 253.222 253.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1970 0.000512 1024 220 165 36864 1.6696 7.02691 52.4882 61.2309 61.2864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1800 0.000128 512 330 1230 141312 5.42141 3.41536 131.367 104.675 245.012 245.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 3.2e-05 4096 107 1770 393216 454.421 153.198 4410.72 4572.4 9591.14 9591.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 3.2e-05 1024 100 1065 507904 58.0932 26.8424 874.593 835.443 1795.16 1795.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 3.2e-05 4096 120 4920 376832 657.906 198.675 11922.3 5979.92 18759.3 18759.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1380 6.4e-05 4096 130 8445 293376 48.9001 59.1993 11861.2 1774.29 13743.8 13743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1430 0.001024 4096 370 340 16032 3.26765 46.293 104.885 154.498 154.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1590 0.000256 2048 250 840 71392 7.0615 200.727 209.583 417.413 417.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 560 6.4e-05 1024 160 500 153600 46.3904 13.4821 171.399 417.628 649.117 649.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1800 0.000256 1024 420 1480 69120 4.51818 3.44102 106.098 104.883 219.045 219.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1970 0.000512 1024 220 160 37152 1.66653 9.53747 52.5 63.7441 63.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1800 0.000128 512 330 1240 142080 5.41789 3.4111 99.9824 104.874 213.813 213.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 520 3.2e-05 4096 107 1780 397312 454.867 153.134 6479.59 4570.26 11658.2 11658.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 3.2e-05 1024 100 1080 515072 57.7602 26.8756 679.995 837.955 1602.78 1602.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 520 3.2e-05 4096 120 4920 386048 644.39 198.454 9286.16 5910.74 16040.3 16040.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1380 6.4e-05 4096 130 8460 293952 48.9781 59.3053 9068.87 1775.56 10952.9 10953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1430 0.001024 4096 370 340 16000 3.26048 50.8078 104.74 158.862 158.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 0.000256 2048 250 840 71400 7.08422 114.437 209.58 331.146 331.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 560 6.4e-05 1024 160 500 153600 46.6328 13.5291 180.122 418.923 659.416 659.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1800 0.000256 1024 420 1480 69120 4.54442 3.42221 120.062 104.874 233.012 233.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1970 0.000512 1024 220 160 37120 1.66515 10.7459 52.4636 64.9199 64.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1800 0.000128 512 330 1240 142080 5.44173 3.42221 113.174 104.859 227.029 227.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 520 3.2e-05 4096 107 1780 396800 456.145 153.691 7069.14 4573.08 12252.5 12252.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 3.2e-05 1024 100 1080 515840 57.7591 26.9496 769.874 837.697 1692.47 1692.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 520 3.2e-05 4096 120 4920 386560 645.113 198.763 10464.8 5904.26 17213.5 17214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1380 6.4e-05 4096 130 8460 293920 49.2103 59.3364 10195.5 1775.16 12079.4 12079.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1430 0.001024 4096 370 340 15984 3.26518 44.7589 104.792 152.867 152.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 0.000256 2048 250 840 71376 7.05722 106.385 209.738 323.223 323.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 560 6.4e-05 1024 160 500 150528 46.473 13.4647 96.2041 416.583 572.938 573.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1800 0.000256 1024 420 1480 68928 4.51792 3.41434 111.4 104.816 224.253 224.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1970 0.000512 1024 220 160 37104 1.66707 9.53539 52.4981 63.742 63.7978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1800 0.000128 512 330 1240 141696 5.42502 3.41402 104.52 104.797 218.287 218.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 3.2e-05 4096 107 1780 396288 454.56 153.182 3544.33 4587.42 8739.89 8740.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 3.2e-05 1024 100 1080 514560 57.7902 26.9038 710.443 837.109 1632.44 1632.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 3.2e-05 4096 120 4920 385536 644.196 198.42 9686.17 5906.28 16435.7 16436.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1380 6.4e-05 4096 130 8460 293856 49.0456 59.3064 9461.9 1776.96 11347.4 11347.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1430 0.001024 4096 370 340 15960 3.25494 27.4656 104.702 135.477 135.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 0.000256 2048 250 840 71344 7.04781 108.495 209.667 325.256 325.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 560 6.4e-05 1024 160 500 154112 46.4747 13.5249 101.11 418.645 579.972 580.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1800 0.000256 1024 420 1480 68992 4.52966 3.41622 113.353 104.822 226.227 226.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000512 1024 220 160 37128 1.67101 5.44486 52.5364 59.6929 59.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1800 0.000128 512 330 1240 142016 5.4321 3.41936 106.84 104.803 220.631 220.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 3.2e-05 4096 107 1780 396032 455.761 153.386 3623.66 4569.62 8802.83 8803.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 3.2e-05 1024 100 1080 514304 57.8833 26.9235 721.029 838.907 1644.95 1645.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 3.2e-05 4096 120 4920 385280 645.843 198.607 9803.39 5922.08 16570.5 16571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1380 6.4e-05 4096 130 8460 293888 49.1807 59.3629 9599.13 1776.74 11484.6 11484.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1430 0.001024 4096 370 340 16000 3.26861 27.3388 104.884 135.545 135.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 0.000256 2048 250 840 71360 7.05792 109.848 209.582 326.531 326.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 560 6.4e-05 1024 160 500 151552 46.5184 13.5913 100.173 417.678 578.179 578.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1800 0.000256 1024 420 1480 68864 4.50976 3.40912 112.459 104.586 225.07 225.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000512 1024 220 160 37120 1.66912 5.51843 52.4979 59.7265 59.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1800 0.000128 512 330 1240 141824 5.4271 3.41402 103.037 104.898 216.91 217.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 3.2e-05 4096 107 1780 397312 454.496 153.158 3675.68 4589.88 8873.59 8873.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 3.2e-05 1024 100 1080 514048 57.761 26.8775 723.082 837.888 1645.8 1645.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 3.2e-05 4096 120 4920 385024 646.073 198.584 9820.35 5953.69 16619.3 16619.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1380 6.4e-05 4096 130 8460 293760 49.0836 59.2694 9456.1 1775.57 11340.2 11340.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1430 0.001024 4096 370 340 15984 3.26451 33.6174 104.931 141.865 141.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 0.000256 2048 250 840 71352 7.05946 134.525 209.758 351.389 351.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 560 6.4e-05 1024 160 500 147456 46.7218 13.398 120.374 414.599 595.305 595.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1800 0.000256 1024 420 1480 69120 4.52925 3.42598 141.705 104.984 254.75 254.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000512 1024 220 160 37080 1.66765 6.76659 52.5076 60.9849 61.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1800 0.000128 512 330 1240 141696 5.42893 3.41606 132.955 104.947 246.881 246.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 3.2e-05 4096 107 1780 396288 455.518 153.643 4441.87 4577.3 9628.71 9629.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 3.2e-05 1024 100 1080 513792 57.8582 26.946 895.267 838.161 1818.42 1818.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 3.2e-05 4096 120 4920 384768 646.805 198.89 12137.9 5943.01 18927.2 18927.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1380 6.4e-05 4096 130 8460 293760 49.1976 59.3585 11861 1790.9 13760.6 13760.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1430 0.001024 4096 370 340 15840 3.25261 23.7466 104.546 131.594 131.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 0.000256 2048 250 840 71280 7.05536 93.7414 209.763 310.602 310.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 560 6.4e-05 1024 160 500 138240 47.1549 14.1798 78.8771 408.519 548.941 549.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1800 0.000256 1024 420 1480 68544 4.5137 3.41219 98.2652 104.698 211 211.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 1970 0.000512 1024 220 160 37008 1.6672 11.6101 52.5007 65.8223 65.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1800 0.000128 512 330 1240 140544 5.42115 3.40806 92.1398 104.617 205.716 205.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 3.2e-05 4096 107 1780 391680 456.373 153.657 3048.16 4597.25 8255.82 8256.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 3.2e-05 1024 100 1080 511488 57.6325 26.8348 619.589 835.293 1539.54 1539.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 3.2e-05 4096 120 4920 382464 643.848 197.653 8365.72 5914.81 15122.6 15123.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1380 6.4e-05 4096 130 8460 293472 49.1215 59.356 8219.64 1778.23 10106.5 10106.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1430 0.001024 4096 370 340 15920 3.2568 33.4252 104.643 141.375 141.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 0.000256 2048 250 840 71360 7.0697 128.677 209.818 345.607 345.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 560 6.4e-05 1024 160 500 153600 46.5083 13.5117 120.305 419.453 599.984 600.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1800 0.000256 1024 420 1480 68800 4.50099 3.68269 135.442 104.623 248.355 248.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000512 1024 220 160 37040 1.66397 6.47222 52.4617 60.6409 60.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1800 0.000128 512 330 1240 142080 5.42157 3.41654 128.242 105.002 242.217 242.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 3.2e-05 4096 107 1780 396800 454.582 153.549 4291.3 4577.88 9477.7 9478.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 3.2e-05 1024 100 1080 514560 57.669 26.9205 864.326 838.581 1787.69 1787.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 3.2e-05 4096 120 4920 386560 643.55 198.586 11827.3 5911.78 18581.8 18582.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1380 6.4e-05 4096 130 8460 293760 48.9669 59.315 11513.9 1777.38 13399.7 13399.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1430 0.001024 4096 370 340 15840 3.25427 22.9464 105.55 131.803 131.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 0.000256 2048 250 840 71200 7.0544 90.4764 211.415 308.988 309.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 560 6.4e-05 1024 160 500 143360 46.8755 13.3178 78.7534 416.255 555.406 555.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1800 0.000256 1024 420 1480 68480 4.48886 3.39565 94.9869 105.194 208.17 208.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000512 1024 220 160 36960 1.66912 4.63981 52.9118 59.2616 59.3203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1800 0.000128 512 330 1240 140800 5.37453 3.40243 89.292 105.106 203.305 203.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 3.2e-05 4096 107 1780 394240 456.402 154.08 2975.1 4650.32 8236.27 8236.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 3.2e-05 1024 100 1080 512000 57.801 26.9373 600.554 845.992 1531.47 1531.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 3.2e-05 4096 120 4920 384000 646.643 198.761 8171.5 5991.54 15009 15009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1380 6.4e-05 4096 130 8460 293760 48.9858 59.3186 7992.81 1793.61 9894.88 9895.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1430 0.001024 4096 370 340 15936 3.26042 31.031 104.798 139.144 139.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 0.000256 2048 250 840 71328 7.1016 120.718 209.758 337.622 337.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 560 6.4e-05 1024 160 500 147456 46.2476 13.3185 108.198 412.558 580.536 580.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1800 0.000256 1024 420 1480 68736 4.51149 3.41331 127.01 104.887 239.924 240.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000512 1024 220 160 37056 1.66304 6.07632 52.4977 60.279 60.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1800 0.000128 512 330 1240 141312 5.41885 3.40986 119.173 104.833 232.966 233.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 3.2e-05 4096 107 1780 396288 453.39 152.994 4034.29 4569.13 9210.19 9210.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 3.2e-05 1024 100 1080 513024 57.6946 26.8628 807.898 837.158 1729.8 1729.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 3.2e-05 4096 120 4920 384000 644.665 198.126 11001.4 5922.22 17766.9 17767.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1380 6.4e-05 4096 130 8460 293760 49.0226 59.3268 10821.1 1778.07 12707.6 12707.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1430 0.001024 4096 370 340 15744 3.24861 21.8498 104.214 129.363 129.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 0.000256 2048 250 840 71232 7.0615 86.9482 209.611 303.666 303.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 560 6.4e-05 1024 160 500 147456 46.3099 13.3222 77.8285 412.411 550.088 550.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1800 0.000256 1024 420 1480 68352 4.49706 3.40166 90.9083 104.43 203.343 203.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000512 1024 220 160 36864 1.6649 4.40845 52.3345 58.4507 58.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1800 0.000128 512 330 1240 139776 5.42016 3.40582 84.6705 104.305 197.936 198.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 3.2e-05 4096 107 1780 393216 453.11 152.56 2854.04 4569.92 8030.02 8030.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 3.2e-05 1024 100 1080 509952 57.4374 26.7361 573.633 844.485 1502.49 1502.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 3.2e-05 4096 120 4920 380928 645.081 197.104 7758.87 5903.17 14504.8 14505.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1380 6.4e-05 4096 130 8460 293376 49.1284 59.359 7661.61 1778 9548.25 9548.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1430 0.001024 4096 370 340 15900 3.25395 31.6397 104.645 139.593 139.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 0.000256 2048 250 840 71300 7.0615 126.12 209.713 342.935 342.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 560 6.4e-05 1024 160 500 147200 46.4612 13.3597 113.402 412.625 586.063 586.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1800 0.000256 1024 420 1480 68800 4.5441 3.41811 133.068 104.969 246.105 246.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000512 1024 220 160 37000 1.66864 6.4 52.4354 60.5473 60.6055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1800 0.000128 512 330 1240 141600 5.44784 3.41811 124.975 104.911 238.887 239.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 3.2e-05 4096 107 1780 396800 454.717 153.524 4202.13 4590.35 9413.37 9413.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 3.2e-05 1024 100 1080 515200 57.7533 26.9934 845.888 837.836 1768.66 1768.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 3.2e-05 4096 120 4920 384000 648.079 199.101 11459.4 5929.05 18236.2 18236.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1380 6.4e-05 4096 130 8460 293800 49.3272 59.4108 11215.9 1778.37 13103.1 13103.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1430 0.001024 4096 370 340 15800 3.2585 22.3858 104.629 130.326 130.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 0.000256 2048 250 840 71200 7.07555 89.5304 209.697 306.35 306.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 560 6.4e-05 1024 160 500 140800 47.4572 13.4503 76.6803 412.711 550.515 550.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1800 0.000256 1024 420 1480 68000 4.53162 3.41197 92.8604 104.55 205.463 205.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000512 1024 220 160 36800 1.65888 4.51862 52.2975 58.5182 58.5789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1800 0.000128 512 330 1240 140800 5.42438 3.41811 88.0015 104.434 201.412 201.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 3.2e-05 4096 107 1780 390400 456.838 153.631 2906.62 4591.04 8108.51 8108.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 3.2e-05 1024 100 1080 512000 57.4187 26.8 593.67 833.706 1511.81 1511.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 3.2e-05 4096 120 4920 377600 653.824 198.978 7886.23 5947.38 14687 14687.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1380 6.4e-05 4096 130 8460 293200 49.2383 59.3971 7848 1778.17 9734.96 9735.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1430 0.001024 4096 370 340 15904 3.25712 39.4312 104.71 147.45 147.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 0.000256 2048 250 840 71232 7.06045 161.776 209.523 378.405 378.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 560 6.4e-05 1024 160 500 150528 46.1175 13.3663 147.587 413.924 621.211 621.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1800 0.000256 1024 420 1480 68992 4.51046 3.41437 169.37 104.894 282.299 282.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000512 1024 220 160 37072 1.67187 8.05888 52.5393 62.3142 62.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1800 0.000128 512 330 1240 141568 5.41872 3.41322 159.075 104.837 272.884 273.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 3.2e-05 4096 107 1780 394240 455.257 153.662 5299.25 4599.24 10507.8 10508.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 3.2e-05 1024 100 1080 512512 57.7755 26.902 1067.6 837.102 1989.59 1989.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 3.2e-05 4096 120 4920 383488 645.716 197.868 14452.5 5927.13 21223.8 21224.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1380 6.4e-05 4096 130 8460 293664 49.1045 59.3433 14173 1777.21 16058.9 16059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1430 0.001024 4096 370 340 15680 3.25024 25.7163 104.126 133.143 133.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 0.000256 2048 250 840 71008 7.04182 104.874 209.26 321.22 321.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 560 6.4e-05 1024 160 500 143360 45.7717 13.2362 92.0051 404.534 555.757 555.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1800 0.000256 1024 420 1480 68096 4.46874 3.3792 109.741 103.867 221.564 221.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1970 0.000512 1024 220 160 36960 1.67075 5.39069 52.5454 59.6493 59.7036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1800 0.000128 512 330 1240 141568 5.41542 3.40992 105.411 104.939 219.306 219.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 520 3.2e-05 4096 107 1780 394240 454.451 153.489 3502.82 4601.28 8712.44 8712.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 3.2e-05 1024 100 1080 508928 58.1122 26.8747 697.823 837.422 1620.42 1620.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 520 3.2e-05 4096 120 4920 379904 653.548 198.19 9468.69 5968.89 16289.9 16290.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1380 6.4e-05 4096 130 8460 293440 49.0511 59.3986 9347.69 1779.97 11236.3 11236.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1430 0.001024 4096 370 340 15840 3.2463 38.5618 104.332 146.191 146.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 0.000256 2048 250 840 71280 7.14138 154.677 209.516 371.38 371.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 560 6.4e-05 1024 160 500 145920 46.6539 13.349 136.945 412.239 609.41 609.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1800 0.000256 1024 420 1480 68640 4.52746 3.41245 161.564 104.569 274.181 274.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000512 1024 220 160 36960 1.66502 7.79571 52.3592 61.8629 61.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1800 0.000128 512 330 1240 141120 5.42275 3.4169 152.844 104.499 266.321 266.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 3.2e-05 4096 107 1780 391680 457.358 153.839 5069.69 4593.14 10274.4 10274.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 3.2e-05 1024 100 1080 510720 57.8199 26.8699 1022.09 834.608 1941.59 1941.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 3.2e-05 4096 120 4920 384000 643.95 198.524 13955.3 5892.77 20691.1 20691.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1380 6.4e-05 4096 130 8460 293760 49.189 59.3501 13678.1 1775.3 15562.1 15562.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1430 0.001024 4096 370 340 15600 3.2344 25.9974 103.657 132.94 132.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 0.000256 2048 250 840 71040 7.08806 104.912 209.138 321.182 321.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 560 6.4e-05 1024 160 500 138240 47.756 13.3388 88.4816 412.304 562.095 562.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1800 0.000256 1024 420 1480 68160 4.52995 3.41402 109.126 104.709 221.884 221.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000512 1024 220 160 36720 1.64864 5.33472 52.1826 59.2079 59.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1800 0.000128 512 330 1240 140160 5.44749 3.41606 102.542 104.563 216.099 216.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 3.2e-05 4096 107 1780 391680 456.646 153.804 3434.07 4593.53 8638.42 8638.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 3.2e-05 1024 100 1080 506880 58.1371 26.8534 686.496 834.371 1606.05 1606.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 3.2e-05 4096 120 4920 384000 643.276 197.317 9439.11 5892.98 16173.3 16173.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1380 6.4e-05 4096 130 8460 293280 49.0961 59.3676 9209.24 1776.12 11094 11094.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1430 0.001024 4096 370 340 15872 3.2551 37.2183 104.559 145.087 145.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 0.000256 2048 250 840 71296 7.0953 150.176 209.609 366.924 366.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 560 6.4e-05 1024 160 500 147456 47.1833 13.6801 134.389 417.812 613.277 613.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1800 0.000256 1024 420 1480 68608 4.50765 3.40794 156.464 104.689 269.175 269.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000512 1024 220 160 36992 1.66326 7.63286 52.4273 61.7675 61.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1800 0.000128 512 330 1240 141312 5.41379 3.41402 148.76 104.614 262.336 262.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 3.2e-05 4096 107 1780 393216 454.56 153.179 4961.52 4571.88 10141.5 10141.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 3.2e-05 1024 100 1080 512000 57.6048 26.8284 993.456 835.357 1913.44 1913.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 3.2e-05 4096 120 4920 380928 648.208 197.669 13494.9 5934.94 20276.3 20276.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1380 6.4e-05 4096 130 8460 293632 48.9738 59.3284 13337.5 1777.16 15223.1 15223.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1430 0.001024 4096 370 340 15616 3.23798 25.9096 103.95 133.151 133.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 0.000256 2048 250 840 71168 7.05738 100.958 209.779 317.835 317.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 560 6.4e-05 1024 160 500 147456 47.2224 13.4885 90.5366 418.309 569.767 569.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1800 0.000256 1024 420 1480 68608 4.52198 3.41197 105.351 104.939 218.328 218.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000512 1024 220 160 36864 1.6655 5.17152 52.4571 59.3396 59.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1800 0.000128 512 330 1240 141312 5.41114 3.41389 99.4478 104.781 213.192 213.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 520 3.2e-05 4096 107 1780 393216 454.371 153.214 3327.32 4595.94 8531.22 8531.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 3.2e-05 1024 100 1080 507904 58.1217 26.8268 661.208 848.159 1594.5 1594.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 520 3.2e-05 4096 120 4920 376832 657.723 198.721 8947.84 5993.12 15798 15798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1380 6.4e-05 4096 130 8460 292864 49.0988 59.3529 8879.28 1778.57 10766.5 10766.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1430 0.001024 4096 370 340 15744 3.25341 33.022 104.293 140.623 140.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 0.000256 2048 250 840 71232 7.07789 130.742 209.753 347.617 347.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 560 6.4e-05 1024 160 500 147456 46.3338 13.3159 117.539 412.692 590.093 590.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1800 0.000256 1024 420 1480 68352 4.50864 3.41056 136.54 104.505 249.077 249.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000512 1024 220 160 36864 1.66038 6.6072 52.3691 60.6799 60.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1800 0.000128 512 330 1240 139776 5.42397 3.40611 127.641 104.385 240.997 241.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 3.2e-05 4096 107 1780 393216 452.997 152.619 4345.39 4573.02 9524.42 9524.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 3.2e-05 1024 100 1080 509952 57.43 26.7346 862.508 833.35 1780.22 1780.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 3.2e-05 4096 120 4920 380928 645.184 197.115 11857.6 5907.32 18607.9 18608.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1380 6.4e-05 4096 130 8460 293376 49.1388 59.373 11683.3 1779.19 13571.1 13571.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1430 0.001024 4096 370 340 15360 3.21882 21.3656 103.258 127.894 127.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 0.000256 2048 250 840 71040 7.20282 92.3218 209.758 309.325 309.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 560 6.4e-05 1024 160 500 122880 47.2698 13.163 69.578 396.462 526.681 526.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1800 0.000256 1024 420 1480 67584 4.46483 3.37715 95.4285 103.731 207.107 207.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000512 1024 220 160 36480 1.64656 4.78003 52.1149 58.583 58.6383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1800 0.000128 512 330 1240 138240 5.38733 3.396 89.0996 103.481 201.5 201.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 3.2e-05 4096 107 1780 380928 457.569 152.648 2931.15 4555.88 8097.64 8097.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 3.2e-05 1024 100 1080 503808 56.9688 26.442 602.687 826.124 1512.42 1512.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 3.2e-05 4096 120 4920 368640 656.777 197.033 7951.18 5943.48 14749 14749.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1380 6.4e-05 4096 130 8460 292608 49.0516 59.4904 8057.58 1781.17 9947.45 9947.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1430 0.001024 4096 370 340 15800 3.25843 34.17 104.642 142.123 142.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 0.000256 2048 250 840 71200 7.05536 135.612 209.726 352.439 352.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 560 6.4e-05 1024 160 500 140800 47.4508 13.3465 116.593 412.751 590.353 590.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1800 0.000256 1024 420 1480 68000 4.52557 3.41021 141.772 104.565 254.386 254.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000512 1024 220 160 36800 1.6537 6.83277 52.3004 60.8303 60.8859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1800 0.000128 512 330 1240 140800 5.42845 3.41603 134.324 104.439 247.748 247.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 3.2e-05 4096 107 1780 390400 456.98 153.661 4418.75 4577.03 9606.81 9607.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 3.2e-05 1024 100 1080 512000 57.4274 26.7962 900.993 833.732 1819.14 1819.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 3.2e-05 4096 120 4920 377600 654.033 198.954 12012.8 5947.89 18814.3 18814.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1380 6.4e-05 4096 130 8460 293200 49.2496 59.3869 11878.7 1778.26 13765.8 13765.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1430 0.001024 4096 370 340 15600 3.25594 24.9098 104.539 132.758 132.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 0.000256 2048 250 840 70800 7.03693 96.0655 208.983 312.13 312.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 560 6.4e-05 1024 160 500 128000 49.3679 13.3489 75.7913 412.619 551.334 551.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1800 0.000256 1024 420 1480 67200 4.48166 3.37866 101.636 103.66 213.262 213.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.000512 1024 220 160 36400 1.64394 4.84253 51.9823 58.5076 58.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1800 0.000128 512 330 1240 137600 5.40038 3.40147 94.4516 103.409 206.798 206.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 3.2e-05 4096 107 1780 384000 454.822 152.74 3102.74 4555.01 8265.69 8265.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 3.2e-05 1024 100 1080 499200 57.6753 26.4758 630.937 824.597 1539.87 1540.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 3.2e-05 4096 120 4920 371200 651.622 196.75 8524.4 5910.94 15284.3 15284.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1380 6.4e-05 4096 130 8460 292800 49.1477 59.5226 8610.76 1781.02 10500.6 10500.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1430 0.001024 4096 370 336 16064 3.26048 43.9748 104.933 152.222 152.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1590 0.000256 2048 250 840 71392 7.0656 194.821 209.777 411.706 411.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 560 6.4e-05 1024 160 504 155648 45.9609 13.658 157.291 418.017 635.139 635.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1800 0.000256 1024 420 1488 68992 4.5225 3.41754 105.645 104.984 218.689 218.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1970 0.000512 1024 220 168 37056 1.67104 9.66656 52.5455 63.9274 63.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1800 0.000128 512 330 1248 142080 5.41088 3.40842 100.232 104.971 214.159 214.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 520 3.2e-05 4096 107 1776 399360 452.725 152.792 6317.75 4563.48 11487.2 11487.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 3.2e-05 1024 100 1080 514048 57.8164 26.878 671.796 838.606 1595.3 1595.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 520 3.2e-05 4096 120 4920 385024 645.469 198.479 9171.88 5927.19 15943.6 15944.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1380 6.4e-05 4096 130 8448 294016 49.031 59.265 8978.49 1776.86 10863.8 10864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1430 0.001024 4096 370 336 16040 3.25837 44.2676 104.754 152.333 152.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 0.000256 2048 250 840 71400 7.07357 106.166 209.619 322.904 322.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 560 6.4e-05 1024 160 504 156160 46.3095 13.5292 160.633 419.002 639.691 639.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1800 0.000256 1024 420 1488 68960 4.5496 3.42685 111.749 104.892 224.721 224.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1970 0.000512 1024 220 168 37040 1.66707 9.89184 52.4938 64.095 64.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1800 0.000128 512 330 1248 142080 5.4321 3.41578 105.857 104.877 219.713 219.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 3.2e-05 4096 107 1776 399360 454.173 153.131 6313.47 4560.06 11481.2 11481.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 3.2e-05 1024 100 1080 514560 57.9845 26.9462 711.687 837.838 1634.65 1634.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 3.2e-05 4096 120 4920 385280 647.368 198.923 9653.23 5918.93 16419.1 16419.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1380 6.4e-05 4096 130 8448 293920 49.2155 59.3704 9425.4 1775.39 11309.5 11309.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1430 0.001024 4096 370 336 16032 3.25946 26.2708 104.852 134.436 134.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 0.000256 2048 250 840 71376 7.05741 104.744 209.784 321.629 321.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 560 6.4e-05 1024 160 504 153600 46.0853 13.4513 96.9083 416.68 573.338 573.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1800 0.000256 1024 420 1488 68928 4.51981 3.41283 110.387 104.835 223.267 223.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1970 0.000512 1024 220 168 37008 1.67117 10.3189 52.5055 64.5376 64.5939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1800 0.000128 512 330 1248 141696 5.41776 3.41306 104.662 104.821 218.446 218.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 3.2e-05 4096 107 1776 397824 452.843 152.936 3505.96 4580.28 8692.41 8692.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 3.2e-05 1024 100 1080 513024 57.881 27.0042 699.301 837.407 1621.79 1621.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 3.2e-05 4096 120 4920 384000 646.315 198.609 9479.09 5922.13 16246.7 16247.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1380 6.4e-05 4096 130 8448 293952 49.0461 59.289 9294.15 1776.84 11179.5 11179.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1430 0.001024 4096 370 336 15936 3.25146 46.2664 104.485 154.056 154.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 0.000256 2048 250 840 71328 7.14342 67.1355 209.571 283.894 283.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 560 6.4e-05 1024 160 504 147456 46.402 13.3152 146.271 412.192 618.39 618.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1800 0.000256 1024 420 1488 68736 4.51379 3.41197 71.0252 104.794 183.847 183.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1970 0.000512 1024 220 168 36960 1.66912 10.3117 52.4452 64.4675 64.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1800 0.000128 512 330 1248 141312 5.42739 3.40893 68.1184 104.746 181.827 181.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 520 3.2e-05 4096 107 1776 396288 454.348 152.983 6275.65 4566.1 11449.5 11449.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 3.2e-05 1024 100 1080 513024 57.7325 26.858 451.654 836.502 1372.93 1373.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 520 3.2e-05 4096 120 4920 384000 644.939 198.148 6122.2 5916.99 12882.8 12883.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1380 6.4e-05 4096 130 8448 293952 48.9646 59.2876 6016.38 1775.44 7900.22 7900.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1430 0.001024 4096 370 336 16016 3.25827 30.1364 104.707 138.155 138.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 0.000256 2048 250 840 71344 7.0513 120.797 209.513 337.407 337.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 560 6.4e-05 1024 160 504 154112 46.4686 13.5255 112.868 418.351 591.429 591.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1800 0.000256 1024 420 1488 68768 4.53133 3.41862 126.802 104.746 239.604 239.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1970 0.000512 1024 220 168 37016 1.66851 6.43446 52.4728 60.6181 60.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1800 0.000128 512 330 1248 141568 5.43712 3.4152 120.823 104.72 234.528 234.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 3.2e-05 4096 107 1776 397824 453.291 153.102 4067.69 4556.64 9231.11 9231.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 3.2e-05 1024 100 1080 512512 57.9138 26.923 805.089 836.603 1726.72 1726.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 3.2e-05 4096 120 4920 383488 647.906 198.879 10969 5922.04 17738.4 17738.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1380 6.4e-05 4096 130 8448 293888 49.1421 59.3288 10759.6 1775.34 12643.5 12643.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1430 0.001024 4096 370 336 15904 3.25206 55.9823 104.508 163.797 163.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 0.000256 2048 250 840 71232 7.05738 77.6049 209.564 294.27 294.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 560 6.4e-05 1024 160 504 150528 46.1322 13.3734 70.8465 414.021 544.581 544.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1800 0.000256 1024 420 1488 68544 4.52419 3.41206 80.5493 104.922 193.513 193.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1970 0.000512 1024 220 168 36960 1.67066 11.6654 52.5411 65.9198 65.9774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1800 0.000128 512 330 1248 141568 5.41734 3.41402 76.9539 104.862 190.782 190.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 3.2e-05 4096 107 1776 397824 452.34 152.918 2592.16 4580.94 7778.75 7779.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 3.2e-05 1024 100 1080 512512 57.7698 26.892 510.756 837.414 1433.02 1433.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 3.2e-05 4096 120 4920 383488 645.927 197.864 6912.17 5928.7 13685.3 13685.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1380 6.4e-05 4096 130 8448 293664 49.0108 59.3234 6772.99 1777.88 8659.36 8659.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1430 0.001024 4096 370 336 16000 3.2553 29.0959 104.755 137.159 137.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 0.000256 2048 250 840 71360 7.08013 117.834 209.757 334.717 334.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 560 6.4e-05 1024 160 504 155648 45.9288 13.4881 110.362 418.021 588.014 588.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1800 0.000256 1024 420 1488 68608 4.51379 3.40918 121.371 104.673 234.078 234.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1970 0.000512 1024 220 168 36992 1.6705 6.23373 52.4967 60.4446 60.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1800 0.000128 512 330 1248 141824 5.42864 3.41792 111.794 104.988 225.768 225.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 3.2e-05 4096 107 1776 399360 452.112 152.819 3970 4563.3 9138.65 9138.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 3.2e-05 1024 100 1080 514048 57.6943 26.882 771.946 838.572 1695.3 1695.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 3.2e-05 4096 120 4920 385024 645.631 198.554 10530.6 5927.11 17302.5 17303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1380 6.4e-05 4096 130 8448 293888 49.0111 59.2337 10128.8 1776.34 12013.5 12013.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1430 0.001024 4096 370 336 15872 3.24829 19.958 104.317 127.574 127.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 0.000256 2048 250 840 71296 7.16051 79.3272 209.576 296.107 296.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 560 6.4e-05 1024 160 504 155648 45.9317 13.4902 74.6237 417.744 552.004 552.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1800 0.000256 1024 420 1488 68608 4.51046 3.41091 80.5578 104.673 193.258 193.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1970 0.000512 1024 220 168 36864 1.66106 11.0559 52.3664 65.1269 65.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1800 0.000128 512 330 1248 141312 5.41741 3.41194 72.887 104.591 186.431 186.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 3.2e-05 4096 107 1776 397312 451.415 152.516 2640.55 4549.27 7794.13 7794.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 3.2e-05 1024 100 1080 512000 57.6086 26.9658 509.823 835.265 1429.85 1430.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 3.2e-05 4096 120 4920 380928 648.548 197.662 6808.38 5934.01 13589.2 13589.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1380 6.4e-05 4096 130 8448 293888 49.0041 59.2655 6519.16 1775.6 8403.18 8403.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1430 0.001024 4096 370 336 15984 3.25651 32.0061 104.72 140.034 140.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 0.000256 2048 250 840 71352 7.07856 128.342 209.771 345.236 345.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 560 6.4e-05 1024 160 504 152064 46.0756 13.443 118.369 414.707 592.81 592.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1800 0.000256 1024 420 1488 68832 4.53792 3.42016 135.767 104.994 248.825 248.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1970 0.000512 1024 220 168 37008 1.67322 6.7543 52.5327 61.0031 61.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1800 0.000128 512 330 1248 141696 5.43632 3.41197 128.53 104.956 242.467 242.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 3.2e-05 4096 107 1776 398592 453.009 153.234 4294.82 4565.32 9466.77 9467.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 3.2e-05 1024 100 1080 513792 57.8347 26.9423 859.114 838.227 1782.32 1782.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 3.2e-05 4096 120 4920 384768 646.84 198.895 11683 5926.46 18455.8 18456.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1380 6.4e-05 4096 130 8448 293904 49.1414 59.3363 11429.2 1776.73 13314.6 13314.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1430 0.001024 4096 370 336 15840 3.25136 22.7808 104.242 130.327 130.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 0.000256 2048 250 840 71280 7.0712 90.1241 209.588 306.826 306.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 560 6.4e-05 1024 160 504 147456 45.8128 13.5032 80.4609 408.174 548.159 548.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1800 0.000256 1024 420 1488 68544 4.51024 3.41075 95.555 104.61 208.193 208.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1970 0.000512 1024 220 168 36864 1.66221 4.84147 52.3918 58.9359 58.9952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1800 0.000128 512 330 1248 140544 5.42723 3.40992 90.0566 104.53 203.56 203.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 3.2e-05 4096 107 1776 396288 452.193 152.746 2993.68 4571.93 8170.93 8171.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 3.2e-05 1024 100 1080 511488 57.6495 26.845 600.012 834.587 1519.29 1519.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 3.2e-05 4096 120 4920 382464 648.771 197.653 8114.6 5940.49 14902.1 14902.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1380 6.4e-05 4096 130 8448 293760 48.9726 59.2756 7971.65 1788.79 9868.84 9868.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1430 0.001024 4096 370 336 16000 3.26096 31.1706 104.852 139.338 139.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 0.000256 2048 250 840 71360 7.08982 121.27 209.897 338.301 338.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 560 6.4e-05 1024 160 504 153600 46.5145 13.7029 113.029 419.475 592.939 593.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1800 0.000256 1024 420 1488 68480 4.50157 3.40861 127.946 104.628 240.598 240.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1970 0.000512 1024 220 168 36960 1.66678 6.39789 52.4857 60.5932 60.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1800 0.000128 512 330 1248 142080 5.42272 3.41843 122.094 105.009 236.083 236.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 3.2e-05 4096 107 1776 399360 451.93 153.008 4092.2 4564.25 9261.79 9262.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 3.2e-05 1024 100 1080 514560 57.6405 26.9169 816.661 838.735 1740.15 1740.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 3.2e-05 4096 120 4920 384000 647.984 198.944 11102.8 5951.25 17901.6 17902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1380 6.4e-05 4096 130 8448 293760 49.0614 59.337 10883.3 1777.44 12769.3 12769.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1430 0.001024 4096 370 336 15840 3.24845 21.9955 104.321 129.619 129.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 0.000256 2048 250 840 71200 7.0615 87.4607 209.404 303.969 304.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 560 6.4e-05 1024 160 504 143360 46.8761 13.3183 76.0346 412.312 548.75 548.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1800 0.000256 1024 420 1488 67840 4.48915 3.39184 91.7236 104.201 203.914 204.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1970 0.000512 1024 220 168 36800 1.66298 4.64074 52.3218 58.6672 58.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1800 0.000128 512 330 1248 140800 5.37891 3.40378 87.4195 104.106 200.442 200.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 3.2e-05 4096 107 1776 399360 450.902 153.006 2916.89 4579.96 8101.14 8101.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 3.2e-05 1024 100 1080 512000 57.8099 26.9084 582.376 838.018 1505.3 1505.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 3.2e-05 4096 120 4920 384000 646.762 198.745 7892.01 5934.77 14672.9 14673.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1380 6.4e-05 4096 130 8448 293760 48.9434 59.2967 7704.25 1776.7 9589.34 9589.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1430 0.001024 4096 370 336 15936 3.25075 37.6686 104.492 145.462 145.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 0.000256 2048 250 840 71328 7.0615 156.85 209.585 373.541 373.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 560 6.4e-05 1024 160 504 147456 46.2673 13.3309 140.179 412.216 612.212 612.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1800 0.000256 1024 420 1488 68736 4.5017 3.41171 164.789 104.802 277.612 277.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1970 0.000512 1024 220 168 36960 1.66646 8.24778 52.4575 62.4135 62.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1800 0.000128 512 330 1248 141312 5.41568 3.41082 155.781 104.749 269.492 269.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 3.2e-05 4096 107 1776 396288 453.152 153.02 5163.71 4584.74 10355 10355.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 3.2e-05 1024 100 1080 513024 57.6437 26.8638 1036.8 836.47 1957.96 1958.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 3.2e-05 4096 120 4920 384000 644.379 198.12 14005 5917.03 20765.2 20765.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1380 6.4e-05 4096 130 8448 293952 48.9496 59.2852 13693.6 1775.56 15577.5 15577.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1430 0.001024 4096 370 336 15744 3.24074 24.1291 104.076 131.502 131.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 0.000256 2048 250 840 71232 7.11325 100.009 209.783 316.948 317.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 560 6.4e-05 1024 160 504 147456 46.3458 13.3177 89.8991 412.739 562.51 562.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1800 0.000256 1024 420 1488 68352 4.50528 3.40582 105.405 104.51 217.931 218.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1970 0.000512 1024 220 168 36864 1.66854 5.31258 52.5039 59.5282 59.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1800 0.000128 512 330 1248 139776 5.42288 3.40976 100.495 104.501 213.964 214.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 3.2e-05 4096 107 1776 393216 453.004 152.606 3322.52 4573.51 8502.02 8502.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 3.2e-05 1024 100 1080 509952 57.4445 26.7696 666.88 833.367 1584.65 1584.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 3.2e-05 4096 120 4920 380928 645.019 197.101 9038.85 5907.89 15789.4 15789.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1380 6.4e-05 4096 130 8448 293760 48.9887 59.2588 8886.18 1777.25 10771.8 10772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1430 0.001024 4096 370 336 16000 3.24886 37.9856 104.933 146.219 146.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 0.000256 2048 250 840 71300 7.06573 153.846 209.668 370.621 370.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 560 6.4e-05 1024 160 504 147200 46.4866 13.3468 137.386 412.513 609.948 610.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1800 0.000256 1024 420 1488 68800 4.54016 3.4265 162.405 104.94 275.42 275.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1970 0.000512 1024 220 168 36900 1.66298 8.16947 52.4108 62.2864 62.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1800 0.000128 512 330 1248 141600 5.45174 3.41792 154.854 104.884 268.744 268.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 3.2e-05 4096 107 1776 396800 454.608 153.527 5112.36 4570.08 10291 10291.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 3.2e-05 1024 100 1080 512000 57.948 26.956 1021.38 837.639 1944.11 1944.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 3.2e-05 4096 120 4920 384000 647.743 199.071 13842.6 5927.42 20617.4 20617.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1380 6.4e-05 4096 130 8448 293800 49.2814 59.4412 13557.1 1777.95 15443.9 15444.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1430 0.001024 4096 370 336 15800 3.24624 25.7869 104.298 133.382 133.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 0.000256 2048 250 840 71200 7.08176 104.569 209.539 321.233 321.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 560 6.4e-05 1024 160 504 140800 47.4725 13.3511 89.4583 412.275 562.772 562.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1800 0.000256 1024 420 1488 68000 4.53146 3.4128 108.802 104.443 221.295 221.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1970 0.000512 1024 220 168 36800 1.66502 5.5296 52.3636 59.5997 59.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1800 0.000128 512 330 1248 140800 5.4313 3.41731 103.733 104.329 217.044 217.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 3.2e-05 4096 107 1776 390400 456.838 153.615 3414.05 4586.28 8611.16 8611.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 3.2e-05 1024 100 1080 505600 58.1687 26.8042 683.119 832.654 1600.94 1601.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 3.2e-05 4096 120 4920 377600 653.667 198.952 9240.98 5940.82 16035 16035.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1380 6.4e-05 4096 130 8448 293200 49.1724 59.4012 9172.77 1776.29 11057.8 11057.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1430 0.001024 4096 370 336 15904 3.24813 36.7923 105.41 145.505 145.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 0.000256 2048 250 840 71232 7.04966 150.892 211.38 369.366 369.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 560 6.4e-05 1024 160 504 150528 46.1314 13.3646 138.286 417.59 615.587 615.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1800 0.000256 1024 420 1488 68544 4.5279 3.41562 158.412 105.827 272.292 272.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1970 0.000512 1024 220 168 36960 1.66973 7.97664 52.9756 62.6645 62.7214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1800 0.000128 512 330 1248 141568 5.42416 3.41402 151.21 105.767 265.955 266.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 3.2e-05 4096 107 1776 397824 452.288 152.953 5030.95 4619.42 10256 10256.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 3.2e-05 1024 100 1080 512512 57.7693 26.894 1000.47 844.521 1929.86 1930.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 3.2e-05 4096 120 4920 383488 645.797 197.879 13594.5 5979.69 20418.5 20419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1380 6.4e-05 4096 130 8448 293664 49.0117 59.3162 13324.6 1793.18 15226.3 15226.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1430 0.001024 4096 370 336 15680 3.2327 24.705 103.82 131.807 131.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 0.000256 2048 250 840 71008 7.03693 99.7663 209.094 315.941 316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 560 6.4e-05 1024 160 504 143360 45.7878 13.294 86.8883 404.206 550.387 550.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1800 0.000256 1024 420 1488 67200 4.47843 3.38157 103.145 103.778 214.888 214.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1970 0.000512 1024 220 168 36736 1.66029 5.23674 52.3319 59.2699 59.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1800 0.000128 512 330 1248 141568 5.41904 3.41046 100.091 104.85 213.908 214.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 3.2e-05 4096 107 1776 394240 454.515 153.476 3289.4 4578.27 8476.05 8476.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 3.2e-05 1024 100 1080 508928 58.1485 26.8744 659.596 837.657 1582.48 1582.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 3.2e-05 4096 120 4920 379904 653.511 198.203 8874.51 5964.03 15690.8 15691.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1380 6.4e-05 4096 130 8448 293440 48.9735 59.3852 8745.16 1778.56 10632.2 10632.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1430 0.001024 4096 370 336 15960 3.25926 34.5457 104.748 142.61 142.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 0.000256 2048 250 840 71280 7.05552 146.297 209.511 362.907 362.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 560 6.4e-05 1024 160 504 145920 46.6566 13.5991 130.107 412.247 602.818 602.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1800 0.000256 1024 420 1488 68640 4.52554 3.41677 154.413 104.572 267.035 267.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1970 0.000512 1024 220 168 36960 1.66714 7.71373 52.4924 61.9183 61.9774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1800 0.000128 512 330 1248 141120 5.43139 3.41555 146.937 104.501 260.415 260.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 3.2e-05 4096 107 1776 395520 453.727 153.055 4827.02 4553.54 9987.73 9988.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 3.2e-05 1024 100 1080 510720 57.8447 26.8746 973.831 834.618 1893.36 1893.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 3.2e-05 4096 120 4920 380160 651.118 198.856 13011 5933.87 19795.4 19795.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1380 6.4e-05 4096 130 8448 293760 49.172 59.3352 12861 1775.36 14745 14745.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1430 0.001024 4096 370 336 15840 3.25837 23.9245 104.825 132.059 132.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 0.000256 2048 250 840 71040 7.07731 94.6138 209.344 311.079 311.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 560 6.4e-05 1024 160 504 138240 47.7343 13.3354 79.6939 412.707 553.687 553.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1800 0.000256 1024 420 1488 68160 4.5361 3.42835 99.552 104.809 212.432 212.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1970 0.000512 1024 220 168 36720 1.6591 5.01626 52.3615 59.0804 59.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1800 0.000128 512 330 1248 140160 5.44739 3.41197 94.7178 104.667 208.378 208.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 3.2e-05 4096 107 1776 391680 456.621 153.818 3083.02 4597.67 8291.52 8291.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 3.2e-05 1024 100 1080 506880 58.158 26.8476 622.506 835.269 1542.98 1543.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 3.2e-05 4096 120 4920 376320 659.488 198.706 8301.99 5981.52 15142.3 15142.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1380 6.4e-05 4096 130 8448 293280 49.0233 59.3625 8270.38 1777.96 10156.9 10157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1430 0.001024 4096 370 336 15872 3.248 32.7555 104.336 140.392 140.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 0.000256 2048 250 840 71296 7.10246 140.126 209.609 356.883 356.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 560 6.4e-05 1024 160 504 155648 45.9461 13.4897 132.519 417.81 609.982 610.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1800 0.000256 1024 420 1488 68608 4.51002 3.40858 147.219 104.689 259.937 260.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1970 0.000512 1024 220 168 36864 1.66522 7.38269 52.385 61.4737 61.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1800 0.000128 512 330 1248 141312 5.41277 3.40538 139.718 104.612 253.283 253.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 3.2e-05 4096 107 1776 397312 451.349 152.537 4639.34 4549.92 9793.55 9793.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 3.2e-05 1024 100 1080 512000 57.6128 26.8286 931.634 835.297 1851.57 1851.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 3.2e-05 4096 120 4920 380928 648.25 197.697 12444.8 5934.74 19226.1 19226.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1380 6.4e-05 4096 130 8448 293888 48.9888 59.2628 12284.7 1775.88 14169 14169.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1430 0.001024 4096 370 336 15616 3.22954 23.2653 104.648 131.194 131.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 0.000256 2048 250 840 71168 7.05536 94.2591 211.632 312.988 313.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 560 6.4e-05 1024 160 504 147456 47.2138 13.5019 84.6014 422.022 567.544 567.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1800 0.000256 1024 420 1488 68608 4.51965 3.41226 99.4784 105.866 213.385 213.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1970 0.000512 1024 220 168 36608 1.6504 4.96662 52.7051 59.3644 59.4199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1800 0.000128 512 330 1248 141312 5.42352 3.40992 95.2825 105.708 209.957 210.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 3.2e-05 4096 107 1776 393216 454.402 153.221 3119.05 4620.09 8347.16 8347.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 3.2e-05 1024 100 1080 507904 58.0786 26.8226 625.614 844.3 1555.01 1555.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 3.2e-05 4096 120 4920 376832 657.76 198.73 8412.1 6038.67 15307.8 15308.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1380 6.4e-05 4096 130 8448 293376 48.8988 59.1988 8435.78 1791.62 10335.6 10335.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1430 0.001024 4096 370 350 15936 3.26627 51.7623 104.912 159.992 160.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1590 0.000256 2048 250 825 71520 7.11117 216.024 209.607 432.788 432.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 560 6.4e-05 1024 160 500 153600 46.3501 13.6768 174.258 417.638 652.144 652.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1800 0.000256 1024 420 1475 68992 4.52029 3.4263 119.055 104.883 232.006 232.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1970 0.000512 1024 220 175 36960 1.67558 11.5059 52.4804 65.7064 65.7654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1800 0.000128 512 330 1250 142336 5.41648 3.41056 113.848 104.873 227.683 227.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 520 3.2e-05 4096 107 1775 395264 456.256 153.682 6966.91 4593.53 12170.8 12171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 3.2e-05 1024 100 1075 515072 57.6475 26.8823 764.355 837.809 1686.9 1687.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 520 3.2e-05 4096 120 4925 385024 645.272 198.518 10376.4 5921.69 17142.5 17143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1380 6.4e-05 4096 130 8450 293952 49.0186 59.2618 10132.1 1775.55 12016.1 12016.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1430 0.001024 4096 370 350 15920 3.27066 44.1717 104.883 152.38 152.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 0.000256 2048 250 825 71520 7.06358 100.717 209.661 317.487 317.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 560 6.4e-05 1024 160 500 156160 46.2989 13.5223 155.401 419.08 634.52 634.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1800 0.000256 1024 420 1475 68960 4.5416 3.4263 106.542 104.914 219.526 219.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1970 0.000512 1024 220 175 36960 1.67107 9.83616 52.4984 64.0484 64.1065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1800 0.000128 512 330 1250 142080 5.44736 3.41792 101.646 104.894 215.536 215.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 3.2e-05 4096 107 1775 395520 457.825 153.959 6016.84 4599.03 11228.1 11228.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 3.2e-05 1024 100 1075 514560 57.9657 26.9455 685.026 837.901 1608.02 1608.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 3.2e-05 4096 120 4925 385280 647.317 198.803 9309.71 5920.08 16076.5 16076.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1380 6.4e-05 4096 130 8450 293920 49.2442 59.331 9090.26 1775.82 10974.8 10975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1430 0.001024 4096 370 350 15840 3.25837 43.7672 104.658 151.738 151.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1590 0.000256 2048 250 825 71440 7.06365 186.316 209.515 402.938 402.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 560 6.4e-05 1024 160 500 153600 46.658 13.5164 143.56 419.069 623.019 623.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1800 0.000256 1024 420 1475 68480 4.5096 3.4063 68.8587 104.521 181.415 181.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1970 0.000512 1024 220 175 36880 1.66659 9.8263 52.4452 63.9828 64.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1800 0.000128 512 330 1250 142080 5.42355 3.41802 66.232 104.907 180.116 180.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 520 3.2e-05 4096 107 1775 394240 458.017 154.018 5828.71 4605.84 11047 11047.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 3.2e-05 1024 100 1075 514560 57.7883 26.9212 442.44 838.028 1365.37 1365.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 520 3.2e-05 4096 120 4925 384000 647.672 197.969 5977.43 5933.47 12757.1 12757.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1380 6.4e-05 4096 130 8450 293760 49.0353 59.2936 5847.68 1775.73 7731.89 7732.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1430 0.001024 4096 370 350 15888 3.26234 28.1886 104.838 136.344 136.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 0.000256 2048 250 825 71472 7.05168 106.669 209.719 323.485 323.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 560 6.4e-05 1024 160 500 153600 46.0337 13.5107 100.594 416.683 577.04 577.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1800 0.000256 1024 420 1475 68928 4.51789 3.4176 113.238 104.836 226.117 226.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1970 0.000512 1024 220 175 36960 1.66912 10.6842 52.55 64.9455 65.0032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1800 0.000128 512 330 1250 142080 5.4152 3.41274 108.823 104.821 222.604 222.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 3.2e-05 4096 107 1775 394752 455.096 153.617 3619.03 4598.91 8827.04 8827.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 3.2e-05 1024 100 1075 513024 57.827 26.9019 725.102 837.291 1647.31 1647.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 3.2e-05 4096 120 4925 384000 646.213 198.637 9881.05 5922.39 16648.9 16649.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1380 6.4e-05 4096 130 8450 293856 49.0562 59.3125 9698.55 1777.29 11584.4 11584.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1430 0.001024 4096 370 350 15840 3.26192 47.251 104.743 155.311 155.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 0.000256 2048 250 825 71424 7.06394 68.7411 209.515 285.365 285.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 560 6.4e-05 1024 160 500 147456 46.4262 13.3192 143.81 412.224 615.997 616.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1800 0.000256 1024 420 1475 68736 4.50979 3.41082 73.6806 104.801 186.501 186.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1970 0.000512 1024 220 175 36864 1.66851 10.6292 52.4349 64.7754 64.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1800 0.000128 512 330 1250 142080 5.40646 3.4073 70.7294 104.756 184.431 184.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 520 3.2e-05 4096 107 1775 393216 456.754 153.651 6209.57 4601.33 11421.7 11422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 3.2e-05 1024 100 1075 513024 57.7155 26.8583 468.759 836.571 1396.48 1396.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 520 3.2e-05 4096 120 4925 384000 644.96 198.109 6404.45 5956.38 13204.5 13205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1380 6.4e-05 4096 130 8450 293760 48.959 59.3197 6273.91 1776.59 8158.93 8159.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1430 0.001024 4096 370 350 15904 3.26451 30.1179 104.866 138.302 138.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 0.000256 2048 250 825 71456 7.08198 114.591 209.485 331.201 331.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 560 6.4e-05 1024 160 500 154112 46.4878 13.5202 109.146 418.343 587.711 587.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1800 0.000256 1024 420 1475 68768 4.52813 3.41917 121.609 104.744 234.409 234.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1970 0.000512 1024 220 175 36904 1.66646 6.42272 52.4324 60.5633 60.6227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1800 0.000128 512 330 1250 142016 5.42925 3.41811 116.566 104.719 230.268 230.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 3.2e-05 4096 107 1775 394240 456.367 153.803 3883.28 4595.18 9089.03 9089.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 3.2e-05 1024 100 1075 514304 57.7695 26.9249 775.32 836.573 1696.79 1696.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 3.2e-05 4096 120 4925 383488 647.978 198.859 10560.4 5921.91 17329.8 17330.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1380 6.4e-05 4096 130 8450 293888 49.1534 59.3244 10345.6 1775.41 12229.7 12229.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1430 0.001024 4096 370 350 15792 3.25632 55.0607 104.595 162.965 163.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 0.000256 2048 250 825 71344 7.13635 73.7056 209.368 290.254 290.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 560 6.4e-05 1024 160 500 150528 46.1333 13.3632 68.7547 413.662 542.125 542.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1800 0.000256 1024 420 1475 68544 4.52048 3.41405 77.2402 104.835 190.11 190.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1970 0.000512 1024 220 175 36848 1.66582 12.1508 52.4395 66.3001 66.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1800 0.000128 512 330 1250 141568 5.42358 3.41197 74.1351 104.779 187.88 188.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 3.2e-05 4096 107 1775 394240 455.387 153.663 2487.59 4596.51 7693.56 7693.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 3.2e-05 1024 100 1075 512512 57.7522 26.8984 490.675 836.705 1412.23 1412.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 3.2e-05 4096 120 4925 383488 645.88 197.871 6663.6 5923.83 13431.8 13432.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1380 6.4e-05 4096 130 8450 293664 48.9714 59.3281 6521.84 1776.29 8406.59 8406.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1430 0.001024 4096 370 350 15872 3.26099 31.1895 104.759 139.261 139.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 0.000256 2048 250 825 71488 7.05946 119.77 209.643 336.515 336.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 560 6.4e-05 1024 160 500 151552 46.5245 13.4799 112.12 417.737 590.075 590.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1800 0.000256 1024 420 1475 68608 4.50778 3.40701 125.786 104.603 238.41 238.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1970 0.000512 1024 220 175 36928 1.66707 6.67238 52.4876 60.8695 60.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1800 0.000128 512 330 1250 142336 5.41603 3.41062 118.016 104.913 231.89 231.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 3.2e-05 4096 107 1775 395264 455.901 153.66 4029.04 4582.24 9221.24 9221.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 3.2e-05 1024 100 1075 514048 57.7052 26.8823 808.155 850.502 1743.44 1743.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 3.2e-05 4096 120 4925 385024 645.55 198.523 10913.1 5923.36 17681.2 17681.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1380 6.4e-05 4096 130 8450 293760 49.0234 59.2528 10547 1775.82 12431.3 12431.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1430 0.001024 4096 370 350 15744 3.25363 21.2496 104.398 128.953 129.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 0.000256 2048 250 825 71424 7.06355 80.1715 209.605 296.884 296.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 560 6.4e-05 1024 160 500 147456 47.1571 13.4892 73.2109 417.76 551.837 552.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1800 0.000256 1024 420 1475 68608 4.5097 3.41197 83.0259 104.673 195.726 195.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 1970 0.000512 1024 220 175 36864 1.66858 11.3254 52.4783 65.5152 65.5723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1800 0.000128 512 330 1250 141312 5.41667 3.40992 75.5416 104.595 189.09 189.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 3.2e-05 4096 107 1775 393216 454.527 153.215 2689.48 4587.01 7884.61 7884.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 3.2e-05 1024 100 1075 512000 57.5898 26.8304 529.859 835.297 1449.77 1449.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 3.2e-05 4096 120 4925 380928 648.3 197.659 7071.38 5959.31 13877.2 13877.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1380 6.4e-05 4096 130 8450 293632 49.0334 59.3127 6803.75 1789.64 8701.89 8702.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1430 0.001024 4096 370 350 15840 3.25984 33.9292 104.688 141.93 141.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 0.000256 2048 250 825 71424 7.09398 125.675 209.61 342.425 342.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 560 6.4e-05 1024 160 500 152064 46.0797 13.3941 118.72 414.563 592.97 593.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1800 0.000256 1024 420 1475 68832 4.54042 3.43002 134.876 104.988 247.942 248.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1970 0.000512 1024 220 175 36936 1.672 7.0144 52.5389 61.2681 61.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1800 0.000128 512 330 1250 142272 5.42576 3.41315 128.912 104.936 242.82 242.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 3.2e-05 4096 107 1775 393984 457.212 154.161 4253.62 4608.54 9473.92 9474.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 3.2e-05 1024 100 1075 513792 57.8477 26.9476 860.314 838.193 1783.49 1783.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 3.2e-05 4096 120 4925 384768 646.783 198.905 11731.3 5954.18 18531.7 18532.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1380 6.4e-05 4096 130 8450 293760 49.1567 59.3563 11476.2 1788.83 13373.7 13373.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1430 0.001024 4096 370 350 15696 3.25027 23.9527 104.319 131.574 131.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 0.000256 2048 250 825 71280 7.06314 90.7953 209.434 307.335 307.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 560 6.4e-05 1024 160 500 147456 45.8219 13.369 82.9848 408.498 550.883 551.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1800 0.000256 1024 420 1475 68544 4.51379 3.41152 97.3887 104.694 210.121 210.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1970 0.000512 1024 220 175 36864 1.67014 5.16669 52.5394 59.4202 59.4781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1800 0.000128 512 330 1250 141696 5.40582 3.40842 92.8901 104.611 206.45 206.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 3.2e-05 4096 107 1775 391680 456.375 153.653 3033.65 4597.23 8241.28 8241.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 3.2e-05 1024 100 1075 511488 57.6552 26.8485 614.179 835.253 1534.12 1534.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 3.2e-05 4096 120 4925 382464 643.89 197.72 8335.34 5948.45 15126 15126.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1380 6.4e-05 4096 130 8450 293472 49.003 59.3416 8177.5 1778.18 10064.2 10064.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1430 0.001024 4096 370 350 15840 3.25632 32.1675 104.751 140.228 140.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 0.000256 2048 250 825 71440 7.05494 122.637 209.722 339.458 339.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 560 6.4e-05 1024 160 500 153600 46.5116 13.7387 116.705 419.557 596.726 596.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1800 0.000256 1024 420 1475 68480 4.50573 3.4096 130.411 104.619 243.054 243.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1970 0.000512 1024 220 175 36880 1.66899 6.84442 52.4861 61.0437 61.1021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1800 0.000128 512 330 1250 142080 5.42486 3.41997 124.855 104.999 238.831 238.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 3.2e-05 4096 107 1775 394240 456.576 154.021 4134.83 4610.01 9355.83 9356.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 3.2e-05 1024 100 1075 514560 57.6791 26.9198 836.161 838.715 1759.68 1759.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 3.2e-05 4096 120 4925 384000 647.341 198.026 11329.8 5939.08 18114.9 18115.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1380 6.4e-05 4096 130 8450 293760 48.9893 59.2978 11077.3 1777.46 12963.2 12963.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1430 0.001024 4096 370 350 15680 3.25053 23.1482 104.31 130.761 130.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 0.000256 2048 250 825 71360 7.06528 86.4317 209.698 303.238 303.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 560 6.4e-05 1024 160 500 143360 46.8818 13.3179 76.7854 412.648 549.848 550.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1800 0.000256 1024 420 1475 67840 4.49702 3.39523 91.438 104.286 203.723 203.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1970 0.000512 1024 220 175 36800 1.67322 4.85648 52.48 59.0525 59.1106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1800 0.000128 512 330 1250 140800 5.38016 3.41104 87.634 104.197 200.756 200.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 3.2e-05 4096 107 1775 394240 456.42 154.06 2898.43 4611.25 8120.55 8120.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 3.2e-05 1024 100 1075 512000 57.8554 26.8855 584.586 838.729 1508.25 1508.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 3.2e-05 4096 120 4925 384000 647.061 197.424 7943.99 5939.97 14729 14729.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1380 6.4e-05 4096 130 8450 293760 48.951 59.2972 7745.55 1778.08 9632.04 9632.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1430 0.001024 4096 370 350 15840 3.26346 38.6621 104.835 146.816 146.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 0.000256 2048 250 825 71424 7.05376 149.824 209.717 366.639 366.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 560 6.4e-05 1024 160 500 147456 46.2589 13.3207 136.883 412.614 609.3 609.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1800 0.000256 1024 420 1475 68736 4.50787 3.4097 159.071 104.893 271.99 272.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1970 0.000512 1024 220 175 36864 1.66682 8.33757 52.4815 62.5277 62.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1800 0.000128 512 330 1250 142080 5.40051 3.40787 152.866 104.908 266.717 266.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 3.2e-05 4096 107 1775 393216 455.648 153.692 5006.79 4586.34 10202.9 10203.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 3.2e-05 1024 100 1075 513024 57.6501 26.8646 1011.7 837.326 1933.73 1933.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 3.2e-05 4096 120 4925 384000 644.344 198.169 13698.1 5922.81 20464 20464.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1380 6.4e-05 4096 130 8450 293760 48.915 59.2988 13384.5 1778.35 15271.2 15271.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1430 0.001024 4096 370 350 15744 3.26355 25.6799 105.768 134.765 134.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 0.000256 2048 250 825 71232 7.07805 100.432 211.304 318.859 318.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 560 6.4e-05 1024 160 500 147456 46.3325 13.324 92.1115 416.38 568.36 568.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1800 0.000256 1024 420 1475 68352 4.50698 3.40378 106.516 105.44 219.975 220.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1970 0.000512 1024 220 175 36672 1.66093 5.59309 52.8159 60.1115 60.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1800 0.000128 512 330 1250 141312 5.39165 3.40646 101.946 105.321 216.199 216.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 3.2e-05 4096 107 1775 387072 459.726 153.905 3323.56 4627.78 8565.37 8565.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 3.2e-05 1024 100 1075 509952 57.434 26.7264 676.216 841.443 1602.01 1602.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 3.2e-05 4096 120 4925 380928 645.075 197.101 9165.27 5959.92 15967.9 15968.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1380 6.4e-05 4096 130 8450 293376 49.0233 59.3563 8985.92 1795.08 10889.5 10889.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1430 0.001024 4096 370 350 15800 3.25306 39.1407 104.639 147.086 147.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 0.000256 2048 250 825 71400 7.06736 149.513 209.64 366.263 366.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 560 6.4e-05 1024 160 500 147200 46.457 13.4226 136.48 412.572 609.146 609.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1800 0.000256 1024 420 1475 68800 4.53603 3.41866 159.094 104.961 272.116 272.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1970 0.000512 1024 220 175 36900 1.66762 8.35613 52.5314 62.5992 62.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1800 0.000128 512 330 1250 141600 5.45597 3.41606 152.724 104.902 266.632 266.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 3.2e-05 4096 107 1775 393600 457.511 154.214 5042.45 4606.43 10261 10261.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 3.2e-05 1024 100 1075 512000 57.9662 26.9578 1009.72 837.681 1932.52 1932.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 3.2e-05 4096 120 4925 384000 647.778 199.043 13797.1 5928.24 20572.7 20573.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1380 6.4e-05 4096 130 8450 293800 49.2287 59.4373 13537.3 1778.14 15424.2 15424.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1430 0.001024 4096 370 350 15600 3.24378 27.2586 103.988 134.544 134.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 0.000256 2048 250 825 71200 7.07312 100.759 209.139 317.015 317.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 560 6.4e-05 1024 160 500 140800 47.4641 13.3481 87.9231 412.255 561.195 561.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1800 0.000256 1024 420 1475 68000 4.52682 3.41814 105.611 104.439 218.105 218.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1970 0.000512 1024 220 175 36800 1.66912 5.67619 52.475 59.8646 59.9198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1800 0.000128 512 330 1250 140800 5.42595 3.92768 101.69 104.325 215.504 215.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 3.2e-05 4096 107 1775 390400 456.996 153.624 3356.73 4586.19 8553.92 8554.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 3.2e-05 1024 100 1075 505600 58.1831 26.8003 664.804 832.728 1582.71 1582.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 3.2e-05 4096 120 4925 377600 653.914 198.964 9097 5940.52 15891 15891.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1380 6.4e-05 4096 130 8450 293200 49.1684 59.3769 9038.46 1776.28 10923.4 10923.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1430 0.001024 4096 370 350 15792 3.25357 36.9213 104.636 144.863 144.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 0.000256 2048 250 825 71344 7.05014 144.963 209.482 361.54 361.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 560 6.4e-05 1024 160 500 150528 46.1195 13.3591 136.699 413.888 610.277 610.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1800 0.000256 1024 420 1475 68544 4.52387 3.41514 153.99 104.888 266.922 267.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1970 0.000512 1024 220 175 36848 1.66739 8.07936 52.478 62.2687 62.3247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1800 0.000128 512 330 1250 141568 5.41584 3.41402 147.674 104.824 261.462 261.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 3.2e-05 4096 107 1775 394240 455.3 153.684 4875.37 4579.53 10064.3 10064.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 3.2e-05 1024 100 1075 512512 57.7658 26.9009 987.51 842.113 1914.48 1914.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 3.2e-05 4096 120 4925 383488 645.712 197.92 13272.2 5931.49 20047.9 20048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1380 6.4e-05 4096 130 8450 293664 48.9448 59.3201 12995.5 1786.63 14890.6 14890.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1430 0.001024 4096 370 350 15680 3.25296 24.7543 104.664 132.723 132.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 0.000256 2048 250 825 71232 7.05126 95.7071 209.524 312.325 312.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 560 6.4e-05 1024 160 500 143360 45.772 13.2285 85.0679 404.487 548.766 548.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1800 0.000256 1024 420 1475 67200 4.47946 3.38125 99.4299 103.857 211.256 211.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1970 0.000512 1024 220 175 36736 1.66867 5.27738 52.4728 59.4619 59.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1800 0.000128 512 330 1250 141568 5.41501 3.40992 97.2431 104.931 211.131 211.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 3.2e-05 4096 107 1775 394240 454.568 153.496 3186.6 4600.91 8395.96 8396.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 3.2e-05 1024 100 1075 508928 58.1514 26.8692 639.445 837.435 1562.09 1562.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 3.2e-05 4096 120 4925 379904 653.629 198.213 8595.06 5968.33 15415.8 15416.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1380 6.4e-05 4096 130 8450 293440 49.0141 59.3871 8461.08 1779.8 10349.4 10349.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1430 0.001024 4096 370 350 15840 3.26771 35.1601 104.871 143.352 143.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 0.000256 2048 250 825 71400 7.0504 140.895 209.514 357.502 357.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 560 6.4e-05 1024 160 500 145920 46.6317 13.3509 127.655 412.243 600.096 600.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1800 0.000256 1024 420 1475 68640 4.52608 3.42016 149.692 104.573 262.32 262.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1970 0.000512 1024 220 175 36840 1.66973 7.83766 52.4399 61.9899 62.0483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1800 0.000128 512 330 1250 141120 5.4279 3.41984 142.959 104.504 256.444 256.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 3.2e-05 4096 107 1775 391680 457.392 153.872 4679.67 4573.96 9865.28 9865.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 3.2e-05 1024 100 1075 510720 57.8364 26.869 950.118 834.622 1869.64 1869.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 3.2e-05 4096 120 4925 380160 651.14 198.921 12719.9 5933.86 19504.3 19504.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1380 6.4e-05 4096 130 8450 293760 49.0901 59.3434 12560.3 1775.47 14444.3 14444.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1430 0.001024 4096 370 350 15600 3.25325 24.6884 104.3 132.297 132.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 0.000256 2048 250 825 71280 7.11891 93.3641 209.672 310.197 310.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 560 6.4e-05 1024 160 500 138240 47.7352 14.236 80.3118 412.715 555.211 555.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1800 0.000256 1024 420 1475 68160 4.52854 3.41318 99.2592 104.81 212.116 212.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1970 0.000512 1024 220 175 36720 1.66707 5.22426 52.4702 59.402 59.4602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1800 0.000128 512 330 1250 140160 5.45267 3.41066 95.0231 104.663 208.679 208.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 3.2e-05 4096 107 1775 391680 456.655 153.811 3126.06 4597.75 8334.66 8334.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 3.2e-05 1024 100 1075 506880 58.1647 26.85 628.332 835.379 1548.91 1549.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 3.2e-05 4096 120 4925 376320 659.353 198.735 8413.36 5981.65 15253.7 15254.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1380 6.4e-05 4096 130 8450 293280 49.0053 59.3396 8401.16 1778.03 10287.7 10287.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1430 0.001024 4096 370 350 15744 3.25443 35.2625 104.409 142.977 143.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 0.000256 2048 250 825 71424 7.08592 134.614 209.627 351.371 351.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 560 6.4e-05 1024 160 500 147456 47.164 13.4846 123.118 417.804 601.785 601.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1800 0.000256 1024 420 1475 68608 4.51066 3.40781 142.661 104.681 255.368 255.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1970 0.000512 1024 220 175 36864 1.66858 7.50182 52.4923 61.7056 61.7614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1800 0.000128 512 330 1250 141312 5.41315 3.40787 136.961 104.606 250.523 250.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 3.2e-05 4096 107 1775 393216 454.507 153.165 4496.89 4571.99 9676.92 9677.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 3.2e-05 1024 100 1075 512000 57.5874 26.8328 904.892 835.421 1824.92 1825.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 3.2e-05 4096 120 4925 380928 648.33 197.671 12202 5934.73 18983.3 18983.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1380 6.4e-05 4096 130 8450 293632 49.0246 59.3027 12030.4 1777.12 13916 13916.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1430 0.001024 4096 370 350 15616 3.25427 24.2947 104.471 132.074 132.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 0.000256 2048 250 825 71168 7.04544 94.5901 209.411 311.087 311.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 560 6.4e-05 1024 160 500 147456 47.2252 13.4842 86.8875 418.214 566.018 566.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1800 0.000256 1024 420 1475 68608 4.51821 3.41184 100.968 104.917 213.921 214.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1970 0.000512 1024 220 175 36608 1.66192 5.2777 52.343 59.3246 59.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1800 0.000128 512 330 1250 141312 5.42211 3.41344 97.0856 104.765 210.815 210.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 3.2e-05 4096 107 1775 393216 454.394 153.191 3219.2 4595.01 8422.17 8422.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 3.2e-05 1024 100 1075 507904 58.068 26.9087 637.919 835.879 1558.96 1559.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 3.2e-05 4096 120 4925 376832 657.729 198.71 8650.57 5984.15 15491.7 15492.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1380 6.4e-05 4096 130 8450 292864 48.9698 59.3076 8577.75 1778.15 10464.3 10464.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1430 0.001024 4096 370 352 15904 3.26451 43.7438 104.94 152.002 152.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1590 0.000256 2048 250 832 71456 7.10656 180.554 209.747 397.454 397.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 560 6.4e-05 1024 160 512 157696 45.7342 13.4834 153.553 417.977 630.961 631.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1800 0.000256 1024 420 1472 69120 4.51338 3.4177 103.602 104.971 216.626 216.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1970 0.000512 1024 220 160 37152 1.67293 8.77363 52.5433 63.0327 63.0897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1800 0.000128 512 330 1248 142336 5.40842 3.40954 98.8052 104.961 212.723 212.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 520 3.2e-05 4096 107 1792 398336 453.431 152.996 5947.33 4568.59 11122.8 11123.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 3.2e-05 1024 100 1088 514048 57.7416 26.8732 667.934 838.535 1591.28 1591.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 520 3.2e-05 4096 120 4928 385024 645.327 198.498 9064.76 5926.75 15835.9 15836.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1380 6.4e-05 4096 130 8448 293888 49.0662 59.3041 8837.25 1777.52 10723.3 10723.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1430 0.001024 4096 370 352 15872 3.26442 43.5855 104.945 151.847 151.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1590 0.000256 2048 250 832 71424 7.05533 180.198 209.757 397.056 397.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 560 6.4e-05 1024 160 512 155648 46.0817 13.487 157.685 418.017 635.483 635.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1800 0.000256 1024 420 1472 68864 4.50899 3.42646 66.941 104.674 179.649 179.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1970 0.000512 1024 220 160 37120 1.66957 8.7545 52.5496 63.0156 63.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1800 0.000128 512 330 1248 142336 5.4151 3.41398 64.3609 104.983 178.306 178.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 520 3.2e-05 4096 107 1792 397312 456.03 153.137 6047.06 4575.18 11231.8 11232.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 3.2e-05 1024 100 1088 514048 57.7463 26.8816 429.718 838.555 1353.1 1353.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 520 3.2e-05 4096 120 4928 385024 645.865 198.529 5827.47 5927.29 12599.7 12600.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1380 6.4e-05 4096 130 8448 293760 49.066 59.2915 5682.22 1777.05 7567.76 7567.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1430 0.001024 4096 370 352 15880 3.26349 44.5235 104.869 152.712 152.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 0.000256 2048 250 832 71440 7.25002 101.217 209.764 318.276 318.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 560 6.4e-05 1024 160 512 158720 45.7783 13.5266 99.2012 419.424 578.144 578.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1800 0.000256 1024 420 1472 69120 4.53965 3.4263 106.607 104.994 219.669 219.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1970 0.000512 1024 220 160 37120 1.66707 9.0024 52.5218 63.2326 63.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1800 0.000128 512 330 1248 142400 5.43581 3.42013 101.539 104.988 215.512 215.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 3.2e-05 4096 107 1792 398080 455.196 153.346 6196.17 4570.5 11375.6 11376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 3.2e-05 1024 100 1088 514560 57.9532 26.9512 685.228 838.571 1608.9 1609.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 3.2e-05 4096 120 4928 384000 649.464 198.804 9270.58 5938.37 16057.8 16058.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1380 6.4e-05 4096 130 8448 293840 49.2524 59.3662 9093.41 1777.43 10979.6 10979.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1430 0.001024 4096 370 352 15840 3.26246 43.8024 104.76 151.876 151.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1590 0.000256 2048 250 832 71360 7.05664 188.406 209.428 404.933 404.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 560 6.4e-05 1024 160 512 158720 45.7996 13.5494 151.865 419.252 630.683 630.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1800 0.000256 1024 420 1472 68800 4.50915 3.62902 68.5953 104.511 181.363 181.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1970 0.000512 1024 220 160 37040 1.66323 9.08746 52.4145 63.2087 63.2664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1800 0.000128 512 330 1248 142080 5.42429 3.41606 65.9496 104.896 179.821 179.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 520 3.2e-05 4096 107 1792 396800 456.136 153.514 5952.97 4592.45 11155.5 11155.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 3.2e-05 1024 100 1088 514560 57.7076 26.9271 441.801 843.348 1369.99 1370.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 520 3.2e-05 4096 120 4928 384000 647.654 197.974 5971.34 5961.58 12779.2 12779.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1380 6.4e-05 4096 130 8448 293760 49.108 59.3303 5846.31 1775.56 7730.47 7730.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1430 0.001024 4096 370 352 15888 3.27066 29.2532 104.856 137.431 137.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 0.000256 2048 250 832 71424 7.08531 108.806 209.538 325.475 325.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 560 6.4e-05 1024 160 512 156672 45.5732 13.4513 105.42 416.29 580.947 581.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1800 0.000256 1024 420 1472 68928 4.51814 3.41274 114.93 104.738 227.702 227.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1970 0.000512 1024 220 160 37104 1.66547 10.5002 52.4575 64.6672 64.7234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1800 0.000128 512 330 1248 142080 5.40563 3.41811 109.402 104.727 223.08 223.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 3.2e-05 4096 107 1792 397824 452.475 152.964 3722.69 4575.99 8904.5 8904.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 3.2e-05 1024 100 1088 513024 57.7911 26.8968 732.657 836.488 1654.02 1654.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 3.2e-05 4096 120 4928 384000 645.678 198.675 10001.3 5916.4 16762.7 16763.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1380 6.4e-05 4096 130 8448 293856 48.9991 59.3163 9814.57 1775.59 11698.6 11698.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1430 0.001024 4096 370 352 15840 3.26621 51.4703 104.863 159.653 159.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 0.000256 2048 250 832 71328 7.05882 70.3623 209.43 286.893 286.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 560 6.4e-05 1024 160 512 153600 45.4207 13.3202 67.6081 412.276 538.839 539.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1800 0.000256 1024 420 1472 68736 4.5113 3.41197 74.4872 104.812 187.325 187.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1970 0.000512 1024 220 160 37056 1.66506 10.5059 52.4616 64.6751 64.7311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1800 0.000128 512 330 1248 142080 5.40416 3.40992 71.6643 104.763 185.37 185.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 3.2e-05 4096 107 1792 396288 453.251 152.996 2366.8 4584.48 7557.91 7558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 3.2e-05 1024 100 1088 513024 57.631 26.8635 475.703 836.651 1397.04 1397.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 3.2e-05 4096 120 4928 384000 644.551 198.13 6377.48 5917.98 13138.7 13139.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1380 6.4e-05 4096 130 8448 293760 48.9754 59.3074 6220.93 1776.74 8106.1 8106.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1430 0.001024 4096 370 352 15848 3.25427 27.7372 104.696 135.742 135.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 0.000256 2048 250 832 71400 7.05213 107.991 209.527 324.612 324.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 560 6.4e-05 1024 160 512 157696 45.8288 13.5414 105.756 418.415 583.759 583.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1800 0.000256 1024 420 1472 68992 4.53242 3.41843 113.709 104.76 226.529 226.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1970 0.000512 1024 220 160 37128 1.67117 5.49651 52.51 59.7196 59.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1800 0.000128 512 330 1248 142016 5.42666 3.41811 107.883 104.743 221.605 221.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 3.2e-05 4096 107 1792 397824 453.269 153.097 3659.77 4576.78 8843.3 8843.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 3.2e-05 1024 100 1088 512512 57.8903 26.9251 726.499 836.615 1648.13 1648.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 3.2e-05 4096 120 4928 383488 648.249 198.865 9773.88 5923.27 16544.9 16545.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1380 6.4e-05 4096 130 8448 293776 49.1829 59.3692 9566.06 1776.21 11451 11451.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1430 0.001024 4096 370 352 15792 3.25459 18.2416 104.695 126.243 126.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 0.000256 2048 250 832 71344 7.09718 69.922 209.519 286.58 286.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 560 6.4e-05 1024 160 512 150528 46.0974 13.3653 65.5864 413.674 538.934 539.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1800 0.000256 1024 420 1472 68992 4.51754 3.4159 73.2499 104.951 186.24 186.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1970 0.000512 1024 220 160 37072 1.67322 9.61331 52.5028 63.8322 63.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1800 0.000128 512 330 1248 141568 5.41946 3.41629 69.5358 104.768 183.271 183.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 3.2e-05 4096 107 1792 397824 452.501 152.922 2378.31 4577.36 7561.47 7561.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 3.2e-05 1024 100 1088 512512 57.8003 26.8936 465.463 836.686 1387.03 1387.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 3.2e-05 4096 120 4928 383488 645.933 197.87 6290.6 5923.8 13058.8 13059.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1380 6.4e-05 4096 130 8448 293664 49.0562 59.3449 6158.27 1776.11 8042.93 8043.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1430 0.001024 4096 370 352 15624 3.24243 44.4621 104.072 151.832 151.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 0.000256 2048 250 832 71232 7.05622 58.1325 209.343 274.576 274.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 560 6.4e-05 1024 160 512 150528 46.8819 13.8854 54.7227 418.485 534.186 534.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1800 0.000256 1024 420 1472 68544 4.55024 3.42954 59.3462 117.641 185.07 185.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1970 0.000512 1024 220 160 36960 1.66611 9.43376 52.42 63.5622 63.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1800 0.000128 512 330 1248 141120 5.44736 3.41811 57.0164 104.789 170.802 170.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 3.2e-05 4096 107 1792 397824 453.956 153.111 6063.31 4558.55 11229.3 11229.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 3.2e-05 1024 100 1088 510720 58.0964 26.922 381.94 836.63 1303.77 1303.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 3.2e-05 4096 120 4928 381696 651.624 198.904 5142.66 5942.73 11936.5 11937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1380 6.4e-05 4096 130 8448 293328 49.1912 59.4241 5060 1777.24 6946.02 6946.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1430 0.001024 4096 370 352 15872 3.26282 29.4117 104.94 137.667 137.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 0.000256 2048 250 832 71424 7.05632 109.652 209.75 326.502 326.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 560 6.4e-05 1024 160 512 155648 45.9226 14.5409 106.248 418.2 585.128 585.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1800 0.000256 1024 420 1472 68864 4.49952 3.90259 113.575 104.671 226.753 226.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1970 0.000512 1024 220 160 37120 1.6712 5.5921 52.544 59.8482 59.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1800 0.000128 512 330 1248 142336 5.41418 3.41402 105.94 104.989 219.892 220.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 3.2e-05 4096 107 1792 397312 454.293 153.142 3744.3 4593.48 8945.6 8945.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 3.2e-05 1024 100 1088 514048 57.7443 26.8825 732.459 838.551 1655.83 1655.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 3.2e-05 4096 120 4928 385024 645.653 198.518 9879.61 5927.12 16651.5 16651.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1380 6.4e-05 4096 130 8448 293760 49.0195 59.2661 9506.44 1777.02 11391.9 11392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1430 0.001024 4096 370 352 15744 3.2577 19.5628 104.596 127.471 127.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 0.000256 2048 250 832 71296 7.06394 74.7448 209.581 291.432 291.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 560 6.4e-05 1024 160 512 155648 45.9386 13.4824 72.1821 418.11 549.925 550.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1800 0.000256 1024 420 1472 68608 4.51571 3.41008 76.0257 104.757 188.813 188.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1970 0.000512 1024 220 160 36992 1.66163 3.92909 52.4535 58.0879 58.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1800 0.000128 512 330 1248 141312 5.41939 3.41181 68.4112 104.684 182.058 182.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 3.2e-05 4096 107 1792 393216 454.532 153.203 2520 4594.24 7722.35 7722.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 3.2e-05 1024 100 1088 512000 57.6203 26.8206 488.633 835.921 1409.19 1409.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 3.2e-05 4096 120 4928 380928 648.395 197.724 6551.6 5939.13 13337.4 13337.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1380 6.4e-05 4096 130 8448 293632 49.0554 59.2994 6253.88 1778.37 8140.76 8140.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1430 0.001024 4096 370 352 15744 3.26042 17.3957 104.87 125.579 125.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 0.000256 2048 250 832 71232 7.06736 62.2368 209.562 278.91 278.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 560 6.4e-05 1024 160 512 147456 46.3242 13.3236 57.445 412.418 529.725 529.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1800 0.000256 1024 420 1472 68352 4.5096 3.40723 62.94 104.536 175.498 175.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1970 0.000512 1024 220 160 36864 1.66006 8.7824 52.3354 62.821 62.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1800 0.000128 512 330 1248 141312 5.38922 3.40714 57.2819 104.312 170.514 170.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 3.2e-05 4096 107 1792 393216 453.13 152.602 2083.65 4569.2 7258.96 7259.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 3.2e-05 1024 100 1088 509952 57.4433 26.7287 403.725 832.686 1320.77 1320.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 3.2e-05 4096 120 4928 380928 645.144 197.08 5394.57 5903.04 12140.4 12140.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1380 6.4e-05 4096 130 8448 293376 49.0492 59.3516 5150.5 1778.22 7037.28 7037.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1430 0.001024 4096 370 352 15840 3.26246 39.1285 104.824 147.268 147.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 0.000256 2048 250 832 71424 7.08234 156.051 209.801 372.975 373.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 560 6.4e-05 1024 160 512 152064 46.0404 13.3939 147.444 414.647 621.735 621.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1800 0.000256 1024 420 1472 69120 4.52653 3.42221 164.962 104.997 278.012 278.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1970 0.000512 1024 220 160 37080 1.66707 7.82336 52.5049 62.0375 62.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1800 0.000128 512 330 1248 142272 5.4271 3.41376 156.065 105.026 270.062 270.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 3.2e-05 4096 107 1792 398592 452.893 153.199 5249.31 4565.33 10421.1 10421.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 3.2e-05 1024 100 1088 513792 57.8071 26.9476 1041.61 838.28 1964.83 1964.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 3.2e-05 4096 120 4928 384768 646.48 198.884 14091.4 5926.48 20863.8 20864.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1380 6.4e-05 4096 130 8448 293760 49.1432 59.3749 13714.5 1777.55 15600.7 15600.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1430 0.001024 4096 370 352 15696 3.25418 25.5266 104.337 133.169 133.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 0.000256 2048 250 832 71280 7.05398 97.9021 209.405 314.405 314.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 560 6.4e-05 1024 160 512 147456 45.8178 13.258 90.8566 408.162 558.31 558.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1800 0.000256 1024 420 1472 68544 4.51229 3.41562 103.937 104.611 216.585 216.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1970 0.000512 1024 220 160 37008 1.66707 5.03398 52.5969 59.3414 59.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1800 0.000128 512 330 1248 141696 5.39338 3.41069 101.471 104.527 214.939 215.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 3.2e-05 4096 107 1792 396288 452.215 152.763 3363.85 4568.73 8537.94 8538.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 3.2e-05 1024 100 1088 511488 57.6586 26.8453 668.709 834.547 1587.95 1588.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 3.2e-05 4096 120 4928 382464 643.755 197.678 9091.28 5909.74 15843 15843.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1380 6.4e-05 4096 130 8448 293472 49.0118 59.3368 8910.47 1776.66 10795.6 10795.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1430 0.001024 4096 370 352 15552 3.2416 21.2795 103.966 128.541 128.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 0.000256 2048 250 832 71280 7.15107 81.1091 209.629 297.935 297.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 560 6.4e-05 1024 160 512 138240 47.2502 13.2751 70.9906 408.318 540.055 540.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1800 0.000256 1024 420 1472 68256 4.53939 3.4191 85.8007 104.716 198.591 198.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 1970 0.000512 1024 220 160 36936 1.66947 14.0516 52.4619 68.2269 68.2875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1800 0.000128 512 330 1248 141696 5.42688 3.41958 83.7102 104.584 197.279 197.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 3.2e-05 4096 107 1792 393984 455.639 153.37 2729.33 4581.65 7920.4 7920.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 3.2e-05 1024 100 1088 511488 57.7562 26.8718 554.917 834.668 1474.41 1474.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 3.2e-05 4096 120 4928 380160 650.597 197.985 7403.86 5936.45 14189.5 14190
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1380 6.4e-05 4096 130 8448 293328 49.0873 59.3347 7318.22 1775.28 9202.07 9202.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1430 0.001024 4096 370 352 15840 3.26656 38.1583 104.785 146.26 146.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 0.000256 2048 250 832 71360 7.05315 144.813 209.488 361.398 361.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 560 6.4e-05 1024 160 512 158720 45.6858 13.5132 143.227 419.133 621.769 621.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1800 0.000256 1024 420 1472 68800 4.50538 3.40787 152.546 104.536 265.101 265.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1970 0.000512 1024 220 160 37040 1.66493 7.45389 52.4227 61.583 61.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1800 0.000128 512 330 1248 142080 5.42102 3.41674 146.906 104.925 260.799 260.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 3.2e-05 4096 107 1792 396800 454.378 153.512 4905.13 4574.33 10087.7 10088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 3.2e-05 1024 100 1088 514560 57.6263 26.9193 979.205 838.046 1901.99 1902.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 3.2e-05 4096 120 4928 384000 646.852 197.999 13236.5 5934.23 20016.2 20016.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1380 6.4e-05 4096 130 8448 293760 49.0446 59.3469 12946.9 1776.02 14831.5 14831.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1430 0.001024 4096 370 352 15680 3.252 25.854 104.424 133.583 133.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 0.000256 2048 250 832 71200 7.0488 97.4459 209.41 313.948 314.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 560 6.4e-05 1024 160 512 153600 45.4192 13.322 93.5231 412.646 565.122 565.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1800 0.000256 1024 420 1472 68480 4.48845 3.39558 101.754 104.285 214.03 214.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1970 0.000512 1024 220 160 36960 1.66502 5.05264 52.4535 59.2142 59.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1800 0.000128 512 330 1248 140800 5.38067 3.40522 97.0317 104.194 210.147 210.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 3.2e-05 4096 107 1792 394240 456.368 154.045 3272.5 4591.74 8475.03 8475.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 3.2e-05 1024 100 1088 512000 57.8246 27.134 646.379 839.521 1571.04 1571.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 3.2e-05 4096 120 4928 384000 647.081 197.426 8874.88 5939.65 15659.6 15660.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1380 6.4e-05 4096 130 8448 293760 48.9431 59.3068 8659.42 1778.05 10545.9 10546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1430 0.001024 4096 370 352 15600 3.2519 20.883 104.351 128.538 128.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 0.000256 2048 250 832 71040 7.07597 81.3957 209.061 297.577 297.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 560 6.4e-05 1024 160 512 153600 45.4933 13.3343 78.7661 412.483 550.288 550.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1800 0.000256 1024 420 1472 68160 4.53306 3.41597 85.4038 104.753 198.215 198.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1970 0.000512 1024 220 160 36720 1.65069 4.24035 52.204 58.1399 58.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1800 0.000128 512 330 1248 140160 5.44691 3.41606 81.6043 104.611 195.219 195.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 3.2e-05 4096 107 1792 391680 456.692 153.816 2739.95 4575.86 7926.73 7927.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 3.2e-05 1024 100 1088 506880 58.1544 26.8473 542.693 835.547 1463.44 1463.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 3.2e-05 4096 120 4928 376320 659.518 198.764 7364.06 5977.87 14200.8 14201.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1380 6.4e-05 4096 130 8448 293280 48.9973 59.3043 7323.4 1777.04 9208.9 9209.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1430 0.001024 4096 370 352 15840 3.26368 33.6179 104.871 141.807 141.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 0.000256 2048 250 832 71328 7.05565 137.702 209.441 354.244 354.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 560 6.4e-05 1024 160 512 153600 45.4178 13.3243 132.439 412.29 603.687 603.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1800 0.000256 1024 420 1472 68736 4.50694 3.40787 145.574 104.817 258.416 258.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1970 0.000512 1024 220 160 37056 1.66746 7.07174 52.4687 61.2514 61.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1800 0.000128 512 330 1248 142080 5.40598 3.41402 140.074 104.768 253.8 253.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 3.2e-05 4096 107 1792 396288 453.277 153.029 4629.44 4566.11 9802.26 9802.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 3.2e-05 1024 100 1088 513024 57.6411 26.8599 931.436 836.778 1852.92 1853.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 3.2e-05 4096 120 4928 384000 644.58 198.118 12508.5 5918.11 19269.9 19270.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1380 6.4e-05 4096 130 8448 293760 48.9592 59.3081 12201.4 1776.96 14086.8 14087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1430 0.001024 4096 370 352 15744 3.26304 24.1889 104.946 132.452 132.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 0.000256 2048 250 832 71232 7.08403 89.2631 209.605 305.995 306.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 560 6.4e-05 1024 160 512 147456 46.3301 13.3189 82.6878 412.74 555.295 555.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1800 0.000256 1024 420 1472 68352 4.50525 3.4048 94.4944 104.513 207.024 207.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1970 0.000512 1024 220 160 36864 1.66266 4.71427 52.3776 58.7986 58.8566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1800 0.000128 512 330 1248 141312 5.39024 3.40736 90.8036 104.406 204.143 204.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 3.2e-05 4096 107 1792 393216 453.058 152.558 2995.86 4554.26 8156.13 8156.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 3.2e-05 1024 100 1088 509952 57.4481 26.7343 602.963 834.174 1521.51 1521.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 3.2e-05 4096 120 4928 380928 645.001 197.118 8091.14 5907.82 14841.7 14842.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1380 6.4e-05 4096 130 8448 293376 49.0366 59.3689 7959.94 1779.57 9848.07 9848.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1430 0.001024 4096 370 352 15552 3.25136 21.0555 104.422 128.783 128.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 0.000256 2048 250 832 71136 7.1209 78.071 209.579 294.814 294.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 560 6.4e-05 1024 160 512 129024 46.3815 13.1642 63.7927 396.315 519.865 520.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1800 0.000256 1024 420 1472 67968 4.48883 3.38918 81.3062 104.211 193.503 193.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1970 0.000512 1024 220 160 36864 1.66352 4.15744 52.4933 58.359 58.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1800 0.000128 512 330 1248 140544 5.3617 3.40429 77.8767 103.925 190.704 190.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 3.2e-05 4096 107 1792 387072 454.345 152.641 2553.01 4554.39 7714.78 7715.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 3.2e-05 1024 100 1088 506880 57.094 26.5595 517.528 829.881 1431.26 1431.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 3.2e-05 4096 120 4928 377856 644.315 195.808 6918.19 5891.42 13650.3 13650.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1380 6.4e-05 4096 130 8448 293184 49.0297 59.4496 6835.95 1780.87 8725.46 8725.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1430 0.001024 4096 370 352 15800 3.25414 35.3193 104.672 143.295 143.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 0.000256 2048 250 832 71400 7.06746 135.883 209.646 352.641 352.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 560 6.4e-05 1024 160 512 153600 45.5409 13.355 129.965 412.287 601.361 601.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1800 0.000256 1024 420 1472 68800 4.54246 3.42426 143.04 104.887 255.996 256.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1970 0.000512 1024 220 160 37000 1.66502 6.98576 52.4003 61.0964 61.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1800 0.000128 512 330 1248 141600 5.45238 3.42221 136.872 104.827 250.706 250.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 3.2e-05 4096 107 1792 396800 454.642 153.532 4566.7 4586.83 9762.09 9762.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 3.2e-05 1024 100 1088 512000 57.951 26.9599 909.513 837.181 1831.8 1831.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 3.2e-05 4096 120 4928 384000 647.765 199.068 12292.4 5924.12 19064 19064.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1380 6.4e-05 4096 130 8448 293800 49.2874 59.4471 12034.3 1776.85 13920 13920.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1430 0.001024 4096 370 352 15600 3.24474 24.2053 104.137 131.641 131.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 0.000256 2048 250 832 71200 7.04877 93.8694 209.375 310.335 310.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 560 6.4e-05 1024 160 512 153600 45.6001 13.4188 90.3287 412.504 562.067 562.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1800 0.000256 1024 420 1472 68000 4.52426 3.4145 98.1751 104.48 210.703 210.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1970 0.000512 1024 220 160 36800 1.65398 4.83453 52.2582 58.7891 58.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1800 0.000128 512 330 1248 140800 5.42723 3.41584 95.3285 104.364 208.668 208.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 3.2e-05 4096 107 1792 390400 456.97 153.629 3165.11 4587.85 8363.93 8364.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 3.2e-05 1024 100 1088 505600 58.1589 26.7962 629.18 833.032 1547.36 1547.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 3.2e-05 4096 120 4928 377600 653.793 198.954 8546.25 5943.26 15342.8 15343.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1380 6.4e-05 4096 130 8448 293200 49.1628 59.4024 8471.15 1776.84 10356.7 10356.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1430 0.001024 4096 370 352 15600 3.25427 22.3661 104.678 130.351 130.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 0.000256 2048 250 832 71100 7.05536 78.1691 209.379 294.646 294.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 560 6.4e-05 1024 160 512 153600 45.5929 13.3553 75.9409 412.556 547.658 547.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1800 0.000256 1024 420 1472 67200 4.49619 3.3833 81.4717 103.544 193.001 193.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1970 0.000512 1024 220 160 36600 1.65069 3.97213 52.1237 57.7866 57.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1800 0.000128 512 330 1248 139200 5.38371 3.40454 78.4332 103.354 190.711 190.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 3.2e-05 4096 107 1792 393600 458.424 154.361 2639.72 4587.73 7840.62 7840.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 3.2e-05 1024 100 1088 508800 58.4728 26.96 526.411 838.183 1450.23 1450.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 3.2e-05 4096 120 4928 384000 648.576 199.062 7175 5927.5 13950.7 13951.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1380 6.4e-05 4096 130 8448 293400 49.2252 59.4198 6984.74 1776.85 8870.39 8870.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1430 0.001024 4096 370 352 15792 3.25632 33.3322 104.77 141.413 141.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 0.000256 2048 250 832 71344 7.28438 131.496 209.668 348.492 348.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 560 6.4e-05 1024 160 512 150528 46.1187 13.3816 124.304 413.957 597.972 598.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1800 0.000256 1024 420 1472 68992 4.51584 3.41574 140.087 104.907 253.032 253.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1970 0.000512 1024 220 160 37072 1.67142 6.78902 52.5423 61.0471 61.1062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1800 0.000128 512 330 1248 141568 5.41776 3.41923 133.336 104.843 247.147 247.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 3.2e-05 4096 107 1792 397824 452.288 152.926 4486.87 4580.61 9673.09 9673.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 3.2e-05 1024 100 1088 512512 57.763 26.8971 890.617 837.371 1812.84 1812.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 3.2e-05 4096 120 4928 383488 645.916 197.906 12104.9 5953.34 18902.7 18903.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1380 6.4e-05 4096 130 8448 293664 49.03 59.3315 11825.6 1790.11 13724.2 13724.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1430 0.001024 4096 370 352 15680 3.25427 24.3508 104.693 132.353 132.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 0.000256 2048 250 832 71232 7.05091 91.9511 209.525 308.572 308.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 560 6.4e-05 1024 160 512 143360 45.7845 13.2321 82.3832 404.217 545.832 545.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1800 0.000256 1024 420 1472 68096 4.47066 3.38147 96.4414 103.78 208.18 208.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1970 0.000512 1024 220 160 36960 1.66941 4.83357 52.5066 59.0515 59.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1800 0.000128 512 330 1248 141568 5.4153 3.41232 92.92 104.855 206.735 206.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 3.2e-05 4096 107 1792 394240 454.563 153.508 3112.09 4597.71 8318.26 8318.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 3.2e-05 1024 100 1088 508928 58.1518 26.8694 618.877 836.866 1540.96 1541.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 3.2e-05 4096 120 4928 379904 653.514 198.193 8370.17 5992.34 15214.8 15215.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1380 6.4e-05 4096 130 8448 293440 49.0177 59.3879 8258.04 1792.08 10158.7 10158.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1430 0.001024 4096 370 352 15456 3.24813 20.8953 104.177 128.374 128.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 0.000256 2048 250 832 70896 7.03629 75.321 209.09 291.491 291.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 560 6.4e-05 1024 160 512 129024 47.8838 13.2387 62.1608 404.676 528.173 528.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1800 0.000256 1024 420 1472 67200 4.46656 3.37302 78.2228 103.51 189.681 189.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1970 0.000512 1024 220 160 36624 1.64822 4.11814 52.2436 58.0523 58.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1800 0.000128 512 330 1248 139776 5.47869 3.41581 75.7555 105.003 189.789 189.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 3.2e-05 4096 107 1792 397824 452.146 153.261 2568.56 4564 7738.36 7738.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 3.2e-05 1024 100 1088 505344 58.6068 26.9128 505.528 837.552 1428.79 1428.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 3.2e-05 4096 120 4928 376320 664.806 199.756 6775.98 6008.78 13649.9 13650.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1380 6.4e-05 4096 130 8448 292992 49.0297 59.348 6735.03 1778.7 8622.26 8622.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1430 0.001024 4096 370 352 15720 3.25418 34.529 104.313 142.152 142.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 0.000256 2048 250 832 71280 7.14342 128.843 209.289 345.318 345.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 560 6.4e-05 1024 160 512 153600 45.5788 13.3452 123.291 412.153 594.588 594.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1800 0.000256 1024 420 1472 68640 4.52461 3.41808 134.927 104.554 247.528 247.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1970 0.000512 1024 220 160 36960 1.66298 6.56659 52.3474 60.6188 60.6781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1800 0.000128 512 330 1248 141120 5.43104 3.42214 128.851 104.48 242.32 242.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 3.2e-05 4096 107 1792 395520 453.707 153.052 4400.21 4552.25 9559.62 9559.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 3.2e-05 1024 100 1088 510720 57.83 26.8657 860.26 834.443 1779.6 1779.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 3.2e-05 4096 120 4928 380160 651.032 198.863 11791.4 5932.66 18574.6 18575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1380 6.4e-05 4096 130 8448 293520 49.2093 59.389 11655 1776.15 13539.9 13540
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1430 0.001024 4096 370 352 15600 3.24499 24.2893 104.355 131.941 132.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 0.000256 2048 250 832 71040 7.04179 92.8074 209.058 308.951 309.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 560 6.4e-05 1024 160 512 153600 45.4767 13.3295 89.2269 412.484 560.731 560.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1800 0.000256 1024 420 1472 68160 4.53226 3.41574 97.1726 104.753 209.984 210.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1970 0.000512 1024 220 160 36720 1.65325 4.84192 52.2056 58.7452 58.8024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1800 0.000128 512 330 1248 140160 5.4545 3.4176 92.3721 104.607 205.98 206.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 3.2e-05 4096 107 1792 391680 456.63 153.807 3082.96 4595.5 8289.28 8289.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 3.2e-05 1024 100 1088 506880 58.1525 26.8492 616.949 834.831 1536.97 1537.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 3.2e-05 4096 120 4928 376320 659.44 198.72 8231.33 5978.22 15068.3 15068.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1380 6.4e-05 4096 130 8448 293280 49.0228 59.3409 8166.04 1776.89 10051.4 10051.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1430 0.001024 4096 370 352 15480 3.25008 20.0014 104.513 127.816 127.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 0.000256 2048 250 832 70920 7.04307 76.3733 209.226 292.682 292.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 560 6.4e-05 1024 160 512 138240 46.218 13.2336 67.1843 402.662 529.514 529.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1800 0.000256 1024 420 1472 67680 4.56582 3.4295 80.1101 105.095 193.312 193.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1970 0.000512 1024 220 160 36720 1.66426 4.05715 52.4075 58.1709 58.2276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1800 0.000128 512 330 1248 141120 5.44749 3.42518 77.8268 104.77 191.603 191.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 3.2e-05 4096 107 1792 391680 457.536 154.15 2579.5 4600.08 7791.64 7791.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 3.2e-05 1024 100 1088 506880 58.2899 26.8864 512.798 835.551 1433.71 1433.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 3.2e-05 4096 120 4928 380160 651.65 198.963 6982.16 5943.33 13776.7 13777.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1380 6.4e-05 4096 130 8448 293040 49.2324 59.3999 6879.05 1778.27 8766.11 8766.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1430 0.001024 4096 370 352 15744 3.2575 33.1491 104.596 141.057 141.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 0.000256 2048 250 832 71296 7.08406 130.091 209.588 346.806 346.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 560 6.4e-05 1024 160 512 155648 45.9479 13.4922 126.462 418.111 604.225 604.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1800 0.000256 1024 420 1472 68608 4.51379 3.41328 136.744 104.76 249.534 249.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1970 0.000512 1024 220 160 36992 1.66262 6.71338 52.4615 60.8806 60.9378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1800 0.000128 512 330 1248 141312 5.41581 3.40992 130.686 104.687 244.333 244.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 3.2e-05 4096 107 1792 393216 454.546 153.216 4349.12 4575.19 9532.46 9532.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 3.2e-05 1024 100 1088 512000 57.6139 26.822 874.999 836.026 1795.65 1795.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 3.2e-05 4096 120 4928 380928 648.216 197.706 11703.2 5939.12 18488.8 18489.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1380 6.4e-05 4096 130 8448 293632 49.0163 59.3143 11515.8 1778.42 13402.7 13402.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1430 0.001024 4096 370 352 15616 3.25987 24.3241 104.505 132.142 132.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 0.000256 2048 250 832 71168 7.04864 88.2211 209.404 304.718 304.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 560 6.4e-05 1024 160 512 147456 47.1814 13.4913 81.4681 417.922 560.273 560.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1800 0.000256 1024 420 1472 68608 4.52205 3.41181 92.9193 104.84 205.801 205.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1970 0.000512 1024 220 160 36864 1.66138 4.57389 52.4125 58.6917 58.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1800 0.000128 512 330 1248 141312 5.41773 3.40864 89.2191 104.687 202.87 202.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 3.2e-05 4096 107 1792 393216 454.437 153.198 2951.26 4572.55 8131.83 8132.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 3.2e-05 1024 100 1088 507904 58.1019 26.882 592.058 836.215 1513.45 1513.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 3.2e-05 4096 120 4928 376832 657.627 198.675 7867.09 5979.99 14704 14704.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1380 6.4e-05 4096 130 8448 292864 48.985 59.3117 7796.97 1776.89 9682.31 9682.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1430 0.001024 4096 370 352 15360 3.23552 21.0988 104.839 129.226 129.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 0.000256 2048 250 832 71040 7.05373 79.5873 211.464 298.148 298.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 560 6.4e-05 1024 160 512 122880 47.2842 13.1686 62.3073 400.023 522.996 523.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1800 0.000256 1024 420 1472 67584 4.47306 3.37962 82.2345 104.708 194.903 194.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1970 0.000512 1024 220 160 36480 1.6481 4.02563 52.5761 58.2915 58.3477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1800 0.000128 512 330 1248 138240 5.39629 3.39763 78.37 104.405 191.705 191.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 3.2e-05 4096 107 1792 380928 457.527 152.661 2620.74 4614.05 7845.36 7845.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 3.2e-05 1024 100 1088 503808 56.9677 26.4806 528.863 832.57 1445.07 1445.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 3.2e-05 4096 120 4928 368640 656.786 197.06 7068.27 5996.45 13919.1 13919.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1380 6.4e-05 4096 130 8448 292608 49.0744 59.4324 7166.41 1797.11 9072.18 9072.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1430 0.001024 4096 370 360 15808 3.25062 45.1809 104.765 153.248 153.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1590 0.000256 2048 250 840 71392 7.06442 187.63 209.558 404.297 404.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 560 6.4e-05 1024 160 520 141312 48.0334 13.4868 142.292 417.591 621.621 621.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1800 0.000256 1024 420 1480 68992 4.52045 3.42016 106.749 104.875 219.681 219.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1970 0.000512 1024 220 160 37152 1.67136 9.00118 52.496 63.2115 63.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1800 0.000128 512 330 1240 141824 5.41434 3.40797 100.973 104.865 214.798 214.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 520 3.2e-05 4096 107 1800 396288 455.498 153.404 6121.42 4593.84 11324.6 11324.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 3.2e-05 1024 100 1080 515072 57.6517 26.8993 678.228 837.72 1600.69 1600.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 520 3.2e-05 4096 120 4920 382976 648.999 198.62 9171.98 5943.07 15963.2 15963.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1380 6.4e-05 4096 130 8480 293952 49.1022 59.3057 9025.32 1775.69 10909.6 10909.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1430 0.001024 4096 370 360 15744 3.24576 45.0977 104.603 153 153.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1590 0.000256 2048 250 840 71360 7.11987 187.295 209.581 404.038 404.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 560 6.4e-05 1024 160 520 139264 48.4852 13.4961 146.5 417.678 626.375 626.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1800 0.000256 1024 420 1480 68608 4.51117 3.42429 68.4006 104.588 181.031 181.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1970 0.000512 1024 220 160 37120 1.66912 8.98378 52.5072 63.2036 63.2627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1800 0.000128 512 330 1240 141824 5.42563 3.41146 65.1822 104.899 179.047 179.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 520 3.2e-05 4096 107 1800 395264 457.496 153.699 5933.89 4600.23 11145.7 11146.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 3.2e-05 1024 100 1080 514048 57.706 26.8847 435.423 837.977 1358.18 1358.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 520 3.2e-05 4096 120 4920 382976 649.738 198.549 5901.67 5944.27 12694.8 12695.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1380 6.4e-05 4096 130 8480 293760 49.1201 59.3388 5816.88 1775.57 7701.06 7701.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1430 0.001024 4096 370 360 15800 3.25021 51.9926 104.849 160.144 160.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 0.000256 2048 250 840 71400 7.10656 115.729 209.776 332.655 332.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 560 6.4e-05 1024 160 520 140800 48.3622 13.5254 101.312 419.324 582.735 582.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1800 0.000256 1024 420 1480 68960 4.54221 3.42422 121.794 104.974 234.834 234.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1970 0.000512 1024 220 160 37120 1.66707 10.0762 52.5041 64.2902 64.3481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1800 0.000128 512 330 1240 141760 5.44291 3.41587 113.821 104.955 227.765 227.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 3.2e-05 4096 107 1800 396800 455.447 153.673 3909.67 4595.73 9114.92 9115.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 3.2e-05 1024 100 1080 515840 57.6775 26.9487 764.121 838.534 1687.48 1687.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 3.2e-05 4096 120 4920 382720 651.536 199.146 10476.8 5951.08 17279.2 17279.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1380 6.4e-05 4096 130 8480 293840 49.2952 59.4053 10323.3 1777.01 12209.2 12209.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1430 0.001024 4096 370 360 15760 3.25216 51.7214 104.771 159.795 159.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 0.000256 2048 250 840 71360 7.07293 73.9752 209.616 290.708 290.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 560 6.4e-05 1024 160 520 138240 48.9236 13.5148 149.465 419.061 631.173 631.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1800 0.000256 1024 420 1480 68480 4.51101 3.40762 77.1883 104.521 189.728 189.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1970 0.000512 1024 220 160 37040 1.66355 10.0948 52.4124 64.2142 64.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1800 0.000128 512 330 1240 141440 5.43568 3.41629 73.6297 104.912 187.523 187.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 520 3.2e-05 4096 107 1800 396800 455.176 153.505 6758.5 4590.2 11957.8 11958.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 3.2e-05 1024 100 1080 514560 57.6564 26.9251 493.7 837.807 1416.27 1416.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 520 3.2e-05 4096 120 4920 381440 653.626 198.96 6593.84 5960.85 13407.8 13408.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1380 6.4e-05 4096 130 8480 293760 49.1643 59.3537 6521.75 1775.69 8406.1 8406.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1430 0.001024 4096 370 360 15720 3.24986 51.3124 104.861 159.475 159.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1590 0.000256 2048 250 840 71280 7.0569 210.813 209.688 427.599 427.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 560 6.4e-05 1024 160 520 130560 48.9859 13.3489 138.831 412.595 613.975 614.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1800 0.000256 1024 420 1480 68640 4.52755 3.41658 63.7159 104.664 176.443 176.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1970 0.000512 1024 220 160 36960 1.66707 10.0981 52.4123 64.2183 64.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1800 0.000128 512 330 1240 141120 5.43229 3.41949 60.5742 104.589 174.149 174.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 520 3.2e-05 4096 107 1800 391680 458.139 153.832 6644.98 4595.21 11852.5 11852.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 3.2e-05 1024 100 1080 510720 57.8372 26.881 399.02 835.244 1319.18 1319.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 520 3.2e-05 4096 120 4920 380160 651.289 198.855 5363.61 5939.05 12153.4 12153.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1380 6.4e-05 4096 130 8480 293520 49.3716 59.4574 5299.49 1778.05 7186.52 7186.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1430 0.001024 4096 370 360 15792 3.25568 28.3614 104.773 136.442 136.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 0.000256 2048 250 840 71376 7.11674 105.896 209.577 322.634 322.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 560 6.4e-05 1024 160 520 138240 48.2031 13.4922 90.85 416.266 569.028 569.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1800 0.000256 1024 420 1480 68736 4.51757 3.41402 110.839 104.736 223.614 223.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1970 0.000512 1024 220 160 37104 1.6695 9.04131 52.4535 63.2063 63.2631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1800 0.000128 512 330 1240 141312 5.4231 3.41197 104.906 104.716 218.584 218.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 3.2e-05 4096 107 1800 394752 454.925 153.615 3548.95 4572.98 8730.87 8731.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 3.2e-05 1024 100 1080 514560 57.6435 26.8965 710.009 836.377 1631.12 1631.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 3.2e-05 4096 120 4920 380928 652.246 198.872 9535.51 5949.03 16336.3 16336.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1380 6.4e-05 4096 130 8480 293856 49.1295 59.3569 9453.7 1775.5 11337.8 11338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1430 0.001024 4096 370 360 15744 3.25533 44.6648 104.751 152.726 152.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 0.000256 2048 250 840 71328 7.22387 69.7385 209.545 286.552 286.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 560 6.4e-05 1024 160 520 135168 48.0107 13.3284 59.0196 412.144 532.717 532.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1800 0.000256 1024 420 1480 68736 4.50541 3.41402 73.1464 104.781 185.948 186.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1970 0.000512 1024 220 160 37056 1.66563 9.04912 52.4452 63.2017 63.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1800 0.000128 512 330 1240 141312 5.41894 3.40992 68.9481 104.726 182.634 182.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 3.2e-05 4096 107 1800 393216 455.717 153.659 2306.13 4581.12 7497.02 7497.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 3.2e-05 1024 100 1080 513024 57.6654 27.1383 461.489 837.312 1383.81 1383.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 3.2e-05 4096 120 4920 380928 652.14 198.123 6214.87 5987.93 13053.7 13054.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1380 6.4e-05 4096 130 8480 293760 49.1324 59.3607 6130.62 1776.28 8015.54 8015.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1430 0.001024 4096 370 360 15696 3.25581 44.1948 104.77 152.274 152.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 0.000256 2048 250 840 71280 7.1233 57.3854 209.58 274.133 274.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 560 6.4e-05 1024 160 520 129024 48.758 13.2588 119.507 408.171 589.908 590.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1800 0.000256 1024 420 1480 68544 4.51296 3.41197 60.5908 104.606 173.221 173.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1970 0.000512 1024 220 160 37008 1.67014 9.04397 52.4591 63.2141 63.2733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1800 0.000128 512 330 1240 140544 5.42941 3.4087 57.4357 104.527 170.928 171.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 3.2e-05 4096 107 1800 391680 457.587 153.671 5694.36 4579.64 10885.6 10886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 3.2e-05 1024 100 1080 511488 57.6442 26.8419 382.078 834.521 1301.28 1301.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 3.2e-05 4096 120 4920 377856 655.344 198.256 5097.03 5977.43 11928.6 11929.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1380 6.4e-05 4096 130 8480 293472 49.2091 59.3971 5071.11 1776.57 6956.44 6956.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1430 0.001024 4096 370 360 15792 3.26003 37.6484 104.838 145.799 145.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 0.000256 2048 250 840 71344 7.06115 152.578 209.55 369.235 369.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 560 6.4e-05 1024 160 520 139776 48.4821 13.527 134.705 418.413 615.349 615.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1800 0.000256 1024 420 1480 68768 4.52694 3.42378 160.813 104.76 273.632 273.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1970 0.000512 1024 220 160 37128 1.66893 7.69872 52.5072 61.919 61.9781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1800 0.000128 512 330 1240 141568 5.4384 3.4191 148.843 104.733 262.571 262.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 3.2e-05 4096 107 1800 394240 456.182 153.816 5047.7 4576.66 10234.8 10235.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 3.2e-05 1024 100 1080 514304 57.7271 26.9274 1024.41 836.54 1945.81 1945.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 3.2e-05 4096 120 4920 381696 651.441 198.89 13510.7 5942.08 20303.7 20304.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1380 6.4e-05 4096 130 8480 293776 49.3004 59.4338 13322.2 1776.36 15207.4 15207.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1430 0.001024 4096 370 360 15680 3.24122 24.1591 104.614 132.069 132.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 0.000256 2048 250 840 71232 7.09328 96.3774 209.564 313.078 313.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 560 6.4e-05 1024 160 520 136192 48.1407 13.3619 82.169 414.023 557.912 558.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1800 0.000256 1024 420 1480 68544 4.52602 3.41402 100.27 104.921 213.24 213.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 1970 0.000512 1024 220 160 37072 1.67434 14.3051 52.5475 68.5676 68.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1800 0.000128 512 330 1240 141568 5.41731 3.41197 96.1304 104.859 209.951 210.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 3.2e-05 4096 107 1800 394240 455.29 153.655 3179.87 4600.17 8389.37 8389.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 3.2e-05 1024 100 1080 512512 57.7707 26.8984 637.983 837.302 1560.15 1560.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 3.2e-05 4096 120 4920 379904 654.096 198.318 8499.71 5967.28 15320 15320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1380 6.4e-05 4096 130 8480 293664 49.1359 59.3503 8391.91 1777.71 10278.3 10278.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1430 0.001024 4096 370 360 15624 3.24451 68.816 104.526 176.641 176.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 0.000256 2048 250 840 71232 7.06934 78.6104 209.541 295.266 295.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 560 6.4e-05 1024 160 520 139776 48.5465 13.5268 69.6527 418.539 550.482 550.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1800 0.000256 1024 420 1480 68544 4.54224 3.4263 81.8242 104.909 194.8 194.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1970 0.000512 1024 220 160 36960 1.66301 13.7241 52.4247 67.8559 67.9124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1800 0.000128 512 330 1240 141120 5.45107 3.42 78.4098 104.818 192.228 192.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 3.2e-05 4096 107 1800 392448 458.347 154.269 2586.05 4606.03 7805.07 7805.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 3.2e-05 1024 100 1080 510720 58.1038 26.9279 519.018 836.652 1440.89 1441.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 3.2e-05 4096 120 4920 381696 651.543 198.908 6961.2 5956.69 13768.9 13769.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1380 6.4e-05 4096 130 8480 293328 49.3724 59.462 6838.82 1777.29 8725.1 8725.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1430 0.001024 4096 370 360 15744 3.24515 36.5664 104.677 144.539 144.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 0.000256 2048 250 840 71360 7.05306 142.41 209.733 359.24 359.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 560 6.4e-05 1024 160 520 139264 48.3287 13.4861 124.209 417.97 604.206 604.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1800 0.000256 1024 420 1480 68608 4.50765 3.404 148.707 104.662 261.389 261.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1970 0.000512 1024 220 160 37120 1.66557 7.27859 52.5461 61.5324 61.5884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1800 0.000128 512 330 1240 141824 5.41968 3.40899 140.526 104.97 254.454 254.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 3.2e-05 4096 107 1800 395264 455.655 153.686 4693.48 4584.84 9888.04 9888.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 3.2e-05 1024 100 1080 514048 57.6439 26.8781 950.734 838.46 1873.9 1874.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 3.2e-05 4096 120 4920 382976 649.165 198.57 12598.8 5948.21 19395.3 19395.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1380 6.4e-05 4096 130 8480 293760 49.0973 59.3165 12323.5 1776.82 14208.9 14209.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1430 0.001024 4096 370 360 15616 3.23827 24.0914 104.257 131.64 131.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 0.000256 2048 250 840 71296 7.05946 90.976 209.581 307.659 307.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 560 6.4e-05 1024 160 520 139264 48.3771 13.4857 79.4701 417.75 559.292 559.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1800 0.000256 1024 420 1480 68608 4.51405 3.40992 94.1766 104.672 206.873 206.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1970 0.000512 1024 220 160 36992 1.66541 4.59424 52.4145 58.7175 58.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1800 0.000128 512 330 1240 141312 5.40893 3.41328 87.4448 104.602 201.001 201.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 3.2e-05 4096 107 1800 393216 454.585 153.188 3016.97 4590.69 8215.81 8216.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 3.2e-05 1024 100 1080 512000 57.589 26.8227 596.674 835.126 1516.4 1516.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 3.2e-05 4096 120 4920 380928 648.315 197.68 7924 5933.96 14704.5 14705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1380 6.4e-05 4096 130 8480 293632 49.096 59.3624 7654.72 1776.88 9540.21 9540.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1430 0.001024 4096 370 360 15552 3.24186 19.2314 104.274 126.8 126.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 0.000256 2048 250 840 71232 7.05862 73.614 209.619 290.334 290.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 560 6.4e-05 1024 160 520 135168 48.0794 13.3272 62.9037 412.42 536.936 537.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1800 0.000256 1024 420 1480 68352 4.5015 3.40573 76.4731 104.531 189.018 189.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 1970 0.000512 1024 220 160 36864 1.66246 12.7017 52.3327 66.7407 66.7979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1800 0.000128 512 330 1240 139776 5.42493 3.40378 70.0408 104.317 183.315 183.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 3.2e-05 4096 107 1800 387072 459.748 153.897 2402.66 4602.92 7619.59 7619.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 3.2e-05 1024 100 1080 509952 57.4224 26.7325 482.028 832.61 1398.98 1399.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 3.2e-05 4096 120 4920 374784 658.749 198.247 6369.76 5969.12 13196.4 13196.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1380 6.4e-05 4096 130 8480 293376 49.197 59.4003 6258.84 1778.11 8145.7 8145.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1430 0.001024 4096 370 360 15768 3.25411 36.0621 104.863 144.231 144.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 0.000256 2048 250 840 71352 7.05642 145.175 209.753 362.029 362.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 560 6.4e-05 1024 160 520 138240 48.0095 13.3969 126.238 414.584 602.439 602.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1800 0.000256 1024 420 1480 68832 4.53824 3.42746 153.418 104.982 266.473 266.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1970 0.000512 1024 220 160 37080 1.66883 7.3993 52.5092 61.6193 61.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1800 0.000128 512 330 1240 141696 5.43722 3.41526 145.873 104.946 259.804 259.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 3.2e-05 4096 107 1800 396288 455.304 153.625 4823.33 4577.2 10009.9 10010.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 3.2e-05 1024 100 1080 513792 57.8009 26.9413 970.872 838.333 1894.14 1894.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 3.2e-05 4096 120 4920 382464 651.77 198.875 12973.7 5950.49 19775.4 19775.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1380 6.4e-05 4096 130 8480 293760 49.3083 59.3991 12768.1 1777.36 14654.3 14654.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1430 0.001024 4096 370 360 15696 3.24826 25.4074 104.871 133.579 133.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 0.000256 2048 250 840 71280 7.0552 94.581 209.779 311.459 311.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 560 6.4e-05 1024 160 520 129024 48.5579 13.3714 76.5152 408.56 547.217 547.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1800 0.000256 1024 420 1480 68544 4.5111 3.41402 98.9548 104.705 211.691 211.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1970 0.000512 1024 220 160 37008 1.66726 4.92304 52.5051 59.1398 59.1971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1800 0.000128 512 330 1240 140544 5.4216 3.40787 93.6384 104.625 207.225 207.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 3.2e-05 4096 107 1800 391680 456.342 153.645 3094.2 4597.73 8302.3 8302.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 3.2e-05 1024 100 1080 511488 57.6082 26.8417 624.193 847.252 1556.09 1556.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 3.2e-05 4096 120 4920 377856 655.057 198.276 8301 5981.36 15136.3 15136.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1380 6.4e-05 4096 130 8480 293472 49.1897 59.4006 8240.12 1798.57 10147.4 10147.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1430 0.001024 4096 370 360 15552 3.24886 22.6263 104.482 130.409 130.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 0.000256 2048 250 840 71064 7.0615 83.3987 209.389 299.893 299.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 560 6.4e-05 1024 160 520 124416 49.2755 13.2692 65.6404 408.658 537.056 537.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1800 0.000256 1024 420 1480 68256 4.54374 3.41642 86.9697 104.805 199.841 199.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1970 0.000512 1024 220 160 36936 1.66653 4.43686 52.5053 58.6506 58.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1800 0.000128 512 330 1240 139968 5.47274 3.41779 81.9567 104.665 195.648 195.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 3.2e-05 4096 107 1800 393984 455.706 153.39 2751.75 4569.54 7930.77 7931.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 3.2e-05 1024 100 1080 511488 57.7544 27.1182 550.928 835.361 1471.35 1471.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 3.2e-05 4096 120 4920 380160 650.574 197.924 7399.72 5941.19 14190 14190.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1380 6.4e-05 4096 130 8480 293328 49.3446 59.3786 7298.05 1776.72 9183.65 9183.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1430 0.001024 4096 370 360 15552 3.25482 21.2333 104.787 129.326 129.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 0.000256 2048 250 840 71136 7.07325 74.2057 209.613 290.937 290.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 560 6.4e-05 1024 160 520 110592 49.1167 13.1593 52.7979 396.071 511.357 511.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1800 0.000256 1024 420 1480 67968 4.49462 3.38739 77.9844 104.155 190.133 190.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1970 0.000512 1024 220 160 36864 1.67075 11.7108 52.4634 65.8875 65.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1800 0.000128 512 330 1240 138240 5.4176 3.40166 72.7855 103.867 185.6 185.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 3.2e-05 4096 107 1800 387072 454.286 152.625 2416.97 4570.31 7594.57 7594.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 3.2e-05 1024 100 1080 506880 57.0978 26.5578 490.322 828.614 1402.78 1402.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 3.2e-05 4096 120 4920 368640 663.687 198.718 6431.11 6000.14 13294.2 13294.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1380 6.4e-05 4096 130 8480 293184 49.3838 59.5026 6541.96 1779.95 8430.96 8431.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1430 0.001024 4096 370 360 15760 3.25174 35.909 104.752 143.966 144.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 0.000256 2048 250 840 71360 7.09978 136.387 209.585 353.114 353.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 560 6.4e-05 1024 160 520 138240 48.8101 13.7116 118.135 418.975 599.843 600.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1800 0.000256 1024 420 1480 68480 4.50534 3.40787 142.529 104.5 255.047 255.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1970 0.000512 1024 220 160 37040 1.66707 6.94432 52.4098 61.0647 61.1193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1800 0.000128 512 330 1240 141440 5.43405 3.42006 135.736 104.884 249.609 249.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 3.2e-05 4096 107 1800 396800 454.433 153.516 4529.66 4572.59 9710.59 9710.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 3.2e-05 1024 100 1080 514560 57.6167 26.924 904.647 837.822 1827.21 1827.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 3.2e-05 4096 120 4920 381440 653.44 198.94 12122.4 5964.33 18939.8 18940.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1380 6.4e-05 4096 130 8480 293760 49.1625 59.3981 11953.5 1775.35 13837.5 13837.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1430 0.001024 4096 370 360 15680 3.25222 23.9248 104.854 132.083 132.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 0.000256 2048 250 840 71200 7.06298 92.1458 209.562 308.814 308.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 560 6.4e-05 1024 160 520 133120 48.5039 13.7101 77.6568 412.613 552.698 552.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1800 0.000256 1024 420 1480 67840 4.49619 3.39763 96.5421 104.275 208.814 208.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1970 0.000512 1024 220 160 36960 1.66326 4.74317 52.4474 58.8969 58.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1800 0.000128 512 330 1240 139520 5.41037 3.40768 92.0355 104.19 205.176 205.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 3.2e-05 4096 107 1800 394240 456.373 154.042 3076.75 4610.68 8298.22 8298.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 3.2e-05 1024 100 1080 512000 57.8141 26.8826 615.8 838.544 1539.23 1539.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 3.2e-05 4096 120 4920 378880 658.037 199.131 8265.53 5994.01 15117.3 15117.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1380 6.4e-05 4096 130 8480 293760 49.136 59.3696 8244.42 1777.99 10131.1 10131.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1430 0.001024 4096 370 360 15600 3.24944 22.1553 104.772 130.231 130.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 0.000256 2048 250 840 71040 7.04278 77.4165 209.193 293.698 293.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 560 6.4e-05 1024 160 520 122880 49.9625 13.3386 60.6783 412.405 536.601 536.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1800 0.000256 1024 420 1480 68160 4.52464 3.41606 81.7045 104.737 194.496 194.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1970 0.000512 1024 220 160 36720 1.65261 3.90109 52.196 57.7945 57.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1800 0.000128 512 330 1240 140160 5.45094 3.41309 77.2439 104.586 190.827 190.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 3.2e-05 4096 107 1800 391680 456.633 153.854 2557.83 4575.12 7743.84 7744.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 3.2e-05 1024 100 1080 506880 58.152 26.8443 513.233 834.58 1433.01 1433.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 3.2e-05 4096 120 4920 376320 659.36 198.751 6882.6 5977.12 13718.4 13718.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1380 6.4e-05 4096 130 8480 293280 49.2919 59.4086 6872.78 1776.55 8758.21 8758.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1430 0.001024 4096 370 360 15360 3.23155 20.3613 104.011 127.656 127.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 0.000256 2048 250 840 71040 7.05466 76.3167 209.607 293.021 293.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 560 6.4e-05 1024 160 520 122880 50.0067 13.327 59.2351 412.913 535.698 535.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1800 0.000256 1024 420 1480 66560 4.49536 3.37437 78.4796 103.756 190.209 190.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1970 0.000512 1024 220 160 36800 1.66682 3.8201 52.4617 57.9915 58.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1800 0.000128 512 330 1240 138240 5.38723 3.39715 73.8604 103.448 186.23 186.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 3.2e-05 4096 107 1800 389120 462.68 154.791 2554.2 4633.76 7805.81 7806.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 3.2e-05 1024 100 1080 512000 57.9169 26.8947 503.741 838.927 1427.67 1427.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 3.2e-05 4096 120 4920 378880 660.669 199.074 6965.01 5997.7 13823 13823.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1380 6.4e-05 4096 130 8480 293120 49.0572 59.3053 6860.59 1776.56 8745.66 8745.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1430 0.001024 4096 370 360 15744 3.25222 34.032 104.762 142.099 142.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 0.000256 2048 250 840 71328 7.05741 127.839 209.561 344.501 344.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 560 6.4e-05 1024 160 520 135168 48.0142 13.9253 108.627 412.169 582.95 583.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1800 0.000256 1024 420 1480 68736 4.50666 3.41578 133.768 104.788 246.587 246.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1970 0.000512 1024 220 160 37056 1.66813 6.47546 52.4472 60.6356 60.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1800 0.000128 512 330 1240 141312 5.41946 3.41277 127.08 104.733 240.78 240.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 3.2e-05 4096 107 1800 393216 455.575 153.686 4285.32 4592.48 9487.45 9487.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 3.2e-05 1024 100 1080 513024 57.6505 26.8636 841.66 836.546 1762.92 1763.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 3.2e-05 4096 120 4920 380928 651.863 198.139 11581.2 5949.48 18381.3 18381.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1380 6.4e-05 4096 130 8480 293760 49.1192 59.3513 11461.7 1776.47 13346.8 13346.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1430 0.001024 4096 370 360 15552 3.23789 23.5783 104.259 131.127 131.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 0.000256 2048 250 840 71232 7.18848 91.2963 209.584 308.111 308.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 560 6.4e-05 1024 160 520 135168 48.0883 13.3166 77.7348 412.364 551.712 551.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1800 0.000256 1024 420 1480 68352 4.5057 3.40611 96.0395 104.414 208.476 208.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1970 0.000512 1024 220 160 36864 1.65888 4.76234 52.3309 58.7945 58.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1800 0.000128 512 330 1240 139776 5.42176 3.41197 89.6037 104.304 202.878 202.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 3.2e-05 4096 107 1800 387072 459.655 153.893 2982.59 4582.95 8179.48 8179.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 3.2e-05 1024 100 1080 509952 57.4231 26.7339 603.611 833.324 1521.29 1521.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 3.2e-05 4096 120 4920 374784 658.655 198.234 8030.44 5968.06 14856 14856.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1380 6.4e-05 4096 130 8480 293376 49.1518 59.4103 8032.95 1777.65 9919.32 9919.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1430 0.001024 4096 370 360 15552 3.25334 21.9315 104.852 130.091 130.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 0.000256 2048 250 840 71136 7.13952 75.5367 209.739 292.458 292.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 560 6.4e-05 1024 160 520 110592 49.1103 13.2155 53.5795 396.296 512.42 512.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1800 0.000256 1024 420 1480 67968 4.48531 3.38544 79.1276 104.2 191.306 191.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1970 0.000512 1024 220 160 36864 1.66707 3.92806 52.492 58.1305 58.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1800 0.000128 512 330 1240 138240 5.41533 3.40221 73.7211 103.922 186.597 186.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 3.2e-05 4096 107 1800 387072 454.263 152.646 2455.59 4554.28 7617.16 7617.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 3.2e-05 1024 100 1080 506880 57.111 26.5588 497.144 829.907 1410.91 1411.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 3.2e-05 4096 120 4920 368640 663.694 198.714 6517.75 5990.67 13371.4 13371.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1380 6.4e-05 4096 130 8480 293184 49.41 59.5009 6600.9 1780.99 8490.95 8491.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1430 0.001024 4096 370 360 15360 3.23994 20.2983 104.272 127.865 127.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 0.000256 2048 250 840 71040 7.05331 71.583 209.611 288.288 288.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 560 6.4e-05 1024 160 520 122880 47.273 13.1584 56.6052 396.189 513.442 513.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1800 0.000256 1024 420 1480 67584 4.47251 3.3751 73.7486 103.765 185.464 185.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1970 0.000512 1024 220 160 36480 1.64326 3.72122 52.0785 57.4849 57.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1800 0.000128 512 330 1240 138240 5.3865 3.39312 69.1948 103.41 181.52 181.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 3.2e-05 4096 107 1800 380928 457.425 152.667 2266.77 4572.24 7449.48 7449.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 3.2e-05 1024 100 1080 503808 56.9645 26.4514 461.852 824.607 1370.06 1370.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 3.2e-05 4096 120 4920 368640 656.807 197.021 6089.94 5939.15 12883.5 12884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1380 6.4e-05 4096 130 8480 292608 49.2995 59.4676 6160.06 1779.94 8048.92 8049.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1430 0.001024 4096 370 360 15700 3.24829 34.5567 104.555 142.412 142.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 0.000256 2048 250 840 71300 7.05731 133.024 209.502 349.627 349.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 560 6.4e-05 1024 160 520 134400 48.4078 13.3757 112.578 412.212 586.787 586.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1800 0.000256 1024 420 1480 68800 4.54422 3.42384 140.687 104.865 253.627 253.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1970 0.000512 1024 220 160 37000 1.66502 6.71482 52.3834 60.8039 60.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1800 0.000128 512 330 1240 141600 5.45437 3.41622 133.573 104.811 247.39 247.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 3.2e-05 4096 107 1800 393600 457.49 154.237 4412.81 4603.2 9628.11 9628.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 3.2e-05 1024 100 1080 515200 57.7272 26.9576 890.89 837.1 1812.87 1813.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 3.2e-05 4096 120 4920 380800 655.454 199.011 11924.8 5957.79 18737.7 18738.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1380 6.4e-05 4096 130 8480 293800 49.406 59.4627 11769.3 1776.51 13654.8 13655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1430 0.001024 4096 370 360 15600 3.25222 26.5687 104.54 134.414 134.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 0.000256 2048 250 840 71200 7.08301 90.6765 209.48 307.283 307.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 560 6.4e-05 1024 160 520 128000 49.3961 13.3837 73.6072 412.288 548.894 549.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1800 0.000256 1024 420 1480 68000 4.5319 3.4161 94.4505 104.454 206.963 207.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1970 0.000512 1024 220 160 36800 1.65683 4.57683 52.2415 58.5175 58.5754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1800 0.000128 512 330 1240 140800 5.42906 3.41402 90.3583 104.331 203.67 203.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 3.2e-05 4096 107 1800 390400 456.964 153.636 2973.99 4586.59 8171.58 8171.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 3.2e-05 1024 100 1080 512000 57.4082 26.8001 602.009 832.691 1519.1 1519.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 3.2e-05 4096 120 4920 377600 653.838 198.965 8002.47 5941.1 14797 14797.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1380 6.4e-05 4096 130 8480 293200 49.3207 59.4336 7963.81 1776.3 9849.03 9849.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1430 0.001024 4096 370 360 15300 3.20717 20.8998 103.502 127.664 127.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 0.000256 2048 250 840 71100 7.05373 78.7153 209.553 295.367 295.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 560 6.4e-05 1024 160 520 134400 48.4765 13.3599 66.6293 412.555 541.234 541.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1800 0.000256 1024 420 1480 67200 4.50358 3.38125 81.221 103.548 192.763 192.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1970 0.000512 1024 220 160 36600 1.64742 4.24275 52.1303 58.0623 58.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1800 0.000128 512 330 1240 139200 5.3903 4.06086 77.5762 103.359 190.528 190.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 3.2e-05 4096 107 1800 393600 458.439 154.383 2671.35 4606.17 7890.75 7891.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 3.2e-05 1024 100 1080 508800 58.4837 26.9547 520.2 837.374 1443.21 1443.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 3.2e-05 4096 120 4920 374400 666.429 200.898 7130.24 6030.64 14028.8 14029.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1380 6.4e-05 4096 130 8480 293400 49.3868 59.4596 7158.75 1776.88 9044.62 9044.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1430 0.001024 4096 370 360 15200 3.20899 22.2288 103.496 128.989 129.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 0.000256 2048 250 840 70800 7.04307 72.1043 209.013 288.203 288.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 560 6.4e-05 1024 160 520 128000 49.3491 13.3427 60.2138 412.684 535.797 535.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1800 0.000256 1024 420 1480 67200 4.4825 3.37917 75.059 103.779 186.806 186.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1970 0.000512 1024 220 160 36400 1.6425 3.95674 51.9904 57.6315 57.6879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1800 0.000128 512 330 1240 137600 5.40541 3.39808 70.4475 103.418 182.804 182.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 3.2e-05 4096 107 1800 384000 454.736 152.731 2335.61 4536.23 7479.68 7479.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 3.2e-05 1024 100 1080 499200 57.68 26.4724 468.55 824.612 1377.5 1377.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 3.2e-05 4096 120 4920 371200 651.623 196.743 6291.82 5911.85 13052.6 13053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1380 6.4e-05 4096 130 8480 292800 49.4079 59.5598 6330.81 1781.1 8221.02 8221.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1430 0.001024 4096 370 336 16064 3.26042 49.8705 104.835 158.017 158.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1590 0.000256 2048 250 864 71200 7.07766 208.949 209.57 425.641 425.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 560 6.4e-05 1024 160 528 149504 46.8659 13.482 164.367 417.622 642.544 642.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1800 0.000256 1024 420 1488 68864 4.52058 3.4183 116.123 104.881 229.058 229.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1970 0.000512 1024 220 192 36768 1.66912 12.1672 52.4861 66.3669 66.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1800 0.000128 512 330 1248 141824 5.4183 3.41392 109.154 104.877 223.001 223.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 520 3.2e-05 4096 107 1776 398336 452.545 153.006 6988.49 4583.06 12177.5 12177.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 3.2e-05 1024 100 1104 509952 58.1569 26.878 747.028 837.72 1669.98 1670.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 520 3.2e-05 4096 120 4944 381952 651.884 198.107 9907.64 5954.66 16712.9 16713.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1380 6.4e-05 4096 130 8448 293888 48.9644 59.295 9698.93 1775.95 11583.3 11583.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1430 0.001024 4096 370 336 16000 3.25898 49.617 104.751 157.679 157.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1590 0.000256 2048 250 864 71168 7.09632 209.568 209.821 426.529 426.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 560 6.4e-05 1024 160 528 147456 47.212 13.4861 154.001 418.03 632.947 633.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1800 0.000256 1024 420 1488 68608 4.51453 3.43043 75.0624 104.674 187.781 187.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1970 0.000512 1024 220 192 36736 1.66995 12.0674 52.5298 66.3106 66.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1800 0.000128 512 330 1248 141824 5.42832 3.41597 70.8627 104.983 184.822 184.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 520 3.2e-05 4096 107 1776 397312 454.645 153.162 6766.77 4592.8 11967.8 11968.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 3.2e-05 1024 100 1104 509952 58.1826 26.8785 481.904 838.691 1405.85 1406.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 520 3.2e-05 4096 120 4944 380928 654.23 198.28 6300.25 5971.19 13124.5 13125.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1380 6.4e-05 4096 130 8448 293760 49.0047 59.2786 6168.06 1777.04 8053.54 8053.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1430 0.001024 4096 370 336 15936 3.25222 49.613 104.465 157.384 157.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1590 0.000256 2048 250 864 71136 7.08784 209.484 209.522 426.139 426.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 560 6.4e-05 1024 160 528 141312 47.2936 13.3222 160.62 412.111 633.564 633.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1800 0.000256 1024 420 1488 68736 4.50778 3.43123 62.0324 104.77 174.846 174.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1970 0.000512 1024 220 192 36672 1.66912 12.0867 52.4383 66.2367 66.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1800 0.000128 512 330 1248 141312 5.41754 3.40838 58.4422 104.724 172.12 172.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 520 3.2e-05 4096 107 1776 396288 453.882 152.985 7094.94 4582.8 12285 12285.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 3.2e-05 1024 100 1104 506880 64.5115 26.8617 394.273 840.104 1325.97 1326.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 520 3.2e-05 4096 120 4944 380928 652.032 198.104 5217.8 5983.61 12052.1 12052.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1380 6.4e-05 4096 130 8448 293760 48.9621 59.308 5107.85 1776.12 6992.39 6992.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1430 0.001024 4096 370 336 16040 3.26019 43.2865 104.763 151.362 151.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 0.000256 2048 250 864 71200 7.08352 108.499 209.632 325.258 325.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 560 6.4e-05 1024 160 528 151040 46.9469 13.5285 100.33 419.075 580.094 580.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1800 0.000256 1024 420 1488 68960 4.54013 3.4304 111.797 104.912 224.782 224.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1970 0.000512 1024 220 192 36760 1.66502 10.7511 52.4936 64.9516 65.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1800 0.000128 512 330 1248 141760 5.45091 3.42067 105.88 104.899 219.779 219.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 3.2e-05 4096 107 1776 398080 453.886 153.327 3575.97 4585.54 8769.13 8769.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 3.2e-05 1024 100 1104 510720 58.2855 26.9637 723.308 837.975 1646.72 1646.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 3.2e-05 4096 120 4944 381440 655.448 198.871 9565.16 5986.44 16406.5 16407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1380 6.4e-05 4096 130 8448 293840 49.2168 59.3696 9390.23 1776.09 11275.1 11275.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1430 0.001024 4096 370 336 16000 3.26259 43.2381 104.848 151.403 151.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 0.000256 2048 250 864 71120 7.05078 71.6852 209.69 288.47 288.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 560 6.4e-05 1024 160 528 148480 47.4135 13.5172 142.513 419.467 623.132 623.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1800 0.000256 1024 420 1488 68480 4.50947 3.40797 73.4263 104.622 186.067 186.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1970 0.000512 1024 220 192 36720 1.66906 10.7581 52.5345 65.0043 65.0602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1800 0.000128 512 330 1248 141440 5.44272 3.42 69.3444 105.014 183.348 183.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 520 3.2e-05 4096 107 1776 396800 455.565 153.563 5896.23 4578.62 11084.4 11084.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 3.2e-05 1024 100 1104 509440 58.2627 26.9209 471.148 846.216 1402.74 1402.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 520 3.2e-05 4096 120 4944 381440 653.592 198.388 6237.61 5966.98 13057.2 13057.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1380 6.4e-05 4096 130 8448 293760 49.0564 59.3628 6105.09 1777.43 7991.1 7991.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1430 0.001024 4096 370 336 15960 3.25632 43.082 104.722 151.112 151.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1590 0.000256 2048 250 864 71040 7.04912 192.54 209.334 408.967 409.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 560 6.4e-05 1024 160 528 145920 46.7601 13.3507 140.526 412.143 612.993 613.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1800 0.000256 1024 420 1488 68640 4.52931 3.41811 60.9726 104.545 173.583 173.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1970 0.000512 1024 220 192 36600 1.66093 10.6571 52.3757 64.7364 64.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1800 0.000128 512 330 1248 141120 5.43245 3.4185 57.7924 104.474 171.254 171.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 520 3.2e-05 4096 107 1776 395520 454.735 152.983 5918.3 4552.12 11078.6 11078.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 3.2e-05 1024 100 1104 506880 58.2805 26.8683 388.17 834.207 1307.72 1307.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 520 3.2e-05 4096 120 4944 376320 660.491 199.261 5066.43 5973.82 11900.6 11901.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1380 6.4e-05 4096 130 8448 293520 49.2037 59.3989 5025.71 1776.1 6910.57 6910.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1430 0.001024 4096 370 336 16032 3.26429 34.8542 104.728 142.898 142.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 0.000256 2048 250 864 71184 7.0656 151.032 209.529 367.671 367.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 560 6.4e-05 1024 160 528 147456 46.8966 13.8363 138.403 416.178 615.525 615.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1800 0.000256 1024 420 1488 68736 4.51526 3.41408 157.635 104.712 270.381 270.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 1970 0.000512 1024 220 192 36720 1.66954 16.5089 52.4296 70.652 70.7106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1800 0.000128 512 330 1248 141312 5.41987 3.40976 144.662 104.687 258.31 258.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 3.2e-05 4096 107 1776 397824 452.164 152.957 4919.08 4575.33 10099.9 10100.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 3.2e-05 1024 100 1104 508416 58.2476 26.8943 1018.71 836.263 1940.31 1940.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 3.2e-05 4096 120 4944 380928 652.559 198.271 13183 5957.85 19992.2 19992.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1380 6.4e-05 4096 130 8448 293856 49.0169 59.3114 12968.3 1775.12 14851.9 14852.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1430 0.001024 4096 370 336 15936 3.25222 22.6509 104.494 130.449 130.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 0.000256 2048 250 864 71136 7.12499 95.8101 209.588 312.567 312.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 560 6.4e-05 1024 160 528 141312 47.2669 13.3453 83.7316 412.245 556.801 556.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1800 0.000256 1024 420 1488 68736 4.51229 3.40669 98.7695 104.801 211.598 211.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1970 0.000512 1024 220 192 36672 1.66976 16.4976 52.4477 70.6601 70.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1800 0.000128 512 330 1248 141312 5.42093 3.40982 93.8908 104.759 207.608 207.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 3.2e-05 4096 107 1776 396288 453.17 152.997 3080.16 4584.14 8270.84 8271.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 3.2e-05 1024 100 1104 506880 58.374 26.8578 632.253 836.501 1554.17 1554.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 3.2e-05 4096 120 4944 380928 651.778 198.109 8319.05 5950.34 15119.9 15120.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1380 6.4e-05 4096 130 8448 293760 48.9404 59.3378 8137.91 1776.65 10023 10023.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1430 0.001024 4096 370 336 15840 3.25059 63.6558 104.331 171.29 171.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 0.000256 2048 250 864 70992 7.06947 76.9004 209.512 293.525 293.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 560 6.4e-05 1024 160 528 138240 47.133 13.6045 66.7696 408.54 536.261 536.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1800 0.000256 1024 420 1488 68544 4.51091 3.41197 79.7285 104.703 192.454 192.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1970 0.000512 1024 220 192 36576 1.66387 15.9304 52.4254 70.064 70.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1800 0.000128 512 330 1248 140544 5.4256 3.40832 76.1573 104.731 189.853 189.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 3.2e-05 4096 107 1776 396288 452.217 152.76 2493.97 4571.33 7670.66 7670.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 3.2e-05 1024 100 1104 506880 58.1342 26.845 514.259 835.239 1434.67 1434.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 3.2e-05 4096 120 4944 377856 655.107 198.253 6688.56 5964.57 13507.1 13507.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1380 6.4e-05 4096 130 8448 293472 48.9943 59.3283 6586.59 1778.23 8473.3 8473.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1430 0.001024 4096 370 336 15744 3.24381 65.0927 103.962 172.35 172.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 0.000256 2048 250 864 71040 7.06154 65.2652 209.547 281.916 281.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 560 6.4e-05 1024 160 528 135168 48.1209 13.3157 168.552 412.289 642.497 642.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1800 0.000256 1024 420 1488 68352 4.50963 3.40573 67.9269 104.394 180.338 180.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1970 0.000512 1024 220 192 36480 1.66134 16.4788 52.3062 70.4901 70.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1800 0.000128 512 330 1248 139776 5.42717 3.40787 64.5218 104.284 177.768 177.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 520 3.2e-05 4096 107 1776 393216 453.113 152.543 8404.18 4549.22 13559.4 13559.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 3.2e-05 1024 100 1104 503808 58.1132 26.7318 432.261 832.33 1349.63 1349.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 520 3.2e-05 4096 120 4944 374784 658.692 198.259 5599.3 5967.5 12424.3 12424.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1380 6.4e-05 4096 130 8448 293376 49.0151 59.3409 5576.2 1777.3 7462.01 7462.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1430 0.001024 4096 370 336 16016 3.25837 33.8864 104.808 142.003 142.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 0.000256 2048 250 864 71176 7.05738 140.26 209.776 357.137 357.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 560 6.4e-05 1024 160 528 150528 46.8914 13.5293 132.004 418.733 611.369 611.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1800 0.000256 1024 420 1488 68768 4.52214 3.41626 146.206 104.847 259.098 259.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1970 0.000512 1024 220 192 36736 1.66707 8.33741 52.5339 62.5802 62.6375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1800 0.000128 512 330 1248 141568 5.44045 3.41414 135.46 104.814 249.267 249.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 3.2e-05 4096 107 1776 397824 453.112 153.115 4555.01 4560.97 9722.61 9722.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 3.2e-05 1024 100 1104 508928 58.291 26.9251 941.713 837.348 1864.47 1864.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 3.2e-05 4096 120 4944 379904 657.02 198.918 12102.5 5965.91 18924.9 18925.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1380 6.4e-05 4096 130 8448 293776 49.1345 59.3876 11931.4 1777.56 13817.7 13817.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1430 0.001024 4096 370 336 15904 3.25363 21.6497 104.494 129.452 129.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 0.000256 2048 250 864 71120 7.11475 89.8083 209.75 306.718 306.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 560 6.4e-05 1024 160 528 143360 47.1934 13.3596 79.9791 413.956 554.7 554.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1800 0.000256 1024 420 1488 68544 4.52586 3.62669 91.941 104.904 205.106 205.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1970 0.000512 1024 220 192 36624 1.66707 5.42515 52.4447 59.5793 59.6359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1800 0.000128 512 330 1248 141568 5.42138 3.41312 88.9876 104.848 202.808 202.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 3.2e-05 4096 107 1776 397824 452.268 152.922 2904.95 4580.32 8090.84 8091.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 3.2e-05 1024 100 1104 508928 58.2348 26.9015 593.346 837.157 1515.84 1516.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 3.2e-05 4096 120 4944 379904 654.119 198.33 7724.1 5966.25 14543.4 14543.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1380 6.4e-05 4096 130 8448 293664 49.0068 59.3075 7586.25 1777.48 9472.2 9472.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1430 0.001024 4096 370 336 15792 3.24403 17.9421 104.127 125.366 125.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 0.000256 2048 250 864 71064 7.0591 73.6913 209.613 290.41 290.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 560 6.4e-05 1024 160 528 150528 46.9068 13.5385 68.8844 418.565 548.107 548.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1800 0.000256 1024 420 1488 68544 4.5487 3.42589 75.5153 104.914 188.513 188.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1970 0.000512 1024 220 192 36624 1.6712 13.9602 52.4822 68.1593 68.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1800 0.000128 512 330 1248 141120 5.45651 3.4169 72.2409 104.81 186.054 186.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 3.2e-05 4096 107 1776 397824 453.239 153.179 2392.3 4577.91 7577.01 7577.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 3.2e-05 1024 100 1104 505344 58.6941 27.0176 483.648 836.678 1406.23 1406.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 3.2e-05 4096 120 4944 376320 662.852 199.98 6285.15 6001.65 13150.2 13150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1380 6.4e-05 4096 130 8448 293328 49.1743 59.3995 6231.81 1777.34 8117.88 8118.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1430 0.001024 4096 370 336 15680 3.2297 57.3979 103.881 164.561 164.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 0.000256 2048 250 864 71008 7.07043 66.5836 209.73 283.427 283.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 560 6.4e-05 1024 160 528 129024 47.7927 13.2327 54.3283 404.453 520.024 520.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1800 0.000256 1024 420 1488 67200 4.4817 3.38192 66.8946 103.848 178.706 178.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1970 0.000512 1024 220 192 36512 1.66778 14.719 52.4392 68.8685 68.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1800 0.000128 512 330 1248 141568 5.41706 3.40861 65.3383 104.904 179.199 179.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 3.2e-05 4096 107 1776 394240 454.463 153.465 2144.85 4581.13 7334.3 7334.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 3.2e-05 1024 100 1104 508928 58.1483 26.8923 440.901 838.055 1364.18 1364.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 3.2e-05 4096 120 4944 379904 653.536 198.181 5748.41 5967.42 12568.1 12568.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1380 6.4e-05 4096 130 8448 293440 49.0003 59.3647 5623.11 1779.57 7511.19 7511.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1430 0.001024 4096 370 336 16000 3.25837 32.0208 104.754 140.086 140.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 0.000256 2048 250 864 71168 7.05536 136.332 209.756 353.188 353.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 560 6.4e-05 1024 160 528 147456 47.1662 13.5375 124.499 418.028 603.447 603.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1800 0.000256 1024 420 1488 68608 4.50618 3.40752 140.108 104.675 252.807 252.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1970 0.000512 1024 220 192 36736 1.66896 7.98272 52.539 62.2331 62.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1800 0.000128 512 330 1248 141824 5.4272 3.41594 131.9 104.984 245.864 245.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 3.2e-05 4096 107 1776 397312 453.973 153.154 4419.67 4591.29 9618.47 9618.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 3.2e-05 1024 100 1104 509952 58.1303 26.881 907.558 845.251 1838.02 1838.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 3.2e-05 4096 120 4944 380928 653.966 198.249 11729 5984.26 18566.1 18566.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1380 6.4e-05 4096 130 8448 293760 48.9757 59.261 11422.6 1781.33 13312.4 13312.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1430 0.001024 4096 370 336 15872 3.24832 21.419 104.292 129.015 129.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 0.000256 2048 250 864 71040 7.04787 88.9692 209.355 305.416 305.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 560 6.4e-05 1024 160 528 147456 47.203 13.8727 80.6732 417.66 559.621 559.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1800 0.000256 1024 420 1488 68608 4.51446 3.41104 90.8724 104.644 203.544 203.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1970 0.000512 1024 220 192 36608 1.66474 5.16586 52.3887 59.2606 59.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1800 0.000128 512 330 1248 141312 5.41869 3.40406 85.0627 104.576 198.596 198.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 3.2e-05 4096 107 1776 393216 454.529 153.185 2845.4 4589.57 8043.05 8043.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 3.2e-05 1024 100 1104 507904 58.072 26.8267 585.728 835.04 1505.85 1506.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 3.2e-05 4096 120 4944 376832 657.534 198.645 7498.8 5976.6 14332.1 14332.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1380 6.4e-05 4096 130 8448 293632 48.9957 59.3026 7290.33 1776.61 9175.39 9175.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1430 0.001024 4096 370 336 15744 3.24371 18.6948 103.989 125.979 126.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 0.000256 2048 250 864 71040 7.09219 74.6414 209.59 291.369 291.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 560 6.4e-05 1024 160 528 135168 48.0966 13.3713 62.2809 412.382 536.342 536.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1800 0.000256 1024 420 1488 68352 4.50768 3.40582 75.1812 104.646 187.853 187.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1970 0.000512 1024 220 192 36480 1.66096 4.5721 52.3171 58.5922 58.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1800 0.000128 512 330 1248 139776 5.42598 3.40662 67.6802 104.3 180.947 181.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 3.2e-05 4096 107 1776 393216 453.251 152.587 2395.47 4568.5 7570.19 7570.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 3.2e-05 1024 100 1104 503808 58.113 26.73 482.284 832.517 1399.84 1400
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 3.2e-05 4096 120 4944 374784 658.682 198.242 6213.22 5968.52 13039.2 13039.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1380 6.4e-05 4096 130 8448 293376 49.0249 59.3445 6047.16 1777.89 7933.57 7933.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1430 0.001024 4096 370 336 15616 3.2256 17.3509 103.634 124.261 124.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 0.000256 2048 250 864 70912 7.06547 65.8179 209.415 282.342 282.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 560 6.4e-05 1024 160 528 147456 47.1962 13.4844 60.726 418.037 539.657 539.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1800 0.000256 1024 420 1488 68608 4.51866 3.41354 66.3617 104.955 179.357 179.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1970 0.000512 1024 220 192 36352 1.65402 13.0641 52.2267 66.9859 67.0432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1800 0.000128 512 330 1248 141312 5.41699 3.40992 60.2431 104.683 173.876 173.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 3.2e-05 4096 107 1776 393216 454.319 153.178 2109.17 4591.99 7309.03 7309.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 3.2e-05 1024 100 1104 507904 58.0761 26.8259 426.177 835.424 1346.69 1346.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 3.2e-05 4096 120 4944 376832 657.731 198.703 5513.83 5980.22 12351 12351.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1380 6.4e-05 4096 130 8448 292864 48.9762 59.307 5291.44 1777.13 7177 7177.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1430 0.001024 4096 370 336 15984 3.25491 32.6452 104.711 140.665 140.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 0.000256 2048 250 864 71136 7.05485 132.419 209.69 349.206 349.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 560 6.4e-05 1024 160 528 147456 46.7179 13.3979 120.883 414.598 595.811 595.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1800 0.000256 1024 420 1488 68832 4.53955 3.42483 137.763 104.983 250.818 250.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1970 0.000512 1024 220 192 36720 1.67158 7.80282 52.5183 62.0381 62.0933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1800 0.000128 512 330 1248 141696 5.43283 3.41718 131.389 104.943 245.317 245.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 3.2e-05 4096 107 1776 398592 452.848 153.19 4371.19 4598.75 9576.36 9576.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 3.2e-05 1024 100 1104 509184 58.4437 26.9476 882.417 857.648 1825.65 1825.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 3.2e-05 4096 120 4944 380160 657.832 199.115 11806.5 5975.3 18639.4 18639.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1380 6.4e-05 4096 130 8448 293760 49.1458 59.3644 11572.9 1777.43 13459 13459.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1430 0.001024 4096 370 336 15840 3.24608 23.5208 104.226 131.049 131.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 0.000256 2048 250 864 70992 7.05341 92.6567 209.278 309.029 309.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 560 6.4e-05 1024 160 528 138240 47.1692 13.2912 79.2583 408.089 548.019 548.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1800 0.000256 1024 420 1488 68544 4.51667 3.41322 95.92 104.588 208.544 208.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1970 0.000512 1024 220 192 36576 1.66355 5.38112 52.37 59.459 59.5169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1800 0.000128 512 330 1248 140544 5.43414 3.40787 90.2496 104.512 203.738 203.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 3.2e-05 4096 107 1776 396288 452.228 152.785 2999.9 4567.88 8173.18 8173.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 3.2e-05 1024 100 1104 506880 58.1508 26.8411 611.4 834.308 1530.89 1531.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 3.2e-05 4096 120 4944 377856 655.118 198.301 8036.9 5957.79 14848.7 14849.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1380 6.4e-05 4096 130 8448 293472 49.0042 59.3473 7938.73 1776.22 9823.45 9823.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1430 0.001024 4096 370 336 15768 3.24579 20.2383 104.312 127.847 127.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 0.000256 2048 250 864 70848 7.04512 78.1844 209.273 294.544 294.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 560 6.4e-05 1024 160 528 138240 47.2343 13.2731 67.5595 408.559 536.832 536.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1800 0.000256 1024 420 1488 68256 4.54246 3.41744 81.41 104.783 194.258 194.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1970 0.000512 1024 220 192 36504 1.66611 4.55789 52.4183 58.6818 58.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1800 0.000128 512 330 1248 139968 5.4632 3.41606 76.4616 104.644 190.119 190.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 3.2e-05 4096 107 1776 393984 455.596 153.38 2532.54 4585.14 7727.04 7727.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 3.2e-05 1024 100 1104 504576 58.5972 26.878 516.629 835.153 1437.46 1437.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 3.2e-05 4096 120 4944 373248 663.956 199.995 6746.02 6014.19 13624.8 13625.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1380 6.4e-05 4096 130 8448 293328 49.0943 59.3242 6737.36 1776.31 8622.23 8622.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1430 0.001024 4096 370 336 15552 3.22202 19.1708 103.462 125.908 125.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 0.000256 2048 250 864 70848 7.04102 78.8876 209.32 295.293 295.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 560 6.4e-05 1024 160 528 129024 46.366 13.1604 63.9738 396.007 519.72 519.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1800 0.000256 1024 420 1488 67968 4.48762 3.38944 81.2163 104.144 193.344 193.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1970 0.000512 1024 220 192 36288 1.64906 4.864 52.181 58.7384 58.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1800 0.000128 512 330 1248 138240 5.41216 3.40429 74.9439 103.847 187.742 187.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 3.2e-05 4096 107 1776 387072 454.204 152.622 2495.37 4569.38 7671.94 7672.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 3.2e-05 1024 100 1104 497664 58.1856 26.5528 511.464 828.54 1424.93 1425.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 3.2e-05 4096 120 4944 368640 663.574 198.742 6683.94 5986.28 13533.1 13533.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1380 6.4e-05 4096 130 8448 293184 49.0588 59.4376 6735.75 1779.68 8624.08 8624.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1430 0.001024 4096 370 336 16000 3.25955 32.5481 104.752 140.613 140.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 0.000256 2048 250 864 71120 7.06109 131.551 209.494 348.151 348.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 560 6.4e-05 1024 160 528 148480 47.2364 13.5149 120.008 419.071 600.047 600.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1800 0.000256 1024 420 1488 68480 4.50717 3.41152 134.712 104.521 247.262 247.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1970 0.000512 1024 220 192 36720 1.66912 7.69024 52.487 61.8908 61.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1800 0.000128 512 330 1248 141440 5.44067 3.41811 128.135 104.908 242.035 242.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 3.2e-05 4096 107 1776 396800 454.461 153.518 4315.73 4573.78 9497.89 9498.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 3.2e-05 1024 100 1104 509440 58.2379 26.9278 862.237 854.587 1802.19 1802.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 3.2e-05 4096 120 4944 381440 653.572 198.399 11724.4 5986.43 18563.4 18563.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1380 6.4e-05 4096 130 8448 293760 49.0367 59.3529 11444.5 1783.23 13336.2 13336.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1430 0.001024 4096 370 336 15840 3.24752 23.6919 104.323 131.314 131.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 0.000256 2048 250 864 71040 7.08394 94.3307 209.494 310.953 311.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 560 6.4e-05 1024 160 528 143360 46.8964 13.3222 83.5034 412.314 556.242 556.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1800 0.000256 1024 420 1488 67840 4.49366 3.3953 96.6141 104.2 208.808 208.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1970 0.000512 1024 220 192 36640 1.66576 5.63744 52.4837 59.8273 59.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1800 0.000128 512 330 1248 139520 5.41638 3.40438 90.8315 104.109 203.894 204.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 3.2e-05 4096 107 1776 394240 456.374 154.075 3047.69 4607.41 8265.92 8266.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 3.2e-05 1024 100 1104 506880 58.4551 26.8902 624.302 838.023 1547.86 1548.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 3.2e-05 4096 120 4944 378880 659.391 198.985 8228.67 5989.66 15077.3 15077.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1380 6.4e-05 4096 130 8448 293760 48.9342 59.3127 8112.42 1776.66 9997.48 9997.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1430 0.001024 4096 370 336 15840 3.25859 19.4804 104.767 127.559 127.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 0.000256 2048 250 864 70800 7.04922 77.9694 209.094 294.158 294.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 560 6.4e-05 1024 160 528 138240 47.723 13.3371 67.3836 412.473 541.138 541.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1800 0.000256 1024 420 1488 68160 4.53402 3.41373 80.9863 104.759 193.8 193.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1970 0.000512 1024 220 192 36480 1.66374 4.49674 52.3896 58.5942 58.6522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1800 0.000128 512 330 1248 140160 5.44778 3.41187 76.0374 104.601 189.641 189.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 3.2e-05 4096 107 1776 391680 456.655 153.811 2495.83 4594.49 7701.18 7701.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 3.2e-05 1024 100 1104 506880 58.1416 26.8577 515.217 834.808 1435.22 1435.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 3.2e-05 4096 120 4944 376320 659.444 198.731 6748.64 5977.89 13585.3 13585.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1380 6.4e-05 4096 130 8448 293280 48.9901 59.3244 6667.37 1776.83 8552.67 8552.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1430 0.001024 4096 370 336 15680 3.24813 20.317 104.298 127.916 127.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 0.000256 2048 250 864 70720 7.04528 72.8858 209.021 288.997 289.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 560 6.4e-05 1024 160 528 143360 46.9407 13.3222 65.9653 412.442 538.883 539.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1800 0.000256 1024 420 1488 66560 4.49395 3.37485 73.3487 103.646 184.965 185.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1970 0.000512 1024 220 192 36480 1.66867 4.34576 52.4742 58.5312 58.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1800 0.000128 512 330 1248 138240 5.38698 3.39558 69.6315 103.327 181.877 181.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 3.2e-05 4096 107 1776 389120 462.663 154.812 2309.38 4616.11 7543.36 7543.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 3.2e-05 1024 100 1104 501760 59.11 26.8882 475.77 837.956 1399.91 1400.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 3.2e-05 4096 120 4944 378880 660.618 199.085 6300.51 5990.91 13151.7 13152.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1380 6.4e-05 4096 130 8448 293120 48.9226 59.2399 6165.71 1774.5 8048.53 8048.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1430 0.001024 4096 370 350 15936 3.2647 48.0113 104.993 156.32 156.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1590 0.000256 2048 250 850 71328 7.05827 212.724 209.777 429.603 429.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 560 6.4e-05 1024 160 500 143360 47.8033 13.4917 155.248 417.936 634.691 634.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1800 0.000256 1024 420 1500 68992 4.51571 3.41981 120.939 104.966 233.956 234.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1970 0.000512 1024 220 200 36672 1.66976 12.3353 52.5236 66.5718 66.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1800 0.000128 512 330 1250 142080 5.41539 3.40723 115.4 104.952 229.305 229.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 520 3.2e-05 4096 107 1800 392192 458.695 154.247 6947.31 4619.57 12180.2 12180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 3.2e-05 1024 100 1100 512000 57.8698 26.8763 772.933 838.573 1696.44 1696.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 520 3.2e-05 4096 120 4950 384000 647.048 197.998 10456.7 5937.23 17239.6 17240
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1380 6.4e-05 4096 130 8450 293952 48.9175 59.2714 10215.8 1776.91 12101 12101.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1430 0.001024 4096 370 350 15872 3.26176 49.8978 104.83 158.044 158.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1590 0.000256 2048 250 850 71296 7.11216 213.07 209.797 430.026 430.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 560 6.4e-05 1024 160 500 143360 47.8648 14.0176 146.52 418.019 626.642 626.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1800 0.000256 1024 420 1500 68608 4.50989 3.42634 77.5641 104.67 190.274 190.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1970 0.000512 1024 220 200 36608 1.66707 12.2446 52.4863 66.4417 66.5006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1800 0.000128 512 330 1250 141824 5.42909 3.41251 74.3318 104.985 188.289 188.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 520 3.2e-05 4096 107 1800 391168 460.873 154.453 6742.21 4608.18 11966.1 11966.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 3.2e-05 1024 100 1100 512000 57.8983 26.879 496.386 838.688 1420.04 1420.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 520 3.2e-05 4096 120 4950 382976 649.21 197.708 6604.66 5949.35 13401.5 13402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1380 6.4e-05 4096 130 8450 293760 49.0218 59.2576 6455.13 1777.02 8340.58 8340.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1430 0.001024 4096 370 350 15840 3.26102 49.8269 104.84 157.982 158.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1590 0.000256 2048 250 850 71232 7.0497 212.266 209.732 429.091 429.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 560 6.4e-05 1024 160 500 135168 48.0872 13.3139 150.446 412.603 624.664 624.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1800 0.000256 1024 420 1500 68736 4.51142 3.43216 64.0205 104.897 176.96 177.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1970 0.000512 1024 220 200 36576 1.6639 12.2209 52.4924 66.4211 66.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1800 0.000128 512 330 1250 141312 5.42096 3.41088 61.2569 104.846 175.066 175.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 520 3.2e-05 4096 107 1800 390144 460.2 154.292 7032.57 4621.09 12268.5 12268.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 3.2e-05 1024 100 1100 509952 57.9656 26.8575 407.267 837.437 1329.73 1329.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 520 3.2e-05 4096 120 4950 380928 651.983 198.117 5386.53 5955.97 12193.2 12193.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1380 6.4e-05 4096 130 8450 293760 48.9297 59.2988 5280.3 1778.27 7166.94 7167.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1430 0.001024 4096 370 350 15920 3.26768 44.566 104.958 152.844 152.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 0.000256 2048 250 850 71320 7.08586 107.748 209.795 324.672 324.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 560 6.4e-05 1024 160 500 145920 47.6275 13.8988 95.4817 419.367 576.586 576.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1800 0.000256 1024 420 1500 68960 4.53802 3.428 112.99 104.983 226.041 226.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1970 0.000512 1024 220 200 36640 1.67024 10.7996 52.4968 65.0083 65.0659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1800 0.000128 512 330 1250 142080 5.43811 3.41821 107.884 104.972 221.842 221.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 3.2e-05 4096 107 1800 392960 458.763 154.442 3573.48 4615.94 8803 8803.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 3.2e-05 1024 100 1100 512000 58.0805 26.9476 724.787 838.558 1648.56 1648.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 3.2e-05 4096 120 4950 384000 648.44 198.149 9666.12 5938.19 16451.5 16451.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1380 6.4e-05 4096 130 8450 293920 49.1836 59.3241 9418.51 1776.78 11303.9 11304.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1430 0.001024 4096 370 350 15840 3.25686 44.7544 104.741 152.806 152.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 0.000256 2048 250 850 71280 7.2665 69.6545 209.795 286.759 286.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 560 6.4e-05 1024 160 500 143360 48.241 13.515 130.846 419.412 612.233 612.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1800 0.000256 1024 420 1500 68480 4.50685 3.40992 72.6559 104.611 185.282 185.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1970 0.000512 1024 220 200 36560 1.66634 10.9644 52.4415 65.1138 65.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1800 0.000128 512 330 1250 142080 5.42819 3.41994 69.5777 105.002 183.561 183.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 3.2e-05 4096 107 1800 391680 460.448 154.565 5814.69 4604.83 11034.9 11035.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 3.2e-05 1024 100 1100 512000 57.929 26.9189 465.891 838.507 1389.43 1389.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 3.2e-05 4096 120 4950 384000 647.245 197.96 6205.06 5938.55 12989.4 12989.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1380 6.4e-05 4096 130 8450 293760 48.9916 59.2937 6038.7 1777.39 7924.53 7924.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1430 0.001024 4096 370 350 15840 3.26707 44.5087 104.939 152.768 152.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1590 0.000256 2048 250 850 71160 7.0615 187.286 209.555 403.947 404.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 560 6.4e-05 1024 160 500 138240 47.9304 13.3427 126.424 412.543 600.46 600.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1800 0.000256 1024 420 1500 68640 4.52442 3.41606 61.4501 104.648 174.158 174.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1970 0.000512 1024 220 200 36480 1.66298 10.4599 52.3868 64.5544 64.6142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1800 0.000128 512 330 1250 141120 5.4352 3.42016 58.3702 104.575 171.936 172.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 520 3.2e-05 4096 107 1800 387840 463.596 154.596 5769.65 4606.63 10994.9 10995.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 3.2e-05 1024 100 1100 506880 58.2512 26.878 387.891 835.074 1308.29 1308.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 520 3.2e-05 4096 120 4950 380160 651.235 197.834 5142.86 5938.48 11931 11931.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1380 6.4e-05 4096 130 8450 293760 49.0906 59.327 5054 1776.56 6939.13 6939.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1430 0.001024 4096 370 350 15680 3.25018 44.0756 104.198 151.576 151.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1590 0.000256 2048 250 850 71200 7.14138 188.101 209.566 404.85 404.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 560 6.4e-05 1024 160 500 133120 48.5848 13.3353 116.74 412.206 591.084 591.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1800 0.000256 1024 420 1500 67840 4.49878 3.39862 52.218 104.172 164.404 164.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1970 0.000512 1024 220 200 36480 1.66566 10.9384 52.3824 65.0306 65.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1800 0.000128 512 330 1250 140800 5.38154 3.40704 50.1834 104.075 163.177 163.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 520 3.2e-05 4096 107 1800 389120 463.599 154.903 5671.47 4633.7 10924.1 10924.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 3.2e-05 1024 100 1100 512000 57.8273 26.885 335.757 837.7 1258.35 1258.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 520 3.2e-05 4096 120 4950 384000 647.18 197.463 4468.13 5932.99 11246.3 11246.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1380 6.4e-05 4096 130 8450 293760 48.9473 59.3113 4351.77 1776.12 6236.3 6236.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1430 0.001024 4096 370 350 15888 3.26064 35.7305 104.74 143.786 143.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 0.000256 2048 250 850 71280 7.06397 146.647 209.536 363.291 363.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 560 6.4e-05 1024 160 500 141312 47.7756 13.4532 127.611 416.271 605.318 605.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1800 0.000256 1024 420 1500 68736 4.51491 3.4143 155.525 104.733 268.296 268.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 1970 0.000512 1024 220 200 36624 1.66717 16.5225 52.4436 70.675 70.7338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1800 0.000128 512 330 1250 141696 5.41754 3.41606 144.165 104.715 257.842 257.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 3.2e-05 4096 107 1800 391680 457.789 154.167 4812.84 4590.58 10015.8 10016.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 3.2e-05 1024 100 1100 511488 57.7863 26.8956 998.211 836.608 1919.69 1919.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 3.2e-05 4096 120 4950 382464 648.434 198.262 13027.6 5932.71 19807.6 19808.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1380 6.4e-05 4096 130 8450 293856 48.9841 59.3142 12710.3 1775.53 14594.3 14594.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1430 0.001024 4096 370 350 15840 3.26054 22.228 104.805 130.346 130.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 0.000256 2048 250 850 71232 7.0879 91.8773 209.659 308.668 308.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 560 6.4e-05 1024 160 500 135168 48.0283 13.324 75.6865 412.471 549.719 549.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1800 0.000256 1024 420 1500 68736 4.50758 3.41197 96.4316 104.864 209.321 209.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1970 0.000512 1024 220 200 36576 1.66522 16.5051 52.4718 70.6864 70.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1800 0.000128 512 330 1250 141312 5.42358 3.41197 92.2444 104.816 206.026 206.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 3.2e-05 4096 107 1800 390144 459.296 154.314 2979.16 4619.08 8212.22 8212.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 3.2e-05 1024 100 1100 509952 57.9473 26.8642 613.962 837.129 1536.08 1536.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 3.2e-05 4096 120 4950 380928 651.798 198.113 8067.26 5953.81 14871.6 14872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1380 6.4e-05 4096 130 8450 293760 48.9251 59.2959 7897.21 1777.65 9783.24 9783.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1430 0.001024 4096 370 350 15696 3.24979 63.6621 104.227 171.191 171.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 0.000256 2048 250 850 71136 7.18083 74.8264 209.4 291.452 291.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 560 6.4e-05 1024 160 500 129024 48.5624 13.2608 59.3514 408.157 529.548 529.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1800 0.000256 1024 420 1500 68544 4.51946 3.41181 78.2882 104.606 190.924 191.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1970 0.000512 1024 220 200 36432 1.65683 16.3807 52.3104 70.3902 70.4476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1800 0.000128 512 330 1250 140544 5.42554 3.40986 74.9618 104.633 188.564 188.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 3.2e-05 4096 107 1800 387072 461.805 154.51 2416.09 4618.13 7650.92 7651.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 3.2e-05 1024 100 1100 506880 58.15 26.8359 499.962 834.451 1419.59 1419.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 3.2e-05 4096 120 4950 377856 655.08 198.225 6563.96 5958.92 13376.8 13377.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1380 6.4e-05 4096 130 8450 293472 48.9993 59.323 6465.17 1776.53 8350.18 8350.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1430 0.001024 4096 370 350 15744 3.26458 64.6395 104.761 172.716 172.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 0.000256 2048 250 850 71040 7.05536 63.6159 209.311 280.026 280.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 560 6.4e-05 1024 160 500 135168 48.132 13.3233 155.839 412.412 629.916 630.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1800 0.000256 1024 420 1500 68352 4.50003 3.40992 67.2446 104.431 179.684 179.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1970 0.000512 1024 220 200 36480 1.6671 16.485 52.4492 70.6451 70.7019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1800 0.000128 512 330 1250 139776 5.43258 3.40954 64.2642 104.322 177.56 177.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 520 3.2e-05 4096 107 1800 387072 459.825 153.877 8049.6 4584.5 13248.2 13248.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 3.2e-05 1024 100 1100 503808 58.1382 26.7535 426.059 832.698 1343.83 1343.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 520 3.2e-05 4096 120 4950 374784 658.815 198.243 5558.62 5969.31 12385.6 12386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1380 6.4e-05 4096 130 8450 293376 49.0286 59.345 5527.67 1777.9 7414.09 7414.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1430 0.001024 4096 370 350 15904 3.2687 34.511 104.864 142.698 142.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 0.000256 2048 250 850 71288 7.06461 134.907 209.578 351.591 351.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 560 6.4e-05 1024 160 500 143360 47.9544 13.5245 120.131 418.34 600.165 600.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1800 0.000256 1024 420 1500 68768 4.53312 3.41958 143.273 104.745 256.077 256.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1970 0.000512 1024 220 200 36624 1.66502 8.50947 52.4551 62.6729 62.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1800 0.000128 512 330 1250 141568 5.43296 3.42195 132.634 104.716 246.337 246.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 3.2e-05 4096 107 1800 390656 459.831 154.541 4431.81 4609.87 9656.43 9656.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 3.2e-05 1024 100 1100 510720 58.0815 26.9314 921.205 836.367 1842.78 1842.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 3.2e-05 4096 120 4950 383488 646.935 198.026 11968.8 5921.81 18736.2 18736.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1380 6.4e-05 4096 130 8450 293888 49.1428 59.3525 11712.5 1775.24 13596.4 13596.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1430 0.001024 4096 370 350 15792 3.256 22.3027 104.671 130.28 130.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 0.000256 2048 250 850 71232 7.10448 86.5742 209.776 303.499 303.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 560 6.4e-05 1024 160 500 136192 48.1431 14.0513 72.3331 414.004 548.743 548.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1800 0.000256 1024 420 1500 68544 4.52413 3.41402 90.4691 104.921 203.431 203.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1970 0.000512 1024 220 200 36512 1.66502 5.54803 52.4279 59.6828 59.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1800 0.000128 512 330 1250 141568 5.41971 3.41802 88.2736 104.865 202.11 202.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 3.2e-05 4096 107 1800 390656 459.049 154.363 2822.33 4619.36 8055.47 8055.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 3.2e-05 1024 100 1100 508928 58.1789 26.8993 581.011 837.38 1503.66 1503.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 3.2e-05 4096 120 4950 383488 645.679 197.864 7642.56 5928.65 14415.3 14415.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1380 6.4e-05 4096 130 8450 293664 48.9415 59.3032 7456.36 1777.67 9342.43 9342.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1430 0.001024 4096 370 350 15792 3.26656 18.3467 104.974 126.64 126.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 0.000256 2048 250 850 71064 7.03898 71.091 209.481 287.654 287.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 560 6.4e-05 1024 160 500 139776 48.5153 13.5291 61.3405 418.896 542.489 542.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1800 0.000256 1024 420 1500 68544 4.55296 3.4279 74.085 104.996 187.169 187.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1970 0.000512 1024 220 200 36456 1.66458 14.7215 52.4211 68.8501 68.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1800 0.000128 512 330 1250 141120 5.44749 3.41952 71.2009 104.892 185.088 185.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 3.2e-05 4096 107 1800 387072 465.223 155.324 2303.89 4639.2 7564.02 7564.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 3.2e-05 1024 100 1100 510720 58.1315 26.9288 475.757 837.351 1398.35 1398.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 3.2e-05 4096 120 4950 381696 650.629 197.841 6236.69 5948.81 13034.5 13035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1380 6.4e-05 4096 130 8450 293664 49.1094 59.348 6094.13 1776.97 7979.71 7979.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1430 0.001024 4096 370 350 15680 3.25446 58.2644 104.663 166.233 166.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 0.000256 2048 250 850 71008 7.07379 64.2604 209.452 280.83 280.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 560 6.4e-05 1024 160 500 129024 47.755 13.3234 51.432 404.494 517.206 517.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1800 0.000256 1024 420 1500 67200 4.48093 3.37875 65.7485 103.854 177.563 177.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1970 0.000512 1024 220 200 36288 1.65309 14.6309 52.2701 68.597 68.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1800 0.000128 512 330 1250 141568 5.41594 3.41354 64.3039 104.916 178.175 178.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 3.2e-05 4096 107 1800 387072 463.458 154.838 2072.72 4629.94 7321.33 7321.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 3.2e-05 1024 100 1100 508928 58.1495 26.873 426.445 837.32 1348.98 1349.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 3.2e-05 4096 120 4950 379904 653.529 198.169 5609.91 5975.72 12440.7 12441.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1380 6.4e-05 4096 130 8450 293440 48.9861 59.3896 5496.71 1779.74 7384.98 7385.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1430 0.001024 4096 370 350 15872 3.26246 32.8069 104.817 140.939 140.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 0.000256 2048 250 850 71296 7.0697 134.013 209.773 350.899 350.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 560 6.4e-05 1024 160 500 143360 47.7788 13.4847 117.556 417.979 597.008 597.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1800 0.000256 1024 420 1500 68608 4.51251 3.40787 140.041 104.66 252.727 252.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1970 0.000512 1024 220 200 36608 1.66912 8.28006 52.4823 62.474 62.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1800 0.000128 512 330 1250 141824 5.4231 3.41197 133.422 104.966 247.356 247.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 3.2e-05 4096 107 1800 391168 459.948 154.478 4387.82 4626.16 9628.8 9629.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 3.2e-05 1024 100 1100 512000 57.8722 26.8779 898.499 860.22 1843.66 1843.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 3.2e-05 4096 120 4950 382976 648.996 197.718 11802.2 5948.24 18597.8 18598.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1380 6.4e-05 4096 130 8450 293760 49.0023 59.2642 11456.3 1776.93 13341.6 13341.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1430 0.001024 4096 370 350 15744 3.25158 22.3867 104.493 130.182 130.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 0.000256 2048 250 850 71168 7.06016 87.2969 209.643 304.044 304.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 560 6.4e-05 1024 160 500 139264 48.3695 13.4861 73.8074 418.148 554.023 554.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1800 0.000256 1024 420 1500 68608 4.50742 3.40992 90.8736 104.769 203.66 203.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1970 0.000512 1024 220 200 36480 1.6624 5.4121 52.4056 59.5224 59.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1800 0.000128 512 330 1250 141312 5.41328 3.40787 85.2295 104.7 198.885 198.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 3.2e-05 4096 107 1800 389120 459.501 154.085 2841.94 4616.71 8072.61 8072.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 3.2e-05 1024 100 1100 507904 58.0997 26.8296 576.406 836.007 1497.53 1497.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 3.2e-05 4096 120 4950 380928 648.168 197.704 7612.71 5939.72 14398.9 14399.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1380 6.4e-05 4096 130 8450 293632 49.0213 59.315 7395.42 1778.67 9282.59 9282.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1430 0.001024 4096 370 350 15744 3.25971 20.0131 104.813 128.14 128.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 0.000256 2048 250 850 71040 7.04717 74.6787 209.426 291.195 291.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 560 6.4e-05 1024 160 500 135168 48.0709 13.3696 61.4167 412.636 535.705 535.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1800 0.000256 1024 420 1500 68352 4.50912 3.40752 76.7517 104.583 189.356 189.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1970 0.000512 1024 220 200 36480 1.66592 4.79846 52.4808 58.9881 59.0479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1800 0.000128 512 330 1250 139776 5.43062 3.4089 70.9865 104.367 184.324 184.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 3.2e-05 4096 107 1800 387072 459.709 153.901 2400.32 4604.65 7618.95 7619.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 3.2e-05 1024 100 1100 503808 58.1264 26.7318 486.335 833.157 1404.54 1404.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 3.2e-05 4096 120 4950 374784 658.573 198.227 6322.61 5972.32 13152.3 13152.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1380 6.4e-05 4096 130 8450 293376 49.0312 59.3436 6185.46 1778.88 8072.86 8073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1430 0.001024 4096 370 350 15616 3.25632 18.2949 104.399 126.003 126.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 0.000256 2048 250 850 70912 7.17152 66.0383 209.109 282.362 282.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 560 6.4e-05 1024 160 500 131072 49.6054 13.4993 53.8219 417.939 535.08 535.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1800 0.000256 1024 420 1500 68608 4.52227 3.4111 67.5212 104.945 180.507 180.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1970 0.000512 1024 220 200 36352 1.66179 13.2347 52.3556 67.2954 67.3519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1800 0.000128 512 330 1250 141312 5.42083 3.4128 62.2114 104.683 175.858 175.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 3.2e-05 4096 107 1800 385024 465.316 154.839 2127.19 4635.87 7383.59 7383.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 3.2e-05 1024 100 1100 507904 58.0736 26.8194 432.731 835.396 1353.2 1353.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 3.2e-05 4096 120 4950 376832 657.833 198.71 5645.36 5980.12 12482.6 12483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1380 6.4e-05 4096 130 8450 292864 48.9697 59.3195 5413.14 1776.91 7298.49 7298.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1430 0.001024 4096 370 350 15840 3.25821 34.8716 104.614 142.796 142.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 0.000256 2048 250 850 71280 7.06275 136.995 209.597 353.698 353.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 560 6.4e-05 1024 160 500 138240 48.0124 13.5892 115.407 414.235 591.455 591.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1800 0.000256 1024 420 1500 68832 4.52944 3.4263 143.535 104.899 256.493 256.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1970 0.000512 1024 220 200 36576 1.66752 8.38349 52.4133 62.5088 62.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1800 0.000128 512 330 1250 141696 5.42784 3.41635 136.734 104.856 250.572 250.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 3.2e-05 4096 107 1800 391680 459.485 154.631 4503.58 4617.38 9735.46 9735.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 3.2e-05 1024 100 1100 511488 58.0876 26.9435 912.588 837.602 1835.41 1835.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 3.2e-05 4096 120 4950 382464 650.833 198.118 12257 5945.63 19052.2 19052.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1380 6.4e-05 4096 130 8450 293760 49.1368 59.3499 11978.1 1775.94 13862.7 13862.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1430 0.001024 4096 370 350 15696 3.25018 25.3139 104.33 132.947 133.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 0.000256 2048 250 850 71136 7.05741 97.2947 209.611 314.006 314.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 560 6.4e-05 1024 160 500 129024 48.5773 13.2578 77.0078 408.554 547.608 547.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1800 0.000256 1024 420 1500 68544 4.51846 3.40941 102.357 104.708 215.096 215.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1970 0.000512 1024 220 200 36432 1.66288 5.9864 52.3636 60.0546 60.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1800 0.000128 512 330 1250 140544 5.42774 3.41338 96.7532 104.624 210.351 210.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 3.2e-05 4096 107 1800 387072 461.659 154.501 3172.78 4622.38 8411.69 8411.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 3.2e-05 1024 100 1100 506880 58.1565 26.8369 647.06 835.249 1567.49 1567.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 3.2e-05 4096 120 4950 377856 655.108 198.256 8600.96 5964.68 15419.6 15420
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1380 6.4e-05 4096 130 8450 293472 48.992 59.34 8474.69 1778.25 10361.4 10361.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1430 0.001024 4096 370 350 15552 3.23994 21.698 103.845 128.835 128.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 0.000256 2048 250 850 71064 7.07379 80.3308 209.406 296.857 296.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 560 6.4e-05 1024 160 500 124416 49.2928 13.2699 61.9928 408.33 533.097 533.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1800 0.000256 1024 420 1500 68256 4.54416 3.41811 84.0981 104.701 196.869 196.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1970 0.000512 1024 220 200 36288 1.65878 4.89482 52.2132 58.8103 58.8699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1800 0.000128 512 330 1250 139968 5.47002 3.41661 79.9572 104.569 193.548 193.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 3.2e-05 4096 107 1800 387072 462.805 154.701 2612.73 4599.58 7830.22 7830.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 3.2e-05 1024 100 1100 504576 58.6028 26.8759 535.317 835.373 1456.36 1456.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 3.2e-05 4096 120 4950 380160 650.487 197.959 7140.38 5935.32 13924.7 13925.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1380 6.4e-05 4096 130 8450 293328 49.0571 59.3481 6995.82 1775.02 8879.4 8879.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1430 0.001024 4096 370 350 15552 3.25283 20.1069 104.202 127.615 127.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 0.000256 2048 250 850 70848 7.04493 76.5357 208.98 292.605 292.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 560 6.4e-05 1024 160 500 110592 49.1176 13.1596 53.6505 395.928 512.07 512.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1800 0.000256 1024 420 1500 67968 4.4895 3.38394 79.6406 104.126 191.746 191.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1970 0.000512 1024 220 200 36288 1.66016 4.95862 52.2998 58.9632 59.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1800 0.000128 512 330 1250 138240 5.41802 3.40461 74.7257 103.827 187.508 187.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 3.2e-05 4096 107 1800 377856 465.326 154.314 2410.67 4618.72 7649.42 7649.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 3.2e-05 1024 100 1100 497664 58.2009 26.5571 497.434 828.316 1410.71 1410.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 3.2e-05 4096 120 4950 368640 663.711 198.72 6513.56 5984.95 13361.5 13362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1380 6.4e-05 4096 130 8450 293184 49.0787 59.4391 6559.54 1779.3 8447.52 8447.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1430 0.001024 4096 370 350 15480 3.24992 20.1403 104.314 127.755 127.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 0.000256 2048 250 850 70920 7.10691 70.3278 209.578 287.054 287.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 560 6.4e-05 1024 160 500 115200 49.6852 13.2342 50.7943 402.612 516.537 516.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1800 0.000256 1024 420 1500 67680 4.56976 3.42707 73.5467 105.095 186.748 186.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1970 0.000512 1024 220 200 36000 1.64515 11.9173 52.0663 65.6728 65.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1800 0.000128 512 330 1250 141120 5.45485 3.42182 70.195 104.753 183.953 184.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 3.2e-05 4096 107 1800 380160 471.637 156.437 2223.28 4642.07 7493.8 7494.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 3.2e-05 1024 100 1100 506880 58.2898 27.0298 467.311 835.444 1388.27 1388.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 3.2e-05 4096 120 4950 380160 649.979 197.403 6181.99 5942.61 12972.6 12973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1380 6.4e-05 4096 130 8450 293040 49.2085 59.3871 6026.13 1778.06 7912.95 7913.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1430 0.001024 4096 370 350 15840 3.25437 34.1987 104.656 142.165 142.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 0.000256 2048 250 850 71280 7.06576 132.715 209.619 349.445 349.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 560 6.4e-05 1024 160 500 143360 47.9484 13.5178 116.355 419.073 597.105 597.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1800 0.000256 1024 420 1500 68480 4.5097 3.41293 139.893 104.523 252.445 252.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1970 0.000512 1024 220 200 36560 1.66502 8.12646 52.408 62.2417 62.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1800 0.000128 512 330 1250 142080 5.42502 3.41811 135.017 104.905 248.9 249.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 3.2e-05 4096 107 1800 391680 459.104 154.567 4361.99 4620.32 9596.37 9596.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 3.2e-05 1024 100 1100 512000 57.9232 26.9178 899.297 837.952 1822.28 1822.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 3.2e-05 4096 120 4950 384000 647.051 198.035 11878.4 5933.47 18657.5 18658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1380 6.4e-05 4096 130 8450 293760 48.9759 59.2978 11585.9 1775.92 13470.2 13470.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1430 0.001024 4096 370 350 15680 3.24998 24.8934 104.211 132.409 132.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 0.000256 2048 250 850 71200 7.05997 92.0637 209.601 308.77 308.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 560 6.4e-05 1024 160 500 133120 48.5254 13.3218 74.8873 412.252 549.211 549.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1800 0.000256 1024 420 1500 67840 4.4935 3.39443 95.0981 104.183 207.28 207.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1970 0.000512 1024 220 200 36480 1.66707 5.75078 52.3879 59.8476 59.9081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1800 0.000128 512 330 1250 140800 5.37971 3.40406 90.9396 104.094 203.956 204.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 3.2e-05 4096 107 1800 389120 462.37 154.899 2970.18 4634.25 8222.09 8222.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 3.2e-05 1024 100 1100 512000 57.8235 26.8805 613.502 837.926 1536.33 1536.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 3.2e-05 4096 120 4950 384000 647.017 197.429 8135.89 5933.96 14914.9 14915.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1380 6.4e-05 4096 130 8450 293760 48.9532 59.2809 7890.77 1776.36 9775.53 9775.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1430 0.001024 4096 370 350 15600 3.24608 20.4159 104.22 127.932 127.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 0.000256 2048 250 850 71040 7.04742 77.5557 209.391 294.038 294.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 560 6.4e-05 1024 160 500 138240 47.7156 13.3349 66.3512 412.385 539.996 540.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1800 0.000256 1024 420 1500 68160 4.52992 3.41194 81.8503 104.729 194.629 194.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1970 0.000512 1024 220 200 36240 1.64685 4.7191 52.1792 58.5892 58.6465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1800 0.000128 512 330 1250 140160 5.4513 3.41453 77.3111 104.578 190.886 190.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 3.2e-05 4096 107 1800 384000 466.009 154.992 2507.5 4635.63 7774.15 7774.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 3.2e-05 1024 100 1100 506880 58.1608 26.8467 517.746 834.536 1437.48 1437.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 3.2e-05 4096 120 4950 376320 659.516 198.723 6889.07 5976.58 13724.5 13724.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1380 6.4e-05 4096 130 8450 293280 49.0149 59.3486 6884.39 1776.48 8769.39 8769.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1430 0.001024 4096 370 350 15360 3.2215 18.3336 103.455 125.061 125.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 0.000256 2048 250 850 71040 7.11866 71.7312 209.805 288.697 288.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 560 6.4e-05 1024 160 500 122880 49.9814 13.3755 55.8309 412.876 532.275 532.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1800 0.000256 1024 420 1500 66560 4.49981 3.37251 73.9082 103.752 185.642 185.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1970 0.000512 1024 220 200 36160 1.64861 4.5009 52.228 58.4195 58.4765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1800 0.000128 512 330 1250 138240 5.38864 3.39706 70.3969 103.437 182.758 182.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 3.2e-05 4096 107 1800 389120 462.712 154.801 2330.76 4621.14 7569.81 7570.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 3.2e-05 1024 100 1100 512000 57.9134 26.8882 484.556 839.722 1409.28 1409.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 3.2e-05 4096 120 4950 378880 660.601 199.088 6330.09 5997.11 13187.5 13188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1380 6.4e-05 4096 130 8450 293120 48.9045 59.2201 6196.61 1776.38 8081.27 8081.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1430 0.001024 4096 370 350 15200 3.20512 17.619 103.01 123.885 123.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 0.000256 2048 250 850 70800 7.04538 68.9357 209.333 285.36 285.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 560 6.4e-05 1024 160 500 128000 49.3439 13.3371 55.0044 412.919 530.822 530.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1800 0.000256 1024 420 1500 67200 4.48755 3.38138 71.3815 103.837 183.196 183.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1970 0.000512 1024 220 200 36000 1.64454 4.61005 52.11 58.4074 58.4643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1800 0.000128 512 330 1250 137600 5.40698 3.39901 67.1547 103.476 179.569 179.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 3.2e-05 4096 107 1800 371200 469.876 154.941 2142.31 4607.36 7374.87 7375.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 3.2e-05 1024 100 1100 499200 57.6788 26.4721 451.447 825.179 1360.97 1361.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 3.2e-05 4096 120 4950 371200 651.587 196.734 5995.49 5915.24 12759.6 12760.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1380 6.4e-05 4096 130 8450 292800 49.1332 59.5244 6014.63 1782.11 7905.54 7905.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1430 0.001024 4096 370 360 15808 3.2512 45.4737 104.772 153.553 153.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1590 0.000256 2048 250 840 71392 7.12832 183.921 209.586 400.679 400.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 560 6.4e-05 1024 160 540 137216 48.7484 13.8752 144.828 417.627 625.297 625.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1800 0.000256 1024 420 1500 68736 4.52675 3.41776 111.941 104.889 224.896 224.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1970 0.000512 1024 220 180 36896 1.66912 9.59488 52.471 63.7794 63.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1800 0.000128 512 330 1260 141568 5.4239 3.40819 106.243 104.875 220.086 220.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 520 3.2e-05 4096 107 1800 386048 467.634 155.275 6066.59 4649.98 11339.9 11340.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 3.2e-05 1024 100 1080 510976 57.9992 26.892 712.959 837.882 1635.94 1636.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 520 3.2e-05 4096 120 4920 385024 644.726 198.505 9568.81 5959.77 16372.5 16373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1380 6.4e-05 4096 130 8460 293952 48.9267 59.2684 9347.64 1775.55 11231.6 11231.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1430 0.001024 4096 370 360 15744 3.24637 44.7122 104.624 152.633 152.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1590 0.000256 2048 250 840 71360 7.07018 184.009 209.611 400.735 400.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 560 6.4e-05 1024 160 540 135168 49.1122 14.9771 133.648 417.73 615.683 615.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1800 0.000256 1024 420 1500 68352 4.5128 3.41242 73.2697 104.6 185.915 185.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1970 0.000512 1024 220 180 36864 1.66886 9.5472 52.486 63.7434 63.8007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1800 0.000128 512 330 1260 141312 5.44179 3.41606 69.657 104.913 183.563 183.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 520 3.2e-05 4096 107 1800 385024 468.898 155.45 5861.47 4656.38 11142.6 11142.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 3.2e-05 1024 100 1080 509952 58.1609 26.878 464.258 838.012 1387.49 1387.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 520 3.2e-05 4096 120 4920 385024 645.422 198.507 6240.18 5922.99 13007.7 13008.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1380 6.4e-05 4096 130 8460 293760 49.0067 59.2774 6076.49 1776.09 7961.01 7961.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1430 0.001024 4096 370 360 15744 3.25219 44.753 104.774 152.832 152.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1590 0.000256 2048 250 840 71328 7.06893 183.889 209.576 400.58 400.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 560 6.4e-05 1024 160 540 129024 49.1008 13.3345 140.9 412.223 615.771 615.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1800 0.000256 1024 420 1500 68352 4.51754 3.43206 60.2382 104.797 173.089 173.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1970 0.000512 1024 220 180 36768 1.66298 9.51574 52.3917 63.6131 63.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1800 0.000128 512 330 1260 141312 5.42022 3.41267 57.9067 104.746 171.616 171.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 520 3.2e-05 4096 107 1800 384000 468.214 155.295 6106.51 4650.65 11381.1 11381.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 3.2e-05 1024 100 1080 509952 57.9672 27.4484 381.666 836.512 1303.81 1303.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 520 3.2e-05 4096 120 4920 384000 644.674 198.147 5067.3 5917.5 11828.2 11828.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1380 6.4e-05 4096 130 8460 293760 48.9897 59.3078 4956.55 1776.58 6841.6 6841.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1430 0.001024 4096 370 360 15616 3.23789 44.7877 104.36 152.435 152.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1590 0.000256 2048 250 840 71296 7.05117 184.365 209.782 401.242 401.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 560 6.4e-05 1024 160 540 131072 49.7498 13.4902 142.829 418.153 624.439 624.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1800 0.000256 1024 420 1500 68096 4.53136 3.42973 51.8869 104.768 164.716 164.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1970 0.000512 1024 220 180 36736 1.66493 9.5057 52.4397 63.656 63.7128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1800 0.000128 512 330 1260 140288 5.44378 3.4079 49.5793 104.719 163.278 163.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 520 3.2e-05 4096 107 1800 380928 471.024 155.48 6015.96 4641.48 11284.3 11284.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 3.2e-05 1024 100 1080 507904 58.0769 26.8206 327.453 835.983 1248.53 1248.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 520 3.2e-05 4096 120 4920 380928 648.408 197.656 4346.19 5939.83 11132.6 11133.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1380 6.4e-05 4096 130 8460 293632 49.0209 59.3296 4289.66 1778.77 6176.93 6177.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1430 0.001024 4096 370 360 15800 3.25018 65.5525 104.86 173.716 173.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 0.000256 2048 250 840 71400 7.09965 145.445 209.795 362.381 362.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 560 6.4e-05 1024 160 540 138240 48.8706 13.5311 134.387 419.35 616.349 616.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1800 0.000256 1024 420 1500 68640 4.54208 3.42835 155.83 104.984 268.883 268.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1970 0.000512 1024 220 180 36880 1.66502 15.0215 52.5005 69.2286 69.2819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1800 0.000128 512 330 1260 141760 5.43763 3.42147 143.269 104.967 257.222 257.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 3.2e-05 4096 107 1800 386560 467.231 155.585 4757.31 4631.99 10012.5 10012.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 3.2e-05 1024 100 1080 510720 58.2057 26.9446 991.704 838.458 1915.5 1915.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 3.2e-05 4096 120 4920 385280 646.272 198.905 13040.4 5923.96 19810.2 19810.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1380 6.4e-05 4096 130 8460 293920 49.1189 59.3386 12738.9 1776.97 14624.5 14624.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1430 0.001024 4096 370 360 15760 3.24822 65.9295 104.771 174.003 174.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 0.000256 2048 250 840 71360 7.08461 90.8952 209.626 307.651 307.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 560 6.4e-05 1024 160 540 138240 48.8145 13.5196 184.764 419.064 666.382 666.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1800 0.000256 1024 420 1500 68160 4.51459 3.40842 96.1036 104.52 208.651 208.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1970 0.000512 1024 220 180 36800 1.66902 14.2057 52.4126 68.3315 68.3888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1800 0.000128 512 330 1260 141440 5.44291 3.41779 92.0133 104.908 205.911 206.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 3.2e-05 4096 107 1800 386560 466.69 155.404 8198.23 4629.17 13449.9 13450.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 3.2e-05 1024 100 1080 509440 58.2217 26.9857 610.15 837.807 1533.35 1533.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 3.2e-05 4096 120 4920 384000 647.707 198.967 8092.29 5933.13 14872.7 14873.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1380 6.4e-05 4096 130 8460 293760 48.9448 59.3152 7902.9 1775.75 9787.06 9787.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1430 0.001024 4096 370 360 15720 3.24653 65.7756 104.869 173.948 174.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 0.000256 2048 250 840 71280 7.05331 74.5562 209.713 291.366 291.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 560 6.4e-05 1024 160 540 130560 48.9343 13.3468 174.392 412.652 649.542 649.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1800 0.000256 1024 420 1500 68160 4.53616 3.41696 78.5967 104.671 191.324 191.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1970 0.000512 1024 220 180 36720 1.66298 15.0313 52.4009 69.1406 69.1977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1800 0.000128 512 330 1260 141120 5.42979 3.41709 75.6541 104.603 189.235 189.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 520 3.2e-05 4096 107 1800 384000 467.58 155.302 8093.17 4620.19 13336.6 13337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 3.2e-05 1024 100 1080 506880 58.2701 26.8731 497.543 835.32 1418.2 1418.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 520 3.2e-05 4096 120 4920 380160 651.048 198.815 6564.93 5939.62 13355 13355.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1380 6.4e-05 4096 130 8460 293760 49.1952 59.3458 6488.44 1776.96 8374.09 8374.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1430 0.001024 4096 370 360 15680 3.24992 65.792 104.769 173.864 173.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1590 0.000256 2048 250 840 71200 7.05264 245.527 209.401 462.026 462.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 560 6.4e-05 1024 160 540 133120 48.4972 13.3427 166.963 412.312 641.33 641.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1800 0.000256 1024 420 1500 67840 4.49024 3.39763 66.9682 104.198 179.178 179.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1970 0.000512 1024 220 180 36640 1.65862 13.4431 52.2936 67.4418 67.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1800 0.000128 512 330 1260 139520 5.40826 3.40787 64.1057 104.099 177.16 177.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 520 3.2e-05 4096 107 1800 384000 468.506 155.676 8042.6 4661.55 13328.7 13329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 3.2e-05 1024 100 1080 506880 58.4149 26.8844 424.078 838.148 1347.72 1347.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 520 3.2e-05 4096 120 4920 384000 646.711 198.732 5637.93 5934.63 12418.6 12419.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1380 6.4e-05 4096 130 8460 293760 48.9631 59.2869 5488.67 1776.53 7373.6 7373.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1430 0.001024 4096 370 360 15792 3.25098 35.3455 104.864 143.515 143.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 0.000256 2048 250 840 71376 7.07789 132.915 209.753 349.789 349.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 560 6.4e-05 1024 160 540 135168 48.7451 13.457 121.104 416.633 600.156 600.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1800 0.000256 1024 420 1500 68544 4.52006 3.41402 143.013 104.824 255.877 255.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 1970 0.000512 1024 220 180 36864 1.66509 12.7353 52.5009 66.947 67.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1800 0.000128 512 330 1260 141312 5.42781 3.41811 131.266 104.802 245.041 245.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 3.2e-05 4096 107 1800 385536 466.311 155.315 4351.12 4645.79 9618.92 9619.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 3.2e-05 1024 100 1080 509952 58.0212 26.9019 913.961 837.108 1836.18 1836.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 3.2e-05 4096 120 4920 384000 645.282 198.65 11946.6 5925.67 18716.8 18717.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1380 6.4e-05 4096 130 8460 293856 48.984 59.3182 11736 1786.24 13630.7 13630.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1430 0.001024 4096 370 360 15744 3.24768 22.5419 104.85 130.693 130.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 0.000256 2048 250 840 71328 7.05853 83.9368 209.74 300.778 300.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 560 6.4e-05 1024 160 540 129024 48.9843 13.3185 72.9165 412.524 547.955 548.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1800 0.000256 1024 420 1500 68352 4.51952 3.41366 89.7775 104.877 202.699 202.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1970 0.000512 1024 220 180 36768 1.66285 12.1966 52.4226 66.3237 66.3816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1800 0.000128 512 330 1260 141312 5.42678 3.41197 87.5599 104.833 201.36 201.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 3.2e-05 4096 107 1800 384000 466.739 155.35 2729.5 4653.99 8005.97 8006.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 3.2e-05 1024 100 1080 509952 57.9621 26.8579 572.847 837.237 1495.09 1495.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 3.2e-05 4096 120 4920 384000 644.353 198.131 7505.96 5921.67 14270.7 14271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1380 6.4e-05 4096 130 8460 293760 48.9556 59.2984 7337.53 1778 9223.94 9224.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1430 0.001024 4096 370 360 15696 3.25318 57.5222 104.873 165.7 165.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 0.000256 2048 250 840 71280 7.08854 69.1651 209.786 286.086 286.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 560 6.4e-05 1024 160 540 129024 48.5668 13.2622 60.2944 408.567 530.901 531.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1800 0.000256 1024 420 1500 67968 4.52886 3.40829 73.1287 104.706 185.876 185.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1970 0.000512 1024 220 180 36720 1.6656 12.1387 52.4349 66.2825 66.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1800 0.000128 512 330 1260 140544 5.42493 3.41299 70.4824 104.618 184.073 184.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 3.2e-05 4096 107 1800 382464 467.647 155.306 2232.85 4646.69 7502.89 7503.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 3.2e-05 1024 100 1080 506880 58.1553 26.8394 466.05 835.275 1386.52 1386.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 3.2e-05 4096 120 4920 382464 643.919 197.653 6166.23 5915.29 12923.7 12924.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1380 6.4e-05 4096 130 8460 293472 49.1156 59.3652 6036.31 1778.29 7923.24 7923.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1430 0.001024 4096 370 360 15552 3.23949 56.9677 104.261 164.523 164.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 0.000256 2048 250 840 71232 7.0849 62.5768 209.584 279.292 279.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 560 6.4e-05 1024 160 540 122880 49.9662 13.3213 51.5875 412.356 527.446 527.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1800 0.000256 1024 420 1500 67584 4.53258 3.40173 65.3289 104.42 177.785 177.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1970 0.000512 1024 220 180 36672 1.66301 12.1101 52.3847 66.2016 66.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1800 0.000128 512 330 1260 139776 5.43248 3.40666 62.4437 104.292 175.708 175.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 3.2e-05 4096 107 1800 380928 467.299 154.872 6906.09 4634.29 12163 12163.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 3.2e-05 1024 100 1080 503808 58.1185 26.7346 415.432 832.53 1333.01 1333.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 3.2e-05 4096 120 4920 380928 645.122 197.085 5545.89 5902.13 12290.8 12291.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1380 6.4e-05 4096 130 8460 293376 49.1124 59.3591 5443.63 1777.59 7329.84 7329.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1430 0.001024 4096 370 360 15600 3.25114 56.9426 104.869 165.118 165.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 0.000256 2048 250 840 71040 7.12294 53.4452 209.393 270.007 270.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 560 6.4e-05 1024 160 540 122880 50.1112 14.1415 144.058 412.799 621.334 621.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1800 0.000256 1024 420 1500 68160 4.53936 3.41402 57.7153 104.836 170.605 170.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1970 0.000512 1024 220 180 36480 1.64739 12.6054 52.238 66.5343 66.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1800 0.000128 512 330 1260 140160 5.45638 3.41456 55.1932 104.699 168.892 169.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 520 3.2e-05 4096 107 1800 384000 466.446 155.04 6941.81 4638.97 12202.7 12203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 3.2e-05 1024 100 1080 506880 58.1599 26.8467 364.667 835.561 1285.43 1285.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 520 3.2e-05 4096 120 4920 376320 659.54 198.731 4758.99 5982.75 11600.6 11601.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1380 6.4e-05 4096 130 8460 293280 49.0876 59.3923 4737.31 1778.26 6624.21 6624.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1430 0.001024 4096 370 360 15792 3.25626 31.9365 104.906 140.151 140.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 0.000256 2048 250 840 71344 7.05379 127.887 209.707 344.694 344.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 560 6.4e-05 1024 160 540 136192 49.0691 13.5253 116.166 418.726 597.7 597.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1800 0.000256 1024 420 1500 68544 4.53466 3.41616 135.787 104.844 248.692 248.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1970 0.000512 1024 220 180 36848 1.67056 7.3871 52.4866 61.5894 61.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1800 0.000128 512 330 1260 141120 5.45274 3.41811 129.436 104.815 243.252 243.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 3.2e-05 4096 107 1800 385280 467.798 155.569 4166.69 4629.27 9419.72 9420.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 3.2e-05 1024 100 1080 508928 58.3201 26.9208 861.456 837.294 1784.18 1784.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 3.2e-05 4096 120 4920 383488 647.608 198.884 11409.4 5927.4 18183.9 18184.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1380 6.4e-05 4096 130 8460 293888 49.0871 59.3219 11190.1 1777 13075.7 13075.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1430 0.001024 4096 370 360 15680 3.24192 0 104.609 107.863 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1430 0.001024 4096 370 360 15624 3.2432 19.3578 104.612 127.267 127.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 0.000256 2048 250 840 71232 7.05798 68.9015 209.714 285.718 285.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 560 6.4e-05 1024 160 540 129024 50.1091 13.5256 60.023 418.89 542.762 542.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1800 0.000256 1024 420 1500 68544 4.54928 3.4304 72.5764 104.994 185.654 185.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 1970 0.000512 1024 220 180 36624 1.66093 11.7279 52.3351 65.7648 65.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1800 0.000128 512 330 1260 141120 5.45635 3.41379 69.8989 104.892 183.79 183.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 3.2e-05 4096 107 1800 381696 471.318 156.019 2221.52 4648.61 7497.85 7498.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 3.2e-05 1024 100 1080 505344 58.6746 26.9291 455.088 848.861 1389.74 1389.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 3.2e-05 4096 120 4920 381696 651.414 198.931 6079.7 5960.62 12891.2 12891.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1380 6.4e-05 4096 130 8460 293664 49.1444 59.3484 5970.26 1776.95 7855.87 7856.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1430 0.001024 4096 370 360 15456 3.22701 17.6747 104.93 125.885 125.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 0.000256 2048 250 840 71008 7.03834 60.6419 211.112 278.835 278.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 560 6.4e-05 1024 160 540 114688 50.0085 13.2344 47.0205 408.112 518.59 518.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1800 0.000256 1024 420 1500 67200 4.48147 3.38131 63.2161 104.835 176.023 176.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1970 0.000512 1024 220 180 36512 1.64762 11.0388 52.7213 65.4504 65.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1800 0.000128 512 330 1260 139776 5.46096 3.40614 60.551 105.863 175.41 175.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 3.2e-05 4096 107 1800 379904 472.208 155.952 1950.16 4713.76 7292.46 7292.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 3.2e-05 1024 100 1080 508928 58.1288 26.8652 403.459 844.876 1333.52 1333.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 3.2e-05 4096 120 4920 379904 653.538 198.175 5308.42 6021.41 12182.1 12182.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1380 6.4e-05 4096 130 8460 293440 49.0537 59.3985 5238.1 1795.73 7142.43 7142.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1430 0.001024 4096 370 360 15400 3.22589 50.8319 104.015 158.126 158.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 0.000256 2048 250 840 71120 7.07619 54.1614 209.715 270.996 271.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 560 6.4e-05 1024 160 540 125440 49.1964 13.2834 46.675 409.43 518.792 518.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1800 0.000256 1024 420 1500 67200 4.54032 3.3985 55.7343 104.339 168.111 168.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1970 0.000512 1024 220 180 36400 1.6504 11.7359 52.1851 65.6141 65.6737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1800 0.000128 512 330 1260 138880 5.4399 3.40954 53.6245 104.067 166.667 166.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 3.2e-05 4096 107 1800 376320 470.155 155.277 1727.76 4621.1 6974.68 6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 3.2e-05 1024 100 1080 501760 58.1899 26.7248 351.115 831.218 1267.43 1267.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 3.2e-05 4096 120 4920 376320 650.231 198.753 4656.88 5921.58 11428 11428.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1380 6.4e-05 4096 130 8460 293440 49.2035 59.3432 4628.84 1776.99 6514.53 6514.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1430 0.001024 4096 370 360 15744 3.24566 31.9261 104.602 139.827 139.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 0.000256 2048 250 840 71360 7.0656 121.329 209.577 338.015 338.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 560 6.4e-05 1024 160 540 135168 48.9692 13.4881 110.409 417.661 590.735 590.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1800 0.000256 1024 420 1500 68352 4.51725 3.4072 128.707 104.582 241.314 241.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1970 0.000512 1024 220 180 36864 1.66621 7.00842 52.4722 61.1891 61.2474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1800 0.000128 512 330 1260 141312 5.43507 3.41078 121.539 104.902 235.423 235.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 3.2e-05 4096 107 1800 385024 467.463 155.528 3974.35 4655.76 9253.47 9253.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 3.2e-05 1024 100 1080 509952 58.1595 26.8841 820.764 837.888 1743.88 1744.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 3.2e-05 4096 120 4920 385024 645.136 198.548 10785 5922.09 17551.4 17551.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1380 6.4e-05 4096 130 8460 293760 48.9828 59.2814 10423.3 1775.71 12307.5 12307.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1430 0.001024 4096 370 360 15616 3.24096 21.9587 104.353 129.607 129.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 0.000256 2048 250 840 71296 7.06099 83.3053 209.78 300.191 300.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 560 6.4e-05 1024 160 540 131072 49.6257 13.4869 73.0114 418.138 554.477 554.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1800 0.000256 1024 420 1500 68096 4.5264 3.40922 86.2541 104.766 199.061 199.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1970 0.000512 1024 220 180 36736 1.66554 4.76774 52.434 58.9103 58.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1800 0.000128 512 330 1260 140288 5.44256 3.40938 79.7948 104.694 193.479 193.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 3.2e-05 4096 107 1800 380928 469.401 155.488 2693.24 4659.66 7978.18 7978.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 3.2e-05 1024 100 1080 507904 58.0979 26.8234 551.188 835.912 1472.21 1472.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 3.2e-05 4096 120 4920 380928 648.282 197.691 7264.51 5939.78 14050.9 14051.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1380 6.4e-05 4096 130 8460 293632 48.9956 59.3197 7001.23 1778.57 8888.26 8888.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1430 0.001024 4096 370 360 15552 3.23264 19.9646 104.355 127.605 127.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 0.000256 2048 250 840 71232 7.06765 69.5788 209.779 286.468 286.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 560 6.4e-05 1024 160 540 122880 49.9539 13.3184 57.2145 412.75 533.446 533.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1800 0.000256 1024 420 1500 67584 4.52979 3.40506 71.1739 104.611 183.827 183.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1970 0.000512 1024 220 180 36672 1.6647 4.10349 52.4332 58.2425 58.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1800 0.000128 512 330 1260 139776 5.43203 3.40723 65.5974 104.399 178.968 179.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 3.2e-05 4096 107 1800 380928 466.917 154.898 2236.14 4639.44 7497.78 7498.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 3.2e-05 1024 100 1080 503808 58.1267 26.7255 453.276 833.325 1371.65 1371.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 3.2e-05 4096 120 4920 380928 645.05 197.118 6027.11 5907.75 12777.6 12778.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1380 6.4e-05 4096 130 8460 293376 49.1131 59.3556 5800.07 1779.28 7687.98 7688.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1430 0.001024 4096 370 360 15360 3.21882 18.3723 103.547 125.192 125.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 0.000256 2048 250 840 71168 7.05613 64.981 209.537 281.617 281.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 560 6.4e-05 1024 160 540 131072 49.613 13.4897 57.2169 417.838 538.368 538.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1800 0.000256 1024 420 1500 67584 4.5497 3.40877 65.8881 104.932 178.882 178.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1970 0.000512 1024 220 180 36608 1.66432 3.95693 52.3715 58.035 58.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1800 0.000128 512 330 1260 139264 5.47802 3.40928 58.5647 104.654 172.243 172.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 3.2e-05 4096 107 1800 376832 474.253 156.174 2059.23 4678.75 7368.78 7369.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 3.2e-05 1024 100 1080 507904 58.081 26.8278 420.96 835.203 1341.25 1341.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 3.2e-05 4096 120 4920 376832 657.771 198.712 5448.05 5978.54 12283.6 12284.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1380 6.4e-05 4096 130 8460 292864 49.091 59.3779 5245.7 1776.51 7130.83 7130.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1430 0.001024 4096 370 360 15360 3.22602 17.6968 104.929 125.905 125.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 0.000256 2048 250 840 71040 7.05946 58.8698 211.459 277.43 277.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 560 6.4e-05 1024 160 540 122880 49.9972 13.3588 49.2744 416.56 529.402 529.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1800 0.000256 1024 420 1500 66560 4.49411 3.37715 59.7044 104.637 172.319 172.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1970 0.000512 1024 220 180 36480 1.65802 10.1519 52.8071 64.6578 64.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1800 0.000128 512 330 1260 138240 5.38672 3.39763 53.9956 104.36 167.27 167.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 3.2e-05 4096 107 1800 378880 474.831 157.54 1882.01 4735.34 7250.11 7250.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 3.2e-05 1024 100 1080 501760 59.1007 26.8879 380.083 846.44 1312.7 1312.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 3.2e-05 4096 120 4920 378880 660.65 199.083 5015.01 6050.68 11926 11926.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1380 6.4e-05 4096 130 8460 293120 49.0795 59.2949 4800.14 1792.29 6700.96 6701.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1430 0.001024 4096 370 384 15584 3.26835 47.7982 104.979 156.1 156.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1590 0.000256 2048 250 832 71456 7.14451 176.855 209.781 393.823 393.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 560 6.4e-05 1024 160 512 135168 49.0587 13.4868 130.918 418.034 611.722 611.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1800 0.000256 1024 420 1472 68992 4.51568 3.41626 109.492 104.985 222.53 222.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1970 0.000512 1024 220 192 36768 1.67117 10.3137 52.5435 64.5707 64.6302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1800 0.000128 512 330 1280 142080 5.41286 3.40829 106.722 104.972 220.657 220.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 520 3.2e-05 4096 107 1792 398336 453.188 153.016 6022.88 4569.03 11198.5 11198.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 3.2e-05 1024 100 1088 509952 58.1996 26.9087 692.076 857.823 1635.21 1635.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 520 3.2e-05 4096 120 4928 380928 655.254 198.571 9337.34 5971.34 16163.1 16163.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1380 6.4e-05 4096 130 8448 293824 48.9991 59.2848 9210.75 1778.11 11097.3 11097.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1430 0.001024 4096 370 384 15552 3.26931 47.7847 104.948 156.051 156.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1590 0.000256 2048 250 832 71424 7.08384 176.84 209.717 393.686 393.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 560 6.4e-05 1024 160 512 135168 49.1314 13.4893 121.927 417.943 602.708 602.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1800 0.000256 1024 420 1472 68608 4.51232 3.40378 70.3386 104.65 183.028 183.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1970 0.000512 1024 220 192 36736 1.66886 10.2557 52.5189 64.4871 64.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1800 0.000128 512 330 1280 141824 5.43005 3.41258 68.7667 105.136 182.876 182.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 520 3.2e-05 4096 107 1792 397312 455.12 153.13 5784.92 4574.21 10967.8 10968.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 3.2e-05 1024 100 1088 509952 58.2011 26.8759 444.711 843.777 1373.76 1373.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 520 3.2e-05 4096 120 4928 380928 655.865 198.594 5983.7 5978.58 12817.3 12817.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1380 6.4e-05 4096 130 8448 293632 48.9882 59.2884 5897.74 1777.38 7783.55 7783.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1430 0.001024 4096 370 384 15456 3.25242 47.3533 104.54 155.197 155.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1590 0.000256 2048 250 832 71328 7.33408 176.562 209.411 393.35 393.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 560 6.4e-05 1024 160 512 129024 49.0974 13.393 126.366 412.229 601.294 601.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1800 0.000256 1024 420 1472 68736 4.51034 3.43597 59.1194 104.799 171.968 172.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1970 0.000512 1024 220 192 36672 1.67069 10.2357 52.4434 64.3919 64.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1800 0.000128 512 330 1280 141312 5.41891 3.41066 57.5663 104.748 171.277 171.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 520 3.2e-05 4096 107 1792 396288 454.238 153.003 5752.6 4565.35 10925.6 10925.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 3.2e-05 1024 100 1088 506880 58.3927 26.8658 369.356 836.559 1291.36 1291.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 520 3.2e-05 4096 120 4928 377856 657.755 198.85 4897.08 5983.07 11737.3 11737.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1380 6.4e-05 4096 130 8448 293760 48.9618 59.3198 4887.05 1776.6 6772.08 6772.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1430 0.001024 4096 370 384 15488 3.2665 47.541 104.878 155.737 155.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1590 0.000256 2048 250 832 71296 7.04922 176.563 209.409 393.065 393.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 560 6.4e-05 1024 160 512 131072 49.7612 13.4788 127.997 417.754 609.21 609.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1800 0.000256 1024 420 1472 68608 4.51165 3.43245 50.7174 104.673 163.435 163.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1970 0.000512 1024 220 192 36608 1.66602 10.209 52.3979 64.3155 64.3706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1800 0.000128 512 330 1280 141312 5.41603 3.40794 49.5502 104.597 163.102 163.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 520 3.2e-05 4096 107 1792 393216 456.109 153.161 5986.35 4590.65 11186.7 11187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 3.2e-05 1024 100 1088 507904 58.1011 26.8268 317.461 835.202 1237.79 1237.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 520 3.2e-05 4096 120 4928 376832 657.952 198.601 4237.13 6025.16 11119.4 11119.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1380 6.4e-05 4096 130 8448 293632 49.0166 59.3267 4217.66 1776.94 6103.1 6103.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1430 0.001024 4096 370 384 15560 3.26624 64.5527 104.889 172.761 172.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 0.000256 2048 250 832 71440 7.05126 139.071 209.816 355.98 356.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 560 6.4e-05 1024 160 512 135680 49.1606 13.5232 118.897 419.399 601.195 601.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1800 0.000256 1024 420 1472 68960 4.53597 3.4263 148.429 104.993 261.486 261.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1970 0.000512 1024 220 192 36760 1.66698 15.1364 52.5433 69.3886 69.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1800 0.000128 512 330 1280 142080 5.43536 3.42061 140.108 104.972 254.064 254.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 3.2e-05 4096 107 1792 398080 453.622 153.334 4704.5 4589.57 9901.41 9901.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 3.2e-05 1024 100 1088 510720 58.2164 26.9444 935.936 838.537 1859.82 1859.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 3.2e-05 4096 120 4928 381440 654.989 198.85 12488.9 5972.88 19316.2 19316.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1380 6.4e-05 4096 130 8448 293760 49.15 59.3878 12304.3 1777.81 14190.8 14190.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1430 0.001024 4096 370 384 15520 3.26282 65.2496 104.797 173.363 173.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 0.000256 2048 250 832 71360 7.0537 85.0493 209.455 301.602 301.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 560 6.4e-05 1024 160 512 133120 49.5532 13.514 71.9448 419.066 554.29 554.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1800 0.000256 1024 420 1472 68480 4.50758 3.41062 90.5212 104.524 203.068 203.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1970 0.000512 1024 220 192 36720 1.66774 15.116 52.4871 69.3146 69.3699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1800 0.000128 512 330 1280 142080 5.42403 3.41715 89.9663 104.918 203.851 203.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 3.2e-05 4096 107 1792 396800 454.775 153.532 7848.03 4596.23 13052.9 13053.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 3.2e-05 1024 100 1088 509440 58.2123 26.9153 572.443 842.371 1500.13 1500.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 3.2e-05 4096 120 4928 381440 653.293 198.371 7585.49 5972.82 14410.6 14411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1380 6.4e-05 4096 130 8448 293600 49.0415 59.3558 7441.96 1776.59 9327.09 9327.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1430 0.001024 4096 370 384 15480 3.26093 64.6889 104.863 172.864 172.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 0.000256 2048 250 832 71280 7.04758 70.313 209.48 286.885 286.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 560 6.4e-05 1024 160 512 130560 48.9326 13.3489 156.605 412.505 631.602 631.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1800 0.000256 1024 420 1472 68640 4.53402 3.41715 75.1261 104.641 187.818 187.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1970 0.000512 1024 220 192 36600 1.66499 14.3749 52.4095 68.4921 68.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1800 0.000128 512 330 1280 141120 5.43024 3.41606 73.0706 104.575 186.621 186.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 520 3.2e-05 4096 107 1792 395520 453.827 153.035 7765.07 4574.68 12947 12947.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 3.2e-05 1024 100 1088 506880 58.2454 26.8697 468.474 849.144 1402.92 1403.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 520 3.2e-05 4096 120 4928 376320 660.199 199.262 6216.55 6009.66 13091.1 13091.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1380 6.4e-05 4096 130 8448 293520 49.1749 59.3799 6178.27 1777.7 8064.68 8064.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1430 0.001024 4096 370 384 15360 3.25197 65.1653 104.432 172.902 172.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1590 0.000256 2048 250 832 71200 7.06509 231.13 209.364 447.608 447.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 560 6.4e-05 1024 160 512 122880 49.947 13.3237 138.343 412.559 614.393 614.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1800 0.000256 1024 420 1472 67840 4.49488 3.39622 64.2355 104.265 176.507 176.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1970 0.000512 1024 220 192 36640 1.66752 15.1491 52.5188 69.3786 69.4315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1800 0.000128 512 330 1280 140800 5.3815 3.40579 63.701 104.166 176.788 176.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 520 3.2e-05 4096 107 1792 394240 456.733 154.043 7745.73 4604.08 12961 12961.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 3.2e-05 1024 100 1088 506880 58.4023 26.8863 404.446 862.006 1351.93 1352.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 520 3.2e-05 4096 120 4928 378880 659.602 198.952 5371.87 6007.26 12253.7 12254.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1380 6.4e-05 4096 130 8448 293440 49.0013 59.3939 5314.25 1779.65 7202.45 7202.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1430 0.001024 4096 370 384 15400 3.2601 64.1657 104.819 172.297 172.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1590 0.000256 2048 250 832 71200 7.06307 237.59 209.375 454.073 454.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 560 6.4e-05 1024 160 512 128000 49.3855 13.3487 155.53 412.502 630.982 631.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1800 0.000256 1024 420 1472 68000 4.53293 3.41197 58.2818 104.481 170.829 170.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1970 0.000512 1024 220 192 36600 1.66912 15.1256 52.4945 69.3329 69.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1800 0.000128 512 330 1280 140800 5.43459 3.42176 57.7743 104.365 171.13 171.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 520 3.2e-05 4096 107 1792 390400 457.227 153.653 7457.02 4580.64 12648.9 12649.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 3.2e-05 1024 100 1088 505600 58.1843 26.8084 368.629 852.564 1306.38 1306.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 520 3.2e-05 4096 120 4928 377600 653.742 198.899 4915.1 5955.09 11723.4 11723.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1380 6.4e-05 4096 130 8448 293200 49.1602 59.3975 4866.6 1776.88 6752.19 6752.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1430 0.001024 4096 370 384 15552 3.26218 35.306 104.897 143.519 143.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 0.000256 2048 250 832 71424 7.05066 127.371 209.738 344.203 344.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 560 6.4e-05 1024 160 512 135168 48.7565 13.4533 110.184 416.68 589.288 589.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1800 0.000256 1024 420 1472 68928 4.51136 3.41606 137.675 104.838 250.549 250.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 1970 0.000512 1024 220 192 36720 1.66736 13.2751 52.4918 67.4794 67.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1800 0.000128 512 330 1280 141696 5.41866 3.41568 129.095 104.812 242.872 242.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 3.2e-05 4096 107 1792 396288 453.92 153.176 4308.95 4622.41 9538.86 9539.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 3.2e-05 1024 100 1088 508416 58.2504 26.894 866.969 837.372 1789.67 1789.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 3.2e-05 4096 120 4928 379392 656.702 198.869 11431.9 5971.32 18259.4 18259.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1380 6.4e-05 4096 130 8448 293760 49.016 59.3187 11325.8 1777.76 13212.1 13212.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1430 0.001024 4096 370 384 15456 3.25427 23.1081 104.548 130.965 131.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 0.000256 2048 250 832 71328 7.05536 80.3312 209.42 296.848 296.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 560 6.4e-05 1024 160 512 129024 48.9833 14.1681 66.1291 412.237 541.732 541.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1800 0.000256 1024 420 1472 68736 4.49997 3.40992 86.4651 104.807 199.291 199.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1970 0.000512 1024 220 192 36672 1.66912 13.2616 52.448 67.4208 67.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1800 0.000128 512 330 1280 141312 5.41843 3.40813 85.8969 104.749 199.595 199.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 3.2e-05 4096 107 1792 396288 453.19 153.032 2708.34 4584.86 7899.79 7900.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 3.2e-05 1024 100 1088 506880 58.3729 26.8713 542.558 836.48 1464.47 1464.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 3.2e-05 4096 120 4928 377856 657.787 198.864 7136.35 5983.31 13976.9 13977.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1380 6.4e-05 4096 130 8448 293760 48.9523 59.327 7105.15 1776.92 8990.5 8990.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1430 0.001024 4096 370 384 15408 3.25578 57.4532 104.637 165.401 165.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 0.000256 2048 250 832 71280 7.05517 65.8842 209.611 282.593 282.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 560 6.4e-05 1024 160 512 129024 48.5587 13.2948 54.6078 408.56 525.236 525.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1800 0.000256 1024 420 1472 68544 4.5097 3.412 70.2156 104.707 182.948 183.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1970 0.000512 1024 220 192 36576 1.66714 12.7536 52.4314 66.8969 66.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1800 0.000128 512 330 1280 140544 5.43674 3.41258 68.8831 104.622 182.485 182.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 3.2e-05 4096 107 1792 391680 456.394 153.646 2202.72 4578.47 7391.61 7391.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 3.2e-05 1024 100 1088 506880 58.1544 26.8329 441.643 835.348 1362.17 1362.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 3.2e-05 4096 120 4928 377856 655.106 198.258 5892.25 5965.71 12711.9 12712.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1380 6.4e-05 4096 130 8448 293472 49.0118 59.3435 5831.23 1778.26 7718 7718.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1430 0.001024 4096 370 384 15360 3.25734 57.0429 104.637 164.99 165.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 0.000256 2048 250 832 71232 7.06723 58.535 209.61 275.256 275.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 560 6.4e-05 1024 160 512 122880 49.9712 13.3202 46.7474 412.751 522.998 523.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1800 0.000256 1024 420 1472 68352 4.50746 3.40582 62.4014 104.521 174.933 175.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1970 0.000512 1024 220 192 36480 1.66093 13.1543 52.3631 67.2212 67.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1800 0.000128 512 330 1280 139776 5.42435 3.40544 60.2039 104.393 173.552 173.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 3.2e-05 4096 107 1792 393216 453.073 152.581 1961.27 4572.66 7139.95 7140.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 3.2e-05 1024 100 1088 503808 58.1193 26.7325 388.17 833.259 1306.47 1306.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 3.2e-05 4096 120 4928 374784 658.714 198.209 5162.53 5973.7 11993.7 11994.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1380 6.4e-05 4096 130 8448 293376 49.0458 59.3594 5143.34 1779.3 7031.2 7031.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1430 0.001024 4096 370 384 15360 3.26042 57.5843 104.791 165.688 165.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 0.000256 2048 250 832 71040 7.03898 51.3229 209.024 267.43 267.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 560 6.4e-05 1024 160 512 122880 50.114 13.5583 130.065 412.409 606.358 606.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1800 0.000256 1024 420 1472 68160 4.53136 3.41571 55.2978 104.739 168.086 168.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1970 0.000512 1024 220 192 36480 1.66477 12.7739 52.3778 66.8585 66.9153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1800 0.000128 512 330 1280 140160 5.45456 3.41811 54.1673 104.595 167.765 167.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 520 3.2e-05 4096 107 1792 391680 457.182 153.787 6649.71 4575.95 11837 11837.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 3.2e-05 1024 100 1088 506880 58.1389 26.8595 346.604 834.596 1266.38 1266.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 520 3.2e-05 4096 120 4928 376320 659.544 198.711 4582.83 5976.97 11418.6 11419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1380 6.4e-05 4096 130 8448 293280 49.0022 59.3309 4578.68 1776.57 6463.74 6463.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1430 0.001024 4096 370 384 15512 3.25354 33.1858 104.637 141.128 141.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 0.000256 2048 250 832 71400 7.10662 120.576 209.527 337.253 337.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 560 6.4e-05 1024 160 512 136192 49.0764 13.5253 103.591 418.406 584.811 584.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1800 0.000256 1024 420 1472 68768 4.52698 3.43034 128.243 104.763 241.075 241.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1970 0.000512 1024 220 192 36736 1.66842 7.26829 52.4816 61.4596 61.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1800 0.000128 512 330 1280 142016 5.42592 3.41402 125.186 104.732 238.89 239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 3.2e-05 4096 107 1792 396032 455.04 153.368 4047.63 4567.11 9223.54 9223.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 3.2e-05 1024 100 1088 508928 58.3359 26.9292 807.966 836.658 1730.08 1730.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 3.2e-05 4096 120 4928 379904 657.183 198.901 10754.3 5961.43 17572.4 17572.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1380 6.4e-05 4096 130 8448 293664 49.1602 59.3777 10609.8 1776.88 12495.3 12495.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1430 0.001024 4096 370 384 15456 3.25344 22.655 104.622 130.584 130.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 0.000256 2048 250 832 71344 7.05133 77.2872 209.49 293.873 293.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 560 6.4e-05 1024 160 512 129024 49.2828 13.3642 63.3368 413.615 539.808 539.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1800 0.000256 1024 420 1472 68544 4.5271 3.41565 81.3595 104.819 194.228 194.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1970 0.000512 1024 220 192 36624 1.66477 4.87421 52.4007 58.9818 59.0394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1800 0.000128 512 330 1280 141568 5.42016 3.41258 80.6899 104.753 194.41 194.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 3.2e-05 4096 107 1792 394240 455.248 153.685 2596.49 4595.93 7801.73 7802.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 3.2e-05 1024 100 1088 508928 58.1936 26.9485 513.702 836.569 1435.6 1435.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 3.2e-05 4096 120 4928 379904 654.288 198.389 6887.66 5961.37 13702.3 13702.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1380 6.4e-05 4096 130 8448 293440 49.0369 59.3667 6801.04 1777.09 8686.69 8686.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1430 0.001024 4096 370 384 15288 3.2424 19.7851 104.107 127.189 127.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 0.000256 2048 250 832 71232 7.1 65.8903 209.516 282.548 282.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 560 6.4e-05 1024 160 512 129024 50.1014 14.0837 54.1997 418.842 537.439 537.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1800 0.000256 1024 420 1472 68544 4.55309 3.66557 68.7886 105.09 182.204 182.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 1970 0.000512 1024 220 192 36624 1.66845 11.3849 52.5175 65.6138 65.6706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1800 0.000128 512 330 1280 141120 5.45754 3.41824 67.9658 104.994 181.967 182.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 3.2e-05 4096 107 1792 392448 458.313 154.261 2183.57 4608.91 7405.42 7405.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 3.2e-05 1024 100 1088 505344 58.6715 26.9272 432.363 837.344 1355.5 1355.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 3.2e-05 4096 120 4928 376320 662.814 199.938 5759.86 6005.6 12628.8 12629.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1380 6.4e-05 4096 130 8448 293328 49.1622 59.4084 5725.63 1778.57 7612.92 7613.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1430 0.001024 4096 370 384 15232 3.24598 15.788 104.024 123.108 123.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 0.000256 2048 250 832 71232 7.05568 57.6653 209.498 274.265 274.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 560 6.4e-05 1024 160 512 114688 50.0065 13.2277 42.639 404.169 510.253 510.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1800 0.000256 1024 420 1472 67200 4.48454 3.38147 59.9837 103.85 171.806 171.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1970 0.000512 1024 220 192 36512 1.66707 11.9387 52.3996 66.0479 66.1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1800 0.000128 512 330 1280 141568 5.42125 3.40582 59.7932 104.831 173.578 173.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 3.2e-05 4096 107 1792 394240 454.487 153.489 1938.68 4596.31 7143.35 7143.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 3.2e-05 1024 100 1088 508928 58.1533 26.8698 384.779 836.701 1306.7 1306.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 3.2e-05 4096 120 4928 379904 653.535 198.19 5092.63 5963.05 11908 11908.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1380 6.4e-05 4096 130 8448 293440 49.0091 59.3663 5017.19 1778.34 6904.05 6904.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1430 0.001024 4096 370 384 15120 3.23347 51.8777 103.736 158.9 158.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 0.000256 2048 250 832 71120 7.05101 51.9467 209.377 268.418 268.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 560 6.4e-05 1024 160 512 125440 49.2317 13.2943 42.0272 409.101 513.869 514.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1800 0.000256 1024 420 1472 67200 4.53078 3.39763 52.8561 104.271 165.159 165.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1970 0.000512 1024 220 192 36400 1.6633 11.776 52.3346 65.8175 65.8741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1800 0.000128 512 330 1280 138880 5.44493 3.40726 52.0335 103.989 165 165.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 3.2e-05 4096 107 1792 385280 458.39 153.561 1706.63 4587.94 6906.91 6907.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 3.2e-05 1024 100 1088 501760 58.2144 26.6707 334.619 829.72 1249.42 1249.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 3.2e-05 4096 120 4928 367360 665.75 200.117 4377.08 6012.96 11256.5 11256.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1380 6.4e-05 4096 130 8448 292880 49.1772 59.4643 4450.76 1778.67 6338.22 6338.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1430 0.001024 4096 370 384 15552 3.26784 33.7885 104.984 142.096 142.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 0.000256 2048 250 832 71424 7.05638 119.542 209.783 336.426 336.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 560 6.4e-05 1024 160 512 135168 48.989 13.4843 102.672 418.14 583.5 583.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1800 0.000256 1024 420 1472 68608 4.51088 3.4089 125.979 104.684 238.686 238.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1970 0.000512 1024 220 192 36736 1.66522 7.39386 52.5353 61.6388 61.6964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1800 0.000128 512 330 1280 141824 5.4255 3.42016 122.193 104.995 236.165 236.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 3.2e-05 4096 107 1792 397312 453.974 153.172 4047.51 4575.02 9230.08 9230.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 3.2e-05 1024 100 1088 509952 58.1552 26.882 804.644 838.759 1728.63 1728.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 3.2e-05 4096 120 4928 380928 655.808 198.608 10637.1 5994.75 17486.8 17487.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1380 6.4e-05 4096 130 8448 293632 49.0178 59.2973 10341.8 1777.95 12228.2 12228.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1430 0.001024 4096 370 384 15488 3.26451 22.9439 104.879 131.143 131.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 0.000256 2048 250 832 71296 7.05933 81.145 209.411 297.657 297.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 560 6.4e-05 1024 160 512 131072 49.6258 13.4857 67.3631 417.757 548.45 548.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1800 0.000256 1024 420 1472 68608 4.51037 3.40605 84.3526 104.672 197.049 197.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1970 0.000512 1024 220 192 36608 1.66678 4.98925 52.4001 59.0984 59.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1800 0.000128 512 330 1280 141312 5.41562 3.41056 79.3949 104.595 192.95 193.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 3.2e-05 4096 107 1792 393216 454.526 153.162 2714.71 4590.56 7913.33 7913.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 3.2e-05 1024 100 1088 507904 58.0792 26.8247 532.722 835.303 1453.12 1453.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 3.2e-05 4096 120 4928 376832 657.627 198.669 7026.31 5978.07 13861.3 13861.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1380 6.4e-05 4096 130 8448 293632 49.0061 59.3112 6843.71 1777.03 8729.21 8729.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1430 0.001024 4096 370 384 15360 3.2545 20.7814 104.636 128.725 128.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 0.000256 2048 250 832 71232 7.05283 67.2587 209.608 283.962 284.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 560 6.4e-05 1024 160 512 122880 49.9542 13.3818 53.354 412.741 529.647 529.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1800 0.000256 1024 420 1472 68352 4.49754 3.40582 69.6754 104.612 182.3 182.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1970 0.000512 1024 220 192 36480 1.66298 4.22912 52.3677 58.3036 58.3595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1800 0.000128 512 330 1280 139776 5.43088 3.40634 64.5142 104.391 177.876 177.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 3.2e-05 4096 107 1792 393216 453.114 152.57 2253 4554.32 7413.38 7413.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 3.2e-05 1024 100 1088 503808 58.1186 26.7305 437.306 833.349 1355.69 1355.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 3.2e-05 4096 120 4928 374784 658.722 198.239 5788.35 5973.83 12619.7 12620.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1380 6.4e-05 4096 130 8448 293376 49.0138 59.3416 5643.23 1779.43 7531.16 7531.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1430 0.001024 4096 370 384 15360 3.26451 19.2109 104.865 127.392 127.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 0.000256 2048 250 832 71168 7.27373 62.5013 209.384 279.201 279.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 560 6.4e-05 1024 160 512 131072 49.6216 13.4902 52.1577 417.944 533.425 533.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1800 0.000256 1024 420 1472 68608 4.52205 3.40992 63.7616 104.943 176.746 176.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1970 0.000512 1024 220 192 36352 1.6527 4.1015 52.2189 58.0157 58.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1800 0.000128 512 330 1280 141312 5.43213 3.4111 58.9686 104.667 172.615 172.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 3.2e-05 4096 107 1792 393216 454.39 153.206 2080.51 4571.99 7260.48 7260.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 3.2e-05 1024 100 1088 507904 58.0889 26.8196 405.801 836.037 1326.93 1327.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 3.2e-05 4096 120 4928 376832 657.681 198.68 5321.57 5979.46 12158 12158.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1380 6.4e-05 4096 130 8448 292864 48.9603 59.3162 5101.54 1776.72 6986.69 6986.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1430 0.001024 4096 370 384 15040 3.23174 17.99 103.523 124.795 124.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 0.000256 2048 250 832 71040 7.04704 57.4565 209.273 273.819 273.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 560 6.4e-05 1024 160 512 122880 49.9637 13.3376 46.038 412.585 522.138 522.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1800 0.000256 1024 420 1472 66560 4.49002 3.37098 57.819 103.656 169.44 169.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 1970 0.000512 1024 220 192 36480 1.67117 10.9173 52.5435 65.1736 65.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1800 0.000128 512 330 1280 138240 5.38525 3.39766 53.0793 103.369 165.362 165.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 3.2e-05 4096 107 1792 389120 462.698 154.798 1895.89 4636.48 7150.23 7150.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 3.2e-05 1024 100 1088 501760 59.122 26.8923 369.083 838.266 1293.55 1293.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 3.2e-05 4096 120 4928 378880 660.682 199.085 4924.33 5992.99 11777.6 11778.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1380 6.4e-05 4096 130 8448 292480 49.003 59.37 4668.04 1778.56 6555.13 6555.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1430 0.001024 4096 370 384 14976 3.22995 47.3027 103.51 154.097 154.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 0.000256 2048 250 832 71040 7.09216 54.7779 209.4 271.314 271.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 560 6.4e-05 1024 160 512 98304 51.0572 13.1625 35.6396 396.123 496.194 496.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1800 0.000256 1024 420 1472 67584 4.46979 3.37341 54.8797 103.64 166.464 166.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1970 0.000512 1024 220 192 36096 1.64582 10.805 52.0989 64.5914 64.6472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1800 0.000128 512 330 1280 138240 5.39232 3.39242 49.0538 103.392 161.36 161.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 3.2e-05 4096 107 1792 380928 457.481 152.658 1763.95 4570.33 6944.79 6945.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 3.2e-05 1024 100 1088 491520 58.3728 26.5631 339.049 824.579 1248.75 1248.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 3.2e-05 4096 120 4928 368640 656.68 196.976 4512.92 5938.09 11305.2 11305.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1380 6.4e-05 4096 130 8448 292608 49.0429 59.4334 4370.5 1779.64 6258.76 6258.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1430 0.001024 4096 370 384 15600 3.26682 56.8668 104.968 165.156 165.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 0.000256 2048 250 896 70976 7.05517 188.94 209.794 405.836 405.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 560 6.4e-05 1024 160 512 133120 49.7246 13.6283 154.071 419.331 636.977 637.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1800 0.000256 1024 420 1536 68864 4.51478 3.4143 111.707 104.952 224.691 224.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1970 0.000512 1024 220 256 36032 1.66819 15.3606 52.5256 69.5977 69.6566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1800 0.000128 512 330 1280 141312 5.43606 3.4136 105.577 104.95 219.529 219.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 520 3.2e-05 4096 107 1792 374272 483.466 157.916 6734.49 4698.33 12074.6 12075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 710 3.2e-05 1024 100 1152 501760 59.2166 26.9107 728.601 838.427 1653.35 1653.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 520 3.2e-05 4096 120 4992 371712 669.987 201.577 9163.88 6069.54 16105.6 16106.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1380 6.4e-05 4096 130 8448 293856 49.0572 59.3514 9148.84 1777.7 11035.1 11035.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1430 0.001024 4096 370 384 15584 3.26925 51.7617 104.884 159.967 160.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1590 0.000256 2048 250 896 70944 7.05258 199.88 209.578 416.557 416.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 560 6.4e-05 1024 160 512 131072 49.5992 13.4857 139.252 417.64 620.194 620.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1800 0.000256 1024 420 1536 68864 4.51466 3.41536 128.033 104.889 240.97 241.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1970 0.000512 1024 220 256 36000 1.66371 14.1885 52.464 68.3599 68.4155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1800 0.000128 512 330 1280 141312 5.4335 3.40992 115.673 104.875 229.524 229.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 520 3.2e-05 4096 107 1792 373760 482.613 157.85 6207.72 4715.07 11563.6 11564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 710 3.2e-05 1024 100 1152 501760 58.9826 26.8739 814.335 837.762 1738.14 1738.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 520 3.2e-05 4096 120 4992 371712 668.815 201.317 10246.1 6065.1 17181.9 17182.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1380 6.4e-05 4096 130 8448 293824 48.9669 59.3084 10207 1776.31 12091.8 12091.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1430 0.001024 4096 370 384 15552 3.26656 51.7898 104.879 159.989 160.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1590 0.000256 2048 250 896 70912 7.04982 199.722 209.572 416.387 416.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 560 6.4e-05 1024 160 512 131072 49.6611 14.0615 128.051 417.663 609.652 609.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1800 0.000256 1024 420 1536 68608 4.50938 3.40787 83.1564 104.583 195.777 195.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1970 0.000512 1024 220 256 35968 1.67264 14.1863 52.4717 68.3727 68.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1800 0.000128 512 330 1280 141312 5.43686 3.41248 79.0607 104.895 192.94 193.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 520 3.2e-05 4096 107 1792 372736 485.057 158.168 5981.93 4721.68 11347.2 11347.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 710 3.2e-05 1024 100 1152 501760 59.0677 26.8787 527.306 837.9 1451.34 1451.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 520 3.2e-05 4096 120 4992 370688 672.774 201.779 6623.93 6075.9 13575 13575.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1380 6.4e-05 4096 130 8448 293632 49.01 59.2978 6616.48 1776.24 8501.18 8501.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1430 0.001024 4096 370 384 15456 3.25728 51.2225 104.611 159.144 159.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1590 0.000256 2048 250 896 70848 7.06429 199.492 209.63 416.232 416.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 560 6.4e-05 1024 160 512 122880 49.9847 13.3222 116.421 412.512 592.455 592.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1800 0.000256 1024 420 1536 68736 4.51382 3.41354 67.8535 104.87 180.772 180.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1970 0.000512 1024 220 256 35904 1.664 14.1558 52.4599 68.321 68.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1800 0.000128 512 330 1280 140544 5.44691 3.40784 64.5432 104.817 178.349 178.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 520 3.2e-05 4096 107 1792 371712 484.245 158.045 5926.25 4718.97 11287.9 11288.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 710 3.2e-05 1024 100 1152 500736 59.0839 26.8657 429.396 837.056 1352.59 1352.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 520 3.2e-05 4096 120 4992 368640 675.366 202.077 5379.51 6086.34 12343.9 12344.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1380 6.4e-05 4096 130 8448 293760 48.9566 59.3092 5397.94 1777.83 7284.18 7284.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1430 0.001024 4096 370 384 15488 3.26842 51.7969 104.98 160.099 160.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1590 0.000256 2048 250 896 70784 7.0439 199.284 209.6 415.973 416.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 560 6.4e-05 1024 160 512 131072 49.6851 13.4893 122.224 418.156 603.775 603.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1800 0.000256 1024 420 1536 68608 4.5255 3.41178 60.1307 104.77 172.961 173.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1970 0.000512 1024 220 256 35840 1.6671 14.1251 52.4346 68.2698 68.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1800 0.000128 512 330 1280 140288 5.45216 3.41402 57.5371 104.696 171.232 171.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 520 3.2e-05 4096 107 1792 368640 487.38 158.238 5823.81 4725.86 11195.7 11196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 710 3.2e-05 1024 100 1152 499712 59.0419 26.923 382.606 835.937 1304.69 1304.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 520 3.2e-05 4096 120 4992 368640 672.723 201.495 4793.37 6071.52 11739.7 11740.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1380 6.4e-05 4096 130 8448 293632 49.0115 59.3163 4835.11 1778.61 6722.21 6722.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1430 0.001024 4096 370 384 15360 3.25552 50.7994 104.353 158.462 158.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1590 0.000256 2048 250 896 70720 7.03955 199.205 209.285 415.575 415.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 560 6.4e-05 1024 160 512 122880 50.009 13.4146 114.405 412.252 590.297 590.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1800 0.000256 1024 420 1536 67840 4.49754 3.41606 55.0691 104.183 167.266 167.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1970 0.000512 1024 220 256 35840 1.66352 14.1224 52.4125 68.2415 68.2996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1800 0.000128 512 330 1280 139520 5.4152 3.40701 52.5803 104.088 165.618 165.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 520 3.2e-05 4096 107 1792 373760 482.568 158.434 5905 4698.07 11244.5 11244.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 710 3.2e-05 1024 100 1152 501760 59.0715 26.882 354.791 837.944 1278.87 1279.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 520 3.2e-05 4096 120 4992 368640 678.385 202.701 4400.66 6098.51 11380.8 11381.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1380 6.4e-05 4096 130 8448 293440 49.0043 59.3816 4416.84 1778.04 6303.41 6303.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1430 0.001024 4096 370 384 15360 3.25446 50.5856 104.552 158.446 158.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1590 0.000256 2048 250 896 70656 7.08237 199 209.263 415.389 415.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 560 6.4e-05 1024 160 512 122880 50.0839 13.3196 129.795 412.403 605.816 605.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1800 0.000256 1024 420 1536 68352 4.50918 3.42221 51.3372 104.428 163.798 163.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1970 0.000512 1024 220 256 35712 1.65523 14.037 52.3001 68.0354 68.0919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1800 0.000128 512 330 1280 139776 5.432 3.40758 48.2876 104.308 161.57 161.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 520 3.2e-05 4096 107 1792 368640 484.085 157.625 5788.52 4701.75 11132.4 11132.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 710 3.2e-05 1024 100 1152 497664 58.8103 26.7287 324.316 832.566 1242.61 1242.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 520 3.2e-05 4096 120 4992 362496 682.441 202.716 3987.24 6100.75 10973.7 10974.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1380 6.4e-05 4096 130 8448 293376 49.0003 59.3434 4067.6 1777.83 5953.93 5954.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1430 0.001024 4096 370 384 15232 3.24262 50.2702 104.09 157.66 157.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1590 0.000256 2048 250 896 70560 7.03341 198.759 209.343 415.182 415.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 560 6.4e-05 1024 160 512 114688 50.1138 13.7011 120.903 404.429 589.366 589.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1800 0.000256 1024 420 1536 67200 4.48963 3.4025 47.8091 103.838 159.643 159.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1970 0.000512 1024 220 256 35616 1.64694 14.0054 52.2348 67.9289 67.9854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1800 0.000128 512 330 1280 139776 5.4703 3.40989 45.5928 104.902 159.5 159.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 520 3.2e-05 4096 107 1792 372736 482.641 157.737 6206.09 4715.54 11562.4 11562.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 710 3.2e-05 1024 100 1152 494592 59.8187 26.8861 303.275 837.622 1227.79 1227.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 520 3.2e-05 4096 120 4992 365568 681.658 202.912 3783.12 6120.89 10789.1 10789.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1380 6.4e-05 4096 130 8448 293440 49.0109 59.3959 3837.45 1779.47 5725.48 5725.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1430 0.001024 4096 370 384 15360 3.26502 51.2164 104.968 159.501 159.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1590 0.000256 2048 250 896 70656 7.03939 198.801 209.569 415.454 415.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 560 6.4e-05 1024 160 512 131072 49.7402 13.484 138.05 418.275 619.769 619.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1800 0.000256 1024 420 1536 68608 4.5257 3.42835 45.7149 104.929 158.697 158.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1970 0.000512 1024 220 256 35584 1.64874 13.9875 52.2547 67.9348 67.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1800 0.000128 512 330 1280 139264 5.4736 3.41197 42.5576 104.77 156.34 156.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 520 3.2e-05 4096 107 1792 368640 487.25 158.217 6106.57 4724.75 11477.2 11477.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 710 3.2e-05 1024 100 1152 499712 59.0855 26.839 291.068 836.311 1213.49 1213.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 520 3.2e-05 4096 120 4992 368640 672.107 201.06 3625.59 6073.21 10572.5 10573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1380 6.4e-05 4096 130 8448 292864 48.9408 59.3126 3627.17 1778.37 5513.95 5514.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1430 0.001024 4096 370 360 15456 3.23021 43.9992 103.919 151.2 151.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 0.000256 2048 250 840 71008 7.07811 182.936 209.065 399.124 399.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 560 6.4e-05 1024 160 540 114688 50.1053 13.2275 135.992 404.17 603.714 603.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1800 0.000256 1024 420 1500 67200 4.48464 3.37971 42.848 103.775 154.586 154.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1970 0.000512 1024 220 180 36512 1.65085 9.42512 52.213 63.3317 63.3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1800 0.000128 512 330 1260 139776 5.46694 3.412 40.804 104.834 154.661 154.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 520 3.2e-05 4096 107 1800 379904 474.266 155.933 6307.34 4666.37 11604.3 11604.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 710 3.2e-05 1024 100 1080 508928 58.1732 26.8662 272.635 836.741 1194.61 1194.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 520 3.2e-05 4096 120 4920 379904 653.678 198.194 3591.31 5963.43 10407.2 10407.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1380 6.4e-05 4096 130 8460 293440 49.0451 59.3958 3540.5 1778.31 5427.41 5427.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1430 0.001024 4096 370 384 15232 3.24301 46.7825 104.1 154.178 154.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 0.000256 2048 250 832 71232 7.09427 176.316 209.641 393.096 393.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 560 6.4e-05 1024 160 512 114688 50.1079 13.2285 123.902 404.443 591.899 592.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1800 0.000256 1024 420 1472 67200 4.48208 3.37885 41.6004 103.842 153.406 153.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1970 0.000512 1024 220 192 36512 1.66829 10.1629 52.4383 64.3111 64.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1800 0.000128 512 330 1280 141568 5.4249 3.40582 41.302 104.921 155.19 155.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 520 3.2e-05 4096 107 1792 394240 456.224 153.527 6319.38 4591.65 11521.2 11521.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 710 3.2e-05 1024 100 1088 508928 58.141 26.9869 263.849 837.378 1186.54 1186.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 520 3.2e-05 4096 120 4928 379904 653.63 198.191 3532.14 5967.68 10352.2 10352.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1380 6.4e-05 4096 130 8448 293440 49.0292 59.3774 3480.36 1779.56 5368.47 5368.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1430 0.001024 4096 370 350 15680 3.26909 43.9882 104.884 152.194 152.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 0.000256 2048 250 850 70840 7.02874 186.276 209.002 402.354 402.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 560 6.4e-05 1024 160 500 125440 49.3178 13.2792 140.428 409.087 612.323 612.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1800 0.000256 1024 420 1500 67200 4.53834 3.40048 42.8479 104.16 155.051 155.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1970 0.000512 1024 220 200 36400 1.67117 10.7385 52.4591 64.9121 64.9692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1800 0.000128 512 330 1250 138880 5.44912 3.41402 41.148 103.98 154.135 154.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 520 3.2e-05 4096 107 1800 385280 460.013 153.573 6328.91 4570.05 11512.9 11513.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 710 3.2e-05 1024 100 1100 501760 58.211 26.667 272.861 829.585 1187.51 1187.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 520 3.2e-05 4096 120 4950 376320 648.223 196.637 3596.6 5916.93 10359 10359.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1380 6.4e-05 4096 130 8450 293440 49.0847 59.3229 3564.29 1775.49 5448.33 5448.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1430 0.001024 4096 370 336 15680 3.23789 42.3226 104.107 149.721 149.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 0.000256 2048 250 864 70840 7.05379 192.351 209.283 408.733 408.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 560 6.4e-05 1024 160 528 143360 46.6482 13.3191 166.086 409.034 635.296 635.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1800 0.000256 1024 420 1488 67200 4.53626 3.39968 42.364 104.146 154.547 154.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1970 0.000512 1024 220 192 36400 1.66349 10.6101 52.3354 64.6539 64.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1800 0.000128 512 330 1248 138880 5.44131 3.40787 40.4524 103.972 153.417 153.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 520 3.2e-05 4096 107 1776 385280 460.208 153.57 6340.68 4568.83 11523.7 11524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 710 3.2e-05 1024 100 1104 501760 58.2049 26.695 272.794 829.501 1187.38 1187.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 520 3.2e-05 4096 120 4944 367360 666.821 199.736 3499.56 6012.47 10379.1 10379.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1380 6.4e-05 4096 130 8448 292880 49.1766 59.4619 3545.84 1778.32 5432.95 5433.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1430 0.001024 4096 370 352 15744 3.25059 43.1442 104.51 150.957 151.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 0.000256 2048 250 832 71296 7.09584 179.554 209.404 396.099 396.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 560 6.4e-05 1024 160 512 155648 46.1282 13.4861 170.758 417.789 648.382 648.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1800 0.000256 1024 420 1472 68608 4.51136 3.40787 48.4354 104.675 161.13 161.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1970 0.000512 1024 220 160 36992 1.66797 8.66243 52.4245 62.7963 62.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1800 0.000128 512 330 1248 141312 5.41638 3.40992 46.1761 104.595 159.741 159.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 520 3.2e-05 4096 107 1792 393216 456.815 153.157 6251.26 4571.25 11432.9 11433.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 710 3.2e-05 1024 100 1088 512000 57.6295 26.8305 310.036 835.276 1229.95 1230.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 520 3.2e-05 4096 120 4928 380928 648.755 197.66 4175.26 5934.36 10956.6 10957.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1380 6.4e-05 4096 130 8448 293632 49.0588 59.3174 4110.47 1776.92 5995.91 5996.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1430 0.001024 4096 370 352 15360 3.25216 60.887 104.327 168.518 168.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 0.000256 2048 250 832 70560 7.00678 253.628 208.37 469.049 469.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 560 6.4e-05 1024 160 512 153600 45.4321 13.4 231.474 412.709 703.226 703.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1800 0.000256 1024 420 1472 67200 4.4857 3.38074 72.5893 103.773 184.325 184.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1970 0.000512 1024 220 160 36480 1.65027 12.7876 52.1876 66.6683 66.7254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1800 0.000128 512 330 1248 138240 5.39072 3.39485 68.7486 103.45 181.129 181.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 520 3.2e-05 4096 107 1792 384000 454.255 152.666 8554.97 4536.98 13699.3 13699.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 3.2e-05 1024 100 1088 491520 58.3483 26.4459 451.497 824.874 1361.35 1361.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 520 3.2e-05 4096 120 4928 368640 656.857 197.553 6072.46 5939.55 12867 12867.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1380 6.4e-05 4096 130 8448 292800 49.1557 59.49 6125.88 1781.58 8016.27 8016.42
