

================================================================
== Vitis HLS Report for 'DebayerG'
================================================================
* Date:           Mon Jun 17 21:38:17 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.854 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       33|  4296015888|  0.222 us|  28.929 sec|   33|  4296015888|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max   | min |  max  |                      Type                     |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
        |grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184  |DebayerG_Pipeline_VITIS_LOOP_318_4  |       13|    65548|  87.542 ns|  0.441 ms|    3|  65538|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+----------+-----+-------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_315_3  |       32|  4296015887|  16 ~ 65551|          -|          -|  2 ~ 65537|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     207|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       14|     8|    2952|    4529|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      80|    -|
|Register         |        -|     -|     542|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       14|     8|    3494|    4816|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|    ~0|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184  |DebayerG_Pipeline_VITIS_LOOP_318_4  |       14|   8|  2952|  4529|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                    |       14|   8|  2952|  4529|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |loopHeight_fu_248_p2  |         +|   0|  0|  24|          17|           2|
    |loopWidth_fu_258_p2   |         +|   0|  0|  24|          17|           2|
    |out_y_fu_367_p2       |         +|   0|  0|  24|          17|           3|
    |y_8_fu_291_p2         |         +|   0|  0|  24|          17|           1|
    |cmp170_fu_393_p2      |      icmp|   0|  0|  24|          17|           1|
    |cmp689_fu_387_p2      |      icmp|   0|  0|  22|          15|          15|
    |cmp84_fu_357_p2       |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln315_fu_286_p2  |      icmp|   0|  0|  24|          17|          17|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |xor_fu_381_p2         |       xor|   0|  0|  15|          15|          15|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 207|         150|          74|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  26|          5|    1|          5|
    |ap_done              |   9|          2|    1|          2|
    |bayerPhase_c1_blk_n  |   9|          2|    1|          2|
    |imgBayer_read        |   9|          2|    1|          2|
    |imgG_write           |   9|          2|    1|          2|
    |real_start           |   9|          2|    1|          2|
    |y_fu_74              |   9|          2|   17|         34|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  80|         17|   23|         49|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   4|   0|    4|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |cmp170_reg_686                                              |   1|   0|    1|          0|
    |cmp689_reg_681                                              |   1|   0|    1|          0|
    |cmp84_reg_666                                               |   1|   0|    1|          0|
    |grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_536                                          |  17|   0|   17|          0|
    |loopWidth_reg_541                                           |  17|   0|   17|          0|
    |out_y_reg_671                                               |  17|   0|   17|          0|
    |p_lcssa50195052_fu_78                                       |  10|   0|   10|          0|
    |p_lcssa50195052_load_reg_566                                |  10|   0|   10|          0|
    |p_lcssa50215054_fu_82                                       |  10|   0|   10|          0|
    |p_lcssa50215054_load_reg_571                                |  10|   0|   10|          0|
    |p_lcssa50225056_fu_86                                       |  10|   0|   10|          0|
    |p_lcssa50225056_load_reg_576                                |  10|   0|   10|          0|
    |p_lcssa50235058_fu_90                                       |  10|   0|   10|          0|
    |p_lcssa50235058_load_reg_581                                |  10|   0|   10|          0|
    |p_lcssa50255060_fu_94                                       |  10|   0|   10|          0|
    |p_lcssa50255060_load_reg_586                                |  10|   0|   10|          0|
    |p_lcssa50265062_fu_98                                       |  10|   0|   10|          0|
    |p_lcssa50265062_load_reg_591                                |  10|   0|   10|          0|
    |p_lcssa50275064_fu_102                                      |  10|   0|   10|          0|
    |p_lcssa50275064_load_reg_596                                |  10|   0|   10|          0|
    |p_lcssa50295066_fu_106                                      |  10|   0|   10|          0|
    |p_lcssa50295066_load_reg_601                                |  10|   0|   10|          0|
    |p_lcssa50305068_fu_110                                      |  10|   0|   10|          0|
    |p_lcssa50305068_load_reg_606                                |  10|   0|   10|          0|
    |p_lcssa50315070_fu_114                                      |  10|   0|   10|          0|
    |p_lcssa50315070_load_reg_611                                |  10|   0|   10|          0|
    |p_lcssa50335072_fu_118                                      |  10|   0|   10|          0|
    |p_lcssa50335072_load_reg_616                                |  10|   0|   10|          0|
    |p_lcssa50345074_fu_122                                      |  10|   0|   10|          0|
    |p_lcssa50345074_load_reg_621                                |  10|   0|   10|          0|
    |p_lcssa50355076_fu_126                                      |  10|   0|   10|          0|
    |p_lcssa50355076_load_reg_626                                |  10|   0|   10|          0|
    |p_lcssa50375078_fu_130                                      |  10|   0|   10|          0|
    |p_lcssa50375078_load_reg_631                                |  10|   0|   10|          0|
    |p_lcssa50385080_fu_134                                      |  10|   0|   10|          0|
    |p_lcssa50385080_load_reg_636                                |  10|   0|   10|          0|
    |p_lcssa51955201_fu_138                                      |  10|   0|   10|          0|
    |p_lcssa51955201_load_reg_641                                |  10|   0|   10|          0|
    |p_lcssa51965203_fu_142                                      |  10|   0|   10|          0|
    |p_lcssa51965203_load_reg_646                                |  10|   0|   10|          0|
    |p_lcssa51975205_fu_146                                      |  10|   0|   10|          0|
    |p_lcssa51975205_load_reg_651                                |  10|   0|   10|          0|
    |p_lcssa51985207_fu_150                                      |  10|   0|   10|          0|
    |p_lcssa51985207_load_reg_656                                |  10|   0|   10|          0|
    |p_lcssa51995209_fu_154                                      |  10|   0|   10|          0|
    |p_lcssa51995209_load_reg_661                                |  10|   0|   10|          0|
    |start_once_reg                                              |   1|   0|    1|          0|
    |trunc_ln293_1_reg_551                                       |  15|   0|   15|          0|
    |x_phase_reg_546                                             |   1|   0|    1|          0|
    |xor_reg_676                                                 |  15|   0|   15|          0|
    |y_7_reg_557                                                 |  17|   0|   17|          0|
    |y_fu_74                                                     |  17|   0|   17|          0|
    |zext_ln274_reg_531                                          |  16|   0|   17|          1|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 542|   0|  543|          1|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|         DebayerG|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|         DebayerG|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|         DebayerG|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|         DebayerG|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|         DebayerG|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|         DebayerG|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|         DebayerG|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|         DebayerG|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|         DebayerG|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|         DebayerG|  return value|
|imgBayer_dout                 |   in|   10|     ap_fifo|         imgBayer|       pointer|
|imgBayer_num_data_valid       |   in|    3|     ap_fifo|         imgBayer|       pointer|
|imgBayer_fifo_cap             |   in|    3|     ap_fifo|         imgBayer|       pointer|
|imgBayer_empty_n              |   in|    1|     ap_fifo|         imgBayer|       pointer|
|imgBayer_read                 |  out|    1|     ap_fifo|         imgBayer|       pointer|
|imgG_din                      |  out|   30|     ap_fifo|             imgG|       pointer|
|imgG_num_data_valid           |   in|    3|     ap_fifo|             imgG|       pointer|
|imgG_fifo_cap                 |   in|    3|     ap_fifo|             imgG|       pointer|
|imgG_full_n                   |   in|    1|     ap_fifo|             imgG|       pointer|
|imgG_write                    |  out|    1|     ap_fifo|             imgG|       pointer|
|height                        |   in|   16|   ap_stable|           height|        scalar|
|width                         |   in|   16|   ap_stable|            width|        scalar|
|bayerPhase_read               |   in|   16|     ap_none|  bayerPhase_read|        scalar|
|bayerPhase_c1_din             |  out|   16|     ap_fifo|    bayerPhase_c1|       pointer|
|bayerPhase_c1_num_data_valid  |   in|    3|     ap_fifo|    bayerPhase_c1|       pointer|
|bayerPhase_c1_fifo_cap        |   in|    3|     ap_fifo|    bayerPhase_c1|       pointer|
|bayerPhase_c1_full_n          |   in|    1|     ap_fifo|    bayerPhase_c1|       pointer|
|bayerPhase_c1_write           |  out|    1|     ap_fifo|    bayerPhase_c1|       pointer|
+------------------------------+-----+-----+------------+-----------------+--------------+

