{
    "code": "module TopModule (\n    input wire clk,       // Clock signal for sequential logic\n    input wire a,         // 1-bit input signal\n    output reg [2:0] q    // 3-bit output with MSB as q[2]\n);\n\n    // Sequential logic block\n    always @(posedge clk) begin\n        if (a == 1'b1) begin\n            q <= 3'b100;\n        end else begin\n            q <= q + 1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 192,
        "passfail": "R"
    },
    "iterations_used": 2
}