$date
	Sat Oct 22 18:49:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#139967
b1111 !
1"
#139970
b1111 &
b1111 %
1$
#139971
0"
#139974
b101110 &
b101110 %
#139978
b10111 &
b10111 %
#139982
b1000110 &
b1000110 %
#139986
b100011 &
b100011 %
#139990
b1101010 &
b1101010 %
#139994
b110101 &
b110101 %
#139998
b10100000 &
b10100000 %
#140002
b1010000 &
b1010000 %
#140006
b101000 &
b101000 %
#140010
b10100 &
b10100 %
#140014
b1010 &
b1010 %
#140018
b101 &
b101 %
#140022
b10000 &
b10000 %
#140026
b1000 &
b1000 %
#140030
b100 &
b100 %
#140034
b10 &
b10 %
#140038
b1 &
1#
b1 %
#140042
b0 &
b0 %
0#
0$
#1108890
b110 &
b110 %
1$
b110 !
1"
#1108891
0"
#1108894
b11 &
b11 %
#1108898
b1010 &
b1010 %
#1108902
b101 &
b101 %
#1108906
b10000 &
b10000 %
#1108910
b1000 &
b1000 %
#1108914
b100 &
b100 %
#1108918
b10 &
b10 %
#1108922
b1 &
b1 %
1#
#1108926
b0 &
0#
b0 %
0$
#2115475
b10000 !
1"
#2115478
b10000 &
b10000 %
1$
#2115479
0"
#2115482
b1000 &
b1000 %
#2115486
b100 &
b100 %
#2115490
b10 &
b10 %
#2115494
b1 &
1#
b1 %
#2115498
b0 &
b0 %
0#
0$
#4500012
