00:16:41 **** Incremental Build of configuration Debug for project UART_DDR_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 57650 C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/UART_DDR_wrapper.xpfm standalone_ps7_cortexa9_0 C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_wrapper/export/UART_DDR_wrapper/UART_DDR_wrapper.xpfm --sys_config UART_DDR_wrapper --bif C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_system/Debug/system.bif --bitstream C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit --elf C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/Debug/UART_DDR.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR/_ide/bitstream/UART_DDR_wrapper.bit
Running C:/Xilinx/Vitis/2021.2/bin/bootgen  -image C:/Users/luisr/Desktop/FPGA/Software/Pynq_Z1/UART_DDR/UART_DDR_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

00:16:47 Build Finished (took 5s.392ms)

