0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/Multiplier/Multiplier.srcs/sim_1/new/testbench.vhd,1618496498,vhdl,,,,testbench,,,,,,,,
C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/Multiplier/Multiplier.srcs/sources_1/new/HalfAdder.vhd,1618495031,vhdl,,,,halfadder,,,,,,,,
C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/Multiplier/Multiplier.srcs/sources_1/new/Multiplier.vhd,1618493434,vhdl,,,,multiplier,,,,,,,,
