set clock_constraint { \
    name clk \
    module tau_nn \
    port ap_clk \
    period 2.8 \
    uncertainty 0.35 \
}

set all_path {}

set false_path {}

