

initial files:

    ls -l 
    -rw-rw-r--+      0 Jun  4 19:51 readme-create-instruction
    -rwxrwxr-x+   1524 Jul 24  2018 sample_backpressure.v
    -rwxrwxr-x+   1007 Jul 24  2018 sample_clk12m_counter.v
    -rwxrwxr-x+    825 Jul 24  2018 sample_counter.v
    -rwxrwxr-x+   5666 Jul 24  2018 sample_vh9x6_counter.v

added source file:

    -rwxrwxr-x+   2845 Jun  4 19:52 sample_spi_gen_counter.v

added other files:

    -rwxrwxr-x+     6935 Jun  5 11:23 spi_gen_top.bdf
    -rw-rw-r--+      795 Jun  5 12:30 spi_gen.sdc
    -rwxrwxr-x+  1746414 Jun  5 12:47 readme-top-bdf.png


create a new project using wizard: 

  under the source directory, create a project named spi_gen_proj, and use spi_gen_top as 
  the top-level design entity. create it as an empty project. choose EPM240T100C5 device. 


create the top level design:

  from the "file" menu choose new, then "design files" / "block diagram /schematic file".   
  save as "spi_gen_top.bdf" and check "add file to project" in the dialog. 

  copy sample_vh9x6_counter.v to sample_spi_gen_counter.v, edit to rename the module in it.
  from the "project" menu, add the *.v files to the project. 


create the symbols from .v files: add the symbols to the design

  navigate to sample_spi_gen_counter.v file. create a symbol file from it. 
  insert the symbol from it in the top-level design. 

  create a sample_clk12m_counter symbol and insert. 


assign pins: observed initial 100us 2v on pin-77 at power-up boot-up time

  input:   pin-12  3.3v lvttl  16ma
  output:  pin-77  3.3v lvttl  16ma
  output:  pin-75/73  3.3v lvttl 16ma for clk1 clk2


note pin 77 is connected to the LED via a jumper


create again the project: 

  same as initial creation, except add only these files: 
    spi_gen.sdc, spi_gen_top.bdf, sample_spi_gen_counter.v, sample_clk12m_counter.v

  realestate usage: 94 logic elements used out of 240. 


------------------------------------------------------------------------------
instructions for de0nano 


initial files

    $ ls -l de0* fpga* pll*
    -rw-rw-r--     272 Jul 24  2018 de0nano-pins-changes
    -rw-rw-r--     851 Jul 24  2018 de0nano-quartus-build-instruction
    -rw-rw-r--     385 Jul 24  2018 de0nano-quartus-build-instruction-example
    -rwxrwxr-x  427015 Jul 24  2018 de0nano-s8-pins.png
    -rwxrwxr-x   37992 Jul 24  2018 fpga_bt656_top.bdf
    -rwxrwxr-x    3629 Jul 24  2018 fpga_sbt10p.csv
    -rwxrwxr-x    3739 Jul 24  2018 pll.bsf
    -rwxrwxr-x     495 Jul 24  2018 pll.ppf
    -rwxrwxr-x     506 Jul 24  2018 pll.qip
    -rwxrwxr-x   17487 Jul 24  2018 pll.v
    -rwxrwxr-x   13234 Jul 24  2018 pll_bb.v

added files:

    $ ls -l *xgen*
    -rw-rw-r--     798 Jun  5 17:06 spi_xgen.sdc
    -rwxrwxr-x   39655 Jun  5 17:50 spi_xgen_top.bdf

recreate the de0nano bt6t6 project: 

  roughly follow de0nano-quartus-build-instructions and -example.

  take out spi_gen.sdc , spi_gen_top.bdf from project. 
  add fpga_bt656_top.bdf, pll.qip . 
  set top-level entry to fpga_bt656_top . 
  change device to ep4ce22f17c6 . 
  import fpga_sbt10p.csv . 
  build.
  create jic for epcs64 on ep4ce22

change top-level entity:

  copy fpga_bt656_bt656_top.bdf to spi_xgen_top.bdf. 
  remove fpga_bt656_top and add spi_xgen_top as top entity. 
  remove sample_vh9x6_counter and add spi
  remove sample_backpressure and wire hd vd through gates . 

  exit and opne quartus again. import .csv again to be sure all io are 3.3v lvttl 4ma. 

  observed initial about 180ms 3.3v pulse at power-up boot-up time. 

change pins:

  change to output:   JP2_32_GPIO_125: inited    JP2_34_GPIO_127: reseted
  observed: inited rise at 5s after power-up. 
            clocks start to run after rested rise by pushing key1. 
            vd neg stays high since power-on. 
  new pin assignments saved to:   readme-pins-jun6-xgen.csv


