<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `INTERP0_CTRL_LANE1` writer"><title>W in rp2040_pac::sio::interp0_ctrl_lane1 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">W</a></h2><h3><a href="#aliased-type">Aliased Type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.add_raw" title="add_raw">add_raw</a></li><li><a href="#method.bits" title="bits">bits</a></li><li><a href="#method.cross_input" title="cross_input">cross_input</a></li><li><a href="#method.cross_result" title="cross_result">cross_result</a></li><li><a href="#method.force_msb" title="force_msb">force_msb</a></li><li><a href="#method.mask_lsb" title="mask_lsb">mask_lsb</a></li><li><a href="#method.mask_msb" title="mask_msb">mask_msb</a></li><li><a href="#method.shift" title="shift">shift</a></li><li><a href="#method.signed" title="signed">signed</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>sio::<wbr>interp0_<wbr>ctrl_<wbr>lane1</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">sio</a>::<wbr><a href="index.html">interp0_ctrl_lane1</a></div><h1>Type Alias <span class="type">W</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#4">Source</a> </span></div><pre class="rust item-decl"><code>pub type W = <a class="type" href="../../generic/type.W.html" title="type rp2040_pac::generic::W">W</a>&lt;<a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>INTERP0_CTRL_LANE1</code> writer</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>pub struct W { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-W%3CINTERP0_CTRL_LANE1_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#94-158">Source</a><a href="#impl-W%3CINTERP0_CTRL_LANE1_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::W">W</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.shift" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#98-100">Source</a><h4 class="code-header">pub fn <a href="#method.shift" class="fn">shift</a>(&amp;mut self) -&gt; <a class="type" href="type.SHIFT_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::SHIFT_W">SHIFT_W</a>&lt;'_, <a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 0:4 - Logical right-shift applied to accumulator before masking</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.mask_lsb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#104-106">Source</a><h4 class="code-header">pub fn <a href="#method.mask_lsb" class="fn">mask_lsb</a>(&amp;mut self) -&gt; <a class="type" href="type.MASK_LSB_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::MASK_LSB_W">MASK_LSB_W</a>&lt;'_, <a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 5:9 - The least-significant bit allowed to pass by the mask (inclusive)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.mask_msb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#111-113">Source</a><h4 class="code-header">pub fn <a href="#method.mask_msb" class="fn">mask_msb</a>(&amp;mut self) -&gt; <a class="type" href="type.MASK_MSB_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::MASK_MSB_W">MASK_MSB_W</a>&lt;'_, <a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 10:14 - The most-significant bit allowed to pass by the mask (inclusive)<br />
Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.signed" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#118-120">Source</a><h4 class="code-header">pub fn <a href="#method.signed" class="fn">signed</a>(&amp;mut self) -&gt; <a class="type" href="type.SIGNED_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::SIGNED_W">SIGNED_W</a>&lt;'_, <a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 15 - If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits<br />
before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cross_input" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#125-127">Source</a><h4 class="code-header">pub fn <a href="#method.cross_input" class="fn">cross_input</a>(&amp;mut self) -&gt; <a class="type" href="type.CROSS_INPUT_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::CROSS_INPUT_W">CROSS_INPUT_W</a>&lt;'_, <a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 16 - If 1, feed the opposite lane’s accumulator into this lane’s shift + mask hardware.<br />
Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cross_result" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#131-133">Source</a><h4 class="code-header">pub fn <a href="#method.cross_result" class="fn">cross_result</a>(&amp;mut self) -&gt; <a class="type" href="type.CROSS_RESULT_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::CROSS_RESULT_W">CROSS_RESULT_W</a>&lt;'_, <a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 17 - If 1, feed the opposite lane’s result into this lane’s accumulator on POP.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.add_raw" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#137-139">Source</a><h4 class="code-header">pub fn <a href="#method.add_raw" class="fn">add_raw</a>(&amp;mut self) -&gt; <a class="type" href="type.ADD_RAW_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::ADD_RAW_W">ADD_RAW_W</a>&lt;'_, <a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 18 - If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.force_msb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#145-147">Source</a><h4 class="code-header">pub fn <a href="#method.force_msb" class="fn">force_msb</a>(&amp;mut self) -&gt; <a class="type" href="type.FORCE_MSB_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane1::FORCE_MSB_W">FORCE_MSB_W</a>&lt;'_, <a class="struct" href="struct.INTERP0_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane1::INTERP0_CTRL_LANE1_SPEC">INTERP0_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 19:20 - ORed into bits 29:28 of the lane result presented to the processor on the bus.<br />
No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence<br />
of pointers into flash or SRAM.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.bits" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane1.rs.html#154-157">Source</a><h4 class="code-header">pub unsafe fn <a href="#method.bits" class="fn">bits</a>(&amp;mut self, bits: <a class="primitive" href="https://doc.rust-lang.org/1.89.0/core/primitive.u32.html">u32</a>) -&gt; &amp;mut Self</h4></section></summary><div class="docblock"><p>Writes raw bits to the register.</p>
<h5 id="safety"><a class="doc-anchor" href="#safety">§</a>Safety</h5>
<p>Passing incorrect value can cause undefined behaviour. See reference manual</p>
</div></details></div></details></div></section></div></main></body></html>