
Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '5.4.0-132-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs -debug_access+all -sverilog -lca -kdb -l func_sim.log ../TESTBENCH/tb_fp_mac.v \
../../RTL/fp_mac.v ../../RTL/mac_step1.v ../../RTL/mac_step2.v ../../RTL/mac_step3.v \
../../RTL/mac_step4.v ../../RTL/mac_step5.v
                         Chronologic VCS (TM)
          Version M-2017.03-SP2 -- Fri Dec 23 20:06:59 2022
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '../TESTBENCH/tb_fp_mac.v'
Parsing design file '../../RTL/fp_mac.v'
Parsing design file '../../RTL/mac_step1.v'
Parsing design file '../../RTL/mac_step2.v'
Parsing design file '../../RTL/mac_step3.v'
Parsing design file '../../RTL/mac_step4.v'
Parsing design file '../../RTL/mac_step5.v'
Top Level Modules:
       tb_fp_mac
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
3 unique modules to generate
recompiling module tb_fp_mac
recompiling module full_adder
recompiling module B_Cell
All of 3 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared  -o .//../simv.daidir//_csrc0.so objs/bmnSU_d.o objs/reYIK_d.o \
objs/T6IIT_d.o objs/BEdzp_d.o amcQwB.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -L/usr/lib/i386-linux-gnu -L/lib/i386-linux-gnu \
-L/usr/lib/gcc/i686-linux-gnu -Wl,--no-as-needed -m32 -rdynamic   objs/amcQw_d.o \
_csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          /data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/libzerosoft_rt_stubs.so \
/data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/libvirsim.so /data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/liberrorinf.so \
/data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/libsnpsmalloc.so    /data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/libvcsnew.so \
/data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/libsimprofile.so /data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/libuclinative.so \
/data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/vcs_tls.o   -Wl,-whole-archive /data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/libvcsucli.so \
-Wl,-no-whole-archive        _vcs_pli_stub_.o   /data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/vcs_save_restore_new.o \
/data/SYNOPSYS/verdi/Verdi_M-2017.03-SP2/share/PLI/VCS/LINUX/pli.a /data/SYNOPSYS/vcs-mx/M-2017.03-SP2/linux/lib/ctype-stubs_32.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .658 seconds to compile + .439 seconds to elab + .517 seconds to link
