
---------- Begin Simulation Statistics ----------
final_tick                               2542234115500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194030                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   194029                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.63                       # Real time elapsed on the host
host_tick_rate                              565282626                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195882                       # Number of instructions simulated
sim_ops                                       4195882                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012224                       # Number of seconds simulated
sim_ticks                                 12224270500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.656225                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384375                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               744102                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2612                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            124884                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            959434                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25742                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          214334                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           188592                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1169473                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73107                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30664                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195882                       # Number of instructions committed
system.cpu.committedOps                       4195882                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.823500                       # CPI: cycles per instruction
system.cpu.discardedOps                        340059                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620689                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1483917                       # DTB hits
system.cpu.dtb.data_misses                       8466                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418912                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879597                       # DTB read hits
system.cpu.dtb.read_misses                       7602                       # DTB read misses
system.cpu.dtb.write_accesses                  201777                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604320                       # DTB write hits
system.cpu.dtb.write_misses                       864                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18316                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3729934                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1187114                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           694517                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17108802                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171718                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1015897                       # ITB accesses
system.cpu.itb.fetch_acv                          444                       # ITB acv
system.cpu.itb.fetch_hits                     1010403                       # ITB hits
system.cpu.itb.fetch_misses                      5494                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11268259000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8972500      0.07%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19910500      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931338000      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12228480000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8221095000     67.23%     67.23% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4007385000     32.77%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24434718                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541481     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839255     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592478     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195882                       # Class of committed instruction
system.cpu.quiesceCycles                        13823                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7325916                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318947                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22802456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22802456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22802456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22802456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116935.671795                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116935.671795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116935.671795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116935.671795                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13039490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13039490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13039490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13039490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66869.179487                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66869.179487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66869.179487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66869.179487                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22452959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22452959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116942.494792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116942.494792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12839993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12839993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66874.963542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66874.963542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.292270                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539717688000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.292270                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205767                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205767                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131221                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34898                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89169                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34583                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28975                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28975                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89759                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41356                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11447296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11447296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18182073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160505                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002729                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052168                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160067     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160505                       # Request fanout histogram
system.membus.reqLayer0.occupancy              359000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838418037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378464750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475985250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5740480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10241344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5740480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5740480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469596938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368190805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837787744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469596938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469596938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182707999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182707999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182707999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469596938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368190805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020495742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143687750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415062                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114312                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123852                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10578                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2095                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2039981250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4842037500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13650.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32400.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82324                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123852                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.139992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.608428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.384195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35056     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24684     29.75%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10167     12.25%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4656      5.61%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2532      3.05%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1491      1.80%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          939      1.13%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          608      0.73%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2843      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82976                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.959663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.636769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1315     17.56%     17.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5689     75.99%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           305      4.07%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.06%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      0.37%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.259650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.242642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6649     88.81%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.06%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              495      6.61%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.52%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               70      0.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9564352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  676992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7791104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10241344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7926528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12224265500                       # Total gap between requests
system.mem_ctrls.avgGap                      43062.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5096512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7791104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416917475.770844578743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365489294.432743430138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637347152.944627642632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123852                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579012750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2263024750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299715424000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28753.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32179.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419948.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319543560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169814865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569772000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315867420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5356545930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183344640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7879258575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.558591                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    423186500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11393144000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272997900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145079055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497251020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319594500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5296350510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        234035520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7729678665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.322286                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    554771000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11261559500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12217070500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1737476                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1737476                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1737476                       # number of overall hits
system.cpu.icache.overall_hits::total         1737476                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89760                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89760                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89760                       # number of overall misses
system.cpu.icache.overall_misses::total         89760                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5514558000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5514558000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5514558000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5514558000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1827236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1827236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1827236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1827236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61436.697861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61436.697861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61436.697861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61436.697861                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89169                       # number of writebacks
system.cpu.icache.writebacks::total             89169                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89760                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89760                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89760                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89760                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5424799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5424799000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5424799000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5424799000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60436.709002                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60436.709002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60436.709002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60436.709002                       # average overall mshr miss latency
system.cpu.icache.replacements                  89169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1737476                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1737476                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89760                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89760                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5514558000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5514558000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1827236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1827236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61436.697861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61436.697861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89760                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5424799000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5424799000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60436.709002                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60436.709002                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.815278                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1787811                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89247                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.032169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.815278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3744231                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3744231                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1339899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1339899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1339899                       # number of overall hits
system.cpu.dcache.overall_hits::total         1339899                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106044                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106044                       # number of overall misses
system.cpu.dcache.overall_misses::total        106044                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6798494000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6798494000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6798494000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6798494000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1445943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1445943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1445943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1445943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073339                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073339                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073339                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073339                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64110.124099                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64110.124099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64110.124099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64110.124099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34722                       # number of writebacks
system.cpu.dcache.writebacks::total             34722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36589                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36589                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69455                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69455                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69455                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425680000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425680000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21615000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048034                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63720.106544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63720.106544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63720.106544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63720.106544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103918.269231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69302                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3323744500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3323744500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66986.668145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66986.668145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703909000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703909000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21615000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66817.629179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66817.629179                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200138.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474749500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474749500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61580.645447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61580.645447                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27438                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28988                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721771000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721771000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59395.991445                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59395.991445                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63361000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63361000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079357                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079357                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71352.477477                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71352.477477                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62473000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62473000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079357                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079357                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70352.477477                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70352.477477                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542234115500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.300323                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401297                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69302                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.220152                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.300323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3006840                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3006840                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552192387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 561803                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750912                       # Number of bytes of host memory used
host_op_rate                                   561799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.76                       # Real time elapsed on the host
host_tick_rate                              556228711                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728892                       # Number of instructions simulated
sim_ops                                       7728892                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007652                       # Number of seconds simulated
sim_ticks                                  7652271000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.150991                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  191456                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               414847                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78727                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            528969                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14119                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          130683                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           116564                       # Number of indirect misses.
system.cpu.branchPred.lookups                  702317                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   82534                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18321                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793577                       # Number of instructions committed
system.cpu.committedOps                       2793577                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.426391                       # CPI: cycles per instruction
system.cpu.discardedOps                        296235                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   354164                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       882703                       # DTB hits
system.cpu.dtb.data_misses                       2278                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   237060                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       549979                       # DTB read hits
system.cpu.dtb.read_misses                       1824                       # DTB read misses
system.cpu.dtb.write_accesses                  117104                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332724                       # DTB write hits
system.cpu.dtb.write_misses                       454                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2435784                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            732212                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           387609                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10538441                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.184285                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  614208                       # ITB accesses
system.cpu.itb.fetch_acv                          234                       # ITB acv
system.cpu.itb.fetch_hits                      612817                       # ITB hits
system.cpu.itb.fetch_misses                      1391                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.55%      3.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4343     82.35%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     191      3.62%     89.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.74% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.76% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.82%     95.58% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.19%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5274                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7333                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       97                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1830     38.95%     38.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2820     60.03%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4698                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1827     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1827     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3702                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5170850000     67.55%     67.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72161000      0.94%     68.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8172000      0.11%     68.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2404002000     31.40%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7655185000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998361                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.647872                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.787995                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 267                      
system.cpu.kern.mode_good::user                   262                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               484                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 262                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  10                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.551653                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706349                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5926717000     77.42%     77.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1529165000     19.98%     97.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            199303000      2.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         15159041                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        97                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108393      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700706     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4405      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470512     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295732     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40176      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793577                       # Class of committed instruction
system.cpu.quiesceCycles                       145501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4620600                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          172                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        232267                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2984906368                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2984906368                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2984906368                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2984906368                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118364.119597                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118364.119597                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118364.119597                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118364.119597                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           639                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    63.900000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1722588249                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1722588249                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1722588249                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1722588249                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68307.885201                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68307.885201                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68307.885201                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68307.885201                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7605968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7605968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115241.939394                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115241.939394                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4305968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4305968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65241.939394                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65241.939394                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2977300400                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2977300400                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118372.312341                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118372.312341                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1718282281                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1718282281                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68315.930383                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68315.930383                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              81272                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38957                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67704                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9398                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10369                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12837                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       203102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       203102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        72348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 325886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8665408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8665408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2364480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2367072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12642208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117534                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001429                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037780                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117366     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     168      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117534                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2576000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           669599908                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          127290750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          359862500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1480960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5813312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4332352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4332352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2493248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2493248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38957                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38957                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         566152453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193532090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             759684543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    566152453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        566152453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      325818048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            325818048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      325818048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        566152453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193532090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1085502591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     64206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000405384750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6491                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              251156                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90833                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106598                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90833                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106598                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3585                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   968                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5217                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1344508500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  436240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2980408500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15410.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34160.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       134                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62786                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74048                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90833                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106598                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    456                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.276413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.396518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.394356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22499     40.15%     40.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17016     30.37%     70.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7146     12.75%     83.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3151      5.62%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1728      3.08%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          974      1.74%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          590      1.05%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          466      0.83%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2462      4.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.442459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.669681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.987946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1568     24.16%     24.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              43      0.66%     24.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            123      1.89%     26.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           655     10.09%     36.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3402     52.41%     89.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           446      6.87%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           113      1.74%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            62      0.96%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            40      0.62%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            10      0.15%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             9      0.14%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6491                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.274422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.248936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.175615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5976     92.08%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           452      6.96%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            36      0.55%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            14      0.22%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6490                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5583872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  229440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6760128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5813312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6822272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       729.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       883.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    759.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    891.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7652271000                       # Total gap between requests
system.mem_ctrls.avgGap                      38759.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4109184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1474688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6760128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 536988823.317940473557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 192712464.051521420479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 883414609.858955502510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106598                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2160637000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    819771500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 192079394500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31918.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35426.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1801904.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            222418140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118187685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           333395160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          288686880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     603576480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3108385560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        321212640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4995862545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.860118                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    807825000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    255320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6589981250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            177793140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             94468935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           289641240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          262743480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     603576480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3181917270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259156800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4869297345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.320557                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    645697000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    255320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6751759500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               210000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131421368                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1482500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              773500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               61000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 194                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     796726.804124                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284673.918178                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9880989500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     77282500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1062895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1062895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1062895                       # number of overall hits
system.cpu.icache.overall_hits::total         1062895                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67705                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67705                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67705                       # number of overall misses
system.cpu.icache.overall_misses::total         67705                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4437664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4437664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4437664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4437664000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1130600                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1130600                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1130600                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1130600                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.059884                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059884                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.059884                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059884                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65544.110479                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65544.110479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65544.110479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65544.110479                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67704                       # number of writebacks
system.cpu.icache.writebacks::total             67704                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67705                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67705                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67705                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67705                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4369959000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4369959000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4369959000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4369959000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.059884                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.059884                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.059884                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.059884                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64544.110479                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64544.110479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64544.110479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64544.110479                       # average overall mshr miss latency
system.cpu.icache.replacements                  67704                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1062895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1062895                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67705                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67705                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4437664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4437664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1130600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1130600                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.059884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65544.110479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65544.110479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67705                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67705                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4369959000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4369959000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.059884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.059884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64544.110479                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64544.110479                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1183465                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67704                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.479986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2328905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2328905                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       817455                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           817455                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       817455                       # number of overall hits
system.cpu.dcache.overall_hits::total          817455                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33960                       # number of overall misses
system.cpu.dcache.overall_misses::total         33960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2248045500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2248045500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2248045500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2248045500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       851415                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       851415                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       851415                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       851415                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039887                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039887                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039887                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039887                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66196.863958                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66196.863958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66196.863958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66196.863958                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13805                       # number of writebacks
system.cpu.dcache.writebacks::total             13805                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22736                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22736                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1525074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1525074500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1525074500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1525074500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138833500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138833500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026704                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026704                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67077.520232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67077.520232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67077.520232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67077.520232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95091.438356                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95091.438356                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  23137                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       515664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          515664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1029319000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1029319000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72579.255394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72579.255394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    902883500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    902883500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138833500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138833500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73042.917240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73042.917240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 190182.876712                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190182.876712                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1218726500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1218726500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61620.310446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61620.310446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10375                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    622191000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    622191000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032264                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032264                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59970.216867                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59970.216867                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6637                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6637                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          416                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          416                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32073000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32073000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058982                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058982                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77098.557692                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77098.557692                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          415                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          415                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     31566500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     31566500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058840                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058840                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76063.855422                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76063.855422                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6919                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6919                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6919                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6919                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9958272000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.896913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              833797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.032714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.896913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          689                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1753914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1753914                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3103616764500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 375783                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759104                       # Number of bytes of host memory used
host_op_rate                                   375783                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1758.35                       # Real time elapsed on the host
host_tick_rate                              313603691                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   660757627                       # Number of instructions simulated
sim_ops                                     660757627                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.551424                       # Number of seconds simulated
sim_ticks                                551424377000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.287252                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17806059                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             20168324                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2118                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5977089                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20239339                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             616320                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1361831                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           745511                       # Number of indirect misses.
system.cpu.branchPred.lookups                29865604                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3985695                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       288557                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   653028735                       # Number of instructions committed
system.cpu.committedOps                     653028735                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.687859                       # CPI: cycles per instruction
system.cpu.discardedOps                      16749730                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                147993227                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    149427865                       # DTB hits
system.cpu.dtb.data_misses                       3950                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                104980162                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    105644571                       # DTB read hits
system.cpu.dtb.read_misses                       3340                       # DTB read misses
system.cpu.dtb.write_accesses                43013065                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    43783294                       # DTB write hits
system.cpu.dtb.write_misses                       610                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              413494                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          511979072                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         116378573                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         47118990                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       504977585                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592466                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               106531468                       # ITB accesses
system.cpu.itb.fetch_acv                        37099                       # ITB acv
system.cpu.itb.fetch_hits                   106516258                       # ITB hits
system.cpu.itb.fetch_misses                     15210                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    59      0.40%      0.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12234     82.25%     82.65% # number of callpals executed
system.cpu.kern.callpal::rdps                    1270      8.54%     91.19% # number of callpals executed
system.cpu.kern.callpal::rti                     1089      7.32%     98.51% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.15%     98.66% # number of callpals executed
system.cpu.kern.callpal::rdunique                 200      1.34%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14874                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      31207                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     3933     28.29%     28.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.11%     28.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     565      4.06%     32.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9390     67.54%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13903                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3894     46.53%     46.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.18%     46.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      565      6.75%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3894     46.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8368                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             541170088000     98.16%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                30073500      0.01%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               781431000      0.14%     98.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9357741500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         551339334000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990084                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.414696                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.601884                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1024                      
system.cpu.kern.mode_good::user                  1022                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1144                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1022                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.895105                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.943779                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18728339000      3.40%      3.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         532528314000     96.59%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             82578000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       59                       # number of times the context was actually changed
system.cpu.numCycles                       1102220676                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            41981094      6.43%      6.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               461080411     70.61%     77.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                4136299      0.63%     77.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                409298      0.06%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.73% # Class of committed instruction
system.cpu.op_class_0::MemRead              101792956     15.59%     93.32% # Class of committed instruction
system.cpu.op_class_0::MemWrite              43451002      6.65%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9966      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             7381      0.00%     99.98% # Class of committed instruction
system.cpu.op_class_0::IprAccess               159976      0.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                653028735                       # Class of committed instruction
system.cpu.quiesceCycles                       628078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       597243091                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         4945                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4581679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9163308                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2035583271                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2035583271                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2035583271                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2035583271                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117970.632918                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117970.632918                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117970.632918                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117970.632918                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           161                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    80.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1171865229                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1171865229                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1171865229                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1171865229                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67914.530803                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67914.530803                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67914.530803                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67914.530803                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4800485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4800485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123089.358974                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123089.358974                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2850485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2850485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73089.358974                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73089.358974                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2030782786                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2030782786                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117959.037291                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117959.037291                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1169014744                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1169014744                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67902.808086                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67902.808086                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            4449910                       # Transaction distribution
system.membus.trans_dist::WriteReq               1115                       # Transaction distribution
system.membus.trans_dist::WriteResp              1115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       189669                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4231805                       # Transaction distribution
system.membus.trans_dist::CleanEvict           160154                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114947                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114947                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4231805                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217661                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12691925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12691925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       997708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1000830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13727267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    541447680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    541447680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5945                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     32321344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     32327289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               574876921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3527                       # Total snoops (count)
system.membus.snoopTraffic                     225728                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4583193                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001079                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032830                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4578248     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    4945      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4583193                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3218000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         27200172973                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             209985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1798349500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        22344712000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      270612160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21284352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          291896640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    270612160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     270612160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12138816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12138816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4228315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          332568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4560885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       189669                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             189669                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         490751173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38598859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             529350265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    490751173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        490751173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22013564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22013564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22013564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        490751173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38598859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            551363829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4389021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4111698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    330446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000643254500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       271116                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       271115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13136896                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4121392                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4560885                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4416694                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4560885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4416694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 118739                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27673                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            731933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            156972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             88100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            438456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            185473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            227435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            178221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            239021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             80376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           173298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           237846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           322863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           396233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           630213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            712678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            151512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            136353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            442583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            181772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            177106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            260772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           164958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           235484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           301829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           393772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           217952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           625734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  46665098000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22210730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            129955335500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10505.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29255.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        47                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3788481                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3595996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4560885                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4416694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4308819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  129010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 261754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 271160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 272517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 271305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 271214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 273028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 271117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 271236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 271701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 271945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 271329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 271245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 271184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 270997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 271195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 271230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    131                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1446711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    390.677591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.053180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.337473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       337458     23.33%     23.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       327626     22.65%     45.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       196273     13.57%     59.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       124416      8.60%     68.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        89352      6.18%     74.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        78512      5.43%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        50661      3.50%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38576      2.67%     85.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203837     14.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1446711                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       271115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.384719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.210070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1980      0.73%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          21579      7.96%      8.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        244477     90.17%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2057      0.76%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           479      0.18%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           211      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            97      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            52      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            52      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            23      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            22      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            29      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            9      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        271115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       271116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.188768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.637438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           246864     91.05%     91.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2172      0.80%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18796      6.93%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1997      0.74%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1136      0.42%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              114      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        271116                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              284297344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7599296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               280897792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               291896640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            282668416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       515.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       509.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    529.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    512.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  551423402000                       # Total gap between requests
system.mem_ctrls.avgGap                      61422.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    263148672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21148544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    280897792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 477216247.550840497017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38352573.593241780996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 232.126117993510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 509404015.702410638332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4228315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       332568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4416694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 118295900500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11659159000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       276000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13431236490250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27977.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35057.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    138000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3041015.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5130404160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2726901045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16456014960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11879519400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43529419440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     195628887180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47006845440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       322357991625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.591478                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 120269666000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18413460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 412741251000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5199012420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2763370995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15260907480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11031232860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43529419440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     189358660890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52287036000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       319429640085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.280956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134184020750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18413460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 398826896250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18331                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18331                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4880                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5945                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108081                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1496500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2005000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89843271                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              690000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1014000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    551102377000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    103560539                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        103560539                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    103560539                       # number of overall hits
system.cpu.icache.overall_hits::total       103560539                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4231804                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4231804                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4231804                       # number of overall misses
system.cpu.icache.overall_misses::total       4231804                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 263587918000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 263587918000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 263587918000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 263587918000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    107792343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107792343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    107792343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107792343                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.039259                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.039259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.039259                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.039259                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62287.364443                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62287.364443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62287.364443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62287.364443                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4231805                       # number of writebacks
system.cpu.icache.writebacks::total           4231805                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4231804                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4231804                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4231804                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4231804                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 259356113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 259356113000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 259356113000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 259356113000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.039259                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039259                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.039259                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039259                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61287.364207                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61287.364207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61287.364207                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61287.364207                       # average overall mshr miss latency
system.cpu.icache.replacements                4231805                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    103560539                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       103560539                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4231804                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4231804                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 263587918000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 263587918000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    107792343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107792343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.039259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.039259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62287.364443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62287.364443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4231804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4231804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 259356113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 259356113000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.039259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61287.364207                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61287.364207                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107800247                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4232317                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.470740                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         219816491                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        219816491                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    144322108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        144322108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    144322108                       # number of overall hits
system.cpu.dcache.overall_hits::total       144322108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       452100                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         452100                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       452100                       # number of overall misses
system.cpu.dcache.overall_misses::total        452100                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30101483500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30101483500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30101483500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30101483500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    144774208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    144774208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    144774208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    144774208                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66581.472019                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66581.472019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66581.472019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66581.472019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172453                       # number of writebacks
system.cpu.dcache.writebacks::total            172453                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       120793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       120793                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       120793                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       120793                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       331307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       331307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       331307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       331307                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1560                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1560                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22147536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22147536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22147536500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22147536500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87646000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87646000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002288                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002288                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002288                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002288                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66848.984477                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66848.984477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66848.984477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66848.984477                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 56183.333333                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 56183.333333                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 332568                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    101087273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       101087273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       244423                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        244423                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16888321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16888321000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    101331696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    101331696                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69094.647394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69094.647394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28065                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       216358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       216358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14802158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14802158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87646000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87646000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68415.117537                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68415.117537                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196957.303371                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196957.303371                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     43234835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43234835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       207677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       207677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13213162500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13213162500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43442512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43442512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63623.619852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63623.619852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        92728                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        92728                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       114949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       114949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1115                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1115                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7345378500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7345378500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63901.195313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63901.195313                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10031                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10031                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1267                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1267                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     92735000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     92735000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.112144                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.112144                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73192.580900                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73192.580900                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1266                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1266                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     91407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     91407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.112055                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.112055                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72201.421801                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72201.421801                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11276                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11276                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11276                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11276                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 551424377000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           144729033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            333592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            433.850431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         289926132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        289926132                       # Number of data accesses

---------- End Simulation Statistics   ----------
