

================================================================
== Vitis HLS Report for 'fir_hls_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Mon Mar  3 19:17:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fir_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.742 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.528 us|  0.528 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_reg_14_in = alloca i32 1"   --->   Operation 6 'alloca' 'shift_reg_14_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_16_in = alloca i32 1"   --->   Operation 7 'alloca' 'shift_reg_16_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shift_reg_18_in = alloca i32 1"   --->   Operation 8 'alloca' 'shift_reg_18_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg = alloca i32 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 9 'alloca' 'shift_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shift_reg_15_in = alloca i32 1"   --->   Operation 10 'alloca' 'shift_reg_15_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_17_in = alloca i32 1"   --->   Operation 11 'alloca' 'shift_reg_17_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shift_reg_19_in = alloca i32 1"   --->   Operation 12 'alloca' 'shift_reg_19_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_reload_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_shift_reg_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shift_reg_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_reload"   --->   Operation 16 'read' 'shift_reg_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_1_reload_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_shift_reg_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shift_reg_1_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_1_reload"   --->   Operation 18 'read' 'shift_reg_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_2_reload_read = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_shift_reg_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_2_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_2_reload"   --->   Operation 20 'read' 'shift_reg_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_3_reload_read = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_shift_reg_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shift_reg_3_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_3_reload"   --->   Operation 22 'read' 'shift_reg_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_4_reload_read = muxlogic"   --->   Operation 23 'muxlogic' 'muxLogicCE_to_shift_reg_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_4_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_4_reload"   --->   Operation 24 'read' 'shift_reg_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_5_reload_read = muxlogic"   --->   Operation 25 'muxlogic' 'muxLogicCE_to_shift_reg_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_5_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_5_reload"   --->   Operation 26 'read' 'shift_reg_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_6_reload_read = muxlogic"   --->   Operation 27 'muxlogic' 'muxLogicCE_to_shift_reg_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_6_reload_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %shift_reg_6_reload"   --->   Operation 28 'read' 'shift_reg_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_5_reload_read"   --->   Operation 29 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_19_in"   --->   Operation 30 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_5_reload_read, i29 %shift_reg_19_in"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_3_reload_read"   --->   Operation 32 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_17_in"   --->   Operation 33 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_3_reload_read, i29 %shift_reg_17_in"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_1_reload_read"   --->   Operation 35 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_15_in"   --->   Operation 36 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_1_reload_read, i29 %shift_reg_15_in"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i29 %shift_reg_6_reload_read"   --->   Operation 38 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg"   --->   Operation 39 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln10 = store i29 %shift_reg_6_reload_read, i29 %shift_reg" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 40 'store' 'store_ln10' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_4_reload_read"   --->   Operation 41 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_18_in"   --->   Operation 42 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_4_reload_read, i29 %shift_reg_18_in"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_2_reload_read"   --->   Operation 44 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_16_in"   --->   Operation 45 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_2_reload_read, i29 %shift_reg_16_in"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_reload_read"   --->   Operation 47 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_14_in"   --->   Operation 48 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_reload_read, i29 %shift_reg_14_in"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln12 = muxlogic i7 0"   --->   Operation 50 'muxlogic' 'muxLogicData_to_store_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln12 = muxlogic i7 %i"   --->   Operation 51 'muxlogic' 'muxLogicAddr_to_store_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.40ns)   --->   "%store_ln12 = store i7 0, i7 %i" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 52 'store' 'store_ln12' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_15_2"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.74>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_1 = muxlogic i7 %i"   --->   Operation 54 'muxlogic' 'MuxLogicAddr_to_i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 55 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_15_in_load = muxlogic i29 %shift_reg_15_in"   --->   Operation 56 'muxlogic' 'MuxLogicAddr_to_shift_reg_15_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shift_reg_15_in_load = load i29 %shift_reg_15_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 57 'load' 'shift_reg_15_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_17_in_load = muxlogic i29 %shift_reg_17_in"   --->   Operation 58 'muxlogic' 'MuxLogicAddr_to_shift_reg_17_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_17_in_load = load i29 %shift_reg_17_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 59 'load' 'shift_reg_17_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_19_in_load = muxlogic i29 %shift_reg_19_in"   --->   Operation 60 'muxlogic' 'MuxLogicAddr_to_shift_reg_19_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_19_in_load = load i29 %shift_reg_19_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 61 'load' 'shift_reg_19_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.71ns)   --->   "%i_2 = add i7 %i_1, i7 1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 62 'add' 'i_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.71ns)   --->   "%icmp_ln12 = icmp_eq  i7 %i_1, i7 64" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 63 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_15_2.split, void %for.end27.exitStub" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 64 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_14_in_load = muxlogic i29 %shift_reg_14_in"   --->   Operation 65 'muxlogic' 'MuxLogicAddr_to_shift_reg_14_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shift_reg_14_in_load = load i29 %shift_reg_14_in"   --->   Operation 66 'load' 'shift_reg_14_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_16_in_load = muxlogic i29 %shift_reg_16_in"   --->   Operation 67 'muxlogic' 'MuxLogicAddr_to_shift_reg_16_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%shift_reg_16_in_load = load i29 %shift_reg_16_in"   --->   Operation 68 'load' 'shift_reg_16_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_18_in_load = muxlogic i29 %shift_reg_18_in"   --->   Operation 69 'muxlogic' 'MuxLogicAddr_to_shift_reg_18_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shift_reg_18_in_load = load i29 %shift_reg_18_in"   --->   Operation 70 'load' 'shift_reg_18_in_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_shift_reg_load = muxlogic i29 %shift_reg"   --->   Operation 71 'muxlogic' 'MuxLogicAddr_to_shift_reg_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shift_reg_load = load i29 %shift_reg" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 72 'load' 'shift_reg_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicCE_to_shift_reg_1 = muxlogic"   --->   Operation 73 'muxlogic' 'muxLogicCE_to_shift_reg_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.00ns)   --->   "%shift_reg_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_stream" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:18]   --->   Operation 74 'read' 'shift_reg_1' <Predicate = (!icmp_ln12)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i32 %shift_reg_1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 75 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i29 %shift_reg_15_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 76 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %trunc_ln23, i8 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%trunc_ln23_1 = trunc i29 %shift_reg_14_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 78 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %trunc_ln23_1, i9 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 79 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i29 %shift_reg_18_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 80 'trunc' 'trunc_ln23_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln23_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln23_2, i5 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 81 'bitconcatenate' 'shl_ln23_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i29 %shift_reg_16_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 82 'trunc' 'trunc_ln23_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln23_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln23_3, i7 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 83 'bitconcatenate' 'shl_ln23_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i29 %shift_reg_17_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 84 'trunc' 'trunc_ln23_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln23_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln23_4, i6 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 85 'bitconcatenate' 'shl_ln23_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = trunc i29 %shift_reg_19_in_load" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 86 'trunc' 'trunc_ln23_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln23_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln23_5, i4 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 87 'bitconcatenate' 'shl_ln23_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln23_4)   --->   "%shl_ln23 = shl i32 %shift_reg_1, i32 10" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 88 'shl' 'shl_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln23_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %shift_reg_load, i3 0" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 89 'bitconcatenate' 'shl_ln23_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.89ns)   --->   "%add_ln23 = add i32 %shl_ln23_5, i32 %shl_ln23_7" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 90 'add' 'add_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.89ns)   --->   "%add_ln23_1 = add i32 %shl_ln23_2, i32 %shl_ln23_4" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 91 'add' 'add_ln23_1' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_2 = add i32 %add_ln23_1, i32 %add_ln23" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 92 'add' 'add_ln23_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_3 = add i32 %shl_ln23_3, i32 %shl_ln" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 93 'add' 'add_ln23_3' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln23_4 = add i32 %tmp, i32 %shl_ln23" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 94 'add' 'add_ln23_4' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%add_ln23_5 = add i32 %add_ln23_4, i32 %add_ln23_3" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 95 'add' 'add_ln23_5' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (1.06ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln23_5, i32 %add_ln23_2" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 96 'add' 'acc' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_18_in_load"   --->   Operation 97 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_19_in"   --->   Operation 98 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_18_in_load, i29 %shift_reg_19_in"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_16_in_load"   --->   Operation 100 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_17_in"   --->   Operation 101 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_16_in_load, i29 %shift_reg_17_in"   --->   Operation 102 'store' 'store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i29 %shift_reg_14_in_load"   --->   Operation 103 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i29 %shift_reg_15_in"   --->   Operation 104 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.46ns)   --->   "%store_ln0 = store i29 %shift_reg_14_in_load, i29 %shift_reg_15_in"   --->   Operation 105 'store' 'store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i29 %shift_reg_19_in_load"   --->   Operation 106 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg"   --->   Operation 107 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln10 = store i29 %shift_reg_19_in_load, i29 %shift_reg" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 108 'store' 'store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln23 = muxlogic i29 %shift_reg_17_in_load"   --->   Operation 109 'muxlogic' 'muxLogicData_to_store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln23 = muxlogic i29 %shift_reg_18_in"   --->   Operation 110 'muxlogic' 'muxLogicAddr_to_store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln23 = store i29 %shift_reg_17_in_load, i29 %shift_reg_18_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 111 'store' 'store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln23 = muxlogic i29 %shift_reg_15_in_load"   --->   Operation 112 'muxlogic' 'muxLogicData_to_store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln23 = muxlogic i29 %shift_reg_16_in"   --->   Operation 113 'muxlogic' 'muxLogicAddr_to_store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.46ns)   --->   "%store_ln23 = store i29 %shift_reg_15_in_load, i29 %shift_reg_16_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23]   --->   Operation 114 'store' 'store_ln23' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln10 = muxlogic i29 %trunc_ln10"   --->   Operation 115 'muxlogic' 'muxLogicData_to_store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln10 = muxlogic i29 %shift_reg_14_in"   --->   Operation 116 'muxlogic' 'muxLogicAddr_to_store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.46ns)   --->   "%store_ln10 = store i29 %trunc_ln10, i29 %shift_reg_14_in" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 117 'store' 'store_ln10' <Predicate = (!icmp_ln12)> <Delay = 0.46>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln12 = muxlogic i7 %i_2"   --->   Operation 118 'muxlogic' 'muxLogicData_to_store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln12 = muxlogic i7 %i"   --->   Operation 119 'muxlogic' 'muxLogicAddr_to_store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.40ns)   --->   "%store_ln12 = store i7 %i_2, i7 %i" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 120 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.40>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 121 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:10]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 123 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln26 = muxlogic i32 %acc"   --->   Operation 124 'muxlogic' 'muxLogicData_to_write_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.00ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %acc" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:26]   --->   Operation 125 'write' 'write_ln26' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_15_2" [/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12]   --->   Operation 126 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 0.464ns
The critical path consists of the following:
	'alloca' operation 29 bit ('shift_reg_19_in') [17]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicAddr_to_store_ln0') [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'shift_reg_5_reload_read' on local variable 'shift_reg_19_in' [36]  (0.464 ns)

 <State 2>: 4.742ns
The critical path consists of the following:
	'muxlogic' operation 7 bit ('MuxLogicAddr_to_i_1') [60]  (0.000 ns)
	'load' operation 7 bit ('i', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12) on local variable 'i', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12 [61]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln12', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:12) [69]  (0.719 ns)
	axis read operation ('shift_reg', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:18) on port 'in_stream' (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:18) [84]  (1.000 ns)
	'shl' operation 32 bit ('shl_ln23', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23) [98]  (0.000 ns)
	'add' operation 32 bit ('add_ln23_4', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23) [104]  (0.893 ns)
	'add' operation 32 bit ('add_ln23_5', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23) [105]  (1.065 ns)
	'add' operation 32 bit ('acc', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:23) [106]  (1.065 ns)

 <State 3>: 1.000ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln26') [107]  (0.000 ns)
	axis write operation ('write_ln26', /home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:26) on port 'out_stream' (/home/fran/Documentos/progra/sys_fir/fuentes/HLS/fir_2.cpp:26) [108]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
