and r0, r1, r2 
mov r3, r0, lsl #1 
bic r1, r3, r0 
bic r1, r0, r1 
bic r2, r1, r0 
