Trying to improve camera speed.
Will be using ARTY S7 FPGA as an accelorator.

FACIAL_LOCK_PROJECT
│
└───fpga                     # FPGA-related files
    │   compile.tcl          # Compilation and synthesis scripts
    │   constraints.xdc      # Constraints file for pin assignments and timing
    │
    ├───src                  # Source directory for Verilog files
    │   │   top_module.v     # Top-level module that integrates all components
    │   │
    │   ├───ip_cores         # Custom IP cores for specific functionalities
    │   │   │   image_preprocessor.v  # IP core for image preprocessing
    │   │   │   feature_detector.v    # IP core for feature detection
    │   │   │   ...                   # Other IP cores
    │   │
    │   └───interfaces       # Communication interface modules
    │       │   spi_interface.v       # SPI interface module
    │       │   ...                   # Other interfaces if necessary
    │
    └───test                 # Testbenches for Verilog modules
        │   top_module_tb.v  # Testbench for top-level module
        │   image_preprocessor_tb.v  # Testbench for the image preprocessor
        │   feature_detector_tb.v    # Testbench for feature detector
        │   spi_interface_tb.v       # Testbench for SPI interface
        │   ...


FACIAL_LOCK_PROJECT
│   main.py                 # Main application entry point
│   README.md               # Project documentation
│   LICENSE                 # License file
│   about_branch.txt        # Branch information or other notes
│
├───biometric_recognition   # Existing Python biometric recognition code
│   │   recognize_faces.py  # Python code for recognizing faces
│   │
│   └───train               # Training algorithm to recognize individuals
│
├───camera                  # Handling camera input
│   │   camera_module.py    # Capturing frames to feed to the training algorithm
│
├───face_recognition        #
│
├───test                    # Test scripts for Python modules
│   │   camera_test.py      # Test script for the camera module
│
├───utilities               # Utility functions
│   │   lock_module.py      # Functions for controlling the lock
│   │   q_utilities.py      # Other utility functions
│
└───fpga                    # FPGA directory
    │   compile.tcl         # Script to compile and synthesize Verilog for FPGA
    │   constraints.xdc     # Pin and timing constraints for FPGA
    │
    ├───src                 # Verilog source files
    │   │   top_module.v    # Top-level Verilog module for FPGA
    │   │   spi_interface.v # SPI interface for communication with Pi
    │   │   ...
    │
    └───test                # Testbenches for Verilog modules
        │   top_module_tb.v # Testbench for top-level module
        │   ...
