<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='241' type='const llvm::MCInstrDesc &amp; llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo(unsigned int VecSize, unsigned int EltSize, bool IsSGPR) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2715' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3762' u='c' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3796' u='c' c='_ZL15emitIndirectDstRN4llvm12MachineInstrERNS_17MachineBasicBlockERKNS_12GCNSubtargetE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1272' ll='1288' type='const llvm::MCInstrDesc &amp; llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo(unsigned int VecSize, unsigned int EltSize, bool IsSGPR) const'/>
