(* WpMmodeSwpBase.v -- the [swp] counterpart of WpMmodeLeafBase.

   WpMmodeLeafBase holds the pure [exec (execute i) s = Some (RETIRE_SUCCESS,
   s')] catalogue the whole-instruction stack used.  Under per-node stepping a
   leaf discharges [swp (execute i) Phi] instead, and this file holds those
   twins.  It needs a [Sigma], which is why it is not simply appended to
   WpMmodeLeafBase (that file is entirely pure). *)
From Stdlib Require Import ZArith Lia.
From stdpp Require Import gmap bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.base_logic.lib Require Import gen_heap ghost_map.
From iris.program_logic Require Import language weakestpre.
Require Import SailStdpp.Operators_mwords Riscv.rv64d_types Riscv.rv64d.
Require Import RiscvLang RiscvPtsto RiscvExec HartSwp HartLift HartSpan
        HartRegNode RegFile WpGpr.
Local Open Scope Z_scope.

(* collapse the closed [Z.eqb] tests of the model's rX/wX cascades *)
Local Ltac zt :=
  repeat match goal with
  | |- context [ if ?b then _ else _ ] =>
      assert_fails (is_var b);
      let x := eval vm_compute in b in
      lazymatch x with true => change b with true
                     | false => change b with false end
  end.

(* ====================================================================== *)
(* THE M-MODE WRAPPER'S FOOTPRINT.                                         *)
(*                                                                        *)
(* [mm_Drw] is SEVEN cells, not thirty-eight: the GPRs are not here (see   *)
(* the header -- they ride in the caller's [R] and are reached by          *)
(* [swp_rX_bits]/[swp_wX_bits]), and neither is the clock CONFIG, because  *)
(* [HartMCycle.tick_clock_hvalE] ∀-peels every read the tick makes and     *)
(* needs only the three clock CELLS owned.                                 *)
(*                                                                        *)
(* [mm_Dro] is what the wrapper, the fetch and the dispatch actually pin.  *)
(* EIGHT of the twelve are persistent: six are [hw_config]'s frozen cells,  *)
(* and mcountinhibit / minstretcfg are frozen too but arrive from           *)
(* [MinstretInv.minstret_res] -- they are read only by                      *)
(* [should_inc_minstret], so they live with the rest of the minstret facts  *)
(* rather than in the shared config bundle.  The four fractional ones are   *)
(* the genuinely M-mode-specific config, which is what lets [mmode_config]  *)
(* keep its [split]/[combine] (47 sites depend on it) -- the EXCLUSIVE      *)
(* cells go in [pc_is] instead.                                            *)
(* ====================================================================== *)

Definition mm_Drw : gset register :=
  {[ (R_bitvector_64 PC : register); (R_bitvector_64 nextPC : register);
     (R_bitvector_64 minstret : register);
     (R_bool minstret_increment : register);
     (R_bitvector_64 mcycle : register);
     (R_bitvector_64 mtime : register);
     (R_bitvector_64 mip : register) ]}.

Definition mm_Dro : gset register :=
  {[ (cur_privilege : register); (mstatus : register);
     (hart_state : register); (pmpcfg_n : register);
     (R_bitvector_32 mcountinhibit : register);
     (R_bitvector_64 minstretcfg : register);
     (misa : register); (mseccfg : register); (pma_regions : register);
     (htif_tohost_base : register); (elp : register);
     (senvcfg : register) ]}.

Lemma mm_disj : mm_Drw ## mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.

(* the wrapper's own memberships, precomputed (set_solver in an empty
   context is 7 ms; inside a leaf proof with towers in scope it is not) *)
Lemma mm_w_PC : (R_bitvector_64 PC : register) ∈ mm_Drw.
Proof. rewrite /mm_Drw. set_solver. Qed.
Lemma mm_w_nPC : (R_bitvector_64 nextPC : register) ∈ mm_Drw.
Proof. rewrite /mm_Drw. set_solver. Qed.
Lemma mm_w_ms : (R_bitvector_64 minstret : register) ∈ mm_Drw.
Proof. rewrite /mm_Drw. set_solver. Qed.
Lemma mm_w_mi : (R_bool minstret_increment : register) ∈ mm_Drw.
Proof. rewrite /mm_Drw. set_solver. Qed.
Lemma mm_w_cy : (R_bitvector_64 mcycle : register) ∈ mm_Drw.
Proof. rewrite /mm_Drw. set_solver. Qed.
Lemma mm_w_ti : (R_bitvector_64 mtime : register) ∈ mm_Drw.
Proof. rewrite /mm_Drw. set_solver. Qed.
Lemma mm_w_ip : (R_bitvector_64 mip : register) ∈ mm_Drw.
Proof. rewrite /mm_Drw. set_solver. Qed.

Lemma mm_in_PC : (R_bitvector_64 PC : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_nPC : (R_bitvector_64 nextPC : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_ms : (R_bitvector_64 minstret : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_mi : (R_bool minstret_increment : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_priv : (cur_privilege : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_mst : (mstatus : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_hart : (hart_state : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_pcfg : (pmpcfg_n : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_mc : (R_bitvector_32 mcountinhibit : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_micfg : (R_bitvector_64 minstretcfg : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_misa : (misa : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_sec : (mseccfg : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_pma : (pma_regions : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_htif : (htif_tohost_base : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.
Lemma mm_in_elp : (elp : register) ∈ mm_Drw ∪ mm_Dro.
Proof. rewrite /mm_Drw /mm_Dro. set_solver. Qed.

(* ====================================================================== *)
(* THE ANCHOR TOWER.  A register file is a total function, so a rule that   *)
(* wants to name one has to build it; every cell outside [mm_Drw ∪ mm_Dro]  *)
(* is irrelevant (no frame mentions it), so the base is the cold file and   *)
(* only the footprint's nineteen cells are set.  Three of them are PINNED   *)
(* rather than parameters: this is the M-mode wrapper, so cur_privilege is  *)
(* Machine, hart_state is ACTIVE, and htif_tohost_base is None.            *)
(* ====================================================================== *)

Require Import HartMFrame.
Require Import CtxIdDefs.

Section swpbase.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  (* ------------------------------------------------------------------ *)
  (* THE NODE SHAPES, once each.                                          *)
  (*                                                                      *)
  (* Every register-only instruction in the tree is one of three walks over *)
  (* the GPR file -- read/write, read/read/write, write -- and differs only  *)
  (* in which function combines the operands.  Taking the model's           *)
  (* reduction as a HYPOTHESIS (each instance discharges it by [eq_refl]     *)
  (* after [unfold execute_*; cbn match]) makes an instruction family a set  *)
  (* of one-line corollaries rather than a set of peels.  This is the same   *)
  (* factoring the exec side has in [exec_execute_RTYPE_OR] and friends,     *)
  (* minus the per-op repetition.                                           *)
  (* ------------------------------------------------------------------ *)

  (* read rs1, read rs2, write rd *)
  Lemma swp_execute_rrw (rs2 rs1 rd : SailStdpp.Values.mword 5)
      (m : regfile) (mo : M ExecutionResult) (x : ExecutionResult)
      (f : SailStdpp.Values.mword 64 -> SailStdpp.Values.mword 64 ->
           SailStdpp.Values.mword 64) :
    mo = Defs.bind
           (Defs.bind (rX_bits (Regidx rs1))
              (fun a => Defs.bind (rX_bits (Regidx rs2))
                          (fun b => returnM (f a b))))
           (fun v => Defs.bind0 (wX_bits (Regidx rd) v) (returnM x)) ->
    uint rd <> 0 ->
    gen_cert -∗ gpr_file m -∗
    swp mo (fun e => ⌜e = x⌝ ∗
       gpr_file (<[Regidx rd :=
          regval_into_reg (f (m !!! Regidx rs1) (m !!! Regidx rs2))]> m)).
  Proof using .
    intros Hred Hrd. iIntros "#Hcert Hf". rewrite Hred.
    iApply (swp_bind_use _ _
              (fun v => ⌜v = f (m !!! Regidx rs1) (m !!! Regidx rs2)⌝ ∗
                        gpr_file m)%I _ with "[Hf] [-]").
    { iApply (swp_bind_use (rX_bits (Regidx rs1)) _ _ _ with "[Hf] [-]").
      { iApply (swp_rX_file rs1 m with "Hcert Hf"). }
      iIntros (v1) "[-> Hf]".
      iApply (swp_bind_use (rX_bits (Regidx rs2)) _ _ _ with "[Hf] [-]").
      { iApply (swp_rX_file rs2 m with "Hcert Hf"). }
      iIntros (v2) "[-> Hf]".
      iApply swp_ret. by iFrame. }
    iIntros (v) "[-> Hf]".
    iApply (swp_bind0_use _ _ _ _ with "[Hf] [-]").
    { iApply (swp_wX_file rd m _ Hrd with "Hcert Hf"). }
    iIntros (u) "Hf". iApply swp_ret. by iFrame.
  Qed.

  (* read rs1, write rd *)
  Lemma swp_execute_rw (rs1 rd : SailStdpp.Values.mword 5)
      (m : regfile) (mo : M ExecutionResult) (x : ExecutionResult)
      (g : SailStdpp.Values.mword 64 -> SailStdpp.Values.mword 64) :
    mo = Defs.bind
           (Defs.bind (rX_bits (Regidx rs1)) (fun a => returnM (g a)))
           (fun v => Defs.bind0 (wX_bits (Regidx rd) v) (returnM x)) ->
    uint rd <> 0 ->
    gen_cert -∗ gpr_file m -∗
    swp mo (fun e => ⌜e = x⌝ ∗
       gpr_file (<[Regidx rd := regval_into_reg (g (m !!! Regidx rs1))]> m)).
  Proof using .
    intros Hred Hrd. iIntros "#Hcert Hf". rewrite Hred.
    iApply (swp_bind_use _ _
              (fun v => ⌜v = g (m !!! Regidx rs1)⌝ ∗ gpr_file m)%I _
              with "[Hf] [-]").
    { iApply (swp_bind_use (rX_bits (Regidx rs1)) _ _ _ with "[Hf] [-]").
      { iApply (swp_rX_file rs1 m with "Hcert Hf"). }
      iIntros (v1) "[-> Hf]". iApply swp_ret. by iFrame. }
    iIntros (v) "[-> Hf]".
    iApply (swp_bind0_use _ _ _ _ with "[Hf] [-]").
    { iApply (swp_wX_file rd m _ Hrd with "Hcert Hf"). }
    iIntros (u) "Hf". iApply swp_ret. by iFrame.
  Qed.

  (* write rd only (LUI) *)
  Lemma swp_execute_w (rd : SailStdpp.Values.mword 5)
      (m : regfile) (mo : M ExecutionResult) (x : ExecutionResult)
      (v : SailStdpp.Values.mword 64) :
    mo = Defs.bind0 (wX_bits (Regidx rd) v) (returnM x) ->
    uint rd <> 0 ->
    gen_cert -∗ gpr_file m -∗
    swp mo (fun e => ⌜e = x⌝ ∗
       gpr_file (<[Regidx rd := regval_into_reg v]> m)).
  Proof using .
    intros Hred Hrd. iIntros "#Hcert Hf". rewrite Hred.
    iApply (swp_bind0_use _ _ _ _ with "[Hf] [-]").
    { iApply (swp_wX_file rd m v Hrd with "Hcert Hf"). }
    iIntros (u) "Hf". iApply swp_ret. by iFrame.
  Qed.

  (* read rs1, then write rd INSIDE the read's continuation.  The model uses
     both this and the [rw] shape above (ADDIW and MUL sequence the write
     directly; ITYPE and RTYPE go through an intermediate [returnM]), which is
     exactly why these lemmas take the reduction as a hypothesis rather than
     naming an instruction. *)
  Lemma swp_execute_rw2 (rs1 rd : SailStdpp.Values.mword 5)
      (m : regfile) (mo : M ExecutionResult) (x : ExecutionResult)
      (g : SailStdpp.Values.mword 64 -> SailStdpp.Values.mword 64) :
    mo = Defs.bind (rX_bits (Regidx rs1))
           (fun a => Defs.bind0 (wX_bits (Regidx rd) (g a)) (returnM x)) ->
    uint rd <> 0 ->
    gen_cert -∗ gpr_file m -∗
    swp mo (fun e => ⌜e = x⌝ ∗
       gpr_file (<[Regidx rd := regval_into_reg (g (m !!! Regidx rs1))]> m)).
  Proof using .
    intros Hred Hrd. iIntros "#Hcert Hf". rewrite Hred.
    iApply (swp_bind_use (rX_bits (Regidx rs1)) _ _ _ with "[Hf] [-]").
    { iApply (swp_rX_file rs1 m with "Hcert Hf"). }
    iIntros (v1) "[-> Hf]".
    iApply (swp_bind0_use _ _ _ _ with "[Hf] [-]").
    { iApply (swp_wX_file rd m _ Hrd with "Hcert Hf"). }
    iIntros (u) "Hf". iApply swp_ret. by iFrame.
  Qed.

  Lemma swp_execute_rrw2 (rs2 rs1 rd : SailStdpp.Values.mword 5)
      (m : regfile) (mo : M ExecutionResult) (x : ExecutionResult)
      (f : SailStdpp.Values.mword 64 -> SailStdpp.Values.mword 64 ->
           SailStdpp.Values.mword 64) :
    mo = Defs.bind (rX_bits (Regidx rs1))
           (fun a => Defs.bind (rX_bits (Regidx rs2))
                       (fun b => Defs.bind0 (wX_bits (Regidx rd) (f a b))
                                   (returnM x))) ->
    uint rd <> 0 ->
    gen_cert -∗ gpr_file m -∗
    swp mo (fun e => ⌜e = x⌝ ∗
       gpr_file (<[Regidx rd :=
          regval_into_reg (f (m !!! Regidx rs1) (m !!! Regidx rs2))]> m)).
  Proof using .
    intros Hred Hrd. iIntros "#Hcert Hf". rewrite Hred.
    iApply (swp_bind_use (rX_bits (Regidx rs1)) _ _ _ with "[Hf] [-]").
    { iApply (swp_rX_file rs1 m with "Hcert Hf"). }
    iIntros (v1) "[-> Hf]".
    iApply (swp_bind_use (rX_bits (Regidx rs2)) _ _ _ with "[Hf] [-]").
    { iApply (swp_rX_file rs2 m with "Hcert Hf"). }
    iIntros (v2) "[-> Hf]".
    iApply (swp_bind0_use _ _ _ _ with "[Hf] [-]").
    { iApply (swp_wX_file rd m _ Hrd with "Hcert Hf"). }
    iIntros (u) "Hf". iApply swp_ret. by iFrame.
  Qed.

  (* a pure value threaded through a [returnM] before the write (LUI) *)
  Lemma swp_execute_pure_w (rd : SailStdpp.Values.mword 5)
      (m : regfile) (mo : M ExecutionResult) (x : ExecutionResult)
      (v : SailStdpp.Values.mword 64) :
    mo = Defs.bind (returnM v)
           (fun w => Defs.bind0 (wX_bits (Regidx rd) w) (returnM x)) ->
    uint rd <> 0 ->
    gen_cert -∗ gpr_file m -∗
    swp mo (fun e => ⌜e = x⌝ ∗
       gpr_file (<[Regidx rd := regval_into_reg v]> m)).
  Proof using .
    intros Hred Hrd. iIntros "#Hcert Hf". rewrite Hred.
    iApply (swp_bind_use (returnM v) _ (fun w => ⌜w = v⌝ ∗ gpr_file m)%I _
              with "[Hf] [-]").
    { iApply swp_ret. by iFrame. }
    iIntros (w) "[-> Hf]".
    iApply (swp_bind0_use _ _ _ _ with "[Hf] [-]").
    { iApply (swp_wX_file rd m v Hrd with "Hcert Hf"). }
    iIntros (u) "Hf". iApply swp_ret. by iFrame.
  Qed.

  (* read PC, write rd (AUIPC).  PC is a plain owned cell here -- the
     obligation lends it -- so this is [swp_read_reg_cell], not a frame. *)
  Lemma swp_execute_pcw (rd : SailStdpp.Values.mword 5) (m : regfile)
      (mo : M ExecutionResult) (x : ExecutionResult)
      (pc : SailStdpp.Values.mword 64)
      (g : SailStdpp.Values.mword 64 -> SailStdpp.Values.mword 64) :
    mo = Defs.bind
           (Defs.bind (Defs.read_reg (R_bitvector_64 PC))
              (fun w => returnM (g w)))
           (fun v => Defs.bind0 (wX_bits (Regidx rd) v) (returnM x)) ->
    uint rd <> 0 ->
    gen_cert -∗ gpr_file m -∗ (R_bitvector_64 PC) ↦ᵣ pc -∗
    swp mo (fun e => ⌜e = x⌝ ∗
       gpr_file (<[Regidx rd := regval_into_reg (g pc)]> m) ∗
       (R_bitvector_64 PC) ↦ᵣ pc).
  Proof using .
    intros Hred Hrd. iIntros "#Hcert Hf HPC". rewrite Hred.
    iApply (swp_bind_use _ _
              (fun v => ⌜v = g pc⌝ ∗ gpr_file m ∗
                        (R_bitvector_64 PC) ↦ᵣ pc)%I _ with "[Hf HPC] [-]").
    { iApply (swp_bind_use (Defs.read_reg (R_bitvector_64 PC)) _
                (fun w => ⌜w = pc⌝ ∗ (R_bitvector_64 PC) ↦ᵣ pc)%I _
                with "[HPC] [-]").
      { iApply (swp_read_reg_cell (R_bitvector_64 PC) pc with "Hcert HPC"). }
      iIntros (w) "[-> HPC]". iApply swp_ret. by iFrame. }
    iIntros (v) "(-> & Hf & HPC)".
    iApply (swp_bind0_use _ _ _ _ with "[Hf] [-]").
    { iApply (swp_wX_file rd m _ Hrd with "Hcert Hf"). }
    iIntros (u) "Hf". iApply swp_ret. by iFrame.
  Qed.

  (* the RTYPE binops, as one-line instances of the read/read/write shape *)
  Definition swp_execute_RTYPE_bin (rs2 rs1 rd : SailStdpp.Values.mword 5)
      (m : regfile) (op : rop)
      (f : SailStdpp.Values.mword 64 -> SailStdpp.Values.mword 64 ->
           SailStdpp.Values.mword 64) :=
    swp_execute_rrw rs2 rs1 rd m
      (execute_RTYPE (Regidx rs2) (Regidx rs1) (Regidx rd) op)
      RETIRE_SUCCESS f.

  Definition swp_execute_RTYPE_OR (rs2 rs1 rd : SailStdpp.Values.mword 5)
      (m : regfile) := swp_execute_RTYPE_bin rs2 rs1 rd m OR or_vec eq_refl.
  Definition swp_execute_RTYPE_AND (rs2 rs1 rd : SailStdpp.Values.mword 5)
      (m : regfile) := swp_execute_RTYPE_bin rs2 rs1 rd m AND and_vec eq_refl.
  Definition swp_execute_RTYPE_ADD (rs2 rs1 rd : SailStdpp.Values.mword 5)
      (m : regfile) := swp_execute_RTYPE_bin rs2 rs1 rd m ADD add_vec eq_refl.

End swpbase.
