module ShiftRegisters (
    input [3:0] A,
    output reg B, C, D,
    input SI, PI,
    input CLK,
    input S
);

    // SISO (Serial In, Serial Out)
    always @(posedge CLK) begin
        if (S) A <= B;
        else B <= A;
    end

    // SIPO (Serial In, Parallel Out)
    always @(posedge CLK) begin
        if (S) C <= SI;
    end

    // PISO (Parallel In, Serial Out)
    always @(posedge CLK) begin
        if (S) D <= D << 1;
        else if (PI) D[0] <= SI;
    end

    // PIPO (Parallel In, Parallel Out)
    always @(posedge CLK) begin
        if (S) D <= C;
        else C <= D;
    end

endmodule
