$version Generated by simsys.py $end
$date Monday, 15 Mar 2021 at 19:20:53 $end
$timescale 1ns $end
$scope module SYSTEM $end
	$scope module clk0 $end
		$var wire 1 W0 clk0_Q $end
	$upscope $end
	$scope module clk1 $end
		$var wire 1 W1 clk1_Q $end
	$upscope $end
	$scope module cnt0 $end
		$var wire 1 W2 cnt0_clk $end
		$var wire 4 W3 cnt0_Q[3:0] $end
	$upscope $end
	$scope module cnt1 $end
		$var wire 1 W4 cnt1_clk $end
		$var wire 1 W5 cnt1_clr $end
		$var wire 4 W6 cnt1_Q[3:0] $end
	$upscope $end
$upscope $end
$enddefinitions $end
#0000 0W0 0W1 0W2 b0010 W3 0W4 0W5 b1100 W6 
#0001 b0000 W6 
#0010 1W0 1W2 1W4 
#0011 b0011 W3 
#0020 0W0 0W2 0W4 
#0025 1W1 1W5 
#0030 1W0 1W2 1W4 
#0031 b0100 W3 b0001 W6 
#0040 0W0 0W2 0W4 
#0050 1W0 1W2 1W4 
#0051 b0101 W3 b0010 W6 
#0060 0W0 0W2 0W4 
#0070 1W0 1W2 1W4 
#0071 b0110 W3 b0011 W6 
#0080 0W0 0W2 0W4 
#0090 1W0 1W2 1W4 
#0091 b0111 W3 b0100 W6 
#0100 0W0 0W2 0W4 
#0110 1W0 1W2 1W4 
#0111 b1000 W3 b0101 W6 
#0120 0W0 0W2 0W4 
#0130 1W0 1W2 1W4 
#0131 b1001 W3 b0110 W6 
#0140 0W0 0W2 0W4 
#0150 1W0 1W2 1W4 
#0151 b1010 W3 b0111 W6 
#0160 0W0 0W2 0W4 
#0170 1W0 1W2 1W4 
#0171 b1011 W3 b1000 W6 
#0180 0W0 0W2 0W4 
#0190 1W0 1W2 1W4 
#0191 b1100 W3 b1001 W6 
