Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Aug 27 16:56:14 2015
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file KC705_fmc150_timing_summary_routed.rpt -pb KC705_fmc150_timing_summary_routed.pb
| Design       : KC705_fmc150
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 87 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/amc7823_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/dac3283_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mmcm_inst/U0/mmcm_adv_inst/LOCKED (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 2 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.312       -7.302                     64                23226        0.029        0.000                      0                23226        0.195        0.000                       0                 10938  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_ab_p                                                 {0.000 2.034}        4.069           245.761         
  CLK_OUT1_mmcm_adac                                     {0.000 32.552}       65.104          15.360          
  CLK_OUT2_mmcm_adac                                     {0.000 4.069}        8.138           122.880         
  CLK_OUT3_mmcm_adac                                     {0.000 2.034}        4.069           245.761         
  CLK_OUT4_mmcm_adac                                     {0.000 1.017}        2.034           491.521         
  clkfbout_mmcm_adac                                     {0.000 2.034}        4.069           245.761         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
mmcm_inst/U0/CLK_IN1                                     {0.000 2.500}        5.000           200.000         
  CLK_OUT1_mmcm                                          {0.000 5.000}        10.000          100.000         
  CLK_OUT2_mmcm                                          {0.000 2.500}        5.000           200.000         
  clkfbout_mmcm                                          {0.000 2.500}        5.000           200.000         
sysclk_p                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ab_p                                                                                                                                                                                                   0.634        0.000                       0                     6  
  CLK_OUT1_mmcm_adac                                          62.728        0.000                      0                   36        0.204        0.000                      0                   36       32.152        0.000                       0                    22  
  CLK_OUT2_mmcm_adac                                           4.467        0.000                      0                  184        0.132        0.000                      0                  184        3.669        0.000                       0                    98  
  CLK_OUT3_mmcm_adac                                           0.437        0.000                      0                 3003        0.057        0.000                      0                 3003        1.392        0.000                       0                  1538  
  CLK_OUT4_mmcm_adac                                           0.104        0.000                      0                14009        0.029        0.000                      0                14009        0.195        0.000                       0                  5883  
  clkfbout_mmcm_adac                                                                                                                                                                                       2.660        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         26.243        0.000                      0                  917        0.073        0.000                      0                  917       14.232        0.000                       0                   460  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.257        0.000                      0                    1        0.327        0.000                      0                    1       29.650        0.000                       0                     1  
mmcm_inst/U0/CLK_IN1                                                                                                                                                                                       1.100        0.000                       0                     4  
  CLK_OUT1_mmcm                                                4.780        0.000                      0                 4633        0.064        0.000                      0                 4633        4.232        0.000                       0                  2925  
  CLK_OUT2_mmcm                                                                                                                                                                                            0.264        0.000                       0                     3  
  clkfbout_mmcm                                                                                                                                                                                            3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT3_mmcm_adac                                       CLK_OUT1_mmcm_adac                                             2.263        0.000                      0                    1        0.164        0.000                      0                    1  
CLK_OUT3_mmcm_adac                                       CLK_OUT2_mmcm_adac                                             2.089        0.000                      0                    4        0.156        0.000                      0                    4  
CLK_OUT1_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             2.267        0.000                      0                    1        0.231        0.000                      0                    1  
CLK_OUT2_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             0.583        0.000                      0                   42        0.104        0.000                      0                   42  
CLK_OUT4_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             0.171        0.000                      0                  102        0.093        0.000                      0                  102  
CLK_OUT1_mmcm_adac                                       CLK_OUT4_mmcm_adac                                             0.167        0.000                      0                    2        0.126        0.000                      0                    2  
CLK_OUT3_mmcm_adac                                       CLK_OUT4_mmcm_adac                                            -0.312       -7.302                     64                  149        0.091        0.000                      0                  149  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         60.322        0.000                      0                   18       27.511        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLK_OUT1_mmcm                                          CLK_OUT1_mmcm                                                6.948        0.000                      0                  123        0.280        0.000                      0                  123  
**async_default**                                      CLK_OUT3_mmcm_adac                                     CLK_OUT1_mmcm_adac                                           1.496        0.000                      0                   18        0.416        0.000                      0                   18  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.346        0.000                      0                   98        0.267        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ab_p
  To Clock:  clk_ab_p

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ab_p
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { clk_ab_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     4.069   2.998   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   4.069   95.931  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.034   0.634   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.034   0.634   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack       62.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.728ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/debounce_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.445ns (21.529%)  route 1.622ns (78.471%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 65.618 - 65.104 ) 
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.682     0.405    DUC_DDC_inst/I2
    SLICE_X2Y74                                                       r  DUC_DDC_inst/debounce_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.236     0.641 f  DUC_DDC_inst/debounce_cnt_reg[9]/Q
                         net (fo=2, routed)           0.494     1.135    DUC_DDC_inst/debounce_cnt[9]
    SLICE_X2Y74          LUT6 (Prop_lut6_I2_O)        0.123     1.258 f  DUC_DDC_inst/debounce_cnt[15]_i_8/O
                         net (fo=1, routed)           0.255     1.513    DUC_DDC_inst/n_0_debounce_cnt[15]_i_8
    SLICE_X2Y74          LUT3 (Prop_lut3_I2_O)        0.043     1.556 f  DUC_DDC_inst/debounce_cnt[15]_i_3/O
                         net (fo=3, routed)           0.464     2.019    DUC_DDC_inst/n_0_debounce_cnt[15]_i_3
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.043     2.062 r  DUC_DDC_inst/debounce_cnt[15]_i_1/O
                         net (fo=16, routed)          0.410     2.472    DUC_DDC_inst/n_0_debounce_cnt[15]_i_1
    SLICE_X2Y75          FDCE                                         r  DUC_DDC_inst/debounce_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.547    65.618    DUC_DDC_inst/I2
    SLICE_X2Y75                                                       r  DUC_DDC_inst/debounce_cnt_reg[13]/C
                         clock pessimism             -0.153    65.464    
                         clock uncertainty           -0.086    65.378    
    SLICE_X2Y75          FDCE (Setup_fdce_C_CE)      -0.178    65.200    DUC_DDC_inst/debounce_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         65.200    
                         arrival time                          -2.472    
  -------------------------------------------------------------------
                         slack                                 62.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.477%)  route 0.136ns (51.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.722     0.806    DUC_DDC_inst/I2
    SLICE_X1Y67                                                       r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.100     0.906 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           0.136     1.042    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X1Y67          LUT3 (Prop_lut3_I0_O)        0.028     1.070 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000     1.070    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X1Y67          FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.960     1.102    DUC_DDC_inst/I2
    SLICE_X1Y67                                                       r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism             -0.297     0.806    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.060     0.866    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm_adac
Waveform:           { 0 32.552 }
Period:             65.104
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     65.104  63.695   BUFGCTRL_X0Y10   mmcm_adac_inst/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   65.104  148.256  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400     32.552  32.152   SLICE_X2Y74      DUC_DDC_inst/debounce_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     32.552  32.202   SLICE_X17Y69     DUC_DDC_inst/signal_vout_edge_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm_adac
  To Clock:  CLK_OUT2_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        4.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 io_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            idelay_LD_cha_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (CLK_OUT2_mmcm_adac rise@8.138ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.266ns (7.229%)  route 3.414ns (92.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.686ns = ( 8.824 - 8.138 ) 
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.698     0.421    clk_out2
    SLICE_X1Y60                                                       r  io_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.223     0.644 r  io_rst_reg/Q
                         net (fo=14, routed)          3.414     4.058    n_0_io_rst_reg
    SLICE_X0Y22          LUT2 (Prop_lut2_I1_O)        0.043     4.101 r  idelay_LD_cha_i_1/O
                         net (fo=1, routed)           0.000     4.101    LD01_out
    SLICE_X0Y22          FDCE                                         r  idelay_LD_cha_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      8.138     8.138 r  
    AD23                                              0.000     8.138 r  clk_ab_p
                         net (fo=0)                   0.000     8.138    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     8.816 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     8.816    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.391 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    11.817    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     4.686 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.022    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.105 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.719     8.824    clk_out2
    SLICE_X0Y22                                                       r  idelay_LD_cha_reg/C
                         clock pessimism             -0.226     8.597    
                         clock uncertainty           -0.063     8.535    
    SLICE_X0Y22          FDCE (Setup_fdce_C_D)        0.033     8.568    idelay_LD_cha_reg
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 delay_update_chb_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            iserdes_rst_chb_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT2_mmcm_adac rise@0.000ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.130ns (59.558%)  route 0.088ns (40.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.767     0.851    clk_out2
    SLICE_X0Y25                                                       r  delay_update_chb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.100     0.951 r  delay_update_chb_reg/Q
                         net (fo=2, routed)           0.088     1.039    ADC_auto_calibration_chB/I4
    SLICE_X1Y25          LUT3 (Prop_lut3_I0_O)        0.030     1.069 r  ADC_auto_calibration_chB/iserdes_rst_chb_i_1/O
                         net (fo=1, routed)           0.000     1.069    iserdes_rst_chb0
    SLICE_X1Y25          FDCE                                         r  iserdes_rst_chb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.024     1.166    clk_out2
    SLICE_X1Y25                                                       r  iserdes_rst_chb_reg/C
                         clock pessimism             -0.305     0.862    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.075     0.937    iserdes_rst_chb_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT2_mmcm_adac
Waveform:           { 0 4.069 }
Period:             8.138
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000     8.138   6.138    IDELAY_X0Y26     IDELAYE2_inst_ADC_CLK/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   8.138   205.222  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.400     4.069   3.669    SLICE_X0Y22      iserdes_rst_cha_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     4.069   3.719    SLICE_X0Y23      cha_cntvaluein_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 adc_dout_q_245_76_MSPS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            ADC_auto_calibration_chB/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.816ns (24.976%)  route 2.451ns (75.024%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.632ns = ( 4.701 - 4.069 ) 
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.864     0.587    n_2_mmcm_adac_inst
    SLICE_X0Y16                                                       r  adc_dout_q_245_76_MSPS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.223     0.810 r  adc_dout_q_245_76_MSPS_reg[2]/Q
                         net (fo=6, routed)           1.220     2.031    ADC_auto_calibration_chB/D[2]
    SLICE_X18Y31         LUT6 (Prop_lut6_I5_O)        0.043     2.074 r  ADC_auto_calibration_chB/FSM_onehot_state[7]_i_21/O
                         net (fo=1, routed)           0.000     2.074    ADC_auto_calibration_chB/n_0_FSM_onehot_state[7]_i_21
    SLICE_X18Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.320 r  ADC_auto_calibration_chB/FSM_onehot_state_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.320    ADC_auto_calibration_chB/n_0_FSM_onehot_state_reg[7]_i_12
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     2.453 f  ADC_auto_calibration_chB/FSM_onehot_state_reg[7]_i_5/CO[0]
                         net (fo=7, routed)           0.621     3.073    ADC_auto_calibration_chB/n_3_FSM_onehot_state_reg[7]_i_5
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.128     3.201 r  ADC_auto_calibration_chB/FSM_onehot_state[7]_i_8__0/O
                         net (fo=1, routed)           0.236     3.437    ADC_auto_calibration_chB/n_0_FSM_onehot_state[7]_i_8__0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.043     3.480 r  ADC_auto_calibration_chB/FSM_onehot_state[7]_i_1/O
                         net (fo=8, routed)           0.374     3.854    ADC_auto_calibration_chB/n_0_FSM_onehot_state[7]_i_1
    SLICE_X11Y21         FDCE                                         r  ADC_auto_calibration_chB/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.665     4.701    ADC_auto_calibration_chB/I2
    SLICE_X11Y21                                                      r  ADC_auto_calibration_chB/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.151     4.549    
                         clock uncertainty           -0.057     4.492    
    SLICE_X11Y21         FDCE (Setup_fdce_C_CE)      -0.201     4.291    ADC_auto_calibration_chB/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          4.291    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  0.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay/d1.dout_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/fifo_1_reg[3][34]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.689     0.773    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay/aclk
    SLICE_X11Y68                                                      r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay/d1.dout_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.091     0.864 r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_synth/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay/d1.dout_i_reg[33]/Q
                         net (fo=1, routed)           0.095     0.959    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/wr_data[34]
    SLICE_X10Y67         SRL16E                                       r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/fifo_1_reg[3][34]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.928     1.070    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/aclk
    SLICE_X10Y67                                                      r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/fifo_1_reg[3][34]_srl4/CLK
                         clock pessimism             -0.285     0.786    
    SLICE_X10Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.902    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/fifo_1_reg[3][34]_srl4
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT3_mmcm_adac
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     4.069   2.230    RAMB36_X0Y16     DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.069   209.291  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     2.034   1.392    SLICE_X2Y63      DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_nd_to_rdy/dN.need_fast_input.dN.shift_reg_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     2.034   1.392    SLICE_X6Y64      DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_with_throttle.i_output_fifo/fifo0/fifo_1_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/chirp_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/tuning_word_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.388ns (25.012%)  route 1.163ns (74.988%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.469ns = ( 2.503 - 2.034 ) 
    Source Clock Delay      (SCD):    0.360ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.637     0.360    DUC_DDC_inst/CLK
    SLICE_X18Y64                                                      r  DUC_DDC_inst/chirp_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y64         FDRE (Prop_fdre_C_Q)         0.259     0.619 r  DUC_DDC_inst/chirp_count_reg[3]/Q
                         net (fo=4, routed)           0.180     0.799    DUC_DDC_inst/chirp_count_reg__0[3]
    SLICE_X19Y64         LUT2 (Prop_lut2_I1_O)        0.043     0.842 f  DUC_DDC_inst/chirp_count[7]_i_2/O
                         net (fo=3, routed)           0.331     1.173    DUC_DDC_inst/n_0_chirp_count[7]_i_2
    SLICE_X18Y63         LUT6 (Prop_lut6_I3_O)        0.043     1.216 f  DUC_DDC_inst/chirp_count[10]_i_2/O
                         net (fo=4, routed)           0.123     1.339    DUC_DDC_inst/n_0_chirp_count[10]_i_2
    SLICE_X18Y63         LUT6 (Prop_lut6_I1_O)        0.043     1.382 r  DUC_DDC_inst/tuning_word[0]_i_1/O
                         net (fo=16, routed)          0.529     1.912    DUC_DDC_inst/n_0_tuning_word[0]_i_1
    SLICE_X17Y61         FDRE                                         r  DUC_DDC_inst/tuning_word_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.502     2.503    DUC_DDC_inst/CLK
    SLICE_X17Y61                                                      r  DUC_DDC_inst/tuning_word_reg[0]/C
                         clock pessimism             -0.130     2.373    
                         clock uncertainty           -0.053     2.320    
    SLICE_X17Y61         FDRE (Setup_fdre_C_R)       -0.304     2.016    DUC_DDC_inst/tuning_word_reg[0]
  -------------------------------------------------------------------
                         required time                          2.016    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                  0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.018%)  route 0.136ns (59.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.077ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.747     0.831    DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X21Y49                                                      r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.091     0.922 r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[6]/Q
                         net (fo=1, routed)           0.136     1.058    DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[6]
    SLICE_X20Y50         SRL16E                                       r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.935     1.077    DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X20Y50                                                      r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[3][6]_srl4/CLK
                         clock pessimism             -0.107     0.971    
    SLICE_X20Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058     1.029    DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_mmcm_adac
Waveform:           { 0 1.01725 }
Period:             2.034
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     2.034   0.195    RAMB36_X0Y13     DUC_DDC_inst/SP_DDS_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   2.034   211.326  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     1.017   0.249    SLICE_X16Y86     DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.i_ipbuff/gen_dram.ram_reg_0_15_13_13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     1.017   0.249    SLICE_X18Y84     DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.i_ipbuff/gen_dram.ram_reg_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_adac
  To Clock:  clkfbout_mmcm_adac

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_adac
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.069   2.660   BUFGCTRL_X0Y11   mmcm_adac_inst/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.069   95.931  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.496ns (14.156%)  route 3.008ns (85.844%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 34.161 - 30.000 ) 
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.795     4.743    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y30                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.223     4.966 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.276     5.242    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X34Y30         LUT2 (Prop_lut2_I0_O)        0.051     5.293 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.466     5.759    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.136     5.895 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.704     6.600    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.043     6.643 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.782     7.425    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.043     7.468 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          0.779     8.247    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X14Y26         FDPE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.415    32.415    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    32.498 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.663    34.161    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X14Y26                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.542    34.703    
                         clock uncertainty           -0.035    34.667    
    SLICE_X14Y26         FDPE (Setup_fdpe_C_CE)      -0.178    34.489    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         34.489    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                 26.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.735     2.276    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X13Y23                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.091     2.367 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.061     2.428    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X12Y23         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.993     2.804    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y23                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.517     2.287    
    SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     2.355    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408     30.000  28.591  BUFGCTRL_X0Y5  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X12Y23   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X12Y23   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.257ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.208ns (29.915%)  route 0.487ns (70.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 61.422 - 60.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.727     1.727    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y33                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.165     1.892 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.487     2.379    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.043     2.422 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.422    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X35Y33         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.422    61.422    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y33                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.305    61.727    
                         clock uncertainty           -0.035    61.692    
    SLICE_X35Y33         FDCE (Setup_fdce_C_D)       -0.012    61.680    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.680    
                         arrival time                          -2.422    
  -------------------------------------------------------------------
                         slack                                 59.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.107ns (29.615%)  route 0.254ns (70.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.072ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y33                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.079     0.966 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.254     1.220    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.028     1.248 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.248    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X35Y33         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.072     1.072    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y33                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.185     0.887    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.034     0.921    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X35Y33  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X35Y33  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X35Y33  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/U0/CLK_IN1
  To Clock:  mmcm_inst/U0/CLK_IN1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/U0/CLK_IN1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/CLK_IN1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm
  To Clock:  CLK_OUT1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_mmcm rise@10.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.438ns (8.937%)  route 4.463ns (91.063%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 8.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.689ns
    Clock Pessimism Removal (CPR):    -0.705ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           1.081     1.081    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.793    -2.689    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X24Y26                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.223    -2.466 f  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=104, routed)         1.866    -0.600    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/n_20_U_XSDB_SLAVE
    SLICE_X11Y31         LUT6 (Prop_lut6_I1_O)        0.043    -0.557 f  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.586     0.029    ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/I3
    SLICE_X7Y33          LUT6 (Prop_lut6_I2_O)        0.043     0.072 f  ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=4, routed)           0.489     0.561    ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/next_state[4]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.043     0.604 r  ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_3/O
                         net (fo=3, routed)           0.294     0.898    ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[2]_i_3
    SLICE_X6Y35          LUT6 (Prop_lut6_I1_O)        0.043     0.941 r  ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.426     1.367    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt
    SLICE_X5Y32          LUT4 (Prop_lut4_I1_O)        0.043     1.410 r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_28/O
                         net (fo=1, routed)           0.802     2.212    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_18
    RAMB36_X1Y6          RAMB36E1                                     r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                     10.000    10.000 r  
    AD12                 IBUFDS                       0.000    10.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.986    10.986    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.227 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.232    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.315 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.691     8.006    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X1Y6                                                       r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.705     7.301    
                         clock uncertainty           -0.066     7.235    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     6.992    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  4.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm rise@0.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    -0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.503     0.503    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        0.735    -0.836    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X23Y21                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.100    -0.736 r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.629    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X22Y21         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.553     0.553    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        0.993    -0.910    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X22Y21                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.085    -0.825    
    SLICE_X22Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.693    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm
Waveform:           { 0 5 }
Period:             10.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X0Y18     ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X22Y21     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X22Y21     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm
  To Clock:  CLK_OUT2_mmcm

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT2_mmcm
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y0  idelayctrl_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y0  idelayctrl_inst/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y12   mmcm_inst/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT3_mmcm_adac rise@61.035ns)
  Data Path Delay:        1.405ns  (logic 0.302ns (21.498%)  route 1.103ns (78.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 65.625 - 65.104 ) 
    Source Clock Delay      (SCD):    0.363ns = ( 61.398 - 61.035 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                     61.035    61.035 r  
    AD23                                              0.000    61.035 r  clk_ab_p
                         net (fo=0)                   0.000    61.035    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755    61.790 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    61.790    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    62.456 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900    65.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    57.196 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    59.665    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    59.758 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.640    61.398    n_2_mmcm_adac_inst
    SLICE_X18Y61                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDPE (Prop_fdpe_C_Q)         0.259    61.657 r  rst_reg/Q
                         net (fo=79, routed)          1.103    62.760    DUC_DDC_inst/rst
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.043    62.803 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000    62.803    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X1Y67          FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.554    65.625    DUC_DDC_inst/I2
    SLICE_X1Y67                                                       r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism             -0.386    65.238    
                         clock uncertainty           -0.206    65.032    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)        0.034    65.066    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         65.066    
                         arrival time                         -62.803    
  -------------------------------------------------------------------
                         slack                                  2.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.146ns (18.966%)  route 0.624ns (81.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.693     0.777    n_2_mmcm_adac_inst
    SLICE_X18Y61                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDPE (Prop_fdpe_C_Q)         0.118     0.895 r  rst_reg/Q
                         net (fo=79, routed)          0.624     1.518    DUC_DDC_inst/rst
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.028     1.546 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000     1.546    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X1Y67          FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.960     1.102    DUC_DDC_inst/I2
    SLICE_X1Y67                                                       r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism              0.014     1.117    
                         clock uncertainty            0.206     1.323    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.060     1.383    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT2_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 ADC_auto_calibration_chB/iDelay_INC_sig_r_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            iDelay_INC_chb_r_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT2_mmcm_adac rise@8.138ns - CLK_OUT3_mmcm_adac rise@4.069ns)
  Data Path Delay:        1.554ns  (logic 0.266ns (17.120%)  route 1.288ns (82.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.684ns = ( 8.822 - 8.138 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 4.644 - 4.069 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     4.824 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.824    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     5.490 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     8.390    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160     0.230 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469     2.699    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.792 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.852     4.644    ADC_auto_calibration_chB/I2
    SLICE_X4Y25                                                       r  ADC_auto_calibration_chB/iDelay_INC_sig_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.223     4.867 r  ADC_auto_calibration_chB/iDelay_INC_sig_r_reg/Q
                         net (fo=2, routed)           1.288     6.155    ADC_auto_calibration_chB/iDelay_INC_sig_r
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.043     6.198 r  ADC_auto_calibration_chB/iDelay_INC_chb_r_i_1/O
                         net (fo=1, routed)           0.000     6.198    iDelay_INC
    SLICE_X1Y25          FDCE                                         r  iDelay_INC_chb_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      8.138     8.138 r  
    AD23                                              0.000     8.138 r  clk_ab_p
                         net (fo=0)                   0.000     8.138    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     8.816 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     8.816    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.391 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    11.817    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     4.686 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.022    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.105 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.717     8.822    clk_out2
    SLICE_X1Y25                                                       r  iDelay_INC_chb_r_reg/C
                         clock pessimism             -0.386     8.435    
                         clock uncertainty           -0.183     8.253    
    SLICE_X1Y25          FDCE (Setup_fdce_C_D)        0.034     8.287    iDelay_INC_chb_r_reg
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  2.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC_auto_calibration_chB/iDelay_INC_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            iserdes_rst_chb_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT2_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.130ns (16.752%)  route 0.646ns (83.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.735     0.819    ADC_auto_calibration_chB/I2
    SLICE_X9Y24                                                       r  ADC_auto_calibration_chB/iDelay_INC_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.100     0.919 r  ADC_auto_calibration_chB/iDelay_INC_sig_reg/Q
                         net (fo=4, routed)           0.646     1.565    ADC_auto_calibration_chB/n_0_iDelay_INC_sig_reg
    SLICE_X1Y25          LUT3 (Prop_lut3_I2_O)        0.030     1.595 r  ADC_auto_calibration_chB/iserdes_rst_chb_i_1/O
                         net (fo=1, routed)           0.000     1.595    iserdes_rst_chb0
    SLICE_X1Y25          FDCE                                         r  iserdes_rst_chb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.024     1.166    clk_out2
    SLICE_X1Y25                                                       r  iserdes_rst_chb_reg/C
                         clock pessimism              0.014     1.181    
                         clock uncertainty            0.183     1.363    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.075     1.438    iserdes_rst_chb_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.223ns (16.974%)  route 1.091ns (83.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 4.590 - 4.069 ) 
    Source Clock Delay      (SCD):    0.414ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.691     0.414    DUC_DDC_inst/I2
    SLICE_X1Y67                                                       r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.223     0.637 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           1.091     1.728    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X2Y67          FDRE                                         r  DUC_DDC_inst/debounce_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.554     4.590    DUC_DDC_inst/I1
    SLICE_X2Y67                                                       r  DUC_DDC_inst/debounce_rst_r_reg/C
                         clock pessimism             -0.386     4.203    
                         clock uncertainty           -0.206     3.997    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)       -0.002     3.995    DUC_DDC_inst/debounce_rst_r_reg
  -------------------------------------------------------------------
                         required time                          3.995    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  2.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.100ns (12.742%)  route 0.685ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.722     0.806    DUC_DDC_inst/I2
    SLICE_X1Y67                                                       r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.100     0.906 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           0.685     1.590    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X2Y67          FDRE                                         r  DUC_DDC_inst/debounce_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.960     1.102    DUC_DDC_inst/I1
    SLICE_X2Y67                                                       r  DUC_DDC_inst/debounce_rst_r_reg/C
                         clock pessimism              0.014     1.117    
                         clock uncertainty            0.206     1.323    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.037     1.360    DUC_DDC_inst/debounce_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.231    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 io_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data[3].oserdes_data/RST
                            (rising edge-triggered cell OSERDESE2 clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.223ns (8.464%)  route 2.412ns (91.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.592ns = ( 4.661 - 4.069 ) 
    Source Clock Delay      (SCD):    0.421ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.698     0.421    clk_out2
    SLICE_X1Y60                                                       r  io_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.223     0.644 r  io_rst_reg/Q
                         net (fo=14, routed)          2.412     3.056    n_0_io_rst_reg
    OLOGIC_X0Y56         OSERDESE2                                    r  dac_data[3].oserdes_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.625     4.661    n_2_mmcm_adac_inst
    OLOGIC_X0Y56                                                      r  dac_data[3].oserdes_data/CLKDIV
                         clock pessimism             -0.386     4.274    
                         clock uncertainty           -0.183     4.092    
    OLOGIC_X0Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     3.639    dac_data[3].oserdes_data
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                  0.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adc_data_a[4].ISERDESE2_adc_cha/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_dout_i_245_76_MSPS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.221ns (32.610%)  route 0.457ns (67.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.780     0.864    clk_out2
    ILOGIC_X0Y10                                                      r  adc_data_a[4].ISERDESE2_adc_cha/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y10         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     1.057 r  adc_data_a[4].ISERDESE2_adc_cha/Q2
                         net (fo=1, routed)           0.457     1.513    ADC_auto_calibration_chA/cha_sdr_sample1[8]
    SLICE_X0Y10          LUT4 (Prop_lut4_I0_O)        0.028     1.541 r  ADC_auto_calibration_chA/adc_dout_i_245_76_MSPS[8]_i_1/O
                         net (fo=1, routed)           0.000     1.541    n_11_ADC_auto_calibration_chA
    SLICE_X0Y10          FDRE                                         r  adc_dout_i_245_76_MSPS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.038     1.180    n_2_mmcm_adac_inst
    SLICE_X0Y10                                                       r  adc_dout_i_245_76_MSPS_reg[8]/C
                         clock pessimism              0.014     1.195    
                         clock uncertainty            0.183     1.377    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.060     1.437    adc_dout_i_245_76_MSPS_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_vin_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_r_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT4_mmcm_adac rise@2.034ns)
  Data Path Delay:        1.375ns  (logic 0.223ns (16.214%)  route 1.152ns (83.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.470ns = ( 4.539 - 4.069 ) 
    Source Clock Delay      (SCD):    0.363ns = ( 2.398 - 2.034 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     2.789 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.789    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     3.455 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     6.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -1.804 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469     0.665    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.758 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.640     2.398    DUC_DDC_inst/duc_umts_k7_inst/CLK
    SLICE_X23Y59                                                      r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_vin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_fdre_C_Q)         0.223     2.621 r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_vin_reg/Q
                         net (fo=2, routed)           1.152     3.773    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mixer_vin
    SLICE_X22Y58         SRL16E                                       r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_r_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.503     4.539    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/I1
    SLICE_X22Y58                                                      r  DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_r_reg_srl2/CLK
                         clock pessimism             -0.386     4.152    
                         clock uncertainty           -0.177     3.975    
    SLICE_X22Y58         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     3.944    DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/vin_r_reg_srl2
  -------------------------------------------------------------------
                         required time                          3.944    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  0.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_dout_q_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/baseband_out_q_sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.128ns (20.008%)  route 0.512ns (79.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.717     0.801    DUC_DDC_inst/CLK
    SLICE_X7Y71                                                       r  DUC_DDC_inst/ddc_dout_q_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.100     0.901 r  DUC_DDC_inst/ddc_dout_q_r_reg[11]/Q
                         net (fo=1, routed)           0.512     1.412    DUC_DDC_inst/ddc_dout_q_r[11]
    SLICE_X8Y69          LUT3 (Prop_lut3_I1_O)        0.028     1.440 r  DUC_DDC_inst/baseband_out_q_sig[11]_i_1/O
                         net (fo=1, routed)           0.000     1.440    DUC_DDC_inst/n_0_baseband_out_q_sig[11]_i_1
    SLICE_X8Y69          FDRE                                         r  DUC_DDC_inst/baseband_out_q_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.926     1.068    DUC_DDC_inst/I1
    SLICE_X8Y69                                                       r  DUC_DDC_inst/baseband_out_q_sig_reg[11]/C
                         clock pessimism              0.014     1.083    
                         clock uncertainty            0.177     1.260    
    SLICE_X8Y69          FDRE (Hold_fdre_C_D)         0.087     1.347    DUC_DDC_inst/baseband_out_q_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/signal_vout_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/signal_vout_edge_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.223ns (15.965%)  route 1.174ns (84.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.464ns = ( 2.498 - 2.034 ) 
    Source Clock Delay      (SCD):    0.355ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.632     0.355    DUC_DDC_inst/I2
    SLICE_X17Y69                                                      r  DUC_DDC_inst/signal_vout_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.223     0.578 r  DUC_DDC_inst/signal_vout_edge_reg/Q
                         net (fo=2, routed)           1.174     1.752    DUC_DDC_inst/signal_vout_edge
    SLICE_X16Y69         FDRE                                         r  DUC_DDC_inst/signal_vout_edge_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.497     2.498    DUC_DDC_inst/CLK
    SLICE_X16Y69                                                      r  DUC_DDC_inst/signal_vout_edge_r_reg/C
                         clock pessimism             -0.386     2.112    
                         clock uncertainty           -0.206     1.906    
    SLICE_X16Y69         FDRE (Setup_fdre_C_D)        0.013     1.919    DUC_DDC_inst/signal_vout_edge_r_reg
  -------------------------------------------------------------------
                         required time                          1.919    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  0.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/imp_dout_i_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.981%)  route 0.546ns (81.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.717     0.801    DUC_DDC_inst/I2
    SLICE_X1Y72                                                       r  DUC_DDC_inst/imp_dout_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.100     0.901 r  DUC_DDC_inst/imp_dout_i_reg/Q
                         net (fo=1, routed)           0.546     1.447    DUC_DDC_inst/imp_dout_i
    SLICE_X15Y69         LUT3 (Prop_lut3_I0_O)        0.028     1.475 r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.475    DUC_DDC_inst/n_0_imp_dout_i_491_52_Mhz_i_1
    SLICE_X15Y69         FDRE                                         r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.926     1.068    DUC_DDC_inst/CLK
    SLICE_X15Y69                                                      r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/C
                         clock pessimism              0.014     1.083    
                         clock uncertainty            0.206     1.289    
    SLICE_X15Y69         FDRE (Hold_fdre_C_D)         0.060     1.349    DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :           64  Failing Endpoints,  Worst Slack       -0.312ns,  Total Violation       -7.302ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/tuning_word_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.302ns (19.066%)  route 1.282ns (80.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.469ns = ( 2.503 - 2.034 ) 
    Source Clock Delay      (SCD):    0.363ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.640     0.363    n_2_mmcm_adac_inst
    SLICE_X18Y61                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDPE (Prop_fdpe_C_Q)         0.259     0.622 r  rst_reg/Q
                         net (fo=79, routed)          0.752     1.375    DUC_DDC_inst/rst
    SLICE_X18Y63         LUT6 (Prop_lut6_I5_O)        0.043     1.418 r  DUC_DDC_inst/tuning_word[0]_i_1/O
                         net (fo=16, routed)          0.529     1.947    DUC_DDC_inst/n_0_tuning_word[0]_i_1
    SLICE_X17Y61         FDRE                                         r  DUC_DDC_inst/tuning_word_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.502     2.503    DUC_DDC_inst/CLK
    SLICE_X17Y61                                                      r  DUC_DDC_inst/tuning_word_reg[0]/C
                         clock pessimism             -0.386     2.117    
                         clock uncertainty           -0.177     1.940    
    SLICE_X17Y61         FDRE (Setup_fdre_C_R)       -0.304     1.636    DUC_DDC_inst/tuning_word_reg[0]
  -------------------------------------------------------------------
                         required time                          1.636    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 -0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/Dout_I_signed_plus_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/ddc_umts_k7_inst/mixer_dout_i_q_491_52MHz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.100ns (15.380%)  route 0.550ns (84.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.693     0.777    DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/I1
    SLICE_X9Y87                                                       r  DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/Dout_I_signed_plus_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.100     0.877 r  DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/Dout_I_signed_plus_1_reg[12]/Q
                         net (fo=1, routed)           0.550     1.427    DUC_DDC_inst/ddc_umts_k7_inst/n_25_complex_mixer_ddc_i
    SLICE_X5Y87          FDRE                                         r  DUC_DDC_inst/ddc_umts_k7_inst/mixer_dout_i_q_491_52MHz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.963     1.105    DUC_DDC_inst/ddc_umts_k7_inst/CLK
    SLICE_X5Y87                                                       r  DUC_DDC_inst/ddc_umts_k7_inst/mixer_dout_i_q_491_52MHz_reg[11]/C
                         clock pessimism              0.014     1.120    
                         clock uncertainty            0.177     1.297    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.039     1.336    DUC_DDC_inst/ddc_umts_k7_inst/mixer_dout_i_q_491_52MHz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       60.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       27.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.133ns (18.530%)  route 0.585ns (81.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 32.266 - 30.000 ) 
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.072     1.072    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y33                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.098     1.170 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.303     1.473    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X36Y33         LUT2 (Prop_lut2_I1_O)        0.035     1.508 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.282     1.790    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X37Y27         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515    61.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.725    62.266    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X37Y27                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    62.266    
                         clock uncertainty           -0.035    62.230    
    SLICE_X37Y27         FDCE (Setup_fdce_C_CE)      -0.119    62.111    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         62.111    
                         arrival time                          -1.790    
  -------------------------------------------------------------------
                         slack                                 60.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.511ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.893ns  (logic 0.168ns (18.806%)  route 0.725ns (81.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.422    61.422    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X35Y33                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.132    61.554 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.409    61.963    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.036    61.999 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.316    62.315    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X34Y30         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855    32.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    32.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.795    34.743    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y30                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    34.743    
                         clock uncertainty            0.035    34.778    
    SLICE_X34Y30         FDRE (Hold_fdre_C_R)         0.026    34.804    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.804    
                         arrival time                          62.315    
  -------------------------------------------------------------------
                         slack                                 27.511    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_mmcm
  To Clock:  CLK_OUT1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_mmcm rise@10.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.277ns (10.367%)  route 2.395ns (89.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.694ns
    Clock Pessimism Removal (CPR):    -0.705ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           1.081     1.081    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.788    -2.694    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X36Y27                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.223    -2.471 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         1.115    -1.356    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X34Y24         LUT2 (Prop_lut2_I1_O)        0.054    -1.302 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.280    -0.022    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X40Y20         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                     10.000    10.000 r  
    AD12                 IBUFDS                       0.000    10.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.986    10.986    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.227 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.232    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.315 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.654     7.969    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y20                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.705     7.264    
                         clock uncertainty           -0.066     7.198    
    SLICE_X40Y20         FDPE (Recov_fdpe_C_PRE)     -0.272     6.926    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  6.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm rise@0.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.168%)  route 0.143ns (58.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.503     0.503    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        0.732    -0.839    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDPE (Prop_fdpe_C_Q)         0.100    -0.739 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.143    -0.596    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X25Y19         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.553     0.553    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        0.992    -0.911    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y19                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.104    -0.807    
    SLICE_X25Y19         FDCE (Remov_fdce_C_CLR)     -0.069    -0.876    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        1.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT3_mmcm_adac rise@61.035ns)
  Data Path Delay:        1.944ns  (logic 0.259ns (13.326%)  route 1.685ns (86.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 65.618 - 65.104 ) 
    Source Clock Delay      (SCD):    0.363ns = ( 61.398 - 61.035 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                     61.035    61.035 r  
    AD23                                              0.000    61.035 r  clk_ab_p
                         net (fo=0)                   0.000    61.035    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755    61.790 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    61.790    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    62.456 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900    65.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    57.196 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    59.665    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    59.758 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.640    61.398    n_2_mmcm_adac_inst
    SLICE_X18Y61                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDPE (Prop_fdpe_C_Q)         0.259    61.657 f  rst_reg/Q
                         net (fo=79, routed)          1.685    63.342    DUC_DDC_inst/rst
    SLICE_X2Y75          FDCE                                         f  DUC_DDC_inst/debounce_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.547    65.618    DUC_DDC_inst/I2
    SLICE_X2Y75                                                       r  DUC_DDC_inst/debounce_cnt_reg[14]/C
                         clock pessimism             -0.386    65.231    
                         clock uncertainty           -0.206    65.025    
    SLICE_X2Y75          FDCE (Recov_fdce_C_CLR)     -0.187    64.838    DUC_DDC_inst/debounce_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         64.838    
                         arrival time                         -63.342    
  -------------------------------------------------------------------
                         slack                                  1.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.118ns (13.289%)  route 0.770ns (86.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.097ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.693     0.777    n_2_mmcm_adac_inst
    SLICE_X18Y61                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y61         FDPE (Prop_fdpe_C_Q)         0.118     0.895 f  rst_reg/Q
                         net (fo=79, routed)          0.770     1.665    DUC_DDC_inst/rst
    SLICE_X1Y72          FDCE                                         f  DUC_DDC_inst/debounce_rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.955     1.097    DUC_DDC_inst/I2
    SLICE_X1Y72                                                       r  DUC_DDC_inst/debounce_rst_reg/C
                         clock pessimism              0.014     1.112    
                         clock uncertainty            0.206     1.318    
    SLICE_X1Y72          FDCE (Remov_fdce_C_CLR)     -0.069     1.249    DUC_DDC_inst/debounce_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.465ns (14.207%)  route 2.808ns (85.793%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 34.161 - 30.000 ) 
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.795     4.743    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X34Y30                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.223     4.966 f  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.276     5.242    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X34Y30         LUT2 (Prop_lut2_I0_O)        0.051     5.293 f  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.581     5.874    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X36Y26         LUT6 (Prop_lut6_I1_O)        0.136     6.010 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.451     6.462    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.055     6.517 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.499     8.016    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X13Y23         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.415    32.415    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    32.498 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.663    34.161    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X13Y23                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.542    34.703    
                         clock uncertainty           -0.035    34.667    
    SLICE_X13Y23         FDCE (Recov_fdce_C_CLR)     -0.306    34.361    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         34.361    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 26.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.831%)  route 0.109ns (52.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.730     2.271    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X29Y21                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDPE (Prop_fdpe_C_Q)         0.100     2.371 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.109     2.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X29Y22         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.988     2.799    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X29Y22                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.517     2.282    
    SLICE_X29Y22         FDCE (Remov_fdce_C_CLR)     -0.069     2.213    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.267    





