Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 16:45:35 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_4/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                 1315        0.010        0.000                      0                 1315        2.194        0.000                       0                  1295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.470}        4.939           202.470         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.068        0.000                      0                 1315        0.010        0.000                      0                 1315        2.194        0.000                       0                  1295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 genblk1[69].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.939ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.939ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.939ns  (vclock rise@4.939ns - vclock rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 2.327ns (49.968%)  route 2.330ns (50.032%))
  Logic Levels:           21  (CARRY8=12 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 6.295 - 4.939 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, routed)        0.821     1.767    genblk1[69].reg_in/clk_IBUF_BUFG
    SLICE_X125Y519       FDRE                                         r  genblk1[69].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y519       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.843 r  genblk1[69].reg_in/reg_out_reg[2]/Q
                         net (fo=4, routed)           0.118     1.961    genblk1[69].reg_in/x_reg[69][2]
    SLICE_X125Y519       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     2.109 r  genblk1[69].reg_in/z__0_carry_i_8__11/O
                         net (fo=1, routed)           0.022     2.131    conv/mul41/reg_out[0]_i_469_0[2]
    SLICE_X125Y519       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.290 r  conv/mul41/z__0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.316    conv/mul41/z__0_carry_n_0
    SLICE_X125Y520       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.372 r  conv/mul41/z__0_carry__0/O[0]
                         net (fo=1, routed)           0.173     2.545    conv/add000077/tmp00[41]_11[7]
    SLICE_X125Y517       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.584 r  conv/add000077/reg_out[0]_i_462/O
                         net (fo=1, routed)           0.015     2.599    conv/add000077/reg_out[0]_i_462_n_0
    SLICE_X125Y517       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.716 r  conv/add000077/reg_out_reg[0]_i_268/CO[7]
                         net (fo=1, routed)           0.026     2.742    conv/add000077/reg_out_reg[0]_i_268_n_0
    SLICE_X125Y518       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.798 r  conv/add000077/reg_out_reg[0]_i_450/O[0]
                         net (fo=2, routed)           0.203     3.001    conv/add000077/reg_out_reg[0]_i_450_n_15
    SLICE_X123Y519       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.090 r  conv/add000077/reg_out[0]_i_458/O
                         net (fo=1, routed)           0.016     3.106    conv/add000077/reg_out[0]_i_458_n_0
    SLICE_X123Y519       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     3.310 r  conv/add000077/reg_out_reg[0]_i_252/O[4]
                         net (fo=2, routed)           0.179     3.489    conv/add000077/reg_out_reg[0]_i_252_n_11
    SLICE_X122Y520       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.588 r  conv/add000077/reg_out[0]_i_390/O
                         net (fo=1, routed)           0.009     3.597    conv/add000077/reg_out[0]_i_390_n_0
    SLICE_X122Y520       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     3.777 r  conv/add000077/reg_out_reg[0]_i_180/O[5]
                         net (fo=1, routed)           0.393     4.170    conv/add000077/reg_out_reg[0]_i_180_n_10
    SLICE_X121Y525       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     4.223 r  conv/add000077/reg_out[0]_i_89/O
                         net (fo=1, routed)           0.015     4.238    conv/add000077/reg_out[0]_i_89_n_0
    SLICE_X121Y525       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.355 r  conv/add000077/reg_out_reg[0]_i_34/CO[7]
                         net (fo=1, routed)           0.026     4.381    conv/add000077/reg_out_reg[0]_i_34_n_0
    SLICE_X121Y526       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.437 r  conv/add000077/reg_out_reg[21]_i_29/O[0]
                         net (fo=2, routed)           0.289     4.726    conv/add000077/reg_out_reg[21]_i_29_n_15
    SLICE_X122Y526       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.777 r  conv/add000077/reg_out[21]_i_33/O
                         net (fo=1, routed)           0.010     4.787    conv/add000077/reg_out[21]_i_33_n_0
    SLICE_X122Y526       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.902 r  conv/add000077/reg_out_reg[21]_i_22/CO[7]
                         net (fo=1, routed)           0.026     4.928    conv/add000077/reg_out_reg[21]_i_22_n_0
    SLICE_X122Y527       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.984 r  conv/add000077/reg_out_reg[21]_i_21/O[0]
                         net (fo=1, routed)           0.186     5.170    conv/add000077/reg_out_reg[21]_i_21_n_15
    SLICE_X124Y528       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.294 r  conv/add000077/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.009     5.303    conv/add000077/reg_out[21]_i_14_n_0
    SLICE_X124Y528       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     5.417 r  conv/add000077/reg_out_reg[21]_i_3/O[2]
                         net (fo=2, routed)           0.194     5.611    conv/add000077/reg_out_reg[21]_i_3_n_13
    SLICE_X124Y525       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     5.759 r  conv/add000077/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.009     5.768    conv/add000077/reg_out[21]_i_8_n_0
    SLICE_X124Y525       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.001 r  conv/add000077/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.178     6.179    reg_out/a[21]
    SLICE_X123Y526       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.216 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.208     6.424    reg_out/reg_out[21]_i_1_n_0
    SLICE_X124Y526       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.939     4.939 r  
    AP13                                              0.000     4.939 r  clk (IN)
                         net (fo=0)                   0.000     4.939    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.284 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.284    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.284 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.571    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.595 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, routed)        0.700     6.295    reg_out/clk_IBUF_BUFG
    SLICE_X124Y526       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.308     6.602    
                         clock uncertainty           -0.035     6.567    
    SLICE_X124Y526       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.493    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.493    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  0.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[31].z_reg[31][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.939ns})
  Destination:            genblk1[31].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.470ns period=4.939ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.059ns (35.119%)  route 0.109ns (64.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.701ns (routing 0.001ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.001ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, routed)        0.701     1.357    demux/clk_IBUF_BUFG
    SLICE_X128Y527       FDRE                                         r  demux/genblk1[31].z_reg[31][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y527       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.416 r  demux/genblk1[31].z_reg[31][0]/Q
                         net (fo=1, routed)           0.109     1.525    genblk1[31].reg_in/D[0]
    SLICE_X130Y527       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, routed)        0.816     1.762    genblk1[31].reg_in/clk_IBUF_BUFG
    SLICE_X130Y527       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.308     1.455    
    SLICE_X130Y527       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.515    genblk1[31].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.470 }
Period(ns):         4.939
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.939       3.649      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.469       2.194      SLICE_X125Y523  demux/genblk1[49].z_reg[49][2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.470       2.194      SLICE_X126Y516  genblk1[66].reg_in/reg_out_reg[0]/C



