

================================================================
== Synthesis Summary Report of 'hls_adder'
================================================================
+ General Information: 
    * Date:           Sun Oct 24 11:34:13 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
    * Project:        hls_adder
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ hls_adder  |     -|  2.75|        0|   0.000|         -|        1|     -|        no|     -|   -|  144 (~0%)|  271 (~0%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| b        | in        | int      |
| c        | out       | int&     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------------+----------+-----------------------+
| Argument | HW Name              | HW Type  | HW Info               |
+----------+----------------------+----------+-----------------------+
| a        | s_axi_control a      | register | offset=0x10, range=32 |
| b        | s_axi_control b      | register | offset=0x18, range=32 |
| c        | s_axi_control c      | register | offset=0x20, range=32 |
| c        | s_axi_control c_ctrl | register | offset=0x24, range=32 |
+----------+----------------------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================

