Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/TISCI_header","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/lpm","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_proxy","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/dkek_management","2_tisci_msgs/security/extended_otp","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keywriter","2_tisci_msgs/security/otp_revision","2_tisci_msgs/security/runtime_debug","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","2_tisci_msgs/security/security_handover","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am62x/clocks","5_soc_doc/am62x/devices","5_soc_doc/am62x/dma_cfg","5_soc_doc/am62x/firewalls","5_soc_doc/am62x/hosts","5_soc_doc/am62x/interrupt_cfg","5_soc_doc/am62x/pll_data","5_soc_doc/am62x/processors","5_soc_doc/am62x/proxy_cfg","5_soc_doc/am62x/psil_cfg","5_soc_doc/am62x/ra_cfg","5_soc_doc/am62x/resasg_types","5_soc_doc/am62x/sec_proxy","5_soc_doc/am62x/soc_devgrps","5_soc_doc/am64x/clocks","5_soc_doc/am64x/devices","5_soc_doc/am64x/dma_cfg","5_soc_doc/am64x/firewalls","5_soc_doc/am64x/hosts","5_soc_doc/am64x/interrupt_cfg","5_soc_doc/am64x/pll_data","5_soc_doc/am64x/processors","5_soc_doc/am64x/proxy_cfg","5_soc_doc/am64x/psil_cfg","5_soc_doc/am64x/ra_cfg","5_soc_doc/am64x/resasg_types","5_soc_doc/am64x/runtime_keystore","5_soc_doc/am64x/sec_proxy","5_soc_doc/am64x/soc_devgrps","5_soc_doc/am65x/clocks","5_soc_doc/am65x/devices","5_soc_doc/am65x/dma_cfg","5_soc_doc/am65x/extended_otp","5_soc_doc/am65x/firewalls","5_soc_doc/am65x/hosts","5_soc_doc/am65x/interrupt_cfg","5_soc_doc/am65x/pll_data","5_soc_doc/am65x/processors","5_soc_doc/am65x/proxy_cfg","5_soc_doc/am65x/psil_cfg","5_soc_doc/am65x/ra_cfg","5_soc_doc/am65x/resasg_types","5_soc_doc/am65x/runtime_keystore","5_soc_doc/am65x/sec_proxy","5_soc_doc/am65x/soc_devgrps","5_soc_doc/am65x_sr2/clocks","5_soc_doc/am65x_sr2/devices","5_soc_doc/am65x_sr2/dma_cfg","5_soc_doc/am65x_sr2/firewalls","5_soc_doc/am65x_sr2/hosts","5_soc_doc/am65x_sr2/interrupt_cfg","5_soc_doc/am65x_sr2/pll_data","5_soc_doc/am65x_sr2/processors","5_soc_doc/am65x_sr2/proxy_cfg","5_soc_doc/am65x_sr2/psil_cfg","5_soc_doc/am65x_sr2/ra_cfg","5_soc_doc/am65x_sr2/resasg_types","5_soc_doc/am65x_sr2/runtime_keystore","5_soc_doc/am65x_sr2/sec_proxy","5_soc_doc/am65x_sr2/soc_devgrps","5_soc_doc/index","5_soc_doc/j7200/clocks","5_soc_doc/j7200/devices","5_soc_doc/j7200/dma_cfg","5_soc_doc/j7200/firewalls","5_soc_doc/j7200/hosts","5_soc_doc/j7200/interrupt_cfg","5_soc_doc/j7200/pll_data","5_soc_doc/j7200/processors","5_soc_doc/j7200/proxy_cfg","5_soc_doc/j7200/psil_cfg","5_soc_doc/j7200/ra_cfg","5_soc_doc/j7200/resasg_types","5_soc_doc/j7200/sec_proxy","5_soc_doc/j7200/soc_devgrps","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/dma_cfg","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/interrupt_cfg","5_soc_doc/j721e/pll_data","5_soc_doc/j721e/processors","5_soc_doc/j721e/proxy_cfg","5_soc_doc/j721e/psil_cfg","5_soc_doc/j721e/ra_cfg","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","5_soc_doc/j721e/soc_devgrps","5_soc_doc/j721e/soc_domgrps","5_soc_doc/j721s2/clocks","5_soc_doc/j721s2/devices","5_soc_doc/j721s2/dma_cfg","5_soc_doc/j721s2/firewalls","5_soc_doc/j721s2/hosts","5_soc_doc/j721s2/interrupt_cfg","5_soc_doc/j721s2/pll_data","5_soc_doc/j721s2/processors","5_soc_doc/j721s2/proxy_cfg","5_soc_doc/j721s2/psil_cfg","5_soc_doc/j721s2/ra_cfg","5_soc_doc/j721s2/resasg_types","5_soc_doc/j721s2/sec_proxy","5_soc_doc/j721s2/soc_devgrps","5_soc_doc/j784s4/clocks","5_soc_doc/j784s4/devices","5_soc_doc/j784s4/dma_cfg","5_soc_doc/j784s4/firewalls","5_soc_doc/j784s4/hosts","5_soc_doc/j784s4/interrupt_cfg","5_soc_doc/j784s4/pll_data","5_soc_doc/j784s4/processors","5_soc_doc/j784s4/proxy_cfg","5_soc_doc/j784s4/psil_cfg","5_soc_doc/j784s4/ra_cfg","5_soc_doc/j784s4/resasg_types","5_soc_doc/j784s4/sec_proxy","5_soc_doc/j784s4/soc_devgrps","6_topic_user_guides/devgrp_usage","6_topic_user_guides/dkek_management","6_topic_user_guides/domgrp_usage","6_topic_user_guides/extended_otp","6_topic_user_guides/firewall_faq","6_topic_user_guides/hs_boardcfg_signing","6_topic_user_guides/index","6_topic_user_guides/key_writer","6_topic_user_guides/otp_revision","6_topic_user_guides/sa2ul_access","6_topic_user_guides/secure_boot_signing","6_topic_user_guides/secure_debug","6_topic_user_guides/security_handover","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/TISCI_header.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/lpm.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_proxy.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/dkek_management.rst","2_tisci_msgs/security/extended_otp.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keywriter.rst","2_tisci_msgs/security/otp_revision.rst","2_tisci_msgs/security/runtime_debug.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","2_tisci_msgs/security/security_handover.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_COMBINED_IMG_FORMAT.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am62x/clocks.rst","5_soc_doc/am62x/devices.rst","5_soc_doc/am62x/dma_cfg.rst","5_soc_doc/am62x/firewalls.rst","5_soc_doc/am62x/hosts.rst","5_soc_doc/am62x/interrupt_cfg.rst","5_soc_doc/am62x/pll_data.rst","5_soc_doc/am62x/processors.rst","5_soc_doc/am62x/proxy_cfg.rst","5_soc_doc/am62x/psil_cfg.rst","5_soc_doc/am62x/ra_cfg.rst","5_soc_doc/am62x/resasg_types.rst","5_soc_doc/am62x/sec_proxy.rst","5_soc_doc/am62x/soc_devgrps.rst","5_soc_doc/am64x/clocks.rst","5_soc_doc/am64x/devices.rst","5_soc_doc/am64x/dma_cfg.rst","5_soc_doc/am64x/firewalls.rst","5_soc_doc/am64x/hosts.rst","5_soc_doc/am64x/interrupt_cfg.rst","5_soc_doc/am64x/pll_data.rst","5_soc_doc/am64x/processors.rst","5_soc_doc/am64x/proxy_cfg.rst","5_soc_doc/am64x/psil_cfg.rst","5_soc_doc/am64x/ra_cfg.rst","5_soc_doc/am64x/resasg_types.rst","5_soc_doc/am64x/runtime_keystore.rst","5_soc_doc/am64x/sec_proxy.rst","5_soc_doc/am64x/soc_devgrps.rst","5_soc_doc/am65x/clocks.rst","5_soc_doc/am65x/devices.rst","5_soc_doc/am65x/dma_cfg.rst","5_soc_doc/am65x/extended_otp.rst","5_soc_doc/am65x/firewalls.rst","5_soc_doc/am65x/hosts.rst","5_soc_doc/am65x/interrupt_cfg.rst","5_soc_doc/am65x/pll_data.rst","5_soc_doc/am65x/processors.rst","5_soc_doc/am65x/proxy_cfg.rst","5_soc_doc/am65x/psil_cfg.rst","5_soc_doc/am65x/ra_cfg.rst","5_soc_doc/am65x/resasg_types.rst","5_soc_doc/am65x/runtime_keystore.rst","5_soc_doc/am65x/sec_proxy.rst","5_soc_doc/am65x/soc_devgrps.rst","5_soc_doc/am65x_sr2/clocks.rst","5_soc_doc/am65x_sr2/devices.rst","5_soc_doc/am65x_sr2/dma_cfg.rst","5_soc_doc/am65x_sr2/firewalls.rst","5_soc_doc/am65x_sr2/hosts.rst","5_soc_doc/am65x_sr2/interrupt_cfg.rst","5_soc_doc/am65x_sr2/pll_data.rst","5_soc_doc/am65x_sr2/processors.rst","5_soc_doc/am65x_sr2/proxy_cfg.rst","5_soc_doc/am65x_sr2/psil_cfg.rst","5_soc_doc/am65x_sr2/ra_cfg.rst","5_soc_doc/am65x_sr2/resasg_types.rst","5_soc_doc/am65x_sr2/runtime_keystore.rst","5_soc_doc/am65x_sr2/sec_proxy.rst","5_soc_doc/am65x_sr2/soc_devgrps.rst","5_soc_doc/index.rst","5_soc_doc/j7200/clocks.rst","5_soc_doc/j7200/devices.rst","5_soc_doc/j7200/dma_cfg.rst","5_soc_doc/j7200/firewalls.rst","5_soc_doc/j7200/hosts.rst","5_soc_doc/j7200/interrupt_cfg.rst","5_soc_doc/j7200/pll_data.rst","5_soc_doc/j7200/processors.rst","5_soc_doc/j7200/proxy_cfg.rst","5_soc_doc/j7200/psil_cfg.rst","5_soc_doc/j7200/ra_cfg.rst","5_soc_doc/j7200/resasg_types.rst","5_soc_doc/j7200/sec_proxy.rst","5_soc_doc/j7200/soc_devgrps.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/dma_cfg.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/interrupt_cfg.rst","5_soc_doc/j721e/pll_data.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/proxy_cfg.rst","5_soc_doc/j721e/psil_cfg.rst","5_soc_doc/j721e/ra_cfg.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","5_soc_doc/j721e/soc_devgrps.rst","5_soc_doc/j721e/soc_domgrps.rst","5_soc_doc/j721s2/clocks.rst","5_soc_doc/j721s2/devices.rst","5_soc_doc/j721s2/dma_cfg.rst","5_soc_doc/j721s2/firewalls.rst","5_soc_doc/j721s2/hosts.rst","5_soc_doc/j721s2/interrupt_cfg.rst","5_soc_doc/j721s2/pll_data.rst","5_soc_doc/j721s2/processors.rst","5_soc_doc/j721s2/proxy_cfg.rst","5_soc_doc/j721s2/psil_cfg.rst","5_soc_doc/j721s2/ra_cfg.rst","5_soc_doc/j721s2/resasg_types.rst","5_soc_doc/j721s2/sec_proxy.rst","5_soc_doc/j721s2/soc_devgrps.rst","5_soc_doc/j784s4/clocks.rst","5_soc_doc/j784s4/devices.rst","5_soc_doc/j784s4/dma_cfg.rst","5_soc_doc/j784s4/firewalls.rst","5_soc_doc/j784s4/hosts.rst","5_soc_doc/j784s4/interrupt_cfg.rst","5_soc_doc/j784s4/pll_data.rst","5_soc_doc/j784s4/processors.rst","5_soc_doc/j784s4/proxy_cfg.rst","5_soc_doc/j784s4/psil_cfg.rst","5_soc_doc/j784s4/ra_cfg.rst","5_soc_doc/j784s4/resasg_types.rst","5_soc_doc/j784s4/sec_proxy.rst","5_soc_doc/j784s4/soc_devgrps.rst","6_topic_user_guides/devgrp_usage.rst","6_topic_user_guides/dkek_management.rst","6_topic_user_guides/domgrp_usage.rst","6_topic_user_guides/extended_otp.rst","6_topic_user_guides/firewall_faq.rst","6_topic_user_guides/hs_boardcfg_signing.rst","6_topic_user_guides/index.rst","6_topic_user_guides/key_writer.rst","6_topic_user_guides/otp_revision.rst","6_topic_user_guides/sa2ul_access.rst","6_topic_user_guides/secure_boot_signing.rst","6_topic_user_guides/secure_debug.rst","6_topic_user_guides/security_handover.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":27,"01b":27,"02000000011a00006a37657300000000":161,"02a6000001000200cffc17b20bcbf96a":161,"0bb88ba99d3a8b1d92075c67bcc047d2":161,"0byte":3,"0ec7edc7c6edac3d9bdfefe0eddc3fff":161,"0x0":[3,7,14,18,154],"0x00":[3,22,43,57,73,88,104,118,133,147],"0x0000":158,"0x00000000":[22,35,49,65,80,96,110,125,139],"0x0000000070000000":3,"0x00000000700effff":3,"0x00000000701effff":3,"0x00000004":[18,22,161],"0x0000006e":157,"0x0000007f":157,"0x0000b000":110,"0x0000efff":110,"0x0001":24,"0x00014000":[125,139],"0x00016fff":[125,139],"0x0002":24,"0x0002u":3,"0x0004":24,"0x0005u":8,"0x0008":24,"0x000au":[3,25],"0x000bu":[24,25],"0x000cu":[25,27],"0x000du":[25,28],"0x000eu":[25,26],"0x001":[43,57],"0x0010":24,"0x0020":24,"0x0020u":3,"0x003":[43,57,73,88],"0x00300000":[35,49,65,80,110],"0x003000ff":[35,49,65,80,110],"0x0040":[43,57],"0x005":[43,57],"0x006":[43,57],"0x00a00000":[35,49,65,80,96,110,125,139],"0x00a003ff":[65,80],"0x00a007ff":[96,110,125,139],"0x00a10000":[65,80,96,110,125,139],"0x00a107ff":[65,80,96,110,125,139],"0x00a20000":[65,80,96,110,125,139],"0x00a207ff":[65,80,96,110,125,139],"0x00a30000":[65,80,96,110,125,139],"0x00a301ff":[96,125,139],"0x00a303ff":[65,80,110],"0x00a307ff":[35,49],"0x00a60000":110,"0x00a61fff":110,"0x00a70000":110,"0x00a71fff":110,"0x00ac0000":110,"0x00ac0fff":110,"0x00ad0000":110,"0x00ad0fff":110,"0x00c0":[43,57,73,88],"0x01":[5,39,53,69,73,84,88,100,104,114,118,129,133,143,147,161],"0x0100":5,"0x01000000":49,"0x0100u":5,"0x0101":5,"0x0101u":5,"0x0102":5,"0x0102u":5,"0x0103":5,"0x0103u":5,"0x0104":5,"0x0104u":5,"0x010c":5,"0x010cu":5,"0x010d":5,"0x010du":5,"0x010e":5,"0x010eu":5,"0x0140":[43,57],"0x0180":[43,57],"0x01a":[43,57],"0x01c":[43,57],"0x01cc0000":157,"0x01e":[43,57],"0x01ff0000":157,"0x02":[43,53,57,69,73,84,88,100,104,114,118,129,133,143,147,161],"0x0200":6,"0x0200u":6,"0x0201":6,"0x0201u":6,"0x0202":6,"0x0202u":6,"0x020cu":24,"0x021":[43,57],"0x03":[43,57,73,88,104,114,118,133,147],"0x0300":7,"0x0300u":7,"0x0301":7,"0x0301u":7,"0x04":[73,88,114,118,133,147],"0x04210000":[35,49],"0x042101ff":[35,49],"0x05":[73,88,104,118,133,147],"0x053f0000":96,"0x053f00ff":96,"0x06":[53,100,104,114,118,129,133,143,147],"0x061":[73,88],"0x062":[73,88],"0x064":[73,88],"0x0682":[43,57],"0x0683":[43,57],"0x068d":[43,57],"0x068e":[43,57],"0x068f":[43,57],"0x06a0":[43,57],"0x06a1":[43,57],"0x06a2":[43,57],"0x07":[53,73,88,100,104,114,118,129,133,143,147],"0x070a":[43,57],"0x070d":[43,57],"0x070f":[43,57],"0x0710":[43,57],"0x0711":[43,57],"0x0712":[43,57],"0x0713":[43,57],"0x0714":[43,57],"0x0715":[43,57],"0x0716":[43,57],"0x0717":[43,57],"0x0718":[43,57],"0x0719":[43,57],"0x071a":[43,57],"0x071b":[43,57],"0x071c":[43,57],"0x071d":[43,57],"0x071e":[43,57],"0x0783":[43,57],"0x079":[118,133],"0x0790":[43,57],"0x0791":[43,57],"0x0792":[43,57],"0x0793":[43,57],"0x0794":57,"0x0795":57,"0x0796":[43,57],"0x0797":[43,57],"0x0798":[43,57],"0x0799":[43,57],"0x079a":[43,57],"0x079b":[43,57],"0x079c":57,"0x079d":57,"0x07a":[118,133],"0x07a3":[43,57],"0x07a4":[43,57],"0x07a5":[43,57],"0x07a6":[43,57],"0x07a7":57,"0x07a8":57,"0x07a9":[43,57],"0x07aa":[43,57],"0x07ab":[43,57],"0x07ac":[43,57],"0x07ad":[43,57],"0x07ae":[43,57],"0x07af":[43,57],"0x07b":[104,118],"0x07b0":[43,57],"0x07b1":[43,57],"0x07b2":[43,57],"0x07b3":[43,57],"0x07b4":[43,57],"0x07b5":57,"0x07b6":57,"0x07b7":57,"0x07b8":57,"0x07c":133,"0x07d":133,"0x08":[104,114,118,129,133,143,147],"0x080":[104,118],"0x082":[104,118],"0x083":[104,118],"0x0840":[43,57],"0x084a":[43,57],"0x084c":57,"0x086":118,"0x087":118,"0x088":[104,118],"0x089":[104,118],"0x09":[114,129,143],"0x091":[73,88],"0x094":133,"0x096":133,"0x09c":[73,88],"0x0a":[43,57,73,88,104,118,133,143,147],"0x0ad":147,"0x0ae":147,"0x0b":[73,88,104,118,133,143,147],"0x0b0":147,"0x0b1":147,"0x0b3":[73,88],"0x0b4":[73,88],"0x0b5":[73,88],"0x0b6":[73,88],"0x0b9":[73,88],"0x0bb":[73,88],"0x0bc":[73,88],"0x0bd":[73,88],"0x0be":[73,88],"0x0bf":[73,88],"0x0c":[57,104,118,133,147],"0x0c2":[73,88],"0x0c3":[73,88],"0x0cf":[104,118],"0x0d":[43,57,73,88,104,118,133,147],"0x0d0":[104,118],"0x0d1":[104,118,147],"0x0d2":[104,118,147],"0x0d3":[104,118],"0x0d4":[104,118],"0x0d5":[104,118],"0x0e":[43,57,73,88,118,133,147],"0x0e1":133,"0x0e3":133,"0x0e9":[104,118],"0x0ea":[104,118],"0x0eb":[104,118],"0x0ec":[104,118],"0x0ed":[104,118],"0x0f":[43,57,73,88,104,118,133,147],"0x0fe":133,"0x0fe0":31,"0x0ff":133,"0x1":[7,14,31],"0x10":[3,43,57,104,118,133,147],"0x100":133,"0x1000":[9,31,41,55,71,86,102,116,131,145],"0x1000u":9,"0x1001":[9,71,86],"0x1001u":9,"0x1017":55,"0x1018":55,"0x1019":55,"0x101c":41,"0x1029":55,"0x103":133,"0x103b":102,"0x1054":[131,145],"0x107":133,"0x1077":[71,86],"0x108b":116,"0x109":133,"0x10c":133,"0x10f":133,"0x11":[22,25,43,57,133,147],"0x110":133,"0x1100":12,"0x1101":12,"0x1102":12,"0x1103":12,"0x111":133,"0x1110":12,"0x1110u":12,"0x1111":12,"0x1116100":154,"0x1120":12,"0x1120u":12,"0x113":133,"0x119":147,"0x11b":147,"0x12":[43,57,133,147],"0x1200":13,"0x1201":13,"0x1205":13,"0x1205u":13,"0x1206":13,"0x1207u":24,"0x1210":13,"0x1211":13,"0x1215":13,"0x1215u":13,"0x1216":13,"0x1220":13,"0x1221":13,"0x1230":13,"0x1230u":13,"0x1231":13,"0x1231u":13,"0x1232":13,"0x1233":13,"0x1234":13,"0x1234u":13,"0x1240":13,"0x1240u":13,"0x1241":13,"0x1280":11,"0x1280u":11,"0x1281":11,"0x1281u":11,"0x1282":11,"0x1282u":11,"0x1283":11,"0x1283u":11,"0x13":[43,57,133,147],"0x1300":10,"0x1300u":10,"0x136":147,"0x137":147,"0x138":147,"0x13b":147,"0x13f":147,"0x14":[43,57,133,147],"0x141":147,"0x144":147,"0x147":147,"0x148":147,"0x149":147,"0x14b":147,"0x15":[43,57,147],"0x1500u":27,"0x16":[43,57,147],"0x17":[43,57,147],"0x174":147,"0x175":147,"0x176":147,"0x18":[39,43,53,57,147],"0x1840":[73,88],"0x1880":[73,88],"0x19":[43,57,147],"0x1900":[73,88],"0x1a":[43,57,147],"0x1b":[43,57,147],"0x1c":[43,57],"0x1d":[43,57],"0x1e":[43,57],"0x1e40":[118,133],"0x1e80":[118,133],"0x1ec0":[104,118],"0x1f00":133,"0x1f40":133,"0x1u":[45,60,76,91,106,120,121,135,149],"0x2":[7,14,31],"0x20":[3,22,39,43,53,57,69,71,84,86,100,102,114,116,129,131,143,145,161],"0x2000":[41,55,104,118,131,145],"0x200f":[131,145],"0x2013":55,"0x2015":41,"0x20210102":[22,161],"0x2080":[104,118],"0x20c0":[104,118],"0x21":[39,43,53,57,69,84,100,114,129,133,143,147,161],"0x2180":118,"0x21c0":118,"0x22":[22,39,43,57,69,84,133,143,147,161],"0x2200":[104,118],"0x2223":[22,161],"0x2240":[104,118],"0x23":[39,43,57,69,84,143,161],"0x23be":28,"0x24":[43,57,143],"0x2440":[73,88],"0x25":[43,57,143,147],"0x2500":133,"0x2580":133,"0x26":[43,57,143,147],"0x27":[57,143],"0x2700":[73,88],"0x28":57,"0x2800u":[58,74,89],"0x283c0000":[65,80,96,110,125,139],"0x283c001f":[65,80,96,110,125,139],"0x28400000":[65,80,96,110,125,139],"0x28401fff":[65,80,96,110,125,139],"0x28440000":[65,80,96,110,125,139],"0x2847ffff":[65,80,96,110,125,139],"0x28480000":[65,80,96,110,125,139],"0x28481fff":[65,80,96,110,125,139],"0x284a0000":[65,80,96,110,125,139],"0x284a3fff":[65,80,96,110,125,139],"0x284c0000":[65,80,96,110,125,139],"0x284c3fff":[65,80,96,110,125,139],"0x28560000":[65,80,96,110,125,139],"0x28563fff":[65,80,96,125,139],"0x2856ffff":110,"0x28570000":[65,80,96,110,125,139],"0x2857007f":[65,80],"0x285701ff":[96,110,125,139],"0x28580000":[65,80,96,110,125,139],"0x28580fff":[65,80,96,110,125,139],"0x28590000":[65,80,96,110,125,139],"0x285900ff":[65,80,96,110,125,139],"0x285a0000":[65,80,96,110,125,139],"0x285a3fff":[65,80,96,110,125,139],"0x285b0000":[65,80,96,110,125,139],"0x285c0000":[65,80,96,110,125,139],"0x285c00ff":[65,80,96,110,125,139],"0x285d0000":[65,80,96,110,125,139],"0x285d03ff":[65,80,96,110,125,139],"0x29":[43,57],"0x2a":[43,57],"0x2a268000":[65,80,96,110,125,139],"0x2a2681ff":[65,80,96,110,125,139],"0x2a280000":[65,80,96,110,125,139],"0x2a29ffff":[65,80,96,110,125,139],"0x2a47ffff":[65,80,96,110,125,139],"0x2a480000":[125,139],"0x2a4fffff":[125,139],"0x2a500000":[65,80,96,110,125,139],"0x2a53ffff":[65,80,96,110,125,139],"0x2a580000":[65,80,96,110,125,139],"0x2a5bffff":[65,80,96,110,125,139],"0x2a600000":[65,80,96,110,125,139],"0x2a6fffff":[65,80,96,110,125,139],"0x2a700000":[65,80,96,110,125,139],"0x2a7fffff":[65,80,96,110,125,139],"0x2a800000":[65,80,96,110,125,139],"0x2a83ffff":[65,80,96,110,125,139],"0x2aa00000":[65,80,96,110,125,139],"0x2aa3ffff":[65,80,96,110,125,139],"0x2b":[43,57],"0x2b000000":[65,80,96,110,125,139],"0x2b3fffff":[65,80,96,110,125,139],"0x2b40":147,"0x2b80":147,"0x2b800000":[65,80,96,110,125,139],"0x2bbfffff":[65,80,96,110,125,139],"0x2c":[43,57],"0x2c00":147,"0x2c40":147,"0x2cca":[73,88],"0x2ccd":[73,88],"0x2d":[43,57,147],"0x2d0a":[73,88],"0x2d0d":[73,88],"0x2d4a":[73,88],"0x2d4d":[73,88],"0x2d80":[73,88],"0x2e":[43,57,147],"0x2e40":[73,88],"0x2ec0":[73,88],"0x2ec1":[73,88],"0x2ec2":[73,88],"0x2ec3":[73,88],"0x2ec4":[73,88],"0x2ec5":[73,88],"0x2ec7":[73,88],"0x2eca":[73,88],"0x2ecb":[73,88],"0x2f":[43,57,147],"0x2f00":[73,88],"0x2f01":[73,88],"0x2f02":[73,88],"0x2f03":[73,88],"0x2f0a":[73,88],"0x2f0b":[73,88],"0x2f0d":[73,88],"0x2f0e":[73,88],"0x2f0f":[73,88],"0x2f4a":[73,88],"0x2f4d":[73,88],"0x2f80":[73,88],"0x2fc0":[73,88],"0x3":[14,31],"0x30":[43,57,114,129,143,147],"0x3000":145,"0x3001":145,"0x3080":[73,88],"0x30800000":[65,80,96,110,125,139],"0x3080001f":[65,80,96,110,125,139],"0x30801000":[65,80,96,110,125,139],"0x3080101f":[65,80,96,110,125,139],"0x30802000":[65,80,96,110,125,139],"0x3080201f":[65,80,96,110,125,139],"0x3081":[73,88],"0x3082":[73,88],"0x3083":[73,88],"0x30880000":[125,139],"0x3088ffff":[125,139],"0x308a":[73,88],"0x308b":[73,88],"0x308d":[73,88],"0x308f":[73,88],"0x30900000":[65,80,96,110,125,139],"0x30901fff":[65,80,96,125,139],"0x30907fff":110,"0x30908000":[65,80,96,110,125,139],"0x30909fff":[65,80,96,125,139],"0x3090ffff":110,"0x30940000":[65,80,96,110,125,139],"0x3094ffff":[65,80,96,125,139],"0x3097ffff":110,"0x30b00000":[65,80,96,110,125,139],"0x30b03fff":96,"0x30b0ffff":[65,80],"0x30b1ffff":[110,125,139],"0x30c0":[73,88],"0x30c00000":[65,80,96,110,125,139],"0x30c03fff":96,"0x30c07fff":[125,139],"0x30c0ffff":[65,80,110],"0x30c1":[73,88],"0x30c2":[73,88],"0x30c3":[73,88],"0x30c5":[73,88],"0x30c7":[73,88],"0x30ca":[73,88],"0x30cb":[73,88],"0x30d00000":[65,80,96,110,125,139],"0x30d03fff":[96,125,139],"0x30d07fff":[65,80,110],"0x31":[43,57,129,143,147],"0x31040000":[65,80,96,110,125,139],"0x31043fff":[65,80,96,110,125,139],"0x31080000":[65,80,96,110,125,139],"0x310bffff":[65,80,96,110,125,139],"0x31100000":[65,80,96,110,125,139],"0x3110007f":[65,80],"0x31100fff":[96,110],"0x31101fff":[125,139],"0x31110000":[65,80,96,110,125,139],"0x31113fff":[65,80,96,110,125,139],"0x31120000":[65,80,96,110,125,139],"0x311200ff":[65,80,96,110,125,139],"0x31130000":[65,80,96,110,125,139],"0x31133fff":[65,80,96,110,125,139],"0x31140000":[65,80,96,110,125,139],"0x31150000":[65,80,96,110,125,139],"0x311500ff":[65,80,96,110,125,139],"0x31160000":[65,80,96,110,125,139],"0x311603ff":[65,80,96,110,125,139],"0x311a0000":[125,139],"0x311a00ff":[125,139],"0x31f78000":[65,80,96,110,125,139],"0x31f781ff":[65,80,96,110,125,139],"0x32":[43,57,143,147],"0x32000000":[65,80,96,110,125,139],"0x3201ffff":[65,80,96,110,125,139],"0x328fffff":[65,80,96,110],"0x329fffff":[125,139],"0x33":[22,43,57,143,147],"0x33000000":[65,80,96,110,125,139],"0x3303ffff":[65,80,96,110,125,139],"0x33400000":[65,80,96,110,125,139],"0x3343ffff":[65,80,96,110,125,139],"0x33800000":[65,80,96,110,125,139],"0x339fffff":[65,80,96,110,125,139],"0x33c00000":[65,80,96,110,125,139],"0x33c3ffff":[65,80,96,110,125,139],"0x33c40000":[65,80,96,110,125,139],"0x33c7ffff":[65,80,96,110,125,139],"0x33ca":[104,118],"0x33cd":[104,118],"0x33d00000":[65,80,96,110,125,139],"0x33dfffff":[65,80,96,110,125,139],"0x34":[43,57,147],"0x34000000":[65,80,96,110,125,139],"0x3403ffff":96,"0x3407ffff":[125,139],"0x340a":[104,118],"0x340d":[104,118],"0x340fffff":[65,80,110],"0x3440":147,"0x344a":[104,118],"0x344d":[104,118],"0x3480":[104,118,147],"0x34c0":[104,118],"0x34c1":[104,118],"0x34c2":[104,118],"0x34c3":[104,118],"0x34c4":118,"0x34c5":[104,118],"0x34c6":[104,118],"0x34c7":[104,118],"0x34c8":[104,118],"0x34ca":[104,118],"0x34cb":[104,118],"0x35":57,"0x3500":[104,118],"0x35000000":[65,80,96,110,125,139],"0x3501":[104,118],"0x3502":[104,118],"0x3503":[104,118],"0x3503ffff":96,"0x350a":[104,118],"0x350b":[104,118],"0x350c":[104,118],"0x350d":[104,118],"0x350e":118,"0x350f":[104,118],"0x350fffff":[65,80],"0x3510":[104,118],"0x351fffff":[110,125,139],"0x3540":[104,118],"0x35840000":[125,139],"0x35840fff":[125,139],"0x35880000":[125,139],"0x35881fff":[125,139],"0x35900000":[125,139],"0x35903fff":[125,139],"0x35c00000":[125,139],"0x35c0ffff":[125,139],"0x35d00000":[125,139],"0x35d1ffff":[125,139],"0x35e00000":[125,139],"0x35e7ffff":[125,139],"0x36":57,"0x37":57,"0x38":57,"0x38000000":[65,80,96,110,125,139],"0x383fffff":[65,80,96,110,125,139],"0x3842":133,"0x3843":133,"0x384e":133,"0x384f":133,"0x3861":133,"0x3862":133,"0x38c0":133,"0x3a4a":[104,118],"0x3a4d":[104,118],"0x3a80":[104,118],"0x3ac0":[104,118],"0x3ac1":[104,118],"0x3ac2":[104,118],"0x3ac3":[104,118],"0x3ac5":[104,118],"0x3ac7":[104,118],"0x3aca":[104,118],"0x3acb":[104,118],"0x3b00":[104,118],"0x3b01":[104,118],"0x3b02":[104,118],"0x3b03":[104,118],"0x3b0a":[104,118],"0x3b0b":[104,118],"0x3b0d":[104,118],"0x3b0f":[104,118],"0x3b40":[104,118],"0x3c000000":[65,80,96,110,125,139],"0x3c3fffff":[65,80,96,110,125,139],"0x3f005000":35,"0x3f8a":133,"0x3f8d":133,"0x3fca":133,"0x3fcd":133,"0x4":31,"0x40":31,"0x4000":[55,71,86,116,131,133,145],"0x4001":[55,71,86],"0x4002":55,"0x4003":[55,71,86,116,131,145],"0x4081":28,"0x4081u":24,"0x40c0":133,"0x40c00000":[65,80,96,110,125,139],"0x40c000ff":[65,80,96,110,125,139],"0x40c1":133,"0x40c2":133,"0x40c3":133,"0x40c4":133,"0x40c5":133,"0x40c6":133,"0x40c7":133,"0x40c8":133,"0x40ca":133,"0x40cb":133,"0x4100":[55,71,86,116],"0x4104":[55,71,86,116],"0x41c0":133,"0x41c00000":[65,80,96,110,125,139],"0x41c1":133,"0x41c2":133,"0x41c3":133,"0x41c7ffff":[65,80],"0x41ca":133,"0x41cb":133,"0x41cc":133,"0x41cd":133,"0x41ce":133,"0x41cf":133,"0x41cfffff":[96,110,125,139],"0x41d0":133,"0x4200":[55,71,86,116],"0x4204":[55,71,86,116],"0x42200000":[65,80,96,110,125,139],"0x422001ff":[65,80],"0x422003ff":[96,110,125,139],"0x424a":133,"0x424d":133,"0x424f":133,"0x4250":133,"0x4251":133,"0x4252":133,"0x4253":133,"0x4254":133,"0x42af":28,"0x4300":[41,55,71,86,102,116,131,133,145],"0x4301":102,"0x4302":116,"0x4303":[41,55,131,145],"0x4304":[41,55,71,86,102,116,131,145],"0x4305":[102,116,131,145],"0x4307":[41,55],"0x4308":[41,55],"0x430b":[41,55],"0x430c":55,"0x430f":55,"0x4310":55,"0x4311":55,"0x43600000":[125,139],"0x43604000":[125,139],"0x43607fff":[125,139],"0x4360ffff":[125,139],"0x43701000":125,"0x437013ff":125,"0x43702000":125,"0x43702fff":125,"0x43935000":125,"0x439350ff":125,"0x43936000":125,"0x43936fff":125,"0x43a00000":125,"0x43a00fff":125,"0x43c0":133,"0x43c00000":125,"0x43c2ffff":125,"0x43c30000":125,"0x43c3ffff":125,"0x4400":[41,55,71,86,102,116,131,133,145],"0x4401":[41,71,86,133],"0x4402":[41,71,86,102,116,133],"0x4403":[41,55,133],"0x4404":[41,55,102,116,131,145],"0x44043000":31,"0x4405":[41,55,133],"0x4405f000":31,"0x4406":[41,55],"0x44060000":[49,162],"0x4406a000":31,"0x4407":[55,133],"0x44073fff":162,"0x44074000":162,"0x44076fff":162,"0x44077000":162,"0x44079fff":162,"0x4407bfff":49,"0x4407c000":[49,162],"0x4407ffff":[49,162],"0x4408":55,"0x44083000":31,"0x4409":55,"0x440a":133,"0x440b":[55,102,116,131,133,145],"0x440c":[41,55],"0x440e":[41,55],"0x440f":55,"0x4410":55,"0x44234000":[35,49,65,80,96,110,125,139],"0x44234fff":[35,49,65,80,96,110,125,139],"0x44235000":[35,49,65,80,96,110,125,139],"0x44237fff":[35,49,65,80,96,110,125,139],"0x4440":133,"0x4441":133,"0x4442":133,"0x4443":133,"0x444a":133,"0x444b":133,"0x444d":133,"0x444f":133,"0x44800000":125,"0x44801000":[35,139],"0x44804000":[35,139],"0x44804fff":[35,139],"0x44861000":35,"0x44864fff":35,"0x44865000":139,"0x44868fff":139,"0x44880000":[35,125],"0x44883fff":35,"0x44884000":139,"0x44887fff":[125,139],"0x44914000":125,"0x44915fff":125,"0x44918000":125,"0x44918fff":125,"0x44940000":125,"0x4494ffff":125,"0x44960000":125,"0x4496ffff":125,"0x44ca":133,"0x44cd":133,"0x44ffffff":[35,125,139],"0x4500":[41,55,71,86,116],"0x45000000":[35,49,65,80,96,110,125,139,162],"0x4501":41,"0x4502":41,"0x4503":[71,86],"0x4504":[71,86],"0x4507":[71,86],"0x4507ffff":49,"0x4508":[71,86,116],"0x45080000":49,"0x450b":[71,86],"0x450c":[71,86],"0x450f":[71,86],"0x4510":[71,86],"0x4513":[71,86],"0x4514":[71,86],"0x4515":[71,86],"0x4516":[71,86],"0x45cfffff":[35,49],"0x45d00000":[35,49,65,80,96,110,125,139],"0x45dfffff":[35,49,65,80,96,110,125,139],"0x45e00000":[35,49],"0x45ffffff":[35,49,65,80,96,110,125,139,162],"0x4600":[41,71,86,102,116,131,145],"0x4601":[71,86],"0x4602":[71,86],"0x460a":116,"0x460c":[102,116,131,145],"0x460f":102,"0x4610":102,"0x4616":[102,116,131,145],"0x4618":[102,116,131,145],"0x461f":[102,131,145],"0x4622":[102,116,131,145],"0x4624":[102,116,131,145],"0x462e":[102,116,131,145],"0x4640":[131,145],"0x4642":147,"0x4643":147,"0x464e":147,"0x464f":147,"0x4661":147,"0x4662":147,"0x46c0":147,"0x4700":[41,71,86,102,116,131,145],"0x4701":[102,116],"0x4702":[102,116,131,145],"0x4703":[102,116,131,145],"0x4704":[102,116,131,145],"0x4707":[71,86],"0x4709":[102,116,131,145],"0x470a":102,"0x470c":[102,116,131,145],"0x471f":41,"0x4729":[102,116,131,145],"0x473f":[102,131,145],"0x4800":[71,86,116,131,145],"0x48100000":[35,49],"0x4811001f":[35,49],"0x48130000":[35,49],"0x481f":[71,86,116,131,145],"0x4820":[116,131,145],"0x482500ff":[35,49],"0x483f":116,"0x4840":116,"0x48400000":[35,49],"0x48411fff":[35,49],"0x48420000":[35,49],"0x48607fff":[35,49],"0x487f":116,"0x4880":116,"0x489f":116,"0x48ff":[131,145],"0x4900":[116,131,145],"0x49000000":49,"0x49013fff":49,"0x49074ea1":161,"0x4968b2e9":21,"0x49800000":[35,49],"0x49ff":[116,131,145],"0x4a00":[102,116,131,145],"0x4a07":[131,145],"0x4a40":[131,145],"0x4a4f":[131,145],"0x4a67ffff":[35,49],"0x4a811000":49,"0x4a812fff":49,"0x4aa18000":49,"0x4aa18fff":49,"0x4b8a0000":49,"0x4b8affff":49,"0x4b920000":49,"0x4b92ffff":49,"0x4c01ffff":[35,49],"0x4c41u":24,"0x4d000000":[35,49],"0x4d001fff":49,"0x4d004000":49,"0x4d005fff":49,"0x4d008000":49,"0x4d00bfff":49,"0x4d012000":49,"0x4d013fff":49,"0x4d016000":49,"0x4d017fff":49,"0x4d03c000":49,"0x4d04bfff":49,"0x4d8a":147,"0x4d8d":147,"0x4dca":147,"0x4dcd":147,"0x4e00":147,"0x4e004000":[35,49],"0x4e013fff":[35,49],"0x4e3fffff":[35,49],"0x4ec0":147,"0x4ec1":147,"0x4ec2":147,"0x4ec3":147,"0x4ec4":147,"0x4ec5":147,"0x4ec6":147,"0x4ec7":147,"0x4ec8":147,"0x4eca":147,"0x4ecb":147,"0x4fc0":147,"0x4fc1":147,"0x4fc2":147,"0x4fc3":147,"0x4fca":147,"0x4fcb":147,"0x4fcc":147,"0x4fcd":147,"0x4fce":147,"0x4fcf":147,"0x4fd0":147,"0x5":31,"0x504a":147,"0x504d":147,"0x504f":147,"0x5050":147,"0x5051":147,"0x5052":147,"0x5053":147,"0x5054":147,"0x5100":147,"0x5170":28,"0x5170u":24,"0x51c0":147,"0x5200":147,"0x5201":147,"0x5202":147,"0x5203":147,"0x5205":147,"0x5207":147,"0x520a":147,"0x520b":147,"0x5240":147,"0x5241":147,"0x5242":147,"0x5243":147,"0x524a":147,"0x524b":147,"0x524d":147,"0x524f":147,"0x52ca":147,"0x52cd":147,"0x555555u":25,"0x5a":[16,22,28,161],"0x5aede0cd":161,"0x5d0a":147,"0x5d0d":147,"0x5d15":147,"0x5d16":147,"0x5d17":147,"0x5d18":147,"0x5d19":147,"0x5d1a":147,"0x5d1b":147,"0x5d43":147,"0x5d52":147,"0x5d53":147,"0x5d58":147,"0x5d59":147,"0x5d5a":147,"0x5d5b":147,"0x5d65":147,"0x5d66":147,"0x5d6d":147,"0x5d6e":147,"0x5d6f":147,"0x5d70":147,"0x5d71":147,"0x5d72":147,"0x5d73":147,"0x5d74":147,"0x5d80":147,"0x5d8a":147,"0x6000":[71,86,102,116,131,145],"0x60000000":[65,80,96,110,125,139],"0x602d":[102,116,131,145],"0x602e":[102,116,131,145],"0x602f":[71,86,102,116,131,145],"0x608f":28,"0x6cffffff":[65,80,96,110,125,139],"0x6d000000":[65,80,96,110,125,139],"0x6dffffff":[65,80,96,110,125,139],"0x6e000000":[65,80,96,110,125,139],"0x6effffff":[65,80,96,110,125,139],"0x7000":[71,86,102,116,131,145],"0x70000":154,"0x70000000":[65,80,96,110,125,139,154],"0x701c0000":[49,162],"0x701dffff":[49,162],"0x701e0000":162,"0x701fc000":[49,162],"0x701fcfff":162,"0x701fffff":[49,65,80,96,110,162],"0x703effff":125,"0x707effff":139,"0x7100":[71,86,102,116,131,145],"0x7103":[71,86],"0x7106":[102,116,131,145],"0x7200":[71,86,102,116,131,145],"0x7203":[71,86],"0x7204":[71,86],"0x7207":[71,86,102,116,131,145],"0x7208":[71,86],"0x720b":[71,86],"0x720c":[71,86],"0x720e":[71,86],"0x720f":[71,86],"0x7211":[71,86],"0x7212":[71,86],"0x7300":[102,116,131,145],"0x7303":[102,116,131,145],"0x7400":[102,116,131,145],"0x7403":[102,116,131,145],"0x74fc":145,"0x7500":[102,116,131,145],"0x7501":[102,116,131,145],"0x7502":[102,116,131,145],"0x7503":[102,116,131,145],"0x7504":41,"0x750b":[41,145],"0x7b25u":24,"0x7bf1af4c":161,"0x7db145c8":161,"0x8":[71,86,102,116,131,145,154],"0x80":[28,39,129],"0x8000":11,"0x80b5ae71":21,"0x8105u":25,"0x8805u":25,"0x8d27":28,"0x8d27u":24,"0x9000":[17,41,55,71,86,102,116,131,145],"0x9000u":17,"0x9001":[17,71,86],"0x9001u":17,"0x9002":[17,71,86],"0x9002u":17,"0x9003":15,"0x9003u":15,"0x9004":15,"0x9004u":15,"0x900c":20,"0x900cu":20,"0x9010":55,"0x9011":55,"0x9012":55,"0x9013":55,"0x9017":41,"0x901c":55,"0x9021":20,"0x9021u":20,"0x9022":16,"0x9022u":16,"0x9023":16,"0x9023u":16,"0x9024":16,"0x9024u":16,"0x9025":16,"0x9025u":16,"0x9026":16,"0x9026u":16,"0x9029":15,"0x9029u":15,"0x9030":23,"0x9030u":23,"0x9031":18,"0x9031u":18,"0x9032":[19,158],"0x9032u":19,"0x9033":[19,158],"0x9033u":19,"0x9034":[19,158],"0x9034u":19,"0x9035":[19,158],"0x9035u":19,"0x903b":102,"0x9051":[131,145],"0x908b":116,"0x9095":[71,86],"0xa000":[41,55,131,145],"0xa013":55,"0xa01b":41,"0xa01f":[131,145],"0xa5":[16,22],"0xa5c3u":24,"0xb000":145,"0xb003":145,"0xb30fade":161,"0xb89194c8":161,"0xc000":[14,55,71,86,116,131,145,162],"0xc000u":14,"0xc001":[14,55,71,86,116,131,145,162],"0xc001u":14,"0xc005":[14,162],"0xc005u":14,"0xc100":[14,55,71,86,116,162],"0xc100u":14,"0xc101":[14,162],"0xc101u":14,"0xc108":[55,71,86,116],"0xc120":[14,162],"0xc120u":14,"0xc1d3u":24,"0xc200":[55,71,86,116],"0xc208":[55,71,86,116],"0xc300":[41,55,71,86],"0xc303":[41,55],"0xc304":[41,55],"0xc307":[41,55],"0xc308":[41,55,71,86],"0xc30b":[41,55],"0xc30c":55,"0xc30f":55,"0xc310":55,"0xc311":55,"0xc400":[14,41,55,71,86,102,116,131,145,162],"0xc400u":14,"0xc401":[14,41,71,86,162],"0xc401u":14,"0xc402":[41,71,86,102,116],"0xc403":[41,55],"0xc404":[41,55,102,116,131,145],"0xc405":[41,55],"0xc406":[41,55],"0xc407":55,"0xc408":55,"0xc409":55,"0xc40b":[55,102,116,131,145],"0xc40c":[41,55],"0xc40e":[41,55],"0xc500":[41,55,71,86,116],"0xc501":41,"0xc502":41,"0xc503":[71,86],"0xc504":[71,86],"0xc507":[55,71,86],"0xc508":[71,86,116],"0xc50b":[71,86],"0xc50c":[71,86],"0xc50f":[71,86],"0xc510":[71,86],"0xc513":[71,86],"0xc514":[71,86],"0xc515":[71,86],"0xc516":[71,86],"0xc600":[41,102,116,131,145],"0xc607":41,"0xc60a":116,"0xc60c":[102,116,131,145],"0xc60f":102,"0xc610":102,"0xc616":[102,116,131,145],"0xc618":[102,116,131,145],"0xc61f":[102,131,145],"0xc622":[102,116,131,145],"0xc624":[102,116,131,145],"0xc62e":[102,116,131,145],"0xc640":[131,145],"0xc647":[131,145],"0xc700":[41,102,116,131,145],"0xc701":[102,116],"0xc702":[102,116,131,145],"0xc703":[102,116,131,145],"0xc704":[102,116,131,145],"0xc709":[102,116,131,145],"0xc70a":102,"0xc70c":[102,116,131,145],"0xc71f":41,"0xc729":[102,116,131,145],"0xc73f":[102,131,145],"0xc800":[71,86,116,131,145],"0xc81f":[71,86,116,131,145],"0xc820":[116,131,145],"0xc83f":116,"0xc840":116,"0xc87f":116,"0xc880":116,"0xc89f":116,"0xc8ff":[131,145],"0xc900":[116,131,145],"0xc9ff":[116,131,145],"0xca00":[102,116,131,145],"0xca07":[102,116,131,145],"0xca40":[131,145],"0xca47":[131,145],"0xcbd422da":161,"0xcc":157,"0xdd":157,"0xdead3a17":21,"0xdeadfa17":21,"0xe000":[71,86,102,116,131,145],"0xe022000":154,"0xe02c":[102,116,131,145],"0xe02d":[102,116,131,145],"0xe02f":[71,86,102,116,131,145],"0xec01f2a5":161,"0xf000":[71,86,102,116,131,145],"0xf007":[71,86,102,116,131,145],"0xf100":[71,86,102,116,131,145],"0xf103":[71,86],"0xf106":[102,116,131,145],"0xf1ea":28,"0xf1eau":24,"0xf200":[71,86,102,116,131,145],"0xf203":[71,86],"0xf204":[71,86],"0xf207":[71,86,102,116,131,145],"0xf208":[71,86],"0xf20b":[71,86],"0xf20c":[71,86],"0xf20e":[71,86],"0xf20f":[71,86],"0xf211":[71,86],"0xf212":[71,86],"0xf300":[102,116,131,145],"0xf303":[102,116,131,145],"0xf3ff":[102,116,131,145],"0xf400":[102,116,131,145],"0xf4fc":145,"0xf500":[41,102,116,131,145],"0xf501":[102,116,131,145],"0xf503":[41,145],"0xffff":158,"0xffff0000":158,"0xffffffff":5,"0xfffffffffff":[35,49,65,80,96,110,125,139],"0xffffffu":25,"0xppppqqqq":161,"1000000000u":[38,52,99,113,128,142],"100000000u":[68,83],"1083801600u":113,"10b":[27,28],"1155000000u":[68,83],"1179648000u":113,"11b":27,"1200000000u":113,"128u":28,"1500000000u":113,"15de4a0d4ee20fd61f6002b07cd9b0b7":161,"1600000000u":[38,52,128,142],"1800000000u":[52,113,128,142],"1866000000u":113,"18u":24,"1mb":3,"2000000000u":[38,52,99,113,128,142],"2040000000u":38,"2133330000u":[128,142],"2359296000u":[99,128,142],"2380000000u":38,"2400000000u":[38,52,99,113,128,142],"2500000000u":38,"250000000u":[68,83],"2600000000u":113,"2700000000u":113,"2750000000u":113,"2880000000u":[128,142],"2970000000u":[128,142],"2mb":3,"300000000u":[68,83],"3200000000u":99,"32bit":14,"32u":15,"333333333u":[68,83],"3rd":0,"400000000u":[68,83],"41c02100":22,"41u":15,"48kb":162,"4kb":31,"64k":3,"760d7d98a18f189760dfd0f23e2b0cb1":161,"7fe9ad875195527dc89491b8edad0fb3":161,"800000000u":[68,83],"8c712e8d732b48c3e09ac6c0951013c":161,"960000000u":[38,52,68,83,99,113,128,142],"abstract":[0,22],"break":5,"byte":[2,3,12,13,15,21,22,25,27,151,155,157,158,160,161],"case":[2,3,5,14,16,17,22,27,63,76,79,91,95,106,109,120,124,135,138,149,150,154,159,161],"catch":[66,81],"char":3,"class":14,"default":[5,8,13,14,21,22,26,27,31,35,49,63,65,79,80,92,95,96,109,110,124,125,138,139,154,158],"enum":[18,19],"export":[26,28],"final":[22,158],"function":[0,2,3,5,13,14,21,23,26,27,28,32,44,46,59,61,75,77,90,93,105,107,119,121,122,134,136,148,150,151,152,158,159,162],"import":[3,14],"int":[5,22],"long":[5,11,13,14,22,31,155,160],"new":[5,14,17,22,25,31,155,161],"null":13,"public":[2,21,22,24,27,154,155,157,158,161],"return":[2,3,5,9,10,11,12,13,14,15,17,21,26,27,151,153,158],"short":[13,14,31],"static":[13,24],"switch":14,"true":[16,22,35,49,65,80,96,110,125,139,151,157,158,161],"try":[5,14,150],"void":5,"while":[2,5,20,21,24,31,158,159,161],AES:[0,151,155,157,160],AND:14,BUT:14,BXS:[126,140],Bus:27,CCS:161,For:[0,2,5,6,9,11,14,18,20,21,22,24,25,26,27,35,49,65,80,96,110,125,139,150,151,152,155,159,161],IAs:27,IDs:[2,5,6,12,13,14,22,24,27,28,32,35,43,44,46,49,57,59,61,65,73,75,77,80,88,90,93,96,104,105,107,110,118,119,122,125,133,134,136,139,147,148,154],IPs:5,IRs:27,Ids:5,NOT:[2,12,13,14,150,152],Not:[14,25,37,51,67,82,98,112,127,141,159],OES:[9,13,31,67,82,98,112,127,141],OSes:0,One:[19,22,24,31,32,46,61,77,93,107,122,136],PEs:[36,43,44,50,57,59,66,73,75,81,88,90,97,104,105,111,118,119,126,133,134,140,147,148],QoS:[24,27,31],SMS:[0,14,38],SYS:25,Such:150,TIs:159,TRs:13,The:[0,2,3,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,37,38,41,42,43,46,47,48,49,51,52,55,56,57,61,62,63,65,67,68,70,71,72,73,77,78,79,80,82,83,85,86,87,88,93,94,95,96,98,99,101,102,103,104,107,108,109,110,112,113,115,116,117,118,122,123,124,125,127,128,130,131,132,133,136,137,138,139,141,142,144,145,146,147,150,151,152,153,154,155,157,158,159,160,161,162],Then:27,There:[5,14,17,21,24,27,32,46,61,77,93,107,122,136,151,153,155,162],These:[0,12,14,22,24,27,28,32,36,39,44,45,46,50,53,59,60,61,66,69,75,76,77,81,84,90,91,93,97,100,105,106,107,111,114,119,120,121,122,126,129,134,135,136,140,143,148,149,153,154,157],USE:[12,13],Use:[14,28,31,155,157,160,161],Used:[25,66,81,159],Useful:9,Uses:22,Using:[15,16,24,28,156,160,163],With:21,YES:22,Yes:[3,6,7,15,16,18,19,20,23,24,28,154,155,159],__clz:158,_boardcfg:27,_bootvect_lo:14,a14e0749da22d4cb:161,a53:[36,50,66,81],a53_0:[36,44,50,59,66,75,81,90],a53_1:[36,44,50,59,66,75,81,90],a53_2:[36,44,50,59,66,75,81,90],a53_3:[36,44,50,59,66,75,81,90],a53_4:[36,44,50,59,66,75,81,90],a53_5:[66,75,81,90],a53_6:[66,75,81,90],a53_7:[66,75,81,90],a53_cl0_c0:[69,84,161],a53_cl0_c1:[69,84,161],a53_cl1_c0:[69,84,161],a53_cl1_c1:[69,84,161],a53_non_secure_supervisor:[35,49,65,80],a53_secure_supervisor:[35,49,65,80],a53ss0_core_0:[39,53],a53ss0_core_1:[39,53],a53ss0_core_2:39,a53ss0_core_3:39,a5f201ec4caff17bcde0ed5ac845b17d:161,a72:[97,111,126,140],a72_0:[97,105,111,119,126,134,140,148],a72_1:[97,105,111,119,126,134,140,148],a72_2:[97,105,111,119,126,134,140,148],a72_3:[97,105,111,119,126,134,140,148],a72_4:[97,105,111,119,126,134,140,148],a72_5:[140,148],a72_6:[140,148],a72_7:[140,148],a72_non_secure_supervisor:[96,110,125,139],a72_secure_supervisor:[96,110,125,139],a72ss0_core0:[114,129,143],a72ss0_core0_0:100,a72ss0_core0_1:100,a72ss0_core1:[114,129,143],a72ss0_core2:143,a72ss0_core3:143,a72ss1_core0:143,a72ss1_core1:143,a72ss1_core2:143,a72ss1_core3:143,a87rb35w:[22,157,161],a93e069d2ccdac95420cca9c5f637a80:161,abi:[3,5,27,28],abi_major:3,abi_minor:3,abil:[2,31],abl:[2,13,27,31,63,79,95,109,124,138,161],abort:3,about:[0,3,5,7,14,22,25,31,155],abov:[0,2,3,6,26,27,28,31,150,151,154,155,157,160,161,162],absolut:150,acceler:[0,2,4,9,13,31,92,151,159],accept:[2,5,14,26,27,28],acces:28,access:[0,2,6,9,10,11,12,13,21,24,27,31,150,151,153,154,156,161,163],access_err:[67,82],accommod:153,accompani:22,accord:[9,13,22,26,27,161],account:[0,5,14],accumul:[26,27],accur:14,achiev:[5,6,14,76,91,106,120,135,149,150],acinactm:14,ack:[2,5,6,7,8,14,17,23,27],acp:14,acquir:28,acronym:0,across:[0,2,6,27,28,151,153,161],act:14,action:[2,5],action_flag:[22,157],activ:[5,14,20,21,22,26,27,150,155,157,160,161],actual:[2,3,5,6,7,14,22,24,36,39,50,53,66,69,81,84,97,100,111,114,126,129,140,143,157,161],acut:157,add:[9,22,31,150,151],addit:[2,5,6,8,13,14,22,27,28,31,150,151,153,154,155,159,162],addition:5,addr:31,addr_hi:12,addr_lo:12,address:[0,3,7,11,12,14,18,19,20,22,24,25,26,27,28,31,35,49,65,80,96,110,125,139,152,158,161,162],adjust:12,adpllljm_hsdiv_wrap_main_0:[68,83],adpllljm_hsdiv_wrap_main_2:[68,83],adpllljm_wrap_main_1:[68,83],adpllljm_wrap_main_3:[68,83],adpllljm_wrap_main_4:[68,83],adpllm_hsdiv_wrap_mcu_0:[68,83],adpllm_hsdiv_wrap_mcu_1:[68,83],adpllm_wrap_main_6:[68,83],adpllm_wrap_main_7:[68,83],advanc:[76,91,106,120,135,149],aes256:18,aesenc:157,aesenc_bmek:157,aesenc_bmpkh:157,aesenc_ext_otp:157,aesenc_smek:157,aesenc_smpkh:157,affect:14,aforement:31,after:[2,5,7,8,9,11,12,13,14,15,16,19,21,24,28,38,52,68,83,99,113,128,142,150,153,157,158],again:5,against:[12,22,31,151,158,161],agent:0,aggreg:[0,2,9,27,31,159],agnost:0,aid:[63,79,95,109,124,138],aim:0,ainact:14,akin:2,albert:158,algorithm:157,align:[3,27],all:[0,2,6,10,14,16,17,21,22,24,25,26,27,28,31,66,81,151,155,157,158,159,161,162],alloc:[3,5,9,11,13,14,24,27,36,50,66,81,97,111,126,140],allow:[0,2,5,6,7,9,12,13,14,21,24,25,26,27,28,31,32,33,46,47,61,62,77,78,93,94,107,108,122,123,136,137,150,152,153,154,158,161,162],allow_debug_level_rsvd:28,allow_dkek_export_tisci:28,allow_jtag_unlock:[28,161],allow_wildcard_unlock:[28,161],allowed_atyp:27,allowed_orderid:27,allowed_prior:27,allowed_qo:27,allowed_sched_prior:27,along:[14,15,23,25,31,151,153,157,162],alongsid:[16,18],alphabet:[32,46,61,77,93,107,122,136],alreadi:[6,12,14,150],also:[0,2,5,6,9,14,20,21,22,25,27,28,32,34,46,48,61,63,77,79,93,95,107,109,122,124,136,138,153,154,155,157,158,160,161,162],alter:6,altern:[14,27,151,155,161],although:[3,5,6,8,14,24,26,27,28],altough:6,alwai:[2,3,6,14,22,24,31,151,153,161],am62:7,am62_main_sec_mmr_main_0:39,am62_wkup_sec_mmr_wkup_0:39,am62x:[0,31,163],am62x_dev_a53_rs_bw_limiter0:[32,33,45],am62x_dev_a53_ws_bw_limiter1:[32,33,45],am62x_dev_a53ss0:[32,33,45],am62x_dev_a53ss0_core_0:[32,33,45],am62x_dev_a53ss0_core_1:[32,33,45],am62x_dev_a53ss0_core_2:[32,33,45],am62x_dev_a53ss0_core_3:[32,33,45],am62x_dev_board0:[32,33,45],am62x_dev_clk_32k_rc_sel_dev_vd:[32,33,45],am62x_dev_cmp_event_introuter0:[32,33,37,43,45],am62x_dev_compute_cluster0:[33,45],am62x_dev_compute_cluster0_pbist_0:[33,45],am62x_dev_cpsw0:[32,33,37,45],am62x_dev_cpt2_aggr0:[32,33,45],am62x_dev_cpt2_aggr1:[32,33,45],am62x_dev_csi_rx_if0:[32,33,45],am62x_dev_dbgsuspendrouter0:[32,33,45],am62x_dev_dcc0:[32,33,45],am62x_dev_dcc1:[32,33,45],am62x_dev_dcc2:[32,33,45],am62x_dev_dcc3:[32,33,45],am62x_dev_dcc4:[32,33,45],am62x_dev_dcc5:[32,33,45],am62x_dev_dcc6:[32,33,45],am62x_dev_ddpa0:[32,33,45],am62x_dev_ddr16ss0:[32,33,45],am62x_dev_debugss0:[32,33,45],am62x_dev_debugss_wrap0:[32,33,45],am62x_dev_dmass0:[33,41,45],am62x_dev_dmass0_bcdma_0:[32,33,34,42,43,45],am62x_dev_dmass0_cbass_0:[32,33,45],am62x_dev_dmass0_intaggr_0:[32,33,37,43,45],am62x_dev_dmass0_ipcss_0:[32,33,45],am62x_dev_dmass0_pktdma_0:[32,33,34,42,43,45],am62x_dev_dmass0_ringacc_0:[32,33,37,42,43],am62x_dev_dphy_rx0:[32,33,45],am62x_dev_dss0:[32,33,45],am62x_dev_ecap0:[32,33,45],am62x_dev_ecap1:[32,33,45],am62x_dev_ecap2:[32,33,45],am62x_dev_elm0:[32,33,45],am62x_dev_emif_cfg_iso_vd:[33,45],am62x_dev_emif_data_iso_vd:[33,45],am62x_dev_epwm0:[32,33,37,45],am62x_dev_epwm1:[32,33,45],am62x_dev_epwm2:[32,33,45],am62x_dev_eqep0:[32,33,45],am62x_dev_eqep1:[32,33,45],am62x_dev_eqep2:[32,33,45],am62x_dev_esm0:[32,33,45],am62x_dev_fss0:[33,45],am62x_dev_fss0_fsas_0:[32,33,45],am62x_dev_fss0_ospi_0:[32,33,45],am62x_dev_gicss0:[32,33,37,45],am62x_dev_gpio0:[32,33,37,45],am62x_dev_gpio1:[32,33,37,45],am62x_dev_gpmc0:[32,33,45],am62x_dev_gpu0:[32,33,45],am62x_dev_gpu_rs_bw_limiter2:[32,33,45],am62x_dev_gpu_ws_bw_limiter3:[32,33,45],am62x_dev_hsm0:[32,33,37,45],am62x_dev_i2c0:[32,33,45],am62x_dev_i2c1:[32,33,45],am62x_dev_i2c2:[32,33,45],am62x_dev_i2c3:[32,33,45],am62x_dev_icssm0:[32,33,37,45],am62x_dev_led0:[32,33,45],am62x_dev_mailbox0:[33,45],am62x_dev_main2mcu_vd:[33,45],am62x_dev_main_gpiomux_introuter0:[32,33,37,43,45],am62x_dev_main_usb0_iso_vd:[33,45],am62x_dev_main_usb1_iso_vd:[33,45],am62x_dev_mcan0:[32,33,45],am62x_dev_mcasp0:[32,33,45],am62x_dev_mcasp1:[32,33,45],am62x_dev_mcasp2:[32,33,45],am62x_dev_mcrc64_0:[32,33,45],am62x_dev_mcspi0:[32,33,45],am62x_dev_mcspi1:[32,33,45],am62x_dev_mcspi2:[32,33,45],am62x_dev_mcu2main_vd:[33,45],am62x_dev_mcu_dcc0:[32,33,45],am62x_dev_mcu_gpio0:[32,33,37,45],am62x_dev_mcu_i2c0:[32,33,45],am62x_dev_mcu_m4fss0:[33,45],am62x_dev_mcu_m4fss0_cbass_0:[32,33,45],am62x_dev_mcu_m4fss0_core0:[32,33,37,45],am62x_dev_mcu_mcan0:[32,33,45],am62x_dev_mcu_mcan1:[32,33,45],am62x_dev_mcu_mcrc64_0:[32,33,45],am62x_dev_mcu_mcspi0:[32,33,45],am62x_dev_mcu_mcspi1:[32,33,45],am62x_dev_mcu_mcu_16ff0:[32,33,45],am62x_dev_mcu_rti0:[32,33,45],am62x_dev_mcu_timer0:[32,33,45],am62x_dev_mcu_timer1:[32,33,45],am62x_dev_mcu_timer2:[32,33,45],am62x_dev_mcu_timer3:[32,33,45],am62x_dev_mcu_uart0:[32,33,45],am62x_dev_mmcsd0:[32,33,45],am62x_dev_mmcsd1:[32,33,45],am62x_dev_mmcsd2:[32,33,45],am62x_dev_pbist0:[32,33,45],am62x_dev_pbist1:[32,33,45],am62x_dev_psc0:[32,33,45],am62x_dev_psc0_fw_0:[32,33,45],am62x_dev_pscss0:[33,45],am62x_dev_r5fss0:[33,45],am62x_dev_r5fss0_core0:[32,33,37,45],am62x_dev_r5fss0_ss0:[33,45],am62x_dev_rti0:[32,33,45],am62x_dev_rti15:[32,33,45],am62x_dev_rti1:[32,33,45],am62x_dev_rti2:[32,33,45],am62x_dev_rti3:[32,33,45],am62x_dev_sms0:[33,45],am62x_dev_spinlock0:[32,33,45],am62x_dev_stm0:[32,33,45],am62x_dev_timer0:[32,33,37,45],am62x_dev_timer1:[32,33,37,45],am62x_dev_timer2:[32,33,37,45],am62x_dev_timer3:[32,33,37,45],am62x_dev_timer4:[32,33,45],am62x_dev_timer5:[32,33,45],am62x_dev_timer6:[32,33,45],am62x_dev_timer7:[32,33,45],am62x_dev_timesync_event_router0:[32,33,37,43,45],am62x_dev_uart0:[32,33,45],am62x_dev_uart1:[32,33,45],am62x_dev_uart2:[32,33,45],am62x_dev_uart3:[32,33,45],am62x_dev_uart4:[32,33,45],am62x_dev_uart5:[32,33,45],am62x_dev_uart6:[32,33,45],am62x_dev_usb0:[32,33,45],am62x_dev_usb1:[32,33,45],am62x_dev_wkup_deepsleep_sources0:[32,33,45],am62x_dev_wkup_esm0:[32,33,37,45],am62x_dev_wkup_gtc0:[32,33,37,45],am62x_dev_wkup_i2c0:[32,33,45],am62x_dev_wkup_mcu_gpiomux_introuter0:[32,33,37,43,45],am62x_dev_wkup_pbist0:[32,33,45],am62x_dev_wkup_psc0:[32,33,45],am62x_dev_wkup_rtcss0:[32,33,45],am62x_dev_wkup_rti0:[32,33,45],am62x_dev_wkup_timer0:[32,33,45],am62x_dev_wkup_timer1:[32,33,45],am62x_dev_wkup_uart0:[32,33,45],am62x_dev_wkup_vtm0:[32,33,45],am64:[25,28,162],am64_main_sec_mmr_main_0:53,am64x:[0,31,163],am64x_dev_a53ss0:[46,47,60],am64x_dev_a53ss0_core_0:[46,47,60],am64x_dev_a53ss0_core_1:[46,47,60],am64x_dev_adc0:[46,47,60],am64x_dev_board0:[46,47,60],am64x_dev_cmp_event_introuter0:[46,47,51,57,60],am64x_dev_compute_cluster0:[47,60],am64x_dev_compute_cluster0_pbist_0:[47,60],am64x_dev_cpsw0:[46,47,51,60],am64x_dev_cpt2_aggr0:[46,47,60],am64x_dev_cpts0:[46,47,51,60],am64x_dev_dbgsuspendrouter0:[46,47,60],am64x_dev_dcc0:[46,47,60],am64x_dev_dcc1:[46,47,60],am64x_dev_dcc2:[46,47,60],am64x_dev_dcc3:[46,47,60],am64x_dev_dcc4:[46,47,60],am64x_dev_dcc5:[46,47,60],am64x_dev_ddpa0:[46,47,60],am64x_dev_ddr16ss0:[46,47,60],am64x_dev_debugss_wrap0:[46,47,60],am64x_dev_dmass0:[47,55,60],am64x_dev_dmass0_bcdma_0:[46,47,48,56,57,60],am64x_dev_dmass0_cbass_0:[46,47,60],am64x_dev_dmass0_intaggr_0:[46,47,51,57,60],am64x_dev_dmass0_ipcss_0:[46,47,60],am64x_dev_dmass0_pktdma_0:[46,47,48,56,57,60],am64x_dev_dmass0_ringacc_0:[46,47,51,56,57],am64x_dev_dmsc0:[47,60],am64x_dev_ecap0:[46,47,60],am64x_dev_ecap1:[46,47,60],am64x_dev_ecap2:[46,47,60],am64x_dev_elm0:[46,47,60],am64x_dev_emif_data_0_vd:[47,60],am64x_dev_epwm0:[46,47,51,60],am64x_dev_epwm1:[46,47,60],am64x_dev_epwm2:[46,47,60],am64x_dev_epwm3:[46,47,51,60],am64x_dev_epwm4:[46,47,60],am64x_dev_epwm5:[46,47,60],am64x_dev_epwm6:[46,47,51,60],am64x_dev_epwm7:[46,47,60],am64x_dev_epwm8:[46,47,60],am64x_dev_eqep0:[46,47,60],am64x_dev_eqep1:[46,47,60],am64x_dev_eqep2:[46,47,60],am64x_dev_esm0:[46,47,60],am64x_dev_fsirx0:[46,47,60],am64x_dev_fsirx1:[46,47,60],am64x_dev_fsirx2:[46,47,60],am64x_dev_fsirx3:[46,47,60],am64x_dev_fsirx4:[46,47,60],am64x_dev_fsirx5:[46,47,60],am64x_dev_fsitx0:[46,47,60],am64x_dev_fsitx1:[46,47,60],am64x_dev_fss0:[47,60],am64x_dev_fss0_fsas_0:[46,47,60],am64x_dev_fss0_ospi_0:[46,47,60],am64x_dev_gicss0:[46,47,51,60],am64x_dev_gpio0:[46,47,51,60],am64x_dev_gpio1:[46,47,51,60],am64x_dev_gpmc0:[46,47,60],am64x_dev_gtc0:[46,47,51,60],am64x_dev_i2c0:[46,47,60],am64x_dev_i2c1:[46,47,60],am64x_dev_i2c2:[46,47,60],am64x_dev_i2c3:[46,47,60],am64x_dev_led0:[46,47,60],am64x_dev_mailbox0:[47,60],am64x_dev_main2mcu_vd:[47,60],am64x_dev_main_gpiomux_introuter0:[46,47,51,57,60],am64x_dev_mcan0:[46,47,60],am64x_dev_mcan1:[46,47,60],am64x_dev_mcspi0:[46,47,60],am64x_dev_mcspi1:[46,47,60],am64x_dev_mcspi2:[46,47,60],am64x_dev_mcspi3:[46,47,60],am64x_dev_mcspi4:[46,47,60],am64x_dev_mcu2main_vd:[47,60],am64x_dev_mcu_dcc0:[46,47,60],am64x_dev_mcu_esm0:[46,47,51,60],am64x_dev_mcu_gpio0:[46,47,51,60],am64x_dev_mcu_i2c0:[46,47,60],am64x_dev_mcu_i2c1:[46,47,60],am64x_dev_mcu_m4fss0:[47,60],am64x_dev_mcu_m4fss0_cbass_0:[46,47,60],am64x_dev_mcu_m4fss0_core0:[46,47,51,60],am64x_dev_mcu_mcrc64_0:[46,47,60],am64x_dev_mcu_mcspi0:[46,47,60],am64x_dev_mcu_mcspi1:[46,47,60],am64x_dev_mcu_mcu_gpiomux_introuter0:[46,47,51,57,60],am64x_dev_mcu_psc0:[46,47,60],am64x_dev_mcu_rti0:[46,47,60],am64x_dev_mcu_timer0:[46,47,60],am64x_dev_mcu_timer1:[46,47,60],am64x_dev_mcu_timer2:[46,47,60],am64x_dev_mcu_timer3:[46,47,60],am64x_dev_mcu_uart0:[46,47,60],am64x_dev_mcu_uart1:[46,47,60],am64x_dev_mmcsd0:[46,47,60],am64x_dev_mmcsd1:[46,47,60],am64x_dev_pbist0:[46,47,60],am64x_dev_pbist1:[46,47,60],am64x_dev_pbist2:[46,47,60],am64x_dev_pbist3:[46,47,60],am64x_dev_pcie0:[46,47,51,60],am64x_dev_pru_icssg0:[46,47,51,60],am64x_dev_pru_icssg1:[46,47,51,60],am64x_dev_psc0:[46,47,60],am64x_dev_r5fss0:[47,60],am64x_dev_r5fss0_core0:[46,47,51,60],am64x_dev_r5fss0_core1:[46,47,51,60],am64x_dev_r5fss1:[47,60],am64x_dev_r5fss1_core0:[46,47,51,60],am64x_dev_r5fss1_core1:[46,47,51,60],am64x_dev_rti0:[46,47,60],am64x_dev_rti10:[46,47,60],am64x_dev_rti11:[46,47,60],am64x_dev_rti1:[46,47,60],am64x_dev_rti8:[46,47,60],am64x_dev_rti9:[46,47,60],am64x_dev_sa2_ul0:[46,47,60],am64x_dev_serdes_10g0:[46,47,60],am64x_dev_spinlock0:[46,47,60],am64x_dev_stm0:[46,47,60],am64x_dev_timer0:[46,47,51,60],am64x_dev_timer10:[46,47,60],am64x_dev_timer11:[46,47,60],am64x_dev_timer1:[46,47,51,60],am64x_dev_timer2:[46,47,51,60],am64x_dev_timer3:[46,47,51,60],am64x_dev_timer4:[46,47,60],am64x_dev_timer5:[46,47,60],am64x_dev_timer6:[46,47,60],am64x_dev_timer7:[46,47,60],am64x_dev_timer8:[46,47,60],am64x_dev_timer9:[46,47,60],am64x_dev_timermgr0:[46,47,60],am64x_dev_timesync_event_introuter0:[46,47,51,57,60],am64x_dev_uart0:[46,47,60],am64x_dev_uart1:[46,47,60],am64x_dev_uart2:[46,47,60],am64x_dev_uart3:[46,47,60],am64x_dev_uart4:[46,47,60],am64x_dev_uart5:[46,47,60],am64x_dev_uart6:[46,47,60],am64x_dev_usb0:[46,47,60],am64x_dev_vtm0:[46,47,60],am65x:[0,31,154,155,158,159,161,163],am65x_sr2:[27,92,155],am65xx:2,am6:[5,14,26,27,92],am6_dev_board0:[61,62,76,77,78,91],am6_dev_cal0:[61,62,67,76,77,78,82,91],am6_dev_cbass0:[61,62,67,76,77,78,82,91],am6_dev_cbass_debug0:[61,62,67,76,77,78,82,91],am6_dev_cbass_fw0:[61,62,67,76,77,78,82,91],am6_dev_cbass_infra0:[61,62,67,76,77,78,82,91],am6_dev_ccdebugss0:[61,62,67,76,77,78,82,91],am6_dev_cmpevent_intrtr0:[61,62,67,73,76,77,78,82,88,91],am6_dev_compute_cluster_a53_0:[61,62,76,77,78,91],am6_dev_compute_cluster_a53_1:[61,62,76,77,78,91],am6_dev_compute_cluster_a53_2:[61,62,76,77,78,91],am6_dev_compute_cluster_a53_3:[61,62,76,77,78,91],am6_dev_compute_cluster_cpac0:[61,62,76,78,91],am6_dev_compute_cluster_cpac1:[61,62,76,78,91],am6_dev_compute_cluster_cpac_pbist0:[62,76,78,91],am6_dev_compute_cluster_cpac_pbist1:[62,76,78,91],am6_dev_compute_cluster_msmc0:[61,62,76,77,78,91],am6_dev_compute_cluster_pbist0:[62,76,77,78,91],am6_dev_cpt2_aggr0:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_main_cal0_0:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_main_dss_2:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[61,62,76,77,78,91],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[61,62,76,77,78,91],am6_dev_ctrl_mmr0:[61,62,67,76,77,78,82,91],am6_dev_dcc0:[61,62,67,76,77,78,82,91],am6_dev_dcc1:[61,62,67,76,77,78,82,91],am6_dev_dcc2:[61,62,67,76,77,78,82,91],am6_dev_dcc3:[61,62,67,76,77,78,82,91],am6_dev_dcc4:[61,62,67,76,77,78,82,91],am6_dev_dcc5:[61,62,67,76,77,78,82,91],am6_dev_dcc6:[61,62,67,76,77,78,82,91],am6_dev_dcc7:[61,62,67,76,77,78,82,91],am6_dev_ddrss0:[61,62,67,76,77,78,82,91],am6_dev_debugss0:[61,62,67,76,77,78,82,91],am6_dev_debugss_wrap0:[61,62,76,77,78,91],am6_dev_debugsuspendrtr0:[61,62,76,77,78,91],am6_dev_dftss0:[61,62,76,77,78,91],am6_dev_dss0:[61,62,67,76,77,78,82,91],am6_dev_dummy_ip_lpsc_debug2dmsc_vd:[62,76,78,91],am6_dev_dummy_ip_lpsc_dmsc_vd:[62,76,78,91],am6_dev_dummy_ip_lpsc_emif_data_vd:[62,76,78,91],am6_dev_dummy_ip_lpsc_main2mcu_vd:[62,76,78,91],am6_dev_dummy_ip_lpsc_mcu2main_infra_vd:[62,76,78,91],am6_dev_dummy_ip_lpsc_mcu2main_vd:[62,76,78,91],am6_dev_dummy_ip_lpsc_mcu2wkup_vd:[62,76,78,91],am6_dev_dummy_ip_lpsc_wkup2main_infra_vd:[62,76,78,91],am6_dev_dummy_ip_lpsc_wkup2mcu_vd:[62,76,78,91],am6_dev_ecap0:[61,62,67,76,77,78,82,91],am6_dev_ecc_aggr0:[61,62,76,77,78,91],am6_dev_ecc_aggr1:[61,62,76,77,78,91],am6_dev_ecc_aggr2:[61,62,76,77,78,91],am6_dev_efuse0:[61,62,76,77,78,91],am6_dev_ehrpwm0:[61,62,67,76,77,78,82,91],am6_dev_ehrpwm1:[61,62,67,76,77,78,82,91],am6_dev_ehrpwm2:[61,62,67,76,77,78,82,91],am6_dev_ehrpwm3:[61,62,67,76,77,78,82,91],am6_dev_ehrpwm4:[61,62,67,76,77,78,82,91],am6_dev_ehrpwm5:[61,62,67,76,77,78,82,91],am6_dev_elm0:[61,62,67,76,77,78,82,91],am6_dev_eqep0:[61,62,67,76,77,78,82,91],am6_dev_eqep1:[61,62,67,76,77,78,82,91],am6_dev_eqep2:[61,62,67,76,77,78,82,91],am6_dev_esm0:[61,62,67,76,77,78,82,91],am6_dev_fss_mcu_0:[78,91],am6_dev_gic0:[61,62,67,76,77,78,82,91],am6_dev_gpio0:[61,62,67,76,77,78,82,91],am6_dev_gpio1:[61,62,67,76,77,78,82,91],am6_dev_gpiomux_intrtr0:[61,62,67,73,76,77,78,82,88,91],am6_dev_gpmc0:[61,62,67,76,77,78,82,91],am6_dev_gpu0:[61,62,67,76,77,78,82,91],am6_dev_gs80prg_mcu_wrap_wkup_0:[61,62,76,77,78,91],am6_dev_gs80prg_soc_wrap_wkup_0:[61,62,76,77,78,91],am6_dev_gtc0:[61,62,67,76,77,78,82,91],am6_dev_i2c0:[61,62,67,76,77,78,82,91],am6_dev_i2c1:[61,62,67,76,77,78,82,91],am6_dev_i2c2:[61,62,67,76,77,78,82,91],am6_dev_i2c3:[61,62,67,76,77,78,82,91],am6_dev_icemelter_wkup_0:[62,76,78,91],am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[61,62,76,77,78,91],am6_dev_k3_led_main_0:[62,76,78,91],am6_dev_main2mcu_lvl_intrtr0:[61,62,67,73,76,77,78,82,88,91],am6_dev_main2mcu_pls_intrtr0:[61,62,67,73,76,77,78,82,88,91],am6_dev_mcasp0:[61,62,67,76,77,78,82,91],am6_dev_mcasp1:[61,62,67,76,77,78,82,91],am6_dev_mcasp2:[61,62,67,76,77,78,82,91],am6_dev_mcspi0:[61,62,67,76,77,78,82,91],am6_dev_mcspi1:[61,62,67,76,77,78,82,91],am6_dev_mcspi2:[61,62,67,76,77,78,82,91],am6_dev_mcspi3:[61,62,67,76,77,78,82,91],am6_dev_mcspi4:[61,62,76,77,78,91],am6_dev_mcu_adc0:[61,62,76,77,78,91],am6_dev_mcu_adc1:[61,62,76,77,78,91],am6_dev_mcu_armss0:[61,62,76,78,91],am6_dev_mcu_armss0_cpu0:[61,62,67,76,77,78,82,91],am6_dev_mcu_armss0_cpu1:[61,62,67,76,77,78,82,91],am6_dev_mcu_cbass0:[61,62,76,77,78,91],am6_dev_mcu_cbass_debug0:[61,62,76,77,78,91],am6_dev_mcu_cbass_fw0:[61,62,76,77,78,91],am6_dev_mcu_cpsw0:[61,62,67,76,77,78,82,91],am6_dev_mcu_cpt2_aggr0:[61,62,76,77,78,91],am6_dev_mcu_ctrl_mmr0:[61,62,76,77,78,91],am6_dev_mcu_dcc0:[61,62,76,77,78,91],am6_dev_mcu_dcc1:[61,62,76,77,78,91],am6_dev_mcu_dcc2:[61,62,76,77,78,91],am6_dev_mcu_debugss0:[61,62,76,77,78,91],am6_dev_mcu_ecc_aggr0:[61,62,76,77,78,91],am6_dev_mcu_ecc_aggr1:[61,62,76,77,78,91],am6_dev_mcu_efuse0:[61,62,76,77,78,91],am6_dev_mcu_esm0:[61,62,76,77,78,91],am6_dev_mcu_fss0_fsas_0:[62,76,78,91],am6_dev_mcu_fss0_hyperbus0:[61,62,76,77,78,91],am6_dev_mcu_fss0_ospi_0:[61,62,76,77,78,91],am6_dev_mcu_fss0_ospi_1:[61,62,76,77,78,91],am6_dev_mcu_i2c0:[61,62,76,77,78,91],am6_dev_mcu_mcan0:[61,62,76,77,78,91],am6_dev_mcu_mcan1:[61,62,76,77,78,91],am6_dev_mcu_mcspi0:[61,62,76,77,78,91],am6_dev_mcu_mcspi1:[61,62,76,77,78,91],am6_dev_mcu_mcspi2:[61,62,76,77,78,91],am6_dev_mcu_msram0:[61,62,76,77,78,91],am6_dev_mcu_navss0:[61,62,71,76,77,78,86,91],am6_dev_mcu_navss0_intr_aggr_0:[62,67,73,76,78,82,88,91],am6_dev_mcu_navss0_intr_router_0:[62,67,73,76,78,82,88,91],am6_dev_mcu_navss0_mcrc0:[62,67,76,78,82,91],am6_dev_mcu_navss0_proxy0:[62,70,73,76,78,85,88,91],am6_dev_mcu_navss0_ringacc0:[62,67,72,73,76,78,82,87,88,91],am6_dev_mcu_navss0_udmap0:[62,63,67,73,76,78,79,82,88,91],am6_dev_mcu_pbist0:[61,62,76,77,78,91],am6_dev_mcu_pdma0:[61,62,76,77,78,91],am6_dev_mcu_pdma1:[61,62,76,77,78,91],am6_dev_mcu_pll_mmr0:[61,62,76,77,78,91],am6_dev_mcu_psram0:[61,62,76,77,78,91],am6_dev_mcu_rom0:[61,62,76,77,78,91],am6_dev_mcu_rti0:[61,62,76,77,78,91],am6_dev_mcu_rti1:[61,62,76,77,78,91],am6_dev_mcu_sec_mmr0:[61,62,76,77,78,91],am6_dev_mcu_timer0:[61,62,76,77,78,91],am6_dev_mcu_timer1:[61,62,76,77,78,91],am6_dev_mcu_timer2:[61,62,76,77,78,91],am6_dev_mcu_timer3:[61,62,76,77,78,91],am6_dev_mcu_uart0:[61,62,76,77,78,91],am6_dev_mmcsd0:[61,62,67,76,77,78,82,91],am6_dev_mmcsd1:[61,62,67,76,77,78,82,91],am6_dev_mx_efuse_main_chain_main_0:[61,62,76,78,91],am6_dev_mx_efuse_mcu_chain_mcu_0:[61,62,76,78,91],am6_dev_mx_wakeup_reset_sync_wkup_0:[62,76,78,91],am6_dev_navss0:[61,62,67,71,76,77,78,82,86,91],am6_dev_navss0_cpts0:[62,67,76,78,82,91],am6_dev_navss0_intr_router_0:[62,67,73,76,78,82,88,91],am6_dev_navss0_mailbox0_cluster0:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster10:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster11:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster1:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster2:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster3:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster4:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster5:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster6:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster7:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster8:[62,67,76,78,82,91],am6_dev_navss0_mailbox0_cluster9:[62,67,76,78,82,91],am6_dev_navss0_mcrc0:[62,67,76,78,82,91],am6_dev_navss0_modss_inta0:[62,67,73,76,78,82,88,91],am6_dev_navss0_modss_inta1:[62,67,73,76,78,82,88,91],am6_dev_navss0_proxy0:[62,70,73,76,78,85,88,91],am6_dev_navss0_pvu0:[62,67,76,78,82,91],am6_dev_navss0_pvu1:[62,67,76,78,82,91],am6_dev_navss0_ringacc0:[62,67,72,73,76,78,82,87,88,91],am6_dev_navss0_timer_mgr0:[62,76,78,91],am6_dev_navss0_timer_mgr1:[62,76,78,91],am6_dev_navss0_udmap0:[62,63,67,73,76,78,79,82,88,91],am6_dev_navss0_udmass_inta0:[62,67,73,76,78,82,88,91],am6_dev_oldi_tx_core_main_0:[61,62,76,77,78,91],am6_dev_pbist0:[61,62,76,77,78,91],am6_dev_pbist1:[61,62,76,77,78,91],am6_dev_pcie0:[61,62,67,76,77,78,82,91],am6_dev_pcie1:[61,62,67,76,77,78,82,91],am6_dev_pdma0:[61,62,76,77,78,91],am6_dev_pdma1:[61,62,67,76,77,78,82,91],am6_dev_pdma_debug0:[61,62,76,77,78,91],am6_dev_pll_mmr0:[61,62,76,77,78,91],am6_dev_pllctrl0:[61,62,76,77,78,91],am6_dev_pru_icssg0:[61,62,67,76,77,78,82,91],am6_dev_pru_icssg1:[61,62,67,76,77,78,82,91],am6_dev_pru_icssg2:[61,62,67,76,77,78,82,91],am6_dev_psc0:[61,62,76,77,78,91],am6_dev_psramecc0:[61,62,76,77,78,91],am6_dev_rti0:[61,62,76,77,78,91],am6_dev_rti1:[61,62,76,77,78,91],am6_dev_rti2:[61,62,76,77,78,91],am6_dev_rti3:[61,62,76,77,78,91],am6_dev_sa2_ul0:[61,62,67,76,77,78,82,91,159],am6_dev_serdes0:[61,62,76,77,78,91],am6_dev_serdes1:[61,62,76,77,78,91],am6_dev_stm0:[61,62,76,77,78,91],am6_dev_timer0:[61,62,67,76,77,78,82,91],am6_dev_timer10:[61,62,67,76,77,78,82,91],am6_dev_timer11:[61,62,67,76,77,78,82,91],am6_dev_timer1:[61,62,67,76,77,78,82,91],am6_dev_timer2:[61,62,67,76,77,78,82,91],am6_dev_timer3:[61,62,67,76,77,78,82,91],am6_dev_timer4:[61,62,67,76,77,78,82,91],am6_dev_timer5:[61,62,67,76,77,78,82,91],am6_dev_timer6:[61,62,67,76,77,78,82,91],am6_dev_timer7:[61,62,67,76,77,78,82,91],am6_dev_timer8:[61,62,67,76,77,78,82,91],am6_dev_timer9:[61,62,67,76,77,78,82,91],am6_dev_timesync_intrtr0:[61,62,67,73,76,77,78,82,88,91],am6_dev_uart0:[61,62,67,76,77,78,82,91],am6_dev_uart1:[61,62,67,76,77,78,82,91],am6_dev_uart2:[61,62,67,76,77,78,82,91],am6_dev_usb3ss0:[61,62,67,76,77,78,82,91],am6_dev_usb3ss1:[61,62,67,76,77,78,82,91],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:[62,76,78,91],am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:[62,76,78,91],am6_dev_vdc_data_vbusm_64b_ref_main2mcu:[62,76,78,91],am6_dev_vdc_data_vbusm_64b_ref_mcu2main:[62,76,78,91],am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[62,76,78,91],am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:[62,76,78,91],am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:[62,76,78,91],am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[62,76,78,91],am6_dev_vdc_nav_psil_128b_ref_main2mcu:[62,76,78,91],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[62,76,78,91],am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[62,76,78,91],am6_dev_wkup_cbass0:[61,62,76,77,78,91],am6_dev_wkup_cbass_fw0:[61,62,76,77,78,91],am6_dev_wkup_ctrl_mmr0:[61,62,76,77,78,91],am6_dev_wkup_dmsc0:[61,62,76,78,91],am6_dev_wkup_dmsc0_cortex_m3_0:[62,67,76,78,82,91],am6_dev_wkup_ecc_aggr0:[61,62,76,77,78,91],am6_dev_wkup_esm0:[61,62,67,76,77,78,82,91],am6_dev_wkup_gpio0:[61,62,67,76,77,78,82,91],am6_dev_wkup_gpiomux_intrtr0:[61,62,67,73,76,77,78,82,88,91],am6_dev_wkup_i2c0:[61,62,76,77,78,91],am6_dev_wkup_pllctrl0:[61,62,76,77,78,91],am6_dev_wkup_psc0:[61,62,76,77,78,91],am6_dev_wkup_uart0:[61,62,76,77,78,91],am6_dev_wkup_vtm0:[61,62,76,77,78,91],am6x:[2,158],among:[5,162],amount:[22,31],ani:[0,2,5,6,9,11,12,13,14,18,22,25,26,27,28,31,40,54,150,151,153,159,161,162],anoth:[2,5,6,13,14,15,17,23,27,31,41,55,63,71,79,86,95,102,109,116,124,131,138,145,153,154],anti:22,anyon:7,api:[0,1,2,4,9,10,11,12,13,21,22,25,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,154,155,156,157,158,159,160,162,163],appdata:161,append:[5,18,22,27,155,160],appic:14,appli:[5,13,14,16,21,22,154,160,161],applic:[0,3,5,7,9,11,12,13,14,17,20,21,22,24,25,26,27,34,38,48,52,63,68,79,83,95,99,109,113,124,128,138,142,150,151,153,155,158,161,162],approach:[0,155],appropri:[5,6,14,25,160],aqcmpintr_level:[67,82],arbitrari:31,arch32:14,architectur:[9,24,27,150],area:[28,64,153],argument:[8,27,154,161,162],arm0:[38,52],arm:[0,31,68,83,99,113,128,142],arrai:[13,15,16,18,22,24,25,27,34,37,42,48,51,56,63,67,70,72,79,82,85,87,95,98,101,103,109,112,115,117,124,127,130,132,138,141,144,146,153,157,158,161],ascend:27,asel:12,asn1:[22,157,158,161],asn:22,assert:[6,14,21],assign:[10,12,13,17,24,31,34,37,42,48,51,56,63,66,67,70,72,79,81,82,85,87,92,95,98,101,103,109,112,115,117,124,127,130,132,138,141,144,146,153],associ:[17,21,24,26,32,46,61,77,93,107,122,136],assum:[10,12,13,27,151,161,162],assur:27,asymmetr:[20,155],atcm:14,atcm_en:14,attack:14,attempt:[5,6,12,14,21,22,27,31,150],attribut:[22,27,151,154],atyp:[27,31],audio:[99,113,128,142],auth_in_plac:22,auth_resource_own:28,authent:[0,2,7,22,25,26,28,31,155,159],authenticate_and_start_imag:14,authinplac:22,author:[25,161],automat:[3,5,21,25,154],avabl:159,avail:[0,2,3,5,13,14,15,16,19,20,21,23,25,26,27,28,31,151,153,157,162],availabler:159,avoid:[14,161,162],back:[2,3,10,11,12,16,24,25,36,50,66,81,97,111,126,140,154,159],backup:157,backward:[5,8,26,27,121,152],bad:31,bad_devic:31,base:[0,5,6,9,11,12,13,14,17,21,22,24,25,26,31,34,38,41,42,48,52,55,56,63,68,70,71,72,79,83,85,86,87,95,99,101,102,103,109,113,115,116,117,124,128,130,131,132,138,142,144,145,146,151,153,154,157,159,161],baseport:[8,24],basi:27,basic:[0,14,22],basicconstraint:[22,157,158,161],bc_lvl:[67,82],bcdma:[0,2,13],bcdma_chan_data_complet:[37,51],bcdma_chan_error:[37,51],bcdma_chan_ring_complet:[37,51],bcdma_rx:[41,55,131,145],bcdma_rx_chan_data_complet:[37,51,127,141],bcdma_rx_chan_error:[37,51,127,141],bcdma_rx_chan_ring_complet:[37,51,127,141],bcdma_tx:[41,55,131,145],bcdma_tx_chan_data_complet:[37,51,127,141],bcdma_tx_chan_error:[37,51,127,141],bcdma_tx_chan_ring_complet:[37,51,127,141],bcfg:22,bcfg_hash:22,becaus:[12,14,21,27,150],becom:[152,153,158],been:[2,5,16,21,27,31,153,162],beenabl:159,befor:[2,5,7,11,14,18,21,22,24,27,28,31,154,155,157,158,160,161],begin:[3,7,22,25],behav:[0,121],behavior:[3,6,8,27],behaviour:154,behind:[27,159],being:[2,5,6,9,13,14,22,24,26,28,34,43,48,57,63,73,79,88,95,104,109,118,124,133,138,147,150,151,154,158,161],belong:[5,31],below:[0,2,5,6,14,15,17,19,21,22,23,24,25,26,27,28,31,35,49,65,80,96,110,125,139,151,153,154,155,160,161,162],ber:22,best:5,better:[5,14],between:[2,6,9,12,14,21,27],beyond:[2,13,27],big:22,binari:[0,14,18,22,25,27,151,154,155,156,157,158,163],binary_fil:27,bit:[2,3,5,6,7,9,10,11,12,13,14,16,17,18,19,21,22,24,25,26,27,28,31,43,57,64,73,88,104,118,133,147,150,151,152,153,154,157,158,161],bit_count:158,bitfield:[6,9,10,11,12,13,25,27,150,152],blob:[2,7,22,24,25,27,155],block:[0,2,5,6,13,22,27,34,48,157,161],block_copy_chan:[34,42,48,56],block_everyon:[35,49,65,80,96,110,125,139],bmek:[18,157],bmpk:[18,157,158,161],bmpkh:[18,157],board0:5,board:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,30,31,32,33,34,35,36,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,132,134,135,136,137,138,139,140,141,142,143,144,145,146,148,149,150,151,152,153,154,156,157,158,159,160,163],boardcfg:[0,19,22,25,26,27,28,35,49,65,80,96,110,125,139,155],boardcfg_abi_maj:24,boardcfg_abi_min:24,boardcfg_abi_rev:[24,28],boardcfg_cfg:24,boardcfg_control_magic_num:24,boardcfg_dbg_cfg:31,boardcfg_dbg_cfg_magic_num:24,boardcfg_desc_t:25,boardcfg_devgrp:24,boardcfg_dkek_cfg_magic_num:24,boardcfg_host_hierarchy_magic_num:24,boardcfg_max_main_host_count:24,boardcfg_max_mcu_host_count:24,boardcfg_msmc:3,boardcfg_msmc_magic_num:24,boardcfg_otp_cfg_magic_num:24,boardcfg_pm_devgrp:26,boardcfg_pm_siz:26,boardcfg_pmp_high:26,boardcfg_pmp_low:26,boardcfg_proc_acl_magic_num:24,boardcfg_rm_devgrp:27,boardcfg_rm_host_cfg:24,boardcfg_rm_host_cfg_magic_num:24,boardcfg_rm_resasg:24,boardcfg_rm_resasg_magic_num:24,boardcfg_rm_siz:27,boardcfg_rmp_high:27,boardcfg_rmp_low:27,boardcfg_sec:28,boardcfg_secproxy_magic_num:24,boardcfg_security_devgrp:28,boardcfg_security_s:28,boardcfg_securityp_high:28,boardcfg_securityp_low:28,boardcfg_siz:24,boardcfg_subhdr:24,boardcfghash:[22,155],boardcfgp_high:24,boardcfgp_low:24,boardconfig:[31,150,157,158],bodi:155,boot:[0,3,4,7,20,24,26,27,28,31,35,36,38,45,49,50,52,60,65,66,68,76,80,81,83,91,96,97,99,106,110,111,113,120,125,126,128,135,139,140,142,149,150,153,156,157,159,161,162,163],boot_cor:25,boot_seq:22,bootcor:22,bootcoreopts_clr:22,bootcoreopts_set:22,bootload:[0,3,25,38,52,68,83,99,113,128,142,150],bootpin:[38,52,68,83,99,113,128,142],bootvector:14,bootvector_hi:14,bootvector_lo:14,both:[0,2,5,9,11,14,22,24,25,26,27,28,154,155,157,161,162],boundari:27,bp_init_complet:31,brdcfg:[157,158],brddat:161,bring:[8,150,160],broadcast:27,btcm:14,btcm_en:14,buffer:[13,22,24],build:[25,31,58,74,89],built:[26,31],burnt:151,burst:[13,31],bus:[12,13,14,27],bus_intr_64:[75,90],bus_intr_65:[75,90],bus_intr_66:[75,90],bus_intr_67:[75,90],bus_spi_64:[75,90],bus_spi_65:[75,90],bus_spi_66:[75,90],bus_spi_67:[75,90],bus_spi_68:[75,90],bus_spi_69:[75,90],bus_spi_70:[75,90],bus_spi_71:[75,90],bus_spi_72:[75,90],bus_spi_73:[75,90],bus_spi_74:[75,90],bus_spi_75:[75,90],bus_spi_76:[75,90],bus_spi_77:[75,90],bus_spi_78:[75,90],bus_spi_79:[75,90],c47d9ca8d1aae57b8e8784a12f636b2b:161,c66:[14,113],c66_event_in_sync:112,c66_event_in_sync_4:119,c66_event_in_sync_5:119,c66_event_in_sync_6:119,c66_event_in_sync_7:119,c66ss0_core0:[114,119],c66ss1_core0:[114,119],c6x_0:111,c6x_0_0:[111,119],c6x_0_1:[111,119],c6x_1:111,c6x_1_0:[111,119],c6x_1_1:[111,119],c71ss0:114,c7x:[111,113,128,142],c7x_0:[111,119,126,140],c7x_0_0:[126,134,140,148],c7x_0_1:[126,134,140,148],c7x_1:[111,119,126,140],c7x_1_0:[126,134,140,148],c7x_1_1:[126,134,140,148],c7x_2:140,c7x_2_0:[140,148],c7x_2_1:[140,148],c7x_3:140,c7x_3_0:[140,148],c7x_3_1:[140,148],c89491b8edad0fb3:161,c89491b8edad0fb3a5f201ec4caff17bcde0ed5ac845b17da14e0749da22d4cb:161,cach:[3,24,35,49,65,80,96,110,125,139],cal0_rx:[71,86],calc_val:2,calcul:[12,20,155,160],call:[5,7,8,9,14,25,26,150,151,152,155,162],can:[0,2,5,6,7,8,9,11,12,13,14,17,18,19,21,22,23,24,25,26,27,28,31,32,33,35,38,46,47,49,52,61,62,63,65,68,77,78,79,80,83,93,94,95,96,99,107,108,109,110,113,122,123,124,125,128,136,137,138,139,142,150,151,152,153,157,158,159,161,162],cannot:[12,13,14,21,27,28,34,37,41,42,48,51,55,56,63,66,67,70,71,72,79,81,82,85,86,87,95,98,101,102,103,109,112,115,116,117,124,127,130,131,132,138,141,144,145,146,154,159,161],canon:22,capabl:[0,5,9,11,26,27,28,150],captur:[25,26,27],card:161,care:[6,26,150,155],carefulli:6,carri:[151,153],carveout:7,cast:161,categori:[153,154],caus:[3,27,157],cba:0,cba_permission_0:[35,49,65,80,96,110,125,139],cba_permission_1:[35,49,65,80,96,110,125,139],cba_permission_2:[35,49,65,80,96,110,125,139],cba_permission_x:[35,49,65,80,96,110,125,139],cbc:[22,155,160],ccboard0:161,cccccccccccccccccccccccccccccccc:161,ccdc_intr_pend:112,ccs1010:161,ccs:161,ccs_base:161,ccs_version:161,center:3,cer:22,ceritif:158,cert_addr_hi:19,cert_addr_lo:19,certain:[2,5,6,8,23,25,157],certif:[4,14,18,19,20,21,25,28,31,157,160],certifc:157,certifi:151,certificate_address_hi:14,certificate_address_lo:14,certtyp:25,cfg:[12,13,14,18,27,28],challeng:0,chanc:[157,158],chang:[5,9,13,31,155,160],channel:[2,9,10,11,12,17,24,27,31,67,82,98,112,127,141,154],chapter:[0,5,6,9,10,11,12,13,14,15,16,17,18,19,20,23,25,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,153,154,163],charact:161,character:26,characterist:151,chart:5,check:[5,12,13,14,21,22,24,27,28,150,151,154,157,161],chip:155,choic:[0,24],choos:[2,5,27,32,46,61,77,93,107,122,136,150,155,157,159,160,161],chose:2,chosen:[2,6,8,22,155,160],claim:[6,14,154,159],clarifi:14,cleanup:14,clear:[6,9,11,13,14,21,22,26,31,162],clk32:5,clk:[5,31],clk_gate:14,clk_id:5,clk_stop:14,clkout:[38,52,68,83,99,113,128,142],clock:[0,4,14,31,38,52,68,83,92,99,113,128,142],clock_dis:31,clock_en:31,clock_set_par:31,clock_set_r:31,clockstatu:5,close:[5,21,157,161],closest:5,clstr_cfg:14,club:[22,158],cluster:[14,39,53,69,84,100,114,129,143,161],cmac:151,cnt:[12,157],code:[2,5,14,26,27,31,158,161,162],coher:[14,24,27],cold:153,collect:0,com:[22,27,157,158,161],combin:[0,3,9,12,18,21,22,26,27,29,35,49,65,80,96,110,125,139,155,157,161,163],come:[31,155],command:[4,5,14,20,25,161],comment:158,common:[13,16,17,20,25,27,31,63,79,95,109,124,138,161],commun:[0,3,21,26,36,44,59,75,90,97,105,111,119,126,134,140,148,150,161],comp:25,comp_opt:25,comp_siz:25,comp_typ:25,compact:[24,31],compait:121,compar:[22,150,153,155,161],comparison:[13,31],compat:[0,8,24,26,27,152],compatibl:2,compil:158,complet:[2,6,7,9,12,13,14,21,24,26,27,28,31,38,52,68,83,99,113,128,142,150,151,160,162],complex:[0,160],complianc:6,complic:14,compon:[0,3,25],component1:25,component2:25,component3:25,component4:25,component5:25,compos:161,comprehend:31,comptyp:25,compulsorili:162,comput:[36,50,66,81,97,111,126,140,151,157],compute_cluster0_c71ss0_0:129,compute_cluster0_c71ss0_core0_0:143,compute_cluster0_c71ss1_0:129,compute_cluster0_c71ss1_core0_0:143,compute_cluster0_c71ss2_core0_0:143,compute_cluster0_c71ss3_core0_0:143,compute_cluster0_clec:[119,134,148],compute_cluster0_gic500ss:[105,119,134,148],compute_cluster0_msmc_1mb:105,compute_cluster0_msmc_en:105,compute_cluster_j7ae_main_0_dmsc_wrap_0:129,compute_cluster_j7ahp_main_0_dmsc_wrap_0:143,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:114,compute_cluster_j7vcl_tb_vdc_main_0_msmc_en:100,compute_cluster_msmc0:[69,84,161],concaten:[158,161],concept:[0,14,150,154],concern:150,condit:[0,14],config:[3,11,14,17,19,25,31,150,157,158,161],config_flags_1:14,config_flags_1_clear:14,config_flags_1_set:14,config_security_keystore_s:[58,74,89],configflags_clr:22,configflags_set:22,configur:[0,1,2,3,4,8,9,15,16,18,19,20,21,23,30,32,33,34,35,36,37,38,39,40,41,42,44,45,46,47,48,49,50,51,52,53,54,55,56,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,74,75,76,77,78,79,80,81,82,83,84,85,86,87,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,105,106,107,108,109,110,111,112,113,114,115,116,117,119,120,121,122,123,124,125,126,127,128,129,130,131,132,134,135,136,137,138,139,140,141,142,143,144,145,146,148,149,150,151,152,156,158,159,160,163],configutaion:25,confirm:[5,14,159],confirugr:[58,74,89],conform:[27,154],confus:[39,53,69,84,100,114,129,143,150],conjunct:[6,14],connect:[5,7,9,26,37,38,51,52,67,68,82,83,98,99,112,113,127,128,141,142,161],consecut:14,consid:[2,3,10,12,13,14,26,27],consider:31,consist:[3,5,6,8,14,24,26,27,28],consol:[27,31],constant:13,constraint:[7,14,27],consum:27,contact:153,contain:[0,2,3,5,6,8,14,15,18,20,21,22,24,25,26,27,28,40,54,151,152,153,161],content:[0,3,17,22,27,31,157,161],context:[2,6,7,15,36,50,66,81,97,111,126,140,151,153],context_loss_count:6,contigu:[13,27,157],continu:[14,27,162],control:[0,4,9,10,13,17,21,22,24,27,28,32,36,45,46,50,60,61,66,76,77,81,91,93,97,106,107,111,120,122,126,135,136,140,149,150,151,154,159,162,163],control_flags_1:14,control_flags_1_clear:14,control_flags_1_set:14,conveni:[150,161],convent:[31,161],convert:[12,157],copi:[5,13,22,27,34,48,158],core:[0,2,3,7,14,22,23,25,28,31,151,152,153,154,160,161,162],core_halt:14,core_resume_hi:7,core_resume_lo:7,coredbgen:[22,161],coredbgsecen:[22,161],corepac:14,coresecdbgen:161,correct:[13,14,157],correctli:[2,28,162],correl:151,correspond:[2,5,9,10,12,13,14,22,25,32,35,46,49,61,65,77,80,93,96,107,110,122,125,136,139,150,152,154,155,157,161,162],corrupt:[24,157,158],cortex:[36,50,66,81,97,111,126,140],could:[8,14,24,27,150,153,158],count:[11,12,13,18,26,31,153,157,158],count_leading_zero:158,counter:[6,12,151,155],cover:[10,11,12,159],cpsw2_rx:[41,55],cpsw2_tx:[41,55],cpsw:[68,83,99,113,128,142],cpsw_rx_chan:[34,42,48,56],cpsw_tx_chan:[34,42,48,56],cpts0_comp:[67,82,98,112,127,141],cpts0_genf0:[67,82,98,112,127,141],cpts0_genf1:[67,82,98,112,127,141],cpts0_genf2:[67,82,98,112,127,141],cpts0_genf3:[67,82,98,112,127,141],cpts0_genf4:[67,82,98,112,127,141],cpts0_genf5:[67,82,98,112,127,141],cpts0_hw1_push:[67,82,98,112,127,141],cpts0_hw2_push:[67,82,98,112,127,141],cpts0_hw3_push:[67,82,98,112,127,141],cpts0_hw4_push:[67,82,98,112,127,141],cpts0_hw5_push:[67,82,98,112,127,141],cpts0_hw6_push:[67,82,98,112,127,141],cpts0_hw7_push:[67,82,98,112,127,141],cpts0_hw8_push:[67,82,98,112,127,141],cpts0_sync:[67,82,98,112,127,141],cpts_comp:[37,51,67,82,98,112,127,141],cpts_genf0:[37,51,67,82,98,112,127,141],cpts_genf1:[37,51,67,82,98,112,127,141],cpts_genf2:51,cpts_genf3:51,cpts_genf4:51,cpts_genf5:51,cpts_hw1_push:[37,51,98,112,141],cpts_hw2_push:[37,51,98,112,141],cpts_hw3_push:[37,51,67,82,98,112,127,141],cpts_hw4_push:[37,51,67,82,98,112,127,141],cpts_hw5_push:[37,51,98,112,141],cpts_hw6_push:[37,51,98,112,141],cpts_hw7_push:[37,51,98,112,141],cpts_hw8_push:[37,51,98,112,141],cpts_sync:[37,51,67,82,98,112,127,141],cpu1:14,cpu:[0,14,151],creat:[3,5,6,8,14,24,26,27,28,151,155,157],credenti:[12,28],credit:[11,13,24,31],criteria:27,critic:[0,2,3,14,76,91,106,120,135,149,150],crypto:[0,2,159],cryptograph:159,crystal:[38,52,68,83,99,113,128,142],cs_dap:161,cs_dap_0:161,csi_err_irq:[112,127,141],csi_interrupt:[112,127,141],csi_irq:[112,127,141],csi_level:[112,127,141],csi_rx:41,csi_tx:41,csl_efail:5,ctm_level:[67,82],ctrl:26,ctrl_mmr:14,ctrlmmr_:14,ctrlmmr_sec_clstrx_cfg:14,ctx_hi:7,ctx_lo:7,cumul:[26,27],current:[3,5,6,14,16,17,19,22,24,26,27,28,31,43,57,73,88,104,118,133,147,154,157,158,161],current_st:[5,6],custmpk:161,custom:[0,5,18,21,22,24,27,153,157,161],cycl:7,dalla:158,dat:161,data0_v:12,data1_v:12,data:[0,2,10,12,14,18,22,150,151,153,154,157,158,159,161,163],databas:151,dbg_en:14,dbg_niden:14,dbg_spiden:14,dbg_spniden:14,dbgauth:161,ddr:[7,38,52,68,83,99,113,128,142],ddrss_control:[98,112,127,141],ddrss_hs_phy_global_error:[98,112,127,141],ddrss_pll_freq_change_req:[98,112,127,141],ddrss_v2a_other_err_lvl:[98,112,127,141],ddrss_v2h_other_err_lvl:[67,82],deal:[150,153],deassert:14,debug:[0,4,7,14,18,21,35,49,65,80,96,110,125,139,150,156,163],debug_cert_addr:20,debug_cfg:24,debug_core_sel:22,debug_dis:22,debug_flag:7,debug_ful:[22,161],debug_preserv:22,debug_priv_level:[22,161],debug_publ:[22,161],debug_public_us:[22,161],debug_respons:18,debug_secure_us:[22,161],debug_unlock_cert:161,debugctrl:22,debugg:[21,161],debugss:21,debugtyp:[22,161],debuguid:[22,161],decid:7,decis:[22,157,161],decod:[19,22,31,157],decoupl:12,decrypt:[2,7,18,22,25,151,153,155,159,160],dedic:[0,24,159],def:25,defer:[28,31],defin:[0,2,7,8,9,10,11,12,13,17,22,24,25,26,27,28,31,32,33,46,47,58,61,62,66,74,77,78,81,89,93,94,107,108,121,122,123,136,137,150,151,152,154,155],definit:[2,8,24,27,161],deiniti:8,delai:[14,21],delay_before_iteration_loop_start_u:14,delay_per_iteration_u:14,deleg:[63,79,95,109,124,138],delegated_host:13,deliveri:153,demand:24,denot:152,dep:31,depend:[6,8,9,14,21,22,25,26,27,28,31,150,153,161],deprec:[154,155],depth:[13,150],der:[22,157,161],deriv:[0,4,24,26,35,49,65,80,96,110,125,139,156,159,163],desc:25,describ:[0,2,3,5,6,7,8,9,12,13,14,20,21,22,24,25,27,28,31,32,34,37,41,42,46,48,51,55,56,61,63,67,70,71,72,77,79,82,85,86,87,93,95,98,101,102,103,107,109,112,115,116,117,122,124,127,130,131,132,136,138,141,144,145,146,151,153,154,155,157,159,160,161,162],descript:[2,3,4,5,6,7,8,21,22,24,25,26,27,28,32,46,61,77,92,93,107,122,136,150,151,152,153,154,157,158,159,161,162],descriptor:[13,25,31],design:[3,5,28,31,162],desir:[2,5,6,9,14,28,150,151,154,155,162],desrib:0,dest_addr:25,destaddr:22,destin:[2,9,11,13,22,25,31],detail:[2,14,22,25,31,35,49,65,80,96,110,125,139,150,153,157,158,159],detect:[27,34,37,42,48,51,56,63,67,70,72,79,82,85,87,95,98,101,103,109,112,115,117,124,127,130,132,138,141,144,146,150],determin:[5,6,11,22,38,52,68,83,99,113,128,142,160,161],determinist:151,dev:[27,31],dev_a53_rs_bw_limiter0_clk_clk:32,dev_a53_ws_bw_limiter1_clk_clk:32,dev_a53ss0_a53_divh_clk4_obsclk_out_clk:32,dev_a53ss0_core_0_a53_core0_arm_clk_clk:[32,46],dev_a53ss0_core_1_a53_core1_arm_clk_clk:[32,46],dev_a53ss0_core_2_a53_core2_arm_clk_clk:32,dev_a53ss0_core_3_a53_core3_arm_clk_clk:32,dev_a53ss0_corepac_arm_clk_clk:[32,46],dev_a53ss0_pll_ctrl_clk:[32,46],dev_a72ss0_a72_divh_clk8_obsclk_out_clk:122,dev_a72ss0_arm0_clk_clk:136,dev_a72ss0_arm0_divh_clk8_obsclk_out_clk:136,dev_a72ss0_arm0_msmc_clk_clk:136,dev_a72ss0_arm0_pll_ctrl_clk_clk:136,dev_a72ss0_arm_clk_clk:[107,122],dev_a72ss0_core0_0_arm_clk_clk:93,dev_a72ss0_core0_1_arm_clk_clk:93,dev_a72ss0_core0_arm0_clk_clk:136,dev_a72ss0_core0_arm_clk_clk:[93,107,122],dev_a72ss0_core0_msmc_clk:93,dev_a72ss0_core0_pll_ctrl_clk:93,dev_a72ss0_core1_arm0_clk_clk:136,dev_a72ss0_core1_arm_clk_clk:[107,122],dev_a72ss0_core2_arm0_clk_clk:136,dev_a72ss0_core3_arm0_clk_clk:136,dev_a72ss0_msmc_clk:[107,122],dev_a72ss0_pll_ctrl_clk:[107,122],dev_a72ss1_arm1_clk_clk:136,dev_a72ss1_arm1_divh_clk8_obsclk_out_clk:136,dev_a72ss1_arm1_pll_ctrl_clk_clk:136,dev_a72ss1_core0_arm1_clk_clk:136,dev_a72ss1_core1_arm1_clk_clk:136,dev_a72ss1_core2_arm1_clk_clk:136,dev_a72ss1_core3_arm1_clk_clk:136,dev_aasrc0_rx0_sync:107,dev_aasrc0_rx0_sync_parent_board_0_ext_refclk1_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp0_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp10_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp11_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp1_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp2_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp3_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp4_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp5_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp6_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp7_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp8_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsr_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcasp9_afsx_out:107,dev_aasrc0_rx0_sync_parent_board_0_mcu_ext_refclk0_out:107,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbclk_out:107,dev_aasrc0_rx0_sync_parent_board_0_mlb0_mlbcp_out2:107,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:107,dev_aasrc0_rx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:107,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out0:107,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out1:107,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out2:107,dev_aasrc0_rx0_sync_parent_mcasp_ahclko_mux_out3:107,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out0:107,dev_aasrc0_rx0_sync_parent_mcu_adc_clk_sel_out1:107,dev_aasrc0_rx1_sync:107,dev_aasrc0_rx1_sync_parent_board_0_ext_refclk1_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp0_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp10_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp11_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp1_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp2_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp3_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp4_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp5_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp6_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp7_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp8_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsr_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcasp9_afsx_out:107,dev_aasrc0_rx1_sync_parent_board_0_mcu_ext_refclk0_out:107,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbclk_out:107,dev_aasrc0_rx1_sync_parent_board_0_mlb0_mlbcp_out2:107,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:107,dev_aasrc0_rx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:107,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out0:107,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out1:107,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out2:107,dev_aasrc0_rx1_sync_parent_mcasp_ahclko_mux_out3:107,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out0:107,dev_aasrc0_rx1_sync_parent_mcu_adc_clk_sel_out1:107,dev_aasrc0_rx2_sync:107,dev_aasrc0_rx2_sync_parent_board_0_ext_refclk1_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp0_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp10_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp11_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp1_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp2_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp3_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp4_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp5_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp6_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp7_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp8_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsr_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcasp9_afsx_out:107,dev_aasrc0_rx2_sync_parent_board_0_mcu_ext_refclk0_out:107,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbclk_out:107,dev_aasrc0_rx2_sync_parent_board_0_mlb0_mlbcp_out2:107,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:107,dev_aasrc0_rx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:107,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out0:107,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out1:107,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out2:107,dev_aasrc0_rx2_sync_parent_mcasp_ahclko_mux_out3:107,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out0:107,dev_aasrc0_rx2_sync_parent_mcu_adc_clk_sel_out1:107,dev_aasrc0_rx3_sync:107,dev_aasrc0_rx3_sync_parent_board_0_ext_refclk1_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp0_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp10_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp11_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp1_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp2_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp3_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp4_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp5_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp6_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp7_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp8_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsr_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcasp9_afsx_out:107,dev_aasrc0_rx3_sync_parent_board_0_mcu_ext_refclk0_out:107,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbclk_out:107,dev_aasrc0_rx3_sync_parent_board_0_mlb0_mlbcp_out2:107,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:107,dev_aasrc0_rx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:107,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out0:107,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out1:107,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out2:107,dev_aasrc0_rx3_sync_parent_mcasp_ahclko_mux_out3:107,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out0:107,dev_aasrc0_rx3_sync_parent_mcu_adc_clk_sel_out1:107,dev_aasrc0_sys_clk:107,dev_aasrc0_tx0_sync:107,dev_aasrc0_tx0_sync_parent_board_0_ext_refclk1_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp0_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp10_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp11_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp1_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp2_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp3_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp4_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp5_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp6_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp7_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp8_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out:107,dev_aasrc0_tx0_sync_parent_board_0_mcasp9_afsx_out_dup0:107,dev_aasrc0_tx0_sync_parent_board_0_mcu_ext_refclk0_out:107,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbclk_out:107,dev_aasrc0_tx0_sync_parent_board_0_mlb0_mlbcp_out2:107,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:107,dev_aasrc0_tx0_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:107,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out0:107,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out1:107,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out2:107,dev_aasrc0_tx0_sync_parent_mcasp_ahclko_mux_out3:107,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out0:107,dev_aasrc0_tx0_sync_parent_mcu_adc_clk_sel_out1:107,dev_aasrc0_tx1_sync:107,dev_aasrc0_tx1_sync_parent_board_0_ext_refclk1_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp0_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp10_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp11_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp1_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp2_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp3_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp4_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp5_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp6_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp7_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp8_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out:107,dev_aasrc0_tx1_sync_parent_board_0_mcasp9_afsx_out_dup0:107,dev_aasrc0_tx1_sync_parent_board_0_mcu_ext_refclk0_out:107,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbclk_out:107,dev_aasrc0_tx1_sync_parent_board_0_mlb0_mlbcp_out2:107,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:107,dev_aasrc0_tx1_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:107,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out0:107,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out1:107,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out2:107,dev_aasrc0_tx1_sync_parent_mcasp_ahclko_mux_out3:107,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out0:107,dev_aasrc0_tx1_sync_parent_mcu_adc_clk_sel_out1:107,dev_aasrc0_tx2_sync:107,dev_aasrc0_tx2_sync_parent_board_0_ext_refclk1_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp0_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp10_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp11_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp1_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp2_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp3_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp4_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp5_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp6_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp7_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp8_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out:107,dev_aasrc0_tx2_sync_parent_board_0_mcasp9_afsx_out_dup0:107,dev_aasrc0_tx2_sync_parent_board_0_mcu_ext_refclk0_out:107,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbclk_out:107,dev_aasrc0_tx2_sync_parent_board_0_mlb0_mlbcp_out2:107,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:107,dev_aasrc0_tx2_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:107,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out0:107,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out1:107,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out2:107,dev_aasrc0_tx2_sync_parent_mcasp_ahclko_mux_out3:107,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out0:107,dev_aasrc0_tx2_sync_parent_mcu_adc_clk_sel_out1:107,dev_aasrc0_tx3_sync:107,dev_aasrc0_tx3_sync_parent_board_0_ext_refclk1_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp0_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp10_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp11_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp1_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp2_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp3_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp4_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp5_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp6_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp7_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp8_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out:107,dev_aasrc0_tx3_sync_parent_board_0_mcasp9_afsx_out_dup0:107,dev_aasrc0_tx3_sync_parent_board_0_mcu_ext_refclk0_out:107,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbclk_out:107,dev_aasrc0_tx3_sync_parent_board_0_mlb0_mlbcp_out2:107,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_15_hsdivout3_clk:107,dev_aasrc0_tx3_sync_parent_hsdiv3_16fft_main_4_hsdivout3_clk:107,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out0:107,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out1:107,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out2:107,dev_aasrc0_tx3_sync_parent_mcasp_ahclko_mux_out3:107,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out0:107,dev_aasrc0_tx3_sync_parent_mcu_adc_clk_sel_out1:107,dev_aasrc0_vbusp_clk:107,dev_adc0_adc_clk:46,dev_adc0_adc_clk_parent_board_0_ext_refclk1_out:46,dev_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:46,dev_adc0_adc_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:46,dev_adc0_adc_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:46,dev_adc0_sys_clk:46,dev_adc0_vbus_clk:46,dev_aggr_atb0_dbg_clk:[122,136],dev_ascpcie_buffer0_clkin0:107,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref1_out_clk:107,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_0_ref_der_out_clk:107,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref1_out_clk:107,dev_ascpcie_buffer0_clkin0_parent_wiz16b4m4cs_main_1_ref_der_out_clk:107,dev_ascpcie_buffer0_clkin1:107,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref1_out_clk:107,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_0_ref_der_out_clk:107,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref1_out_clk:107,dev_ascpcie_buffer0_clkin1_parent_wiz16b4m4cs_main_1_ref_der_out_clk:107,dev_ascpcie_buffer0_clkout0_n:107,dev_ascpcie_buffer0_clkout0_p:107,dev_ascpcie_buffer0_clkout1_n:107,dev_ascpcie_buffer0_clkout1_p:107,dev_ascpcie_buffer1_clkin0:107,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref1_out_clk:107,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_2_ref_der_out_clk:107,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref1_out_clk:107,dev_ascpcie_buffer1_clkin0_parent_wiz16b4m4cs_main_3_ref_der_out_clk:107,dev_ascpcie_buffer1_clkin1:107,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref1_out_clk:107,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_2_ref_der_out_clk:107,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref1_out_clk:107,dev_ascpcie_buffer1_clkin1_parent_wiz16b4m4cs_main_3_ref_der_out_clk:107,dev_ascpcie_buffer1_clkout0_n:107,dev_ascpcie_buffer1_clkout0_p:107,dev_ascpcie_buffer1_clkout1_n:107,dev_ascpcie_buffer1_clkout1_p:107,dev_atl0_atl_clk:[93,107,122,136],dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:[93,107,122,136],dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_atl0_atl_clk_parent_hsdiv2_16fft_main_4_hsdivout1_clk:[93,122,136],dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:107,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:107,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[93,107,122,136],dev_atl0_atl_clk_parent_postdiv2_16fft_main_0_hsdivout7_clk:93,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:[107,122,136],dev_atl0_atl_io_port_atclk_out:[93,107,122,136],dev_atl0_atl_io_port_atclk_out_1:[93,107,122,136],dev_atl0_atl_io_port_atclk_out_2:[93,107,122,136],dev_atl0_atl_io_port_atclk_out_3:[93,107,122,136],dev_atl0_atl_io_port_aw:[122,136],dev_atl0_atl_io_port_aws_1:[122,136],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk0_out:[122,136],dev_atl0_atl_io_port_aws_1_parent_board_0_audio_ext_refclk1_out:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_1_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_2:[122,136],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk0_out:[122,136],dev_atl0_atl_io_port_aws_2_parent_board_0_audio_ext_refclk1_out:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_2_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_3:[122,136],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk0_out:[122,136],dev_atl0_atl_io_port_aws_3_parent_board_0_audio_ext_refclk1_out:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_3_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk0_out:[122,136],dev_atl0_atl_io_port_aws_parent_board_0_audio_ext_refclk1_out:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_0_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_1_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_2_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_3_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_aws_parent_mcasp_main_4_mcasp_afsx_pout_dup0:[122,136],dev_atl0_atl_io_port_bw:[122,136],dev_atl0_atl_io_port_bws_1:[122,136],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk0_out:[122,136],dev_atl0_atl_io_port_bws_1_parent_board_0_audio_ext_refclk1_out:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_0_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_1_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_2_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_3_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_1_parent_mcasp_main_4_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_2:[122,136],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk0_out:[122,136],dev_atl0_atl_io_port_bws_2_parent_board_0_audio_ext_refclk1_out:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_0_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_1_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_2_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_3_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_2_parent_mcasp_main_4_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_3:[122,136],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk0_out:[122,136],dev_atl0_atl_io_port_bws_3_parent_board_0_audio_ext_refclk1_out:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_0_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_1_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_2_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_3_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_3_parent_mcasp_main_4_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk0_out:[122,136],dev_atl0_atl_io_port_bws_parent_board_0_audio_ext_refclk1_out:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_0_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_1_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_2_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_3_mcasp_afsx_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsr_pout:[122,136],dev_atl0_atl_io_port_bws_parent_mcasp_main_4_mcasp_afsx_pout:[122,136],dev_atl0_vbus_clk:[93,107,122,136],dev_board0_audio_ext_refclk0_in:[32,93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:107,dev_board0_audio_ext_refclk0_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[107,122,136],dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk0_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_board0_audio_ext_refclk0_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_board0_audio_ext_refclk0_out:[32,93,107,122,136],dev_board0_audio_ext_refclk1_in:[32,93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:107,dev_board0_audio_ext_refclk1_in_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout:[32,93,107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout:[107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout:[107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout:[107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout:[107,122,136],dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk1_in_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_board0_audio_ext_refclk1_in_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_board0_audio_ext_refclk1_out:[32,93,107,122,136],dev_board0_audio_ext_refclk2_in:107,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out:107,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:107,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk2_out:107,dev_board0_audio_ext_refclk3_in:107,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out:107,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:107,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout:107,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout:107,dev_board0_audio_ext_refclk3_out:107,dev_board0_bus_ccdc0_pclk_out:[61,77],dev_board0_bus_cpts_rft_clk_out:[61,77],dev_board0_bus_dss0extpclkin_out:[61,77],dev_board0_bus_dss0pclk_in:[61,77],dev_board0_bus_ext_refclk1_out:[61,77],dev_board0_bus_gpmcclk_out:[61,77],dev_board0_bus_mcasp0aclkr_out:[61,77],dev_board0_bus_mcasp0aclkx_out:[61,77],dev_board0_bus_mcasp0ahclkr_out:[61,77],dev_board0_bus_mcasp0ahclkx_out:[61,77],dev_board0_bus_mcasp1aclkr_out:[61,77],dev_board0_bus_mcasp1aclkx_out:[61,77],dev_board0_bus_mcasp1ahclkr_out:[61,77],dev_board0_bus_mcasp1ahclkx_out:[61,77],dev_board0_bus_mcasp2aclkr_out:[61,77],dev_board0_bus_mcasp2aclkx_out:[61,77],dev_board0_bus_mcasp2ahclkr_out:[61,77],dev_board0_bus_mcasp2ahclkx_out:[61,77],dev_board0_bus_mcu_clkout_in:[61,77],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:[61,77],dev_board0_bus_mcu_clkout_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[61,77],dev_board0_bus_mcu_cpts_rft_clk_out:[61,77],dev_board0_bus_mcu_ext_refclk0_out:[61,77],dev_board0_bus_mcu_hyperbus_clk_in:61,dev_board0_bus_mcu_hyperbus_nclk_in:61,dev_board0_bus_mcu_obsclk_in:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:[61,77],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_board0_bus_mcu_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_board0_bus_mcu_ospi0clk_in:[61,77],dev_board0_bus_mcu_ospi0dqs_out:[61,77],dev_board0_bus_mcu_ospi0lbclko_in:[61,77],dev_board0_bus_mcu_ospi1clk_in:[61,77],dev_board0_bus_mcu_ospi1dqs_out:[61,77],dev_board0_bus_mcu_ospi1lbclko_in:[61,77],dev_board0_bus_mcu_rgmii1_rclk_out:[61,77],dev_board0_bus_mcu_rgmii1_tclk_out:[61,77],dev_board0_bus_mcu_rmii1_refclk_out:[61,77],dev_board0_bus_mcu_scl0_in:61,dev_board0_bus_mcu_spi0clk_out:[61,77],dev_board0_bus_mcu_spi1clk_out:[61,77],dev_board0_bus_mcu_sysclkout_in:[61,77],dev_board0_bus_obsclk_in:[61,77],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[61,77],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:[61,77],dev_board0_bus_obsclk_in_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:[61,77],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_1_bus_clkout_clk:[61,77],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_3_bus_clkout_clk:[61,77],dev_board0_bus_obsclk_in_parent_adpllljm_wrap_main_4_bus_clkout_clk:[61,77],dev_board0_bus_obsclk_in_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[61,77],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_6_bus_clkout_clk:[61,77],dev_board0_bus_obsclk_in_parent_adpllm_wrap_main_7_bus_clkout_clk:[61,77],dev_board0_bus_obsclk_in_parent_board_0_hfosc1_clk_out:[61,77],dev_board0_bus_obsclk_in_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_board0_bus_obsclk_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf2_0:61,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf3_0:61,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf4_0:61,dev_board0_bus_obsclk_in_parent_navss256l_main_0_bus_cpts0_genf5_0:61,dev_board0_bus_pcie1refclkm_out:61,dev_board0_bus_pcie1refclkp_out:61,dev_board0_bus_prg0_rgmii1_rclk_out:[61,77],dev_board0_bus_prg0_rgmii1_tclk_in:61,dev_board0_bus_prg0_rgmii1_tclk_out:77,dev_board0_bus_prg0_rgmii2_rclk_out:[61,77],dev_board0_bus_prg0_rgmii2_tclk_in:61,dev_board0_bus_prg0_rgmii2_tclk_out:77,dev_board0_bus_prg1_rgmii1_rclk_out:[61,77],dev_board0_bus_prg1_rgmii1_tclk_in:61,dev_board0_bus_prg1_rgmii1_tclk_out:77,dev_board0_bus_prg1_rgmii2_rclk_out:[61,77],dev_board0_bus_prg1_rgmii2_tclk_out:77,dev_board0_bus_prg2_rgmii1_rclk_out:[61,77],dev_board0_bus_prg2_rgmii1_tclk_in:61,dev_board0_bus_prg2_rgmii1_tclk_out:77,dev_board0_bus_prg2_rgmii2_rclk_out:[61,77],dev_board0_bus_prg2_rgmii2_tclk_in:61,dev_board0_bus_prg2_rgmii2_tclk_out:77,dev_board0_bus_refclk0m_in:61,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:61,dev_board0_bus_refclk0m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:61,dev_board0_bus_refclk0m_in_parent_board_0_hfosc1_clk_out:61,dev_board0_bus_refclk0m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:61,dev_board0_bus_refclk0p_in:[61,77],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[61,77],dev_board0_bus_refclk0p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[61,77],dev_board0_bus_refclk0p_in_parent_board_0_hfosc1_clk_out:[61,77],dev_board0_bus_refclk0p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_board0_bus_refclk1m_in:61,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:61,dev_board0_bus_refclk1m_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:61,dev_board0_bus_refclk1m_in_parent_board_0_hfosc1_clk_out:61,dev_board0_bus_refclk1m_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:61,dev_board0_bus_refclk1p_in:[61,77],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[61,77],dev_board0_bus_refclk1p_in_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[61,77],dev_board0_bus_refclk1p_in_parent_board_0_hfosc1_clk_out:[61,77],dev_board0_bus_refclk1p_in_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_board0_bus_scl0_in:61,dev_board0_bus_scl1_in:61,dev_board0_bus_scl2_in:61,dev_board0_bus_scl3_in:61,dev_board0_bus_spi0clk_out:[61,77],dev_board0_bus_spi1clk_out:[61,77],dev_board0_bus_spi2clk_out:[61,77],dev_board0_bus_spi3clk_out:[61,77],dev_board0_bus_sysclkout_in:[61,77],dev_board0_bus_usb0refclkm_out:61,dev_board0_bus_usb0refclkp_out:61,dev_board0_bus_wkup_scl0_in:61,dev_board0_bus_wkup_tck_out:[61,77],dev_board0_clkout0_in:[32,46],dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk10:46,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout4_clk5:46,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk10:32,dev_board0_clkout0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:32,dev_board0_clkout_in:[93,107],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:[93,107],dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:[93,107],dev_board0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_board0_cpts0_rft_clk_out:[46,93,107,122,136],dev_board0_csi0_rxclkn_out:[122,136],dev_board0_csi0_rxclkp_out:[122,136],dev_board0_csi0_txclkn_in:[122,136],dev_board0_csi0_txclkp_in:[122,136],dev_board0_csi1_rxclkn_out:[122,136],dev_board0_csi1_rxclkp_out:[122,136],dev_board0_csi1_txclkn_in:[122,136],dev_board0_csi1_txclkp_in:[122,136],dev_board0_csi2_rxclkn_out:136,dev_board0_csi2_rxclkp_out:136,dev_board0_ddr0_ck0_in:[32,107],dev_board0_ddr0_ck0_n_in:[32,107],dev_board0_ddr0_ck0_out:32,dev_board0_dsi0_txclkn_in:[122,136],dev_board0_dsi0_txclkp_in:[122,136],dev_board0_dsi1_txclkn_in:[122,136],dev_board0_dsi1_txclkp_in:[122,136],dev_board0_dsi_txclkn_in:107,dev_board0_dsi_txclkp_in:107,dev_board0_ext_refclk1_out:[32,46,93,107,122,136],dev_board0_fsi_rx0_clk_out:46,dev_board0_fsi_rx1_clk_out:46,dev_board0_fsi_rx2_clk_out:46,dev_board0_fsi_rx3_clk_out:46,dev_board0_fsi_rx4_clk_out:46,dev_board0_fsi_rx5_clk_out:46,dev_board0_fsi_tx0_clk_in:46,dev_board0_fsi_tx1_clk_in:46,dev_board0_gpmc0_clk_in:[32,46,93,107],dev_board0_gpmc0_clk_out:[93,107,122,136],dev_board0_gpmc0_clklb_in:[32,46],dev_board0_gpmc0_clklb_out:[32,46],dev_board0_gpmc0_clkout_in:[93,122,136],dev_board0_gpmc0_fclk_mux_in:[32,46,93,107,122,136],dev_board0_gpmc0_fclk_mux_in_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[32,46],dev_board0_gpmc0_fclk_mux_in_parent_postdiv4_16ff_main_2_hsdivout7_clk:[32,46],dev_board0_hfosc1_clk_out:[61,77,93,107,122,136],dev_board0_hyp0_rxflclk_in:[122,136],dev_board0_hyp0_rxpmclk_out:[122,136],dev_board0_hyp0_txflclk_out:[122,136],dev_board0_hyp0_txpmclk_in:[122,136],dev_board0_hyp1_rxflclk_in:[122,136],dev_board0_hyp1_rxpmclk_out:[122,136],dev_board0_hyp1_txflclk_out:[122,136],dev_board0_hyp1_txpmclk_in:[122,136],dev_board0_i2c0_scl_in:[32,46,122,136],dev_board0_i2c0_scl_out:[32,46,93,107,122,136],dev_board0_i2c1_scl_in:[32,46,122,136],dev_board0_i2c1_scl_out:[32,46,93,107,122,136],dev_board0_i2c2_scl_in:[32,46,122,136],dev_board0_i2c2_scl_out:[32,46,93,107,122,136],dev_board0_i2c3_scl_in:[32,46,122,136],dev_board0_i2c3_scl_out:[32,46,93,107,122,136],dev_board0_i2c4_scl_in:[122,136],dev_board0_i2c4_scl_out:[93,107,122,136],dev_board0_i2c5_scl_in:[122,136],dev_board0_i2c5_scl_out:[93,107,122,136],dev_board0_i2c6_scl_in:[122,136],dev_board0_i2c6_scl_out:[93,107,122,136],dev_board0_i3c0_scl_in:[93,107],dev_board0_i3c0_scl_out:[93,107],dev_board0_led_clk_out:[46,93,107,122,136],dev_board0_mcan0_rx_out:[122,136],dev_board0_mcan10_rx_out:[122,136],dev_board0_mcan11_rx_out:[122,136],dev_board0_mcan12_rx_out:[122,136],dev_board0_mcan13_rx_out:[122,136],dev_board0_mcan14_rx_out:[122,136],dev_board0_mcan15_rx_out:[122,136],dev_board0_mcan16_rx_out:[122,136],dev_board0_mcan17_rx_out:[122,136],dev_board0_mcan1_rx_out:[122,136],dev_board0_mcan2_rx_out:[122,136],dev_board0_mcan3_rx_out:[122,136],dev_board0_mcan4_rx_out:[122,136],dev_board0_mcan5_rx_out:[122,136],dev_board0_mcan6_rx_out:[122,136],dev_board0_mcan7_rx_out:[122,136],dev_board0_mcan8_rx_out:[122,136],dev_board0_mcan9_rx_out:[122,136],dev_board0_mcasp0_aclkr_in:[32,93,107,122,136],dev_board0_mcasp0_aclkr_out:[32,93,107,122,136],dev_board0_mcasp0_aclkx_in:[32,93,107,122,136],dev_board0_mcasp0_aclkx_out:[32,93,107,122,136],dev_board0_mcasp0_afsr_in:32,dev_board0_mcasp0_afsr_out:[107,122,136],dev_board0_mcasp0_afsx_in:32,dev_board0_mcasp0_afsx_out:[107,122,136],dev_board0_mcasp10_aclkr_in:107,dev_board0_mcasp10_aclkr_out:107,dev_board0_mcasp10_aclkx_in:107,dev_board0_mcasp10_aclkx_out:107,dev_board0_mcasp10_afsr_out:107,dev_board0_mcasp10_afsx_out:107,dev_board0_mcasp11_aclkr_in:107,dev_board0_mcasp11_aclkr_out:107,dev_board0_mcasp11_aclkx_in:107,dev_board0_mcasp11_aclkx_out:107,dev_board0_mcasp11_afsr_out:107,dev_board0_mcasp11_afsx_out:107,dev_board0_mcasp1_aclkr_in:[32,93,107,122,136],dev_board0_mcasp1_aclkr_out:[32,93,107,122,136],dev_board0_mcasp1_aclkx_in:[32,93,107,122,136],dev_board0_mcasp1_aclkx_out:[32,93,107,122,136],dev_board0_mcasp1_afsr_in:32,dev_board0_mcasp1_afsr_out:[107,122,136],dev_board0_mcasp1_afsx_in:32,dev_board0_mcasp1_afsx_out:[107,122,136],dev_board0_mcasp2_aclkr_in:[32,93,107,122,136],dev_board0_mcasp2_aclkr_out:[32,93,107,122,136],dev_board0_mcasp2_aclkx_in:[32,93,107,122,136],dev_board0_mcasp2_aclkx_out:[32,93,107,122,136],dev_board0_mcasp2_afsr_in:32,dev_board0_mcasp2_afsr_out:[107,122,136],dev_board0_mcasp2_afsx_in:32,dev_board0_mcasp2_afsx_out:[107,122,136],dev_board0_mcasp3_aclkr_in:[107,122,136],dev_board0_mcasp3_aclkr_out:[107,122,136],dev_board0_mcasp3_aclkx_in:[107,122,136],dev_board0_mcasp3_aclkx_out:[107,122,136],dev_board0_mcasp3_afsr_out:[107,122,136],dev_board0_mcasp3_afsx_out:[107,122,136],dev_board0_mcasp4_aclkr_in:[107,122,136],dev_board0_mcasp4_aclkr_out:[107,122,136],dev_board0_mcasp4_aclkx_in:[107,122,136],dev_board0_mcasp4_aclkx_out:[107,122,136],dev_board0_mcasp4_afsr_out:[107,122,136],dev_board0_mcasp4_afsx_out:[107,122,136],dev_board0_mcasp5_aclkr_in:107,dev_board0_mcasp5_aclkr_out:107,dev_board0_mcasp5_aclkx_in:107,dev_board0_mcasp5_aclkx_out:107,dev_board0_mcasp5_afsr_out:107,dev_board0_mcasp5_afsx_out:107,dev_board0_mcasp6_aclkr_in:107,dev_board0_mcasp6_aclkr_out:107,dev_board0_mcasp6_aclkx_in:107,dev_board0_mcasp6_aclkx_out:107,dev_board0_mcasp6_afsr_out:107,dev_board0_mcasp6_afsx_out:107,dev_board0_mcasp7_aclkr_in:107,dev_board0_mcasp7_aclkr_out:107,dev_board0_mcasp7_aclkx_in:107,dev_board0_mcasp7_aclkx_out:107,dev_board0_mcasp7_afsr_out:107,dev_board0_mcasp7_afsx_out:107,dev_board0_mcasp8_aclkr_in:107,dev_board0_mcasp8_aclkr_out:107,dev_board0_mcasp8_aclkx_in:107,dev_board0_mcasp8_aclkx_out:107,dev_board0_mcasp8_afsr_out:107,dev_board0_mcasp8_afsx_out:107,dev_board0_mcasp9_aclkr_in:107,dev_board0_mcasp9_aclkr_out:107,dev_board0_mcasp9_aclkx_in:107,dev_board0_mcasp9_aclkx_out:107,dev_board0_mcasp9_afsr_out:107,dev_board0_mcasp9_afsx_out:107,dev_board0_mcu_clkout0_in:[93,107,122,136],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk10:[93,107,122,136],dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk5:[93,107,122,136],dev_board0_mcu_cpts0_rft_clk_out:[93,107,122,136],dev_board0_mcu_ext_refclk0_out:[32,46,93,107,122,136],dev_board0_mcu_hyperbus0_ck_in:[93,107,122,136],dev_board0_mcu_hyperbus0_ckn_in:[93,107,122,136],dev_board0_mcu_i2c0_scl_in:[32,46,93,107,122,136],dev_board0_mcu_i2c0_scl_out:[32,46,93,107,122,136],dev_board0_mcu_i2c1_scl_in:[46,122,136],dev_board0_mcu_i2c1_scl_out:[46,93,107,122,136],dev_board0_mcu_i3c0_scl_in:[93,107,122,136],dev_board0_mcu_i3c0_scl_out:[93,107,122,136],dev_board0_mcu_i3c0_sda_out:[122,136],dev_board0_mcu_i3c1_scl_in:107,dev_board0_mcu_i3c1_scl_out:107,dev_board0_mcu_mcan0_rx_out:[122,136],dev_board0_mcu_mcan1_rx_out:[122,136],dev_board0_mcu_mdio0_mdc_in:[93,107,122,136],dev_board0_mcu_obsclk0_in:[32,46,93,107,122,136],dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:[32,46,93,107,122,136],dev_board0_mcu_ospi0_clk_in:[93,107,122,136],dev_board0_mcu_ospi0_dqs_out:[93,107,122,136],dev_board0_mcu_ospi0_lbclko_in:[93,107,122,136],dev_board0_mcu_ospi0_lbclko_out:[122,136],dev_board0_mcu_ospi1_clk_in:[107,136],dev_board0_mcu_ospi1_dqs_out:[107,122,136],dev_board0_mcu_ospi1_lbclko_in:[107,122,136],dev_board0_mcu_ospi1_lbclko_out:[122,136],dev_board0_mcu_rgmii1_rxc_out:[93,107,122,136],dev_board0_mcu_rgmii1_txc_in:[93,107,122,136],dev_board0_mcu_rgmii1_txc_out:107,dev_board0_mcu_rmii1_ref_clk_out:[93,107,122,136],dev_board0_mcu_spi0_clk_in:[32,46,93,107,122,136],dev_board0_mcu_spi0_clk_out:[46,122,136],dev_board0_mcu_spi1_clk_in:[32,46,93,107,122,136],dev_board0_mcu_spi1_clk_out:[46,122,136],dev_board0_mcu_sysclkout0_in:[32,46,93,107,122,136],dev_board0_mcu_timer_io0_in:[32,46],dev_board0_mcu_timer_io1_in:[32,46],dev_board0_mcu_timer_io2_in:[32,46],dev_board0_mcu_timer_io3_in:[32,46],dev_board0_mdio0_mdc_in:[32,93,107,136],dev_board0_mdio1_mdc_in:[122,136],dev_board0_mlb0_mlbclk_out:107,dev_board0_mlb0_mlbcp_out:107,dev_board0_mmc0_clk_in:107,dev_board0_mmc0_clk_out:32,dev_board0_mmc0_clklb_in:32,dev_board0_mmc0_clklb_out:32,dev_board0_mmc1_clk_in:[32,46,93,107,122,136],dev_board0_mmc1_clk_out:[32,122,136],dev_board0_mmc1_clklb_in:[32,122,136],dev_board0_mmc1_clklb_out:[32,46,122,136],dev_board0_mmc2_clk_in:[32,107],dev_board0_mmc2_clk_out:32,dev_board0_mmc2_clklb_in:32,dev_board0_mmc2_clklb_out:32,dev_board0_obsclk0_in:[32,46,93,107,122,136],dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_board0_obsclk0_in_parent_board_0_wkup_lf_clkin_out:93,dev_board0_obsclk0_in_parent_clk_32k_rc_sel_out0:32,dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_board0_obsclk0_in_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_board0_obsclk0_in_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_board0_obsclk0_in_parent_gluelogic_rcosc_clkout:[32,46],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[32,46,93,107,122,136],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_16_hsdivout0_clk:32,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_17_hsdivout0_clk:32,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:107,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[122,136],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:136,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:136,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[107,122,136],dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk:46,dev_board0_obsclk0_in_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:[32,46],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:[46,93,107],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[107,122,136],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[107,122,136],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:107,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[107,122,136],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:107,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[107,122,136],dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[122,136],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[122,136],dev_board0_obsclk0_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[93,122,136],dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:107,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[32,46,93,107,122,136],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[32,46,93,107,122,136],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[32,46,93,107,122,136],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[32,46,93,107],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[122,136],dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[93,107,122,136],dev_board0_obsclk0_in_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_board0_obsclk0_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_board0_obsclk0_in_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf1:46,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf2:46,dev_board0_obsclk0_in_parent_k3_cpts_main_0_cpts_genf3:46,dev_board0_obsclk0_in_parent_main_obsclk0_mux_sel_div_clkout:32,dev_board0_obsclk0_in_parent_navss256vcl_main_0_cpts0_genf3:93,dev_board0_obsclk0_in_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3:107,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:[93,107,122,136],dev_board0_obsclk0_in_parent_sam62_a53_512kb_wrap_main_0_arm_corepack_0_a53_divh_clk4_obsclk_out_clk:32,dev_board0_obsclk0_in_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:32,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:136,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:136,dev_board0_obsclk0_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:136,dev_board0_obsclk1_in:[93,107,122,136],dev_board0_obsclk1_in_parent_board_0_hfosc1_clk_out:[122,136],dev_board0_obsclk1_in_parent_gluelogic_hfosc0_clkout:[122,136],dev_board0_obsclk1_in_parent_gluelogic_lpxosc_clkout:[122,136],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_26_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_27_hsdivout0_clk:136,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_28_hsdivout0_clk:136,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk4:107,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk8:107,dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv1_16fft_main_5_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_14_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk4:107,dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:[122,136],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[122,136],dev_board0_obsclk1_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:[122,136],dev_board0_obsclk1_in_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_board0_obsclk1_in_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_board0_obsclk1_in_parent_obsclk1_mux_out0:[122,136],dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_19p2m_clk:136,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_m31_vco_26m_clk:136,dev_board0_obsclk1_in_parent_ufshci2p1ss_16ffc_main_0_ufshci_mphy_tx_ref_symbolclk:136,dev_board0_obsclk2_in:93,dev_board0_ospi0_dqs_out:[32,46],dev_board0_ospi0_lbclko_in:[32,46],dev_board0_ospi0_lbclko_out:[32,46],dev_board0_pcie_refclk0n_in:107,dev_board0_pcie_refclk0n_out:107,dev_board0_pcie_refclk0n_out_in:107,dev_board0_pcie_refclk0p_in:107,dev_board0_pcie_refclk0p_out:107,dev_board0_pcie_refclk0p_out_in:107,dev_board0_pcie_refclk1n_in:107,dev_board0_pcie_refclk1n_out:107,dev_board0_pcie_refclk1n_out_in:107,dev_board0_pcie_refclk1p_in:107,dev_board0_pcie_refclk1p_out:107,dev_board0_pcie_refclk1p_out_in:107,dev_board0_pcie_refclk2n_in:107,dev_board0_pcie_refclk2n_out:107,dev_board0_pcie_refclk2p_in:107,dev_board0_pcie_refclk2p_out:107,dev_board0_pcie_refclk3n_in:107,dev_board0_pcie_refclk3n_out:107,dev_board0_pcie_refclk3p_in:107,dev_board0_pcie_refclk3p_out:107,dev_board0_prg0_mdio0_mdc_in:[46,107],dev_board0_prg0_rgmii1_rxc_out:[46,107],dev_board0_prg0_rgmii1_txc_in:[46,107],dev_board0_prg0_rgmii1_txc_out:[46,107],dev_board0_prg0_rgmii2_rxc_out:[46,107],dev_board0_prg0_rgmii2_txc_in:[46,107],dev_board0_prg0_rgmii2_txc_out:[46,107],dev_board0_prg1_mdio0_mdc_in:[46,107],dev_board0_prg1_rgmii1_rxc_out:[46,107],dev_board0_prg1_rgmii1_txc_in:[46,107],dev_board0_prg1_rgmii1_txc_out:[46,107],dev_board0_prg1_rgmii2_rxc_out:[46,107],dev_board0_prg1_rgmii2_txc_in:[46,107],dev_board0_prg1_rgmii2_txc_out:[46,107],dev_board0_rgmii1_rxc_out:[32,46,93,122,136],dev_board0_rgmii1_txc_in:[32,46,93,122,136],dev_board0_rgmii1_txc_out:[32,46],dev_board0_rgmii2_rxc_out:[32,46,93],dev_board0_rgmii2_txc_in:[32,46,93],dev_board0_rgmii2_txc_out:[32,46],dev_board0_rgmii3_rxc_out:[93,107],dev_board0_rgmii3_txc_in:93,dev_board0_rgmii4_rxc_out:[93,107],dev_board0_rgmii4_txc_in:93,dev_board0_rgmii5_rxc_out:107,dev_board0_rgmii6_rxc_out:107,dev_board0_rgmii7_rxc_out:107,dev_board0_rgmii8_rxc_out:107,dev_board0_rmii1_ref_clk_out:32,dev_board0_rmii2_ref_clk_out:32,dev_board0_rmii_ref_clk_out:[46,93,107,122,136],dev_board0_serdes0_refclk_n_in:[122,136],dev_board0_serdes0_refclk_n_out:[122,136],dev_board0_serdes0_refclk_p_in:[122,136],dev_board0_serdes0_refclk_p_out:[122,136],dev_board0_serdes1_refclk_n_in:136,dev_board0_serdes1_refclk_n_out:136,dev_board0_serdes1_refclk_p_in:136,dev_board0_serdes1_refclk_p_out:136,dev_board0_serdes2_refclk_n_in:136,dev_board0_serdes2_refclk_n_out:136,dev_board0_serdes2_refclk_p_in:136,dev_board0_serdes2_refclk_p_out:136,dev_board0_serdes4_refclk_n_in:136,dev_board0_serdes4_refclk_n_out:136,dev_board0_serdes4_refclk_p_in:136,dev_board0_serdes4_refclk_p_out:136,dev_board0_spi0_clk_in:[32,46,93,107,122,136],dev_board0_spi0_clk_out:[46,122,136],dev_board0_spi1_clk_in:[32,46,93,107,122,136],dev_board0_spi1_clk_out:[46,122,136],dev_board0_spi2_clk_in:[32,46,93,107,122,136],dev_board0_spi2_clk_out:[46,122,136],dev_board0_spi3_clk_in:[46,93,107,122,136],dev_board0_spi3_clk_out:[46,122,136],dev_board0_spi4_clk_in:46,dev_board0_spi4_clk_out:46,dev_board0_spi5_clk_in:[93,107,122,136],dev_board0_spi5_clk_out:[122,136],dev_board0_spi6_clk_in:[93,107,122,136],dev_board0_spi6_clk_out:[122,136],dev_board0_spi7_clk_in:[93,107,122,136],dev_board0_spi7_clk_out:[122,136],dev_board0_sysclkout0_in:[32,46,93,107,122,136],dev_board0_tck_out:[32,46,93,107,122,136],dev_board0_timer_io0_in:[32,46],dev_board0_timer_io10_in:46,dev_board0_timer_io11_in:46,dev_board0_timer_io1_in:[32,46],dev_board0_timer_io2_in:[32,46],dev_board0_timer_io3_in:[32,46],dev_board0_timer_io4_in:[32,46],dev_board0_timer_io5_in:[32,46],dev_board0_timer_io6_in:[32,46],dev_board0_timer_io7_in:[32,46],dev_board0_timer_io8_in:46,dev_board0_timer_io9_in:46,dev_board0_trc_clk_in:[32,93,107,122,136],dev_board0_ufs0_ref_clk_in:[107,136],dev_board0_vout0_extpclkin_out:[32,122,136],dev_board0_vout0_pclk_in:[32,122,136],dev_board0_vout1_extpclkin_out:107,dev_board0_vout1_pclk_in:107,dev_board0_vout2_extpclkin_out:107,dev_board0_vout2_pclk_in:107,dev_board0_vpfe0_pclk_out:107,dev_board0_wkup_clkout0_in:32,dev_board0_wkup_clkout0_in_parent_clk_32k_rc_sel_out0:32,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout:32,dev_board0_wkup_clkout0_in_parent_gluelogic_hfosc0_clkout_dup0:32,dev_board0_wkup_clkout0_in_parent_gluelogic_lfosc0_clkout:32,dev_board0_wkup_clkout0_in_parent_gluelogic_rcosc_clkout:32,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_0_hsdivout2_clk:32,dev_board0_wkup_clkout0_in_parent_hsdiv4_16fft_main_1_hsdivout2_clk:32,dev_board0_wkup_clkout0_in_parent_postdiv4_16ff_main_2_hsdivout9_clk:32,dev_board0_wkup_i2c0_scl_in:[93,107,122,136],dev_board0_wkup_i2c0_scl_out:[93,107,122,136],dev_board0_wkup_lf_clkin_out:93,dev_c66ss0_core0_gem_clk2_out_clk:107,dev_c66ss0_core0_gem_clkin_clk:107,dev_c66ss0_core0_gem_pbist_rom_clk:107,dev_c66ss0_core0_gem_trc_clk:107,dev_c66ss0_introuter0_intr_clk:107,dev_c66ss1_core0_gem_clk2_out_clk:107,dev_c66ss1_core0_gem_clkin_clk:107,dev_c66ss1_core0_gem_pbist_rom_clk:107,dev_c66ss1_core0_gem_trc_clk:107,dev_c66ss1_introuter0_intr_clk:107,dev_c71ss0_c7x_clk:107,dev_c71ss0_mma_mma_clk:107,dev_c71ss0_mma_pll_ctrl_clk:107,dev_c71ss0_pll_ctrl_clk:107,dev_cal0_bus_clk:[61,77],dev_cal0_bus_cp_c_clk:[61,77],dev_cbass0_bus_main_sysclk0_2_clk:[61,77],dev_cbass0_bus_main_sysclk0_4_clk:[61,77],dev_cbass_debug0_bus_main_sysclk0_2_clk:[61,77],dev_cbass_debug0_bus_main_sysclk0_4_clk:[61,77],dev_cbass_fw0_bus_main_sysclk0_2_clk:[61,77],dev_cbass_fw0_bus_main_sysclk0_4_clk:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[61,77],dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[61,77],dev_cbass_infra0_bus_main_sysclk0_2_clk:[61,77],dev_cbass_infra0_bus_main_sysclk0_4_clk:[61,77],dev_ccdebugss0_bus_atb0_clk:[61,77],dev_ccdebugss0_bus_atb1_clk:[61,77],dev_ccdebugss0_bus_cfg_clk:[61,77],dev_ccdebugss0_bus_dbg_clk:[61,77],dev_ccdebugss0_bus_sys_clk:[61,77],dev_clk_32k_rc_sel_dev_vd_clk:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_clk_32k_rc_sel_div_clkout:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_lfosc0_clkout:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_clk_32k_rc_sel_dev_vd_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:32,dev_cmp_event_introuter0_intr_clk:[32,46],dev_cmpevent_intrtr0_bus_intr_clk:[61,77],dev_cmpevent_intrtr0_intr_clk:[93,107,122,136],dev_codec0_vpu_aclk_clk:[122,136],dev_codec0_vpu_bclk_clk:[122,136],dev_codec0_vpu_cclk_clk:[122,136],dev_codec0_vpu_pclk_clk:[122,136],dev_codec1_vpu_aclk_clk:136,dev_codec1_vpu_bclk_clk:136,dev_codec1_vpu_cclk_clk:136,dev_codec1_vpu_pclk_clk:136,dev_compute_cluster0_c71ss0_0_c7x_clk:[122,136],dev_compute_cluster0_c71ss0_0_c7x_divh_clk4_obsclk_out_clk:[122,136],dev_compute_cluster0_c71ss0_0_pll_ctrl_clk:122,dev_compute_cluster0_c71ss0_core0_0_c7x_clk:136,dev_compute_cluster0_c71ss0_core0_0_pll_ctrl_clk_clk:136,dev_compute_cluster0_c71ss1_0_c7x_clk:[122,136],dev_compute_cluster0_c71ss1_0_pll_ctrl_clk:122,dev_compute_cluster0_c71ss1_core0_0_c7x_clk:136,dev_compute_cluster0_c71ss1_core0_0_pll_ctrl_clk_clk:136,dev_compute_cluster0_c71ss2_0_c7x_clk:136,dev_compute_cluster0_c71ss2_core0_0_c7x_clk:136,dev_compute_cluster0_c71ss3_0_c7x_clk:136,dev_compute_cluster0_c71ss3_core0_0_c7x_clk:136,dev_compute_cluster0_cfg_wrap_clk4_clk:107,dev_compute_cluster0_clec_clk1_clk:[107,122],dev_compute_cluster0_clec_clk4_clk:107,dev_compute_cluster0_core_core_clk1_clk:[107,122],dev_compute_cluster0_core_core_psil_leaf_clk:[107,122,136],dev_compute_cluster0_ddr32ss_emif0_ddr_pll_clk:93,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:107,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:107,dev_compute_cluster0_ddr32ss_emif0_pll_ctrl_clk:93,dev_compute_cluster0_debug_wrap_0_clk1_clk_clk:[122,136],dev_compute_cluster0_debug_wrap_0_clk2_clk_clk:[122,136],dev_compute_cluster0_debug_wrap_clk1_clk_clk:107,dev_compute_cluster0_debug_wrap_clk2_clk_clk:107,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:107,dev_compute_cluster0_en_msmc_domain_0_msmc_clk1_clk:122,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:107,dev_compute_cluster0_gic500ss_vclk_clk:[107,122,136],dev_compute_cluster0_pbist_wrap_0_divh_clk2_clk_clk:122,dev_compute_cluster0_pbist_wrap_0_divp_clk1_clk_clk:122,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:107,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:[93,107],dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:107,dev_compute_cluster0_tb_soc_gic_clk:93,dev_compute_cluster0_tb_soc_vbusp_cfg_clk:93,dev_compute_cluster0_tb_soc_vbusp_dbg_clk:93,dev_compute_cluster0_tb_soc_vbusp_dmsc_clk:93,dev_compute_cluster_a53_0_bus_arm0_clk:[61,77],dev_compute_cluster_a53_1_bus_arm0_clk:[61,77],dev_compute_cluster_a53_2_bus_arm1_clk:[61,77],dev_compute_cluster_a53_3_bus_arm1_clk:[61,77],dev_compute_cluster_cpac0_bus_arm0_clk:61,dev_compute_cluster_cpac1_bus_arm1_clk:61,dev_compute_cluster_msmc0_bus_msmc_clk:[61,77],dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:61,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:61,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:61,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:61,dev_compute_cluster_pbist0_bus_divh_clk4_clk_clk:77,dev_compute_cluster_pbist0_bus_divp_clk1_clk_clk:77,dev_cpsw0_cppi_clk_clk:[32,46,93,107],dev_cpsw0_cpts_genf0:[32,46,93,107],dev_cpsw0_cpts_genf1:[32,46],dev_cpsw0_cpts_rft_clk:[32,46,93,107],dev_cpsw0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[46,93,107],dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[32,46,93,107],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[93,107],dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,93,107],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[93,107],dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[93,107],dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[46,93,107],dev_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:93,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:107,dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:[32,46],dev_cpsw0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:[32,46],dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:32,dev_cpsw0_cpts_rft_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:32,dev_cpsw0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:46,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:107,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:93,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:93,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:93,dev_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:93,dev_cpsw0_gmii1_mr_clk:[32,46,93,107],dev_cpsw0_gmii1_mt_clk:[32,46,93,107],dev_cpsw0_gmii2_mr_clk:[32,46,93,107],dev_cpsw0_gmii2_mt_clk:[32,46,93,107],dev_cpsw0_gmii3_mr_clk:[93,107],dev_cpsw0_gmii3_mt_clk:[93,107],dev_cpsw0_gmii4_mr_clk:[93,107],dev_cpsw0_gmii4_mt_clk:[93,107],dev_cpsw0_gmii5_mr_clk:107,dev_cpsw0_gmii5_mt_clk:107,dev_cpsw0_gmii6_mr_clk:107,dev_cpsw0_gmii6_mt_clk:107,dev_cpsw0_gmii7_mr_clk:107,dev_cpsw0_gmii7_mt_clk:107,dev_cpsw0_gmii8_mr_clk:107,dev_cpsw0_gmii8_mt_clk:107,dev_cpsw0_gmii_rft_clk:[32,46,93,107],dev_cpsw0_mdio_mdclk_o:[32,93,107],dev_cpsw0_pre_rgmii1_tclk:93,dev_cpsw0_pre_rgmii2_tclk:93,dev_cpsw0_pre_rgmii3_tclk:93,dev_cpsw0_pre_rgmii4_tclk:93,dev_cpsw0_rgmii1_rxc_i:[32,46,93],dev_cpsw0_rgmii1_txc_i:[32,46],dev_cpsw0_rgmii1_txc_o:[32,46],dev_cpsw0_rgmii2_rxc_i:[32,46,93],dev_cpsw0_rgmii2_txc_i:[32,46],dev_cpsw0_rgmii2_txc_o:[32,46],dev_cpsw0_rgmii3_rxc_i:93,dev_cpsw0_rgmii4_rxc_i:93,dev_cpsw0_rgmii_mhz_250_clk:[32,46,93,107],dev_cpsw0_rgmii_mhz_50_clk:[32,46,93,107],dev_cpsw0_rgmii_mhz_5_clk:[32,46,93,107],dev_cpsw0_rmii1_mhz_50_clk:32,dev_cpsw0_rmii2_mhz_50_clk:32,dev_cpsw0_rmii_mhz_50_clk:[46,93,107],dev_cpsw0_serdes1_refclk:[93,107],dev_cpsw0_serdes1_rxclk:[93,107],dev_cpsw0_serdes1_rxfclk:[93,107],dev_cpsw0_serdes1_txclk:[93,107],dev_cpsw0_serdes1_txfclk:[93,107],dev_cpsw0_serdes1_txmclk:[93,107],dev_cpsw0_serdes2_refclk:[93,107],dev_cpsw0_serdes2_rxclk:[93,107],dev_cpsw0_serdes2_rxfclk:[93,107],dev_cpsw0_serdes2_txclk:[93,107],dev_cpsw0_serdes2_txfclk:[93,107],dev_cpsw0_serdes2_txmclk:[93,107],dev_cpsw0_serdes3_refclk:[93,107],dev_cpsw0_serdes3_rxclk:[93,107],dev_cpsw0_serdes3_rxfclk:[93,107],dev_cpsw0_serdes3_txclk:[93,107],dev_cpsw0_serdes3_txfclk:[93,107],dev_cpsw0_serdes3_txmclk:[93,107],dev_cpsw0_serdes4_refclk:[93,107],dev_cpsw0_serdes4_rxclk:[93,107],dev_cpsw0_serdes4_rxfclk:[93,107],dev_cpsw0_serdes4_txclk:[93,107],dev_cpsw0_serdes4_txfclk:[93,107],dev_cpsw0_serdes4_txmclk:[93,107],dev_cpsw0_serdes5_refclk:107,dev_cpsw0_serdes5_rxclk:107,dev_cpsw0_serdes5_rxfclk:107,dev_cpsw0_serdes5_txclk:107,dev_cpsw0_serdes5_txfclk:107,dev_cpsw0_serdes5_txmclk:107,dev_cpsw0_serdes6_refclk:107,dev_cpsw0_serdes6_rxclk:107,dev_cpsw0_serdes6_rxfclk:107,dev_cpsw0_serdes6_txclk:107,dev_cpsw0_serdes6_txfclk:107,dev_cpsw0_serdes6_txmclk:107,dev_cpsw0_serdes7_refclk:107,dev_cpsw0_serdes7_rxclk:107,dev_cpsw0_serdes7_rxfclk:107,dev_cpsw0_serdes7_txclk:107,dev_cpsw0_serdes7_txfclk:107,dev_cpsw0_serdes7_txmclk:107,dev_cpsw0_serdes8_refclk:107,dev_cpsw0_serdes8_rxclk:107,dev_cpsw0_serdes8_rxfclk:107,dev_cpsw0_serdes8_txclk:107,dev_cpsw0_serdes8_txfclk:107,dev_cpsw0_serdes8_txmclk:107,dev_cpsw1_cppi_clk_clk:[122,136],dev_cpsw1_cpts_genf0:[122,136],dev_cpsw1_cpts_rft_clk:[122,136],dev_cpsw1_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[122,136],dev_cpsw1_cpts_rft_clk_parent_board_0_ext_refclk1_out:[122,136],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[122,136],dev_cpsw1_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[122,136],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[122,136],dev_cpsw1_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[122,136],dev_cpsw1_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[122,136],dev_cpsw1_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[122,136],dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:122,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:122,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:122,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:122,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_cpsw1_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_cpsw1_gmii1_mr_clk:[122,136],dev_cpsw1_gmii1_mt_clk:[122,136],dev_cpsw1_gmii_rft_clk:[122,136],dev_cpsw1_mdio_mdclk_o:[122,136],dev_cpsw1_rgmii1_rxc_i:[122,136],dev_cpsw1_rgmii1_txc_o:[122,136],dev_cpsw1_rgmii_mhz_250_clk:[122,136],dev_cpsw1_rgmii_mhz_50_clk:[122,136],dev_cpsw1_rgmii_mhz_5_clk:[122,136],dev_cpsw1_rmii_mhz_50_clk:[122,136],dev_cpsw_9xuss_j7am0_cppi_clk_clk:136,dev_cpsw_9xuss_j7am0_cpts_genf0:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_ext_refclk1_out:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_cpsw_9xuss_j7am0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_cpsw_9xuss_j7am0_gmii1_mr_clk:136,dev_cpsw_9xuss_j7am0_gmii1_mt_clk:136,dev_cpsw_9xuss_j7am0_gmii2_mr_clk:136,dev_cpsw_9xuss_j7am0_gmii2_mt_clk:136,dev_cpsw_9xuss_j7am0_gmii3_mr_clk:136,dev_cpsw_9xuss_j7am0_gmii3_mt_clk:136,dev_cpsw_9xuss_j7am0_gmii4_mr_clk:136,dev_cpsw_9xuss_j7am0_gmii4_mt_clk:136,dev_cpsw_9xuss_j7am0_gmii5_mr_clk:136,dev_cpsw_9xuss_j7am0_gmii5_mt_clk:136,dev_cpsw_9xuss_j7am0_gmii6_mr_clk:136,dev_cpsw_9xuss_j7am0_gmii6_mt_clk:136,dev_cpsw_9xuss_j7am0_gmii7_mr_clk:136,dev_cpsw_9xuss_j7am0_gmii7_mt_clk:136,dev_cpsw_9xuss_j7am0_gmii8_mr_clk:136,dev_cpsw_9xuss_j7am0_gmii8_mt_clk:136,dev_cpsw_9xuss_j7am0_gmii_rft_clk:136,dev_cpsw_9xuss_j7am0_mdio_mdclk_o:136,dev_cpsw_9xuss_j7am0_rgmii_mhz_250_clk:136,dev_cpsw_9xuss_j7am0_rgmii_mhz_50_clk:136,dev_cpsw_9xuss_j7am0_rgmii_mhz_5_clk:136,dev_cpsw_9xuss_j7am0_rmii_mhz_50_clk:136,dev_cpsw_9xuss_j7am0_serdes1_refclk:136,dev_cpsw_9xuss_j7am0_serdes1_rxclk:136,dev_cpsw_9xuss_j7am0_serdes1_rxfclk:136,dev_cpsw_9xuss_j7am0_serdes1_txclk:136,dev_cpsw_9xuss_j7am0_serdes1_txfclk:136,dev_cpsw_9xuss_j7am0_serdes1_txmclk:136,dev_cpsw_9xuss_j7am0_serdes2_refclk:136,dev_cpsw_9xuss_j7am0_serdes2_rxclk:136,dev_cpsw_9xuss_j7am0_serdes2_rxfclk:136,dev_cpsw_9xuss_j7am0_serdes2_txclk:136,dev_cpsw_9xuss_j7am0_serdes2_txfclk:136,dev_cpsw_9xuss_j7am0_serdes2_txmclk:136,dev_cpsw_9xuss_j7am0_serdes3_refclk:136,dev_cpsw_9xuss_j7am0_serdes3_rxclk:136,dev_cpsw_9xuss_j7am0_serdes3_rxfclk:136,dev_cpsw_9xuss_j7am0_serdes3_txclk:136,dev_cpsw_9xuss_j7am0_serdes3_txfclk:136,dev_cpsw_9xuss_j7am0_serdes3_txmclk:136,dev_cpsw_9xuss_j7am0_serdes4_refclk:136,dev_cpsw_9xuss_j7am0_serdes4_rxclk:136,dev_cpsw_9xuss_j7am0_serdes4_rxfclk:136,dev_cpsw_9xuss_j7am0_serdes4_txclk:136,dev_cpsw_9xuss_j7am0_serdes4_txfclk:136,dev_cpsw_9xuss_j7am0_serdes4_txmclk:136,dev_cpsw_9xuss_j7am0_serdes5_refclk:136,dev_cpsw_9xuss_j7am0_serdes5_rxclk:136,dev_cpsw_9xuss_j7am0_serdes5_rxfclk:136,dev_cpsw_9xuss_j7am0_serdes5_txclk:136,dev_cpsw_9xuss_j7am0_serdes5_txfclk:136,dev_cpsw_9xuss_j7am0_serdes5_txmclk:136,dev_cpsw_9xuss_j7am0_serdes6_refclk:136,dev_cpsw_9xuss_j7am0_serdes6_rxclk:136,dev_cpsw_9xuss_j7am0_serdes6_rxfclk:136,dev_cpsw_9xuss_j7am0_serdes6_txclk:136,dev_cpsw_9xuss_j7am0_serdes6_txfclk:136,dev_cpsw_9xuss_j7am0_serdes6_txmclk:136,dev_cpsw_9xuss_j7am0_serdes7_refclk:136,dev_cpsw_9xuss_j7am0_serdes7_rxclk:136,dev_cpsw_9xuss_j7am0_serdes7_rxfclk:136,dev_cpsw_9xuss_j7am0_serdes7_txclk:136,dev_cpsw_9xuss_j7am0_serdes7_txfclk:136,dev_cpsw_9xuss_j7am0_serdes7_txmclk:136,dev_cpsw_9xuss_j7am0_serdes8_refclk:136,dev_cpsw_9xuss_j7am0_serdes8_rxclk:136,dev_cpsw_9xuss_j7am0_serdes8_rxfclk:136,dev_cpsw_9xuss_j7am0_serdes8_txclk:136,dev_cpsw_9xuss_j7am0_serdes8_txfclk:136,dev_cpsw_9xuss_j7am0_serdes8_txmclk:136,dev_cpsw_tx_rgmii0_io__rgmii1_txc__a:93,dev_cpsw_tx_rgmii0_io__rgmii2_txc__a:93,dev_cpsw_tx_rgmii0_io__rgmii3_txc__a:93,dev_cpsw_tx_rgmii0_io__rgmii4_txc__a:93,dev_cpsw_tx_rgmii0_pre_rgmii1_tclk:93,dev_cpsw_tx_rgmii0_pre_rgmii2_tclk:93,dev_cpsw_tx_rgmii0_pre_rgmii3_tclk:93,dev_cpsw_tx_rgmii0_pre_rgmii4_tclk:93,dev_cpt2_aggr0_bus_vclk_clk:[61,77],dev_cpt2_aggr0_vclk_clk:[32,46,93,107,122,136],dev_cpt2_aggr1_vclk_clk:[32,93,107,122,136],dev_cpt2_aggr2_vclk_clk:[93,107,122,136],dev_cpt2_aggr3_vclk_clk:[93,122,136],dev_cpt2_aggr4_vclk_clk:[122,136],dev_cpt2_aggr5_vclk_clk:[122,136],dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:[61,77],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:[61,77],dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:[61,77],dev_cpts0_cpts_genf1:46,dev_cpts0_cpts_genf2:46,dev_cpts0_cpts_genf3:46,dev_cpts0_cpts_genf4:46,dev_cpts0_cpts_rft_clk:46,dev_cpts0_cpts_rft_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_cpts0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:46,dev_cpts0_cpts_rft_clk_parent_board_0_ext_refclk1_out:46,dev_cpts0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:46,dev_cpts0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:46,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:46,dev_cpts0_cpts_rft_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:46,dev_cpts0_cpts_rft_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:46,dev_cpts0_vbusp_clk:46,dev_csi_psilss0_main_clk:[107,122,136],dev_csi_rx_if0_main_clk_clk:[32,107,122,136],dev_csi_rx_if0_ppi_d_rx_ulps_esc:[122,136],dev_csi_rx_if0_ppi_rx_byte_clk:[32,107,122,136],dev_csi_rx_if0_vbus_clk_clk:[32,107,122,136],dev_csi_rx_if0_vp_clk_clk:[32,107,122,136],dev_csi_rx_if1_main_clk_clk:[107,122,136],dev_csi_rx_if1_ppi_d_rx_ulps_esc:[122,136],dev_csi_rx_if1_ppi_rx_byte_clk:[107,122,136],dev_csi_rx_if1_vbus_clk_clk:[107,122,136],dev_csi_rx_if1_vp_clk_clk:[107,122,136],dev_csi_rx_if2_main_clk_clk:136,dev_csi_rx_if2_ppi_d_rx_ulps_esc:136,dev_csi_rx_if2_ppi_rx_byte_clk:136,dev_csi_rx_if2_vbus_clk_clk:136,dev_csi_rx_if2_vp_clk_clk:136,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:107,dev_csi_tx_if0_esc_clk_clk:107,dev_csi_tx_if0_main_clk_clk:107,dev_csi_tx_if0_vbus_clk_clk:107,dev_csi_tx_if_v2_0_dphy_txbyteclkhs_cl_clk:[122,136],dev_csi_tx_if_v2_0_esc_clk_clk:[122,136],dev_csi_tx_if_v2_0_main_clk_clk:[122,136],dev_csi_tx_if_v2_0_vbus_clk_clk:[122,136],dev_csi_tx_if_v2_1_dphy_txbyteclkhs_cl_clk:[122,136],dev_csi_tx_if_v2_1_esc_clk_clk:[122,136],dev_csi_tx_if_v2_1_main_clk_clk:[122,136],dev_csi_tx_if_v2_1_vbus_clk_clk:[122,136],dev_ctrl_mmr0_bus_vbusp_clk:[61,77],dev_dbgsuspendrouter0_intr_clk:[32,46],dev_dcc0_bus_dcc_clksrc0_clk:[61,77],dev_dcc0_bus_dcc_clksrc1_clk:[61,77],dev_dcc0_bus_dcc_clksrc2_clk:[61,77],dev_dcc0_bus_dcc_clksrc3_clk:[61,77],dev_dcc0_bus_dcc_clksrc4_clk:[61,77],dev_dcc0_bus_dcc_clksrc5_clk:[61,77],dev_dcc0_bus_dcc_clksrc6_clk:[61,77],dev_dcc0_bus_dcc_input00_clk:[61,77],dev_dcc0_bus_dcc_input01_clk:[61,77],dev_dcc0_bus_dcc_input02_clk:[61,77],dev_dcc0_bus_dcc_input10_clk:[61,77],dev_dcc0_bus_vbus_clk:[61,77],dev_dcc0_dcc_clksrc0_clk:[32,46,93,107,122,136],dev_dcc0_dcc_clksrc1_clk:[32,46,93,107,122,136],dev_dcc0_dcc_clksrc2_clk:[32,46,93,107,122,136],dev_dcc0_dcc_clksrc3_clk:[32,46,93,107,122,136],dev_dcc0_dcc_clksrc4_clk:[32,46,93,107,122,136],dev_dcc0_dcc_clksrc5_clk:[32,46,93,107,122,136],dev_dcc0_dcc_clksrc6_clk:[32,46,93,107,122,136],dev_dcc0_dcc_clksrc7_clk:[32,46,107,122,136],dev_dcc0_dcc_input00_clk:[32,46,93,107,122,136],dev_dcc0_dcc_input01_clk:[32,46,93,107,122,136],dev_dcc0_dcc_input02_clk:[32,46,93,107,122,136],dev_dcc0_dcc_input10_clk:[32,46,93,107,122,136],dev_dcc0_vbus_clk:[32,46,93,107,122,136],dev_dcc10_dcc_clksrc0_clk:107,dev_dcc10_dcc_clksrc1_clk:107,dev_dcc10_dcc_clksrc2_clk:107,dev_dcc10_dcc_clksrc3_clk:107,dev_dcc10_dcc_clksrc4_clk:107,dev_dcc10_dcc_clksrc5_clk:107,dev_dcc10_dcc_clksrc6_clk:107,dev_dcc10_dcc_clksrc7_clk:107,dev_dcc10_dcc_input00_clk:107,dev_dcc10_dcc_input01_clk:107,dev_dcc10_dcc_input02_clk:107,dev_dcc10_dcc_input10_clk:107,dev_dcc10_vbus_clk:107,dev_dcc11_dcc_clksrc0_clk:107,dev_dcc11_dcc_clksrc1_clk:107,dev_dcc11_dcc_clksrc2_clk:107,dev_dcc11_dcc_clksrc3_clk:107,dev_dcc11_dcc_clksrc4_clk:107,dev_dcc11_dcc_clksrc5_clk:107,dev_dcc11_dcc_clksrc6_clk:107,dev_dcc11_dcc_clksrc7_clk:107,dev_dcc11_dcc_input00_clk:107,dev_dcc11_dcc_input01_clk:107,dev_dcc11_dcc_input02_clk:107,dev_dcc11_dcc_input10_clk:107,dev_dcc11_vbus_clk:107,dev_dcc12_dcc_clksrc0_clk:107,dev_dcc12_dcc_clksrc1_clk:107,dev_dcc12_dcc_clksrc2_clk:107,dev_dcc12_dcc_clksrc3_clk:107,dev_dcc12_dcc_clksrc4_clk:107,dev_dcc12_dcc_clksrc5_clk:107,dev_dcc12_dcc_clksrc6_clk:107,dev_dcc12_dcc_clksrc7_clk:107,dev_dcc12_dcc_input00_clk:107,dev_dcc12_dcc_input01_clk:107,dev_dcc12_dcc_input02_clk:107,dev_dcc12_dcc_input10_clk:107,dev_dcc12_vbus_clk:107,dev_dcc1_bus_dcc_clksrc0_clk:[61,77],dev_dcc1_bus_dcc_clksrc1_clk:[61,77],dev_dcc1_bus_dcc_clksrc2_clk:[61,77],dev_dcc1_bus_dcc_clksrc3_clk:[61,77],dev_dcc1_bus_dcc_clksrc4_clk:[61,77],dev_dcc1_bus_dcc_clksrc5_clk:[61,77],dev_dcc1_bus_dcc_clksrc6_clk:[61,77],dev_dcc1_bus_dcc_clksrc7_clk:[61,77],dev_dcc1_bus_dcc_input00_clk:[61,77],dev_dcc1_bus_dcc_input01_clk:[61,77],dev_dcc1_bus_dcc_input02_clk:[61,77],dev_dcc1_bus_dcc_input10_clk:[61,77],dev_dcc1_bus_vbus_clk:[61,77],dev_dcc1_dcc_clksrc0_clk:[32,46,93,107,122,136],dev_dcc1_dcc_clksrc1_clk:[32,46,93,107,122,136],dev_dcc1_dcc_clksrc2_clk:[32,46,93,107,122,136],dev_dcc1_dcc_clksrc3_clk:[32,46,93,107,122,136],dev_dcc1_dcc_clksrc4_clk:[32,46,93,107,122,136],dev_dcc1_dcc_clksrc5_clk:[32,46,93,107,122,136],dev_dcc1_dcc_clksrc6_clk:[32,46,93,107,122,136],dev_dcc1_dcc_clksrc7_clk:[32,46,107,122,136],dev_dcc1_dcc_input00_clk:[32,46,93,107,122,136],dev_dcc1_dcc_input01_clk:[32,46,93,107,122,136],dev_dcc1_dcc_input02_clk:[32,46,93,107,122,136],dev_dcc1_dcc_input10_clk:[32,46,93,107,122,136],dev_dcc1_vbus_clk:[32,46,93,107,122,136],dev_dcc2_bus_dcc_clksrc0_clk:[61,77],dev_dcc2_bus_dcc_clksrc1_clk:[61,77],dev_dcc2_bus_dcc_clksrc2_clk:[61,77],dev_dcc2_bus_dcc_clksrc3_clk:[61,77],dev_dcc2_bus_dcc_clksrc4_clk:[61,77],dev_dcc2_bus_dcc_clksrc5_clk:[61,77],dev_dcc2_bus_dcc_clksrc6_clk:[61,77],dev_dcc2_bus_dcc_clksrc7_clk:[61,77],dev_dcc2_bus_dcc_input00_clk:[61,77],dev_dcc2_bus_dcc_input01_clk:[61,77],dev_dcc2_bus_dcc_input02_clk:[61,77],dev_dcc2_bus_dcc_input10_clk:[61,77],dev_dcc2_bus_vbus_clk:[61,77],dev_dcc2_dcc_clksrc0_clk:[32,46,93,107,122,136],dev_dcc2_dcc_clksrc1_clk:[32,46,107,122,136],dev_dcc2_dcc_clksrc2_clk:[32,46,93,107],dev_dcc2_dcc_clksrc3_clk:[32,46,93,107,122,136],dev_dcc2_dcc_clksrc4_clk:[32,46,93,107,122,136],dev_dcc2_dcc_clksrc5_clk:[32,46,93,107,122,136],dev_dcc2_dcc_clksrc6_clk:[32,46,93,107,122,136],dev_dcc2_dcc_clksrc7_clk:[32,46,93,107,122,136],dev_dcc2_dcc_input00_clk:[32,46,93,107,122,136],dev_dcc2_dcc_input01_clk:[32,46,93,107,122,136],dev_dcc2_dcc_input02_clk:[32,46,93,107,122,136],dev_dcc2_dcc_input10_clk:[32,46,93,107,122,136],dev_dcc2_vbus_clk:[32,46,93,107,122,136],dev_dcc3_bus_dcc_clksrc0_clk:[61,77],dev_dcc3_bus_dcc_clksrc1_clk:[61,77],dev_dcc3_bus_dcc_clksrc2_clk:[61,77],dev_dcc3_bus_dcc_clksrc3_clk:[61,77],dev_dcc3_bus_dcc_clksrc4_clk:[61,77],dev_dcc3_bus_dcc_clksrc5_clk:[61,77],dev_dcc3_bus_dcc_clksrc7_clk:[61,77],dev_dcc3_bus_dcc_input00_clk:[61,77],dev_dcc3_bus_dcc_input01_clk:[61,77],dev_dcc3_bus_dcc_input02_clk:[61,77],dev_dcc3_bus_dcc_input10_clk:[61,77],dev_dcc3_bus_vbus_clk:[61,77],dev_dcc3_dcc_clksrc0_clk:[32,46,93,107,122,136],dev_dcc3_dcc_clksrc1_clk:[32,46,107,122,136],dev_dcc3_dcc_clksrc2_clk:[46,93,107,122,136],dev_dcc3_dcc_clksrc3_clk:[32,46,93,107,136],dev_dcc3_dcc_clksrc4_clk:[32,46,93,107],dev_dcc3_dcc_clksrc5_clk:[32,46,93,107,122,136],dev_dcc3_dcc_clksrc6_clk:[32,46,93,107,122,136],dev_dcc3_dcc_clksrc7_clk:[32,46,93,107,122,136],dev_dcc3_dcc_input00_clk:[32,46,93,107,122,136],dev_dcc3_dcc_input01_clk:[32,46,93,107,122,136],dev_dcc3_dcc_input02_clk:[32,46,93,107,122,136],dev_dcc3_dcc_input10_clk:[32,46,93,107,122,136],dev_dcc3_vbus_clk:[32,46,93,107,122,136],dev_dcc4_bus_dcc_clksrc0_clk:[61,77],dev_dcc4_bus_dcc_clksrc2_clk:[61,77],dev_dcc4_bus_dcc_clksrc3_clk:[61,77],dev_dcc4_bus_dcc_clksrc4_clk:[61,77],dev_dcc4_bus_dcc_clksrc5_clk:[61,77],dev_dcc4_bus_dcc_clksrc6_clk:[61,77],dev_dcc4_bus_dcc_clksrc7_clk:[61,77],dev_dcc4_bus_dcc_input00_clk:[61,77],dev_dcc4_bus_dcc_input01_clk:[61,77],dev_dcc4_bus_dcc_input02_clk:[61,77],dev_dcc4_bus_dcc_input10_clk:[61,77],dev_dcc4_bus_vbus_clk:[61,77],dev_dcc4_dcc_clksrc0_clk:[32,46,93,107,122,136],dev_dcc4_dcc_clksrc0_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:46,dev_dcc4_dcc_clksrc0_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:46,dev_dcc4_dcc_clksrc1_clk:[32,46,93,107,136],dev_dcc4_dcc_clksrc2_clk:[32,46,93,107,122,136],dev_dcc4_dcc_clksrc3_clk:[32,46,93,107,122,136],dev_dcc4_dcc_clksrc4_clk:[32,46,93,107,122,136],dev_dcc4_dcc_clksrc5_clk:[32,46,93,107,122,136],dev_dcc4_dcc_clksrc6_clk:[32,46,93,107,136],dev_dcc4_dcc_clksrc7_clk:[32,46,93,107,122,136],dev_dcc4_dcc_input00_clk:[32,46,93,107,122,136],dev_dcc4_dcc_input01_clk:[32,46,93,107,122,136],dev_dcc4_dcc_input02_clk:[32,46,93,107,122,136],dev_dcc4_dcc_input10_clk:[32,46,93,107,122,136],dev_dcc4_vbus_clk:[32,46,93,107,122,136],dev_dcc5_bus_dcc_clksrc0_clk:[61,77],dev_dcc5_bus_dcc_clksrc1_clk:[61,77],dev_dcc5_bus_dcc_clksrc2_clk:[61,77],dev_dcc5_bus_dcc_clksrc3_clk:[61,77],dev_dcc5_bus_dcc_clksrc4_clk:[61,77],dev_dcc5_bus_dcc_clksrc5_clk:[61,77],dev_dcc5_bus_dcc_clksrc6_clk:[61,77],dev_dcc5_bus_dcc_clksrc7_clk:[61,77],dev_dcc5_bus_dcc_input00_clk:[61,77],dev_dcc5_bus_dcc_input01_clk:[61,77],dev_dcc5_bus_dcc_input02_clk:[61,77],dev_dcc5_bus_dcc_input10_clk:[61,77],dev_dcc5_bus_vbus_clk:[61,77],dev_dcc5_dcc_clksrc0_clk:[32,46,93,107],dev_dcc5_dcc_clksrc1_clk:[32,46,93,107,122,136],dev_dcc5_dcc_clksrc2_clk:[32,46,107,122,136],dev_dcc5_dcc_clksrc3_clk:[32,46,107,122,136],dev_dcc5_dcc_clksrc4_clk:[32,46,93,107,122,136],dev_dcc5_dcc_clksrc5_clk:[32,46,107],dev_dcc5_dcc_clksrc6_clk:[32,46,93,107,122,136],dev_dcc5_dcc_clksrc7_clk:[32,46,107,122,136],dev_dcc5_dcc_input00_clk:[32,46,93,107,122,136],dev_dcc5_dcc_input01_clk:[32,46,93,107,122,136],dev_dcc5_dcc_input02_clk:[32,46,93,107,122,136],dev_dcc5_dcc_input10_clk:[32,46,93,107,122,136],dev_dcc5_vbus_clk:[32,46,93,107,122,136],dev_dcc6_bus_dcc_clksrc0_clk:[61,77],dev_dcc6_bus_dcc_clksrc1_clk:[61,77],dev_dcc6_bus_dcc_clksrc2_clk:[61,77],dev_dcc6_bus_dcc_clksrc3_clk:[61,77],dev_dcc6_bus_dcc_clksrc4_clk:[61,77],dev_dcc6_bus_dcc_clksrc5_clk:[61,77],dev_dcc6_bus_dcc_clksrc6_clk:[61,77],dev_dcc6_bus_dcc_clksrc7_clk:[61,77],dev_dcc6_bus_dcc_input00_clk:[61,77],dev_dcc6_bus_dcc_input01_clk:[61,77],dev_dcc6_bus_dcc_input02_clk:[61,77],dev_dcc6_bus_dcc_input10_clk:[61,77],dev_dcc6_bus_vbus_clk:[61,77],dev_dcc6_dcc_clksrc0_clk:[32,93,107,122,136],dev_dcc6_dcc_clksrc1_clk:[32,93,107,122,136],dev_dcc6_dcc_clksrc2_clk:[32,93,107,122,136],dev_dcc6_dcc_clksrc3_clk:[32,93,107,122,136],dev_dcc6_dcc_clksrc4_clk:[32,93,107,122,136],dev_dcc6_dcc_clksrc5_clk:[32,93,107,122,136],dev_dcc6_dcc_clksrc6_clk:[32,93,107,122,136],dev_dcc6_dcc_clksrc7_clk:[32,93,107,122,136],dev_dcc6_dcc_input00_clk:[32,93,107,122,136],dev_dcc6_dcc_input01_clk:[32,93,107,122,136],dev_dcc6_dcc_input02_clk:[32,93,107,122,136],dev_dcc6_dcc_input10_clk:[32,93,107,122,136],dev_dcc6_vbus_clk:[32,93,107,122,136],dev_dcc7_bus_dcc_clksrc0_clk:[61,77],dev_dcc7_bus_dcc_clksrc1_clk:[61,77],dev_dcc7_bus_dcc_clksrc2_clk:[61,77],dev_dcc7_bus_dcc_clksrc3_clk:[61,77],dev_dcc7_bus_dcc_clksrc4_clk:[61,77],dev_dcc7_bus_dcc_clksrc5_clk:[61,77],dev_dcc7_bus_dcc_clksrc6_clk:[61,77],dev_dcc7_bus_dcc_clksrc7_clk:[61,77],dev_dcc7_bus_dcc_input00_clk:[61,77],dev_dcc7_bus_dcc_input01_clk:[61,77],dev_dcc7_bus_dcc_input02_clk:[61,77],dev_dcc7_bus_dcc_input10_clk:[61,77],dev_dcc7_bus_vbus_clk:[61,77],dev_dcc7_dcc_clksrc0_clk:[107,122,136],dev_dcc7_dcc_clksrc1_clk:[107,122,136],dev_dcc7_dcc_clksrc2_clk:[107,122,136],dev_dcc7_dcc_clksrc3_clk:107,dev_dcc7_dcc_clksrc4_clk:107,dev_dcc7_dcc_clksrc5_clk:[107,122,136],dev_dcc7_dcc_clksrc6_clk:[107,122,136],dev_dcc7_dcc_clksrc7_clk:[107,122,136],dev_dcc7_dcc_input00_clk:[107,122,136],dev_dcc7_dcc_input01_clk:[107,122,136],dev_dcc7_dcc_input02_clk:[107,122,136],dev_dcc7_dcc_input10_clk:[107,122,136],dev_dcc7_vbus_clk:[107,122,136],dev_dcc8_dcc_clksrc0_clk:[107,122,136],dev_dcc8_dcc_clksrc1_clk:[107,122,136],dev_dcc8_dcc_clksrc2_clk:[107,122,136],dev_dcc8_dcc_clksrc3_clk:[107,122,136],dev_dcc8_dcc_clksrc4_clk:[107,122,136],dev_dcc8_dcc_clksrc5_clk:[107,136],dev_dcc8_dcc_clksrc6_clk:[107,122,136],dev_dcc8_dcc_clksrc7_clk:[107,122,136],dev_dcc8_dcc_input00_clk:[107,122,136],dev_dcc8_dcc_input01_clk:[107,122,136],dev_dcc8_dcc_input02_clk:[107,122,136],dev_dcc8_dcc_input10_clk:[107,122,136],dev_dcc8_vbus_clk:[107,122,136],dev_dcc9_dcc_clksrc0_clk:[107,122,136],dev_dcc9_dcc_clksrc1_clk:[107,122,136],dev_dcc9_dcc_clksrc2_clk:[107,122,136],dev_dcc9_dcc_clksrc3_clk:[107,122,136],dev_dcc9_dcc_clksrc4_clk:[107,122,136],dev_dcc9_dcc_clksrc5_clk:[107,122,136],dev_dcc9_dcc_clksrc6_clk:[107,122,136],dev_dcc9_dcc_clksrc7_clk:107,dev_dcc9_dcc_input00_clk:[107,122,136],dev_dcc9_dcc_input01_clk:[107,122,136],dev_dcc9_dcc_input02_clk:[107,122,136],dev_dcc9_dcc_input10_clk:[107,122,136],dev_dcc9_vbus_clk:[107,122,136],dev_ddpa0_ddpa_clk:[32,46],dev_ddr0_ddrss_cfg_clk:[107,122,136],dev_ddr0_ddrss_ddr_pll_clk:[93,107,122,136],dev_ddr0_ddrss_io_ck:107,dev_ddr0_ddrss_io_ck_n:107,dev_ddr0_ddrss_vbus_clk:[107,122,136],dev_ddr0_pll_ctrl_clk:[93,107,122,136],dev_ddr16ss0_ddrss_ddr_pll_clk:[32,46],dev_ddr16ss0_ddrss_tck:32,dev_ddr16ss0_pll_ctrl_clk:[32,46],dev_ddr1_ddrss_cfg_clk:[122,136],dev_ddr1_ddrss_ddr_pll_clk:[122,136],dev_ddr1_ddrss_vbus_clk:[122,136],dev_ddr1_pll_ctrl_clk:[122,136],dev_ddr2_ddrss_cfg_clk:136,dev_ddr2_ddrss_ddr_pll_clk:136,dev_ddr2_ddrss_vbus_clk:136,dev_ddr2_pll_ctrl_clk:136,dev_ddr3_ddrss_cfg_clk:136,dev_ddr3_ddrss_ddr_pll_clk:136,dev_ddr3_ddrss_vbus_clk:136,dev_ddr3_pll_ctrl_clk:136,dev_ddrss0_bus_ddrss_byp_4x_clk:[61,77],dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[61,77],dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[61,77],dev_ddrss0_bus_ddrss_cfg_clk:[61,77],dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[61,77],dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[61,77],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:[61,77],dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:[61,77],dev_ddrss0_bus_ddrss_tclk:[61,77],dev_ddrss0_bus_ddrss_vbus_clk:[61,77],dev_debugss0_bus_atb0_clk:[61,77],dev_debugss0_bus_atb1_clk:[61,77],dev_debugss0_bus_atb2_clk:[61,77],dev_debugss0_bus_atb3_clk:[61,77],dev_debugss0_bus_atb4_clk:[61,77],dev_debugss0_bus_atb5_clk:[61,77],dev_debugss0_bus_cfg_clk:[61,77],dev_debugss0_bus_dbg_clk:[61,77],dev_debugss0_bus_sys_clk:[61,77],dev_debugss0_cfg_clk:32,dev_debugss0_dbg_clk:32,dev_debugss0_sys_clk:32,dev_debugss_wrap0_atb_clk:[32,46,93,107,122,136],dev_debugss_wrap0_bus_atb_clk:[61,77],dev_debugss_wrap0_bus_core_clk:[61,77],dev_debugss_wrap0_bus_jtag_tck:[61,77],dev_debugss_wrap0_bus_trexpt_clk:[61,77],dev_debugss_wrap0_core_clk:[32,46,93,107,122,136],dev_debugss_wrap0_cstpiu_traceclk:[32,93,107,122,136],dev_debugss_wrap0_jtag_tck:[32,46,93,107,122,136],dev_debugss_wrap0_trexpt_clk:[32,46,93,107,122,136],dev_debugsuspendrtr0_bus_intr_clk:[61,77],dev_debugsuspendrtr0_intr_clk:[122,136],dev_decoder0_sys_clk:107,dev_dftss0_bus_vbusp_clk_clk:[61,77],dev_dmass0_bcdma_0_clk:[32,46],dev_dmass0_cbass_0_clk:[32,46],dev_dmass0_intaggr_0_clk:[32,46],dev_dmass0_ipcss_0_clk:[32,46],dev_dmass0_pktdma_0_clk:[32,46],dev_dmass0_ringacc_0_clk:[32,46],dev_dmpac0_clk:[107,122,136],dev_dmpac0_pll_dco_clk:107,dev_dmpac0_sde_0_clk:[107,122,136],dev_dmpac0_utc_0_psil_leaf_clk:[122,136],dev_dmpac_vpac_psilss0_main_clk:[122,136],dev_dphy_rx0_io_rx_cl_l_m:[32,122,136],dev_dphy_rx0_io_rx_cl_l_p:[32,122,136],dev_dphy_rx0_jtag_tck:[32,122,136],dev_dphy_rx0_main_clk_clk:[32,107,122,136],dev_dphy_rx0_ppi_d_rx_ulps_esc:[122,136],dev_dphy_rx0_ppi_rx_byte_clk:[32,107,122,136],dev_dphy_rx1_io_rx_cl_l_m:[122,136],dev_dphy_rx1_io_rx_cl_l_p:[122,136],dev_dphy_rx1_jtag_tck:[122,136],dev_dphy_rx1_main_clk_clk:[107,122,136],dev_dphy_rx1_ppi_d_rx_ulps_esc:[122,136],dev_dphy_rx1_ppi_rx_byte_clk:[107,122,136],dev_dphy_rx2_io_rx_cl_l_m:136,dev_dphy_rx2_io_rx_cl_l_p:136,dev_dphy_rx2_jtag_tck:136,dev_dphy_rx2_main_clk_clk:136,dev_dphy_rx2_ppi_d_rx_ulps_esc:136,dev_dphy_rx2_ppi_rx_byte_clk:136,dev_dphy_tx0_ck_m:[107,122,136],dev_dphy_tx0_ck_p:[107,122,136],dev_dphy_tx0_clk:[107,122,136],dev_dphy_tx0_dphy_ref_clk:[107,122,136],dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[107,122,136],dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[107,122,136],dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[107,122,136],dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:[107,122,136],dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:[107,122,136],dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:[107,122,136],dev_dphy_tx0_ip2_ppi_m_txclkesc_clk:[122,136],dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:[107,122,136],dev_dphy_tx0_psm_clk:[107,122,136],dev_dphy_tx0_tap_tck:[122,136],dev_dphy_tx1_ck_m:[122,136],dev_dphy_tx1_ck_p:[122,136],dev_dphy_tx1_clk:[122,136],dev_dphy_tx1_dphy_ref_clk:[122,136],dev_dphy_tx1_dphy_ref_clk_parent_board_0_hfosc1_clk_out:[122,136],dev_dphy_tx1_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:[122,136],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[122,136],dev_dphy_tx1_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[122,136],dev_dphy_tx1_ip1_ppi_m_rxclkesc_clk:[122,136],dev_dphy_tx1_ip1_ppi_m_txclkesc_clk:[122,136],dev_dphy_tx1_ip1_ppi_txbyteclkhs_cl_clk:[122,136],dev_dphy_tx1_ip2_ppi_txbyteclkhs_cl_clk:[122,136],dev_dphy_tx1_psm_clk:[122,136],dev_dphy_tx1_tap_tck:[122,136],dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:61,dev_dss0_bus_dpi_0_in_clk_bus_in0_dss_bus_out0:77,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:61,dev_dss0_bus_dpi_0_in_clk_bus_in1_dss_bus_out0:77,dev_dss0_bus_dpi_1_in_clk:[61,77],dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin_out:[61,77],dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:61,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:61,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out07:77,dev_dss0_bus_dpi_1_in_clk_parent_dss_bus_out1:77,dev_dss0_bus_dpi_1_out_clk:[61,77],dev_dss0_bus_dss_func_clk:[61,77],dev_dss0_dpi0_ext_clksel:107,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:107,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:107,dev_dss0_dpi1_ext_clksel:107,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:107,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:107,dev_dss0_dpi_0_in_clk:32,dev_dss0_dpi_1_in_clk:32,dev_dss0_dpi_1_in_clk_parent_board_0_vout0_extpclkin_out:32,dev_dss0_dpi_1_in_clk_parent_hsdiv0_16fft_main_17_hsdivout0_clk:32,dev_dss0_dpi_1_out_clk:32,dev_dss0_dss_func_clk:[32,107,122,136],dev_dss0_dss_inst0_dpi_0_in_2x_clk:[107,122,136],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:[107,122,136],dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[107,122,136],dev_dss0_dss_inst0_dpi_0_in_clk:[122,136],dev_dss0_dss_inst0_dpi_0_out_2x_clk:[107,122,136],dev_dss0_dss_inst0_dpi_0_out_clk:[107,122,136],dev_dss0_dss_inst0_dpi_1_in_2x_clk:[107,122,136],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:[107,122,136],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[122,136],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:107,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[107,122,136],dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[107,122,136],dev_dss0_dss_inst0_dpi_1_out_clk:[107,122,136],dev_dss0_dss_inst0_dpi_2_in_2x_clk:[107,122,136],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:[107,122,136],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[107,122,136],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[122,136],dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:107,dev_dss0_dss_inst0_dpi_2_in_clk:[122,136],dev_dss0_dss_inst0_dpi_2_in_clk_parent_dpi0_ext_clksel_out0:[122,136],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:[122,136],dev_dss0_dss_inst0_dpi_2_in_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:[122,136],dev_dss0_dss_inst0_dpi_2_out_clk:[107,122,136],dev_dss0_dss_inst0_dpi_3_in_2x_clk:[107,122,136],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:[107,122,136],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0_dup0:[122,136],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:107,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:[107,122,136],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:[107,122,136],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk_dup0:[122,136],dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:107,dev_dss0_dss_inst0_dpi_3_out_clk:[107,122,136],dev_dss0_dss_inst0_para_1_out_clk:[122,136],dev_dss0_dss_inst0_para_3_out_clk:[122,136],dev_dss_dsi0_dphy_0_rx_esc_clk:[107,122,136],dev_dss_dsi0_dphy_0_tx_esc_clk:[107,122,136],dev_dss_dsi0_dpi_0_clk:[107,122,136],dev_dss_dsi0_pll_ctrl_clk:[107,122,136],dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:[107,122,136],dev_dss_dsi0_sys_clk:[107,122,136],dev_dss_dsi1_dphy_0_rx_esc_clk:[122,136],dev_dss_dsi1_dphy_0_tx_esc_clk:[122,136],dev_dss_dsi1_dpi_0_clk:[122,136],dev_dss_dsi1_pll_ctrl_clk:[122,136],dev_dss_dsi1_ppi_0_txbyteclkhs_cl_clk:[122,136],dev_dss_dsi1_sys_clk:[122,136],dev_dss_edp0_aif_i2s_clk:[107,122,136],dev_dss_edp0_dpi_2_2x_clk:[107,122,136],dev_dss_edp0_dpi_2_clk:[107,122,136],dev_dss_edp0_dpi_3_clk:[107,122,136],dev_dss_edp0_dpi_4_clk:[107,122,136],dev_dss_edp0_dpi_5_clk:[107,122,136],dev_dss_edp0_dptx_mod_clk:[107,122,136],dev_dss_edp0_phy_ln0_refclk:[107,122,136],dev_dss_edp0_phy_ln0_rxclk:[107,122,136],dev_dss_edp0_phy_ln0_rxfclk:[107,122,136],dev_dss_edp0_phy_ln0_txclk:[107,122,136],dev_dss_edp0_phy_ln0_txfclk:[107,122,136],dev_dss_edp0_phy_ln0_txmclk:[107,122,136],dev_dss_edp0_phy_ln1_refclk:[107,122,136],dev_dss_edp0_phy_ln1_rxclk:[107,122,136],dev_dss_edp0_phy_ln1_rxfclk:[107,122,136],dev_dss_edp0_phy_ln1_txclk:[107,122,136],dev_dss_edp0_phy_ln1_txfclk:[107,122,136],dev_dss_edp0_phy_ln1_txmclk:[107,122,136],dev_dss_edp0_phy_ln2_refclk:[107,122,136],dev_dss_edp0_phy_ln2_rxclk:[107,122,136],dev_dss_edp0_phy_ln2_rxfclk:[107,122,136],dev_dss_edp0_phy_ln2_txclk:[107,122,136],dev_dss_edp0_phy_ln2_txfclk:[107,122,136],dev_dss_edp0_phy_ln2_txmclk:[107,122,136],dev_dss_edp0_phy_ln3_refclk:[107,122,136],dev_dss_edp0_phy_ln3_rxclk:[107,122,136],dev_dss_edp0_phy_ln3_rxfclk:[107,122,136],dev_dss_edp0_phy_ln3_txclk:[107,122,136],dev_dss_edp0_phy_ln3_txfclk:[107,122,136],dev_dss_edp0_phy_ln3_txmclk:[107,122,136],dev_dss_edp0_pll_ctrl_clk:[107,122,136],dev_ecap0_bus_vbus_clk:[61,77],dev_ecap0_vbus_clk:[32,46,93,107,122,136],dev_ecap1_vbus_clk:[32,46,93,107,122,136],dev_ecap2_vbus_clk:[32,46,93,107,122,136],dev_ecc_aggr0_bus_aggr_clk:[61,77],dev_ecc_aggr1_bus_aggr_clk:[61,77],dev_ecc_aggr2_bus_aggr_clk:[61,77],dev_efuse0_bus_efc0_ctl_fclk:61,dev_efuse0_bus_efc1_ctl_fclk:61,dev_efuse0_bus_vbusp_pll_clk_clk:[61,77],dev_ehrpwm0_bus_vbusp_clk:[61,77],dev_ehrpwm0_vbusp_clk:[93,107],dev_ehrpwm1_bus_vbusp_clk:[61,77],dev_ehrpwm1_vbusp_clk:[93,107],dev_ehrpwm2_bus_vbusp_clk:[61,77],dev_ehrpwm2_vbusp_clk:[93,107],dev_ehrpwm3_bus_vbusp_clk:[61,77],dev_ehrpwm3_vbusp_clk:[93,107],dev_ehrpwm4_bus_vbusp_clk:[61,77],dev_ehrpwm4_vbusp_clk:[93,107],dev_ehrpwm5_bus_vbusp_clk:[61,77],dev_ehrpwm5_vbusp_clk:[93,107],dev_elm0_bus_vbusp_clk:[61,77],dev_elm0_vbusp_clk:[32,46,93,107,122,136],dev_encoder0_sys_clk:107,dev_epwm0_vbusp_clk:[32,46,122,136],dev_epwm1_vbusp_clk:[32,46,122,136],dev_epwm2_vbusp_clk:[32,46,122,136],dev_epwm3_vbusp_clk:[46,122,136],dev_epwm4_vbusp_clk:[46,122,136],dev_epwm5_vbusp_clk:[46,122,136],dev_epwm6_vbusp_clk:46,dev_epwm7_vbusp_clk:46,dev_epwm8_vbusp_clk:46,dev_eqep0_bus_vbus_clk:[61,77],dev_eqep0_vbus_clk:[32,46,93,107,122,136],dev_eqep1_bus_vbus_clk:[61,77],dev_eqep1_vbus_clk:[32,46,93,107,122,136],dev_eqep2_bus_vbus_clk:[61,77],dev_eqep2_vbus_clk:[32,46,93,107,122,136],dev_esm0_bus_clk:[61,77],dev_esm0_clk:[32,46,93,107,122,136],dev_fsirx0_fsi_rx_ck:46,dev_fsirx0_fsi_rx_lpbk_ck:46,dev_fsirx0_fsi_rx_vbus_clk:46,dev_fsirx1_fsi_rx_ck:46,dev_fsirx1_fsi_rx_lpbk_ck:46,dev_fsirx1_fsi_rx_vbus_clk:46,dev_fsirx2_fsi_rx_ck:46,dev_fsirx2_fsi_rx_lpbk_ck:46,dev_fsirx2_fsi_rx_vbus_clk:46,dev_fsirx3_fsi_rx_ck:46,dev_fsirx3_fsi_rx_lpbk_ck:46,dev_fsirx3_fsi_rx_vbus_clk:46,dev_fsirx4_fsi_rx_ck:46,dev_fsirx4_fsi_rx_lpbk_ck:46,dev_fsirx4_fsi_rx_vbus_clk:46,dev_fsirx5_fsi_rx_ck:46,dev_fsirx5_fsi_rx_lpbk_ck:46,dev_fsirx5_fsi_rx_vbus_clk:46,dev_fsitx0_fsi_tx_ck:46,dev_fsitx0_fsi_tx_pll_clk:46,dev_fsitx0_fsi_tx_vbus_clk:46,dev_fsitx1_fsi_tx_ck:46,dev_fsitx1_fsi_tx_pll_clk:46,dev_fsitx1_fsi_tx_vbus_clk:46,dev_fss0_fsas_0_gclk:[32,46],dev_fss0_ospi_0_ospi_dqs_clk:[32,46],dev_fss0_ospi_0_ospi_hclk_clk:[32,46],dev_fss0_ospi_0_ospi_iclk_clk:[32,46],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_dqs_out:[32,46],dev_fss0_ospi_0_ospi_iclk_clk_parent_board_0_ospi0_lbclko_out:[32,46],dev_fss0_ospi_0_ospi_oclk_clk:[32,46],dev_fss0_ospi_0_ospi_pclk_clk:[32,46],dev_fss0_ospi_0_ospi_rclk_clk:[32,46],dev_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[32,46],dev_fss0_ospi_0_ospi_rclk_clk_parent_postdiv1_16fft_main_1_hsdivout5_clk:[32,46],dev_gic0_bus_vclk_clk:[61,77],dev_gicss0_vclk_clk:[32,46],dev_gpio0_bus_mmr_clk:[61,77],dev_gpio0_mmr_clk:[32,46,93,107,122,136],dev_gpio1_bus_mmr_clk:[61,77],dev_gpio1_mmr_clk:[32,46,107],dev_gpio2_mmr_clk:[93,107,122,136],dev_gpio3_mmr_clk:107,dev_gpio4_mmr_clk:[93,107,122,136],dev_gpio5_mmr_clk:107,dev_gpio6_mmr_clk:[93,107,122,136],dev_gpio7_mmr_clk:107,dev_gpiomux_intrtr0_bus_intr_clk:[61,77],dev_gpiomux_intrtr0_intr_clk:[93,107,122,136],dev_gpmc0_bus_func_clk:[61,77],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:[61,77],dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:[61,77],dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[61,77],dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:[61,77],dev_gpmc0_bus_pi_gpmc_ret_clk:[61,77],dev_gpmc0_bus_po_gpmc_dev_clk:[61,77],dev_gpmc0_bus_vbusp_clk:[61,77],dev_gpmc0_func_clk:[32,46,93,107,122,136],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:[32,46,93,107,122,136],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk4:[93,107,122,136],dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk6:[93,107,122,136],dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:[93,107,122,136],dev_gpmc0_func_clk_parent_postdiv4_16ff_main_2_hsdivout7_clk:[32,46],dev_gpmc0_pi_gpmc_ret_clk:[32,46,93,107,122,136],dev_gpmc0_po_gpmc_dev_clk:[32,46,93,107,122,136],dev_gpmc0_vbusm_clk:[32,46,122,136],dev_gpmc0_vbusp_clk:[93,107],dev_gpu0_bus_hyd_core_clk:[61,77],dev_gpu0_bus_mem_clk:[61,77],dev_gpu0_bus_sgx_core_clk:[61,77],dev_gpu0_bus_sys_clk:[61,77],dev_gpu0_gpu_0_gpu_pll_clk:107,dev_gpu0_gpu_clk:32,dev_gpu_rs_bw_limiter2_clk_clk:32,dev_gpu_ws_bw_limiter3_clk_clk:32,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:[61,77],dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:[61,77],dev_gs80prg_soc_wrap_wkup_0_bus_clk:[61,77],dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:[61,77],dev_gtc0_bus_vbusp_clk:[61,77],dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[61,77],dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[61,77],dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[61,77],dev_gtc0_gtc_clk:[46,93,107,122,136],dev_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:[46,93,107,122,136],dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:[46,93,107,122,136],dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:[93,107,122,136],dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:[46,93,107,122,136],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[93,107,122,136],dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[93,107,122,136],dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[46,93,107,122,136],dev_gtc0_gtc_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:93,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[107,122,136],dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:46,dev_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:46,dev_gtc0_gtc_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:46,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:107,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:122,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:122,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:122,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:122,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:93,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:93,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:93,dev_gtc0_gtc_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:93,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_gtc0_gtc_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_gtc0_vbusp_clk:[46,93,107,122,136],dev_hsm0_dap_clk:32,dev_i2c0_bus_clk:[61,77],dev_i2c0_bus_piscl:61,dev_i2c0_bus_pisys_clk:[61,77],dev_i2c0_clk:[32,46,93,107,122,136],dev_i2c0_piscl:[32,46,93,107,122,136],dev_i2c0_pisys_clk:[32,46,93,107,122,136],dev_i2c0_porscl:[32,46,93,107,122,136],dev_i2c1_bus_clk:[61,77],dev_i2c1_bus_piscl:61,dev_i2c1_bus_pisys_clk:[61,77],dev_i2c1_clk:[32,46,93,107,122,136],dev_i2c1_piscl:[32,46,93,107,122,136],dev_i2c1_pisys_clk:[32,46,93,107,122,136],dev_i2c1_porscl:[32,46,93,107,122,136],dev_i2c2_bus_clk:[61,77],dev_i2c2_bus_piscl:61,dev_i2c2_bus_pisys_clk:[61,77],dev_i2c2_clk:[32,46,93,107,122,136],dev_i2c2_piscl:[32,46,93,107,122,136],dev_i2c2_pisys_clk:[32,46,93,107,122,136],dev_i2c2_porscl:[32,46,93,107,122,136],dev_i2c3_bus_clk:[61,77],dev_i2c3_bus_piscl:61,dev_i2c3_bus_pisys_clk:[61,77],dev_i2c3_clk:[32,46,93,107,122,136],dev_i2c3_piscl:[32,46,93,107,122,136],dev_i2c3_pisys_clk:[32,46,93,107,122,136],dev_i2c3_porscl:[32,46,93,107,122,136],dev_i2c4_clk:[93,107,122,136],dev_i2c4_piscl:[93,107,122,136],dev_i2c4_pisys_clk:[93,107,122,136],dev_i2c4_porscl:[93,107,122,136],dev_i2c5_clk:[93,107,122,136],dev_i2c5_piscl:[93,107,122,136],dev_i2c5_pisys_clk:[93,107,122,136],dev_i2c5_porscl:[93,107,122,136],dev_i2c6_clk:[93,107,122,136],dev_i2c6_piscl:[93,107,122,136],dev_i2c6_pisys_clk:[93,107,122,136],dev_i2c6_porscl:[93,107,122,136],dev_i3c0_i3c_pclk_clk:[93,107],dev_i3c0_i3c_scl_di:[93,107],dev_i3c0_i3c_scl_do:[93,107],dev_i3c0_i3c_sclk_clk:[93,107],dev_icssm0_core_clk:32,dev_icssm0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:32,dev_icssm0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:32,dev_icssm0_iep_clk:32,dev_icssm0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:32,dev_icssm0_iep_clk_parent_board_0_ext_refclk1_out:32,dev_icssm0_iep_clk_parent_board_0_mcu_ext_refclk0_out:32,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:32,dev_icssm0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:32,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:32,dev_icssm0_iep_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:32,dev_icssm0_uclk_clk:32,dev_icssm0_vclk_clk:32,dev_id:13,dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_gpu_pll_clk:[122,136],dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0_pll_ctrl_clk:[122,136],dev_j7am_32_64_atb_funnel0_dbg_clk:[122,136],dev_j7am_32_64_atb_funnel1_dbg_clk:[122,136],dev_j7am_32_64_atb_funnel2_dbg_clk:[122,136],dev_j7am_bolt_pgd0_wkup_osc0_clk:[122,136],dev_j7am_bolt_psc_wrap0_clk:136,dev_j7am_bolt_psc_wrap0_slow_clk:136,dev_j7am_hwa_atb_funnel0_dbg_clk:[122,136],dev_j7am_main_16ff0_wkup_osc0_clk:[122,136],dev_j7am_pulsar_atb_funnel0_dbg_clk:[122,136],dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:[61,77],dev_led0_led_clk:[46,93,107,122,136],dev_led0_vbus_clk:[32,93,107,122,136],dev_led0_vbusp_clk:46,dev_main2mcu_lvl_intrtr0_bus_intr_clk:[61,77],dev_main2mcu_lvl_intrtr0_intr_clk:[107,122,136],dev_main2mcu_pls_intrtr0_bus_intr_clk:[61,77],dev_main2mcu_pls_intrtr0_intr_clk:[107,122,136],dev_main_gpiomux_introuter0_intr_clk:[32,46],dev_mcan0_mcanss_can_rxd:[122,136],dev_mcan0_mcanss_cclk_clk:[32,46,93,107,122,136],dev_mcan0_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:[32,46],dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,93,107,122,136],dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:46,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[32,93,107,122,136],dev_mcan0_mcanss_hclk_clk:[32,46,93,107,122,136],dev_mcan10_mcanss_can_rxd:[122,136],dev_mcan10_mcanss_cclk_clk:[93,107,122,136],dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan10_mcanss_hclk_clk:[93,107,122,136],dev_mcan11_mcanss_can_rxd:[122,136],dev_mcan11_mcanss_cclk_clk:[93,107,122,136],dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan11_mcanss_hclk_clk:[93,107,122,136],dev_mcan12_mcanss_can_rxd:[122,136],dev_mcan12_mcanss_cclk_clk:[93,107,122,136],dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan12_mcanss_hclk_clk:[93,107,122,136],dev_mcan13_mcanss_can_rxd:[122,136],dev_mcan13_mcanss_cclk_clk:[93,107,122,136],dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan13_mcanss_hclk_clk:[93,107,122,136],dev_mcan14_mcanss_can_rxd:[122,136],dev_mcan14_mcanss_cclk_clk:[93,122,136],dev_mcan14_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,122,136],dev_mcan14_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,122,136],dev_mcan14_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,122,136],dev_mcan14_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,122,136],dev_mcan14_mcanss_hclk_clk:[93,122,136],dev_mcan15_mcanss_can_rxd:[122,136],dev_mcan15_mcanss_cclk_clk:[93,122,136],dev_mcan15_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,122,136],dev_mcan15_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,122,136],dev_mcan15_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,122,136],dev_mcan15_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,122,136],dev_mcan15_mcanss_hclk_clk:[93,122,136],dev_mcan16_mcanss_can_rxd:[122,136],dev_mcan16_mcanss_cclk_clk:[93,122,136],dev_mcan16_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,122,136],dev_mcan16_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,122,136],dev_mcan16_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,122,136],dev_mcan16_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,122,136],dev_mcan16_mcanss_hclk_clk:[93,122,136],dev_mcan17_mcanss_can_rxd:[122,136],dev_mcan17_mcanss_cclk_clk:[93,122,136],dev_mcan17_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,122,136],dev_mcan17_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,122,136],dev_mcan17_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,122,136],dev_mcan17_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,122,136],dev_mcan17_mcanss_hclk_clk:[93,122,136],dev_mcan1_mcanss_can_rxd:[122,136],dev_mcan1_mcanss_cclk_clk:[46,93,107,122,136],dev_mcan1_mcanss_cclk_clk_parent_board_0_ext_refclk1_out:46,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[46,93,107,122,136],dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[46,93,107,122,136],dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:46,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan1_mcanss_hclk_clk:[46,93,107,122,136],dev_mcan2_mcanss_can_rxd:[122,136],dev_mcan2_mcanss_cclk_clk:[93,107,122,136],dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan2_mcanss_hclk_clk:[93,107,122,136],dev_mcan3_mcanss_can_rxd:[122,136],dev_mcan3_mcanss_cclk_clk:[93,107,122,136],dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan3_mcanss_hclk_clk:[93,107,122,136],dev_mcan4_mcanss_can_rxd:[122,136],dev_mcan4_mcanss_cclk_clk:[93,107,122,136],dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan4_mcanss_hclk_clk:[93,107,122,136],dev_mcan5_mcanss_can_rxd:[122,136],dev_mcan5_mcanss_cclk_clk:[93,107,122,136],dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan5_mcanss_hclk_clk:[93,107,122,136],dev_mcan6_mcanss_can_rxd:[122,136],dev_mcan6_mcanss_cclk_clk:[93,107,122,136],dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan6_mcanss_hclk_clk:[93,107,122,136],dev_mcan7_mcanss_can_rxd:[122,136],dev_mcan7_mcanss_cclk_clk:[93,107,122,136],dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan7_mcanss_hclk_clk:[93,107,122,136],dev_mcan8_mcanss_can_rxd:[122,136],dev_mcan8_mcanss_cclk_clk:[93,107,122,136],dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan8_mcanss_hclk_clk:[93,107,122,136],dev_mcan9_mcanss_can_rxd:[122,136],dev_mcan9_mcanss_cclk_clk:[93,107,122,136],dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:[93,107,122,136],dev_mcan9_mcanss_hclk_clk:[93,107,122,136],dev_mcasp0_aux_clk:[32,93,107,122,136],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp0_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[93,122,136],dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[93,107,122,136],dev_mcasp0_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_mcasp0_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_mcasp0_bus_aux_clk:[61,77],dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[61,77],dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[61,77],dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:61,dev_mcasp0_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out0:77,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcasp0_bus_mcasp_ahclkr_pin:61,dev_mcasp0_bus_mcasp_ahclkx_pin:61,dev_mcasp0_bus_vbusp_clk:[61,77],dev_mcasp0_mcasp_aclkr_pin:[32,93,107,122,136],dev_mcasp0_mcasp_aclkr_pout:[32,93,107,122,136],dev_mcasp0_mcasp_aclkx_pin:[32,93,107,122,136],dev_mcasp0_mcasp_aclkx_pout:[32,93,107,122,136],dev_mcasp0_mcasp_afsr_pout:[32,122,136],dev_mcasp0_mcasp_afsx_pout:[32,122,136],dev_mcasp0_mcasp_ahclkr_pin:[32,93,107,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,93,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,93,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp0_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp0_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,93,107,122,136],dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp0_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp0_mcasp_ahclkr_pout:[32,93,107,122,136],dev_mcasp0_mcasp_ahclkx_pin:[32,93,107,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,93,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,93,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp0_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp0_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,93,107,122,136],dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp0_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp0_mcasp_ahclkx_pout:[32,93,107,122,136],dev_mcasp0_vbusp_clk:[32,93,107,122,136],dev_mcasp10_aux_clk:107,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:107,dev_mcasp10_mcasp_aclkr_pin:107,dev_mcasp10_mcasp_aclkr_pout:107,dev_mcasp10_mcasp_aclkx_pin:107,dev_mcasp10_mcasp_aclkx_pout:107,dev_mcasp10_mcasp_ahclkr_pin:107,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp10_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp10_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp10_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp10_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp10_mcasp_ahclkr_pout:107,dev_mcasp10_mcasp_ahclkx_pin:107,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp10_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp10_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp10_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp10_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp10_mcasp_ahclkx_pout:107,dev_mcasp10_vbusp_clk:107,dev_mcasp11_aux_clk:107,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:107,dev_mcasp11_mcasp_aclkr_pin:107,dev_mcasp11_mcasp_aclkr_pout:107,dev_mcasp11_mcasp_aclkx_pin:107,dev_mcasp11_mcasp_aclkx_pout:107,dev_mcasp11_mcasp_ahclkr_pin:107,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp11_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp11_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp11_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp11_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp11_mcasp_ahclkr_pout:107,dev_mcasp11_mcasp_ahclkx_pin:107,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp11_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp11_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp11_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp11_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp11_mcasp_ahclkx_pout:107,dev_mcasp11_vbusp_clk:107,dev_mcasp1_aux_clk:[32,93,107,122,136],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp1_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[93,122,136],dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[93,107,122,136],dev_mcasp1_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_mcasp1_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_mcasp1_bus_aux_clk:[61,77],dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[61,77],dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[61,77],dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:61,dev_mcasp1_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out1:77,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcasp1_bus_mcasp_ahclkr_pin:61,dev_mcasp1_bus_mcasp_ahclkx_pin:61,dev_mcasp1_bus_vbusp_clk:[61,77],dev_mcasp1_mcasp_aclkr_pin:[32,93,107,122,136],dev_mcasp1_mcasp_aclkr_pout:[32,93,107,122,136],dev_mcasp1_mcasp_aclkx_pin:[32,93,107,122,136],dev_mcasp1_mcasp_aclkx_pout:[32,93,107,122,136],dev_mcasp1_mcasp_afsr_pout:[32,122,136],dev_mcasp1_mcasp_afsx_pout:[32,122,136],dev_mcasp1_mcasp_ahclkr_pin:[32,93,107,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,93,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,93,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp1_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp1_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,93,107,122,136],dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp1_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp1_mcasp_ahclkr_pout:[32,93,107,122,136],dev_mcasp1_mcasp_ahclkx_pin:[32,93,107,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,93,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,93,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp1_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp1_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,93,107,122,136],dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp1_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp1_mcasp_ahclkx_pout:[32,93,107,122,136],dev_mcasp1_vbusp_clk:[32,93,107,122,136],dev_mcasp2_aux_clk:[32,93,107,122,136],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp2_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[93,122,136],dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[93,107,122,136],dev_mcasp2_aux_clk_parent_postdiv1_16fft_main_1_hsdivout6_clk:32,dev_mcasp2_aux_clk_parent_postdiv4_16ff_main_2_hsdivout8_clk:32,dev_mcasp2_bus_aux_clk:[61,77],dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup0:[61,77],dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_out_dup1:[61,77],dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:61,dev_mcasp2_bus_aux_clk_parent_mcasp_arm1_pll_div_bus_out2:77,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcasp2_bus_mcasp_ahclkr_pin:61,dev_mcasp2_bus_mcasp_ahclkx_pin:61,dev_mcasp2_bus_vbusp_clk:[61,77],dev_mcasp2_mcasp_aclkr_pin:[32,93,107,122,136],dev_mcasp2_mcasp_aclkr_pout:[32,93,107,122,136],dev_mcasp2_mcasp_aclkx_pin:[32,93,107,122,136],dev_mcasp2_mcasp_aclkx_pout:[32,93,107,122,136],dev_mcasp2_mcasp_afsr_pout:[32,122,136],dev_mcasp2_mcasp_afsx_pout:[32,122,136],dev_mcasp2_mcasp_ahclkr_pin:[32,93,107,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[32,93,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[32,93,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp2_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp2_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[32,93,107,122,136],dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp2_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp2_mcasp_ahclkr_pout:[32,93,107,122,136],dev_mcasp2_mcasp_ahclkx_pin:[32,93,107,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[93,107,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[93,107,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[93,107,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[93,107,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[32,93,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[32,93,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_ext_refclk1_out:32,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp2_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp2_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[32,93,107,122,136],dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp2_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp2_mcasp_ahclkx_pout:[32,93,107,122,136],dev_mcasp2_vbusp_clk:[32,93,107,122,136],dev_mcasp3_aux_clk:[107,122,136],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[107,122,136],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[107,122,136],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[107,122,136],dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[107,122,136],dev_mcasp3_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[122,136],dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[107,122,136],dev_mcasp3_mcasp_aclkr_pin:[107,122,136],dev_mcasp3_mcasp_aclkr_pout:[107,122,136],dev_mcasp3_mcasp_aclkx_pin:[107,122,136],dev_mcasp3_mcasp_aclkx_pout:[107,122,136],dev_mcasp3_mcasp_afsr_pout:[122,136],dev_mcasp3_mcasp_afsx_pout:[122,136],dev_mcasp3_mcasp_ahclkr_pin:[107,122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[107,122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp3_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp3_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp3_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp3_mcasp_ahclkr_pout:[107,122,136],dev_mcasp3_mcasp_ahclkx_pin:[107,122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[107,122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp3_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp3_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp3_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp3_mcasp_ahclkx_pout:[107,122,136],dev_mcasp3_vbusp_clk:[107,122,136],dev_mcasp4_aux_clk:[107,122,136],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:[107,122,136],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:[107,122,136],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:[107,122,136],dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:[107,122,136],dev_mcasp4_aux_clk_parent_hsdiv2_16fft_main_4_hsdivout0_clk:[122,136],dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[107,122,136],dev_mcasp4_mcasp_aclkr_pin:[107,122,136],dev_mcasp4_mcasp_aclkr_pout:[107,122,136],dev_mcasp4_mcasp_aclkx_pin:[107,122,136],dev_mcasp4_mcasp_aclkx_pout:[107,122,136],dev_mcasp4_mcasp_afsr_pout:[122,136],dev_mcasp4_mcasp_afsx_pout:[122,136],dev_mcasp4_mcasp_ahclkr_pin:[107,122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk0_out:[122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_audio_ext_refclk1_out:[122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:[107,122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp4_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp4_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp4_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp4_mcasp_ahclkr_pout:[107,122,136],dev_mcasp4_mcasp_ahclkx_pin:[107,122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:[107,122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:[107,122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:[107,122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:[107,122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk0_out:[122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_audio_ext_refclk1_out:[122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:[107,122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp4_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp4_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp4_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp4_mcasp_ahclkx_pout:[107,122,136],dev_mcasp4_vbusp_clk:[107,122,136],dev_mcasp5_aux_clk:107,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:107,dev_mcasp5_mcasp_aclkr_pin:107,dev_mcasp5_mcasp_aclkr_pout:107,dev_mcasp5_mcasp_aclkx_pin:107,dev_mcasp5_mcasp_aclkx_pout:107,dev_mcasp5_mcasp_ahclkr_pin:107,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp5_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp5_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp5_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp5_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp5_mcasp_ahclkr_pout:107,dev_mcasp5_mcasp_ahclkx_pin:107,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp5_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp5_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp5_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp5_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp5_mcasp_ahclkx_pout:107,dev_mcasp5_vbusp_clk:107,dev_mcasp6_aux_clk:107,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:107,dev_mcasp6_mcasp_aclkr_pin:107,dev_mcasp6_mcasp_aclkr_pout:107,dev_mcasp6_mcasp_aclkx_pin:107,dev_mcasp6_mcasp_aclkx_pout:107,dev_mcasp6_mcasp_ahclkr_pin:107,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp6_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp6_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp6_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp6_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp6_mcasp_ahclkr_pout:107,dev_mcasp6_mcasp_ahclkx_pin:107,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp6_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp6_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp6_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp6_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp6_mcasp_ahclkx_pout:107,dev_mcasp6_vbusp_clk:107,dev_mcasp7_aux_clk:107,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:107,dev_mcasp7_mcasp_aclkr_pin:107,dev_mcasp7_mcasp_aclkr_pout:107,dev_mcasp7_mcasp_aclkx_pin:107,dev_mcasp7_mcasp_aclkx_pout:107,dev_mcasp7_mcasp_ahclkr_pin:107,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp7_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp7_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp7_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp7_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp7_mcasp_ahclkr_pout:107,dev_mcasp7_mcasp_ahclkx_pin:107,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp7_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp7_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp7_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp7_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp7_mcasp_ahclkx_pout:107,dev_mcasp7_vbusp_clk:107,dev_mcasp8_aux_clk:107,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:107,dev_mcasp8_mcasp_aclkr_pin:107,dev_mcasp8_mcasp_aclkr_pout:107,dev_mcasp8_mcasp_aclkx_pin:107,dev_mcasp8_mcasp_aclkx_pout:107,dev_mcasp8_mcasp_ahclkr_pin:107,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp8_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp8_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp8_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp8_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp8_mcasp_ahclkr_pout:107,dev_mcasp8_mcasp_ahclkx_pin:107,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp8_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp8_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp8_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp8_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp8_mcasp_ahclkx_pout:107,dev_mcasp8_vbusp_clk:107,dev_mcasp9_aux_clk:107,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:107,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:107,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:107,dev_mcasp9_mcasp_aclkr_pin:107,dev_mcasp9_mcasp_aclkr_pout:107,dev_mcasp9_mcasp_aclkx_pin:107,dev_mcasp9_mcasp_aclkx_pout:107,dev_mcasp9_mcasp_ahclkr_pin:107,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp9_mcasp_ahclkr_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp9_mcasp_ahclkr_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp9_mcasp_ahclkr_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp9_mcasp_ahclkr_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp9_mcasp_ahclkr_pout:107,dev_mcasp9_mcasp_ahclkx_pin:107,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out:107,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_1:107,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_2:107,dev_mcasp9_mcasp_ahclkx_pin_parent_atl_main_0_atl_io_port_atclk_out_3:107,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_hfosc1_clk_out:107,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbclk_out:107,dev_mcasp9_mcasp_ahclkx_pin_parent_board_0_mlb0_mlbcp_out2:107,dev_mcasp9_mcasp_ahclkx_pin_parent_gluelogic_hfosc0_clkout:107,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out0:107,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out1:107,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out2:107,dev_mcasp9_mcasp_ahclkx_pin_parent_mcasp_ahclko_mux_out3:107,dev_mcasp9_mcasp_ahclkx_pout:107,dev_mcasp9_vbusp_clk:107,dev_mcrc64_0_clk:32,dev_mcspi0_bus_clkspiref_clk:[61,77],dev_mcspi0_bus_io_clkspii_clk:[61,77],dev_mcspi0_bus_io_clkspio_clk:[61,77],dev_mcspi0_bus_vbusp_clk:[61,77],dev_mcspi0_clkspiref_clk:[32,46,93,107,122,136],dev_mcspi0_io_clkspii_clk:[46,122,136],dev_mcspi0_io_clkspii_clk_parent_board_0_spi0_clk_out:[46,122,136],dev_mcspi0_io_clkspii_clk_parent_spi_main_0_io_clkspio_clk:[46,122,136],dev_mcspi0_io_clkspio_clk:[32,46,93,107,122,136],dev_mcspi0_vbusp_clk:[32,46,93,107,122,136],dev_mcspi1_bus_clkspiref_clk:[61,77],dev_mcspi1_bus_io_clkspii_clk:[61,77],dev_mcspi1_bus_io_clkspio_clk:[61,77],dev_mcspi1_bus_vbusp_clk:[61,77],dev_mcspi1_clkspiref_clk:[32,46,93,107,122,136],dev_mcspi1_io_clkspii_clk:[46,122,136],dev_mcspi1_io_clkspii_clk_parent_board_0_spi1_clk_out:[46,122,136],dev_mcspi1_io_clkspii_clk_parent_spi_main_1_io_clkspio_clk:[46,122,136],dev_mcspi1_io_clkspio_clk:[32,46,93,107,122,136],dev_mcspi1_vbusp_clk:[32,46,93,107,122,136],dev_mcspi2_bus_clkspiref_clk:[61,77],dev_mcspi2_bus_io_clkspii_clk:[61,77],dev_mcspi2_bus_io_clkspio_clk:[61,77],dev_mcspi2_bus_vbusp_clk:[61,77],dev_mcspi2_clkspiref_clk:[32,46,93,107,122,136],dev_mcspi2_io_clkspii_clk:[46,122,136],dev_mcspi2_io_clkspii_clk_parent_board_0_spi2_clk_out:[46,122,136],dev_mcspi2_io_clkspii_clk_parent_spi_main_2_io_clkspio_clk:[46,122,136],dev_mcspi2_io_clkspio_clk:[32,46,93,107,122,136],dev_mcspi2_vbusp_clk:[32,46,93,107,122,136],dev_mcspi3_bus_clkspiref_clk:[61,77],dev_mcspi3_bus_io_clkspii_clk:[61,77],dev_mcspi3_bus_io_clkspio_clk:[61,77],dev_mcspi3_bus_vbusp_clk:[61,77],dev_mcspi3_clkspiref_clk:[46,93,107,122,136],dev_mcspi3_io_clkspii_clk:[46,93,107,122,136],dev_mcspi3_io_clkspii_clk_parent_board_0_spi3_clk_out:46,dev_mcspi3_io_clkspii_clk_parent_spi3_clk_lpbk_mux_out0:[122,136],dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[46,93,107,122,136],dev_mcspi3_io_clkspio_clk:[46,93,107,122,136],dev_mcspi3_vbusp_clk:[46,93,107,122,136],dev_mcspi4_bus_clkspiref_clk:[61,77],dev_mcspi4_bus_io_clkspii_clk:77,dev_mcspi4_bus_io_clkspio_clk:77,dev_mcspi4_bus_vbusp_clk:[61,77],dev_mcspi4_clkspiref_clk:[46,93,107,122,136],dev_mcspi4_io_clkspii_clk:[46,93,107,122,136],dev_mcspi4_io_clkspii_clk_parent_board_0_spi4_clk_out:46,dev_mcspi4_io_clkspii_clk_parent_spi_main_4_io_clkspio_clk:46,dev_mcspi4_io_clkspio_clk:[46,93,107,122,136],dev_mcspi4_vbusp_clk:[46,93,107,122,136],dev_mcspi5_clkspiref_clk:[93,107,122,136],dev_mcspi5_io_clkspii_clk:[122,136],dev_mcspi5_io_clkspii_clk_parent_board_0_spi5_clk_out:[122,136],dev_mcspi5_io_clkspii_clk_parent_spi_main_5_io_clkspio_clk:[122,136],dev_mcspi5_io_clkspio_clk:[93,107,122,136],dev_mcspi5_vbusp_clk:[93,107,122,136],dev_mcspi6_clkspiref_clk:[93,107,122,136],dev_mcspi6_io_clkspii_clk:[122,136],dev_mcspi6_io_clkspii_clk_parent_board_0_spi6_clk_out:[122,136],dev_mcspi6_io_clkspii_clk_parent_spi_main_6_io_clkspio_clk:[122,136],dev_mcspi6_io_clkspio_clk:[93,107,122,136],dev_mcspi6_vbusp_clk:[93,107,122,136],dev_mcspi7_clkspiref_clk:[93,107,122,136],dev_mcspi7_io_clkspii_clk:[122,136],dev_mcspi7_io_clkspii_clk_parent_board_0_spi7_clk_out:[122,136],dev_mcspi7_io_clkspii_clk_parent_spi_main_7_io_clkspio_clk:[122,136],dev_mcspi7_io_clkspio_clk:[93,107,122,136],dev_mcspi7_vbusp_clk:[93,107,122,136],dev_mcu_adc0_adc_clk:93,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:93,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:93,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:93,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:93,dev_mcu_adc0_bus_adc_clk:[61,77],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[61,77],dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[61,77],dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_adc0_bus_sys_clk:[61,77],dev_mcu_adc0_bus_vbus_clk:[61,77],dev_mcu_adc0_sys_clk:93,dev_mcu_adc0_vbus_clk:93,dev_mcu_adc12_16ffc0_adc_clk:107,dev_mcu_adc12_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:107,dev_mcu_adc12_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:107,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:107,dev_mcu_adc12_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:107,dev_mcu_adc12_16ffc0_sys_clk:107,dev_mcu_adc12_16ffc0_vbus_clk:107,dev_mcu_adc12_16ffc1_adc_clk:107,dev_mcu_adc12_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:107,dev_mcu_adc12_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:107,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:107,dev_mcu_adc12_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:107,dev_mcu_adc12_16ffc1_sys_clk:107,dev_mcu_adc12_16ffc1_vbus_clk:107,dev_mcu_adc12fc_16ffc0_adc_clk:[122,136],dev_mcu_adc12fc_16ffc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:[122,136],dev_mcu_adc12fc_16ffc0_adc_clk_parent_gluelogic_hfosc0_clkout:[122,136],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[122,136],dev_mcu_adc12fc_16ffc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[122,136],dev_mcu_adc12fc_16ffc0_sys_clk:[122,136],dev_mcu_adc12fc_16ffc0_vbus_clk:[122,136],dev_mcu_adc12fc_16ffc1_adc_clk:[122,136],dev_mcu_adc12fc_16ffc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:[122,136],dev_mcu_adc12fc_16ffc1_adc_clk_parent_gluelogic_hfosc0_clkout:[122,136],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:[122,136],dev_mcu_adc12fc_16ffc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:[122,136],dev_mcu_adc12fc_16ffc1_sys_clk:[122,136],dev_mcu_adc12fc_16ffc1_vbus_clk:[122,136],dev_mcu_adc1_adc_clk:93,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:93,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:93,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:93,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:93,dev_mcu_adc1_bus_adc_clk:[61,77],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:[61,77],dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:[61,77],dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_adc1_bus_sys_clk:[61,77],dev_mcu_adc1_bus_vbus_clk:[61,77],dev_mcu_adc1_sys_clk:93,dev_mcu_adc1_vbus_clk:93,dev_mcu_armss0_bus_interface_clk:61,dev_mcu_armss0_cpu0_bus_cpu_clk:[61,77],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[61,77],dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[61,77],dev_mcu_armss0_cpu0_bus_interface_clk:[61,77],dev_mcu_armss0_cpu0_bus_interface_phas:[61,77],dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[61,77],dev_mcu_armss0_cpu1_bus_cpu_clk:[61,77],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[61,77],dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:[61,77],dev_mcu_armss0_cpu1_bus_interface_clk:[61,77],dev_mcu_armss0_cpu1_bus_interface_phas:[61,77],dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[61,77],dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:[61,77],dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:[61,77],dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:[61,77],dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:[61,77],dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:[61,77],dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:[61,77],dev_mcu_cpsw0_bus_cppi_clk_clk:[61,77],dev_mcu_cpsw0_bus_cpts_genf0_0:61,dev_mcu_cpsw0_bus_cpts_rft_clk:[61,77],dev_mcu_cpsw0_bus_gmii1_mr_clk:[61,77],dev_mcu_cpsw0_bus_gmii1_mt_clk:[61,77],dev_mcu_cpsw0_bus_gmii_rft_clk:[61,77],dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:[61,77],dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:[61,77],dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:[61,77],dev_mcu_cpsw0_bus_rmii_mhz_50_clk:[61,77],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:[61,77],dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk_out:[61,77],dev_mcu_cpsw0_cppi_clk_clk:[93,107,122,136],dev_mcu_cpsw0_cpts_genf0:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:[93,107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:93,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[107,122,136],dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:107,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:122,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:122,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:122,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:122,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:93,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:93,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:93,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:93,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_mcu_cpsw0_gmii1_mr_clk:[93,107,122,136],dev_mcu_cpsw0_gmii1_mt_clk:[93,107,122,136],dev_mcu_cpsw0_gmii_rft_clk:[93,107,122,136],dev_mcu_cpsw0_mdio_mdclk_o:[93,107,122,136],dev_mcu_cpsw0_rgmii1_rxc_i:[93,107,122,136],dev_mcu_cpsw0_rgmii1_txc_i:107,dev_mcu_cpsw0_rgmii1_txc_o:[93,107,122,136],dev_mcu_cpsw0_rgmii_mhz_250_clk:[93,107,122,136],dev_mcu_cpsw0_rgmii_mhz_50_clk:[93,107,122,136],dev_mcu_cpsw0_rgmii_mhz_5_clk:[93,107,122,136],dev_mcu_cpsw0_rmii_mhz_50_clk:[93,107,122,136],dev_mcu_cpt2_aggr0_bus_vclk_clk:[61,77],dev_mcu_cpt2_aggr0_vclk_clk:[93,107,122,136],dev_mcu_ctrl_mmr0_bus_vbusp_clk:[61,77],dev_mcu_dcc0_bus_dcc_clksrc0_clk:[61,77],dev_mcu_dcc0_bus_dcc_clksrc1_clk:[61,77],dev_mcu_dcc0_bus_dcc_clksrc2_clk:[61,77],dev_mcu_dcc0_bus_dcc_clksrc3_clk:[61,77],dev_mcu_dcc0_bus_dcc_clksrc4_clk:[61,77],dev_mcu_dcc0_bus_dcc_clksrc5_clk:[61,77],dev_mcu_dcc0_bus_dcc_clksrc6_clk:[61,77],dev_mcu_dcc0_bus_dcc_clksrc7_clk:[61,77],dev_mcu_dcc0_bus_dcc_input00_clk:[61,77],dev_mcu_dcc0_bus_dcc_input01_clk:[61,77],dev_mcu_dcc0_bus_dcc_input02_clk:[61,77],dev_mcu_dcc0_bus_dcc_input10_clk:[61,77],dev_mcu_dcc0_bus_vbus_clk:[61,77],dev_mcu_dcc0_dcc_clksrc0_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_clksrc1_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_clksrc2_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_clksrc3_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_clksrc4_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_clksrc5_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_clksrc6_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_clksrc7_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_input00_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_input01_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_input02_clk:[32,46,93,107,122,136],dev_mcu_dcc0_dcc_input10_clk:[32,46,93,107,122,136],dev_mcu_dcc0_vbus_clk:[32,46,93,107,122,136],dev_mcu_dcc1_bus_dcc_clksrc0_clk:[61,77],dev_mcu_dcc1_bus_dcc_clksrc1_clk:[61,77],dev_mcu_dcc1_bus_dcc_clksrc2_clk:[61,77],dev_mcu_dcc1_bus_dcc_clksrc3_clk:[61,77],dev_mcu_dcc1_bus_dcc_clksrc4_clk:[61,77],dev_mcu_dcc1_bus_dcc_clksrc5_clk:[61,77],dev_mcu_dcc1_bus_dcc_clksrc6_clk:[61,77],dev_mcu_dcc1_bus_dcc_clksrc7_clk:[61,77],dev_mcu_dcc1_bus_dcc_input00_clk:[61,77],dev_mcu_dcc1_bus_dcc_input01_clk:[61,77],dev_mcu_dcc1_bus_dcc_input02_clk:[61,77],dev_mcu_dcc1_bus_dcc_input10_clk:[61,77],dev_mcu_dcc1_bus_vbus_clk:[61,77],dev_mcu_dcc1_dcc_clksrc0_clk:[93,107,122,136],dev_mcu_dcc1_dcc_clksrc1_clk:[93,107,122,136],dev_mcu_dcc1_dcc_clksrc2_clk:[93,107,122,136],dev_mcu_dcc1_dcc_clksrc3_clk:[93,107,122,136],dev_mcu_dcc1_dcc_clksrc4_clk:[93,107,122,136],dev_mcu_dcc1_dcc_clksrc5_clk:[93,107,122,136],dev_mcu_dcc1_dcc_clksrc6_clk:[93,107,122,136],dev_mcu_dcc1_dcc_clksrc7_clk:[93,107,122,136],dev_mcu_dcc1_dcc_input00_clk:[93,107,122,136],dev_mcu_dcc1_dcc_input01_clk:[93,107,122,136],dev_mcu_dcc1_dcc_input02_clk:[93,107,122,136],dev_mcu_dcc1_dcc_input10_clk:[93,107,122,136],dev_mcu_dcc1_vbus_clk:[93,107,122,136],dev_mcu_dcc2_bus_dcc_clksrc0_clk:[61,77],dev_mcu_dcc2_bus_dcc_clksrc1_clk:[61,77],dev_mcu_dcc2_bus_dcc_clksrc2_clk:[61,77],dev_mcu_dcc2_bus_dcc_clksrc3_clk:[61,77],dev_mcu_dcc2_bus_dcc_clksrc4_clk:[61,77],dev_mcu_dcc2_bus_dcc_clksrc5_clk:[61,77],dev_mcu_dcc2_bus_dcc_clksrc6_clk:[61,77],dev_mcu_dcc2_bus_dcc_clksrc7_clk:[61,77],dev_mcu_dcc2_bus_dcc_input00_clk:[61,77],dev_mcu_dcc2_bus_dcc_input01_clk:[61,77],dev_mcu_dcc2_bus_dcc_input02_clk:[61,77],dev_mcu_dcc2_bus_dcc_input10_clk:[61,77],dev_mcu_dcc2_bus_vbus_clk:[61,77],dev_mcu_dcc2_dcc_clksrc0_clk:[93,107,122,136],dev_mcu_dcc2_dcc_clksrc1_clk:[93,107,122,136],dev_mcu_dcc2_dcc_clksrc2_clk:[122,136],dev_mcu_dcc2_dcc_clksrc3_clk:[93,107,122,136],dev_mcu_dcc2_dcc_clksrc4_clk:[107,122,136],dev_mcu_dcc2_dcc_clksrc6_clk:[93,107,122,136],dev_mcu_dcc2_dcc_clksrc7_clk:[93,107,122,136],dev_mcu_dcc2_dcc_input00_clk:[93,107,122,136],dev_mcu_dcc2_dcc_input01_clk:[93,107,122,136],dev_mcu_dcc2_dcc_input02_clk:[93,107,122,136],dev_mcu_dcc2_dcc_input10_clk:[93,107,122,136],dev_mcu_dcc2_vbus_clk:[93,107,122,136],dev_mcu_debugss0_bus_atb0_clk:[61,77],dev_mcu_debugss0_bus_atb1_clk:[61,77],dev_mcu_debugss0_bus_atb2_clk:[61,77],dev_mcu_debugss0_bus_atb3_clk:[61,77],dev_mcu_debugss0_bus_cfg_clk:[61,77],dev_mcu_debugss0_bus_dbg_clk:[61,77],dev_mcu_debugss0_bus_sys_clk:[61,77],dev_mcu_ecc_aggr0_bus_aggr_clk:[61,77],dev_mcu_ecc_aggr1_bus_aggr_clk:[61,77],dev_mcu_efuse0_bus_efc0_ctl_fclk:61,dev_mcu_efuse0_bus_efc1_ctl_fclk:61,dev_mcu_efuse0_bus_efc2_ctl_fclk:61,dev_mcu_efuse0_bus_efc3_ctl_fclk:61,dev_mcu_efuse0_bus_vbusp_clk_clk:[61,77],dev_mcu_esm0_bus_clk:[61,77],dev_mcu_esm0_clk:[46,93,107,122,136],dev_mcu_fss0_fsas_0_gclk:[93,107,122,136],dev_mcu_fss0_hyperbus0_bus_cba_clk:[61,77],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_clk:[61,77],dev_mcu_fss0_hyperbus0_bus_hpb_clkx1_inv_clk:[61,77],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_clk:[61,77],dev_mcu_fss0_hyperbus0_bus_hpb_clkx2_inv_clk:61,dev_mcu_fss0_hyperbus0_hpb_out_clk_n:61,dev_mcu_fss0_hyperbus0_hpb_out_clk_p:61,dev_mcu_fss0_hyperbus1p0_0_cba_clk:[93,107,122,136],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:[93,107,122,136],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:[93,107,122,136],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:[93,107,122,136],dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:[93,107,122,136],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:[93,107,122,136],dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:[93,107,122,136],dev_mcu_fss0_ospi_0_bus_ospi0_dqs_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_hclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:61,dev_mcu_fss0_ospi_0_bus_ospi0_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi0_oclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_oclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_pclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:61,dev_mcu_fss0_ospi_0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:61,dev_mcu_fss0_ospi_0_bus_ospi_dqs_clk:77,dev_mcu_fss0_ospi_0_bus_ospi_hclk_clk:77,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk:77,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi0dqs_out:77,dev_mcu_fss0_ospi_0_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_bus_ospi_oclk_clk:77,dev_mcu_fss0_ospi_0_bus_ospi_oclk_clk:77,dev_mcu_fss0_ospi_0_bus_ospi_pclk_clk:77,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk:77,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:77,dev_mcu_fss0_ospi_0_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:77,dev_mcu_fss0_ospi_0_ospi_dqs_clk:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_hclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_iclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_oclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_pclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_rclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[93,107,122,136],dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[93,107,122,136],dev_mcu_fss0_ospi_1_bus_ospi1_dqs_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_hclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:61,dev_mcu_fss0_ospi_1_bus_ospi1_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi1_oclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_oclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_pclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:61,dev_mcu_fss0_ospi_1_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:61,dev_mcu_fss0_ospi_1_bus_ospi_dqs_clk:77,dev_mcu_fss0_ospi_1_bus_ospi_hclk_clk:77,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk:77,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_board_0_bus_mcu_ospi1dqs_out:77,dev_mcu_fss0_ospi_1_bus_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_bus_ospi_oclk_clk:77,dev_mcu_fss0_ospi_1_bus_ospi_oclk_clk:77,dev_mcu_fss0_ospi_1_bus_ospi_pclk_clk:77,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk:77,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:77,dev_mcu_fss0_ospi_1_bus_ospi_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:77,dev_mcu_fss0_ospi_1_ospi_dqs_clk:[107,122,136],dev_mcu_fss0_ospi_1_ospi_hclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_1_ospi_iclk_clk:[107,122,136],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:[107,122,136],dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:[107,122,136],dev_mcu_fss0_ospi_1_ospi_oclk_clk:[107,122,136],dev_mcu_fss0_ospi_1_ospi_pclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_1_ospi_rclk_clk:[93,107,122,136],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:[107,122,136],dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:[107,122,136],dev_mcu_gpio0_mmr_clk:[32,46],dev_mcu_gpio0_mmr_clk_parent_gluelogic_lfosc0_clkout:32,dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:32,dev_mcu_gpio0_mmr_clk_parent_gluelogic_rcosc_clkout:32,dev_mcu_gpio0_mmr_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_i2c0_bus_clk:[61,77],dev_mcu_i2c0_bus_piscl:61,dev_mcu_i2c0_bus_pisys_clk:[61,77],dev_mcu_i2c0_clk:[32,46,93,107,122,136],dev_mcu_i2c0_piscl:[32,46,93,107,122,136],dev_mcu_i2c0_pisys_clk:[32,46,93,107,122,136],dev_mcu_i2c0_porscl:[32,46,107,122,136],dev_mcu_i2c1_clk:[46,93,107,122,136],dev_mcu_i2c1_piscl:[46,93,107,122,136],dev_mcu_i2c1_pisys_clk:[46,93,107,122,136],dev_mcu_i2c1_porscl:[46,93,107,122,136],dev_mcu_i3c0_i3c_pclk_clk:[93,107,122,136],dev_mcu_i3c0_i3c_scl_di:[93,107,122,136],dev_mcu_i3c0_i3c_scl_do:[93,107,122,136],dev_mcu_i3c0_i3c_sclk_clk:[93,107,122,136],dev_mcu_i3c0_i3c_sda_di:[122,136],dev_mcu_i3c1_i3c_pclk_clk:[93,107,122,136],dev_mcu_i3c1_i3c_scl_di:107,dev_mcu_i3c1_i3c_scl_do:107,dev_mcu_i3c1_i3c_sclk_clk:[93,107,122,136],dev_mcu_m4fss0_cbass_0_clk:[32,46],dev_mcu_m4fss0_core0_dap_clk:[32,46],dev_mcu_m4fss0_core0_vbus_clk:[32,46],dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:46,dev_mcu_m4fss0_core0_vbus_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:46,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk2:32,dev_mcu_m4fss0_core0_vbus_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:32,dev_mcu_mcan0_bus_mcanss_cclk_clk:[61,77],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[61,77],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[61,77],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[61,77],dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_mcan0_bus_mcanss_hclk_clk:[61,77],dev_mcu_mcan0_mcanss_can_rxd:[122,136],dev_mcu_mcan0_mcanss_cclk_clk:[32,93,107,122,136],dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,93,107,122,136],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,93,107,122,136],dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:32,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:32,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[93,107,122,136],dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[93,107,122,136],dev_mcu_mcan0_mcanss_hclk_clk:[32,93,107,122,136],dev_mcu_mcan1_bus_mcanss_cclk_clk:[61,77],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:[61,77],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:[61,77],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:[61,77],dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_mcan1_bus_mcanss_hclk_clk:[61,77],dev_mcu_mcan1_mcanss_can_rxd:[122,136],dev_mcu_mcan1_mcanss_cclk_clk:[32,93,107,122,136],dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,93,107,122,136],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:[32,93,107,122,136],dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout_dup0:32,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout4_clk:32,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:[93,107,122,136],dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:[93,107,122,136],dev_mcu_mcan1_mcanss_hclk_clk:[32,93,107,122,136],dev_mcu_mcrc64_0_clk:[32,46],dev_mcu_mcspi0_bus_clkspiref_clk:[61,77],dev_mcu_mcspi0_bus_io_clkspii_clk:[61,77],dev_mcu_mcspi0_bus_io_clkspio_clk:[61,77],dev_mcu_mcspi0_bus_vbusp_clk:[61,77],dev_mcu_mcspi0_clkspiref_clk:[32,46,93,107,122,136],dev_mcu_mcspi0_io_clkspii_clk:[46,122,136],dev_mcu_mcspi0_io_clkspii_clk_parent_board_0_mcu_spi0_clk_out:[46,122,136],dev_mcu_mcspi0_io_clkspii_clk_parent_spi_mcu_0_io_clkspio_clk:[46,122,136],dev_mcu_mcspi0_io_clkspio_clk:[32,46,93,107,122,136],dev_mcu_mcspi0_vbusp_clk:[32,46,93,107,122,136],dev_mcu_mcspi1_bus_clkspiref_clk:[61,77],dev_mcu_mcspi1_bus_io_clkspii_clk:[61,77],dev_mcu_mcspi1_bus_io_clkspio_clk:[61,77],dev_mcu_mcspi1_bus_vbusp_clk:[61,77],dev_mcu_mcspi1_clkspiref_clk:[32,46,93,107,122,136],dev_mcu_mcspi1_io_clkspii_clk:[46,93,107,122,136],dev_mcu_mcspi1_io_clkspii_clk_parent_board_0_mcu_spi1_clk_out:46,dev_mcu_mcspi1_io_clkspii_clk_parent_mcu_spi1_clk_lpbk_mux_out0:[122,136],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:[93,107,122,136],dev_mcu_mcspi1_io_clkspii_clk_parent_spi_mcu_1_io_clkspio_clk:46,dev_mcu_mcspi1_io_clkspio_clk:[32,46,93,107,122,136],dev_mcu_mcspi1_vbusp_clk:[32,46,93,107,122,136],dev_mcu_mcspi2_bus_clkspiref_clk:[61,77],dev_mcu_mcspi2_bus_io_clkspii_clk:77,dev_mcu_mcspi2_bus_io_clkspio_clk:77,dev_mcu_mcspi2_bus_vbusp_clk:[61,77],dev_mcu_mcspi2_clkspiref_clk:[93,107,122,136],dev_mcu_mcspi2_io_clkspii_clk:[93,107,122,136],dev_mcu_mcspi2_io_clkspio_clk:[93,107,122,136],dev_mcu_mcspi2_vbusp_clk:[93,107,122,136],dev_mcu_mcu_16ff0_pll_ctrl_mcu_clk24_clk:32,dev_mcu_mcu_gpiomux_introuter0_intr_clk:46,dev_mcu_msram0_bus_cclk_clk:[61,77],dev_mcu_msram0_bus_vclk_clk:[61,77],dev_mcu_navss0_bus_cpsw0clk:[61,77],dev_mcu_navss0_bus_modss_vd2clk:[61,77],dev_mcu_navss0_bus_pdma_mcu1clk:[61,77],dev_mcu_navss0_bus_udmass_vd2clk:61,dev_mcu_navss0_intr_0_intr_clk:[93,107],dev_mcu_navss0_intr_router_0_intr_clk:[122,136],dev_mcu_navss0_mcrc_0_clk:[93,107,122,136],dev_mcu_navss0_modss_vd2clk:[93,107,122,136],dev_mcu_navss0_proxy0_clk_clk:[93,107,122,136],dev_mcu_navss0_ringacc0_sys_clk:[93,107,122,136],dev_mcu_navss0_udmap_0_sys_clk:[93,107,122,136],dev_mcu_navss0_udmass_inta_0_sys_clk:[93,107,122,136],dev_mcu_navss0_udmass_vd2clk:[93,107,122,136],dev_mcu_pbist0_bus_clk1_clk:[61,77],dev_mcu_pbist0_bus_clk2_clk:[61,77],dev_mcu_pbist0_bus_clk4_clk:[61,77],dev_mcu_pbist0_clk1_clk:[93,122,136],dev_mcu_pbist0_clk2_clk:[93,122,136],dev_mcu_pbist0_clk3_clk:[93,122,136],dev_mcu_pbist0_clk4_clk:[93,122,136],dev_mcu_pbist0_clk5_clk:[93,122,136],dev_mcu_pbist0_clk6_clk:[93,122,136],dev_mcu_pbist0_clk7_clk:[93,122,136],dev_mcu_pbist0_clk8_clk:[93,122,136],dev_mcu_pbist1_clk1_clk:[93,122,136],dev_mcu_pbist1_clk2_clk:[93,122,136],dev_mcu_pbist1_clk3_clk:[93,122,136],dev_mcu_pbist1_clk4_clk:[93,122,136],dev_mcu_pbist1_clk5_clk:[93,122,136],dev_mcu_pbist1_clk6_clk:[93,122,136],dev_mcu_pbist1_clk7_clk:[93,122,136],dev_mcu_pbist1_clk8_clk:[93,122,136],dev_mcu_pbist2_clk1_clk:93,dev_mcu_pbist2_clk2_clk:93,dev_mcu_pbist2_clk3_clk:93,dev_mcu_pbist2_clk4_clk:93,dev_mcu_pbist2_clk5_clk:93,dev_mcu_pbist2_clk6_clk:93,dev_mcu_pbist2_clk7_clk:93,dev_mcu_pbist2_clk8_clk:[93,122,136],dev_mcu_pdma0_bus_vclk:[61,77],dev_mcu_pdma1_bus_vclk:[61,77],dev_mcu_pll_mmr0_bus_vbusp_clk:[61,77],dev_mcu_psc0_clk:46,dev_mcu_psc0_slow_clk:46,dev_mcu_psram0_bus_clk_clk:[61,77],dev_mcu_r5fss0_core0_cpu_clk:[93,107,122,136],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[93,107,122,136],dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[93,107,122,136],dev_mcu_r5fss0_core0_interface_clk:[93,107,122,136],dev_mcu_r5fss0_core0_interface_phas:[93,107,122,136],dev_mcu_r5fss0_core1_cpu_clk:[93,107,122,136],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk3:[93,107,122,136],dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:[93,107,122,136],dev_mcu_r5fss0_core1_interface_clk:[93,107,122,136],dev_mcu_r5fss0_core1_interface_phas:[93,107,122,136],dev_mcu_rom0_bus_clk_clk:[61,77],dev_mcu_rti0_bus_rti_clk:[61,77],dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_mcu_rti0_bus_vbusp_clk:[61,77],dev_mcu_rti0_rti_clk:[32,46,93,107,122,136],dev_mcu_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_rti0_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_mcu_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_mcu_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_mcu_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_rti0_rti_clk_parent_mcu_wwdtclk_sel_div_clkout:32,dev_mcu_rti0_vbusp_clk:[32,46,93,107,122,136],dev_mcu_rti1_bus_rti_clk:[61,77],dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_mcu_rti1_bus_vbusp_clk:[61,77],dev_mcu_rti1_rti_clk:[93,107,122,136],dev_mcu_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_mcu_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_rti1_vbusp_clk:[93,107,122,136],dev_mcu_sa2_ul0_pka_in_clk:[93,107],dev_mcu_sa2_ul0_x1_clk:[93,107],dev_mcu_sa2_ul0_x2_clk:[93,107],dev_mcu_sa3_ss0_dmss_eccaggr_0_x1_clk:136,dev_mcu_sa3_ss0_intaggr_0_x1_clk:136,dev_mcu_sa3_ss0_pktdma_0_x1_clk:136,dev_mcu_sa3_ss0_ringacc_0_x1_clk:136,dev_mcu_sa3_ss0_sa_ul_0_pka_in_clk:136,dev_mcu_sa3_ss0_sa_ul_0_x1_clk:136,dev_mcu_sa3_ss0_sa_ul_0_x2_clk:136,dev_mcu_sec_mmr0_bus_vbusp_clk:[61,77],dev_mcu_timer0_bus_timer_hclk_clk:[61,77],dev_mcu_timer0_bus_timer_tclk_clk:[61,77],dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[61,77],dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:61,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[61,77],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_mcu_timer0_timer_hclk_clk:[32,46,93,107,122,136],dev_mcu_timer0_timer_pwm:[32,46,93,107,122,136],dev_mcu_timer0_timer_tclk_clk:[32,46,93,107,122,136],dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,93,107,122,136],dev_mcu_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107,122,136],dev_mcu_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[32,46],dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107,122,136],dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_mcu_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:46,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[93,122,136],dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer0_timer_tclk_clk_parent_mcu_timerclkn_sel_out0_div_clkout:32,dev_mcu_timer0_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_timer1_bus_timer_hclk_clk:[61,77],dev_mcu_timer1_bus_timer_tclk_clk:[61,77],dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[61,77],dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:61,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[61,77],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_mcu_timer1_clksel_vd_clk:[93,107],dev_mcu_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_mcu_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer1_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_mcu_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_mcu_timer1_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107],dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:93,dev_mcu_timer1_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer1_timer_hclk_clk:[32,46,93,107,122,136],dev_mcu_timer1_timer_pwm:[32,46],dev_mcu_timer1_timer_tclk_clk:[32,46,93,107,122,136],dev_mcu_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46],dev_mcu_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm:[93,107,122,136],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46],dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_mcu_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_mcu_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_mcu_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[32,46],dev_mcu_timer1_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:46,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:[93,107,122,136],dev_mcu_timer1_timer_tclk_clk_parent_mcu_timerclkn_sel_out1_div_clkout:32,dev_mcu_timer1_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_timer2_bus_timer_hclk_clk:[61,77],dev_mcu_timer2_bus_timer_tclk_clk:[61,77],dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[61,77],dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:61,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[61,77],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_mcu_timer2_timer_hclk_clk:[32,46,93,107,122,136],dev_mcu_timer2_timer_pwm:[32,46,93,107,122,136],dev_mcu_timer2_timer_tclk_clk:[32,46,93,107,122,136],dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,93,107,122,136],dev_mcu_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107,122,136],dev_mcu_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[32,46],dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107,122,136],dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_mcu_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:46,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[93,122,136],dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer2_timer_tclk_clk_parent_mcu_timerclkn_sel_out2_div_clkout:32,dev_mcu_timer2_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_timer3_bus_timer_hclk_clk:[61,77],dev_mcu_timer3_bus_timer_tclk_clk:[61,77],dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:[61,77],dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:61,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:[61,77],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_mcu_timer3_clksel_vd_clk:[93,107],dev_mcu_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_mcu_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer3_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_mcu_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_mcu_timer3_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107],dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:93,dev_mcu_timer3_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer3_timer_hclk_clk:[32,46,93,107,122,136],dev_mcu_timer3_timer_pwm:[32,46],dev_mcu_timer3_timer_tclk_clk:[32,46,93,107,122,136],dev_mcu_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46],dev_mcu_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_mcu_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm:[93,107,122,136],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46],dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_mcu_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_mcu_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_mcu_timer3_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:[32,46],dev_mcu_timer3_timer_tclk_clk_parent_k3_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:46,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:[93,107,122,136],dev_mcu_timer3_timer_tclk_clk_parent_mcu_timerclkn_sel_out3_div_clkout:32,dev_mcu_timer3_timer_tclk_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk4:32,dev_mcu_timer4_timer_hclk_clk:[93,107,122,136],dev_mcu_timer4_timer_pwm:[93,107,122,136],dev_mcu_timer4_timer_tclk_clk:[93,107,122,136],dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcu_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107,122,136],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107,122,136],dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_mcu_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[93,122,136],dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer5_clksel_vd_clk:[93,107],dev_mcu_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_mcu_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer5_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_mcu_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_mcu_timer5_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107],dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:93,dev_mcu_timer5_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer5_timer_hclk_clk:[93,107,122,136],dev_mcu_timer5_timer_tclk_clk:[93,107,122,136],dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm:[93,107,122,136],dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:[93,107,122,136],dev_mcu_timer6_timer_hclk_clk:[93,107,122,136],dev_mcu_timer6_timer_pwm:[93,107,122,136],dev_mcu_timer6_timer_tclk_clk:[93,107,122,136],dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcu_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107,122,136],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107,122,136],dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_mcu_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[93,122,136],dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer7_clksel_vd_clk:[93,107],dev_mcu_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_mcu_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer7_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_mcu_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_mcu_timer7_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107],dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:93,dev_mcu_timer7_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer7_timer_hclk_clk:[93,107,122,136],dev_mcu_timer7_timer_tclk_clk:[93,107,122,136],dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm:[93,107,122,136],dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:[93,107,122,136],dev_mcu_timer8_timer_hclk_clk:[93,107,122,136],dev_mcu_timer8_timer_pwm:[93,107,122,136],dev_mcu_timer8_timer_tclk_clk:[93,107,122,136],dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_mcu_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107,122,136],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107,122,136],dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_mcu_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:[93,122,136],dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer9_clksel_vd_clk:[93,107],dev_mcu_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_mcu_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_mcu_timer9_clksel_vd_clk_parent_cpsw_2guss_mcu_0_cpts_genf0:[93,107],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_mcu_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_mcu_timer9_clksel_vd_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:[93,107],dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_mcu_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_mcu_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk16:93,dev_mcu_timer9_clksel_vd_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:107,dev_mcu_timer9_timer_hclk_clk:[93,107,122,136],dev_mcu_timer9_timer_tclk_clk:[93,107,122,136],dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm:[93,107,122,136],dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:[93,107,122,136],dev_mcu_uart0_bus_fclk_clk:[61,77],dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[61,77],dev_mcu_uart0_bus_vbusp_clk:[61,77],dev_mcu_uart0_fclk_clk:[32,46,93,107,122,136],dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[93,107,122,136],dev_mcu_uart0_fclk_clk_parent_postdiv2_16fft_main_1_hsdivout5_clk:93,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:[107,122,136],dev_mcu_uart0_vbusp_clk:[32,46,93,107,122,136],dev_mcu_uart1_fclk_clk:46,dev_mcu_uart1_vbusp_clk:46,dev_mlb0_mlbss_amlb_clk:107,dev_mlb0_mlbss_hclk_clk:107,dev_mlb0_mlbss_mlb_clk:107,dev_mlb0_mlbss_pclk_clk:107,dev_mlb0_mlbss_sclk_clk:107,dev_mmcsd0_bus_emmcsdss_vbus_clk:[61,77],dev_mmcsd0_bus_emmcsdss_xin_clk:[61,77],dev_mmcsd0_emmcsdss_io_clk_i:32,dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clk_out:32,dev_mmcsd0_emmcsdss_io_clk_i_parent_board_0_mmc0_clklb_out:32,dev_mmcsd0_emmcsdss_io_clk_o:32,dev_mmcsd0_emmcsdss_vbus_clk:32,dev_mmcsd0_emmcsdss_xin_clk:32,dev_mmcsd0_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:32,dev_mmcsd0_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:32,dev_mmcsd0_emmcss_io_clk:107,dev_mmcsd0_emmcss_vbus_clk:[46,93,107,122,136],dev_mmcsd0_emmcss_xin_clk:[46,93,107,122,136],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[93,107,122,136],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[93,107,122,136],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[46,107,122,136],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[93,107,122,136],dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:93,dev_mmcsd0_emmcss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:46,dev_mmcsd1_bus_emmcsdss_vbus_clk:[61,77],dev_mmcsd1_bus_emmcsdss_xin_clk:[61,77],dev_mmcsd1_emmcsdss_io_clk_i:[32,46,93,107,122,136],dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clk_out:32,dev_mmcsd1_emmcsdss_io_clk_i_parent_board_0_mmc1_clklb_out:[32,46],dev_mmcsd1_emmcsdss_io_clk_i_parent_emmcsd4ss_main_0_emmcsdss_io_clk_o:46,dev_mmcsd1_emmcsdss_io_clk_o:[32,46,93,107,122,136],dev_mmcsd1_emmcsdss_vbus_clk:[32,46,93,107,122,136],dev_mmcsd1_emmcsdss_xin_clk:[32,46,93,107,122,136],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:[93,107,122,136],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:[93,107,122,136],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,46,107,122,136],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:[93,107,122,136],dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk_dup0:93,dev_mmcsd1_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:[32,46],dev_mmcsd2_emmcsdss_io_clk_i:[32,107],dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clk_out:32,dev_mmcsd2_emmcsdss_io_clk_i_parent_board_0_mmc2_clklb_out:32,dev_mmcsd2_emmcsdss_io_clk_o:[32,107],dev_mmcsd2_emmcsdss_vbus_clk:[32,107],dev_mmcsd2_emmcsdss_xin_clk:[32,107],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:107,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:107,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:[32,107],dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:107,dev_mmcsd2_emmcsdss_xin_clk_parent_postdiv4_16ff_main_0_hsdivout5_clk:32,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:61,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:61,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:61,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:61,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:61,dev_navss0_bcdma_0_clk:[122,136],dev_navss0_bus_cpts0_genf2_0:[61,77],dev_navss0_bus_cpts0_genf3_0:[61,77],dev_navss0_bus_cpts0_genf4_0:[61,77],dev_navss0_bus_cpts0_genf5_0:[61,77],dev_navss0_bus_icss_g0clk:[61,77],dev_navss0_bus_icss_g1clk:[61,77],dev_navss0_bus_icss_g2clk:[61,77],dev_navss0_bus_modss_vd2clk:61,dev_navss0_bus_msmc0clk:[61,77],dev_navss0_bus_nbss_vclk:[61,77],dev_navss0_bus_nbss_vd2clk:[61,77],dev_navss0_bus_pdma_main1clk:[61,77],dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[61,77],dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk_out:[61,77],dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1_out:[61,77],dev_navss0_bus_udmass_vd2clk:61,dev_navss0_cpts0_genf2:[93,107,122,136],dev_navss0_cpts0_genf3:[93,107,122,136],dev_navss0_cpts0_genf4:93,dev_navss0_cpts_0_rclk:[93,107,122,136],dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:[93,107,122,136],dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:[93,107,122,136],dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:[93,107,122,136],dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[93,107,122,136],dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[93,107,122,136],dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[93,107,122,136],dev_navss0_cpts_0_rclk_parent_postdiv2_16fft_main_0_hsdivout6_clk:93,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[107,122,136],dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:107,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:122,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:122,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:122,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:122,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:93,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:93,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:93,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:93,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_navss0_cpts_0_rclk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_navss0_cpts_0_ts_genf0:[93,107,122,136],dev_navss0_cpts_0_ts_genf1:[93,107,122,136],dev_navss0_cpts_0_vbusp_gclk:[93,107,122,136],dev_navss0_dti_0_clk_clk:[93,107],dev_navss0_dti_0_ext0_dti_clk_clk:107,dev_navss0_dti_0_ext1_dti_clk_clk:107,dev_navss0_dti_0_ext2_dti_clk_clk:107,dev_navss0_dti_0_ext3_dti_clk_clk:107,dev_navss0_intr_0_intr_clk:[122,136],dev_navss0_intr_router_0_intr_clk:[93,107],dev_navss0_mailbox1_0_vclk_clk:[122,136],dev_navss0_mailbox1_10_vclk_clk:[122,136],dev_navss0_mailbox1_11_vclk_clk:[122,136],dev_navss0_mailbox1_1_vclk_clk:[122,136],dev_navss0_mailbox1_2_vclk_clk:[122,136],dev_navss0_mailbox1_3_vclk_clk:[122,136],dev_navss0_mailbox1_4_vclk_clk:[122,136],dev_navss0_mailbox1_5_vclk_clk:[122,136],dev_navss0_mailbox1_6_vclk_clk:[122,136],dev_navss0_mailbox1_7_vclk_clk:[122,136],dev_navss0_mailbox1_8_vclk_clk:[122,136],dev_navss0_mailbox1_9_vclk_clk:[122,136],dev_navss0_mailbox_0_vclk_clk:[93,107,122,136],dev_navss0_mailbox_10_vclk_clk:[93,107,122,136],dev_navss0_mailbox_11_vclk_clk:[93,107,122,136],dev_navss0_mailbox_1_vclk_clk:[93,107,122,136],dev_navss0_mailbox_2_vclk_clk:[93,107,122,136],dev_navss0_mailbox_3_vclk_clk:[93,107,122,136],dev_navss0_mailbox_4_vclk_clk:[93,107,122,136],dev_navss0_mailbox_5_vclk_clk:[93,107,122,136],dev_navss0_mailbox_6_vclk_clk:[93,107,122,136],dev_navss0_mailbox_7_vclk_clk:[93,107,122,136],dev_navss0_mailbox_8_vclk_clk:[93,107,122,136],dev_navss0_mailbox_9_vclk_clk:[93,107,122,136],dev_navss0_mcrc_0_clk:[93,107,122,136],dev_navss0_modss_inta_0_sys_clk:[93,122,136],dev_navss0_modss_inta_1_sys_clk:[93,122,136],dev_navss0_modss_intaggr_0_sys_clk:107,dev_navss0_modss_intaggr_1_sys_clk:107,dev_navss0_modss_vd2clk:[93,107,122,136],dev_navss0_proxy_0_clk_clk:[93,107,122,136],dev_navss0_pvu_0_clk_clk:[107,122,136],dev_navss0_pvu_1_clk_clk:[107,122,136],dev_navss0_pvu_2_clk_clk:107,dev_navss0_ringacc_0_sys_clk:[93,107,122,136],dev_navss0_spinlock_0_clk:[93,107,122,136],dev_navss0_tbu_0_clk_clk:[93,107],dev_navss0_tcu_0_clk_clk:107,dev_navss0_timermgr_0_eon_tick_evt:[93,107,122,136],dev_navss0_timermgr_0_vclk_clk:[93,107,122,136],dev_navss0_timermgr_1_eon_tick_evt:[93,107,122,136],dev_navss0_timermgr_1_vclk_clk:[93,107,122,136],dev_navss0_udmap_0_sys_clk:[93,107,122,136],dev_navss0_udmass_inta_0_sys_clk:[93,122,136],dev_navss0_udmass_intaggr_0_sys_clk:107,dev_navss0_udmass_vd2clk:[93,107,122,136],dev_navss0_virtss_vd2clk:[93,107,122,136],dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:61,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_dss_bus_out0:77,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:61,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_dss_bus_out0:77,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:[61,77],dev_pbist0_bus_clk1_clk:[61,77],dev_pbist0_bus_clk2_clk:[61,77],dev_pbist0_bus_clk4_clk:[61,77],dev_pbist0_clk1_clk:93,dev_pbist0_clk2_clk:93,dev_pbist0_clk3_clk:93,dev_pbist0_clk4_clk:93,dev_pbist0_clk5_clk:93,dev_pbist0_clk6_clk:93,dev_pbist0_clk7_clk:93,dev_pbist0_clk8_clk:[32,46,93,122,136],dev_pbist0_tclk_clk:32,dev_pbist10_clk8_clk:[122,136],dev_pbist11_clk7_clk:[122,136],dev_pbist14_clk8_clk:136,dev_pbist1_bus_clk1_clk:[61,77],dev_pbist1_bus_clk2_clk:[61,77],dev_pbist1_bus_clk4_clk:[61,77],dev_pbist1_clk1_clk:93,dev_pbist1_clk2_clk:93,dev_pbist1_clk3_clk:93,dev_pbist1_clk4_clk:93,dev_pbist1_clk5_clk:93,dev_pbist1_clk6_clk:93,dev_pbist1_clk7_clk:93,dev_pbist1_clk8_clk:[32,46,93,122,136],dev_pbist1_tclk_clk:32,dev_pbist2_clk1_clk:93,dev_pbist2_clk2_clk:93,dev_pbist2_clk3_clk:93,dev_pbist2_clk4_clk:93,dev_pbist2_clk5_clk:93,dev_pbist2_clk6_clk:93,dev_pbist2_clk7_clk:93,dev_pbist2_clk8_clk:[46,93,122,136],dev_pbist3_clk8_clk:[46,122,136],dev_pbist4_clk8_clk:[122,136],dev_pbist5_clk8_clk:[122,136],dev_pcie0_bus_pcie_cba_clk:[61,77],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[61,77],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[61,77],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[61,77],dev_pcie0_bus_pcie_txi0_clk:[61,77],dev_pcie0_bus_pcie_txr0_clk:[61,77],dev_pcie0_bus_pcie_txr1_clk:[61,77],dev_pcie0_pcie_cba_clk:[46,107,136],dev_pcie0_pcie_cpts_rclk_clk:[46,107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[46,107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[46,107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[46,107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[107,136],dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:46,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:46,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:46,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:107,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:107,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_pcie0_pcie_lane0_refclk:[46,107,136],dev_pcie0_pcie_lane0_rxclk:[46,107,136],dev_pcie0_pcie_lane0_rxfclk:[46,107,136],dev_pcie0_pcie_lane0_txclk:[46,107,136],dev_pcie0_pcie_lane0_txfclk:[46,107,136],dev_pcie0_pcie_lane0_txmclk:[46,107,136],dev_pcie0_pcie_lane1_refclk:[107,136],dev_pcie0_pcie_lane1_rxclk:[107,136],dev_pcie0_pcie_lane1_rxfclk:[107,136],dev_pcie0_pcie_lane1_txclk:[107,136],dev_pcie0_pcie_lane1_txfclk:[107,136],dev_pcie0_pcie_lane1_txmclk:[107,136],dev_pcie0_pcie_lane2_refclk:136,dev_pcie0_pcie_lane2_rxclk:136,dev_pcie0_pcie_lane2_rxfclk:136,dev_pcie0_pcie_lane2_txclk:136,dev_pcie0_pcie_lane2_txfclk:136,dev_pcie0_pcie_lane2_txmclk:136,dev_pcie0_pcie_lane3_refclk:136,dev_pcie0_pcie_lane3_rxclk:136,dev_pcie0_pcie_lane3_rxfclk:136,dev_pcie0_pcie_lane3_txclk:136,dev_pcie0_pcie_lane3_txfclk:136,dev_pcie0_pcie_lane3_txmclk:136,dev_pcie0_pcie_pm_clk:[46,107,136],dev_pcie1_bus_pcie_cba_clk:[61,77],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk_out:[61,77],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk_out:[61,77],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1_out:[61,77],dev_pcie1_bus_pcie_txi0_clk:[61,77],dev_pcie1_bus_pcie_txr0_clk:[61,77],dev_pcie1_pcie_cba_clk:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[93,107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv2_16fft_main_0_hsdivout6_clk:93,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[107,122,136],dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:107,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln0_txmclk:122,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln1_txmclk:122,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln2_txmclk:122,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_0_ip2_ln3_txmclk:122,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln0_txmclk:93,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln1_txmclk:93,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln2_txmclk:93,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct2_main_1_ip2_ln3_txmclk:93,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_pcie1_pcie_lane0_refclk:[93,107,122,136],dev_pcie1_pcie_lane0_rxclk:[93,107,122,136],dev_pcie1_pcie_lane0_rxfclk:[93,107,122,136],dev_pcie1_pcie_lane0_txclk:[93,107,122,136],dev_pcie1_pcie_lane0_txfclk:[93,107,122,136],dev_pcie1_pcie_lane0_txmclk:[93,107,122,136],dev_pcie1_pcie_lane1_refclk:[93,107,122,136],dev_pcie1_pcie_lane1_rxclk:[93,107,122,136],dev_pcie1_pcie_lane1_rxfclk:[93,107,122,136],dev_pcie1_pcie_lane1_txclk:[93,107,122,136],dev_pcie1_pcie_lane1_txfclk:[93,107,122,136],dev_pcie1_pcie_lane1_txmclk:[93,107,122,136],dev_pcie1_pcie_lane2_refclk:[93,122,136],dev_pcie1_pcie_lane2_rxclk:[93,122,136],dev_pcie1_pcie_lane2_rxfclk:[93,122,136],dev_pcie1_pcie_lane2_txclk:[93,122,136],dev_pcie1_pcie_lane2_txfclk:[93,122,136],dev_pcie1_pcie_lane2_txmclk:[93,122,136],dev_pcie1_pcie_lane3_refclk:[93,122,136],dev_pcie1_pcie_lane3_rxclk:[93,122,136],dev_pcie1_pcie_lane3_rxfclk:[93,122,136],dev_pcie1_pcie_lane3_txclk:[93,122,136],dev_pcie1_pcie_lane3_txfclk:[93,122,136],dev_pcie1_pcie_lane3_txmclk:[93,122,136],dev_pcie1_pcie_pm_clk:[93,107,122,136],dev_pcie2_pcie_cba_clk:[107,136],dev_pcie2_pcie_cpts_rclk_clk:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[107,136],dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:107,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:107,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_pcie2_pcie_lane0_refclk:[107,136],dev_pcie2_pcie_lane0_rxclk:[107,136],dev_pcie2_pcie_lane0_rxfclk:[107,136],dev_pcie2_pcie_lane0_txclk:[107,136],dev_pcie2_pcie_lane0_txfclk:[107,136],dev_pcie2_pcie_lane0_txmclk:[107,136],dev_pcie2_pcie_lane1_refclk:[107,136],dev_pcie2_pcie_lane1_rxclk:[107,136],dev_pcie2_pcie_lane1_rxfclk:[107,136],dev_pcie2_pcie_lane1_txclk:[107,136],dev_pcie2_pcie_lane1_txfclk:[107,136],dev_pcie2_pcie_lane1_txmclk:[107,136],dev_pcie2_pcie_pm_clk:[107,136],dev_pcie3_pcie_cba_clk:[107,136],dev_pcie3_pcie_cpts_rclk_clk:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:[107,136],dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:107,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:107,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip1_ln2_txmclk:136,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln0_txmclk:136,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln1_txmclk:136,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln2_txmclk:136,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_0_ip2_ln3_txmclk:136,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln0_txmclk:136,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip2_ln1_txmclk:136,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b8m4ct3_main_1_ip3_ln2_txmclk:136,dev_pcie3_pcie_lane0_refclk:[107,136],dev_pcie3_pcie_lane0_rxclk:[107,136],dev_pcie3_pcie_lane0_rxfclk:[107,136],dev_pcie3_pcie_lane0_txclk:[107,136],dev_pcie3_pcie_lane0_txfclk:[107,136],dev_pcie3_pcie_lane0_txmclk:[107,136],dev_pcie3_pcie_lane1_refclk:[107,136],dev_pcie3_pcie_lane1_rxclk:[107,136],dev_pcie3_pcie_lane1_rxfclk:[107,136],dev_pcie3_pcie_lane1_txclk:[107,136],dev_pcie3_pcie_lane1_txfclk:[107,136],dev_pcie3_pcie_lane1_txmclk:[107,136],dev_pcie3_pcie_pm_clk:[107,136],dev_pdma0_bus_vclk:[61,77],dev_pdma1_bus_vclk:[61,77],dev_pdma_debug0_bus_vclk:[61,77],dev_pll_mmr0_bus_vbusp_clk:[61,77],dev_pllctrl0_bus_pll_clkout_clk:[61,77],dev_pllctrl0_bus_pll_refclk_clk:[61,77],dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_pllctrl0_bus_vbus_slv_refclk_clk:[61,77],dev_pru_icssg0_bus_core_clk:[61,77],dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[61,77],dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_pru_icssg0_bus_iep_clk:[61,77],dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[61,77],dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[61,77],dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[61,77],dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:61,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:61,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:61,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:61,dev_pru_icssg0_bus_rgmii_mhz_250_clk:[61,77],dev_pru_icssg0_bus_rgmii_mhz_50_clk:[61,77],dev_pru_icssg0_bus_rgmii_mhz_5_clk:[61,77],dev_pru_icssg0_bus_uclk_clk:[61,77],dev_pru_icssg0_bus_vclk_clk:[61,77],dev_pru_icssg0_bus_wiz0_rx_slv_clk:[61,77],dev_pru_icssg0_bus_wiz0_tx_slv_clk:[61,77],dev_pru_icssg0_bus_wiz1_rx_slv_clk:[61,77],dev_pru_icssg0_bus_wiz1_tx_slv_clk:[61,77],dev_pru_icssg0_core_clk:[46,107],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[46,107],dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:107,dev_pru_icssg0_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:46,dev_pru_icssg0_iep_clk:[46,107],dev_pru_icssg0_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:[46,107],dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:[46,107],dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:107,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:[46,107],dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:107,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:107,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[46,107],dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:107,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:46,dev_pru_icssg0_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:46,dev_pru_icssg0_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:46,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:107,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:107,dev_pru_icssg0_pr1_mdio_mdclk_o:[46,107],dev_pru_icssg0_pr1_rgmii0_rxc_i:[46,107],dev_pru_icssg0_pr1_rgmii0_txc_i:[46,107],dev_pru_icssg0_pr1_rgmii0_txc_o:[46,107],dev_pru_icssg0_pr1_rgmii1_rxc_i:[46,107],dev_pru_icssg0_pr1_rgmii1_txc_i:[46,107],dev_pru_icssg0_pr1_rgmii1_txc_o:[46,107],dev_pru_icssg0_rgmii_mhz_250_clk:[46,107],dev_pru_icssg0_rgmii_mhz_50_clk:[46,107],dev_pru_icssg0_rgmii_mhz_5_clk:[46,107],dev_pru_icssg0_uclk_clk:[46,107],dev_pru_icssg0_vclk_clk:[46,107],dev_pru_icssg1_bus_core_clk:[61,77],dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[61,77],dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_pru_icssg1_bus_iep_clk:[61,77],dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[61,77],dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[61,77],dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[61,77],dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:61,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:61,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:61,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:61,dev_pru_icssg1_bus_rgmii_mhz_250_clk:[61,77],dev_pru_icssg1_bus_rgmii_mhz_50_clk:[61,77],dev_pru_icssg1_bus_rgmii_mhz_5_clk:[61,77],dev_pru_icssg1_bus_uclk_clk:[61,77],dev_pru_icssg1_bus_vclk_clk:[61,77],dev_pru_icssg1_bus_wiz0_rx_slv_clk:[61,77],dev_pru_icssg1_bus_wiz0_tx_slv_clk:[61,77],dev_pru_icssg1_bus_wiz1_rx_slv_clk:[61,77],dev_pru_icssg1_bus_wiz1_tx_slv_clk:[61,77],dev_pru_icssg1_core_clk:[46,107],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:[46,107],dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:107,dev_pru_icssg1_core_clk_parent_postdiv4_16ff_main_0_hsdivout9_clk:46,dev_pru_icssg1_iep_clk:[46,107],dev_pru_icssg1_iep_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:[46,107],dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:[46,107],dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:107,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:[46,107],dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:107,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:107,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:[46,107],dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:107,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:46,dev_pru_icssg1_iep_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:46,dev_pru_icssg1_iep_clk_parent_wiz16b2m4ct_main_0_ip1_ln0_txmclk:46,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:107,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:107,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:107,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:107,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:107,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:107,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:107,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:107,dev_pru_icssg1_pr1_mdio_mdclk_o:[46,107],dev_pru_icssg1_pr1_rgmii0_rxc_i:[46,107],dev_pru_icssg1_pr1_rgmii0_txc_i:[46,107],dev_pru_icssg1_pr1_rgmii0_txc_o:[46,107],dev_pru_icssg1_pr1_rgmii1_rxc_i:[46,107],dev_pru_icssg1_pr1_rgmii1_txc_i:[46,107],dev_pru_icssg1_pr1_rgmii1_txc_o:[46,107],dev_pru_icssg1_rgmii_mhz_250_clk:[46,107],dev_pru_icssg1_rgmii_mhz_50_clk:[46,107],dev_pru_icssg1_rgmii_mhz_5_clk:[46,107],dev_pru_icssg1_serdes0_refclk:107,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:107,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:107,dev_pru_icssg1_serdes0_rxclk:107,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:107,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:107,dev_pru_icssg1_serdes0_rxfclk:107,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:107,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:107,dev_pru_icssg1_serdes0_txclk:107,dev_pru_icssg1_serdes0_txfclk:107,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:107,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:107,dev_pru_icssg1_serdes0_txmclk:107,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:107,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:107,dev_pru_icssg1_serdes1_refclk:107,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:107,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:107,dev_pru_icssg1_serdes1_rxclk:107,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:107,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:107,dev_pru_icssg1_serdes1_rxfclk:107,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:107,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:107,dev_pru_icssg1_serdes1_txclk:107,dev_pru_icssg1_serdes1_txfclk:107,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:107,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:107,dev_pru_icssg1_serdes1_txmclk:107,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:107,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:107,dev_pru_icssg1_uclk_clk:[46,107],dev_pru_icssg1_vclk_clk:[46,107],dev_pru_icssg2_bus_core_clk:[61,77],dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:[61,77],dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_pru_icssg2_bus_iep_clk:[61,77],dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk_out:[61,77],dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[61,77],dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:[61,77],dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:61,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:61,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:61,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:61,dev_pru_icssg2_bus_rgmii_mhz_250_clk:[61,77],dev_pru_icssg2_bus_rgmii_mhz_50_clk:[61,77],dev_pru_icssg2_bus_rgmii_mhz_5_clk:[61,77],dev_pru_icssg2_bus_uclk_clk:[61,77],dev_pru_icssg2_bus_vclk_clk:[61,77],dev_pru_icssg2_bus_wiz0_rx_slv_clk:[61,77],dev_pru_icssg2_bus_wiz0_tx_mst_clk:[61,77],dev_pru_icssg2_bus_wiz0_tx_slv_clk:[61,77],dev_pru_icssg2_bus_wiz1_rx_slv_clk:[61,77],dev_pru_icssg2_bus_wiz1_tx_mst_clk:[61,77],dev_pru_icssg2_bus_wiz1_tx_slv_clk:[61,77],dev_psc0_bus_clk:[61,77],dev_psc0_bus_slow_clk:[61,77],dev_psc0_clk:[32,46,93,107,122,136],dev_psc0_fw_0_clk:32,dev_psc0_slow_clk:[32,46,93,107,122,136],dev_psramecc0_bus_clk_clk:[61,77],dev_r5fss0_core0_cpu_clk:[32,46,93,107,122,136],dev_r5fss0_core0_cpu_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_r5fss0_core0_cpu_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_r5fss0_core0_interface_clk:[32,46,93,107,122,136],dev_r5fss0_core0_interface_phas:[93,107],dev_r5fss0_core1_cpu_clk:[46,93,107,122,136],dev_r5fss0_core1_interface_clk:[46,93,107,122,136],dev_r5fss0_core1_interface_phas:[93,107],dev_r5fss0_introuter0_intr_clk:107,dev_r5fss1_core0_cpu_clk:[46,107,122,136],dev_r5fss1_core0_interface_clk:[46,107,122,136],dev_r5fss1_core0_interface_phas:107,dev_r5fss1_core1_cpu_clk:[46,107,122,136],dev_r5fss1_core1_interface_clk:[46,107,122,136],dev_r5fss1_core1_interface_phas:107,dev_r5fss1_introuter0_intr_clk:107,dev_r5fss2_core0_cpu_clk:136,dev_r5fss2_core0_interface_clk:136,dev_r5fss2_core1_cpu_clk:136,dev_r5fss2_core1_interface_clk:136,dev_rti0_bus_rti_clk:[61,77],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[61,77],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[61,77],dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[61,77],dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_rti0_bus_vbusp_clk:[61,77],dev_rti0_rti_clk:[32,46,93,107,122,136],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[93,107,122,136],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[93,107,122,136],dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[93,107,122,136],dev_rti0_rti_clk_parent_board_0_wkup_lf_clkin_out:93,dev_rti0_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_rti0_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_rti0_rti_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_rti0_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti0_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_rti0_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_rti0_rti_clk_parent_main_wwdtclkn_sel_out0_div_clkout:32,dev_rti0_vbusp_clk:[32,46,93,107,122,136],dev_rti10_rti_clk:46,dev_rti10_rti_clk_parent_gluelogic_hfosc0_clkout:46,dev_rti10_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_rti10_rti_clk_parent_gluelogic_rcosc_clkout:46,dev_rti10_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_rti10_vbusp_clk:46,dev_rti11_rti_clk:46,dev_rti11_rti_clk_parent_gluelogic_hfosc0_clkout:46,dev_rti11_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_rti11_rti_clk_parent_gluelogic_rcosc_clkout:46,dev_rti11_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_rti11_vbusp_clk:46,dev_rti15_rti_clk:[32,107,122,136],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:[107,122,136],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[107,122,136],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[107,122,136],dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[107,122,136],dev_rti15_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:[32,107,122,136],dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_rti15_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti15_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti15_rti_clk_parent_main_wwdtclkn_sel_out4_div_clkout:32,dev_rti15_vbusp_clk:[32,107,122,136],dev_rti16_rti_clk:[107,122,136],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:[107,122,136],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[107,122,136],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[107,122,136],dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[107,122,136],dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti16_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti16_vbusp_clk:[107,122,136],dev_rti17_rti_clk:[122,136],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out:[122,136],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[122,136],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[122,136],dev_rti17_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[122,136],dev_rti17_rti_clk_parent_gluelogic_hfosc0_clkout:[122,136],dev_rti17_rti_clk_parent_gluelogic_lpxosc_clkout:[122,136],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti17_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti17_vbusp_clk:[122,136],dev_rti18_rti_clk:136,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti18_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti18_rti_clk_parent_gluelogic_hfosc0_clkout:136,dev_rti18_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti18_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti18_vbusp_clk:136,dev_rti19_rti_clk:136,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti19_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti19_rti_clk_parent_gluelogic_hfosc0_clkout:136,dev_rti19_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti19_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti19_vbusp_clk:136,dev_rti1_bus_rti_clk:[61,77],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[61,77],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[61,77],dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[61,77],dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_rti1_bus_vbusp_clk:[61,77],dev_rti1_rti_clk:[32,46,93,107,122,136],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[93,107,122,136],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[93,107,122,136],dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[93,107,122,136],dev_rti1_rti_clk_parent_board_0_wkup_lf_clkin_out:93,dev_rti1_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_rti1_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_rti1_rti_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_rti1_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti1_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_rti1_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_rti1_rti_clk_parent_main_wwdtclkn_sel_out1_div_clkout:32,dev_rti1_vbusp_clk:[32,46,93,107,122,136],dev_rti24_rti_clk:107,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:107,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:107,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:107,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:107,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:107,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:107,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti24_vbusp_clk:107,dev_rti25_rti_clk:107,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:107,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:107,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:107,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:107,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:107,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:107,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti25_vbusp_clk:107,dev_rti28_rti_clk:[93,107,122,136],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[93,107,122,136],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[93,107,122,136],dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[93,107,122,136],dev_rti28_rti_clk_parent_board_0_wkup_lf_clkin_out:93,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti28_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_rti28_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_rti28_vbusp_clk:[93,107,122,136],dev_rti29_rti_clk:[93,107,122,136],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[93,107,122,136],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[93,107,122,136],dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[93,107,122,136],dev_rti29_rti_clk_parent_board_0_wkup_lf_clkin_out:93,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti29_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_rti29_rti_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_rti29_vbusp_clk:[93,107,122,136],dev_rti2_bus_rti_clk:[61,77],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[61,77],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[61,77],dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[61,77],dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_rti2_bus_vbusp_clk:[61,77],dev_rti2_rti_clk:[32,136],dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti2_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti2_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti2_rti_clk_parent_gluelogic_hfosc0_clkout:[32,136],dev_rti2_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti2_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti2_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti2_rti_clk_parent_main_wwdtclkn_sel_out2_div_clkout:32,dev_rti2_vbusp_clk:[32,136],dev_rti30_rti_clk:[107,122,136],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:[107,122,136],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[107,122,136],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[107,122,136],dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[107,122,136],dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti30_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti30_vbusp_clk:[107,122,136],dev_rti31_rti_clk:[107,122,136],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:[107,122,136],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[107,122,136],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[107,122,136],dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[107,122,136],dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:107,dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_rti31_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:[122,136],dev_rti31_vbusp_clk:[107,122,136],dev_rti32_rti_clk:136,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti32_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti32_rti_clk_parent_gluelogic_hfosc0_clkout:136,dev_rti32_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti32_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti32_vbusp_clk:136,dev_rti33_rti_clk:136,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti33_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti33_rti_clk_parent_gluelogic_hfosc0_clkout:136,dev_rti33_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti33_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti33_vbusp_clk:136,dev_rti3_bus_rti_clk:[61,77],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup0:[61,77],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup1:[61,77],dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_out_dup2:[61,77],dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_rti3_bus_vbusp_clk:[61,77],dev_rti3_rti_clk:[32,136],dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti3_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti3_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_rti3_rti_clk_parent_gluelogic_hfosc0_clkout:[32,136],dev_rti3_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti3_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti3_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti3_rti_clk_parent_main_wwdtclkn_sel_out3_div_clkout:32,dev_rti3_vbusp_clk:[32,136],dev_rti4_rti_clk:136,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti4_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti4_rti_clk_parent_gluelogic_hfosc0_clkout:136,dev_rti4_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti4_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti4_vbusp_clk:136,dev_rti5_rti_clk:136,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti5_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti5_rti_clk_parent_gluelogic_hfosc0_clkout:136,dev_rti5_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti5_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti5_vbusp_clk:136,dev_rti6_rti_clk:136,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti6_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti6_rti_clk_parent_gluelogic_hfosc0_clkout:136,dev_rti6_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti6_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti6_vbusp_clk:136,dev_rti7_rti_clk:136,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out:136,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup0:136,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup1:136,dev_rti7_rti_clk_parent_board_0_hfosc1_clk_out_dup2:136,dev_rti7_rti_clk_parent_gluelogic_hfosc0_clkout:136,dev_rti7_rti_clk_parent_gluelogic_lpxosc_clkout:136,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:136,dev_rti7_rti_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:136,dev_rti7_vbusp_clk:136,dev_rti8_rti_clk:46,dev_rti8_rti_clk_parent_gluelogic_hfosc0_clkout:46,dev_rti8_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_rti8_rti_clk_parent_gluelogic_rcosc_clkout:46,dev_rti8_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_rti8_vbusp_clk:46,dev_rti9_rti_clk:46,dev_rti9_rti_clk_parent_gluelogic_hfosc0_clkout:46,dev_rti9_rti_clk_parent_gluelogic_rcosc_clk_1p0v_97p65k3:46,dev_rti9_rti_clk_parent_gluelogic_rcosc_clkout:46,dev_rti9_rti_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_rti9_vbusp_clk:46,dev_sa2_cpsw_psilss0_main_2_clk:[122,136],dev_sa2_cpsw_psilss0_main_clk:[122,136],dev_sa2_ul0_bus_pka_in_clk:[61,77],dev_sa2_ul0_bus_x1_clk:[61,77],dev_sa2_ul0_bus_x2_clk:[61,77],dev_sa2_ul0_pka_in_clk:[46,107,122,136],dev_sa2_ul0_x1_clk:[46,107,122,136],dev_sa2_ul0_x2_clk:[46,107,122,136],dev_serdes0_bus_clk:[61,77],dev_serdes0_bus_ip2_ln0_txrclk:[61,77],dev_serdes0_bus_ip3_ln0_txrclk:[61,77],dev_serdes0_bus_li_refclk:[61,77],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[61,77],dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[61,77],dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk_out:[61,77],dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_serdes0_bus_ln0_rxclk:[61,77],dev_serdes0_bus_ln0_txclk:[61,77],dev_serdes0_bus_refclkpn:61,dev_serdes0_bus_refclkpp:61,dev_serdes1_bus_clk:[61,77],dev_serdes1_bus_ip1_ln0_txrclk:[61,77],dev_serdes1_bus_ip2_ln0_txrclk:[61,77],dev_serdes1_bus_ip3_ln0_txrclk:[61,77],dev_serdes1_bus_ln0_rxclk:[61,77],dev_serdes1_bus_ln0_txclk:[61,77],dev_serdes1_bus_refclkpn:61,dev_serdes1_bus_refclkpp:61,dev_serdes1_bus_ri_refclk:[61,77],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:[61,77],dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:[61,77],dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk_out:[61,77],dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_serdes_10g0_clk:[46,107,122,136],dev_serdes_10g0_cmn_refclk_m:[122,136],dev_serdes_10g0_cmn_refclk_p:[122,136],dev_serdes_10g0_core_ref_clk:[46,107,122,136],dev_serdes_10g0_core_ref_clk_parent_board_0_ext_refclk1_out:46,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:[107,122,136],dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:[46,107,122,136],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[46,107,122,136],dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[107,122,136],dev_serdes_10g0_core_ref_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:46,dev_serdes_10g0_ip1_ln0_refclk:[46,107,122],dev_serdes_10g0_ip1_ln0_rxclk:[46,107,122],dev_serdes_10g0_ip1_ln0_rxfclk:[46,107,122],dev_serdes_10g0_ip1_ln0_txclk:[46,107,122,136],dev_serdes_10g0_ip1_ln0_txfclk:[46,107,122],dev_serdes_10g0_ip1_ln0_txmclk:[46,107,122],dev_serdes_10g0_ip1_ln1_refclk:[107,122],dev_serdes_10g0_ip1_ln1_rxclk:[107,122],dev_serdes_10g0_ip1_ln1_rxfclk:[107,122],dev_serdes_10g0_ip1_ln1_txclk:[107,122,136],dev_serdes_10g0_ip1_ln1_txfclk:[107,122],dev_serdes_10g0_ip1_ln1_txmclk:[107,122],dev_serdes_10g0_ip1_ln2_refclk:[107,122,136],dev_serdes_10g0_ip1_ln2_rxclk:[107,122,136],dev_serdes_10g0_ip1_ln2_rxfclk:[107,122,136],dev_serdes_10g0_ip1_ln2_txclk:[107,122,136],dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln0_txclk:122,dev_serdes_10g0_ip1_ln2_txclk_parent_k3_dss_edp_main_0_phy_ln2_txclk:122,dev_serdes_10g0_ip1_ln2_txfclk:[107,122,136],dev_serdes_10g0_ip1_ln2_txmclk:[107,122,136],dev_serdes_10g0_ip1_ln3_refclk:[107,122,136],dev_serdes_10g0_ip1_ln3_rxclk:[107,122,136],dev_serdes_10g0_ip1_ln3_rxfclk:[107,122,136],dev_serdes_10g0_ip1_ln3_txclk:[107,122,136],dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln1_txclk:122,dev_serdes_10g0_ip1_ln3_txclk_parent_k3_dss_edp_main_0_phy_ln3_txclk:122,dev_serdes_10g0_ip1_ln3_txfclk:[107,122,136],dev_serdes_10g0_ip1_ln3_txmclk:[107,122,136],dev_serdes_10g0_ip2_ln0_refclk:[46,122,136],dev_serdes_10g0_ip2_ln0_rxclk:[46,122,136],dev_serdes_10g0_ip2_ln0_rxfclk:[46,122,136],dev_serdes_10g0_ip2_ln0_txclk:[46,122,136],dev_serdes_10g0_ip2_ln0_txfclk:[46,122,136],dev_serdes_10g0_ip2_ln0_txmclk:[46,122,136],dev_serdes_10g0_ip2_ln1_refclk:[122,136],dev_serdes_10g0_ip2_ln1_rxclk:[122,136],dev_serdes_10g0_ip2_ln1_rxfclk:[122,136],dev_serdes_10g0_ip2_ln1_txclk:[122,136],dev_serdes_10g0_ip2_ln1_txfclk:[122,136],dev_serdes_10g0_ip2_ln1_txmclk:[122,136],dev_serdes_10g0_ip2_ln2_refclk:[122,136],dev_serdes_10g0_ip2_ln2_rxclk:[122,136],dev_serdes_10g0_ip2_ln2_rxfclk:[122,136],dev_serdes_10g0_ip2_ln2_txclk:[122,136],dev_serdes_10g0_ip2_ln2_txfclk:[122,136],dev_serdes_10g0_ip2_ln2_txmclk:[122,136],dev_serdes_10g0_ip2_ln3_refclk:[122,136],dev_serdes_10g0_ip2_ln3_rxclk:[122,136],dev_serdes_10g0_ip2_ln3_rxfclk:[122,136],dev_serdes_10g0_ip2_ln3_txclk:[122,136],dev_serdes_10g0_ip2_ln3_txfclk:[122,136],dev_serdes_10g0_ip2_ln3_txmclk:[122,136],dev_serdes_10g0_ip3_ln0_refclk:107,dev_serdes_10g0_ip3_ln0_rxclk:107,dev_serdes_10g0_ip3_ln0_rxfclk:107,dev_serdes_10g0_ip3_ln0_txclk:107,dev_serdes_10g0_ip3_ln0_txfclk:107,dev_serdes_10g0_ip3_ln0_txmclk:107,dev_serdes_10g0_ip3_ln1_refclk:[107,122],dev_serdes_10g0_ip3_ln1_rxclk:[107,122],dev_serdes_10g0_ip3_ln1_rxfclk:[107,122],dev_serdes_10g0_ip3_ln1_txclk:[107,122],dev_serdes_10g0_ip3_ln1_txfclk:[107,122],dev_serdes_10g0_ip3_ln1_txmclk:[107,122],dev_serdes_10g0_ip3_ln2_refclk:107,dev_serdes_10g0_ip3_ln2_rxclk:107,dev_serdes_10g0_ip3_ln2_rxfclk:107,dev_serdes_10g0_ip3_ln2_txclk:107,dev_serdes_10g0_ip3_ln2_txfclk:107,dev_serdes_10g0_ip3_ln2_txmclk:107,dev_serdes_10g0_ip3_ln3_refclk:[107,122,136],dev_serdes_10g0_ip3_ln3_rxclk:[107,122,136],dev_serdes_10g0_ip3_ln3_rxfclk:[107,122,136],dev_serdes_10g0_ip3_ln3_txclk:[107,122,136],dev_serdes_10g0_ip3_ln3_txfclk:[107,122,136],dev_serdes_10g0_ip3_ln3_txmclk:[107,122,136],dev_serdes_10g0_ip4_ln0_refclk:[122,136],dev_serdes_10g0_ip4_ln0_rxclk:[122,136],dev_serdes_10g0_ip4_ln0_rxfclk:[122,136],dev_serdes_10g0_ip4_ln0_txclk:[122,136],dev_serdes_10g0_ip4_ln0_txfclk:[122,136],dev_serdes_10g0_ip4_ln0_txmclk:[122,136],dev_serdes_10g0_ip4_ln1_refclk:[122,136],dev_serdes_10g0_ip4_ln1_rxclk:[122,136],dev_serdes_10g0_ip4_ln1_rxfclk:[122,136],dev_serdes_10g0_ip4_ln1_txclk:[122,136],dev_serdes_10g0_ip4_ln1_txfclk:[122,136],dev_serdes_10g0_ip4_ln1_txmclk:[122,136],dev_serdes_10g0_ip4_ln2_refclk:[122,136],dev_serdes_10g0_ip4_ln2_rxclk:[122,136],dev_serdes_10g0_ip4_ln2_rxfclk:[122,136],dev_serdes_10g0_ip4_ln2_txclk:[122,136],dev_serdes_10g0_ip4_ln2_txfclk:[122,136],dev_serdes_10g0_ip4_ln2_txmclk:[122,136],dev_serdes_10g0_ip4_ln3_refclk:[122,136],dev_serdes_10g0_ip4_ln3_rxclk:[122,136],dev_serdes_10g0_ip4_ln3_rxfclk:[122,136],dev_serdes_10g0_ip4_ln3_txclk:[122,136],dev_serdes_10g0_ip4_ln3_txfclk:[122,136],dev_serdes_10g0_ip4_ln3_txmclk:[122,136],dev_serdes_10g0_ref_out_clk:107,dev_serdes_10g0_tap_tck:[122,136],dev_serdes_10g1_clk:[93,136],dev_serdes_10g1_cmn_refclk_m:136,dev_serdes_10g1_cmn_refclk_p:136,dev_serdes_10g1_core_ref_clk:[93,136],dev_serdes_10g1_core_ref_clk_parent_board_0_hfosc1_clk_out:[93,136],dev_serdes_10g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:[93,136],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:[93,136],dev_serdes_10g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:[93,136],dev_serdes_10g1_ip1_ln0_refclk:[93,136],dev_serdes_10g1_ip1_ln0_rxclk:[93,136],dev_serdes_10g1_ip1_ln0_rxfclk:[93,136],dev_serdes_10g1_ip1_ln0_txclk:[93,136],dev_serdes_10g1_ip1_ln0_txfclk:[93,136],dev_serdes_10g1_ip1_ln0_txmclk:[93,136],dev_serdes_10g1_ip1_ln1_refclk:[93,136],dev_serdes_10g1_ip1_ln1_rxclk:[93,136],dev_serdes_10g1_ip1_ln1_rxfclk:[93,136],dev_serdes_10g1_ip1_ln1_txclk:[93,136],dev_serdes_10g1_ip1_ln1_txfclk:[93,136],dev_serdes_10g1_ip1_ln1_txmclk:[93,136],dev_serdes_10g1_ip1_ln2_refclk:[93,136],dev_serdes_10g1_ip1_ln2_rxclk:[93,136],dev_serdes_10g1_ip1_ln2_rxfclk:[93,136],dev_serdes_10g1_ip1_ln2_txclk:[93,136],dev_serdes_10g1_ip1_ln2_txfclk:[93,136],dev_serdes_10g1_ip1_ln2_txmclk:[93,136],dev_serdes_10g1_ip1_ln3_refclk:[93,136],dev_serdes_10g1_ip1_ln3_rxclk:[93,136],dev_serdes_10g1_ip1_ln3_rxfclk:[93,136],dev_serdes_10g1_ip1_ln3_txclk:[93,136],dev_serdes_10g1_ip1_ln3_txfclk:[93,136],dev_serdes_10g1_ip1_ln3_txmclk:[93,136],dev_serdes_10g1_ip2_ln0_refclk:[93,136],dev_serdes_10g1_ip2_ln0_rxclk:[93,136],dev_serdes_10g1_ip2_ln0_rxfclk:[93,136],dev_serdes_10g1_ip2_ln0_txclk:[93,136],dev_serdes_10g1_ip2_ln0_txfclk:[93,136],dev_serdes_10g1_ip2_ln0_txmclk:[93,136],dev_serdes_10g1_ip2_ln1_refclk:[93,136],dev_serdes_10g1_ip2_ln1_rxclk:[93,136],dev_serdes_10g1_ip2_ln1_rxfclk:[93,136],dev_serdes_10g1_ip2_ln1_txclk:[93,136],dev_serdes_10g1_ip2_ln1_txfclk:[93,136],dev_serdes_10g1_ip2_ln1_txmclk:[93,136],dev_serdes_10g1_ip2_ln2_refclk:[93,136],dev_serdes_10g1_ip2_ln2_rxclk:[93,136],dev_serdes_10g1_ip2_ln2_rxfclk:[93,136],dev_serdes_10g1_ip2_ln2_txclk:[93,136],dev_serdes_10g1_ip2_ln2_txfclk:[93,136],dev_serdes_10g1_ip2_ln2_txmclk:[93,136],dev_serdes_10g1_ip2_ln3_refclk:[93,136],dev_serdes_10g1_ip2_ln3_rxclk:[93,136],dev_serdes_10g1_ip2_ln3_rxfclk:[93,136],dev_serdes_10g1_ip2_ln3_txclk:[93,136],dev_serdes_10g1_ip2_ln3_txfclk:[93,136],dev_serdes_10g1_ip2_ln3_txmclk:[93,136],dev_serdes_10g1_ip3_ln1_refclk:93,dev_serdes_10g1_ip3_ln1_rxclk:93,dev_serdes_10g1_ip3_ln1_rxfclk:93,dev_serdes_10g1_ip3_ln1_txclk:93,dev_serdes_10g1_ip3_ln1_txfclk:93,dev_serdes_10g1_ip3_ln1_txmclk:93,dev_serdes_10g1_ip3_ln2_refclk:136,dev_serdes_10g1_ip3_ln2_rxclk:136,dev_serdes_10g1_ip3_ln2_rxfclk:136,dev_serdes_10g1_ip3_ln2_txclk:136,dev_serdes_10g1_ip3_ln2_txfclk:136,dev_serdes_10g1_ip3_ln2_txmclk:136,dev_serdes_10g1_ip3_ln3_refclk:[93,136],dev_serdes_10g1_ip3_ln3_rxclk:[93,136],dev_serdes_10g1_ip3_ln3_rxfclk:[93,136],dev_serdes_10g1_ip3_ln3_txclk:[93,136],dev_serdes_10g1_ip3_ln3_txfclk:[93,136],dev_serdes_10g1_ip3_ln3_txmclk:[93,136],dev_serdes_10g1_tap_tck:136,dev_serdes_10g2_clk:136,dev_serdes_10g2_cmn_refclk_m:136,dev_serdes_10g2_cmn_refclk_p:136,dev_serdes_10g2_core_ref_clk:136,dev_serdes_10g2_core_ref_clk_parent_board_0_hfosc1_clk_out:136,dev_serdes_10g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:136,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:136,dev_serdes_10g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:136,dev_serdes_10g2_ip1_ln0_refclk:136,dev_serdes_10g2_ip1_ln0_rxclk:136,dev_serdes_10g2_ip1_ln0_rxfclk:136,dev_serdes_10g2_ip1_ln0_txclk:136,dev_serdes_10g2_ip1_ln0_txfclk:136,dev_serdes_10g2_ip1_ln0_txmclk:136,dev_serdes_10g2_ip1_ln1_refclk:136,dev_serdes_10g2_ip1_ln1_rxclk:136,dev_serdes_10g2_ip1_ln1_rxfclk:136,dev_serdes_10g2_ip1_ln1_txclk:136,dev_serdes_10g2_ip1_ln1_txfclk:136,dev_serdes_10g2_ip1_ln1_txmclk:136,dev_serdes_10g2_ip1_ln2_refclk:136,dev_serdes_10g2_ip1_ln2_rxclk:136,dev_serdes_10g2_ip1_ln2_rxfclk:136,dev_serdes_10g2_ip1_ln2_txclk:136,dev_serdes_10g2_ip1_ln2_txfclk:136,dev_serdes_10g2_ip1_ln2_txmclk:136,dev_serdes_10g2_ip1_ln3_refclk:136,dev_serdes_10g2_ip1_ln3_rxclk:136,dev_serdes_10g2_ip1_ln3_rxfclk:136,dev_serdes_10g2_ip1_ln3_txclk:136,dev_serdes_10g2_ip1_ln3_txfclk:136,dev_serdes_10g2_ip1_ln3_txmclk:136,dev_serdes_10g2_ip2_ln2_refclk:136,dev_serdes_10g2_ip2_ln2_rxclk:136,dev_serdes_10g2_ip2_ln2_rxfclk:136,dev_serdes_10g2_ip2_ln2_txclk:136,dev_serdes_10g2_ip2_ln2_txfclk:136,dev_serdes_10g2_ip2_ln2_txmclk:136,dev_serdes_10g2_ip2_ln3_refclk:136,dev_serdes_10g2_ip2_ln3_rxclk:136,dev_serdes_10g2_ip2_ln3_rxfclk:136,dev_serdes_10g2_ip2_ln3_txclk:136,dev_serdes_10g2_ip2_ln3_txfclk:136,dev_serdes_10g2_ip2_ln3_txmclk:136,dev_serdes_10g2_tap_tck:136,dev_serdes_10g4_clk:136,dev_serdes_10g4_cmn_refclk_m:136,dev_serdes_10g4_cmn_refclk_p:136,dev_serdes_10g4_core_ref_clk:136,dev_serdes_10g4_core_ref_clk_parent_board_0_hfosc1_clk_out:136,dev_serdes_10g4_core_ref_clk_parent_gluelogic_hfosc0_clkout:136,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:136,dev_serdes_10g4_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:136,dev_serdes_10g4_ip1_ln0_refclk:136,dev_serdes_10g4_ip1_ln0_rxclk:136,dev_serdes_10g4_ip1_ln0_rxfclk:136,dev_serdes_10g4_ip1_ln0_txclk:136,dev_serdes_10g4_ip1_ln0_txfclk:136,dev_serdes_10g4_ip1_ln0_txmclk:136,dev_serdes_10g4_ip1_ln1_refclk:136,dev_serdes_10g4_ip1_ln1_rxclk:136,dev_serdes_10g4_ip1_ln1_rxfclk:136,dev_serdes_10g4_ip1_ln1_txclk:136,dev_serdes_10g4_ip1_ln1_txfclk:136,dev_serdes_10g4_ip1_ln1_txmclk:136,dev_serdes_10g4_ip1_ln2_refclk:136,dev_serdes_10g4_ip1_ln2_rxclk:136,dev_serdes_10g4_ip1_ln2_rxfclk:136,dev_serdes_10g4_ip1_ln2_txclk:136,dev_serdes_10g4_ip1_ln2_txfclk:136,dev_serdes_10g4_ip1_ln2_txmclk:136,dev_serdes_10g4_ip1_ln3_refclk:136,dev_serdes_10g4_ip1_ln3_rxclk:136,dev_serdes_10g4_ip1_ln3_rxfclk:136,dev_serdes_10g4_ip1_ln3_txclk:136,dev_serdes_10g4_ip1_ln3_txfclk:136,dev_serdes_10g4_ip1_ln3_txmclk:136,dev_serdes_10g4_ip2_ln0_refclk:136,dev_serdes_10g4_ip2_ln0_rxclk:136,dev_serdes_10g4_ip2_ln0_rxfclk:136,dev_serdes_10g4_ip2_ln0_txclk:136,dev_serdes_10g4_ip2_ln0_txfclk:136,dev_serdes_10g4_ip2_ln0_txmclk:136,dev_serdes_10g4_ip2_ln1_refclk:136,dev_serdes_10g4_ip2_ln1_rxclk:136,dev_serdes_10g4_ip2_ln1_rxfclk:136,dev_serdes_10g4_ip2_ln1_txclk:136,dev_serdes_10g4_ip2_ln1_txfclk:136,dev_serdes_10g4_ip2_ln1_txmclk:136,dev_serdes_10g4_ip2_ln2_refclk:136,dev_serdes_10g4_ip2_ln2_rxclk:136,dev_serdes_10g4_ip2_ln2_rxfclk:136,dev_serdes_10g4_ip2_ln2_txclk:136,dev_serdes_10g4_ip2_ln2_txfclk:136,dev_serdes_10g4_ip2_ln2_txmclk:136,dev_serdes_10g4_ip2_ln3_refclk:136,dev_serdes_10g4_ip2_ln3_rxclk:136,dev_serdes_10g4_ip2_ln3_rxfclk:136,dev_serdes_10g4_ip2_ln3_txclk:136,dev_serdes_10g4_ip2_ln3_txfclk:136,dev_serdes_10g4_ip2_ln3_txmclk:136,dev_serdes_10g4_ip3_ln3_refclk:136,dev_serdes_10g4_ip3_ln3_rxclk:136,dev_serdes_10g4_ip3_ln3_rxfclk:136,dev_serdes_10g4_ip3_ln3_txclk:136,dev_serdes_10g4_ip3_ln3_txfclk:136,dev_serdes_10g4_ip3_ln3_txmclk:136,dev_serdes_10g4_ip4_ln0_refclk:136,dev_serdes_10g4_ip4_ln0_rxclk:136,dev_serdes_10g4_ip4_ln0_rxfclk:136,dev_serdes_10g4_ip4_ln0_txclk:136,dev_serdes_10g4_ip4_ln0_txfclk:136,dev_serdes_10g4_ip4_ln0_txmclk:136,dev_serdes_10g4_ip4_ln1_refclk:136,dev_serdes_10g4_ip4_ln1_rxclk:136,dev_serdes_10g4_ip4_ln1_rxfclk:136,dev_serdes_10g4_ip4_ln1_txclk:136,dev_serdes_10g4_ip4_ln1_txfclk:136,dev_serdes_10g4_ip4_ln1_txmclk:136,dev_serdes_10g4_ip4_ln2_refclk:136,dev_serdes_10g4_ip4_ln2_rxclk:136,dev_serdes_10g4_ip4_ln2_rxfclk:136,dev_serdes_10g4_ip4_ln2_txclk:136,dev_serdes_10g4_ip4_ln2_txfclk:136,dev_serdes_10g4_ip4_ln2_txmclk:136,dev_serdes_10g4_ip4_ln3_refclk:136,dev_serdes_10g4_ip4_ln3_rxclk:136,dev_serdes_10g4_ip4_ln3_rxfclk:136,dev_serdes_10g4_ip4_ln3_txclk:136,dev_serdes_10g4_ip4_ln3_txfclk:136,dev_serdes_10g4_ip4_ln3_txmclk:136,dev_serdes_16g0_clk:107,dev_serdes_16g0_cmn_refclk1_m:107,dev_serdes_16g0_cmn_refclk1_p:107,dev_serdes_16g0_core_ref1_clk:107,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:107,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:107,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:107,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:107,dev_serdes_16g0_core_ref_clk:107,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:107,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:107,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:107,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:107,dev_serdes_16g0_ip1_ln0_refclk:107,dev_serdes_16g0_ip1_ln0_rxclk:107,dev_serdes_16g0_ip1_ln0_rxfclk:107,dev_serdes_16g0_ip1_ln0_txclk:107,dev_serdes_16g0_ip1_ln0_txfclk:107,dev_serdes_16g0_ip1_ln0_txmclk:107,dev_serdes_16g0_ip1_ln1_refclk:107,dev_serdes_16g0_ip1_ln1_rxclk:107,dev_serdes_16g0_ip1_ln1_rxfclk:107,dev_serdes_16g0_ip1_ln1_txclk:107,dev_serdes_16g0_ip1_ln1_txfclk:107,dev_serdes_16g0_ip1_ln1_txmclk:107,dev_serdes_16g0_ip2_ln0_refclk:107,dev_serdes_16g0_ip2_ln0_rxclk:107,dev_serdes_16g0_ip2_ln0_rxfclk:107,dev_serdes_16g0_ip2_ln0_txclk:107,dev_serdes_16g0_ip2_ln0_txfclk:107,dev_serdes_16g0_ip2_ln0_txmclk:107,dev_serdes_16g0_ip2_ln1_refclk:107,dev_serdes_16g0_ip2_ln1_rxclk:107,dev_serdes_16g0_ip2_ln1_rxfclk:107,dev_serdes_16g0_ip2_ln1_txclk:107,dev_serdes_16g0_ip2_ln1_txfclk:107,dev_serdes_16g0_ip2_ln1_txmclk:107,dev_serdes_16g0_ip3_ln1_refclk:107,dev_serdes_16g0_ip3_ln1_rxclk:107,dev_serdes_16g0_ip3_ln1_rxfclk:107,dev_serdes_16g0_ip3_ln1_txclk:107,dev_serdes_16g0_ip3_ln1_txfclk:107,dev_serdes_16g0_ip3_ln1_txmclk:107,dev_serdes_16g0_ref1_out_clk:107,dev_serdes_16g0_ref_der_out_clk:107,dev_serdes_16g0_ref_out_clk:107,dev_serdes_16g1_clk:107,dev_serdes_16g1_cmn_refclk1_m:107,dev_serdes_16g1_cmn_refclk1_p:107,dev_serdes_16g1_core_ref1_clk:107,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:107,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:107,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:107,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:107,dev_serdes_16g1_core_ref_clk:107,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:107,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:107,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:107,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:107,dev_serdes_16g1_ip1_ln0_refclk:107,dev_serdes_16g1_ip1_ln0_rxclk:107,dev_serdes_16g1_ip1_ln0_rxfclk:107,dev_serdes_16g1_ip1_ln0_txclk:107,dev_serdes_16g1_ip1_ln0_txfclk:107,dev_serdes_16g1_ip1_ln0_txmclk:107,dev_serdes_16g1_ip1_ln1_refclk:107,dev_serdes_16g1_ip1_ln1_rxclk:107,dev_serdes_16g1_ip1_ln1_rxfclk:107,dev_serdes_16g1_ip1_ln1_txclk:107,dev_serdes_16g1_ip1_ln1_txfclk:107,dev_serdes_16g1_ip1_ln1_txmclk:107,dev_serdes_16g1_ip2_ln0_refclk:107,dev_serdes_16g1_ip2_ln0_rxclk:107,dev_serdes_16g1_ip2_ln0_rxfclk:107,dev_serdes_16g1_ip2_ln0_txclk:107,dev_serdes_16g1_ip2_ln0_txfclk:107,dev_serdes_16g1_ip2_ln0_txmclk:107,dev_serdes_16g1_ip2_ln1_refclk:107,dev_serdes_16g1_ip2_ln1_rxclk:107,dev_serdes_16g1_ip2_ln1_rxfclk:107,dev_serdes_16g1_ip2_ln1_txclk:107,dev_serdes_16g1_ip2_ln1_txfclk:107,dev_serdes_16g1_ip2_ln1_txmclk:107,dev_serdes_16g1_ip3_ln1_refclk:107,dev_serdes_16g1_ip3_ln1_rxclk:107,dev_serdes_16g1_ip3_ln1_rxfclk:107,dev_serdes_16g1_ip3_ln1_txclk:107,dev_serdes_16g1_ip3_ln1_txfclk:107,dev_serdes_16g1_ip3_ln1_txmclk:107,dev_serdes_16g1_ip4_ln0_refclk:107,dev_serdes_16g1_ip4_ln0_rxclk:107,dev_serdes_16g1_ip4_ln0_rxfclk:107,dev_serdes_16g1_ip4_ln0_txclk:107,dev_serdes_16g1_ip4_ln0_txfclk:107,dev_serdes_16g1_ip4_ln0_txmclk:107,dev_serdes_16g1_ip4_ln1_refclk:107,dev_serdes_16g1_ip4_ln1_rxclk:107,dev_serdes_16g1_ip4_ln1_rxfclk:107,dev_serdes_16g1_ip4_ln1_txclk:107,dev_serdes_16g1_ip4_ln1_txfclk:107,dev_serdes_16g1_ip4_ln1_txmclk:107,dev_serdes_16g1_ref1_out_clk:107,dev_serdes_16g1_ref_der_out_clk:107,dev_serdes_16g1_ref_out_clk:107,dev_serdes_16g2_clk:107,dev_serdes_16g2_cmn_refclk1_m:107,dev_serdes_16g2_cmn_refclk1_p:107,dev_serdes_16g2_core_ref1_clk:107,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:107,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:107,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:107,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:107,dev_serdes_16g2_core_ref_clk:107,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:107,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:107,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:107,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:107,dev_serdes_16g2_ip2_ln0_refclk:107,dev_serdes_16g2_ip2_ln0_rxclk:107,dev_serdes_16g2_ip2_ln0_rxfclk:107,dev_serdes_16g2_ip2_ln0_txclk:107,dev_serdes_16g2_ip2_ln0_txfclk:107,dev_serdes_16g2_ip2_ln0_txmclk:107,dev_serdes_16g2_ip2_ln1_refclk:107,dev_serdes_16g2_ip2_ln1_rxclk:107,dev_serdes_16g2_ip2_ln1_rxfclk:107,dev_serdes_16g2_ip2_ln1_txclk:107,dev_serdes_16g2_ip2_ln1_txfclk:107,dev_serdes_16g2_ip2_ln1_txmclk:107,dev_serdes_16g2_ip3_ln1_refclk:107,dev_serdes_16g2_ip3_ln1_rxclk:107,dev_serdes_16g2_ip3_ln1_rxfclk:107,dev_serdes_16g2_ip3_ln1_txclk:107,dev_serdes_16g2_ip3_ln1_txfclk:107,dev_serdes_16g2_ip3_ln1_txmclk:107,dev_serdes_16g2_ip4_ln0_refclk:107,dev_serdes_16g2_ip4_ln0_rxclk:107,dev_serdes_16g2_ip4_ln0_rxfclk:107,dev_serdes_16g2_ip4_ln0_txclk:107,dev_serdes_16g2_ip4_ln0_txfclk:107,dev_serdes_16g2_ip4_ln0_txmclk:107,dev_serdes_16g2_ip4_ln1_refclk:107,dev_serdes_16g2_ip4_ln1_rxclk:107,dev_serdes_16g2_ip4_ln1_rxfclk:107,dev_serdes_16g2_ip4_ln1_txclk:107,dev_serdes_16g2_ip4_ln1_txfclk:107,dev_serdes_16g2_ip4_ln1_txmclk:107,dev_serdes_16g2_ref1_out_clk:107,dev_serdes_16g2_ref_der_out_clk:107,dev_serdes_16g2_ref_out_clk:107,dev_serdes_16g3_clk:107,dev_serdes_16g3_cmn_refclk1_m:107,dev_serdes_16g3_cmn_refclk1_p:107,dev_serdes_16g3_core_ref1_clk:107,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:107,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:107,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:107,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:107,dev_serdes_16g3_core_ref_clk:107,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:107,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:107,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:107,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:107,dev_serdes_16g3_ip2_ln0_refclk:107,dev_serdes_16g3_ip2_ln0_rxclk:107,dev_serdes_16g3_ip2_ln0_rxfclk:107,dev_serdes_16g3_ip2_ln0_txclk:107,dev_serdes_16g3_ip2_ln0_txfclk:107,dev_serdes_16g3_ip2_ln0_txmclk:107,dev_serdes_16g3_ip2_ln1_refclk:107,dev_serdes_16g3_ip2_ln1_rxclk:107,dev_serdes_16g3_ip2_ln1_rxfclk:107,dev_serdes_16g3_ip2_ln1_txclk:107,dev_serdes_16g3_ip2_ln1_txfclk:107,dev_serdes_16g3_ip2_ln1_txmclk:107,dev_serdes_16g3_ip3_ln1_refclk:107,dev_serdes_16g3_ip3_ln1_rxclk:107,dev_serdes_16g3_ip3_ln1_rxfclk:107,dev_serdes_16g3_ip3_ln1_txclk:107,dev_serdes_16g3_ip3_ln1_txfclk:107,dev_serdes_16g3_ip3_ln1_txmclk:107,dev_serdes_16g3_ref1_out_clk:107,dev_serdes_16g3_ref_der_out_clk:107,dev_serdes_16g3_ref_out_clk:107,dev_spinlock0_vclk_clk:[32,46],dev_stm0_atb_clk:[32,46,93,107,122,136],dev_stm0_bus_atb_clk:[61,77],dev_stm0_bus_core_clk:[61,77],dev_stm0_bus_vbusp_clk:[61,77],dev_stm0_core_clk:[32,46,93,107,122,136],dev_stm0_vbusp_clk:[32,46,93,107,122,136],dev_timer0_bus_timer_hclk_clk:[61,77],dev_timer0_bus_timer_tclk_clk:[61,77],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer0_timer_hclk_clk:[32,46,93,107,122,136],dev_timer0_timer_pwm:[32,46,93,107,122,136],dev_timer0_timer_tclk_clk:[32,46,93,107,122,136],dev_timer0_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[46,93,107,122,136],dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46,93,107,122,136],dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,93,107,122,136],dev_timer0_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer0_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[122,136],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_timer0_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:136,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_timer0_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer0_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46,93,107,122,136],dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107,122,136],dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer0_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_timer0_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer0_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer0_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[122,136],dev_timer0_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107,122,136],dev_timer0_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[122,136],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46],dev_timer0_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46],dev_timer10_bus_timer_hclk_clk:[61,77],dev_timer10_bus_timer_tclk_clk:[61,77],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer10_timer_hclk_clk:[46,93,107,122,136],dev_timer10_timer_pwm:[46,93,107,122,136],dev_timer10_timer_tclk_clk:[46,93,107,122,136],dev_timer10_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[46,93,107,122,136],dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:[46,93,107,122,136],dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[46,93,107,122,136],dev_timer10_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer10_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[122,136],dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:46,dev_timer10_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:46,dev_timer10_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:136,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[46,93,107,122,136],dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_timer10_timer_tclk_clk_parent_gluelogic_rcosc_clkout:46,dev_timer10_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer10_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[46,93,107,122,136],dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107,122,136],dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer10_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_timer10_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer10_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer10_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[122,136],dev_timer10_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107,122,136],dev_timer10_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[122,136],dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:46,dev_timer10_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:46,dev_timer11_bus_timer_hclk_clk:[61,77],dev_timer11_bus_timer_tclk_clk:[61,77],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer11_clksel_vd_clk:[93,107],dev_timer11_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer11_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer11_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer11_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer11_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer11_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer11_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer11_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer11_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer11_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer11_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer11_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer11_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer11_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer11_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer11_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer11_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer11_timer_hclk_clk:[46,93,107,122,136],dev_timer11_timer_pwm:46,dev_timer11_timer_tclk_clk:[46,93,107,122,136],dev_timer11_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_timer11_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:46,dev_timer11_timer_tclk_clk_parent_board_0_ext_refclk1_out:46,dev_timer11_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:46,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:46,dev_timer11_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:46,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm:[93,107,122,136],dev_timer11_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:46,dev_timer11_timer_tclk_clk_parent_gluelogic_rcosc_clkout:46,dev_timer11_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer11_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:46,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer11_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:[93,107,122,136],dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:46,dev_timer11_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:46,dev_timer12_timer_hclk_clk:[93,107,122,136],dev_timer12_timer_pwm:[93,107,122,136],dev_timer12_timer_tclk_clk:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer12_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[122,136],dev_timer12_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:136,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_timer12_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer12_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_timer12_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer12_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[122,136],dev_timer12_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107,122,136],dev_timer12_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[122,136],dev_timer13_clksel_vd_clk:[93,107],dev_timer13_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer13_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer13_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer13_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer13_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer13_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer13_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer13_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer13_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer13_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer13_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer13_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer13_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer13_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer13_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer13_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer13_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer13_timer_hclk_clk:[93,107,122,136],dev_timer13_timer_tclk_clk:[93,107,122,136],dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm:[93,107,122,136],dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:[93,107,122,136],dev_timer14_timer_hclk_clk:[93,107,122,136],dev_timer14_timer_pwm:[93,107,122,136],dev_timer14_timer_tclk_clk:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer14_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[122,136],dev_timer14_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:136,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_timer14_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer14_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_timer14_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer14_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[122,136],dev_timer14_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107,122,136],dev_timer14_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[122,136],dev_timer15_clksel_vd_clk:[93,107],dev_timer15_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer15_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer15_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer15_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer15_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer15_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer15_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer15_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer15_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer15_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer15_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer15_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer15_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer15_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer15_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer15_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer15_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer15_timer_hclk_clk:[93,107,122,136],dev_timer15_timer_tclk_clk:[93,107,122,136],dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm:[93,107,122,136],dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:[93,107,122,136],dev_timer16_timer_hclk_clk:[93,107,122,136],dev_timer16_timer_pwm:[93,107,122,136],dev_timer16_timer_tclk_clk:[93,107,122,136],dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer16_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer16_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer16_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer16_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer16_timer_tclk_clk_parent_main_timer16_afs_sel_out0:[122,136],dev_timer16_timer_tclk_clk_parent_main_timer_clksel_out16:[122,136],dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer16_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer17_clksel_vd_clk:[93,107],dev_timer17_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer17_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer17_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer17_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer17_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer17_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer17_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer17_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer17_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer17_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer17_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer17_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer17_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer17_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer17_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer17_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer17_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer17_timer_hclk_clk:[93,107,122,136],dev_timer17_timer_tclk_clk:[93,107,122,136],dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm:[93,107,122,136],dev_timer17_timer_tclk_clk_parent_main_timer17_afs_en_out0:[122,136],dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:[93,107],dev_timer18_timer_hclk_clk:[93,107,122,136],dev_timer18_timer_pwm:[93,107,122,136],dev_timer18_timer_tclk_clk:[93,107,122,136],dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer18_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer18_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer18_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer18_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer18_timer_tclk_clk_parent_main_timer18_afs_sel_out0:[122,136],dev_timer18_timer_tclk_clk_parent_main_timer_clksel_out18:[122,136],dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer18_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer19_clksel_vd_clk:[93,107],dev_timer19_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer19_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer19_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer19_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer19_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer19_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer19_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer19_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer19_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer19_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer19_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer19_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer19_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer19_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer19_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer19_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer19_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer19_timer_hclk_clk:[93,107,122,136],dev_timer19_timer_tclk_clk:[93,107,122,136],dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm:[93,107,122,136],dev_timer19_timer_tclk_clk_parent_main_timer19_afs_en_out0:[122,136],dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:[93,107],dev_timer1_bus_timer_hclk_clk:[61,77],dev_timer1_bus_timer_tclk_clk:[61,77],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer1_clksel_vd_clk:[93,107],dev_timer1_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer1_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer1_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer1_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer1_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer1_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer1_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer1_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer1_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer1_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer1_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer1_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer1_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer1_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer1_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer1_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer1_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer1_timer_hclk_clk:[32,46,93,107,122,136],dev_timer1_timer_pwm:[32,46],dev_timer1_timer_tclk_clk:[32,46,93,107,122,136],dev_timer1_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_timer1_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:46,dev_timer1_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46],dev_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46],dev_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm:[93,107,122,136],dev_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46],dev_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_timer1_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer1_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46],dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer1_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:[93,107,122,136],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46],dev_timer1_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46],dev_timer2_bus_timer_hclk_clk:[61,77],dev_timer2_bus_timer_tclk_clk:[61,77],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer2_timer_hclk_clk:[32,46,93,107,122,136],dev_timer2_timer_pwm:[32,46,93,107,122,136],dev_timer2_timer_tclk_clk:[32,46,93,107,122,136],dev_timer2_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[46,93,107,122,136],dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46,93,107,122,136],dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,93,107,122,136],dev_timer2_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer2_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer2_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[122,136],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_timer2_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_timer2_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:136,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_timer2_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_timer2_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer2_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46,93,107,122,136],dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107,122,136],dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer2_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_timer2_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer2_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer2_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[122,136],dev_timer2_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107,122,136],dev_timer2_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[122,136],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46],dev_timer2_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46],dev_timer3_bus_timer_hclk_clk:[61,77],dev_timer3_bus_timer_tclk_clk:[61,77],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer3_clksel_vd_clk:[93,107],dev_timer3_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer3_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer3_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer3_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer3_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer3_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer3_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer3_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer3_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer3_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer3_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer3_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer3_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer3_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer3_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer3_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer3_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer3_timer_hclk_clk:[32,46,93,107,122,136],dev_timer3_timer_pwm:[32,46],dev_timer3_timer_tclk_clk:[32,46,93,107,122,136],dev_timer3_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_timer3_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:46,dev_timer3_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46],dev_timer3_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46],dev_timer3_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_timer3_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm:[93,107,122,136],dev_timer3_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46],dev_timer3_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_timer3_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer3_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46],dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer3_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:[93,107,122,136],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46],dev_timer3_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46],dev_timer4_bus_timer_hclk_clk:[61,77],dev_timer4_bus_timer_tclk_clk:[61,77],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer4_timer_hclk_clk:[32,46,93,107,122,136],dev_timer4_timer_pwm:[32,46,93,107,122,136],dev_timer4_timer_tclk_clk:[32,46,93,107,122,136],dev_timer4_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[46,93,107,122,136],dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46,93,107,122,136],dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,93,107,122,136],dev_timer4_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer4_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer4_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[122,136],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_timer4_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_timer4_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:136,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_timer4_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_timer4_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer4_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46,93,107,122,136],dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107,122,136],dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer4_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_timer4_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer4_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer4_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[122,136],dev_timer4_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107,122,136],dev_timer4_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[122,136],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46],dev_timer4_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46],dev_timer5_bus_timer_hclk_clk:[61,77],dev_timer5_bus_timer_tclk_clk:[61,77],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer5_clksel_vd_clk:[93,107],dev_timer5_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer5_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer5_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer5_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer5_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer5_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer5_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer5_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer5_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer5_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer5_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer5_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer5_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer5_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer5_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer5_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer5_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer5_timer_hclk_clk:[32,46,93,107,122,136],dev_timer5_timer_pwm:[32,46],dev_timer5_timer_tclk_clk:[32,46,93,107,122,136],dev_timer5_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_timer5_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:46,dev_timer5_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46],dev_timer5_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46],dev_timer5_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_timer5_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm:[93,107,122,136],dev_timer5_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46],dev_timer5_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_timer5_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer5_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46],dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer5_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:[93,107,122,136],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46],dev_timer5_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46],dev_timer6_bus_timer_hclk_clk:[61,77],dev_timer6_bus_timer_tclk_clk:[61,77],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer6_timer_hclk_clk:[32,46,93,107,122,136],dev_timer6_timer_pwm:[32,46,93,107,122,136],dev_timer6_timer_tclk_clk:[32,46,93,107,122,136],dev_timer6_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[46,93,107,122,136],dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46,93,107,122,136],dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46,93,107,122,136],dev_timer6_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer6_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer6_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[122,136],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_timer6_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_timer6_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:136,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_timer6_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_timer6_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer6_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46,93,107,122,136],dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107,122,136],dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer6_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_timer6_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer6_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer6_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[122,136],dev_timer6_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107,122,136],dev_timer6_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[122,136],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46],dev_timer6_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46],dev_timer7_bus_timer_hclk_clk:[61,77],dev_timer7_bus_timer_tclk_clk:[61,77],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer7_clksel_vd_clk:[93,107],dev_timer7_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer7_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer7_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer7_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer7_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer7_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer7_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer7_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer7_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer7_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer7_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer7_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer7_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer7_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer7_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer7_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer7_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer7_timer_hclk_clk:[32,46,93,107,122,136],dev_timer7_timer_pwm:[32,46],dev_timer7_timer_tclk_clk:[32,46,93,107,122,136],dev_timer7_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:[32,46],dev_timer7_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:46,dev_timer7_timer_tclk_clk_parent_board_0_ext_refclk1_out:[32,46],dev_timer7_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[32,46],dev_timer7_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:[32,46],dev_timer7_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:[32,46],dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm:[93,107,122,136],dev_timer7_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[32,46],dev_timer7_timer_tclk_clk_parent_gluelogic_rcosc_clkout:[32,46],dev_timer7_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer7_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[32,46],dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer7_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:[93,107,122,136],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:[32,46],dev_timer7_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:[32,46],dev_timer8_bus_timer_hclk_clk:[61,77],dev_timer8_bus_timer_tclk_clk:[61,77],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer8_timer_hclk_clk:[46,93,107,122,136],dev_timer8_timer_pwm:[46,93,107,122,136],dev_timer8_timer_tclk_clk:[46,93,107,122,136],dev_timer8_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:[46,93,107,122,136],dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:[46,93,107,122,136],dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:[46,93,107,122,136],dev_timer8_timer_tclk_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer8_timer_tclk_clk_parent_cpsw_2guss_main_0_cpts_genf0:[122,136],dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:46,dev_timer8_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:46,dev_timer8_timer_tclk_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_j7am_main_0_cpts_genf0:136,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:[46,93,107,122,136],dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:[107,122,136],dev_timer8_timer_tclk_clk_parent_gluelogic_rcosc_clkout:46,dev_timer8_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer8_timer_tclk_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:[93,122,136],dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[46,93,107,122,136],dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107,122,136],dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer8_timer_tclk_clk_parent_j7am_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:[122,136],dev_timer8_timer_tclk_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer8_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer8_timer_tclk_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf2:[122,136],dev_timer8_timer_tclk_clk_parent_navss512j7am_main_0_cpts0_genf3:[122,136],dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107,122,136],dev_timer8_timer_tclk_clk_parent_postdiv3_16fft_main_0_hsdivout8_clk:[122,136],dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:46,dev_timer8_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:46,dev_timer9_bus_timer_hclk_clk:[61,77],dev_timer9_bus_timer_tclk_clk:[61,77],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:[61,77],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:[61,77],dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:[61,77],dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:[61,77],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk_out:[61,77],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1_out:[61,77],dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0_out:[61,77],dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk_out:[61,77],dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:[61,77],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:[61,77],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:[61,77],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:[61,77],dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:[61,77],dev_timer9_clksel_vd_clk:[93,107],dev_timer9_clksel_vd_clk_parent_board_0_cpts0_rft_clk_out:[93,107],dev_timer9_clksel_vd_clk_parent_board_0_ext_refclk1_out:[93,107],dev_timer9_clksel_vd_clk_parent_board_0_hfosc1_clk_out:[93,107],dev_timer9_clksel_vd_clk_parent_board_0_mcu_ext_refclk0_out:[93,107],dev_timer9_clksel_vd_clk_parent_board_0_wkup_lf_clkin_out:93,dev_timer9_clksel_vd_clk_parent_cpsw_5xuss_main_0_cpts_genf0:93,dev_timer9_clksel_vd_clk_parent_cpsw_9xuss_main_0_cpts_genf0:107,dev_timer9_clksel_vd_clk_parent_gluelogic_hfosc0_clkout:[93,107],dev_timer9_clksel_vd_clk_parent_gluelogic_lpxosc_clkout:107,dev_timer9_clksel_vd_clk_parent_hsdiv2_16fft_main_4_hsdivout2_clk:93,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:107,dev_timer9_clksel_vd_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:107,dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:[93,107],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:[93,107],dev_timer9_clksel_vd_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:[93,107],dev_timer9_clksel_vd_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:107,dev_timer9_clksel_vd_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf2:93,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf3:93,dev_timer9_clksel_vd_clk_parent_navss256vcl_main_0_cpts0_genf4:93,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf2:107,dev_timer9_clksel_vd_clk_parent_navss512l_main_0_cpts0_genf3:107,dev_timer9_clksel_vd_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:[93,107],dev_timer9_timer_hclk_clk:[46,93,107,122,136],dev_timer9_timer_pwm:46,dev_timer9_timer_tclk_clk:[46,93,107,122,136],dev_timer9_timer_tclk_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:46,dev_timer9_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:46,dev_timer9_timer_tclk_clk_parent_board_0_ext_refclk1_out:46,dev_timer9_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:46,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:46,dev_timer9_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf1:46,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm:[93,107,122,136],dev_timer9_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:46,dev_timer9_timer_tclk_clk_parent_gluelogic_rcosc_clkout:46,dev_timer9_timer_tclk_clk_parent_hsdiv0_16fft_mcu_32khz_gen_0_hsdivout0_clk8:46,dev_timer9_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:46,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf1:46,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf2:46,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf3:46,dev_timer9_timer_tclk_clk_parent_k3_cpts_main_0_cpts_genf4:46,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:[93,107,122,136],dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_0_hsdivout7_clk:46,dev_timer9_timer_tclk_clk_parent_postdiv4_16ff_main_2_hsdivout6_clk:46,dev_timermgr0_vclk_clk:46,dev_timesync_event_introuter0_intr_clk:46,dev_timesync_event_router0_intr_clk:32,dev_timesync_intrtr0_bus_intr_clk:[61,77],dev_timesync_intrtr0_intr_clk:[107,122,136],dev_uart0_bus_fclk_clk:[61,77],dev_uart0_bus_vbusp_clk:[61,77],dev_uart0_fclk_clk:[32,46,93,107,122,136],dev_uart0_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46],dev_uart0_fclk_clk_parent_usart_programmable_clock_divider_out0:[32,46],dev_uart0_vbusp_clk:[32,46,93,107,122,136],dev_uart1_bus_fclk_clk:[61,77],dev_uart1_bus_vbusp_clk:[61,77],dev_uart1_fclk_clk:[32,46,93,107,122,136],dev_uart1_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46],dev_uart1_fclk_clk_parent_usart_programmable_clock_divider_out1:[32,46],dev_uart1_vbusp_clk:[32,46,93,107,122,136],dev_uart2_bus_fclk_clk:[61,77],dev_uart2_bus_vbusp_clk:[61,77],dev_uart2_fclk_clk:[32,46,93,107,122,136],dev_uart2_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46],dev_uart2_fclk_clk_parent_usart_programmable_clock_divider_out2:[32,46],dev_uart2_vbusp_clk:[32,46,93,107,122,136],dev_uart3_fclk_clk:[32,46,93,107,122,136],dev_uart3_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46],dev_uart3_fclk_clk_parent_usart_programmable_clock_divider_out3:[32,46],dev_uart3_vbusp_clk:[32,46,93,107,122,136],dev_uart4_fclk_clk:[32,46,93,107,122,136],dev_uart4_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46],dev_uart4_fclk_clk_parent_usart_programmable_clock_divider_out4:[32,46],dev_uart4_vbusp_clk:[32,46,93,107,122,136],dev_uart5_fclk_clk:[32,46,93,107,122,136],dev_uart5_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46],dev_uart5_fclk_clk_parent_usart_programmable_clock_divider_out5:[32,46],dev_uart5_vbusp_clk:[32,46,93,107,122,136],dev_uart6_fclk_clk:[32,46,93,107,122,136],dev_uart6_fclk_clk_parent_hsdiv4_16fft_main_1_hsdivout1_clk:[32,46],dev_uart6_fclk_clk_parent_usart_programmable_clock_divider_out6:[32,46],dev_uart6_vbusp_clk:[32,46,93,107,122,136],dev_uart7_fclk_clk:[93,107,122,136],dev_uart7_vbusp_clk:[93,107,122,136],dev_uart8_fclk_clk:[93,107,122,136],dev_uart8_vbusp_clk:[93,107,122,136],dev_uart9_fclk_clk:[93,107,122,136],dev_uart9_vbusp_clk:[93,107,122,136],dev_ufs0_ufshci_hclk_clk:[107,136],dev_ufs0_ufshci_mclk_clk:[107,136],dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:[107,136],dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:[107,136],dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:[107,136],dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:[107,136],dev_ufs0_ufshci_mphy_m31_vco_19p2m_clk:136,dev_ufs0_ufshci_mphy_m31_vco_26m_clk:136,dev_ufs0_ufshci_mphy_refclk:[107,136],dev_ufs0_ufshci_mphy_tx_ref_symbolclk:136,dev_usb0_aclk_clk:[46,93,107,122,136],dev_usb0_buf_clk:[93,107,122,136],dev_usb0_bus_clk:32,dev_usb0_cfg_clk:32,dev_usb0_clk_lpm_clk:[46,93,107,122,136],dev_usb0_pclk_clk:[46,93,107,122,136],dev_usb0_pipe_refclk:[46,93,107,122,136],dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:107,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:107,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_refclk:122,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_refclk:122,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln1_refclk:93,dev_usb0_pipe_refclk_parent_wiz16b8m4ct2_main_1_ip3_ln3_refclk:93,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_refclk:136,dev_usb0_pipe_refclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_refclk:136,dev_usb0_pipe_rxclk:[46,93,107,122,136],dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:107,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:107,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxclk:122,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxclk:122,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxclk:136,dev_usb0_pipe_rxclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxclk:136,dev_usb0_pipe_rxfclk:[46,93,107,122,136],dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:107,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:107,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_rxfclk:122,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_rxfclk:122,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_rxfclk:136,dev_usb0_pipe_rxfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_rxfclk:136,dev_usb0_pipe_txclk:[46,93,107,122,136],dev_usb0_pipe_txfclk:[46,93,107,122,136],dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:107,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:107,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txfclk:122,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txfclk:122,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txfclk:136,dev_usb0_pipe_txfclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txfclk:136,dev_usb0_pipe_txmclk:[46,93,107,122,136],dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:107,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:107,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln1_txmclk:122,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct2_main_0_ip3_ln3_txmclk:122,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_0_ip3_ln3_txmclk:136,dev_usb0_pipe_txmclk_parent_wiz16b8m4ct3_main_4_ip3_ln3_txmclk:136,dev_usb0_usb2_apb_pclk_clk:[32,46,93,107,122,136],dev_usb0_usb2_refclock_clk:[32,46,93,107,122,136],dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:[93,107,122,136],dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[32,46,93,107,122,136],dev_usb0_usb2_refclock_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:46,dev_usb0_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:32,dev_usb0_usb2_tap_tck:[32,122,136],dev_usb1_aclk_clk:107,dev_usb1_buf_clk:107,dev_usb1_bus_clk:32,dev_usb1_cfg_clk:32,dev_usb1_clk_lpm_clk:107,dev_usb1_pclk_clk:107,dev_usb1_pipe_refclk:107,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:107,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:107,dev_usb1_pipe_rxclk:107,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:107,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:107,dev_usb1_pipe_rxfclk:107,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:107,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:107,dev_usb1_pipe_txclk:107,dev_usb1_pipe_txfclk:107,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:107,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:107,dev_usb1_pipe_txmclk:107,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:107,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:107,dev_usb1_usb2_apb_pclk_clk:[32,107],dev_usb1_usb2_refclock_clk:[32,107],dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:107,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:[32,107],dev_usb1_usb2_refclock_clk_parent_postdiv4_16ff_main_0_hsdivout8_clk:32,dev_usb1_usb2_tap_tck:32,dev_usb3ss0_bus_bus_clk:[61,77],dev_usb3ss0_bus_hsic_clk_clk:[61,77],dev_usb3ss0_bus_phy2_refclk960m_clk:[61,77],dev_usb3ss0_bus_pipe3_txb_clk:[61,77],dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:61,dev_usb3ss0_bus_pipe3_txb_clk_parent_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:77,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:[61,77],dev_usb3ss0_bus_ref_clk:[61,77],dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[61,77],dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:61,dev_usb3ss0_bus_ref_clk_parent_hfosc_sel_bus_out0:77,dev_usb3ss0_bus_susp_clk:[61,77],dev_usb3ss0_bus_utmi_clk_clk:[61,77],dev_usb3ss1_bus_bus_clk:[61,77],dev_usb3ss1_bus_hsic_clk_clk:[61,77],dev_usb3ss1_bus_phy2_refclk960m_clk:[61,77],dev_usb3ss1_bus_pipe3_txb_clk:[61,77],dev_usb3ss1_bus_ref_clk:[61,77],dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:[61,77],dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:61,dev_usb3ss1_bus_ref_clk_parent_hfosc_sel_bus_out0:77,dev_usb3ss1_bus_susp_clk:[61,77],dev_usb3ss1_bus_utmi_clk_clk:[61,77],dev_vpac0_clk:107,dev_vpac0_ldc0_clk_clk:[122,136],dev_vpac0_main_clk:[122,136],dev_vpac0_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:[122,136],dev_vpac0_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:[122,136],dev_vpac0_msc_clk:[122,136],dev_vpac0_nf_clk_clk:[122,136],dev_vpac0_pll_dco_clk:107,dev_vpac0_psil_leaf_clk:[122,136],dev_vpac0_viss0_clk_clk:[122,136],dev_vpac1_ldc0_clk_clk:136,dev_vpac1_main_clk:136,dev_vpac1_main_clk_parent_hsdiv1_16fft_main_25_hsdivout1_clk:136,dev_vpac1_main_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk:136,dev_vpac1_msc_clk:136,dev_vpac1_nf_clk_clk:136,dev_vpac1_psil_leaf_clk:136,dev_vpac1_viss0_clk_clk:136,dev_vpfe0_ccd_pclk_clk:107,dev_vpfe0_vpfe_clk:107,dev_vtm0_fix_ref2_clk:46,dev_vtm0_fix_ref_clk:46,dev_vtm0_vbusp_clk:46,dev_vusr_dual0_v0_clk:[122,136],dev_vusr_dual0_v0_rxfl_clk:[122,136],dev_vusr_dual0_v0_rxpm_clk:[122,136],dev_vusr_dual0_v0_txfl_clk:[122,136],dev_vusr_dual0_v0_txpm_clk:[122,136],dev_vusr_dual0_v1_clk:[122,136],dev_vusr_dual0_v1_rxfl_clk:[122,136],dev_vusr_dual0_v1_rxpm_clk:[122,136],dev_vusr_dual0_v1_txfl_clk:[122,136],dev_vusr_dual0_v1_txpm_clk:[122,136],dev_vusr_dual0_vusrx_ln0_refclk:[122,136],dev_vusr_dual0_vusrx_ln0_rxclk:[122,136],dev_vusr_dual0_vusrx_ln0_rxfclk:[122,136],dev_vusr_dual0_vusrx_ln0_txclk:[122,136],dev_vusr_dual0_vusrx_ln0_txfclk:[122,136],dev_vusr_dual0_vusrx_ln0_txmclk:[122,136],dev_vusr_dual0_vusrx_ln1_refclk:[122,136],dev_vusr_dual0_vusrx_ln1_rxclk:[122,136],dev_vusr_dual0_vusrx_ln1_rxfclk:[122,136],dev_vusr_dual0_vusrx_ln1_txclk:[122,136],dev_vusr_dual0_vusrx_ln1_txfclk:[122,136],dev_vusr_dual0_vusrx_ln1_txmclk:[122,136],dev_vusr_dual0_vusrx_ln2_refclk:[122,136],dev_vusr_dual0_vusrx_ln2_rxclk:[122,136],dev_vusr_dual0_vusrx_ln2_rxfclk:[122,136],dev_vusr_dual0_vusrx_ln2_txclk:[122,136],dev_vusr_dual0_vusrx_ln2_txfclk:[122,136],dev_vusr_dual0_vusrx_ln2_txmclk:[122,136],dev_vusr_dual0_vusrx_ln3_refclk:[122,136],dev_vusr_dual0_vusrx_ln3_rxclk:[122,136],dev_vusr_dual0_vusrx_ln3_rxfclk:[122,136],dev_vusr_dual0_vusrx_ln3_txclk:[122,136],dev_vusr_dual0_vusrx_ln3_txfclk:[122,136],dev_vusr_dual0_vusrx_ln3_txmclk:[122,136],dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:[61,77],dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:[61,77],dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:[61,77],dev_wkup_ctrl_mmr0_bus_vbusp_clk:[61,77],dev_wkup_ddpa0_ddpa_clk:[93,107,122,136],dev_wkup_deepsleep_sources0_clk_12m_rc_clk:32,dev_wkup_dmsc0_bus_dap_clk:61,dev_wkup_dmsc0_bus_ext_clk:61,dev_wkup_dmsc0_bus_func_32k_rc_clk:61,dev_wkup_dmsc0_bus_func_32k_rt_clk:61,dev_wkup_dmsc0_bus_func_mosc_clk:61,dev_wkup_dmsc0_bus_sec_efc_fclk:61,dev_wkup_dmsc0_bus_vbus_clk:61,dev_wkup_ecc_aggr0_bus_aggr_clk:[61,77],dev_wkup_esm0_bus_clk:[61,77],dev_wkup_esm0_clk:[32,93,107,122,136],dev_wkup_gpio0_bus_mmr_clk:[61,77],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:[61,77],dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:[61,77],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:[61,77],dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:[61,77],dev_wkup_gpio0_mmr_clk:[93,107,122,136],dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_wkup_gpio0_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:93,dev_wkup_gpio0_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:93,dev_wkup_gpio1_mmr_clk:[93,107,122,136],dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:93,dev_wkup_gpio1_mmr_clk_parent_j7vc_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:93,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6:93,dev_wkup_gpio1_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk6_dup0:93,dev_wkup_gpiomux_intrtr0_bus_intr_clk:[61,77],dev_wkup_gpiomux_intrtr0_intr_clk:[107,122,136],dev_wkup_gtc0_gtc_clk:32,dev_wkup_gtc0_gtc_clk_parent_board_0_cp_gemac_cpts0_rft_clk_out:32,dev_wkup_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:32,dev_wkup_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:32,dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_0_hsdivout6_clk:32,dev_wkup_gtc0_gtc_clk_parent_postdiv4_16ff_main_2_hsdivout5_clk:32,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_main_0_chip_div1_clk_clk:32,dev_wkup_gtc0_gtc_clk_parent_sam62_pll_ctrl_wrap_mcu_0_chip_div1_clk_clk:32,dev_wkup_gtc0_vbusp_clk:32,dev_wkup_gtc0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_gtc0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_hsm0_dap_clk:122,dev_wkup_i2c0_bus_clk:[61,77],dev_wkup_i2c0_bus_piscl:61,dev_wkup_i2c0_bus_pisys_clk:[61,77],dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:[61,77],dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_wkup_i2c0_clk:[32,93,107,122,136],dev_wkup_i2c0_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_i2c0_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_i2c0_piscl:[32,93,107,122,136],dev_wkup_i2c0_pisys_clk:[32,93,107,122,136],dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:[107,122,136],dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:[107,122,136],dev_wkup_i2c0_porscl:[32,93,107,122,136],dev_wkup_j7am_wakeup_16ff0_pll_ctrl_wkup_clk24_clk:[122,136],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_12p5m_clk:[122,136],dev_wkup_j7am_wakeup_16ff0_wkup_rcosc_32k_clk:[122,136],dev_wkup_mcu_gpiomux_introuter0_intr_clk:32,dev_wkup_pbist0_clk8_clk:32,dev_wkup_pllctrl0_bus_pll_clkout_clk:[61,77],dev_wkup_pllctrl0_bus_pll_refclk_clk:[61,77],dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:[61,77],dev_wkup_porz_sync0_clk_12m_rc_clk:[93,107,122,136],dev_wkup_psc0_bus_clk:[61,77],dev_wkup_psc0_bus_slow_clk:[61,77],dev_wkup_psc0_clk:[32,93,107,122,136],dev_wkup_psc0_slow_clk:[32,93,107,122,136],dev_wkup_rtcss0_ana_osc32k_clk:32,dev_wkup_rtcss0_ana_osc32k_clk_parent_clk_32k_rc_sel_out0:32,dev_wkup_rtcss0_ana_osc32k_clk_parent_rtc_clk_sel_div_clkout:32,dev_wkup_rtcss0_vclk_clk:32,dev_wkup_rtcss0_vclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_rtcss0_vclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_rti0_rti_clk:32,dev_wkup_rti0_rti_clk_parent_clk_32k_rc_sel_out0:32,dev_wkup_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:32,dev_wkup_rti0_rti_clk_parent_gluelogic_rcosc_clkout:32,dev_wkup_rti0_rti_clk_parent_wkup_wwdtclk_sel_div_clkout:32,dev_wkup_rti0_vbusp_clk:32,dev_wkup_rti0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_rti0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_timer0_timer_hclk_clk:32,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_timer0_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_timer0_timer_tclk_clk:32,dev_wkup_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:32,dev_wkup_timer0_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_wkup_timer0_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:32,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:32,dev_wkup_timer0_timer_tclk_clk_parent_gluelogic_rcosc_clkout:32,dev_wkup_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:32,dev_wkup_timer0_timer_tclk_clk_parent_wkup_clksel_out04:32,dev_wkup_timer0_timer_tclk_clk_parent_wkup_timerclkn_sel_out0_div_clkout:32,dev_wkup_timer1_timer_hclk_clk:32,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_timer1_timer_hclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_timer1_timer_tclk_clk:32,dev_wkup_timer1_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:32,dev_wkup_timer1_timer_tclk_clk_parent_clk_32k_rc_sel_out0:32,dev_wkup_timer1_timer_tclk_clk_parent_cpsw_3guss_main_0_cpts_genf0:32,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:32,dev_wkup_timer1_timer_tclk_clk_parent_gluelogic_rcosc_clkout:32,dev_wkup_timer1_timer_tclk_clk_parent_hsdiv4_16fft_mcu_0_hsdivout3_clk:32,dev_wkup_timer1_timer_tclk_clk_parent_wkup_clksel_out04:32,dev_wkup_timer1_timer_tclk_clk_parent_wkup_timerclkn_sel_out1_div_clkout:32,dev_wkup_uart0_bus_fclk_clk:[61,77],dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:61,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:[61,77],dev_wkup_uart0_bus_fclk_clk_parent_wkupusart_clk_sel_bus_out0:77,dev_wkup_uart0_bus_vbusp_clk:[61,77],dev_wkup_uart0_fclk_clk:[32,93,107,122,136],dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:[93,107,122,136],dev_wkup_uart0_fclk_clk_parent_wkup_usart_clksel_out0:[122,136],dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:[93,107],dev_wkup_uart0_vbusp_clk:[32,93,107,122,136],dev_wkup_uart0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_uart0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_vtm0_bus_fix_ref_clk:[61,77],dev_wkup_vtm0_bus_vbusp_clk:[61,77],dev_wkup_vtm0_fix_ref2_clk:[32,93,107,122,136],dev_wkup_vtm0_fix_ref_clk:[32,93,107,122,136],dev_wkup_vtm0_vbusp_clk:[32,93,107,122,136],dev_wkup_vtm0_vbusp_clk_parent_hsdiv1_16fft_main_15_hsdivout0_clk:32,dev_wkup_vtm0_vbusp_clk_parent_hsdiv4_16fft_mcu_0_hsdivout0_clk:32,dev_wkup_wakeup0_pll_ctrl_wkup_clk24_clk:93,dev_wkup_wakeup0_wkup_rcosc_12p5m_clk:93,dev_wkup_wakeup0_wkup_rcosc_32k_clk:93,develop:[25,161],devgrp:[25,26,27,28,31],devgrp_00:[45,60,76,91,106,120,135,149,150],devgrp_01:[45,60,76,91,106,120,135,149,150],devgrp_02:150,devgrp_03:150,devgrp_04:150,devgrp_05:150,devgrp_06:150,devgrp_al:150,devgrp_boardcfg:31,devgrp_devic:31,devgrp_t:[24,26,27,28,150],devgrp_valid:31,devic:[4,5,8,9,10,11,12,13,14,15,16,18,20,21,22,24,25,28,31,36,43,50,57,58,66,73,74,81,88,89,92,97,104,111,118,126,133,140,147,152,154,156,158,159,162,163],device_id:[5,31],device_off:31,device_on:31,devstat:[26,38,52,68,83,99,113,128,142],diagram:[0,2,155,162],did:152,dies:14,differ:[0,2,5,7,12,21,22,24,25,26,27,36,38,50,52,66,68,81,83,97,99,111,113,126,128,140,142,151,152,153,154,155,157],differenti:[2,152,154],direct:[32,44,46,59,61,75,77,90,93,105,107,119,122,134,136,148,154,159],directli:[2,9,12,13,151],directori:[22,161],dirstring_typ:[22,157,158,161],disabl:[5,6,9,11,13,14,22,24,31,154,161,162],disable_main_nav_secure_proxi:24,discard:[12,21],discoveri:27,discuss:[24,150],dispc_intr_req_0:[67,82],dispc_intr_req_1:[67,82],disregard:2,distinct:161,distinguish:[14,22,157,161],distinguished_nam:[22,157,158,161],distribut:[2,162],div2:14,div3:14,div4:14,divid:[5,12,14,26],dkek:28,dkek_allowed_host:28,dkek_config:28,dm2dmsc:[97,105,111,119],dm2tif:[36,44,126,134,140,148],dma:[0,2,7,13,92,151],dma_event_intr:[67,82,98,112,127,141],dma_pvu0_exp_intr:98,dmass0_bcdma_0:[34,37,42,48,51,56],dmass0_pktdma_0:[34,42,48,56],dmass0_ringacc_0:[42,56],dmsc2dm:[97,105,111,119],dmsc:[0,3,10,12,14,17,21,25,27,28,33,47,48,49,50,51,55,56,62,63,65,66,67,70,71,72,78,79,80,81,82,85,86,87,94,95,96,97,98,101,102,103,108,109,110,111,112,115,116,117,123,137,151,157,162],document:[0,14,15,16,18,20,21,23,27,28,32,38,44,46,52,59,61,68,75,77,83,90,93,99,105,107,113,119,122,128,134,136,142,148,150,151,152,153,154,155,157,158,160,161,162,163],doe:[0,3,5,8,9,13,14,22,25,27,28,40,54,150,151,153,154,157,159,161],doesn:158,domain:[0,6,7,8,9,45,60,76,91,92,106,120,135,149,150,156,163],domgrp:121,domgrp_00:[121,152],domgrp_01:[121,152],domgrp_02:152,domgrp_03:152,domgrp_04:152,domgrp_05:152,domgrp_06:152,domgrp_compat:[8,121,152],domgrp_t:[8,152],don:[6,13,150],done:[5,14,38,52,68,83,99,113,128,142,151,154,158],doorbel:12,doubl:[24,157,158],down:[14,150],dqhgyaq2y4gffcq0t1yabcyxex9eaxt71f:[22,157,161],dra80x:0,dra821:0,dra829:0,dra82x:0,drbit:161,driven:0,driver:[5,6,9,11,14,26,27,31],dru:27,dsi_0_func_intr:[112,127,141],dsp:[0,6],dss0:38,dss1:38,dss:[68,83,113,128,142],dss_inst0_dispc_func_irq_proc0:[112,127,141],dss_inst0_dispc_func_irq_proc1:[112,127,141],dss_inst0_dispc_safety_error_irq_proc0:[112,127,141],dss_inst0_dispc_safety_error_irq_proc1:[112,127,141],dss_inst0_dispc_secure_irq_proc0:[112,127,141],dss_inst0_dispc_secure_irq_proc1:[112,127,141],dst_host_irq:9,dst_id:9,dst_thread:11,dual:[14,19,27,31,157],due:[2,5,6,13,14,24,27,31,151,153,155],dump:154,durat:14,dure:[7,13,14,22,25,27,31,38,45,52,58,60,68,74,76,83,89,91,99,106,113,120,128,135,142,149,150,153,161,162],each:[0,2,5,9,12,14,17,21,22,24,25,26,27,28,31,34,35,41,42,48,49,55,56,63,65,71,72,79,80,86,87,95,96,102,103,109,110,116,117,124,125,131,132,138,139,145,146,150,151,152,153,154,155,159,161],earli:[31,152],earlier:[0,150],earliest:31,early_can:152,eas:[32,46,61,77,93,107,122,136],easili:[7,31,153],eavesdropp:159,ecap_int:[67,82,98,112,127,141],ecc:[0,159],ecc_intr_err_pend:112,ecdsa:157,edit:27,editor:161,effect:[28,31,150,161],effici:[0,152],efus:[0,16,18,19,22,31,151,153,155,157,158,161],egress:159,einval:5,either:[2,12,14,18],element:[9,12,24,25,27,28],elimin:7,elm_porocpsinterrupt_lvl:[67,82,98,112,127,141],els:[5,22,158],elsiz:12,emailaddress:[22,157,158,161],embed:25,emmcsdss_intr:[67,82,98,112,127,141],emmcss_intr:[98,112,127,141],emploi:25,empti:[3,5,6,8,14,24,26,27,28],emu_ctrl:13,emu_ctrl_fre:13,emu_ctrl_soft:13,emul:13,emupack:161,enabl:[0,2,3,5,6,9,11,12,13,14,16,20,22,24,26,28,31,154,155,159,161],enable_saul_psil_global_config_writ:28,enc:[22,157],enc_aes_kei:157,enc_bmpk_signed_aes_kei:157,enc_smpk_signed_aes_kei:157,encod:[12,14,19,22,25,27,151,158,161],encrypt:[7,15,18,24,26,27,28,151,153,157],end:[0,3,5,22,27,31,35,49,65,80,96,110,125,139,150,157,161,162],end_address:17,endian:[14,22,161],enforc:[14,28,153,155,157,159,160,161],engin:[0,151,159],enodev:5,ensur:[0,5,22,24,26,27,28,155,162],enter:7,entir:[121,150],entiti:[0,5,6,11,14,24,27,28,36,43,44,50,57,59,66,73,75,81,88,90,97,104,105,111,118,119,126,133,134,140,147,148,154],entitl:0,entri:[7,12,13,19,27,43,57,73,88,104,118,133,147,153,162],enumer:[2,19,22,26,27,32,46,61,77,93,107,122,136],eoe:[13,67,82,98,112,127,141],epwm_etint:[67,82,98,112,127,141],epwm_synco_o:[37,51],epwm_tripzint:[67,82,98,112,127,141],eqep_int:[67,82,98,112,127,141],equal:[5,11,150,161],equival:[0,8],eras:15,err_level:112,errataid:12,error:[8,10,12,13,27,31,37,44,51,59,67,75,82,90,98,105,112,119,127,134,141,148,157],esd:27,esm_int_cfg_lvl:112,esm_int_hi_lvl:112,esm_int_low_lvl:112,esm_pls_event0:[37,51,67,82,98,112,127,141],esm_pls_event1:[37,51,67,82,98,112,127,141],esm_pls_event2:[37,51,67,82,98,112,127,141],especi:31,essenti:[3,5,6,8,14,24,26,27,28],establish:[14,155],etc:[0,14,31,150,154],evalu:5,even:[2,12,13,28,36,50,66,81,97,111,126,140,150,151,153,161],event:[0,8,9,10,12,13,14,26,27,31],event_pend_intr:[67,82,98,112,127,141],everi:[0,14,27,154],everyon:[35,49,65,80,96,110,125,139],everyth:150,evm:161,evnt_pend:[98,112,127,141],exact:[24,38,52,68,83,99,113,128,142],exactli:24,exampl:[2,3,6,18,22,24,25,26,27,150,152,154,158,159],exceed:5,except:[3,14,154,162],exchang:6,exclus:[0,6,31,150,155],exclusive_busi:31,exclusive_devic:31,excpet:7,exe:161,execut:[0,5,7,9,12,14,31,153,161],exist:[10,11,12,13,26,27],exit:[27,161],exp_intr:[67,82,112,127,141],expans:[10,11],expect:[2,14,24,26,27,150,153,157,161],explain:14,explicitli:[26,27,155],expon:31,expos:151,ext:[18,22,157],ext_boot_info:25,ext_otp:[22,157],extboot_boardcfg_desc:25,extboot_boardcfg_num_field:25,extboot_boardcfg_pm_pres:25,extboot_boardcfg_pm_valid:25,extboot_boardcfg_pres:25,extboot_boardcfg_rm_pres:25,extboot_boardcfg_rm_valid:25,extboot_boardcfg_security_pres:25,extboot_boardcfg_security_valid:25,extboot_boardcfg_valid:25,extboot_pres:25,extboot_statu:[3,25],extboot_valid:25,extboot_x509_comp:25,extboot_x509_t:25,extend:[0,3,4,5,13,19,24,25,31,92,156,163],extended_ch_typ:13,extens:[2,18,19,20,21,25,155,157,160],extern:[5,13,21,26],extra:5,extract:[20,153],extrem:[3,14,27],fact:6,factor:24,factori:[151,153,157],fail:[5,6,14,17,18,21,22,23,25,26,27,31],failur:[2,5,14,17,18,27,31],fals:[16,27,35,49,65,80,96,110,125,139],famili:[0,5,6,14,22,27,153,154,159,161,163],familiar:[150,151],faq:[156,163],far:[3,9],fashion:161,fast:[14,31],faster:[27,76,91,106,120,135,149],fault:[22,24],favour:154,fdepth:[13,31],fdq0:31,fdq1:31,fdq2:31,fdq3:31,featur:[0,2,5,24,27,28,159,162],fed:151,fek:[18,157],fenc:[24,27],fetch:[3,13,31],few:[0,22],field:[2,5,6,9,11,14,15,17,18,20,21,24,25,27,28,31,150,151,152,153,155,162],fieldvalid:22,fifo:13,figur:[0,155,157],file:[27,161],fill:[20,21,22,157,161],filter:31,finalstatu:5,find:[5,9,161],finer:5,firewal:[0,2,3,4,9,10,11,12,13,24,27,28,31,92,151,156,157,159,161,162,163],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,156,157,158,159,160,162,163],first:[2,7,14,26,27,28,150,160,161],fix:[24,26,27,28,153,155],flag:[5,6,7,8,26,27,28,45,60,76,91,106,120,121,135,149,151,161],flagsvalid:22,flat:28,flexbl:[20,21],flexibl:155,flow:[5,27,31,67,82,98,112,127,141,150,155,160],flow_index:13,flow_start:13,flowid_cnt:13,flowid_start:13,flush:14,fly:9,focu:152,folder:161,follow:[0,2,3,6,9,12,13,14,17,21,22,24,25,26,27,28,31,32,38,46,52,58,61,68,74,77,83,89,93,99,107,113,122,128,136,142,150,151,152,154,155,157,158,159,160,161],forc:14,form:[27,35,49,65,80,96,110,125,139,158],format:[0,2,11,14,18,19,20,21,22,24,26,27,28,29,150,152,154,157,158,161,163],formula:12,forwar:0,forward:[0,5],found:[5,14,22,27,31,154,157,161],foundat:25,foundpar:5,four:161,fraction:[24,38,52,68,83,99,113,128,142],fragment:152,framework:22,free:[0,9,13,14,162],freed:[9,11],freeli:159,freq:[5,38,52,68,83,99,113,128,142],freq_hz:5,frequenc:[2,26,31,38,52,68,83,99,113,128,142],from:[0,2,3,5,6,7,8,9,11,12,13,14,16,17,18,19,20,21,22,24,25,26,27,28,31,32,35,38,46,49,52,61,65,68,77,80,83,93,96,99,107,110,113,122,125,128,136,139,142,151,152,153,154,155,157,158,159,160,161,162],ftbool:[24,28],full:[3,5,6,8,14,22,24,26,27,28,150,155,159,161],fulli:11,fundament:14,further:[21,44,59,75,90,105,119,134,148,150,153,159,161],fuse:157,futur:[2,10,11,18,22,24,28,31,157],fwl:154,fwl_id:17,gain:159,gatekeep:14,gcfg:[13,31],gen_ign_bootvector:14,gen_level:112,gener:[0,6,9,12,13,15,17,18,23,27,31,45,60,76,91,106,120,121,135,149,150,151,152,153,155,157,159,161,163],generic_debug:31,generic_ipc:56,get:[2,3,5,6,13,19,26,31,150],get_clock_par:5,get_freq_req:5,get_freq_resp:5,get_processor_config:14,get_processor_control:14,get_processor_wake_reason:14,get_reset_cfg:31,getuid:161,gevt:[37,51,67,82,98,112,127,141],gic500ss_main_0:[75,90],gic_output_waker_gic_pwr0_wake_request:112,gic_spi_64:105,gic_spi_65:105,gic_spi_66:105,gic_spi_67:105,gic_spi_68:105,gic_spi_69:105,gic_spi_70:105,gic_spi_71:105,gic_spi_72:105,gic_spi_73:105,gicss0:[44,59],give:[2,5,7,10,14,38,52,68,83,99,113,128,142,158],given:[0,5,18,26,150,151],glitch:[14,26],global:[9,12,31],global_ev:9,global_soft_lock:16,goe:[2,14],going:14,gpio:[27,37,51,67,82],gpio_bank:[37,51,67,82,98,112,127,141],gpmc_sinterrupt:[67,82,98,112,127,141],gpu:[36,44,113,128,142],gpu_0:[35,65,66,75,80,81,90,110,111,119,125,126,134,139,140,148],gpu_1:[66,75,81,90],gpu_irq:[67,82],gpu_pwrctrl_req:[127,141],gqe843yqv0sag:[22,157,161],grant:[9,12,13],granular:[14,31,32,46,61,77,93,107,122,136,153],greater:[5,11,12,13,27],group:[24,25,28,31,92,156,163],gtc_push_ev:[37,51,67,82,98,112,127,141],guarante:[5,27,31],guid:[0,14,27,35,49,65,80,96,110,125,139,157,159],guidanc:[150,152],guidelin:27,had:[0,14],halt:[7,14],hand:[14,23,162],handl:[0,6,8,9,13,14,22,31,35,49,65,80,96,110,125,139],handler:[26,27,31],handov:[4,156,163],handover_msg_send:28,handover_processor:14,handover_to_host_id:[28,162],handshak:6,happen:[2,7,161],hard:14,hardwar:[0,3,5,6,7,8,13,14,16,21,150,151,154],has:[0,2,5,6,14,16,21,22,23,25,27,28,31,32,46,61,77,93,107,122,136,150,151,153,154,155,157,158,159,162],hash:[22,31,155,157,158,160,161],have:[0,2,3,5,6,9,11,13,14,22,24,25,27,28,31,32,35,45,46,49,60,61,65,76,77,80,91,93,96,106,107,110,120,122,125,135,136,139,149,151,152,153,154,157,159,161],hdr:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28],header:[3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,25,26,27,28,151,154],help:[14,25,27,154,158,161],henc:14,henceforth:0,here:[7,14,22,28,32,46,61,77,93,107,122,136,150,155,157],heterogen:0,hex:[22,154,157,158,161],hexadecim:161,hfosc:[26,38,52,68,83,99,113,128,142],hierarchi:24,high:[2,3,7,12,13,24,26,28,150,155,158,159,161],high_prior:[75,90,105,119,134,148],higher:[14,18,19,161],highli:24,highlight:0,his:[22,161],hit:14,hlo:[7,9,150],hold:[5,14],holder:[22,157,161],hole:24,home:[27,161],hop:9,host:[0,2,3,5,6,7,8,9,10,11,12,13,14,17,19,23,24,26,27,31,34,35,37,39,42,44,48,49,51,53,56,59,63,65,67,69,70,72,75,79,80,82,84,85,87,90,92,95,96,98,100,101,103,105,109,110,112,114,115,117,119,124,125,127,129,130,132,134,138,139,141,143,144,146,148,151,153,159,161,162],host_cfg:27,host_cfg_entri:27,host_hierarchi:28,host_hierarchy_entri:28,host_id:[14,27,28,39,53,69,84,100,114,129,143],host_id_al:[27,66,81],host_perm:28,host_system_error:[98,112,127,141],how:[0,6,13,14,22,24,26,27,28,31,153,155,159,161],howev:[0,2,6,12,14,21,24,26,27,31,32,46,61,77,93,107,122,136,155,157,162],hpb_intr:112,hsdiv0:[38,52,99,113,128,142],hsdiv1:[38,52,68,83,99,113,128,142],hsdiv2:[38,52,68,83,99,113,128,142],hsdiv3:[38,52,68,83,99,113,128,142],hsdiv4:[38,52,68,83,99,113,128,142],hsdiv5:[38,52,99,113,128,142],hsdiv6:[38,52,99,113,128,142],hsdiv7:[38,52,99,113,128,142],hsdiv8:[38,52,99,113,128,142],hsm0:39,hsm:[0,14,25,35,125,126,134,139,140,148],hsm_dbg_en:14,html:27,http:[22,27],huge:31,human:[3,31],hw_read_lock:16,hw_write_lock:16,hypervisor:12,hypothet:[5,14],i00_lvl:[67,82],i01_lvl:[67,82],i02_lvl:[67,82],i03_lvl:[67,82],i04_lvl:[67,82],i05_lvl:[67,82],i06_lvl:[67,82],i07_lvl:[67,82],i08_lvl:[67,82],i09_lvl:[67,82],i10_lvl:[67,82],i11_lvl:[67,82],i12_lvl:[67,82],i13_lvl:[67,82],i14_lvl:[67,82],i15_lvl:[67,82],i2023:12,i2c:150,i3c__int:[98,112],ia_global_ev:31,ia_id:9,ia_vint:31,ia_vint_status_bit:31,icss:[6,66,81],icssg0_rx:[55,71,86],icssg0_tx:[55,71,86],icssg1_rx:[55,71,86],icssg1_tx:[55,71,86],icssg2_rx:[71,86],icssg2_tx:[71,86],icssg:[65,80,111],icssg_0:[66,75,81,90,111,119],icssg_0_rx_chan:[48,56],icssg_0_tx_chan:[48,56],icssg_1:[66,75,81,90],icssg_1_rx_chan:[48,56],icssg_1_tx_chan:[48,56],icssg_2:[66,75,81,90],identif:[36,44,50,59,66,75,81,90,97,105,111,119,126,134,140,148,150,152],identifi:[2,5,6,14,20,22,26,27,31,35,49,65,80,92,96,110,121,125,139,151,152,154,161],ids:[31,154],iec:22,ignor:[5,6,12,13,16,28,31,151,161],illustr:157,imag:[3,18,29,155,160,163],image_addr_hi:18,image_addr_lo:18,image_address_hi:14,image_address_lo:14,image_integr:158,image_s:14,images:[22,158],immedi:[24,31],impact:[0,14,31,150],implement:[0,2,3,5,6,8,9,12,14,24,26,27,28,32,46,61,77,93,107,122,136,154],impli:[14,26,32,35,46,49,61,65,77,80,93,96,107,110,122,125,136,139,150,153],improv:155,in_intr:[67,82,98,112,127,141],inact:[22,24],inc:158,includ:[0,2,5,6,7,9,13,22,25,150,154,161,162],inclus:27,incom:[32,46,61,77,93,107,122,136],increas:[12,150,155,160],increment:161,indefinit:159,independ:[0,3,6,14,28,153,155],index:[9,10,11,12,13,16,17,22,27,31,34,37,42,48,51,56,63,67,70,72,79,82,85,87,95,98,101,103,109,112,115,117,124,127,130,132,138,141,144,146,157,158],indic:[2,3,5,6,13,14,16,17,18,21,22,23,25,28,31,36,50,66,81,97,111,126,140,150,161],individu:[6,10,12,13,25,38,52,68,83,99,113,128,142,153,157,161],infifo_level:112,info:[3,13,17,25,31],inform:[0,3,5,6,7,9,10,11,12,13,14,15,16,18,19,20,22,23,24,25,27,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,55,56,57,58,59,60,61,62,63,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,157,161,162],infrastructur:3,ingress:159,ingroup_level:112,init:[31,38,45,52,60,68,76,83,91,99,106,113,120,128,135,142,149],init_err:[67,82],initalvector:22,initi:[2,3,5,14,22,28,31,45,60,76,91,106,120,135,149,151,154,155,157,159,160,162],initialvector:[22,155],inlin:27,inline_sort:27,inner:25,input:[5,9,12,13,15,18,25,26,27,31,32,34,38,41,42,46,48,52,55,56,61,63,68,70,71,72,77,79,83,85,86,87,93,95,99,101,102,103,107,109,113,115,116,117,122,124,128,130,131,132,136,138,142,144,145,146,151,152,157,160],insecur:24,insert:2,insid:[31,151,161],instal:161,instanc:[14,15,24,26,27,31,150,152,159],instead:[5,22,27,150,151,153,155,157,158,160],instrument:[0,4,158,161,163],insur:6,int_cal_l:[67,82],intact:2,intaggr_levi_pend:[37,51,98,112,127,141],intaggr_vintr_pend:[67,82,98,112,127,141],integ:[19,22,157,158,161],integ_check:2,integr:[0,18,24,25,27,28,155,160],intend:[3,28,36,50,66,81,97,111,126,140],intent:[2,17],intention:24,interact:[0,2,3,14],interchang:0,interconnect:[22,35,49,65,80,96,110,125,139,154],interest:[5,31,150],interfac:[0,4,14,20,31,37,51,67,82,98,112,127,141,151,154,163],intern:[5,9,12,13,14,17,18,25,27,35,49,65,80,96,110,125,139,162],interpret:[0,2,5,13,22,31,163],interrupt:[0,2,9,14,31,92],intial:25,intiti:22,intput:27,intr:[37,51,67,82,98,112,127,141],intr_224:[105,119,134,148],intr_225:[105,119,134,148],intr_226:[105,119,134,148],intr_227:[105,119,134,148],intr_64:[44,59,105,119,134,148],intr_65:[44,59,105,119,134,148],intr_66:[59,105,119,134,148],intr_67:[44,59,105,119,134,148],intr_69:105,intr_70:[105,119,134,148],intr_71:[105,119,134,148],intr_72:[105,119,134,148],intr_73:[105,119,134,148],intr_74:[105,119,134,148],intr_75:[119,134,148],intr_done_level:[67,82,98,112,127,141],intr_pend:[67,82,98,112,127,141],intr_spi:[67,82,98,112,127,141],intr_wwd:112,intrins:158,introduc:[0,150,154],introduct:163,invalid:[5,13,16,18,22,24,27,31,67,82,98,112,127,141,150],invalid_st:31,invas:[14,22,161],invoc:14,invok:[6,14,26,150,151,152,162],involv:[14,21,26,27],invovl:14,io_pvu0_exp_intr:98,io_tbu0_ras_intr:112,ir_input:31,ir_inst:27,ir_output:31,iram:162,irbit:161,irq:[4,6,12,13,31,44,59,75,90,98,105,112,119,127,134,141,148,154],irq_dst_host_irq:31,irq_dst_id:31,irq_global_ev:31,irq_ia_id:31,irq_ia_init:31,irq_ia_map_vint:31,irq_ia_oes_get:31,irq_ia_oes_set:31,irq_ia_unmap_vint:31,irq_init:31,irq_ir_cfg:31,irq_ir_clr:31,irq_ir_init:31,irq_releaes_respons:9,irq_releas:[9,31],irq_secondary_host:31,irq_set:[9,31],irq_set_respons:9,irq_src_id:31,irq_src_index:31,irq_vint:31,irq_vint_status_bit_index:31,irrespect:153,isc:[12,162],island:[0,36,50,66,81,97,111,126,140],iso:22,isol:[6,24,26,28],issu:[5,8,31,151],iter:[12,14],iterationcnt:[22,155],itm:[24,31],its:[2,5,10,12,13,14,22,25,151,158,159,161],itself:[0,14,25,159],itu:22,j7200:[14,25,31,158,163],j7200_dev_a72ss0_core0:[93,94,106],j7200_dev_a72ss0_core0_0:[93,94,106],j7200_dev_a72ss0_core0_1:[93,94,106],j7200_dev_atl0:[93,94,106],j7200_dev_board0:[93,94,106],j7200_dev_cmpevent_intrtr0:[93,94,98,104,106],j7200_dev_compute_cluster0:[93,94,106],j7200_dev_compute_cluster0_cfg_wrap:[94,106],j7200_dev_compute_cluster0_clec:[94,106],j7200_dev_compute_cluster0_core_cor:[94,106],j7200_dev_compute_cluster0_debug_wrap:[94,106],j7200_dev_compute_cluster0_divh2_divh0:[94,106],j7200_dev_compute_cluster0_divp_tft0:[94,106],j7200_dev_compute_cluster0_dmsc_wrap:[94,106],j7200_dev_compute_cluster0_en_msmc_domain:[94,106],j7200_dev_compute_cluster0_gic500ss:[94,98,106],j7200_dev_compute_cluster0_pbist_wrap:[93,94,106],j7200_dev_cpsw0:[93,94,98,106],j7200_dev_cpsw_tx_rgmii0:[93,94,106],j7200_dev_cpt2_aggr0:[93,94,106],j7200_dev_cpt2_aggr1:[93,94,106],j7200_dev_cpt2_aggr2:[93,94,106],j7200_dev_cpt2_aggr3:[93,94,106],j7200_dev_dcc0:[93,94,98,106],j7200_dev_dcc1:[93,94,98,106],j7200_dev_dcc2:[93,94,98,106],j7200_dev_dcc3:[93,94,98,106],j7200_dev_dcc4:[93,94,98,106],j7200_dev_dcc5:[93,94,98,106],j7200_dev_dcc6:[93,94,98,106],j7200_dev_ddr0:[93,94,98,106],j7200_dev_debugss_wrap0:[93,94,106],j7200_dev_ecap0:[93,94,98,106],j7200_dev_ecap1:[93,94,98,106],j7200_dev_ecap2:[93,94,98,106],j7200_dev_ehrpwm0:[93,94,98,106],j7200_dev_ehrpwm1:[93,94,98,106],j7200_dev_ehrpwm2:[93,94,98,106],j7200_dev_ehrpwm3:[93,94,98,106],j7200_dev_ehrpwm4:[93,94,98,106],j7200_dev_ehrpwm5:[93,94,98,106],j7200_dev_elm0:[93,94,98,106],j7200_dev_emif_data_0_vd:[94,106],j7200_dev_eqep0:[93,94,98,106],j7200_dev_eqep1:[93,94,98,106],j7200_dev_eqep2:[93,94,98,106],j7200_dev_esm0:[93,94,98,106],j7200_dev_ffi_main_infra_cbass_vd:[94,106],j7200_dev_ffi_main_ip_cbass_vd:[94,106],j7200_dev_ffi_main_rc_cbass_vd:[94,106],j7200_dev_gpio0:[93,94,98,106],j7200_dev_gpio2:[93,94,98,106],j7200_dev_gpio4:[93,94,98,106],j7200_dev_gpio6:[93,94,98,106],j7200_dev_gpiomux_intrtr0:[93,94,98,104,106],j7200_dev_gpmc0:[93,94,98,106],j7200_dev_gtc0:[93,94,98,106],j7200_dev_i2c0:[93,94,98,106],j7200_dev_i2c1:[93,94,98,106],j7200_dev_i2c2:[93,94,98,106],j7200_dev_i2c3:[93,94,98,106],j7200_dev_i2c4:[93,94,98,106],j7200_dev_i2c5:[93,94,98,106],j7200_dev_i2c6:[93,94,98,106],j7200_dev_i3c0:[93,94,98,106],j7200_dev_led0:[93,94,106],j7200_dev_main0:[94,106],j7200_dev_main2mcu_lvl_intrtr0:[94,98,104,106],j7200_dev_main2mcu_pls_intrtr0:[94,98,104,106],j7200_dev_main2wkupmcu_vd:[94,106],j7200_dev_mcan0:[93,94,98,106],j7200_dev_mcan10:[93,94,98,106],j7200_dev_mcan11:[93,94,98,106],j7200_dev_mcan12:[93,94,98,106],j7200_dev_mcan13:[93,94,98,106],j7200_dev_mcan14:[93,94,98,106],j7200_dev_mcan15:[93,94,98,106],j7200_dev_mcan16:[93,94,98,106],j7200_dev_mcan17:[93,94,98,106],j7200_dev_mcan1:[93,94,98,106],j7200_dev_mcan2:[93,94,98,106],j7200_dev_mcan3:[93,94,98,106],j7200_dev_mcan4:[93,94,98,106],j7200_dev_mcan5:[93,94,98,106],j7200_dev_mcan6:[93,94,98,106],j7200_dev_mcan7:[93,94,98,106],j7200_dev_mcan8:[93,94,98,106],j7200_dev_mcan9:[93,94,98,106],j7200_dev_mcasp0:[93,94,98,106],j7200_dev_mcasp1:[93,94,98,106],j7200_dev_mcasp2:[93,94,98,106],j7200_dev_mcspi0:[93,94,98,106],j7200_dev_mcspi1:[93,94,98,106],j7200_dev_mcspi2:[93,94,98,106],j7200_dev_mcspi3:[93,94,98,106],j7200_dev_mcspi4:[93,94,98,106],j7200_dev_mcspi5:[93,94,98,106],j7200_dev_mcspi6:[93,94,98,106],j7200_dev_mcspi7:[93,94,98,106],j7200_dev_mcu_adc0:[93,94,106],j7200_dev_mcu_adc1:[93,94,106],j7200_dev_mcu_cpsw0:[93,94,98,106],j7200_dev_mcu_cpt2_aggr0:[93,94,106],j7200_dev_mcu_dcc0:[93,94,106],j7200_dev_mcu_dcc1:[93,94,106],j7200_dev_mcu_dcc2:[93,94,106],j7200_dev_mcu_esm0:[93,94,106],j7200_dev_mcu_fss0:[94,106],j7200_dev_mcu_fss0_fsas_0:[93,94,106],j7200_dev_mcu_fss0_hyperbus1p0_0:[93,94,106],j7200_dev_mcu_fss0_ospi_0:[93,94,106],j7200_dev_mcu_fss0_ospi_1:[93,94,106],j7200_dev_mcu_i2c0:[93,94,106],j7200_dev_mcu_i2c1:[93,94,106],j7200_dev_mcu_i3c0:[93,94,106],j7200_dev_mcu_i3c1:[93,94,106],j7200_dev_mcu_mcan0:[93,94,106],j7200_dev_mcu_mcan1:[93,94,106],j7200_dev_mcu_mcspi0:[93,94,106],j7200_dev_mcu_mcspi1:[93,94,106],j7200_dev_mcu_mcspi2:[93,94,106],j7200_dev_mcu_navss0:[94,102,106],j7200_dev_mcu_navss0_intr_0:[93,94,98,104,106],j7200_dev_mcu_navss0_mcrc_0:[93,94,98,106],j7200_dev_mcu_navss0_modss:[93,94,106],j7200_dev_mcu_navss0_proxy0:[93,94,101,104,106],j7200_dev_mcu_navss0_ringacc0:[93,94,98,103,104,106],j7200_dev_mcu_navss0_udmap_0:[93,94,95,98,104,106],j7200_dev_mcu_navss0_udmass:[93,94,106],j7200_dev_mcu_navss0_udmass_inta_0:[93,94,98,104,106],j7200_dev_mcu_pbist0:[93,94,106],j7200_dev_mcu_pbist1:[93,94,106],j7200_dev_mcu_pbist2:[93,94,106],j7200_dev_mcu_r5fss0:[94,106],j7200_dev_mcu_r5fss0_core0:[93,94,98,106],j7200_dev_mcu_r5fss0_core1:[93,94,98,106],j7200_dev_mcu_rti0:[93,94,106],j7200_dev_mcu_rti1:[93,94,106],j7200_dev_mcu_sa2_ul0:[93,94,106],j7200_dev_mcu_timer0:[93,94,106],j7200_dev_mcu_timer1:[93,94,106],j7200_dev_mcu_timer1_clksel_vd:[93,94,106],j7200_dev_mcu_timer2:[93,94,106],j7200_dev_mcu_timer3:[93,94,106],j7200_dev_mcu_timer3_clksel_vd:[93,94,106],j7200_dev_mcu_timer4:[93,94,106],j7200_dev_mcu_timer5:[93,94,106],j7200_dev_mcu_timer5_clksel_vd:[93,94,106],j7200_dev_mcu_timer6:[93,94,106],j7200_dev_mcu_timer7:[93,94,106],j7200_dev_mcu_timer7_clksel_vd:[93,94,106],j7200_dev_mcu_timer8:[93,94,106],j7200_dev_mcu_timer9:[93,94,106],j7200_dev_mcu_timer9_clksel_vd:[93,94,106],j7200_dev_mcu_uart0:[93,94,106],j7200_dev_mmcsd0:[93,94,98,106],j7200_dev_mmcsd1:[93,94,98,106],j7200_dev_navss0:[93,94,98,102,106],j7200_dev_navss0_cpts_0:[93,94,98,106],j7200_dev_navss0_dti_0:[93,94,106],j7200_dev_navss0_intr_router_0:[93,94,98,104,106],j7200_dev_navss0_mailbox_0:[93,94,98,106],j7200_dev_navss0_mailbox_10:[93,94,98,106],j7200_dev_navss0_mailbox_11:[93,94,98,106],j7200_dev_navss0_mailbox_1:[93,94,98,106],j7200_dev_navss0_mailbox_2:[93,94,98,106],j7200_dev_navss0_mailbox_3:[93,94,98,106],j7200_dev_navss0_mailbox_4:[93,94,98,106],j7200_dev_navss0_mailbox_5:[93,94,98,106],j7200_dev_navss0_mailbox_6:[93,94,98,106],j7200_dev_navss0_mailbox_7:[93,94,98,106],j7200_dev_navss0_mailbox_8:[93,94,98,106],j7200_dev_navss0_mailbox_9:[93,94,98,106],j7200_dev_navss0_mcrc_0:[93,94,98,106],j7200_dev_navss0_modss:[93,94,106],j7200_dev_navss0_modss_inta_0:[93,94,98,104,106],j7200_dev_navss0_modss_inta_1:[93,94,98,104,106],j7200_dev_navss0_proxy_0:[93,94,101,104,106],j7200_dev_navss0_ringacc_0:[93,94,98,103,104,106],j7200_dev_navss0_spinlock_0:[93,94,106],j7200_dev_navss0_tbu_0:[93,94,106],j7200_dev_navss0_timermgr_0:[93,94,106],j7200_dev_navss0_timermgr_1:[93,94,106],j7200_dev_navss0_udmap_0:[93,94,95,98,104,106],j7200_dev_navss0_udmass:[93,94,106],j7200_dev_navss0_udmass_inta_0:[93,94,98,104,106],j7200_dev_navss0_virtss:[93,94,98,106],j7200_dev_pbist0:[93,94,106],j7200_dev_pbist1:[93,94,106],j7200_dev_pbist2:[93,94,106],j7200_dev_pcie1:[93,94,98,106],j7200_dev_psc0:[93,94,106],j7200_dev_r5fss0:[94,106],j7200_dev_r5fss0_core0:[93,94,98,106],j7200_dev_r5fss0_core1:[93,94,98,106],j7200_dev_rti0:[93,94,106],j7200_dev_rti1:[93,94,106],j7200_dev_rti28:[93,94,106],j7200_dev_rti29:[93,94,106],j7200_dev_serdes_10g1:[93,94,106],j7200_dev_stm0:[93,94,106],j7200_dev_timer0:[93,94,98,106],j7200_dev_timer10:[93,94,98,106],j7200_dev_timer11:[93,94,98,106],j7200_dev_timer11_clksel_vd:[93,94,106],j7200_dev_timer12:[93,94,98,106],j7200_dev_timer13:[93,94,98,106],j7200_dev_timer13_clksel_vd:[93,94,106],j7200_dev_timer14:[93,94,98,106],j7200_dev_timer15:[93,94,98,106],j7200_dev_timer15_clksel_vd:[93,94,106],j7200_dev_timer16:[93,94,98,106],j7200_dev_timer17:[93,94,98,106],j7200_dev_timer17_clksel_vd:[93,94,106],j7200_dev_timer18:[93,94,98,106],j7200_dev_timer19:[93,94,98,106],j7200_dev_timer19_clksel_vd:[93,94,106],j7200_dev_timer1:[93,94,98,106],j7200_dev_timer1_clksel_vd:[93,94,106],j7200_dev_timer2:[93,94,98,106],j7200_dev_timer3:[93,94,98,106],j7200_dev_timer3_clksel_vd:[93,94,106],j7200_dev_timer4:[93,94,98,106],j7200_dev_timer5:[93,94,98,106],j7200_dev_timer5_clksel_vd:[93,94,106],j7200_dev_timer6:[93,94,98,106],j7200_dev_timer7:[93,94,98,106],j7200_dev_timer7_clksel_vd:[93,94,106],j7200_dev_timer8:[93,94,98,106],j7200_dev_timer9:[93,94,98,106],j7200_dev_timer9_clksel_vd:[93,94,106],j7200_dev_timesync_intrtr0:[94,98,104,106],j7200_dev_uart0:[93,94,98,106],j7200_dev_uart1:[93,94,98,106],j7200_dev_uart2:[93,94,98,106],j7200_dev_uart3:[93,94,98,106],j7200_dev_uart4:[93,94,98,106],j7200_dev_uart5:[93,94,98,106],j7200_dev_uart6:[93,94,98,106],j7200_dev_uart7:[93,94,98,106],j7200_dev_uart8:[93,94,98,106],j7200_dev_uart9:[93,94,98,106],j7200_dev_usb0:[93,94,98,106],j7200_dev_wkup_ddpa0:[93,94,106],j7200_dev_wkup_dmsc0:[94,106],j7200_dev_wkup_esm0:[93,94,98,106],j7200_dev_wkup_gpio0:[93,94,98,106],j7200_dev_wkup_gpio1:[93,94,98,106],j7200_dev_wkup_gpiomux_intrtr0:[94,98,104,106],j7200_dev_wkup_i2c0:[93,94,106],j7200_dev_wkup_porz_sync0:[93,94,106],j7200_dev_wkup_psc0:[93,94,106],j7200_dev_wkup_uart0:[93,94,106],j7200_dev_wkup_vtm0:[93,94,106],j7200_dev_wkup_wakeup0:[93,94,106],j7200_dev_wkupmcu2main_vd:[94,106],j721e:[14,27,31,155,158,159,163],j721e_dev_a72ss0:[107,108,120],j721e_dev_a72ss0_core0:[107,108,120],j721e_dev_a72ss0_core1:[107,108,120],j721e_dev_aasrc0:[107,108,112,120],j721e_dev_ascpcie_buffer0:[107,108,120],j721e_dev_ascpcie_buffer1:[107,108,120],j721e_dev_atl0:[107,108,120],j721e_dev_board0:[107,108,120],j721e_dev_c66ss0:[108,120],j721e_dev_c66ss0_core0:[107,108,112,120],j721e_dev_c66ss0_introuter0:[107,108,112,118,120],j721e_dev_c66ss0_pbist0:[108,120],j721e_dev_c66ss1:[108,120],j721e_dev_c66ss1_core0:[107,108,112,120],j721e_dev_c66ss1_introuter0:[107,108,112,118,120],j721e_dev_c66ss1_pbist0:[108,120],j721e_dev_c71ss0:[107,108,120],j721e_dev_c71ss0_mma:[107,108,120],j721e_dev_c71x_0_pbist_vd:[108,120],j721e_dev_cmpevent_intrtr0:[107,108,112,118,120],j721e_dev_compute_cluster0:[108,112,120],j721e_dev_compute_cluster0_cfg_wrap:[107,108,120],j721e_dev_compute_cluster0_clec:[107,108,112,120],j721e_dev_compute_cluster0_core_cor:[107,108,120],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[107,108,120],j721e_dev_compute_cluster0_debug_wrap:[107,108,120],j721e_dev_compute_cluster0_divh2_divh0:[108,120],j721e_dev_compute_cluster0_divp_tft0:[108,120],j721e_dev_compute_cluster0_dmsc_wrap:[107,108,120],j721e_dev_compute_cluster0_en_msmc_domain:[107,108,120],j721e_dev_compute_cluster0_gic500ss:[107,108,112,120],j721e_dev_compute_cluster0_pbist_wrap:[107,108,120],j721e_dev_cpsw0:[107,108,112,120],j721e_dev_cpt2_aggr0:[107,108,120],j721e_dev_cpt2_aggr1:[107,108,120],j721e_dev_cpt2_aggr2:[107,108,120],j721e_dev_csi_psilss0:[107,108,120],j721e_dev_csi_rx_if0:[107,108,112,120],j721e_dev_csi_rx_if1:[107,108,112,120],j721e_dev_csi_tx_if0:[107,108,112,120],j721e_dev_dcc0:[107,108,112,120],j721e_dev_dcc10:[107,108,112,120],j721e_dev_dcc11:[107,108,112,120],j721e_dev_dcc12:[107,108,112,120],j721e_dev_dcc1:[107,108,112,120],j721e_dev_dcc2:[107,108,112,120],j721e_dev_dcc3:[107,108,112,120],j721e_dev_dcc4:[107,108,112,120],j721e_dev_dcc5:[107,108,112,120],j721e_dev_dcc6:[107,108,112,120],j721e_dev_dcc7:[107,108,112,120],j721e_dev_dcc8:[107,108,112,120],j721e_dev_dcc9:[107,108,112,120],j721e_dev_ddr0:[107,108,112,120],j721e_dev_debugss_wrap0:[107,108,120],j721e_dev_decoder0:[107,108,112,120],j721e_dev_dmpac0:[107,108,120],j721e_dev_dmpac0_sde_0:[107,108,120],j721e_dev_dphy_rx0:[107,108,120],j721e_dev_dphy_rx1:[107,108,120],j721e_dev_dphy_tx0:[107,108,120],j721e_dev_dss0:[107,108,112,120],j721e_dev_dss_dsi0:[107,108,112,120],j721e_dev_dss_edp0:[107,108,112,120],j721e_dev_ecap0:[107,108,112,120],j721e_dev_ecap1:[107,108,112,120],j721e_dev_ecap2:[107,108,112,120],j721e_dev_ehrpwm0:[107,108,112,120],j721e_dev_ehrpwm1:[107,108,112,120],j721e_dev_ehrpwm2:[107,108,112,120],j721e_dev_ehrpwm3:[107,108,112,120],j721e_dev_ehrpwm4:[107,108,112,120],j721e_dev_ehrpwm5:[107,108,112,120],j721e_dev_elm0:[107,108,112,120],j721e_dev_emif_data_0_vd:[108,120],j721e_dev_encoder0:[107,108,112,120],j721e_dev_eqep0:[107,108,112,120],j721e_dev_eqep1:[107,108,112,120],j721e_dev_eqep2:[107,108,112,120],j721e_dev_esm0:[107,108,112,120],j721e_dev_gpio0:[107,108,112,120],j721e_dev_gpio1:[107,108,112,120],j721e_dev_gpio2:[107,108,112,120],j721e_dev_gpio3:[107,108,112,120],j721e_dev_gpio4:[107,108,112,120],j721e_dev_gpio5:[107,108,112,120],j721e_dev_gpio6:[107,108,112,120],j721e_dev_gpio7:[107,108,112,120],j721e_dev_gpiomux_intrtr0:[107,108,112,118,120],j721e_dev_gpmc0:[107,108,112,120],j721e_dev_gpu0:[108,120],j721e_dev_gpu0_dft_pbist_0:[108,120],j721e_dev_gpu0_gpu_0:[107,108,120],j721e_dev_gpu0_gpucore_0:[108,120],j721e_dev_gtc0:[107,108,112,120],j721e_dev_i2c0:[107,108,112,120],j721e_dev_i2c1:[107,108,112,120],j721e_dev_i2c2:[107,108,112,120],j721e_dev_i2c3:[107,108,112,120],j721e_dev_i2c4:[107,108,112,120],j721e_dev_i2c5:[107,108,112,120],j721e_dev_i2c6:[107,108,112,120],j721e_dev_i3c0:[107,108,112,120],j721e_dev_led0:[107,108,120],j721e_dev_main2mcu_lvl_intrtr0:[107,108,112,118,120],j721e_dev_main2mcu_pls_intrtr0:[107,108,112,118,120],j721e_dev_main2wkupmcu_vd:[108,120],j721e_dev_mcan0:[107,108,112,120],j721e_dev_mcan10:[107,108,112,120],j721e_dev_mcan11:[107,108,112,120],j721e_dev_mcan12:[107,108,112,120],j721e_dev_mcan13:[107,108,112,120],j721e_dev_mcan1:[107,108,112,120],j721e_dev_mcan2:[107,108,112,120],j721e_dev_mcan3:[107,108,112,120],j721e_dev_mcan4:[107,108,112,120],j721e_dev_mcan5:[107,108,112,120],j721e_dev_mcan6:[107,108,112,120],j721e_dev_mcan7:[107,108,112,120],j721e_dev_mcan8:[107,108,112,120],j721e_dev_mcan9:[107,108,112,120],j721e_dev_mcasp0:[107,108,112,120],j721e_dev_mcasp10:[107,108,112,120],j721e_dev_mcasp11:[107,108,112,120],j721e_dev_mcasp1:[107,108,112,120],j721e_dev_mcasp2:[107,108,112,120],j721e_dev_mcasp3:[107,108,112,120],j721e_dev_mcasp4:[107,108,112,120],j721e_dev_mcasp5:[107,108,112,120],j721e_dev_mcasp6:[107,108,112,120],j721e_dev_mcasp7:[107,108,112,120],j721e_dev_mcasp8:[107,108,112,120],j721e_dev_mcasp9:[107,108,112,120],j721e_dev_mcspi0:[107,108,112,120],j721e_dev_mcspi1:[107,108,112,120],j721e_dev_mcspi2:[107,108,112,120],j721e_dev_mcspi3:[107,108,112,120],j721e_dev_mcspi4:[107,108,112,120],j721e_dev_mcspi5:[107,108,112,120],j721e_dev_mcspi6:[107,108,112,120],j721e_dev_mcspi7:[107,108,112,120],j721e_dev_mcu_adc12_16ffc0:[107,108,112,120],j721e_dev_mcu_adc12_16ffc1:[107,108,112,120],j721e_dev_mcu_cpsw0:[107,108,112,120],j721e_dev_mcu_cpt2_aggr0:[107,108,120],j721e_dev_mcu_dcc0:[107,108,112,120],j721e_dev_mcu_dcc1:[107,108,112,120],j721e_dev_mcu_dcc2:[107,108,112,120],j721e_dev_mcu_esm0:[107,108,112,120],j721e_dev_mcu_fss0:[108,120],j721e_dev_mcu_fss0_fsas_0:[107,108,112,120],j721e_dev_mcu_fss0_hyperbus1p0_0:[107,108,112,120],j721e_dev_mcu_fss0_ospi_0:[107,108,112,120],j721e_dev_mcu_fss0_ospi_1:[107,108,112,120],j721e_dev_mcu_i2c0:[107,108,112,120],j721e_dev_mcu_i2c1:[107,108,112,120],j721e_dev_mcu_i3c0:[107,108,112,120],j721e_dev_mcu_i3c1:[107,108,112,120],j721e_dev_mcu_mcan0:[107,108,112,120],j721e_dev_mcu_mcan1:[107,108,112,120],j721e_dev_mcu_mcspi0:[107,108,112,120],j721e_dev_mcu_mcspi1:[107,108,112,120],j721e_dev_mcu_mcspi2:[107,108,112,120],j721e_dev_mcu_navss0:[108,116,120],j721e_dev_mcu_navss0_intr_0:[107,108,112,118,120],j721e_dev_mcu_navss0_mcrc_0:[107,108,112,120],j721e_dev_mcu_navss0_modss:[107,108,120],j721e_dev_mcu_navss0_proxy0:[107,108,115,118,120],j721e_dev_mcu_navss0_ringacc0:[107,108,112,117,118,120],j721e_dev_mcu_navss0_udmap_0:[107,108,109,112,118,120],j721e_dev_mcu_navss0_udmass:[107,108,120],j721e_dev_mcu_navss0_udmass_inta_0:[107,108,112,118,120],j721e_dev_mcu_pbist0:[108,120],j721e_dev_mcu_pbist1:[108,120],j721e_dev_mcu_r5fss0:[108,120],j721e_dev_mcu_r5fss0_core0:[107,108,112,120],j721e_dev_mcu_r5fss0_core1:[107,108,112,120],j721e_dev_mcu_rti0:[107,108,120],j721e_dev_mcu_rti1:[107,108,120],j721e_dev_mcu_sa2_ul0:[107,108,112,120,159],j721e_dev_mcu_timer0:[107,108,112,120],j721e_dev_mcu_timer1:[107,108,112,120],j721e_dev_mcu_timer1_clksel_vd:[107,108,120],j721e_dev_mcu_timer2:[107,108,112,120],j721e_dev_mcu_timer3:[107,108,112,120],j721e_dev_mcu_timer3_clksel_vd:[107,108,120],j721e_dev_mcu_timer4:[107,108,112,120],j721e_dev_mcu_timer5:[107,108,112,120],j721e_dev_mcu_timer5_clksel_vd:[107,108,120],j721e_dev_mcu_timer6:[107,108,112,120],j721e_dev_mcu_timer7:[107,108,112,120],j721e_dev_mcu_timer7_clksel_vd:[107,108,120],j721e_dev_mcu_timer8:[107,108,112,120],j721e_dev_mcu_timer9:[107,108,112,120],j721e_dev_mcu_timer9_clksel_vd:[107,108,120],j721e_dev_mcu_uart0:[107,108,112,120],j721e_dev_mlb0:[107,108,112,120],j721e_dev_mmcsd0:[107,108,112,120],j721e_dev_mmcsd1:[107,108,112,120],j721e_dev_mmcsd2:[107,108,112,120],j721e_dev_navss0:[107,108,112,116,120],j721e_dev_navss0_cpts_0:[107,108,112,120],j721e_dev_navss0_dti_0:[107,108,120],j721e_dev_navss0_intr_router_0:[107,108,112,118,120],j721e_dev_navss0_mailbox_0:[107,108,112,120],j721e_dev_navss0_mailbox_10:[107,108,112,120],j721e_dev_navss0_mailbox_11:[107,108,112,120],j721e_dev_navss0_mailbox_1:[107,108,112,120],j721e_dev_navss0_mailbox_2:[107,108,112,120],j721e_dev_navss0_mailbox_3:[107,108,112,120],j721e_dev_navss0_mailbox_4:[107,108,112,120],j721e_dev_navss0_mailbox_5:[107,108,112,120],j721e_dev_navss0_mailbox_6:[107,108,112,120],j721e_dev_navss0_mailbox_7:[107,108,112,120],j721e_dev_navss0_mailbox_8:[107,108,112,120],j721e_dev_navss0_mailbox_9:[107,108,112,120],j721e_dev_navss0_mcrc_0:[107,108,112,120],j721e_dev_navss0_modss:[107,108,120],j721e_dev_navss0_modss_intaggr_0:[107,108,112,118,120],j721e_dev_navss0_modss_intaggr_1:[107,108,112,118,120],j721e_dev_navss0_proxy_0:[107,108,115,118,120],j721e_dev_navss0_pvu_0:[107,108,112,120],j721e_dev_navss0_pvu_1:[107,108,112,120],j721e_dev_navss0_pvu_2:[107,108,112,120],j721e_dev_navss0_ringacc_0:[107,108,112,117,118,120],j721e_dev_navss0_spinlock_0:[107,108,120],j721e_dev_navss0_tbu_0:[107,108,112,120],j721e_dev_navss0_tcu_0:[107,108,112,120],j721e_dev_navss0_timermgr_0:[107,108,120],j721e_dev_navss0_timermgr_1:[107,108,120],j721e_dev_navss0_udmap_0:[107,108,109,112,118,120],j721e_dev_navss0_udmass:[107,108,120],j721e_dev_navss0_udmass_intaggr_0:[107,108,112,118,120],j721e_dev_navss0_virtss:[107,108,120],j721e_dev_pbist0:[108,120],j721e_dev_pbist10:[108,120],j721e_dev_pbist1:[108,120],j721e_dev_pbist2:[108,120],j721e_dev_pbist3:[108,120],j721e_dev_pbist4:[108,120],j721e_dev_pbist5:[108,120],j721e_dev_pbist6:[108,120],j721e_dev_pbist7:[108,120],j721e_dev_pbist9:[108,120],j721e_dev_pcie0:[107,108,112,120],j721e_dev_pcie1:[107,108,112,120],j721e_dev_pcie2:[107,108,112,120],j721e_dev_pcie3:[107,108,112,120],j721e_dev_pru_icssg0:[107,108,112,120],j721e_dev_pru_icssg1:[107,108,112,120],j721e_dev_psc0:[107,108,120],j721e_dev_r5fss0:[108,120],j721e_dev_r5fss0_core0:[107,108,112,120],j721e_dev_r5fss0_core1:[107,108,112,120],j721e_dev_r5fss0_introuter0:[107,108,112,118,120],j721e_dev_r5fss1:[108,120],j721e_dev_r5fss1_core0:[107,108,112,120],j721e_dev_r5fss1_core1:[107,108,112,120],j721e_dev_r5fss1_introuter0:[107,108,112,118,120],j721e_dev_rti0:[107,108,120],j721e_dev_rti15:[107,108,120],j721e_dev_rti16:[107,108,120],j721e_dev_rti1:[107,108,120],j721e_dev_rti24:[107,108,112,120],j721e_dev_rti25:[107,108,112,120],j721e_dev_rti28:[107,108,120],j721e_dev_rti29:[107,108,120],j721e_dev_rti30:[107,108,120],j721e_dev_rti31:[107,108,120],j721e_dev_sa2_ul0:[107,108,112,120,159],j721e_dev_serdes_10g0:[107,108,120],j721e_dev_serdes_16g0:[107,108,120],j721e_dev_serdes_16g1:[107,108,120],j721e_dev_serdes_16g2:[107,108,120],j721e_dev_serdes_16g3:[107,108,120],j721e_dev_stm0:[107,108,120],j721e_dev_timer0:[107,108,112,120],j721e_dev_timer10:[107,108,112,120],j721e_dev_timer11:[107,108,112,120],j721e_dev_timer11_clksel_vd:[107,108,120],j721e_dev_timer12:[107,108,112,120],j721e_dev_timer13:[107,108,112,120],j721e_dev_timer13_clksel_vd:[107,108,120],j721e_dev_timer14:[107,108,112,120],j721e_dev_timer15:[107,108,112,120],j721e_dev_timer15_clksel_vd:[107,108,120],j721e_dev_timer16:[107,108,112,120],j721e_dev_timer17:[107,108,112,120],j721e_dev_timer17_clksel_vd:[107,108,120],j721e_dev_timer18:[107,108,112,120],j721e_dev_timer19:[107,108,112,120],j721e_dev_timer19_clksel_vd:[107,108,120],j721e_dev_timer1:[107,108,112,120],j721e_dev_timer1_clksel_vd:[107,108,120],j721e_dev_timer2:[107,108,112,120],j721e_dev_timer3:[107,108,112,120],j721e_dev_timer3_clksel_vd:[107,108,120],j721e_dev_timer4:[107,108,112,120],j721e_dev_timer5:[107,108,112,120],j721e_dev_timer5_clksel_vd:[107,108,120],j721e_dev_timer6:[107,108,112,120],j721e_dev_timer7:[107,108,112,120],j721e_dev_timer7_clksel_vd:[107,108,120],j721e_dev_timer8:[107,108,112,120],j721e_dev_timer9:[107,108,112,120],j721e_dev_timer9_clksel_vd:[107,108,120],j721e_dev_timesync_intrtr0:[107,108,112,118,120],j721e_dev_uart0:[107,108,112,120],j721e_dev_uart1:[107,108,112,120],j721e_dev_uart2:[107,108,112,120],j721e_dev_uart3:[107,108,112,120],j721e_dev_uart4:[107,108,112,120],j721e_dev_uart5:[107,108,112,120],j721e_dev_uart6:[107,108,112,120],j721e_dev_uart7:[107,108,112,120],j721e_dev_uart8:[107,108,112,120],j721e_dev_uart9:[107,108,112,120],j721e_dev_ufs0:[107,108,112,120],j721e_dev_usb0:[107,108,112,120],j721e_dev_usb1:[107,108,112,120],j721e_dev_vpac0:[107,108,120],j721e_dev_vpfe0:[107,108,112,120],j721e_dev_wkup_ddpa0:[107,108,120],j721e_dev_wkup_dmsc0:[108,120],j721e_dev_wkup_esm0:[107,108,112,120],j721e_dev_wkup_gpio0:[107,108,112,120],j721e_dev_wkup_gpio1:[107,108,112,120],j721e_dev_wkup_gpiomux_intrtr0:[107,108,112,118,120],j721e_dev_wkup_i2c0:[107,108,112,120],j721e_dev_wkup_porz_sync0:[107,108,120],j721e_dev_wkup_psc0:[107,108,120],j721e_dev_wkup_uart0:[107,108,112,120],j721e_dev_wkup_vtm0:[107,108,112,120],j721e_dev_wkupmcu2main_vd:[108,120],j721s2:[31,163],j721s2_dev_a72ss0:[122,123,135],j721s2_dev_a72ss0_core0:[122,123,135],j721s2_dev_a72ss0_core0_pbist_wrap:[123,135],j721s2_dev_a72ss0_core1:[122,123,135],j721s2_dev_aggr_atb0:[122,123,135],j721s2_dev_atl0:[122,123,135],j721s2_dev_board0:[122,123,135],j721s2_dev_c71x_0_pbist_vd:[123,135],j721s2_dev_c71x_1_pbist_vd:[123,135],j721s2_dev_cmpevent_intrtr0:[122,123,127,133,135],j721s2_dev_codec0:[122,123,127,135],j721s2_dev_compute_cluster0:[123,135],j721s2_dev_compute_cluster0_c71ss0_0:[122,123,135],j721s2_dev_compute_cluster0_c71ss0_mma_0:[123,135],j721s2_dev_compute_cluster0_c71ss0_pbist_wrap_0:[123,135],j721s2_dev_compute_cluster0_c71ss1_0:[122,123,135],j721s2_dev_compute_cluster0_c71ss1_pbist_wrap_0:[123,135],j721s2_dev_compute_cluster0_cfg_wrap_0:[123,135],j721s2_dev_compute_cluster0_clec:[122,123,127,135],j721s2_dev_compute_cluster0_core_cor:[122,123,135],j721s2_dev_compute_cluster0_ddr32ss_emif0_ew_0:[123,135],j721s2_dev_compute_cluster0_ddr32ss_emif1_ew_0:[123,135],j721s2_dev_compute_cluster0_debug_wrap_0:[122,123,135],j721s2_dev_compute_cluster0_divh2_divh0_0:[123,135],j721s2_dev_compute_cluster0_divh2_divh0_1:[123,135],j721s2_dev_compute_cluster0_divp_tft0_0:[123,135],j721s2_dev_compute_cluster0_divp_tft0_1:[123,135],j721s2_dev_compute_cluster0_dmsc_wrap_0:[123,135],j721s2_dev_compute_cluster0_en_msmc_domain_0:[122,123,135],j721s2_dev_compute_cluster0_gic500ss:[122,123,127,135],j721s2_dev_compute_cluster0_pbist_wrap_0:[122,123,135],j721s2_dev_cpsw1:[122,123,127,135],j721s2_dev_cpt2_aggr0:[122,123,135],j721s2_dev_cpt2_aggr1:[122,123,135],j721s2_dev_cpt2_aggr2:[122,123,135],j721s2_dev_cpt2_aggr3:[122,123,135],j721s2_dev_cpt2_aggr4:[122,123,135],j721s2_dev_cpt2_aggr5:[122,123,135],j721s2_dev_csi_psilss0:[122,123,135],j721s2_dev_csi_rx_if0:[122,123,127,135],j721s2_dev_csi_rx_if1:[122,123,127,135],j721s2_dev_csi_tx_if_v2_0:[122,123,127,135],j721s2_dev_csi_tx_if_v2_1:[122,123,127,135],j721s2_dev_dcc0:[122,123,127,135],j721s2_dev_dcc1:[122,123,127,135],j721s2_dev_dcc2:[122,123,127,135],j721s2_dev_dcc3:[122,123,127,135],j721s2_dev_dcc4:[122,123,127,135],j721s2_dev_dcc5:[122,123,127,135],j721s2_dev_dcc6:[122,123,127,135],j721s2_dev_dcc7:[122,123,127,135],j721s2_dev_dcc8:[122,123,127,135],j721s2_dev_dcc9:[122,123,127,135],j721s2_dev_ddr0:[122,123,127,135],j721s2_dev_ddr1:[122,123,127,135],j721s2_dev_debugss_wrap0:[122,123,135],j721s2_dev_debugsuspendrtr0:[122,123,135],j721s2_dev_dmpac0:[122,123,135],j721s2_dev_dmpac0_ctset_0:[123,135],j721s2_dev_dmpac0_intd_0:[123,127,135],j721s2_dev_dmpac0_sde_0:[122,123,135],j721s2_dev_dmpac0_utc_0:[122,123,135],j721s2_dev_dmpac_vpac_psilss0:[122,123,135],j721s2_dev_dphy_rx0:[122,123,135],j721s2_dev_dphy_rx1:[122,123,135],j721s2_dev_dphy_tx0:[122,123,135],j721s2_dev_dphy_tx1:[122,123,135],j721s2_dev_dss0:[122,123,127,135],j721s2_dev_dss_dsi0:[122,123,127,135],j721s2_dev_dss_dsi1:[122,123,127,135],j721s2_dev_dss_edp0:[122,123,127,135],j721s2_dev_ecap0:[122,123,127,135],j721s2_dev_ecap1:[122,123,127,135],j721s2_dev_ecap2:[122,123,127,135],j721s2_dev_elm0:[122,123,127,135],j721s2_dev_emif_data_0_vd:[123,135],j721s2_dev_emif_data_1_vd:[123,135],j721s2_dev_epwm0:[122,123,127,135],j721s2_dev_epwm1:[122,123,127,135],j721s2_dev_epwm2:[122,123,127,135],j721s2_dev_epwm3:[122,123,127,135],j721s2_dev_epwm4:[122,123,127,135],j721s2_dev_epwm5:[122,123,127,135],j721s2_dev_eqep0:[122,123,127,135],j721s2_dev_eqep1:[122,123,127,135],j721s2_dev_eqep2:[122,123,127,135],j721s2_dev_esm0:[122,123,127,135],j721s2_dev_ffi_main_ac_cbass_vd:[123,135],j721s2_dev_ffi_main_ac_qm_cbass_vd:[123,135],j721s2_dev_ffi_main_hc_cbass_vd:[123,135],j721s2_dev_ffi_main_infra_cbass_vd:[123,135],j721s2_dev_ffi_main_ip_cbass_vd:[123,135],j721s2_dev_ffi_main_rc_cbass_vd:[123,135],j721s2_dev_gpio0:[122,123,127,135],j721s2_dev_gpio2:[122,123,127,135],j721s2_dev_gpio4:[122,123,127,135],j721s2_dev_gpio6:[122,123,127,135],j721s2_dev_gpiomux_intrtr0:[122,123,127,133,135],j721s2_dev_gpmc0:[122,123,127,135],j721s2_dev_gtc0:[122,123,127,135],j721s2_dev_i2c0:[122,123,127,135],j721s2_dev_i2c1:[122,123,127,135],j721s2_dev_i2c2:[122,123,127,135],j721s2_dev_i2c3:[122,123,127,135],j721s2_dev_i2c4:[122,123,127,135],j721s2_dev_i2c5:[122,123,127,135],j721s2_dev_i2c6:[122,123,127,135],j721s2_dev_j7aep_gpu_bxs464_wrap0:[123,127,135],j721s2_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[123,135],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[122,123,127,135],j721s2_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[123,135],j721s2_dev_j7am_32_64_atb_funnel0:[122,123,135],j721s2_dev_j7am_32_64_atb_funnel1:[122,123,135],j721s2_dev_j7am_32_64_atb_funnel2:[122,123,135],j721s2_dev_j7am_bolt_pgd0:[122,123,135],j721s2_dev_j7am_hwa_atb_funnel0:[122,123,135],j721s2_dev_j7am_main_16ff0:[122,123,135],j721s2_dev_j7am_pulsar_atb_funnel0:[122,123,135],j721s2_dev_led0:[122,123,135],j721s2_dev_main2mcu_lvl_intrtr0:[122,123,127,133,135],j721s2_dev_main2mcu_pls_intrtr0:[122,123,127,133,135],j721s2_dev_main2wkupmcu_vd:[123,135],j721s2_dev_mcan0:[122,123,127,135],j721s2_dev_mcan10:[122,123,127,135],j721s2_dev_mcan11:[122,123,127,135],j721s2_dev_mcan12:[122,123,127,135],j721s2_dev_mcan13:[122,123,127,135],j721s2_dev_mcan14:[122,123,127,135],j721s2_dev_mcan15:[122,123,127,135],j721s2_dev_mcan16:[122,123,127,135],j721s2_dev_mcan17:[122,123,127,135],j721s2_dev_mcan1:[122,123,127,135],j721s2_dev_mcan2:[122,123,127,135],j721s2_dev_mcan3:[122,123,127,135],j721s2_dev_mcan4:[122,123,127,135],j721s2_dev_mcan5:[122,123,127,135],j721s2_dev_mcan6:[122,123,127,135],j721s2_dev_mcan7:[122,123,127,135],j721s2_dev_mcan8:[122,123,127,135],j721s2_dev_mcan9:[122,123,127,135],j721s2_dev_mcasp0:[122,123,127,135],j721s2_dev_mcasp1:[122,123,127,135],j721s2_dev_mcasp2:[122,123,127,135],j721s2_dev_mcasp3:[122,123,127,135],j721s2_dev_mcasp4:[122,123,127,135],j721s2_dev_mcspi0:[122,123,127,135],j721s2_dev_mcspi1:[122,123,127,135],j721s2_dev_mcspi2:[122,123,127,135],j721s2_dev_mcspi3:[122,123,127,135],j721s2_dev_mcspi4:[122,123,127,135],j721s2_dev_mcspi5:[122,123,127,135],j721s2_dev_mcspi6:[122,123,127,135],j721s2_dev_mcspi7:[122,123,127,135],j721s2_dev_mcu_adc12fc_16ffc0:[122,123,135],j721s2_dev_mcu_adc12fc_16ffc1:[122,123,135],j721s2_dev_mcu_cpsw0:[122,123,127,135],j721s2_dev_mcu_cpt2_aggr0:[122,123,135],j721s2_dev_mcu_dcc0:[122,123,135],j721s2_dev_mcu_dcc1:[122,123,135],j721s2_dev_mcu_dcc2:[122,123,135],j721s2_dev_mcu_esm0:[122,123,135],j721s2_dev_mcu_fss0:[123,135],j721s2_dev_mcu_fss0_fsas_0:[122,123,135],j721s2_dev_mcu_fss0_hyperbus1p0_0:[122,123,135],j721s2_dev_mcu_fss0_ospi_0:[122,123,135],j721s2_dev_mcu_fss0_ospi_1:[122,123,135],j721s2_dev_mcu_i2c0:[122,123,135],j721s2_dev_mcu_i2c1:[122,123,135],j721s2_dev_mcu_i3c0:[122,123,135],j721s2_dev_mcu_i3c1:[122,123,135],j721s2_dev_mcu_mcan0:[122,123,135],j721s2_dev_mcu_mcan1:[122,123,135],j721s2_dev_mcu_mcspi0:[122,123,135],j721s2_dev_mcu_mcspi1:[122,123,135],j721s2_dev_mcu_mcspi2:[122,123,135],j721s2_dev_mcu_navss0:[123,131,135],j721s2_dev_mcu_navss0_intr_router_0:[122,123,127,133,135],j721s2_dev_mcu_navss0_mcrc_0:[122,123,127,135],j721s2_dev_mcu_navss0_modss:[122,123,135],j721s2_dev_mcu_navss0_proxy0:[122,123,130,133,135],j721s2_dev_mcu_navss0_ringacc0:[122,123,127,132,133,135],j721s2_dev_mcu_navss0_udmap_0:[122,123,124,127,133,135],j721s2_dev_mcu_navss0_udmass:[122,123,135],j721s2_dev_mcu_navss0_udmass_inta_0:[122,123,127,133,135],j721s2_dev_mcu_pbist0:[122,123,135],j721s2_dev_mcu_pbist1:[122,123,135],j721s2_dev_mcu_pbist2:[122,123,135],j721s2_dev_mcu_r5fss0:[123,135],j721s2_dev_mcu_r5fss0_core0:[122,123,127,135],j721s2_dev_mcu_r5fss0_core1:[122,123,127,135],j721s2_dev_mcu_rti0:[122,123,135],j721s2_dev_mcu_rti1:[122,123,135],j721s2_dev_mcu_timer0:[122,123,135],j721s2_dev_mcu_timer1:[122,123,135],j721s2_dev_mcu_timer2:[122,123,135],j721s2_dev_mcu_timer3:[122,123,135],j721s2_dev_mcu_timer4:[122,123,135],j721s2_dev_mcu_timer5:[122,123,135],j721s2_dev_mcu_timer6:[122,123,135],j721s2_dev_mcu_timer7:[122,123,135],j721s2_dev_mcu_timer8:[122,123,135],j721s2_dev_mcu_timer9:[122,123,135],j721s2_dev_mcu_uart0:[122,123,135],j721s2_dev_mmcsd0:[122,123,127,135],j721s2_dev_mmcsd1:[122,123,127,135],j721s2_dev_navss0:[122,123,127,131,135],j721s2_dev_navss0_bcdma_0:[122,123,124,132,133,135],j721s2_dev_navss0_cpts_0:[122,123,127,135],j721s2_dev_navss0_intr_0:[122,123,127,133,135],j721s2_dev_navss0_mailbox1_0:[122,123,127,135],j721s2_dev_navss0_mailbox1_10:[122,123,127,135],j721s2_dev_navss0_mailbox1_11:[122,123,127,135],j721s2_dev_navss0_mailbox1_1:[122,123,127,135],j721s2_dev_navss0_mailbox1_2:[122,123,127,135],j721s2_dev_navss0_mailbox1_3:[122,123,127,135],j721s2_dev_navss0_mailbox1_4:[122,123,127,135],j721s2_dev_navss0_mailbox1_5:[122,123,127,135],j721s2_dev_navss0_mailbox1_6:[122,123,127,135],j721s2_dev_navss0_mailbox1_7:[122,123,127,135],j721s2_dev_navss0_mailbox1_8:[122,123,127,135],j721s2_dev_navss0_mailbox1_9:[122,123,127,135],j721s2_dev_navss0_mailbox_0:[122,123,127,135],j721s2_dev_navss0_mailbox_10:[122,123,127,135],j721s2_dev_navss0_mailbox_11:[122,123,127,135],j721s2_dev_navss0_mailbox_1:[122,123,127,135],j721s2_dev_navss0_mailbox_2:[122,123,127,135],j721s2_dev_navss0_mailbox_3:[122,123,127,135],j721s2_dev_navss0_mailbox_4:[122,123,127,135],j721s2_dev_navss0_mailbox_5:[122,123,127,135],j721s2_dev_navss0_mailbox_6:[122,123,127,135],j721s2_dev_navss0_mailbox_7:[122,123,127,135],j721s2_dev_navss0_mailbox_8:[122,123,127,135],j721s2_dev_navss0_mailbox_9:[122,123,127,135],j721s2_dev_navss0_mcrc_0:[122,123,127,135],j721s2_dev_navss0_modss:[122,123,135],j721s2_dev_navss0_modss_inta_0:[122,123,127,133,135],j721s2_dev_navss0_modss_inta_1:[122,123,127,133,135],j721s2_dev_navss0_proxy_0:[122,123,130,133,135],j721s2_dev_navss0_pvu_0:[122,123,127,135],j721s2_dev_navss0_pvu_1:[122,123,127,135],j721s2_dev_navss0_ringacc_0:[122,123,127,132,133,135],j721s2_dev_navss0_spinlock_0:[122,123,135],j721s2_dev_navss0_timermgr_0:[122,123,135],j721s2_dev_navss0_timermgr_1:[122,123,135],j721s2_dev_navss0_udmap_0:[122,123,124,127,133,135],j721s2_dev_navss0_udmass:[122,123,135],j721s2_dev_navss0_udmass_inta_0:[122,123,127,133,135],j721s2_dev_navss0_virtss:[122,123,135],j721s2_dev_pbist0:[122,123,135],j721s2_dev_pbist10:[122,123,135],j721s2_dev_pbist11:[122,123,135],j721s2_dev_pbist1:[122,123,135],j721s2_dev_pbist2:[122,123,135],j721s2_dev_pbist3:[122,123,135],j721s2_dev_pbist4:[122,123,135],j721s2_dev_pbist5:[122,123,135],j721s2_dev_pbist7:[123,135],j721s2_dev_pbist8:[123,135],j721s2_dev_pcie1:[122,123,127,135],j721s2_dev_psc0:[122,123,135],j721s2_dev_r5fss0:[123,135],j721s2_dev_r5fss0_core0:[122,123,127,135],j721s2_dev_r5fss0_core1:[122,123,127,135],j721s2_dev_r5fss1:[123,135],j721s2_dev_r5fss1_core0:[122,123,127,135],j721s2_dev_r5fss1_core1:[122,123,127,135],j721s2_dev_rti0:[122,123,135],j721s2_dev_rti15:[122,123,135],j721s2_dev_rti16:[122,123,135],j721s2_dev_rti17:[122,123,135],j721s2_dev_rti1:[122,123,135],j721s2_dev_rti28:[122,123,135],j721s2_dev_rti29:[122,123,135],j721s2_dev_rti30:[122,123,135],j721s2_dev_rti31:[122,123,135],j721s2_dev_sa2_cpsw_psilss0:[122,123,135],j721s2_dev_sa2_ul0:[122,123,127,135],j721s2_dev_serdes_10g0:[122,123,135],j721s2_dev_stm0:[122,123,135],j721s2_dev_timer0:[122,123,127,135],j721s2_dev_timer10:[122,123,127,135],j721s2_dev_timer11:[122,123,127,135],j721s2_dev_timer12:[122,123,127,135],j721s2_dev_timer13:[122,123,127,135],j721s2_dev_timer14:[122,123,127,135],j721s2_dev_timer15:[122,123,127,135],j721s2_dev_timer16:[122,123,127,135],j721s2_dev_timer17:[122,123,127,135],j721s2_dev_timer18:[122,123,127,135],j721s2_dev_timer19:[122,123,127,135],j721s2_dev_timer1:[122,123,127,135],j721s2_dev_timer2:[122,123,127,135],j721s2_dev_timer3:[122,123,127,135],j721s2_dev_timer4:[122,123,127,135],j721s2_dev_timer5:[122,123,127,135],j721s2_dev_timer6:[122,123,127,135],j721s2_dev_timer7:[122,123,127,135],j721s2_dev_timer8:[122,123,127,135],j721s2_dev_timer9:[122,123,127,135],j721s2_dev_timesync_intrtr0:[122,123,127,133,135],j721s2_dev_uart0:[122,123,127,135],j721s2_dev_uart1:[122,123,127,135],j721s2_dev_uart2:[122,123,127,135],j721s2_dev_uart3:[122,123,127,135],j721s2_dev_uart4:[122,123,127,135],j721s2_dev_uart5:[122,123,127,135],j721s2_dev_uart6:[122,123,127,135],j721s2_dev_uart7:[122,123,127,135],j721s2_dev_uart8:[122,123,127,135],j721s2_dev_uart9:[122,123,127,135],j721s2_dev_usb0:[122,123,127,135],j721s2_dev_vpac0:[122,123,127,135],j721s2_dev_vusr_dual0:[122,123,127,135],j721s2_dev_wkup_ddpa0:[122,123,135],j721s2_dev_wkup_esm0:[122,123,127,135],j721s2_dev_wkup_gpio0:[122,123,127,135],j721s2_dev_wkup_gpio1:[122,123,127,135],j721s2_dev_wkup_gpiomux_intrtr0:[122,123,127,133,135],j721s2_dev_wkup_hsm0:[122,123,127,135],j721s2_dev_wkup_i2c0:[122,123,135],j721s2_dev_wkup_j7am_wakeup_16ff0:[122,123,135],j721s2_dev_wkup_porz_sync0:[122,123,135],j721s2_dev_wkup_psc0:[122,123,135],j721s2_dev_wkup_sms0:[123,135],j721s2_dev_wkup_uart0:[122,123,135],j721s2_dev_wkup_vtm0:[122,123,135],j721s2_dev_wkupmcu2main_vd:[123,135],j784s4:163,j784s4_dev_a72ss0:[136,137,149],j784s4_dev_a72ss0_core0:[136,137,149],j784s4_dev_a72ss0_core1:[136,137,149],j784s4_dev_a72ss0_core2:[136,137,149],j784s4_dev_a72ss0_core3:[136,137,149],j784s4_dev_a72ss1:[136,137,149],j784s4_dev_a72ss1_core0:[136,137,149],j784s4_dev_a72ss1_core1:[136,137,149],j784s4_dev_a72ss1_core2:[136,137,149],j784s4_dev_a72ss1_core3:[136,137,149],j784s4_dev_aggr_atb0:[136,137,149],j784s4_dev_atl0:[136,137,149],j784s4_dev_board0:[136,137,149],j784s4_dev_c71x_0_pbist_vd:[137,149],j784s4_dev_c71x_1_pbist_vd:[137,149],j784s4_dev_cmpevent_intrtr0:[136,137,141,147,149],j784s4_dev_codec0:[136,137,141,149],j784s4_dev_codec1:[136,137,141,149],j784s4_dev_compute_cluster0:[137,149],j784s4_dev_compute_cluster0_ac71_4_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_ac71_5_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_ac71_6_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_ac71_7_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_arm0_dft_embed_pbist_1_0:[137,149],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_arm1_dft_embed_pbist_1_0:[137,149],j784s4_dev_compute_cluster0_aw4_msmc_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_aw5_msmc_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_aw6_msmc_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_aw7_msmc_dft_embed_pbist_0:[137,149],j784s4_dev_compute_cluster0_c71ss0_0:[136,137,149],j784s4_dev_compute_cluster0_c71ss0_core0_0:[136,137,149],j784s4_dev_compute_cluster0_c71ss0_mma_0:[137,149],j784s4_dev_compute_cluster0_c71ss1_0:[136,137,149],j784s4_dev_compute_cluster0_c71ss1_core0_0:[136,137,149],j784s4_dev_compute_cluster0_c71ss1_mma_0:[137,149],j784s4_dev_compute_cluster0_c71ss2_0:[136,137,149],j784s4_dev_compute_cluster0_c71ss2_core0_0:[136,137,149],j784s4_dev_compute_cluster0_c71ss2_mma_0:[137,149],j784s4_dev_compute_cluster0_c71ss3_0:[136,137,149],j784s4_dev_compute_cluster0_c71ss3_core0_0:[136,137,149],j784s4_dev_compute_cluster0_c71ss3_mma_0:[137,149],j784s4_dev_compute_cluster0_cfg_wrap_0:[137,149],j784s4_dev_compute_cluster0_clec:[137,141,149],j784s4_dev_compute_cluster0_core_cor:[136,137,149],j784s4_dev_compute_cluster0_ddr32ss_emif_0:[137,149],j784s4_dev_compute_cluster0_ddr32ss_emif_1:[137,149],j784s4_dev_compute_cluster0_ddr32ss_emif_2:[137,149],j784s4_dev_compute_cluster0_ddr32ss_emif_3:[137,149],j784s4_dev_compute_cluster0_debug_wrap_0:[136,137,149],j784s4_dev_compute_cluster0_divh2_divh0_0:[137,149],j784s4_dev_compute_cluster0_divh2_divh0_1:[137,149],j784s4_dev_compute_cluster0_divp_tft0_0:[137,149],j784s4_dev_compute_cluster0_divp_tft0_1:[137,149],j784s4_dev_compute_cluster0_dmsc_wrap_0:[137,149],j784s4_dev_compute_cluster0_en_msmc_domain_0:[137,149],j784s4_dev_compute_cluster0_gic500ss:[136,137,141,149],j784s4_dev_compute_cluster0_msmc2_wrap_0:[137,149],j784s4_dev_compute_cluster0_msmc_dft_embed_pbist_0:[137,149],j784s4_dev_cpsw1:[136,137,141,149],j784s4_dev_cpsw_9xuss_j7am0:[136,137,141,149],j784s4_dev_cpt2_aggr0:[136,137,149],j784s4_dev_cpt2_aggr1:[136,137,149],j784s4_dev_cpt2_aggr2:[136,137,149],j784s4_dev_cpt2_aggr3:[136,137,149],j784s4_dev_cpt2_aggr4:[136,137,149],j784s4_dev_cpt2_aggr5:[136,137,149],j784s4_dev_csi_psilss0:[136,137,149],j784s4_dev_csi_rx_if0:[136,137,141,149],j784s4_dev_csi_rx_if1:[136,137,141,149],j784s4_dev_csi_rx_if2:[136,137,141,149],j784s4_dev_csi_tx_if_v2_0:[136,137,141,149],j784s4_dev_csi_tx_if_v2_1:[136,137,141,149],j784s4_dev_dcc0:[136,137,141,149],j784s4_dev_dcc1:[136,137,141,149],j784s4_dev_dcc2:[136,137,141,149],j784s4_dev_dcc3:[136,137,141,149],j784s4_dev_dcc4:[136,137,141,149],j784s4_dev_dcc5:[136,137,141,149],j784s4_dev_dcc6:[136,137,141,149],j784s4_dev_dcc7:[136,137,141,149],j784s4_dev_dcc8:[136,137,141,149],j784s4_dev_dcc9:[136,137,141,149],j784s4_dev_ddr0:[136,137,141,149],j784s4_dev_ddr1:[136,137,141,149],j784s4_dev_ddr2:[136,137,141,149],j784s4_dev_ddr3:[136,137,141,149],j784s4_dev_debugss_wrap0:[136,137,149],j784s4_dev_debugsuspendrtr0:[136,137,149],j784s4_dev_dmpac0:[136,137,149],j784s4_dev_dmpac0_ctset_0:[137,149],j784s4_dev_dmpac0_intd_0:[137,141,149],j784s4_dev_dmpac0_sde_0:[136,137,149],j784s4_dev_dmpac0_utc_0:[136,137,149],j784s4_dev_dmpac_vpac_psilss0:[136,137,149],j784s4_dev_dphy_rx0:[136,137,149],j784s4_dev_dphy_rx1:[136,137,149],j784s4_dev_dphy_rx2:[136,137,149],j784s4_dev_dphy_tx0:[136,137,149],j784s4_dev_dphy_tx1:[136,137,149],j784s4_dev_dss0:[136,137,141,149],j784s4_dev_dss_dsi0:[136,137,141,149],j784s4_dev_dss_dsi1:[136,137,141,149],j784s4_dev_dss_edp0:[136,137,141,149],j784s4_dev_ecap0:[136,137,141,149],j784s4_dev_ecap1:[136,137,141,149],j784s4_dev_ecap2:[136,137,141,149],j784s4_dev_elm0:[136,137,141,149],j784s4_dev_emif_data_0_vd:[137,149],j784s4_dev_emif_data_1_vd:[137,149],j784s4_dev_emif_data_2_vd:[137,149],j784s4_dev_emif_data_3_vd:[137,149],j784s4_dev_epwm0:[136,137,141,149],j784s4_dev_epwm1:[136,137,141,149],j784s4_dev_epwm2:[136,137,141,149],j784s4_dev_epwm3:[136,137,141,149],j784s4_dev_epwm4:[136,137,141,149],j784s4_dev_epwm5:[136,137,141,149],j784s4_dev_eqep0:[136,137,141,149],j784s4_dev_eqep1:[136,137,141,149],j784s4_dev_eqep2:[136,137,141,149],j784s4_dev_esm0:[136,137,141,149],j784s4_dev_ffi_main_ac_cbass_vd:[137,149],j784s4_dev_ffi_main_ac_qm_cbass_vd:[137,149],j784s4_dev_ffi_main_hc_cbass_vd:[137,149],j784s4_dev_ffi_main_infra_cbass_vd:[137,149],j784s4_dev_ffi_main_ip_cbass_vd:[137,149],j784s4_dev_ffi_main_rc_cbass_vd:[137,149],j784s4_dev_gpio0:[136,137,141,149],j784s4_dev_gpio2:[136,137,141,149],j784s4_dev_gpio4:[136,137,141,149],j784s4_dev_gpio6:[136,137,141,149],j784s4_dev_gpiomux_intrtr0:[136,137,141,147,149],j784s4_dev_gpmc0:[136,137,141,149],j784s4_dev_gtc0:[136,137,141,149],j784s4_dev_i2c0:[136,137,141,149],j784s4_dev_i2c1:[136,137,141,149],j784s4_dev_i2c2:[136,137,141,149],j784s4_dev_i2c3:[136,137,141,149],j784s4_dev_i2c4:[136,137,141,149],j784s4_dev_i2c5:[136,137,141,149],j784s4_dev_i2c6:[136,137,141,149],j784s4_dev_j7aep_gpu_bxs464_wrap0:[137,141,149],j784s4_dev_j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[137,149],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpu_ss_0:[136,137,141,149],j784s4_dev_j7aep_gpu_bxs464_wrap0_gpucore_0:[137,149],j784s4_dev_j7am_32_64_atb_funnel0:[136,137,149],j784s4_dev_j7am_32_64_atb_funnel1:[136,137,149],j784s4_dev_j7am_32_64_atb_funnel2:[136,137,149],j784s4_dev_j7am_bolt_pgd0:[136,137,149],j784s4_dev_j7am_bolt_psc_wrap0:[136,137,149],j784s4_dev_j7am_hwa_atb_funnel0:[136,137,149],j784s4_dev_j7am_main_16ff0:[136,137,149],j784s4_dev_j7am_pulsar_atb_funnel0:[136,137,149],j784s4_dev_led0:[136,137,149],j784s4_dev_main2mcu_lvl_intrtr0:[136,137,141,147,149],j784s4_dev_main2mcu_pls_intrtr0:[136,137,141,147,149],j784s4_dev_main2wkupmcu_vd:[137,149],j784s4_dev_mcan0:[136,137,141,149],j784s4_dev_mcan10:[136,137,141,149],j784s4_dev_mcan11:[136,137,141,149],j784s4_dev_mcan12:[136,137,141,149],j784s4_dev_mcan13:[136,137,141,149],j784s4_dev_mcan14:[136,137,141,149],j784s4_dev_mcan15:[136,137,141,149],j784s4_dev_mcan16:[136,137,141,149],j784s4_dev_mcan17:[136,137,141,149],j784s4_dev_mcan1:[136,137,141,149],j784s4_dev_mcan2:[136,137,141,149],j784s4_dev_mcan3:[136,137,141,149],j784s4_dev_mcan4:[136,137,141,149],j784s4_dev_mcan5:[136,137,141,149],j784s4_dev_mcan6:[136,137,141,149],j784s4_dev_mcan7:[136,137,141,149],j784s4_dev_mcan8:[136,137,141,149],j784s4_dev_mcan9:[136,137,141,149],j784s4_dev_mcasp0:[136,137,141,149],j784s4_dev_mcasp1:[136,137,141,149],j784s4_dev_mcasp2:[136,137,141,149],j784s4_dev_mcasp3:[136,137,141,149],j784s4_dev_mcasp4:[136,137,141,149],j784s4_dev_mcspi0:[136,137,141,149],j784s4_dev_mcspi1:[136,137,141,149],j784s4_dev_mcspi2:[136,137,141,149],j784s4_dev_mcspi3:[136,137,141,149],j784s4_dev_mcspi4:[136,137,141,149],j784s4_dev_mcspi5:[136,137,141,149],j784s4_dev_mcspi6:[136,137,141,149],j784s4_dev_mcspi7:[136,137,141,149],j784s4_dev_mcu_adc12fc_16ffc0:[136,137,149],j784s4_dev_mcu_adc12fc_16ffc1:[136,137,149],j784s4_dev_mcu_cpsw0:[136,137,141,149],j784s4_dev_mcu_cpt2_aggr0:[136,137,149],j784s4_dev_mcu_dcc0:[136,137,149],j784s4_dev_mcu_dcc1:[136,137,149],j784s4_dev_mcu_dcc2:[136,137,149],j784s4_dev_mcu_esm0:[136,137,149],j784s4_dev_mcu_fss0:[137,149],j784s4_dev_mcu_fss0_fsas_0:[136,137,149],j784s4_dev_mcu_fss0_hyperbus1p0_0:[136,137,149],j784s4_dev_mcu_fss0_ospi_0:[136,137,149],j784s4_dev_mcu_fss0_ospi_1:[136,137,149],j784s4_dev_mcu_i2c0:[136,137,149],j784s4_dev_mcu_i2c1:[136,137,149],j784s4_dev_mcu_i3c0:[136,137,149],j784s4_dev_mcu_i3c1:[136,137,149],j784s4_dev_mcu_mcan0:[136,137,149],j784s4_dev_mcu_mcan1:[136,137,149],j784s4_dev_mcu_mcspi0:[136,137,149],j784s4_dev_mcu_mcspi1:[136,137,149],j784s4_dev_mcu_mcspi2:[136,137,149],j784s4_dev_mcu_navss0:[137,145,149],j784s4_dev_mcu_navss0_intr_router_0:[136,137,141,147,149],j784s4_dev_mcu_navss0_mcrc_0:[136,137,141,149],j784s4_dev_mcu_navss0_modss:[136,137,149],j784s4_dev_mcu_navss0_proxy0:[136,137,144,147,149],j784s4_dev_mcu_navss0_ringacc0:[136,137,141,146,147,149],j784s4_dev_mcu_navss0_udmap_0:[136,137,138,141,147,149],j784s4_dev_mcu_navss0_udmass:[136,137,149],j784s4_dev_mcu_navss0_udmass_inta_0:[136,137,141,147,149],j784s4_dev_mcu_pbist0:[136,137,149],j784s4_dev_mcu_pbist1:[136,137,149],j784s4_dev_mcu_pbist2:[136,137,149],j784s4_dev_mcu_r5fss0:[137,149],j784s4_dev_mcu_r5fss0_core0:[136,137,141,149],j784s4_dev_mcu_r5fss0_core1:[136,137,141,149],j784s4_dev_mcu_rti0:[136,137,149],j784s4_dev_mcu_rti1:[136,137,149],j784s4_dev_mcu_sa3_ss0:[137,145],j784s4_dev_mcu_sa3_ss0_dmss_eccaggr_0:[136,137],j784s4_dev_mcu_sa3_ss0_intaggr_0:[136,137,141,147],j784s4_dev_mcu_sa3_ss0_pktdma_0:[136,137,138,146,147],j784s4_dev_mcu_sa3_ss0_ringacc_0:[136,137,141,146,147],j784s4_dev_mcu_sa3_ss0_sa_ul_0:[136,137],j784s4_dev_mcu_timer0:[136,137,149],j784s4_dev_mcu_timer1:[136,137,149],j784s4_dev_mcu_timer2:[136,137,149],j784s4_dev_mcu_timer3:[136,137,149],j784s4_dev_mcu_timer4:[136,137,149],j784s4_dev_mcu_timer5:[136,137,149],j784s4_dev_mcu_timer6:[136,137,149],j784s4_dev_mcu_timer7:[136,137,149],j784s4_dev_mcu_timer8:[136,137,149],j784s4_dev_mcu_timer9:[136,137,149],j784s4_dev_mcu_uart0:[136,137,149],j784s4_dev_mmcsd0:[136,137,141,149],j784s4_dev_mmcsd1:[136,137,141,149],j784s4_dev_navss0:[136,137,141,145,149],j784s4_dev_navss0_bcdma_0:[136,137,138,146,147,149],j784s4_dev_navss0_cpts_0:[136,137,141,149],j784s4_dev_navss0_intr_0:[136,137,141,147,149],j784s4_dev_navss0_mailbox1_0:[136,137,141,149],j784s4_dev_navss0_mailbox1_10:[136,137,141,149],j784s4_dev_navss0_mailbox1_11:[136,137,141,149],j784s4_dev_navss0_mailbox1_1:[136,137,141,149],j784s4_dev_navss0_mailbox1_2:[136,137,141,149],j784s4_dev_navss0_mailbox1_3:[136,137,141,149],j784s4_dev_navss0_mailbox1_4:[136,137,141,149],j784s4_dev_navss0_mailbox1_5:[136,137,141,149],j784s4_dev_navss0_mailbox1_6:[136,137,141,149],j784s4_dev_navss0_mailbox1_7:[136,137,141,149],j784s4_dev_navss0_mailbox1_8:[136,137,141,149],j784s4_dev_navss0_mailbox1_9:[136,137,141,149],j784s4_dev_navss0_mailbox_0:[136,137,141,149],j784s4_dev_navss0_mailbox_10:[136,137,141,149],j784s4_dev_navss0_mailbox_11:[136,137,141,149],j784s4_dev_navss0_mailbox_1:[136,137,141,149],j784s4_dev_navss0_mailbox_2:[136,137,141,149],j784s4_dev_navss0_mailbox_3:[136,137,141,149],j784s4_dev_navss0_mailbox_4:[136,137,141,149],j784s4_dev_navss0_mailbox_5:[136,137,141,149],j784s4_dev_navss0_mailbox_6:[136,137,141,149],j784s4_dev_navss0_mailbox_7:[136,137,141,149],j784s4_dev_navss0_mailbox_8:[136,137,141,149],j784s4_dev_navss0_mailbox_9:[136,137,141,149],j784s4_dev_navss0_mcrc_0:[136,137,141,149],j784s4_dev_navss0_modss:[136,137,149],j784s4_dev_navss0_modss_inta_0:[136,137,141,147,149],j784s4_dev_navss0_modss_inta_1:[136,137,141,147,149],j784s4_dev_navss0_proxy_0:[136,137,144,147,149],j784s4_dev_navss0_pvu_0:[136,137,141,149],j784s4_dev_navss0_pvu_1:[136,137,141,149],j784s4_dev_navss0_ringacc_0:[136,137,141,146,147,149],j784s4_dev_navss0_spinlock_0:[136,137,149],j784s4_dev_navss0_timermgr_0:[136,137,149],j784s4_dev_navss0_timermgr_1:[136,137,149],j784s4_dev_navss0_udmap_0:[136,137,138,141,147,149],j784s4_dev_navss0_udmass:[136,137,149],j784s4_dev_navss0_udmass_inta_0:[136,137,141,147,149],j784s4_dev_navss0_virtss:[136,137,149],j784s4_dev_pbist0:[136,137,149],j784s4_dev_pbist10:[136,137,149],j784s4_dev_pbist11:[136,137,149],j784s4_dev_pbist13:[137,149],j784s4_dev_pbist14:[136,137,149],j784s4_dev_pbist15:[137,149],j784s4_dev_pbist1:[136,137,149],j784s4_dev_pbist2:[136,137,149],j784s4_dev_pbist3:[136,137,149],j784s4_dev_pbist4:[136,137,149],j784s4_dev_pbist5:[136,137,149],j784s4_dev_pbist7:[137,149],j784s4_dev_pbist8:[137,149],j784s4_dev_pcie0:[136,137,141,149],j784s4_dev_pcie1:[136,137,141,149],j784s4_dev_pcie2:[136,137,141,149],j784s4_dev_pcie3:[136,137,141,149],j784s4_dev_psc0:[136,137,149],j784s4_dev_r5fss0:[137,149],j784s4_dev_r5fss0_core0:[136,137,141,149],j784s4_dev_r5fss0_core1:[136,137,141,149],j784s4_dev_r5fss1:[137,149],j784s4_dev_r5fss1_core0:[136,137,141,149],j784s4_dev_r5fss1_core1:[136,137,141,149],j784s4_dev_r5fss2:[137,149],j784s4_dev_r5fss2_core0:[136,137,141,149],j784s4_dev_r5fss2_core1:[136,137,141,149],j784s4_dev_rti0:[136,137,149],j784s4_dev_rti15:[136,137,149],j784s4_dev_rti16:[136,137,149],j784s4_dev_rti17:[136,137,149],j784s4_dev_rti18:[136,137,149],j784s4_dev_rti19:[136,137,149],j784s4_dev_rti1:[136,137,149],j784s4_dev_rti28:[136,137,149],j784s4_dev_rti29:[136,137,149],j784s4_dev_rti2:[136,137,149],j784s4_dev_rti30:[136,137,149],j784s4_dev_rti31:[136,137,149],j784s4_dev_rti32:[136,137,149],j784s4_dev_rti33:[136,137,149],j784s4_dev_rti3:[136,137,149],j784s4_dev_rti4:[136,137,149],j784s4_dev_rti5:[136,137,149],j784s4_dev_rti6:[136,137,149],j784s4_dev_rti7:[136,137,149],j784s4_dev_sa2_cpsw_psilss0:[136,137,149],j784s4_dev_sa2_ul0:[136,137,141,149],j784s4_dev_serdes_10g0:[136,137,149],j784s4_dev_serdes_10g1:[136,137,149],j784s4_dev_serdes_10g2:[136,137,149],j784s4_dev_serdes_10g4:[136,137,149],j784s4_dev_stm0:[136,137,149],j784s4_dev_timer0:[136,137,141,149],j784s4_dev_timer10:[136,137,141,149],j784s4_dev_timer11:[136,137,141,149],j784s4_dev_timer12:[136,137,141,149],j784s4_dev_timer13:[136,137,141,149],j784s4_dev_timer14:[136,137,141,149],j784s4_dev_timer15:[136,137,141,149],j784s4_dev_timer16:[136,137,141,149],j784s4_dev_timer17:[136,137,141,149],j784s4_dev_timer18:[136,137,141,149],j784s4_dev_timer19:[136,137,141,149],j784s4_dev_timer1:[136,137,141,149],j784s4_dev_timer2:[136,137,141,149],j784s4_dev_timer3:[136,137,141,149],j784s4_dev_timer4:[136,137,141,149],j784s4_dev_timer5:[136,137,141,149],j784s4_dev_timer6:[136,137,141,149],j784s4_dev_timer7:[136,137,141,149],j784s4_dev_timer8:[136,137,141,149],j784s4_dev_timer9:[136,137,141,149],j784s4_dev_timesync_intrtr0:[136,137,141,147,149],j784s4_dev_uart0:[136,137,141,149],j784s4_dev_uart1:[136,137,141,149],j784s4_dev_uart2:[136,137,141,149],j784s4_dev_uart3:[136,137,141,149],j784s4_dev_uart4:[136,137,141,149],j784s4_dev_uart5:[136,137,141,149],j784s4_dev_uart6:[136,137,141,149],j784s4_dev_uart7:[136,137,141,149],j784s4_dev_uart8:[136,137,141,149],j784s4_dev_uart9:[136,137,141,149],j784s4_dev_ufs0:[136,137,141,149],j784s4_dev_usb0:[136,137,141,149],j784s4_dev_vpac0:[136,137,141,149],j784s4_dev_vpac1:[136,137,141,149],j784s4_dev_vusr_dual0:[136,137,141,149],j784s4_dev_wkup_ddpa0:[136,137,149],j784s4_dev_wkup_esm0:[136,137,141,149],j784s4_dev_wkup_gpio0:[136,137,141,149],j784s4_dev_wkup_gpio1:[136,137,141,149],j784s4_dev_wkup_gpiomux_intrtr0:[136,137,141,147,149],j784s4_dev_wkup_i2c0:[136,137,149],j784s4_dev_wkup_j7am_wakeup_16ff0:[136,137,149],j784s4_dev_wkup_porz_sync0:[136,137,149],j784s4_dev_wkup_psc0:[136,137,149],j784s4_dev_wkup_sms0:[137,149],j784s4_dev_wkup_uart0:[136,137,149],j784s4_dev_wkup_vtm0:[136,137,149],j784s4_dev_wkupmcu2main_vd:[137,149],j7_main_sec_mmr_main_0:114,j7_mcu_sec_mmr_mcu_0:114,j7am_main_sec_mmr_main_0:[129,143],j7vcl_main_sec_mmr_main_0:100,j7vcl_mcu_sec_mmr_mcu_0:[100,129,143],jitter:5,job:9,json:27,jtag:[0,7,20,22,24,28,157],jtag_unlock_host:[28,161],judgement:14,judici:27,just:[14,36,50,66,81,97,111,126,140,159],kdf:15,kdf_context_len:15,kdf_label_and_context:15,kdf_label_and_context_len_max:15,kdf_label_len:15,keep:[2,3,6,27,31],kei:[0,2,15,20,21,24,26,27,153,155,156,158,159,160,161,163],kek:[4,24,156,163],kept:[0,5],key_prog_mask:18,keycnt:[19,22,157],keycount:[19,158],keyrev:[19,22,28,31,156,157,163],keyrevis:[19,22,158],keyston:161,keystor:[21,92],keywr:[22,157],keywr_aes_enc_bmek:22,keywr_aes_enc_bmpkh:22,keywr_aes_enc_ext_otp:22,keywr_aes_enc_smek:22,keywr_aes_enc_smpkh:22,keywr_enc_a:22,keywr_enc_bmpk_sign_a:22,keywr_enc_smpk_sign_a:22,keywr_err_decrypt_aes256_kei:18,keywr_err_decrypt_bmek:18,keywr_err_decrypt_bmpkh:18,keywr_err_decrypt_ext_otp:18,keywr_err_decrypt_smek:18,keywr_err_decrypt_smpkh:18,keywr_err_img_integ_smpk_cert:18,keywr_err_interal_op:18,keywr_err_invalid_ext_count:18,keywr_err_parse_cert:18,keywr_err_parse_fek:18,keywr_err_parse_smpk_cert:18,keywr_err_progr_bmek:18,keywr_err_progr_bmpkh_part_1:18,keywr_err_progr_bmpkh_part_2:18,keywr_err_progr_ext_otp:18,keywr_err_progr_fw_cfg_rev:18,keywr_err_progr_keycount:18,keywr_err_progr_keyrev:18,keywr_err_progr_msv:18,keywr_err_progr_smek:18,keywr_err_progr_smpkh_part_1:18,keywr_err_progr_smpkh_part_2:18,keywr_err_progr_swrev:18,keywr_err_validation_bmpk_kei:18,keywr_err_validation_cert:18,keywr_err_validation_smpk_cert:18,keywr_err_validation_smpk_kei:18,keywr_err_write_prot_keycount:18,keywr_err_write_prot_keyrev:18,keywr_keycnt:22,keywr_keyrev:22,keywr_mek_opt:22,keywr_mpk_opt:22,keywr_msv:22,keywr_swrev_sbl:22,keywr_swrev_sec_bcfg:22,keywr_swrev_sysfw:22,keywr_vers:22,keywrit:[4,157],keywriter_error_cod:18,kfp5ugcgwxxcfxi:[22,157,161],kind:0,kindli:0,knob:[14,21],know:[0,3,5,25,150],knowledg:0,known:[8,11,27,63,79,95,109,124,138],l2_access_latency_valu:14,l2_pipeline_latency_valu:14,l2flush_don:14,l2flushreq:14,label:[15,151,162],lack:[0,5],larg:[31,150],larger:5,last:[6,14,22,26,27,161,162],latenc:[14,150],later:[3,150,155,161],latest:27,launch:161,layer:[2,30,163],layout:[2,13],lead:[8,158],least:14,leav:[2,8,157],left:[9,13,31,158,162],legal:13,length:[2,15,21,22,27,151,155,157,160],less:5,lesser:150,let:[3,14],level:[2,14,22,25,28,161],levent_in:[67,82],leverag:158,levt:[37,51],librari:[0,25],like:[0,2,6,14,21,25,159],limit:[2,5,14,15,21,24,27,150,151,154,159,161,162],line:[6,22,161],link:[3,36,41,50,55,66,71,81,86,97,102,111,116,126,131,140,145,154],linux:[0,2,161],list:[0,2,5,10,12,13,14,15,17,19,21,22,23,24,27,31,150,151,154,157,159,160,161,162],lite:2,littl:[14,161],load:[3,6,14,25,155,160],loader:161,local:[6,12,27,31,161],local_rm_boardcfg:27,locat:[0,2,10,12,13,14,22,24,25,26,27,28,39,53,69,84,100,114,129,143,155,160,161],lock:[22,26,153,161,162],lockstep:[0,14],lockstep_permit:14,log2:12,log:[14,26,27,31],log_output_consol:27,log_output_fil:27,logic:[14,22,150,157],longer:14,look:[2,38,52,68,83,99,113,128,142,161],loop:[5,14,26],lost:6,low:[2,3,4,6,12,13,24,26,27,28],low_prior:[44,59,75,90,105,119,134,148],lower:[14,18,19,22,31,151],lpm:7,lpsc:[14,31],lpsc_main_debug_err_intr:[67,82],lpsc_main_infra_err_intr:[67,82],lpsc_per_common_err_intr:[67,82],lrst:6,lsb:[2,12,21,27,157,158],m4_0:[35,36,44,49,50,59],machin:[31,36,50,66,81,97,111,126,140],macro:[7,24],made:[0,5,24,27,36,50,66,81,97,111,126,140,151],magic:[25,27,28],magic_word:25,mai:[2,5,6,8,13,14,22,25,26,36,50,66,81,97,111,126,140,150,152,159],main2mcu:27,main:[0,22,24,26,27,28,31,36,38,50,52,66,68,81,83,97,99,111,113,121,126,128,140,142,152],main_0_c6x_0_nonsecur:110,main_0_c6x_0_secur:110,main_0_c6x_1_nonsecur:110,main_0_c6x_1_secur:110,main_0_c7x_0_nonsecur:[110,125,139],main_0_c7x_0_secur:[110,125,139],main_0_icssg_0:[49,110],main_0_icssm_0:35,main_0_r5_0:[36,44,50,59,97,105,111,119,126,134,140,148],main_0_r5_0_nonsecur:[35,49,96,110,125,139],main_0_r5_0_secur:[35,49,96,110,125,139],main_0_r5_1:[36,44,50,59,97,105,111,119,126,134,140,148],main_0_r5_1_nonsecur:[35,49,96,110,125,139],main_0_r5_1_secur:[35,49,96,110,125,139],main_0_r5_2:[36,44,50,59,97,105,111,119,126,134,140,148],main_0_r5_3:[36,44,50,59,97,105,111,119,126,134,140,148],main_1_c7x_0_nonsecur:[125,139],main_1_c7x_0_secur:[125,139],main_1_r5_0:[50,59,111,119,126,134,140,148],main_1_r5_0_nonsecur:[49,110,125,139],main_1_r5_0_secur:[49,110,125,139],main_1_r5_1:[50,59,111,119,126,134,140,148],main_1_r5_1_nonsecur:[49,110,125,139],main_1_r5_1_secur:[49,110,125,139],main_1_r5_2:[50,59,111,119,126,134,140,148],main_1_r5_3:[50,59,111,119,126,134,140,148],main_2_c7x_0_nonsecur:139,main_2_c7x_0_secur:139,main_2_r5_0:[140,148],main_2_r5_0_nonsecur:139,main_2_r5_0_secur:139,main_2_r5_1:[140,148],main_2_r5_1_nonsecur:139,main_2_r5_1_secur:139,main_2_r5_2:[140,148],main_2_r5_3:[140,148],main_3_c7x_0_nonsecur:139,main_3_c7x_0_secur:139,main_isolation_en:24,main_isolation_hostid:24,maintain:[2,8,38,52,68,83,99,113,128,142,151,153,154,162],major:[2,3,24,31],make:[2,5,9,10,12,13,14,22,26,27,28,150,157,161],manag:[3,8,15,16,17,22,24,29,32,33,35,36,46,47,49,50,61,62,65,66,77,78,80,81,92,93,94,96,97,107,108,110,111,122,123,125,126,136,137,139,140,151,158,162,163],mandatori:[2,20,21,25,28,36,44,50,59,66,75,81,90,97,105,111,119,126,134,140,148,161],mani:[5,6,13,14,26,31],manipul:9,manner:[2,17,150,151,161],manual:[6,14,154],manufactur:[151,157],map:[9,11,12,13,25,26,27,28,31,32,37,46,51,61,77,93,107,122,127,136,141,153,154,157],mark:[2,5,14,28,32,34,37,41,42,46,48,51,55,56,61,63,67,70,71,72,77,79,82,85,86,87,93,95,98,101,102,103,107,109,112,115,116,117,122,124,127,130,131,132,136,138,141,144,145,146,151,153,154],mask:[16,153,157],maskabl:14,master:[14,28,35,49,65,80,96,110,125,139],match:[5,14,24,27,28,161],materi:151,max:[5,158],max_cpu_cor:22,max_freq_hz:5,max_hz:5,maximum:[2,5,12,13,15,21,24,27,43,57,73,88,104,118,133,147,153,157,158],mcanss_ext_ts_rollover_lvl_int:[98,112,127,141],mcanss_mcan_lvl_int:[98,112,127,141],mcu0:[68,83],mcu:[0,2,7,14,24,25,27,28,38,45,52,60,66,76,81,91,97,106,111,120,121,126,135,140,149,152],mcu_0_r5_0:[97,105,111,119,126,134,140,148],mcu_0_r5_1:[97,105,111,119,126,134,140,148],mcu_0_r5_2:[97,105,111,119,126,134,140,148],mcu_0_r5_3:[97,105,111,119,126,134,140,148],mcu_armss0_cpu0:[75,90],mcu_armss0_cpu1:[75,90],mcu_cpsw:[99,113,128,142],mcu_m4fss0_core0:[39,53],mcu_navss0_ringacc0:[72,87,103,117,132,146],mcu_navss0_udmap0:[63,67,79,82],mcu_navss0_udmap_0:[95,98,109,112,124,127,138,141],mcu_per:[99,113,128,142],mcu_pulsar:[99,113,128,142],mcu_r5:14,mcu_r5fss0_core0:[100,105,114,119,129,134,143,148],mcu_r5fss0_core1:[100,105,114,119,129,134,143,148],mcu_sa3_ss0_pktdma_0:[138,146],mcu_sa3_ss0_ringacc_0:146,mcu_sec_mmr0:[69,84,161],mdio_pend:[98,112,127,141],mean:[3,6,14,18,22,24,27,31],meant:[5,14,152],meanwhil:3,mechan:[2,13,27],mek:[155,160],mem_init_di:14,member:[22,28],memori:[0,2,3,7,17,24,25,26,27,28,36,50,66,81,97,111,126,140,151,153,155,158,159,160,161,162],memset:5,mention:150,messag:[0,14,25,31,32,33,34,37,38,41,42,44,46,47,48,51,52,55,56,59,61,62,63,67,68,70,71,72,75,77,78,79,82,83,85,86,87,90,93,94,95,98,99,101,102,103,105,107,108,109,112,113,115,116,117,119,122,123,124,127,128,130,131,132,134,136,137,138,141,142,144,145,146,148,151,153,154,160,161,162,163],method:[20,21,25,154],mevt:[37,51,67,82,98,112,127,141],mhz:[0,38,52,68,83,99,113,128,142],micro:14,might:[5,14,36,50,66,81,97,111,126,140],milli:14,millisecond:155,min:[5,157],min_cert_rev:[28,161],min_freq_hz:5,min_hz:5,mind:[3,6,36,50,66,81,97,111,126,140],minim:[0,12,25],minimum:[5,14,28,161],minor:[3,24,31,160],misc_lvl:[67,82],misconfigur:24,mismatch:24,mitig:[0,151],mix:150,mlbss_mlb_ahb_int:112,mlbss_mlb_int:112,mmr:[13,26,28,64,153,158,159],mmr_idx:16,mmr_val:16,mmra:159,mmu:[0,2,14],mode:[0,2,4,12,14,31,150,151,155,160,161],model:157,modif:153,modifi:[5,6,12,14,21,31,33,47,62,78,94,108,123,137,153,159,160,161],modul:[0,2,5,6,14,24,26,31,38,52,68,83,99,113,128,142,159],module_get:31,module_put:31,moduleclockparentchang:5,moment:[10,11],monitor:[31,67,72,82,87,98,103,112,117,127,132,141,146],monoton:6,more:[0,2,13,20,22,25,26,27,31,35,43,45,49,57,60,65,73,76,80,88,91,96,104,106,110,118,120,121,125,133,135,139,147,149,150,153,154,157,158,159],most:[5,12,21,27,153,158,162],motiv:150,mount:[32,46,61,77,93,107,122,136],move:[22,26],movement:0,mpk:[155,160],mpu:[2,24],mrst:6,msb:[2,12,21,157],msd:31,msg_device_sw_state_auto_off:6,msg_device_sw_state_on:6,msg_flag_clock_allow_freq_chang:5,msg_param_dev_clk_id:31,msg_param_v:31,msg_receiv:31,msmc0_rx:[71,86],msmc0_tx:[71,86],msmc:24,msmc_cache_s:[3,24],msmc_end_high:3,msmc_end_low:3,msmc_start_high:3,msmc_start_low:3,msv:18,multi:5,multipl:[0,2,5,6,25,26,27,31,151,153,154,155,157,159,160,161,162],multipli:5,must:[2,3,5,6,9,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,28,150,151,153,154,155,157,159,160,161,162],mutlipl:161,mutual:150,mux:[9,32,46,61,77,93,107,122,136],n_permission_reg:17,nack:[5,11,13,17,23,26,27,43,57,73,88,104,118,133,147,162],nak:[2,5,6,7,8,14,24],name:[5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,55,56,57,59,60,61,62,63,65,66,67,68,69,70,71,72,73,75,76,77,78,79,80,81,82,83,84,85,86,87,88,90,91,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,157,158,161,162],natur:2,nav:24,nav_id:[10,11,12,13],navig:[0,2,10,11,12,13],navss0_bcdma_0:[124,127,132,138,141,146],navss0_ringacc0:[72,87],navss0_ringacc_0:[103,117,132,146],navss0_udmap0:[63,67,79,82],navss0_udmap_0:[95,98,109,112,124,127,138,141],navss:[17,31,154],navss_main_cpsw2_rx:[131,145],navss_main_cpsw2_tx:[131,145],navss_main_cpsw5_rx:[102,131,145],navss_main_cpsw5_tx:[102,131,145],navss_main_cpsw9_rx:116,navss_main_cpsw9_tx:116,navss_main_csi_rx:[116,131,145],navss_main_csi_tx:[116,131,145],navss_main_dmpac_tc0_cc_rx:116,navss_main_dmpac_tc0_cc_tx:116,navss_main_icssg0_rx:116,navss_main_icssg0_tx:116,navss_main_icssg1_rx:116,navss_main_icssg1_tx:116,navss_main_msmc0_rx:[116,131,145],navss_main_msmc0_tx:[116,131,145],navss_main_pdma_main_aasrc_rx:[102,116,131,145],navss_main_pdma_main_aasrc_tx:[102,116,131,145],navss_main_pdma_main_debug_ccmcu_rx:[102,116],navss_main_pdma_main_debug_mainc66_rx:[102,116,131,145],navss_main_pdma_main_debug_rx:[131,145],navss_main_pdma_main_mcan_rx:[102,116,131,145],navss_main_pdma_main_mcan_tx:[102,116,131,145],navss_main_pdma_main_mcasp_g0_rx:[102,116],navss_main_pdma_main_mcasp_g0_tx:[102,116],navss_main_pdma_main_mcasp_g1_rx:116,navss_main_pdma_main_mcasp_g1_tx:116,navss_main_pdma_main_mcasp_rx:[131,145],navss_main_pdma_main_mcasp_tx:[131,145],navss_main_pdma_main_misc_g0_rx:116,navss_main_pdma_main_misc_g0_tx:116,navss_main_pdma_main_misc_g1_rx:[102,116,131,145],navss_main_pdma_main_misc_g1_tx:[102,116,131,145],navss_main_pdma_main_misc_g2_rx:[102,116,131,145],navss_main_pdma_main_misc_g2_tx:[102,116,131,145],navss_main_pdma_main_misc_g3_rx:[102,116,131,145],navss_main_pdma_main_misc_g3_tx:[102,116,131,145],navss_main_pdma_main_misc_rx:[131,145],navss_main_pdma_main_misc_tx:[131,145],navss_main_pdma_main_spi_g0_rx:102,navss_main_pdma_main_spi_g0_tx:102,navss_main_pdma_main_spi_g1_rx:102,navss_main_pdma_main_spi_g1_tx:102,navss_main_pdma_main_usart_g0_rx:[102,116],navss_main_pdma_main_usart_g0_tx:[102,116],navss_main_pdma_main_usart_g1_rx:[102,116,131,145],navss_main_pdma_main_usart_g1_tx:[102,116,131,145],navss_main_pdma_main_usart_g2_rx:[102,116,131,145],navss_main_pdma_main_usart_g2_tx:[102,116,131,145],navss_main_pdma_main_usart_rx:[131,145],navss_main_pdma_main_usart_tx:[131,145],navss_main_saul0_rx:[116,131,145],navss_main_saul0_tx:[116,131,145],navss_main_udmap0_rx:[102,116,131,145],navss_main_udmap0_tx:[102,116,131,145],navss_main_vpac_dmpac_rx:[131,145],navss_main_vpac_dmpac_tx:[131,145],navss_main_vpac_tc0_cc_rx:116,navss_main_vpac_tc0_cc_tx:116,navss_main_vpac_tc1_cc_rx:116,navss_main_vpac_tc1_cc_tx:116,navss_mcu_pdma_adc_rx:[102,116,131,145],navss_mcu_pdma_adc_tx:[102,116,131,145],navss_mcu_pdma_cpsw0_rx:[102,116,131,145],navss_mcu_pdma_cpsw0_tx:[102,116,131,145],navss_mcu_pdma_mcu0_rx:[102,116,131,145],navss_mcu_pdma_mcu0_tx:[102,116,131,145],navss_mcu_pdma_mcu1_rx:[102,116,131,145],navss_mcu_pdma_mcu1_tx:[102,116,131,145],navss_mcu_pdma_mcu2_rx:[102,116,131,145],navss_mcu_pdma_mcu2_tx:[102,116,131,145],navss_mcu_saul0_rx:[102,116,131,145],navss_mcu_saul0_tx:[102,116,131,145],navss_mcu_udmap0_rx:[102,116,131,145],navss_mcu_udmap0_tx:[102,116,131,145],necessari:[8,14,28,31,153,162],need:[0,2,3,10,11,12,14,21,22,24,25,26,27,150,155,157,160,161,162],never:153,newer:5,next:[2,26,27,153,161],nich:27,nist:151,nmfi_en:14,nobmp:[22,157,158,161],node:161,non:[0,7,11,12,13,14,16,22,25,27,28,35,36,49,50,65,66,76,80,81,91,96,97,106,110,111,120,125,126,135,139,140,149,151,153,154,157,161],none:[24,27,35,49,65,80,96,110,125,139,154,157,159],nonsec_a53_2_response_tx:44,nonsec_a53_3_response_tx:44,nonsec_a53_4_response_tx:44,nonsec_a72_2_notify_tx:[105,119,134,148],nonsec_a72_2_response_tx:[105,119,134,148],nonsec_a72_3_notify_tx:[105,119,134,148],nonsec_a72_3_response_tx:[105,119,134,148],nonsec_a72_4_notify_tx:[105,119,134,148],nonsec_a72_4_response_tx:[105,119,134,148],nonsec_a72_5_notify_tx:148,nonsec_a72_5_response_tx:148,nonsec_a72_6_notify_tx:148,nonsec_a72_6_response_tx:148,nonsec_a72_7_notify_tx:148,nonsec_a72_7_response_tx:148,nonsec_c6x_0_1_notify_tx:119,nonsec_c6x_0_1_response_tx:119,nonsec_c6x_1_1_notify_tx:119,nonsec_c6x_1_1_response_tx:119,nonsec_c7x_0_1_notify_tx:[134,148],nonsec_c7x_0_1_response_tx:[134,148],nonsec_c7x_1_1_notify_tx:[134,148],nonsec_c7x_1_1_response_tx:[134,148],nonsec_c7x_1_notify_tx:119,nonsec_c7x_1_response_tx:119,nonsec_c7x_2_1_notify_tx:148,nonsec_c7x_2_1_response_tx:148,nonsec_c7x_3_1_notify_tx:148,nonsec_c7x_3_1_response_tx:148,nonsec_dmsc2dm_notify_tx:[105,119],nonsec_dmsc2dm_response_tx:[105,119],nonsec_gpu_0_notify_tx:[119,134,148],nonsec_gpu_0_response_tx:[119,134,148],nonsec_gpu_response_tx:44,nonsec_high_priority_rx:[105,119,134,148],nonsec_icssg_0_notify_tx:119,nonsec_icssg_0_response_tx:119,nonsec_low_priority_rx:[44,105,119,134,148],nonsec_m4_0_response_tx:44,nonsec_main_0_r5_0_notify_tx:[105,119,134,148],nonsec_main_0_r5_0_response_tx:[105,119,134,148],nonsec_main_0_r5_1_response_tx:44,nonsec_main_0_r5_2_notify_tx:[105,119,134,148],nonsec_main_0_r5_2_response_tx:[105,119,134,148],nonsec_main_0_r5_3_response_tx:44,nonsec_main_1_r5_0_notify_tx:[119,134,148],nonsec_main_1_r5_0_response_tx:[119,134,148],nonsec_main_1_r5_2_notify_tx:[119,134,148],nonsec_main_1_r5_2_response_tx:[119,134,148],nonsec_main_2_r5_0_notify_tx:148,nonsec_main_2_r5_0_response_tx:148,nonsec_main_2_r5_2_notify_tx:148,nonsec_main_2_r5_2_response_tx:148,nonsec_mcu_0_r5_0_notify_tx:[105,119,134,148],nonsec_mcu_0_r5_0_response_tx:[105,119,134,148],nonsec_mcu_0_r5_2_notify_tx:[105,119,134,148],nonsec_mcu_0_r5_2_response_tx:[105,119,134,148],nonsec_notify_resp_rx:[105,119,134,148],nonsec_tifs2dm_notify_tx:[134,148],nonsec_tifs2dm_response_tx:[44,134,148],normal:[3,5,6,7,8,9,10,11,12,13,14,15,17,19,20,22,23,24,26,27,28,155,161],notat:22,note:[0,5,6,7,9,14,21,28,31,32,39,46,53,61,63,69,77,79,84,93,95,100,107,109,114,122,124,129,136,138,143,154,157,161],notif:[2,3,24,25,26,27,28],notifi:[3,27,75,90,105,119,134,148],notify_resp:[75,90,105,119,134,148],now:[16,22,25,26,27,150,155],num:5,num_comp:25,num_elem:25,num_match_iter:14,num_par:5,num_parents32:5,num_resourc:27,num_wait_iter:14,number:[2,3,5,6,9,12,13,14,15,16,17,21,25,26,27,28,31,43,44,57,59,64,73,75,88,90,104,105,118,119,133,134,147,148,150,153,157,158,159,161],numpar:5,nvic:[37,51,67,82,127],obtain:[20,22,151,154,159,161],occup:12,occur:[13,14,21,31,154],ocmc:[24,27,28],oct:[22,157,158,161],octet:[22,157],oem:157,oes_reg_index:31,ofc:26,off:[5,6,7,14,31],offer:[2,153,155],offici:26,offset:[13,14,25,31,34,48,158],often:[2,153],oid:[22,158],old:5,older:[5,161],onc:[5,6,14,21,25,26,27,31,38,52,68,83,99,113,128,142,151,153,161,162],one:[0,5,7,12,14,15,16,21,22,24,26,27,28,32,46,61,77,93,107,122,136,150,151,153,154,155,157,159,161],onetim:0,onli:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,150,151,153,154,155,157,158,159,160,161,162],onto:24,open:[22,27,157,159,161,162],openssl:161,oper:[0,2,5,6,11,13,14,16,17,18,21,22,26,27,28,31,150,151,153,155,160,161],opt:[22,157,161],optim:[25,150],option:[0,2,5,9,12,13,14,21,24,25,27,28,32,45,46,60,61,76,77,91,93,106,107,120,122,135,136,149,151,152,161],order:[2,6,12,13,14,24,25,26,27,28,31,63,79,95,109,124,138,150,154,157,159,160,161],order_id:12,orderid:[12,13],organ:[32,46,61,77,93,107,122,136,150,153,155],origin:[5,12,13,26,155],origpar:5,os_irq:[127,141],osal:31,ospi_lvl_intr:112,otfa_intr_err_pend:112,otg_lvl:[67,82],otgirq:[98,112,127,141],other:[0,2,5,6,9,12,13,14,16,18,20,21,22,24,27,28,31,150,151,153,154,155,159,160,161,162],otherwis:[2,5,7,9,13,27,28,161],otp:[4,24,31,92,156,163],otp_config:28,otp_entri:28,otp_rev_id_sbl:19,otp_rev_id_sec_brdcfg:19,otp_rev_id_sysfw:19,out:[6,14,151,154,155,157,160,161,162],outer:22,outfifo_level:112,outform:161,outgo:[32,46,61,77,93,107,122,136],outgroup_level:112,outl_intr:[67,82,112],outp:[98,112,127,141],output:[5,9,13,22,27,31,32,46,61,77,93,107,122,136,155,160,161],output_binary_fil:27,outsid:[156,163],over:[2,14,23,25,28,31,150,162],overal:[6,14,24,27],overhead:14,overlap:[27,34,37,42,48,51,56,63,67,70,72,79,82,85,87,95,98,101,103,109,112,115,117,124,127,130,132,138,141,144,146,152],overrid:[14,22,154],overridden:154,overview:[2,159],ovrd:22,own:[5,11,12,13,14,24,25,27,35,49,63,65,79,80,95,96,109,110,124,125,138,139,151,153,154,159],owner:[11,12,13,14,27,31,35,49,65,80,96,110,125,139,153,154,159],owner_index:17,owner_permission_bit:17,owner_privid:17,ownership:[14,17,28,150,159],packet:[13,31],pad:[155,160],page:0,pair:[18,28,31,159],parallel:[0,25],paramet:[2,3,5,6,7,8,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,32,33,34,37,41,42,46,47,48,51,55,56,61,62,63,67,70,71,72,77,78,79,82,85,86,87,93,94,95,98,101,102,103,107,108,109,112,115,116,117,122,123,124,127,130,131,132,136,137,138,141,144,145,146,152,155],paramt:24,parent32:5,parent:[5,31,32,46,61,77,93,107,122,136],pars:[18,25,31],parser:22,part1:157,part:[8,12,13,14,18,22,25,26,31,34,37,41,42,48,51,55,56,63,67,70,71,72,79,82,85,86,87,95,98,101,102,103,109,112,115,116,117,124,127,130,131,132,138,141,144,145,146,150,157,161,162],parti:0,particular:[14,32,33,46,47,61,62,77,78,93,94,107,108,122,123,136,137],partit:[31,152],pass:[5,6,8,10,12,13,22,24,26,27,28,161],patch:[3,31],patch_vers:3,path:[5,44,59,75,90,105,119,134,148,154,161],pattern:158,paus:[13,31],payload:[2,21,22,160,161],pbu:158,pcie0_pend:[67,82],pcie10_pend:[67,82],pcie11_pend:[67,82],pcie12_pend:[67,82],pcie13_pend:[67,82],pcie14_pend:[67,82],pcie1_pend:[67,82],pcie2_pend:[67,82],pcie3_pend:[67,82],pcie4_pend:[67,82],pcie5_pend:[67,82],pcie6_pend:[67,82],pcie7_pend:[67,82],pcie8_pend:[67,82],pcie9_pend:[67,82],pcie_cpts_comp:[51,67,82,98,112,127,141],pcie_cpts_genf0:[51,67,82,98,112,127,141],pcie_cpts_hw1_push:[51,67,82,98,112,127,141],pcie_cpts_hw2_push:[51,67,82,98,112,127,141],pcie_cpts_pend:[67,82,98,112,127,141],pcie_cpts_sync:[51,67,82,98,112,127,141],pcie_downstream_puls:[98,112,127,141],pcie_dpa_puls:[98,127,141],pcie_error_puls:[98,112,127,141],pcie_flr_puls:[98,112,127,141],pcie_hot_reset_puls:[98,112,127,141],pcie_legacy_puls:[98,112,127,141],pcie_link_state_puls:[98,112,127,141],pcie_local_level:[98,112,127,141],pcie_phy_level:[98,112,127,141],pcie_ptm_valid_puls:[51,98,112,127,141],pcie_pwr_state_puls:[98,112,127,141],pd_get:31,pd_init:31,pd_inv_dep_data:31,pd_put:31,pd_rstdne_timeout:31,pd_trans_timeout:31,pdk:18,pdma_cpsw0_rx:[71,86],pdma_cpsw0_tx:[71,86],pdma_debug_cc_rx:[71,86],pdma_debug_main_rx:[71,86],pdma_debug_mcu_rx:[71,86],pdma_main0_mcan0_rx:41,pdma_main0_mcan0_tx:41,pdma_main0_mcasp0_rx:[71,86],pdma_main0_mcasp0_tx:[71,86],pdma_main0_mcasp1_rx:[71,86],pdma_main0_mcasp1_tx:[71,86],pdma_main0_mcasp2_rx:[71,86],pdma_main0_mcasp2_tx:[71,86],pdma_main0_mcspi0_rx:[41,55],pdma_main0_mcspi0_tx:[41,55],pdma_main0_mcspi1_rx:[41,55],pdma_main0_mcspi1_tx:[41,55],pdma_main0_mcspi2_rx:[41,55],pdma_main0_mcspi2_tx:[41,55],pdma_main0_mcspi3_rx:55,pdma_main0_mcspi3_tx:55,pdma_main0_uart0_rx:55,pdma_main0_uart0_tx:55,pdma_main0_uart1_rx:55,pdma_main0_uart1_tx:55,pdma_main1_adc0_rx:55,pdma_main1_mcan0_rx:55,pdma_main1_mcan0_tx:55,pdma_main1_mcan1_rx:55,pdma_main1_mcan1_tx:55,pdma_main1_mcspi4_rx:55,pdma_main1_mcspi4_tx:55,pdma_main1_spi0_rx:[71,86],pdma_main1_spi0_tx:[71,86],pdma_main1_spi1_rx:[71,86],pdma_main1_spi1_tx:[71,86],pdma_main1_spi2_rx:[71,86],pdma_main1_spi2_tx:[71,86],pdma_main1_spi3_rx:[71,86],pdma_main1_spi3_tx:[71,86],pdma_main1_spi4_rx:[71,86],pdma_main1_spi4_tx:[71,86],pdma_main1_uart0_rx:41,pdma_main1_uart0_tx:41,pdma_main1_uart1_rx:41,pdma_main1_uart1_tx:41,pdma_main1_uart2_rx:[41,55],pdma_main1_uart2_tx:[41,55],pdma_main1_uart3_rx:[41,55],pdma_main1_uart3_tx:[41,55],pdma_main1_uart4_rx:[41,55],pdma_main1_uart4_tx:[41,55],pdma_main1_uart5_rx:[41,55],pdma_main1_uart5_tx:[41,55],pdma_main1_uart6_rx:[41,55],pdma_main1_uart6_tx:[41,55],pdma_main1_usart0_rx:[71,86],pdma_main1_usart0_tx:[71,86],pdma_main1_usart1_rx:[71,86],pdma_main1_usart1_tx:[71,86],pdma_main1_usart2_rx:[71,86],pdma_main1_usart2_tx:[71,86],pdma_mcasp_mcasp0_rx:41,pdma_mcasp_mcasp0_tx:41,pdma_mcasp_mcasp1_rx:41,pdma_mcasp_mcasp1_tx:41,pdma_mcasp_mcasp2_rx:41,pdma_mcasp_mcasp2_tx:41,pdma_mcu0_adc12_rx:[71,86],pdma_mcu0_adc12_tx:[71,86],pdma_mcu1_mcan0_rx:[71,86],pdma_mcu1_mcan0_tx:[71,86],pdma_mcu1_mcan1_rx:[71,86],pdma_mcu1_mcan1_tx:[71,86],pdma_mcu1_spi0_rx:[71,86],pdma_mcu1_spi0_tx:[71,86],pdma_mcu1_spi1_rx:[71,86],pdma_mcu1_spi1_tx:[71,86],pdma_mcu1_spi2_rx:[71,86],pdma_mcu1_spi2_tx:[71,86],pdma_mcu1_usart0_rx:[71,86],pdma_mcu1_usart0_tx:[71,86],peer:31,pem:161,pend:6,pend_intr:[67,82,98,112,127,141],per0:[38,52,68,83,99,113,128,142],per1:[38,52,68,83,113,128,142],per:[2,12,13,14,24,25,26,27,28,31,32,46,61,64,77,93,107,122,136,151,154,161],perf_ctrl:13,perf_ctrl_timeout_cnt:13,perform:[2,8,11,12,13,14,16,17,20,21,22,23,26,27,28,31,121,150,151,153,154,155,156,159,163],peripher:[0,9,26,27,45,60,76,91,106,120,135,149,150,152,157],perman:153,permiss:[12,17,28,35,49,65,80,96,110,125,139,153,159],permit:[14,24,33,36,39,43,44,45,47,50,53,57,59,60,62,66,69,73,75,76,78,81,84,88,90,91,94,97,100,104,105,106,108,111,114,118,119,120,121,123,126,129,133,134,135,137,140,143,147,148,149,150],perspect:[25,32,46,61,77,93,107,122,136,154],physic:[2,3,7,14,20,24,26,27,28,39,53,69,84,100,114,129,143,150,161],pick:22,piec:[3,153],pin:26,pinmux:26,pipelin:14,piyali:27,pka:[0,159],pkh:155,pktdma:[0,2,13],pktdma_rx:[41,55,145],pktdma_rx_chan_error:[37,51,141],pktdma_rx_flow_complet:[37,51,141],pktdma_rx_flow_firewal:[37,51,141],pktdma_rx_flow_starv:[37,51,141],pktdma_tx:[41,55,145],pktdma_tx_chan_error:[37,51,141],pktdma_tx_flow_complet:[37,51,141],place:[2,5,7,11,14,22,24,25,27,28,155,157,161],placement:2,plain:[14,24,27,157],plain_key_cnt:157,plain_key_rev:157,plain_keywr_min_vers:157,plain_mek_opt:157,plain_mpk_opt:157,plain_msv:157,plain_swrev_sbl:157,plain_swrev_sec_brdcfg:157,plain_swrev_sysfw:157,plaintext:157,platform:[23,152],pleas:[6,14,21,22,24,26,27,28,150,152,153,154,157,159,160,161,162],pll:[26,92],pllfrac2_ssmod_16fft_main_0:113,pllfrac2_ssmod_16fft_main_13:113,pllfrac2_ssmod_16fft_main_14:113,pllfrac2_ssmod_16fft_main_15:113,pllfrac2_ssmod_16fft_main_16:113,pllfrac2_ssmod_16fft_main_17:113,pllfrac2_ssmod_16fft_main_18:113,pllfrac2_ssmod_16fft_main_19:113,pllfrac2_ssmod_16fft_main_1:113,pllfrac2_ssmod_16fft_main_23:113,pllfrac2_ssmod_16fft_main_25:113,pllfrac2_ssmod_16fft_main_2:113,pllfrac2_ssmod_16fft_main_3:113,pllfrac2_ssmod_16fft_main_4:113,pllfrac2_ssmod_16fft_main_5:113,pllfrac2_ssmod_16fft_main_6:113,pllfrac2_ssmod_16fft_main_7:113,pllfrac2_ssmod_16fft_main_8:113,pllfrac2_ssmod_16fft_mcu_0:113,pllfrac2_ssmod_16fft_mcu_1:113,pllfrac2_ssmod_16fft_mcu_2:113,pllfracf2_ssmod_16fft_main_0:[128,142],pllfracf2_ssmod_16fft_main_12:[128,142],pllfracf2_ssmod_16fft_main_14:[128,142],pllfracf2_ssmod_16fft_main_16:[128,142],pllfracf2_ssmod_16fft_main_17:[128,142],pllfracf2_ssmod_16fft_main_19:[128,142],pllfracf2_ssmod_16fft_main_1:[128,142],pllfracf2_ssmod_16fft_main_25:[128,142],pllfracf2_ssmod_16fft_main_26:[128,142],pllfracf2_ssmod_16fft_main_27:142,pllfracf2_ssmod_16fft_main_28:142,pllfracf2_ssmod_16fft_main_2:[128,142],pllfracf2_ssmod_16fft_main_3:[128,142],pllfracf2_ssmod_16fft_main_4:[128,142],pllfracf2_ssmod_16fft_main_5:[128,142],pllfracf2_ssmod_16fft_main_6:[128,142],pllfracf2_ssmod_16fft_main_7:[128,142],pllfracf2_ssmod_16fft_main_8:[128,142],pllfracf2_ssmod_16fft_main_9:142,pllfracf2_ssmod_16fft_mcu_0:[128,142],pllfracf2_ssmod_16fft_mcu_1:[128,142],pllfracf2_ssmod_16fft_mcu_2:[128,142],pllfracf_ssmod_16fft_main_0:[38,52,99],pllfracf_ssmod_16fft_main_12:[38,52,99,113],pllfracf_ssmod_16fft_main_14:[52,99],pllfracf_ssmod_16fft_main_15:38,pllfracf_ssmod_16fft_main_16:38,pllfracf_ssmod_16fft_main_17:38,pllfracf_ssmod_16fft_main_1:[38,52,99],pllfracf_ssmod_16fft_main_2:[38,52],pllfracf_ssmod_16fft_main_3:99,pllfracf_ssmod_16fft_main_4:99,pllfracf_ssmod_16fft_main_8:[38,52,99],pllfracf_ssmod_16fft_mcu_0:[38,52,99],pllfracf_ssmod_16fft_mcu_1:99,pllfracf_ssmod_16fft_mcu_2:99,plu:13,pm_bcfg_hash:22,pm_dev_init:31,pm_init:31,pm_sys_reset:31,pmboardcfghash:[22,155],pme_gen_lvl:[67,82],pmmc:5,point:[3,14,18,21,25,26,27,31,150,161],pointer:[5,7,12,13,24,26,27,28,155],pointrpend:[67,82,98,112,127,141],polic:[2,14],polici:159,poll:[5,21],pool:14,popul:[2,20,25,26,27,28,151,155,157,158,160],por:153,port:[20,21,22,154,157,161],portion:[27,28,159,162],posit:[6,31,158],possess:151,possibl:[3,5,6,12,14,27,151],post:[27,31],potenti:31,power:[0,3,6,8,14,24,29,32,33,46,47,61,62,77,78,93,94,107,108,122,123,136,137,161,163],powerdomain:31,pppp:161,pr1_edc0_latch0_in:[37,51,67,82,112],pr1_edc0_latch1_in:[37,51,67,82,112],pr1_edc0_sync0_out:[37,51,67,82,112],pr1_edc0_sync1_out:[37,51,67,82,112],pr1_edc1_latch0_in:[51,67,82,112],pr1_edc1_latch1_in:[51,67,82,112],pr1_edc1_sync0_out:[51,67,82,112],pr1_edc1_sync1_out:[51,67,82,112],pr1_host_intr_pend:[67,82,112],pr1_host_intr_req:[37,51,67,82,112],pr1_iep0_cap_intr_req:[37,51,67,82,112],pr1_iep0_cmp_intr_req:[37,51,67,82,112],pr1_iep1_cap_intr_req:[51,67,82,112],pr1_iep1_cmp_intr_req:[51,67,82,112],pr1_rx_sof_intr_req:[67,82,112],pr1_slv_intr:[37,51,67,82,112],pr1_tx_sof_intr_req:[67,82,112],precaut:24,preclud:27,predefin:[150,152,153],prefix:2,prepar:[2,7,25],prepend:2,present:[2,3,5,13,21,25,28,31,151,161],preserv:22,presum:24,prevent:[6,14,16,26,27,150,153,154,159,161],previou:150,previous:14,prf:151,primari:[2,20,21,27,28,150,158,159],prime:25,primer:[156,163],print:[31,161],print_freq:5,printf:5,prior:[5,6,9,13,14,31],prioriti:[2,13,24,27,31],priv:[17,22,31],privat:[155,157,158,160],privid:151,priviledg:2,privileg:[2,22,35,49,65,80,96,110,125,139,154,161],privilig:151,probabl:14,proc_access_list:28,proc_access_mast:28,proc_access_secondari:28,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163],proc_id:[7,14],proce:161,procedur:[151,161],proceess:20,process:[0,2,3,5,6,8,9,10,12,13,14,17,20,21,22,24,25,28,36,43,44,50,57,59,66,73,75,81,88,90,97,104,105,111,118,119,126,133,134,140,147,148,152,153,157,160,161,162],processor:[0,2,4,7,9,22,24,27,36,44,50,59,66,75,81,90,92,97,105,111,119,126,134,140,148,161,162],processor_access_list:28,processor_acl_list:28,processor_id:[14,28],produc:151,product:[26,150,161],profil:24,program:[2,6,9,10,11,12,13,17,18,19,22,26,27,28,31,38,52,68,83,99,113,128,142,157,158,162],programm:[12,16,153],programmed_st:[5,6],progress:31,project:27,prompt:[22,157,158,161],proper:[2,26],properli:[26,31],protect:[0,18,22,26,28,150,151,153,154,155,157,160,162],protocol:[2,13,161],provid:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,157,161],proxi:[0,2,4,5,9,11,13,17,24,28,31,92,154],proxy_cfg:[10,31],proxy_cfg_respons:10,proxy_init:31,proxy_oes_get:31,proxy_oes_set:31,psc:[6,14,26,31],psc_inv_data:31,pseudo:[5,151],pseudorandom:151,psi:[0,2,4,13,31,92],psil:[11,28,159],psil_dst_thread:31,psil_init:31,psil_pair:31,psil_read:31,psil_src_thread:31,psil_src_thread_p:31,psil_thread:31,psil_thread_cfg_reg_addr:31,psil_thread_cfg_reg_val_hi:31,psil_thread_cfg_reg_val_lo:31,psil_thread_dis:31,psil_thread_en:31,psil_to:13,psil_to_tout:13,psil_to_tout_cnt:13,psil_unpair:31,psil_writ:31,psinfo:31,psuedo:5,pub:22,pub_boardcfg_rm_tisci:27,pulsar_0:[65,80,96,110,125,139],pulsar_1:[65,80,96,110,125,139],purpos:[0,14,22,31,36,50,66,81,97,111,126,140,151,152,153,155,159,161],put:[31,157],put_actflag_aesenc_bmek:157,put_actflag_aesenc_bmpkh:157,put_actflag_aesenc_ext_otp:157,put_actflag_aesenc_smek:157,put_actflag_aesenc_smpkh:157,put_actflag_plain_key_cnt:157,put_actflag_plain_key_rev:157,put_actflag_plain_mek_opt:157,put_actflag_plain_mpk_opt:157,put_actflag_plain_msv:157,put_actflag_plain_swrev_sbl:157,put_actflag_plain_swrev_sec_brdcfg:157,put_actflag_plain_swrev_sysfw:157,put_aesenc_bmek:157,put_aesenc_bmpkh:157,put_aesenc_ext_otp:157,put_aesenc_smek:157,put_aesenc_smpkh:157,put_enc_aes_kei:157,put_enc_bmpk_signed_aes_kei:157,put_enc_smpk_signed_aes_kei:157,put_indx_aesenc_ext_otp:157,put_iv_aesenc_bmek:157,put_iv_aesenc_bmpkh:157,put_iv_aesenc_ext_otp:157,put_iv_aesenc_smek:157,put_iv_aesenc_smpkh:157,put_plain_key_cnt:157,put_plain_key_rev:157,put_plain_keywr_min_v:157,put_plain_mek_opt:157,put_plain_mpk_opt:157,put_plain_msv:157,put_plain_swrev_sbl:157,put_plain_swrev_sec_brdcfg:157,put_plain_swrev_sysfw:157,put_rs_aesenc_bmek:157,put_rs_aesenc_bmpkh:157,put_rs_aesenc_ext_otp:157,put_rs_aesenc_smek:157,put_rs_aesenc_smpkh:157,put_size_aesenc_bmek:157,put_size_aesenc_bmpkh:157,put_size_aesenc_ext_otp:157,put_size_aesenc_smek:157,put_size_aesenc_smpkh:157,put_size_enc_a:157,put_size_enc_bmpk_signed_a:157,put_size_enc_smpk_signed_a:157,put_wprp_aesenc_ext_otp:157,qmode:12,qos:13,qqqq:161,queri:[5,16,17,27,153],query_freq_resp:5,question:17,queue:[0,2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,26,27,28,31],quick:[150,152],quietli:[12,13],quirk:0,r5_0:[36,50,66,75,81,90,97,111,126,140],r5_1:[50,66,75,81,90,111,126,140],r5_2:[66,75,81,90,140],r5_3:[66,75,81,90],r5_cl0_c0:[69,84,161],r5_cl0_c1:[69,84,161],r5_lpsc:14,r5_reset:14,r5f:[0,2,14,52,99,113,128,142],r5fss0_core0:[39,44,53,59,100,105,114,119,129,134,143,148],r5fss0_core1:[53,59,100,105,114,119,129,134,143,148],r5fss1_core0:[53,59,114,119,129,134,143,148],r5fss1_core1:[53,59,114,119,129,134,143,148],r5fss2_core0:[143,148],r5fss2_core1:[143,148],ra_init:31,ra_inst:27,ram:[3,10,14],random:[22,151,155,157,160,161],randomli:[18,151],randomstr:[22,155],rang:[3,5,10,12,13,21,24,31,34,37,41,42,43,48,51,55,56,57,63,66,67,70,71,72,73,79,81,82,85,86,87,88,95,98,101,102,103,104,109,112,115,116,117,118,124,127,130,131,132,133,138,141,144,145,146,147],range_num:27,range_num_sec:27,range_start:27,range_start_sec:27,rapidli:5,rare:5,rat:14,rat_exp_intr:112,rate:[5,14],rather:5,rational:14,raw:155,rchan_rcfg:13,rchan_rcq:13,rchan_rflow_rng:13,rchan_rpri_ctrl:13,rchan_rst_sch:13,rchan_thrd_id:11,read:[2,3,4,10,12,13,14,15,18,21,22,23,26,28,31,35,38,44,49,52,59,65,68,75,80,83,90,96,99,105,110,113,119,125,128,134,139,142,148,150,151,154,156,157,159,161,162,163],readabl:[3,31,32,46,61,77,93,107,122,136],readback:154,readi:[3,14,25],real:[5,9,11,12,13,27],realli:150,reamin:28,reason:[12,14,24,26,27,150,153],reboot:[31,151,153],rec_intr_pend:[67,82,98,112,127,141],receipt:[26,28],receiv:[2,3,5,11,14,24,28,31,34,48,63,67,79,82,95,98,109,112,124,127,138,141,151,162],recept:27,reciev:[0,25],recommend:[24,26,27,150,151],reconfigur:[8,24,26,162],record:12,recov:14,recoveri:[8,14,28],reduc:[27,28,155,157,158],redund:[157,158],ref:[9,11,12,13,27],refer:[0,2,5,6,14,18,24,25,26,27,28,35,38,49,52,65,68,80,83,96,99,110,113,125,128,139,142,150,152,153,154,157,158,159,160,161,162],reflect:[22,25,26,27,161],refresh:153,regard:[0,2,6,13],regardless:[5,6],region:[0,7,10,11,12,13,31,152,153,159,162],regist:[2,5,9,10,12,13,14,15,16,17,21,22,26,27,28,31,38,52,68,83,99,113,128,142,151,153,158],regular:[24,27],reject:[13,24,27,34,37,42,48,51,56,63,67,70,72,79,82,85,87,95,98,101,103,109,112,115,117,124,127,130,132,138,141,144,146],rel:5,relat:[13,151,159],relationship:3,releas:[0,2,6,27,28,151,159,162],release_processor:14,relev:[14,22,150],reli:155,relinquish:14,reloc:3,remain:[0,3,5,7,21,26,28,150,154,155,157,161],remot:11,remov:[24,162],reorder:161,repeat:[21,150],replac:[12,22,152,157,158],repons:0,report:[14,27,31,161],repres:[5,22,27,31,32,33,36,39,43,44,46,47,50,53,57,59,61,62,66,69,73,75,77,78,81,84,88,90,93,94,97,100,104,105,107,108,111,114,118,119,122,123,126,129,133,134,136,137,140,143,147,148,158],represent:[22,158],reprogram:154,req:[22,157,158,161],req_distinguished_nam:[22,157,158,161],request:[0,3,5,6,7,8,11,15,16,17,18,19,20,23,24,25,26,27,28,31,34,37,41,42,48,51,55,56,63,67,70,71,72,79,82,85,86,87,95,98,101,102,103,109,112,115,116,117,124,127,130,131,132,138,141,144,145,146,151,162],request_processor:14,requir:[0,2,5,6,9,12,14,17,20,21,22,24,26,27,28,31,34,37,41,42,48,51,55,56,63,67,70,71,72,79,82,85,86,87,95,98,101,102,103,109,112,115,116,117,124,127,130,131,132,138,141,144,145,146,150,151,152,154,155,157,158,159,160,161,162],requisit:5,resasg:27,resasg_entri:27,resasg_entries_s:27,resasg_firewall_cfg:31,resasg_fwl_ch:31,resasg_fwl_id:31,resasg_subtype_bcdma_block_copy_chan:[43,57],resasg_subtype_bcdma_ring_block_copy_chan:[43,57],resasg_subtype_bcdma_ring_split_tr_rx_chan:[43,57,133,147],resasg_subtype_bcdma_ring_split_tr_tx_chan:[43,57,133,147],resasg_subtype_bcdma_split_tr_rx_chan:[43,57,133,147],resasg_subtype_bcdma_split_tr_tx_chan:[43,57,133,147],resasg_subtype_global_event_sevt:[43,57,73,88,104,118,133,147],resasg_subtype_global_event_trigg:[43,57,73,88,104,118,133,147],resasg_subtype_ia_bcdma_chan_data_completion_o:[43,57],resasg_subtype_ia_bcdma_chan_error_o:[43,57],resasg_subtype_ia_bcdma_chan_ring_completion_o:[43,57],resasg_subtype_ia_bcdma_rx_chan_data_completion_o:[43,57,133,147],resasg_subtype_ia_bcdma_rx_chan_error_o:[43,57,133,147],resasg_subtype_ia_bcdma_rx_chan_ring_completion_o:[43,57,133,147],resasg_subtype_ia_bcdma_tx_chan_data_completion_o:[43,57,133,147],resasg_subtype_ia_bcdma_tx_chan_error_o:[43,57,133,147],resasg_subtype_ia_bcdma_tx_chan_ring_completion_o:[43,57,133,147],resasg_subtype_ia_pktdma_rx_chan_error_o:[43,57,147],resasg_subtype_ia_pktdma_rx_flow_completion_o:[43,57,147],resasg_subtype_ia_pktdma_rx_flow_firewall_o:[43,57,147],resasg_subtype_ia_pktdma_rx_flow_starvation_o:[43,57,147],resasg_subtype_ia_pktdma_tx_chan_error_o:[43,57,147],resasg_subtype_ia_pktdma_tx_flow_completion_o:[43,57,147],resasg_subtype_ia_timermgr_evt_o:[43,57,147],resasg_subtype_ia_vint:[43,57,73,88,104,118,133,147],resasg_subtype_ir_output:[43,57,73,88,104,118,133,147],resasg_subtype_pktdma_cpsw_rx_chan:[43,57],resasg_subtype_pktdma_cpsw_tx_chan:[43,57],resasg_subtype_pktdma_flow_cpsw_rx_chan:[43,57],resasg_subtype_pktdma_flow_icssg_0_rx_chan:57,resasg_subtype_pktdma_flow_icssg_1_rx_chan:57,resasg_subtype_pktdma_flow_saul_rx_0_chan:[43,57,147],resasg_subtype_pktdma_flow_saul_rx_1_chan:[43,57,147],resasg_subtype_pktdma_flow_saul_rx_2_chan:[43,57,147],resasg_subtype_pktdma_flow_saul_rx_3_chan:[43,57,147],resasg_subtype_pktdma_flow_unmapped_rx_chan:[43,57],resasg_subtype_pktdma_icssg_0_rx_chan:57,resasg_subtype_pktdma_icssg_0_tx_chan:57,resasg_subtype_pktdma_icssg_1_rx_chan:57,resasg_subtype_pktdma_icssg_1_tx_chan:57,resasg_subtype_pktdma_ring_cpsw_rx_chan:[43,57],resasg_subtype_pktdma_ring_cpsw_tx_chan:[43,57],resasg_subtype_pktdma_ring_icssg_0_rx_chan:57,resasg_subtype_pktdma_ring_icssg_0_tx_chan:57,resasg_subtype_pktdma_ring_icssg_1_rx_chan:57,resasg_subtype_pktdma_ring_icssg_1_tx_chan:57,resasg_subtype_pktdma_ring_saul_rx_0_chan:[43,57,147],resasg_subtype_pktdma_ring_saul_rx_1_chan:[43,57,147],resasg_subtype_pktdma_ring_saul_rx_2_chan:[43,57,147],resasg_subtype_pktdma_ring_saul_rx_3_chan:[43,57,147],resasg_subtype_pktdma_ring_saul_tx_0_chan:[43,57,147],resasg_subtype_pktdma_ring_saul_tx_1_chan:[43,57,147],resasg_subtype_pktdma_ring_unmapped_rx_chan:[43,57],resasg_subtype_pktdma_ring_unmapped_tx_chan:[43,57],resasg_subtype_pktdma_saul_rx_0_chan:[43,57,147],resasg_subtype_pktdma_saul_rx_1_chan:[43,57,147],resasg_subtype_pktdma_saul_rx_2_chan:[43,57,147],resasg_subtype_pktdma_saul_rx_3_chan:[43,57,147],resasg_subtype_pktdma_saul_tx_0_chan:[43,57,147],resasg_subtype_pktdma_saul_tx_1_chan:[43,57,147],resasg_subtype_pktdma_unmapped_rx_chan:[43,57],resasg_subtype_pktdma_unmapped_tx_chan:[43,57],resasg_subtype_proxy_proxi:[73,88,104,118,133,147],resasg_subtype_ra_error_o:[43,57,73,88,104,118,133,147],resasg_subtype_ra_generic_ipc:57,resasg_subtype_ra_gp:[73,88,104,118,133,147],resasg_subtype_ra_monitor:[27,73,88,104,118,133,147],resasg_subtype_ra_udmap_rx:[73,88,104,118,133,147],resasg_subtype_ra_udmap_rx_h:[73,88,104,118,133,147],resasg_subtype_ra_udmap_rx_uh:[104,118,133,147],resasg_subtype_ra_udmap_tx:[73,88,104,118,133,147],resasg_subtype_ra_udmap_tx_ext:[73,88,118,133,147],resasg_subtype_ra_udmap_tx_h:[73,88,104,118,133,147],resasg_subtype_ra_udmap_tx_uh:[104,118,133,147],resasg_subtype_ra_virtid:[43,57,73,88,104,118,133,147],resasg_subtype_udmap_global_config:[43,57,73,88,104,118,133,147],resasg_subtype_udmap_invalid_flow_o:[73,88,104,118,133,147],resasg_subtype_udmap_rx_chan:[73,88,104,118,133,147],resasg_subtype_udmap_rx_flow_common:[73,88,104,118,133,147],resasg_subtype_udmap_rx_hchan:[73,88,104,118,133,147],resasg_subtype_udmap_rx_uhchan:[104,118,133,147],resasg_subtype_udmap_tx_chan:[73,88,104,118,133,147],resasg_subtype_udmap_tx_echan:[73,88,118,133,147],resasg_subtype_udmap_tx_hchan:[73,88,104,118,133,147],resasg_subtype_udmap_tx_uhchan:[104,118,133,147],resasg_utyp:31,resasg_validate_host:31,resasg_validate_resourc:31,resend:[8,21],resent:21,reserv:[2,3,5,6,7,12,13,14,18,22,25,26,27,28,31,34,37,41,42,48,51,55,56,63,67,70,71,72,79,82,85,86,87,95,98,101,102,103,109,112,115,116,117,124,127,130,131,132,138,141,144,145,146,157,159,161,162],reset:[2,4,5,6,14,21,22,31,121,152,153,160,161],resetdon:31,resetvec:22,resid:9,resourc:[0,3,6,8,14,17,24,28,29,33,34,35,37,42,45,47,48,49,51,56,60,62,63,65,66,67,70,72,76,78,79,80,81,82,85,87,91,92,94,95,96,98,101,103,106,108,109,110,112,115,117,120,123,124,125,127,130,132,135,137,138,139,141,144,146,149,150,163],resource_get:31,resource_get_range_num:31,resource_get_range_start:31,resource_get_secondary_host:31,resource_get_subtyp:31,resource_get_typ:31,respect:[155,157],respfreq_hz:5,respon:16,respond:[3,5],respons:[0,3,5,6,7,8,11,14,15,17,18,19,20,21,23,24,25,26,27,28,31,44,59,75,90,105,119,134,148,150,151,152,153,158,161,162],rest:[0,2,14,154,155,161,162],restor:[5,7,14],restrict:[13,31,154,159],result:[2,5,9,10,12,13,27,31,43,57,73,88,104,118,133,147,151,154,158],resum:7,ret:5,retain:[151,162],retent:[5,6,31],retention_get:31,retention_put:31,retriev:[3,6,12,17,27,31],reus:22,rev:[18,27,157],revers:5,review:21,revis:[4,18,25,27,28,31,153,155,157,160],rflow_rf:13,rflow_rfa:13,rflow_rfb:13,rflow_rfc:13,rflow_rfd:13,rflow_rff:13,rflow_rfg:13,rflow_rfh:13,rflowfwstat:13,rflowfwstat_pend:13,rgx:111,right:[5,27],ring:[0,2,4,9,13,24,31,37,51,67,82,92,98,112,127,141,154,162],ring_ba_hi:12,ring_ba_lo:12,ring_ba_lo_hi:31,ring_ba_lo_lo:31,ring_configur:31,ring_control2:12,ring_count_hi:31,ring_count_lo:31,ring_get_cfg:31,ring_mod:31,ring_mon_cfg:[12,31],ring_mon_cfg_respons:12,ring_monitor_mod:31,ring_monitor_queu:31,ring_monitor_sourc:31,ring_oes_get:31,ring_oes_set:31,ring_orderid:[12,31],ring_siz:[12,31],ring_validate_index:31,ring_virtid:31,ringacc:12,ringacc_control:12,ringacc_data0:12,ringacc_data1:12,ringacc_occ_j:12,ringacc_queu:12,risk:7,rm_bcfg_hash:22,rm_boardcfg:27,rm_core_init:31,rm_init:31,rma:157,rmboardcfghash:[22,155],role:24,rollback:[0,22,28,155,160],rom:[20,22,26,29,38,52,68,83,99,113,128,142,155,157,161,163],rom_msg_cert_auth_fail:25,rom_msg_cert_auth_pass:25,rom_msg_m3_to_r5_m3fw_result:25,rom_msg_r5_to_m3_m3fw:25,root:[0,2,19,20,24,27,153,154,155,157,161],round:24,rout:[13,27,31],router:[0,2,9,27],routin:151,row:[18,22,64,153,157,158],row_idx:16,row_mask:16,row_soft_lock:16,row_val:16,rsa:[0,157],rsdv2:22,rsdv3:22,rsvd1:22,rsvd2:22,rsvd3:22,rsvd:[2,28],rto:[0,2],rule:[22,27,154],rules_fil:27,run:[0,2,3,5,14,21,25,27,31,150,151,153,154,156,161,162,163],runtim:[4,21,27,28,31,45,60,76,91,92,106,120,135,149,160,161],rwcd:[35,49,65,80,96,110,125,139],rwd:[35,49,65,80,96,110,125,139],rx_atyp:13,rx_burst_siz:13,rx_chan:[63,79,95,109,124,138],rx_chan_typ:13,rx_desc_typ:13,rx_dest_qnum:13,rx_dest_tag_hi:13,rx_dest_tag_hi_sel:13,rx_dest_tag_lo:13,rx_dest_tag_lo_sel:13,rx_einfo_pres:13,rx_error_handl:13,rx_fdq0_sz0_qnum:13,rx_fdq0_sz1_qnum:13,rx_fdq0_sz2_qnum:13,rx_fdq0_sz3_qnum:13,rx_fdq1_qnum:13,rx_fdq1_sz0_qnum:13,rx_fdq2_qnum:13,rx_fdq2_sz0_qnum:13,rx_fdq3_qnum:13,rx_fdq3_sz0_qnum:13,rx_fetch_siz:13,rx_hchan:[63,79,95,109,124,138],rx_ignore_long:13,rx_ignore_short:13,rx_orderid:13,rx_pause_on_err:13,rx_prioriti:13,rx_ps_locat:13,rx_psinfo_pres:13,rx_qo:13,rx_sched_prior:13,rx_size_thresh0:13,rx_size_thresh1:13,rx_size_thresh2:13,rx_size_thresh_en:13,rx_sop_offset:13,rx_src_tag_hi:13,rx_src_tag_hi_sel:13,rx_src_tag_lo:13,rx_src_tag_lo_sel:13,rx_uhchan:[95,109,124,138],rxcq_qnum:13,sa2:2,sa2ul:[15,156,162,163],sa2ul_config:28,sa2ul_dkek_key_len:15,sa2ul_inst:15,sa_ul_pka:[67,82,112,127,141],sa_ul_trng:[67,82,112,127,141],safeti:[0,152],salt:[22,155],same:[0,2,5,6,12,21,22,27,28,31,36,50,66,81,97,111,121,126,140,151,153,155,158,161],sane:14,satisfi:5,saul0_rx:[41,55,71,86,145],saul0_tx:[41,55,71,86,145],saul:28,saul_rx_0_chan:[34,42,48,56,138,146],saul_rx_1_chan:[34,42,48,56,138,146],saul_rx_2_chan:[34,42,48,56,138,146],saul_rx_3_chan:[34,42,48,56,138,146],saul_tx_0_chan:[34,42,48,56,138,146],saul_tx_1_chan:[34,42,48,56,138,146],save:[7,12],sbl:[19,25,157],sbl_data:25,scalabl:27,scale:24,scaling_factor:24,scaling_profil:24,scan:14,scenario:[0,14],schedul:[13,27,31],scheme:150,sci:[2,16,17,20,24,25,26,28,31],sciserv:0,script:27,sdbg_debug_ctrl:22,sdk:2,search:5,sec:[21,157,161],sec_bcfg_enc_iv:22,sec_bcfg_enc_r:22,sec_bcfg_hash:22,sec_bcfg_key_derive_index:22,sec_bcfg_key_derive_salt:22,sec_bcfg_ver:22,sec_boot_ctrl:22,sec_dbg_config:28,sec_debug_core_sel:22,sec_proxi:146,secboardcfghash:[22,155],secboardcfgv:[22,155],secmgr_swrv_status_reg_i:158,second:[14,27],secondari:[9,27,31,157,158],secondary_host:[9,27],secondarybootload:25,secproxi:24,secreci:151,secret:[26,28,162],section:[2,12,13,14,22,25,27,28,32,34,35,37,41,42,46,48,49,51,55,56,61,63,65,67,70,71,72,77,79,80,82,85,86,87,93,95,96,98,101,102,103,107,109,110,112,115,116,117,122,124,125,127,130,131,132,136,138,139,141,144,145,146,150,151,154,159,160,161],secur:[1,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,24,25,26,27,29,30,32,33,34,35,36,37,38,39,40,41,42,43,45,46,47,48,49,50,51,52,53,54,55,56,57,58,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,76,77,78,79,80,81,82,83,84,85,86,87,88,89,91,92,93,94,95,96,97,98,99,100,101,102,103,104,106,107,108,109,110,111,112,113,114,115,116,117,118,120,121,122,123,124,125,126,127,128,129,130,131,132,133,135,136,137,138,139,140,141,142,143,144,145,146,147,149,150,151,152,153,154,156,158,159,163],see:[3,5,6,13,14,15,20,21,22,27,28,31,44,59,75,90,105,119,134,148,151,153,154,155,157,161],seen:31,select:[5,12,24,31,161],selector:[13,31],self:14,send:[2,3,5,12,24,25,26,27,28,31,43,57,73,88,104,118,133,147,154],send_receive_with_timeout:5,sender:[2,162],sensit:[150,159],sent:[2,3,5,7,19,23,24,25,26,27,28,31,38,52,68,83,99,113,128,142,154,155,162],separ:[0,2,12,14,24,27,28,151,155],seq:2,sequenc:[2,3,5,7,22,25,26,27,45,60,76,91,106,120,135,149,150,155,157,158,161,162],serv:[24,27],server:25,servic:[0,2,25,27,28,150,159],set:[0,2,3,5,6,7,10,11,12,13,16,19,21,22,24,26,27,28,31,38,45,52,60,68,76,83,91,99,106,113,120,128,135,142,149,150,151,153,154,155,157,158,159,161,162],set_clock_freq:5,set_clock_par:5,set_devic:6,set_freq_req:5,set_local_reset:31,set_module_reset:31,set_processor_config:[14,22],set_processor_control:14,set_processor_suspend_readi:14,sete:19,setup:[5,10,14,153],sever:3,sevt:[37,51,67,82,98,112,127,141],sfals:9,sgx544:[66,81],sha2:[0,22,155,160],sha512:[158,161],sha:[22,157],shall:[14,150],share:[3,6,7,27,63,79,95,109,124,138,151,161],shatyp:[22,158],shavalu:[22,158],she:0,shift:[13,158],should:[2,5,7,14,18,20,21,22,25,27,31,39,53,69,84,100,114,129,143,150,157,161],show:[22,27,31,155,161,162],shown:[2,22,27,154,155,160,161],shutdown:14,side:[15,23,150,151,153,157,162],sigend:157,sign:[18,19,20,21,24,26,27,28,31,156,157,161,163],signatur:[21,161],signific:158,significand:31,signing_config:161,silicon:[14,26],similar:[2,14,150,154,161],similarli:5,simpl:17,simplest:150,simplifi:5,simutan:24,sinc:[0,2,6,14,22,24,25,26,150],singl:[14,25,27,31,151,153,155,161],single_cor:14,singlecore_onli:14,situat:[25,151],size:[3,12,14,15,21,22,24,25,26,27,28,31,151,157,158],size_byt:12,sizeof:[5,24,158],skip:[22,161],slave:[2,154],sleep:7,slight:0,slightli:6,slot:[35,49,65,80,96,110,125,139],small:5,smaller:153,smek:[18,157],smpk:[18,157,158,161],smpkh:[18,157],sms_main_0_secctrl_0:39,sms_wkup_0_secctrl_0:129,snapshot:5,snippet:[5,158],snoop:14,soc:[0,2,3,5,6,7,8,9,10,11,12,13,14,18,21,22,24,25,26,27,28,31,33,34,36,37,38,39,41,42,43,44,45,47,48,50,51,52,53,55,56,57,58,59,60,62,63,64,66,67,68,69,70,71,72,73,74,75,76,78,79,81,82,83,84,85,86,87,88,89,90,91,94,95,97,98,99,100,101,102,103,104,105,106,108,109,111,112,113,114,115,116,117,118,119,120,121,123,124,126,127,128,129,130,131,132,133,134,135,137,138,140,141,142,143,144,145,146,147,148,149,150,152,153,154,157,159,162,163],soc_doc_am6_public_host_desc_host_list:24,soc_events_in:[112,127,141],soc_events_in_64:[119,134,148],soc_events_in_65:[119,134,148],soc_events_in_66:[119,134,148],soc_events_in_67:[119,134,148],soc_events_in_68:[119,134,148],soc_events_in_69:[119,134,148],soc_events_in_70:[119,134,148],soc_events_in_71:[119,134,148],soc_events_in_720:148,soc_events_in_721:148,soc_events_in_722:148,soc_events_in_723:148,soc_events_in_724:148,soc_events_in_725:148,soc_events_in_726:148,soc_events_in_727:148,soc_events_in_728:[134,148],soc_events_in_729:[134,148],soc_events_in_72:[119,134,148],soc_events_in_730:[134,148],soc_events_in_731:[134,148],soc_events_in_732:[119,134,148],soc_events_in_733:[119,134,148],soc_events_in_734:[119,134,148],soc_events_in_735:[119,134,148],soc_events_in_73:[119,134,148],soc_events_in_74:148,soc_events_in_75:148,soc_events_in_76:148,soc_events_in_77:148,soc_events_in_78:148,soc_events_in_79:148,soc_events_out_level:112,soc_phys_addr_t:17,soc_uid:[20,161],soft:153,softwar:[2,3,7,8,21,24,25,26,27,150,151,153,154,155,157,158,159,160,161],sofwar:19,some:[5,6,9,10,12,13,14,24,33,34,36,37,41,42,47,48,50,51,55,56,62,63,66,67,70,71,72,78,79,81,82,85,86,87,94,95,97,98,101,102,103,108,109,111,112,115,116,117,123,124,126,127,130,131,132,137,138,140,141,144,145,146,154,160,162],soon:151,sop:31,sort:27,sound:150,sourc:[5,6,9,11,12,13,31,32,46,61,77,93,107,122,136,155],space:5,span:[150,154],special:[6,14,22,32,46,61,77,93,107,122,136,161],specif:[0,2,3,5,6,13,15,16,20,22,23,24,25,26,27,31,34,37,41,42,45,48,51,55,56,60,63,67,70,71,72,76,79,82,85,86,87,91,95,98,101,102,103,106,109,112,115,116,117,120,121,124,127,130,131,132,135,138,141,144,145,146,149,150,151,152,153,154,157,161,162,163],specifi:[7,9,11,12,13,14,16,17,20,21,22,23,24,25,26,27,28,31,32,33,36,46,47,50,61,62,66,77,78,81,93,94,97,107,108,111,122,123,126,136,137,140,153,155,157,161,162],spectrum:5,speed:150,spi:[37,51,67,82,98,112,127,141],spi_64:[44,59,105,119,134,148],spi_65:[44,59,105,119,134,148],spi_66:[44,59,105,119,134,148],spi_67:[44,59,105,119,134,148],spi_68:[44,59,105,119,134,148],spi_69:[105,119,134,148],spi_70:[105,119,134,148],spi_71:[105,119,134,148],spi_720:148,spi_721:148,spi_722:148,spi_723:148,spi_724:148,spi_725:148,spi_726:148,spi_727:148,spi_728:[134,148],spi_729:[134,148],spi_72:[105,119,134,148],spi_730:[134,148],spi_731:[134,148],spi_732:[119,134,148],spi_733:[119,134,148],spi_734:[119,134,148],spi_735:[119,134,148],spi_73:[105,119,134,148],spi_74:148,spi_75:148,spi_76:148,spi_77:148,spi_78:148,spi_79:148,spl:25,split:[0,13,14,157],split_tr_rx_chan:[34,42,48,56,124,132,138,146],split_tr_tx_chan:[34,42,48,56,124,132,138,146],spmkh:157,spread:5,sproxi:[44,59,75,90,105,119,134,148],sproxy_priv:[35,49,65,80,96,110,125,139],sr1:[154,163],sr2:163,sram:[3,14,24,25,27,28],src_id:9,src_index:9,src_thread:11,ss_device_id:31,ssc:5,ssclk_mode_div_clk_mode_valu:14,stabil:0,stabl:14,stack:0,stage:[14,45,60,76,91,106,120,135,149,150],stai:6,standalon:[28,153],standard:[0,2,6,9,10,11,12,13,14,18,19,26,27,28,31,154],standbywfil2:14,start:[3,6,11,13,14,16,17,22,26,27,31,35,43,49,57,65,73,80,88,96,104,110,118,125,133,139,147,150,157,158,161,162],start_address:17,start_resourc:27,startup:[3,14,17,150],stat_pend:[98,112,127,141],state:[0,3,5,6,7,8,12,14,26,27,31,150,153,157,162],state_on:6,state_retent:6,statu:[3,5,7,9,10,12,13,25,31,36,50,66,81,97,111,126,140,153,159,161],status_flags_1:14,status_flags_1_clr_all_wait:14,status_flags_1_clr_any_wait:14,status_flags_1_set_all_wait:14,status_flags_1_set_any_wait:14,steadi:162,steer:[9,27],step:[7,12,14,21,25,26,27,150,155,157,160,161,162],still:[2,5,25,26,27,161],stop:14,storag:27,store:[2,5,13,15,26,28,151,153,158],str:3,stream:0,stricter:159,string:[3,22,31,151,155,160,161],strongli:[26,150],struct:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,28],structur:[14,22,25,155,161],structutr:25,strucutr:25,strue:9,studio:161,sub:3,sub_vers:3,subhdr:[24,27,28],subject:9,subordin:[12,13],subpath:161,subsect:[2,25,154],subsequ:[21,27,28,157],subset:[13,23,150],substructur:[26,27],subsystem:[0,2,9,10,11,12,13,14,31,32,33,46,47,61,62,77,78,93,94,107,108,122,123,136,137,159],subtyp:[27,31,43,57,73,88,104,118,133,147],subvers:31,succe:[5,22,24],succeed:2,succes:17,success:[2,5,6,11,14,18,21,22,23,155,160],successfulli:[17,161],suffic:[5,161],summari:0,superset:155,superstructur:24,supervisor:[11,12,13,24,28],supervisor_host_id:28,supervisori:28,suppli:[13,32,46,61,77,93,107,122,136,154,155,161],support:[0,2,5,12,13,14,15,19,20,21,22,24,25,26,27,28,31,43,57,73,88,104,118,133,147,153,155,158,159,160,161,162],suppress:[13,31],sure:[9,13,14,26,27,150],suspend:[7,14],sw_main_warmrst:121,sw_mcu_warmrst:121,sw_rev:25,swrev:[18,19,22,25,28,31,156,163],swrev_sbl:158,swrev_sysfw:158,swrstdisabl:6,swrv:[22,161],symmetr:[0,151],synchron:12,syncreset:6,syntax:22,sysfw:[0,14,19,25,27,150,152,155,156,157,163],sysfw_boardcfg_rul:27,sysfw_boardcfg_valid:27,sysfw_boot_seq:22,sysfw_data:25,sysfw_hs_boardcfg:22,sysfw_image_integr:22,sysfw_image_load:22,sysfw_vers:31,sysreset:152,system:[0,1,3,4,5,6,7,9,10,11,12,13,14,15,16,17,18,19,20,21,23,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,156,157,158,159,160,162,163],system_intr_level:[127,141],systemresetwhileconnect:161,sz0:31,sz1:31,sz2:31,sz3:31,tabl:[0,2,6,9,12,13,14,22,24,25,26,31,32,35,38,46,49,52,61,65,68,77,80,83,93,96,99,107,110,113,122,125,128,136,139,142,155,159,161,162],taddr:11,tag:[13,31],take:[0,11,12,24,25,27,28,31,34,35,37,41,42,48,49,51,55,56,63,65,67,70,71,72,79,80,82,85,86,87,95,96,98,101,102,103,109,110,112,115,116,117,124,125,127,130,131,132,138,139,141,144,145,146,150,153,154,161,162],taken:[2,26],tamper:7,target:[0,5,10,20,21,22,31,155,157,160,161,162],target_err:[67,82],target_freq_hz:5,task:[12,24],tchan_tcfg:13,tchan_tcq:13,tchan_tcredit:13,tchan_tfifo_depth:13,tchan_thrd_id:11,tchan_tpri_ctrl:13,tchan_tst_sch:13,tcm:14,tcm_rstbase:14,tcu_cmd_sync_ns_intr:112,tcu_cmd_sync_s_intr:112,tcu_event_q_ns_intr:112,tcu_event_q_s_intr:112,tcu_global_ns_intr:112,tcu_global_s_intr:112,tcu_ras_intr:112,tda4vlx:0,tda4vm:0,tda4x:0,tdtype:13,te_init:14,teardown:[13,31],technic:[6,14,154],technolog:22,templat:158,term:[0,150],termin:[5,27],test_image_enc_iv:22,test_image_enc_r:22,test_image_key_derive_index:22,test_image_key_derive_salt:22,test_image_length:22,test_image_s:158,test_image_sha512:[22,158],tester:151,texa:[0,4,158,161,163],text:[24,27,161],than:[5,11,12,13,27,43,57,73,88,104,118,133,147,150,161,162],thei:[2,5,12,13,27,31,153,154,155,157,161,162],them:[25,31,32,46,61,63,77,79,93,95,107,109,122,124,136,138,161],themselv:14,theorit:21,therefor:[7,11,12,24,27,153],therm_lvl_gt_th1_intr:112,therm_lvl_gt_th2_intr:112,therm_lvl_lt_th0_intr:112,thi:[0,2,3,7,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,47,48,49,50,51,52,53,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,157,158,159,160,161,162],thing:[36,50,66,81,97,111,126,140],those:3,though:[28,36,50,66,81,97,111,126,140,150,161],thrd_id:11,thread:[2,27,28,31,159],three:17,threshold:[12,31,44,59,75,90,105,119,134,148],through:[2,9,11,12,13,19,20,21,26,27,28,151,153,154,159,161],throughout:31,throughput:151,thu:[9,24,25,27,157],thumb:14,ti_bcfg_info:22,ti_enc_info:22,ti_load_info:22,tied:[19,20,153],tif:[0,2,14,18,22,25,31,34,35,36,37,41,42,124,125,126,127,130,131,132,138,139,140,141,144,145,146],tifek:22,tifs2dm:[36,44,126,134,140,148],till:26,time:[6,9,11,12,13,14,16,21,25,26,27,28,31,35,49,65,80,96,110,125,139,150,151,153,156,157,163],timedout:14,timeout:[13,14,31],timer_pwm:[37,51,98,112,127,141],timermgr_evt:[37,51,141],timpk:157,tisci:[0,21,22,25,31,32,33,34,35,37,41,42,46,47,48,49,51,55,56,61,62,63,65,67,70,71,72,77,78,79,80,82,85,86,87,93,94,95,96,98,101,102,103,107,108,109,110,112,115,116,117,122,123,124,125,127,130,131,132,136,137,138,139,141,144,145,146,153,154,157,160,162],tisci_head:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28],tisci_msg_:2,tisci_msg_board_config:[24,25,27,31,150],tisci_msg_board_config_pm:[24,25,26,150],tisci_msg_board_config_pm_handl:26,tisci_msg_board_config_pm_req:26,tisci_msg_board_config_pm_resp:26,tisci_msg_board_config_req:24,tisci_msg_board_config_resp:24,tisci_msg_board_config_rm:[25,27,150],tisci_msg_board_config_rm_handl:27,tisci_msg_board_config_rm_req:27,tisci_msg_board_config_rm_resp:27,tisci_msg_board_config_secur:[25,28,150,155],tisci_msg_board_config_security_req:28,tisci_msg_board_config_security_resp:28,tisci_msg_boot_notif:25,tisci_msg_boot_notification_req:[3,25],tisci_msg_boot_notification_resp:3,tisci_msg_change_fwl_own:[154,159],tisci_msg_data:5,tisci_msg_enter_sleep_req:7,tisci_msg_enter_sleep_resp:7,tisci_msg_flag_:2,tisci_msg_flag_ack:[2,5],tisci_msg_flag_aop:[2,5],tisci_msg_flag_clock_allow_freq_chang:5,tisci_msg_flag_clock_allow_ssc:5,tisci_msg_flag_clock_input_term:5,tisci_msg_flag_clock_ssc_act:5,tisci_msg_flag_device_exclus:6,tisci_msg_flag_device_reset_iso:6,tisci_msg_flag_device_wake_en:6,tisci_msg_flag_reserved0:2,tisci_msg_fwl_change_owner_info_req:17,tisci_msg_fwl_change_owner_info_resp:17,tisci_msg_fwl_get_firewall_region_req:17,tisci_msg_fwl_get_firewall_region_resp:17,tisci_msg_fwl_set_firewall_region_req:17,tisci_msg_fwl_set_firewall_region_resp:17,tisci_msg_get_clock:26,tisci_msg_get_clock_par:26,tisci_msg_get_clock_parent_req:5,tisci_msg_get_clock_parent_resp:5,tisci_msg_get_clock_req:5,tisci_msg_get_clock_resp:5,tisci_msg_get_devic:[14,26],tisci_msg_get_device_req:6,tisci_msg_get_device_resp:6,tisci_msg_get_freq:26,tisci_msg_get_freq_req:5,tisci_msg_get_freq_resp:5,tisci_msg_get_fwl_region:154,tisci_msg_get_keycnt_keyrev_req:19,tisci_msg_get_keycnt_keyrev_resp:19,tisci_msg_get_num_clock_par:26,tisci_msg_get_num_clock_parents_req:5,tisci_msg_get_num_clock_parents_resp:5,tisci_msg_get_otp_row_lock_statu:153,tisci_msg_get_otp_row_lock_status_req:16,tisci_msg_get_otp_row_lock_status_resp:16,tisci_msg_get_soc_uid:161,tisci_msg_get_soc_uid_req:20,tisci_msg_get_soc_uid_resp:20,tisci_msg_get_swrev_req:19,tisci_msg_get_swrev_resp:19,tisci_msg_keywriter_req:18,tisci_msg_keywriter_resp:18,tisci_msg_lock_otp_row:153,tisci_msg_lock_otp_row_req:16,tisci_msg_lock_otp_row_resp:16,tisci_msg_open_debug_fwl:161,tisci_msg_open_debug_fwls_req:20,tisci_msg_open_debug_fwls_resp:20,tisci_msg_pm_board_config_pm:26,tisci_msg_prepare_sleep_req:7,tisci_msg_prepare_sleep_resp:7,tisci_msg_proc_auth_boot:[31,160,162],tisci_msg_proc_auth_boot_req:14,tisci_msg_proc_auth_boot_resp:14,tisci_msg_proc_get_statu:162,tisci_msg_proc_get_status_req:14,tisci_msg_proc_get_status_resp:14,tisci_msg_proc_handov:162,tisci_msg_proc_handover_req:14,tisci_msg_proc_handover_resp:14,tisci_msg_proc_releas:162,tisci_msg_proc_release_req:14,tisci_msg_proc_release_resp:14,tisci_msg_proc_request:162,tisci_msg_proc_request_req:14,tisci_msg_proc_request_resp:14,tisci_msg_proc_set_config:162,tisci_msg_proc_set_config_req:14,tisci_msg_proc_set_config_resp:14,tisci_msg_proc_set_control:162,tisci_msg_proc_set_control_req:14,tisci_msg_proc_set_control_resp:14,tisci_msg_proc_status_wait_req:14,tisci_msg_proc_status_wait_resp:14,tisci_msg_proc_wait_statu:162,tisci_msg_query_freq:[26,38,52,68,83,99,113,128,142],tisci_msg_query_freq_req:5,tisci_msg_query_freq_resp:5,tisci_msg_queue_nonsec_high_tx:5,tisci_msg_read_keycnt_keyrev:158,tisci_msg_read_otp_mmr:153,tisci_msg_read_otp_mmr_req:16,tisci_msg_read_otp_mmr_resp:16,tisci_msg_read_swrev:158,tisci_msg_receiv:31,tisci_msg_rm_board_config_rm:27,tisci_msg_rm_get_resource_rang:27,tisci_msg_rm_get_resource_range_req:27,tisci_msg_rm_get_resource_range_resp:27,tisci_msg_rm_irq_releas:27,tisci_msg_rm_irq_release_req:9,tisci_msg_rm_irq_release_resp:9,tisci_msg_rm_irq_set:27,tisci_msg_rm_irq_set_req:9,tisci_msg_rm_irq_set_resp:9,tisci_msg_rm_proxy_cfg:27,tisci_msg_rm_proxy_cfg_req:10,tisci_msg_rm_proxy_cfg_resp:10,tisci_msg_rm_psil_pair:[27,159],tisci_msg_rm_psil_pair_req:11,tisci_msg_rm_psil_pair_resp:11,tisci_msg_rm_psil_read:27,tisci_msg_rm_psil_read_req:11,tisci_msg_rm_psil_read_resp:11,tisci_msg_rm_psil_unpair:27,tisci_msg_rm_psil_unpair_req:11,tisci_msg_rm_psil_unpair_resp:11,tisci_msg_rm_psil_writ:[27,159],tisci_msg_rm_psil_write_req:11,tisci_msg_rm_psil_write_resp:11,tisci_msg_rm_ring_cfg:27,tisci_msg_rm_ring_cfg_req:12,tisci_msg_rm_ring_cfg_resp:12,tisci_msg_rm_ring_mon_cfg:27,tisci_msg_rm_ring_mon_cfg_req:12,tisci_msg_rm_ring_mon_cfg_resp:12,tisci_msg_rm_udmap_flow_cfg:27,tisci_msg_rm_udmap_flow_cfg_req:13,tisci_msg_rm_udmap_flow_cfg_resp:13,tisci_msg_rm_udmap_flow_deleg:[63,79,95,109,124,138],tisci_msg_rm_udmap_flow_delegate_req:13,tisci_msg_rm_udmap_flow_delegate_resp:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:27,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:13,tisci_msg_rm_udmap_flow_size_thresh_cfg_resp:13,tisci_msg_rm_udmap_gcfg_cfg:27,tisci_msg_rm_udmap_gcfg_cfg_req:13,tisci_msg_rm_udmap_gcfg_cfg_resp:13,tisci_msg_rm_udmap_rx_ch_cfg:27,tisci_msg_rm_udmap_rx_ch_cfg_req:13,tisci_msg_rm_udmap_rx_ch_cfg_resp:13,tisci_msg_rm_udmap_tx_ch_cfg:27,tisci_msg_rm_udmap_tx_ch_cfg_req:13,tisci_msg_rm_udmap_tx_ch_cfg_resp:13,tisci_msg_sa2ul_get_dkek:151,tisci_msg_sa2ul_get_dkek_req:15,tisci_msg_sa2ul_get_dkek_resp:15,tisci_msg_sa2ul_release_dkek:151,tisci_msg_sa2ul_release_dkek_req:15,tisci_msg_sa2ul_release_dkek_resp:15,tisci_msg_sa2ul_set_dkek:151,tisci_msg_sa2ul_set_dkek_req:15,tisci_msg_sa2ul_set_dkek_resp:15,tisci_msg_sec_handov:162,tisci_msg_security_handover_req:23,tisci_msg_security_handover_resp:23,tisci_msg_sender_host_id:31,tisci_msg_set_clock:26,tisci_msg_set_clock_par:26,tisci_msg_set_clock_parent_req:5,tisci_msg_set_clock_parent_resp:5,tisci_msg_set_clock_req:5,tisci_msg_set_clock_resp:5,tisci_msg_set_devic:26,tisci_msg_set_device_req:6,tisci_msg_set_device_reset:26,tisci_msg_set_device_resets_req:6,tisci_msg_set_device_resets_resp:6,tisci_msg_set_device_resp:6,tisci_msg_set_freq:[26,38,52,68,83,99,113,128,142],tisci_msg_set_freq_req:5,tisci_msg_set_freq_resp:5,tisci_msg_set_fwl_region:[154,159],tisci_msg_set_keyrev_req:[19,158],tisci_msg_set_keyrev_resp:19,tisci_msg_set_swrev_req:19,tisci_msg_set_swrev_resp:19,tisci_msg_soft_lock_otp_write_glob:153,tisci_msg_soft_lock_otp_write_global_req:16,tisci_msg_soft_lock_otp_write_global_resp:16,tisci_msg_sys_reset:[26,152],tisci_msg_sys_reset_req:8,tisci_msg_sys_reset_resp:8,tisci_msg_value_clock_hw_state_not_readi:5,tisci_msg_value_clock_hw_state_readi:5,tisci_msg_value_clock_sw_state_auto:5,tisci_msg_value_clock_sw_state_req:5,tisci_msg_value_clock_sw_state_unreq:5,tisci_msg_value_device_hw_state_off:6,tisci_msg_value_device_hw_state_on:6,tisci_msg_value_device_hw_state_tran:6,tisci_msg_value_device_sw_state_auto_off:6,tisci_msg_value_device_sw_state_on:6,tisci_msg_value_device_sw_state_retent:6,tisci_msg_value_rm_dst_host_irq_valid:9,tisci_msg_value_rm_dst_id_valid:9,tisci_msg_value_rm_global_event_valid:9,tisci_msg_value_rm_ia_id_valid:9,tisci_msg_value_rm_mon_data0_val_valid:12,tisci_msg_value_rm_mon_data1_val_valid:12,tisci_msg_value_rm_mon_mode_dis:12,tisci_msg_value_rm_mon_mode_push_pop:12,tisci_msg_value_rm_mon_mode_starv:12,tisci_msg_value_rm_mon_mode_threshold:12,tisci_msg_value_rm_mon_mode_valid:12,tisci_msg_value_rm_mon_mode_watermark:12,tisci_msg_value_rm_mon_queue_valid:12,tisci_msg_value_rm_mon_source_valid:12,tisci_msg_value_rm_mon_src_accum_q_s:12,tisci_msg_value_rm_mon_src_elem_cnt:12,tisci_msg_value_rm_mon_src_head_pkt_s:12,tisci_msg_value_rm_ring_addr_hi_valid:12,tisci_msg_value_rm_ring_addr_lo_valid:12,tisci_msg_value_rm_ring_asel_valid:12,tisci_msg_value_rm_ring_count_valid:12,tisci_msg_value_rm_ring_mode_credenti:12,tisci_msg_value_rm_ring_mode_messag:12,tisci_msg_value_rm_ring_mode_qm:12,tisci_msg_value_rm_ring_mode_r:12,tisci_msg_value_rm_ring_mode_valid:12,tisci_msg_value_rm_ring_order_id_valid:12,tisci_msg_value_rm_ring_size_128b:12,tisci_msg_value_rm_ring_size_16b:12,tisci_msg_value_rm_ring_size_256b:12,tisci_msg_value_rm_ring_size_32b:12,tisci_msg_value_rm_ring_size_4b:12,tisci_msg_value_rm_ring_size_64b:12,tisci_msg_value_rm_ring_size_8b:12,tisci_msg_value_rm_ring_size_valid:12,tisci_msg_value_rm_ring_virtid_valid:12,tisci_msg_value_rm_udmap_ch_atype_intermedi:13,tisci_msg_value_rm_udmap_ch_atype_non_coher:13,tisci_msg_value_rm_udmap_ch_atype_phi:13,tisci_msg_value_rm_udmap_ch_atype_valid:13,tisci_msg_value_rm_udmap_ch_atype_virtu:13,tisci_msg_value_rm_udmap_ch_burst_size_128_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_256_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_64_byt:13,tisci_msg_value_rm_udmap_ch_burst_size_valid:13,tisci_msg_value_rm_udmap_ch_chan_type_valid:13,tisci_msg_value_rm_udmap_ch_cq_qnum_valid:13,tisci_msg_value_rm_udmap_ch_fetch_size_max:13,tisci_msg_value_rm_udmap_ch_fetch_size_valid:13,tisci_msg_value_rm_udmap_ch_order_id_max:13,tisci_msg_value_rm_udmap_ch_order_id_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_err_valid:13,tisci_msg_value_rm_udmap_ch_pause_on_error_dis:13,tisci_msg_value_rm_udmap_ch_pause_on_error_en:13,tisci_msg_value_rm_udmap_ch_priority_max:13,tisci_msg_value_rm_udmap_ch_priority_valid:13,tisci_msg_value_rm_udmap_ch_qos_max:13,tisci_msg_value_rm_udmap_ch_qos_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_cnt_valid:13,tisci_msg_value_rm_udmap_ch_rx_flowid_start_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_long_valid:13,tisci_msg_value_rm_udmap_ch_rx_ignore_short_valid:13,tisci_msg_value_rm_udmap_ch_sched_prior_high:13,tisci_msg_value_rm_udmap_ch_sched_prior_low:13,tisci_msg_value_rm_udmap_ch_sched_prior_medhigh:13,tisci_msg_value_rm_udmap_ch_sched_prior_medlow:13,tisci_msg_value_rm_udmap_ch_sched_priority_valid:13,tisci_msg_value_rm_udmap_ch_tx_credit_count_valid:13,tisci_msg_value_rm_udmap_ch_tx_fdepth_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_einfo_valid:13,tisci_msg_value_rm_udmap_ch_tx_filt_pswords_valid:13,tisci_msg_value_rm_udmap_ch_tx_supr_tdpkt_valid:13,tisci_msg_value_rm_udmap_ch_tx_tdtype_valid:13,tisci_msg_value_rm_udmap_ch_type_3p_block_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_block_v:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_ref:13,tisci_msg_value_rm_udmap_ch_type_3p_dma_v:13,tisci_msg_value_rm_udmap_ch_type_packet:13,tisci_msg_value_rm_udmap_ch_type_packet_single_buf:13,tisci_msg_value_rm_udmap_flow_delegate_clear:13,tisci_msg_value_rm_udmap_flow_delegate_clear_valid:13,tisci_msg_value_rm_udmap_flow_delegate_host_valid:13,tisci_msg_value_rm_udmap_flow_desc_type_valid:13,tisci_msg_value_rm_udmap_flow_dest_qnum_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_dest_tag_lo_valid:13,tisci_msg_value_rm_udmap_flow_einfo_present_valid:13,tisci_msg_value_rm_udmap_flow_error_handling_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz0_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq0_sz3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq1_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq2_qnum_valid:13,tisci_msg_value_rm_udmap_flow_fdq3_qnum_valid:13,tisci_msg_value_rm_udmap_flow_ps_location_valid:13,tisci_msg_value_rm_udmap_flow_psinfo_present_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh0_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh1_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh2_valid:13,tisci_msg_value_rm_udmap_flow_size_thresh_en_valid:13,tisci_msg_value_rm_udmap_flow_sop_offset_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_hi_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_sel_valid:13,tisci_msg_value_rm_udmap_flow_src_tag_lo_valid:13,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:13,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:13,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:13,tisci_msg_value_rm_udmap_rx_ch_packet_except:13,tisci_msg_value_rm_udmap_rx_ch_packet_ignor:13,tisci_msg_value_rm_udmap_rx_flow_desc_host:13,tisci_msg_value_rm_udmap_rx_flow_desc_mono:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_hi:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_dest_tag_lo:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_dest_select_non:13,tisci_msg_value_rm_udmap_rx_flow_einfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_einfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_err_drop:13,tisci_msg_value_rm_udmap_rx_flow_err_retri:13,tisci_msg_value_rm_udmap_rx_flow_ps_begin_db:13,tisci_msg_value_rm_udmap_rx_flow_ps_end_pd:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_not_pres:13,tisci_msg_value_rm_udmap_rx_flow_psinfo_pres:13,tisci_msg_value_rm_udmap_rx_flow_size_thresh_max:13,tisci_msg_value_rm_udmap_rx_flow_sop_max:13,tisci_msg_value_rm_udmap_rx_flow_src_select_cfg_tag:13,tisci_msg_value_rm_udmap_rx_flow_src_select_flow_id:13,tisci_msg_value_rm_udmap_rx_flow_src_select_non:13,tisci_msg_value_rm_udmap_rx_flow_src_select_src_tag:13,tisci_msg_value_rm_udmap_tx_ch_credit_cnt_max:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_einfo_en:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_dis:13,tisci_msg_value_rm_udmap_tx_ch_filt_pswords_en:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_dis:13,tisci_msg_value_rm_udmap_tx_ch_suppress_td_en:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_immedi:13,tisci_msg_value_rm_udmap_tx_ch_tdtype_wait:13,tisci_msg_value_rm_unused_secondary_host:27,tisci_msg_value_rm_vint_status_bit_index_valid:9,tisci_msg_value_rm_vint_valid:9,tisci_msg_value_sleep_mode_deep_sleep:7,tisci_msg_value_sleep_mode_mcu_onli:7,tisci_msg_value_sleep_mode_standbi:7,tisci_msg_value_sleep_mode_x:7,tisci_msg_version_req:3,tisci_msg_version_resp:3,tisci_msg_write_keyrev:[28,158],tisci_msg_write_otp_row:153,tisci_msg_write_otp_row_req:16,tisci_msg_write_otp_row_resp:16,tisci_msg_write_swrev:[28,158],tisci_otp_revision_identifi:19,tisci_query_msmc_req:3,tisci_query_msmc_resp:3,tisci_sec_head:2,todai:14,todo:155,togeth:[13,22,158],toler:[5,22,24],too:31,tool:[27,161],top:[14,25,28],topic:[0,163],total:[12,14,15,64,151,159],toward:162,trace:[0,9,24,154,163],trace_data_vers:31,trace_dst:24,trace_dst_en:24,trace_dst_itm:24,trace_dst_mem:24,trace_dst_uart0:24,trace_src:24,trace_src_bas:24,trace_src_en:24,trace_src_pm:24,trace_src_rm:24,trace_src_sec:24,trace_src_supr:24,trace_src_us:24,track:[2,150],tradit:0,transact:[21,151,154],transfer:[2,13,17,28,154,161],transit:[6,31,159],translat:[9,158],transmit:[2,11,31,67,82,98,112,127,141],transmitt:2,travers:154,treatment:13,tree:[26,28],tremend:0,tri:14,tricki:151,trigger:[7,9,18,37,51,67,82,98,112,127,141],tripl:24,trivial:14,trm:[13,14,17,25,35,49,65,80,96,110,125,139,154,159],trng:159,trust:[0,2,19,20,21,24,153,155,157,161],tune:28,turn:[6,7,14,31],tweak:[26,38,52,68,83,99,113,128,142],two:[2,14,21,22,24,27,150,153,154,155,157,161,162],tx_atyp:13,tx_burst_siz:13,tx_chan:[63,79,95,109,124,138],tx_chan_typ:13,tx_credit_count:13,tx_echan:[63,79,109,124,138],tx_fetch_siz:13,tx_filt_einfo:13,tx_filt_psword:13,tx_hchan:[63,79,95,109,124,138],tx_orderid:13,tx_pause_on_err:13,tx_prioriti:13,tx_qo:13,tx_sched_prior:13,tx_supr_tdpkt:13,tx_tdtype:13,tx_uhchan:[95,109,124,138],txcq_qnum:13,txt:161,type:[2,3,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,25,26,27,28,31,34,41,42,48,55,56,63,71,72,79,86,87,92,95,102,103,109,116,117,124,131,132,138,145,146,150,152,155],typic:[0,5,6,12,14,36,50,66,81,97,111,126,140,150,157,161],u16:[2,3,9,10,11,12,13,17,22,24,25,26,27,28],u32:[2,3,5,6,7,9,10,11,12,13,14,16,17,18,19,20,22,24,25,26,27,28,31],u64:[5,20,22,25],uart0:31,uart1:31,uart:[24,26,150],udma:[0,13,67,82,98,112,127,141,154],udma_ch_atyp:31,udma_ch_burst_s:31,udma_ch_cq_qnum:31,udma_ch_fetch_s:31,udma_ch_orderid:31,udma_ch_pause_on_err:31,udma_ch_prior:31,udma_ch_qo:31,udma_ch_sched_prior:31,udma_ch_thread_id:31,udma_ch_typ:31,udma_flow_desc_typ:31,udma_flow_dest_tag_sel:31,udma_flow_rx_dest_qnum:31,udma_flow_rx_einfo_pres:31,udma_flow_rx_error_handl:31,udma_flow_rx_fdq0_sz0_qnum:31,udma_flow_rx_fdq0_sz1_qnum:31,udma_flow_rx_fdq0_sz2_qnum:31,udma_flow_rx_fdq0_sz3_qnum:31,udma_flow_rx_fdq1_qnum:31,udma_flow_rx_fdq2_qnum:31,udma_flow_rx_fdq3_qnum:31,udma_flow_rx_ps_loc:31,udma_flow_rx_psinfo_pres:31,udma_flow_rx_size_thresh_en:31,udma_flow_rx_sop_offset:31,udma_flow_src_tag_sel:31,udma_rx_ch_flow_id_count:31,udma_rx_ch_flow_id_start:31,udma_rx_ch_ignore_long:31,udma_rx_ch_ignore_short:31,udma_tx_ch_credit_count:31,udma_tx_ch_fdepth:31,udma_tx_ch_filt_einfo:31,udma_tx_ch_filt_psword:31,udma_tx_ch_supr_tdpkt:31,udma_tx_ch_tdtyp:31,udma_utc_ctrl:27,udmap0_cfgstrm_tx:[71,86,102,116,131,145],udmap0_rx:[71,86],udmap0_trstrm_tx:[71,86,102,116,131,145],udmap0_tx:[71,86],udmap:[2,4,9,11,12,27,31],udmap_flow_cfg:31,udmap_flow_get_cfg:31,udmap_flow_sz_cfg:31,udmap_flow_sz_get_cfg:31,udmap_gcfg_cfg:[13,31],udmap_gcfg_cfg_respons:13,udmap_gcfg_get_cfg:31,udmap_init:31,udmap_oes_get:31,udmap_oes_set:31,udmap_rx:[71,72,86,87,103,117,132,146],udmap_rx_ch_cfg:31,udmap_rx_ch_get_cfg:31,udmap_rx_ch_set_thrd_id:31,udmap_rx_h:[72,87,103,117,132,146],udmap_rx_uh:[103,117,132,146],udmap_tx:[71,72,86,87,103,117,132,146],udmap_tx_ch_cfg:31,udmap_tx_ch_get_cfg:31,udmap_tx_ch_set_thrd_id:31,udmap_tx_ext:[72,87,117,132,146],udmap_tx_h:[72,87,103,117,132,146],udmap_tx_uh:[103,117,132,146],ufs_intr:[112,141],uid:[22,28],uid_len_word:20,uint32_t:[5,158],unabl:161,unavail:162,unawar:2,undefin:[27,154],under:[2,26,27,154],underli:[5,153,154],understand:[2,3,28,150],understood:[38,52,68,83,99,113,128,142],unencrypt:157,unifi:0,uniqu:[0,20,21,22,24,26,27,31,35,43,49,57,65,73,80,88,96,104,110,118,125,133,139,147,151],unit:[0,13,24],unknown:13,unless:[5,14,161],unlock:[0,20,21,22,26],unmap:[9,31],unmapped_rx_chan:[34,42,48,56],unmapped_tx_chan:[34,42,48,56],unown:[154,159],unpair:[31,159],unprivileg:154,unrel:154,unsign:[24,27,155],unsuccess:21,unsupport:28,until:[3,14,21,26,27,28,31,151,153,155,158,160],unus:[5,10,11,17,27,28,31],updat:[14,22,26,27,155,159,161],upfront:150,upon:[7,27,28,150],upper:[12,22,31],upto:14,url:27,usag:[2,15,17,19,20,23,25,31,151,152],usart_irq:[67,82,98,112,127,141],uscif:161,use:[0,2,3,6,7,8,10,11,12,13,14,18,22,24,27,28,31,34,36,37,41,42,45,48,50,51,55,56,60,63,66,67,70,71,72,76,79,81,82,85,86,87,91,95,97,98,101,102,103,106,109,111,112,115,116,117,120,124,126,127,130,131,132,135,138,140,141,144,145,146,149,150,151,152,153,154,155,157,159,161,162],use_dkek:151,useabl:[66,81],usecas:[3,5,14,22,24,26,38,52,68,83,99,113,128,142,160,162],used:[0,2,3,5,6,7,8,9,10,11,12,13,14,17,18,19,20,21,22,24,25,26,27,28,31,32,36,37,41,42,45,46,50,51,55,56,60,61,66,67,70,71,72,76,77,81,82,85,86,87,91,93,97,98,101,102,103,106,107,111,112,115,116,117,120,121,122,126,127,130,131,132,135,136,140,141,144,145,146,149,150,151,152,153,155,157,158,159,160,161,162],useful:31,user:[0,2,5,8,13,14,22,24,26,27,31,32,33,35,38,46,47,49,52,61,62,65,68,77,78,80,83,93,94,96,99,107,108,110,113,122,123,125,128,136,137,139,142,150,151,152,157,158,162],uses:[2,3,9,22,151,157,162],using:[0,11,13,14,17,20,21,24,25,26,27,28,31,63,79,95,109,124,138,150,151,153,154,155,157,160,161],usual:[2,5],utc_chan_start:13,util:[0,9,11,31,76,91,106,120,135,149],v0_mcp_hi_intlvl:[127,141],v0_mcp_lo_intlvl:[127,141],v0_vusr_in_int:[127,141],v0_vusr_intlvl:[127,141],v1_mcp_hi_intlvl:[127,141],v1_mcp_lo_intlvl:[127,141],v1_vusr_in_int:[127,141],v1_vusr_intlvl:[127,141],v2020:0,v3_ca:[22,157,158,161],val:[22,157],valid:[2,3,5,7,11,14,18,22,24,25,31,34,37,41,42,48,51,55,56,63,67,70,71,72,79,82,85,86,87,95,98,101,102,103,109,112,115,116,117,124,127,130,131,132,138,141,144,145,146,150,162],valid_param:[9,10,11,12,13,31],valid_param_hi:31,valid_param_lo:31,valu:[2,3,5,7,8,9,10,11,12,13,14,15,16,18,19,21,22,24,25,26,27,28,31,34,37,38,41,42,45,48,51,52,55,56,60,63,64,67,68,70,71,72,76,79,82,83,85,86,87,91,95,98,99,101,102,103,106,109,112,113,115,116,117,120,121,124,127,128,130,131,132,135,138,141,142,144,145,146,149,151,153,154,157,158,159,160,161],vari:[6,8,14,27,150,153],variabl:27,variant:[22,161],variat:0,variou:[0,2,5,6,14,21,22,28,31,150,154,155,159,160],vector:[7,14,22,155,160],ver:157,veri:[5,14],verif:158,verifi:[2,11,13,21,22,26,27,155,158,160,161],version:[3,5,24,27,28,31,155,157,161],versu:0,via:[0,2,3,5,9,10,11,12,13,14,15,20,21,24,27,28,32,33,46,47,61,62,77,78,93,94,107,108,122,123,136,137,154,162],video:[113,128,142],view:[0,5,6,161],vint:[9,37,51,67,82,98,112,127,141],vint_status_bit_index:9,virt:[12,31],virtid:12,virtual:[0,9,27,31,36,50,66,81,97,111,126,140],vision:[113,128,142],voltag:150,vpac_level:[127,141],vpu_wave521cl_intr:[127,141],vshs9c9qqwgrb:[22,157,161],wai:[2,22,31,151,155,161],wait:[21,25,31],wake:[6,152],wake_arm:31,wake_handl:31,wakeup:[7,14,31,76,91,106,120,135,149],warm:[8,153],warn:[2,14,43,57,73,88,104,118,133,147],well:[2,5,12,21,24,26,27,28,31,155,158,161],were:157,wfe:14,wfi:14,what:[0,5,7,9,11,24,27,38,52,68,83,99,113,128,142,150,152],whatev:2,when:[2,3,5,6,8,9,10,12,13,14,21,22,24,25,27,28,31,38,52,68,83,99,113,128,142,150,151,152,154,155,160,161,162],whenev:27,where:[0,5,9,10,12,13,21,22,26,27,28,35,49,65,80,96,110,125,139,150,151,158,159,160,161],wherev:151,whether:[0,2,10,12,13,22,27,28],which:[0,2,5,6,7,9,11,12,13,14,18,22,24,25,26,27,28,31,32,36,38,44,46,50,52,59,61,66,68,75,77,81,83,90,93,97,99,105,107,111,113,119,122,126,128,134,136,140,142,148,150,151,153,155,157,159,161,162],who:[12,13,27,28,151,162],whole:[26,27],whose:[11,27,158],wide:[5,6,8,12,26,28,31,161],wider:150,width:[11,153],wild:161,wildcard:[28,154,159,161],window:161,wipe:162,wise:25,wish:28,within:[5,6,9,10,11,12,13,14,21,25,27,28,31,34,37,42,48,51,56,63,67,70,72,79,82,85,87,95,98,101,103,109,112,115,117,124,127,130,132,138,141,144,146],without:[2,157],wkup:[26,31,121,152],wkup_hsm0:129,won:22,word:[11,13,20,21,25,27,31,154,161],work:[13,27,28,153],workaround:[0,12],worst:14,would:[5,8,14,18,22,24,25,26,27,32,46,61,77,93,107,122,136,157,158,159,161],wprp:[22,157],wrap:[2,12],writabl:154,write:[2,3,4,10,12,13,14,18,21,22,28,31,35,44,49,59,65,75,80,90,96,105,110,119,125,134,139,148,151,156,157,159,161,163],write_host:[28,153],writeback:[24,27],writer:[153,156,163],written:[11,12,16,21,31,151,153],x0fsqgtpwbgpuiv:[22,157,161],x509:[4,14,18,20,21,25,28,155,160,161],x509_extens:[22,157,158,161],xds110:161,xmit_intr_pend:[67,82,98,112,127,141],xyz:[32,46,61,77,93,107,122,136],yes:14,yet:[5,9,21,22],you:[2,13,14,28,150,161],your:[5,6,14],zero:[2,5,9,12,13,14,16,17,21,22,26,27,155,157,158,160,161]},titles:["Introduction","Chapter 1: Introduction","Texas Instruments System Controller Interface (TISCI)","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM Low Power Mode API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management Proxy TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Derived KEK TISCI Description","Extended OTP TISCI Description","Firewall TISCI Description","OTP Keywriter TISCI Description","OTP Revision Read/Write Message Description","Runtime Debug TISCI Description","Secure AP Command Interface","Security X509 Certificate Documentation","Security Handover Message Description","Board Configuration","Board Configuration with ROM Combined Image format","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM62X Clock Identifiers","AM62X Devices Descriptions","AM62X DMA Device Descriptions","AM62X Firewall Descriptions","AM62X Host Descriptions","AM62X Interrupt Management Device Descriptions","AM62X PLL Defaults","AM62X Processor Descriptions","AM62X Proxy Device Descriptions","AM62X PSI-L Device Descriptions","AM62X Ring Accelerator Device Descriptions","AM62X Board Configuration Resource Assignment Type Descriptions","AM62X Secure Proxy Descriptions","AM62X Device Group descriptions","AM64X Clock Identifiers","AM64X Devices Descriptions","AM64X DMA Device Descriptions","AM64X Firewall Descriptions","AM64X Host Descriptions","AM64X Interrupt Management Device Descriptions","AM64X PLL Defaults","AM64X Processor Descriptions","AM64X Proxy Device Descriptions","AM64X PSI-L Device Descriptions","AM64X Ring Accelerator Device Descriptions","AM64X Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM64X Secure Proxy Descriptions","AM64X Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 DMA Device Descriptions","AM65x Extended OTP Information","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM6 Proxy Device Descriptions","AM6 PSI-L Device Descriptions","AM6 Ring Accelerator Device Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","AM6 Clock Identifiers","AM6 Devices Descriptions","AM65X_SR2 DMA Device Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM65X_SR2 Interrupt Management Device Descriptions","AM6 PLL Defaults","AM6 Processor Descriptions","AM65X_SR2 Proxy Device Descriptions","AM65X_SR2 PSI-L Device Descriptions","AM65X_SR2 Ring Accelerator Device Descriptions","AM65X_SR2 Board Configuration Resource Assignment Type Descriptions","AM6 Runtime Keystore","AM6 Secure Proxy Descriptions","AM6 Device Group descriptions","Chapter 5: SoC Family Specific Documentation","J7200 Clock Identifiers","J7200 Devices Descriptions","J7200 DMA Device Descriptions","J7200 Firewall Descriptions","J7200 Host Descriptions","J7200 Interrupt Management Device Descriptions","J7200 PLL Defaults","J7200 Processor Descriptions","J7200 Proxy Device Descriptions","J7200 PSI-L Device Descriptions","J7200 Ring Accelerator Device Descriptions","J7200 Board Configuration Resource Assignment Type Descriptions","J7200 Secure Proxy Descriptions","J7200 Device Group descriptions","J721E Clock Identifiers","J721E Devices Descriptions","J721E DMA Device Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","J721E Interrupt Management Device Descriptions","J721E PLL Defaults","J721E Processor Descriptions","J721E Proxy Device Descriptions","J721E PSI-L Device Descriptions","J721E Ring Accelerator Device Descriptions","J721E Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","J721E Device Group descriptions","J721E Domain Group descriptions","J721S2 Clock Identifiers","J721S2 Devices Descriptions","J721S2 DMA Device Descriptions","J721S2 Firewall Descriptions","J721S2 Host Descriptions","J721S2 Interrupt Management Device Descriptions","J721S2 PLL Defaults","J721S2 Processor Descriptions","J721S2 Proxy Device Descriptions","J721S2 PSI-L Device Descriptions","J721S2 Ring Accelerator Device Descriptions","J721S2 Board Configuration Resource Assignment Type Descriptions","J721S2 Secure Proxy Descriptions","J721S2 Device Group descriptions","J784S4 Clock Identifiers","J784S4 Devices Descriptions","J784S4 DMA Device Descriptions","J784S4 Firewall Descriptions","J784S4 Host Descriptions","J784S4 Interrupt Management Device Descriptions","J784S4 PLL Defaults","J784S4 Processor Descriptions","J784S4 Proxy Device Descriptions","J784S4 PSI-L Device Descriptions","J784S4 Ring Accelerator Device Descriptions","J784S4 Board Configuration Resource Assignment Type Descriptions","J784S4 Secure Proxy Descriptions","J784S4 Device Group descriptions","Device Group Primer","Using Derived KEK on HS devices","Domain Group Primer","Using Extended OTP on HS devices","Firewall FAQ","Signing Board Configuration on HS devices","Chapter 6: Topic User Guides","Key  Writer","Run time read/write to KEYREV and SWREV","SA2UL Access Outside of SYSFW","Signing binaries for Secure Boot on HS Devices","Secure Debug User Guide","Performing Security Handover","TISCI User Guide"],titleterms:{"default":[38,52,68,83,99,113,128,142,161],"function":24,"static":27,AES:22,Are:154,IDs:[31,33,34,36,37,39,41,42,45,47,48,50,51,53,55,56,60,62,63,66,67,69,70,71,72,76,78,79,81,82,84,85,86,87,91,94,95,97,98,100,101,102,103,106,108,109,111,112,114,115,116,117,120,121,123,124,126,127,129,130,131,132,135,137,138,140,141,143,144,145,146,149],Used:[5,6,8],Using:[151,153,161],a53_rs_bw_limiter0:32,a53_ws_bw_limiter1:32,a53ss0:[32,46],a53ss0_core_0:[32,46],a53ss0_core_1:[32,46],a53ss0_core_2:32,a53ss0_core_3:32,a72ss0:[107,122,136],a72ss0_core0:[93,107,122,136],a72ss0_core0_0:93,a72ss0_core0_1:93,a72ss0_core0_pbist_wrap:122,a72ss0_core1:[107,122,136],a72ss0_core2:136,a72ss0_core3:136,a72ss1:136,a72ss1_core0:136,a72ss1_core1:136,a72ss1_core2:136,a72ss1_core3:136,aasrc0:107,abi:24,acceler:[12,27,42,56,72,87,103,117,132,146],access:[14,28,45,60,76,91,106,120,135,149,159],action:[22,31],adc0:46,after:[26,27,162],aggr_atb0:[122,136],aggreg:[37,51,67,82,98,112,127,141],all:[150,154],alloc:[31,44,59,75,90,105,119,134,148],am62x:[32,33,34,35,36,37,38,39,40,41,42,43,44,45,92],am64x:[46,47,48,49,50,51,52,53,54,55,56,57,59,60,92],am65x:[64,92],am65x_sr2:[79,82,85,86,87,88],am6:[58,61,62,63,65,66,67,68,69,70,71,72,73,74,75,76,77,78,80,81,83,84,89,90,91],ani:154,api:[3,5,6,7,8,14,15,16,17,18,19,20,23,24,26,27,28,153,161],approach:151,architectur:0,arm:14,armv8:14,arrai:28,ascpcie_buffer0:107,ascpcie_buffer1:107,assign:[27,43,57,73,88,104,118,133,147],atl0:[93,107,122,136],authent:14,avail:159,background:[17,154],bank:162,base:[27,35,37,49,51,65,67,80,82,96,98,110,112,125,127,139,141],baseport:31,bch:157,between:[0,154],binari:160,bmek:22,bmpk:22,bmpkh:22,board0:[32,46,61,77,93,107,122,136],board:[22,24,25,26,27,28,29,43,57,73,88,104,118,133,147,155,161,162],boardcfg:24,boardcfg_control:24,boardcfg_dbg_cfg:24,boardcfg_dbg_dst_port:24,boardcfg_dbg_src:24,boardcfg_host_hierarchi:28,boardcfg_msmc:24,boardcfg_pm:26,boardcfg_proc:28,boardcfg_rm:27,boardcfg_rm_host_cfg:27,boardcfg_rm_host_cfg_entri:27,boardcfg_rm_resasg:27,boardcfg_rm_resasg_entri:27,boardcfg_secproxi:24,boardconfig:[22,25],book:14,boot:[14,22,25,155,160],buffer:31,c66ss0:107,c66ss0_core0:107,c66ss0_introuter0:[107,112],c66ss0_pbist0:107,c66ss1:107,c66ss1_core0:107,c66ss1_introuter0:[107,112],c66ss1_pbist0:107,c6x:14,c71ss0:107,c71ss0_mma:107,c71x_0_pbist_vd:[107,122,136],c71x_1_pbist_vd:[122,136],c7x:14,cal0:[61,77],calcul:2,can:154,caveat:151,cbass0:[61,77],cbass_debug0:[61,77],cbass_fw0:[61,77],cbass_infra0:[61,77],ccdebugss0:[61,77],central:0,certif:[22,155,158,161],chang:[0,17],channel:[13,34,35,48,49,63,65,79,80,95,96,109,110,124,125,138,139],chapter:[1,4,29,30,92,156],check:2,clk_32k_rc_sel_dev_vd:32,clock:[2,5,26,32,46,61,77,93,107,122,136],cmp_event_introuter0:[32,37,46,51],cmpevent_intrtr0:[61,67,77,82,93,98,107,112,122,127,136,141],code:[18,157],codec0:[122,136],codec1:136,combin:25,command:21,commun:2,compar:151,comparison:151,compat:5,compil:24,compute_cluster0:[32,46,93,107,122,136],compute_cluster0_ac71_4_dft_embed_pbist_0:136,compute_cluster0_ac71_5_dft_embed_pbist_0:136,compute_cluster0_ac71_6_dft_embed_pbist_0:136,compute_cluster0_ac71_7_dft_embed_pbist_0:136,compute_cluster0_arm0_dft_embed_pbist_0:136,compute_cluster0_arm0_dft_embed_pbist_1_0:136,compute_cluster0_arm1_dft_embed_pbist_0:136,compute_cluster0_arm1_dft_embed_pbist_1_0:136,compute_cluster0_aw4_msmc_dft_embed_pbist_0:136,compute_cluster0_aw5_msmc_dft_embed_pbist_0:136,compute_cluster0_aw6_msmc_dft_embed_pbist_0:136,compute_cluster0_aw7_msmc_dft_embed_pbist_0:136,compute_cluster0_c71ss0_0:[122,136],compute_cluster0_c71ss0_core0_0:136,compute_cluster0_c71ss0_mma_0:[122,136],compute_cluster0_c71ss0_pbist_wrap_0:122,compute_cluster0_c71ss1_0:[122,136],compute_cluster0_c71ss1_core0_0:136,compute_cluster0_c71ss1_mma_0:136,compute_cluster0_c71ss1_pbist_wrap_0:122,compute_cluster0_c71ss2_0:136,compute_cluster0_c71ss2_core0_0:136,compute_cluster0_c71ss2_mma_0:136,compute_cluster0_c71ss3_0:136,compute_cluster0_c71ss3_core0_0:136,compute_cluster0_c71ss3_mma_0:136,compute_cluster0_cfg_wrap:[93,107],compute_cluster0_cfg_wrap_0:[122,136],compute_cluster0_clec:[93,107,122,136],compute_cluster0_core_cor:[93,107,122,136],compute_cluster0_ddr32ss_emif0_ew:107,compute_cluster0_ddr32ss_emif0_ew_0:122,compute_cluster0_ddr32ss_emif1_ew_0:122,compute_cluster0_ddr32ss_emif_0:136,compute_cluster0_ddr32ss_emif_1:136,compute_cluster0_ddr32ss_emif_2:136,compute_cluster0_ddr32ss_emif_3:136,compute_cluster0_debug_wrap:[93,107],compute_cluster0_debug_wrap_0:[122,136],compute_cluster0_dmsc_wrap:[93,107],compute_cluster0_dmsc_wrap_0:[122,136],compute_cluster0_en_msmc_domain:[93,107],compute_cluster0_en_msmc_domain_0:[122,136],compute_cluster0_gic500ss:[93,107,122,136],compute_cluster0_msmc2_wrap_0:136,compute_cluster0_msmc_dft_embed_pbist_0:136,compute_cluster0_pbist_0:[32,46],compute_cluster0_pbist_wrap:[93,107],compute_cluster0_pbist_wrap_0:122,compute_cluster_a53_0:[61,77],compute_cluster_a53_1:[61,77],compute_cluster_a53_2:[61,77],compute_cluster_a53_3:[61,77],compute_cluster_cpac0:[61,77],compute_cluster_cpac1:[61,77],compute_cluster_cpac_pbist0:[61,77],compute_cluster_cpac_pbist1:[61,77],compute_cluster_msmc0:[61,77],compute_cluster_pbist0:[61,77],config:[24,26,27,28],configur:[5,6,7,10,11,12,13,14,17,22,24,25,26,27,28,29,31,43,57,73,88,104,118,133,147,153,154,155,157,161,162],consol:24,control:[2,5,6,7,14,161],convers:157,core:[26,27,155],count:[19,22],cpsw0:[32,46,93,107],cpsw1:[122,136],cpsw_9xuss_j7am0:136,cpsw_tx_rgmii0:93,cpt2_aggr0:[32,46,61,77,93,107,122,136],cpt2_aggr1:[32,93,107,122,136],cpt2_aggr2:[93,107,122,136],cpt2_aggr3:[93,122,136],cpt2_aggr4:[122,136],cpt2_aggr5:[122,136],cpt2_probe_vbusm_main_cal0_0:[61,77],cpt2_probe_vbusm_main_dss_2:[61,77],cpt2_probe_vbusm_main_navddrhi_5:[61,77],cpt2_probe_vbusm_main_navddrlo_6:[61,77],cpt2_probe_vbusm_main_navsramhi_3:[61,77],cpt2_probe_vbusm_main_navsramlo_4:[61,77],cpt2_probe_vbusm_mcu_export_slv_0:[61,77],cpt2_probe_vbusm_mcu_fss_s0_2:[61,77],cpt2_probe_vbusm_mcu_fss_s1_3:[61,77],cpt2_probe_vbusm_mcu_sram_slv_1:[61,77],cpts0:46,creat:161,csi_psilss0:[107,122,136],csi_rx_if0:[32,107,122,136],csi_rx_if1:[107,122,136],csi_rx_if2:136,csi_tx_if0:107,csi_tx_if_v2_0:[122,136],csi_tx_if_v2_1:[122,136],ctrl_mmr0:[61,77],data:[3,5,6,7,8,11,21,24,25,26,27,28,30,31],dbgsuspendrouter0:[32,46],dcc0:[32,46,61,77,93,107,122,136],dcc10:107,dcc11:107,dcc12:107,dcc1:[32,46,61,77,93,107,122,136],dcc2:[32,46,61,77,93,107,122,136],dcc3:[32,46,61,77,93,107,122,136],dcc4:[32,46,61,77,93,107,122,136],dcc5:[32,46,61,77,93,107,122,136],dcc6:[32,61,77,93,107,122,136],dcc7:[61,77,107,122,136],dcc8:[107,122,136],dcc9:[107,122,136],ddpa0:[32,46],ddr0:[93,107,122,136],ddr16ss0:[32,46],ddr1:[122,136],ddr2:136,ddr3:136,ddrss0:[61,77],debug:[20,22,24,28,31,154,161],debugss0:[32,61,77],debugss_wrap0:[32,46,61,77,93,107,122,136],debugsuspendrtr0:[61,77,122,136],decod:158,decoder0:107,definit:[14,150,152],deleg:13,deriv:[15,28,151],descript:[9,10,11,12,13,14,15,16,17,18,19,20,23,33,34,35,36,37,39,40,41,42,43,44,45,47,48,49,50,51,53,54,55,56,57,59,60,62,63,65,66,67,69,70,71,72,73,75,76,78,79,80,81,82,84,85,86,87,88,90,91,94,95,96,97,98,100,101,102,103,104,105,106,108,109,110,111,112,114,115,116,117,118,119,120,121,123,124,125,126,127,129,130,131,132,133,134,135,137,138,139,140,141,143,144,145,146,147,148,149],design:[24,27],destin:[37,41,51,55,67,71,82,86,98,102,112,116,127,131,141,145],detail:[24,27],develop:155,devgrp:[45,60,76,91,106,120,135,149,150],devic:[0,2,6,7,26,27,32,33,34,37,38,40,41,42,45,46,47,48,51,52,54,55,56,60,61,62,63,67,68,70,71,72,76,77,78,79,82,83,85,86,87,91,93,94,95,98,99,101,102,103,106,107,108,109,112,113,115,116,117,120,122,123,124,127,128,130,131,132,135,136,137,138,141,142,144,145,146,149,150,151,153,155,157,160,161],dftss0:[61,77],directli:154,dkek:[15,151],dma:[27,34,48,63,79,95,109,124,138],dmass0:[32,46],dmass0_bcdma_0:[32,46],dmass0_cbass_0:[32,46],dmass0_intaggr_0:[32,37,46,51],dmass0_ipcss_0:[32,46],dmass0_pktdma_0:[32,46],dmass0_ringacc_0:[32,46],dmass0_sec_proxy_0:[44,59],dmpac0:[107,122,136],dmpac0_ctset_0:[122,136],dmpac0_intd_0:[122,136],dmpac0_sde_0:[107,122,136],dmpac0_utc_0:[122,136],dmpac_vpac_psilss0:[122,136],dmsc0:46,dmsc:[26,154],document:[3,4,5,6,7,8,22,92],domain:[31,121,152],domgrp:152,done:161,dphy_rx0:[32,107,122,136],dphy_rx1:[107,122,136],dphy_rx2:136,dphy_tx0:[107,122,136],dphy_tx1:[122,136],dsp:14,dss0:[32,61,77,107,122,136],dss_dsi0:[107,122,136],dss_dsi1:[122,136],dss_edp0:[107,122,136],dual:158,dummy_ip_lpsc_debug2dmsc_vd:[61,77],dummy_ip_lpsc_dmsc_vd:[61,77],dummy_ip_lpsc_emif_data_vd:[61,77],dummy_ip_lpsc_main2mcu_vd:[61,77],dummy_ip_lpsc_mcu2main_infra_vd:[61,77],dummy_ip_lpsc_mcu2main_vd:[61,77],dummy_ip_lpsc_mcu2wkup_vd:[61,77],dummy_ip_lpsc_wkup2main_infra_vd:[61,77],dummy_ip_lpsc_wkup2mcu_vd:[61,77],dure:[21,155],ecap0:[32,46,61,77,93,107,122,136],ecap1:[32,46,93,107,122,136],ecap2:[32,46,93,107,122,136],ecc_aggr0:[61,77],ecc_aggr1:[61,77],ecc_aggr2:[61,77],efuse0:[61,77],ehrpwm0:[61,77,93,107],ehrpwm1:[61,77,93,107],ehrpwm2:[61,77,93,107],ehrpwm3:[61,77,93,107],ehrpwm4:[61,77,93,107],ehrpwm5:[61,77,93,107],elig:2,elm0:[32,46,61,77,93,107,122,136],emif_cfg_iso_vd:32,emif_data_0_vd:[46,93,107,122,136],emif_data_1_vd:[122,136],emif_data_2_vd:136,emif_data_3_vd:136,emif_data_iso_vd:32,enabl:150,encoder0:107,encrypt:[22,155,160],entiti:2,entri:28,enumer:[24,28,33,36,39,44,45,47,50,53,59,60,62,66,69,75,76,78,81,84,90,91,94,97,100,105,106,108,111,114,119,120,121,123,126,129,134,135,137,140,143,148,149],epwm0:[32,46,122,136],epwm1:[32,46,122,136],epwm2:[32,46,122,136],epwm3:[46,122,136],epwm4:[46,122,136],epwm5:[46,122,136],epwm6:46,epwm7:46,epwm8:46,eqep0:[32,46,61,77,93,107,122,136],eqep1:[32,46,61,77,93,107,122,136],eqep2:[32,46,61,77,93,107,122,136],error:18,esm0:[32,46,61,77,93,107,122,136],event:[37,51,67,82,98,112,127,141],exampl:[5,14,157,161],extend:[16,22,28,64,153,157],extens:[22,161],famili:92,faq:154,ffi_main_ac_cbass_vd:[122,136],ffi_main_ac_qm_cbass_vd:[122,136],ffi_main_hc_cbass_vd:[122,136],ffi_main_infra_cbass_vd:[93,122,136],ffi_main_ip_cbass_vd:[93,122,136],ffi_main_rc_cbass_vd:[93,122,136],field:[10,12,13,22,157,161],firewal:[17,20,35,49,65,80,96,110,125,139,154],firmwar:[22,24,28,155,161],flag:[2,14,22],flow:[13,25,34,48,63,79,95,109,124,138],foreground:154,format:[25,31,155],foundat:[0,2],frequenc:5,fsirx0:46,fsirx1:46,fsirx2:46,fsirx3:46,fsirx4:46,fsirx5:46,fsitx0:46,fsitx1:46,fss0:[32,46],fss0_fsas_0:[32,46],fss0_ospi_0:[32,46],fss_mcu_0:77,further:0,gener:[2,3,4,14],get:[14,15,16,17,20,21,27],gic0:[61,77],gicss0:[32,46],global:[13,16,37,51,67,82,98,112,127,141],glossari:0,goal:24,gpio0:[32,46,61,77,93,107,122,136],gpio1:[32,46,61,77,107],gpio2:[93,107,122,136],gpio3:107,gpio4:[93,107,122,136],gpio5:107,gpio6:[93,107,122,136],gpio7:107,gpiomux_intrtr0:[61,67,77,82,93,98,107,112,122,127,136,141],gpmc0:[32,46,61,77,93,107,122,136],gpu0:[32,61,77,107],gpu0_dft_pbist_0:107,gpu0_gpu_0:107,gpu0_gpucore_0:107,gpu_rs_bw_limiter2:32,gpu_ws_bw_limiter3:32,group:[26,27,45,60,76,91,106,120,121,135,149,150,152],gs80prg_mcu_wrap_wkup_0:[61,77],gs80prg_soc_wrap_wkup_0:[61,77],gtc0:[46,61,77,93,107,122,136],guid:[156,161,163],handov:[14,23,28,162],hardwar:153,header:[2,24],hierarchi:28,high:[27,157],host:[28,36,50,66,81,97,111,126,140,154],how:154,hsm0:32,i2c0:[32,46,61,77,93,107,122,136],i2c1:[32,46,61,77,93,107,122,136],i2c2:[32,46,61,77,93,107,122,136],i2c3:[32,46,61,77,93,107,122,136],i2c4:[93,107,122,136],i2c5:[93,107,122,136],i2c6:[93,107,122,136],i3c0:[93,107],icemelter_wkup_0:[61,77],icssm0:32,identifi:[19,32,46,61,77,93,107,122,136],ids:[35,49,65,80,96,110,125,139],imag:[14,22,25],includ:155,increment:150,index:5,indic:[34,42,48,56,63,70,72,79,85,87,95,101,103,109,115,117,124,130,132,138,144,146],inform:[17,64,155],init:[26,27],initi:[17,26,27,150],input:[37,51,67,82,98,112,127,141],instrument:2,integr:[2,22],interfac:[2,21,161],interpret:30,interrupt:[27,37,51,67,82,98,112,127,141],introduct:[0,1,5,6,7,9,10,11,12,13,14,20,21,22,25,26,27,33,34,35,36,37,39,41,42,43,44,45,47,48,49,50,51,53,55,56,57,58,59,60,62,63,64,65,66,67,69,70,71,72,73,74,75,76,78,79,80,81,82,84,85,86,87,88,89,90,91,94,95,96,97,98,100,101,102,103,104,105,106,108,109,110,111,112,114,115,116,117,118,119,120,121,123,124,125,126,127,129,130,131,132,133,134,135,137,138,139,140,141,143,144,145,146,147,148,149,150,152,159,161],irq:[9,27],issu:154,j7200:[92,93,94,95,96,97,98,99,100,101,102,103,104,105,106],j721e:[92,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121],j721s2:[92,122,123,124,125,126,127,128,129,130,131,132,133,134,135],j784s4:[92,136,137,138,139,140,141,142,143,144,145,146,147,148,149],j7aep_gpu_bxs464_wrap0:[122,136],j7aep_gpu_bxs464_wrap0_dft_embed_pbist_0:[122,136],j7aep_gpu_bxs464_wrap0_gpu_ss_0:[122,136],j7aep_gpu_bxs464_wrap0_gpucore_0:[122,136],j7am_32_64_atb_funnel0:[122,136],j7am_32_64_atb_funnel1:[122,136],j7am_32_64_atb_funnel2:[122,136],j7am_bolt_pgd0:[122,136],j7am_bolt_psc_wrap0:136,j7am_hwa_atb_funnel0:[122,136],j7am_main_16ff0:[122,136],j7am_pulsar_atb_funnel0:[122,136],jtag:[21,161],k3_arm_atb_funnel_3_32_mcu_0:[61,77],k3_led_main_0:[61,77],keep:14,kei:[18,19,22,151,157],kek:[15,28,151],keyrev:158,keystor:[58,74,89],keywrit:[18,22],know:154,larg:5,layer:31,led0:[32,46,93,107,122,136],level:27,list:[28,32,35,46,49,61,65,77,80,93,96,107,110,122,125,136,139],load:22,locat:31,lock:16,logic:158,low:7,m4f:14,macro:[5,6,8],magic:24,mailbox0:[32,46],main0:93,main2mcu_lvl_intrtr0:[61,67,77,82,93,98,107,112,122,127,136,141],main2mcu_pls_intrtr0:[61,67,77,82,93,98,107,112,122,127,136,141],main2mcu_vd:[32,46],main2wkupmcu_vd:[93,107,122,136],main:[45,60,76,91,106,120,135,149],main_gpiomux_introuter0:[32,37,46,51],main_sec_proxy0:[75,90],main_usb0_iso_vd:32,main_usb1_iso_vd:32,manag:[0,2,4,5,9,10,11,12,13,14,26,27,28,31,37,51,67,82,98,112,127,141,154],map:0,mcan0:[32,46,93,107,122,136],mcan10:[93,107,122,136],mcan11:[93,107,122,136],mcan12:[93,107,122,136],mcan13:[93,107,122,136],mcan14:[93,122,136],mcan15:[93,122,136],mcan16:[93,122,136],mcan17:[93,122,136],mcan1:[46,93,107,122,136],mcan2:[93,107,122,136],mcan3:[93,107,122,136],mcan4:[93,107,122,136],mcan5:[93,107,122,136],mcan6:[93,107,122,136],mcan7:[93,107,122,136],mcan8:[93,107,122,136],mcan9:[93,107,122,136],mcasp0:[32,61,77,93,107,122,136],mcasp10:107,mcasp11:107,mcasp1:[32,61,77,93,107,122,136],mcasp2:[32,61,77,93,107,122,136],mcasp3:[107,122,136],mcasp4:[107,122,136],mcasp5:107,mcasp6:107,mcasp7:107,mcasp8:107,mcasp9:107,mcrc64_0:32,mcspi0:[32,46,61,77,93,107,122,136],mcspi1:[32,46,61,77,93,107,122,136],mcspi2:[32,46,61,77,93,107,122,136],mcspi3:[46,61,77,93,107,122,136],mcspi4:[46,61,77,93,107,122,136],mcspi5:[93,107,122,136],mcspi6:[93,107,122,136],mcspi7:[93,107,122,136],mcu2main_vd:[32,46],mcu_adc0:[61,77,93],mcu_adc12_16ffc0:107,mcu_adc12_16ffc1:107,mcu_adc12fc_16ffc0:[122,136],mcu_adc12fc_16ffc1:[122,136],mcu_adc1:[61,77,93],mcu_armss0:[61,77],mcu_armss0_cpu0:[61,77],mcu_armss0_cpu1:[61,77],mcu_cbass0:[61,77],mcu_cbass_debug0:[61,77],mcu_cbass_fw0:[61,77],mcu_cpsw0:[61,77,93,107,122,136],mcu_cpt2_aggr0:[61,77,93,107,122,136],mcu_ctrl_mmr0:[61,77],mcu_dcc0:[32,46,61,77,93,107,122,136],mcu_dcc1:[61,77,93,107,122,136],mcu_dcc2:[61,77,93,107,122,136],mcu_debugss0:[61,77],mcu_ecc_aggr0:[61,77],mcu_ecc_aggr1:[61,77],mcu_efuse0:[61,77],mcu_esm0:[46,61,77,93,107,122,136],mcu_fss0:[93,107,122,136],mcu_fss0_fsas_0:[61,77,93,107,122,136],mcu_fss0_hyperbus0:[61,77],mcu_fss0_hyperbus1p0_0:[93,107,122,136],mcu_fss0_ospi_0:[61,77,93,107,122,136],mcu_fss0_ospi_1:[61,77,93,107,122,136],mcu_gpio0:[32,46],mcu_i2c0:[32,46,61,77,93,107,122,136],mcu_i2c1:[46,93,107,122,136],mcu_i3c0:[93,107,122,136],mcu_i3c1:[93,107,122,136],mcu_m4fss0:[32,46],mcu_m4fss0_cbass_0:[32,46],mcu_m4fss0_core0:[32,46],mcu_mcan0:[32,61,77,93,107,122,136],mcu_mcan1:[32,61,77,93,107,122,136],mcu_mcrc64_0:[32,46],mcu_mcspi0:[32,46,61,77,93,107,122,136],mcu_mcspi1:[32,46,61,77,93,107,122,136],mcu_mcspi2:[61,77,93,107,122,136],mcu_mcu_16ff0:32,mcu_mcu_gpiomux_introuter0:[46,51],mcu_msram0:[61,77],mcu_navss0:[61,77,93,107,122,136],mcu_navss0_intr_0:[93,98,107,112],mcu_navss0_intr_aggr_0:[61,67,77,82],mcu_navss0_intr_router_0:[61,67,77,82,122,127,136,141],mcu_navss0_mcrc0:[61,77],mcu_navss0_mcrc_0:[93,107,122,136],mcu_navss0_modss:[93,107,122,136],mcu_navss0_proxy0:[61,77,93,107,122,136],mcu_navss0_ringacc0:[61,77,93,107,122,136],mcu_navss0_sec_proxy0:[105,119,134,148],mcu_navss0_udmap0:[61,77],mcu_navss0_udmap_0:[93,107,122,136],mcu_navss0_udmass:[93,107,122,136],mcu_navss0_udmass_inta_0:[93,98,107,112,122,127,136,141],mcu_pbist0:[61,77,93,107,122,136],mcu_pbist1:[93,107,122,136],mcu_pbist2:[93,122,136],mcu_pdma0:[61,77],mcu_pdma1:[61,77],mcu_pll_mmr0:[61,77],mcu_psc0:46,mcu_psram0:[61,77],mcu_r5fss0:[93,107,122,136],mcu_r5fss0_core0:[93,107,122,136],mcu_r5fss0_core1:[93,107,122,136],mcu_rom0:[61,77],mcu_rti0:[32,46,61,77,93,107,122,136],mcu_rti1:[61,77,93,107,122,136],mcu_sa2_ul0:[93,107],mcu_sa3_ss0:136,mcu_sa3_ss0_dmss_eccaggr_0:136,mcu_sa3_ss0_intaggr_0:[136,141],mcu_sa3_ss0_pktdma_0:136,mcu_sa3_ss0_ringacc_0:136,mcu_sa3_ss0_sa_ul_0:136,mcu_sa3_ss0_sec_proxy_0:[134,148],mcu_sec_mmr0:[61,77],mcu_sec_proxy0:[75,90],mcu_timer0:[32,46,61,77,93,107,122,136],mcu_timer1:[32,46,61,77,93,107,122,136],mcu_timer1_clksel_vd:[93,107],mcu_timer2:[32,46,61,77,93,107,122,136],mcu_timer3:[32,46,61,77,93,107,122,136],mcu_timer3_clksel_vd:[93,107],mcu_timer4:[93,107,122,136],mcu_timer5:[93,107,122,136],mcu_timer5_clksel_vd:[93,107],mcu_timer6:[93,107,122,136],mcu_timer7:[93,107,122,136],mcu_timer7_clksel_vd:[93,107],mcu_timer8:[93,107,122,136],mcu_timer9:[93,107,122,136],mcu_timer9_clksel_vd:[93,107],mcu_uart0:[32,46,61,77,93,107,122,136],mcu_uart1:46,mcu_wakeup:[45,60,76,91,106,120,135,149],mcusram:162,mek:[22,157],memori:31,messag:[2,3,4,5,6,7,8,9,10,11,12,13,15,16,17,18,19,20,23,24,26,27,28,155,158],method:151,mlb0:107,mmcsd0:[32,46,61,77,93,107,122,136],mmcsd1:[32,46,61,77,93,107,122,136],mmcsd2:[32,107],mmr:16,mode:7,model:150,monitor:12,mpk:[22,157],msmc:3,msv:[22,157],multiplex:5,mux:5,mx_efuse_main_chain_main_0:[61,77],mx_efuse_mcu_chain_mcu_0:[61,77],mx_wakeup_reset_sync_wkup_0:[61,77],navss0:[61,77,93,107,122,136],navss0_bcdma_0:[122,136],navss0_cpts0:[61,77],navss0_cpts_0:[93,107,122,136],navss0_dti_0:[93,107],navss0_intr_0:[122,127,136,141],navss0_intr_router_0:[61,67,77,82,93,98,107,112],navss0_mailbox0_cluster0:[61,77],navss0_mailbox0_cluster10:[61,77],navss0_mailbox0_cluster11:[61,77],navss0_mailbox0_cluster1:[61,77],navss0_mailbox0_cluster2:[61,77],navss0_mailbox0_cluster3:[61,77],navss0_mailbox0_cluster4:[61,77],navss0_mailbox0_cluster5:[61,77],navss0_mailbox0_cluster6:[61,77],navss0_mailbox0_cluster7:[61,77],navss0_mailbox0_cluster8:[61,77],navss0_mailbox0_cluster9:[61,77],navss0_mailbox1_0:[122,136],navss0_mailbox1_10:[122,136],navss0_mailbox1_11:[122,136],navss0_mailbox1_1:[122,136],navss0_mailbox1_2:[122,136],navss0_mailbox1_3:[122,136],navss0_mailbox1_4:[122,136],navss0_mailbox1_5:[122,136],navss0_mailbox1_6:[122,136],navss0_mailbox1_7:[122,136],navss0_mailbox1_8:[122,136],navss0_mailbox1_9:[122,136],navss0_mailbox_0:[93,107,122,136],navss0_mailbox_10:[93,107,122,136],navss0_mailbox_11:[93,107,122,136],navss0_mailbox_1:[93,107,122,136],navss0_mailbox_2:[93,107,122,136],navss0_mailbox_3:[93,107,122,136],navss0_mailbox_4:[93,107,122,136],navss0_mailbox_5:[93,107,122,136],navss0_mailbox_6:[93,107,122,136],navss0_mailbox_7:[93,107,122,136],navss0_mailbox_8:[93,107,122,136],navss0_mailbox_9:[93,107,122,136],navss0_mcrc0:[61,77],navss0_mcrc_0:[93,107,122,136],navss0_modss:[93,107,122,136],navss0_modss_inta0:[61,67,77,82],navss0_modss_inta1:[61,67,77,82],navss0_modss_inta_0:[93,98,122,127,136,141],navss0_modss_inta_1:[93,98,122,127,136,141],navss0_modss_intaggr_0:[107,112],navss0_modss_intaggr_1:[107,112],navss0_proxy0:[61,77],navss0_proxy_0:[93,107,122,136],navss0_pvu0:[61,77],navss0_pvu1:[61,77],navss0_pvu_0:[107,122,136],navss0_pvu_1:[107,122,136],navss0_pvu_2:107,navss0_ringacc0:[61,77],navss0_ringacc_0:[93,107,122,136],navss0_sec_proxy_0:[105,119,134,148],navss0_spinlock_0:[93,107,122,136],navss0_tbu_0:[93,107],navss0_tcu_0:107,navss0_timer_mgr0:[61,77],navss0_timer_mgr1:[61,77],navss0_timermgr_0:[93,107,122,136],navss0_timermgr_1:[93,107,122,136],navss0_udmap0:[61,77],navss0_udmap_0:[93,107,122,136],navss0_udmass:[93,107,122,136],navss0_udmass_inta0:[61,67,77,82],navss0_udmass_inta_0:[93,98,122,127,136,141],navss0_udmass_intaggr_0:[107,112],navss0_virtss:[93,107,122,136],non:2,normal:162,note:15,number:24,object:[3,5,6,7,8],oldi_tx_core_main_0:[61,77],open:[20,21],oper:162,optim:155,option:[22,31,157],osal:[26,27],otp:[16,18,19,22,28,64,153,157,158],outer:155,output:[37,51,67,82,98,112,127,141],outsid:159,over:161,overlap:154,overview:31,owner:17,ownership:154,pair:11,paramet:[9,10,11,12,13,64],part:27,pass:25,path:2,payload:155,pbist0:[32,46,61,77,93,107,122,136],pbist10:[107,122,136],pbist11:[122,136],pbist13:136,pbist14:136,pbist15:136,pbist1:[32,46,61,77,93,107,122,136],pbist2:[46,93,107,122,136],pbist3:[46,107,122,136],pbist4:[107,122,136],pbist5:[107,122,136],pbist6:107,pbist7:[107,122,136],pbist8:[122,136],pbist9:107,pcie0:[46,61,77,107,136],pcie1:[61,77,93,107,122,136],pcie2:[107,136],pcie3:[107,136],pdma0:[61,77],pdma1:[61,77],pdma_debug0:[61,77],per:[44,59,75,90,105,119,134,148],perform:[161,162],permiss:154,pll:[38,52,68,83,99,113,128,142],pll_mmr0:[61,77],pllctrl0:[61,77],popul:[22,161],post:162,power:[2,4,5,7,26,31],pre:27,primer:[150,152],priv:[35,49,65,80,96,110,125,139,154],procedur:[12,155,157],process:27,processor:[14,28,39,53,69,84,100,114,129,143],program:[5,151,153,154],programm:154,protocol:21,proxi:[10,27,40,41,44,54,55,59,70,71,75,85,86,90,101,102,105,115,116,119,130,131,134,144,145,148],pru_icssg0:[46,61,77,107],pru_icssg1:[46,61,77,107],pru_icssg2:[61,77],psc0:[32,46,61,77,93,107,122,136],psc0_fw_0:32,pscss0:32,psi:[11,41,55,71,86,102,116,131,145],psil:27,psramecc0:[61,77],queri:3,r5fss0:[32,46,93,107,122,136],r5fss0_core0:[32,46,93,107,122,136],r5fss0_core1:[46,93,107,122,136],r5fss0_introuter0:[107,112],r5fss0_ss0:32,r5fss1:[46,107,122,136],r5fss1_core0:[46,107,122,136],r5fss1_core1:[46,107,122,136],r5fss1_introuter0:[107,112],r5fss2:136,r5fss2_core0:136,r5fss2_core1:136,rang:27,read:[0,11,16,19,153,158],receiv:[13,21,26,27],refer:22,region:[17,35,49,65,80,96,110,125,139,154],regist:[11,154],relat:158,relationship:154,releas:[9,14,15],request:[2,10,12,13,14],reset:[8,12],resourc:[2,4,9,10,11,12,13,27,31,43,57,73,88,104,118,133,147,154,159,162],respons:[2,9,10,12,13],retriev:161,revis:[19,22,24,158,161],ring:[12,27,42,56,72,87,103,117,132,146],rom:25,rout:9,router:[37,51,67,82,98,112,127,141],row:[16,28],rti0:[32,46,61,77,93,107,122,136],rti10:46,rti11:46,rti15:[32,107,122,136],rti16:[107,122,136],rti17:[122,136],rti18:136,rti19:136,rti1:[32,46,61,77,93,107,122,136],rti24:107,rti25:107,rti28:[93,107,122,136],rti29:[93,107,122,136],rti2:[32,61,77,136],rti30:[107,122,136],rti31:[107,122,136],rti32:136,rti33:136,rti3:[32,61,77,136],rti4:136,rti5:136,rti6:136,rti7:136,rti8:46,rti9:46,run:158,runtim:[20,58,74,89,162],sa2_cpsw_psilss0:[122,136],sa2_ul0:[46,61,77,107,122,136],sa2ul:[28,151,159],sa3_ss0_sec_proxy_0:44,same:154,sampl:22,sbl:[22,158],sci:[0,27],sdk:0,sec:22,secur:[0,2,4,21,22,23,28,31,44,59,75,90,105,119,134,148,155,157,160,161,162],send:161,sequenc:14,serdes0:[61,77],serdes1:[61,77],serdes_10g0:[46,107,122,136],serdes_10g1:[93,136],serdes_10g2:136,serdes_10g4:136,serdes_16g0:107,serdes_16g1:107,serdes_16g2:107,serdes_16g3:107,server:0,set:[9,14,15,17],sign:[22,155,158,160],size:[13,58,74,89],smek:22,smpk:22,smpkh:22,sms0:32,soc:[20,32,46,61,77,92,93,107,122,136,161],soft:16,softwar:[0,19,22],sourc:[37,41,51,55,67,71,82,86,98,102,112,116,127,131,141,145],specif:[14,92],specifi:154,spinlock0:[32,46],sr1:92,sr2:92,state:161,statu:[14,16],stm0:[32,46,61,77,93,107,122,136],structur:[3,5,6,7,8,11,24,26,27,28,158],sub:[31,157],substructur:[24,28],subsystem:[26,27],suppli:151,support:[7,154,157],swrev:[157,158],sysfw:[22,158,159],system:[2,8,22,24,28,155,161],templat:[22,157],texa:2,thi:[5,6,8],thread:[11,41,44,55,59,71,75,86,90,102,105,116,119,131,134,145,148],threshold:13,time:[24,155,158],timeout:21,timer0:[32,46,61,77,93,107,122,136],timer10:[46,61,77,93,107,122,136],timer11:[46,61,77,93,107,122,136],timer11_clksel_vd:[93,107],timer12:[93,107,122,136],timer13:[93,107,122,136],timer13_clksel_vd:[93,107],timer14:[93,107,122,136],timer15:[93,107,122,136],timer15_clksel_vd:[93,107],timer16:[93,107,122,136],timer17:[93,107,122,136],timer17_clksel_vd:[93,107],timer18:[93,107,122,136],timer19:[93,107,122,136],timer19_clksel_vd:[93,107],timer1:[32,46,61,77,93,107,122,136],timer1_clksel_vd:[93,107],timer2:[32,46,61,77,93,107,122,136],timer3:[32,46,61,77,93,107,122,136],timer3_clksel_vd:[93,107],timer4:[32,46,61,77,93,107,122,136],timer5:[32,46,61,77,93,107,122,136],timer5_clksel_vd:[93,107],timer6:[32,46,61,77,93,107,122,136],timer7:[32,46,61,77,93,107,122,136],timer7_clksel_vd:[93,107],timer8:[46,61,77,93,107,122,136],timer9:[46,61,77,93,107,122,136],timer9_clksel_vd:[93,107],timermgr0:46,timesync_event_introuter0:[46,51],timesync_event_router0:[32,37],timesync_intrtr0:[61,67,77,82,93,98,107,112,122,127,136,141],tisci:[2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,23,24,26,27,28,151,155,158,161,163],tisci_msg_board_config:3,tisci_msg_board_config_pm:3,tisci_msg_board_config_rm:3,tisci_msg_board_config_secur:3,tisci_msg_boot_notif:3,tisci_msg_change_fwl_own:17,tisci_msg_enter_sleep:7,tisci_msg_get_clock:5,tisci_msg_get_clock_par:5,tisci_msg_get_devic:6,tisci_msg_get_freq:5,tisci_msg_get_fwl_region:17,tisci_msg_get_num_clock_par:5,tisci_msg_get_otp_row_lock_statu:16,tisci_msg_get_soc_uid:20,tisci_msg_key_writ:18,tisci_msg_lock_otp_row:16,tisci_msg_open_debug_fwl:20,tisci_msg_prepare_sleep:7,tisci_msg_proc_auth_boot:14,tisci_msg_proc_get_statu:14,tisci_msg_proc_handov:14,tisci_msg_proc_releas:14,tisci_msg_proc_request:14,tisci_msg_proc_set_config:14,tisci_msg_proc_set_control:14,tisci_msg_proc_wait_statu:14,tisci_msg_query_freq:5,tisci_msg_query_msmc:3,tisci_msg_read_keycnt_keyrev:19,tisci_msg_read_otp_mmr:16,tisci_msg_read_swrev:19,tisci_msg_rm_irq_releas:9,tisci_msg_rm_irq_set:9,tisci_msg_rm_proxy_cfg:10,tisci_msg_rm_psil_pair:11,tisci_msg_rm_psil_read:11,tisci_msg_rm_psil_unpair:11,tisci_msg_rm_psil_writ:11,tisci_msg_rm_ring_cfg:12,tisci_msg_rm_ring_mon_cfg:12,tisci_msg_rm_udmap_flow_cfg:13,tisci_msg_rm_udmap_flow_deleg:13,tisci_msg_rm_udmap_flow_size_thresh_cfg:13,tisci_msg_rm_udmap_gcfg_cfg:13,tisci_msg_rm_udmap_rx_ch_cfg:13,tisci_msg_rm_udmap_tx_ch_cfg:13,tisci_msg_sa2ul_get_dkek:15,tisci_msg_sa2ul_release_dkek:15,tisci_msg_sa2ul_set_dkek:15,tisci_msg_sec_handov:23,tisci_msg_set_clock:5,tisci_msg_set_clock_par:5,tisci_msg_set_devic:6,tisci_msg_set_device_reset:6,tisci_msg_set_freq:5,tisci_msg_set_fwl_region:17,tisci_msg_soft_lock_otp_write_glob:16,tisci_msg_sys_reset:8,tisci_msg_vers:3,tisci_msg_write_keyrev:19,tisci_msg_write_otp_row:16,tisci_msg_write_swrev:19,topic:156,trace:[30,31],transfer:21,transmit:[13,21],transport:2,trigger:162,two:151,type:[43,57,73,88,104,118,133,147,157,161],uart0:[32,46,61,77,93,107,122,136],uart1:[32,46,61,77,93,107,122,136],uart2:[32,46,61,77,93,107,122,136],uart3:[32,46,93,107,122,136],uart4:[32,46,93,107,122,136],uart5:[32,46,93,107,122,136],uart6:[32,46,93,107,122,136],uart7:[93,107,122,136],uart8:[93,107,122,136],uart9:[93,107,122,136],uart:[31,161],udmap:13,ufs0:[107,136],uid:[20,21,161],unencrypt:160,unlock:[28,161],unpair:11,usag:[3,5,6,7,8,9,10,11,12,13,14,16,18,24,26,27,28,150,162],usb0:[32,46,93,107,122,136],usb1:[32,107],usb3ss0:[61,77],usb3ss1:[61,77],user:[154,156,161,163],valid:[9,10,12,13,26,27,161],valu:[150,152],variou:161,vdc_data_vbusm_32b_ref_mcu2wkup:[61,77],vdc_data_vbusm_32b_ref_wkup2mcu:[61,77],vdc_data_vbusm_64b_ref_main2mcu:[61,77],vdc_data_vbusm_64b_ref_mcu2main:[61,77],vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:[61,77],vdc_infra_vbusp_32b_ref_mcu2main_infra:[61,77],vdc_infra_vbusp_32b_ref_wkup2main_infra:[61,77],vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:[61,77],vdc_nav_psil_128b_ref_main2mcu:[61,77],vdc_soc_fw_vbusp_32b_ref_fwmcu2main:[61,77],vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:[61,77],version:22,via:[151,161],virtual:[37,51,67,82,98,112,127,141],vpac0:[107,122,136],vpac1:136,vpfe0:107,vtm0:46,vusr_dual0:[122,136],wait:14,what:154,which:154,wise:[32,46,61,77,93,107,122,136],without:[5,25],wkup_cbass0:[61,77],wkup_cbass_fw0:[61,77],wkup_ctrl_mmr0:[61,77],wkup_ddpa0:[93,107,122,136],wkup_deepsleep_sources0:32,wkup_dmsc0:[61,77,93,107],wkup_dmsc0_cortex_m3_0:[61,77],wkup_ecc_aggr0:[61,77],wkup_esm0:[32,61,77,93,107,122,136],wkup_gpio0:[61,77,93,107,122,136],wkup_gpio1:[93,107,122,136],wkup_gpiomux_intrtr0:[61,67,77,82,93,98,107,112,122,127,136,141],wkup_gtc0:32,wkup_hsm0:122,wkup_i2c0:[32,61,77,93,107,122,136],wkup_j7am_wakeup_16ff0:[122,136],wkup_mcu_gpiomux_introuter0:[32,37],wkup_pbist0:32,wkup_pllctrl0:[61,77],wkup_porz_sync0:[93,107,122,136],wkup_psc0:[32,61,77,93,107,122,136],wkup_rtcss0:32,wkup_rti0:32,wkup_sms0:[122,136],wkup_timer0:32,wkup_timer1:32,wkup_uart0:[32,61,77,93,107,122,136],wkup_vtm0:[32,61,77,93,107,122,136],wkup_wakeup0:93,wkupmcu2main_vd:[93,107,122,136],write:[11,16,19,153,154,158],writer:[18,157],x509:[22,157]}})