
/******************************************************************************
 * Embedded SoC C Test generated by TrekSoC-2.1.7
 * Created on Wed Sep 11 15:59:39 2024
 * 
 * File Name: trek_rvops.c
 * Generated Seed: 0xde85f354
 *******************************************************************************/
#define TREK_PROCESSOR_COUNT 1
#define TREK_MAX_THREADS_PER_PROCESSOR 1

/*-----------------------------------------------------------------------------
 * User Include Files
 *-----------------------------------------------------------------------------*/
// Axelera specific includes to be added here
// #include <xxx.h>
#define NO_HYPERVISOR_EXTENSION


/*-----------------------------------------------------------------------------
 * Include Files
 *-----------------------------------------------------------------------------*/
#include "/apps/eda/breker/trek5-2.1.7-GCC6_el7/target/include/trek_target_common.h"
#include "/apps/eda/breker/trek5-2.1.7-GCC6_el7/opensrc/riscv-src/util/encoding.h"
#include "/apps/eda/breker/trek5-2.1.7-GCC6_el7/target/include/riscv64/trek_target_riscv64.h"

/*-----------------------------------------------------------------------------
 * Global Variables
 *-----------------------------------------------------------------------------*/
unsigned int runtime_init_var = 0;
// memory resource "C2TMBOXES" with 0x10 bytes
#define trek_mem_C2TMBOXES 0x3000000000ULL
// memory resource "T2CMBOXES" with 0x10 bytes
#define trek_mem_T2CMBOXES 0x3000000080ULL
// memory resource "ddr0" with 0x10000 bytes
#define trek_mem_ddr0 0x200000a400ULL

// macro definitions to improve code readability
#define hart0_active_threads (trek_mem_ddr0+0x00005e20)
#define hart0_iterations (trek_mem_ddr0+0x00005e24)
#define runtime_init_done (&runtime_init_var)
#define trek_hart0_T0_state (trek_mem_ddr0+0x0000677c)
#define trek_hart0_state (trek_mem_ddr0+0x00008168)

/*-----------------------------------------------------------------------------
 * Function Prototypes
 *-----------------------------------------------------------------------------*/
int trek_hart0_main(void);
void trek_initialize_memory_regions(void);


/*-----------------------------------------------------------------------------
 * User Code
 *-----------------------------------------------------------------------------*/

int trek_main(void)
{
  // must enter in M privilege 
  unsigned long mhartid = trek_get_cpuid();
  trek_test_setup();

  int ret = 0;
  switch (mhartid) {
    case 0: { ret = trek_hart0_main(); break; }

    default: { ret = -1; } // should not happen
  }

  trek_test_teardown();
  return ret;
}
// platform specific exit with error code
void shutdown(void);
#undef trek_exit
#define trek_exit(status) shutdown();

// Axelera specific code to be added here
#undef trek_mem_barrier  
#define trek_mem_barrier(addr) asm volatile("fence")

#undef trek_mem_cache_flush
#define trek_mem_cache_flush(addr) trek_mem_barrier(addr)

#undef trek_mem_cache_invd
#define trek_mem_cache_invd(addr) trek_mem_barrier(addr)

#undef trek_t2c_wait
#define trek_t2c_wait(thread_id) 0

#undef trek_t2c_get
#define trek_t2c_get(thread_id) 0

int main(void)
{
  return trek_main();
}

int trek_microloop_write_check8( void * addrs[], unsigned int count, trek_uint8_t pattern){
  unsigned int errorCount = 0;
  trek_uint8_t pattern2 = pattern;
  unsigned int ii;
  for ( ii = 0; ii < count; ++ii){
    trek_write8(pattern2, addrs[ii]);
    ++pattern2;
  }
  pattern2 = pattern;
  for ( ii = 0; ii < count; ++ii){
    if (trek_read8(addrs[ii]) != (pattern2)) {
      ++errorCount;
      trek_runtime_error("trek_microloop_write_check8", addrs[ii], pattern2, trek_read8(addrs[ii]));
    };
    ++pattern2;
  }
  return errorCount;
}

int trek_microloop_write_check16( void * addrs[], unsigned int count, trek_uint16_t pattern){
  unsigned int errorCount = 0;
  trek_uint16_t pattern2 = pattern;
  unsigned int ii;
  for ( ii = 0; ii < count; ++ii){
    trek_write16(pattern2, addrs[ii]);
    ++pattern2;
  }
  pattern2 = pattern;
  for ( ii = 0; ii < count; ++ii){
    if (trek_read16(addrs[ii]) != (pattern2)) {
      ++errorCount;
      trek_runtime_error("trek_microloop_write_check16", addrs[ii], pattern2, trek_read16(addrs[ii]));
    };
    ++pattern2;
  }
  return errorCount;
}

int trek_microloop_write_check32( void * addrs[], unsigned int count, trek_uint32_t pattern){
  unsigned int errorCount = 0;
  trek_uint32_t pattern2 = pattern;
  unsigned int ii;
  for ( ii = 0; ii < count; ++ii){
    trek_write32(pattern2, addrs[ii]);
    ++pattern2;
  }
  pattern2 = pattern;
  for ( ii = 0; ii < count; ++ii){
    if (trek_read32(addrs[ii]) != (pattern2)) {
      ++errorCount;
      trek_runtime_error("trek_microloop_write_check32", addrs[ii], pattern2, trek_read32(addrs[ii]));
    };
    ++pattern2;
  }
  return errorCount;
}

int trek_microloop_write_check64( void * addrs[], unsigned int count, trek_uint64_t pattern){
  unsigned int errorCount = 0;
  trek_uint64_t pattern2 = pattern;
  unsigned int ii;
  for ( ii = 0; ii < count; ++ii){
    trek_write64(pattern2, addrs[ii]);
    ++pattern2;
  }
  pattern2 = pattern;
  for ( ii = 0; ii < count; ++ii){
    if (trek_read64(addrs[ii]) != (pattern2)) {
      ++errorCount;
      trek_runtime_error("trek_microloop_write_check64", addrs[ii], pattern2, trek_read64(addrs[ii]));
    };
    ++pattern2;
  }
  return errorCount;
}

int trek_fakeWr_write_check8( void * addrs[],
									  unsigned int count, trek_uint8_t pattern,
                                      unsigned int fakeCount, trek_uint8_t fakePattern)
{
  int errorCount = 0;
  trek_uint8_t pattern2 = pattern;
  unsigned int ii, jj;
  for ( ii = 0; ii < count; ++ii){
    for ( jj = 0; jj < fakeCount; ++jj){
      trek_write8(fakePattern, addrs[ii]);
	  ++fakePattern;
	}
    trek_write8(pattern2, addrs[ii]);
    ++pattern2;
  }
  pattern2 = pattern;
  for ( ii = 0; ii < count; ++ii){
    if (trek_read8(addrs[ii]) != (pattern2)) {
      ++errorCount;
      trek_runtime_error("trek_microloop_write_check8", addrs[ii], pattern2, trek_read8(addrs[ii]));
    };
    ++pattern2;
  }
  return errorCount;
}

int trek_fakeWr_write_check16( void * addrs[],
									  unsigned int count, trek_uint16_t pattern,
                                      unsigned int fakeCount, trek_uint16_t fakePattern)
{
  int errorCount = 0;
  trek_uint16_t pattern2 = pattern;
  unsigned int ii, jj;
  for ( ii = 0; ii < count; ++ii){
    for ( jj = 0; jj < fakeCount; ++jj){
      trek_write16(fakePattern, addrs[ii]);
	  ++fakePattern;
	}
    trek_write16(pattern2, addrs[ii]);
    ++pattern2;
  }
  pattern2 = pattern;
  for ( ii = 0; ii < count; ++ii){
    if (trek_read16(addrs[ii]) != (pattern2)) {
      ++errorCount;
      trek_runtime_error("trek_microloop_write_check16", addrs[ii], pattern2, trek_read16(addrs[ii]));
    };
    ++pattern2;
  }
  return errorCount;
}

int trek_fakeWr_write_check32( void * addrs[],
									  unsigned int count, trek_uint32_t pattern,
                                      unsigned int fakeCount, trek_uint32_t fakePattern)
{
  int errorCount = 0;
  trek_uint32_t pattern2 = pattern;
  unsigned int ii, jj;
  for ( ii = 0; ii < count; ++ii){
    for ( jj = 0; jj < fakeCount; ++jj){
      trek_write32(fakePattern, addrs[ii]);
	  ++fakePattern;
	}
    trek_write32(pattern2, addrs[ii]);
    ++pattern2;
  }
  pattern2 = pattern;
  for ( ii = 0; ii < count; ++ii){
    if (trek_read32(addrs[ii]) != (pattern2)) {
      ++errorCount;
      trek_runtime_error("trek_microloop_write_check32", addrs[ii], pattern2, trek_read32(addrs[ii]));
    };
    ++pattern2;
  }
  return errorCount;
}

int trek_fakeWr_write_check64( void * addrs[],
									  unsigned int count, trek_uint64_t pattern,
                                      unsigned int fakeCount, trek_uint64_t fakePattern)
{
  int errorCount = 0;
  trek_uint64_t pattern2 = pattern;
  unsigned int ii, jj;
  for ( ii = 0; ii < count; ++ii){
    for ( jj = 0; jj < fakeCount; ++jj){
      trek_write64(fakePattern, addrs[ii]);
	  ++fakePattern;
	}
    trek_write64(pattern2, addrs[ii]);
    ++pattern2;
  }
  pattern2 = pattern;
  for ( ii = 0; ii < count; ++ii){
    if (trek_read64(addrs[ii]) != (pattern2)) {
      ++errorCount;
      trek_runtime_error("trek_microloop_write_check64", addrs[ii], pattern2, trek_read64(addrs[ii]));
    };
    ++pattern2;
  }
  return errorCount;
}

/*! Breker - Begin of generated test */

/*-----------------------------------------------------------------------------
 * Executable Code for Processor hart0
 *-----------------------------------------------------------------------------*/
#undef TREK_PROCESSOR_IDX
#define TREK_PROCESSOR_IDX 0

/* Processor: hart0, Thread: T0 */
#undef TREK_THREAD_ID
#define TREK_THREAD_ID 0

#undef TREK_THREAD_IDX
#define TREK_THREAD_IDX 0

void
trek_hart0_T0(void) {

  switch (trek_read32_shared(trek_hart0_T0_state)) {
  case (0x1): {
    trek_c2t_event(0, 0x2);           // [event:0x2 MAIN]
        /* tbx: trek_message("Thread trek_hart0_T0 started");  */

/***********************************************************************************/
// rv64Ops.6
    trek_c2t_event(0, 0x3);           // [event:0x3 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_message("Begin rv64Ops.6");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -176;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x11, 56(sp);"
      "  sd x12, 64(sp);"
      "  sd x13, 72(sp);"
      "  sd x15, 80(sp);"
      "  sd x16, 88(sp);"
      "  sd x17, 96(sp);"
      "  sd x18, 104(sp);"
      "  sd x21, 112(sp);"
      "  sd x22, 120(sp);"
      "  sd x24, 128(sp);"
      "  sd x25, 136(sp);"
      "  sd x28, 144(sp);"
      "  sd x30, 152(sp);"
      "  sd x31, 160(sp);"

      "  sd x9, 168(sp);"
      "  li x9, %[xreg_res];"
      "  li x17,-0x8000000000000000;" // x17 = -0x8000000000000000 (init)
      "  li x22,0x962e5cd52425dfc;" // x22 = 0x962e5cd52425dfc (init)
      "  sll x17,x17,x22;" // x17 = 0x0
      "  li x13,-0x5c76a734fd6894a4;" // x13 = -0x5c76a734fd6894a4 (init)
      "  li x15,0x0;" // x15 = 0x0 (init)
      "  c.and x15,x13;" // x15 = 0x0
      "  li x4,0x0;" // x4 = 0x0 (init)
      "  c.mv x18,x4;" // x18 = 0x0
      "  li x5,0x0;" // x5 = 0x0 (init)
      "  xor x1,x18,x5;" // x1 = 0x0
      "  li x25,-0x8000000000000000;" // x25 = -0x8000000000000000 (init)
      "  li x8,0x0;" // x8 = 0x0 (init)
      "  mulh x30,x25,x8;" // x30 = 0x0
      "  li x16,-0x7ebe8b8209165096;" // x16 = -0x7ebe8b8209165096 (init)
      "  andi x3,x16,0x100;" // x3 = 0x100
      "  li x7,0x0;" // x7 = 0x0 (init)
      "  li x21,0x0;" // x21 = 0x0 (init)
      "  divw x24,x7,x21;" // x24 = 0xffffffffffffffff
      "  li x6,-0x7464136b26e6fcc0;" // x6 = -0x7464136b26e6fcc0 (init)
      "  li x31,0x74b0529a4b0dac36;" // x31 = 0x74b0529a4b0dac36 (init)
      "  addw x13,x6,x31;" // x13 = 0x2426af76
      "  li x28,0x5320a309833710ab;" // x28 = 0x5320a309833710ab (init)
      "  li x12,-0x8000000000000000;" // x12 = -0x8000000000000000 (init)
      "  sltu x11,x28,x12;" // x11 = 0x1
      "  c.lui x18,0x1f;" // x18 = 0x1f000

      /* save results */
      "  li x9, %[xreg_res];"
      "  sd x0, 0(x9);"
      "  sd x1, 8(x9);"
      "  sd x3, 24(x9);"
      "  sd x4, 32(x9);"
      "  sd x5, 40(x9);"
      "  sd x6, 48(x9);"
      "  sd x7, 56(x9);"
      "  sd x8, 64(x9);"
      "  sd x11, 88(x9);"
      "  sd x12, 96(x9);"
      "  sd x13, 104(x9);"
      "  sd x15, 120(x9);"
      "  sd x16, 128(x9);"
      "  sd x17, 136(x9);"
      "  sd x18, 144(x9);"
      "  sd x21, 168(x9);"
      "  sd x22, 176(x9);"
      "  sd x24, 192(x9);"
      "  sd x25, 200(x9);"
      "  sd x28, 224(x9);"
      "  sd x30, 240(x9);"
      "  sd x31, 248(x9);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x11, 56(sp);"
      "  ld x12, 64(sp);"
      "  ld x13, 72(sp);"
      "  ld x15, 80(sp);"
      "  ld x16, 88(sp);"
      "  ld x17, 96(sp);"
      "  ld x18, 104(sp);"
      "  ld x21, 112(sp);"
      "  ld x22, 120(sp);"
      "  ld x24, 128(sp);"
      "  ld x25, 136(sp);"
      "  ld x28, 144(sp);"
      "  ld x30, 152(sp);"
      "  ld x31, 160(sp);"

      "  ld x9, 168(sp);"
      "  addi sp, sp, 176;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00006458) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00006458) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006458));
      trek_c2t_event(0, 0x4);           // [event:0x4 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006458) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00006460) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006460));
      trek_c2t_event(0, 0x5);           // [event:0x5 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006460) == 0x0ull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00006470) == 0x100ull)) {
      trek_c2t_arg(0, 0x100ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006470));
      trek_c2t_event(0, 0x6);           // [event:0x6 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006470) == 0x100ull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00006478) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006478));
      trek_c2t_event(0, 0x7);           // [event:0x7 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006478) == 0x0ull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x00006480) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006480));
      trek_c2t_event(0, 0x8);           // [event:0x8 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006480) == 0x0ull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00006488) == 0x8b9bec94d9190340ull)) {
      trek_c2t_arg(0, 0x8b9bec94d9190340ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006488));
      trek_c2t_event(0, 0x9);           // [event:0x9 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006488) == 0x8b9bec94d9190340ull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00006490) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006490));
      trek_c2t_event(0, 0xa);           // [event:0xa agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006490) == 0x0ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x00006498) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006498));
      trek_c2t_event(0, 0xb);           // [event:0xb agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006498) == 0x0ull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x000064b0) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000064b0));
      trek_c2t_event(0, 0xc);           // [event:0xc agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000064b0) == 0x1ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x000064b8) == 0x8000000000000000ull)) {
      trek_c2t_arg(0, 0x8000000000000000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000064b8));
      trek_c2t_event(0, 0xd);           // [event:0xd agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000064b8) == 0x8000000000000000ull")  */
    }
    // check x13
    if (!(trek_read64(trek_mem_ddr0+0x000064c0) == 0x2426af76ull)) {
      trek_c2t_arg(0, 0x2426af76ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000064c0));
      trek_c2t_event(0, 0xe);           // [event:0xe agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000064c0) == 0x2426af76ull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x000064d0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000064d0));
      trek_c2t_event(0, 0xf);           // [event:0xf agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000064d0) == 0x0ull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x000064d8) == 0x8141747df6e9af6aull)) {
      trek_c2t_arg(0, 0x8141747df6e9af6aull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000064d8));
      trek_c2t_event(0, 0x10);          // [event:0x10 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000064d8) == 0x8141747df6e9af6aull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x000064e0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000064e0));
      trek_c2t_event(0, 0x11);          // [event:0x11 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000064e0) == 0x0ull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x000064e8) == 0x1f000ull)) {
      trek_c2t_arg(0, 0x1f000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000064e8));
      trek_c2t_event(0, 0x12);          // [event:0x12 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000064e8) == 0x1f000ull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x00006500) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006500));
      trek_c2t_event(0, 0x13);          // [event:0x13 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006500) == 0x0ull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x00006508) == 0x962e5cd52425dfcull)) {
      trek_c2t_arg(0, 0x962e5cd52425dfcull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006508));
      trek_c2t_event(0, 0x14);          // [event:0x14 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006508) == 0x962e5cd52425dfcull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00006518) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006518));
      trek_c2t_event(0, 0x15);          // [event:0x15 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006518) == 0xffffffffffffffffull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00006520) == 0x8000000000000000ull)) {
      trek_c2t_arg(0, 0x8000000000000000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006520));
      trek_c2t_event(0, 0x16);          // [event:0x16 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006520) == 0x8000000000000000ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00006538) == 0x5320a309833710abull)) {
      trek_c2t_arg(0, 0x5320a309833710abull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006538));
      trek_c2t_event(0, 0x17);          // [event:0x17 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006538) == 0x5320a309833710abull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00006548) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006548));
      trek_c2t_event(0, 0x18);          // [event:0x18 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006548) == 0x0ull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00006550) == 0x74b0529a4b0dac36ull)) {
      trek_c2t_arg(0, 0x74b0529a4b0dac36ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006550));
      trek_c2t_event(0, 0x19);          // [event:0x19 agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006550) == 0x74b0529a4b0dac36ull")  */
    }
    trek_c2t_event(0, 0x1a);          // [event:0x1a agent:hart0 thread:T0 instance:rv64Ops.6]
        /* tbx: trek_message("End rv64Ops.6");  */
    trek_write32_shared(0x2, trek_hart0_T0_state);
    break;
  }
  case (0x2): {

/***********************************************************************************/
// rv64Ops.1
    trek_c2t_event(0, 0x1b);          // [event:0x1b agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_message("Begin rv64Ops.1");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -224;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x11, 64(sp);"
      "  sd x12, 72(sp);"
      "  sd x13, 80(sp);"
      "  sd x14, 88(sp);"
      "  sd x15, 96(sp);"
      "  sd x16, 104(sp);"
      "  sd x17, 112(sp);"
      "  sd x18, 120(sp);"
      "  sd x19, 128(sp);"
      "  sd x20, 136(sp);"
      "  sd x21, 144(sp);"
      "  sd x22, 152(sp);"
      "  sd x23, 160(sp);"
      "  sd x24, 168(sp);"
      "  sd x25, 176(sp);"
      "  sd x26, 184(sp);"
      "  sd x27, 192(sp);"
      "  sd x28, 200(sp);"
      "  sd x29, 208(sp);"

      "  sd x1, 216(sp);"
      "  li x1, %[xreg_res];"
      "  c.li x8,0x1d;" // x8 = 0x1d
      "  c.srai x8,0x10;" // x8 = 0x0
      "  sltu x8,x8,x8;" // x8 = 0x0
      "  li x19,0xb9ad32940b1d328;" // x19 = 0xb9ad32940b1d328 (init)
      "  li x13,0x10d88463c27ef75;" // x13 = 0x10d88463c27ef75 (init)
      "  div x26,x19,x13;" // x26 = 0xb
      "  li x11,0x1;" // x11 = 0x1 (L1: counter) 
      "  li x9,0x0;" // x9 = 0x0 (init)
      "  li x3,0x5cc84dc20c7cd33;" // x3 = 0x5cc84dc20c7cd33 (init)
      "  sllw x12,x9,x3;" // x12 = 0x0
      "  li x7,-0x75b38b0b3e65c7c;" // x7 = -0x75b38b0b3e65c7c (init)
      "  andi x27,x7,-0x6d2;" // x27 = 0xf8a4c74f4c19a104
      "  li x29,0x606108bb4722d61;" // x29 = 0x606108bb4722d61 (init)
      "  li x16,-0x1ce187beb58125b5;" // x16 = -0x1ce187beb58125b5 (init)
      "  or x22,x29,x16;" // x22 = 0xe71e78cbfe7eff6b
      "  li x26,0x4;" // x26 = 0x4 (L2: counter) 
      "  mulhsu x22,x16,x16;" // x22 = 0xe66094a2e768d90f
      "  c.addi x22,0x8;" // x22 = 0xe66094a2e768d917
      "  sltiu x21,x27,0x7;" // x21 = 0x0
      "  sub x29,x22,x22;" // x29 = 0x0
      "  addi x26,x26,-1;" // x26 = 0x3 (L2: counter)
      "  sraw x22,x27,x19;" // x22 = 0x4c19a1
      "  li x6,-0x7e08ececbff5905e;" // x6 = -0x7e08ececbff5905e (init)
      "  slliw x5,x6,0x1f;" // x5 = 0x0
      "  li x18,0x0;" // x18 = 0x0 (init)
      "  li x14,0x40;" // x14 = 0x40 (init)
      "  and x20,x18,x14;" // x20 = 0x0
      "  ori x1,x29,0x80;" // x1 = 0x80
      "  li x15,0x20aa401b002a28c;" // x15 = 0x20aa401b002a28c (init)
      "  c.addw x8,x15;" // x8 = 0xffffffffb002a28c
      "  srli x25,x3,0x4;" // x25 = 0x5cc84dc20c7cd3
      "  srai x17,x21,0x3c;" // x17 = 0x0
      "  mul x4,x13,x22;" // x4 = 0x70ab6be6d23c0595
      "  sraiw x7,x12,0xe;" // x7 = 0x0
      "  blt x0,x26,L2;" // pc = L2: (forward)
      "  li x10,-0x718eb735b4641bae;" // x10 = -0x718eb735b4641bae (init)
      "  mul x9,x0,x10;" // x9 = 0x0
      "L2:"
      "L1:"
      "  li x24,0x9522eac83427b2c;" // x24 = 0x9522eac83427b2c (init)
      "  li x23,-0xde303cb833a1dbc;" // x23 = -0xde303cb833a1dbc (init)
      "  subw x19,x24,x23;" // x19 = 0x67c98e8
      "  li x28,-0x76e2fe607514dee9;" // x28 = -0x76e2fe607514dee9 (init)
      "  mulh x27,x16,x28;" // x27 = 0xd69905e647d50cd
      "  addi x11,x11,-1;" // x11 = 0x0 (L1: counter)
      "  divw x5,x5,x5;" // x5 = 0xffffffffffffffff
      "  or x5,x5,x5;" // x5 = 0xffffffffffffffff
      "  divu x5,x5,x5;" // x5 = 0x1
      "  mulw x5,x5,x5;" // x5 = 0x1
      "  mulw x5,x5,x5;" // x5 = 0x1
      "  sub x5,x5,x5;" // x5 = 0x0
      "  add x5,x5,x5;" // x5 = 0x0
      "  blt x0,x11,L1;" // pc = L1: (backward)
      "  li x20,0x1;" // x20 = 0x1 (L3: counter) 
      "  c.lui x19,0x8;" // x19 = 0x8000
      "L3:"
      "  sub x5,x27,x28;" // x5 = 0x844c8ebed9922fb6
      "  addw x5,x13,x16;" // x5 = 0xffffffff86a6c9c0
      "  mulw x27,x11,x11;" // x27 = 0x0
      "  srlw x16,x5,x27;" // x16 = 0xffffffff86a6c9c0
      "  sub x7,x14,x11;" // x7 = 0x40
      "  addi x20,x20,-1;" // x20 = 0x0 (L3: counter)
      "  blt x0,x20,L3;" // pc = L3: (backward)
      "  mulw x6,x27,x12;" // x6 = 0x0
      "  sltu x9,x29,x11;" // x9 = 0x0
      "  li x11,0x5;" // x11 = 0x5 (L4: counter) 
      "  srliw x9,x9,0x10;" // x9 = 0x0
      "  slti x9,x9,-0x800;" // x9 = 0x0
      "  sra x9,x9,x9;" // x9 = 0x0
      "  sltiu x9,x9,0x26f;" // x9 = 0x1
      "  mulhu x9,x9,x9;" // x9 = 0x0
      "L4:"
      "  srlw x9,x9,x9;" // x9 = 0x0
      "  addi x11,x11,-1;" // x11 = 0x4 (L4: counter)
      "  c.li x9,0x1d;" // x9 = 0x1d
      "  sub x9,x9,x9;" // x9 = 0x0
      "  subw x9,x9,x9;" // x9 = 0x0
      "  and x24,x9,x29;" // x24 = 0x0
      "  blt x0,x11,L4;" // pc = L4: (backward)
      "  srliw x4,x15,0xf;" // x4 = 0x16005

      /* save results */
      "  li x1, %[xreg_res];"
      "  sd x0, 0(x1);"
      "  sd x3, 24(x1);"
      "  sd x4, 32(x1);"
      "  sd x5, 40(x1);"
      "  sd x6, 48(x1);"
      "  sd x7, 56(x1);"
      "  sd x8, 64(x1);"
      "  sd x9, 72(x1);"
      "  sd x11, 88(x1);"
      "  sd x12, 96(x1);"
      "  sd x13, 104(x1);"
      "  sd x14, 112(x1);"
      "  sd x15, 120(x1);"
      "  sd x16, 128(x1);"
      "  sd x17, 136(x1);"
      "  sd x18, 144(x1);"
      "  sd x19, 152(x1);"
      "  sd x20, 160(x1);"
      "  sd x21, 168(x1);"
      "  sd x22, 176(x1);"
      "  sd x23, 184(x1);"
      "  sd x24, 192(x1);"
      "  sd x25, 200(x1);"
      "  sd x26, 208(x1);"
      "  sd x27, 216(x1);"
      "  sd x28, 224(x1);"
      "  sd x29, 232(x1);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x11, 64(sp);"
      "  ld x12, 72(sp);"
      "  ld x13, 80(sp);"
      "  ld x14, 88(sp);"
      "  ld x15, 96(sp);"
      "  ld x16, 104(sp);"
      "  ld x17, 112(sp);"
      "  ld x18, 120(sp);"
      "  ld x19, 128(sp);"
      "  ld x20, 136(sp);"
      "  ld x21, 144(sp);"
      "  ld x22, 152(sp);"
      "  ld x23, 160(sp);"
      "  ld x24, 168(sp);"
      "  ld x25, 176(sp);"
      "  ld x26, 184(sp);"
      "  ld x27, 192(sp);"
      "  ld x28, 200(sp);"
      "  ld x29, 208(sp);"

      "  ld x1, 216(sp);"
      "  addi sp, sp, 224;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00006038) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00006038) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006038));
      trek_c2t_event(0, 0x1c);          // [event:0x1c agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006038) == 0x0ull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00006050) == 0x5cc84dc20c7cd33ull)) {
      trek_c2t_arg(0, 0x5cc84dc20c7cd33ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006050));
      trek_c2t_event(0, 0x1d);          // [event:0x1d agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006050) == 0x5cc84dc20c7cd33ull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00006058) == 0x16005ull)) {
      trek_c2t_arg(0, 0x16005ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006058));
      trek_c2t_event(0, 0x1e);          // [event:0x1e agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006058) == 0x16005ull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x00006060) == 0xffffffff86a6c9c0ull)) {
      trek_c2t_arg(0, 0xffffffff86a6c9c0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006060));
      trek_c2t_event(0, 0x1f);          // [event:0x1f agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006060) == 0xffffffff86a6c9c0ull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00006068) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006068));
      trek_c2t_event(0, 0x20);          // [event:0x20 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006068) == 0x0ull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00006070) == 0x40ull)) {
      trek_c2t_arg(0, 0x40ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006070));
      trek_c2t_event(0, 0x21);          // [event:0x21 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006070) == 0x40ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x00006078) == 0xffffffffb002a28cull)) {
      trek_c2t_arg(0, 0xffffffffb002a28cull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006078));
      trek_c2t_event(0, 0x22);          // [event:0x22 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006078) == 0xffffffffb002a28cull")  */
    }
    // check x9
    if (!(trek_read64(trek_mem_ddr0+0x00006080) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006080));
      trek_c2t_event(0, 0x23);          // [event:0x23 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006080) == 0x0ull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x00006090) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006090));
      trek_c2t_event(0, 0x24);          // [event:0x24 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006090) == 0x0ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x00006098) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006098));
      trek_c2t_event(0, 0x25);          // [event:0x25 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006098) == 0x0ull")  */
    }
    // check x13
    if (!(trek_read64(trek_mem_ddr0+0x000060a0) == 0x10d88463c27ef75ull)) {
      trek_c2t_arg(0, 0x10d88463c27ef75ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060a0));
      trek_c2t_event(0, 0x26);          // [event:0x26 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060a0) == 0x10d88463c27ef75ull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x000060a8) == 0x40ull)) {
      trek_c2t_arg(0, 0x40ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060a8));
      trek_c2t_event(0, 0x27);          // [event:0x27 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060a8) == 0x40ull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x000060b0) == 0x20aa401b002a28cull)) {
      trek_c2t_arg(0, 0x20aa401b002a28cull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060b0));
      trek_c2t_event(0, 0x28);          // [event:0x28 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060b0) == 0x20aa401b002a28cull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x000060b8) == 0xffffffff86a6c9c0ull)) {
      trek_c2t_arg(0, 0xffffffff86a6c9c0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060b8));
      trek_c2t_event(0, 0x29);          // [event:0x29 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060b8) == 0xffffffff86a6c9c0ull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x000060c0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060c0));
      trek_c2t_event(0, 0x2a);          // [event:0x2a agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060c0) == 0x0ull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x000060c8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060c8));
      trek_c2t_event(0, 0x2b);          // [event:0x2b agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060c8) == 0x0ull")  */
    }
    // check x19
    if (!(trek_read64(trek_mem_ddr0+0x000060d0) == 0x8000ull)) {
      trek_c2t_arg(0, 0x8000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060d0));
      trek_c2t_event(0, 0x2c);          // [event:0x2c agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060d0) == 0x8000ull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x000060d8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060d8));
      trek_c2t_event(0, 0x2d);          // [event:0x2d agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060d8) == 0x0ull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x000060e0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060e0));
      trek_c2t_event(0, 0x2e);          // [event:0x2e agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060e0) == 0x0ull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x000060e8) == 0x4c19a1ull)) {
      trek_c2t_arg(0, 0x4c19a1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060e8));
      trek_c2t_event(0, 0x2f);          // [event:0x2f agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060e8) == 0x4c19a1ull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x000060f0) == 0xf21cfc347cc5e244ull)) {
      trek_c2t_arg(0, 0xf21cfc347cc5e244ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060f0));
      trek_c2t_event(0, 0x30);          // [event:0x30 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060f0) == 0xf21cfc347cc5e244ull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x000060f8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000060f8));
      trek_c2t_event(0, 0x31);          // [event:0x31 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000060f8) == 0x0ull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00006100) == 0x5cc84dc20c7cd3ull)) {
      trek_c2t_arg(0, 0x5cc84dc20c7cd3ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006100));
      trek_c2t_event(0, 0x32);          // [event:0x32 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006100) == 0x5cc84dc20c7cd3ull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00006108) == 0x3ull)) {
      trek_c2t_arg(0, 0x3ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006108));
      trek_c2t_event(0, 0x33);          // [event:0x33 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006108) == 0x3ull")  */
    }
    // check x27
    if (!(trek_read64(trek_mem_ddr0+0x00006110) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006110));
      trek_c2t_event(0, 0x34);          // [event:0x34 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006110) == 0x0ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00006118) == 0x891d019f8aeb2117ull)) {
      trek_c2t_arg(0, 0x891d019f8aeb2117ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006118));
      trek_c2t_event(0, 0x35);          // [event:0x35 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006118) == 0x891d019f8aeb2117ull")  */
    }
    // check x29
    if (!(trek_read64(trek_mem_ddr0+0x00006120) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006120));
      trek_c2t_event(0, 0x36);          // [event:0x36 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006120) == 0x0ull")  */
    }
    trek_c2t_event(0, 0x37);          // [event:0x37 agent:hart0 thread:T0 instance:rv64Ops.1]
        /* tbx: trek_message("End rv64Ops.1");  */
    trek_write32_shared(0x3, trek_hart0_T0_state);
    break;
  }
  case (0x3): {

/***********************************************************************************/
// rv64Ops.4
    trek_c2t_event(0, 0x38);          // [event:0x38 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_message("Begin rv64Ops.4");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -248;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x10, 64(sp);"
      "  sd x11, 72(sp);"
      "  sd x12, 80(sp);"
      "  sd x13, 88(sp);"
      "  sd x14, 96(sp);"
      "  sd x15, 104(sp);"
      "  sd x16, 112(sp);"
      "  sd x17, 120(sp);"
      "  sd x18, 128(sp);"
      "  sd x19, 136(sp);"
      "  sd x20, 144(sp);"
      "  sd x21, 152(sp);"
      "  sd x22, 160(sp);"
      "  sd x23, 168(sp);"
      "  sd x24, 176(sp);"
      "  sd x25, 184(sp);"
      "  sd x26, 192(sp);"
      "  sd x27, 200(sp);"
      "  sd x28, 208(sp);"
      "  sd x29, 216(sp);"
      "  sd x30, 224(sp);"
      "  sd x31, 232(sp);"

      "  sd x5, 240(sp);"
      "  li x5, %[xreg_res];"
      "  li x19,-0xbb4f934b8cef235;" // x19 = -0xbb4f934b8cef235 (init)
      "  addiw x19,x19,0x7ad;" // x19 = 0x47311578
      "  and x19,x19,x19;" // x19 = 0x47311578
      "  mulhsu x19,x19,x19;" // x19 = 0x0
      "  mulw x19,x19,x19;" // x19 = 0x0
      "  li x14,0x7fffffffffffffff;" // x14 = 0x7fffffffffffffff (init)
      "  li x15,0x0;" // x15 = 0x0 (init)
      "  c.addw x15,x14;" // x15 = 0xffffffffffffffff
      "  li x27,0x8000000;" // x27 = 0x8000000 (init)
      "  divu x19,x27,x19;" // x19 = 0xffffffffffffffff
      "  li x18,-0x8000000000000000;" // x18 = -0x8000000000000000 (init)
      "  divu x19,x18,x19;" // x19 = 0x0
      "  li x16,0x0;" // x16 = 0x0 (init)
      "  mul x19,x16,x19;" // x19 = 0x0
      "  li x13,0x0;" // x13 = 0x0 (init)
      "  sub x13,x19,x13;" // x13 = 0x0
      "  li x17,0x1;" // x17 = 0x1 (L23: counter) 
      "  li x30,0x0;" // x30 = 0x0 (init)
      "  and x29,x30,x19;" // x29 = 0x0
      "  li x5,0x1;" // x5 = 0x1 (L24: counter) 
      "  li x24,0x7fffffffffffffff;" // x24 = 0x7fffffffffffffff (init)
      "  slt x13,x14,x24;" // x13 = 0x0
      "  li x9,-0x7ddfd4d9786d5f83;" // x9 = -0x7ddfd4d9786d5f83 (init)
      "  mulw x29,x9,x27;" // x29 = 0xffffffffe8000000
      "  li x12,-0x8000000000000000;" // x12 = -0x8000000000000000 (init)
      "  slt x30,x12,x0;" // x30 = 0x1
      "  li x20,0x7bc9c7330373a57c;" // x20 = 0x7bc9c7330373a57c (init)
      "  li x8,0x0;" // x8 = 0x0 (init)
      "  divw x11,x20,x8;" // x11 = 0xffffffffffffffff
      "  li x10,0xc0abd50a924ff96;" // x10 = 0xc0abd50a924ff96 (init)
      "  sltu x1,x16,x10;" // x1 = 0x1
      "  srai x22,x18,0x3d;" // x22 = 0xfffffffffffffffc
      "  li x6,0x0;" // x6 = 0x0 (init)
      "  li x26,0x4b9d83e5ff0c958;" // x26 = 0x4b9d83e5ff0c958 (init)
      "  srl x3,x6,x26;" // x3 = 0x0
      "L24:"
      "  li x25,-0x8000000000000000;" // x25 = -0x8000000000000000 (init)
      "  li x28,-0x2c28fc29983fb16a;" // x28 = -0x2c28fc29983fb16a (init)
      "  divw x23,x25,x28;" // x23 = 0x0
      "  li x7,0x7f51596a4e0a1e6b;" // x7 = 0x7f51596a4e0a1e6b (init)
      "  mul x21,x15,x7;" // x21 = 0x80aea695b1f5e195
      "  li x4,0x43ded0e3814b9064;" // x4 = 0x43ded0e3814b9064 (init)
      "  add x31,x19,x4;" // x31 = 0x43ded0e3814b9064
      "  divu x14,x18,x21;" // x14 = 0x0
      "  addi x5,x5,-1;" // x5 = 0x0 (L24: counter)
      "  mulhsu x3,x28,x10;" // x3 = 0xfdec39ec07161e79
      "  mulhsu x25,x23,x24;" // x25 = 0x0
      "  mulhu x20,x7,x15;" // x20 = 0x7f51596a4e0a1e6a
      "  c.slli x9,0x16;" // x9 = 0xc9a1e4a81f400000
      "  mulhu x31,x22,x16;" // x31 = 0x0
      "  mulw x8,x12,x11;" // x8 = 0x0
      "  blt x0,x5,L24;" // pc = L24: (backward)
      "  ori x19,x13,-0x745;" // x19 = 0xfffffffffffff8bb
      "  add x26,x6,x1;" // x26 = 0x1
      "  li x29,0x4;" // x29 = 0x4 (L25: counter) 
      "  div x5,x21,x13;" // x5 = 0xffffffffffffffff
      "  addi x29,x29,-1;" // x29 = 0x3 (L25: counter)
      "  mulw x23,x20,x26;" // x23 = 0x4e0a1e6a
      "  or x7,x10,x31;" // x7 = 0xc0abd50a924ff96
      "  divw x11,x27,x8;" // x11 = 0xffffffffffffffff
      "  srai x1,x12,0x20;" // x1 = 0xffffffff80000000
      "  mul x18,x0,x6;" // x18 = 0x0
      "  divu x24,x28,x16;" // x24 = 0xffffffffffffffff
      "  mulhsu x30,x25,x22;" // x30 = 0x0
      "  subw x3,x19,x14;" // x3 = 0xfffffffffffff8bb
      "  srliw x15,x4,0x7;" // x15 = 0x1029720
      "  blt x0,x29,L25;" // pc = L25: (forward)
      "  mulh x30,x9,x14;" // x30 = 0x0
      "  slti x22,x25,-0x788;" // x22 = 0x0
      "  div x11,x24,x28;" // x11 = 0x0
      "  addw x6,x0,x21;" // x6 = 0xffffffffb1f5e195
      "  sraw x7,x15,x20;" // x7 = 0x40a5
      "  c.srai x12,0x10;" // x12 = 0xffff800000000000
      "  sraw x26,x16,x10;" // x26 = 0x0
      "  c.andi x13,0x1f;" // x13 = 0x0
      "  srai x3,x23,0x30;" // x3 = 0x0
      "  mul x31,x4,x1;" // x31 = 0x3f5a37ce00000000
      "L25:"
      "  mulhu x9,x19,x8;" // x9 = 0x0
      "  slli x27,x5,0x20;" // x27 = 0xffffffff00000000
      "  divuw x22,x18,x15;" // x22 = 0x0
      "  divuw x31,x24,x20;" // x31 = 0x3
      "  addi x17,x17,-1;" // x17 = 0x0 (L23: counter)
      "  mulw x3,x27,x0;" // x3 = 0x0
      "  mul x7,x30,x6;" // x7 = 0x0
      "  sra x10,x13,x12;" // x10 = 0x0
      "  li x21,0x4;" // x21 = 0x4 (L26: counter) 
      "  mulhu x12,x12,x12;" // x12 = 0x4000000000000000
      "  sltiu x12,x12,-0x79e;" // x12 = 0x1
      "  addi x21,x21,-1;" // x21 = 0x3 (L26: counter)
      "  or x12,x12,x12;" // x12 = 0x1
      "  blt x0,x21,L26;" // pc = L26: (forward)
      "  mulhu x12,x12,x12;" // x12 = 0x0
      "  mulhsu x12,x12,x12;" // x12 = 0x0
      "  srl x12,x12,x12;" // x12 = 0x0
      "  andi x12,x12,-0x3a;" // x12 = 0x0
      "  sltiu x12,x12,0x187;" // x12 = 0x1
      "  slli x12,x12,0x2;" // x12 = 0x4
      "  srli x12,x12,0x2;" // x12 = 0x1
      "  mulhu x12,x12,x12;" // x12 = 0x0
      "L26:"
      "  div x12,x12,x12;" // x12 = 0x1
      "  li x21,0x5;" // x21 = 0x5 (L27: counter) 
      "  mulhu x12,x12,x14;" // x12 = 0x0
      "  srl x11,x25,x12;" // x11 = 0x0
      "  divu x25,x12,x15;" // x25 = 0x0
      "L27:"
      "  mulw x25,x11,x11;" // x25 = 0x0
      "  srlw x12,x12,x11;" // x12 = 0x0
      "  mulh x24,x22,x12;" // x24 = 0x0
      "  mulw x9,x12,x12;" // x9 = 0x0
      "  mulhsu x14,x28,x25;" // x14 = 0x0
      "  c.mv x5,x5;" // x5 = 0xffffffffffffffff
      "  xori x5,x5,0x7bf;" // x5 = 0xfffffffffffff840
      "  sll x5,x5,x5;" // x5 = 0xfffffffffffff840
      "  addi x21,x21,-1;" // x21 = 0x4 (L27: counter)
      "  mulh x5,x5,x5;" // x5 = 0x0
      "  mulh x5,x5,x5;" // x5 = 0x0
      "  blt x0,x21,L27;" // pc = L27: (backward)
      "  li x5,0x5;" // x5 = 0x5 (L28: counter) 
      "  c.slli x28,0x1;" // x28 = 0xa7ae07accf809d2c
      "L28:"
      "  addi x27,x14,0xc;" // x27 = 0xc
      "  addiw x3,x28,0x7;" // x3 = 0xffffffffcf809d33
      "  sraw x23,x14,x4;" // x23 = 0x0
      "  sra x4,x16,x10;" // x4 = 0x0
      "  sub x3,x21,x26;" // x3 = 0xffffffffffffffff
      "  mulw x23,x25,x27;" // x23 = 0x0
      "  xor x18,x30,x13;" // x18 = 0x0
      "  c.addiw x12,0x1f;" // x12 = 0x1f
      "  srliw x19,x31,0x11;" // x19 = 0x0
      "  mul x14,x11,x8;" // x14 = 0x0
      "  addi x5,x5,-1;" // x5 = 0x4 (L28: counter)
      "  divw x29,x20,x22;" // x29 = 0xffffffffffffffff
      "  divw x1,x6,x24;" // x1 = 0xffffffffffffffff
      "  divuw x7,x15,x0;" // x7 = 0xffffffffffffffff
      "  sra x6,x28,x9;" // x6 = 0xa7ae07accf809d2c
      "  blt x0,x5,L28;" // pc = L28: (backward)
      "  mulhu x24,x21,x27;" // x24 = 0x0
      "  c.and x12,x15;" // x12 = 0x0
      "  blt x0,x17,L23;" // pc = L23: (forward)
      "  div x19,x25,x23;" // x19 = 0xffffffffffffffff
      "  li x26,0x4;" // x26 = 0x4 (L29: counter) 
      "  xori x14,x21,0x9a;" // x14 = 0x9a
      "  sra x16,x12,x29;" // x16 = 0x0
      "  mulhu x27,x4,x25;" // x27 = 0x0
      "  mul x31,x23,x8;" // x31 = 0x0
      "  div x30,x24,x18;" // x30 = 0xffffffffffffffff
      "  sraiw x0,x3,0x15;" // x0 = 0x0
      "  mulh x7,x28,x13;" // x7 = 0x0
      "  divu x10,x11,x20;" // x10 = 0x0
      "  mulhu x15,x6,x1;" // x15 = 0xa7ae07accf809d2b
      "  slliw x5,x19,0x19;" // x5 = 0xfffffffffe000000
      "  addi x26,x26,-1;" // x26 = 0x3 (L29: counter)
      "  mulhsu x6,x22,x9;" // x6 = 0x0
      "  srai x5,x29,0x1e;" // x5 = 0xffffffffffffffff
      "  divu x9,x9,x9;" // x9 = 0xffffffffffffffff
      "  sltu x5,x19,x9;" // x5 = 0x0
      "  divuw x24,x25,x22;" // x24 = 0xffffffffffffffff
      "  mulhsu x9,x9,x12;" // x9 = 0x0
      "  srai x12,x27,0x2f;" // x12 = 0x0
      "  sltiu x5,x27,0x11f;" // x5 = 0x1
      "  c.nop ;"
      "  mulh x30,x14,x30;" // x30 = 0xffffffffffffffff
      "  blt x0,x26,L29;" // pc = L29: (forward)
      "  mul x30,x30,x30;" // x30 = 0x1
      "  c.srli x10,0x1;" // x10 = 0x0
      "  srai x19,x9,0x3d;" // x19 = 0x0
      "  addi x3,x28,-0x7d3;" // x3 = 0xa7ae07accf809559
      "  mul x16,x4,x24;" // x16 = 0x0
      "  c.add x22,x30;" // x22 = 0x1
      "  srai x6,x18,0x0;" // x6 = 0x0
      "L29:"
      "L23:"

      /* save results */
      "  li x5, %[xreg_res];"
      "  sd x0, 0(x5);"
      "  sd x1, 8(x5);"
      "  sd x3, 24(x5);"
      "  sd x4, 32(x5);"
      "  sd x6, 48(x5);"
      "  sd x7, 56(x5);"
      "  sd x8, 64(x5);"
      "  sd x9, 72(x5);"
      "  sd x10, 80(x5);"
      "  sd x11, 88(x5);"
      "  sd x12, 96(x5);"
      "  sd x13, 104(x5);"
      "  sd x14, 112(x5);"
      "  sd x15, 120(x5);"
      "  sd x16, 128(x5);"
      "  sd x17, 136(x5);"
      "  sd x18, 144(x5);"
      "  sd x19, 152(x5);"
      "  sd x20, 160(x5);"
      "  sd x21, 168(x5);"
      "  sd x22, 176(x5);"
      "  sd x23, 184(x5);"
      "  sd x24, 192(x5);"
      "  sd x25, 200(x5);"
      "  sd x26, 208(x5);"
      "  sd x27, 216(x5);"
      "  sd x28, 224(x5);"
      "  sd x29, 232(x5);"
      "  sd x30, 240(x5);"
      "  sd x31, 248(x5);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x10, 64(sp);"
      "  ld x11, 72(sp);"
      "  ld x12, 80(sp);"
      "  ld x13, 88(sp);"
      "  ld x14, 96(sp);"
      "  ld x15, 104(sp);"
      "  ld x16, 112(sp);"
      "  ld x17, 120(sp);"
      "  ld x18, 128(sp);"
      "  ld x19, 136(sp);"
      "  ld x20, 144(sp);"
      "  ld x21, 152(sp);"
      "  ld x22, 160(sp);"
      "  ld x23, 168(sp);"
      "  ld x24, 176(sp);"
      "  ld x25, 184(sp);"
      "  ld x26, 192(sp);"
      "  ld x27, 200(sp);"
      "  ld x28, 208(sp);"
      "  ld x29, 216(sp);"
      "  ld x30, 224(sp);"
      "  ld x31, 232(sp);"

      "  ld x5, 240(sp);"
      "  addi sp, sp, 248;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00005f30) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00005f30) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f30));
      trek_c2t_event(0, 0x39);          // [event:0x39 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f30) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00005f38) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f38));
      trek_c2t_event(0, 0x3a);          // [event:0x3a agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f38) == 0xffffffffffffffffull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00005f48) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f48));
      trek_c2t_event(0, 0x3b);          // [event:0x3b agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f48) == 0xffffffffffffffffull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00005f50) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f50));
      trek_c2t_event(0, 0x3c);          // [event:0x3c agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f50) == 0x0ull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00005f60) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f60));
      trek_c2t_event(0, 0x3d);          // [event:0x3d agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f60) == 0x0ull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00005f68) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f68));
      trek_c2t_event(0, 0x3e);          // [event:0x3e agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f68) == 0x0ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x00005f70) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f70));
      trek_c2t_event(0, 0x3f);          // [event:0x3f agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f70) == 0x0ull")  */
    }
    // check x9
    if (!(trek_read64(trek_mem_ddr0+0x00005f78) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f78));
      trek_c2t_event(0, 0x40);          // [event:0x40 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f78) == 0x0ull")  */
    }
    // check x10
    if (!(trek_read64(trek_mem_ddr0+0x00005f80) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f80));
      trek_c2t_event(0, 0x41);          // [event:0x41 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f80) == 0x0ull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x00005f88) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f88));
      trek_c2t_event(0, 0x42);          // [event:0x42 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f88) == 0x0ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x00005f90) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f90));
      trek_c2t_event(0, 0x43);          // [event:0x43 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f90) == 0x0ull")  */
    }
    // check x13
    if (!(trek_read64(trek_mem_ddr0+0x00005f98) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f98));
      trek_c2t_event(0, 0x44);          // [event:0x44 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f98) == 0x0ull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x00005fa0) == 0x9aull)) {
      trek_c2t_arg(0, 0x9aull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fa0));
      trek_c2t_event(0, 0x45);          // [event:0x45 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fa0) == 0x9aull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x00005fa8) == 0xa7ae07accf809d2bull)) {
      trek_c2t_arg(0, 0xa7ae07accf809d2bull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fa8));
      trek_c2t_event(0, 0x46);          // [event:0x46 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fa8) == 0xa7ae07accf809d2bull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x00005fb0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fb0));
      trek_c2t_event(0, 0x47);          // [event:0x47 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fb0) == 0x0ull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x00005fb8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fb8));
      trek_c2t_event(0, 0x48);          // [event:0x48 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fb8) == 0x0ull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x00005fc0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fc0));
      trek_c2t_event(0, 0x49);          // [event:0x49 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fc0) == 0x0ull")  */
    }
    // check x19
    if (!(trek_read64(trek_mem_ddr0+0x00005fc8) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fc8));
      trek_c2t_event(0, 0x4a);          // [event:0x4a agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fc8) == 0xffffffffffffffffull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x00005fd0) == 0x7f51596a4e0a1e6aull)) {
      trek_c2t_arg(0, 0x7f51596a4e0a1e6aull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fd0));
      trek_c2t_event(0, 0x4b);          // [event:0x4b agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fd0) == 0x7f51596a4e0a1e6aull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x00005fd8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fd8));
      trek_c2t_event(0, 0x4c);          // [event:0x4c agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fd8) == 0x0ull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x00005fe0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fe0));
      trek_c2t_event(0, 0x4d);          // [event:0x4d agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fe0) == 0x0ull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x00005fe8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005fe8));
      trek_c2t_event(0, 0x4e);          // [event:0x4e agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005fe8) == 0x0ull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00005ff0) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ff0));
      trek_c2t_event(0, 0x4f);          // [event:0x4f agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ff0) == 0xffffffffffffffffull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00005ff8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ff8));
      trek_c2t_event(0, 0x50);          // [event:0x50 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ff8) == 0x0ull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00006000) == 0x3ull)) {
      trek_c2t_arg(0, 0x3ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006000));
      trek_c2t_event(0, 0x51);          // [event:0x51 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006000) == 0x3ull")  */
    }
    // check x27
    if (!(trek_read64(trek_mem_ddr0+0x00006008) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006008));
      trek_c2t_event(0, 0x52);          // [event:0x52 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006008) == 0x0ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00006010) == 0xa7ae07accf809d2cull)) {
      trek_c2t_arg(0, 0xa7ae07accf809d2cull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006010));
      trek_c2t_event(0, 0x53);          // [event:0x53 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006010) == 0xa7ae07accf809d2cull")  */
    }
    // check x29
    if (!(trek_read64(trek_mem_ddr0+0x00006018) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006018));
      trek_c2t_event(0, 0x54);          // [event:0x54 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006018) == 0xffffffffffffffffull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00006020) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006020));
      trek_c2t_event(0, 0x55);          // [event:0x55 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006020) == 0xffffffffffffffffull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00006028) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006028));
      trek_c2t_event(0, 0x56);          // [event:0x56 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006028) == 0x0ull")  */
    }
    trek_c2t_event(0, 0x57);          // [event:0x57 agent:hart0 thread:T0 instance:rv64Ops.4]
        /* tbx: trek_message("End rv64Ops.4");  */
    trek_write32_shared(0x4, trek_hart0_T0_state);
    break;
  }
  case (0x4): {

/***********************************************************************************/
// rv64Ops.8
    trek_c2t_event(0, 0x58);          // [event:0x58 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_message("Begin rv64Ops.8");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -248;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x10, 64(sp);"
      "  sd x11, 72(sp);"
      "  sd x12, 80(sp);"
      "  sd x13, 88(sp);"
      "  sd x14, 96(sp);"
      "  sd x15, 104(sp);"
      "  sd x16, 112(sp);"
      "  sd x17, 120(sp);"
      "  sd x18, 128(sp);"
      "  sd x19, 136(sp);"
      "  sd x20, 144(sp);"
      "  sd x21, 152(sp);"
      "  sd x22, 160(sp);"
      "  sd x23, 168(sp);"
      "  sd x24, 176(sp);"
      "  sd x25, 184(sp);"
      "  sd x26, 192(sp);"
      "  sd x27, 200(sp);"
      "  sd x28, 208(sp);"
      "  sd x29, 216(sp);"
      "  sd x30, 224(sp);"
      "  sd x31, 232(sp);"

      "  sd x17, 240(sp);"
      "  li x17, %[xreg_res];"
      "  li x8,0x7fffffffffffffff;" // x8 = 0x7fffffffffffffff (init)
      "  sub x17,x8,x0;" // x17 = 0x7fffffffffffffff
      "  li x6,0x0;" // x6 = 0x0 (init)
      "  li x28,-0x178c8bde0b99922;" // x28 = -0x178c8bde0b99922 (init)
      "  mul x23,x6,x28;" // x23 = 0x0
      "  li x14,0x1;" // x14 = 0x1 (L48: counter) 
      "L48:"
      "  li x24,0x0;" // x24 = 0x0 (init)
      "  mulhu x24,x24,x24;" // x24 = 0x0
      "  sltiu x24,x24,-0x626;" // x24 = 0x1
      "  srl x24,x24,x24;" // x24 = 0x0
      "  div x10,x24,x24;" // x10 = 0xffffffffffffffff
      "  li x31,0x0;" // x31 = 0x0 (init)
      "  li x11,-0x7cb5d7c0d39fa95b;" // x11 = -0x7cb5d7c0d39fa95b (init)
      "  divw x16,x31,x11;" // x16 = 0x0
      "  li x5,-0x746e4a0ba0dd2a02;" // x5 = -0x746e4a0ba0dd2a02 (init)
      "  mulw x3,x24,x5;" // x3 = 0x0
      "  addi x14,x14,-1;" // x14 = 0x0 (L48: counter)
      "  li x7,0xab11b6725d14dfb;" // x7 = 0xab11b6725d14dfb (init)
      "  li x26,0x0;" // x26 = 0x0 (init)
      "  addw x21,x7,x26;" // x21 = 0x25d14dfb
      "  li x27,0x0;" // x27 = 0x0 (init)
      "  li x29,0x0;" // x29 = 0x0 (init)
      "  subw x18,x27,x29;" // x18 = 0x0
      "  blt x0,x14,L48;" // pc = L48: (backward)
      "  li x20,-0x86c87fa59073efd;" // x20 = -0x86c87fa59073efd (init)
      "  li x12,0x0;" // x12 = 0x0 (init)
      "  mulw x17,x20,x12;" // x17 = 0x0
      "  mulw x15,x28,x23;" // x15 = 0x0
      "  li x9,0x0;" // x9 = 0x0 (init)
      "  mulw x6,x9,x0;" // x6 = 0x0
      "  li x19,0x0;" // x19 = 0x0 (init)
      "  li x25,-0x4f95c0619d5df791;" // x25 = -0x4f95c0619d5df791 (init)
      "  sraw x30,x19,x25;" // x30 = 0x0
      "  li x1,0x0;" // x1 = 0x0 (L49: counter) 
      "  srai x19,x7,0x20;" // x19 = 0xab11b67
      "  li x24,0x2;" // x24 = 0x2 (L50: counter) 
      "  mulw x4,x12,x8;" // x4 = 0x0
      "  slt x4,x30,x17;" // x4 = 0x0
      "  add x17,x30,x17;" // x17 = 0x0
      "  addi x24,x24,-1;" // x24 = 0x1 (L50: counter)
      "  blt x0,x24,L50;" // pc = L50: (forward)
      "  sraiw x22,x9,0x1e;" // x22 = 0x0
      "  or x13,x10,x31;" // x13 = 0xffffffffffffffff
      "  mul x17,x17,x6;" // x17 = 0x0
      "  mul x17,x10,x17;" // x17 = 0x0
      "  andi x6,x4,-0x4a3;" // x6 = 0x0
      "  divuw x13,x17,x17;" // x13 = 0xffffffffffffffff
      "  srliw x30,x13,0x17;" // x30 = 0x1ff
      "L50:"
      "  div x0,x17,x20;" // x0 = 0x0
      "  li x13,0x0;" // x13 = 0x0 (init)
      "  mulh x8,x11,x13;" // x8 = 0x0
      "  sllw x15,x18,x31;" // x15 = 0x0
      "  srl x0,x25,x17;" // x0 = 0x0
      "  mulhsu x10,x14,x23;" // x10 = 0x0
      "  add x28,x3,x24;" // x28 = 0x1
      "  li x22,0x5;" // x22 = 0x5 (L51: counter) 
      "  sra x7,x28,x5;" // x7 = 0x0
      "  andi x15,x26,0x0;" // x15 = 0x0
      "  mul x28,x21,x28;" // x28 = 0x25d14dfb
      "  subw x7,x28,x3;" // x7 = 0x25d14dfb
      "  div x21,x27,x10;" // x21 = 0xffffffffffffffff
      "  c.addw x8,x11;" // x8 = 0x2c6056a5
      "  srai x28,x28,0x20;" // x28 = 0x0
      "L51:"
      "  srai x28,x28,0x21;" // x28 = 0x0
      "  xor x28,x28,x28;" // x28 = 0x0
      "  divu x28,x28,x28;" // x28 = 0xffffffffffffffff
      "  div x28,x28,x28;" // x28 = 0x1
      "  mulw x28,x28,x28;" // x28 = 0x1
      "  addi x22,x22,-1;" // x22 = 0x4 (L51: counter)
      "  divw x28,x28,x28;" // x28 = 0x1
      "  srl x28,x28,x28;" // x28 = 0x0
      "  addi x28,x28,-0x64a;" // x28 = 0xfffffffffffff9b6
      "  blt x0,x22,L51;" // pc = L51: (backward)
      "  addw x28,x28,x28;" // x28 = 0xfffffffffffff36c
      "  addi x1,x1,-1;" // x1 = 0xffffffffffffffff (L49: counter)
      "  xori x28,x28,0x3f;" // x28 = 0xfffffffffffff353
      "  addi x28,x28,-0x116;" // x28 = 0xfffffffffffff23d
      "  li x27,0x1;" // x27 = 0x1 (L52: counter) 
      "  addi x16,x16,-0x4f3;" // x16 = 0xfffffffffffffb0d
      "  ori x16,x16,-0x7b6;" // x16 = 0xfffffffffffffb4f
      "  slt x16,x16,x16;" // x16 = 0x0
      "  sraw x16,x16,x16;" // x16 = 0x0
      "  mulw x24,x20,x25;" // x24 = 0x75c9c84d
      "  addi x27,x27,-1;" // x27 = 0x0 (L52: counter)
      "  sll x13,x8,x23;" // x13 = 0x2c6056a5
      "  srlw x12,x7,x14;" // x12 = 0x25d14dfb
      "  divu x29,x9,x17;" // x29 = 0xffffffffffffffff
      "  divu x31,x5,x22;" // x31 = 0xffffffffffffffff
      "  div x0,x26,x30;" // x0 = 0x0
      "  sub x19,x3,x4;" // x19 = 0x0
      "  blt x0,x27,L52;" // pc = L52: (forward)
      "  mulw x21,x28,x18;" // x21 = 0x0
      "  mulhsu x6,x15,x11;" // x6 = 0x0
      "  divw x6,x10,x16;" // x6 = 0xffffffffffffffff
      "  div x20,x6,x8;" // x20 = 0x0
      "  ori x21,x21,0x40;" // x21 = 0x40
      "  sltu x21,x21,x21;" // x21 = 0x0
      "  xor x21,x21,x21;" // x21 = 0x0
      "L52:"
      "  add x21,x21,x21;" // x21 = 0x0
      "  divu x21,x21,x21;" // x21 = 0xffffffffffffffff
      "  c.srli x10,0x1f;" // x10 = 0x0
      "  mulh x23,x22,x19;" // x23 = 0x0
      "  blt x0,x1,L49;" // pc = L49: (forward)
      "  li x13,0x5;" // x13 = 0x5 (L53: counter) 
      "  sraiw x22,x10,0x12;" // x22 = 0x0
      "  mulhu x14,x19,x23;" // x14 = 0x0
      "  sll x16,x14,x10;" // x16 = 0x0
      "L53:"
      "  add x24,x10,x14;" // x24 = 0x0
      "  divw x6,x5,x31;" // x6 = 0xffffffffa0dd2a02
      "  or x14,x22,x23;" // x14 = 0x0
      "  srli x23,x24,0x20;" // x23 = 0x0
      "  mulw x23,x23,x23;" // x23 = 0x0
      "  mulhsu x17,x27,x0;" // x17 = 0x0
      "  divu x4,x18,x31;" // x4 = 0x0
      "  addi x13,x13,-1;" // x13 = 0x4 (L53: counter)
      "  c.srli x14,0x1f;" // x14 = 0x0
      "  divu x22,x3,x21;" // x22 = 0x0
      "  sra x24,x26,x10;" // x24 = 0x0
      "  xor x29,x30,x20;" // x29 = 0x0
      "  slt x5,x7,x23;" // x5 = 0x0
      "  divu x11,x12,x15;" // x11 = 0xffffffffffffffff
      "  mul x16,x6,x8;" // x16 = 0xef8235f51368bf4a
      "  blt x0,x13,L53;" // pc = L53: (backward)
      "  sub x13,x9,x31;" // x13 = 0x1
      "  ori x7,x10,0x0;" // x7 = 0x0
      "  li x20,0x1;" // x20 = 0x1 (L54: counter) 
      "  sll x21,x5,x11;" // x21 = 0x0
      "  slt x28,x0,x30;" // x28 = 0x0
      "  mulw x13,x17,x14;" // x13 = 0x0
      "  slliw x27,x12,0xf;" // x27 = 0xffffffffa6fd8000
      "  srai x29,x10,0x1f;" // x29 = 0x0
      "  mulhsu x6,x24,x9;" // x6 = 0x0
      "L54:"
      "  divuw x15,x16,x22;" // x15 = 0xffffffffffffffff
      "  sltiu x23,x26,-0x21;" // x23 = 0x1
      "  addi x20,x20,-1;" // x20 = 0x0 (L54: counter)
      "  slliw x19,x3,0x8;" // x19 = 0x0
      "  slliw x4,x18,0x11;" // x4 = 0x0
      "  xor x8,x31,x7;" // x8 = 0xffffffffffffffff
      "  mul x5,x25,x17;" // x5 = 0x0
      "  c.srli x11,0x1e;" // x11 = 0x3ffffffff
      "  c.or x10,x12;" // x10 = 0x25d14dfb
      "  div x13,x3,x24;" // x13 = 0xffffffffffffffff
      "  sub x4,x6,x30;" // x4 = 0x0
      "  xori x14,x15,-0x21;" // x14 = 0x20
      "  srli x22,x23,0x1;" // x22 = 0x0
      "  blt x0,x20,L54;" // pc = L54: (backward)
      "  addw x18,x9,x28;" // x18 = 0x0
      "  mulw x19,x16,x8;" // x19 = 0x0
      "  li x25,0x4;" // x25 = 0x4 (L55: counter) 
      "L55:"
      "  mulw x19,x17,x19;" // x19 = 0x0
      "  sltu x9,x19,x16;" // x9 = 0x0
      "  divu x19,x5,x13;" // x19 = 0x0
      "  divw x16,x4,x18;" // x16 = 0xffffffffffffffff
      "  mulhu x11,x16,x4;" // x11 = 0x0
      "  c.srli x13,0x3;" // x13 = 0x1fffffffffffffff
      "  andi x11,x26,0xfe;" // x11 = 0x0
      "  xori x20,x19,-0x8a;" // x20 = 0xffffffffffffff76
      "  sltu x23,x16,x4;" // x23 = 0x0
      "  mulw x4,x29,x26;" // x4 = 0x0
      "  addi x25,x25,-1;" // x25 = 0x3 (L55: counter)
      "  div x4,x19,x19;" // x4 = 0xffffffffffffffff
      "  blt x0,x25,L55;" // pc = L55: (backward)
      "  div x16,x16,x19;" // x16 = 0xffffffffffffffff
      "  divw x21,x11,x20;" // x21 = 0x0
      "  c.mv x16,x17;" // x16 = 0x0
      "L49:"
      "  srai x16,x16,0x21;" // x16 = 0x0
      "  slliw x16,x30,0xf;" // x16 = 0x0

      /* save results */
      "  li x17, %[xreg_res];"
      "  sd x0, 0(x17);"
      "  sd x1, 8(x17);"
      "  sd x3, 24(x17);"
      "  sd x4, 32(x17);"
      "  sd x5, 40(x17);"
      "  sd x6, 48(x17);"
      "  sd x7, 56(x17);"
      "  sd x8, 64(x17);"
      "  sd x9, 72(x17);"
      "  sd x10, 80(x17);"
      "  sd x11, 88(x17);"
      "  sd x12, 96(x17);"
      "  sd x13, 104(x17);"
      "  sd x14, 112(x17);"
      "  sd x15, 120(x17);"
      "  sd x16, 128(x17);"
      "  sd x18, 144(x17);"
      "  sd x19, 152(x17);"
      "  sd x20, 160(x17);"
      "  sd x21, 168(x17);"
      "  sd x22, 176(x17);"
      "  sd x23, 184(x17);"
      "  sd x24, 192(x17);"
      "  sd x25, 200(x17);"
      "  sd x26, 208(x17);"
      "  sd x27, 216(x17);"
      "  sd x28, 224(x17);"
      "  sd x29, 232(x17);"
      "  sd x30, 240(x17);"
      "  sd x31, 248(x17);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x10, 64(sp);"
      "  ld x11, 72(sp);"
      "  ld x12, 80(sp);"
      "  ld x13, 88(sp);"
      "  ld x14, 96(sp);"
      "  ld x15, 104(sp);"
      "  ld x16, 112(sp);"
      "  ld x17, 120(sp);"
      "  ld x18, 128(sp);"
      "  ld x19, 136(sp);"
      "  ld x20, 144(sp);"
      "  ld x21, 152(sp);"
      "  ld x22, 160(sp);"
      "  ld x23, 168(sp);"
      "  ld x24, 176(sp);"
      "  ld x25, 184(sp);"
      "  ld x26, 192(sp);"
      "  ld x27, 200(sp);"
      "  ld x28, 208(sp);"
      "  ld x29, 216(sp);"
      "  ld x30, 224(sp);"
      "  ld x31, 232(sp);"

      "  ld x17, 240(sp);"
      "  addi sp, sp, 248;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00005e28) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00005e28) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e28));
      trek_c2t_event(0, 0x59);          // [event:0x59 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e28) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00005e30) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e30));
      trek_c2t_event(0, 0x5a);          // [event:0x5a agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e30) == 0xffffffffffffffffull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00005e40) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e40));
      trek_c2t_event(0, 0x5b);          // [event:0x5b agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e40) == 0x0ull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00005e48) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e48));
      trek_c2t_event(0, 0x5c);          // [event:0x5c agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e48) == 0xffffffffffffffffull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x00005e50) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e50));
      trek_c2t_event(0, 0x5d);          // [event:0x5d agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e50) == 0x0ull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00005e58) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e58));
      trek_c2t_event(0, 0x5e);          // [event:0x5e agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e58) == 0x0ull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00005e60) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e60));
      trek_c2t_event(0, 0x5f);          // [event:0x5f agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e60) == 0x0ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x00005e68) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e68));
      trek_c2t_event(0, 0x60);          // [event:0x60 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e68) == 0xffffffffffffffffull")  */
    }
    // check x9
    if (!(trek_read64(trek_mem_ddr0+0x00005e70) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e70));
      trek_c2t_event(0, 0x61);          // [event:0x61 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e70) == 0x1ull")  */
    }
    // check x10
    if (!(trek_read64(trek_mem_ddr0+0x00005e78) == 0x25d14dfbull)) {
      trek_c2t_arg(0, 0x25d14dfbull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e78));
      trek_c2t_event(0, 0x62);          // [event:0x62 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e78) == 0x25d14dfbull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x00005e80) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e80));
      trek_c2t_event(0, 0x63);          // [event:0x63 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e80) == 0x0ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x00005e88) == 0x25d14dfbull)) {
      trek_c2t_arg(0, 0x25d14dfbull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e88));
      trek_c2t_event(0, 0x64);          // [event:0x64 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e88) == 0x25d14dfbull")  */
    }
    // check x13
    if (!(trek_read64(trek_mem_ddr0+0x00005e90) == 0xfffffffffffffull)) {
      trek_c2t_arg(0, 0xfffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e90));
      trek_c2t_event(0, 0x65);          // [event:0x65 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e90) == 0xfffffffffffffull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x00005e98) == 0x20ull)) {
      trek_c2t_arg(0, 0x20ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005e98));
      trek_c2t_event(0, 0x66);          // [event:0x66 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005e98) == 0x20ull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x00005ea0) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ea0));
      trek_c2t_event(0, 0x67);          // [event:0x67 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ea0) == 0xffffffffffffffffull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x00005ea8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ea8));
      trek_c2t_event(0, 0x68);          // [event:0x68 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ea8) == 0x0ull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x00005eb8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005eb8));
      trek_c2t_event(0, 0x69);          // [event:0x69 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005eb8) == 0x0ull")  */
    }
    // check x19
    if (!(trek_read64(trek_mem_ddr0+0x00005ec0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ec0));
      trek_c2t_event(0, 0x6a);          // [event:0x6a agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ec0) == 0x0ull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x00005ec8) == 0xffffffffffffff76ull)) {
      trek_c2t_arg(0, 0xffffffffffffff76ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ec8));
      trek_c2t_event(0, 0x6b);          // [event:0x6b agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ec8) == 0xffffffffffffff76ull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x00005ed0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ed0));
      trek_c2t_event(0, 0x6c);          // [event:0x6c agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ed0) == 0x0ull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x00005ed8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ed8));
      trek_c2t_event(0, 0x6d);          // [event:0x6d agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ed8) == 0x0ull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x00005ee0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ee0));
      trek_c2t_event(0, 0x6e);          // [event:0x6e agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ee0) == 0x0ull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00005ee8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ee8));
      trek_c2t_event(0, 0x6f);          // [event:0x6f agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ee8) == 0x0ull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00005ef0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ef0));
      trek_c2t_event(0, 0x70);          // [event:0x70 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ef0) == 0x0ull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00005ef8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005ef8));
      trek_c2t_event(0, 0x71);          // [event:0x71 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005ef8) == 0x0ull")  */
    }
    // check x27
    if (!(trek_read64(trek_mem_ddr0+0x00005f00) == 0xffffffffa6fd8000ull)) {
      trek_c2t_arg(0, 0xffffffffa6fd8000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f00));
      trek_c2t_event(0, 0x72);          // [event:0x72 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f00) == 0xffffffffa6fd8000ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00005f08) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f08));
      trek_c2t_event(0, 0x73);          // [event:0x73 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f08) == 0x0ull")  */
    }
    // check x29
    if (!(trek_read64(trek_mem_ddr0+0x00005f10) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f10));
      trek_c2t_event(0, 0x74);          // [event:0x74 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f10) == 0x0ull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00005f18) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f18));
      trek_c2t_event(0, 0x75);          // [event:0x75 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f18) == 0x0ull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00005f20) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00005f20));
      trek_c2t_event(0, 0x76);          // [event:0x76 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00005f20) == 0xffffffffffffffffull")  */
    }
    trek_c2t_event(0, 0x77);          // [event:0x77 agent:hart0 thread:T0 instance:rv64Ops.8]
        /* tbx: trek_message("End rv64Ops.8");  */
    trek_write32_shared(0x5, trek_hart0_T0_state);
    break;
  }
  case (0x5): {

/***********************************************************************************/
// rv64Ops.7
    trek_c2t_event(0, 0x78);          // [event:0x78 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_message("Begin rv64Ops.7");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -248;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x10, 64(sp);"
      "  sd x11, 72(sp);"
      "  sd x12, 80(sp);"
      "  sd x13, 88(sp);"
      "  sd x14, 96(sp);"
      "  sd x15, 104(sp);"
      "  sd x16, 112(sp);"
      "  sd x17, 120(sp);"
      "  sd x18, 128(sp);"
      "  sd x19, 136(sp);"
      "  sd x20, 144(sp);"
      "  sd x21, 152(sp);"
      "  sd x22, 160(sp);"
      "  sd x23, 168(sp);"
      "  sd x24, 176(sp);"
      "  sd x25, 184(sp);"
      "  sd x26, 192(sp);"
      "  sd x27, 200(sp);"
      "  sd x28, 208(sp);"
      "  sd x29, 216(sp);"
      "  sd x30, 224(sp);"
      "  sd x31, 232(sp);"

      "  sd x13, 240(sp);"
      "  li x13, %[xreg_res];"
      "  li x10,0x0;" // x10 = 0x0 (init)
      "  li x23,-0x7ff7fe3c8b2302b9;" // x23 = -0x7ff7fe3c8b2302b9 (init)
      "  divw x22,x10,x23;" // x22 = 0x0
      "  li x20,-0x8000000000000000;" // x20 = -0x8000000000000000 (init)
      "  divw x4,x0,x20;" // x4 = 0xffffffffffffffff
      "  li x15,-0x3e527a9dfb30936;" // x15 = -0x3e527a9dfb30936 (init)
      "  li x29,0x4bfb5a0b6c4cf3f8;" // x29 = 0x4bfb5a0b6c4cf3f8 (init)
      "  mul x19,x15,x29;" // x19 = 0xdcad01bcd4c8d1b0
      "  li x27,0x4d95af4c8d0821ef;" // x27 = 0x4d95af4c8d0821ef (init)
      "  li x26,0x80000;" // x26 = 0x80000 (init)
      "  mulh x17,x27,x26;" // x17 = 0x26cad
      "  li x14,0x0;" // x14 = 0x0 (L44: counter) 
      "  li x21,0x2b0074a3041c52;" // x21 = 0x2b0074a3041c52 (init)
      "  li x25,-0x734c6145694643a3;" // x25 = -0x734c6145694643a3 (init)
      "  divw x9,x21,x25;" // x9 = 0x0
      "  xor x19,x17,x10;" // x19 = 0x26cad
      "  sltu x6,x17,x26;" // x6 = 0x1
      "  mul x6,x6,x6;" // x6 = 0x1
      "  sraiw x6,x6,0x0;" // x6 = 0x1
      "  addi x6,x6,-0x800;" // x6 = 0xfffffffffffff801
      "  divw x6,x6,x6;" // x6 = 0x1
      "  slliw x6,x6,0xf;" // x6 = 0x8000
      "  li x6,0x4;" // x6 = 0x4 (L45: counter) 
      "  mulw x0,x0,x0;" // x0 = 0x0
      "  srliw x0,x0,0xf;" // x0 = 0x0
      "  li x16,0x0;" // x16 = 0x0 (init)
      "  mulhsu x16,x0,x16;" // x16 = 0x0
      "  mul x16,x16,x16;" // x16 = 0x0
      "  srliw x16,x16,0x1a;" // x16 = 0x0
      "  div x16,x16,x16;" // x16 = 0xffffffffffffffff
      "  ori x16,x16,0x7ff;" // x16 = 0xffffffffffffffff
      "  div x16,x16,x16;" // x16 = 0x1
      "L45:"
      "  slliw x16,x16,0xe;" // x16 = 0x4000
      "  div x16,x16,x16;" // x16 = 0x1
      "  addi x6,x6,-1;" // x6 = 0x3 (L45: counter)
      "  sltu x16,x16,x16;" // x16 = 0x0
      "  mulh x16,x16,x16;" // x16 = 0x0
      "  srli x16,x16,0x1f;" // x16 = 0x0
      "  mul x16,x16,x16;" // x16 = 0x0
      "  srlw x0,x19,x16;" // x0 = 0x0
      "  mul x5,x26,x0;" // x5 = 0x0
      "  srai x16,x17,0x20;" // x16 = 0x0
      "  slti x1,x26,-0x3;" // x1 = 0x0
      "  li x13,-0x8000000000000000;" // x13 = -0x8000000000000000 (init)
      "  li x12,0x7b498f641eac329a;" // x12 = 0x7b498f641eac329a (init)
      "  mulhsu x7,x13,x12;" // x7 = 0xc25b384df0a9e6b3
      "  li x28,0x80000000000000;" // x28 = 0x80000000000000 (init)
      "  c.addiw x28,0x1;" // x28 = 0x1
      "  blt x0,x6,L45;" // pc = L45: (backward)
      "  addi x14,x14,-1;" // x14 = 0xffffffffffffffff (L44: counter)
      "  divw x21,x5,x16;" // x21 = 0xffffffffffffffff
      "  li x16,0x0;" // x16 = 0x0 (L46: counter) 
      "  addi x16,x16,-1;" // x16 = 0xffffffffffffffff (L46: counter)
      "  li x18,-0x8000000000000000;" // x18 = -0x8000000000000000 (init)
      "  sraiw x10,x18,0x13;" // x10 = 0x0
      "  li x3,-0x503f9b67ac181341;" // x3 = -0x503f9b67ac181341 (init)
      "  div x28,x9,x3;" // x28 = 0x0
      "  divuw x24,x19,x21;" // x24 = 0x0
      "  mulhsu x31,x20,x6;" // x31 = 0x0
      "  blt x0,x16,L46;" // pc = L46: (forward)
      "  div x26,x29,x7;" // x26 = 0xffffffffffffffff
      "  mulw x0,x4,x5;" // x0 = 0x0
      "  ori x13,x27,-0xf;" // x13 = 0xffffffffffffffff
      "  addw x11,x15,x12;" // x11 = 0x3ef92964
      "  slliw x25,x1,0x8;" // x25 = 0x0
      "  li x8,0x0;" // x8 = 0x0 (init)
      "  c.subw x8,x8;" // x8 = 0x0
      "  li x30,0x4f0208d04630915;" // x30 = 0x4f0208d04630915 (init)
      "  div x22,x30,x17;" // x22 = 0x20964d501d5
      "L46:"
      "  slti x17,x9,0x0;" // x17 = 0x0
      "  slli x9,x25,0x20;" // x9 = 0x0
      "  addi x22,x3,-0x70b;" // x22 = 0xafc0649853e7e5b4
      "  divw x10,x30,x3;" // x10 = 0x0
      "  divw x18,x18,x22;" // x18 = 0x0
      "  blt x0,x14,L44;" // pc = L44: (forward)
      "  li x29,0x1;" // x29 = 0x1 (L47: counter) 
      "  addw x8,x8,x8;" // x8 = 0x0
      "  mulhsu x8,x8,x8;" // x8 = 0x0
      "  sltu x8,x8,x8;" // x8 = 0x0
      "  divuw x8,x8,x8;" // x8 = 0xffffffffffffffff
      "  xor x25,x8,x8;" // x25 = 0x0
      "  mulw x28,x26,x27;" // x28 = 0x72f7de11
      "  sll x24,x30,x11;" // x24 = 0x4630915000000000
      "  mulw x10,x6,x21;" // x10 = 0x0
      "  mulhu x1,x19,x4;" // x1 = 0x26cac
      "  addi x29,x29,-1;" // x29 = 0x0 (L47: counter)
      "  divw x5,x18,x17;" // x5 = 0xffffffffffffffff
      "  srliw x12,x20,0xe;" // x12 = 0x0
      "  or x0,x3,x31;" // x0 = 0x0
      "  divuw x23,x7,x16;" // x23 = 0x0
      "  mulhsu x22,x9,x8;" // x22 = 0x0
      "  divu x22,x15,x13;" // x22 = 0x0
      "  divw x7,x10,x13;" // x7 = 0x0
      "  blt x0,x29,L47;" // pc = L47: (forward)
      "  div x16,x26,x28;" // x16 = 0x0
      "  mul x13,x22,x13;" // x13 = 0x0
      "L47:"
      "  sllw x6,x1,x13;" // x6 = 0x26cac
      "  mulh x25,x30,x16;" // x25 = 0x0
      "  mulh x1,x27,x31;" // x1 = 0x0
      "  srai x28,x7,0x11;" // x28 = 0x0
      "  c.or x12,x10;" // x12 = 0x0
      "  divw x29,x19,x0;" // x29 = 0xffffffffffffffff
      "L44:"
      "  xori x18,x15,0x7ff;" // x18 = 0xfc1ad856204cf135
      "  and x6,x5,x11;" // x6 = 0x3ef92964
      "  divuw x20,x13,x3;" // x20 = 0x0
      "  mulhsu x8,x17,x22;" // x8 = 0x0
      "  xor x23,x24,x9;" // x23 = 0x4630915000000000

      /* save results */
      "  li x13, %[xreg_res];"
      "  sd x0, 0(x13);"
      "  sd x1, 8(x13);"
      "  sd x3, 24(x13);"
      "  sd x4, 32(x13);"
      "  sd x5, 40(x13);"
      "  sd x6, 48(x13);"
      "  sd x7, 56(x13);"
      "  sd x8, 64(x13);"
      "  sd x9, 72(x13);"
      "  sd x10, 80(x13);"
      "  sd x11, 88(x13);"
      "  sd x12, 96(x13);"
      "  sd x14, 112(x13);"
      "  sd x15, 120(x13);"
      "  sd x16, 128(x13);"
      "  sd x17, 136(x13);"
      "  sd x18, 144(x13);"
      "  sd x19, 152(x13);"
      "  sd x20, 160(x13);"
      "  sd x21, 168(x13);"
      "  sd x22, 176(x13);"
      "  sd x23, 184(x13);"
      "  sd x24, 192(x13);"
      "  sd x25, 200(x13);"
      "  sd x26, 208(x13);"
      "  sd x27, 216(x13);"
      "  sd x28, 224(x13);"
      "  sd x29, 232(x13);"
      "  sd x30, 240(x13);"
      "  sd x31, 248(x13);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x10, 64(sp);"
      "  ld x11, 72(sp);"
      "  ld x12, 80(sp);"
      "  ld x13, 88(sp);"
      "  ld x14, 96(sp);"
      "  ld x15, 104(sp);"
      "  ld x16, 112(sp);"
      "  ld x17, 120(sp);"
      "  ld x18, 128(sp);"
      "  ld x19, 136(sp);"
      "  ld x20, 144(sp);"
      "  ld x21, 152(sp);"
      "  ld x22, 160(sp);"
      "  ld x23, 168(sp);"
      "  ld x24, 176(sp);"
      "  ld x25, 184(sp);"
      "  ld x26, 192(sp);"
      "  ld x27, 200(sp);"
      "  ld x28, 208(sp);"
      "  ld x29, 216(sp);"
      "  ld x30, 224(sp);"
      "  ld x31, 232(sp);"

      "  ld x13, 240(sp);"
      "  addi sp, sp, 248;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00006560) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00006560) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006560));
      trek_c2t_event(0, 0x79);          // [event:0x79 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006560) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00006568) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006568));
      trek_c2t_event(0, 0x7a);          // [event:0x7a agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006568) == 0x0ull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00006578) == 0xafc0649853e7ecbfull)) {
      trek_c2t_arg(0, 0xafc0649853e7ecbfull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006578));
      trek_c2t_event(0, 0x7b);          // [event:0x7b agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006578) == 0xafc0649853e7ecbfull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00006580) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006580));
      trek_c2t_event(0, 0x7c);          // [event:0x7c agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006580) == 0xffffffffffffffffull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x00006588) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006588));
      trek_c2t_event(0, 0x7d);          // [event:0x7d agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006588) == 0xffffffffffffffffull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00006590) == 0x3ef92964ull)) {
      trek_c2t_arg(0, 0x3ef92964ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006590));
      trek_c2t_event(0, 0x7e);          // [event:0x7e agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006590) == 0x3ef92964ull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00006598) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006598));
      trek_c2t_event(0, 0x7f);          // [event:0x7f agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006598) == 0x0ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x000065a0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065a0));
      trek_c2t_event(0, 0x80);          // [event:0x80 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065a0) == 0x0ull")  */
    }
    // check x9
    if (!(trek_read64(trek_mem_ddr0+0x000065a8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065a8));
      trek_c2t_event(0, 0x81);          // [event:0x81 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065a8) == 0x0ull")  */
    }
    // check x10
    if (!(trek_read64(trek_mem_ddr0+0x000065b0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065b0));
      trek_c2t_event(0, 0x82);          // [event:0x82 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065b0) == 0x0ull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x000065b8) == 0x3ef92964ull)) {
      trek_c2t_arg(0, 0x3ef92964ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065b8));
      trek_c2t_event(0, 0x83);          // [event:0x83 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065b8) == 0x3ef92964ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x000065c0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065c0));
      trek_c2t_event(0, 0x84);          // [event:0x84 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065c0) == 0x0ull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x000065d0) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065d0));
      trek_c2t_event(0, 0x85);          // [event:0x85 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065d0) == 0xffffffffffffffffull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x000065d8) == 0xfc1ad856204cf6caull)) {
      trek_c2t_arg(0, 0xfc1ad856204cf6caull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065d8));
      trek_c2t_event(0, 0x86);          // [event:0x86 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065d8) == 0xfc1ad856204cf6caull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x000065e0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065e0));
      trek_c2t_event(0, 0x87);          // [event:0x87 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065e0) == 0x0ull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x000065e8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065e8));
      trek_c2t_event(0, 0x88);          // [event:0x88 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065e8) == 0x0ull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x000065f0) == 0xfc1ad856204cf135ull)) {
      trek_c2t_arg(0, 0xfc1ad856204cf135ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065f0));
      trek_c2t_event(0, 0x89);          // [event:0x89 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065f0) == 0xfc1ad856204cf135ull")  */
    }
    // check x19
    if (!(trek_read64(trek_mem_ddr0+0x000065f8) == 0x26cadull)) {
      trek_c2t_arg(0, 0x26cadull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000065f8));
      trek_c2t_event(0, 0x8a);          // [event:0x8a agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000065f8) == 0x26cadull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x00006600) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006600));
      trek_c2t_event(0, 0x8b);          // [event:0x8b agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006600) == 0x0ull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x00006608) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006608));
      trek_c2t_event(0, 0x8c);          // [event:0x8c agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006608) == 0xffffffffffffffffull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x00006610) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006610));
      trek_c2t_event(0, 0x8d);          // [event:0x8d agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006610) == 0x0ull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x00006618) == 0x4630915000000000ull)) {
      trek_c2t_arg(0, 0x4630915000000000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006618));
      trek_c2t_event(0, 0x8e);          // [event:0x8e agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006618) == 0x4630915000000000ull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00006620) == 0x4630915000000000ull)) {
      trek_c2t_arg(0, 0x4630915000000000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006620));
      trek_c2t_event(0, 0x8f);          // [event:0x8f agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006620) == 0x4630915000000000ull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00006628) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006628));
      trek_c2t_event(0, 0x90);          // [event:0x90 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006628) == 0x0ull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00006630) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006630));
      trek_c2t_event(0, 0x91);          // [event:0x91 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006630) == 0xffffffffffffffffull")  */
    }
    // check x27
    if (!(trek_read64(trek_mem_ddr0+0x00006638) == 0x4d95af4c8d0821efull)) {
      trek_c2t_arg(0, 0x4d95af4c8d0821efull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006638));
      trek_c2t_event(0, 0x92);          // [event:0x92 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006638) == 0x4d95af4c8d0821efull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00006640) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006640));
      trek_c2t_event(0, 0x93);          // [event:0x93 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006640) == 0x0ull")  */
    }
    // check x29
    if (!(trek_read64(trek_mem_ddr0+0x00006648) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006648));
      trek_c2t_event(0, 0x94);          // [event:0x94 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006648) == 0xffffffffffffffffull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00006650) == 0x4f0208d04630915ull)) {
      trek_c2t_arg(0, 0x4f0208d04630915ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006650));
      trek_c2t_event(0, 0x95);          // [event:0x95 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006650) == 0x4f0208d04630915ull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00006658) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006658));
      trek_c2t_event(0, 0x96);          // [event:0x96 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006658) == 0x0ull")  */
    }
    trek_c2t_event(0, 0x97);          // [event:0x97 agent:hart0 thread:T0 instance:rv64Ops.7]
        /* tbx: trek_message("End rv64Ops.7");  */
    trek_write32_shared(0x6, trek_hart0_T0_state);
    break;
  }
  case (0x6): {

/***********************************************************************************/
// rv64Ops.9
    trek_c2t_event(0, 0x98);          // [event:0x98 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_message("Begin rv64Ops.9");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -248;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x10, 64(sp);"
      "  sd x11, 72(sp);"
      "  sd x12, 80(sp);"
      "  sd x13, 88(sp);"
      "  sd x14, 96(sp);"
      "  sd x15, 104(sp);"
      "  sd x16, 112(sp);"
      "  sd x17, 120(sp);"
      "  sd x18, 128(sp);"
      "  sd x19, 136(sp);"
      "  sd x20, 144(sp);"
      "  sd x21, 152(sp);"
      "  sd x22, 160(sp);"
      "  sd x23, 168(sp);"
      "  sd x24, 176(sp);"
      "  sd x25, 184(sp);"
      "  sd x26, 192(sp);"
      "  sd x27, 200(sp);"
      "  sd x28, 208(sp);"
      "  sd x29, 216(sp);"
      "  sd x30, 224(sp);"
      "  sd x31, 232(sp);"

      "  sd x9, 240(sp);"
      "  li x9, %[xreg_res];"
      "  li x4,-0x8000000000000000;" // x4 = -0x8000000000000000 (init)
      "  sra x9,x0,x4;" // x9 = 0x0
      "  li x31,-0x7587229e00418f3f;" // x31 = -0x7587229e00418f3f (init)
      "  divuw x17,x31,x31;" // x17 = 0x1
      "  li x16,0x0;" // x16 = 0x0 (init)
      "  li x7,0x0;" // x7 = 0x0 (init)
      "  mulhsu x16,x16,x7;" // x16 = 0x0
      "  sra x4,x0,x16;" // x4 = 0x0
      "  li x8,0x7fffffffffffffff;" // x8 = 0x7fffffffffffffff (init)
      "  and x21,x16,x8;" // x21 = 0x0
      "  li x14,0x7fffffffffffffff;" // x14 = 0x7fffffffffffffff (init)
      "  sraiw x0,x14,0x10;" // x0 = 0x0
      "  li x26,-0x8000000000000000;" // x26 = -0x8000000000000000 (init)
      "  mulhu x30,x26,x7;" // x30 = 0x0
      "  sraw x7,x0,x31;" // x7 = 0x0
      "  li x22,0x4;" // x22 = 0x4 (L56: counter) 
      "  li x23,0x0;" // x23 = 0x0 (init)
      "  srl x23,x23,x23;" // x23 = 0x0
      "  li x23,0x2;" // x23 = 0x2 (L57: counter) 
      "  li x19,0x25ce04056856e8b6;" // x19 = 0x25ce04056856e8b6 (init)
      "  srli x12,x19,0x8;" // x12 = 0x25ce04056856e8
      "  li x13,-0x7f04ac59223ef4f;" // x13 = -0x7f04ac59223ef4f (init)
      "  add x21,x17,x13;" // x21 = 0xf80fb53a6ddc10b2
      "  addi x23,x23,-1;" // x23 = 0x1 (L57: counter)
      "  li x18,-0x1bd2306defe4856;" // x18 = -0x1bd2306defe4856 (init)
      "  mulhu x25,x18,x30;" // x25 = 0x0
      "  addi x28,x9,0x63d;" // x28 = 0x63d
      "  li x3,0x2000000000000;" // x3 = 0x2000000000000 (init)
      "  addw x29,x4,x3;" // x29 = 0x0
      "  li x20,0x0;" // x20 = 0x0 (init)
      "  sllw x15,x20,x26;" // x15 = 0x0
      "  li x6,-0x7d046334828ea6db;" // x6 = -0x7d046334828ea6db (init)
      "  slti x24,x6,-0x766;" // x24 = 0x1
      "  li x11,-0x655a2a148bb19ff7;" // x11 = -0x655a2a148bb19ff7 (init)
      "  andi x27,x11,-0xad;" // x27 = 0x9aa5d5eb744e6001
      "  xori x7,x16,0x576;" // x7 = 0x576
      "  li x10,-0xd278ba07aaf3781;" // x10 = -0xd278ba07aaf3781 (init)
      "  li x1,0x31a08242bbae8a2;" // x1 = 0x31a08242bbae8a2 (init)
      "  divuw x31,x10,x1;" // x31 = 0x3
      "  blt x0,x23,L57;" // pc = L57: (forward)
      "  sra x14,x0,x8;" // x14 = 0x0
      "  li x5,0x73ed421eb20b798e;" // x5 = 0x73ed421eb20b798e (init)
      "  mulh x18,x5,x12;" // x18 = 0x111e954bcc5970
      "  c.sub x10,x15;" // x10 = 0xf2d8745f8550c87f
      "  mulhu x11,x21,x30;" // x11 = 0x0
      "  slti x13,x16,0x7ff;" // x13 = 0x1
      "  mul x29,x20,x9;" // x29 = 0x0
      "L57:"
      "  divu x5,x14,x1;" // x5 = 0x29
      "  mul x28,x4,x26;" // x28 = 0x0
      "  li x8,0x3;" // x8 = 0x3 (L58: counter) 
      "  mul x28,x13,x21;" // x28 = 0x344b2d1d92aab12
      "  mulhu x5,x19,x19;" // x5 = 0x59532f408ed3683
      "  mulhu x19,x6,x28;" // x19 = 0x1ac192a5a134238
      "  divuw x11,x5,x28;" // x11 = 0x0
      "  mulw x3,x4,x3;" // x3 = 0x0
      "  div x3,x3,x3;" // x3 = 0xffffffffffffffff
      "  mulw x3,x3,x3;" // x3 = 0x1
      "  slliw x3,x3,0x1b;" // x3 = 0x8000000
      "  srliw x3,x3,0x1d;" // x3 = 0x0
      "  divw x3,x3,x3;" // x3 = 0xffffffffffffffff
      "  addi x8,x8,-1;" // x8 = 0x2 (L58: counter)
      "  ori x3,x3,-0x1aa;" // x3 = 0xffffffffffffffff
      "  div x3,x3,x3;" // x3 = 0x1
      "  mulhu x3,x3,x28;" // x3 = 0x0
      "  blt x0,x8,L58;" // pc = L58: (forward)
      "  mulhsu x3,x3,x3;" // x3 = 0x0
      "  xori x25,x0,-0x401;" // x25 = 0xfffffffffffffbff
      "  ori x29,x12,-0x7c9;" // x29 = 0xfffffffffffffeff
      "  sraiw x3,x18,0x1d;" // x3 = 0x1
      "  divuw x1,x11,x28;" // x1 = 0x0
      "  mulw x14,x31,x17;" // x14 = 0x3
      "  addi x23,x29,-0x7fd;" // x23 = 0xfffffffffffff702
      "  sraw x7,x18,x5;" // x7 = 0x42036f5
      "L58:"
      "  li x30,0x4;" // x30 = 0x4 (L59: counter) 
      "  srai x24,x8,0x0;" // x24 = 0x2
      "  addi x30,x30,-1;" // x30 = 0x3 (L59: counter)
      "  sub x11,x26,x6;" // x11 = 0xfd046334828ea6db
      "  c.srli x15,0x3;" // x15 = 0x0
      "  blt x0,x30,L59;" // pc = L59: (forward)
      "  sllw x28,x26,x4;" // x28 = 0x0
      "  mul x26,x4,x17;" // x26 = 0x0
      "  mulh x28,x4,x16;" // x28 = 0x0
      "  c.nop ;"
      "  divw x17,x4,x26;" // x17 = 0xffffffffffffffff
      "  c.srai x9,0x2;" // x9 = 0x0
      "  sll x7,x19,x23;" // x7 = 0x3583254b4268470
      "  mulhsu x24,x18,x11;" // x24 = 0xfe480cc129a96d13
      "  divuw x21,x13,x26;" // x21 = 0xffffffffffffffff
      "L59:"
      "L56:"
      "  divw x17,x15,x3;" // x17 = 0xffffffffffffffff
      "  li x28,0x1;" // x28 = 0x1 (L60: counter) 
      "  divuw x17,x17,x17;" // x17 = 0x1
      "  srai x17,x17,0x33;" // x17 = 0x0
      "  and x17,x17,x17;" // x17 = 0x0
      "  mulh x11,x17,x11;" // x11 = 0x0
      "  divu x11,x11,x11;" // x11 = 0xffffffffffffffff
      "L60:"
      "  sub x7,x16,x8;" // x7 = 0xfffffffffffffffe
      "  addi x28,x28,-1;" // x28 = 0x0 (L60: counter)
      "  mulh x20,x27,x3;" // x20 = 0x0
      "  mul x29,x26,x18;" // x29 = 0x0
      "  div x14,x1,x23;" // x14 = 0x31a08242bbae8a2
      "  sltu x19,x25,x17;" // x19 = 0x0
      "  sraiw x13,x6,0x11;" // x13 = 0x3eb8
      "  c.andi x15,0x3;" // x15 = 0x0
      "  c.addw x12,x9;" // x12 = 0x56856e8
      "  blt x0,x28,L60;" // pc = L60: (backward)
      "  srliw x0,x30,0x2;" // x0 = 0x0
      "  li x5,0x0;" // x5 = 0x0 (L61: counter) 
      "  addi x5,x5,-1;" // x5 = 0xffffffffffffffff (L61: counter)
      "  divu x0,x28,x0;" // x0 = 0x0
      "  ori x16,x0,0x7ff;" // x16 = 0x7ff
      "  mul x26,x30,x0;" // x26 = 0x0
      "  and x28,x0,x14;" // x28 = 0x0
      "  divw x14,x14,x14;" // x14 = 0x1
      "  mul x14,x14,x14;" // x14 = 0x1
      "  blt x0,x5,L61;" // pc = L61: (forward)
      "  sltiu x14,x14,0x75e;" // x14 = 0x1
      "  mulw x14,x14,x14;" // x14 = 0x1
      "  addi x14,x14,0x7ff;" // x14 = 0x800
      "  c.li x14,0x2;" // x14 = 0x2
      "  mulh x16,x14,x19;" // x16 = 0x0
      "  subw x24,x21,x12;" // x24 = 0x6873b9ca
      "  div x7,x28,x15;" // x7 = 0xffffffffffffffff
      "  divw x30,x14,x17;" // x30 = 0xffffffffffffffff
      "L61:"
      "  mulhsu x10,x25,x3;" // x10 = 0x0
      "  sltiu x11,x8,0x7ff;" // x11 = 0x1
      "  li x13,0x3;" // x13 = 0x3 (L62: counter) 
      "  divu x8,x30,x20;" // x8 = 0xffffffffffffffff
      "  addw x17,x18,x6;" // x17 = 0xffffffff9e7310cf
      "  srl x9,x11,x12;" // x9 = 0x0
      "  mulhsu x21,x0,x15;" // x21 = 0x0
      "  addi x27,x16,-0x3e5;" // x27 = 0xfffffffffffffc1b
      "  addiw x1,x14,-0x54;" // x1 = 0xffffffffffffffae
      "  mulh x31,x28,x25;" // x31 = 0x0
      "  sub x29,x4,x7;" // x29 = 0x1
      "  addi x13,x13,-1;" // x13 = 0x2 (L62: counter)
      "  sllw x24,x26,x10;" // x24 = 0x0
      "  addiw x19,x5,0x0;" // x19 = 0xffffffffffffffff
      "  sub x20,x3,x23;" // x20 = 0xffffffffffffffff
      "  sraiw x8,x11,0x2;" // x8 = 0x0
      "  addw x8,x23,x21;" // x8 = 0x1
      "  div x6,x3,x31;" // x6 = 0xffffffffffffffff
      "  blt x0,x13,L62;" // pc = L62: (forward)
      "  sraiw x4,x25,0xf;" // x4 = 0x0
      "  addi x9,x12,-0x800;" // x9 = 0x5684ee8
      "  srliw x26,x14,0xd;" // x26 = 0x0
      "  sra x16,x11,x19;" // x16 = 0x0
      "  sub x17,x30,x28;" // x17 = 0xffffffffffffffff
      "  andi x5,x29,-0x2a2;" // x5 = 0x0
      "  addi x23,x7,0x7ff;" // x23 = 0x7fe
      "  div x18,x1,x10;" // x18 = 0xffffffffffffffff
      "L62:"
      "  mulh x27,x24,x21;" // x27 = 0x0
      "  addi x22,x22,-1;" // x22 = 0x3 (L56: counter)
      "  divuw x15,x20,x8;" // x15 = 0xffffffffffffffff
      "  addiw x4,x0,-0x484;" // x4 = 0xfffffffffffffb7c
      "  ori x29,x10,0x60d;" // x29 = 0x60d
      "  li x30,0x4;" // x30 = 0x4 (L63: counter) 
      "  mulh x15,x20,x27;" // x15 = 0x0
      "  divw x7,x21,x4;" // x7 = 0x0
      "  add x28,x13,x24;" // x28 = 0x2
      "  addiw x9,x26,0x8;" // x9 = 0x8
      "  srl x16,x31,x23;" // x16 = 0x0
      "  div x17,x0,x3;" // x17 = 0xffffffffffffffff
      "  sll x11,x12,x14;" // x11 = 0x15a15ba0
      "  sraw x1,x29,x18;" // x1 = 0x1
      "  div x19,x25,x10;" // x19 = 0xffffffffffffffff
      "  addi x30,x30,-1;" // x30 = 0x3 (L63: counter)
      "  or x6,x8,x5;" // x6 = 0xffffffffffffffff
      "  blt x0,x30,L63;" // pc = L63: (forward)
      "L63:"
      "  sltu x21,x30,x10;" // x21 = 0x0
      "  addw x19,x3,x11;" // x19 = 0x15a15ba0
      "  blt x0,x22,L56;" // pc = L56: (backward)
      "  sll x7,x24,x16;" // x7 = 0x0

      /* save results */
      "  li x9, %[xreg_res];"
      "  sd x0, 0(x9);"
      "  sd x1, 8(x9);"
      "  sd x3, 24(x9);"
      "  sd x4, 32(x9);"
      "  sd x5, 40(x9);"
      "  sd x6, 48(x9);"
      "  sd x7, 56(x9);"
      "  sd x8, 64(x9);"
      "  sd x10, 80(x9);"
      "  sd x11, 88(x9);"
      "  sd x12, 96(x9);"
      "  sd x13, 104(x9);"
      "  sd x14, 112(x9);"
      "  sd x15, 120(x9);"
      "  sd x16, 128(x9);"
      "  sd x17, 136(x9);"
      "  sd x18, 144(x9);"
      "  sd x19, 152(x9);"
      "  sd x20, 160(x9);"
      "  sd x21, 168(x9);"
      "  sd x22, 176(x9);"
      "  sd x23, 184(x9);"
      "  sd x24, 192(x9);"
      "  sd x25, 200(x9);"
      "  sd x26, 208(x9);"
      "  sd x27, 216(x9);"
      "  sd x28, 224(x9);"
      "  sd x29, 232(x9);"
      "  sd x30, 240(x9);"
      "  sd x31, 248(x9);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x10, 64(sp);"
      "  ld x11, 72(sp);"
      "  ld x12, 80(sp);"
      "  ld x13, 88(sp);"
      "  ld x14, 96(sp);"
      "  ld x15, 104(sp);"
      "  ld x16, 112(sp);"
      "  ld x17, 120(sp);"
      "  ld x18, 128(sp);"
      "  ld x19, 136(sp);"
      "  ld x20, 144(sp);"
      "  ld x21, 152(sp);"
      "  ld x22, 160(sp);"
      "  ld x23, 168(sp);"
      "  ld x24, 176(sp);"
      "  ld x25, 184(sp);"
      "  ld x26, 192(sp);"
      "  ld x27, 200(sp);"
      "  ld x28, 208(sp);"
      "  ld x29, 216(sp);"
      "  ld x30, 224(sp);"
      "  ld x31, 232(sp);"

      "  ld x9, 240(sp);"
      "  addi sp, sp, 248;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00006780) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00006780) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006780));
      trek_c2t_event(0, 0x99);          // [event:0x99 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006780) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00006788) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006788));
      trek_c2t_event(0, 0x9a);          // [event:0x9a agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006788) == 0x1ull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00006798) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006798));
      trek_c2t_event(0, 0x9b);          // [event:0x9b agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006798) == 0x0ull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x000067a0) == 0xfffffffffffffb7cull)) {
      trek_c2t_arg(0, 0xfffffffffffffb7cull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067a0));
      trek_c2t_event(0, 0x9c);          // [event:0x9c agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067a0) == 0xfffffffffffffb7cull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x000067a8) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067a8));
      trek_c2t_event(0, 0x9d);          // [event:0x9d agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067a8) == 0xffffffffffffffffull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x000067b0) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067b0));
      trek_c2t_event(0, 0x9e);          // [event:0x9e agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067b0) == 0xffffffffffffffffull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x000067b8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067b8));
      trek_c2t_event(0, 0x9f);          // [event:0x9f agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067b8) == 0x0ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x000067c0) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067c0));
      trek_c2t_event(0, 0xa0);          // [event:0xa0 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067c0) == 0x1ull")  */
    }
    // check x10
    if (!(trek_read64(trek_mem_ddr0+0x000067d0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067d0));
      trek_c2t_event(0, 0xa1);          // [event:0xa1 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067d0) == 0x0ull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x000067d8) == 0x15a15c00ull)) {
      trek_c2t_arg(0, 0x15a15c00ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067d8));
      trek_c2t_event(0, 0xa2);          // [event:0xa2 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067d8) == 0x15a15c00ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x000067e0) == 0x5685700ull)) {
      trek_c2t_arg(0, 0x5685700ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067e0));
      trek_c2t_event(0, 0xa3);          // [event:0xa3 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067e0) == 0x5685700ull")  */
    }
    // check x13
    if (!(trek_read64(trek_mem_ddr0+0x000067e8) == 0x2ull)) {
      trek_c2t_arg(0, 0x2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067e8));
      trek_c2t_event(0, 0xa4);          // [event:0xa4 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067e8) == 0x2ull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x000067f0) == 0x2ull)) {
      trek_c2t_arg(0, 0x2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067f0));
      trek_c2t_event(0, 0xa5);          // [event:0xa5 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067f0) == 0x2ull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x000067f8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000067f8));
      trek_c2t_event(0, 0xa6);          // [event:0xa6 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000067f8) == 0x0ull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x00006800) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006800));
      trek_c2t_event(0, 0xa7);          // [event:0xa7 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006800) == 0x0ull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x00006808) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006808));
      trek_c2t_event(0, 0xa8);          // [event:0xa8 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006808) == 0xffffffffffffffffull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x00006810) == 0xfe42dcf92101b7aaull)) {
      trek_c2t_arg(0, 0xfe42dcf92101b7aaull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006810));
      trek_c2t_event(0, 0xa9);          // [event:0xa9 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006810) == 0xfe42dcf92101b7aaull")  */
    }
    // check x19
    if (!(trek_read64(trek_mem_ddr0+0x00006818) == 0x15a15c00ull)) {
      trek_c2t_arg(0, 0x15a15c00ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006818));
      trek_c2t_event(0, 0xaa);          // [event:0xaa agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006818) == 0x15a15c00ull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x00006820) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006820));
      trek_c2t_event(0, 0xab);          // [event:0xab agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006820) == 0xffffffffffffffffull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x00006828) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006828));
      trek_c2t_event(0, 0xac);          // [event:0xac agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006828) == 0x0ull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x00006830) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006830));
      trek_c2t_event(0, 0xad);          // [event:0xad agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006830) == 0x0ull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x00006838) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006838));
      trek_c2t_event(0, 0xae);          // [event:0xae agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006838) == 0x1ull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00006840) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006840));
      trek_c2t_event(0, 0xaf);          // [event:0xaf agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006840) == 0x0ull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00006848) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006848));
      trek_c2t_event(0, 0xb0);          // [event:0xb0 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006848) == 0x0ull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00006850) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006850));
      trek_c2t_event(0, 0xb1);          // [event:0xb1 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006850) == 0x0ull")  */
    }
    // check x27
    if (!(trek_read64(trek_mem_ddr0+0x00006858) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006858));
      trek_c2t_event(0, 0xb2);          // [event:0xb2 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006858) == 0x0ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00006860) == 0x2ull)) {
      trek_c2t_arg(0, 0x2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006860));
      trek_c2t_event(0, 0xb3);          // [event:0xb3 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006860) == 0x2ull")  */
    }
    // check x29
    if (!(trek_read64(trek_mem_ddr0+0x00006868) == 0x60dull)) {
      trek_c2t_arg(0, 0x60dull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006868));
      trek_c2t_event(0, 0xb4);          // [event:0xb4 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006868) == 0x60dull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00006870) == 0x3ull)) {
      trek_c2t_arg(0, 0x3ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006870));
      trek_c2t_event(0, 0xb5);          // [event:0xb5 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006870) == 0x3ull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00006878) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006878));
      trek_c2t_event(0, 0xb6);          // [event:0xb6 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006878) == 0x0ull")  */
    }
    trek_c2t_event(0, 0xb7);          // [event:0xb7 agent:hart0 thread:T0 instance:rv64Ops.9]
        /* tbx: trek_message("End rv64Ops.9");  */
    trek_write32_shared(0x7, trek_hart0_T0_state);
    break;
  }
  case (0x7): {

/***********************************************************************************/
// rv64Ops.10
    trek_c2t_event(0, 0xb8);          // [event:0xb8 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_message("Begin rv64Ops.10");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -248;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x10, 64(sp);"
      "  sd x11, 72(sp);"
      "  sd x12, 80(sp);"
      "  sd x13, 88(sp);"
      "  sd x14, 96(sp);"
      "  sd x15, 104(sp);"
      "  sd x16, 112(sp);"
      "  sd x17, 120(sp);"
      "  sd x18, 128(sp);"
      "  sd x19, 136(sp);"
      "  sd x20, 144(sp);"
      "  sd x21, 152(sp);"
      "  sd x22, 160(sp);"
      "  sd x23, 168(sp);"
      "  sd x24, 176(sp);"
      "  sd x25, 184(sp);"
      "  sd x26, 192(sp);"
      "  sd x27, 200(sp);"
      "  sd x28, 208(sp);"
      "  sd x29, 216(sp);"
      "  sd x30, 224(sp);"
      "  sd x31, 232(sp);"

      "  sd x29, 240(sp);"
      "  li x29, %[xreg_res];"
      "  li x6,0x0;" // x6 = 0x0 (init)
      "  sltiu x13,x6,0x248;" // x13 = 0x1
      "  li x18,0x2;" // x18 = 0x2 (L64: counter) 
      "  li x28,0x77d6a8f6b1ea48b6;" // x28 = 0x77d6a8f6b1ea48b6 (init)
      "  slliw x28,x28,0x18;" // x28 = 0xffffffffb6000000
      "  li x28,0x1;" // x28 = 0x1 (L65: counter) 
      "  li x3,-0xce12d9cc7f3ee22;" // x3 = -0xce12d9cc7f3ee22 (init)
      "  sll x3,x3,x3;" // x3 = 0xce03047780000000
      "  sraiw x3,x3,0x0;" // x3 = 0xffffffff80000000
      "  andi x3,x3,-0x547;" // x3 = 0xffffffff80000000
      "  ori x3,x3,0x3e0;" // x3 = 0xffffffff800003e0
      "  divw x3,x3,x3;" // x3 = 0x1
      "  mulh x3,x3,x3;" // x3 = 0x0
      "  mulh x3,x3,x3;" // x3 = 0x0
      "  divu x3,x3,x3;" // x3 = 0xffffffffffffffff
      "L65:"
      "  srli x3,x3,0x2;" // x3 = 0x3fffffffffffffff
      "  sraiw x3,x3,0x1e;" // x3 = 0xffffffffffffffff
      "  add x3,x3,x3;" // x3 = 0xfffffffffffffffe
      "  addi x28,x28,-1;" // x28 = 0x0 (L65: counter)
      "  xori x3,x3,0x64;" // x3 = 0xffffffffffffff9a
      "  li x7,0x100;" // x7 = 0x100 (init)
      "  li x26,0x0;" // x26 = 0x0 (init)
      "  divu x10,x7,x26;" // x10 = 0xffffffffffffffff
      "  blt x0,x28,L65;" // pc = L65: (backward)
      "  li x19,0x0;" // x19 = 0x0 (init)
      "  li x5,0x0;" // x5 = 0x0 (init)
      "  mul x30,x19,x5;" // x30 = 0x0
      "  li x12,0x3;" // x12 = 0x3 (L66: counter) 
      "  div x30,x30,x30;" // x30 = 0xffffffffffffffff
      "  xori x30,x30,-0x694;" // x30 = 0x693
      "  slli x30,x5,0x2;" // x30 = 0x0
      "  li x25,0xfde021cc9cb55b0;" // x25 = 0xfde021cc9cb55b0 (init)
      "  li x17,0x0;" // x17 = 0x0 (init)
      "  sllw x19,x25,x17;" // x19 = 0xffffffffc9cb55b0
      "  li x16,0x669b304fb9225de9;" // x16 = 0x669b304fb9225de9 (init)
      "  c.addi x16,0x1;" // x16 = 0x669b304fb9225dea
      "  srli x19,x30,0xa;" // x19 = 0x0
      "  li x20,-0x8000000000000000;" // x20 = -0x8000000000000000 (init)
      "  mul x7,x20,x5;" // x7 = 0x0
      "  or x25,x16,x3;" // x25 = 0xfffffffffffffffa
      "L66:"
      "  addi x12,x12,-1;" // x12 = 0x2 (L66: counter)
      "  xor x31,x5,x3;" // x31 = 0xffffffffffffff9a
      "  sra x25,x5,x30;" // x25 = 0x0
      "  li x24,0x0;" // x24 = 0x0 (init)
      "  xor x25,x25,x24;" // x25 = 0x0
      "  blt x0,x12,L66;" // pc = L66: (backward)
      "  li x25,0x1;" // x25 = 0x1 (L67: counter) 
      "  divw x19,x19,x19;" // x19 = 0xffffffffffffffff
      "  addi x19,x19,0x1f0;" // x19 = 0x1ef
      "  div x19,x19,x19;" // x19 = 0x1
      "  sraw x19,x19,x19;" // x19 = 0x0
      "L67:"
      "  li x23,0x16dc726d8f10628d;" // x23 = 0x16dc726d8f10628d (init)
      "  mulhu x27,x23,x19;" // x27 = 0x0
      "  addi x25,x25,-1;" // x25 = 0x0 (L67: counter)
      "  addi x19,x3,-0xf;" // x19 = 0xffffffffffffff8b
      "  divw x20,x23,x30;" // x20 = 0xffffffffffffffff
      "  li x1,0x0;" // x1 = 0x0 (init)
      "  mulhsu x27,x1,x12;" // x27 = 0x0
      "  li x8,0x54ba656ee97056a0;" // x8 = 0x54ba656ee97056a0 (init)
      "  sub x19,x19,x8;" // x19 = 0xab459a91168fa8eb
      "  sltiu x21,x16,0x56;" // x21 = 0x0
      "  mulw x24,x8,x12;" // x24 = 0x0
      "  li x15,0x636b8a87aad1e8e9;" // x15 = 0x636b8a87aad1e8e9 (init)
      "  div x14,x15,x30;" // x14 = 0xffffffffffffffff
      "  div x19,x7,x19;" // x19 = 0x0
      "  mul x12,x8,x27;" // x12 = 0x0
      "  li x11,0x71b102babf87a6ba;" // x11 = 0x71b102babf87a6ba (init)
      "  mulw x4,x11,x19;" // x4 = 0x0
      "  blt x0,x25,L67;" // pc = L67: (backward)
      "  addi x18,x18,-1;" // x18 = 0x1 (L64: counter)
      "  li x12,0x1;" // x12 = 0x1 (L68: counter) 
      "  sub x25,x0,x25;" // x25 = 0x0
      "  sll x25,x19,x4;" // x25 = 0x0
      "  slt x9,x4,x25;" // x9 = 0x0
      "  li x29,0x0;" // x29 = 0x0 (init)
      "  divw x29,x29,x4;" // x29 = 0xffffffffffffffff
      "  addi x12,x12,-1;" // x12 = 0x0 (L68: counter)
      "  addiw x10,x5,-0x791;" // x10 = 0xfffffffffffff86f
      "  mulh x25,x25,x0;" // x25 = 0x0
      "  div x11,x25,x25;" // x11 = 0xffffffffffffffff
      "  divuw x25,x25,x9;" // x25 = 0xffffffffffffffff
      "  srli x31,x19,0x1f;" // x31 = 0x0
      "  mul x7,x8,x3;" // x7 = 0x3dbb95cefd3d7c40
      "  blt x0,x12,L68;" // pc = L68: (forward)
      "  divu x16,x27,x17;" // x16 = 0xffffffffffffffff
      "  sll x21,x5,x9;" // x21 = 0x0
      "L68:"
      "  addi x25,x26,0x7ff;" // x25 = 0x7ff
      "  ori x11,x15,0x244;" // x11 = 0x636b8a87aad1eaed
      "  divuw x22,x28,x0;" // x22 = 0xffffffffffffffff
      "  sra x30,x1,x6;" // x30 = 0x0
      "  slliw x29,x23,0x1c;" // x29 = 0xffffffffd0000000
      "  addw x19,x14,x10;" // x19 = 0xfffffffffffff86e
      "  blt x0,x18,L64;" // pc = L64: (forward)
      "  li x4,0x1;" // x4 = 0x1 (L69: counter) 
      "  sll x19,x19,x19;" // x19 = 0xfe1b800000000000
      "  srai x19,x19,0x3e;" // x19 = 0xffffffffffffffff
      "  sll x19,x19,x19;" // x19 = 0x8000000000000000
      "  slliw x19,x19,0x1b;" // x19 = 0x0
      "  srai x6,x15,0x20;" // x6 = 0x636b8a87
      "  div x28,x30,x25;" // x28 = 0x0
      "  mul x19,x14,x31;" // x19 = 0x0
      "L69:"
      "  xori x29,x3,-0x74c;" // x29 = 0x72e
      "  mul x21,x9,x12;" // x21 = 0x0
      "  addw x22,x23,x10;" // x22 = 0xffffffff8f105afc
      "  divw x0,x7,x1;" // x0 = 0x0
      "  srai x8,x17,0x7;" // x8 = 0x0
      "  mulh x16,x11,x13;" // x16 = 0x0
      "  sraw x24,x26,x5;" // x24 = 0x0
      "  or x25,x27,x20;" // x25 = 0xffffffffffffffff
      "  mulhu x25,x30,x20;" // x25 = 0x0
      "  addi x4,x4,-1;" // x4 = 0x0 (L69: counter)
      "  slli x20,x25,0x16;" // x20 = 0x0
      "  divw x19,x3,x24;" // x19 = 0xffffffffffffffff
      "  div x5,x20,x20;" // x5 = 0xffffffffffffffff
      "  divw x27,x24,x27;" // x27 = 0xffffffffffffffff
      "  mul x8,x15,x8;" // x8 = 0x0
      "  ori x8,x8,-0x800;" // x8 = 0xfffffffffffff800
      "  srai x8,x8,0x22;" // x8 = 0xffffffffffffffff
      "  or x8,x8,x8;" // x8 = 0xffffffffffffffff
      "  sra x8,x8,x8;" // x8 = 0xffffffffffffffff
      "  blt x0,x4,L69;" // pc = L69: (backward)
      "  srli x8,x8,0x3d;" // x8 = 0x7
      "  xor x8,x8,x8;" // x8 = 0x0
      "  mulhu x8,x8,x8;" // x8 = 0x0
      "  li x8,0x1;" // x8 = 0x1 (L70: counter) 
      "  mulw x24,x6,x4;" // x24 = 0x0
      "  mulhsu x14,x31,x27;" // x14 = 0x0
      "  divuw x29,x28,x15;" // x29 = 0x0
      "  mulh x30,x6,x15;" // x30 = 0x269c5a51
      "  addi x8,x8,-1;" // x8 = 0x0 (L70: counter)
      "  mul x14,x4,x29;" // x14 = 0x0
      "  sraw x15,x6,x21;" // x15 = 0x636b8a87
      "  sllw x9,x9,x15;" // x9 = 0x0
      "  mulh x15,x15,x15;" // x15 = 0x0
      "  mulw x12,x14,x6;" // x12 = 0x0
      "  sub x23,x27,x15;" // x23 = 0xffffffffffffffff
      "  div x15,x9,x15;" // x15 = 0xffffffffffffffff
      "  slli x28,x29,0x1f;" // x28 = 0x0
      "  divw x29,x28,x29;" // x29 = 0xffffffffffffffff
      "  blt x0,x8,L70;" // pc = L70: (forward)
      "L70:"
      "  srliw x15,x7,0x4;" // x15 = 0xfd3d7c4
      "  div x9,x28,x28;" // x9 = 0xffffffffffffffff
      "  sraiw x19,x8,0x0;" // x19 = 0x0
      "L64:"
      "  divu x4,x25,x24;" // x4 = 0xffffffffffffffff
      "  sll x6,x16,x9;" // x6 = 0xffffffffffffffff
      "  mul x12,x3,x28;" // x12 = 0x0
      "  sraiw x13,x23,0x2;" // x13 = 0xffffffffe3c418a3
      "  addi x10,x5,-0x800;" // x10 = 0xfffffffffffff800
      "  add x14,x1,x31;" // x14 = 0x0
      "  divuw x17,x0,x22;" // x17 = 0x0
      "  addw x15,x26,x30;" // x15 = 0x0

      /* save results */
      "  li x29, %[xreg_res];"
      "  sd x0, 0(x29);"
      "  sd x1, 8(x29);"
      "  sd x3, 24(x29);"
      "  sd x4, 32(x29);"
      "  sd x5, 40(x29);"
      "  sd x6, 48(x29);"
      "  sd x7, 56(x29);"
      "  sd x8, 64(x29);"
      "  sd x9, 72(x29);"
      "  sd x10, 80(x29);"
      "  sd x11, 88(x29);"
      "  sd x12, 96(x29);"
      "  sd x13, 104(x29);"
      "  sd x14, 112(x29);"
      "  sd x15, 120(x29);"
      "  sd x16, 128(x29);"
      "  sd x17, 136(x29);"
      "  sd x18, 144(x29);"
      "  sd x19, 152(x29);"
      "  sd x20, 160(x29);"
      "  sd x21, 168(x29);"
      "  sd x22, 176(x29);"
      "  sd x23, 184(x29);"
      "  sd x24, 192(x29);"
      "  sd x25, 200(x29);"
      "  sd x26, 208(x29);"
      "  sd x27, 216(x29);"
      "  sd x28, 224(x29);"
      "  sd x30, 240(x29);"
      "  sd x31, 248(x29);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x10, 64(sp);"
      "  ld x11, 72(sp);"
      "  ld x12, 80(sp);"
      "  ld x13, 88(sp);"
      "  ld x14, 96(sp);"
      "  ld x15, 104(sp);"
      "  ld x16, 112(sp);"
      "  ld x17, 120(sp);"
      "  ld x18, 128(sp);"
      "  ld x19, 136(sp);"
      "  ld x20, 144(sp);"
      "  ld x21, 152(sp);"
      "  ld x22, 160(sp);"
      "  ld x23, 168(sp);"
      "  ld x24, 176(sp);"
      "  ld x25, 184(sp);"
      "  ld x26, 192(sp);"
      "  ld x27, 200(sp);"
      "  ld x28, 208(sp);"
      "  ld x29, 216(sp);"
      "  ld x30, 224(sp);"
      "  ld x31, 232(sp);"

      "  ld x29, 240(sp);"
      "  addi sp, sp, 248;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00008060) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00008060) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008060));
      trek_c2t_event(0, 0xb9);          // [event:0xb9 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008060) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00008068) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008068));
      trek_c2t_event(0, 0xba);          // [event:0xba agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008068) == 0x0ull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00008078) == 0xffffffffffffff9aull)) {
      trek_c2t_arg(0, 0xffffffffffffff9aull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008078));
      trek_c2t_event(0, 0xbb);          // [event:0xbb agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008078) == 0xffffffffffffff9aull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00008080) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008080));
      trek_c2t_event(0, 0xbc);          // [event:0xbc agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008080) == 0xffffffffffffffffull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x00008088) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008088));
      trek_c2t_event(0, 0xbd);          // [event:0xbd agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008088) == 0x0ull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00008090) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008090));
      trek_c2t_event(0, 0xbe);          // [event:0xbe agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008090) == 0xffffffffffffffffull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00008098) == 0x3dbb95cefd3d7c40ull)) {
      trek_c2t_arg(0, 0x3dbb95cefd3d7c40ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008098));
      trek_c2t_event(0, 0xbf);          // [event:0xbf agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008098) == 0x3dbb95cefd3d7c40ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x000080a0) == 0x54ba656ee97056a0ull)) {
      trek_c2t_arg(0, 0x54ba656ee97056a0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080a0));
      trek_c2t_event(0, 0xc0);          // [event:0xc0 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080a0) == 0x54ba656ee97056a0ull")  */
    }
    // check x9
    if (!(trek_read64(trek_mem_ddr0+0x000080a8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080a8));
      trek_c2t_event(0, 0xc1);          // [event:0xc1 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080a8) == 0x0ull")  */
    }
    // check x10
    if (!(trek_read64(trek_mem_ddr0+0x000080b0) == 0xfffffffffffff800ull)) {
      trek_c2t_arg(0, 0xfffffffffffff800ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080b0));
      trek_c2t_event(0, 0xc2);          // [event:0xc2 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080b0) == 0xfffffffffffff800ull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x000080b8) == 0x636b8a87aad1eaedull)) {
      trek_c2t_arg(0, 0x636b8a87aad1eaedull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080b8));
      trek_c2t_event(0, 0xc3);          // [event:0xc3 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080b8) == 0x636b8a87aad1eaedull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x000080c0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080c0));
      trek_c2t_event(0, 0xc4);          // [event:0xc4 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080c0) == 0x0ull")  */
    }
    // check x13
    if (!(trek_read64(trek_mem_ddr0+0x000080c8) == 0xffffffffe3c418a3ull)) {
      trek_c2t_arg(0, 0xffffffffe3c418a3ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080c8));
      trek_c2t_event(0, 0xc5);          // [event:0xc5 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080c8) == 0xffffffffe3c418a3ull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x000080d0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080d0));
      trek_c2t_event(0, 0xc6);          // [event:0xc6 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080d0) == 0x0ull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x000080d8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080d8));
      trek_c2t_event(0, 0xc7);          // [event:0xc7 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080d8) == 0x0ull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x000080e0) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080e0));
      trek_c2t_event(0, 0xc8);          // [event:0xc8 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080e0) == 0xffffffffffffffffull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x000080e8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080e8));
      trek_c2t_event(0, 0xc9);          // [event:0xc9 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080e8) == 0x0ull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x000080f0) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080f0));
      trek_c2t_event(0, 0xca);          // [event:0xca agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080f0) == 0x1ull")  */
    }
    // check x19
    if (!(trek_read64(trek_mem_ddr0+0x000080f8) == 0xfffffffffffff86eull)) {
      trek_c2t_arg(0, 0xfffffffffffff86eull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000080f8));
      trek_c2t_event(0, 0xcb);          // [event:0xcb agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000080f8) == 0xfffffffffffff86eull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x00008100) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008100));
      trek_c2t_event(0, 0xcc);          // [event:0xcc agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008100) == 0xffffffffffffffffull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x00008108) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008108));
      trek_c2t_event(0, 0xcd);          // [event:0xcd agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008108) == 0x0ull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x00008110) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008110));
      trek_c2t_event(0, 0xce);          // [event:0xce agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008110) == 0xffffffffffffffffull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x00008118) == 0x16dc726d8f10628dull)) {
      trek_c2t_arg(0, 0x16dc726d8f10628dull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008118));
      trek_c2t_event(0, 0xcf);          // [event:0xcf agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008118) == 0x16dc726d8f10628dull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00008120) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008120));
      trek_c2t_event(0, 0xd0);          // [event:0xd0 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008120) == 0x0ull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00008128) == 0x7ffull)) {
      trek_c2t_arg(0, 0x7ffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008128));
      trek_c2t_event(0, 0xd1);          // [event:0xd1 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008128) == 0x7ffull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00008130) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008130));
      trek_c2t_event(0, 0xd2);          // [event:0xd2 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008130) == 0x0ull")  */
    }
    // check x27
    if (!(trek_read64(trek_mem_ddr0+0x00008138) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008138));
      trek_c2t_event(0, 0xd3);          // [event:0xd3 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008138) == 0x0ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00008140) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008140));
      trek_c2t_event(0, 0xd4);          // [event:0xd4 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008140) == 0x0ull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00008150) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008150));
      trek_c2t_event(0, 0xd5);          // [event:0xd5 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008150) == 0x0ull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00008158) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00008158));
      trek_c2t_event(0, 0xd6);          // [event:0xd6 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00008158) == 0x0ull")  */
    }
    trek_c2t_event(0, 0xd7);          // [event:0xd7 agent:hart0 thread:T0 instance:rv64Ops.10]
        /* tbx: trek_message("End rv64Ops.10");  */
    trek_write32_shared(0x8, trek_hart0_T0_state);
    break;
  }
  case (0x8): {

/***********************************************************************************/
// rv64Ops.5
    trek_c2t_event(0, 0xd8);          // [event:0xd8 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_message("Begin rv64Ops.5");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -248;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x10, 64(sp);"
      "  sd x11, 72(sp);"
      "  sd x12, 80(sp);"
      "  sd x13, 88(sp);"
      "  sd x14, 96(sp);"
      "  sd x15, 104(sp);"
      "  sd x16, 112(sp);"
      "  sd x17, 120(sp);"
      "  sd x18, 128(sp);"
      "  sd x19, 136(sp);"
      "  sd x20, 144(sp);"
      "  sd x21, 152(sp);"
      "  sd x22, 160(sp);"
      "  sd x23, 168(sp);"
      "  sd x24, 176(sp);"
      "  sd x25, 184(sp);"
      "  sd x26, 192(sp);"
      "  sd x27, 200(sp);"
      "  sd x28, 208(sp);"
      "  sd x29, 216(sp);"
      "  sd x30, 224(sp);"
      "  sd x31, 232(sp);"

      "  sd x27, 240(sp);"
      "  li x27, %[xreg_res];"
      "  li x23,0x4;" // x23 = 0x4 (L30: counter) 
      "  addi x23,x23,-1;" // x23 = 0x3 (L30: counter)
      "  li x29,0x3820d121944f0906;" // x29 = 0x3820d121944f0906 (init)
      "  mulh x29,x29,x29;" // x29 = 0xc4e5fb3a41f8045
      "  addiw x29,x29,0x787;" // x29 = 0xffffffffa41f87cc
      "  li x29,0x2;" // x29 = 0x2 (L31: counter) 
      "  li x16,0x8000000000;" // x16 = 0x8000000000 (init)
      "  xor x16,x16,x16;" // x16 = 0x0
      "  srl x16,x16,x16;" // x16 = 0x0
      "  mulhu x6,x16,x16;" // x6 = 0x0
      "L31:"
      "  li x13,-0x520d32be8c4581fe;" // x13 = -0x520d32be8c4581fe (init)
      "  li x30,-0x8000000000000000;" // x30 = -0x8000000000000000 (init)
      "  divu x19,x13,x30;" // x19 = 0x1
      "  li x18,0x0;" // x18 = 0x0 (init)
      "  li x27,0x2d49ed4af5a17fc0;" // x27 = 0x2d49ed4af5a17fc0 (init)
      "  addw x9,x18,x27;" // x9 = 0xfffffffff5a17fc0
      "  li x10,-0x57470e98d0d775ba;" // x10 = -0x57470e98d0d775ba (init)
      "  xori x3,x10,-0x776;" // x3 = 0x57470e98d0d772cc
      "  li x8,-0x8000000000000000;" // x8 = -0x8000000000000000 (init)
      "  li x4,0x7fffffffffffffff;" // x4 = 0x7fffffffffffffff (init)
      "  mulhsu x21,x8,x4;" // x21 = 0xc000000000000000
      "  li x28,-0x2f681debb35c5d77;" // x28 = -0x2f681debb35c5d77 (init)
      "  li x20,0x0;" // x20 = 0x0 (init)
      "  add x25,x28,x20;" // x25 = 0xd097e2144ca3a289
      "  li x7,0x0;" // x7 = 0x0 (init)
      "  li x14,0x0;" // x14 = 0x0 (init)
      "  subw x5,x7,x14;" // x5 = 0x0
      "  li x12,-0xb24aa3b84006468;" // x12 = -0xb24aa3b84006468 (init)
      "  li x11,0xc168177fce7acc5;" // x11 = 0xc168177fce7acc5 (init)
      "  c.and x11,x12;" // x11 = 0x412014478e78880
      "  li x15,0x0;" // x15 = 0x0 (init)
      "  sra x17,x15,x16;" // x17 = 0x0
      "  li x1,0x7a5c6720fba25492;" // x1 = 0x7a5c6720fba25492 (init)
      "  li x31,0x8000000;" // x31 = 0x8000000 (init)
      "  div x24,x1,x31;" // x24 = 0xf4b8ce41f
      "  li x26,0x0;" // x26 = 0x0 (init)
      "  li x22,0x18b1b45eba6e0a7e;" // x22 = 0x18b1b45eba6e0a7e (init)
      "  mul x0,x26,x22;" // x0 = 0x0
      "  addi x29,x29,-1;" // x29 = 0x1 (L31: counter)
      "  addw x6,x6,x6;" // x6 = 0x0
      "  blt x0,x29,L31;" // pc = L31: (backward)
      "  mulhsu x6,x6,x6;" // x6 = 0x0
      "  srlw x6,x6,x6;" // x6 = 0x0
      "  li x6,0x1;" // x6 = 0x1 (L32: counter) 
      "  c.mv x29,x18;" // x29 = 0x0
      "  add x13,x30,x28;" // x13 = 0x5097e2144ca3a289
      "  slliw x7,x0,0x13;" // x7 = 0x0
      "  divu x21,x3,x4;" // x21 = 0x0
      "  mulhu x9,x11,x27;" // x9 = 0xb85721420fbb4f
      "L32:"
      "  addw x24,x19,x1;" // x24 = 0xfffffffffba25493
      "  slti x5,x31,-0x401;" // x5 = 0x0
      "  and x8,x12,x10;" // x8 = 0xa09851442b288a00
      "  addi x6,x6,-1;" // x6 = 0x0 (L32: counter)
      "  divu x14,x22,x20;" // x14 = 0xffffffffffffffff
      "  mulhsu x26,x25,x15;" // x26 = 0x0
      "  mulhu x16,x17,x16;" // x16 = 0x0
      "  divu x29,x16,x16;" // x29 = 0xffffffffffffffff
      "  mul x28,x4,x16;" // x28 = 0x0
      "  blt x0,x6,L32;" // pc = L32: (backward)
      "  div x16,x15,x24;" // x16 = 0x0
      "  addiw x18,x16,-0x77a;" // x18 = 0xfffffffffffff886
      "  sltiu x17,x28,0x5a6;" // x17 = 0x1
      "  srl x18,x25,x12;" // x18 = 0xd097e2144c
      "  blt x0,x23,L30;" // pc = L30: (forward)
      "  subw x9,x10,x4;" // x9 = 0x2f288a47
      "  mulhu x30,x15,x13;" // x30 = 0x0
      "  slti x24,x22,-0x800;" // x24 = 0x0
      "L30:"
      "  li x21,0x3;" // x21 = 0x3 (L33: counter) 
      "  srai x13,x29,0x1e;" // x13 = 0xffffffffffffffff
      "  li x23,0x3;" // x23 = 0x3 (L34: counter) 
      "  srl x16,x28,x30;" // x16 = 0x0
      "  srli x18,x13,0x0;" // x18 = 0xffffffffffffffff
      "  slti x25,x26,0x20;" // x25 = 0x1
      "  sllw x14,x9,x1;" // x14 = 0xffffffffed3c0000
      "  divw x6,x24,x11;" // x6 = 0x0
      "  addw x17,x29,x19;" // x17 = 0x0
      "L34:"
      "  div x5,x31,x22;" // x5 = 0x0
      "  add x8,x15,x3;" // x8 = 0x57470e98d0d772cc
      "  mulhu x4,x20,x0;" // x4 = 0x0
      "  mulh x10,x7,x27;" // x10 = 0x0
      "  divw x30,x12,x30;" // x30 = 0xffffffffffffffff
      "  addi x23,x23,-1;" // x23 = 0x2 (L34: counter)
      "  c.subw x13,x8;" // x13 = 0x2f288d33
      "  c.nop ;"
      "  divw x6,x19,x3;" // x6 = 0x0
      "  addi x29,x12,-0x800;" // x29 = 0xf4db55c47bff9398
      "  blt x0,x23,L34;" // pc = L34: (backward)
      "  mulw x18,x25,x0;" // x18 = 0x0
      "  li x7,0x4;" // x7 = 0x4 (L35: counter) 
      "L35:"
      "  addi x7,x7,-1;" // x7 = 0x3 (L35: counter)
      "  mulh x18,x18,x18;" // x18 = 0x0
      "  mul x18,x18,x18;" // x18 = 0x0
      "  xori x18,x18,-0x81;" // x18 = 0xffffffffffffff7f
      "  ori x18,x18,0x10;" // x18 = 0xffffffffffffff7f
      "  slliw x18,x18,0xf;" // x18 = 0xffffffffffbf8000
      "  blt x0,x7,L35;" // pc = L35: (backward)
      "  srliw x22,x18,0x1d;" // x22 = 0x7
      "  divw x26,x30,x1;" // x26 = 0x0
      "  sraiw x8,x29,0x4;" // x8 = 0x7bff939
      "  mul x17,x19,x9;" // x17 = 0xb85721420fbb4f
      "  slli x24,x12,0x20;" // x24 = 0x7bff9b9800000000
      "  addw x0,x31,x28;" // x0 = 0x0
      "L33:"
      "  and x14,x5,x4;" // x14 = 0x0
      "  slt x3,x10,x23;" // x3 = 0x0
      "  addi x21,x21,-1;" // x21 = 0x2 (L33: counter)
      "  srliw x15,x7,0x11;" // x15 = 0x0
      "  srli x13,x20,0x17;" // x13 = 0x0
      "  divuw x16,x18,x27;" // x16 = 0x1
      "  sll x25,x11,x6;" // x25 = 0x412014478e78880
      "  blt x0,x21,L33;" // pc = L33: (backward)
      "  divu x21,x21,x21;" // x21 = 0xffffffffffffffff
      "  li x21,0x3;" // x21 = 0x3 (L36: counter) 
      "  mulhsu x25,x25,x25;" // x25 = 0x10914e5169d815
      "L36:"
      "  li x25,0x0;" // x25 = 0x0 (L37: counter) 
      "  addi x25,x25,-1;" // x25 = 0xffffffffffffffff (L37: counter)
      "  c.sub x11,x13;" // x11 = 0x412014478e78880
      "  sltu x23,x8,x9;" // x23 = 0x1
      "  subw x7,x3,x10;" // x7 = 0x0
      "  sra x0,x15,x14;" // x0 = 0x0
      "  mulw x5,x18,x20;" // x5 = 0x0
      "  srli x12,x26,0x23;" // x12 = 0x0
      "  blt x0,x25,L37;" // pc = L37: (forward)
      "  addi x31,x4,0x0;" // x31 = 0x0
      "  andi x6,x27,0x1;" // x6 = 0x0
      "  subw x3,x24,x9;" // x3 = 0xffffffffbdf044b1
      "  divw x26,x28,x16;" // x26 = 0x0
      "  div x1,x18,x4;" // x1 = 0xffffffffffffffff
      "  mulh x17,x19,x10;" // x17 = 0x0
      "  slt x0,x24,x29;" // x0 = 0x0
      "L37:"
      "  slliw x11,x22,0xd;" // x11 = 0xe000
      "  li x13,0x1;" // x13 = 0x1 (L38: counter) 
      "  srl x7,x5,x11;" // x7 = 0x0
      "  divw x30,x30,x11;" // x30 = 0x0
      "  mulhsu x28,x23,x30;" // x28 = 0x0
      "  sraiw x11,x5,0x4;" // x11 = 0x0
      "  sraiw x14,x14,0x10;" // x14 = 0x0
      "  sub x7,x9,x7;" // x7 = 0xb85721420fbb4f
      "  srlw x6,x20,x18;" // x6 = 0x0
      "  mulh x10,x8,x12;" // x10 = 0x0
      "  addi x13,x13,-1;" // x13 = 0x0 (L38: counter)
      "  divu x3,x1,x23;" // x3 = 0xffffffffffffffff
      "  mul x7,x31,x15;" // x7 = 0x0
      "  xori x20,x22,-0x800;" // x20 = 0xfffffffffffff807
      "  c.addiw x19,0x10;" // x19 = 0x11
      "  addw x6,x24,x5;" // x6 = 0x0
      "  divw x0,x4,x16;" // x0 = 0x0
      "  sraw x28,x18,x14;" // x28 = 0xffffffffffbf8000
      "  mulh x25,x11,x9;" // x25 = 0x0
      "  mulh x27,x8,x29;" // x27 = 0xffffffffffa9a424
      "  sraw x12,x30,x17;" // x12 = 0x0
      "  blt x0,x13,L38;" // pc = L38: (forward)
      "L38:"
      "  and x31,x26,x22;" // x31 = 0x0
      "  mulhsu x11,x23,x9;" // x11 = 0x0
      "  xori x1,x13,0x1b1;" // x1 = 0x1b1
      "  mulh x5,x16,x24;" // x5 = 0x0
      "  addi x21,x21,-1;" // x21 = 0x2 (L36: counter)
      "  srl x15,x3,x8;" // x15 = 0x7f
      "  blt x0,x21,L36;" // pc = L36: (backward)
      "  mulw x4,x7,x26;" // x4 = 0x0
      "  mulh x25,x28,x19;" // x25 = 0xffffffffffffffff
      "  and x10,x12,x18;" // x10 = 0x0
      "  sraw x17,x29,x27;" // x17 = 0x7bff939
      "  sub x14,x0,x20;" // x14 = 0x7f9
      "  li x6,0x4;" // x6 = 0x4 (L39: counter) 
      "  sltu x20,x3,x12;" // x20 = 0x0
      "  mul x8,x30,x23;" // x8 = 0x0
      "  or x1,x28,x14;" // x1 = 0xffffffffffbf87f9
      "  divw x7,x27,x4;" // x7 = 0xffffffffffffffff
      "  mul x16,x5,x21;" // x16 = 0x0
      "  mulhsu x31,x29,x25;" // x31 = 0xf4db55c47bff9398
      "  slt x24,x18,x11;" // x24 = 0x1
      "  addi x6,x6,-1;" // x6 = 0x3 (L39: counter)
      "  li x10,0x3;" // x10 = 0x3 (L40: counter) 
      "  mulh x4,x16,x25;" // x4 = 0x0
      "L40:"
      "  mulhsu x9,x19,x26;" // x9 = 0x30
      "  divw x7,x29,x5;" // x7 = 0xffffffffffffffff
      "  addi x10,x10,-1;" // x10 = 0x2 (L40: counter)
      "  blt x0,x10,L40;" // pc = L40: (backward)
      "  li x3,0x4;" // x3 = 0x4 (L41: counter) 
      "L41:"
      "  and x17,x17,x17;" // x17 = 0x7bff939
      "  sra x17,x17,x17;" // x17 = 0x0
      "  addi x3,x3,-1;" // x3 = 0x3 (L41: counter)
      "  divu x17,x17,x17;" // x17 = 0xffffffffffffffff
      "  c.nop ;"
      "  sllw x22,x17,x17;" // x22 = 0xffffffff80000000
      "  sll x17,x7,x26;" // x17 = 0xffffffffffffffff
      "  sraiw x30,x1,0x10;" // x30 = 0xffffffffffffffbf
      "  srl x10,x21,x15;" // x10 = 0x0
      "  slti x9,x18,0x93;" // x9 = 0x1
      "  mulw x27,x31,x16;" // x27 = 0x0
      "  div x24,x5,x11;" // x24 = 0xffffffffffffffff
      "  blt x0,x3,L41;" // pc = L41: (backward)
      "  slli x13,x29,0x2d;" // x13 = 0xf273000000000000
      "  divu x12,x0,x4;" // x12 = 0xffffffffffffffff
      "  addw x19,x28,x23;" // x19 = 0xffffffffffbf8001
      "  blt x0,x6,L39;" // pc = L39: (forward)
      "  sraw x8,x25,x14;" // x8 = 0xffffffffffffffff
      "  li x20,0x4;" // x20 = 0x4 (L42: counter) 
      "  addw x14,x14,x14;" // x14 = 0xff2
      "  divw x14,x14,x14;" // x14 = 0x1
      "  or x14,x14,x14;" // x14 = 0x1
      "  ori x14,x14,0x0;" // x14 = 0x1
      "  divu x14,x14,x14;" // x14 = 0x1
      "  mulw x14,x14,x14;" // x14 = 0x1
      "  addi x20,x20,-1;" // x20 = 0x3 (L42: counter)
      "  mulh x14,x14,x14;" // x14 = 0x0
      "  subw x14,x14,x19;" // x14 = 0x407fff
      "  and x17,x19,x14;" // x17 = 0x1
      "  slli x1,x12,0x1e;" // x1 = 0xffffffffc0000000
      "  blt x0,x20,L42;" // pc = L42: (forward)
      "L42:"
      "  sltu x8,x9,x14;" // x8 = 0x1
      "  sll x14,x17,x29;" // x14 = 0x1000000
      "  li x17,0x2;" // x17 = 0x2 (L43: counter) 
      "  sllw x26,x22,x8;" // x26 = 0x4
      "  div x7,x28,x11;" // x7 = 0xffffffffffffffff
      "  divw x14,x14,x11;" // x14 = 0xffffffffffffffff
      "  sltiu x24,x7,0x200;" // x24 = 0x0
      "  srli x14,x19,0x14;" // x14 = 0xffffffffffb
      "  xori x14,x7,0x3ff;" // x14 = 0xfffffffffffffc00
      "  mulhu x21,x14,x14;" // x21 = 0xfffffffffffff800
      "  mulw x12,x10,x21;" // x12 = 0x0
      "  mul x12,x12,x12;" // x12 = 0x0
      "  and x12,x12,x12;" // x12 = 0x0
      "  addi x17,x17,-1;" // x17 = 0x1 (L43: counter)
      "  blt x0,x17,L43;" // pc = L43: (forward)
      "  and x12,x12,x12;" // x12 = 0x0
      "  mulhu x12,x12,x12;" // x12 = 0x0
      "  sra x12,x12,x12;" // x12 = 0x0
      "  mulhu x15,x12,x30;" // x15 = 0x0
      "  sraiw x27,x10,0x2;" // x27 = 0x0
      "L43:"
      "  div x10,x27,x17;" // x10 = 0x0
      "  divu x16,x10,x16;" // x16 = 0xffffffffffffffff
      "  mulhsu x17,x17,x17;" // x17 = 0x0
      "L39:"

      /* save results */
      "  li x27, %[xreg_res];"
      "  sd x0, 0(x27);"
      "  sd x1, 8(x27);"
      "  sd x3, 24(x27);"
      "  sd x4, 32(x27);"
      "  sd x5, 40(x27);"
      "  sd x6, 48(x27);"
      "  sd x7, 56(x27);"
      "  sd x8, 64(x27);"
      "  sd x9, 72(x27);"
      "  sd x10, 80(x27);"
      "  sd x11, 88(x27);"
      "  sd x12, 96(x27);"
      "  sd x13, 104(x27);"
      "  sd x14, 112(x27);"
      "  sd x15, 120(x27);"
      "  sd x16, 128(x27);"
      "  sd x17, 136(x27);"
      "  sd x18, 144(x27);"
      "  sd x19, 152(x27);"
      "  sd x20, 160(x27);"
      "  sd x21, 168(x27);"
      "  sd x22, 176(x27);"
      "  sd x23, 184(x27);"
      "  sd x24, 192(x27);"
      "  sd x25, 200(x27);"
      "  sd x26, 208(x27);"
      "  sd x28, 224(x27);"
      "  sd x29, 232(x27);"
      "  sd x30, 240(x27);"
      "  sd x31, 248(x27);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x10, 64(sp);"
      "  ld x11, 72(sp);"
      "  ld x12, 80(sp);"
      "  ld x13, 88(sp);"
      "  ld x14, 96(sp);"
      "  ld x15, 104(sp);"
      "  ld x16, 112(sp);"
      "  ld x17, 120(sp);"
      "  ld x18, 128(sp);"
      "  ld x19, 136(sp);"
      "  ld x20, 144(sp);"
      "  ld x21, 152(sp);"
      "  ld x22, 160(sp);"
      "  ld x23, 168(sp);"
      "  ld x24, 176(sp);"
      "  ld x25, 184(sp);"
      "  ld x26, 192(sp);"
      "  ld x27, 200(sp);"
      "  ld x28, 208(sp);"
      "  ld x29, 216(sp);"
      "  ld x30, 224(sp);"
      "  ld x31, 232(sp);"

      "  ld x27, 240(sp);"
      "  addi sp, sp, 248;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00006350) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00006350) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006350));
      trek_c2t_event(0, 0xd9);          // [event:0xd9 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006350) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00006358) == 0xffffffffffbf87f9ull)) {
      trek_c2t_arg(0, 0xffffffffffbf87f9ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006358));
      trek_c2t_event(0, 0xda);          // [event:0xda agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006358) == 0xffffffffffbf87f9ull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00006368) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006368));
      trek_c2t_event(0, 0xdb);          // [event:0xdb agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006368) == 0x0ull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00006370) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006370));
      trek_c2t_event(0, 0xdc);          // [event:0xdc agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006370) == 0x0ull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x00006378) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006378));
      trek_c2t_event(0, 0xdd);          // [event:0xdd agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006378) == 0x0ull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00006380) == 0x3ull)) {
      trek_c2t_arg(0, 0x3ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006380));
      trek_c2t_event(0, 0xde);          // [event:0xde agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006380) == 0x3ull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00006388) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006388));
      trek_c2t_event(0, 0xdf);          // [event:0xdf agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006388) == 0xffffffffffffffffull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x00006390) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006390));
      trek_c2t_event(0, 0xe0);          // [event:0xe0 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006390) == 0x0ull")  */
    }
    // check x9
    if (!(trek_read64(trek_mem_ddr0+0x00006398) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006398));
      trek_c2t_event(0, 0xe1);          // [event:0xe1 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006398) == 0x1ull")  */
    }
    // check x10
    if (!(trek_read64(trek_mem_ddr0+0x000063a0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063a0));
      trek_c2t_event(0, 0xe2);          // [event:0xe2 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063a0) == 0x0ull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x000063a8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063a8));
      trek_c2t_event(0, 0xe3);          // [event:0xe3 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063a8) == 0x0ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x000063b0) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063b0));
      trek_c2t_event(0, 0xe4);          // [event:0xe4 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063b0) == 0xffffffffffffffffull")  */
    }
    // check x13
    if (!(trek_read64(trek_mem_ddr0+0x000063b8) == 0xf273000000000000ull)) {
      trek_c2t_arg(0, 0xf273000000000000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063b8));
      trek_c2t_event(0, 0xe5);          // [event:0xe5 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063b8) == 0xf273000000000000ull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x000063c0) == 0x7f9ull)) {
      trek_c2t_arg(0, 0x7f9ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063c0));
      trek_c2t_event(0, 0xe6);          // [event:0xe6 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063c0) == 0x7f9ull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x000063c8) == 0x7full)) {
      trek_c2t_arg(0, 0x7full);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063c8));
      trek_c2t_event(0, 0xe7);          // [event:0xe7 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063c8) == 0x7full")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x000063d0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063d0));
      trek_c2t_event(0, 0xe8);          // [event:0xe8 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063d0) == 0x0ull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x000063d8) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063d8));
      trek_c2t_event(0, 0xe9);          // [event:0xe9 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063d8) == 0xffffffffffffffffull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x000063e0) == 0xffffffffffbf8000ull)) {
      trek_c2t_arg(0, 0xffffffffffbf8000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063e0));
      trek_c2t_event(0, 0xea);          // [event:0xea agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063e0) == 0xffffffffffbf8000ull")  */
    }
    // check x19
    if (!(trek_read64(trek_mem_ddr0+0x000063e8) == 0xffffffffffbf8001ull)) {
      trek_c2t_arg(0, 0xffffffffffbf8001ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063e8));
      trek_c2t_event(0, 0xeb);          // [event:0xeb agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063e8) == 0xffffffffffbf8001ull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x000063f0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063f0));
      trek_c2t_event(0, 0xec);          // [event:0xec agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063f0) == 0x0ull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x000063f8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000063f8));
      trek_c2t_event(0, 0xed);          // [event:0xed agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000063f8) == 0x0ull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x00006400) == 0x2ull)) {
      trek_c2t_arg(0, 0x2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006400));
      trek_c2t_event(0, 0xee);          // [event:0xee agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006400) == 0x2ull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x00006408) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006408));
      trek_c2t_event(0, 0xef);          // [event:0xef agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006408) == 0x1ull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00006410) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006410));
      trek_c2t_event(0, 0xf0);          // [event:0xf0 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006410) == 0xffffffffffffffffull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00006418) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006418));
      trek_c2t_event(0, 0xf1);          // [event:0xf1 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006418) == 0xffffffffffffffffull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00006420) == 0xffffffffffbf8000ull)) {
      trek_c2t_arg(0, 0xffffffffffbf8000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006420));
      trek_c2t_event(0, 0xf2);          // [event:0xf2 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006420) == 0xffffffffffbf8000ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00006430) == 0xffffffffffbf8000ull)) {
      trek_c2t_arg(0, 0xffffffffffbf8000ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006430));
      trek_c2t_event(0, 0xf3);          // [event:0xf3 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006430) == 0xffffffffffbf8000ull")  */
    }
    // check x29
    if (!(trek_read64(trek_mem_ddr0+0x00006438) == 0xf4db55c47bff9398ull)) {
      trek_c2t_arg(0, 0xf4db55c47bff9398ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006438));
      trek_c2t_event(0, 0xf4);          // [event:0xf4 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006438) == 0xf4db55c47bff9398ull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00006440) == 0xffffffffffffffbfull)) {
      trek_c2t_arg(0, 0xffffffffffffffbfull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006440));
      trek_c2t_event(0, 0xf5);          // [event:0xf5 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006440) == 0xffffffffffffffbfull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00006448) == 0xf4db55c47bff9398ull)) {
      trek_c2t_arg(0, 0xf4db55c47bff9398ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006448));
      trek_c2t_event(0, 0xf6);          // [event:0xf6 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006448) == 0xf4db55c47bff9398ull")  */
    }
    trek_c2t_event(0, 0xf7);          // [event:0xf7 agent:hart0 thread:T0 instance:rv64Ops.5]
        /* tbx: trek_message("End rv64Ops.5");  */
    trek_write32_shared(0x9, trek_hart0_T0_state);
    break;
  }
  case (0x9): {

/***********************************************************************************/
// rv64Ops.2
    trek_c2t_event(0, 0xf8);          // [event:0xf8 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_message("Begin rv64Ops.2");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -248;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x10, 64(sp);"
      "  sd x11, 72(sp);"
      "  sd x12, 80(sp);"
      "  sd x13, 88(sp);"
      "  sd x14, 96(sp);"
      "  sd x15, 104(sp);"
      "  sd x16, 112(sp);"
      "  sd x17, 120(sp);"
      "  sd x18, 128(sp);"
      "  sd x19, 136(sp);"
      "  sd x20, 144(sp);"
      "  sd x21, 152(sp);"
      "  sd x22, 160(sp);"
      "  sd x23, 168(sp);"
      "  sd x24, 176(sp);"
      "  sd x25, 184(sp);"
      "  sd x26, 192(sp);"
      "  sd x27, 200(sp);"
      "  sd x28, 208(sp);"
      "  sd x29, 216(sp);"
      "  sd x30, 224(sp);"
      "  sd x31, 232(sp);"

      "  sd x13, 240(sp);"
      "  li x13, %[xreg_res];"
      "  li x23,0x2;" // x23 = 0x2 (L5: counter) 
      "  li x18,0x0;" // x18 = 0x0 (init)
      "  li x11,0x196148652465dd4;" // x11 = 0x196148652465dd4 (init)
      "  and x4,x18,x11;" // x4 = 0x0
      "L5:"
      "  li x9,0x0;" // x9 = 0x0 (init)
      "  ori x24,x9,0x2;" // x24 = 0x2
      "  li x26,-0x8000000000000000;" // x26 = -0x8000000000000000 (init)
      "  li x10,-0x98fb4958efb51b0;" // x10 = -0x98fb4958efb51b0 (init)
      "  divuw x14,x26,x10;" // x14 = 0x0
      "  li x17,0x7fffffffffffffff;" // x17 = 0x7fffffffffffffff (init)
      "  li x31,0x0;" // x31 = 0x0 (init)
      "  div x5,x17,x31;" // x5 = 0xffffffffffffffff
      "  li x8,0x7fffffffffffffff;" // x8 = 0x7fffffffffffffff (init)
      "  li x13,0x7aedd810977cb432;" // x13 = 0x7aedd810977cb432 (init)
      "  c.subw x13,x8;" // x13 = 0xffffffff977cb433
      "  li x11,0x2;" // x11 = 0x2 (L6: counter) 
      "  ori x30,x0,-0x7ca;" // x30 = 0xfffffffffffff836
      "  addi x11,x11,-1;" // x11 = 0x1 (L6: counter)
      "  li x12,-0x1a2ba66e6b3250b;" // x12 = -0x1a2ba66e6b3250b (init)
      "  andi x24,x12,0x7ff;" // x24 = 0x2f5
      "  slli x0,x0,0x20;" // x0 = 0x0
      "  srli x0,x0,0x37;" // x0 = 0x0
      "  blt x0,x11,L6;" // pc = L6: (forward)
      "  mulhsu x0,x9,x14;" // x0 = 0x0
      "L6:"
      "  and x0,x0,x0;" // x0 = 0x0
      "  addi x23,x23,-1;" // x23 = 0x1 (L5: counter)
      "  divw x0,x0,x0;" // x0 = 0x0
      "  mul x0,x0,x0;" // x0 = 0x0
      "  blt x0,x23,L5;" // pc = L5: (backward)
      "  slti x0,x0,0x0;" // x0 = 0x0
      "  li x7,-0x7b81e56ede7a2786;" // x7 = -0x7b81e56ede7a2786 (init)
      "  sltu x11,x7,x0;" // x11 = 0x0
      "  li x31,0x1;" // x31 = 0x1 (L7: counter) 
      "  li x15,0x0;" // x15 = 0x0 (init)
      "  mulhsu x25,x11,x15;" // x25 = 0x0
      "  addi x31,x31,-1;" // x31 = 0x0 (L7: counter)
      "  mulhsu x7,x25,x7;" // x7 = 0x0
      "  slli x16,x5,0x1c;" // x16 = 0xfffffffff0000000
      "  divw x16,x11,x11;" // x16 = 0xffffffffffffffff
      "  slli x23,x11,0x5;" // x23 = 0x0
      "  li x3,-0x29dea497f608599a;" // x3 = -0x29dea497f608599a (init)
      "  srlw x22,x0,x3;" // x22 = 0x0
      "  sraiw x0,x11,0x1b;" // x0 = 0x0
      "  add x25,x7,x25;" // x25 = 0x0
      "  subw x26,x16,x30;" // x26 = 0x7c9
      "  mulhsu x15,x15,x15;" // x15 = 0x0
      "  blt x0,x31,L7;" // pc = L7: (forward)
      "  sltiu x15,x15,0x40;" // x15 = 0x1
      "  slli x15,x15,0x4;" // x15 = 0x10
      "  mulhu x15,x15,x15;" // x15 = 0x0
      "  li x15,0x2;" // x15 = 0x2 (L8: counter) 
      "  srl x9,x9,x9;" // x9 = 0x0
      "L8:"
      "  mulw x9,x9,x9;" // x9 = 0x0
      "  srai x9,x9,0x30;" // x9 = 0x0
      "  mulh x9,x9,x9;" // x9 = 0x0
      "  addi x15,x15,-1;" // x15 = 0x1 (L8: counter)
      "  xor x17,x9,x9;" // x17 = 0x0
      "  subw x17,x17,x17;" // x17 = 0x0
      "  slti x17,x17,0x43;" // x17 = 0x1
      "  andi x17,x17,-0x768;" // x17 = 0x0
      "  mulw x17,x17,x17;" // x17 = 0x0
      "  blt x0,x15,L8;" // pc = L8: (backward)
      "  mulhsu x17,x17,x17;" // x17 = 0x0
      "  mulhsu x17,x17,x17;" // x17 = 0x0
      "L7:"
      "  li x29,0x0;" // x29 = 0x0 (init)
      "  subw x13,x30,x29;" // x13 = 0xfffffffffffff836
      "  andi x26,x26,-0x81;" // x26 = 0x749
      "  ori x25,x17,-0x789;" // x25 = 0xfffffffffffff877
      "  subw x17,x16,x17;" // x17 = 0xffffffffffffffff
      "  li x9,0x1;" // x9 = 0x1 (L9: counter) 
      "  mul x17,x17,x17;" // x17 = 0x1
      "  add x17,x17,x17;" // x17 = 0x2
      "  divw x17,x17,x17;" // x17 = 0x1
      "  addi x9,x9,-1;" // x9 = 0x0 (L9: counter)
      "  blt x0,x9,L9;" // pc = L9: (forward)
      "  li x17,0x0;" // x17 = 0x0 (L10: counter) 
      "  li x19,-0x6bc29844a34e2692;" // x19 = -0x6bc29844a34e2692 (init)
      "  sltu x16,x19,x25;" // x16 = 0x1
      "  li x20,-0xb09e6d251f8512b;" // x20 = -0xb09e6d251f8512b (init)
      "  sub x5,x20,x16;" // x5 = 0xf4f6192dae07aed4
      "  addi x17,x17,-1;" // x17 = 0xffffffffffffffff (L10: counter)
      "  sll x16,x20,x19;" // x16 = 0xebb5400000000000
      "  xor x28,x26,x16;" // x28 = 0xebb5400000000749
      "  mulhsu x16,x16,x20;" // x16 = 0xec953f2c9450d599
      "  divuw x14,x13,x28;" // x14 = 0x2323d2
      "  li x27,0x29faf3149a79b04;" // x27 = 0x29faf3149a79b04 (init)
      "  srliw x13,x27,0x3;" // x13 = 0x934f360
      "  sll x0,x24,x18;" // x0 = 0x0
      "  blt x0,x17,L10;" // pc = L10: (forward)
      "  mulhsu x16,x13,x13;" // x16 = 0x0
      "  mul x21,x20,x20;" // x21 = 0x2e8382c6930c3d39
      "  divuw x13,x13,x13;" // x13 = 0x1
      "  divw x4,x28,x13;" // x4 = 0x749
      "  divw x12,x22,x5;" // x12 = 0x0
      "  divw x6,x23,x21;" // x6 = 0x0
      "  slt x8,x29,x26;" // x8 = 0x1
      "  div x30,x0,x20;" // x30 = 0x0
      "  mulhsu x16,x14,x7;" // x16 = 0x0
      "L10:"
      "  li x24,0x2;" // x24 = 0x2 (L11: counter) 
      "  li x1,-0x7b731308d645d600;" // x1 = -0x7b731308d645d600 (init)
      "  mulh x1,x1,x1;" // x1 = 0x3b87c8049941ee7e
      "  sra x1,x1,x1;" // x1 = 0x0
      "  div x1,x1,x1;" // x1 = 0xffffffffffffffff
      "  xor x1,x1,x1;" // x1 = 0x0
      "  mulw x1,x1,x1;" // x1 = 0x0
      "  divw x1,x1,x1;" // x1 = 0xffffffffffffffff
      "L11:"
      "  div x1,x1,x1;" // x1 = 0x1
      "  divw x5,x1,x5;" // x5 = 0x0
      "  addi x24,x24,-1;" // x24 = 0x1 (L11: counter)
      "  mulh x5,x5,x5;" // x5 = 0x0
      "  mulw x5,x5,x5;" // x5 = 0x0
      "  mulhu x5,x5,x5;" // x5 = 0x0
      "  slti x5,x5,-0x54;" // x5 = 0x0
      "  add x5,x5,x5;" // x5 = 0x0
      "  blt x0,x24,L11;" // pc = L11: (backward)
      "  mulhsu x5,x5,x5;" // x5 = 0x0
      "  divu x22,x5,x5;" // x22 = 0xffffffffffffffff
      "  sllw x18,x19,x24;" // x18 = 0x5cb1d96e
      "  srl x26,x14,x21;" // x26 = 0x0
      "  slt x27,x12,x7;" // x27 = 0x0
      "  slti x5,x23,-0x101;" // x5 = 0x0
      "  divw x29,x25,x4;" // x29 = 0xffffffffffffffff
      "L9:"
      "  srl x15,x0,x28;" // x15 = 0x0

      /* save results */
      "  li x13, %[xreg_res];"
      "  sd x0, 0(x13);"
      "  sd x1, 8(x13);"
      "  sd x3, 24(x13);"
      "  sd x4, 32(x13);"
      "  sd x5, 40(x13);"
      "  sd x6, 48(x13);"
      "  sd x7, 56(x13);"
      "  sd x8, 64(x13);"
      "  sd x9, 72(x13);"
      "  sd x10, 80(x13);"
      "  sd x11, 88(x13);"
      "  sd x12, 96(x13);"
      "  sd x14, 112(x13);"
      "  sd x15, 120(x13);"
      "  sd x16, 128(x13);"
      "  sd x17, 136(x13);"
      "  sd x18, 144(x13);"
      "  sd x19, 152(x13);"
      "  sd x20, 160(x13);"
      "  sd x21, 168(x13);"
      "  sd x22, 176(x13);"
      "  sd x23, 184(x13);"
      "  sd x24, 192(x13);"
      "  sd x25, 200(x13);"
      "  sd x26, 208(x13);"
      "  sd x27, 216(x13);"
      "  sd x28, 224(x13);"
      "  sd x29, 232(x13);"
      "  sd x30, 240(x13);"
      "  sd x31, 248(x13);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x10, 64(sp);"
      "  ld x11, 72(sp);"
      "  ld x12, 80(sp);"
      "  ld x13, 88(sp);"
      "  ld x14, 96(sp);"
      "  ld x15, 104(sp);"
      "  ld x16, 112(sp);"
      "  ld x17, 120(sp);"
      "  ld x18, 128(sp);"
      "  ld x19, 136(sp);"
      "  ld x20, 144(sp);"
      "  ld x21, 152(sp);"
      "  ld x22, 160(sp);"
      "  ld x23, 168(sp);"
      "  ld x24, 176(sp);"
      "  ld x25, 184(sp);"
      "  ld x26, 192(sp);"
      "  ld x27, 200(sp);"
      "  ld x28, 208(sp);"
      "  ld x29, 216(sp);"
      "  ld x30, 224(sp);"
      "  ld x31, 232(sp);"

      "  ld x13, 240(sp);"
      "  addi sp, sp, 248;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00006140) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00006140) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006140));
      trek_c2t_event(0, 0xf9);          // [event:0xf9 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006140) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00006148) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006148));
      trek_c2t_event(0, 0xfa);          // [event:0xfa agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006148) == 0x1ull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00006158) == 0xd6215b6809f7a666ull)) {
      trek_c2t_arg(0, 0xd6215b6809f7a666ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006158));
      trek_c2t_event(0, 0xfb);          // [event:0xfb agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006158) == 0xd6215b6809f7a666ull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00006160) == 0x749ull)) {
      trek_c2t_arg(0, 0x749ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006160));
      trek_c2t_event(0, 0xfc);          // [event:0xfc agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006160) == 0x749ull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x00006168) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006168));
      trek_c2t_event(0, 0xfd);          // [event:0xfd agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006168) == 0x0ull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00006170) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006170));
      trek_c2t_event(0, 0xfe);          // [event:0xfe agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006170) == 0x0ull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00006178) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006178));
      trek_c2t_event(0, 0xff);          // [event:0xff agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006178) == 0x0ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x00006180) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006180));
      trek_c2t_event(0, 0x100);         // [event:0x100 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006180) == 0x1ull")  */
    }
    // check x9
    if (!(trek_read64(trek_mem_ddr0+0x00006188) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006188));
      trek_c2t_event(0, 0x101);         // [event:0x101 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006188) == 0x0ull")  */
    }
    // check x10
    if (!(trek_read64(trek_mem_ddr0+0x00006190) == 0xf6704b6a7104ae50ull)) {
      trek_c2t_arg(0, 0xf6704b6a7104ae50ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006190));
      trek_c2t_event(0, 0x102);         // [event:0x102 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006190) == 0xf6704b6a7104ae50ull")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x00006198) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006198));
      trek_c2t_event(0, 0x103);         // [event:0x103 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006198) == 0x0ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x000061a0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061a0));
      trek_c2t_event(0, 0x104);         // [event:0x104 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061a0) == 0x0ull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x000061b0) == 0x2323d2ull)) {
      trek_c2t_arg(0, 0x2323d2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061b0));
      trek_c2t_event(0, 0x105);         // [event:0x105 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061b0) == 0x2323d2ull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x000061b8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061b8));
      trek_c2t_event(0, 0x106);         // [event:0x106 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061b8) == 0x0ull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x000061c0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061c0));
      trek_c2t_event(0, 0x107);         // [event:0x107 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061c0) == 0x0ull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x000061c8) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061c8));
      trek_c2t_event(0, 0x108);         // [event:0x108 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061c8) == 0xffffffffffffffffull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x000061d0) == 0x5cb1d96eull)) {
      trek_c2t_arg(0, 0x5cb1d96eull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061d0));
      trek_c2t_event(0, 0x109);         // [event:0x109 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061d0) == 0x5cb1d96eull")  */
    }
    // check x19
    if (!(trek_read64(trek_mem_ddr0+0x000061d8) == 0x943d67bb5cb1d96eull)) {
      trek_c2t_arg(0, 0x943d67bb5cb1d96eull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061d8));
      trek_c2t_event(0, 0x10a);         // [event:0x10a agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061d8) == 0x943d67bb5cb1d96eull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x000061e0) == 0xf4f6192dae07aed5ull)) {
      trek_c2t_arg(0, 0xf4f6192dae07aed5ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061e0));
      trek_c2t_event(0, 0x10b);         // [event:0x10b agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061e0) == 0xf4f6192dae07aed5ull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x000061e8) == 0x2e8382c6930c3d39ull)) {
      trek_c2t_arg(0, 0x2e8382c6930c3d39ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061e8));
      trek_c2t_event(0, 0x10c);         // [event:0x10c agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061e8) == 0x2e8382c6930c3d39ull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x000061f0) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061f0));
      trek_c2t_event(0, 0x10d);         // [event:0x10d agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061f0) == 0xffffffffffffffffull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x000061f8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000061f8));
      trek_c2t_event(0, 0x10e);         // [event:0x10e agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000061f8) == 0x0ull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00006200) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006200));
      trek_c2t_event(0, 0x10f);         // [event:0x10f agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006200) == 0x0ull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00006208) == 0xfffffffffffff877ull)) {
      trek_c2t_arg(0, 0xfffffffffffff877ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006208));
      trek_c2t_event(0, 0x110);         // [event:0x110 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006208) == 0xfffffffffffff877ull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00006210) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006210));
      trek_c2t_event(0, 0x111);         // [event:0x111 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006210) == 0x0ull")  */
    }
    // check x27
    if (!(trek_read64(trek_mem_ddr0+0x00006218) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006218));
      trek_c2t_event(0, 0x112);         // [event:0x112 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006218) == 0x0ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00006220) == 0xebb5400000000749ull)) {
      trek_c2t_arg(0, 0xebb5400000000749ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006220));
      trek_c2t_event(0, 0x113);         // [event:0x113 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006220) == 0xebb5400000000749ull")  */
    }
    // check x29
    if (!(trek_read64(trek_mem_ddr0+0x00006228) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006228));
      trek_c2t_event(0, 0x114);         // [event:0x114 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006228) == 0xffffffffffffffffull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00006230) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006230));
      trek_c2t_event(0, 0x115);         // [event:0x115 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006230) == 0x0ull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00006238) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006238));
      trek_c2t_event(0, 0x116);         // [event:0x116 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006238) == 0x0ull")  */
    }
    trek_c2t_event(0, 0x117);         // [event:0x117 agent:hart0 thread:T0 instance:rv64Ops.2]
        /* tbx: trek_message("End rv64Ops.2");  */
    trek_write32_shared(0xa, trek_hart0_T0_state);
    break;
  }
  case (0xa): {

/***********************************************************************************/
// rv64Ops.3
    trek_c2t_event(0, 0x118);         // [event:0x118 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_message("Begin rv64Ops.3");  */

    asm volatile (
      /* save registers */
      "  addi sp, sp, -248;"
      "  sd x1, 0(sp);"
      "  sd x3, 8(sp);"
      "  sd x4, 16(sp);"
      "  sd x5, 24(sp);"
      "  sd x6, 32(sp);"
      "  sd x7, 40(sp);"
      "  sd x8, 48(sp);"
      "  sd x9, 56(sp);"
      "  sd x10, 64(sp);"
      "  sd x11, 72(sp);"
      "  sd x12, 80(sp);"
      "  sd x13, 88(sp);"
      "  sd x14, 96(sp);"
      "  sd x15, 104(sp);"
      "  sd x16, 112(sp);"
      "  sd x17, 120(sp);"
      "  sd x18, 128(sp);"
      "  sd x19, 136(sp);"
      "  sd x20, 144(sp);"
      "  sd x21, 152(sp);"
      "  sd x22, 160(sp);"
      "  sd x23, 168(sp);"
      "  sd x24, 176(sp);"
      "  sd x25, 184(sp);"
      "  sd x26, 192(sp);"
      "  sd x27, 200(sp);"
      "  sd x28, 208(sp);"
      "  sd x29, 216(sp);"
      "  sd x30, 224(sp);"
      "  sd x31, 232(sp);"

      "  sd x19, 240(sp);"
      "  li x19, %[xreg_res];"
      "  li x30,-0x8000000000000000;" // x30 = -0x8000000000000000 (init)
      "  li x3,-0x3a51689883dfc720;" // x3 = -0x3a51689883dfc720 (init)
      "  mulhsu x6,x30,x3;" // x6 = 0x9d28b44c41efe390
      "  li x1,0x0;" // x1 = 0x0 (init)
      "  li x10,0x7fffffffffffffff;" // x10 = 0x7fffffffffffffff (init)
      "  slt x31,x1,x10;" // x31 = 0x1
      "  li x11,0x2;" // x11 = 0x2 (L12: counter) 
      "  li x25,0x5;" // x25 = 0x5 (L13: counter) 
      "  li x8,0x7fffffffffffffff;" // x8 = 0x7fffffffffffffff (init)
      "  li x4,-0x8000000000000000;" // x4 = -0x8000000000000000 (init)
      "  mulhu x31,x8,x4;" // x31 = 0x3fffffffffffffff
      "L13:"
      "  addi x25,x25,-1;" // x25 = 0x4 (L13: counter)
      "  li x16,0x0;" // x16 = 0x0 (init)
      "  andi x31,x16,-0x7c5;" // x31 = 0x0
      "  add x18,x31,x1;" // x18 = 0x0
      "  mul x31,x31,x8;" // x31 = 0x0
      "  mul x1,x8,x18;" // x1 = 0x0
      "  mul x14,x31,x6;" // x14 = 0x0
      "  li x12,0x0;" // x12 = 0x0 (init)
      "  mulhsu x12,x31,x12;" // x12 = 0x0
      "  srl x12,x12,x12;" // x12 = 0x0
      "  sll x7,x12,x12;" // x7 = 0x0
      "  blt x0,x25,L13;" // pc = L13: (backward)
      "  srai x18,x10,0x3f;" // x18 = 0x0
      "  li x28,-0x9565126b634fb4e;" // x28 = -0x9565126b634fb4e (init)
      "  mulh x19,x6,x28;" // x19 = 0x39ae551d1530acf
      "  div x23,x31,x16;" // x23 = 0xffffffffffffffff
      "  li x9,0xc9b2853bb053564;" // x9 = 0xc9b2853bb053564 (init)
      "  mul x4,x9,x3;" // x4 = 0x2131f7ebe4bc9780
      "  li x26,0x0;" // x26 = 0x0 (L14: counter) 
      "  addiw x3,x3,-0x7a6;" // x3 = 0x7c20313a
      "  mulhu x3,x3,x3;" // x3 = 0x0
      "  mul x3,x3,x3;" // x3 = 0x0
      "  mulhsu x3,x3,x3;" // x3 = 0x0
      "  sra x3,x3,x3;" // x3 = 0x0
      "  c.lui x3,0x14;" // x3 = 0x14000
      "  sltiu x3,x3,-0x81;" // x3 = 0x1
      "  addi x26,x26,-1;" // x26 = 0xffffffffffffffff (L14: counter)
      "  div x3,x3,x3;" // x3 = 0x1
      "  and x3,x3,x3;" // x3 = 0x1
      "  li x27,0x7fffffffffffffff;" // x27 = 0x7fffffffffffffff (init)
      "  divuw x27,x3,x27;" // x27 = 0x0
      "  div x27,x27,x27;" // x27 = 0xffffffffffffffff
      "  blt x0,x26,L14;" // pc = L14: (forward)
      "  divuw x27,x27,x27;" // x27 = 0x1
      "  sllw x27,x27,x27;" // x27 = 0x2
      "  mulhsu x27,x27,x27;" // x27 = 0x0
      "  sllw x27,x27,x27;" // x27 = 0x0
      "  sltu x27,x27,x27;" // x27 = 0x0
      "L14:"
      "L12:"
      "  xor x27,x27,x27;" // x27 = 0x0
      "  sub x27,x27,x27;" // x27 = 0x0
      "  mulhsu x17,x27,x27;" // x17 = 0x0
      "  li x17,0x3;" // x17 = 0x3 (L15: counter) 
      "  li x24,0x2b60586c44f583d;" // x24 = 0x2b60586c44f583d (init)
      "  sraw x24,x24,x24;" // x24 = 0xfffffffffffffffe
      "  divw x24,x24,x24;" // x24 = 0x1
      "  mulh x24,x24,x24;" // x24 = 0x0
      "  addi x17,x17,-1;" // x17 = 0x2 (L15: counter)
      "  mulhsu x24,x24,x24;" // x24 = 0x0
      "  sltu x24,x24,x24;" // x24 = 0x0
      "  divw x24,x24,x24;" // x24 = 0xffffffffffffffff
      "  srlw x30,x24,x26;" // x30 = 0x1
      "  li x21,-0x7deac04c1320a503;" // x21 = -0x7deac04c1320a503 (init)
      "  srliw x6,x21,0xf;" // x6 = 0x1d9be
      "  sltu x24,x23,x19;" // x24 = 0x0
      "  blt x0,x17,L15;" // pc = L15: (forward)
      "L15:"
      "  mulhu x29,x25,x1;" // x29 = 0x0
      "  c.lui x20,0x1f;" // x20 = 0x1f000
      "  li x15,-0x2ccaaf37df10d417;" // x15 = -0x2ccaaf37df10d417 (init)
      "  mul x14,x28,x15;" // x14 = 0x2dd13358e5bf2c02
      "  addi x11,x11,-1;" // x11 = 0x1 (L12: counter)
      "  mulw x5,x16,x0;" // x5 = 0x0
      "  mulhu x10,x7,x18;" // x10 = 0x0
      "  divu x9,x31,x3;" // x9 = 0x0
      "  sra x4,x27,x12;" // x4 = 0x0
      "  blt x0,x11,L12;" // pc = L12: (backward)
      "  li x22,-0x77b23514ac1ac364;" // x22 = -0x77b23514ac1ac364 (init)
      "  divw x13,x22,x8;" // x13 = 0xffffffffac1ac364
      "  c.or x13,x9;" // x13 = 0xffffffffac1ac364
      "  mul x13,x11,x21;" // x13 = 0x0
      "  sraiw x8,x13,0x17;" // x8 = 0x0
      "  li x6,0x4;" // x6 = 0x4 (L16: counter) 
      "  addi x6,x6,-1;" // x6 = 0x3 (L16: counter)
      "  andi x7,x8,-0x7ad;" // x7 = 0x0
      "  li x8,0x3;" // x8 = 0x3 (L17: counter) 
      "  andi x13,x30,0x7f;" // x13 = 0x1
      "  srli x11,x22,0x4;" // x11 = 0x884dcaeb53e53c9
      "  addi x8,x8,-1;" // x8 = 0x2 (L17: counter)
      "  sraw x0,x11,x11;" // x0 = 0x0
      "  divuw x0,x0,x0;" // x0 = 0x0
      "  divw x0,x0,x0;" // x0 = 0x0
      "  mul x17,x26,x7;" // x17 = 0x0
      "  mul x23,x12,x31;" // x23 = 0x0
      "  mulh x14,x29,x0;" // x14 = 0x0
      "  sltiu x20,x25,0x7de;" // x20 = 0x1
      "  mulhsu x5,x3,x11;" // x5 = 0x0
      "  mulh x10,x27,x30;" // x10 = 0x0
      "  mulw x16,x19,x22;" // x16 = 0xffffffffcd4e1a24
      "  blt x0,x8,L17;" // pc = L17: (forward)
      "  mulh x4,x13,x28;" // x4 = 0xffffffffffffffff
      "  div x9,x21,x24;" // x9 = 0xffffffffffffffff
      "  mul x1,x15,x18;" // x1 = 0x0
      "  divuw x15,x18,x18;" // x15 = 0xffffffffffffffff
      "  mulhsu x26,x30,x1;" // x26 = 0x0
      "  sraiw x31,x7,0x1b;" // x31 = 0x0
      "  and x23,x23,x7;" // x23 = 0x0
      "  srl x30,x7,x1;" // x30 = 0x0
      "  mulw x4,x30,x1;" // x4 = 0x0
      "  div x7,x17,x12;" // x7 = 0xffffffffffffffff
      "L17:"
      "  slti x31,x30,-0x7a7;" // x31 = 0x0
      "  blt x0,x6,L16;" // pc = L16: (forward)
      "  li x31,0x1;" // x31 = 0x1 (L18: counter) 
      "  mulw x1,x1,x1;" // x1 = 0x0
      "  addw x1,x1,x1;" // x1 = 0x0
      "  mulw x1,x1,x1;" // x1 = 0x0
      "  mul x1,x1,x1;" // x1 = 0x0
      "  divuw x1,x1,x1;" // x1 = 0xffffffffffffffff
      "  addw x1,x1,x1;" // x1 = 0xfffffffffffffffe
      "L18:"
      "  divw x17,x1,x1;" // x17 = 0x1
      "  c.and x11,x9;" // x11 = 0x0
      "  divuw x25,x15,x26;" // x25 = 0x0
      "  xori x23,x16,0x0;" // x23 = 0xffffffffcd4e1a24
      "  srlw x18,x27,x8;" // x18 = 0x0
      "  slt x29,x21,x20;" // x29 = 0x1
      "  addi x31,x31,-1;" // x31 = 0x0 (L18: counter)
      "  mulh x22,x7,x4;" // x22 = 0x0
      "  or x19,x12,x3;" // x19 = 0x1
      "  add x24,x30,x10;" // x24 = 0x1
      "  subw x14,x13,x5;" // x14 = 0x1
      "  divw x17,x0,x10;" // x17 = 0xffffffffffffffff
      "  divuw x5,x0,x14;" // x5 = 0x0
      "  blt x0,x31,L18;" // pc = L18: (backward)
      "  divuw x1,x25,x21;" // x1 = 0x0
      "  divu x3,x14,x0;" // x3 = 0xffffffffffffffff
      "  sraiw x13,x28,0x9;" // x13 = 0x24e582
      "  xor x28,x22,x30;" // x28 = 0x1
      "L16:"
      "  li x5,0x1;" // x5 = 0x1 (L19: counter) 
      "  mulhu x6,x8,x28;" // x6 = 0x1
      "  mulhu x6,x6,x22;" // x6 = 0x0
      "  li x6,0x3;" // x6 = 0x3 (L20: counter) 
      "  c.andi x14,0x2;" // x14 = 0x0
      "  divw x22,x27,x12;" // x22 = 0xffffffffffffffff
      "  mulhu x7,x28,x16;" // x7 = 0xf6a9aed918f277bf
      "  div x31,x18,x15;" // x31 = 0x0
      "  mulw x19,x8,x25;" // x19 = 0x0
      "  subw x20,x30,x1;" // x20 = 0x1
      "L20:"
      "  mul x29,x0,x17;" // x29 = 0x0
      "  mulhsu x13,x24,x3;" // x13 = 0x0
      "  srliw x10,x11,0x12;" // x10 = 0x2d4f
      "  srliw x4,x23,0xa;" // x4 = 0x0
      "  andi x9,x21,-0x7c3;" // x9 = 0x82153fb3ecdf583d
      "  mulh x26,x26,x26;" // x26 = 0x0
      "  divw x26,x26,x26;" // x26 = 0xffffffffffffffff
      "  mulhu x26,x26,x26;" // x26 = 0xfffffffffffffffe
      "  addi x6,x6,-1;" // x6 = 0x2 (L20: counter)
      "  subw x26,x26,x26;" // x26 = 0x0
      "  blt x0,x6,L20;" // pc = L20: (backward)
      "  li x26,0x2;" // x26 = 0x2 (L21: counter) 
      "  slli x6,x6,0x0;" // x6 = 0x0
      "  mul x6,x22,x22;" // x6 = 0x1
      "  srli x6,x16,0x3e;" // x6 = 0x3
      "  mulhsu x19,x6,x12;" // x19 = 0x0
      "  mulhu x15,x15,x15;" // x15 = 0xae40ee4472a59673
      "  mulw x15,x15,x15;" // x15 = 0xffffffffb4a8f7a9
      "L21:"
      "  mulhu x15,x15,x15;" // x15 = 0xffffffff6951ef52
      "  sll x15,x15,x15;" // x15 = 0xfffda547bd480000
      "  mulh x15,x15,x15;" // x15 = 0x58b071e69
      "  mulh x15,x15,x15;" // x15 = 0x1e
      "  divw x15,x15,x15;" // x15 = 0x1
      "  divuw x15,x15,x15;" // x15 = 0x1
      "  divw x4,x15,x6;" // x4 = 0x0
      "  addi x26,x26,-1;" // x26 = 0x1 (L21: counter)
      "  addiw x7,x7,0x7ff;" // x7 = 0x18f27fbe
      "  sraw x15,x15,x27;" // x15 = 0x1
      "  divw x24,x15,x13;" // x24 = 0xffffffffffffffff
      "  slliw x19,x16,0x1b;" // x19 = 0x20000000
      "  mulhu x7,x14,x15;" // x7 = 0x0
      "  blt x0,x26,L21;" // pc = L21: (backward)
      "  mulw x15,x15,x15;" // x15 = 0x1
      "  slti x6,x15,-0x2;" // x6 = 0x0
      "  addi x5,x5,-1;" // x5 = 0x0 (L19: counter)
      "  sub x15,x23,x14;" // x15 = 0x0
      "  xori x15,x9,0x0;" // x15 = 0x82153fb3ecdf583d
      "  subw x15,x6,x15;" // x15 = 0x1320a7c3
      "  srl x15,x28,x6;" // x15 = 0xf6a9aed949cb04b2
      "  or x6,x11,x6;" // x6 = 0x884dcaeb53e53c9
      "  srlw x25,x6,x6;" // x25 = 0x5a9f29
      "  blt x0,x5,L19;" // pc = L19: (forward)
      "  add x6,x15,x15;" // x6 = 0xed535db293960964
      "  li x6,0x2;" // x6 = 0x2 (L22: counter) 
      "  divu x11,x30,x15;" // x11 = 0x0
      "  c.sub x14,x11;" // x14 = 0x0
      "L22:"
      "  mul x7,x3,x8;" // x7 = 0x2
      "  xor x16,x26,x28;" // x16 = 0xf6a9aed949cb04b2
      "  addiw x29,x11,0x2ef;" // x29 = 0x2ef
      "  mul x20,x23,x13;" // x20 = 0x0
      "  sub x0,x10,x25;" // x0 = 0x0
      "  addi x6,x6,-1;" // x6 = 0x1 (L22: counter)
      "  mulhu x9,x12,x15;" // x9 = 0x0
      "  blt x0,x6,L22;" // pc = L22: (backward)
      "  sraw x27,x17,x24;" // x27 = 0x0
      "  mulh x19,x19,x19;" // x19 = 0x0
      "L19:"
      "  mulhu x19,x19,x19;" // x19 = 0x0

      /* save results */
      "  li x19, %[xreg_res];"
      "  sd x0, 0(x19);"
      "  sd x1, 8(x19);"
      "  sd x3, 24(x19);"
      "  sd x4, 32(x19);"
      "  sd x5, 40(x19);"
      "  sd x6, 48(x19);"
      "  sd x7, 56(x19);"
      "  sd x8, 64(x19);"
      "  sd x9, 72(x19);"
      "  sd x10, 80(x19);"
      "  sd x11, 88(x19);"
      "  sd x12, 96(x19);"
      "  sd x13, 104(x19);"
      "  sd x14, 112(x19);"
      "  sd x15, 120(x19);"
      "  sd x16, 128(x19);"
      "  sd x17, 136(x19);"
      "  sd x18, 144(x19);"
      "  sd x20, 160(x19);"
      "  sd x21, 168(x19);"
      "  sd x22, 176(x19);"
      "  sd x23, 184(x19);"
      "  sd x24, 192(x19);"
      "  sd x25, 200(x19);"
      "  sd x26, 208(x19);"
      "  sd x27, 216(x19);"
      "  sd x28, 224(x19);"
      "  sd x29, 232(x19);"
      "  sd x30, 240(x19);"
      "  sd x31, 248(x19);"

      /* restore registers */
      "  ld x1, 0(sp);"
      "  ld x3, 8(sp);"
      "  ld x4, 16(sp);"
      "  ld x5, 24(sp);"
      "  ld x6, 32(sp);"
      "  ld x7, 40(sp);"
      "  ld x8, 48(sp);"
      "  ld x9, 56(sp);"
      "  ld x10, 64(sp);"
      "  ld x11, 72(sp);"
      "  ld x12, 80(sp);"
      "  ld x13, 88(sp);"
      "  ld x14, 96(sp);"
      "  ld x15, 104(sp);"
      "  ld x16, 112(sp);"
      "  ld x17, 120(sp);"
      "  ld x18, 128(sp);"
      "  ld x19, 136(sp);"
      "  ld x20, 144(sp);"
      "  ld x21, 152(sp);"
      "  ld x22, 160(sp);"
      "  ld x23, 168(sp);"
      "  ld x24, 176(sp);"
      "  ld x25, 184(sp);"
      "  ld x26, 192(sp);"
      "  ld x27, 200(sp);"
      "  ld x28, 208(sp);"
      "  ld x29, 216(sp);"
      "  ld x30, 224(sp);"
      "  ld x31, 232(sp);"

      "  ld x19, 240(sp);"
      "  addi sp, sp, 248;"
    :: [xreg_res] "i" (trek_mem_ddr0+0x00006248) : );

    // check x0
    if (!(trek_read64(trek_mem_ddr0+0x00006248) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006248));
      trek_c2t_event(0, 0x119);         // [event:0x119 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006248) == 0x0ull")  */
    }
    // check x1
    if (!(trek_read64(trek_mem_ddr0+0x00006250) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006250));
      trek_c2t_event(0, 0x11a);         // [event:0x11a agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006250) == 0x0ull")  */
    }
    // check x3
    if (!(trek_read64(trek_mem_ddr0+0x00006260) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006260));
      trek_c2t_event(0, 0x11b);         // [event:0x11b agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006260) == 0x1ull")  */
    }
    // check x4
    if (!(trek_read64(trek_mem_ddr0+0x00006268) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006268));
      trek_c2t_event(0, 0x11c);         // [event:0x11c agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006268) == 0x0ull")  */
    }
    // check x5
    if (!(trek_read64(trek_mem_ddr0+0x00006270) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006270));
      trek_c2t_event(0, 0x11d);         // [event:0x11d agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006270) == 0x0ull")  */
    }
    // check x6
    if (!(trek_read64(trek_mem_ddr0+0x00006278) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006278));
      trek_c2t_event(0, 0x11e);         // [event:0x11e agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006278) == 0x0ull")  */
    }
    // check x7
    if (!(trek_read64(trek_mem_ddr0+0x00006280) == 0x2ull)) {
      trek_c2t_arg(0, 0x2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006280));
      trek_c2t_event(0, 0x11f);         // [event:0x11f agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006280) == 0x2ull")  */
    }
    // check x8
    if (!(trek_read64(trek_mem_ddr0+0x00006288) == 0x2ull)) {
      trek_c2t_arg(0, 0x2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006288));
      trek_c2t_event(0, 0x120);         // [event:0x120 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006288) == 0x2ull")  */
    }
    // check x9
    if (!(trek_read64(trek_mem_ddr0+0x00006290) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006290));
      trek_c2t_event(0, 0x121);         // [event:0x121 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006290) == 0x0ull")  */
    }
    // check x10
    if (!(trek_read64(trek_mem_ddr0+0x00006298) == 0x2d4full)) {
      trek_c2t_arg(0, 0x2d4full);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006298));
      trek_c2t_event(0, 0x122);         // [event:0x122 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006298) == 0x2d4full")  */
    }
    // check x11
    if (!(trek_read64(trek_mem_ddr0+0x000062a0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062a0));
      trek_c2t_event(0, 0x123);         // [event:0x123 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062a0) == 0x0ull")  */
    }
    // check x12
    if (!(trek_read64(trek_mem_ddr0+0x000062a8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062a8));
      trek_c2t_event(0, 0x124);         // [event:0x124 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062a8) == 0x0ull")  */
    }
    // check x13
    if (!(trek_read64(trek_mem_ddr0+0x000062b0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062b0));
      trek_c2t_event(0, 0x125);         // [event:0x125 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062b0) == 0x0ull")  */
    }
    // check x14
    if (!(trek_read64(trek_mem_ddr0+0x000062b8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062b8));
      trek_c2t_event(0, 0x126);         // [event:0x126 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062b8) == 0x0ull")  */
    }
    // check x15
    if (!(trek_read64(trek_mem_ddr0+0x000062c0) == 0xf6a9aed949cb04b2ull)) {
      trek_c2t_arg(0, 0xf6a9aed949cb04b2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062c0));
      trek_c2t_event(0, 0x127);         // [event:0x127 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062c0) == 0xf6a9aed949cb04b2ull")  */
    }
    // check x16
    if (!(trek_read64(trek_mem_ddr0+0x000062c8) == 0xf6a9aed949cb04b2ull)) {
      trek_c2t_arg(0, 0xf6a9aed949cb04b2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062c8));
      trek_c2t_event(0, 0x128);         // [event:0x128 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062c8) == 0xf6a9aed949cb04b2ull")  */
    }
    // check x17
    if (!(trek_read64(trek_mem_ddr0+0x000062d0) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062d0));
      trek_c2t_event(0, 0x129);         // [event:0x129 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062d0) == 0x0ull")  */
    }
    // check x18
    if (!(trek_read64(trek_mem_ddr0+0x000062d8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062d8));
      trek_c2t_event(0, 0x12a);         // [event:0x12a agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062d8) == 0x0ull")  */
    }
    // check x20
    if (!(trek_read64(trek_mem_ddr0+0x000062e8) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062e8));
      trek_c2t_event(0, 0x12b);         // [event:0x12b agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062e8) == 0x0ull")  */
    }
    // check x21
    if (!(trek_read64(trek_mem_ddr0+0x000062f0) == 0x82153fb3ecdf5afdull)) {
      trek_c2t_arg(0, 0x82153fb3ecdf5afdull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062f0));
      trek_c2t_event(0, 0x12c);         // [event:0x12c agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062f0) == 0x82153fb3ecdf5afdull")  */
    }
    // check x22
    if (!(trek_read64(trek_mem_ddr0+0x000062f8) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x000062f8));
      trek_c2t_event(0, 0x12d);         // [event:0x12d agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x000062f8) == 0xffffffffffffffffull")  */
    }
    // check x23
    if (!(trek_read64(trek_mem_ddr0+0x00006300) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006300));
      trek_c2t_event(0, 0x12e);         // [event:0x12e agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006300) == 0x0ull")  */
    }
    // check x24
    if (!(trek_read64(trek_mem_ddr0+0x00006308) == 0xffffffffffffffffull)) {
      trek_c2t_arg(0, 0xffffffffffffffffull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006308));
      trek_c2t_event(0, 0x12f);         // [event:0x12f agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006308) == 0xffffffffffffffffull")  */
    }
    // check x25
    if (!(trek_read64(trek_mem_ddr0+0x00006310) == 0x5a9f29ull)) {
      trek_c2t_arg(0, 0x5a9f29ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006310));
      trek_c2t_event(0, 0x130);         // [event:0x130 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006310) == 0x5a9f29ull")  */
    }
    // check x26
    if (!(trek_read64(trek_mem_ddr0+0x00006318) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006318));
      trek_c2t_event(0, 0x131);         // [event:0x131 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006318) == 0x0ull")  */
    }
    // check x27
    if (!(trek_read64(trek_mem_ddr0+0x00006320) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006320));
      trek_c2t_event(0, 0x132);         // [event:0x132 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006320) == 0x0ull")  */
    }
    // check x28
    if (!(trek_read64(trek_mem_ddr0+0x00006328) == 0xf6a9aed949cb04b2ull)) {
      trek_c2t_arg(0, 0xf6a9aed949cb04b2ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006328));
      trek_c2t_event(0, 0x133);         // [event:0x133 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006328) == 0xf6a9aed949cb04b2ull")  */
    }
    // check x29
    if (!(trek_read64(trek_mem_ddr0+0x00006330) == 0x2efull)) {
      trek_c2t_arg(0, 0x2efull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006330));
      trek_c2t_event(0, 0x134);         // [event:0x134 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006330) == 0x2efull")  */
    }
    // check x30
    if (!(trek_read64(trek_mem_ddr0+0x00006338) == 0x1ull)) {
      trek_c2t_arg(0, 0x1ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006338));
      trek_c2t_event(0, 0x135);         // [event:0x135 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006338) == 0x1ull")  */
    }
    // check x31
    if (!(trek_read64(trek_mem_ddr0+0x00006340) == 0x0ull)) {
      trek_c2t_arg(0, 0x0ull);
      trek_c2t_arg(0, trek_read64(trek_mem_ddr0+0x00006340));
      trek_c2t_event(0, 0x136);         // [event:0x136 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_verbatim_check ("trek_read64(trek_mem_ddr0+0x00006340) == 0x0ull")  */
    }
    trek_c2t_event(0, 0x137);         // [event:0x137 agent:hart0 thread:T0 instance:rv64Ops.3]
        /* tbx: trek_message("End rv64Ops.3");  */
    trek_write32_shared(0xb, trek_hart0_T0_state);
    break;
  }
  case (0xb): {
    trek_c2t_event(0, 0x138);         // [event:0x138 MAIN]
        /* tbx: trek_message("Thread trek_hart0_T0 completed");  */
    (trek_read32(hart0_active_threads))--;
    trek_write32_shared(0xc, trek_hart0_T0_state);
    break;
  }
  default:
    if (trek_read32_shared(trek_hart0_T0_state) != 0xc) {
      trek_c2t_event(0, 0x139);       // [event:0x139 MAIN]
        /* tbx: trek_message("bad value in variable trek_hart0_T0_state");  */
    }
    break;
  }
}

void
trek_hart0_reset(void) {
  // active thread and thread state variables
  trek_write32(0x1, hart0_active_threads);
  trek_write32_shared(0x01, trek_hart0_T0_state);
}

void
trek_hart0_run_states(void) {
  switch (trek_read32_shared(trek_hart0_state)) {
  case (0x1): {
    // initialization
    trek_write32_shared(0x2, trek_hart0_state);
  }
  case (0x2): {
    trek_write32_shared((trek_read32_shared(hart0_iterations) + 0x01), hart0_iterations);
    trek_write32_shared(0x3, trek_hart0_state);
  }
  case (0x3): {
    trek_c2t_event(0, 0x13a);         // [event:0x13a MAIN]
        /* tbx: **** Start of Processor hart0 Iteration ****  */
    trek_write32_shared(0x4, trek_hart0_state);
  }
  case (0x4): {
    // Run threads
    trek_hart0_T0();
    if (trek_read32(hart0_active_threads)) break;

    trek_c2t_event(0, 0x13b);         // [event:0x13b MAIN]
        /* tbx: trek_message("Processor hart0 iteration done");  */
    trek_write32_shared(0x5, trek_hart0_state);
  }
  case (0x5): {
    if (trek_read32_shared(hart0_iterations) < 0x1) {
      // reset thread variables
      trek_hart0_reset();
      trek_write32_shared(0x2, trek_hart0_state);
      break;
    }

    trek_write32_shared(0x6, trek_hart0_state);
    break;
  }
  default:
    if (trek_read32_shared(trek_hart0_state) != 0x6) {
      trek_c2t_event(0, 0x13c);       // [event:0x13c MAIN]
        /* tbx: trek_message("bad value in variable trek_hart0_state");  */
    }
    break;
  }
}

int
trek_hart0_main(void) {
  if (trek_read32_shared(runtime_init_done) != 0x0DEFEC75) {
    trek_initialize_memory_regions();
    trek_write32_shared(0x0DEFEC75, runtime_init_done);
  }

  while (trek_read32_shared(trek_hart0_state) < 0x6) {
    trek_hart0_run_states();
  }

  // reset init_done flag
  trek_write32_shared(0x0, runtime_init_done);

  trek_c2t_event(0, 0x13d);           // [event:0x13d MAIN]
        /* tbx: Get test status  */
  while (trek_t2c_wait(0))
    ;
  return (trek_t2c_get(0));
}
/*! Breker - End of generated test */


// Init hash function
void
trek_initialize_memory (trek_uint8_t* base, trek_uint64_t from_offset, trek_uint64_t to_offset) {
  trek_uint64_t offset_i = from_offset;
  while (offset_i < to_offset) {
    trek_uint64_t value = (offset_i * 0x706ec4fb14961496ULL) ^ 0x706ec4fb14961496ULL;
    trek_write64(value, base + offset_i);
    offset_i += 8;  // next 8 bytes
  }
}


// memory regions initialization
void
trek_initialize_memory_regions(void) {
  trek_write64(0x0ULL, (trek_uint8_t*)trek_mem_C2TMBOXES+0x00000000);  // constant
  trek_write64(0x0ULL, (trek_uint8_t*)trek_mem_C2TMBOXES+0x00000008);  // constant
  trek_write64(0x0ULL, (trek_uint8_t*)trek_mem_T2CMBOXES+0x00000000);  // constant
  trek_write64(0x0ULL, (trek_uint8_t*)trek_mem_T2CMBOXES+0x00000008);  // constant
  // memory region trek_mem_ddr0
  trek_initialize_memory((trek_uint8_t*)trek_mem_ddr0, 0x5e20, 0x6670);
  trek_initialize_memory((trek_uint8_t*)trek_mem_ddr0, 0x6770, 0x6890);
  trek_initialize_memory((trek_uint8_t*)trek_mem_ddr0, 0x8060, 0x8170);
  // initialize variables
  trek_write32(0x1, (trek_uint8_t*)trek_mem_ddr0+0x00005e20 );  // hart0_active_threads
  trek_write32(0x0, (trek_uint8_t*)trek_mem_ddr0+0x00005e24 );  // hart0_iterations
  trek_write32(0x1, (trek_uint8_t*)trek_mem_ddr0+0x0000677c );  // trek_hart0_T0_state
  trek_write32(0x1, (trek_uint8_t*)trek_mem_ddr0+0x00008168 );  // trek_hart0_state
  trek_mem_barrier(0);
}


#include "/apps/eda/breker/trek5-2.1.7-GCC6_el7/target/src/trek_target_common.c"
#include "/apps/eda/breker/trek5-2.1.7-GCC6_el7/target/src/riscv64/trek_target_riscv64.c"
