

================================================================
== Vivado HLS Report for 'memcachedPipeline_memRead'
================================================================
* Date:           Wed Oct 21 12:18:47 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      5.67|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|    1407|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     133|
|Register         |        -|      -|     473|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     473|    1540|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+-----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+-----+------------+------------+
    |memData_count_V_fu_351_p2              |     +    |      0|  0|    5|           5|           5|
    |tmp_492_fu_288_p2                      |     -    |      0|  0|    9|           9|           8|
    |tmp_496_fu_304_p2                      |     -    |      0|  0|    9|           9|           8|
    |p_0184_1_0_v_cast_cast_cast_fu_344_p3  |  Select  |      0|  0|    2|           1|           2|
    |tmp_data_V_fu_393_p3                   |  Select  |      0|  0|  128|           1|         128|
    |ap_sig_bdd_121                         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_193                         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_198                         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_201                         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_365                         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_366                         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_88                          |    and   |      0|  0|    1|           1|           1|
    |p_Result_66_fu_374_p2                  |    and   |      0|  0|  160|         128|         128|
    |p_Result_67_fu_387_p2                  |    and   |      0|  0|  160|         128|         128|
    |tmp_313_fu_258_p2                      |   icmp   |      0|  0|    3|           8|           8|
    |tmp_314_fu_264_p2                      |   icmp   |      0|  0|    3|           8|           5|
    |tmp_s_fu_234_p2                        |   icmp   |      0|  0|    3|           8|           4|
    |tmp_494_fu_298_p2                      |   lshr   |      0|  0|  458|           2|         128|
    |tmp_498_fu_381_p2                      |   lshr   |      0|  0|  458|           2|         128|
    |ap_sig_bdd_69                          |    or    |      0|  0|    1|           1|           1|
    |ap_sig_bdd_99                          |    or    |      0|  0|    1|           1|           1|
    +---------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                  |          |      0|  0| 1407|         318|         689|
    +---------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm1                         |    2|          3|    2|          6|
    |ap_sig_ioackin_memRdCtrl_V_TREADY  |    1|          2|    1|          2|
    |memRd2comp_V_din                   |  130|          3|  130|        390|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  133|          8|  133|        398|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm0                         |    1|   0|    1|          0|
    |ap_CS_fsm1                         |    2|   0|    2|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_reg_ioackin_memRdCtrl_V_TREADY  |    1|   0|    1|          0|
    |memRdState                         |    1|   0|    1|          0|
    |memRdState_load_reg_407            |    1|   0|    1|          0|
    |p_Val2_s_reg_425                   |  128|   0|  128|          0|
    |tmp1_reg_419                       |   64|   0|   64|          0|
    |tmp_107_reg_464                    |    2|   0|    2|          0|
    |tmp_313_reg_444                    |    1|   0|    1|          0|
    |tmp_314_reg_449                    |    1|   0|    1|          0|
    |tmp_494_reg_454                    |  128|   0|  128|          0|
    |tmp_496_reg_459                    |    5|   0|    8|          3|
    |tmp_5_reg_469                      |  130|   0|  130|          0|
    |tmp_83_reg_415                     |    1|   0|    1|          0|
    |tmp_92_reg_439                     |    4|   0|    4|          0|
    |tmp_reg_411                        |    1|   0|    1|          0|
    |tmp_s_reg_435                      |    1|   0|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  473|   0|  476|          3|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | memcachedPipeline_memRead | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | memcachedPipeline_memRead | return value |
|ap_start                |  in |    1| ap_ctrl_hs | memcachedPipeline_memRead | return value |
|ap_done                 | out |    1| ap_ctrl_hs | memcachedPipeline_memRead | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | memcachedPipeline_memRead | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | memcachedPipeline_memRead | return value |
|ap_ready                | out |    1| ap_ctrl_hs | memcachedPipeline_memRead | return value |
|cc2memReadMd_V_dout     |  in |   64|   ap_fifo  |       cc2memReadMd_V      |    pointer   |
|cc2memReadMd_V_empty_n  |  in |    1|   ap_fifo  |       cc2memReadMd_V      |    pointer   |
|cc2memReadMd_V_read     | out |    1|   ap_fifo  |       cc2memReadMd_V      |    pointer   |
|cc2memRead_V_dout       |  in |  130|   ap_fifo  |        cc2memRead_V       |    pointer   |
|cc2memRead_V_empty_n    |  in |    1|   ap_fifo  |        cc2memRead_V       |    pointer   |
|cc2memRead_V_read       | out |    1|   ap_fifo  |        cc2memRead_V       |    pointer   |
|memRd2comp_V_din        | out |  130|   ap_fifo  |        memRd2comp_V       |    pointer   |
|memRd2comp_V_full_n     |  in |    1|   ap_fifo  |        memRd2comp_V       |    pointer   |
|memRd2comp_V_write      | out |    1|   ap_fifo  |        memRd2comp_V       |    pointer   |
|memRd2compMd_V_din      | out |   64|   ap_fifo  |       memRd2compMd_V      |    pointer   |
|memRd2compMd_V_full_n   |  in |    1|   ap_fifo  |       memRd2compMd_V      |    pointer   |
|memRd2compMd_V_write    | out |    1|   ap_fifo  |       memRd2compMd_V      |    pointer   |
|memRdCtrl_V_TREADY      |  in |    1|    axis    |        memRdCtrl_V        |    pointer   |
|memRdCtrl_V_TDATA       | out |   40|    axis    |        memRdCtrl_V        |    pointer   |
|memRdCtrl_V_TVALID      | out |    1|    axis    |        memRdCtrl_V        |    pointer   |
+------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 5.67ns
ST_1: memRdState_load [1/1] 0.00ns
:16  %memRdState_load = load i1* @memRdState, align 1

ST_1: stg_4 [1/1] 0.00ns
:17  br i1 %memRdState_load, label %6, label %1

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @cc2memReadMd_V, i32 1)

ST_1: stg_6 [1/1] 0.00ns
:1  br i1 %tmp, label %2, label %._crit_edge362

ST_1: tmp_83 [1/1] 0.00ns
:0  %tmp_83 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @cc2memRead_V, i32 1)

ST_1: stg_8 [1/1] 0.00ns
:1  br i1 %tmp_83, label %3, label %._crit_edge362

ST_1: tmp1 [1/1] 2.91ns
:0  %tmp1 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @cc2memReadMd_V)

ST_1: tmp_operation_V [1/1] 0.00ns
:1  %tmp_operation_V = trunc i64 %tmp1 to i8

ST_1: tmp_keyLength_V [1/1] 0.00ns
:2  %tmp_keyLength_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp1, i32 40, i32 47)

ST_1: tmp_1 [1/1] 2.91ns
:3  %tmp_1 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @cc2memRead_V)

ST_1: p_Val2_s [1/1] 0.00ns
:4  %p_Val2_s = trunc i130 %tmp_1 to i128

ST_1: tmp_EOP_V_17 [1/1] 0.00ns
:5  %tmp_EOP_V_17 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_1, i32 129)

ST_1: tmp_s [1/1] 1.34ns
:6  %tmp_s = icmp eq i8 %tmp_operation_V, 8

ST_1: stg_16 [1/1] 0.00ns
:7  br i1 %tmp_s, label %._crit_edge364_ifconv, label %4

ST_1: tmp_92 [1/1] 0.00ns
:1  %tmp_92 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp1, i32 44, i32 47)

ST_1: r_V [1/1] 0.00ns
:3  %r_V = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_92, i4 0)

ST_1: tmp_313 [1/1] 1.34ns
:4  %tmp_313 = icmp ugt i8 %tmp_keyLength_V, %r_V

ST_1: tmp_314 [1/1] 1.34ns
._crit_edge364_ifconv:0  %tmp_314 = icmp ult i8 %tmp_keyLength_V, 17

ST_1: tmp_94 [1/1] 0.00ns
._crit_edge364_ifconv:1  %tmp_94 = call i5 @_ssdm_op_PartSelect.i5.i64.i32.i32(i64 %tmp1, i32 40, i32 44)

ST_1: tmp_315 [1/1] 0.00ns
._crit_edge364_ifconv:2  %tmp_315 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_94, i3 0)

ST_1: tmp_492 [1/1] 1.24ns
._crit_edge364_ifconv:3  %tmp_492 = sub i8 -128, %tmp_315

ST_1: tmp_493 [1/1] 0.00ns
._crit_edge364_ifconv:4  %tmp_493 = zext i8 %tmp_492 to i128

ST_1: tmp_494 [1/1] 0.82ns
._crit_edge364_ifconv:5  %tmp_494 = lshr i128 -1, %tmp_493

ST_1: tmp_496 [1/1] 1.24ns
._crit_edge364_ifconv:7  %tmp_496 = sub i8 -128, %tmp_315

ST_1: tmp_107 [1/1] 0.00ns
._crit_edge364_ifconv:12  %tmp_107 = call i2 @_ssdm_op_PartSelect.i2.i130.i32.i32(i130 %tmp_1, i32 128, i32 129)

ST_1: stg_28 [1/1] 0.00ns
._crit_edge364_ifconv:16  br i1 %tmp_EOP_V_17, label %._crit_edge366, label %5

ST_1: stg_29 [1/1] 0.89ns
:0  store i1 true, i1* @memRdState, align 1

ST_1: tmp_5 [1/1] 2.91ns
:0  %tmp_5 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @cc2memRead_V)

ST_1: tmp_EOP_V [1/1] 0.00ns
:1  %tmp_EOP_V = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_5, i32 129)

ST_1: stg_32 [1/1] 0.00ns
:3  br i1 %tmp_EOP_V, label %7, label %._crit_edge367

ST_1: stg_33 [1/1] 0.89ns
:0  store i1 false, i1* @memRdState, align 1


 <State 2>: 5.16ns
ST_2: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i40* %memRdCtrl_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_35 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* @memRd2compMd_V, [8 x i8]* @str1666, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1667, [1 x i8]* @str1667, [8 x i8]* @str1666) nounwind

ST_2: stg_36 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i64* @memRd2compMd_V, [8 x i8]* @str1662, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1663, [1 x i8]* @str1663, [8 x i8]* @str1662) nounwind

ST_2: stg_37 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i64* @memRd2compMd_V, [8 x i8]* @str1658, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1659, [1 x i8]* @str1659, [8 x i8]* @str1658) nounwind

ST_2: stg_38 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i64* @memRd2compMd_V, [8 x i8]* @str1654, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1655, [1 x i8]* @str1655, [8 x i8]* @str1654) nounwind

ST_2: stg_39 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i130* @memRd2comp_V, [8 x i8]* @str1650, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1651, [1 x i8]* @str1651, [8 x i8]* @str1650) nounwind

ST_2: stg_40 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i130* @memRd2comp_V, [8 x i8]* @str1646, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1647, [1 x i8]* @str1647, [8 x i8]* @str1646) nounwind

ST_2: stg_41 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i130* @memRd2comp_V, [8 x i8]* @str1642, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1643, [1 x i8]* @str1643, [8 x i8]* @str1642) nounwind

ST_2: stg_42 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i64* @cc2memReadMd_V, [8 x i8]* @str1638, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1639, [1 x i8]* @str1639, [8 x i8]* @str1638) nounwind

ST_2: stg_43 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i64* @cc2memReadMd_V, [8 x i8]* @str1634, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1635, [1 x i8]* @str1635, [8 x i8]* @str1634) nounwind

ST_2: stg_44 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i64* @cc2memReadMd_V, [8 x i8]* @str1630, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1631, [1 x i8]* @str1631, [8 x i8]* @str1630) nounwind

ST_2: stg_45 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i64* @cc2memReadMd_V, [8 x i8]* @str1626, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1627, [1 x i8]* @str1627, [8 x i8]* @str1626) nounwind

ST_2: stg_46 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i130* @cc2memRead_V, [8 x i8]* @str1622, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1623, [1 x i8]* @str1623, [8 x i8]* @str1622) nounwind

ST_2: stg_47 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i130* @cc2memRead_V, [8 x i8]* @str1618, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1619, [1 x i8]* @str1619, [8 x i8]* @str1618) nounwind

ST_2: stg_48 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i130* @cc2memRead_V, [8 x i8]* @str1614, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1615, [1 x i8]* @str1615, [8 x i8]* @str1614) nounwind

ST_2: stg_49 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str246) nounwind

ST_2: p_Result_s [1/1] 0.00ns
:0  %p_Result_s = call i7 @_ssdm_op_PartSelect.i7.i64.i32.i32(i64 %tmp1, i32 8, i32 14)

ST_2: memData_count_V_cast [1/1] 0.00ns
:2  %memData_count_V_cast = zext i4 %tmp_92 to i5

ST_2: p_0184_1_0_v_cast_cast_cast [1/1] 0.71ns
:5  %p_0184_1_0_v_cast_cast_cast = select i1 %tmp_313, i5 2, i5 1

ST_2: memData_count_V [1/1] 0.43ns
:6  %memData_count_V = add i5 %p_0184_1_0_v_cast_cast_cast, %memData_count_V_cast

ST_2: tmp_90 [1/1] 0.00ns
:7  %tmp_90 = call i37 @_ssdm_op_BitConcatenate.i37.i5.i22.i7.i3(i5 %memData_count_V, i22 0, i7 %p_Result_s, i3 0)

ST_2: tmp_2 [1/1] 0.00ns
:8  %tmp_2 = zext i37 %tmp_90 to i40

ST_2: stg_56 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memRdCtrl_V, i40 %tmp_2)

ST_2: stg_57 [1/1] 0.00ns
:10  br label %._crit_edge364_ifconv

ST_2: p_Result_66 [1/1] 0.71ns
._crit_edge364_ifconv:6  %p_Result_66 = and i128 %p_Val2_s, %tmp_494

ST_2: tmp_497 [1/1] 0.00ns
._crit_edge364_ifconv:8  %tmp_497 = zext i8 %tmp_496 to i128

ST_2: tmp_498 [1/1] 0.82ns
._crit_edge364_ifconv:9  %tmp_498 = lshr i128 -1, %tmp_497

ST_2: p_Result_67 [1/1] 0.71ns
._crit_edge364_ifconv:10  %p_Result_67 = and i128 %p_Result_66, %tmp_498

ST_2: tmp_data_V [1/1] 0.71ns
._crit_edge364_ifconv:11  %tmp_data_V = select i1 %tmp_314, i128 %p_Result_67, i128 %p_Val2_s

ST_2: tmp_3 [1/1] 0.00ns
._crit_edge364_ifconv:13  %tmp_3 = call i130 @_ssdm_op_BitConcatenate.i130.i2.i128(i2 %tmp_107, i128 %tmp_data_V)

ST_2: stg_64 [1/1] 2.91ns
._crit_edge364_ifconv:14  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @memRd2comp_V, i130 %tmp_3)

ST_2: stg_65 [1/1] 2.91ns
._crit_edge364_ifconv:15  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @memRd2compMd_V, i64 %tmp1)

ST_2: stg_66 [1/1] 0.00ns
:1  br label %._crit_edge366

ST_2: stg_67 [1/1] 0.00ns
._crit_edge366:0  br label %._crit_edge362

ST_2: stg_68 [1/1] 0.00ns
._crit_edge362:0  br label %._crit_edge

ST_2: stg_69 [1/1] 2.91ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @memRd2comp_V, i130 %tmp_5)

ST_2: stg_70 [1/1] 0.00ns
:1  br label %._crit_edge367

ST_2: stg_71 [1/1] 0.00ns
._crit_edge367:0  br label %._crit_edge

ST_2: stg_72 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memRdCtrl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fa53ecf31a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ memRdState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed2fca0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cc2memReadMd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ed2fd00; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ cc2memRead_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ed2fd60; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ memRd2comp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ed2fdc0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ memRd2compMd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa53ed21b90; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
memRdState_load             (load          ) [ 011]
stg_4                       (br            ) [ 000]
tmp                         (nbreadreq     ) [ 011]
stg_6                       (br            ) [ 000]
tmp_83                      (nbreadreq     ) [ 011]
stg_8                       (br            ) [ 000]
tmp1                        (read          ) [ 011]
tmp_operation_V             (trunc         ) [ 000]
tmp_keyLength_V             (partselect    ) [ 000]
tmp_1                       (read          ) [ 000]
p_Val2_s                    (trunc         ) [ 011]
tmp_EOP_V_17                (bitselect     ) [ 011]
tmp_s                       (icmp          ) [ 011]
stg_16                      (br            ) [ 000]
tmp_92                      (partselect    ) [ 011]
r_V                         (bitconcatenate) [ 000]
tmp_313                     (icmp          ) [ 011]
tmp_314                     (icmp          ) [ 011]
tmp_94                      (partselect    ) [ 000]
tmp_315                     (bitconcatenate) [ 000]
tmp_492                     (sub           ) [ 000]
tmp_493                     (zext          ) [ 000]
tmp_494                     (lshr          ) [ 011]
tmp_496                     (sub           ) [ 011]
tmp_107                     (partselect    ) [ 011]
stg_28                      (br            ) [ 000]
stg_29                      (store         ) [ 000]
tmp_5                       (read          ) [ 011]
tmp_EOP_V                   (bitselect     ) [ 011]
stg_32                      (br            ) [ 000]
stg_33                      (store         ) [ 000]
stg_34                      (specinterface ) [ 000]
stg_35                      (specinterface ) [ 000]
stg_36                      (specinterface ) [ 000]
stg_37                      (specinterface ) [ 000]
stg_38                      (specinterface ) [ 000]
stg_39                      (specinterface ) [ 000]
stg_40                      (specinterface ) [ 000]
stg_41                      (specinterface ) [ 000]
stg_42                      (specinterface ) [ 000]
stg_43                      (specinterface ) [ 000]
stg_44                      (specinterface ) [ 000]
stg_45                      (specinterface ) [ 000]
stg_46                      (specinterface ) [ 000]
stg_47                      (specinterface ) [ 000]
stg_48                      (specinterface ) [ 000]
stg_49                      (specpipeline  ) [ 000]
p_Result_s                  (partselect    ) [ 000]
memData_count_V_cast        (zext          ) [ 000]
p_0184_1_0_v_cast_cast_cast (select        ) [ 000]
memData_count_V             (add           ) [ 000]
tmp_90                      (bitconcatenate) [ 000]
tmp_2                       (zext          ) [ 000]
stg_56                      (write         ) [ 000]
stg_57                      (br            ) [ 000]
p_Result_66                 (and           ) [ 000]
tmp_497                     (zext          ) [ 000]
tmp_498                     (lshr          ) [ 000]
p_Result_67                 (and           ) [ 000]
tmp_data_V                  (select        ) [ 000]
tmp_3                       (bitconcatenate) [ 000]
stg_64                      (write         ) [ 000]
stg_65                      (write         ) [ 000]
stg_66                      (br            ) [ 000]
stg_67                      (br            ) [ 000]
stg_68                      (br            ) [ 000]
stg_69                      (write         ) [ 000]
stg_70                      (br            ) [ 000]
stg_71                      (br            ) [ 000]
stg_72                      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memRdCtrl_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdCtrl_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="memRdState">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdState"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cc2memReadMd_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cc2memReadMd_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cc2memRead_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cc2memRead_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="memRd2comp_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRd2comp_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="memRd2compMd_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRd2compMd_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i130P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i130P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i130.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1666"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1667"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1662"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1663"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1658"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1659"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1654"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1655"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1650"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1651"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1646"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1647"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1642"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1643"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1638"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1639"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1634"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1635"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1630"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1631"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1626"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1627"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1622"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1623"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1618"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1619"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1614"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1615"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str246"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i5.i22.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i130.i2.i128"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i130P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_nbreadreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_83_nbreadreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="130" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_83/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp1_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="130" slack="0"/>
<pin id="178" dir="0" index="1" bw="130" slack="0"/>
<pin id="179" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 tmp_5/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="stg_56_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="40" slack="0"/>
<pin id="185" dir="0" index="2" bw="37" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="130" slack="0"/>
<pin id="192" dir="0" index="2" bw="130" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/2 stg_69/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="stg_65_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="64" slack="1"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_65/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="130" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_EOP_V_17/1 tmp_EOP_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="memRdState_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memRdState_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_operation_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_operation_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_keyLength_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="0" index="3" bw="7" slack="0"/>
<pin id="225" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_keyLength_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Val2_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="130" slack="0"/>
<pin id="232" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_92_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="0" index="3" bw="7" slack="0"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="r_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_313_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_313/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_314_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_314/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_94_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="0" index="3" bw="7" slack="0"/>
<pin id="275" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_315_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_315/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_492_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_492/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_493_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_493/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_494_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_494/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_496_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_496/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_107_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="130" slack="0"/>
<pin id="313" dir="0" index="2" bw="9" slack="0"/>
<pin id="314" dir="0" index="3" bw="9" slack="0"/>
<pin id="315" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_107/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="stg_29_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_29/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="stg_33_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_33/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="1"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="0" index="3" bw="5" slack="0"/>
<pin id="337" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="memData_count_V_cast_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="memData_count_V_cast/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_0184_1_0_v_cast_cast_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0184_1_0_v_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="memData_count_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="memData_count_V/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_90_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="37" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="0" index="4" bw="1" slack="0"/>
<pin id="363" dir="1" index="5" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="37" slack="0"/>
<pin id="371" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_66_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="128" slack="1"/>
<pin id="376" dir="0" index="1" bw="128" slack="1"/>
<pin id="377" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_66/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_497_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_497/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_498_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_498/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Result_67_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="128" slack="0"/>
<pin id="389" dir="0" index="1" bw="128" slack="0"/>
<pin id="390" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_67/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_data_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="128" slack="0"/>
<pin id="396" dir="0" index="2" bw="128" slack="1"/>
<pin id="397" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="130" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="1"/>
<pin id="402" dir="0" index="2" bw="128" slack="0"/>
<pin id="403" dir="1" index="3" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="407" class="1005" name="memRdState_load_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="memRdState_load "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_83_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="p_Val2_s_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="128" slack="1"/>
<pin id="427" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_EOP_V_17_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_EOP_V_17 "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_s_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_92_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_313_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_313 "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_314_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_314 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_494_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="128" slack="1"/>
<pin id="456" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_494 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_496_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_496 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_107_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="1"/>
<pin id="466" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_5_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="130" slack="1"/>
<pin id="471" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_EOP_V_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_EOP_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="146" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="150" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="152" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="176" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="170" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="170" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="176" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="216" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="170" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="240" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="220" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="220" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="170" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="270" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="280" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="280" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="176" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="60" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="132" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="134" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="136" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="349"><net_src comp="138" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="140" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="341" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="364"><net_src comp="142" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="144" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="332" pin="4"/><net_sink comp="357" pin=3"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="357" pin=4"/></net>

<net id="372"><net_src comp="357" pin="5"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="374" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="148" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="410"><net_src comp="212" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="154" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="162" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="170" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="428"><net_src comp="230" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="434"><net_src comp="204" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="234" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="240" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="447"><net_src comp="258" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="452"><net_src comp="264" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="457"><net_src comp="298" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="462"><net_src comp="304" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="467"><net_src comp="310" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="472"><net_src comp="176" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="477"><net_src comp="204" pin="3"/><net_sink comp="474" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memRdCtrl_V | {2 }
	Port: memRdState | {}
	Port: cc2memReadMd_V | {}
	Port: cc2memRead_V | {}
	Port: memRd2comp_V | {2 }
	Port: memRd2compMd_V | {2 }
  - Chain level:
	State 1
		stg_4 : 1
		tmp_s : 1
		stg_16 : 2
		r_V : 1
		tmp_313 : 2
		tmp_314 : 1
		tmp_315 : 1
		tmp_492 : 2
		tmp_493 : 3
		tmp_494 : 4
		tmp_496 : 2
		stg_28 : 1
		stg_32 : 1
	State 2
		memData_count_V : 1
		tmp_90 : 2
		tmp_2 : 3
		stg_56 : 4
		tmp_498 : 1
		p_Result_67 : 2
		tmp_data_V : 2
		tmp_3 : 3
		stg_64 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    and   |         p_Result_66_fu_374         |    0    |   160   |
|          |         p_Result_67_fu_387         |    0    |   160   |
|----------|------------------------------------|---------|---------|
|  select  | p_0184_1_0_v_cast_cast_cast_fu_344 |    0    |    5    |
|          |          tmp_data_V_fu_393         |    0    |   128   |
|----------|------------------------------------|---------|---------|
|   lshr   |           tmp_494_fu_298           |    0    |    12   |
|          |           tmp_498_fu_381           |    0    |    12   |
|----------|------------------------------------|---------|---------|
|    sub   |           tmp_492_fu_288           |    0    |    8    |
|          |           tmp_496_fu_304           |    0    |    8    |
|----------|------------------------------------|---------|---------|
|          |            tmp_s_fu_234            |    0    |    3    |
|   icmp   |           tmp_313_fu_258           |    0    |    3    |
|          |           tmp_314_fu_264           |    0    |    3    |
|----------|------------------------------------|---------|---------|
|    add   |       memData_count_V_fu_351       |    0    |    4    |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_nbreadreq_fu_154        |    0    |    0    |
|          |       tmp_83_nbreadreq_fu_162      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   |          tmp1_read_fu_170          |    0    |    0    |
|          |           grp_read_fu_176          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         stg_56_write_fu_182        |    0    |    0    |
|   write  |          grp_write_fu_189          |    0    |    0    |
|          |         stg_65_write_fu_196        |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|             grp_fu_204             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |       tmp_operation_V_fu_216       |    0    |    0    |
|          |           p_Val2_s_fu_230          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |       tmp_keyLength_V_fu_220       |    0    |    0    |
|          |            tmp_92_fu_240           |    0    |    0    |
|partselect|            tmp_94_fu_270           |    0    |    0    |
|          |           tmp_107_fu_310           |    0    |    0    |
|          |          p_Result_s_fu_332         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             r_V_fu_250             |    0    |    0    |
|bitconcatenate|           tmp_315_fu_280           |    0    |    0    |
|          |            tmp_90_fu_357           |    0    |    0    |
|          |            tmp_3_fu_399            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           tmp_493_fu_294           |    0    |    0    |
|   zext   |     memData_count_V_cast_fu_341    |    0    |    0    |
|          |            tmp_2_fu_369            |    0    |    0    |
|          |           tmp_497_fu_378           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   506   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|memRdState_load_reg_407|    1   |
|    p_Val2_s_reg_425   |   128  |
|      tmp1_reg_419     |   64   |
|    tmp_107_reg_464    |    2   |
|    tmp_313_reg_444    |    1   |
|    tmp_314_reg_449    |    1   |
|    tmp_494_reg_454    |   128  |
|    tmp_496_reg_459    |    8   |
|     tmp_5_reg_469     |   130  |
|     tmp_83_reg_415    |    1   |
|     tmp_92_reg_439    |    4   |
|  tmp_EOP_V_17_reg_431 |    1   |
|   tmp_EOP_V_reg_474   |    1   |
|      tmp_reg_411      |    1   |
|     tmp_s_reg_435     |    1   |
+-----------------------+--------+
|         Total         |   472  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_189 |  p2  |   2  |  130 |   260  ||   130   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   260  ||  0.892  ||   130   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   506  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   130  |
|  Register |    -   |   472  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   472  |   636  |
+-----------+--------+--------+--------+
