// Seed: 857356526
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output logic id_3,
    output tri id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    inout wire id_10,
    input wand id_11,
    input tri id_12,
    inout uwire id_13,
    input uwire id_14,
    input wor id_15
);
  wor id_17;
  reg id_18;
  initial $display(id_14, id_17,, id_0, id_2, 1);
  wire id_19;
  always @(1 == 1) begin
    id_18 <= 1;
  end
  initial begin
    #1;
    id_3 <= |(1);
  end
  module_0(
      id_19, id_19, id_19
  );
  tri1 id_20 = 1;
  tri  id_21 = 1;
  wire id_22;
endmodule
