<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6756258 - Method of manufacturing a semiconductor device - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method of manufacturing a semiconductor device"><meta name="DC.contributor" content="Hongyong Zhang" scheme="inventor"><meta name="DC.contributor" content="Naoto Kusumoto" scheme="inventor"><meta name="DC.contributor" content="Semiconductor Energy Laboratory Co., Ltd." scheme="assignee"><meta name="DC.date" content="2002-5-8" scheme="dateSubmitted"><meta name="DC.description" content="A method of fabricating silicon TFTs (thin-film transistors) is disclosed. The method comprises a crystallization step by laser irradiation effected after the completion of the device structure. First, amorphous silicon TFTs are fabricated. In each of the TFTs, the channel formation region, the source and drain regions are exposed to laser radiation illuminated from above or below the substrate. Then, the laser radiation is illuminated to crystallize and activate the channel formation region, and source and drain regions. After the completion of the device structure, various electrical characteristics of the TFTs are controlled. Also, the amorphous TFTs can be changed into polysilicon TFTs."><meta name="DC.date" content="2004-6-29" scheme="issued"><meta name="DC.relation" content="EP:0416798:A2" scheme="references"><meta name="DC.relation" content="EP:0456199:A2" scheme="references"><meta name="DC.relation" content="JP:H01155025" scheme="references"><meta name="DC.relation" content="JP:H01157520" scheme="references"><meta name="DC.relation" content="JP:H02152251" scheme="references"><meta name="DC.relation" content="JP:H02177443" scheme="references"><meta name="DC.relation" content="JP:H02203567" scheme="references"><meta name="DC.relation" content="JP:H02208635" scheme="references"><meta name="DC.relation" content="JP:H02222545" scheme="references"><meta name="DC.relation" content="JP:H02223912" scheme="references"><meta name="DC.relation" content="JP:H0227320" scheme="references"><meta name="DC.relation" content="JP:H02310932" scheme="references"><meta name="DC.relation" content="JP:H0233934" scheme="references"><meta name="DC.relation" content="JP:H028369" scheme="references"><meta name="DC.relation" content="JP:H0391932" scheme="references"><meta name="DC.relation" content="JP:S582073" scheme="references"><meta name="DC.relation" content="JP:S59163871" scheme="references"><meta name="DC.relation" content="JP:S60245124" scheme="references"><meta name="DC.relation" content="JP:S60245172" scheme="references"><meta name="DC.relation" content="JP:S61263273" scheme="references"><meta name="DC.relation" content="JP:S62104171" scheme="references"><meta name="DC.relation" content="JP:S62148928" scheme="references"><meta name="DC.relation" content="JP:S62171160" scheme="references"><meta name="DC.relation" content="JP:S6230379" scheme="references"><meta name="DC.relation" content="JP:S63164" scheme="references"><meta name="DC.relation" content="JP:S63168052" scheme="references"><meta name="DC.relation" content="JP:S63232483" scheme="references"><meta name="DC.relation" content="JP:S63237577" scheme="references"><meta name="DC.relation" content="JP:S63289965" scheme="references"><meta name="DC.relation" content="JP:S6346776" scheme="references"><meta name="DC.relation" content="JP:S6386573" scheme="references"><meta name="DC.relation" content="JP:S6445162" scheme="references"><meta name="DC.relation" content="US:20020042171:A1" scheme="references"><meta name="DC.relation" content="US:20020130322:A1" scheme="references"><meta name="DC.relation" content="US:4368523" scheme="references"><meta name="DC.relation" content="US:4514253" scheme="references"><meta name="DC.relation" content="US:4561906" scheme="references"><meta name="DC.relation" content="US:4582395" scheme="references"><meta name="DC.relation" content="US:4619034" scheme="references"><meta name="DC.relation" content="US:4624737" scheme="references"><meta name="DC.relation" content="US:4651408" scheme="references"><meta name="DC.relation" content="US:4746628" scheme="references"><meta name="DC.relation" content="US:4778773" scheme="references"><meta name="DC.relation" content="US:4797108" scheme="references"><meta name="DC.relation" content="US:4803536" scheme="references"><meta name="DC.relation" content="US:4838654" scheme="references"><meta name="DC.relation" content="US:4851363" scheme="references"><meta name="DC.relation" content="US:4864376" scheme="references"><meta name="DC.relation" content="US:4948231" scheme="references"><meta name="DC.relation" content="US:4959700" scheme="references"><meta name="DC.relation" content="US:4960719" scheme="references"><meta name="DC.relation" content="US:4963503" scheme="references"><meta name="DC.relation" content="US:4998152" scheme="references"><meta name="DC.relation" content="US:5028551" scheme="references"><meta name="DC.relation" content="US:5040875" scheme="references"><meta name="DC.relation" content="US:5063378" scheme="references"><meta name="DC.relation" content="US:5070379" scheme="references"><meta name="DC.relation" content="US:5071779" scheme="references"><meta name="DC.relation" content="US:5124769" scheme="references"><meta name="DC.relation" content="US:5141885" scheme="references"><meta name="DC.relation" content="US:5147826" scheme="references"><meta name="DC.relation" content="US:5153702" scheme="references"><meta name="DC.relation" content="US:5157470" scheme="references"><meta name="DC.relation" content="US:5165075" scheme="references"><meta name="DC.relation" content="US:5198379" scheme="references"><meta name="DC.relation" content="US:5200847" scheme="references"><meta name="DC.relation" content="US:5208476" scheme="references"><meta name="DC.relation" content="US:5275851" scheme="references"><meta name="DC.relation" content="US:5294811" scheme="references"><meta name="DC.relation" content="US:5306651" scheme="references"><meta name="DC.relation" content="US:5313077" scheme="references"><meta name="DC.relation" content="US:5315132" scheme="references"><meta name="DC.relation" content="US:5366926" scheme="references"><meta name="DC.relation" content="US:5403762" scheme="references"><meta name="DC.relation" content="US:5403772" scheme="references"><meta name="DC.relation" content="US:5420048" scheme="references"><meta name="DC.relation" content="US:5441905" scheme="references"><meta name="DC.relation" content="US:5501989" scheme="references"><meta name="DC.relation" content="US:5530265" scheme="references"><meta name="DC.relation" content="US:5543636" scheme="references"><meta name="DC.relation" content="US:5569936" scheme="references"><meta name="DC.relation" content="US:5572046" scheme="references"><meta name="DC.relation" content="US:5595923" scheme="references"><meta name="DC.relation" content="US:5648662" scheme="references"><meta name="DC.relation" content="US:5656511" scheme="references"><meta name="DC.relation" content="US:5705829" scheme="references"><meta name="DC.relation" content="US:5767930" scheme="references"><meta name="DC.relation" content="US:5811328" scheme="references"><meta name="DC.relation" content="US:5811837" scheme="references"><meta name="DC.relation" content="US:5821565" scheme="references"><meta name="DC.relation" content="US:5834071" scheme="references"><meta name="DC.relation" content="US:5834345" scheme="references"><meta name="DC.relation" content="US:5849611" scheme="references"><meta name="DC.relation" content="US:5859443" scheme="references"><meta name="DC.relation" content="US:5888839" scheme="references"><meta name="DC.relation" content="US:5943593" scheme="references"><meta name="DC.relation" content="US:6124155" scheme="references"><meta name="DC.relation" content="US:6335213" scheme="references"><meta name="citation_reference" content="Copy of an Official Action mailed Oct. 7, 2003 in U.S. Application Ser. No. 10/140,176 filed May 8, 2002 and entitled Semiconductor Device Having a Thin Film Transistor, 7 pages including cover sheet."><meta name="citation_reference" content="Divisional Application Based on application Ser. No. 10/011,708 filed May 8, 2002, Hongyong Zhang et al. entitled Semiconductor Device Having a Thin Film Transistor."><meta name="citation_reference" content="Dvurechenskii et al., &quot;Transport Phenomena in Amorphous Silicon Doped by Ion Implantation of 3d Metals&quot;, Phys. Stat. Sol. (a), vol. 95, (1986), pp. 635-640."><meta name="citation_reference" content="Hayzelden et al., &quot;In Situ Transmission Electron Microscopy Studies of Silicide-Mediated Crystallization of Amorphous Silicon&quot;, Appl. Phys. Lett., vol. 60, No. 2, Jan. 13, 1992, pp. 225-227."><meta name="citation_reference" content="Hempel et al., &quot;Needle-Like Crystallization of Ni Doped Amorphous Silicon Thin Films&quot;, Solid State Communications, vol. 85, No. 11, Mar. 1993, pp. 921-924."><meta name="citation_reference" content="Inoue et al., &quot;Low Temperature CMOS Self-Aligning Poly -Si TFTs and Circuit Scheme Utilizing New Ion Doping and Masking Technique&quot;, Seiko Epson Corporation, TFT Research Laboratory, Aug. 12, 1991, pp. 555-558."><meta name="citation_reference" content="Kawachi et al., &quot;Large-Area Doping Process for Fabrication of Poly-Si Thin Film Transistors Using Bucket Ion Source and XeC1 Excimer Laser Annealing&quot;, Japanese Journal of Applied Physics, vol. 29, No. 12, Dec. 1990, pp. L2370-2372."><meta name="citation_reference" content="Wolf et al., Silicon Processing for the VLSI Era vol. 1: Process Technology, (C) 1986, pp. 179."><meta name="citation_reference" content="Wolf et al., Silicon Processing for the VLSI Era vol. 1: Process Technology, © 1986, pp. 179."><meta name="citation_reference" content="Wolf et al., Silicon Processing the VLSI Era vol. 2: Process Integration, (C) 1990, pp. 260-273."><meta name="citation_reference" content="Wolf et al., Silicon Processing the VLSI Era vol. 2: Process Integration, © 1990, pp. 260-273."><meta name="citation_patent_number" content="US:6756258"><meta name="citation_patent_application_number" content="US:10/140,057"><link rel="canonical" href="http://www.google.com/patents/US6756258"/><meta property="og:url" content="http://www.google.com/patents/US6756258"/><meta name="title" content="Patent US6756258 - Method of manufacturing a semiconductor device"/><meta name="description" content="A method of fabricating silicon TFTs (thin-film transistors) is disclosed. The method comprises a crystallization step by laser irradiation effected after the completion of the device structure. First, amorphous silicon TFTs are fabricated. In each of the TFTs, the channel formation region, the source and drain regions are exposed to laser radiation illuminated from above or below the substrate. Then, the laser radiation is illuminated to crystallize and activate the channel formation region, and source and drain regions. After the completion of the device structure, various electrical characteristics of the TFTs are controlled. Also, the amorphous TFTs can be changed into polysilicon TFTs."/><meta property="og:title" content="Patent US6756258 - Method of manufacturing a semiconductor device"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("c6rtU7DVCInUsQTLy4K4Bg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NOR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("c6rtU7DVCInUsQTLy4K4Bg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NOR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6756258?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6756258"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6756258&amp;usg=AFQjCNGDLDSKAmkEIgcRpH6OfycUh8zgNw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6756258.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6756258.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20020127785"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6756258"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6756258" style="display:none"><span itemprop="description">A method of fabricating silicon TFTs (thin-film transistors) is disclosed. The method comprises a crystallization step by laser irradiation effected after the completion of the device structure. First, amorphous silicon TFTs are fabricated. In each of the TFTs, the channel formation region, the source...</span><span itemprop="url">http://www.google.com/patents/US6756258?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6756258 - Method of manufacturing a semiconductor device</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6756258 - Method of manufacturing a semiconductor device" title="Patent US6756258 - Method of manufacturing a semiconductor device"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6756258 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/140,057</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jun 29, 2004</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">May 8, 2002</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jun 19, 1991</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5648662">US5648662</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5811328">US5811328</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6124155">US6124155</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6166399">US6166399</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6335213">US6335213</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6797548">US6797548</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6847064">US6847064</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7507991">US7507991</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7923311">US7923311</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020042171">US20020042171</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020127785">US20020127785</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20020130322">US20020130322</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050017243">US20050017243</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20080044962">US20080044962</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20110101362">US20110101362</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10140057, </span><span class="patent-bibdata-value">140057, </span><span class="patent-bibdata-value">US 6756258 B2, </span><span class="patent-bibdata-value">US 6756258B2, </span><span class="patent-bibdata-value">US-B2-6756258, </span><span class="patent-bibdata-value">US6756258 B2, </span><span class="patent-bibdata-value">US6756258B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Hongyong+Zhang%22">Hongyong Zhang</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Naoto+Kusumoto%22">Naoto Kusumoto</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Semiconductor+Energy+Laboratory+Co.,+Ltd.%22">Semiconductor Energy Laboratory Co., Ltd.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6756258.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6756258.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6756258.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (98),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (11),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (61),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (30),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (4)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6756258&usg=AFQjCNEligFb3EQ2Keaz2P6U-4dACTMg0w">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6756258&usg=AFQjCNEwoqM83dPT_TJy_dtX6_u5MIrEvw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6756258B2%26KC%3DB2%26FT%3DD&usg=AFQjCNFaWJLyBAcgiSw2_IaED2NOE6zh7Q">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55277769" lang="EN" load-source="patent-office">Method of manufacturing a semiconductor device</invention-title></span><br><span class="patent-number">US 6756258 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50687666" lang="EN" load-source="patent-office"> <div class="abstract">A method of fabricating silicon TFTs (thin-film transistors) is disclosed. The method comprises a crystallization step by laser irradiation effected after the completion of the device structure. First, amorphous silicon TFTs are fabricated. In each of the TFTs, the channel formation region, the source and drain regions are exposed to laser radiation illuminated from above or below the substrate. Then, the laser radiation is illuminated to crystallize and activate the channel formation region, and source and drain regions. After the completion of the device structure, various electrical characteristics of the TFTs are controlled. Also, the amorphous TFTs can be changed into polysilicon TFTs.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(9)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6756258B2/US06756258-20040629-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6756258B2/US06756258-20040629-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(32)</span></span></div><div class="patent-text"><div mxw-id="PCLM8695844" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6756258-B2-CLM-00001" class="claim">
      <div class="claim-text">1. A method of manufacturing a semiconductor device comprising the steps of:</div>
      <div class="claim-text">forming a gate electrode on an insulating surface; </div>
      <div class="claim-text">forming a gate insulating film comprising silicon nitride on said gate electrode; </div>
      <div class="claim-text">forming a first semiconductor film comprising amorphous silicon over said gate electrode with said gate insulating film interposed therebetween; </div>
      <div class="claim-text">forming a second semiconductor film on said first semiconductor film, said second semiconductor film doped with an N-type dopant; </div>
      <div class="claim-text">patterning said first and second semiconductor films; </div>
      <div class="claim-text">forming a conductive layer on the patterned second semiconductor film; </div>
      <div class="claim-text">patterning the conductive layer to form source and drain electrodes by using a mask wherein a portion of the patterned second semiconductor film is exposed between said source and drain electrodes; </div>
      <div class="claim-text">etching the exposed portion of the second semiconductor film to form source and drain regions wherein a channel forming region is formed in said first semiconductor film between said source and drain regions, </div>
      <div class="claim-text">wherein an upper surface of the source and drain regions is partially exposed from said source and drain electrodes. </div>
    </div>
    </div> <div class="claim"> <div num="2" id="US-6756258-B2-CLM-00002" class="claim">
      <div class="claim-text">2. A method of manufacturing a semiconductor device comprising the steps of:</div>
      <div class="claim-text">forming a gate electrode on an insulating surface; </div>
      <div class="claim-text">forming a gate insulating film comprising silicon nitride on said gate electrode; </div>
      <div class="claim-text">forming a first semiconductor film comprising amorphous silicon over said gate electrode with said gate insulating film interposed therebetween; </div>
      <div class="claim-text">forming a second semiconductor film on said first semiconductor film, said second semiconductor film doped with an N-type dopant; </div>
      <div class="claim-text">patterning said first and second semiconductor films; </div>
      <div class="claim-text">forming a conductive layer on the patterned second semiconductor film; </div>
      <div class="claim-text">patterning the conductive layer to form source and drain electrodes by using a mask wherein a portion of the patterned second semiconductor film is exposed between said source and drain electrodes; </div>
      <div class="claim-text">etching the exposed portion of the second semiconductor film to form source and drain regions wherein a channel forming region is formed in said first semiconductor film between said source and drain regions, </div>
      <div class="claim-text">wherein a distance between the source and drain regions at an upper surface thereof is shorter than a distance between the source and drain electrodes at a lower surface thereof. </div>
    </div>
    </div> <div class="claim"> <div num="3" id="US-6756258-B2-CLM-00003" class="claim">
      <div class="claim-text">3. A method of manufacturing a semiconductor device comprising the steps of:</div>
      <div class="claim-text">forming a gate electrode on an insulating surface; </div>
      <div class="claim-text">forming a gate insulating film comprising silicon nitride on said gate electrode; </div>
      <div class="claim-text">forming a first semiconductor film comprising amorphous silicon over said gate electrode with said gate insulating film interposed therebetween; </div>
      <div class="claim-text">forming a second semiconductor film on said first semiconductor film, said second semiconductor film doped with an N-type dopant; </div>
      <div class="claim-text">patterning said first and second semiconductor films; </div>
      <div class="claim-text">forming a conductive layer on the patterned second semiconductor film; </div>
      <div class="claim-text">patterning the conductive layer to form source and drain electrodes by using a mask wherein a portion of the patterned second semiconductor film is exposed between said source and drain electrodes; </div>
      <div class="claim-text">etching the exposed portion of the second semiconductor film to form source and drain regions wherein a channel forming region is formed in said first semiconductor film between said source and drain regions, </div>
      <div class="claim-text">wherein said conductive layer is overetched to form a stepped portion from an upper surface at the source and drain electrodes to a surface at the first semiconductor film. </div>
    </div>
    </div> <div class="claim"> <div num="4" id="US-6756258-B2-CLM-00004" class="claim">
      <div class="claim-text">4. A method of manufacturing a semiconductor device comprising the steps of:</div>
      <div class="claim-text">forming a gate electrode on an insulating surface; </div>
      <div class="claim-text">forming a gate insulating film comprising silicon nitride on said gate electrode; </div>
      <div class="claim-text">forming a first semiconductor film comprising amorphous silicon over said gate electrode with said gate insulating film interposed therebetween; </div>
      <div class="claim-text">forming a second semiconductor film on said first semiconductor film, said second semiconductor film doped with an N-type dopant; </div>
      <div class="claim-text">patterning said first and second semiconductor films; </div>
      <div class="claim-text">forming a conductive layer on the patterned second semiconductor film; </div>
      <div class="claim-text">patterning the conductive layer to form source and drain electrodes by using a mask wherein a portion of the patterned second semiconductor film is exposed between said source and drain electrodes; </div>
      <div class="claim-text">etching the exposed portion of the second semiconductor film to form source and drain regions wherein a channel forming region is formed in said first semiconductor film between said source and drain regions; and </div>
      <div class="claim-text">over etching the conductive layer by wet etching so that an upper surface of the source and drain regions is partially exposed from said source and drain electrodes. </div>
    </div>
    </div> <div class="claim"> <div num="5" id="US-6756258-B2-CLM-00005" class="claim">
      <div class="claim-text">5. A method of manufacturing a semiconductor device comprising the steps of:</div>
      <div class="claim-text">forming a gate electrode on an insulating surface; </div>
      <div class="claim-text">forming a gate insulating film comprising silicon nitride on said gate electrode; </div>
      <div class="claim-text">forming a first semiconductor film comprising amorphous silicon over said gate electrode with said gate insulating film interposed therebetween; </div>
      <div class="claim-text">forming a second semiconductor film on said first semiconductor film, said second semiconductor film doped with an N-type dopant; </div>
      <div class="claim-text">patterning said first and second semiconductor films; </div>
      <div class="claim-text">forming a conductive layer on the patterned second semiconductor film; </div>
      <div class="claim-text">patterning the conductive layer to form source and drain electrodes by using a mask wherein a portion of the patterned second semiconductor film is exposed between said source and drain electrodes; </div>
      <div class="claim-text">etching the exposed portion of the second semiconductor film to form source and drain regions wherein a channel forming region is formed in said first semiconductor film between said source and drain regions; and </div>
      <div class="claim-text">overetching the conductive layer by wet etching so that a distance between the source and drain regions at an upper surface thereof is shorter than a distance between the source and drain electrodes at a lower surface thereof. </div>
    </div>
    </div> <div class="claim"> <div num="6" id="US-6756258-B2-CLM-00006" class="claim">
      <div class="claim-text">6. A method of manufacturing a semiconductor device comprising the steps of:</div>
      <div class="claim-text">forming a gate electrode on an insulating surface; </div>
      <div class="claim-text">forming a gate insulating film comprising silicon nitride on said gate electrode; </div>
      <div class="claim-text">forming a first semiconductor film comprising amorphous silicon over said gate electrode with said gate insulating film interposed therebetween; </div>
      <div class="claim-text">forming a second semiconductor film on said first semiconductor film, said second semiconductor film doped with an N-type dopant; </div>
      <div class="claim-text">patterning said first and second semiconductor films; </div>
      <div class="claim-text">forming a conductive layer on the patterned second semiconductor film; </div>
      <div class="claim-text">patterning the conductive layer to form source and drain electrodes by using a mask wherein a portion of the patterned second semiconductor film is exposed between said source and drain electrodes; </div>
      <div class="claim-text">etching the exposed portion of the second semiconductor film to form source and drain regions wherein a channel forming region is formed in said first semiconductor film between said source and drain regions, </div>
      <div class="claim-text">wherein said conductive layer is over etched by wet etching to form a stepped portion from an upper surface at the source and drain electrodes to a surface at the first semiconductor film. </div>
    </div>
    </div> <div class="claim"> <div num="7" id="US-6756258-B2-CLM-00007" class="claim">
      <div class="claim-text">7. A method of manufacturing a semiconductor device comprising the steps of:</div>
      <div class="claim-text">forming a gate electrode on an insulating surface; </div>
      <div class="claim-text">forming a gate insulating film comprising silicon nitride on said gate electrode; </div>
      <div class="claim-text">forming a first semiconductor film comprising amorphous silicon over said gate electrode with said gate insulating film interposed therebetween; </div>
      <div class="claim-text">forming a second semiconductor film on said first semiconductor film, said second semiconductor film doped with an N-type dopant; </div>
      <div class="claim-text">patterning said first and second semiconductor films; </div>
      <div class="claim-text">forming a conductive layer on the patterned second semiconductor film; </div>
      <div class="claim-text">patterning the conductive layer to form source and drain electrodes by using a mask wherein a portion of the patterned second semiconductor film is exposed between said source and drain electrodes; </div>
      <div class="claim-text">dry etching the exposed portion of the second semiconductor film to form source and drain regions wherein a channel forming region is formed in said first semiconductor film between said source and drain regions; and </div>
      <div class="claim-text">overetching the conductive layer by wet etching after the dry etching. </div>
    </div>
    </div> <div class="claim"> <div num="8" id="US-6756258-B2-CLM-00008" class="claim">
      <div class="claim-text">8. A method of manufacturing a semiconductor device comprising the steps of:</div>
      <div class="claim-text">forming a gate electrode on an insulating surface; </div>
      <div class="claim-text">forming a gate insulating film comprising silicon nitride on said gate electrode; </div>
      <div class="claim-text">forming a first semiconductor film comprising amorphous silicon over said gate electrode with said gate insulating film interposed therebetween; </div>
      <div class="claim-text">forming a second semiconductor film on said first semiconductor film, said second semiconductor film doped with an N-type dopant; </div>
      <div class="claim-text">patterning said first and second semiconductor films; </div>
      <div class="claim-text">forming a conductive layer on the patterned second semiconductor film; </div>
      <div class="claim-text">patterning the conductive layer to form source and drain electrodes by using a mask wherein a portion of the patterned second semiconductor film is exposed between said source and drain electrodes; </div>
      <div class="claim-text">dry etching the exposed portion of the second semiconductor film to form source and drain regions wherein a channel forming region is formed in said first semiconductor film between said source and drain regions; and </div>
      <div class="claim-text">wet etching the conductive layer after the dry etching so that a distance between the source and drain regions is shorter than a distance between the source and drain electrodes. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6756258-B2-CLM-00009" class="claim">
      <div class="claim-text">9. A method according to <claim-ref idref="US-6756258-B2-CLM-00002">claim 2</claim-ref> wherein said gate electrode comprises a material selected from the group consisting of chromium, aluminum and tantalum.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6756258-B2-CLM-00010" class="claim">
      <div class="claim-text">10. A method according to <claim-ref idref="US-6756258-B2-CLM-00003">claim 3</claim-ref> wherein said gate electrode comprises a material selected from the group consisting of chromium, aluminum and tantalum.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6756258-B2-CLM-00011" class="claim">
      <div class="claim-text">11. A method according to <claim-ref idref="US-6756258-B2-CLM-00004">claim 4</claim-ref> wherein said gate electrode comprises a material selected from the group consisting of chromium, aluminum and tantalum.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6756258-B2-CLM-00012" class="claim">
      <div class="claim-text">12. A method according to <claim-ref idref="US-6756258-B2-CLM-00005">claim 5</claim-ref> wherein said gate electrode comprises a material selected from the group consisting of chromium, aluminum and tantalum.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6756258-B2-CLM-00013" class="claim">
      <div class="claim-text">13. A method according to <claim-ref idref="US-6756258-B2-CLM-00006">claim 6</claim-ref> wherein said gate electrode comprises a material selected from the group consisting of chromium, aluminum and tantalum.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6756258-B2-CLM-00014" class="claim">
      <div class="claim-text">14. A method according to <claim-ref idref="US-6756258-B2-CLM-00007">claim 7</claim-ref> wherein said gate electrode comprises a material selected from the group consisting of chromium, aluminum and tantalum.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6756258-B2-CLM-00015" class="claim">
      <div class="claim-text">15. A method according to <claim-ref idref="US-6756258-B2-CLM-00008">claim 8</claim-ref> wherein said gate electrode comprises a material selected from the group consisting of chromium, aluminum and tantalum.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6756258-B2-CLM-00016" class="claim">
      <div class="claim-text">16. A method according to <claim-ref idref="US-6756258-B2-CLM-00001">claim 1</claim-ref> wherein said first semiconductor film comprises intrinsic amorphous silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6756258-B2-CLM-00017" class="claim">
      <div class="claim-text">17. A method according to <claim-ref idref="US-6756258-B2-CLM-00002">claim 2</claim-ref> wherein said first semiconductor film comprises intrinsic amorphous silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6756258-B2-CLM-00018" class="claim">
      <div class="claim-text">18. A method according to <claim-ref idref="US-6756258-B2-CLM-00003">claim 3</claim-ref> wherein said first semiconductor film comprises intrinsic amorphous silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6756258-B2-CLM-00019" class="claim">
      <div class="claim-text">19. A method according to <claim-ref idref="US-6756258-B2-CLM-00004">claim 4</claim-ref> wherein said first semiconductor film comprises intrinsic amorphous silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6756258-B2-CLM-00020" class="claim">
      <div class="claim-text">20. A method according to <claim-ref idref="US-6756258-B2-CLM-00005">claim 5</claim-ref> wherein said first semiconductor film comprises intrinsic amorphous silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6756258-B2-CLM-00021" class="claim">
      <div class="claim-text">21. A method according to <claim-ref idref="US-6756258-B2-CLM-00006">claim 6</claim-ref> wherein said first semiconductor film comprises intrinsic amorphous silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6756258-B2-CLM-00022" class="claim">
      <div class="claim-text">22. A method according to <claim-ref idref="US-6756258-B2-CLM-00007">claim 7</claim-ref> wherein said first semiconductor film comprises intrinsic amorphous silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6756258-B2-CLM-00023" class="claim">
      <div class="claim-text">23. A method according to <claim-ref idref="US-6756258-B2-CLM-00008">claim 8</claim-ref> wherein said first semiconductor film comprises intrinsic amorphous silicon.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6756258-B2-CLM-00024" class="claim">
      <div class="claim-text">24. A method according to <claim-ref idref="US-6756258-B2-CLM-00001">claim 1</claim-ref> further comprising a step of irradiating at least the channel region with a laser after the formation of the source and drain regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6756258-B2-CLM-00025" class="claim">
      <div class="claim-text">25. A method according to <claim-ref idref="US-6756258-B2-CLM-00002">claim 2</claim-ref> further comprising a step of irradiating at least the channel region with a laser after the formation of the source and drain regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6756258-B2-CLM-00026" class="claim">
      <div class="claim-text">26. A method according to <claim-ref idref="US-6756258-B2-CLM-00003">claim 3</claim-ref> further comprising a step of irradiating at least the channel region with a laser after the formation of the source and drain regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6756258-B2-CLM-00027" class="claim">
      <div class="claim-text">27. A method according to <claim-ref idref="US-6756258-B2-CLM-00004">claim 4</claim-ref> further comprising a step of irradiating at least the channel region with a laser after the formation of the source and drain regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6756258-B2-CLM-00028" class="claim">
      <div class="claim-text">28. A method according to <claim-ref idref="US-6756258-B2-CLM-00005">claim 5</claim-ref> further comprising a step of irradiating at least the channel region with a laser after the formation of the source and drain regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" id="US-6756258-B2-CLM-00029" class="claim">
      <div class="claim-text">29. A method according to <claim-ref idref="US-6756258-B2-CLM-00006">claim 6</claim-ref> further comprising a step of irradiating at least the channel region with a laser after the formation of the source and drain regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" id="US-6756258-B2-CLM-00030" class="claim">
      <div class="claim-text">30. A method according to <claim-ref idref="US-6756258-B2-CLM-00007">claim 7</claim-ref> further comprising a step of irradiating at least the channel region with a laser after the formation of the source and drain regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" id="US-6756258-B2-CLM-00031" class="claim">
      <div class="claim-text">31. A method according to <claim-ref idref="US-6756258-B2-CLM-00008">claim 8</claim-ref> further comprising a step of irradiating at least the channel region with a laser after the formation of the source and drain regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="32" id="US-6756258-B2-CLM-00032" class="claim">
      <div class="claim-text">32. A method according to <claim-ref idref="US-6756258-B2-CLM-00001">claim 1</claim-ref> wherein said gate electrode comprises a material selected from the group consisting of chromium, aluminum and tantalum.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES54203567" lang="EN" load-source="patent-office" class="description">
    <p>This application is a divisional application of application Ser. No.: 10/011,708 filed Dec. 11, 2001; which itself is a Division of application Ser. No. 09/291,279 filed Apr. 14, 1999, now U.S. Pat. No. 6,335,213; which is a Division of Ser. No. 09/045,696 filed Mar. 23, 1998, now U.S. Pat. No. 6,124,155; which is a Division of Ser. No. 08/455,067 filed May 31, 1995, now U.S. Pat. No. 5,811,328; which is a Division of Ser. No. 08/260,751, filed Jun. 15, 1994 now U.S. Pat. No. 5,648,662; which is a Continuation of Ser. No. 07/895,029 filed Jun. 8, 1992, abandoned.</p>
    <heading>FIELD OF THE INVENTION</heading> <p>The present invention relates to an electro-optical device and a thin film transistor and a method for forming the same, in particular, to a method of fabricating polycrystalline, or microcrystalline, silicon thin film transistors.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>One method of obtaining a polycrystalline, or microcrystalline, silicon film is to irradiate a completed amorphous silicon film with laser radiation, for crystallizing the amorphous silicon. This method is generally well known. Laser-crystallized thin-film transistors fabricated by making use of this technique are superior to amorphous silicon thin-film transistors in electrical characteristics including field effect mobility and, therefore, these laser-crystallized thin-film transistors are used in peripheral circuit-activating circuits for active liquid-crystal displays, image sensors, and so forth.</p>
    <p>The typical method of fabricating a laser-crystallized thin-film transistor is initiated by preparing an amorphous silicon film as a starting film. This starting film is irradiated with laser radiation to crystallize it. Subsequently, the film undergoes a series of manufacturing steps to process the device structure. The most striking feature of the conventional manufacturing process is to carry out the crystallization step as the initial or an intermediate step of the series of manufacturing steps described above.</p>
    <p>Where thin-film transistors are fabricated by this manufacturing method, the following problems take place:</p>
    <p>(1) Since the laser crystallization operation is performed as one step of the manufacturing process, the electrical characteristics of the thin-film transistor (TFT) cannot be evaluated until the device is completed. Also, it is difficult to control the characteristics.</p>
    <p>(2) Since the laser crystallization operation is effected at the beginning of, or during, the fabrication of the TFT, it is impossible to modify various electrical characteristics after the device structure is completed. Hence, the production yield of the whole circuit system is low.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>It is an object of the present invention to provide a novel method of fabricating polycrystalline, or microcrystalline, thin film transistors- without incurring the foregoing Problems.</p>
    <p>In accordance with the present invention, in order to make it possible to crystallize a channel formation region and to activate the Ohmic contact region of the source and drain by laser irradiation after the device structure of a thin film transistor is completed, a part of the channel formation region and parts of the source and drain on the side of the channel formation region are exposed to incident laser radiation. Alternatively, the source and drain regions are located on the upstream side of the source and drain electrodes as viewed from the incident laser radiation, and parts of the source and drain regions are in contact with the surface of the channel formation region on which the laser radiation impinges.</p>
    <p>The activation of the source and drain regions is intended to impart energy to those regions which are doped with a dopant to improve the p- or n-type characteristics, thus activating the dopant where a group III or V dopant atom is implanted into an intrinsic amorphous silicon film by various methods. In this way, the electrical conductivity of the film is improved.</p>
    <p>Other objects and features of the invention will appear in the course of the description thereof which follows.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIGS. 1, (<i>a</i>)-(<i>d</i>), are vertical cross sections of thin film transistors according to the invention;</p>
    <p>FIG. 2 is a plan view of a liquid-crystal display using thin film transistors according to the invention;</p>
    <p>FIGS. 3, (A)-(H), are cross-sectional views illustrating steps successively performed to fabricate a thin film transistor according to the invention;</p>
    <p>FIG. 4 is a plan view of a polysilicon TFT-activated liquid-crystal display having redundant configurations according to the invention; and</p>
    <p>FIG. 5 is a circuit diagram of the redundant configurations of the liquid-crystal display shown in FIG. <b>4</b>.</p>
    <p>FIG. 6 is a view showing the assembly of a liquid-crystal display according to the present invention.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>A TFT (thin film transistor) according to the present invention is shown in FIGS. 1, (<i>a</i>)-(<i>d</i>). A doped amorphous silicon layer to become source and drain regions and an intrinsic amorphous silicon layer to become a channel formation region can be irradiated with a laser radiation after completion of the device structure as shown in FIGS. <b>1</b>(<i>a</i>)-(<i>d</i>) to effectively perform crystallization and activation thereof. In FIG. <b>1</b>(<i>a</i>), the distance between a source electrode <b>9</b> and a drain electrode <b>10</b> on a TFT island is set larger than the distance between a source region <b>11</b> and a drain region <b>12</b>. This permits activation and crystallization of the source region <b>11</b>, the drain region <b>12</b>, and the channel formation region <b>5</b> by laser irradiation from above the substrate.</p>
    <p>At this time, laser radiation having a sufficient energy is irradiated to crystallize even those portions of the intrinsic amorphous silicon layer <b>5</b> which are under the source and drain regions, the amorphous layer <b>5</b> becoming the channel formation region. In this manner, a channel exhibiting good characteristics can be obtained. Because the interface between a gate-insulating film <b>4</b> and the channel formation region is below the channel formation region, the incidence of the laser radiation does not deteriorate the interface characteristics. Hence, the characteristics of the device are not impaired.</p>
    <p>Ultraviolet radiation that is often used as a laser radiation can penetrate through silicon oxide (SiO<sub>2</sub>) and so if a passivation film <b>13</b> consists of silicon oxide (SiO<sub>2</sub>), then laser radiation can be illuminated from above the passivation film.</p>
    <p>This can also prevent disturbance of the upper surface of the amorphous silicon film due to the laser irradiation. In particular, if the passivation film is made of silicon oxide, then this passivation film plays the same role as a cap layer which is generally used at time of crystallization of an amorphous silicon film by laser irradiation. This cap layer is formed on the amorphous silicon film irradiated with laser radiation and prevents disturbance of the upper surface of the film when it is irradiated with the laser radiation. Consequently, a laser-crystallized film of high quality can be obtained.</p>
    <p>The wavelength of the laser radiation or the material of the glass substrate <b>1</b> is so selected that the laser radiation can penetrate through the glass substrate <b>1</b>. A base film <b>2</b> is formed on the glass substrate to prevent intrusion of impurities from the substrate. If the material of the base film <b>2</b> and the material, e.g., silicon oxide, of the gate insulating film pass the laser radiation, then the gate electrode <b>3</b> is made narrower than the distance between the source and drain electrodes to permit irradiation of the laser radiation from below the substrate. As a result, the doped regions under the source and drain electrodes can be crystallized and activated. This further improves various characteristics. If the base layer and the gate insulating film are made of silicon oxide, then they act as cap layers and prevent disturbance of the lower surface of the film.</p>
    <p>FIG. <b>1</b>(<i>b</i>) shows an improvement over the structure shown in FIG. <b>1</b>(<i>a</i>). In this structure of FIG. <b>1</b>(<i>b</i>), the source and drain regions are more effectively activated by laser irradiation.</p>
    <p>In FIG. <b>1</b>(<i>b</i>), the source region <b>11</b> and the drain region <b>12</b> which are doped are located on the source electrode <b>9</b> and the drain electrode <b>10</b>, respectively, and are in contact with the upper surface of an intrinsic semiconductor layer to become a channel formation region <b>5</b>. Laser irradiation to the source and drain regions only from above them suffices. Therefore, as compared with the structure shown in FIG. <b>1</b>(<i>a</i>), various characteristics can be improved more greatly and controlled over wider ranges. In the same way as in the structure of FIG. <b>1</b>(<i>a</i>), irradiation of laser radiation having a sufficient energy crystallizes the portions of an intrinsic amorphous silicon layer <b>5</b> which are below the source and drain regions, the silicon layer <b>5</b> becoming a channel formation region. In consequence, a channel having good characteristics can be derived. Since the interface between the gate insulating film <b>4</b> and the channel formation region is below the channel formation region, the incidence of the laser radiation does not deteriorate the interface characteristics. Consequently, the characteristics of the device are not deteriorated. If the passivation film consists of silicon oxide, then it serves as a cap layer on irradiation of the laser radiation. The cap layer prevents disturbance of the upper surfaces of the doped amorphous silicon film and of the intrinsic amorphous silicon film due to the laser irradiation. The doped amorphous silicon film forms the source and drain regions. The intrinsic amorphous silicon film is the channel formation region.</p>
    <p>Structures shown in FIGS. 1, (<i>c</i>) and (<i>d</i>), are totally inverted versions of the structures of FIGS. 1, (<i>a</i>) and (<i>b</i>), respectively. The wavelength of the laser radiation or the material of the glass substrate is so selected that the laser radiation can penetrate the glass substrate. The laser radiation is irradiated mainly from below the substrate to crystallize and activate the source and drain regions as well as the channel formation region.</p>
    <p>The structure of FIG. <b>1</b>(<i>c</i>) is the totally inverted version of the structure of FIG. <b>1</b>(<i>a</i>). The distance between the source electrode <b>9</b> and the drain electrode <b>10</b> is set larger than the distance between the source region <b>11</b> and the drain region <b>12</b>, in the same way as in the structure of FIG. <b>1</b>(<i>a</i>). Laser radiation is illuminated from below the substrate to activate and crystallize the source and drain regions and the channel formation region <b>5</b>.</p>
    <p>At this time, laser radiation having a sufficient energy is illuminated to crystallize even those portions of the intrinsic amorphous silicon layer <b>5</b> which are over the source and drain regions, the amorphous silicon layer <b>5</b> becoming a channel formation region. Thus, a channel having good characteristics can be obtained. Since the interface between the gate insulating film and the channel formation region is located above the channel formation region, the interface characteristics are not deteriorated by the incidence of the laser radiation from below the substrate. In consequence, the characteristics of the device are not deteriorated.</p>
    <p>If the base film <b>2</b> that is formed on the glass substrate <b>1</b> to prevent intrusion of impurities from the glass substrate is made of silicon oxide, then this film acts as a cap layer and prevents disturbance of the lower surfaces of the amorphous silicon films some of which are source and drain regions, the remaining amorphous silicon film being a channel formation film. If the materials of the passivation film. <b>13</b> and of the gate insulating film <b>4</b> pass the laser radiation such as silicon oxide, then the gate electrode <b>3</b> is made narrower than the distance between the source and drain electrodes. Thus, the laser radiation is irradiated from above the substrate to crystallize and activate the doped regions located over the source and drain electrodes. Hence, various characteristics can be improved more greatly. At this time, if the passivation film and the gate insulating film are made of silicon oxide, they serve as cap layers and can prevent disturbance of the upper surfaces of the amorphous silicon films due to the laser irradiation.</p>
    <p>FIG. <b>1</b>(<i>d</i>) shows an improvement over the structure shown in FIG. <b>1</b>(<i>c</i>). In this structure of FIG. <b>1</b>(<i>d</i>), the source and drain regions are more effectively activated by laser irradiation.</p>
    <p>In FIG. <b>1</b>(<i>d</i>), the source region <b>11</b> and the drain region <b>12</b> which are doped are located under the source electrode <b>9</b> and the drain electrode <b>10</b>, respectively, and are in contact with the undersides of opposite lateral sides of a channel formation region <b>5</b>. Laser irradiation to the source and drain regions only from below them suffices. Therefore, as compared with the structure shown in FIG. <b>1</b>(<i>c</i>), various characteristics can be improved more greatly and controlled over wider ranges. In the same way as in the structure of FIG. <b>1</b>(<i>c</i>), irradiation of laser radiation having a sufficient energy crystallizes the portions of an intrinsic amorphous silicon layer which are above the source and drain regions, the silicon layer becoming a channel formation region. In consequence, a channel having good characteristics can be derived.</p>
    <p>Since the interface between the gate insulating film <b>4</b> and the channel formation region is above the channel formation region, the incidence of the laser radiation does not deteriorate the interface characteristics. Consequently, the characteristics of the device do not deteriorate. If the base film consists of silicon oxide, then it serves as a cap layer on irradiation of the laser radiation. The cap layer prevents disturbance of the lower surfaces of the doped amorphous silicon film and of the intrinsic amorphous silicon film due to the laser irradiation. The doped amorphous silicon film forms the source and drain regions. The intrinsic amorphous silicon film is the channel formation region.</p>
    <p>In the structure described above, the source and drain regions and the channel formation region can be activated and crystallized by laser irradiation after the device structure of the amorphous silicon thin film transistor has been completed.</p>
    <p>As described thus far, laser radiation is not irradiated before or during processing of the device structure. Rather, the device is processed during the fabrication of the amorphous silicon TFTs. The laser radiation is directed to the source, drain regions and to the channel formation region of desired one or more of the amorphous silicon TFTs after the device structure is completed (i.e., the doped semiconductor layers, the intrinsic semiconductor layer to be a channel located between source and drain regions adjacent to a gate electrode with a gate insulating film therebetween, and the gate insulating film are formed, the source and drain regions are formed, the source and drain and gate electrodes are formed, and the protective film (passivation film) are formed) or after a process including formation of conductive interconnects is completed. In this way, the channel formation region of the thin film transistor is activated, and the source and drain regions are activated and crystallized. At this time, if the electrodes and the conductive interconnects have been completed, then the laser irradiation can be continued while monitoring electrical characteristics of any desired amorphous silicon TFT on the substrate on a real-time basis until an optimum value is reached. It is also possible to fabricate thin film transistors having desired characteristics by measuring the electrical characteristics subsequent to laser irradiation and repeating this series of steps.</p>
    <p>In this way, plural amorphous silicon TFTs are fabricated by the same manufacturing method on the same substrate. After the device structure is completed, desired one or more of the amorphous silicon TFTs can be made to have desired electrical characteristics. That is, TFTs having different electrical characteristics on the same substrate can be manufactured by irradiation of laser radiation after the device structure is completed.</p>
    <p>After plural amorphous silicon TFTs are fabricated by the same manufacturing process on the same substrate and the device structure is completed, desired one or more of the TFTs are crystallized by laser irradiation. In this manner, poly-silicon TFTs are fabricated. As a result, a system comprising the substrate on which amorphous silicon TFTs and polysilicon. TFTs are fabricated can be manufactured without relying on different manufacturing processes.</p>
    <p>The laser irradiation operation is carried out in a quite short time and, therefore, the polysilicon TFTs can be manufactured at low temperatures, i.e., between room temperature and 400° C., without substantially elevating the substrate temperature. This permits a polysilicon TFT system having a large area to be fabricated economically without using an expensive glass such as quartz glass.</p>
    <p>Examples of the invention are given below.</p>
    <heading>EXAMPLE 1</heading> <p>An integrated LCD (liquid-crystal display) system consisted of amorphous silicon TFTs and polysilicon TFTs. As shown in FIG. 2, this integrated LCD system needed TFTs <b>30</b> for activating pixels arranged in rows and columns, as well as TFTs <b>31</b> for peripheral circuits. These two kinds of TFTs were required to operate at totally different speeds. A mobility of about 1 cm<sup>2</sup>/V·s suffices for the TFTs for activating the pixels. On the other hand, the TFTs for the peripheral circuits must operate at a high speed on the order of several megahertz. Preferably, therefore, the TFTs for the activation of the pixels are made of amorphous silicon, while the TFTs for the peripheral circuits are made of polysilicon. In this example, the amorphous silicon TFTs and the polysilicon TFTs could be manufactured simultaneously by the same process for fabricating the device structure of the system shown in FIG. <b>2</b>.</p>
    <p>FIGS. 3, (A)-(H), schematically illustrate a method of fabricating a TFT. In this example, the structure of FIG. <b>1</b>(<i>a</i>), or the TFT of the inverse staggered structure, was used. Of course, other structure may also be employed. In FIG. <b>3</b>(A), a sheet of glass <b>1</b> was made of an inexpensive glass, i.e., excluding quartz glass, and withstood thermal treatment below 700° C., e.g., about at 600° C. Silicon oxide (SiO<sub>2</sub>) was deposited as a base film <b>2</b> on the glass sheet <b>1</b> up to a thickness of 1000 to 3000 Å by RF (high frequency) sputtering, using a magnetron. In the present example, the thickness of the base film <b>2</b> was 2000 Å. The film was formed within an ambient of 100% oxygen. The temperature was 150° C. during the formation of the film. The output of the magnetron was 400 to 800 W. The pressure was 0.5 Pa. A target consisting of quartz or a single crystal of silicon was used. The deposition rate was 30 to 100 Å/min.</p>
    <p>A chromium (Cr) layer <b>3</b> which would become a gate electrode was formed on the base film <b>2</b> by a well-known sputtering method. The thickness of the film was 800 to 1000 Å. In the present example, the thickness was 1000 Å. This film was patterned with a first photomask P<b>1</b>, resulting in a structure shown in FIG. <b>3</b>(B). The gate electrode may be made of tantalum (Ta). Where the gate electrode was made of aluminum (Al), the film might be patterned with the first photomask P<b>1</b> and then the surface might be anodized (anodic oxidized).</p>
    <p>A film of silicon nitride (SiN<sub>x</sub>) was formed as a gate-insulating film <b>4</b> on the chromium layer <b>3</b> by PCVD. The thickness of the film was 1000 to 5000 Å. In the present example, the thickness was 3000 Å. The raw material gas consisted of one part of silane (SiH<sub>4</sub>) and three parts of ammonia gas (NH<sub>3</sub>). The film was formed at a temperature of 250 to 350° C. In the present example, the temperature was 260° C. The RF frequency was 13.56 MHz. The RF output power was 80 W. The pressure was 0.05 torr. The deposition rate was 80 Å/min.</p>
    <p>An intrinsic amorphous silicon film <b>5</b> was formed on the gate-insulating film <b>4</b> by PCVD. The thickness of the film <b>5</b> was 200 to 1000 Å. In the present example, the thickness was 700 Å. Silane (SiH<sub>4</sub>) was used as the raw material gas. The film was formed at a temperature of 150 to 300° C. In the present example, the temperature was 200° C. The RF frequency was 13.56 MHz. The RF output power was 35 W. The pressure was 0.5 torr. The deposition rate was 60 Å/min.</p>
    <p>A doped amorphous silicon layer <b>6</b> was formed on the intrinsic amorphous silicon film <b>5</b> by PCVD. In the present example, the layer <b>6</b> was an n<sup>+</sup>-type amorphous silicon layer. The thickness of the layer <b>6</b> was 300 to 500 Å. In the present example, the thickness was 500 Å. Silane was used as the raw material gas. Phosphine (PH<sub>3</sub>) which accounted for 1% of the silane was added to implant phosphorus as an n-type dopant. The film was formed at a temperature of 150 to 300° C. In the present example, the temperature was 200° C. The RF frequency was 13.56 MHz. The RF output power was 40 W. The pressure was 0.5 torr. The deposition rate was 60 Å/min.</p>
    <p>The gate insulating film <b>4</b>, the intrinsic amorphous silicon layer <b>5</b>, and the n<sup>+</sup>-type amorphous silicon layer <b>6</b> were formed in this way, thus resulting in a laminate shown in FIG. <b>3</b>(C). These layers were all created by PCVD. Therefore, it is effective to form them in succession in a multi-chamber system. Other methods such as low-pressure CVD, sputtering, photoassisted CVD may also be adopted. Subsequently, a dry etching process was performed, using a second photomask P<b>2</b>, to form a TFT island as shown in FIG. <b>3</b>(D).</p>
    <p>Then, a chromium layer <b>7</b> which would become source and drain electrodes was formed by sputtering. The resulting laminate is shown in FIG. <b>3</b>(E). The thickness was 500 to 1000 Å. In the present example, the thickness was 800 Å. This layer was patterned, using a third photomask P<b>3</b>. At this time, the n<sup>+</sup>-type amorphous silicon layer was patterned by dry etching without peeling off resist <b>8</b>. Thus, a channel formation region, a source electrode <b>9</b>, a drain electrode <b>10</b>, a source region <b>11</b>, and a drain region <b>12</b> were formed, resulting in a laminate shown in FIG. <b>3</b>(F).</p>
    <p>A wet etching process was carried out without peeling off the resist to perform an overetching process which made the distance between the source and drain electrodes larger than the distance between the source and drain regions. This made it possible to activate and crystallize the source and drain regions by laser irradiation from above the laminate. Thereafter, the resist was peeled off, producing a laminate shown in FIG. <b>3</b>(G).</p>
    <p>As shown in FIG. <b>3</b>(H), silicon oxide (SiO<sub>2</sub>) was deposited as a passivation film on the laminate shown in FIG. <b>3</b>(G) by the aforementioned RF sputtering. The thickness of this film was 1000 to 3000 Å. In the present example, the thickness was 2000 Å. PCVD and other methods may also be used. In this way, the device structure of the TFT was completed.</p>
    <p>Thereafter, conductive interconnects were formed. A measuring instrument was connected. Laser radiation was illuminated from above the device while monitoring the electrical characteristics. HP-4142B was employed as the measuring instrument. An excimer laser was used as the laser. In this example, a KrF excimer laser producing laser radiation of wavelength 248 nm was used. Ultraviolet radiation at this wavelength could penetrate through the passivation film formed at the top of the TFT. The energy E was 200 to 350 mJ/cm<sup>2</sup>. The number of the shot laser pulses was 1 to 50. The temperature T<sub>s </sub>of the substrate was from room temperature to 400° C. during the illumination.</p>
    <p>In this way, either the channel formation region or the source and drain regions or all of them were illuminated with laser radiation while monitoring the electrical characteristics on the measuring instrument. As a result, the region or regions were crystallized and activated. TFTs <b>30</b> for activating the matrix of pixels shown in FIG. 2 exhibited desired characteristics. These TFTs are huge in number, e.g., 640×400=256,000. It is necessary that these TFTs have exactly the same characteristics. Hence, it has been very difficult to increase the production yield. The novel method could greatly reduce defective TFTs whose characteristics deviate greatly from intended characteristics. Consequently, the production yield could be enhanced greatly.</p>
    <p>TFTs <b>31</b> (FIG. 2) for peripheral circuits were sufficiently illuminated with laser radiation. The result is that the characteristics were improved greatly. Before the laser illumination, the field effect mobility μ<sub>1 </sub>was 0.5 to 0.8 cm<sup>2</sup>/V·s and the threshold voltage V<sub>th1 </sub>was 10 to 20 V. After the laser illumination, the field effect mobility μ<sub>2 </sub>was 10 to 100 cm<sup>2</sup>/V·s and the threshold voltage V<sub>th2 </sub>was 5 to 7 V. In this way, the characteristics were improved greatly. The TFTs could operate at a sufficiently large velocity to activate the peripheral circuits of a liquid crystal display device. The channel formation region made of an amorphous silicon film was crystallized and became a polysilicon film having a high carrier mobility. The TFTs had satisfactory characteristics as polysilicon TFTs.</p>
    <p>Then, ITO (indium tin oxide) was sputtered on the substrate up to a thickness of 0.1 μm. Pixel electrodes were created by patterning using a photomask. Pixel electrodes were then connected with the thin film transistors. This ITO film was created at a temperature between room temperature and 150° C. followed by an anneal within oxygen ambient or within the atmosphere at a temperature of 200 to 400° C. If the pixel electrodes are not deteriorated by the laser radiation, then the TFTs may be illuminated with laser radiation after the pixel electrodes are completed.</p>
    <p>A polyimide precursor was printed on the substrate by an offset method. The laminate was sintered within a non-oxidizing ambient of, for example, nitrogen at 350° C. for 1 hour. Then, the polyimide surface was changed in quality by a well-known rubbing method. A means of orienting the liquid-crystal molecules in a given direction at least at the beginning was produced thereby. In this manner, one substrate of a liquid-crystal display was obtained.</p>
    <p>FIG. 6 is a view showing the assembly of a liquid-crystal display according to the present invention.</p>
    <p>The other substrate <b>25</b> was created by sputtering ITO over the whole surface of one side of the glass substrate up to a thickness of 1 μm and patterning the ITO into a counter electrode <b>26</b>, using a photomask. The ITO film was formed at a temperature between room temperature and 150° C., and then annealed within an oxygen or atmospheric ambient at 200 to 300° C. Consequently, a second substrate was obtained.</p>
    <p>A polyimide precursor was printed on the substrate by an offset method. The laminate was sintered at 350° C. for 1 hour within a non-oxidizing ambient of, for example, nitrogen. Then, the polyimide surface <b>27</b> was changed in quality by a well-known rubbing method. A means of orienting the liquid-crystal molecules in a given direction at least at the beginning was produced thereby.</p>
    <p>Then, a nematic-liquid crystal <b>28</b> was sandwiched between the aforementioned two substrates to form an electro-optical modulating layer between the two substrates <b>1</b> and <b>25</b>. Thereby, the counter electrode <b>26</b> is provided on the electro-optical modulating layer. External leads were bonded. A polarizing plate was stuck to the outer surface, thus producing a transmission-type liquid-crystal display. The derived liquid-crystal display was comparable to a liquid-crystal display in which TFTs for activating a matrix of pixels are fabricated independent of peripheral driving circuits.</p>
    <p>As described thus far, in order to crystallize and activate the channel formation region, the source and drain regions by laser irradiation after the completion of the device structure, it is necessary that the incident side, or the passivation film at the top of the laminate, pass ultraviolet radiation. In the channel formation region, it is the interface with the gate insulating film which operates as a channel in practice. Therefore, the intrinsic amorphous silicon layer which becomes the channel formation region must be crystallized sufficiently. For this purpose, this amorphous silicon layer should be made as thin as possible.</p>
    <p>In this way, the various characteristics can be controlled and polysilicon TFTs can be fabricated by irradiating the amorphous silicon TFTs with laser radiation after the device structure is completed. Also, the amorphous silicon TFTs and the polysilicon TFTs can be manufactured separately on the same substrate during the same process for fabricating the same device structure. Furthermore, a circuit system having numerous polysilicon TFTs can be fabricated at a low temperature between room temperature and 400° C. The system can be manufactured economically without using an expensive glass such as quartz glass.</p>
    <heading>EXAMPLE 2</heading> <p>A polysilicon TFT liquid-crystal display having redundant circuit configurations was fabricated in accordance with the present invention. It is very difficult to completely operate all TFTs of a circuit system using numerous polysilicon TFTs such as a polysilicon TFT liquid-crystal display. In reality, some form of redundant configuration is often adopted to improve the production yield. One kind of redundant configuration for amorphous silicon TFTs for activating the matrix of pixels of an amorphous silicon TFT liquid-crystal display comprises two TFTs connected in parallel. These two TFTs are operated simultaneously. If one of them does not operate for some cause or other, the other operates. This improves the production yield. However, the electric current flowing through one polysilicon TFT when it is conducting is as large as about 0.1 mA, which is approximately 100 times as high as the current of about 1 μA flowing through a conducting amorphous silicon TFT. If twice as many as TFTs are operated for redundancy, then it follows that an exorbitant amount of current is wasted. Therefore, it is desired that each one pixel be activated by one TFT.</p>
    <p>Another form of redundant configuration used in a laser-crystallized polysilicon TFT circuit system comprises two identical polysilicon TFT circuits which can be connected in parallel. One circuit is operated at first. When this circuit ceases to operate normally, or if a malfunction is discovered at the time of an operation check, the operated circuit is switched to the other. In this case, both circuits must be fabricated from laser-crystallized polysilicon TFTs. Hence, the time of the laser irradiation operation is doubled. Also, the energy consumed is doubled. The time taken to complete the product is prolonged. In addition, the cost is increased.</p>
    <p>These problems are solved by a novel method described now. FIG. 4 shows a polysilicon TFT liquid-crystal display having redundant configurations according to the invention. As shown in FIGS. 4 and 5, in this liquid-crystal display, all TFTs <b>20</b> for activating pixels arranged in rows and columns and a shift register <b>21</b> in a peripheral circuit have redundant configurations. Each TFT configuration for activating a pixel has two identical TFTs. The shift register has two identical circuits.</p>
    <p>First, all TFTs having redundant configuration were manufactured. Each TFT assumed the structure shown in FIGS. 1, (<i>a</i>)-(<i>d</i>). After the device structure was completed, it was irradiated with laser radiation to change the TFTs into polysilicon TFTs. The TFTs were manufactured in the sequence shown in FIGS. 3, (A)-(H), as described in connection with Example 1. A passivation film was formed. The process proceeded to the condition in which the pixel electrodes were not yet formed, i.e., to the step of FIG. <b>3</b>(H).</p>
    <p>FIG. 5 shows the arrangement of the TFTs for activating pixels arranged in rows and columns. These TFTs were amorphous silicon TFTs. Two TFTs were connected in parallel. Each pair of TFTs were connected with every pixel electrode. One of these two TFTs, TFT <b>23</b> in this example, was irradiated with laser radiation to make the TFT a polysilicon TFT. A measuring instrument was connected, and the operation was checked. If no trouble was found, then the operator went to the next step. Since the redundant TFT <b>24</b> was an amorphous silicon TFT, the working current was two orders of magnitude less than the working current through a polysilicon TFT. Therefore, the effects of redundant TFT could be substantially neglected. Furthermore, parallel operation does not occur, because the threshold voltage for a polysilicon TFT was 0 to about 10 V, whereas the threshold voltage for an amorphous silicon TFT was about 10 to 20 V. In this manner, only the laser-crystallized polysilicon TFT operated.</p>
    <p>If any TFT does not operate normally, the redundant amorphous silicon TFT (<b>24</b> in this example) forming a pair with the malfunctioning TFT is irradiated with laser radiation to make the amorphous silicon TFT a polysilicon TFT. If necessary, the interconnect to the non-redundant TFT, or point A in this example, is broken by the laser irradiation. In this manner, the operated TFT can be easily switched to the redundant TFT.</p>
    <p>In this structure, if it is not necessary to switch the operated TFT to the redundant TFT, the polysilicon TFT activating one pixel is substantially one, though the two TFTs provide a redundant configuration. The electric power consumed can be halved compared with the case in which two polysilicon TFTs are connected in parallel to form a redundant configuration. Also, the operated TFT can be switched to the redundant TFT by one or more shots of laser radiation. In consequence, a very simple and efficient method has been realized.</p>
    <p>The redundant circuit of the shift register also comprises two same circuits connected in parallel. After the condition shown in FIG. <b>3</b>(H), the TFTs are fabricated as amorphous silicon TFTs until electrodes are connected. Later connection or switching using a connector or the like may also be made. All the TFTs in one circuit, <b>21</b> in this example, are crystallized by laser irradiation. A measuring instrument is connected to check the operation. If they operate normally, then the operator goes to the next step.</p>
    <p>Where both circuits are connected in parallel, the TFT in the redundant circuit is an amorphous silicon TFT and, therefore, the working current is about two orders of magnitude smaller than the working current through a polysilicon TFT. Hence, the effects of the TFT in the redundant circuit are substantially negligible. Furthermore, parallel operation does not occur, because the threshold voltage for a polysilicon TFT is 0 to about 10 V, whereas the threshold voltage for an amorphous silicon TFT is about 10 to 20 V. In this manner, only the laser-crystallized polysilicon TFT operates.</p>
    <p>If the circuit does not operate normally, the amorphous silicon TFT in the redundant circuit <b>22</b> is irradiated with laser radiation to change the amorphous silicon TFT into a polysilicon TFT. If necessary, the interconnect (point B in this example) to the non-redundant circuit is broken by laser radiation. In this way, the operated circuit is easily switched to the redundant circuit. Of course, the connection or switching may be made by a connector or the like.</p>
    <p>Consequently, crystallization by laser irradiation is not needed unless the necessity of switching to the redundant circuit arises. The time for which laser radiation is irradiated is halved compared with the case in which all TFTs are irradiated with laser radiation at the beginning of, or during, the process for manufacturing them. As such, wasteful consumption of energy is avoided. Also, the process time is shortened. A reduction in the cost is accomplished. Furthermore, energy is saved. In addition, the operation for switching the operated TFT to the redundant TFT can be quite easily performed without involving complex wiring operations.</p>
    <p>Moreover, this method can be applied to a device which malfunctions in use, as well as to a device that is being manufactured. The performance of the used device can be recovered similarly. In this manner, the novel structure realizes an advantageous redundant configuration in a circuit comprising a polysilicon TFT. That is, this redundant configuration offers a reduction in the electric power consumed, a reduction in the manufacturing time, a reduction in the cost, and energy saving.</p>
    <p>The novel manufacturing method yields the following advantages. After the device structure is completed, laser radiation is illuminated while monitoring the electrical characteristics. This makes it easy to control the optimum parameter of thin film transistors forming a circuit system. In the case of a TFT liquid-crystal display or the like needing a quite large number of TFTs, they are required to have uniform characteristics. If the characteristics of the TFTs vary, the variations can be corrected by the novel method. Hence, the quality and the production yield can be improved greatly. Additionally, the quality and the production yield can be enhanced simultaneously without the need to subject the device structure to any complex step.</p>
    <p>The present invention permits the various electrical characteristics such as the mobility of the thin film transistors on the same substrate to be controlled at will. Also, a mixed system comprising amorphous silicon TFTs and polysilicon TFTs can be fabricated by crystallizing only requisite TFTS.</p>
    <p>Since the laser radiation is irradiated only for a quite short time, the substrate temperature is hardly elevated and so polysilicon TFT can be manufactured at low temperatures between room temperature and 400° C. In consequence, a polysilicon TFT system having a large area can be fabricated economically without using an expensive glass such as quartz glass.</p>
    <p>The novel TFT structures and general TFT structures are manufactured on the same substrate, making use of amorphous silicon. Laser radiation is directed to the TFTs of the novel structure. Thus, a mixed system comprising amorphous silicon TFTs and polysilicon TFTs can be realized.</p>
    <p>As described thus far, the novel method of manufacturing thin film transistors yields numerous advantages. In this way, the novel method is industrially advantageous.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4368523">US4368523</a></td><td class="patent-data-table-td patent-date-value">Dec 16, 1980</td><td class="patent-data-table-td patent-date-value">Jan 11, 1983</td><td class="patent-data-table-td ">Tokyo Shibaura Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Liquid crystal display device having redundant pairs of address buses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4514253">US4514253</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 1983</td><td class="patent-data-table-td patent-date-value">Apr 30, 1985</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">By masking, photolithography</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4561906">US4561906</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 1983</td><td class="patent-data-table-td patent-date-value">Dec 31, 1985</td><td class="patent-data-table-td ">Northern Telecom Limited</td><td class="patent-data-table-td ">Doping polysilicon applying absorption mask, applying laser to diffuse dopant, forming additional connectors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4582395">US4582395</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 1981</td><td class="patent-data-table-td patent-date-value">Apr 15, 1986</td><td class="patent-data-table-td ">Kabushiki Kaisha Suwa Seikosha</td><td class="patent-data-table-td ">Active matrix assembly for a liquid crystal display device including an insulated-gate-transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4619034">US4619034</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 1985</td><td class="patent-data-table-td patent-date-value">Oct 28, 1986</td><td class="patent-data-table-td ">Ncr Corporation</td><td class="patent-data-table-td ">Method of making laser recrystallized silicon-on-insulator nonvolatile memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4624737">US4624737</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 1985</td><td class="patent-data-table-td patent-date-value">Nov 25, 1986</td><td class="patent-data-table-td ">Seiko Instruments &amp; Electronics Ltd.</td><td class="patent-data-table-td ">Process for producing thin-film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4651408">US4651408</a></td><td class="patent-data-table-td patent-date-value">May 17, 1984</td><td class="patent-data-table-td patent-date-value">Mar 24, 1987</td><td class="patent-data-table-td ">Northern Telecom Limited</td><td class="patent-data-table-td ">Fabrication of stacked MOS devices utilizing lateral seeding and a plurality of separate implants at different energies</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4746628">US4746628</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 1986</td><td class="patent-data-table-td patent-date-value">May 24, 1988</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Method for making a thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4778773">US4778773</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 1987</td><td class="patent-data-table-td patent-date-value">Oct 18, 1988</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Semiconductors; gate electrode as mask for photoresist layer being exposed through transparent substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4797108">US4797108</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 1986</td><td class="patent-data-table-td patent-date-value">Jan 10, 1989</td><td class="patent-data-table-td ">Lucas Industries Public Limited Company</td><td class="patent-data-table-td ">Method of manufacturing amorphous silicon field effect transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4803536">US4803536</a></td><td class="patent-data-table-td patent-date-value">Oct 24, 1986</td><td class="patent-data-table-td patent-date-value">Feb 7, 1989</td><td class="patent-data-table-td ">Xerox Corporation</td><td class="patent-data-table-td ">Electrostatic discharge protection network for large area transducer arrays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4838654">US4838654</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 1987</td><td class="patent-data-table-td patent-date-value">Jun 13, 1989</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Liquid crystal display device having display and driver sections on a single board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4851363">US4851363</a></td><td class="patent-data-table-td patent-date-value">Mar 21, 1988</td><td class="patent-data-table-td patent-date-value">Jul 25, 1989</td><td class="patent-data-table-td ">General Motors Corporation</td><td class="patent-data-table-td ">Fabrication of polysilicon fets on alkaline earth alumino-silicate glasses</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4864376">US4864376</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 1988</td><td class="patent-data-table-td patent-date-value">Sep 5, 1989</td><td class="patent-data-table-td ">Hosiden Electronics Co. Ltd.</td><td class="patent-data-table-td ">Thin-film transistor and method of fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4948231">US4948231</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 1989</td><td class="patent-data-table-td patent-date-value">Aug 14, 1990</td><td class="patent-data-table-td ">Hosiden Electronics Co. Ltd.</td><td class="patent-data-table-td ">Liquid crystal display device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4959700">US4959700</a></td><td class="patent-data-table-td patent-date-value">Feb 3, 1988</td><td class="patent-data-table-td patent-date-value">Sep 25, 1990</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Insulated gate field effect transistor and its manufacturing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4960719">US4960719</a></td><td class="patent-data-table-td patent-date-value">Jan 23, 1989</td><td class="patent-data-table-td patent-date-value">Oct 2, 1990</td><td class="patent-data-table-td ">Seikosha Co., Ltd.</td><td class="patent-data-table-td ">Method for producing amorphous silicon thin film transistor array substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4963503">US4963503</a></td><td class="patent-data-table-td patent-date-value">Mar 29, 1989</td><td class="patent-data-table-td patent-date-value">Oct 16, 1990</td><td class="patent-data-table-td ">Hosiden Electronics Co., Ltd.</td><td class="patent-data-table-td ">Connecting electrodes and thin film transistors to a radiation transparent substrate with opaque metal layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4998152">US4998152</a></td><td class="patent-data-table-td patent-date-value">Jan 24, 1990</td><td class="patent-data-table-td patent-date-value">Mar 5, 1991</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5028551">US5028551</a></td><td class="patent-data-table-td patent-date-value">May 9, 1990</td><td class="patent-data-table-td patent-date-value">Jul 2, 1991</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Liquid Crystals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5040875">US5040875</a></td><td class="patent-data-table-td patent-date-value">Jul 22, 1988</td><td class="patent-data-table-td patent-date-value">Aug 20, 1991</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Active matrix liquid crystal display having a high contrast ratio</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5063378">US5063378</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 1989</td><td class="patent-data-table-td patent-date-value">Nov 5, 1991</td><td class="patent-data-table-td ">David Sarnoff Research Center, Inc.</td><td class="patent-data-table-td ">Scanned liquid crystal display with select scanner redundancy</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5070379">US5070379</a></td><td class="patent-data-table-td patent-date-value">Jun 19, 1990</td><td class="patent-data-table-td patent-date-value">Dec 3, 1991</td><td class="patent-data-table-td ">Oki Electric Industry Co., Ltd.</td><td class="patent-data-table-td ">Thin-film transistor matrix for active matrix display panel with alloy electrodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5071779">US5071779</a></td><td class="patent-data-table-td patent-date-value">Mar 15, 1990</td><td class="patent-data-table-td patent-date-value">Dec 10, 1991</td><td class="patent-data-table-td ">Seikosha Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal displays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5124769">US5124769</a></td><td class="patent-data-table-td patent-date-value">Mar 1, 1991</td><td class="patent-data-table-td patent-date-value">Jun 23, 1992</td><td class="patent-data-table-td ">Nippon Telegraph And Telephone Corporation</td><td class="patent-data-table-td ">Thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5141885">US5141885</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 1991</td><td class="patent-data-table-td patent-date-value">Aug 25, 1992</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Method of fabrication of thin film transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5147826">US5147826</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 1990</td><td class="patent-data-table-td patent-date-value">Sep 15, 1992</td><td class="patent-data-table-td ">The Pennsylvania Research Corporation</td><td class="patent-data-table-td ">Annealing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5153702">US5153702</a></td><td class="patent-data-table-td patent-date-value">Jun 8, 1988</td><td class="patent-data-table-td patent-date-value">Oct 6, 1992</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Thin film semiconductor device and method for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5157470">US5157470</a></td><td class="patent-data-table-td patent-date-value">May 21, 1991</td><td class="patent-data-table-td patent-date-value">Oct 20, 1992</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Thin film transistor, manufacturing method thereof and matrix circuit board and image display device each using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5165075">US5165075</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 1991</td><td class="patent-data-table-td patent-date-value">Nov 17, 1992</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Electro-optic device having pairs of complementary transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5198379">US5198379</a></td><td class="patent-data-table-td patent-date-value">Jun 17, 1992</td><td class="patent-data-table-td patent-date-value">Mar 30, 1993</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Method of making a MOS thin film transistor with self-aligned asymmetrical structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5200847">US5200847</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 1991</td><td class="patent-data-table-td patent-date-value">Apr 6, 1993</td><td class="patent-data-table-td ">Casio Computer Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal display device having driving circuit forming on a heat-resistant sub-substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5208476">US5208476</a></td><td class="patent-data-table-td patent-date-value">May 31, 1991</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Low leakage current offset-gate thin film transistor structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5275851">US5275851</a></td><td class="patent-data-table-td patent-date-value">Mar 3, 1993</td><td class="patent-data-table-td patent-date-value">Jan 4, 1994</td><td class="patent-data-table-td ">The Penn State Research Foundation</td><td class="patent-data-table-td ">Low temperature crystallization and patterning of amorphous silicon films on electrically insulating substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5294811">US5294811</a></td><td class="patent-data-table-td patent-date-value">Dec 2, 1991</td><td class="patent-data-table-td patent-date-value">Mar 15, 1994</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Thin film semiconductor device having inverted stagger structure, and device having such semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5306651">US5306651</a></td><td class="patent-data-table-td patent-date-value">May 10, 1991</td><td class="patent-data-table-td patent-date-value">Apr 26, 1994</td><td class="patent-data-table-td ">Asahi Glass Company Ltd.</td><td class="patent-data-table-td ">Laser beam radiation to transform the non-singlecrystalline and activate the impurity ions without melting</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5313077">US5313077</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 1993</td><td class="patent-data-table-td patent-date-value">May 17, 1994</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Insulated gate field effect transistor and its manufacturing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5315132">US5315132</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 1992</td><td class="patent-data-table-td patent-date-value">May 24, 1994</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5366926">US5366926</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1993</td><td class="patent-data-table-td patent-date-value">Nov 22, 1994</td><td class="patent-data-table-td ">Xerox Corporation</td><td class="patent-data-table-td ">Low temperature process for laser dehydrogenation and crystallization of amorphous silicon</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5403762">US5403762</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 1994</td><td class="patent-data-table-td patent-date-value">Apr 4, 1995</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method of fabricating a TFT</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5403772">US5403772</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 1993</td><td class="patent-data-table-td patent-date-value">Apr 4, 1995</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5420048">US5420048</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 1991</td><td class="patent-data-table-td patent-date-value">May 30, 1995</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Manufacturing method for SOI-type thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5441905">US5441905</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 1993</td><td class="patent-data-table-td patent-date-value">Aug 15, 1995</td><td class="patent-data-table-td ">Industrial Technology Research Institute</td><td class="patent-data-table-td ">Process of making self-aligned amorphous-silicon thin film transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5501989">US5501989</a></td><td class="patent-data-table-td patent-date-value">Mar 21, 1994</td><td class="patent-data-table-td patent-date-value">Mar 26, 1996</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method of making semiconductor device/circuit having at least partially crystallized semiconductor layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5530265">US5530265</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 1994</td><td class="patent-data-table-td patent-date-value">Jun 25, 1996</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Insulated gate semiconductor device and process for fabricating the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5543636">US5543636</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Aug 6, 1996</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Insulated gate field effect transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5569936">US5569936</a></td><td class="patent-data-table-td patent-date-value">Mar 8, 1994</td><td class="patent-data-table-td patent-date-value">Oct 29, 1996</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device employing crystallization catalyst</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5572046">US5572046</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 1994</td><td class="patent-data-table-td patent-date-value">Nov 5, 1996</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device having at least two thin film transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5595923">US5595923</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td patent-date-value">Jan 21, 1997</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method of forming a thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5648662">US5648662</a></td><td class="patent-data-table-td patent-date-value">Jun 15, 1994</td><td class="patent-data-table-td patent-date-value">Jul 15, 1997</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Electro-optical device with amorphous and crystalline shift registers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5656511">US5656511</a></td><td class="patent-data-table-td patent-date-value">Mar 6, 1995</td><td class="patent-data-table-td patent-date-value">Aug 12, 1997</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Manufacturing method for semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5705829">US5705829</a></td><td class="patent-data-table-td patent-date-value">Jan 26, 1996</td><td class="patent-data-table-td patent-date-value">Jan 6, 1998</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device formed using a catalyst element capable of promoting crystallization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5767930">US5767930</a></td><td class="patent-data-table-td patent-date-value">May 20, 1997</td><td class="patent-data-table-td patent-date-value">Jun 16, 1998</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Active-matrix liquid crystal display and fabrication method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5811328">US5811328</a></td><td class="patent-data-table-td patent-date-value">May 31, 1995</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co, Ltd.</td><td class="patent-data-table-td ">Electro-optical device and thin film transistor and method forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5811837">US5811837</a></td><td class="patent-data-table-td patent-date-value">May 9, 1995</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">For an electro-optical device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5821565">US5821565</a></td><td class="patent-data-table-td patent-date-value">Dec 15, 1995</td><td class="patent-data-table-td patent-date-value">Oct 13, 1998</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Thin film transistor structure having increased on-current</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5834071">US5834071</a></td><td class="patent-data-table-td patent-date-value">Feb 11, 1997</td><td class="patent-data-table-td patent-date-value">Nov 10, 1998</td><td class="patent-data-table-td ">Industrial Technology Research Institute</td><td class="patent-data-table-td ">Polycrystalline silicon</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5834345">US5834345</a></td><td class="patent-data-table-td patent-date-value">Sep 24, 1996</td><td class="patent-data-table-td patent-date-value">Nov 10, 1998</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Method of fabricating field effect thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5849611">US5849611</a></td><td class="patent-data-table-td patent-date-value">May 31, 1995</td><td class="patent-data-table-td patent-date-value">Dec 15, 1998</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for forming a taper shaped contact hole by oxidizing a wiring</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5859443">US5859443</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td patent-date-value">Jan 12, 1999</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Insulated gate field effect transistor formed on an insulating surface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5888839">US5888839</a></td><td class="patent-data-table-td patent-date-value">Apr 27, 1995</td><td class="patent-data-table-td patent-date-value">Mar 30, 1999</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Method of manufacturing semiconductor chips for display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5943593">US5943593</a></td><td class="patent-data-table-td patent-date-value">May 22, 1998</td><td class="patent-data-table-td patent-date-value">Aug 24, 1999</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Method for fabricating thin film transistor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6124155">US6124155</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 1998</td><td class="patent-data-table-td patent-date-value">Sep 26, 2000</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Electro-optical device and thin film transistor and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6335213">US6335213</a></td><td class="patent-data-table-td patent-date-value">Apr 14, 1999</td><td class="patent-data-table-td patent-date-value">Jan 1, 2002</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Electro-optical device and thin film transistor and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020042171">US20020042171</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 11, 2001</td><td class="patent-data-table-td patent-date-value">Apr 11, 2002</td><td class="patent-data-table-td ">Hongyong Zhang</td><td class="patent-data-table-td ">Electro-optical device and thin film transistor and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20020130322">US20020130322</a></td><td class="patent-data-table-td patent-date-value">May 8, 2002</td><td class="patent-data-table-td patent-date-value">Sep 19, 2002</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device having a thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0416798A2?cl=en">EP0416798A2</a></td><td class="patent-data-table-td patent-date-value">Aug 29, 1990</td><td class="patent-data-table-td patent-date-value">Mar 13, 1991</td><td class="patent-data-table-td ">Canon Kabushiki Kaisha</td><td class="patent-data-table-td ">Manufacturing method for semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0456199A2?cl=en">EP0456199A2</a></td><td class="patent-data-table-td patent-date-value">May 7, 1991</td><td class="patent-data-table-td patent-date-value">Nov 13, 1991</td><td class="patent-data-table-td ">Asahi Glass Company Ltd.</td><td class="patent-data-table-td ">Process for preparing a polycrystalline semiconductor thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH028369A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEwLlBGAgctugZAPBohBTZ-kFtuiw">JPH028369A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0227320A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHu1BaYdsDXghw_TBo1tOPBmzCOPw">JPH0227320A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0233934A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHetgJAftlLqSDX-6OmsZTgKNigVw">JPH0233934A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH0391932A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGCTXIW9NjuXg9rUn6NfoYIJuqaBg">JPH0391932A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH01155025A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEY138iAvee7miu05HqnzU_4RApHQ">JPH01155025A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH01157520A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNG8yppUNzPA9osMq5GNVlDNK9q65Q">JPH01157520A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH02152251A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHV4PsCtUK1kDYs1R1yb0ZFSlXTnQ">JPH02152251A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH02177443A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHJ6BHyuw9-r2ob8A_QQTfJay8gIQ">JPH02177443A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH02203567A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFRhlJP5cNHBY6PP9snSizRBQ_heg">JPH02203567A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH02208635A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHb7rafvE-MiSHimQbF9wZlxr8lwQ">JPH02208635A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH02222545A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNEfTNUnxi5FH6XRrd1313s52iyDCA">JPH02222545A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH02223912A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNHluW1FUfclsgP7UD1AVDdinaWi8Q">JPH02223912A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH02310932A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGpRLhfiadBY8orud0hRB3GH4uXvg">JPH02310932A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS63164A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGOyCof7X4oW4tQ9i8DhPwt7bnBJQ">JPS63164A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS582073A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGmpT6nAfmtvE62VzqUEH8V4g5anw">JPS582073A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS6230379A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNENwKgfg9Mr6so4aqOoIY3cpOOdXw">JPS6230379A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS6346776A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFpxRVQWA6cYBXUb4mRCgdtiRbD2g">JPS6346776A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS6386573A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFpGoM7jlDqgE_0Vel0ry96J1vOnQ">JPS6386573A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS6445162A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFS6KME7Qjp968pPBy9s1qRkz7opw">JPS6445162A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS59163871A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNG3I8kKMnyiI6OOJFfjAWP641gTzQ">JPS59163871A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS60245124A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNE4iBy5Ex1n64FOnx0b0jXn-N1j7A">JPS60245124A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS60245172A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGng2AHMQ2Ft8eowp2i4ATk7cR2xA">JPS60245172A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS61263273A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFoLoeNNckyKZjxTPgEtKbTAfPGnQ">JPS61263273A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS62104171A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFYQI8i_eInSLCi1FgbkqYLcS9aVw">JPS62104171A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS62148928A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNG7ReJ26sRVcGGVNJ-zepf8N0i5fg">JPS62148928A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS62171160A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNG2t2z9RU7OihcOij3NYXhW7GymQQ">JPS62171160A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS63168052A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNH5radw8BZtZbNyM3KzvOZ4XqKBHQ">JPS63168052A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS63232483A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNESaJPhHFiBN_glroCjaGmEEtstJw">JPS63232483A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS63237577A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGRV3BiKs22Zanae2uuB-4tLs7lqQ">JPS63237577A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=yQZnBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DS63289965A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNFKpiLswP7ZHO9Q7rudrg3g9oxsXg">JPS63289965A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Copy of an Official Action mailed Oct. 7, 2003 in U.S. Application Ser. No. 10/140,176 filed May 8, 2002 and entitled Semiconductor Device Having a Thin Film Transistor, 7 pages including cover sheet.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Divisional Application Based on application Ser. No. 10/011,708 filed May 8, 2002, Hongyong Zhang et al. entitled Semiconductor Device Having a Thin Film Transistor.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Dvurechenskii et al., "<a href='http://scholar.google.com/scholar?q="Transport+Phenomena+in+Amorphous+Silicon+Doped+by+Ion+Implantation+of+3d+Metals"'>Transport Phenomena in Amorphous Silicon Doped by Ion Implantation of 3d Metals</a>", Phys. Stat. Sol. (a), vol. 95, (1986), pp. 635-640.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hayzelden et al., "<a href='http://scholar.google.com/scholar?q="In+Situ+Transmission+Electron+Microscopy+Studies+of+Silicide-Mediated+Crystallization+of+Amorphous+Silicon"'>In Situ Transmission Electron Microscopy Studies of Silicide-Mediated Crystallization of Amorphous Silicon</a>", Appl. Phys. Lett., vol. 60, No. 2, Jan. 13, 1992, pp. 225-227.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Hempel et al., "<a href='http://scholar.google.com/scholar?q="Needle-Like+Crystallization+of+Ni+Doped+Amorphous+Silicon+Thin+Films"'>Needle-Like Crystallization of Ni Doped Amorphous Silicon Thin Films</a>", Solid State Communications, vol. 85, No. 11, Mar. 1993, pp. 921-924.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Inoue et al., "<a href='http://scholar.google.com/scholar?q="Low+Temperature+CMOS+Self-Aligning+Poly+-Si+TFTs+and+Circuit+Scheme+Utilizing+New+Ion+Doping+and+Masking+Technique"'>Low Temperature CMOS Self-Aligning Poly -Si TFTs and Circuit Scheme Utilizing New Ion Doping and Masking Technique</a>", Seiko Epson Corporation, TFT Research Laboratory, Aug. 12, 1991, pp. 555-558.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Kawachi et al., "<a href='http://scholar.google.com/scholar?q="Large-Area+Doping+Process+for+Fabrication+of+Poly-Si+Thin+Film+Transistors+Using+Bucket+Ion+Source+and+XeC1+Excimer+Laser+Annealing"'>Large-Area Doping Process for Fabrication of Poly-Si Thin Film Transistors Using Bucket Ion Source and XeC1 Excimer Laser Annealing</a>", Japanese Journal of Applied Physics, vol. 29, No. 12, Dec. 1990, pp. L2370-2372.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf et al., Silicon Processing for the VLSI Era vol. 1: Process Technology, (C) 1986, pp. 179.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf et al., Silicon Processing for the VLSI Era vol. 1: Process Technology, © 1986, pp. 179.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf et al., Silicon Processing the VLSI Era vol. 2: Process Integration, (C) 1990, pp. 260-273.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf et al., Silicon Processing the VLSI Era vol. 2: Process Integration, © 1990, pp. 260-273.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7116694">US7116694</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 11, 2002</td><td class="patent-data-table-td patent-date-value">Oct 3, 2006</td><td class="patent-data-table-td ">Avago Technologies Fiber Ip (Singapore) Pte. Ltd.</td><td class="patent-data-table-td ">Transmitter array with pixel element that has primary semiconductor laser and at least one secondary semiconductor laser</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7333169">US7333169</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2003</td><td class="patent-data-table-td patent-date-value">Feb 19, 2008</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Electro-optical device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7414266">US7414266</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 2006</td><td class="patent-data-table-td patent-date-value">Aug 19, 2008</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7501306">US7501306</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2006</td><td class="patent-data-table-td patent-date-value">Mar 10, 2009</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7723168">US7723168</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td patent-date-value">May 25, 2010</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Method of manufacturing a stacked transistor having a polycrystalline Si film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7738050">US7738050</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 2008</td><td class="patent-data-table-td patent-date-value">Jun 15, 2010</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd</td><td class="patent-data-table-td ">Liquid crystal display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7842586">US7842586</a></td><td class="patent-data-table-td patent-date-value">Aug 1, 2008</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Plasma CVD apparatus, method for manufacturing microcrystalline semiconductor layer, and method for manufacturing thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7868984">US7868984</a></td><td class="patent-data-table-td patent-date-value">Dec 18, 2007</td><td class="patent-data-table-td patent-date-value">Jan 11, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Electro-optical device and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7910929">US7910929</a></td><td class="patent-data-table-td patent-date-value">Dec 15, 2008</td><td class="patent-data-table-td patent-date-value">Mar 22, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7919779">US7919779</a></td><td class="patent-data-table-td patent-date-value">Feb 12, 2009</td><td class="patent-data-table-td patent-date-value">Apr 5, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method of manufacturing thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7940345">US7940345</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td patent-date-value">May 10, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7968879">US7968879</a></td><td class="patent-data-table-td patent-date-value">Dec 24, 2008</td><td class="patent-data-table-td patent-date-value">Jun 28, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor and display device including the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7968885">US7968885</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2008</td><td class="patent-data-table-td patent-date-value">Jun 28, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Display device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7998800">US7998800</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 2008</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7998801">US7998801</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 2009</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Manufacturing method of thin film transistor having altered semiconductor layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8017946">US8017946</a></td><td class="patent-data-table-td patent-date-value">Aug 12, 2008</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor having microcrystalline semiconductor layer and amorphous semiconductor layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8022405">US8022405</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Light-emitting device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8030655">US8030655</a></td><td class="patent-data-table-td patent-date-value">Dec 2, 2008</td><td class="patent-data-table-td patent-date-value">Oct 4, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor, display device having thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8053294">US8053294</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 2009</td><td class="patent-data-table-td patent-date-value">Nov 8, 2011</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Manufacturing method of thin film transistor by controlling generation of crystal nuclei of microcrystalline semiconductor film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8093112">US8093112</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td patent-date-value">Jan 10, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8101444">US8101444</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2008</td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8111362">US8111362</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2010</td><td class="patent-data-table-td patent-date-value">Feb 7, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8119468">US8119468</a></td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td patent-date-value">Feb 21, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor and method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8120030">US8120030</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2009</td><td class="patent-data-table-td patent-date-value">Feb 21, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor and display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8124972">US8124972</a></td><td class="patent-data-table-td patent-date-value">Apr 24, 2009</td><td class="patent-data-table-td patent-date-value">Feb 28, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8138032">US8138032</a></td><td class="patent-data-table-td patent-date-value">Apr 14, 2009</td><td class="patent-data-table-td patent-date-value">Mar 20, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing thin film transistor having microcrystalline semiconductor film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8227278">US8227278</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 2009</td><td class="patent-data-table-td patent-date-value">Jul 24, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Methods for manufacturing thin film transistor and display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8247315">US8247315</a></td><td class="patent-data-table-td patent-date-value">Mar 10, 2009</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Plasma processing apparatus and method for manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8283667">US8283667</a></td><td class="patent-data-table-td patent-date-value">Aug 25, 2009</td><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8304775">US8304775</a></td><td class="patent-data-table-td patent-date-value">Mar 2, 2010</td><td class="patent-data-table-td patent-date-value">Nov 6, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8309406">US8309406</a></td><td class="patent-data-table-td patent-date-value">Dec 28, 2011</td><td class="patent-data-table-td patent-date-value">Nov 13, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8325285">US8325285</a></td><td class="patent-data-table-td patent-date-value">Dec 21, 2011</td><td class="patent-data-table-td patent-date-value">Dec 4, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8330887">US8330887</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td patent-date-value">Dec 11, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal display device and electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8334537">US8334537</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 2008</td><td class="patent-data-table-td patent-date-value">Dec 18, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Light-emitting device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8338240">US8338240</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td patent-date-value">Dec 25, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8343821">US8343821</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 2011</td><td class="patent-data-table-td patent-date-value">Jan 1, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing a thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8343857">US8343857</a></td><td class="patent-data-table-td patent-date-value">Apr 25, 2011</td><td class="patent-data-table-td patent-date-value">Jan 1, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Manufacturing method of microcrystalline semiconductor film and manufacturing method of semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8344380">US8344380</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2009</td><td class="patent-data-table-td patent-date-value">Jan 1, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor and display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8349671">US8349671</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 2008</td><td class="patent-data-table-td patent-date-value">Jan 8, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Methods for manufacturing thin film transistor and display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8368075">US8368075</a></td><td class="patent-data-table-td patent-date-value">Nov 15, 2010</td><td class="patent-data-table-td patent-date-value">Feb 5, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Plasma CVD apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8389343">US8389343</a></td><td class="patent-data-table-td patent-date-value">Aug 5, 2011</td><td class="patent-data-table-td patent-date-value">Mar 5, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8395158">US8395158</a></td><td class="patent-data-table-td patent-date-value">Aug 11, 2011</td><td class="patent-data-table-td patent-date-value">Mar 12, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Labortory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor having microcrystalline semiconductor layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8420462">US8420462</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2010</td><td class="patent-data-table-td patent-date-value">Apr 16, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Display device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8462286">US8462286</a></td><td class="patent-data-table-td patent-date-value">Nov 20, 2012</td><td class="patent-data-table-td patent-date-value">Jun 11, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8476744">US8476744</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2010</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor with channel including microcrystalline and amorphous semiconductor regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8482008">US8482008</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 11, 2012</td><td class="patent-data-table-td patent-date-value">Jul 9, 2013</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Method of manufacturing thin film transistor, thin film transistor, and display unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8501554">US8501554</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 2012</td><td class="patent-data-table-td patent-date-value">Aug 6, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Methods for manufacturing thin film transistor and display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8513664">US8513664</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 2009</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor, semiconductor device and electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8525170">US8525170</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 2009</td><td class="patent-data-table-td patent-date-value">Sep 3, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8546810">US8546810</a></td><td class="patent-data-table-td patent-date-value">May 27, 2010</td><td class="patent-data-table-td patent-date-value">Oct 1, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor, display device, and electronic appliance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8569120">US8569120</a></td><td class="patent-data-table-td patent-date-value">Nov 12, 2009</td><td class="patent-data-table-td patent-date-value">Oct 29, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8575608">US8575608</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 2010</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8604481">US8604481</a></td><td class="patent-data-table-td patent-date-value">Oct 3, 2012</td><td class="patent-data-table-td patent-date-value">Dec 10, 2013</td><td class="patent-data-table-td ">Semiconductor Energy Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8624254">US8624254</a></td><td class="patent-data-table-td patent-date-value">Sep 7, 2011</td><td class="patent-data-table-td patent-date-value">Jan 7, 2014</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8633485">US8633485</a></td><td class="patent-data-table-td patent-date-value">Mar 30, 2011</td><td class="patent-data-table-td patent-date-value">Jan 21, 2014</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Display device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8637866">US8637866</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 2009</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8680528">US8680528</a></td><td class="patent-data-table-td patent-date-value">Jul 20, 2011</td><td class="patent-data-table-td patent-date-value">Mar 25, 2014</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Light-emitting device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8703560">US8703560</a></td><td class="patent-data-table-td patent-date-value">Jun 24, 2013</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Methods for manufacturing thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8704230">US8704230</a></td><td class="patent-data-table-td patent-date-value">Aug 18, 2011</td><td class="patent-data-table-td patent-date-value">Apr 22, 2014</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8723181">US8723181</a></td><td class="patent-data-table-td patent-date-value">Apr 8, 2010</td><td class="patent-data-table-td patent-date-value">May 13, 2014</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Stacked transistors and electronic devices including the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120205660">US20120205660</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 11, 2012</td><td class="patent-data-table-td patent-date-value">Aug 16, 2012</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Method of manufacturing thin film transistor, thin film transistor, and display unit</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S158000">438/158</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21134">257/E21.134</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21414">257/E21.414</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S169000">438/169</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S159000">438/159</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S160000">438/160</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29294">257/E29.294</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE29293">257/E29.293</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S468000">438/468</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21413">257/E21.413</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029780000">H01L29/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021265000">H01L21/265</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021268000">H01L21/268</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021200000">H01L21/20</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029786000">H01L29/786</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021336000">H01L21/336</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G02F0001136200">G02F1/1362</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/78678">H01L29/78678</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G02F1/13454">G02F1/13454</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/78675">H01L29/78675</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66765">H01L29/66765</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/1214">H01L27/1214</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/2026">H01L21/2026</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/41733">H01L29/41733</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=yQZnBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L29/66757">H01L29/66757</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L29/66M6T6F15A2</span>, <span class="nested-value">H01L29/66M6T6F15A3</span>, <span class="nested-value">H01L29/417D2</span>, <span class="nested-value">H01L27/12T</span>, <span class="nested-value">H01L21/20D2</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 19, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 24, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 17, 2007</td><td class="patent-data-table-td ">DC</td><td class="patent-data-table-td ">Disclaimer filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070409</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 19, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070322</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1u0-s_P4rBcUgyCegaQa3BA6qRYw\u0026id=yQZnBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0EwUgGYX1asIcdcvYED8MZWfK30A\u0026id=yQZnBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2FiN4SiTm4YLzlCMeYaz3Yr89m0w","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_of_manufacturing_a_semiconductor.pdf?id=yQZnBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0KEVvaOqaL8dvuBAdqNX-R915LOg"},"sample_url":"http://www.google.com/patents/reader?id=yQZnBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>