Created by PCM: 1/9/103
Empty design C:\PHILI\MINIUART\IMPL\XILINX~2\XILINX\xilinx.EDF created: 1/9/103 [22.21.5].
Document c:\phili\miniuart\impl\xilinx~2\xilinx\miniuart.vhd added: 1/9/103 [22.21.24].
Document c:\phili\miniuart\impl\xilinx~2\xilinx\rxunit.vhd added: 1/9/103 [22.21.24].
Document c:\phili\miniuart\impl\xilinx~2\xilinx\txunit.vhd added: 1/9/103 [22.21.24].
Document c:\phili\miniuart\impl\xilinx~2\xilinx\utils.vhd added: 1/9/103 [22.21.24].
Implementation ver1 updated: 1/9/103 [22.21.57].
Entity UART, non optimized chip, file c:\phili\miniuart\impl\xilinx~2\xilinx\miniuart.vhd.Implementation ver1 updated: 1/9/103 [22.22.1].
Entity UART, optimized chip ver1-Optimized, file c:\phili\miniuart\impl\xilinx~2\xilinx\miniuart.vhd.Implementation ver1 updated: 1/9/103 [22.22.2].
Entity UART, optimized chip ver1-Optimized, file c:\phili\miniuart\impl\xilinx~2\xilinx\miniuart.vhd.