INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/CE433/FinalExamReview/AXI_MemoryControl/AXI_MemoryControl.srcs/sources_1/new/AXI_MemoryControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_MemoryControl
WARNING: [VRFC 10-3380] identifier 'w_addr' is used before its declaration [C:/Users/LENOVO/Desktop/CE433/FinalExamReview/AXI_MemoryControl/AXI_MemoryControl.srcs/sources_1/new/AXI_MemoryControl.v:53]
WARNING: [VRFC 10-3380] identifier 'r_addr' is used before its declaration [C:/Users/LENOVO/Desktop/CE433/FinalExamReview/AXI_MemoryControl/AXI_MemoryControl.srcs/sources_1/new/AXI_MemoryControl.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Desktop/CE433/FinalExamReview/AXI_MemoryControl/AXI_MemoryControl.srcs/sim_1/new/AXI_Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Memory_tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/LENOVO/Desktop/CE433/FinalExamReview/AXI_MemoryControl/AXI_MemoryControl.srcs/sim_1/new/AXI_Memory_tb.v:87]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/LENOVO/Desktop/CE433/FinalExamReview/AXI_MemoryControl/AXI_MemoryControl.srcs/sim_1/new/AXI_Memory_tb.v:100]
