
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tarafdar' on host 'localhost' (Linux_x86_64 version 4.4.0-159-generic) on Fri Jun 05 15:38:38 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6'
Sourcing Tcl script './synth.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer6'.
INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer6/solution1'.
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-10] Adding design file '/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../srcs/conv_2d_large_cl_1x1.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../srcs/conv_2d_large_cl_1x1.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense.h:140:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense.h:152:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:474:24
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../kernel_headers/_conv_2d_large_cl_1x1.hpp:40:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../srcs/conv_2d_large_cl_1x1.cpp:19:79
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file /home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../srcs/conv_2d_large_cl_1x1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 826.637 ; gain = 128.000 ; free physical = 26098 ; free virtual = 88858
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 826.637 ; gain = 128.000 ; free physical = 26092 ; free virtual = 88853
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 826.637 ; gain = 128.000 ; free physical = 26183 ; free virtual = 88961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_uint<8>, ap_uint<8>, config6_mult>' into 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:100) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_uint<8>, ap_uint<8>, config6_mult>' into 'nnet::conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:166) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::relu<ap_uint<8>, ap_uint<8>, config6_relu>' into 'nnet::conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 826.637 ; gain = 128.000 ; free physical = 26177 ; free virtual = 88961
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::fill_image<ap_uint<8>, ap_uint<8>, config6>' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:123).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:64) in function 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:161) in function 'nnet::conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:127) in function 'nnet::fill_image<ap_uint<8>, ap_uint<8>, config6>' completely with a factor of 65.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_uint<8>, ap_uint<8>, config6_relu>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:59) in function 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:74) in function 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:83) in function 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:98) in function 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>' completely with a factor of 64.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:71) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output.V.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../srcs/conv_2d_large_cl_1x1.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input.V.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../srcs/conv_2d_large_cl_1x1.cpp:8) .
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output.V.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../srcs/conv_2d_large_cl_1x1.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V.V' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../srcs/conv_2d_large_cl_1x1.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_uint<8>, ap_uint<8>, config6_mult>' into 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:100) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::dense_large<ap_uint<8>, ap_uint<8>, config6_mult>' into 'nnet::conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6>' automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>.1'(/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:61:37) to 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>.1.0' by setting 'weights.V' to 'w6.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>.1.0'(/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:61:37) to 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>.1.0.0' by setting 'biases.V' to 'b6.V'.
INFO: [XFORM 203-712] Applying dataflow to function '_conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6, 65, 65>', detected/extracted 1 process function(s): 
	 '_conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6, 65, 65>_Block__proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv_2d_large_cl_1x1', detected/extracted 1 process function(s): 
	 '_conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6, 65, 65>'.
INFO: [XFORM 203-602] Inlining function 'nnet::relu<ap_uint<8>, ap_uint<8>, config6_relu>' into 'nnet::conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6>' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 891.094 ; gain = 192.457 ; free physical = 26195 ; free virtual = 89003
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_uint<8>, ap_uint<16>, ap_uint<27> >' to 'product' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense.h:90:12)
WARNING: [XFORM 203-631] Renaming function 'nnet::fill_image<ap_uint<8>, ap_uint<8>, config6>' to 'fill_image' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:126:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_rf_leq_nin<ap_uint<8>, ap_uint<8>, config6_mult>.1.0.0' to 'dense_large_rf_leq_n' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:34:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6>' to 'conv_2d_large_cl_1x1.1.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_conv2d_large.h:156:1)
WARNING: [XFORM 203-631] Renaming function '_conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6, 65, 65>_Block__proc' to '_conv_2d_large_cl_1x' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../kernel_headers/_conv_2d_large_cl_1x1.hpp:40:5)
WARNING: [XFORM 203-631] Renaming function '_conv_2d_large_cl_1x1<ap_uint<8>, ap_uint<8>, config6, 65, 65>' to '_conv_2d_large_cl_1x.1' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../kernel_headers/_conv_2d_large_cl_1x1.hpp:17:1)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/tarafdar/workDir/reproducability/AIgean/examples/resnet50/ips/layer6/../../../../../hls4ml/example-models/resnet50-hls-full_v2/firmware/nnet_utils/nnet_dense_large.h:64) in function 'dense_large_rf_leq_n'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_rf_leq_n'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 891.094 ; gain = 192.457 ; free physical = 25547 ; free virtual = 88357
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_2d_large_cl_1x1' ...
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_large_cl_1x1.1.1' to 'conv_2d_large_cl_1x1_1_1'.
WARNING: [SYN 201-103] Legalizing function name '_conv_2d_large_cl_1x' to 'p_conv_2d_large_cl_1x'.
WARNING: [SYN 201-103] Legalizing function name '_conv_2d_large_cl_1x.1' to 'p_conv_2d_large_cl_1x_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.29 seconds; current allocated memory: 205.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 205.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_rf_leq_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 206.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 208.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_image'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 209.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 210.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_1x1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 210.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 212.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_conv_2d_large_cl_1x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 212.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 213.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_conv_2d_large_cl_1x_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 213.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 215.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_large_cl_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 215.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 216.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'conv_2d_large_cl_1x1_mul_mul_8ns_26ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 217.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_rf_leq_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_rf_leq_n'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 219.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_image' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_image'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 226.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_1x1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer_out_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_1x1_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 241.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_conv_2d_large_cl_1x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_conv_2d_large_cl_1x'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 258.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_conv_2d_large_cl_1x_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-633] Setting ap_ctrl_none interface for _conv_2d_large_cl_1x.1
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_conv_2d_large_cl_1x_1'.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 265.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_large_cl_1x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_0_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/input_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_2d_large_cl_1x1/output_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_2d_large_cl_1x1' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for conv_2d_large_cl_1x1
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_large_cl_1x1'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 269.036 MB.
INFO: [RTMG 210-279] Implementing memory 'layer6_dense_large_rf_leq_n_w6_V_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1018.637 ; gain = 320.000 ; free physical = 26189 ; free virtual = 89062
INFO: [VHDL 208-304] Generating VHDL RTL for conv_2d_large_cl_1x1 with prefix layer6_.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_2d_large_cl_1x1 with prefix layer6_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jun  5 15:39:59 2020...
INFO: [HLS 200-112] Total elapsed time: 81.19 seconds; peak allocated memory: 269.036 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Jun  5 15:39:59 2020...
