INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_crypto_sign_top glbl -prj crypto_sign.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s crypto_sign 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyt0_unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyt0_unpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/poly_uniform_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_uniform_buf_ram
INFO: [VRFC 10-311] analyzing module poly_uniform_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/poly_uniform_statdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_uniform_statdEe_ram
INFO: [VRFC 10-311] analyzing module poly_uniform_statdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/unpack_sk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpack_sk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_urem_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_urem_eOg_div_u
INFO: [VRFC 10-311] analyzing module crypto_sign_urem_eOg_div
INFO: [VRFC 10-311] analyzing module crypto_sign_urem_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_mac_mibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mibs_DSP48_0
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/invntt_tomont.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invntt_tomont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/keccak_absorb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/KeccakF1600_Statebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_Statebkb_rom
INFO: [VRFC 10-311] analyzing module KeccakF1600_Statebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyveck_pointwise_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyveck_pointwise_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_signatde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_signatde_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_signatde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_crypto_sign_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/rej_uniform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rej_uniform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/keccak_squeezeblocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_squeezeblocks
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyveck_chknorm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyveck_chknorm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_signancg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_signancg_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_signancg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/keccak_absorb_3199.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_3199
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyeta_unpack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyeta_unpack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/ntt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/load64_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load64_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_signatur.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_signatur
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyveck_caddq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyveck_caddq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_signapcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_signapcA_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_signapcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/keccak_squeezeblocks_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_squeezeblocks_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyveck_pack_w1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyveck_pack_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/KeccakF1600_StatePer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/keccak_absorb_2_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb_2_t_ram
INFO: [VRFC 10-311] analyzing module keccak_absorb_2_t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/keccak_squeezeblocks_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_squeezeblocks_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/load64_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load64_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyvecl_uniform_fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyvecl_uniform_fYi_ram
INFO: [VRFC 10-311] analyzing module polyvecl_uniform_fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyveck_invntt_tomo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyveck_invntt_tomo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_signamb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_signamb6_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_signamb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/ntt_zetas.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_zetas_rom
INFO: [VRFC 10-311] analyzing module ntt_zetas
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/poly_challenge_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_challenge_buf_ram
INFO: [VRFC 10-311] analyzing module poly_challenge_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_signaocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_signaocq_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_signaocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/pack_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pack_sig
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyveck_reduce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyveck_reduce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_signavdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_signavdy_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_signavdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/poly_uniform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_uniform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyz_pack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyz_pack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/KeccakF1600_StatePer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeccakF1600_StatePer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/AESL_automem_sk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_mac_mxdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mxdS_DSP48_1
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_mxdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/AESL_automem_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyvecl_pointwise_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyvecl_pointwise_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/ntt_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/keccak_absorb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak_absorb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_mac_myd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_myd2_DSP48_2
INFO: [VRFC 10-311] analyzing module crypto_sign_mac_myd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyvecl_uniform_gam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyvecl_uniform_gam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/polyvecl_pointwishbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polyvecl_pointwishbi_ram
INFO: [VRFC 10-311] analyzing module polyvecl_pointwishbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign_signalbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_signalbW_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_signalbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/poly_challenge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_challenge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/AESL_automem_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sm
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.poly_uniform_statdEe_ram
Compiling module xil_defaultlib.poly_uniform_statdEe(DataWidth=6...
Compiling module xil_defaultlib.crypto_sign_signalbW_ram
Compiling module xil_defaultlib.crypto_sign_signalbW(DataWidth=8...
Compiling module xil_defaultlib.crypto_sign_signamb6_ram
Compiling module xil_defaultlib.crypto_sign_signamb6(DataWidth=2...
Compiling module xil_defaultlib.crypto_sign_signancg_ram
Compiling module xil_defaultlib.crypto_sign_signancg(DataWidth=3...
Compiling module xil_defaultlib.crypto_sign_signaocq_ram
Compiling module xil_defaultlib.crypto_sign_signaocq(DataWidth=1...
Compiling module xil_defaultlib.crypto_sign_signapcA_ram
Compiling module xil_defaultlib.crypto_sign_signapcA(DataWidth=3...
Compiling module xil_defaultlib.crypto_sign_signatde_ram
Compiling module xil_defaultlib.crypto_sign_signatde(DataWidth=3...
Compiling module xil_defaultlib.crypto_sign_signavdy_ram
Compiling module xil_defaultlib.crypto_sign_signavdy(DataWidth=3...
Compiling module xil_defaultlib.poly_challenge_buf_ram
Compiling module xil_defaultlib.poly_challenge_buf(DataWidth=8,A...
Compiling module xil_defaultlib.keccak_absorb_2_t_ram
Compiling module xil_defaultlib.keccak_absorb_2_t(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeccakF1600_Statebkb_rom
Compiling module xil_defaultlib.KeccakF1600_Statebkb(DataWidth=6...
Compiling module xil_defaultlib.KeccakF1600_StatePer_1
Compiling module xil_defaultlib.load64_2
Compiling module xil_defaultlib.keccak_absorb_2
Compiling module xil_defaultlib.keccak_squeezeblocks
Compiling module xil_defaultlib.poly_challenge
Compiling module xil_defaultlib.poly_uniform_buf_ram
Compiling module xil_defaultlib.poly_uniform_buf(DataWidth=8,Add...
Compiling module xil_defaultlib.load64_3
Compiling module xil_defaultlib.keccak_absorb
Compiling module xil_defaultlib.keccak_squeezeblocks_2
Compiling module xil_defaultlib.rej_uniform
Compiling module xil_defaultlib.crypto_sign_urem_eOg_div_u(in0_W...
Compiling module xil_defaultlib.crypto_sign_urem_eOg_div(in0_WID...
Compiling module xil_defaultlib.crypto_sign_urem_eOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.poly_uniform
Compiling module xil_defaultlib.polyvecl_uniform_fYi_ram
Compiling module xil_defaultlib.polyvecl_uniform_fYi(DataWidth=8...
Compiling module xil_defaultlib.keccak_squeezeblocks_1
Compiling module xil_defaultlib.polyvecl_uniform_gam
Compiling module xil_defaultlib.KeccakF1600_StatePer
Compiling module xil_defaultlib.polyz_pack
Compiling module xil_defaultlib.pack_sig
Compiling module xil_defaultlib.polyt0_unpack
Compiling module xil_defaultlib.polyeta_unpack
Compiling module xil_defaultlib.unpack_sk
Compiling module xil_defaultlib.ntt_zetas_rom
Compiling module xil_defaultlib.ntt_zetas(DataWidth=23,AddressRa...
Compiling module xil_defaultlib.invntt_tomont
Compiling module xil_defaultlib.polyveck_invntt_tomo
Compiling module xil_defaultlib.ntt_1
Compiling module xil_defaultlib.ntt
Compiling module xil_defaultlib.polyvecl_pointwishbi_ram
Compiling module xil_defaultlib.polyvecl_pointwishbi(DataWidth=3...
Compiling module xil_defaultlib.polyvecl_pointwise_a
Compiling module xil_defaultlib.keccak_absorb_3199
Compiling module xil_defaultlib.polyveck_pack_w1
Compiling module xil_defaultlib.polyveck_pointwise_p
Compiling module xil_defaultlib.polyveck_chknorm
Compiling module xil_defaultlib.polyveck_caddq
Compiling module xil_defaultlib.crypto_sign_mac_mibs_DSP48_0
Compiling module xil_defaultlib.crypto_sign_mac_mibs(ID=1,NUM_ST...
Compiling module xil_defaultlib.polyveck_reduce
Compiling module xil_defaultlib.crypto_sign_mac_mxdS_DSP48_1
Compiling module xil_defaultlib.crypto_sign_mac_mxdS(ID=1,NUM_ST...
Compiling module xil_defaultlib.crypto_sign_mac_myd2_DSP48_2
Compiling module xil_defaultlib.crypto_sign_mac_myd2(ID=1,NUM_ST...
Compiling module xil_defaultlib.crypto_sign_signatur
Compiling module xil_defaultlib.crypto_sign
Compiling module xil_defaultlib.AESL_automem_sm
Compiling module xil_defaultlib.AESL_automem_m
Compiling module xil_defaultlib.AESL_automem_sk
Compiling module xil_defaultlib.apatb_crypto_sign_top
Compiling module work.glbl
Built simulation snapshot crypto_sign
