

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Fri Nov 08 18:56:29 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F877A Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     0008                     PORTD           equ	8	;# 
    61     0009                     PORTE           equ	9	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     0088                     TRISD           equ	136	;# 
    92     0089                     TRISE           equ	137	;# 
    93     008C                     PIE1            equ	140	;# 
    94     008D                     PIE2            equ	141	;# 
    95     008E                     PCON            equ	142	;# 
    96     0091                     SSPCON2         equ	145	;# 
    97     0092                     PR2             equ	146	;# 
    98     0093                     SSPADD          equ	147	;# 
    99     0094                     SSPSTAT         equ	148	;# 
   100     0098                     TXSTA           equ	152	;# 
   101     0099                     SPBRG           equ	153	;# 
   102     009C                     CMCON           equ	156	;# 
   103     009D                     CVRCON          equ	157	;# 
   104     009E                     ADRESL          equ	158	;# 
   105     009F                     ADCON1          equ	159	;# 
   106     010C                     EEDATA          equ	268	;# 
   107     010D                     EEADR           equ	269	;# 
   108     010E                     EEDATH          equ	270	;# 
   109     010F                     EEADRH          equ	271	;# 
   110     018C                     EECON1          equ	396	;# 
   111     018D                     EECON2          equ	397	;# 
   112     0000                     INDF            equ	0	;# 
   113     0001                     TMR0            equ	1	;# 
   114     0002                     PCL             equ	2	;# 
   115     0003                     STATUS          equ	3	;# 
   116     0004                     FSR             equ	4	;# 
   117     0005                     PORTA           equ	5	;# 
   118     0006                     PORTB           equ	6	;# 
   119     0007                     PORTC           equ	7	;# 
   120     0008                     PORTD           equ	8	;# 
   121     0009                     PORTE           equ	9	;# 
   122     000A                     PCLATH          equ	10	;# 
   123     000B                     INTCON          equ	11	;# 
   124     000C                     PIR1            equ	12	;# 
   125     000D                     PIR2            equ	13	;# 
   126     000E                     TMR1            equ	14	;# 
   127     000E                     TMR1L           equ	14	;# 
   128     000F                     TMR1H           equ	15	;# 
   129     0010                     T1CON           equ	16	;# 
   130     0011                     TMR2            equ	17	;# 
   131     0012                     T2CON           equ	18	;# 
   132     0013                     SSPBUF          equ	19	;# 
   133     0014                     SSPCON          equ	20	;# 
   134     0015                     CCPR1           equ	21	;# 
   135     0015                     CCPR1L          equ	21	;# 
   136     0016                     CCPR1H          equ	22	;# 
   137     0017                     CCP1CON         equ	23	;# 
   138     0018                     RCSTA           equ	24	;# 
   139     0019                     TXREG           equ	25	;# 
   140     001A                     RCREG           equ	26	;# 
   141     001B                     CCPR2           equ	27	;# 
   142     001B                     CCPR2L          equ	27	;# 
   143     001C                     CCPR2H          equ	28	;# 
   144     001D                     CCP2CON         equ	29	;# 
   145     001E                     ADRESH          equ	30	;# 
   146     001F                     ADCON0          equ	31	;# 
   147     0081                     OPTION_REG      equ	129	;# 
   148     0085                     TRISA           equ	133	;# 
   149     0086                     TRISB           equ	134	;# 
   150     0087                     TRISC           equ	135	;# 
   151     0088                     TRISD           equ	136	;# 
   152     0089                     TRISE           equ	137	;# 
   153     008C                     PIE1            equ	140	;# 
   154     008D                     PIE2            equ	141	;# 
   155     008E                     PCON            equ	142	;# 
   156     0091                     SSPCON2         equ	145	;# 
   157     0092                     PR2             equ	146	;# 
   158     0093                     SSPADD          equ	147	;# 
   159     0094                     SSPSTAT         equ	148	;# 
   160     0098                     TXSTA           equ	152	;# 
   161     0099                     SPBRG           equ	153	;# 
   162     009C                     CMCON           equ	156	;# 
   163     009D                     CVRCON          equ	157	;# 
   164     009E                     ADRESL          equ	158	;# 
   165     009F                     ADCON1          equ	159	;# 
   166     010C                     EEDATA          equ	268	;# 
   167     010D                     EEADR           equ	269	;# 
   168     010E                     EEDATH          equ	270	;# 
   169     010F                     EEADRH          equ	271	;# 
   170     018C                     EECON1          equ	396	;# 
   171     018D                     EECON2          equ	397	;# 
   172     0008                     _PORTD          set	8
   173     0005                     _PORTAbits      set	5
   174     001E                     _ADRESH         set	30
   175     001F                     _ADCON0         set	31
   176     00FA                     _GO_nDONE       set	250
   177     009E                     _ADRESL         set	158
   178     009F                     _ADCON1         set	159
   179     0085                     _TRISA          set	133
   180     0088                     _TRISD          set	136
   181                           
   182                           	psect	cinit
   183     07FC                     start_initialization:	
   184                           ; #config settings
   185                           
   186     07FC                     __initialization:
   187     07FC                     end_of_initialization:	
   188                           ;End of C runtime variable initialization code
   189                           
   190     07FC                     __end_of__initialization:
   191     07FC  0183               	clrf	3
   192     07FD  120A  118A  2FBA   	ljmp	_main	;jump to C main() function
   193                           
   194                           	psect	cstackCOMMON
   195     0070                     __pcstackCOMMON:
   196     0070                     ?_main:
   197     0070                     ??_main:	
   198                           ; 1 bytes @ 0x0
   199                           
   200                           
   201                           ; 1 bytes @ 0x0
   202     0070                     	ds	2
   203     0072                     main@isikSeviyesi:
   204                           
   205                           ; 2 bytes @ 0x2
   206     0072                     	ds	2
   207     0074                     main@isikEsigi:
   208                           
   209                           ; 2 bytes @ 0x4
   210     0074                     	ds	2
   211                           
   212                           	psect	maintext
   213     07BA                     __pmaintext:	
   214 ;;
   215 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   216 ;;
   217 ;; *************** function _main *****************
   218 ;; Defined at:
   219 ;;		line 15 in file "main.c"
   220 ;; Parameters:    Size  Location     Type
   221 ;;		None
   222 ;; Auto vars:     Size  Location     Type
   223 ;;  isikEsigi       2    4[COMMON] int 
   224 ;;  isikSeviyesi    2    2[COMMON] int 
   225 ;; Return value:  Size  Location     Type
   226 ;;                  1    wreg      void 
   227 ;; Registers used:
   228 ;;		wreg, status,2
   229 ;; Tracked objects:
   230 ;;		On entry : B00/0
   231 ;;		On exit  : 0/0
   232 ;;		Unchanged: 0/0
   233 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   234 ;;      Params:         0       0       0       0       0
   235 ;;      Locals:         4       0       0       0       0
   236 ;;      Temps:          2       0       0       0       0
   237 ;;      Totals:         6       0       0       0       0
   238 ;;Total ram usage:        6 bytes
   239 ;; This function calls:
   240 ;;		Nothing
   241 ;; This function is called by:
   242 ;;		Startup code after reset
   243 ;; This function uses a non-reentrant model
   244 ;;
   245                           
   246     07BA                     _main:	
   247                           ;psect for function _main
   248                           
   249     07BA                     l579:	
   250                           ;incstack = 0
   251                           ; Regs used in _main: [wreg+status,2]
   252                           
   253                           
   254                           ;main.c: 16:         if (isikSeviyesi < isikEsigi || PORTAbits.RA1 == 1) {
   255     07BA  1683               	bsf	3,5	;RP0=1, select bank1
   256     07BB  1303               	bcf	3,6	;RP1=0, select bank1
   257     07BC  0188               	clrf	8	;volatile
   258     07BD                     l581:
   259                           
   260                           ;main.c: 17:             PORTD = 0x07;
   261     07BD  3002               	movlw	2
   262     07BE  0085               	movwf	5	;volatile
   263     07BF                     l583:
   264                           
   265                           ;main.c: 18:         } else {
   266     07BF  3006               	movlw	6
   267     07C0  009F               	movwf	31	;volatile
   268     07C1                     l585:
   269                           
   270                           ;main.c: 20:         };main.c: 21:     }
   271     07C1  3000               	movlw	0
   272     07C2  00F4               	movwf	main@isikEsigi
   273     07C3  3002               	movlw	2
   274     07C4  00F5               	movwf	main@isikEsigi+1
   275     07C5                     l587:
   276     07C5  3001               	movlw	1
   277     07C6  1283               	bcf	3,5	;RP0=0, select bank0
   278     07C7  009F               	movwf	31	;volatile
   279     07C8                     l589:
   280     07C8  3003               	movlw	3
   281     07C9  00F1               	movwf	??_main+1
   282     07CA  3097               	movlw	151
   283     07CB  00F0               	movwf	??_main
   284     07CC                     u47:
   285     07CC  0BF0               	decfsz	??_main,f
   286     07CD  2FCC               	goto	u47
   287     07CE  0BF1               	decfsz	??_main+1,f
   288     07CF  2FCC               	goto	u47
   289     07D0  2FD1               	nop2
   290     07D1                     l591:
   291     07D1  1283               	bcf	3,5	;RP0=0, select bank0
   292     07D2  1303               	bcf	3,6	;RP1=0, select bank0
   293     07D3  151F               	bsf	31,2	;volatile
   294     07D4                     l26:
   295     07D4  191F               	btfsc	31,2	;volatile
   296     07D5  2FD7               	goto	u11
   297     07D6  2FD8               	goto	u10
   298     07D7                     u11:
   299     07D7  2FD4               	goto	l26
   300     07D8                     u10:
   301     07D8                     l593:
   302     07D8  081E               	movf	30,w	;volatile
   303     07D9  00F3               	movwf	main@isikSeviyesi+1
   304     07DA  1683               	bsf	3,5	;RP0=1, select bank1
   305     07DB  1303               	bcf	3,6	;RP1=0, select bank1
   306     07DC  081E               	movf	30,w	;volatile
   307     07DD  00F2               	movwf	main@isikSeviyesi
   308     07DE  0873               	movf	main@isikSeviyesi+1,w
   309     07DF  3A80               	xorlw	128
   310     07E0  00F0               	movwf	??_main
   311     07E1  0875               	movf	main@isikEsigi+1,w
   312     07E2  3A80               	xorlw	128
   313     07E3  0270               	subwf	??_main,w
   314     07E4  1D03               	skipz
   315     07E5  2FE8               	goto	u25
   316     07E6  0874               	movf	main@isikEsigi,w
   317     07E7  0272               	subwf	main@isikSeviyesi,w
   318     07E8                     u25:
   319     07E8  1C03               	skipc
   320     07E9  2FEB               	goto	u21
   321     07EA  2FEC               	goto	u20
   322     07EB                     u21:
   323     07EB  2FF2               	goto	l31
   324     07EC                     u20:
   325     07EC                     l595:
   326     07EC  1283               	bcf	3,5	;RP0=0, select bank0
   327     07ED  1303               	bcf	3,6	;RP1=0, select bank0
   328     07EE  1C85               	btfss	5,1	;volatile
   329     07EF  2FF1               	goto	u31
   330     07F0  2FF2               	goto	u30
   331     07F1                     u31:
   332     07F1  2FF7               	goto	l597
   333     07F2                     u30:
   334     07F2                     l31:
   335     07F2  3007               	movlw	7
   336     07F3  1283               	bcf	3,5	;RP0=0, select bank0
   337     07F4  1303               	bcf	3,6	;RP1=0, select bank0
   338     07F5  0088               	movwf	8	;volatile
   339     07F6  2FC5               	goto	l587
   340     07F7                     l597:
   341     07F7  0188               	clrf	8	;volatile
   342     07F8  2FC5               	goto	l587
   343     07F9  120A  118A  2800   	ljmp	start
   344     07FC                     __end_of_main:
   345     0002                     ___latbits      equ	2
   346     007E                     btemp           set	126	;btemp
   347     007E                     wtemp0          set	126
   348                           
   349                           	psect	config
   350                           
   351                           ;Config register CONFIG @ 0x2007
   352                           ;	Oscillator Selection bits
   353                           ;	FOSC = XT, XT oscillator
   354                           ;	Watchdog Timer Enable bit
   355                           ;	WDTE = OFF, WDT disabled
   356                           ;	Power-up Timer Enable bit
   357                           ;	PWRTE = ON, PWRT enabled
   358                           ;	Brown-out Reset Enable bit
   359                           ;	BOREN = ON, BOR enabled
   360                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   361                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   362                           ;	Data EEPROM Memory Code Protection bit
   363                           ;	CPD = OFF, Data EEPROM code protection off
   364                           ;	Flash Program Memory Write Enable bits
   365                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   366                           ;	In-Circuit Debugger Mode bit
   367                           ;	DEBUG = 0x1, unprogrammed default
   368                           ;	Flash Program Memory Code Protection bit
   369                           ;	CP = OFF, Code protection off
   370     2007                     	org	8199
   371     2007  3F71               	dw	16241

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      6       6
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 6     6      0      30
                                              0 COMMON     6     6      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      6       6     42.9%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       6      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Fri Nov 08 18:56:29 2024

                     l31 07F2                       l26 07D4                       u10 07D8  
                     u11 07D7                       u20 07EC                       u21 07EB  
                     u30 07F2                       u31 07F1                       u25 07E8  
                     u47 07CC                      l581 07BD                      l591 07D1  
                    l583 07BF                      l593 07D8                      l585 07C1  
                    l595 07EC                      l587 07C5                      l579 07BA  
                    l597 07F7                      l589 07C8                     _main 07BA  
                   btemp 007E                     start 0000                    ?_main 0070  
                  _PORTD 0008                    _TRISA 0085                    _TRISD 0088  
                  status 0003                    wtemp0 007E          __initialization 07FC  
           __end_of_main 07FC                   ??_main 0070                   _ADCON0 001F  
                 _ADCON1 009F                   _ADRESH 001E                   _ADRESL 009E  
          main@isikEsigi 0074  __end_of__initialization 07FC           __pcstackCOMMON 0070  
             __pmaintext 07BA     end_of_initialization 07FC                _PORTAbits 0005  
       main@isikSeviyesi 0072      start_initialization 07FC                ___latbits 0002  
               _GO_nDONE 00FA  
