$date
	Sun May 28 09:58:36 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module main_tb $end
$var wire 32 ! suma [31:0] $end
$var wire 32 " mult [31:0] $end
$var reg 1 # clock $end
$scope module DUT_Mult $end
$var wire 1 # clk $end
$var integer 32 $ out [31:0] $end
$var integer 32 % outSum [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 %
b11 $
1#
b11 "
b100 !
$end
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
1#
