Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Jul  6 12:25:15 2020
| Host         : kidre-N551JX running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 15026 |     0 |     70560 | 21.30 |
|   LUT as Logic             | 14079 |     0 |     70560 | 19.95 |
|   LUT as Memory            |   947 |     0 |     28800 |  3.29 |
|     LUT as Distributed RAM |   376 |     0 |           |       |
|     LUT as Shift Register  |   571 |     0 |           |       |
| CLB Registers              | 18767 |     0 |    141120 | 13.30 |
|   Register as Flip Flop    | 18767 |     0 |    141120 | 13.30 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   191 |     0 |      8820 |  2.17 |
| F7 Muxes                   |    48 |     0 |     35280 |  0.14 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 231   |          Yes |           - |          Set |
| 483   |          Yes |           - |        Reset |
| 430   |          Yes |         Set |            - |
| 17623 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  3098 |     0 |      8820 | 35.12 |
|   CLBL                                    |  1993 |     0 |           |       |
|   CLBM                                    |  1105 |     0 |           |       |
| LUT as Logic                              | 14079 |     0 |     70560 | 19.95 |
|   using O5 output only                    |   417 |       |           |       |
|   using O6 output only                    |  9816 |       |           |       |
|   using O5 and O6                         |  3846 |       |           |       |
| LUT as Memory                             |   947 |     0 |     28800 |  3.29 |
|   LUT as Distributed RAM                  |   376 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |   376 |       |           |       |
|   LUT as Shift Register                   |   571 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   506 |       |           |       |
|     using O5 and O6                       |    65 |       |           |       |
| LUT Flip Flop Pairs                       |  7200 |     0 |     70560 | 10.20 |
|   fully used LUT-FF pairs                 |  2413 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  4479 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  3469 |       |           |       |
| Unique Control Sets                       |   974 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 11.5 |     0 |       216 |  5.32 |
|   RAMB36/FIFO*    |   10 |     0 |       216 |  4.63 |
|     RAMB36E2 only |   10 |       |           |       |
|   RAMB18          |    3 |     0 |       432 |  0.69 |
|     RAMB18E2 only |    3 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   11 |     0 |       360 |  3.06 |
|   DSP48E2 only |   11 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   15 |    15 |        82 | 18.29 |
| HPIOB_M          |    1 |     1 |        26 |  3.85 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    7 |     7 |        12 | 58.33 |
|   INPUT          |    5 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    7 |     7 |        12 | 58.33 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |       196 |  3.06 |
|   BUFGCE             |    5 |     0 |        88 |  5.68 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 17623 |            Register |
| LUT3       |  4827 |                 CLB |
| LUT6       |  4244 |                 CLB |
| LUT5       |  3467 |                 CLB |
| LUT4       |  2744 |                 CLB |
| LUT2       |  2297 |                 CLB |
| RAMD32     |   658 |                 CLB |
| FDCE       |   483 |            Register |
| FDSE       |   430 |            Register |
| SRLC32E    |   392 |                 CLB |
| LUT1       |   346 |                 CLB |
| SRL16E     |   244 |                 CLB |
| FDPE       |   231 |            Register |
| CARRY8     |   191 |                 CLB |
| RAMS32     |    94 |                 CLB |
| MUXF7      |    48 |                 CLB |
| INBUF      |    12 |                 I/O |
| IBUFCTRL   |    12 |              Others |
| DSP48E2    |    11 |          Arithmetic |
| RAMB36E2   |    10 |           Block Ram |
| BUFGCE     |     5 |               Clock |
| RAMB18E2   |     3 |           Block Ram |
| OBUF       |     3 |                 I/O |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| design_1_reset_25M_0 |    1 |
+----------------------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------------+------+
|                   Ref Name                   | Used |
+----------------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0                 |    1 |
| design_1_xlconcat_0                          |    1 |
| design_1_xbar_2                              |    1 |
| design_1_xbar_1                              |    1 |
| design_1_xbar_0                              |    1 |
| design_1_s01_mmu_0                           |    1 |
| design_1_s00_mmu_0                           |    1 |
| design_1_reset_24M_0                         |    1 |
| design_1_reset_100M_0                        |    1 |
| design_1_ov7670_interface_0_0                |    1 |
| design_1_ov7670_LUMA_CHROMA_0_0              |    1 |
| design_1_mux_sd_ov_1_0                       |    1 |
| design_1_ddr_to_axis_reader_SD_0_0           |    1 |
| design_1_ddr_to_axis_reader_0_0              |    1 |
| design_1_const_1_0                           |    1 |
| design_1_clk_gen_25M_24M_0                   |    1 |
| design_1_c_counter_binary_0_0                |    1 |
| design_1_axis_to_ddr_writer_LUMA_0           |    1 |
| design_1_axis_to_ddr_writer_CHROMA_0         |    1 |
| design_1_axis_to_ddr_writer_0_0              |    1 |
| design_1_axis_data_fifo_raw_LUMA_0           |    1 |
| design_1_axis_data_fifo_raw_CHROMA_0         |    1 |
| design_1_axis_data_fifo_pipeline_to_writer_0 |    1 |
| design_1_axi_gpio_pl_reset_0                 |    1 |
| design_1_axi_gpio_frame_intr_0               |    1 |
| design_1_auto_us_4                           |    1 |
| design_1_auto_us_3                           |    1 |
| design_1_auto_us_2                           |    1 |
| design_1_auto_us_1                           |    1 |
| design_1_auto_us_0                           |    1 |
| design_1_auto_pc_6                           |    1 |
| design_1_auto_pc_5                           |    1 |
| design_1_auto_pc_4                           |    1 |
| design_1_auto_pc_3                           |    1 |
| design_1_auto_pc_2                           |    1 |
| design_1_auto_pc_1                           |    1 |
| design_1_auto_pc_0                           |    1 |
| design_1_auto_ds_6                           |    1 |
| design_1_auto_ds_5                           |    1 |
| design_1_auto_ds_4                           |    1 |
| design_1_auto_ds_3                           |    1 |
| design_1_auto_ds_2                           |    1 |
| design_1_auto_ds_1                           |    1 |
| design_1_auto_ds_0                           |    1 |
| design_1_LF_valid_to_AXIS_0                  |    1 |
+----------------------------------------------+------+


