#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 18:10:40 2023
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
Start rtl-prep.
Executing : rtl-prep successfully.
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 267)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
Executing : FSM inference successfully.
Start sdm2adm.
I: Constant propagation done on N146 (bmsWIDEMUX).
I: Constant propagation done on N147 (bmsWIDEMUX).
Executing : sdm2adm successfully.
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.828 sec
Current time: Mon Jul 17 18:10:41 2023
Action compile: Peak memory pool usage is 112,664,576 bytes
