
*** Running vivado
    with args -log design_1_axis_data_fifo_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_data_fifo_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_data_fifo_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 326.250 ; gain = 86.703
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_1_0' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/synth/design_1_axis_data_fifo_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/acf8/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_14_axis_data_fifo' (33#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ipshared/101c/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_1_0' (34#1) [d:/INIGO/AP_CONTEST/PROJECTS_VIVADO/berry_08_05_2018/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/synth/design_1_axis_data_fifo_1_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 599.863 ; gain = 360.316
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 599.863 ; gain = 360.316
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.642 . Memory (MB): peak = 722.523 ; gain = 0.941
Finished Constraint Validation : Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 722.523 ; gain = 482.977
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 722.523 ; gain = 482.977
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:11 . Memory (MB): peak = 722.523 ; gain = 482.977
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 722.523 ; gain = 482.977
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:02:14 . Memory (MB): peak = 722.523 ; gain = 482.977
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:27 . Memory (MB): peak = 722.523 ; gain = 482.977
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:27 . Memory (MB): peak = 722.523 ; gain = 482.977
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:27 . Memory (MB): peak = 731.879 ; gain = 492.332
Finished IO Insertion : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 731.879 ; gain = 492.332
Finished Renaming Generated Instances : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 731.879 ; gain = 492.332
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 731.879 ; gain = 492.332
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 731.879 ; gain = 492.332
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 731.879 ; gain = 492.332
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 731.879 ; gain = 492.332

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    12|
|2     |LUT1       |    33|
|3     |LUT2       |    12|
|4     |LUT3       |    19|
|5     |LUT4       |    40|
|6     |LUT5       |     3|
|7     |LUT6       |    35|
|8     |MUXCY      |    28|
|9     |RAMB36E1   |     3|
|10    |RAMB36E1_1 |    12|
|11    |FDCE       |    16|
|12    |FDPE       |    21|
|13    |FDRE       |   110|
|14    |FDSE       |     5|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:28 . Memory (MB): peak = 731.879 ; gain = 492.332
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:34 . Memory (MB): peak = 731.879 ; gain = 499.773
