setting auto_restore_mw_cel_lib_setup true
icc2_shell> 
icc2_shell> 
icc2_shell> fs
setting top_design to: 
fifo1_sram
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set hack_lef_dir /u/bcruik2/hacked_lefs
/u/bcruik2/hacked_lefs
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sram.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set tech_lef ${hack_lef_dir}/tech.lef 
/u/bcruik2/hacked_lefs/tech.lef
# set tech_lef ../../cadence_cap_tech/tech.lef
set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
/u/bcruik2/hacked_lefs /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
#set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram/lef $lib_dir/io_std/lef $lib_dir/pll/lef ]
set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef"
saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/routh/ECE510-2024-SPRING/lab1-vishwasreer/
set FCL 0
0
set split_constraints 0
0
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $ndm_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $i/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/../tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/../tech/milkyway/
set tlu_dir "$lib_dir/../tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/../tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  \
#                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  \
#                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/fifo1_sram.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{fifo1_sram_lib}
create_block ${top_design}
Information: Creating block 'fifo1_sram.design' in library 'fifo1_sram_lib'. (DES-013)
{fifo1_sram_lib:fifo1_sram.design}
open_block ${top_design}
Information: The command 'open_block' cleared the undo history. (UNDO-016)
Information: Incrementing open_count of block 'fifo1_sram_lib:fifo1_sram.design' to 2. (DES-021)
{fifo1_sram_lib:fifo1_sram.design}
#import_designs $verilog_file \
#       -format verilog \
#       -cel $top_design \
#       -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/u/routh/ECE510-2024-SPRING/lab1-vishwasreer/syn/outputs/fifo1_sram.dct.vg'
Number of modules read: 6
Top level ports: 25
Total ports in all modules: 185
Total nets in all modules: 627
Total instances in all modules: 323
Elapsed = 00:00:00.02, CPU = 00:00:00.01
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] && (($synopsys_program_name == "icc2_shell") || $synopsys_program_name == "fc_shell" ) } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
 Creating ICC2 MCMM 
Using libraries: fifo1_sram_lib saed32rvt_c saed32hvt_c saed32sram_c saed32io_wb_5v
Linking block fifo1_sram_lib:fifo1_sram.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'fifo1_sram' was successfully linked.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Warning: use early spec Cmax for late which is not specified
Warning: use late spec Cmax for early which spec is not specified. 
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
{wclk}
create_clock -name "rclk" -period $rclk_period rclk
{rclk}
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
{wclk2x}
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
Information: Timer using 1 threads
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Removing existing floorplan objects
Creating core...
Core utilization ratio = 21.06%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
######PLACE
if { [info exists synopsys_program_name ] } { 
    set_app_option -name place.coarse.continue_on_missing_scandef -value true

    #set enable_recovery_removal_arcs true
    set_app_option -name time.disable_recovery_removal_checks -value false
    #set timing_enable_multiple_clocks_per_reg true
    #set timing_remove_clock_reconvergence_pessimism true
    set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

    #set physopt_enable_via_res_support true
    #set physopt_hard_keepout_distance 5
    #set_preferred_routing_direction -direction vertical -l {M2 M4}
    #set_preferred_routing_direction -direction horizontal -l {M3 M5}
    set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


    # To optimize DW components (I think only adders right now??) - default is false
    #set physopt_dw_opto true

    #set_ahfs_options -remove_effort high
    #set_buffer_opt_strategy -effort medium

    # Dont use delay buffers
    #set_dont_use [get_lib_cells */DELLN* ]
    set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

    #FIXME
    #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
    set_app_options -name compile.flow.trial_clock_tree -value false
    set_app_options -name place_opt.flow.trial_clock_tree -value false
    set_app_options -name compile.flow.enable_ccd -value false
    set_app_options -name place_opt.flow.enable_ccd -value false
    set_app_options -name clock_opt.flow.enable_ccd -value false
    set_app_options -name route_opt.flow.enable_ccd -value false
    set_app_options -name ccd.max_postpone -value 0
    set_app_options -name ccd.max_prepone -value 0

    ###########################  CTS Related
    create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
    set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    # Set other cts app_options?  Bufs vs Inverters, certain drive strengths.  

    # Allow delay buffers just for hold fixing
    #set_prefer -min [get_lib_cells */DELLN*HVT ]
    #set_fix_hold_options -preferred_buffer
    # fix hold on all clocks
    #set_fix_hold [all_clocks]
    # If design blows up, try turning hold fixing off. 
    # -optimize_dft is good if scan is inserted.
    # Sometimes better to separate CTS and setup/hold so any hold concerns can be seen before hold fixing.
    # Can look in the log at the beginning of clock_opt hold fixing to see if there was a large hold problem to fix.
    # set_app_option -name clock_opt.flow.skip_hold -value true

    ########################## Route related
    set_app_option -name route_opt.flow.xtalk_reduction -value true
    set_app_option -name time.si_enable_analysis -value true

    if { $top_design == "ORCA_TOP" } {
      create_voltage_area  -region {{580 0} {1000 400}} -power_domains PD_RISC_CORE
    }
} else {

    # Try reducing the search and repair iterations for now.
    if [is_common_ui_mode ] { set_db route_design_detail_end_iteration 10
    } else { setNanoRouteMode -drouteEndIteration 10  }
}
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
if { [ sizeof_coll [ get_cell -quiet io_* ] ] == 0 } {
 source -echo -verbose ../scripts/add_ios.tcl
}
# Move this outside the if statement, and make it configurable through a variable?
create_io_ring -name outer_ring -corner_height 300
{outer_ring}
get_io_guides
{outer_ring.left outer_ring.bottom outer_ring.right outer_ring.top}
create_net -power VDD
{VDD}
# Maybe try non-power net so that it doesn't complain about multiple powers defined and no UPF?
#create_net -power VDDIO
create_net -ground VSS
{VSS}
#create_net -ground VSSIO
add_to_io_guide outer_ring.left [get_cells -phys { io_l_*  } ]
1
add_to_io_guide outer_ring.right [get_cells -phys { io_r_*  } ]
1
add_to_io_guide outer_ring.bottom [get_cells -phys { io_b_*  } ]
1
add_to_io_guide outer_ring.top [get_cells -phys { io_t_*  } ]
1
set_power_io_constraints -io_guide_object [get_io_guide { *.left *.right} ] { {reference:VDD_EW} {prefix:VDD} {ratio:5} {connect: {VDD VDD } { VSS VSS} }  }
Information: The command 'set_power_io_constraints' cleared the undo history. (UNDO-016)
Warning: some pins remain dangling for power constraints. (DPUI-838)
Power IO constraints set successfully
1
set_power_io_constraints -io_guide_object [get_io_guide { *.top *.bottom} ] { {reference:VDD_NS} {prefix:VDD} {ratio:5} {connect:  {VDD VDD } { VSS VSS} }  }
Warning: some pins remain dangling for power constraints. (DPUI-838)
Power IO constraints set successfully
1
remove_cell { io_s* io_n* io_w* io_e*}
Warning: Nothing implicitly matched 'io_s*' (SEL-003)
Warning: Nothing implicitly matched 'io_n*' (SEL-003)
Warning: Nothing implicitly matched 'io_w*' (SEL-003)
Warning: Nothing implicitly matched 'io_e*' (SEL-003)
Error: Nothing matched for objects (SEL-005)
0
#       create_io_filler_cells -prefix filler_ -reference_cells [ list [ list [ get_attribute [get_lib_cells */FILLER?* ] name ] ] ]
# Library does not have the corner cell of design_type corner.  Try changing it and retry the create_io_corner
set_app_option -name design.enable_lib_cell_editing -value mutable
design.enable_lib_cell_editing mutable
set_attribute [ get_lib_cell */CAPCORNER ] design_type corner
{saed32io_wb_5v/CAPCORNER}
#       create_io_corner_cell   -reference_cell CAPCORNER {outer_ring.left outer_ring.bottom}
place_io -io_guide [get_io_guides * ]
Information: Starting 'place_io' (FLW-8000)
Information: Time: 2024-04-08 22:04:47 / Session:  01:11:00 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 482 MB (FLW-8100)
Information: The command 'place_io' cleared the undo history. (UNDO-016)
Error: power constraints of IO guide outer_ring.left cannot be satisfied. (DPUI-035)
Error: power constraints of IO guide outer_ring.bottom cannot be satisfied. (DPUI-035)
Error: power constraints of IO guide outer_ring.right cannot be satisfied. (DPUI-035)
Overall runtime for IO placement: 0.012u 0.001s 0:00.01e 99.8%
Information: Ending   'place_io' (FLW-8001)
Information: Time: 2024-04-08 22:04:47 / Session:  01:11:00 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 482 MB (FLW-8100)
1
check_io_placement -io_guides [ get_io_guides * ]
------------------------- Start of Overlap Check --------------------------
-------------------------- End of Overlap Check ---------------------------

--------------------- Start of Bump Assignment Check ----------------------
---------------------- End of Bump Assignment Check -----------------------

----------------- Start of Pad to Guide Assignment Check ------------------
------------------ End of Pad to Guide Assignment Check -------------------

------------------ Start of Signal I/O constraints Check ------------------
------------------- End of Signal I/O constraints Check -------------------

------------------ Start of Power I/O Constraints Check -------------------
------------------- End of Power I/O Constraints Check --------------------

---------------------- Start of Unplaced Pads Check -----------------------
----------------------- End of Unplaced Pads Check ------------------------

------------------------- Start of Pad Flip Check -------------------------
-------------------------- End of Pad Flip Check --------------------------

--------------------------- Start of Gap Check ----------------------------
 Cell io_b_rclk and cell io_b_rinc have a gap between them. 
 Cell io_b_rinc and cell io_b_rrst_n have a gap between them. 
 Cell io_b_rrst_n and cell io_b_wclk have a gap between them. 
 Cell io_b_wclk and cell io_b_wclk2x have a gap between them. 
 Cell io_b_wclk2x and cell io_b_winc have a gap between them. 
 Cell io_b_winc and cell io_b_wrst_n have a gap between them. 
 Cell io_l_rdata_0_ and cell io_l_rdata_1_ have a gap between them. 
 Cell io_l_rdata_1_ and cell io_l_rdata_2_ have a gap between them. 
 Cell io_l_rdata_2_ and cell io_l_rdata_3_ have a gap between them. 
 Cell io_l_rdata_3_ and cell io_l_rdata_4_ have a gap between them. 
 ...
 Total 25 cells have gap violation.
---------------------------- End of Gap Check -----------------------------

------------------------ Start of Min Pitch Check -------------------------
------------------------- End of Min Pitch Check --------------------------

{io_l_rdata_7_ io_l_rdata_6_ io_l_rdata_5_ io_l_rdata_4_ io_l_rdata_3_ io_l_rdata_2_ io_l_rdata_1_ io_l_rdata_0_ io_r_wdata_in_7_ io_r_wdata_in_6_ io_r_wdata_in_5_ io_r_wdata_in_4_ io_r_wdata_in_3_ io_r_wdata_in_2_ io_r_wdata_in_1_ io_r_wdata_in_0_ io_t_rempty io_t_wfull io_b_rrst_n io_b_rclk io_b_rinc io_b_wrst_n io_b_wclk2x io_b_wclk io_b_winc}
# done inside add_ios.tcl right now
#create_cell sram_example SRAM1RW64x8
set_attribute -objects [ get_cells -phys io_*  ] -name physical_status -value fixed
{io_b_rclk io_b_rinc io_b_rrst_n io_b_wclk io_b_wclk2x io_b_winc io_b_wrst_n io_l_rdata_0_ io_l_rdata_1_ io_l_rdata_2_ io_l_rdata_3_ io_l_rdata_4_ io_l_rdata_5_ io_l_rdata_6_ io_l_rdata_7_ io_r_wdata_in_0_ io_r_wdata_in_1_ io_r_wdata_in_2_ io_r_wdata_in_3_ io_r_wdata_in_4_ io_r_wdata_in_5_ io_r_wdata_in_6_ io_r_wdata_in_7_ io_t_rempty io_t_wfull}
{io_b_rclk io_b_rinc io_b_rrst_n io_b_wclk io_b_wclk2x io_b_winc io_b_wrst_n io_l_rdata_0_ io_l_rdata_1_ io_l_rdata_2_ io_l_rdata_3_ io_l_rdata_4_ io_l_rdata_5_ io_l_rdata_6_ io_l_rdata_7_ io_r_wdata_in_0_ io_r_wdata_in_1_ io_r_wdata_in_2_ io_r_wdata_in_3_ io_r_wdata_in_4_ io_r_wdata_in_5_ io_r_wdata_in_6_ io_r_wdata_in_7_ io_t_rempty io_t_wfull}
#derive_pg_connection -tie
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : fifo1_sram
Version: V-2023.12
Date   : Mon Apr  8 22:04:47 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/343
Ground net VSS                0/343
--------------------------------------------------------------------------------
Information: connections of 686 power/ground pin(s) are created or changed.
1
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/u/routh/ECE510-2024-SPRING/lab1-vishwasreer/apr/outputs/fifo1_sram.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 33/33
PINS                           : 27/27
BLOCKAGES                      : 8/8
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{fifomem/genblk1_0__U fifomem/genblk1_1__U fifomem/genblk1_2__U fifomem/genblk1_3__U fifomem/genblk1_4__U fifomem/genblk1_5__U fifomem/genblk1_6__U fifomem/genblk1_7__U}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-04-08 22:04:47 / Session:  01:11:00 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 482 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.04s 00:00:00.06e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 0
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 0
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.05u 00:00:00.05s 00:00:00.09e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2024-04-08 22:04:47 / Session:  01:11:00 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 492 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}   \
    {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 8
Number of Pads: 25
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 216 wires for strategy mesh_strat.
Number of threads: 1
Number of partitions: 7
Direction of partitions: vertical
Number of wires: 72
Checking DRC for 72 wires:5% 15% 20% 25% 35% 40% 45% 60% 65% 70% 80% 85% 90% 100%
Number of threads: 1
Number of partitions: 14
Direction of partitions: horizontal
Number of wires: 144
Checking DRC for 144 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 216 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 205 wires for strategy lmesh_strat.
Number of threads: 1
Number of partitions: 7
Direction of partitions: vertical
Number of wires: 205
Checking DRC for 205 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 210 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 5184
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5184 stacked vias for strategy mesh_strat.
Number of threads: 1
Number of partitions: 14
Direction of partitions: horizontal
Number of vias: 5184
Checking DRC for 5184 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 2.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 1
Number of partitions: 32
Direction of partitions: horizontal
Number of wires: 662
Checking DRC for 662 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 665 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 24004 stacked vias.
Number of threads: 1
Number of partitions: 31
Direction of partitions: horizontal
Number of vias: 24004
Checking DRC for 24004 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
9734 regular vias are not fixed
Via DRC checking runtime 134.00 seconds.
via connection runtime: 135 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 5184 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 14270 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2864 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 5184 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 11406 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 1091 wires.
Committed 33142 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 141 seconds.
Successfully compiled PG.
Overall runtime: 141 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Warning: Detected use of obsolete/unsupported feature.  The following
                will not be available in a future release of the application:
                compile_boundary_cells. Use compile_targeted_boundary_cells instead (CMD-100)
Using AL to insert boundary cells
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.
Information: Starting boundary cell insertion into fifo1_sram using site master "unit". (CHF-200)
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
Information: Total 669 left cells inserted successfully into fifo1_sram. (CHF-100)
Information: Total 669 right cells inserted successfully into fifo1_sram. (CHF-100)
Information: Total 1338 boundary cells inserted successfully into fifo1_sram. (CHF-100)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604 \
 -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Mon Apr  8 22:07:11 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
DIEAREA                        : 1
ROW                            : 346
TRACKS                         : 20
VIAS                           : 34
COMPONENTS                     : 33
PINS                           : 27
BLOCKAGES                      : 8
SPECIALNETS                    : 2
NETS                           : 460
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Mon Apr  8 22:07:12 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
DIEAREA                        : 1
COMPONENTS                     : 33
PINS                           : 27
BLOCKAGES                      : 8
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/u/routh/ECE510-2024-SPRING/lab1-vishwasreer/apr/outputs/fifo1_sram.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 33/33
PINS                           : 27/27
BLOCKAGES                      : 8/8
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-04-08 22:07:12 / Session:  01:13:25 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 509 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: Corner slow:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 33 cells affected for early, 33 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077595 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.091373 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-04-08 22:07:15 / Session:  01:13:28 / Command:  00:00:03 / CPU:  00:00:02 / Memory: 725 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-04-08 22:07:15 / Session:  01:13:28 / Command:  00:00:03 / CPU:  00:00:02 / Memory: 725 MB (FLW-8100)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 394, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 152. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ORB: Nominal = 0.0729227  Design MT = inf  Target = 0.3204193 (4.394 nominal)  MaxRC = 0.221864
ORB: Fast Target = 0.103694 ( 1.422 nominal )
ORB: stageDelay=0.21283, stageLength=8199998
nplLib: default vr hor dist = 1639
nplLib: default vr ver dist = 1639
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario func_slow
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
3.13575% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 5.2934e+07
Total net wire length: 1.68808e+09
****** eLpp weights (no caps)
Number of nets: 394, of which 388 non-clock nets
Number of nets with 0 toggle rate: 129
Max toggle rate = 2, average toggle rate = 0.0465899
Max non-clock toggle rate = 0.236537
eLpp weight range = (0, 42.9278)
*** 67 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 394
Amt power = 0.1
Non-default weight range: (0.9, 9.19278)
Information: Automatic repeater spreading is enabled.
Restructuring in 6 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'slow' for buffer aware analysis.
DTDP placement: scenario=func_slow
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 72 sequential cells for slack balancing.
coarse place 8% done.
coarse place 15% done.
coarse place 23% done.
coarse place 31% done.
coarse place 38% done.
coarse place 46% done.
coarse place 54% done.
coarse place 62% done.
coarse place 69% done.
coarse place 77% done.
coarse place 85% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.38537e+08
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
START_CMD: optimize_dft        CPU:    551 s ( 0.15 hr) ELAPSE:   4421 s ( 1.23 hr) MEM-PEAK:   841 Mb Mon Apr  8 22:07:27 2024
END_CMD: optimize_dft          CPU:    551 s ( 0.15 hr) ELAPSE:   4421 s ( 1.23 hr) MEM-PEAK:   841 Mb Mon Apr  8 22:07:27 2024
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-04-08 22:07:27 / Session:  01:13:41 / Command:  00:00:15 / CPU:  00:00:14 / Memory: 842 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2024-04-08 22:07:27 / Session:  01:13:41 / Command:  00:00:15 / CPU:  00:00:14 / Memory: 842 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-04-08 22:07:27 / Session:  01:13:41 / Command:  00:00:15 / CPU:  00:00:14 / Memory: 842 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-04-08 22:07:27 / Session:  01:13:41 / Command:  00:00:15 / CPU:  00:00:14 / Memory: 842 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 394, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 394, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 152. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0xa35281c0): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0xa35281c0): 2500
Total 0.0200 seconds to load 1623 cell instances into cellmap, 285 cells are off site row
Moveable cells: 285; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.5653, cell height 1.6720, cell area 4.2892 for total 285 placed and application fixed cells
Information: Current block utilization is '0.00460', effective utilization is '0.01107'. (OPT-055)

    Scenario func_slow  WNS = 4.225955, TNS = 167.389092, NVP = 131

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:13:41     4.226   167.389 3.724e+05    54.150  3748.525         0        60         0     0.000       841 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 2 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 4.225955, TNS = 167.389092, NVP = 131

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:13:48     4.226   167.389 3.724e+05    54.150  3748.525         0        60         0     0.000      1048 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario func_slow  WNS = 4.225955, TNS = 167.389092, NVP = 131
    Scenario func_slow  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      1:13:48     4.226   167.389 3.724e+05    54.150  3748.525         0        60         0     0.000      1058     0.336

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ORB: Nominal = 0.0729227  Design MT = inf  Target = 0.3204193 (4.394 nominal)  MaxRC = 0.221864
ORB: Fast Target = 0.103694 ( 1.422 nominal )
ORB: stageDelay=0.21283, stageLength=8199998
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 394 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 95 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1877.835938)

Processing Buffer Trees  (ROI) ... 

    [10]  10% ...
    [20]  20% ...
    [30]  30% ...
    [40]  40% ...
    [50]  50% ...
    [60]  60% ...
    [70]  70% ...
    [80]  80% ...
    [90]  90% ...
Information: Extraction observers are detached as design net change threshold is reached.
    [95] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           96
  Inverters:           36           36
------------ ------------ ------------
      Total:           36          132
------------ ------------ ------------

Number of Drivers Sized: 20 [21.05%]

                      P: 20 [21.05%]
                      N: 0 [0.00%]

WINFO: 490 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 2.74 sec ELAPSE 0 hr : 0 min : 1.62 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1096704 K / inuse 1078408 K
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 490, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 490, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 184. (TIM-112)

    Scenario func_slow  WNS = 1.815214, TNS = 26.557767, NVP = 33

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:13:50     1.815    26.558 3.728e+05     0.000   545.968        96        60         0     0.000      1071 


    Scenario func_slow  WNS = 1.815214, TNS = 26.557767, NVP = 33

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:13:50     1.815    26.558 3.728e+05     0.000   545.968        96        60         0     0.000      1071 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-04-08 22:07:37 / Session:  01:13:50 / Command:  00:00:24 / CPU:  00:00:23 / Memory: 1071 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2024-04-08 22:07:37 / Session:  01:13:50 / Command:  00:00:24 / CPU:  00:00:23 / Memory: 1071 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-04-08 22:07:37 / Session:  01:13:50 / Command:  00:00:24 / CPU:  00:00:23 / Memory: 1071 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-04-08 22:07:37 / Session:  01:13:50 / Command:  00:00:24 / CPU:  00:00:23 / Memory: 1071 MB (FLW-8100)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 490, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 490, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 184. (TIM-112)

    Scenario func_slow  WNS = 1.814184, TNS = 26.540819, NVP = 33

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:13:50     1.814    26.541 3.728e+05     0.000   545.968        96        60         0     0.000      1071 

Running initial optimization step.
Place-opt command begin                   CPU:   269 s (  0.07 hr )  ELAPSE:  4431 s (  1.23 hr )  MEM-PEAK:  1071 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   269 s (  0.07 hr )  ELAPSE:  4431 s (  1.23 hr )  MEM-PEAK:  1071 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00008 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   1.8142    13.1598     16        -          -      -
    1   8   1.7779    13.3810     17        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.8142    26.5408  26.5408     33        -          -      -        0     0.0000       44 1119437312
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.8142    26.5408  26.5408     33   0.0000     0.0000      0        0     0.0000       44 1119437312    371134.38        414         96         60
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    1.8142    26.5408  26.5408     33   0.0000     0.0000      0        0       44 1119437312    371134.38        414
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
INFO: Cluster Analysis could not get worst dynamic scenario, ignored.
Place-opt initialization complete         CPU:   275 s (  0.08 hr )  ELAPSE:  4437 s (  1.23 hr )  MEM-PEAK:  1183 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1        26.54       26.54      0.00        44     371134.38  1119437312.00         414              1.23      1183

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbff69000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbff69000): 57360
Total 0.0300 seconds to load 1719 cell instances into cellmap, 249 cells are off site row
Moveable cells: 381; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.6658, cell height 1.6720, cell area 4.4572 for total 381 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1        26.54       26.54      0.00        43     371134.38  1119437312.00         414              1.23      1183

Place-opt optimization Phase 17 Iter  1        26.54       26.54      0.00        43     371134.38  1119437312.00         414              1.23      1183

Place-opt optimization Phase 18 Iter  1        26.54       26.54      0.00        43     371030.16  1105924992.00         414              1.23      1193
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2        26.54       26.54      0.00        43     371030.16  1105924992.00         414              1.23      1193
Place-opt optimization Phase 18 Iter  3        26.54       26.54      0.00        43     371072.88  1106018816.00         414              1.23      1193
Place-opt optimization Phase 18 Iter  4        26.54       26.54      0.00        43     371072.88  1106018816.00         414              1.23      1193

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8260 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_fix_drc_in_changed_area_only                 :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_backside_max_layer_mode                   :        soft                
common.global_backside_min_layer_mode                   :        soft                
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_backside_max_layer    :        1                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_backside_min_layer   :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_earlygr_flow                               :        auto                
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_area_track_utilization                     :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.net_type_based_blockage_boundary_gcell_enhancement:       false               
global.report_congestion_enable_cell_snapping           :        false               
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Message ZRT-030 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-539 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-780 is limited to 10 by default. Use set_message_info to see more messages of this type.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 2 tracks on MRDL
Found 0 pin access route guide groups.
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell fifomem/U16 is placed overlapping with other cells at {{458.889 344.146} {460.105 345.818}}. (ZRT-763)
Warning: Cell fifomem/U38 is placed overlapping with other cells at {{583.760 391.051} {584.824 392.723}}. (ZRT-763)
Warning: Cell wdata_reg_7_ is placed overlapping with other cells at {{728.048 388.908} {733.520 390.580}}. (ZRT-763)
Warning: Cell fifomem/U13 is placed overlapping with other cells at {{457.711 468.973} {459.232 470.645}}. (ZRT-763)
Warning: Cell rptr_empty/rbin_reg_8_ is placed overlapping with other cells at {{585.212 408.594} {590.684 410.266}}. (ZRT-763)
Warning: Cell wdata_reg_2_ is placed overlapping with other cells at {{734.291 430.966} {739.763 432.638}}. (ZRT-763)
Warning: Cell fifomem/HFSINV_73_121 is placed overlapping with other cells at {{572.352 482.216} {573.264 483.888}}. (ZRT-763)
Total number of nets = 556, of which 0 are not extracted
Total number of open nets = 466, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   26  Alloctr   26  Proc   31 
[DBIn Done] Total (MB): Used   36  Alloctr   37  Proc 8292 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   29  Alloctr   30  Proc   31 
[End of Read DB] Total (MB): Used   36  Alloctr   37  Proc 8292 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    2 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8295 
Net statistics:
Total number of nets     = 556
Number of nets to route  = 466
Number of single or zero port nets = 89
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 466, Total Half Perimeter Wire Length (HPWL) 68047 microns
HPWL   0 ~   50 microns: Net Count      298     Total HPWL         4090 microns
HPWL  50 ~  100 microns: Net Count       27     Total HPWL         1847 microns
HPWL 100 ~  200 microns: Net Count       24     Total HPWL         3747 microns
HPWL 200 ~  300 microns: Net Count       32     Total HPWL         7646 microns
HPWL 300 ~  400 microns: Net Count       28     Total HPWL        10446 microns
HPWL 400 ~  500 microns: Net Count       13     Total HPWL         5846 microns
HPWL 500 ~  600 microns: Net Count        8     Total HPWL         4463 microns
HPWL 600 ~  700 microns: Net Count       14     Total HPWL         9177 microns
HPWL 700 ~  800 microns: Net Count       12     Total HPWL         8945 microns
HPWL 800 ~  900 microns: Net Count        5     Total HPWL         4163 microns
HPWL 900 ~ 1000 microns: Net Count        3     Total HPWL         2880 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         4797 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    4 
[End of Build All Nets] Total (MB): Used   50  Alloctr   51  Proc 8299 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc   64 
[End of Build Congestion Map] Total (MB): Used  103  Alloctr  105  Proc 8364 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  103  Alloctr  105  Proc 8364 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc   71 
[End of Build Data] Total (MB): Used  103  Alloctr  105  Proc 8364 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  135 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  209  Proc 8500 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc   29 
[End of Initial Routing] Total (MB): Used  211  Alloctr  213  Proc 8529 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   348 Max = 4 GRCs =  2461 (0.24%)
Initial. H routing: Dmd-Cap  =   322 Max = 3 (GRCs =  3) GRCs =  2437 (0.47%)
Initial. V routing: Dmd-Cap  =    25 Max = 4 (GRCs =  2) GRCs =    24 (0.00%)
Initial. Both Dirs: Overflow =   453 Max = 6 GRCs =  2666 (0.26%)
Initial. H routing: Overflow =   401 Max = 4 (GRCs =  1) GRCs =  2618 (0.51%)
Initial. V routing: Overflow =    52 Max = 6 (GRCs =  1) GRCs =    48 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    30 Max = 6 (GRCs =  1) GRCs =    22 (0.00%)
Initial. M3         Overflow =    56 Max = 4 (GRCs =  1) GRCs =    61 (0.01%)
Initial. M4         Overflow =     5 Max = 3 (GRCs =  1) GRCs =     3 (0.00%)
Initial. M5         Overflow =     9 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
Initial. M6         Overflow =    17 Max = 4 (GRCs =  1) GRCs =    23 (0.00%)
Initial. M7         Overflow =   335 Max = 3 (GRCs =  4) GRCs =  2547 (0.50%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   352 Max =  4 GRCs =  2571 (4.97%)
Initial. H routing: Overflow =   334 Max =  3 (GRCs =  4) GRCs =  2547 (9.86%)
Initial. V routing: Overflow =    17 Max =  4 (GRCs =  1) GRCs =    24 (0.09%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =    17 Max =  4 (GRCs =  1) GRCs =    23 (0.09%)
Initial. M7         Overflow =   334 Max =  3 (GRCs =  4) GRCs =  2546 (9.85%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69283.99
Initial. Layer M1 wire length = 4.24
Initial. Layer M2 wire length = 15685.55
Initial. Layer M3 wire length = 18125.68
Initial. Layer M4 wire length = 11845.80
Initial. Layer M5 wire length = 8497.24
Initial. Layer M6 wire length = 10658.54
Initial. Layer M7 wire length = 4466.95
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3685
Initial. Via VIA12SQ_C count = 1174
Initial. Via VIA23SQ_C count = 1325
Initial. Via VIA34SQ_C count = 504
Initial. Via VIA45SQ_C count = 297
Initial. Via VIA56SQ_C count = 269
Initial. Via VIA67SQ_C count = 116
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr  8 22:07:52 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  210  Alloctr  212  Proc 8529 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    19 Max = 3 GRCs =    16 (0.00%)
phase1. H routing: Overflow =    11 Max = 3 (GRCs =  1) GRCs =     8 (0.00%)
phase1. V routing: Overflow =     8 Max = 3 (GRCs =  2) GRCs =     8 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     8 Max = 3 (GRCs =  2) GRCs =     8 (0.00%)
phase1. M3         Overflow =    11 Max = 3 (GRCs =  1) GRCs =     8 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69687.37
phase1. Layer M1 wire length = 7.58
phase1. Layer M2 wire length = 16084.79
phase1. Layer M3 wire length = 20806.79
phase1. Layer M4 wire length = 13050.02
phase1. Layer M5 wire length = 8525.58
phase1. Layer M6 wire length = 9443.29
phase1. Layer M7 wire length = 1769.32
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3781
phase1. Via VIA12SQ_C count = 1176
phase1. Via VIA23SQ_C count = 1385
phase1. Via VIA34SQ_C count = 561
phase1. Via VIA45SQ_C count = 332
phase1. Via VIA56SQ_C count = 270
phase1. Via VIA67SQ_C count = 57
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 33
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  174  Alloctr  175  Proc  236 
[End of Whole Chip Routing] Total (MB): Used  210  Alloctr  212  Proc 8529 

Congestion utilization per direction:
Average vertical track utilization   =  0.29 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.25 %
Peak    horizontal track utilization = 150.00 %

[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[End of Global Routing] Stage (MB): Used  135  Alloctr  135  Proc  236 
[End of Global Routing] Total (MB): Used  172  Alloctr  173  Proc 8529 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -57  Alloctr  -58  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8529 
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1        26.54       26.54      0.00        43     371072.88  1106018816.00         414              1.24      1462
Place-opt optimization Phase 19 Iter  2        26.54       26.54      0.00        43     371060.41  1104941056.00         414              1.24      1462
Place-opt optimization Phase 19 Iter  3        26.54       26.54      0.00        43     371059.91  1104897536.00         414              1.24      1462
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  4        26.54       26.54      0.00        43     371059.91  1104897536.00         414              1.24      1462
Place-opt optimization Phase 19 Iter  5        26.54       26.54      0.00        43     371146.81  1103509248.00         414              1.24      1462
Place-opt optimization Phase 19 Iter  6        26.54       26.54      0.00        43     371148.59  1103835520.00         414              1.24      1462
Place-opt optimization Phase 19 Iter  7        26.54       26.54      0.00        43     371148.59  1103921792.00         414              1.24      1462
Place-opt optimization Phase 19 Iter  8        26.54       26.54      0.00        43     371148.59  1103921792.00         414              1.24      1462
Place-opt optimization Phase 19 Iter  9        26.54       26.54      0.00        43     371149.09  1103971712.00         414              1.24      1462
Place-opt optimization Phase 19 Iter 10        26.54       26.54      0.00        43     371149.09  1103971712.00         414              1.24      1462
Place-opt optimization Phase 19 Iter 11        26.54       26.54      0.00        43     371149.09  1103971712.00         414              1.24      1462
Place-opt optimization Phase 19 Iter 12        26.54       26.54      0.00        43     371187.75  1105496192.00         414              1.24      1462
Place-opt optimization Phase 19 Iter 13        26.54       26.54      0.00        43     371324.47  1108206592.00         414              1.24      1462
Place-opt optimization Phase 19 Iter 14        26.54       26.54      0.00        43     371324.47  1108067584.00         414              1.24      1462
Place-opt optimization Phase 19 Iter 15        26.54       26.54      0.00        43     371345.31  1108315264.00         414              1.24      1462
Place-opt optimization Phase 19 Iter 16        26.54       26.54      0.00        43     371345.31  1108315264.00         414              1.24      1462

Place-opt optimization Phase 20 Iter  1         0.61        0.61      0.00        43     371358.00  1108929536.00         549              1.24      1462

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.59        0.59      0.00        43     371301.59  1106669184.00         522              1.24      1462
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.59        0.59      0.00        43     371301.59  1106669184.00         522              1.24      1462
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.59        0.59      0.00        43     371280.50  1106388864.00         510              1.24      1462
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 24 Iter  1         0.54        0.54      0.00        43     371247.97  1104619904.00         510              1.25      1462
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.54        0.54      0.00        43     371250.00  1098720256.00         510              1.25      1462
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.54        0.54      0.00        43     371236.28  1096486272.00         510              1.25      1462


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-04-08 22:08:31 / Session:  01:14:44 / Command:  00:01:18 / CPU:  00:01:16 / Memory: 1462 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.54        0.54      0.00        68     371236.28  1096486272.00         510              1.25      1462

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2024-04-08 22:08:31 / Session:  01:14:44 / Command:  00:01:18 / CPU:  00:01:16 / Memory: 1462 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-04-08 22:08:31 / Session:  01:14:44 / Command:  00:01:18 / CPU:  00:01:16 / Memory: 1462 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-04-08 22:08:31 / Session:  01:14:44 / Command:  00:01:18 / CPU:  00:01:16 / Memory: 1462 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.54        0.54      0.00        67     371236.28  1096486272.00         510              1.25      1462
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 477 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8529 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell fifomem/U38 is placed overlapping with other cells at {{583.752 390.256} {584.816 391.928}}. (ZRT-763)
Warning: Cell wdata_reg_7_ is placed overlapping with other cells at {{728.000 388.584} {733.472 390.256}}. (ZRT-763)
Warning: Cell fifomem/U12 is placed overlapping with other cells at {{461.240 470.512} {462.760 472.184}}. (ZRT-763)
Warning: Cell rptr_empty/rbin_reg_8_ is placed overlapping with other cells at {{585.272 408.648} {590.744 410.320}}. (ZRT-763)
Warning: Cell wdata_reg_5_ is placed overlapping with other cells at {{734.992 437.072} {740.464 438.744}}. (ZRT-763)
Warning: Cell fifomem/HFSINV_75_119 is placed overlapping with other cells at {{571.440 480.544} {572.200 482.216}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   30  Alloctr   30  Proc    0 
[End of Read DB] Total (MB): Used   37  Alloctr   38  Proc 8529 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   51  Proc 8529 
Net statistics:
Total number of nets     = 652
Number of nets to route  = 561
Number of single or zero port nets = 89
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 561, Total Half Perimeter Wire Length (HPWL) 68595 microns
HPWL   0 ~   50 microns: Net Count      397     Total HPWL         4773 microns
HPWL  50 ~  100 microns: Net Count       22     Total HPWL         1470 microns
HPWL 100 ~  200 microns: Net Count       24     Total HPWL         3730 microns
HPWL 200 ~  300 microns: Net Count       32     Total HPWL         7669 microns
HPWL 300 ~  400 microns: Net Count       28     Total HPWL        10414 microns
HPWL 400 ~  500 microns: Net Count       13     Total HPWL         5853 microns
HPWL 500 ~  600 microns: Net Count        9     Total HPWL         5004 microns
HPWL 600 ~  700 microns: Net Count       15     Total HPWL         9767 microns
HPWL 700 ~  800 microns: Net Count       12     Total HPWL         8937 microns
HPWL 800 ~  900 microns: Net Count        4     Total HPWL         3301 microns
HPWL 900 ~ 1000 microns: Net Count        3     Total HPWL         2880 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         4797 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   51  Alloctr   52  Proc 8529 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  104  Alloctr  106  Proc 8529 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  104  Alloctr  106  Proc 8529 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  104  Alloctr  106  Proc 8529 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   35 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  210  Proc 8565 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc   30 
[End of Initial Routing] Total (MB): Used  211  Alloctr  213  Proc 8595 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   353 Max = 5 GRCs =  2411 (0.23%)
Initial. H routing: Dmd-Cap  =   323 Max = 4 (GRCs =  1) GRCs =  2384 (0.46%)
Initial. V routing: Dmd-Cap  =    30 Max = 5 (GRCs =  1) GRCs =    27 (0.01%)
Initial. Both Dirs: Overflow =   481 Max = 8 GRCs =  2625 (0.26%)
Initial. H routing: Overflow =   405 Max = 5 (GRCs =  1) GRCs =  2561 (0.50%)
Initial. V routing: Overflow =    76 Max = 8 (GRCs =  1) GRCs =    64 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    56 Max = 8 (GRCs =  1) GRCs =    32 (0.01%)
Initial. M3         Overflow =    68 Max = 5 (GRCs =  1) GRCs =    57 (0.01%)
Initial. M4         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M5         Overflow =     6 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
Initial. M6         Overflow =    18 Max = 4 (GRCs =  1) GRCs =    29 (0.01%)
Initial. M7         Overflow =   330 Max = 3 (GRCs =  4) GRCs =  2495 (0.49%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   348 Max =  4 GRCs =  2528 (4.89%)
Initial. H routing: Overflow =   329 Max =  3 (GRCs =  4) GRCs =  2497 (9.66%)
Initial. V routing: Overflow =    18 Max =  4 (GRCs =  1) GRCs =    31 (0.12%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M6         Overflow =    18 Max =  4 (GRCs =  1) GRCs =    29 (0.11%)
Initial. M7         Overflow =   329 Max =  3 (GRCs =  4) GRCs =  2494 (9.65%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69354.17
Initial. Layer M1 wire length = 2.45
Initial. Layer M2 wire length = 15385.87
Initial. Layer M3 wire length = 19165.10
Initial. Layer M4 wire length = 13761.51
Initial. Layer M5 wire length = 7649.95
Initial. Layer M6 wire length = 9013.11
Initial. Layer M7 wire length = 4376.18
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4063
Initial. Via VIA12SQ_C count = 1359
Initial. Via VIA23SQ_C count = 1491
Initial. Via VIA34SQ_C count = 565
Initial. Via VIA45SQ_C count = 289
Initial. Via VIA56SQ_C count = 250
Initial. Via VIA67SQ_C count = 109
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr  8 22:08:37 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  211  Alloctr  213  Proc 8595 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    14 Max = 4 GRCs =    11 (0.00%)
phase1. H routing: Dmd-Cap  =     8 Max = 4 (GRCs =  1) GRCs =     5 (0.00%)
phase1. V routing: Dmd-Cap  =     6 Max = 3 (GRCs =  1) GRCs =     6 (0.00%)
phase1. Both Dirs: Overflow =    57 Max = 6 GRCs =    38 (0.00%)
phase1. H routing: Overflow =    20 Max = 4 (GRCs =  1) GRCs =    16 (0.00%)
phase1. V routing: Overflow =    37 Max = 6 (GRCs =  2) GRCs =    22 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    36 Max = 6 (GRCs =  2) GRCs =    21 (0.00%)
phase1. M3         Overflow =    15 Max = 4 (GRCs =  1) GRCs =    11 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     6 Max =  1 GRCs =     6 (0.01%)
phase1. H routing: Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.02%)
phase1. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.02%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 70142.11
phase1. Layer M1 wire length = 5.67
phase1. Layer M2 wire length = 15618.97
phase1. Layer M3 wire length = 21702.26
phase1. Layer M4 wire length = 14665.39
phase1. Layer M5 wire length = 8426.84
phase1. Layer M6 wire length = 8552.66
phase1. Layer M7 wire length = 1170.32
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4403
phase1. Via VIA12SQ_C count = 1363
phase1. Via VIA23SQ_C count = 1580
phase1. Via VIA34SQ_C count = 739
phase1. Via VIA45SQ_C count = 428
phase1. Via VIA56SQ_C count = 246
phase1. Via VIA67SQ_C count = 47
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  174  Alloctr  175  Proc   65 
[End of Whole Chip Routing] Total (MB): Used  211  Alloctr  213  Proc 8595 

Congestion utilization per direction:
Average vertical track utilization   =  0.29 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization =  0.25 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used  135  Alloctr  135  Proc   65 
[End of Global Routing] Total (MB): Used  173  Alloctr  174  Proc 8595 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -58  Alloctr  -59  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8595 
Using per-layer congestion maps for congestion reduction.
Information: 5.54% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.93% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 31.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.031 to 0.035. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 586, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 586, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 186. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ORB: Nominal = 0.0729227  Design MT = inf  Target = 0.3204193 (4.394 nominal)  MaxRC = 0.221864
ORB: Fast Target = 0.103694 ( 1.422 nominal )
ORB: stageDelay=0.21283, stageLength=8199998
nplLib: default vr hor dist = 1639
nplLib: default vr ver dist = 1639
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp estimated wire length 
4.89953% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 3.42005e+07
Total net wire length: 6.98037e+08
****** eLpp weights (with caps)
Number of nets: 586, of which 580 non-clock nets
Number of nets with 0 toggle rate: 200
Max toggle rate = 2, average toggle rate = 0.0398904
Max non-clock toggle rate = 0.236537
eLpp weight range = (0, 21.4167)
*** 66 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 586
Amt power = 0.1
Non-default weight range: (0.9, 7.04167)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func_slow
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.26142e+08
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0:16 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc21a7cb0): 10000
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc21a7cb0): 10000
Total 0.0300 seconds to load 1815 cell instances into cellmap, 477 cells are off site row
Moveable cells: 477; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.2571, cell height 1.6720, cell area 3.7738 for total 477 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 75 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1815        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1815
number of references:                75
number of site rows:                346
number of locations attempted:    15377
number of locations failed:        4304  (28.0%)

Legality of references at locations:
47 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        728       304 ( 41.8%)        473       226 ( 47.8%)  SDFFARX1_HVT
    23        436       253 ( 58.0%)        372       166 ( 44.6%)  SDFFARX1_RVT
    50        994       159 ( 16.0%)        475       143 ( 30.1%)  NBUFFX2_RVT
    22        416       138 ( 33.2%)        168        76 ( 45.2%)  DFFARX1_RVT
     6        217       100 ( 46.1%)        177       103 ( 58.2%)  HADDX1_RVT
    10        260        89 ( 34.2%)        193        84 ( 43.5%)  OA22X1_RVT
    24        561        91 ( 16.2%)        280        80 ( 28.6%)  AND2X1_RVT
     9        232        78 ( 33.6%)        144        74 ( 51.4%)  OA21X1_RVT
    22        320        74 ( 23.1%)        270        69 ( 25.6%)  NBUFFX8_HVT
    21        506        80 ( 15.8%)        177        52 ( 29.4%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         19        11 ( 57.9%)         16        10 ( 62.5%)  SDFFASX1_RVT
     4        104        51 ( 49.0%)         96        66 ( 68.8%)  SDFFARX2_HVT
     1         72        42 ( 58.3%)         72        42 ( 58.3%)  AOI21X1_RVT
     1         64        35 ( 54.7%)         64        34 ( 53.1%)  OAI222X1_RVT
    23        436       253 ( 58.0%)        372       166 ( 44.6%)  SDFFARX1_RVT
     6        217       100 ( 46.1%)        177       103 ( 58.2%)  HADDX1_RVT
     1         56        28 ( 50.0%)         56        28 ( 50.0%)  OAI22X1_RVT
     2         32        11 ( 34.4%)         16        11 ( 68.8%)  AOI22X2_RVT
     4         96        42 ( 43.8%)         96        44 ( 45.8%)  OA221X1_RVT
    46        728       304 ( 41.8%)        473       226 ( 47.8%)  SDFFARX1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         477 (7083 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.612 um ( 0.37 row height)
rms weighted cell displacement:   0.612 um ( 0.37 row height)
max cell displacement:            2.247 um ( 1.34 row height)
avg cell displacement:            0.536 um ( 0.32 row height)
avg weighted cell displacement:   0.536 um ( 0.32 row height)
number of cells moved:              477
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/ctmTdsLR_3_450 (INVX1_RVT)
  Input location: (605.285,482.332)
  Legal location: (603.664,483.888)
  Displacement:   2.247 um ( 1.34 row height)
Cell: rptr_empty/ctmTdsLR_2_263 (OA21X1_RVT)
  Input location: (590,392.25)
  Legal location: (588.312,391.928)
  Displacement:   1.718 um ( 1.03 row height)
Cell: rptr_empty/ctmTdsLR_2_321 (AO22X1_RVT)
  Input location: (588.152,421.797)
  Legal location: (586.488,422.024)
  Displacement:   1.679 um ( 1.00 row height)
Cell: wptr_full/ctmTdsLR_1_366 (OR2X1_RVT)
  Input location: (596.788,482.816)
  Legal location: (598.192,482.216)
  Displacement:   1.527 um ( 0.91 row height)
Cell: wptr_full/ctmTdsLR_3_418 (INVX0_HVT)
  Input location: (599.191,488.754)
  Legal location: (599.256,487.232)
  Displacement:   1.524 um ( 0.91 row height)
Cell: rptr_empty/ctmTdsLR_1_320 (OR2X1_RVT)
  Input location: (590.277,422.266)
  Legal location: (590.288,423.696)
  Displacement:   1.430 um ( 0.86 row height)
Cell: rptr_empty/U11 (NAND2X0_RVT)
  Input location: (590.873,392.198)
  Legal location: (590.896,393.6)
  Displacement:   1.402 um ( 0.84 row height)
Cell: wptr_full/HFSINV_138_38 (INVX1_RVT)
  Input location: (604.084,476.549)
  Legal location: (603.208,475.528)
  Displacement:   1.345 um ( 0.80 row height)
Cell: wptr_full/ctmTdsLR_1_356 (AO22X1_RVT)
  Input location: (593.03,485.189)
  Legal location: (593.024,483.888)
  Displacement:   1.301 um ( 0.78 row height)
Cell: rptr_empty/ctmTdsLR_1_424 (OA22X2_RVT)
  Input location: (588.521,417.026)
  Legal location: (587.248,417.008)
  Displacement:   1.273 um ( 0.76 row height)

Completed Legalization, Elapsed time =   0: 0: 1 
Moved 477 out of 1848 cells, ratio = 0.258117
Total displacement = 322.589111(um)
Max displacement = 3.177400(um), wptr_full/ctmTdsLR_3_450 (605.285522, 482.332092, 0) => (603.664001, 485.559998, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.19(um)
  0 ~  20% cells displacement <=      0.30(um)
  0 ~  30% cells displacement <=      0.42(um)
  0 ~  40% cells displacement <=      0.54(um)
  0 ~  50% cells displacement <=      0.65(um)
  0 ~  60% cells displacement <=      0.76(um)
  0 ~  70% cells displacement <=      0.87(um)
  0 ~  80% cells displacement <=      0.97(um)
  0 ~  90% cells displacement <=      1.20(um)
  0 ~ 100% cells displacement <=      3.18(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 586, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 586, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 186. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-04-08 22:08:49 / Session:  01:15:02 / Command:  00:01:36 / CPU:  00:01:34 / Memory: 1528 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2024-04-08 22:08:49 / Session:  01:15:02 / Command:  00:01:36 / CPU:  00:01:34 / Memory: 1528 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-04-08 22:08:49 / Session:  01:15:02 / Command:  00:01:36 / CPU:  00:01:34 / Memory: 1528 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.50        0.50      0.00        67     371236.28  1096486272.00         510              1.25      1527
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 586, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 586, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 186. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-04-08 22:08:49 / Session:  01:15:03 / Command:  00:01:37 / CPU:  00:01:35 / Memory: 1528 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xd02e1800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xd02e1800): 57360
Total 0.0300 seconds to load 1815 cell instances into cellmap
Moveable cells: 477; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.2571, cell height 1.6720, cell area 3.7738 for total 477 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xd02e1800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xd02e1800): 57360
Total 0.0400 seconds to load 1815 cell instances into cellmap
Moveable cells: 477; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.2571, cell height 1.6720, cell area 3.7738 for total 477 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.50        0.50      0.00        86     371236.28  1096486272.00         510              1.25      1527
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.50        0.50      0.00        86     371236.28  1096486272.00         510              1.25      1527
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.50        0.50      0.00        86     371236.28  1096486272.00         510              1.25      1527
Place-opt optimization Phase 41 Iter  3         0.50        0.50      0.00        48     371334.38  1096514304.00         510              1.25      1527
Place-opt optimization Phase 41 Iter  4         0.50        0.50      0.00        48     371334.38  1096514304.00         510              1.25      1527

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.50        0.50      0.00        47     371334.38  1096514304.00         520              1.25      1527
Place-opt optimization Phase 42 Iter  2         0.50        0.50      0.00        47     371326.25  1095767552.00         520              1.25      1527
Place-opt optimization Phase 42 Iter  3         0.50        0.50      0.00        47     371321.16  1095236736.00         520              1.25      1527
Place-opt optimization Phase 42 Iter  4         0.50        0.50      0.00        47     371321.16  1095236736.00         520              1.25      1527
Place-opt optimization Phase 42 Iter  5         0.50        0.50      0.00        47     371321.16  1095244288.00         520              1.25      1527
Place-opt optimization Phase 42 Iter  6         0.50        0.50      0.00        47     371321.16  1095244288.00         520              1.25      1527
Place-opt optimization Phase 42 Iter  7         0.50        0.50      0.00        47     371321.16  1095244288.00         520              1.25      1527
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  8         0.50        0.50      0.00        47     371321.41  1095267584.00         520              1.25      1527
Place-opt optimization Phase 42 Iter  9         0.50        0.50      0.00        47     371365.38  1095684608.00         520              1.25      1527
Place-opt optimization Phase 42 Iter 10         0.50        0.50      0.00        47     371366.41  1095784704.00         520              1.25      1527
Place-opt optimization Phase 42 Iter 11         0.50        0.50      0.00        47     371366.41  1095784704.00         520              1.25      1527
Place-opt optimization Phase 42 Iter 12         0.50        0.50      0.00        47     371366.41  1095784704.00         520              1.25      1527
Place-opt optimization Phase 42 Iter 13         0.50        0.50      0.00        47     371366.41  1095784704.00         520              1.25      1527
Place-opt optimization Phase 42 Iter 14         0.50        0.50      0.00        47     371366.41  1095784704.00         520              1.25      1527
Place-opt optimization Phase 42 Iter 15         0.50        0.50      0.00        47     371401.22  1096622080.00         520              1.25      1527

Place-opt optimization Phase 43 Iter  1         0.32        0.32      0.00        47     371401.22  1096622080.00         539              1.25      1527

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.32        0.32      0.00        47     371398.94  1094388608.00         539              1.25      1527
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.32        0.32      0.00        47     371398.94  1094388608.00         539              1.25      1527
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 44 Iter  3         0.32        0.32      0.00        47     371411.38  1094966784.00         539              1.25      1527
Place-opt optimization Phase 44 Iter  4         0.32        0.32      0.00        47     371432.97  1095233280.00         539              1.25      1527

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.29        0.29      0.00        47     371432.97  1095233280.00         553              1.25      1527
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.29        0.29      0.00        47     371432.97  1095233280.00         553              1.26      1527
CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        357.4          0.0              627              629          -2
M2                          357.4         35.7                2                0           2
-----------------------------------------------------------------------------------------
Total Demoted Nets:             2


Place-opt optimization Phase 47 Iter  1         0.29        0.29      0.00        47     371432.97  1095233280.00         553              1.26      1527

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Place-opt optimization Phase 48 Iter  1         0.29        0.29      0.00        47     371384.44  1094104832.00         536              1.26      1527
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.29        0.29      0.00        47     371383.94  1093856384.00         536              1.26      1527
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01135998 cumPct:    53.50 estdown: 0.00987344 cumUp:   30 numDown:  233 status= valid
Knee-Processing :  cumEst: 0.01459146 cumPct:    68.72 estdown: 0.00664197 cumUp:   60 numDown:  203 status= valid
Knee-Processing :  cumEst: 0.01658580 cumPct:    78.11 estdown: 0.00464763 cumUp:   92 numDown:  171 status= valid
Knee-Processing :  cumEst: 0.02123343 cumPct:   100.00 estdown: 0.00000000 cumUp:  272 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.29        0.29      0.00        47     371379.88  1093158272.00         536              1.26      1527
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.29        0.29      0.00        47     371379.88  1093158272.00         536              1.26      1527

Place-opt optimization Phase 52 Iter  1         0.29        0.29      0.00        47     371379.88  1093158272.00         536              1.26      1527

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-04-08 22:09:09 / Session:  01:15:22 / Command:  00:01:57 / CPU:  00:01:55 / Memory: 1528 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-04-08 22:09:09 / Session:  01:15:22 / Command:  00:01:57 / CPU:  00:01:55 / Memory: 1528 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    360 s ( 0.10 hr) ELAPSE :   4522 s ( 1.26 hr) MEM-PEAK :  1527 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    360 s ( 0.10 hr) ELAPSE :   4522 s ( 1.26 hr) MEM-PEAK :  1527 Mb
Place-opt optimization Phase 55 Iter  1         0.29        0.29      0.00        47     371379.88  1093158272.00         536              1.26      1527
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 83 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1841        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1841
number of references:                83
number of site rows:                346
number of locations attempted:    12443
number of locations failed:        3062  (24.6%)

Legality of references at locations:
50 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    49        575       258 ( 44.9%)        380       177 ( 46.6%)  SDFFARX1_HVT
    21        299       174 ( 58.2%)        227        93 ( 41.0%)  SDFFARX1_RVT
    32        549       137 ( 25.0%)        249       121 ( 48.6%)  NBUFFX2_RVT
    34        721       122 ( 16.9%)        304        94 ( 30.9%)  AND2X1_RVT
    21        433        89 ( 20.6%)        184        60 ( 32.6%)  NAND2X0_RVT
    22        251        74 ( 29.5%)        104        46 ( 44.2%)  DFFARX1_RVT
     8        192        63 ( 32.8%)        112        57 ( 50.9%)  OA21X1_RVT
     7        181        59 ( 32.6%)         96        58 ( 60.4%)  AND4X1_RVT
    35        378        67 ( 17.7%)        192        39 ( 20.3%)  NBUFFX8_HVT
     1         80        48 ( 60.0%)         72        48 ( 66.7%)  MUX21X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     3         40        22 ( 55.0%)         32        27 ( 84.4%)  SDFFARX2_HVT
     1         80        48 ( 60.0%)         72        48 ( 66.7%)  MUX21X1_RVT
     1         19        11 ( 57.9%)         16        10 ( 62.5%)  SDFFASX1_RVT
     3         64        30 ( 46.9%)         48        29 ( 60.4%)  OA221X1_RVT
    21        299       174 ( 58.2%)        227        93 ( 41.0%)  SDFFARX1_RVT
     1         10         5 ( 50.0%)          0         0 (  0.0%)  IBUFFX8_HVT
     2         32        11 ( 34.4%)         16        11 ( 68.8%)  AOI22X2_RVT
    49        575       258 ( 44.9%)        380       177 ( 46.6%)  SDFFARX1_HVT
     1         24        13 ( 54.2%)         16         5 ( 31.2%)  OAI21X2_RVT
     1         48        16 ( 33.3%)         24        16 ( 66.7%)  AOI221X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         503 (7648 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.483 um ( 0.29 row height)
rms weighted cell displacement:   0.483 um ( 0.29 row height)
max cell displacement:            3.040 um ( 1.82 row height)
avg cell displacement:            0.182 um ( 0.11 row height)
avg weighted cell displacement:   0.182 um ( 0.11 row height)
number of cells moved:              138
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/ctmTdsLR_1_590 (AND2X1_RVT)
  Input location: (611.112,488.904)
  Legal location: (614.152,488.904)
  Displacement:   3.040 um ( 1.82 row height)
Cell: wptr_full/ctmTdsLR_2_591 (AND2X1_RVT)
  Input location: (612.784,488.904)
  Legal location: (615.368,488.904)
  Displacement:   2.584 um ( 1.55 row height)
Cell: wptr_full/ctmTdsLR_2_250 (OA221X1_RVT)
  Input location: (606.248,478.872)
  Legal location: (603.968,478.872)
  Displacement:   2.280 um ( 1.36 row height)
Cell: wptr_full/ctmTdsLR_2_549 (AND2X1_RVT)
  Input location: (609.592,475.528)
  Legal location: (608.376,473.856)
  Displacement:   2.067 um ( 1.24 row height)
Cell: rptr_empty/ctmTdsLR_1_230 (AO21X1_RVT)
  Input location: (587.096,418.68)
  Legal location: (585.12,418.68)
  Displacement:   1.976 um ( 1.18 row height)
Cell: wptr_full/ctmTdsLR_3_550 (INVX0_RVT)
  Input location: (608.376,475.528)
  Legal location: (609.288,477.2)
  Displacement:   1.905 um ( 1.14 row height)
Cell: wptr_full/ctmTdsLR_3_573 (AND2X1_RVT)
  Input location: (607.616,478.872)
  Legal location: (606.704,477.2)
  Displacement:   1.905 um ( 1.14 row height)
Cell: wptr_full/U61 (HADDX1_RVT)
  Input location: (599.712,480.544)
  Legal location: (598.952,478.872)
  Displacement:   1.837 um ( 1.10 row height)
Cell: fifomem/ZBUF_5_inst_517 (DELLN2X2_RVT)
  Input location: (626.312,472.184)
  Legal location: (626.768,473.856)
  Displacement:   1.733 um ( 1.04 row height)
Cell: wptr_full/ctmTdsLR_1_585 (AND2X1_RVT)
  Input location: (600.32,480.544)
  Legal location: (600.624,482.216)
  Displacement:   1.699 um ( 1.02 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 612, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 612, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 187. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-04-08 22:09:11 / Session:  01:15:24 / Command:  00:01:58 / CPU:  00:01:56 / Memory: 1528 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-04-08 22:09:11 / Session:  01:15:24 / Command:  00:01:58 / CPU:  00:01:56 / Memory: 1528 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xd02e1800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xd02e1800): 57360
Total 0.0400 seconds to load 1841 cell instances into cellmap
Moveable cells: 503; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.3111, cell height 1.6720, cell area 3.8642 for total 503 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.35        0.35      0.00        53     371379.88  1093158272.00         536              1.26      1527
CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        357.4          0.0              612              612           0
M2                          357.4         35.7                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.35        0.35      0.00        53     371379.88  1093158272.00         536              1.26      1527
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.35        0.35      0.00        53     371379.88  1093158272.00         536              1.26      1527
Place-opt optimization Phase 60 Iter  3         0.35        0.35      0.00        51     371380.62  1093107328.00         536              1.26      1527
Place-opt optimization Phase 60 Iter  4         0.35        0.35      0.00        51     371380.62  1093107328.00         536              1.26      1527

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.35        0.35      0.00        50     371380.62  1093107328.00         536              1.26      1527
Place-opt optimization Phase 61 Iter  2         0.35        0.35      0.00        50     371380.38  1093085824.00         536              1.26      1527
Place-opt optimization Phase 61 Iter  3         0.35        0.35      0.00        50     371380.38  1093085824.00         536              1.26      1527
Place-opt optimization Phase 61 Iter  4         0.35        0.35      0.00        50     371380.38  1093085824.00         536              1.26      1527
Place-opt optimization Phase 61 Iter  5         0.35        0.35      0.00        50     371380.62  1093114112.00         536              1.26      1527
Place-opt optimization Phase 61 Iter  6         0.35        0.35      0.00        50     371380.38  1093091456.00         536              1.26      1527
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.35        0.35      0.00        50     371380.38  1093091456.00         536              1.26      1527
Place-opt optimization Phase 61 Iter  8         0.35        0.35      0.00        50     371449.75  1094326656.00         536              1.26      1527

Place-opt optimization Phase 62 Iter  1         0.29        0.29      0.00        46     371449.75  1094326656.00         553              1.26      1527

Place-opt optimization Phase 63 Iter  1         0.29        0.29      0.00        46     371411.38  1093596160.00         543              1.26      1527
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.29        0.29      0.00        46     371411.38  1093596160.00         543              1.26      1527
Place-opt optimization Phase 63 Iter  3         0.29        0.29      0.00        46     371411.38  1093596160.00         543              1.26      1527

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-04-08 22:09:17 / Session:  01:15:30 / Command:  00:02:04 / CPU:  00:02:03 / Memory: 1528 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-04-08 22:09:17 / Session:  01:15:30 / Command:  00:02:04 / CPU:  00:02:03 / Memory: 1528 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    368 s ( 0.10 hr) ELAPSE :   4530 s ( 1.26 hr) MEM-PEAK :  1527 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    368 s ( 0.10 hr) ELAPSE :   4530 s ( 1.26 hr) MEM-PEAK :  1527 Mb
Place-opt optimization Phase 66 Iter  1         0.29        0.29      0.00        46     371411.38  1093596160.00         543              1.26      1527
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 82 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1848        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1848
number of references:                82
number of site rows:                346
number of locations attempted:     9530
number of locations failed:        2111  (22.2%)

Legality of references at locations:
50 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    49        511       229 ( 44.8%)        300       142 ( 47.3%)  SDFFARX1_HVT
    21        312       174 ( 55.8%)        232        88 ( 37.9%)  SDFFARX1_RVT
    34        481        84 ( 17.5%)        200        66 ( 33.0%)  AND2X1_RVT
    31        426        80 ( 18.8%)        168        67 ( 39.9%)  NBUFFX2_RVT
    27        354        73 ( 20.6%)        162        24 ( 14.8%)  NBUFFX4_HVT
    22        229        62 ( 27.1%)         80        30 ( 37.5%)  DFFARX1_RVT
    35        290        53 ( 18.3%)        184        33 ( 17.9%)  NBUFFX8_HVT
     9        160        43 ( 26.9%)         88        36 ( 40.9%)  OA21X1_RVT
     7        141        46 ( 32.6%)         72        32 ( 44.4%)  DELLN2X2_RVT
    11        137        27 ( 19.7%)         88        24 ( 27.3%)  NBUFFX2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          8         6 ( 75.0%)  INVX16_HVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NAND2X4_RVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  XNOR2X2_RVT
     3         24        12 ( 50.0%)         16        11 ( 68.8%)  SDFFARX2_HVT
    21        312       174 ( 55.8%)        232        88 ( 37.9%)  SDFFARX1_RVT
     2         32        11 ( 34.4%)         16        11 ( 68.8%)  AOI22X2_RVT
    49        511       229 ( 44.8%)        300       142 ( 47.3%)  SDFFARX1_HVT
     1         11         5 ( 45.5%)          0         0 (  0.0%)  DELLN1X2_HVT
     2         16         7 ( 43.8%)          0         0 (  0.0%)  NAND4X1_HVT
     1         16         6 ( 37.5%)          0         0 (  0.0%)  AOI221X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         510 (7772 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.305 um ( 0.18 row height)
rms weighted cell displacement:   0.305 um ( 0.18 row height)
max cell displacement:            1.779 um ( 1.06 row height)
avg cell displacement:            0.075 um ( 0.04 row height)
avg weighted cell displacement:   0.075 um ( 0.04 row height)
number of cells moved:               56
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/ctmTdsLR_1_536 (AND3X1_RVT)
  Input location: (595.608,398.616)
  Legal location: (596.216,400.288)
  Displacement:   1.779 um ( 1.06 row height)
Cell: fifomem/ZBUF_9_inst_608 (DELLN2X2_RVT)
  Input location: (626.312,472.184)
  Legal location: (626.768,470.512)
  Displacement:   1.733 um ( 1.04 row height)
Cell: rptr_empty/HFSBUF_76_126 (NBUFFX2_RVT)
  Input location: (594.392,388.584)
  Legal location: (594.848,390.256)
  Displacement:   1.733 um ( 1.04 row height)
Cell: rptr_empty/ctmTdsLR_2_537 (AND2X1_RVT)
  Input location: (594.392,398.616)
  Legal location: (594.088,400.288)
  Displacement:   1.699 um ( 1.02 row height)
Cell: wptr_full/wbin_reg_3_ (SDFFARX1_RVT)
  Input location: (613.24,463.824)
  Legal location: (613.088,465.496)
  Displacement:   1.679 um ( 1.00 row height)
Cell: fifomem/HFSBUF_23_25 (NBUFFX4_HVT)
  Input location: (629.2,468.84)
  Legal location: (629.2,467.168)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/HFSBUF_354_106 (NBUFFX16_HVT)
  Input location: (627.68,470.512)
  Legal location: (627.68,468.84)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ZBUF_202_inst_598 (NBUFFX8_RVT)
  Input location: (613.392,467.168)
  Legal location: (613.392,468.84)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ZBUF_146_inst_607 (NBUFFX4_RVT)
  Input location: (595.456,422.024)
  Legal location: (595.456,423.696)
  Displacement:   1.672 um ( 1.00 row height)
Cell: rptr_empty/rbin_reg_2_ (SDFFARX1_RVT)
  Input location: (604.424,388.584)
  Legal location: (604.424,386.912)
  Displacement:   1.672 um ( 1.00 row height)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 619, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 619, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 187. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-04-08 22:09:18 / Session:  01:15:32 / Command:  00:02:06 / CPU:  00:02:04 / Memory: 1528 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d929800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9d929800): 57360
Total 0.0400 seconds to load 1848 cell instances into cellmap
Moveable cells: 510; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.3164, cell height 1.6720, cell area 3.8730 for total 510 placed and application fixed cells
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 68 Iter  1         0.30        0.30      0.00        47     371411.38  1093596160.00         543              1.26      1527

Place-opt optimization Phase 69 Iter  1         0.30        0.30      0.00        47     371411.38  1093596160.00         543              1.26      1527

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2024-04-08 22:09:19 / Session:  01:15:32 / Command:  00:02:06 / CPU:  00:02:05 / Memory: 1528 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.30        0.30      0.00        46     371411.38  1093596160.00         543              1.26      1527
Co-efficient Ratio Summary:
4.193421786563  6.578030727712  2.479631831259  7.744180840401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017931905874  421.300711293398  6.370063312660  7.812337808527  4.420833712383  1.811566490796
9.922502789732  6.462397650495  8.237024776675  8.718405261931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113514769609  748.284141142700  1.411541240340  4.500685803750  2.060530297663  4.588428996212
2.011679688167  6.784731221844  2.430569724484  3.879774800032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251903373334  547.341975786760  9.768735144889  4.385305366981  9.999760359148  7.347083763210
6.393266835542  8.063328449105  4.288632643854  5.817921623007  2.343539122627  0.037326705045  0.494780240392  8.173633813985  2.544054700396  0.066117427471  968.457934907466  5.333459253303  0.882019668572  5.367846191334  1.826350090279
2.637726166871  5.283408727499  3.867465372730  5.291994174740  2.249505136567  9.662150275706  1.856261198134  4.610361514723  1.210715891932  6.577679360418  331.670365162469  7.599148904887  1.193962560867  3.380659088682  3.459478458902
4.093368425159  9.944897171119  0.206860109814  4.522000404051  6.919095345907  6.892197041709  5.120915900067  4.435467092308  4.268142739709  8.834602093265  334.616399979456  7.387512870545  1.168225501288  8.717358171851  0.993952270837
3.361785206031  3.894677211437  2.116996901942  7.452994965626  2.309097940979  5.558072613699  3.113139776351  0.072171962525  4.751594880339  0.064937120937  220.736228835135  8.142226711960  8.267350033424  3.493845424350  2.162164783179
6.121424254040  3.111567879712  8.235191464952  3.561612166938  0.220195692842  6.031325858445  0.248025513631  3.593596213535  4.075634651682  8.041239675181  375.966960600041  7.797443682458  3.872417281644  8.557740688484  8.373117148293
6.801055069807  1.494124279967  2.305316664446  7.627270412330  8.107178452560  7.471109985851  4.743640423276  4.676970434932  4.216938819720  1.199985997230  160.458048907546  8.530135969614  2.141110627813  0.334154333553  7.515560294379
0.989360227368  0.264254544661  0.920846443143  7.149511074674  5.773404731712  7.472142198159  2.074004443314  1.463714804135  2.498436272664  1.019867974527  092.423162102827  9.272319319272  2.595428269363  0.086976867403  1.037842293641
5.157027447352  1.564766998632  9.766505283951  9.210874102189  6.473823894401  4.638324531610  4.193421605155  6.578039173730  2.479639326842  7.744182340401  147.377025635331  7.983608378455  6.721426458728  9.445441246165  6.592126986390
1.793750513453  0.467080047776  6.343950939548  7.812396708527  4.420834112383  1.811560490796  9.922502608324  6.462396006413  8.237022261268  8.718407761931  523.832683890968  7.554912264738  1.807283944146  5.787945747876  3.589186322191
1.351036996985  7.341410996188  1.484438867228  4.500644703750  2.060531697663  4.588422996212  2.011679507759  6.784730677862  2.430567219077  3.879776300032  944.633414259611  1.549494098243  7.396843720513  5.512172327835  1.398263318372
5.190997369465  6.408244530148  9.731622761767  4.385364266981  9.999761759148  7.347087763210  6.393266767907  8.063327983131  4.288630226455  5.817923123007  333.991539462700  3.769793122629  9.478075039281  7.363174898525  4.405446202100
6.611012773107  8.965545751844  5.306356292166  0.882078568572  5.367847591334  1.826354090279  2.637726098236  5.283407261425  3.867463955331  5.291996674740  323.598130856796  6.242140198733  5.626160813446  1.036194972312  1.071586875365
7.767486077844  1.079584516847  7.562041771765  1.193921460867  3.380650488682  3.459472458902  4.093368484394  9.944898111549  0.206860288819  4.522005904051  790.547151790768  9.246827798076  2.091541006744  3.546612730842  6.814264205588
3.460719352544  4.824446323834  7.350487024923  1.168271901288  8.717343371851  0.993956270837  3.361785277268  3.894678263765  2.116996092845  7.452999465626  339.547311297955  5.834384987056  1.313928635100  7.217009752547  5.159479376900
6.493222026385  0.170310485108  8.115196612668  8.267308133424  3.493832924350  2.162169183179  6.121424225277  3.111568121040  8.235191588290  3.561619166938  121.657186484260  3.169608462627  4.802502363135  9.359534853540  7.563456401280
4.123477541790  5.300052250014  7.760313583156  3.872465381644  8.557737188484  8.373112548293  6.801055033867  1.494125525421  2.305316782910  7.627277412330  919.355462456074  7.147011103262  4.364093327646  7.697956993242  1.693872215511
9.998999756679  0.820262557519  8.503017969687  2.141169927813  0.334141833553  7.515565094379  0.989360291367  0.264255890202  0.920846561794  7.149518074674  676.988090371274  7.241332433045  7.400495331414  6.371393913524  9.843618509910
1.986197485362  2.061031952890  9.245295673470  2.595477569363  0.086963367403  1.037847093641  5.157027411336  1.564767244246  9.766505301575  9.210871102189  746.920906640146  3.869576789166  9.342111515565  7.803820873024  7.963923927777
4.418754073778  8.505000085304  7.956583328428  6.721475758728  9.445438746165  6.592121786390  1.793750587431  0.467081393398  6.343950057170  7.812393708527  541.621038438318  1.183162697714  2.250211832464  6.239513141382  3.702217469387
1.840296126506  4.294066639721  7.527899685476  1.807232244146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500648203750  305.604599166345  8.879322058720  1.167902775967  8.473971286224  3.056712240238
7.977150026343  5.095897081719  1.512371402226  7.396892920513  5.512169827835  1.398268118372  5.190997333443  6.408244686760  9.731622717579  4.385368866981  098.538373914873  4.735816442838  9.326629690780  6.332603013142  8.863013788058
1.792832323882  4.353912294808  3.732670536602  9.478024239281  7.363161398525  4.405441002100  6.611012747185  8.965545907466  5.306356249622  0.882073268572  635.112519933418  2.662538810676  3.772652723652  8.340631842538  6.746386676652
9.199187497181  4.950513675092  6.215027599914  5.626119013446  1.036181472312  1.071581675365  7.767486041822  1.079584662469  7.562041728931  1.193926160867  437.588366868234  5.974388086015  9.336893739499  4.489727254902  0.686019124445
2.200010428228  1.909534519064  9.219704199257  2.091590206744  3.546609230842  6.814269005588  3.460719326522  4.824446479456  7.350487071199  1.168276601288  970.257655185109  9.322760279508  6.178572026838  9.467732476521  1.699690527074
5.299466585782  0.909794016251  5.807261388237  1.313977835100  7.217096252547  5.159474176900  6.493222093711  0.170310535135  8.115196663249  8.267303833424  448.806510435021  6.243051503736  2.142477827731  1.156798204082  3.519146828035
6.161286616851  2.019569203356  3.132585863698  4.802551563135  9.359521353540  7.563451201280  4.123477518126  5.300052300041  7.760313534737  3.872460081644  954.172783048483  7.348382262018  0.105556986714  9.412436942123  0.531666290076
2.727011256030  0.717845275160  7.110998504233  4.364042527646  7.697943493242  1.693877015511  9.998999723005  0.820262607546  8.503017910268  2.141164627813  132.799711755375  1.583637720659  8.936072736702  6.425463420209  2.084644178471
4.951177480406  7.340473190360  7.214219834016  7.400444531414  6.371380413524  9.843613309910  1.986197452798  2.061031002827  9.245295624051  2.595472269363  107.901153940310  3.711836241651  5.702794733615  6.476608824697  6.650528156592
1.087480231913  7.382389469232  3.832453180137  9.342160715565  7.803817373024  7.963928727777  4.418754040104  8.505000135331  7.956583379009  6.721470458728  043.858691816565  9.249205516517  9.375001343104  6.708013739863  4.395093716078
1.239640875793  2.083411257404  1.156049098785  2.250260032464  6.239500641382  3.702212269387  1.840296193142  4.294066790968  7.527899647267  1.807237944146  677.008041987635  8.945249196613  5.103649696373  4.141008670014  8.443886584045
0.064440398079  6.053169785431  8.842299640316  1.167950975967  8.473967786224  3.056717040238  7.977150003284  5.095897159611  1.512371471772  7.396897720513  650.521709983513  9.853948714751  9.099786944364  0.824462076097  3.162276938943
8.536496611148  9.976175933969  4.708776340159  9.326676990780  6.332698313142  8.863018788058  1.792832300723  4.353912362700  3.732670505158  9.478029039281  835.621956052544  0.571237197566  1.101227318589  6.554584146653  0.635629078808
8.207826870202  6.784759152504  2.635409046012  3.772609023652  8.340626142538  6.746381676652  9.199187474022  4.950513756796  6.215027571262  5.626114813446  202.923964431210  7.185294413077  6.748657782210  7.958460646975  6.204177938711
9.392116000825  8.065048892061  5.947245824077  9.336848839499  4.489711154902  0.686014924445  2.200010405169  1.909534790768  9.219704171586  2.091595106744  453.975740284268  1.453037435334  6.071985252248  2.444641345673  5.048702254511
6.827160142979  1.734337119936  9.395627017560  6.178527126838  9.467726376521  1.699695327074  5.299466562623  0.909794297955  5.807261360566  1.313972735100  820.014442454751  5.974544577564  9.322252971101  7.031057913581  1.519661469582
6.730883366526  9.383292469858  6.216918341798  2.142422927731  1.156782104082  3.519141628035  6.161286693802  2.019569484260  3.132585845137  4.802556463135  034.267952554075  6.372257005541  2.347704412653  0.005234404177  6.031358518338
7.246508188577  5.773718872210  7.311254853195  0.105503786714  9.412422542123  0.531661090076  2.727011233081  0.717845456074  7.110998586772  4.364047427646  868.009166524216  9.314838438699  9.899925900508  2.026264154685  0.301796161421
4.116962705495  3.414183389102  1.556509461736  8.936029536702  6.425459020209  2.084649978471  4.951177467457  7.340473271274  7.214219815924  7.400449331414  736.448773152498  4.398468953519  8.619798879820  6.103104682792  4.529567540725
9.547726959315  8.696336768272  3.784709382013  5.702741333615  6.476694424697  6.650523956592  1.087480218964  7.382389440146  3.832453161041  9.342164215565  889.713392902479  6.329916642744  1.875459310485  0.500019633179  5.658332045567
2.147545894763  4.543874634480  9.212178657932  9.375058943104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250264532464  722.209670138237  0.258367065218  4.029663614242  9.406674196875  2.789969861318
0.723294436526  8.793224705550  8.918112237038  5.103696296373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167954475967  946.645384622430  5.608845150379  7.715054628450  9.589710061115  1.237142212873
9.689272073224  1.216982701438  9.826811855176  9.099733544364  0.824458676097  3.162271738943  8.536496698199  9.976175914873  4.708776321063  9.326670490780  732.518447314288  6.338919932317  9.283284372343  5.391231370037  3.267055650494
7.802403940042  6.316139870469  0.544100238981  1.101274918589  6.554570746653  0.635624878808  8.207826857253  6.784759133418  2.635409027926  3.772603523652  933.311220253867  4.665208792791  9.918791702249  5.051370779662  1.502752261856
2.611981367033  3.618147261282  7.158167566549  6.748604382210  7.958456246975  6.204172738711  9.392116086733  8.065048868234  5.947245890240  9.336842139499  547.220721490206  8.638533571022  0.001094816919  0.953464176892  1.970412295120
9.159000697858  4.660923014230  1.426900588806  6.071932852248  2.444637945673  5.048707054511  6.827160128887  1.734337185109  9.395627083733  6.178521426838  045.021243652116  9.996673834952  9.946600562309  0.979414895558  0.726131193113
1.397763533495  1.709625284723  5.947417620036  9.322209571101  7.031043513581  1.519666269582  6.730883342434  9.383292435021  6.216918317961  2.142426227731  214.927826408235  1.941203930061  6.128613680220  1.956933526031  3.258589650248
0.255136336916  5.952135384047  6.345120158013  2.347751012653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105507086714  040.591860212305  3.193240134127  2.701177608107  1.784530707471  1.099853714743
6.404232787099  9.794349354288  9.387701581161  9.899972500508  2.026250754685  0.301791961421  4.116962781303  3.414183355375  1.556509437909  8.936023836702  741.894518020920  8.491038974649  5.117790045773  4.047322227472  1.421986792074

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0665     0.0665      1   0.0000     0.0000      0
    1   8   0.2342     0.2342      1   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2342     0.3007   0.3007      2   0.0000     0.0000      0        0     0.0000       47 1093596160
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2342     0.3007   0.3007      2   0.0000     0.0000      0        0     0.0000       47 1093596160    371411.38        543        151         52
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.2342     0.3007   0.3007      2   0.0000     0.0000      0        0       47 1093596160    371411.38        543

Place-opt command complete                CPU:   372 s (  0.10 hr )  ELAPSE:  4534 s (  1.26 hr )  MEM-PEAK:  1527 MB
Place-opt command statistics  CPU=103 sec (0.03 hr) ELAPSED=103 sec (0.03 hr) MEM-PEAK=1.491 GB
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 619, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 619, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 187. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2024-04-08 22:09:21 / Session:  01:15:34 / Command:  00:02:08 / CPU:  00:02:07 / Memory: 1528 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2024-04-08 22:09:22 / Session:  01:15:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1528 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-04-08 22:09:23 / Session:  01:15:36 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1528 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-04-08 22:09:23 / Session:  01:15:36 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1528 MB (FLW-8100)
Running clock synthesis step.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-04-08 22:09:23 / Session:  01:15:36 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1528 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-04-08 22:09:23 / Session:  01:15:36 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1528 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32hvt_c/DELLN1X2_HVT
   saed32hvt_c/DELLN2X2_HVT
   saed32hvt_c/DELLN3X2_HVT
   saed32hvt_c/NBUFFX16_HVT
   saed32hvt_c/NBUFFX2_HVT
   saed32hvt_c/NBUFFX32_HVT
   saed32hvt_c/NBUFFX4_HVT
   saed32hvt_c/NBUFFX8_HVT
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32hvt_c/AOBUFX1_HVT
   saed32hvt_c/AOBUFX2_HVT
   saed32hvt_c/AOBUFX4_HVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32hvt_c/IBUFFX16_HVT
   saed32hvt_c/IBUFFX2_HVT
   saed32hvt_c/IBUFFX32_HVT
   saed32hvt_c/IBUFFX4_HVT
   saed32hvt_c/IBUFFX8_HVT
   saed32hvt_c/INVX0_HVT
   saed32hvt_c/INVX16_HVT
   saed32hvt_c/INVX1_HVT
   saed32hvt_c/INVX2_HVT
   saed32hvt_c/INVX32_HVT
   saed32hvt_c/INVX4_HVT
   saed32hvt_c/INVX8_HVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32hvt_c/AOINVX1_HVT
   saed32hvt_c/AOINVX2_HVT
   saed32hvt_c/AOINVX4_HVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32hvt_c/CGLNPRX2_HVT
   saed32hvt_c/CGLNPRX8_HVT
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32hvt_c/CGLNPSX16_HVT
   saed32hvt_c/CGLNPSX2_HVT
   saed32hvt_c/CGLNPSX4_HVT
   saed32hvt_c/CGLNPSX8_HVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32hvt_c/CGLPPRX2_HVT
   saed32hvt_c/CGLPPRX8_HVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32hvt_c/CGLPPSX16_HVT
   saed32hvt_c/CGLPPSX2_HVT
   saed32hvt_c/CGLPPSX4_HVT
   saed32hvt_c/CGLPPSX8_HVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Clock: rclk (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: rclk (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk2x (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk2x (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.
Total 0.4400 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x9d6b4c40): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x9d6b4c40): 2500
Total 0.0400 seconds to load 1848 cell instances into cellmap
Moveable cells: 510; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.3164, cell height 1.6720, cell area 3.8730 for total 510 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 619, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 6. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 112 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.61 sec, cpu time is 0 hr : 0 min : 0.60 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'io_b_rclk' is not movable
Inst 'io_b_wclk' is not movable
Inst 'io_b_wclk2x' is not movable
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 3
  Level 1 Num Nodes: 3
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func:slow)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner slow for worst dynamic corner
Using default layer M5
new cutoff lpd: 1.21715e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.315979 / 0.315979)
ORB: Nominal = 0.0729227  Design MT = 0.475000  Target = 0.3159788 (4.333 nominal)  MaxRC = 0.218616
ORB: Fast Target = 0.102705 ( 1.408 nominal )
ORB: stageDelay=0.21124, stageLength=8126574
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
   10% ...   20% ...   30% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = io_b_rclk/DOUT
 Clocks: 
     rclk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 52
 Number of Gates = 0
 Number of Loads = 52
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver io_b_rclk/DOUT
 Phase delay: (max r/f: 0.612602/nan  min r/f: 0.612602/nan) : io_b_rclk/PADIO
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = io_b_wclk/DOUT
 Clocks: 
     wclk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 52
 Number of Gates = 0
 Number of Loads = 52
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver io_b_wclk/DOUT
 Phase delay: (max r/f: 0.578213/nan  min r/f: 0.578213/nan) : io_b_wclk/PADIO
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = io_b_wclk2x/DOUT
 Clocks: 
     wclk2x (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver io_b_wclk2x/DOUT
 Phase delay: (max r/f: 0.408764/nan  min r/f: 0.408764/nan) : io_b_wclk2x/PADIO
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = rclk
 Clocks: 
     rclk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance  = 600.000000
  Number of loads = 0
Warning: The net 'rclk' will not be buffered because it is a pad net. (CTS-053)
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = wclk
 Clocks: 
     wclk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance  = 600.000000
  Number of loads = 0
Warning: The net 'wclk' will not be buffered because it is a pad net. (CTS-053)
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = wclk2x
 Clocks: 
     wclk2x (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance  = 600.000000
  Number of loads = 0
Warning: The net 'wclk2x' will not be buffered because it is a pad net. (CTS-053)
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 3.99 sec, cpu time is 0 hr : 0 min : 3.99 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
There are 4 buffers and 0 inverters added (total area 33.55) by Clock Tree Synthesis.
Information: 0 out of 4 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 96, orientation changed without moving: 10
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Total number of global routed clock nets: 10
Information: The run time for clock net global routing is 0 hr : 0 min : 4.74 sec, cpu time is 0 hr : 0 min : 4.74 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 625 nets, 7 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 623, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 10. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 3, GR 257, DR 0), data (VR 677, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: fifo1_sram; type: design; tot_drc_vio: 0; buf_ct: 4; buf_area: 33.547008; cell_area: 36033.547008
start cto; name: func:rclk; type: clock; latency: 0.623798; gskew: 0.030403; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 2; buf_area: 16.773504; cell_area: 12016.773504
start cto; name: func:wclk; type: clock; latency: 0.578079; gskew: 0.011539; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 2; buf_area: 16.773504; cell_area: 12016.773504
start cto; name: func:wclk2x; type: clock; latency: 0.398312; gskew: 0.000954; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 12000.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wclk2x mode: func root: wclk2x
clock: wclk mode: func root: wclk
clock: rclk mode: func root: rclk
Clock QoR Before DRC Optimization:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0010; ID = 0.3983; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.7110; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0115; ID = 0.5781; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1522.2430; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0304; ID = 0.6238; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1906.3680; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9999

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.64u 00:00:00.04s 00:00:00.68e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0010; ID = 0.3983; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.7110; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0115; ID = 0.5781; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1522.2430; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0304; ID = 0.6238; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1906.3680; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.70 sec, cpu time is 0 hr : 0 min : 0.70 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.70 sec, cpu time is 0 hr : 0 min : 0.70 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock wclk2x mode func corner:  slow  
No corner selected from constraint nor user primary corner
Selecting clock wclk mode func corner:  slow    
No corner selected from constraint nor user primary corner
Selecting clock rclk mode func corner:  slow    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: wclk2x mode: func root: wclk2x
clock: wclk mode: func root: wclk
clock: rclk mode: func root: rclk
Clock QoR Before Global latency and skew opt:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0010; ID = 0.3983; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.7110; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0115; ID = 0.5781; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1522.2430; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0304; ID = 0.6238; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1906.3680; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         20
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         12
        # Failed main graph committ          =          0
        # Successful main graph commit      =          8
        # Subgraph evaluation success rate in percent =     0.4000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1
        # Accepted     relocation moves =        7

        # Total CPU time                  = 00h:00m:04s
        # Total elapsed time              = 00h:00m:04s
        # Flow total speed up             =     0.9968
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.0003
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9967
        # Sg CPU time                     = 00h:00m:04s
        # Sg elapsed time                 = 00h:00m:04s
        # Sg speed up                     =     0.9967
        # The rest of flow speed up       =     0.9967

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          3
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          2
        # Subgraph evaluation success rate in percent =     0.6667
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted     relocation moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9927
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9999
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9977
        # The rest of flow speed up       =     0.9978

-------------------------------------------------

Global latency and skew opt cpu time 00:00:05.56u 00:00:00.04s 00:00:05.62e: 
Clock QoR After Global latency and skew opt:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0010; ID = 0.3983; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.7110; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          io_b_wclk2x/PADIO
  (1) 0.4176            0.4176          io_b_wclk2x/DOUT
  (2) 0.3983            -0.0193         wdata_reg_0_/CLK
Shortest path:
  (0) 0.0000            0.0000          io_b_wclk2x/PADIO
  (1) 0.4176            0.4176          io_b_wclk2x/DOUT
  (2) 0.3974            -0.0203         wdata_reg_7_/CLK
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0091; ID = 0.5655; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1468.1490; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          io_b_wclk/PADIO
  (1) 0.4131            0.4131          io_b_wclk/DOUT
  (2) 0.3850            -0.0282         ZCTSBUF_2364_901/A
  (3) 0.5541            0.1692          ZCTSBUF_2364_901/Y
  (4) 0.5655            0.0113          wptr_full/wbin_reg_8_/CLK
Shortest path:
  (0) 0.0000            0.0000          io_b_wclk/PADIO
  (1) 0.4131            0.4131          io_b_wclk/DOUT
  (2) 0.3850            -0.0282         ZCTSBUF_2364_901/A
  (3) 0.5541            0.1692          ZCTSBUF_2364_901/Y
  (4) 0.5564            0.0022          fifomem/genblk1_7__U/CE1
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0100; ID = 0.6030; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 21.3481; ClockCellArea = 12021.3477; ClockWireLen = 1842.1430; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          io_b_rclk/PADIO
  (1) 0.4262            0.4262          io_b_rclk/DOUT
  (2) 0.4116            -0.0146         fifomem/ZCTSBUF_303_898/A
  (3) 0.5719            0.1604          fifomem/ZCTSBUF_303_898/Y
  (4) 0.6030            0.0311          fifomem/genblk1_2__U/CE2
Shortest path:
  (0) 0.0000            0.0000          io_b_rclk/PADIO
  (1) 0.4262            0.4262          io_b_rclk/DOUT
  (2) 0.4116            -0.0146         ZCTSBUF_2256_899/A
  (3) 0.5898            0.1782          ZCTSBUF_2256_899/Y
  (4) 0.5931            0.0033          fifomem/genblk1_5__U/CE2
The elapsed time for optimization of clock tree is 0 hr : 0 min : 5.63 sec, cpu time is 0 hr : 0 min : 5.62 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 5.63 sec, cpu time is 0 hr : 0 min : 5.62 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock wclk2x mode func corner:  slow  
No corner selected from constraint nor user primary corner
Selecting clock wclk mode func corner:  slow    
No corner selected from constraint nor user primary corner
Selecting clock rclk mode func corner:  slow    
-------------------------------------------------------------
Optimizing clock tree area
clock: wclk2x mode: func root: wclk2x
clock: wclk mode: func root: wclk
clock: rclk mode: func root: rclk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         16
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          8
        # Failed main graph committ          =          8
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9999

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0010; ID = 0.3983; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.7110; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0091; ID = 0.5655; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1468.1490; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0100; ID = 0.6030; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 21.3481; ClockCellArea = 12021.3477; ClockWireLen = 1842.1430; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.46u 00:00:00.01s 00:00:00.48e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.48 sec, cpu time is 0 hr : 0 min : 0.48 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.48 sec, cpu time is 0 hr : 0 min : 0.48 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wclk2x mode: func root: wclk2x
clock: wclk mode: func root: wclk
clock: rclk mode: func root: rclk
Clock QoR Before DRC Optimization:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0010; ID = 0.3983; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.7110; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0091; ID = 0.5655; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1468.1490; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0100; ID = 0.6030; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 21.3481; ClockCellArea = 12021.3477; ClockWireLen = 1842.1430; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0010; ID = 0.3983; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.7110; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0091; ID = 0.5655; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1468.1490; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0100; ID = 0.6030; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 21.3481; ClockCellArea = 12021.3477; ClockWireLen = 1842.1430; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    31 

No. doRoutes           =   246 
No. doUnroutes         =   180 
No. redoRoutes         =    20 
No. redoUnroutes       =    20 
No. undoRoutes         =   246 
No. undoUnroutes       =   180 
No. commitRoutes       =    18 
No. commitUnroutes     =    18 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   34  Alloctr   35  Proc 8993 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 8993 
Net statistics:
Total number of nets     = 689
Number of nets to route  = 10
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
7 nets are fully connected,
 of which 0 are detail routed and 7 are global routed.
5 nets have non-default rule clock_double_spacing
         5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8993 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:06
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  105  Alloctr  107  Proc 8993 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  105  Alloctr  107  Proc 8993 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:06
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  107  Proc 8993 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  105  Alloctr  107  Proc 8993 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  173  Alloctr  175  Proc 8993 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    14 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =    13 (0.03%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs = 13) GRCs =    13 (0.05%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  9) GRCs =     9 (0.03%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3659.10
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 215.61
Initial. Layer M3 wire length = 566.92
Initial. Layer M4 wire length = 407.50
Initial. Layer M5 wire length = 1349.09
Initial. Layer M6 wire length = 1114.95
Initial. Layer M7 wire length = 5.02
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 310
Initial. Via VIA12SQ_C count = 108
Initial. Via VIA23SQ_C count = 124
Initial. Via VIA34SQ_C count = 38
Initial. Via VIA45SQ_C count = 21
Initial. Via VIA56SQ_C count = 17
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  135  Alloctr  136  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  173  Alloctr  175  Proc 8993 

Congestion utilization per direction:
Average vertical track utilization   =  0.46 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.16 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:07
[End of Global Routing] Stage (MB): Used   99  Alloctr   99  Proc    0 
[End of Global Routing] Total (MB): Used  137  Alloctr  138  Proc 8993 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   67  Alloctr   68  Proc 8993 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 96 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 704 total shapes.
Layer M2: cached 210 shapes out of 293 total shapes.
Cached 11442 vias out of 33451 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 82 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1852        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1852
number of references:                82
number of site rows:                346
number of locations attempted:     4895
number of locations failed:         693  (14.2%)

Legality of references at locations:
39 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    35        246        47 ( 19.1%)        166        28 ( 16.9%)  NBUFFX8_HVT
    34        265        46 ( 17.4%)         96        27 ( 28.1%)  AND2X1_RVT
    31        237        32 ( 13.5%)         80        17 ( 21.2%)  NBUFFX2_RVT
     9         72        23 ( 31.9%)         32        16 ( 50.0%)  OA21X1_RVT
    11         84        19 ( 22.6%)         48        20 ( 41.7%)  NBUFFX4_RVT
    27        220        27 ( 12.3%)        136        11 (  8.1%)  NBUFFX4_HVT
     3         40        17 ( 42.5%)         40        15 ( 37.5%)  OA221X1_RVT
    20        206        15 (  7.3%)        142        14 (  9.9%)  NAND3X0_RVT
    23        172        17 (  9.9%)        123        10 (  8.1%)  INVX1_RVT
    16        122        22 ( 18.0%)          8         4 ( 50.0%)  NAND4X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          0         0 (  0.0%)  AOI221X1_RVT
     1          8         6 ( 75.0%)          8         6 ( 75.0%)  INVX16_HVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  NAND2X4_RVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  XNOR2X2_RVT
     2         16         7 ( 43.8%)          8         7 ( 87.5%)  AOI22X2_RVT
     1          8         4 ( 50.0%)          8         4 ( 50.0%)  DELLN1X2_RVT
     2         16         7 ( 43.8%)          0         0 (  0.0%)  NAND4X1_HVT
     3         40        17 ( 42.5%)         40        15 ( 37.5%)  OA221X1_RVT
     9         72        23 ( 31.9%)         32        16 ( 50.0%)  OA21X1_RVT
    11         84        19 ( 22.6%)         48        20 ( 41.7%)  NBUFFX4_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         414 (4486 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.068 um ( 0.04 row height)
rms weighted cell displacement:   0.068 um ( 0.04 row height)
max cell displacement:            1.733 um ( 1.04 row height)
avg cell displacement:            0.003 um ( 0.00 row height)
avg weighted cell displacement:   0.003 um ( 0.00 row height)
number of cells moved:                1
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/U16 (NAND3X0_RVT)
  Input location: (599.56,378.552)
  Legal location: (600.016,380.224)
  Displacement:   1.733 um ( 1.04 row height)
Cell: wptr_full/ctmTdsLR_3_219 (AND2X1_RVT)
  Input location: (594.24,485.56)
  Legal location: (594.24,485.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_1_576 (AND2X1_RVT)
  Input location: (606.248,473.856)
  Legal location: (606.248,473.856)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/ctmTdsLR_3_349 (AND2X1_RVT)
  Input location: (588.616,418.68)
  Legal location: (588.616,418.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_1_209 (AND2X1_RVT)
  Input location: (608.376,488.904)
  Legal location: (608.376,488.904)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/ctmTdsLR_2_231 (AND2X1_RVT)
  Input location: (585.576,415.336)
  Legal location: (585.576,415.336)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_2_591 (AND2X1_RVT)
  Input location: (615.368,488.904)
  Legal location: (615.368,488.904)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_3_208 (AND2X1_RVT)
  Input location: (607.768,475.528)
  Legal location: (607.768,475.528)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_1_590 (AND2X1_RVT)
  Input location: (614.152,488.904)
  Legal location: (614.152,488.904)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_1_585 (AND2X1_RVT)
  Input location: (600.624,482.216)
  Legal location: (600.624,482.216)
  Displacement:   0.000 um ( 0.00 row height)

Info: 96 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.91 sec, cpu time is 0 hr : 0 min : 0.91 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 10 flat clock tree nets.
There are 7 non-sink instances (total area 36038.12) on clock trees including 3 instances dont_touch.
Clock tree synthesize and optimization added 4 buffers and 0 inverters (total area 38.12).
4 buffers/inverters were inserted below 2 leaf level Gates.
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 625 nets, 7 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 623, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 10. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:30.71u 00:00:03.41s 00:00:31.18e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-053    3  Warning  The net '%s' will not be buffered because it is a pad n...

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x9d6b56c0): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x9d6b56c0): 2500
Total 0.0300 seconds to load 1852 cell instances into cellmap
Moveable cells: 510; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
Average cell width 2.3427, cell height 1.6720, cell area 3.9170 for total 514 placed and application fixed cells
Information: Current block utilization is '0.00760', effective utilization is '0.01406'. (OPT-055)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 623, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 623, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 191. (TIM-112)

    Scenario func_slow  WNS = 0.303686, TNS = 0.647538, NVP = 8

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:16:08     0.304     0.648 3.731e+05     0.000   416.612       155        52         0     0.000      1925 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-04-08 22:09:55 / Session:  01:16:08 / Command:  00:00:32 / CPU:  00:00:32 / Memory: 1926 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2024-04-08 22:09:55 / Session:  01:16:08 / Command:  00:00:32 / CPU:  00:00:32 / Memory: 1926 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-04-08 22:09:55 / Session:  01:16:08 / Command:  00:00:32 / CPU:  00:00:32 / Memory: 1926 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-04-08 22:09:55 / Session:  01:16:08 / Command:  00:00:32 / CPU:  00:00:32 / Memory: 1926 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   34  Alloctr   35  Proc 8993 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   51  Proc 8993 
Net statistics:
Total number of nets     = 689
Number of nets to route  = 10
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
7 nets are fully connected,
 of which 0 are detail routed and 7 are global routed.
5 nets have non-default rule clock_double_spacing
         5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8993 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  105  Alloctr  107  Proc 8993 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  105  Alloctr  107  Proc 8993 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  107  Proc 8993 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  105  Alloctr  107  Proc 8993 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  281  Alloctr  283  Proc 8993 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    14 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs = 13) GRCs =    13 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =    13 (0.03%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs = 13) GRCs =    13 (0.05%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  9) GRCs =     9 (0.03%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3659.10
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 215.61
Initial. Layer M3 wire length = 566.92
Initial. Layer M4 wire length = 407.50
Initial. Layer M5 wire length = 1349.09
Initial. Layer M6 wire length = 1114.95
Initial. Layer M7 wire length = 5.02
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 309
Initial. Via VIA12SQ_C count = 107
Initial. Via VIA23SQ_C count = 124
Initial. Via VIA34SQ_C count = 38
Initial. Via VIA45SQ_C count = 21
Initial. Via VIA56SQ_C count = 17
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr  8 22:10:00 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  281  Alloctr  283  Proc 8993 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3650.65
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 218.95
phase1. Layer M3 wire length = 559.57
phase1. Layer M4 wire length = 405.83
phase1. Layer M5 wire length = 1349.09
phase1. Layer M6 wire length = 1117.21
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 300
phase1. Via VIA12SQ_C count = 107
phase1. Via VIA23SQ_C count = 122
phase1. Via VIA34SQ_C count = 35
phase1. Via VIA45SQ_C count = 20
phase1. Via VIA56SQ_C count = 16
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr  8 22:10:00 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  281  Alloctr  283  Proc 8993 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3650.65
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 218.95
phase2. Layer M3 wire length = 559.57
phase2. Layer M4 wire length = 405.83
phase2. Layer M5 wire length = 1349.09
phase2. Layer M6 wire length = 1117.21
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 300
phase2. Via VIA12SQ_C count = 107
phase2. Via VIA23SQ_C count = 122
phase2. Via VIA34SQ_C count = 35
phase2. Via VIA45SQ_C count = 20
phase2. Via VIA56SQ_C count = 16
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  242  Alloctr  244  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  281  Alloctr  283  Proc 8993 

Congestion utilization per direction:
Average vertical track utilization   =  0.01 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.02 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used  207  Alloctr  207  Proc    0 
[End of Global Routing] Total (MB): Used  245  Alloctr  246  Proc 8993 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   67  Alloctr   68  Proc 8993 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: TA init] Total (MB): Used   35  Alloctr   35  Proc 8993 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 103 of 494


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   35  Alloctr   36  Proc 8993 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   35  Alloctr   36  Proc 8993 

Number of wires with overlap after iteration 1 = 33 of 400


Wire length and via report:
---------------------------
Number of M1 wires: 7             : 0
Number of M2 wires: 200                  VIA12SQ_C: 120
Number of M3 wires: 124                  VIA23SQ_C: 172
Number of M4 wires: 39           VIA34SQ_C: 47
Number of M5 wires: 21           VIA45SQ_C: 24
Number of M6 wires: 9            VIA56SQ_C: 16
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 400               vias: 379

Total M1 wire length: 2.2
Total M2 wire length: 242.2
Total M3 wire length: 571.9
Total M4 wire length: 403.5
Total M5 wire length: 1341.9
Total M6 wire length: 1113.2
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3675.0

Longest M1 wire length: 0.9
Longest M2 wire length: 10.0
Longest M3 wire length: 179.3
Longest M4 wire length: 160.5
Longest M5 wire length: 218.0
Longest M6 wire length: 383.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   33  Alloctr   34  Proc 8993 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Dr init] Total (MB): Used  105  Alloctr  106  Proc 8993 
Total number of nets = 689, of which 0 are not extracted
Total number of open nets = 593, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4905/5184 Partitions, Violations =      0
Routed  4906/5184 Partitions, Violations =      0
Routed  4907/5184 Partitions, Violations =      0
Routed  4908/5184 Partitions, Violations =      0
Routed  4909/5184 Partitions, Violations =      0
Routed  4910/5184 Partitions, Violations =      0
Routed  4911/5184 Partitions, Violations =      0
Routed  4912/5184 Partitions, Violations =      0
Routed  4913/5184 Partitions, Violations =      0
Routed  4914/5184 Partitions, Violations =      0
Routed  4915/5184 Partitions, Violations =      0
Routed  4916/5184 Partitions, Violations =      0
Routed  4917/5184 Partitions, Violations =      0
Routed  4918/5184 Partitions, Violations =      0
Routed  4919/5184 Partitions, Violations =      0
Routed  4920/5184 Partitions, Violations =      0
Routed  4921/5184 Partitions, Violations =      0
Routed  4922/5184 Partitions, Violations =      0
Routed  4923/5184 Partitions, Violations =      0
Routed  4924/5184 Partitions, Violations =      0
Routed  4925/5184 Partitions, Violations =      0
Routed  4926/5184 Partitions, Violations =      0
Routed  4927/5184 Partitions, Violations =      0
Routed  4928/5184 Partitions, Violations =      0
Routed  4929/5184 Partitions, Violations =      0
Routed  4930/5184 Partitions, Violations =      0
Routed  4931/5184 Partitions, Violations =      0
Routed  4932/5184 Partitions, Violations =      0
Routed  4933/5184 Partitions, Violations =      0
Routed  4934/5184 Partitions, Violations =      0
Routed  4935/5184 Partitions, Violations =      0
Routed  4936/5184 Partitions, Violations =      0
Routed  4937/5184 Partitions, Violations =      0
Routed  4938/5184 Partitions, Violations =      0
Routed  4939/5184 Partitions, Violations =      0
Routed  4940/5184 Partitions, Violations =      0
Routed  4941/5184 Partitions, Violations =      0
Routed  4942/5184 Partitions, Violations =      0
Routed  4943/5184 Partitions, Violations =      0
Routed  4944/5184 Partitions, Violations =      0
Routed  4945/5184 Partitions, Violations =      0
Routed  4946/5184 Partitions, Violations =      0
Routed  4947/5184 Partitions, Violations =      0
Routed  4948/5184 Partitions, Violations =      0
Routed  4949/5184 Partitions, Violations =      0
Routed  4950/5184 Partitions, Violations =      0
Routed  4951/5184 Partitions, Violations =      0
Routed  4952/5184 Partitions, Violations =      0
Routed  4953/5184 Partitions, Violations =      0
Routed  4954/5184 Partitions, Violations =      0
Routed  4955/5184 Partitions, Violations =      0
Routed  4956/5184 Partitions, Violations =      0
Routed  4957/5184 Partitions, Violations =      0
Routed  4958/5184 Partitions, Violations =      0
Routed  4959/5184 Partitions, Violations =      0
Routed  4960/5184 Partitions, Violations =      0
Routed  4961/5184 Partitions, Violations =      0
Routed  4962/5184 Partitions, Violations =      0
Routed  4963/5184 Partitions, Violations =      0
Routed  4964/5184 Partitions, Violations =      0
Routed  4965/5184 Partitions, Violations =      0
Routed  4966/5184 Partitions, Violations =      0
Routed  4967/5184 Partitions, Violations =      0
Routed  4968/5184 Partitions, Violations =      0
Routed  4969/5184 Partitions, Violations =      0
Routed  4970/5184 Partitions, Violations =      0
Routed  4971/5184 Partitions, Violations =      0
Routed  4972/5184 Partitions, Violations =      0
Routed  4973/5184 Partitions, Violations =      0
Routed  4974/5184 Partitions, Violations =      0
Routed  4975/5184 Partitions, Violations =      0
Routed  4976/5184 Partitions, Violations =      0
Routed  4977/5184 Partitions, Violations =      0
Routed  4978/5184 Partitions, Violations =      0
Routed  4979/5184 Partitions, Violations =      0
Routed  4980/5184 Partitions, Violations =      0
Routed  4981/5184 Partitions, Violations =      0
Routed  4982/5184 Partitions, Violations =      0
Routed  4983/5184 Partitions, Violations =      0
Routed  4984/5184 Partitions, Violations =      0
Routed  4985/5184 Partitions, Violations =      0
Routed  4986/5184 Partitions, Violations =      0
Routed  4987/5184 Partitions, Violations =      0
Routed  4988/5184 Partitions, Violations =      0
Routed  4989/5184 Partitions, Violations =      0
Routed  4990/5184 Partitions, Violations =      0
Routed  4991/5184 Partitions, Violations =      0
Routed  4992/5184 Partitions, Violations =      0
Routed  4993/5184 Partitions, Violations =      0
Routed  4994/5184 Partitions, Violations =      0
Routed  4995/5184 Partitions, Violations =      0
Routed  4996/5184 Partitions, Violations =      0
Routed  4997/5184 Partitions, Violations =      0
Routed  4998/5184 Partitions, Violations =      0
Routed  4999/5184 Partitions, Violations =      0
Routed  5000/5184 Partitions, Violations =      0
Routed  5001/5184 Partitions, Violations =      0
Routed  5002/5184 Partitions, Violations =      0
Routed  5003/5184 Partitions, Violations =      0
Routed  5004/5184 Partitions, Violations =      0
Routed  5005/5184 Partitions, Violations =      0
Routed  5006/5184 Partitions, Violations =      0
Routed  5007/5184 Partitions, Violations =      0
Routed  5008/5184 Partitions, Violations =      0
Routed  5009/5184 Partitions, Violations =      0
Routed  5010/5184 Partitions, Violations =      0
Routed  5011/5184 Partitions, Violations =      0
Routed  5012/5184 Partitions, Violations =      0
Routed  5013/5184 Partitions, Violations =      0
Routed  5014/5184 Partitions, Violations =      0
Routed  5015/5184 Partitions, Violations =      0
Routed  5016/5184 Partitions, Violations =      0
Routed  5017/5184 Partitions, Violations =      0
Routed  5018/5184 Partitions, Violations =      0
Routed  5019/5184 Partitions, Violations =      0
Routed  5020/5184 Partitions, Violations =      0
Routed  5021/5184 Partitions, Violations =      0
Routed  5022/5184 Partitions, Violations =      0
Routed  5023/5184 Partitions, Violations =      0
Routed  5024/5184 Partitions, Violations =      0
Routed  5025/5184 Partitions, Violations =      0
Routed  5026/5184 Partitions, Violations =      0
Routed  5027/5184 Partitions, Violations =      0
Routed  5028/5184 Partitions, Violations =      0
Routed  5029/5184 Partitions, Violations =      0
Routed  5030/5184 Partitions, Violations =      0
Routed  5031/5184 Partitions, Violations =      0
Routed  5032/5184 Partitions, Violations =      0
Routed  5033/5184 Partitions, Violations =      0
Routed  5034/5184 Partitions, Violations =      0
Routed  5035/5184 Partitions, Violations =      0
Routed  5036/5184 Partitions, Violations =      0
Routed  5037/5184 Partitions, Violations =      0
Routed  5038/5184 Partitions, Violations =      0
Routed  5039/5184 Partitions, Violations =      0
Routed  5040/5184 Partitions, Violations =      0
Routed  5041/5184 Partitions, Violations =      0
Routed  5042/5184 Partitions, Violations =      0
Routed  5043/5184 Partitions, Violations =      0
Routed  5044/5184 Partitions, Violations =      0
Routed  5045/5184 Partitions, Violations =      0
Routed  5046/5184 Partitions, Violations =      0
Routed  5047/5184 Partitions, Violations =      0
Routed  5048/5184 Partitions, Violations =      0
Routed  5049/5184 Partitions, Violations =      0
Routed  5050/5184 Partitions, Violations =      0
Routed  5051/5184 Partitions, Violations =      0
Routed  5052/5184 Partitions, Violations =      0
Routed  5053/5184 Partitions, Violations =      0
Routed  5054/5184 Partitions, Violations =      0
Routed  5055/5184 Partitions, Violations =      0
Routed  5056/5184 Partitions, Violations =      0
Routed  5057/5184 Partitions, Violations =      0
Routed  5058/5184 Partitions, Violations =      0
Routed  5059/5184 Partitions, Violations =      0
Routed  5060/5184 Partitions, Violations =      0
Routed  5061/5184 Partitions, Violations =      0
Routed  5062/5184 Partitions, Violations =      0
Routed  5063/5184 Partitions, Violations =      0
Routed  5064/5184 Partitions, Violations =      0
Routed  5065/5184 Partitions, Violations =      0
Routed  5066/5184 Partitions, Violations =      0
Routed  5067/5184 Partitions, Violations =      0
Routed  5068/5184 Partitions, Violations =      0
Routed  5069/5184 Partitions, Violations =      0
Routed  5070/5184 Partitions, Violations =      0
Routed  5071/5184 Partitions, Violations =      0
Routed  5072/5184 Partitions, Violations =      0
Routed  5073/5184 Partitions, Violations =      0
Routed  5074/5184 Partitions, Violations =      0
Routed  5075/5184 Partitions, Violations =      0
Routed  5076/5184 Partitions, Violations =      0
Routed  5077/5184 Partitions, Violations =      0
Routed  5078/5184 Partitions, Violations =      0
Routed  5079/5184 Partitions, Violations =      0
Routed  5080/5184 Partitions, Violations =      0
Routed  5081/5184 Partitions, Violations =      0
Routed  5082/5184 Partitions, Violations =      0
Routed  5083/5184 Partitions, Violations =      0
Routed  5084/5184 Partitions, Violations =      0
Routed  5085/5184 Partitions, Violations =      0
Routed  5086/5184 Partitions, Violations =      0
Routed  5087/5184 Partitions, Violations =      0
Routed  5088/5184 Partitions, Violations =      0
Routed  5089/5184 Partitions, Violations =      0
Routed  5090/5184 Partitions, Violations =      0
Routed  5091/5184 Partitions, Violations =      0
Routed  5092/5184 Partitions, Violations =      0
Routed  5093/5184 Partitions, Violations =      0
Routed  5094/5184 Partitions, Violations =      0
Routed  5095/5184 Partitions, Violations =      0
Routed  5096/5184 Partitions, Violations =      3
Routed  5097/5184 Partitions, Violations =      3
Routed  5098/5184 Partitions, Violations =      3
Routed  5099/5184 Partitions, Violations =      3
Routed  5100/5184 Partitions, Violations =      3
Routed  5101/5184 Partitions, Violations =      3
Routed  5102/5184 Partitions, Violations =      3
Routed  5103/5184 Partitions, Violations =      3
Routed  5104/5184 Partitions, Violations =      3
Routed  5105/5184 Partitions, Violations =      3
Routed  5106/5184 Partitions, Violations =      3
Routed  5107/5184 Partitions, Violations =      3
Routed  5108/5184 Partitions, Violations =      3
Routed  5109/5184 Partitions, Violations =      3
Routed  5125/5184 Partitions, Violations =      0
Routed  5150/5184 Partitions, Violations =      0
Routed  5175/5184 Partitions, Violations =      2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 0] Total (MB): Used  167  Alloctr  169  Proc 8993 

End DR iteration 0 with 5184 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   37  Alloctr   38  Proc 8993 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   37  Alloctr   38  Proc 8993 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    3672 micron
Total Number of Contacts =             343
Total Number of Wires =                387
Total Number of PtConns =              70
Total Number of Routed Wires =       385
Total Routed Wire Length =           3667 micron
Total Number of Routed Contacts =       343
        Layer              M1 :          0 micron
        Layer              M2 :        239 micron
        Layer              M3 :        571 micron
        Layer              M4 :        402 micron
        Layer              M5 :       1341 micron
        Layer              M6 :       1113 micron
        Layer              M7 :          0 micron
        Layer              M8 :          0 micron
        Layer              M9 :          0 micron
        Layer            MRDL :          0 micron
        Via         VIA56SQ_C :         14
        Via    VIA56SQ_C(rot) :          2
        Via    VIA45SQ_C(rot) :         24
        Via         VIA34SQ_C :         38
        Via   VIA34BAR_C(rot) :          1
        Via       VIA34SQ_2x1 :          1
        Via    VIA23SQ_C(rot) :        159
        Via         VIA12SQ_C :         98
        Via    VIA12SQ_C(rot) :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (1 / 343 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (104     vias)
    Layer VIA2       =  0.00% (0      / 159     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (159     vias)
    Layer VIA3       =  2.50% (1      / 40      vias)
        Weight 1     =  2.50% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.50% (39      vias)
    Layer VIA4       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
    Layer VIA5       =  0.00% (0      / 16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16      vias)
 
  Total double via conversion rate    =  0.29% (1 / 343 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
    Layer VIA2       =  0.00% (0      / 159     vias)
    Layer VIA3       =  2.50% (1      / 40      vias)
    Layer VIA4       =  0.00% (0      / 24      vias)
    Layer VIA5       =  0.00% (0      / 16      vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (1 / 343 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (104     vias)
    Layer VIA2       =  0.00% (0      / 159     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (159     vias)
    Layer VIA3       =  2.50% (1      / 40      vias)
        Weight 1     =  2.50% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.50% (39      vias)
    Layer VIA4       =  0.00% (0      / 24      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (24      vias)
    Layer VIA5       =  0.00% (0      / 16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16      vias)
 

Total number of nets = 689
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 625 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 623, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 10. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
wclk         Yes     0.5587  0.5587  0.5643  0.5643   slow
rclk         Yes     0.5956  0.5956  0.6015  0.6015   slow
wclk2x       Yes     0.3965  0.3965  0.3983  0.3983   slow

Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-04-08 22:10:06 / Session:  01:16:19 / Command:  00:00:43 / CPU:  00:00:42 / Memory: 1926 MB (FLW-8100)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2024-04-08 22:10:06 / Session:  01:16:19 / Command:  00:00:43 / CPU:  00:00:43 / Memory: 1926 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2024-04-08 22:10:06 / Session:  01:16:19 / Command:  00:00:43 / CPU:  00:00:43 / Memory: 1926 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2024-04-08 22:10:07 / Session:  01:16:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1926 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 625 nets, 0 global routed, 7 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-04-08 22:10:08 / Session:  01:16:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1926 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 625 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 623, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 623, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 191. (TIM-112)
Clock-opt command begin                   CPU:   419 s (  0.12 hr )  ELAPSE:  4582 s (  1.27 hr )  MEM-PEAK:  1925 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 887 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[1885]
Info: update em.

Clock-opt timing update complete          CPU:   420 s (  0.12 hr )  ELAPSE:  4583 s (  1.27 hr )  MEM-PEAK:  1925 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00006 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1544     0.1997      3   0.0000     0.0000      0
    1   8   0.3038     0.4488      5   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.3038     0.6485   0.6485      8   0.0000     0.0000      0        0     0.0000       47 1097034368
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.3038     0.6485   0.6485      8   0.0000     0.0000      0        0     0.0000       47 1097034368    371449.50        547        155         52
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.3038     0.6485   0.6485      8   0.0000     0.0000      0        0       47 1097034368    371449.50        547
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
INFO: Cluster Analysis could not get worst dynamic scenario, ignored.
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:   423 s (  0.12 hr )  ELAPSE:  4585 s (  1.27 hr )  MEM-PEAK:  1925 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xba63e000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xba63e000): 57360
Total 0.0400 seconds to load 1852 cell instances into cellmap
Moveable cells: 510; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 677 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 687 nets have been analyzed
Average cell width 2.3427, cell height 1.6720, cell area 3.9170 for total 514 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 4 Iter  1          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925
Clock-opt optimization Phase 4 Iter  3          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925

Clock-opt optimization Phase 5 Iter  1          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925
Clock-opt optimization Phase 6 Iter  2          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925
Clock-opt optimization Phase 6 Iter  3          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925
Clock-opt optimization Phase 6 Iter  4          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.27      1925
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.
Clock-opt optimization Phase 6 Iter  6          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter  7          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter  8          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter  9          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 10          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 11          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 12          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 13          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 14          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 15          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 16          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 17          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 18          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 19          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 20          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 21          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 22          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 23          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 24          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 25          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 26          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 27          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925
Clock-opt optimization Phase 6 Iter 28          0.65        0.65      0.00        46     371449.50  1097034368.00         547              1.28      1925

Clock-opt optimization Phase 7 Iter  1          0.38        0.38      0.00        46     371503.38  1087369600.00         567              1.28      1925
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.37        0.37      0.00        46     371491.44  1086447744.00         561              1.28      1925
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.37        0.37      0.00        46     371462.72  1086045440.00         553              1.28      1925
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01794867 cumPct:    55.11 estdown: 0.01462272 cumUp:   47 numDown:  362 status= valid
Knee-Processing :  cumEst: 0.02291345 cumPct:    70.35 estdown: 0.00965793 cumUp:   98 numDown:  311 status= valid
Knee-Processing :  cumEst: 0.02702565 cumPct:    82.97 estdown: 0.00554575 cumUp:  170 numDown:  239 status= valid
Knee-Processing :  cumEst: 0.03257139 cumPct:   100.00 estdown: 0.00000000 cumUp:  420 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.06824736 cumPct:    76.93 estdown: 0.02047136 cumUp:   47 numDown:  371 status= valid
Knee-Processing :  cumEst: 0.07895921 cumPct:    89.00 estdown: 0.00975952 cumUp:  117 numDown:  301 status= valid
Knee-Processing :  cumEst: 0.08318091 cumPct:    93.76 estdown: 0.00553783 cumUp:  180 numDown:  238 status= valid
Knee-Processing :  cumEst: 0.08871874 cumPct:   100.00 estdown: 0.00000000 cumUp:  420 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.37        0.37      0.00        46     371462.72  1086045440.00         553              1.28      1925
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01833032 cumPct:    65.28 estdown: 0.00975091 cumUp:   81 numDown:  318 status= valid
Knee-Processing :  cumEst: 0.02241278 cumPct:    79.81 estdown: 0.00566846 cumUp:  152 numDown:  247 status= valid
Knee-Processing :  cumEst: 0.02808125 cumPct:   100.00 estdown: 0.00000000 cumUp:  410 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.37        0.37      0.00        46     371390.03  1081634688.00         543              1.28      1925
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.37        0.37      0.00        46     371390.03  1081634688.00         543              1.28      1925
Clock-opt optimization Phase 10 Iter  3         0.37        0.37      0.00        46     371390.03  1081634688.00         543              1.28      1925
Clock-opt optimization Phase 10 Iter  4         0.37        0.37      0.00        46     371390.03  1081634688.00         543              1.28      1925

Clock-opt optimization Phase 11 Iter  1         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.28      1925
Clock-opt optimization Phase 11 Iter  2         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.28      1925
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.28      1925
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.28      1925

Clock-opt optimization Phase 12 Iter  1         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.28      1925
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc38b8330): 10000
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc38b8330): 10000
Total 0.0400 seconds to load 1850 cell instances into cellmap
Moveable cells: 508; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 715 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 725 nets have been analyzed
Average cell width 2.2877, cell height 1.6720, cell area 3.8251 for total 512 placed and application fixed cells
Information: Current block utilization is '0.00740', effective utilization is '0.01385'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Snapped 508 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8993 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell fifomem/HFSINV_348_89 is placed overlapping with other cells at {{576.152 391.928} {576.912 393.600}}. (ZRT-763)
Warning: Cell rptr_empty/rbin_reg_5_ is placed overlapping with other cells at {{588.768 408.648} {594.240 410.320}}. (ZRT-763)
Warning: Cell wptr_full/ctmTdsLR_1_1632 is placed overlapping with other cells at {{609.896 482.216} {611.264 483.888}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   38  Alloctr   39  Proc 8993 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 8993 
Net statistics:
Total number of nets     = 687
Number of nets to route  = 584
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
14 nets are fully connected,
 of which 14 are detail routed and 0 are global routed.
5 nets have non-default rule clock_double_spacing
         5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 584, Total Half Perimeter Wire Length (HPWL) 65902 microns
HPWL   0 ~   50 microns: Net Count      419     Total HPWL         5708 microns
HPWL  50 ~  100 microns: Net Count       24     Total HPWL         1642 microns
HPWL 100 ~  200 microns: Net Count       20     Total HPWL         3025 microns
HPWL 200 ~  300 microns: Net Count       40     Total HPWL         9633 microns
HPWL 300 ~  400 microns: Net Count       32     Total HPWL        11085 microns
HPWL 400 ~  500 microns: Net Count        9     Total HPWL         4077 microns
HPWL 500 ~  600 microns: Net Count       10     Total HPWL         5674 microns
HPWL 600 ~  700 microns: Net Count       14     Total HPWL         9011 microns
HPWL 700 ~  800 microns: Net Count        9     Total HPWL         6874 microns
HPWL 800 ~  900 microns: Net Count        3     Total HPWL         2488 microns
HPWL 900 ~ 1000 microns: Net Count        2     Total HPWL         1889 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         4797 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8993 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  105  Alloctr  107  Proc 8993 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  105  Alloctr  107  Proc 8993 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  107  Proc 8993 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  209  Alloctr  211  Proc 8993 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  212  Alloctr  215  Proc 8993 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   292 Max = 4 GRCs =  2136 (0.21%)
Initial. H routing: Dmd-Cap  =   268 Max = 3 (GRCs =  3) GRCs =  2109 (0.41%)
Initial. V routing: Dmd-Cap  =    24 Max = 4 (GRCs =  1) GRCs =    27 (0.01%)
Initial. Both Dirs: Overflow =   364 Max = 5 GRCs =  2272 (0.22%)
Initial. H routing: Overflow =   307 Max = 5 (GRCs =  1) GRCs =  2219 (0.43%)
Initial. V routing: Overflow =    57 Max = 5 (GRCs =  2) GRCs =    53 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    33 Max = 5 (GRCs =  2) GRCs =    21 (0.00%)
Initial. M3         Overflow =    30 Max = 5 (GRCs =  1) GRCs =    25 (0.00%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M5         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M6         Overflow =    23 Max = 4 (GRCs =  1) GRCs =    29 (0.01%)
Initial. M7         Overflow =   275 Max = 3 (GRCs =  4) GRCs =  2191 (0.43%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   298 Max =  4 GRCs =  2223 (4.30%)
Initial. H routing: Overflow =   275 Max =  3 (GRCs =  4) GRCs =  2192 (8.48%)
Initial. V routing: Overflow =    23 Max =  4 (GRCs =  1) GRCs =    31 (0.12%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =    23 Max =  4 (GRCs =  1) GRCs =    29 (0.11%)
Initial. M7         Overflow =   275 Max =  3 (GRCs =  4) GRCs =  2191 (8.48%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65197.99
Initial. Layer M1 wire length = 18.28
Initial. Layer M2 wire length = 15364.88
Initial. Layer M3 wire length = 19519.40
Initial. Layer M4 wire length = 10574.60
Initial. Layer M5 wire length = 6035.79
Initial. Layer M6 wire length = 9783.06
Initial. Layer M7 wire length = 3901.98
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3921
Initial. Via VIA12SQ_C count = 1437
Initial. Via VIA23SQ_C count = 1484
Initial. Via VIA34SQ_C count = 445
Initial. Via VIA45SQ_C count = 221
Initial. Via VIA56SQ_C count = 237
Initial. Via VIA67SQ_C count = 97
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr  8 22:10:53 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  212  Alloctr  214  Proc 8993 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     7 Max = 3 GRCs =     4 (0.00%)
phase1. H routing: Dmd-Cap  =     6 Max = 3 (GRCs =  1) GRCs =     3 (0.00%)
phase1. V routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. Both Dirs: Overflow =    34 Max = 5 GRCs =    21 (0.00%)
phase1. H routing: Overflow =    14 Max = 5 (GRCs =  1) GRCs =     9 (0.00%)
phase1. V routing: Overflow =    20 Max = 5 (GRCs =  1) GRCs =    12 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    20 Max = 5 (GRCs =  1) GRCs =    12 (0.00%)
phase1. M3         Overflow =    12 Max = 5 (GRCs =  1) GRCs =     7 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     2 Max =  1 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 65598.90
phase1. Layer M1 wire length = 28.11
phase1. Layer M2 wire length = 15777.40
phase1. Layer M3 wire length = 21117.07
phase1. Layer M4 wire length = 11295.16
phase1. Layer M5 wire length = 7025.48
phase1. Layer M6 wire length = 9007.88
phase1. Layer M7 wire length = 1347.82
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4098
phase1. Via VIA12SQ_C count = 1441
phase1. Via VIA23SQ_C count = 1538
phase1. Via VIA34SQ_C count = 542
phase1. Via VIA45SQ_C count = 286
phase1. Via VIA56SQ_C count = 234
phase1. Via VIA67SQ_C count = 57
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:08
[End of Whole Chip Routing] Stage (MB): Used  174  Alloctr  175  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  212  Alloctr  214  Proc 8993 

Congestion utilization per direction:
Average vertical track utilization   =  0.28 %
Peak    vertical track utilization   = 120.00 %
Average horizontal track utilization =  0.25 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:08 total=0:00:10
[End of Global Routing] Stage (MB): Used  135  Alloctr  135  Proc    0 
[End of Global Routing] Total (MB): Used  174  Alloctr  175  Proc 8993 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -59  Alloctr  -59  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8993 
Using per-layer congestion maps for congestion reduction.
Information: 5.54% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.93% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 39.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.037 to 0.042. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ORB: Nominal = 0.0729227  Design MT = inf  Target = 0.3204193 (4.394 nominal)  MaxRC = 0.221864
ORB: Fast Target = 0.103694 ( 1.422 nominal )
ORB: stageDelay=0.21283, stageLength=8199998
nplLib: default vr hor dist = 1639
nplLib: default vr ver dist = 1639
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

****** eLpp estimated wire length 
5.57249% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 3.87936e+07
Total net wire length: 6.96163e+08
****** eLpp weights (with caps)
Number of nets: 621, of which 611 non-clock nets
Number of nets with 0 toggle rate: 215
Max toggle rate = 2, average toggle rate = 0.0454987
Max non-clock toggle rate = 0.236537
eLpp weight range = (0, 20.8493)
*** 106 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 621
Amt power = 0.1
Non-default weight range: (0.9, 7.88493)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func_slow
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.09638e+08
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:11 
Moved 412 out of 1883 cells, ratio = 0.218800
Total displacement = 3906.803711(um)
Max displacement = 353.088593(um), fifomem/U19 (464.127991, 505.623993, 4) => (458.562286, 853.146912, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.66(um)
  0 ~  20% cells displacement <=      1.18(um)
  0 ~  30% cells displacement <=      1.51(um)
  0 ~  40% cells displacement <=      1.94(um)
  0 ~  50% cells displacement <=      2.42(um)
  0 ~  60% cells displacement <=      3.10(um)
  0 ~  70% cells displacement <=      3.97(um)
  0 ~  80% cells displacement <=      5.06(um)
  0 ~  90% cells displacement <=      8.45(um)
  0 ~ 100% cells displacement <=    353.09(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 623 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 621, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 191. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.29      1925
Clock-opt optimization Phase 12 Iter  3         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.29      1925
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xba63e000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xba63e000): 57360
Total 0.0500 seconds to load 1850 cell instances into cellmap, 412 cells are off site row
Moveable cells: 508; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 715 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 725 nets have been analyzed
Average cell width 2.2877, cell height 1.6720, cell area 3.8251 for total 512 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.29      1925
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.37        0.37      0.00        46     371394.59  1081634688.00         545              1.29      1925
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc38b8cc0): 10000
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc38b8cc0): 10000
Total 0.0300 seconds to load 1850 cell instances into cellmap, 412 cells are off site row
Moveable cells: 508; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 715 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 725 nets have been analyzed
Average cell width 2.2877, cell height 1.6720, cell area 3.8251 for total 512 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 666 total shapes.
Layer M2: cached 210 shapes out of 446 total shapes.
Cached 11442 vias out of 33485 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1850        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1850
number of references:                81
number of site rows:                346
number of locations attempted:    15063
number of locations failed:        3968  (26.3%)

Legality of references at locations:
50 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    49        597       276 ( 46.2%)        340       189 ( 55.6%)  SDFFARX1_HVT
    32        657       196 ( 29.8%)        433       167 ( 38.6%)  NBUFFX2_RVT
    21        314       173 ( 55.1%)        210        90 ( 42.9%)  SDFFARX1_RVT
    30        640       117 ( 18.3%)        407       100 ( 24.6%)  AND2X1_RVT
    25        525       115 ( 21.9%)        312        99 ( 31.7%)  NAND2X0_RVT
    36        572       107 ( 18.7%)        438        88 ( 20.1%)  NBUFFX8_HVT
    22        393        76 ( 19.3%)        273        73 ( 26.7%)  INVX0_RVT
     9        248        76 ( 30.6%)        184        72 ( 39.1%)  AND4X1_RVT
    22        279        94 ( 33.7%)        104        46 ( 44.2%)  DFFARX1_RVT
    22        426        78 ( 18.3%)        258        56 ( 21.7%)  NAND3X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         64        47 ( 73.4%)         64        48 ( 75.0%)  OAI221X1_RVT
     1         16        12 ( 75.0%)          8         5 ( 62.5%)  IBUFFX16_HVT
     1         48        33 ( 68.8%)         48        32 ( 66.7%)  OA222X2_RVT
     4        105        56 ( 53.3%)         89        57 ( 64.0%)  MUX21X2_RVT
     5        136        66 ( 48.5%)        120        66 ( 55.0%)  HADDX1_RVT
    21        314       173 ( 55.1%)        210        90 ( 42.9%)  SDFFARX1_RVT
     2         48        24 ( 50.0%)         48        24 ( 50.0%)  NOR2X0_RVT
    49        597       276 ( 46.2%)        340       189 ( 55.6%)  SDFFARX1_HVT
     3         32        12 ( 37.5%)         16        11 ( 68.8%)  SDFFARX2_HVT
     2         65        30 ( 46.2%)         65        30 ( 46.2%)  MUX21X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         508 (7556 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.476 um ( 0.28 row height)
rms weighted cell displacement:   0.476 um ( 0.28 row height)
max cell displacement:            1.751 um ( 1.05 row height)
avg cell displacement:            0.311 um ( 0.19 row height)
avg weighted cell displacement:   0.311 um ( 0.19 row height)
number of cells moved:              421
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/ctmTdsLR_2_1610 (INVX0_RVT)
  Input location: (596.589,485.747)
  Legal location: (594.848,485.56)
  Displacement:   1.751 um ( 1.05 row height)
Cell: rptr_empty/ctmTdsLR_1_1731 (AND4X1_RVT)
  Input location: (589.97,422.384)
  Legal location: (588.312,422.024)
  Displacement:   1.696 um ( 1.01 row height)
Cell: wptr_full/ctmTdsLR_1_1582 (AND2X1_RVT)
  Input location: (598.534,477.238)
  Legal location: (598.344,478.872)
  Displacement:   1.645 um ( 0.98 row height)
Cell: wptr_full/HFSBUF_600_109 (NBUFFX8_RVT)
  Input location: (623.014,472.413)
  Legal location: (622.968,473.856)
  Displacement:   1.444 um ( 0.86 row height)
Cell: fifomem/U49 (NAND3X0_RVT)
  Input location: (602.712,485.324)
  Legal location: (602.752,483.888)
  Displacement:   1.437 um ( 0.86 row height)
Cell: rptr_empty/ctmTdsLR_2_371 (OR2X1_RVT)
  Input location: (588.237,432.608)
  Legal location: (586.944,432.056)
  Displacement:   1.406 um ( 0.84 row height)
Cell: fifomem/HFSINV_87_117 (INVX1_RVT)
  Input location: (586.506,490.27)
  Legal location: (586.64,488.904)
  Displacement:   1.373 um ( 0.82 row height)
Cell: wptr_full/U41 (OA22X1_RVT)
  Input location: (605.081,481.504)
  Legal location: (606.248,482.216)
  Displacement:   1.367 um ( 0.82 row height)
Cell: rptr_empty/ctmTdsLR_3_329 (OA22X1_RVT)
  Input location: (586.614,427.271)
  Legal location: (585.272,427.04)
  Displacement:   1.361 um ( 0.81 row height)
Cell: wptr_full/U4 (INVX1_RVT)
  Input location: (591.973,478.548)
  Legal location: (591.96,477.2)
  Displacement:   1.348 um ( 0.81 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 421 out of 1883 cells, ratio = 0.223579
Total displacement = 268.442291(um)
Max displacement = 2.017700(um), rptr_empty/ctmTdsLR_1_1731 (589.969604, 424.056091, 4) => (589.831970, 422.023987, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.15(um)
  0 ~  20% cells displacement <=      0.28(um)
  0 ~  30% cells displacement <=      0.36(um)
  0 ~  40% cells displacement <=      0.47(um)
  0 ~  50% cells displacement <=      0.61(um)
  0 ~  60% cells displacement <=      0.68(um)
  0 ~  70% cells displacement <=      0.79(um)
  0 ~  80% cells displacement <=      0.91(um)
  0 ~  90% cells displacement <=      1.23(um)
  0 ~ 100% cells displacement <=      2.02(um)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 623 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 621, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 191. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xba63e000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xba63e000): 57360
Total 0.0400 seconds to load 1850 cell instances into cellmap
Moveable cells: 508; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 715 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 725 nets have been analyzed
Average cell width 2.2877, cell height 1.6720, cell area 3.8251 for total 512 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.40        0.40      0.00        52     371394.59  1081636096.00         545              1.29      1925

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 623 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 621, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 191. (TIM-112)
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00012 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 17 Iter  1         0.40        0.40      0.00        52     371394.59  1081636096.00         545              1.29      1925
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8993 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   38  Alloctr   39  Proc 8993 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 8993 
Net statistics:
Total number of nets     = 687
Number of nets to route  = 594
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
3 nets are partially connected,
 of which 3 are detail routed and 0 are global routed.
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
5 nets have non-default rule clock_double_spacing
         5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 594, Total Half Perimeter Wire Length (HPWL) 64584 microns
HPWL   0 ~   50 microns: Net Count      433     Total HPWL         5830 microns
HPWL  50 ~  100 microns: Net Count       25     Total HPWL         1671 microns
HPWL 100 ~  200 microns: Net Count       21     Total HPWL         3299 microns
HPWL 200 ~  300 microns: Net Count       35     Total HPWL         8690 microns
HPWL 300 ~  400 microns: Net Count       29     Total HPWL         9924 microns
HPWL 400 ~  500 microns: Net Count       12     Total HPWL         5405 microns
HPWL 500 ~  600 microns: Net Count       12     Total HPWL         6570 microns
HPWL 600 ~  700 microns: Net Count       10     Total HPWL         6435 microns
HPWL 700 ~  800 microns: Net Count        9     Total HPWL         6784 microns
HPWL 800 ~  900 microns: Net Count        4     Total HPWL         3292 microns
HPWL 900 ~ 1000 microns: Net Count        2     Total HPWL         1889 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         4797 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   53  Proc 8993 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  106  Alloctr  108  Proc 8993 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  106  Alloctr  108  Proc 8993 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   69  Proc    0 
[End of Build Data] Total (MB): Used  106  Alloctr  108  Proc 8993 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  282  Alloctr  284  Proc 8993 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  285  Alloctr  287  Proc 8993 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   314 Max = 4 GRCs =  2214 (0.22%)
Initial. H routing: Dmd-Cap  =   283 Max = 4 (GRCs =  1) GRCs =  2171 (0.42%)
Initial. V routing: Dmd-Cap  =    30 Max = 4 (GRCs =  2) GRCs =    43 (0.01%)
Initial. Both Dirs: Overflow =   381 Max = 4 GRCs =  2369 (0.23%)
Initial. H routing: Overflow =   329 Max = 4 (GRCs =  2) GRCs =  2303 (0.45%)
Initial. V routing: Overflow =    51 Max = 4 (GRCs =  3) GRCs =    66 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    19 Max = 4 (GRCs =  1) GRCs =    18 (0.00%)
Initial. M3         Overflow =    24 Max = 2 (GRCs =  4) GRCs =    23 (0.00%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M5         Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M6         Overflow =    30 Max = 4 (GRCs =  2) GRCs =    46 (0.01%)
Initial. M7         Overflow =   302 Max = 4 (GRCs =  2) GRCs =  2276 (0.44%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   331 Max =  4 GRCs =  2323 (4.49%)
Initial. H routing: Overflow =   302 Max =  4 (GRCs =  2) GRCs =  2277 (8.81%)
Initial. V routing: Overflow =    29 Max =  4 (GRCs =  2) GRCs =    46 (0.18%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =    29 Max =  4 (GRCs =  2) GRCs =    45 (0.17%)
Initial. M7         Overflow =   302 Max =  4 (GRCs =  2) GRCs =  2276 (8.81%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 62762.74
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 14955.01
Initial. Layer M3 wire length = 18586.52
Initial. Layer M4 wire length = 9100.97
Initial. Layer M5 wire length = 6296.69
Initial. Layer M6 wire length = 9575.71
Initial. Layer M7 wire length = 4247.84
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4045
Initial. Via VIA12SQ_C count = 1511
Initial. Via VIA23SQ_C count = 1500
Initial. Via VIA34SQ_C count = 445
Initial. Via VIA45SQ_C count = 229
Initial. Via VIA56SQ_C count = 236
Initial. Via VIA67SQ_C count = 124
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr  8 22:11:08 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  285  Alloctr  287  Proc 8993 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    76 Max = 2 GRCs =   607 (0.06%)
phase1. H routing: Dmd-Cap  =    76 Max = 2 (GRCs =  1) GRCs =   607 (0.12%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   100 Max = 4 GRCs =   650 (0.06%)
phase1. H routing: Overflow =    85 Max = 2 (GRCs =  3) GRCs =   633 (0.12%)
phase1. V routing: Overflow =    15 Max = 4 (GRCs =  1) GRCs =    17 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    14 Max = 4 (GRCs =  1) GRCs =    13 (0.00%)
phase1. M3         Overflow =     6 Max = 2 (GRCs =  1) GRCs =     8 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M7         Overflow =    77 Max = 2 (GRCs =  2) GRCs =   623 (0.12%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    78 Max =  2 GRCs =   630 (1.22%)
phase1. H routing: Overflow =    78 Max =  2 (GRCs =  2) GRCs =   626 (2.42%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
phase1. M7         Overflow =    77 Max =  2 (GRCs =  2) GRCs =   623 (2.41%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 63066.86
phase1. Layer M1 wire length = 29.47
phase1. Layer M2 wire length = 14939.97
phase1. Layer M3 wire length = 21687.20
phase1. Layer M4 wire length = 10067.60
phase1. Layer M5 wire length = 6060.00
phase1. Layer M6 wire length = 8912.22
phase1. Layer M7 wire length = 1370.40
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4130
phase1. Via VIA12SQ_C count = 1539
phase1. Via VIA23SQ_C count = 1559
phase1. Via VIA34SQ_C count = 515
phase1. Via VIA45SQ_C count = 257
phase1. Via VIA56SQ_C count = 208
phase1. Via VIA67SQ_C count = 52
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr  8 22:11:09 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  285  Alloctr  287  Proc 8993 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase2. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    13 Max = 3 GRCs =    11 (0.00%)
phase2. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase2. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 63012.61
phase2. Layer M1 wire length = 17.77
phase2. Layer M2 wire length = 15228.89
phase2. Layer M3 wire length = 21887.27
phase2. Layer M4 wire length = 9822.62
phase2. Layer M5 wire length = 5962.28
phase2. Layer M6 wire length = 8804.88
phase2. Layer M7 wire length = 1288.89
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4102
phase2. Via VIA12SQ_C count = 1529
phase2. Via VIA23SQ_C count = 1557
phase2. Via VIA34SQ_C count = 524
phase2. Via VIA45SQ_C count = 262
phase2. Via VIA56SQ_C count = 196
phase2. Via VIA67SQ_C count = 34
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr  8 22:11:10 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  285  Alloctr  287  Proc 8993 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase3. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    13 Max = 3 GRCs =    11 (0.00%)
phase3. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase3. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 63012.61
phase3. Layer M1 wire length = 17.77
phase3. Layer M2 wire length = 15232.22
phase3. Layer M3 wire length = 21887.27
phase3. Layer M4 wire length = 9819.29
phase3. Layer M5 wire length = 5962.28
phase3. Layer M6 wire length = 8804.88
phase3. Layer M7 wire length = 1288.89
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4099
phase3. Via VIA12SQ_C count = 1529
phase3. Via VIA23SQ_C count = 1558
phase3. Via VIA34SQ_C count = 520
phase3. Via VIA45SQ_C count = 262
phase3. Via VIA56SQ_C count = 196
phase3. Via VIA67SQ_C count = 34
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  247  Alloctr  248  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  285  Alloctr  287  Proc 8993 

Congestion utilization per direction:
Average vertical track utilization   =  0.26 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.24 %
Peak    horizontal track utilization = 150.00 %

[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[End of Global Routing] Stage (MB): Used  208  Alloctr  208  Proc    0 
[End of Global Routing] Total (MB): Used  246  Alloctr  247  Proc 8993 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -59  Alloctr  -60  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8993 
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 623 nets, 589 global routed, 7 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fifo1_sram'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 621, routed nets = 596, across physical hierarchy nets = 0, parasitics cached nets = 621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 191. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: wclk
9: rclk
10: wclk2x
11: INPUTS
12: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.2172     0.2990      2   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2172     0.2990   0.2990      2   0.0000     0.0000      0        9    20.6302       27 1081636096
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2172     0.2990   0.2990      2   0.0000     0.0000      0        9    20.6302       27 1081636096    371394.59        545        144         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.2172     0.2990   0.2990      2   0.0000     0.0000      0        9       27 1081636096    371394.59        545

Clock-opt Global-routing complete         CPU:   485 s (  0.13 hr )  ELAPSE:  4647 s (  1.29 hr )  MEM-PEAK:  1925 MB

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.30        0.30      0.00        36     371394.59  1081636096.00         545              1.29      1976

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.30        0.30      0.00        36     371394.59  1081636096.00         545              1.29      1990
Clock-opt optimization Phase 20 Iter  2         0.30        0.30      0.00        36     371394.59  1081636096.00         545              1.29      1990
Clock-opt optimization Phase 20 Iter  3         0.30        0.30      0.00        18     371488.38  1081669632.00         545              1.29      1990
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 20 Iter  4         0.30        0.30      0.00        18     371488.38  1081669632.00         545              1.29      2000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 20 Iter  5         0.30        0.30      0.00        18     371488.38  1081669632.00         545              1.29      2000
Clock-opt optimization Phase 20 Iter  6         0.30        0.30      0.00        18     371488.38  1081669632.00         545              1.29      2000

Clock-opt optimization Phase 21 Iter  1         0.30        0.30      0.00        17     371488.38  1081669632.00         590              1.29      2000
Clock-opt optimization Phase 21 Iter  2         0.30        0.30      0.00        17     371488.91  1081732736.00         590              1.29      2000
Clock-opt optimization Phase 21 Iter  3         0.30        0.30      0.00        17     371488.91  1081732736.00         590              1.29      2000
Clock-opt optimization Phase 21 Iter  4         0.30        0.30      0.00        17     371488.91  1081732736.00         590              1.29      2000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 21 Iter  5         0.30        0.30      0.00        17     371488.91  1081725184.00         590              1.29      2000
Clock-opt optimization Phase 21 Iter  6         0.30        0.30      0.00        17     371496.53  1081834880.00         590              1.29      2000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 21 Iter  7         0.30        0.30      0.00        17     371496.53  1081834880.00         590              1.29      2000

Enable clock slack update
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1360 total shapes.
Layer M2: cached 210 shapes out of 1752 total shapes.
Cached 11442 vias out of 37852 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 22 Iter  1         0.29        0.29      0.00        17     371496.53  1081834880.00         590              1.29      2000
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 23 Iter  1         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter  2         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter  3         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter  4         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter  5         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter  6         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter  7         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter  8         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter  9         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Clock-opt optimization Phase 23 Iter 10         0.29        0.29      0.00        17     371497.03  1081886848.00         590              1.29      2000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 23 Iter 11         0.29        0.29      0.00        17     371498.31  1082017920.00         590              1.29      2009
Clock-opt optimization Phase 23 Iter 12         0.28        0.28      0.00        17     371505.66  1081952256.00         590              1.29      2009
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 23 Iter 13         0.28        0.28      0.00        17     371505.66  1081952256.00         590              1.29      2010
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 23 Iter 14         0.28        0.28      0.00        17     371508.22  1081912448.00         590              1.29      2023
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 23 Iter 15         0.27        0.27      0.00        17     371512.03  1081785088.00         590              1.29      2024
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 24 Iter  1         0.27        0.27      0.00        17     371512.03  1081785088.00         592              1.29      2024
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 25 Iter  1         0.27        0.27      0.00        17     371509.47  1081785088.00         591              1.30      2024
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.06022224 cumPct:    72.67 estdown: 0.02265133 cumUp:   47 numDown:  409 status= valid
Knee-Processing :  cumEst: 0.07472464 cumPct:    90.17 estdown: 0.00814894 cumUp:  166 numDown:  290 status= valid
Knee-Processing :  cumEst: 0.07747684 cumPct:    93.49 estdown: 0.00539675 cumUp:  211 numDown:  245 status= valid
Knee-Processing :  cumEst: 0.08287358 cumPct:   100.00 estdown: 0.00000000 cumUp:  458 numDown:    0 status= valid
Clock-opt optimization Phase 25 Iter  2         0.27        0.27      0.00        17     371390.28  1079874176.00         591              1.30      2024
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01362477 cumPct:    54.55 estdown: 0.01134985 cumUp:   42 numDown:  349 status= valid
Knee-Processing :  cumEst: 0.01941572 cumPct:    77.74 estdown: 0.00555891 cumUp:  135 numDown:  256 status= valid
Knee-Processing :  cumEst: 0.02490812 cumPct:    99.73 estdown: 0.00006651 cumUp:  372 numDown:   19 status= valid
Knee-Processing :  cumEst: 0.02497463 cumPct:   100.00 estdown: 0.00000000 cumUp:  422 numDown:    0 status= valid

Clock-opt optimization Phase 26 Iter  1         0.27        0.27      0.00        17     371385.22  1079477248.00         555              1.30      2024
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 27 Iter  1         0.27        0.27      0.00        17     371385.22  1079362048.00         555              1.30      2024
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)

Clock-opt optimization Phase 28 Iter  1         0.27        0.27      0.00        17     371388.75  1079131008.00         557              1.30      2024

Clock-opt optimization Phase 29 Iter  1         0.27        0.27      0.00        17     371388.75  1079131008.00         557              1.30      2024
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 29 Iter  2         0.27        0.27      0.00        17     371388.75  1079131008.00         557              1.30      2024
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:   511 s (  0.14 hr )  ELAPSE:  4672 s (  1.30 hr )  MEM-PEAK:  2024 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1428 total shapes.
Layer M2: cached 210 shapes out of 1805 total shapes.
Cached 11442 vias out of 38067 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 84 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1860        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1860
number of references:                84
number of site rows:                346
number of locations attempted:     8273
number of locations failed:        1703  (20.6%)

Legality of references at locations:
46 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    49        443       195 ( 44.0%)        192        92 ( 47.9%)  SDFFARX1_HVT
    20        226       119 ( 52.7%)        122        47 ( 38.5%)  SDFFARX1_RVT
    35        361        78 ( 21.6%)        257        40 ( 15.6%)  NBUFFX4_HVT
    34        362        69 ( 19.1%)        202        46 ( 22.8%)  NBUFFX8_HVT
    22        225        74 ( 32.9%)         88        34 ( 38.6%)  DFFARX1_RVT
    27        264        62 ( 23.5%)        152        29 ( 19.1%)  NBUFFX2_RVT
    11        152        41 ( 27.0%)         96        36 ( 37.5%)  OA22X1_RVT
    30        271        45 ( 16.6%)        183        30 ( 16.4%)  AND2X1_RVT
    33        353        34 (  9.6%)         72        27 ( 37.5%)  NBUFFX2_HVT
    25        240        40 ( 16.7%)        104        18 ( 17.3%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          8         6 ( 75.0%)  OA222X1_RVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  OAI221X1_RVT
     1         16        16 (100.0%)         16         7 ( 43.8%)  SDFFARX2_RVT
     2         16        12 ( 75.0%)         16        10 ( 62.5%)  NBUFFX32_HVT
     1          8         4 ( 50.0%)          8         6 ( 75.0%)  XOR2X2_RVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  DELLN3X2_RVT
     3         48        27 ( 56.2%)         24        17 ( 70.8%)  MUX21X2_RVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  IBUFFX8_RVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  AOI222X1_RVT
    20        226       119 ( 52.7%)        122        47 ( 38.5%)  SDFFARX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         518 (7513 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.145 um ( 0.09 row height)
rms weighted cell displacement:   0.145 um ( 0.09 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.023 um ( 0.01 row height)
avg weighted cell displacement:   0.023 um ( 0.01 row height)
number of cells moved:               26
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/ctmTdsLR_1_1727 (OA22X1_RVT)
  Input location: (590.136,418.68)
  Legal location: (590.136,420.352)
  Displacement:   1.672 um ( 1.00 row height)
Cell: gre_BUF_153_inst_1807 (NBUFFX8_RVT)
  Input location: (595.456,422.024)
  Legal location: (595.456,423.696)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/gre_d_BUF_112_inst_1806 (NBUFFX8_HVT)
  Input location: (618.712,472.184)
  Legal location: (617.344,472.184)
  Displacement:   1.368 um ( 0.82 row height)
Cell: wptr_full/gre_d_INV_14_inst_1805 (INVX1_RVT)
  Input location: (596.064,482.216)
  Legal location: (595,482.216)
  Displacement:   1.064 um ( 0.64 row height)
Cell: rptr_empty/ZINV_4_inst_1570 (INVX0_RVT)
  Input location: (590.136,420.352)
  Legal location: (589.072,420.352)
  Displacement:   1.064 um ( 0.64 row height)
Cell: rptr_empty/ctmTdsLR_2_1732 (OR2X1_RVT)
  Input location: (590.896,420.352)
  Legal location: (591.656,420.352)
  Displacement:   0.760 um ( 0.45 row height)
Cell: fifomem/gre_a_BUF_4_inst_1809 (NBUFFX2_HVT)
  Input location: (458.048,341.768)
  Legal location: (458.808,341.768)
  Displacement:   0.760 um ( 0.45 row height)
Cell: fifomem/copt_gre_mt_inst_1802 (NBUFFX2_HVT)
  Input location: (456.984,835.008)
  Legal location: (456.224,835.008)
  Displacement:   0.760 um ( 0.45 row height)
Cell: fifomem/gre_a_BUF_4_inst_1808 (NBUFFX2_HVT)
  Input location: (458.656,345.112)
  Legal location: (459.416,345.112)
  Displacement:   0.760 um ( 0.45 row height)
Cell: fifomem/copt_gre_mt_inst_1797 (NBUFFX2_HVT)
  Input location: (458.048,824.976)
  Legal location: (457.288,824.976)
  Displacement:   0.760 um ( 0.45 row height)

Legalization succeeded.
Total Legalizer CPU: 0.859
Total Legalizer Wall Time: 0.860
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   512 s (  0.14 hr )  ELAPSE:  4673 s (  1.30 hr )  MEM-PEAK:  2024 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =   554 

No. doRoutes           =    58 
No. doUnroutes         =    73 
No. redoRoutes         =     3 
No. redoUnroutes       =     6 
No. undoRoutes         =    60 
No. undoUnroutes       =    77 
No. commitRoutes       =     1 
No. commitUnroutes     =     2 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9092 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   39  Alloctr   39  Proc 9092 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 9092 
Net statistics:
Total number of nets     = 697
Number of nets to route  = 604
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
589 nets are fully connected,
 of which 4 are detail routed and 582 are global routed.
5 nets have non-default rule clock_double_spacing
         5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 139, Total Half Perimeter Wire Length (HPWL) 21970 microns
HPWL   0 ~   50 microns: Net Count       76     Total HPWL         1264 microns
HPWL  50 ~  100 microns: Net Count       12     Total HPWL          787 microns
HPWL 100 ~  200 microns: Net Count       20     Total HPWL         2408 microns
HPWL 200 ~  300 microns: Net Count        3     Total HPWL          669 microns
HPWL 300 ~  400 microns: Net Count       10     Total HPWL         3453 microns
HPWL 400 ~  500 microns: Net Count        4     Total HPWL         1819 microns
HPWL 500 ~  600 microns: Net Count        3     Total HPWL         1660 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1337 microns
HPWL 700 ~  800 microns: Net Count        6     Total HPWL         4493 microns
HPWL 800 ~  900 microns: Net Count        2     Total HPWL         1681 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         2398 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 9092 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   52  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  106  Alloctr  108  Proc 9092 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  106  Alloctr  108  Proc 9092 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  106  Alloctr  108  Proc 9092 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  282  Alloctr  284  Proc 9092 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     3 Max = 1 GRCs =     3 (0.00%)
Initial. H routing: Dmd-Cap  =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    14 Max = 3 GRCs =    12 (0.00%)
Initial. H routing: Overflow =     6 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
Initial. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
Initial. M3         Overflow =     6 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 62917.63
Initial. Layer M1 wire length = 22.30
Initial. Layer M2 wire length = 15108.52
Initial. Layer M3 wire length = 21930.96
Initial. Layer M4 wire length = 9846.60
Initial. Layer M5 wire length = 5974.03
Initial. Layer M6 wire length = 8746.32
Initial. Layer M7 wire length = 1288.89
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4208
Initial. Via VIA12SQ_C count = 1547
Initial. Via VIA23SQ_C count = 1627
Initial. Via VIA34SQ_C count = 538
Initial. Via VIA45SQ_C count = 267
Initial. Via VIA56SQ_C count = 195
Initial. Via VIA67SQ_C count = 34
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr  8 22:11:46 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    13 Max = 3 GRCs =    11 (0.00%)
phase1. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase1. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase1. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 62928.83
phase1. Layer M1 wire length = 22.30
phase1. Layer M2 wire length = 15113.47
phase1. Layer M3 wire length = 21927.94
phase1. Layer M4 wire length = 9853.68
phase1. Layer M5 wire length = 5976.24
phase1. Layer M6 wire length = 8746.32
phase1. Layer M7 wire length = 1288.89
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4205
phase1. Via VIA12SQ_C count = 1547
phase1. Via VIA23SQ_C count = 1626
phase1. Via VIA34SQ_C count = 536
phase1. Via VIA45SQ_C count = 267
phase1. Via VIA56SQ_C count = 195
phase1. Via VIA67SQ_C count = 34
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr  8 22:11:47 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase2. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    13 Max = 3 GRCs =    11 (0.00%)
phase2. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase2. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 62929.41
phase2. Layer M1 wire length = 22.30
phase2. Layer M2 wire length = 15112.04
phase2. Layer M3 wire length = 21928.53
phase2. Layer M4 wire length = 9855.10
phase2. Layer M5 wire length = 5976.24
phase2. Layer M6 wire length = 8746.32
phase2. Layer M7 wire length = 1288.89
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4206
phase2. Via VIA12SQ_C count = 1547
phase2. Via VIA23SQ_C count = 1625
phase2. Via VIA34SQ_C count = 538
phase2. Via VIA45SQ_C count = 267
phase2. Via VIA56SQ_C count = 195
phase2. Via VIA67SQ_C count = 34
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr  8 22:11:47 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase3. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    13 Max = 3 GRCs =    11 (0.00%)
phase3. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase3. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 62929.41
phase3. Layer M1 wire length = 22.30
phase3. Layer M2 wire length = 15112.04
phase3. Layer M3 wire length = 21928.53
phase3. Layer M4 wire length = 9855.10
phase3. Layer M5 wire length = 5976.24
phase3. Layer M6 wire length = 8746.32
phase3. Layer M7 wire length = 1288.89
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4208
phase3. Via VIA12SQ_C count = 1547
phase3. Via VIA23SQ_C count = 1627
phase3. Via VIA34SQ_C count = 538
phase3. Via VIA45SQ_C count = 267
phase3. Via VIA56SQ_C count = 195
phase3. Via VIA67SQ_C count = 34
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  243  Alloctr  245  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 

Congestion utilization per direction:
Average vertical track utilization   =  0.26 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.24 %
Peak    horizontal track utilization = 150.00 %

[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used  207  Alloctr  207  Proc    0 
[End of Global Routing] Total (MB): Used  246  Alloctr  247  Proc 9092 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -59  Alloctr  -60  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9092 

Clock-opt Incremental Global-routing complete  CPU:   521 s (  0.14 hr )  ELAPSE:  4683 s (  1.30 hr )  MEM-PEAK:  2024 MB
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 633 nets, 599 global routed, 7 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fifo1_sram'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 631, routed nets = 606, across physical hierarchy nets = 0, parasitics cached nets = 631, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 191. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9e1e0000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9e1e0000): 57360
Total 0.0400 seconds to load 1860 cell instances into cellmap
Moveable cells: 518; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 689 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 699 nets have been analyzed
Average cell width 2.2314, cell height 1.6720, cell area 3.7309 for total 522 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 33 Iter  1         0.29        0.29      0.00        25     371383.69  1079131008.00         555              1.30      2024
Clock-opt optimization Phase 33 Iter  2         0.29        0.29      0.00        24     371383.69  1079131008.00         555              1.30      2024
Clock-opt optimization Phase 33 Iter  3         0.29        0.29      0.00        24     371383.69  1079131008.00         555              1.30      2024
Clock-opt optimization Phase 33 Iter  4         0.29        0.29      0.00        24     371383.69  1079131008.00         555              1.30      2024
Clock-opt optimization Phase 33 Iter  5         0.29        0.29      0.00        24     371379.09  1078956032.00         555              1.30      2024

Clock-opt optimization Phase 34 Iter  1         0.29        0.29      0.00        24     371379.09  1078956032.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter  2         0.29        0.29      0.00        24     371379.09  1078956032.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter  3         0.29        0.29      0.00        24     371379.09  1078956032.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter  4         0.29        0.29      0.00        24     371379.09  1078956032.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter  5         0.29        0.29      0.00        24     371379.09  1078956032.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter  6         0.29        0.29      0.00        24     371379.09  1078956032.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter  7         0.29        0.29      0.00        24     371379.09  1078956032.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter  8         0.28        0.28      0.00        24     371379.62  1079021184.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter  9         0.28        0.28      0.00        24     371379.62  1079021184.00         555              1.30      2024
Clock-opt optimization Phase 34 Iter 10         0.28        0.28      0.00        24     371379.62  1079021184.00         555              1.30      2024
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 34 Iter 11         0.28        0.28      0.00        24     371383.16  1079081344.00         555              1.30      2024

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 35 Iter  1         0.28        0.28      0.00        24     371380.88  1079262208.00         555              1.30      2024
Clock-opt optimization Phase 35 Iter  2         0.28        0.28      0.00        24     371380.88  1079262208.00         555              1.30      2024
Clock-opt optimization Phase 35 Iter  3         0.28        0.28      0.00        18     371393.84  1079267072.00         555              1.30      2024
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 35 Iter  4         0.28        0.28      0.00        18     371393.84  1079267072.00         555              1.30      2024
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 35 Iter  5         0.28        0.28      0.00        18     371393.84  1079267072.00         555              1.30      2024
Clock-opt optimization Phase 35 Iter  6         0.28        0.28      0.00        18     371393.84  1079267072.00         555              1.30      2024

Clock-opt optimization Phase 36 Iter  1         0.28        0.28      0.00        17     371393.84  1079267072.00         561              1.30      2024
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 36 Iter  2         0.28        0.28      0.00        17     371393.84  1079267072.00         561              1.30      2024
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:   530 s (  0.15 hr )  ELAPSE:  4692 s (  1.30 hr )  MEM-PEAK:  2024 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2024-04-08 22:11:58 / Session:  01:18:11 / Command:  00:01:50 / CPU:  00:01:51 / Memory: 2025 MB (FLW-8100)


Clock-opt optimization complete                 0.28        0.28      0.00        17     371393.84  1079267072.00         561              1.30      2024
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1380 total shapes.
Layer M2: cached 210 shapes out of 1659 total shapes.
Cached 11442 vias out of 37739 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 86 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1866        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1866
number of references:                86
number of site rows:                346
number of locations attempted:     6870
number of locations failed:        1321  (19.2%)

Legality of references at locations:
46 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    49        377       158 ( 41.9%)        136        72 ( 52.9%)  SDFFARX1_HVT
    41        359        82 ( 22.8%)        237        49 ( 20.7%)  NBUFFX4_HVT
    20        168        91 ( 54.2%)         64        26 ( 40.6%)  SDFFARX1_RVT
    35        292        47 ( 16.1%)        172        36 ( 20.9%)  NBUFFX8_HVT
    29        247        45 ( 18.2%)        159        30 ( 18.9%)  AND2X1_RVT
    27        232        51 ( 22.0%)        120        18 ( 15.0%)  NBUFFX2_RVT
    22        169        49 ( 29.0%)         40        17 ( 42.5%)  DFFARX1_RVT
    25        216        40 ( 18.5%)         96        18 ( 18.8%)  NAND2X0_RVT
    22        210        30 ( 14.3%)        122        20 ( 16.4%)  NAND3X0_RVT
     4         64        24 ( 37.5%)         40        21 ( 52.5%)  OR2X2_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          8         6 ( 75.0%)  OA222X1_RVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  OAI221X1_RVT
     2         16        12 ( 75.0%)         16        10 ( 62.5%)  NBUFFX32_HVT
     1          8         8 (100.0%)          8         3 ( 37.5%)  SDFFARX2_RVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  DELLN3X2_RVT
     1          8         4 ( 50.0%)          8         6 ( 75.0%)  XOR2X2_RVT
     3         24        12 ( 50.0%)         16        11 ( 68.8%)  SDFFARX2_HVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  IBUFFX8_RVT
    20        168        91 ( 54.2%)         64        26 ( 40.6%)  SDFFARX1_RVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  AOI222X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         524 (7553 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.071 um ( 0.04 row height)
rms weighted cell displacement:   0.071 um ( 0.04 row height)
max cell displacement:            1.520 um ( 0.91 row height)
avg cell displacement:            0.006 um ( 0.00 row height)
avg weighted cell displacement:   0.006 um ( 0.00 row height)
number of cells moved:               11
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/ctmTdsLR_1_1751 (NAND3X0_RVT)
  Input location: (598.192,488.904)
  Legal location: (596.672,488.904)
  Displacement:   1.520 um ( 0.91 row height)
Cell: wptr_full/ctmTdsLR_2_417 (NAND2X0_RVT)
  Input location: (595.76,488.904)
  Legal location: (594.696,488.904)
  Displacement:   1.064 um ( 0.64 row height)
Cell: wptr_full/ctmTdsLR_3_1611 (NAND3X0_RVT)
  Input location: (596.672,488.904)
  Legal location: (595.608,488.904)
  Displacement:   1.064 um ( 0.64 row height)
Cell: fifomem/copt_gre_mt_inst_1813 (NBUFFX4_HVT)
  Input location: (556.696,707.936)
  Legal location: (557.152,707.936)
  Displacement:   0.456 um ( 0.27 row height)
Cell: fifomem/copt_gre_mt_inst_1812 (NBUFFX4_HVT)
  Input location: (556.696,886.84)
  Legal location: (557.152,886.84)
  Displacement:   0.456 um ( 0.27 row height)
Cell: fifomem/copt_gre_mt_inst_1814 (NBUFFX4_HVT)
  Input location: (556.696,522.344)
  Legal location: (557.152,522.344)
  Displacement:   0.456 um ( 0.27 row height)
Cell: fifomem/U21 (NAND4X1_HVT)
  Input location: (458.504,824.976)
  Legal location: (458.656,824.976)
  Displacement:   0.152 um ( 0.09 row height)
Cell: wptr_full/ctmTdsLR_1_260 (OAI21X1_RVT)
  Input location: (600.776,488.904)
  Legal location: (600.624,488.904)
  Displacement:   0.152 um ( 0.09 row height)
Cell: rptr_empty/ctmTdsLR_2_1717 (OA22X2_RVT)
  Input location: (586.944,396.944)
  Legal location: (586.792,396.944)
  Displacement:   0.152 um ( 0.09 row height)
Cell: wptr_full/ctmTdsLR_1_1627 (OA21X1_RVT)
  Input location: (599.256,488.904)
  Legal location: (599.104,488.904)
  Displacement:   0.152 um ( 0.09 row height)

Legalization succeeded.
Total Legalizer CPU: 1.560
Total Legalizer Wall Time: 0.781
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   531 s (  0.15 hr )  ELAPSE:  4693 s (  1.30 hr )  MEM-PEAK:  2024 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    20 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9092 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   38  Alloctr   39  Proc 9092 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 9092 
Net statistics:
Total number of nets     = 703
Number of nets to route  = 610
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
605 nets are fully connected,
 of which 4 are detail routed and 598 are global routed.
5 nets have non-default rule clock_double_spacing
         5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 36, Total Half Perimeter Wire Length (HPWL) 2882 microns
HPWL   0 ~   50 microns: Net Count       26     Total HPWL          420 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           57 microns
HPWL 100 ~  200 microns: Net Count        5     Total HPWL          852 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        3     Total HPWL         1013 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        1     Total HPWL          541 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 9092 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   52  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  106  Alloctr  108  Proc 9092 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  106  Alloctr  108  Proc 9092 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  106  Alloctr  108  Proc 9092 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  282  Alloctr  284  Proc 9092 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
Initial. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    13 Max = 3 GRCs =    11 (0.00%)
Initial. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
Initial. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
Initial. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 62940.15
Initial. Layer M1 wire length = 23.56
Initial. Layer M2 wire length = 15113.36
Initial. Layer M3 wire length = 21940.51
Initial. Layer M4 wire length = 9862.93
Initial. Layer M5 wire length = 5971.24
Initial. Layer M6 wire length = 8739.66
Initial. Layer M7 wire length = 1288.89
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4239
Initial. Via VIA12SQ_C count = 1555
Initial. Via VIA23SQ_C count = 1638
Initial. Via VIA34SQ_C count = 543
Initial. Via VIA45SQ_C count = 270
Initial. Via VIA56SQ_C count = 199
Initial. Via VIA67SQ_C count = 34
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr  8 22:12:06 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    12 Max = 3 GRCs =    10 (0.00%)
phase1. H routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase1. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase1. M3         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 62939.19
phase1. Layer M1 wire length = 23.56
phase1. Layer M2 wire length = 15116.80
phase1. Layer M3 wire length = 21939.57
phase1. Layer M4 wire length = 9859.49
phase1. Layer M5 wire length = 5971.22
phase1. Layer M6 wire length = 8739.66
phase1. Layer M7 wire length = 1288.89
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4236
phase1. Via VIA12SQ_C count = 1555
phase1. Via VIA23SQ_C count = 1637
phase1. Via VIA34SQ_C count = 541
phase1. Via VIA45SQ_C count = 270
phase1. Via VIA56SQ_C count = 199
phase1. Via VIA67SQ_C count = 34
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr  8 22:12:06 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase2. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    12 Max = 3 GRCs =    10 (0.00%)
phase2. H routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase2. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. M3         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 62939.78
phase2. Layer M1 wire length = 23.56
phase2. Layer M2 wire length = 15115.38
phase2. Layer M3 wire length = 21940.15
phase2. Layer M4 wire length = 9860.91
phase2. Layer M5 wire length = 5971.22
phase2. Layer M6 wire length = 8739.66
phase2. Layer M7 wire length = 1288.89
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4237
phase2. Via VIA12SQ_C count = 1555
phase2. Via VIA23SQ_C count = 1636
phase2. Via VIA34SQ_C count = 543
phase2. Via VIA45SQ_C count = 270
phase2. Via VIA56SQ_C count = 199
phase2. Via VIA67SQ_C count = 34
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr  8 22:12:06 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase3. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    12 Max = 3 GRCs =    10 (0.00%)
phase3. H routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase3. V routing: Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. M3         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 62939.78
phase3. Layer M1 wire length = 23.56
phase3. Layer M2 wire length = 15115.38
phase3. Layer M3 wire length = 21940.15
phase3. Layer M4 wire length = 9860.91
phase3. Layer M5 wire length = 5971.22
phase3. Layer M6 wire length = 8739.66
phase3. Layer M7 wire length = 1288.89
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4239
phase3. Via VIA12SQ_C count = 1555
phase3. Via VIA23SQ_C count = 1638
phase3. Via VIA34SQ_C count = 543
phase3. Via VIA45SQ_C count = 270
phase3. Via VIA56SQ_C count = 199
phase3. Via VIA67SQ_C count = 34
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  243  Alloctr  245  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  282  Alloctr  284  Proc 9092 

Congestion utilization per direction:
Average vertical track utilization   =  0.27 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.24 %
Peak    horizontal track utilization = 150.00 %

[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used  207  Alloctr  208  Proc    0 
[End of Global Routing] Total (MB): Used  246  Alloctr  247  Proc 9092 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -59  Alloctr  -60  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9092 

Clock-opt Incremental Global-routing complete  CPU:   541 s (  0.15 hr )  ELAPSE:  4702 s (  1.31 hr )  MEM-PEAK:  2024 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421628578  6.578038103702  2.479639217249  7.744187740401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017931205874  419.716696093398  6.370091012660  7.812340708527  4.420849212383  1.811565690796
9.922502638692  6.462395060265  8.237022186445  8.718402761931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113514069609  736.044846742700  1.411572763840  4.500698103750  2.060546197663  4.588427196212
2.011679537027  6.784739631614  2.430567134254  3.879771300032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251903673334  535.101670386760  9.768766667389  4.385318666981  9.999776259148  7.347082963210
6.393266797275  8.063326947983  4.288630141632  5.817928123007  2.343539122627  0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066114827471  957.668971507466  5.333490198788  0.882022968572  5.367852091334  1.826359290279
2.637726028504  5.283406225277  3.867463870518  5.291991674740  2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577678560418  320.772910362469  7.599185677387  1.193975860867  3.380665988682  3.459477658902
4.093368409565  9.944897148093  0.206860176798  4.522000304051  6.919095345907  6.892197041709  5.120915900067  4.435466092308  4.268142690055  8.834601993265  322.550306379456  7.387537307045  1.168227301288  8.717359371851  0.993951870837
3.361785292418  3.894677290771  2.116996980286  7.452994865626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.064936020937  218.714084835135  8.142235705345  8.267354933424  3.493848924350  2.162164683179
6.121424240427  3.111567858056  8.235191443296  3.561612066938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041238575181  363.904596200041  7.797459704958  3.872410381644  8.557742388484  8.373117048293
6.801055058017  1.494124252569  2.305316647048  7.627270312330  8.107178452560  7.471109985851  4.743640423276  4.676979434932  4.216938770155  1.199983797230  158.983620307546  8.530146912739  2.141113927813  0.334155033553  7.515560594379
0.989360216517  0.264254527340  0.920846426822  7.149511974674  5.773404731712  7.472142198159  2.074004443314  1.463713804135  2.498436133099  1.019865674527  080.124499702827  9.272324072772  2.595421769363  0.086977767403  1.037842593641
5.157027436586  1.564766971384  9.766505266603  9.210874002189  6.473823894401  4.638324531610  4.193421605155  6.578038173730  2.479639287277  7.744181240401  146.668468835331  7.983612727720  6.721429958728  9.445442146165  6.592126286390
1.793750502681  0.467080020436  6.343950912208  7.812396608527  4.420834112383  1.811560490796  9.922502608324  6.462395006413  8.237022122693  8.718406661931  522.357424490968  7.554928095988  1.807286444146  5.787946647876  3.589186622191
1.351036985347  7.341410982963  1.484438853003  4.500644803750  2.060531697663  4.588422996212  2.011679507759  6.784730677862  2.430568529413  3.879775800032  943.158496659611  1.549400829493  7.396846220513  5.512173227835  1.398263618372
5.190997358827  6.408244526923  9.731622757542  4.385364366981  9.999761759148  7.347087763210  6.393266767907  8.063327983131  4.288631536891  5.817922623007  332.416511862700  3.769709953879  9.478078539281  7.363175798525  4.405446502100
6.611012768807  8.965545726252  5.306356267574  0.882078468572  5.367847591334  1.826354090279  2.637726098236  5.283406161425  3.867465879787  5.291993574740  322.013112256796  6.242156929983  5.626163313446  1.036195872312  1.071586175365
7.767486062544  1.079584581255  7.562041746173  1.193921360867  3.380650488682  3.459472458902  4.093368484394  9.944897011549  0.206862102265  4.522002804051  799.062133190768  9.246833529226  2.091544506744  3.546613630842  6.814264505588
3.460719347244  4.824446398242  7.350487099331  1.168271801288  8.717343371851  0.993956270837  3.361785277268  3.894677163765  2.116998916291  7.452996365626  338.062393697955  5.834390718206  1.313921135100  7.217000652547  5.159479676900
6.493222014433  0.170310454921  8.115196681481  8.267308033424  3.493832924350  2.162169183179  6.121424225277  3.111567821040  8.235191416280  3.561613666938  120.175422484260  3.169623671002  4.802500363135  9.359539253540  7.563456701280
4.123477539794  5.300052229366  7.760313552408  3.872465281644  8.557737188484  8.373112548293  6.801055033867  1.494124225421  2.305316610900  7.627271912330  918.890223256074  7.147037138262  4.364091327646  7.697951393242  1.693872515511
9.998999744673  0.820262525418  8.503017937586  2.141169827813  0.334141833553  7.515565094379  0.989360291367  0.264254590202  0.920846499784  7.149512574674  675.428057971274  7.241358518045  7.400493331414  6.371398313524  9.843618809910
1.986197472695  2.061031929227  9.245295640807  2.595477469363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210875602189  745.450887240146  3.869504364166  9.342119715565  7.803826473024  7.963923227777
4.418754060001  8.505000052731  7.956583395855  6.721475658728  9.445438746165  6.592121786390  1.793750587431  0.467080093398  6.343950985160  7.812397208527  540.151919038318  1.183199915464  2.250219932464  6.239519641382  3.702217769387
1.840296114574  4.294066618999  7.527899664644  1.807232144146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500645203750  303.990883566345  8.879327142095  1.167905275967  8.473972186224  3.056712540238
7.977150024616  5.095897077642  1.512371498159  7.396892920513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385365766981  096.802379714873  4.735804842838  9.326621290780  6.332603713142  8.863013288058
1.792832321149  4.353912280726  3.732670522520  9.478024239281  7.363161398525  4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882079068572  633.697859933418  2.662537892926  3.772654523652  8.340631742538  6.746386176652
9.199187495448  4.950513674712  6.215027598634  5.626119013446  1.036181472312  1.071581675365  7.767486041822  1.079584562469  7.562041727387  1.193922960867  435.978148668234  5.974373665240  9.336893139499  4.489726754902  0.686019424445
2.200010426585  1.909534518784  9.219704198977  2.091590206744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168272401288  978.647437985109  9.322755858733  6.178572426838  9.467731976521  1.699690827074
5.299466583049  0.909794015971  5.807261387957  1.313977835100  7.217096252547  5.159474176900  6.493222093711  0.170310435135  8.115196662695  8.267309633424  446.296392235021  6.243046182961  2.142477227731  1.156797704082  3.519146128035
6.161286614623  2.019569202713  3.132585862055  4.802551563135  9.359521353540  7.563451201280  4.123477518126  5.300052500041  7.760313531341  3.872467281644  952.686818648483  7.348382187018  0.105558886714  9.412437942123  0.531666590076
2.727011254775  0.717845274508  7.110998503671  4.364042527646  7.697943493242  1.693877015511  9.998999723005  0.820262807546  8.503017917872  2.141161827813  130.209786555375  1.583636336274  8.936074636702  6.425464420209  2.084644478471
4.951177488117  7.340473199445  7.214219833191  7.400444531414  6.371380413524  9.843613309910  1.986197452798  2.061031202827  9.245295621665  2.595479469363  105.512556540310  3.711837341651  5.702796633615  6.476609824697  6.650528456592
1.087480239624  7.382389468317  3.832453189212  9.342160715565  7.803817373024  7.963928727777  4.418754040104  8.505000035331  7.956583378455  6.721476258728  041.469571816565  9.249207913382  9.375004843104  6.708015339863  4.395093016078
1.239640873404  2.083411256589  1.156049097860  2.250260032464  6.239500641382  3.702212269387  1.840296193142  4.294066690968  7.527899646613  1.807233744146  675.619921987635  8.945241593488  5.103642196373  4.141000270014  8.443886884045
0.064440396780  6.053169784516  8.842299649491  1.167950975967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396893520513  658.132689983513  9.853940111526  9.099789444364  0.824464676097  3.162276238943
8.536496619859  9.976175932044  4.708776349234  9.326676990780  6.332698313142  8.863018788058  1.792832300723  4.353912262700  3.732670504504  9.478025839281  833.232836052544  0.571239594331  1.101220818589  6.554586746653  0.635629378808
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 639 nets, 605 global routed, 7 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fifo1_sram'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 637, routed nets = 612, across physical hierarchy nets = 0, parasitics cached nets = 637, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 193. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0651     0.0651      1   0.0000     0.0000      0
    1   8   0.2182     0.2182      1   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2182     0.2833   0.2833      2   0.0000     0.0000      0        0     0.0000       18 1079267072
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2182     0.2833   0.2833      2   0.0000     0.0000      0        0     0.0000       18 1079267072    371393.84        561        160         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.2182     0.2833   0.2833      2   0.0000     0.0000      0        0       18 1079267072    371393.84        561

Clock-opt command complete                CPU:   542 s (  0.15 hr )  ELAPSE:  4703 s (  1.31 hr )  MEM-PEAK:  2024 MB
Clock-opt command statistics  CPU=123 sec (0.03 hr) ELAPSED=121 sec (0.03 hr) MEM-PEAK=1.977 GB
TEST: runCore final-init
TEST: runCore final-end
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[1899]
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2024-04-08 22:12:10 / Session:  01:18:23 / Command:  00:02:02 / CPU:  00:02:04 / Memory: 2025 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : fifo1_sram
Version: V-2023.12
Date   : Mon Apr  8 22:12:11 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 1924/1924
Ground net VSS                1924/1924
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The command 'route_auto' cleared the undo history. (UNDO-016)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-04-08 22:12:11 / Session:  01:18:24 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2025 MB (FLW-8100)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   36  Alloctr   36  Proc 9092 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 2749 of 6868


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   36  Alloctr   37  Proc 9092 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   36  Alloctr   37  Proc 9092 

Number of wires with overlap after iteration 1 = 1371 of 5623


Wire length and via report:
---------------------------
Number of M1 wires: 679                   : 0
Number of M2 wires: 2307                 VIA12SQ_C: 2310
Number of M3 wires: 1591                 VIA23SQ_C: 2214
Number of M4 wires: 626                  VIA34SQ_C: 786
Number of M5 wires: 273                  VIA45SQ_C: 359
Number of M6 wires: 124                  VIA56SQ_C: 207
Number of M7 wires: 23           VIA67SQ_C: 36
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5623              vias: 5912

Total M1 wire length: 283.8
Total M2 wire length: 15337.8
Total M3 wire length: 21448.8
Total M4 wire length: 10258.4
Total M5 wire length: 6593.9
Total M6 wire length: 8668.3
Total M7 wire length: 1296.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 63887.0

Longest M1 wire length: 3.7
Longest M2 wire length: 410.7
Longest M3 wire length: 285.8
Longest M4 wire length: 457.5
Longest M5 wire length: 284.2
Longest M6 wire length: 499.8
Longest M7 wire length: 149.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   33  Alloctr   34  Proc 9092 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Dr init] Total (MB): Used  106  Alloctr  107  Proc 9092 
Total number of nets = 703, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4168/5184 Partitions, Violations =      0
Routed  4169/5184 Partitions, Violations =      29
Routed  4170/5184 Partitions, Violations =      29
Routed  4171/5184 Partitions, Violations =      29
Routed  4172/5184 Partitions, Violations =      29
Routed  4173/5184 Partitions, Violations =      32
Routed  4174/5184 Partitions, Violations =      32
Routed  4175/5184 Partitions, Violations =      32
Routed  4176/5184 Partitions, Violations =      32
Routed  4177/5184 Partitions, Violations =      32
Routed  4178/5184 Partitions, Violations =      32
Routed  4179/5184 Partitions, Violations =      32
Routed  4180/5184 Partitions, Violations =      32
Routed  4181/5184 Partitions, Violations =      32
Routed  4182/5184 Partitions, Violations =      32
Routed  4183/5184 Partitions, Violations =      32
Routed  4184/5184 Partitions, Violations =      32
Routed  4185/5184 Partitions, Violations =      32
Routed  4186/5184 Partitions, Violations =      33
Routed  4187/5184 Partitions, Violations =      33
Routed  4188/5184 Partitions, Violations =      33
Routed  4189/5184 Partitions, Violations =      33
Routed  4190/5184 Partitions, Violations =      33
Routed  4191/5184 Partitions, Violations =      33
Routed  4192/5184 Partitions, Violations =      33
Routed  4193/5184 Partitions, Violations =      33
Routed  4194/5184 Partitions, Violations =      33
Routed  4195/5184 Partitions, Violations =      33
Routed  4196/5184 Partitions, Violations =      33
Routed  4197/5184 Partitions, Violations =      33
Routed  4198/5184 Partitions, Violations =      33
Routed  4199/5184 Partitions, Violations =      33
Routed  4200/5184 Partitions, Violations =      33
Routed  4201/5184 Partitions, Violations =      33
Routed  4202/5184 Partitions, Violations =      33
Routed  4203/5184 Partitions, Violations =      33
Routed  4204/5184 Partitions, Violations =      33
Routed  4205/5184 Partitions, Violations =      33
Routed  4206/5184 Partitions, Violations =      33
Routed  4207/5184 Partitions, Violations =      33
Routed  4208/5184 Partitions, Violations =      33
Routed  4209/5184 Partitions, Violations =      33
Routed  4210/5184 Partitions, Violations =      33
Routed  4211/5184 Partitions, Violations =      33
Routed  4212/5184 Partitions, Violations =      33
Routed  4213/5184 Partitions, Violations =      33
Routed  4214/5184 Partitions, Violations =      33
Routed  4215/5184 Partitions, Violations =      33
Routed  4216/5184 Partitions, Violations =      33
Routed  4217/5184 Partitions, Violations =      33
Routed  4218/5184 Partitions, Violations =      33
Routed  4219/5184 Partitions, Violations =      33
Routed  4220/5184 Partitions, Violations =      33
Routed  4221/5184 Partitions, Violations =      33
Routed  4222/5184 Partitions, Violations =      33
Routed  4223/5184 Partitions, Violations =      33
Routed  4224/5184 Partitions, Violations =      33
Routed  4225/5184 Partitions, Violations =      33
Routed  4226/5184 Partitions, Violations =      33
Routed  4227/5184 Partitions, Violations =      33
Routed  4228/5184 Partitions, Violations =      33
Routed  4229/5184 Partitions, Violations =      35
Routed  4230/5184 Partitions, Violations =      35
Routed  4231/5184 Partitions, Violations =      39
Routed  4232/5184 Partitions, Violations =      39
Routed  4233/5184 Partitions, Violations =      39
Routed  4234/5184 Partitions, Violations =      39
Routed  4235/5184 Partitions, Violations =      39
Routed  4236/5184 Partitions, Violations =      39
Routed  4237/5184 Partitions, Violations =      39
Routed  4238/5184 Partitions, Violations =      39
Routed  4239/5184 Partitions, Violations =      39
Routed  4240/5184 Partitions, Violations =      39
Routed  4241/5184 Partitions, Violations =      39
Routed  4242/5184 Partitions, Violations =      40
Routed  4243/5184 Partitions, Violations =      40
Routed  4244/5184 Partitions, Violations =      40
Routed  4245/5184 Partitions, Violations =      40
Routed  4246/5184 Partitions, Violations =      40
Routed  4247/5184 Partitions, Violations =      40
Routed  4248/5184 Partitions, Violations =      40
Routed  4249/5184 Partitions, Violations =      40
Routed  4250/5184 Partitions, Violations =      40
Routed  4251/5184 Partitions, Violations =      40
Routed  4252/5184 Partitions, Violations =      40
Routed  4253/5184 Partitions, Violations =      40
Routed  4254/5184 Partitions, Violations =      40
Routed  4255/5184 Partitions, Violations =      40
Routed  4256/5184 Partitions, Violations =      40
Routed  4257/5184 Partitions, Violations =      40
Routed  4258/5184 Partitions, Violations =      42
Routed  4259/5184 Partitions, Violations =      42
Routed  4260/5184 Partitions, Violations =      42
Routed  4261/5184 Partitions, Violations =      42
Routed  4262/5184 Partitions, Violations =      42
Routed  4263/5184 Partitions, Violations =      42
Routed  4264/5184 Partitions, Violations =      42
Routed  4265/5184 Partitions, Violations =      42
Routed  4266/5184 Partitions, Violations =      42
Routed  4267/5184 Partitions, Violations =      42
Routed  4268/5184 Partitions, Violations =      42
Routed  4269/5184 Partitions, Violations =      42
Routed  4270/5184 Partitions, Violations =      42
Routed  4271/5184 Partitions, Violations =      42
Routed  4272/5184 Partitions, Violations =      42
Routed  4273/5184 Partitions, Violations =      42
Routed  4274/5184 Partitions, Violations =      42
Routed  4275/5184 Partitions, Violations =      42
Routed  4276/5184 Partitions, Violations =      42
Routed  4277/5184 Partitions, Violations =      42
Routed  4278/5184 Partitions, Violations =      42
Routed  4279/5184 Partitions, Violations =      47
Routed  4280/5184 Partitions, Violations =      47
Routed  4281/5184 Partitions, Violations =      47
Routed  4282/5184 Partitions, Violations =      50
Routed  4283/5184 Partitions, Violations =      50
Routed  4284/5184 Partitions, Violations =      52
Routed  4285/5184 Partitions, Violations =      52
Routed  4286/5184 Partitions, Violations =      52
Routed  4287/5184 Partitions, Violations =      52
Routed  4288/5184 Partitions, Violations =      52
Routed  4289/5184 Partitions, Violations =      52
Routed  4290/5184 Partitions, Violations =      52
Routed  4291/5184 Partitions, Violations =      52
Routed  4292/5184 Partitions, Violations =      52
Routed  4293/5184 Partitions, Violations =      52
Routed  4294/5184 Partitions, Violations =      52
Routed  4295/5184 Partitions, Violations =      52
Routed  4296/5184 Partitions, Violations =      52
Routed  4297/5184 Partitions, Violations =      58
Routed  4298/5184 Partitions, Violations =      58
Routed  4299/5184 Partitions, Violations =      58
Routed  4300/5184 Partitions, Violations =      58
Routed  4301/5184 Partitions, Violations =      58
Routed  4302/5184 Partitions, Violations =      58
Routed  4303/5184 Partitions, Violations =      58
Routed  4304/5184 Partitions, Violations =      33
Routed  4305/5184 Partitions, Violations =      33
Routed  4306/5184 Partitions, Violations =      33
Routed  4307/5184 Partitions, Violations =      33
Routed  4308/5184 Partitions, Violations =      33
Routed  4309/5184 Partitions, Violations =      33
Routed  4310/5184 Partitions, Violations =      33
Routed  4311/5184 Partitions, Violations =      33
Routed  4312/5184 Partitions, Violations =      33
Routed  4313/5184 Partitions, Violations =      33
Routed  4314/5184 Partitions, Violations =      33
Routed  4315/5184 Partitions, Violations =      33
Routed  4316/5184 Partitions, Violations =      33
Routed  4317/5184 Partitions, Violations =      33
Routed  4318/5184 Partitions, Violations =      33
Routed  4319/5184 Partitions, Violations =      33
Routed  4320/5184 Partitions, Violations =      33
Routed  4321/5184 Partitions, Violations =      33
Routed  4322/5184 Partitions, Violations =      33
Routed  4323/5184 Partitions, Violations =      43
Routed  4324/5184 Partitions, Violations =      43
Routed  4325/5184 Partitions, Violations =      43
Routed  4326/5184 Partitions, Violations =      43
Routed  4327/5184 Partitions, Violations =      43
Routed  4328/5184 Partitions, Violations =      44
Routed  4329/5184 Partitions, Violations =      44
Routed  4330/5184 Partitions, Violations =      44
Routed  4331/5184 Partitions, Violations =      44
Routed  4332/5184 Partitions, Violations =      44
Routed  4333/5184 Partitions, Violations =      44
Routed  4334/5184 Partitions, Violations =      44
Routed  4335/5184 Partitions, Violations =      44
Routed  4336/5184 Partitions, Violations =      44
Routed  4337/5184 Partitions, Violations =      44
Routed  4338/5184 Partitions, Violations =      44
Routed  4339/5184 Partitions, Violations =      44
Routed  4340/5184 Partitions, Violations =      44
Routed  4341/5184 Partitions, Violations =      44
Routed  4350/5184 Partitions, Violations =      44
Routed  4375/5184 Partitions, Violations =      57
Routed  4400/5184 Partitions, Violations =      73
Routed  4425/5184 Partitions, Violations =      77
Routed  4450/5184 Partitions, Violations =      78
Routed  4475/5184 Partitions, Violations =      81
Routed  4500/5184 Partitions, Violations =      82
Routed  4525/5184 Partitions, Violations =      82
Routed  4550/5184 Partitions, Violations =      118
Routed  4575/5184 Partitions, Violations =      104
Routed  4600/5184 Partitions, Violations =      115
Routed  4625/5184 Partitions, Violations =      118
Routed  4650/5184 Partitions, Violations =      115
Routed  4675/5184 Partitions, Violations =      104
Routed  4700/5184 Partitions, Violations =      94
Routed  4725/5184 Partitions, Violations =      92
Routed  4750/5184 Partitions, Violations =      92
Routed  4775/5184 Partitions, Violations =      83
Routed  4800/5184 Partitions, Violations =      83
Routed  4825/5184 Partitions, Violations =      87
Routed  4850/5184 Partitions, Violations =      87
Routed  4875/5184 Partitions, Violations =      87
Routed  4900/5184 Partitions, Violations =      87
Routed  4925/5184 Partitions, Violations =      88
Routed  4950/5184 Partitions, Violations =      85
Routed  4975/5184 Partitions, Violations =      85
Routed  5000/5184 Partitions, Violations =      83
Routed  5025/5184 Partitions, Violations =      82
Routed  5050/5184 Partitions, Violations =      88
Routed  5075/5184 Partitions, Violations =      82
Routed  5100/5184 Partitions, Violations =      82
Routed  5125/5184 Partitions, Violations =      52
Routed  5150/5184 Partitions, Violations =      47
Routed  5175/5184 Partitions, Violations =      21

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      21
        Diff net spacing : 13
        Less than minimum area : 5
        Same net spacing : 1
        Short : 2

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used  134  Alloctr  135  Proc    0 
[Iter 0] Total (MB): Used  168  Alloctr  169  Proc 9092 

End DR iteration 0 with 5184 parts

Start DR iteration 1: non-uniform partition
Routed  1/10 Partitions, Violations =   19
Routed  2/10 Partitions, Violations =   16
Routed  3/10 Partitions, Violations =   13
Routed  4/10 Partitions, Violations =   10
Routed  5/10 Partitions, Violations =   9
Routed  6/10 Partitions, Violations =   6
Routed  7/10 Partitions, Violations =   5
Routed  8/10 Partitions, Violations =   4
Routed  9/10 Partitions, Violations =   4
Routed  10/10 Partitions, Violations =  2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used  134  Alloctr  135  Proc    0 
[Iter 1] Total (MB): Used  168  Alloctr  169  Proc 9092 

End DR iteration 1 with 10 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used  134  Alloctr  135  Proc    0 
[Iter 2] Total (MB): Used  168  Alloctr  169  Proc 9092 

End DR iteration 2 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR] Total (MB): Used   38  Alloctr   39  Proc 9092 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   38  Alloctr   39  Proc 9092 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    67571 micron
Total Number of Contacts =             5557
Total Number of Wires =                5744
Total Number of PtConns =              788
Total Number of Routed Wires =       5730
Total Routed Wire Length =           67472 micron
Total Number of Routed Contacts =       5557
        Layer                 M1 :        145 micron
        Layer                 M2 :      15586 micron
        Layer                 M3 :      22114 micron
        Layer                 M4 :      10719 micron
        Layer                 M5 :       7896 micron
        Layer                 M6 :       9717 micron
        Layer                 M7 :       1294 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via        VIA78SQ_C_2x1 :          1
        Via       VIA67SQ_C(rot) :         34
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        219
        Via       VIA56SQ_C(rot) :          2
        Via        VIA56SQ_C_2x1 :          1
        Via       VIA45SQ_C(rot) :        351
        Via            VIA34SQ_C :        770
        Via       VIA34SQ_C(rot) :          1
        Via      VIA34BAR_C(rot) :          2
        Via          VIA34SQ_2x1 :          1
        Via            VIA23SQ_C :         16
        Via       VIA23SQ_C(rot) :       2194
        Via            VIA12SQ_C :       1801
        Via       VIA12SQ_C(rot) :        121
        Via           VIA12BAR_C :         18
        Via        VIA12BAR(rot) :          1
        Via        VIA12SQ_C_2x1 :         21
        Via          VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.49% (27 / 5557 vias)
 
    Layer VIA1       =  1.12% (22     / 1963    vias)
        Weight 1     =  1.12% (22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.88% (1941    vias)
    Layer VIA2       =  0.00% (0      / 2210    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2210    vias)
    Layer VIA3       =  0.13% (1      / 774     vias)
        Weight 1     =  0.13% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.87% (773     vias)
    Layer VIA4       =  0.00% (0      / 351     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (351     vias)
    Layer VIA5       =  0.45% (1      / 222     vias)
        Weight 1     =  0.45% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (221     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
        Weight 1     =  5.56% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (34      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.49% (27 / 5557 vias)
 
    Layer VIA1       =  1.12% (22     / 1963    vias)
    Layer VIA2       =  0.00% (0      / 2210    vias)
    Layer VIA3       =  0.13% (1      / 774     vias)
    Layer VIA4       =  0.00% (0      / 351     vias)
    Layer VIA5       =  0.45% (1      / 222     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.49% (27 / 5557 vias)
 
    Layer VIA1       =  1.12% (22     / 1963    vias)
        Weight 1     =  1.12% (22      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.88% (1941    vias)
    Layer VIA2       =  0.00% (0      / 2210    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2210    vias)
    Layer VIA3       =  0.13% (1      / 774     vias)
        Weight 1     =  0.13% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.87% (773     vias)
    Layer VIA4       =  0.00% (0      / 351     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (351     vias)
    Layer VIA5       =  0.45% (1      / 222     vias)
        Weight 1     =  0.45% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (221     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
        Weight 1     =  5.56% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (34      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 703
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2024-04-08 22:12:28 / Session:  01:18:41 / Command:  00:00:17 / CPU:  00:00:16 / Memory: 2025 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-04-08 22:12:28 / Session:  01:18:41 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2025 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:   561 s (  0.16 hr )  ELAPSE:  4722 s (  1.31 hr )  MEM-PEAK:  2024 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 639 nets, 0 global routed, 612 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'fifo1_sram'. (NEX-022)
---extraction options---
Corner: slow
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: fifo1_sram 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 612 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 637, routed nets = 612, across physical hierarchy nets = 0, parasitics cached nets = 637, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 193. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   569 s (  0.16 hr )  ELAPSE:  4730 s (  1.31 hr )  MEM-PEAK:  2024 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1916     0.1950      3   0.0000     0.0000      0
    1   8   0.2805     0.4295      5   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2805     0.6245   0.6245      8   0.0000     0.0000      0        5     0.1831       29 1092726528
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2805     0.6245   0.6245      8   0.0000     0.0000      0        5     0.1831       29 1092726528    371393.84        561
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.2805     0.6245   0.6245      8   0.0000     0.0000      0        5       29 1092726528    371393.84        561
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
INFO: Cluster Analysis could not get worst dynamic scenario, ignored.
Route-opt initialization complete         CPU:   570 s (  0.16 hr )  ELAPSE:  4731 s (  1.31 hr )  MEM-PEAK:  2024 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1032 total shapes.
Layer M2: cached 210 shapes out of 3227 total shapes.
Cached 11442 vias out of 38699 total vias.
Total 0.4000 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xba50b800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xba50b800): 57360
Total 0.0500 seconds to load 1866 cell instances into cellmap
Moveable cells: 524; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
605 out of 695 data nets are detail routed, 7 out of 10 clock nets are detail routed and total 705 nets have been analyzed
Only data route nets/shapes. Estimated current stage is after clock and data detail route stage
Average cell width 2.2175, cell height 1.6720, cell area 3.7077 for total 528 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.91        0.91      0.00       237     371393.84  1092726528.00         561              1.31      2024

Route-opt optimization Phase 3 Iter  1          0.91        0.91      0.00       237     371393.84  1092726528.00         561              1.31      2024
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.91        0.91      0.00       237     371377.31  1091795712.00         561              1.31      2024
Route-opt optimization Phase 4 Iter  2          0.91        0.91      0.00       151     371392.31  1091937792.00         561              1.31      2024
Route-opt optimization Phase 4 Iter  3          0.91        0.91      0.00       151     371392.31  1091937792.00         561              1.31      2024
Route-opt optimization Phase 4 Iter  4          0.91        0.91      0.00       151     371392.31  1091937792.00         561              1.31      2024
Route-opt optimization Phase 4 Iter  5          0.91        0.91      0.00       151     371392.31  1091937792.00         561              1.31      2024


Route-opt optimization Phase 6 Iter  1          0.91        0.91      0.00       143     371392.31  1091937792.00         566              1.32      2024
Route-opt optimization Phase 6 Iter  2          0.91        0.91      0.00       143     371390.53  1091939712.00         566              1.32      2024
Route-opt optimization Phase 6 Iter  3          0.91        0.91      0.00       143     371390.53  1091947136.00         566              1.32      2024
Route-opt optimization Phase 6 Iter  4          0.91        0.91      0.00       143     371390.53  1091947136.00         566              1.32      2024
Route-opt optimization Phase 6 Iter  5          0.91        0.91      0.00       143     371390.53  1091947136.00         566              1.32      2024
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  6          0.91        0.91      0.00       143     371390.53  1091947136.00         566              1.32      2024
Route-opt optimization Phase 6 Iter  7          0.91        0.91      0.00       143     371399.44  1092264192.00         566              1.32      2024
Route-opt optimization Phase 6 Iter  8          0.91        0.91      0.00       143     371399.44  1092264192.00         566              1.32      2024
Route-opt optimization Phase 6 Iter  9          0.91        0.91      0.00       143     371399.44  1092264192.00         566              1.32      2024
Route-opt optimization Phase 6 Iter 10          0.91        0.91      0.00       143     371398.41  1092236928.00         566              1.32      2024
Route-opt optimization Phase 6 Iter 11          0.91        0.91      0.00       143     371398.41  1092236928.00         566              1.32      2024
Route-opt optimization Phase 6 Iter 12          0.91        0.91      0.00       143     371398.41  1092236928.00         566              1.32      2024
Route-opt optimization Phase 6 Iter 13          0.91        0.91      0.00       143     371398.41  1092236928.00         566              1.32      2024

Route-opt optimization Phase 7 Iter  1          0.91        0.91      0.00       143     371398.41  1092236928.00         566              1.32      2024
Route-opt optimization Phase 7 Iter  2          0.91        0.91      0.00       143     371398.41  1092236928.00         566              1.32      2024

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.61        0.61      0.00       143     371398.41  1092236928.00         566              1.32      2024
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.60        0.60      0.00       143     371398.41  1092366464.00         566              1.32      2024
Route-opt optimization Phase 9 Iter  2          0.60        0.60      0.00       143     371398.41  1092366464.00         566              1.32      2024
Route-opt optimization Phase 9 Iter  3          0.60        0.60      0.00       143     371398.41  1092366464.00         566              1.32      2024
Route-opt optimization Phase 9 Iter  4          0.60        0.60      0.00       143     371398.41  1092366464.00         566              1.32      2024
Route-opt optimization Phase 9 Iter  5          0.60        0.60      0.00       143     371398.41  1092366464.00         566              1.32      2024
Route-opt optimization Phase 9 Iter  6          0.60        0.60      0.00       143     371398.41  1092366464.00         566              1.32      2024
Route-opt optimization Phase 9 Iter  7          0.60        0.60      0.00       143     371398.41  1092366464.00         566              1.32      2024
Route-opt optimization Phase 9 Iter  8          0.58        0.58      0.00       143     371399.94  1092456832.00         566              1.32      2024

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.57        0.57      0.00       143     371399.44  1092531584.00         566              1.32      2024
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.57        0.57      0.00       143     371399.44  1092531584.00         566              1.32      2024
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.57        0.57      0.00       143     371399.44  1092531584.00         566              1.32      2024
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.57        0.57      0.00       143     371402.50  1092536704.00         566              1.32      2024

Route-opt optimization Phase 13 Iter  1         0.57        0.57      0.00       143     371383.69  1092367488.00         559              1.32      2024
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.57        0.57      0.00       143     371383.69  1092367488.00         559              1.32      2024
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:   584 s (  0.16 hr )  ELAPSE:  4745 s (  1.32 hr )  MEM-PEAK:  2024 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/fifo1_sram_2601_617776896.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1043 total shapes.
Layer M2: cached 210 shapes out of 3244 total shapes.
Cached 11442 vias out of 38765 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 83 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1864        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1864
number of references:                83
number of site rows:                346
number of locations attempted:     6972
number of locations failed:        1351  (19.4%)

Legality of references at locations:
46 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    48        377       164 ( 43.5%)        152        78 ( 51.3%)  SDFFARX1_HVT
    21        176        91 ( 51.7%)         64        26 ( 40.6%)  SDFFARX1_RVT
    42        338        76 ( 22.5%)        197        31 ( 15.7%)  NBUFFX4_HVT
    34        270        54 ( 20.0%)        174        42 ( 24.1%)  NBUFFX8_HVT
    22        200        55 ( 27.5%)        104        27 ( 26.0%)  NBUFFX2_RVT
    22        171        49 ( 28.7%)         40        17 ( 42.5%)  DFFARX1_RVT
    25        232        40 ( 17.2%)        112        18 ( 16.1%)  NAND2X0_RVT
    29        231        35 ( 15.2%)        143        20 ( 14.0%)  AND2X1_RVT
    15        160        28 ( 17.5%)        136        17 ( 12.5%)  AND3X1_RVT
    30        256        25 (  9.8%)        176        17 (  9.7%)  INVX0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          8         6 ( 75.0%)  AND2X2_RVT
     1          8         7 ( 87.5%)          8         6 ( 75.0%)  OA222X1_RVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  OAI221X1_RVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  INVX4_RVT
     1          8         8 (100.0%)          8         3 ( 37.5%)  SDFFARX2_RVT
     3         24        12 ( 50.0%)         16        11 ( 68.8%)  SDFFARX2_HVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  AOI222X1_RVT
     3         29        12 ( 41.4%)         16        10 ( 62.5%)  NBUFFX32_HVT
    21        176        91 ( 51.7%)         64        26 ( 40.6%)  SDFFARX1_RVT
     2         24        11 ( 45.8%)          8         4 ( 50.0%)  NAND4X0_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         522 (7513 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.111 um ( 0.07 row height)
rms weighted cell displacement:   0.111 um ( 0.07 row height)
max cell displacement:            2.432 um ( 1.45 row height)
avg cell displacement:            0.009 um ( 0.01 row height)
avg weighted cell displacement:   0.009 um ( 0.01 row height)
number of cells moved:               10
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/ctmTdsLR_1_1722 (AND3X1_RVT)
  Input location: (590.896,406.976)
  Legal location: (588.464,406.976)
  Displacement:   2.432 um ( 1.45 row height)
Cell: wptr_full/ZBUF_27_inst_1564 (NBUFFX2_RVT)
  Input location: (590.136,488.904)
  Legal location: (588.616,488.904)
  Displacement:   1.520 um ( 0.91 row height)
Cell: rptr_empty/U45 (OA21X2_RVT)
  Input location: (586.64,406.976)
  Legal location: (585.88,406.976)
  Displacement:   0.760 um ( 0.45 row height)
Cell: rptr_empty/U44 (NAND2X0_RVT)
  Input location: (588.312,406.976)
  Legal location: (587.552,406.976)
  Displacement:   0.760 um ( 0.45 row height)
Cell: wptr_full/ctmTdsLR_3_1611 (NAND3X0_RVT)
  Input location: (595.608,488.904)
  Legal location: (595,488.904)
  Displacement:   0.608 um ( 0.36 row height)
Cell: wptr_full/ctmTdsLR_1_533 (NAND3X0_RVT)
  Input location: (594.24,480.544)
  Legal location: (593.632,480.544)
  Displacement:   0.608 um ( 0.36 row height)
Cell: wptr_full/ctmTdsLR_2_417 (NAND2X0_RVT)
  Input location: (594.696,488.904)
  Legal location: (594.088,488.904)
  Displacement:   0.608 um ( 0.36 row height)
Cell: wptr_full/ctmTdsLR_1_330 (AND4X1_RVT)
  Input location: (595.304,480.544)
  Legal location: (594.696,480.544)
  Displacement:   0.608 um ( 0.36 row height)
Cell: wptr_full/ctmTdsLR_1_416 (OA22X2_RVT)
  Input location: (591.352,488.904)
  Legal location: (591.2,488.904)
  Displacement:   0.152 um ( 0.09 row height)
Cell: wptr_full/ctmTdsLR_3_535 (OR2X1_RVT)
  Input location: (593.024,488.904)
  Legal location: (592.872,488.904)
  Displacement:   0.152 um ( 0.09 row height)

Legalization succeeded.
Total Legalizer CPU: 1.127
Total Legalizer Wall Time: 1.127
----------------------------------------------------------------

Route-opt legalization complete           CPU:   585 s (  0.16 hr )  ELAPSE:  4746 s (  1.32 hr )  MEM-PEAK:  2024 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   32  Alloctr   33  Proc 9092 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 9092 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   28  Alloctr   28  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   31  Alloctr   32  Proc 9092 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   28  Alloctr   28  Proc    0 
[ECO: Analysis] Total (MB): Used   31  Alloctr   32  Proc 9092 
Num of eco nets = 701
Num of open eco nets = 58
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   31  Alloctr   31  Proc    0 
[ECO: Init] Total (MB): Used   34  Alloctr   35  Proc 9092 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   38  Alloctr   39  Proc 9092 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   54  Alloctr   55  Proc 9092 
Net statistics:
Total number of nets     = 701
Number of nets to route  = 58
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 2
58 nets are partially connected,
 of which 58 are detail routed and 1 are global routed.
554 nets are fully connected,
 of which 546 are detail routed and 0 are global routed.
5 nets have non-default rule clock_double_spacing
         5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 58, Total Half Perimeter Wire Length (HPWL) 4169 microns
HPWL   0 ~   50 microns: Net Count       43     Total HPWL          513 microns
HPWL  50 ~  100 microns: Net Count        4     Total HPWL          282 microns
HPWL 100 ~  200 microns: Net Count        5     Total HPWL          808 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          259 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        5     Total HPWL         2307 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   55  Alloctr   56  Proc 9092 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  108  Alloctr  110  Proc 9092 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  108  Alloctr  110  Proc 9092 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   66  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  108  Alloctr  110  Proc 9092 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  284  Alloctr  286  Proc 9092 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  284  Alloctr  286  Proc 9092 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    89 Max = 4 GRCs =   594 (0.06%)
Initial. H routing: Dmd-Cap  =    88 Max = 4 (GRCs =   1) GRCs =   592 (0.12%)
Initial. V routing: Dmd-Cap  =     1 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. Both Dirs: Overflow =   162 Max = 4 GRCs =   714 (0.07%)
Initial. H routing: Overflow =   109 Max = 3 (GRCs =   1) GRCs =   654 (0.13%)
Initial. V routing: Overflow =    53 Max = 4 (GRCs =   2) GRCs =    60 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    42 Max = 4 (GRCs =   2) GRCs =    43 (0.01%)
Initial. M3         Overflow =    27 Max = 3 (GRCs =   1) GRCs =    36 (0.01%)
Initial. M4         Overflow =     9 Max = 2 (GRCs =   2) GRCs =    13 (0.00%)
Initial. M5         Overflow =     7 Max = 2 (GRCs =   1) GRCs =    19 (0.00%)
Initial. M6         Overflow =     1 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
Initial. M7         Overflow =    73 Max = 1 (GRCs = 599) GRCs =   599 (0.12%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    93 Max =  2 GRCs =   658 (1.27%)
Initial. H routing: Overflow =    82 Max =  2 (GRCs =   2) GRCs =   630 (2.44%)
Initial. V routing: Overflow =    11 Max =  2 (GRCs =   6) GRCs =    28 (0.11%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     6 Max =  2 (GRCs =   4) GRCs =    16 (0.06%)
Initial. M3         Overflow =     2 Max =  2 (GRCs =   1) GRCs =    14 (0.05%)
Initial. M4         Overflow =     4 Max =  2 (GRCs =   2) GRCs =     8 (0.03%)
Initial. M5         Overflow =     5 Max =  2 (GRCs =   1) GRCs =    17 (0.07%)
Initial. M6         Overflow =     1 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M7         Overflow =    73 Max =  1 (GRCs = 599) GRCs =   599 (2.32%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 62.53
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 15.98
Initial. Layer M3 wire length = 32.04
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 14.51
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 110
Initial. Via VIA12SQ_C count = 46
Initial. Via VIA23SQ_C count = 48
Initial. Via VIA34SQ_C count = 7
Initial. Via VIA45SQ_C count = 6
Initial. Via VIA56SQ_C count = 3
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr  8 22:12:57 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  284  Alloctr  286  Proc 9092 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    89 Max = 4 GRCs =   594 (0.06%)
phase1. H routing: Dmd-Cap  =    88 Max = 4 (GRCs =   1) GRCs =   592 (0.12%)
phase1. V routing: Dmd-Cap  =     1 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
phase1. Both Dirs: Overflow =   161 Max = 4 GRCs =   713 (0.07%)
phase1. H routing: Overflow =   108 Max = 3 (GRCs =   1) GRCs =   653 (0.13%)
phase1. V routing: Overflow =    53 Max = 4 (GRCs =   2) GRCs =    60 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    42 Max = 4 (GRCs =   2) GRCs =    43 (0.01%)
phase1. M3         Overflow =    26 Max = 3 (GRCs =   1) GRCs =    35 (0.01%)
phase1. M4         Overflow =     9 Max = 2 (GRCs =   2) GRCs =    13 (0.00%)
phase1. M5         Overflow =     7 Max = 2 (GRCs =   1) GRCs =    19 (0.00%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. M7         Overflow =    73 Max = 1 (GRCs = 599) GRCs =   599 (0.12%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    93 Max =  2 GRCs =   658 (1.27%)
phase1. H routing: Overflow =    82 Max =  2 (GRCs =   2) GRCs =   630 (2.44%)
phase1. V routing: Overflow =    11 Max =  2 (GRCs =   6) GRCs =    28 (0.11%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     6 Max =  2 (GRCs =   4) GRCs =    16 (0.06%)
phase1. M3         Overflow =     2 Max =  2 (GRCs =   1) GRCs =    14 (0.05%)
phase1. M4         Overflow =     4 Max =  2 (GRCs =   2) GRCs =     8 (0.03%)
phase1. M5         Overflow =     5 Max =  2 (GRCs =   1) GRCs =    17 (0.07%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
phase1. M7         Overflow =    73 Max =  1 (GRCs = 599) GRCs =   599 (2.32%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66.08
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 17.40
phase1. Layer M3 wire length = 34.17
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 14.51
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 110
phase1. Via VIA12SQ_C count = 46
phase1. Via VIA23SQ_C count = 48
phase1. Via VIA34SQ_C count = 7
phase1. Via VIA45SQ_C count = 6
phase1. Via VIA56SQ_C count = 3
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr  8 22:12:58 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  284  Alloctr  286  Proc 9092 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    89 Max = 4 GRCs =   594 (0.06%)
phase2. H routing: Dmd-Cap  =    88 Max = 4 (GRCs =   1) GRCs =   592 (0.12%)
phase2. V routing: Dmd-Cap  =     1 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
phase2. Both Dirs: Overflow =   161 Max = 4 GRCs =   713 (0.07%)
phase2. H routing: Overflow =   108 Max = 3 (GRCs =   1) GRCs =   653 (0.13%)
phase2. V routing: Overflow =    53 Max = 4 (GRCs =   2) GRCs =    60 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    42 Max = 4 (GRCs =   2) GRCs =    43 (0.01%)
phase2. M3         Overflow =    26 Max = 3 (GRCs =   1) GRCs =    35 (0.01%)
phase2. M4         Overflow =     9 Max = 2 (GRCs =   2) GRCs =    13 (0.00%)
phase2. M5         Overflow =     7 Max = 2 (GRCs =   1) GRCs =    19 (0.00%)
phase2. M6         Overflow =     1 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase2. M7         Overflow =    73 Max = 1 (GRCs = 599) GRCs =   599 (0.12%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    93 Max =  2 GRCs =   658 (1.27%)
phase2. H routing: Overflow =    82 Max =  2 (GRCs =   2) GRCs =   630 (2.44%)
phase2. V routing: Overflow =    11 Max =  2 (GRCs =   6) GRCs =    28 (0.11%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     6 Max =  2 (GRCs =   4) GRCs =    16 (0.06%)
phase2. M3         Overflow =     2 Max =  2 (GRCs =   1) GRCs =    14 (0.05%)
phase2. M4         Overflow =     4 Max =  2 (GRCs =   2) GRCs =     8 (0.03%)
phase2. M5         Overflow =     5 Max =  2 (GRCs =   1) GRCs =    17 (0.07%)
phase2. M6         Overflow =     1 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
phase2. M7         Overflow =    73 Max =  1 (GRCs = 599) GRCs =   599 (2.32%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 66.08
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 17.40
phase2. Layer M3 wire length = 34.17
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 14.51
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 110
phase2. Via VIA12SQ_C count = 46
phase2. Via VIA23SQ_C count = 48
phase2. Via VIA34SQ_C count = 7
phase2. Via VIA45SQ_C count = 6
phase2. Via VIA56SQ_C count = 3
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  242  Alloctr  244  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  284  Alloctr  286  Proc 9092 

Congestion utilization per direction:
Average vertical track utilization   =  0.72 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization =  0.39 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  206  Alloctr  206  Proc    0 
[End of Global Routing] Total (MB): Used  248  Alloctr  249  Proc 9092 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   70  Alloctr   71  Proc 9092 
[ECO: GR] Elapsed real time: 0:00:06 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: GR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: GR] Total (MB): Used   70  Alloctr   71  Proc 9092 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   36  Alloctr   36  Proc 9092 

Start initial assignment
Routed partition 1/15       
Routed partition 2/15       
Routed partition 3/15       
Routed partition 4/15       
Routed partition 5/15       
Routed partition 6/15       
Routed partition 7/15       
Routed partition 8/15       
Routed partition 9/15       
Routed partition 10/15      
Routed partition 11/15      
Routed partition 12/15      
Routed partition 13/15      
Routed partition 14/15      
Routed partition 15/15      

Number of wires with overlap after iteration 0 = 222 of 364


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   36  Alloctr   37  Proc 9092 

Reroute to fix overlaps (iter = 1)
Routed partition 1/15       
Routed partition 2/15       
Routed partition 3/15       
Routed partition 4/15       
Routed partition 5/15       
Routed partition 6/15       
Routed partition 7/15       
Routed partition 8/15       
Routed partition 9/15       
Routed partition 10/15      
Routed partition 11/15      
Routed partition 12/15      
Routed partition 13/15      
Routed partition 14/15      
Routed partition 15/15      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   36  Alloctr   37  Proc 9092 

Number of wires with overlap after iteration 1 = 121 of 287


Wire length and via report:
---------------------------
Number of M1 wires: 80            : 0
Number of M2 wires: 104                  VIA12SQ_C: 69
Number of M3 wires: 81           VIA23SQ_C: 72
Number of M4 wires: 4            VIA34SQ_C: 7
Number of M5 wires: 12           VIA45SQ_C: 8
Number of M6 wires: 6            VIA56SQ_C: 5
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 287               vias: 161

Total M1 wire length: 25.4
Total M2 wire length: 33.0
Total M3 wire length: 44.4
Total M4 wire length: 4.0
Total M5 wire length: 13.8
Total M6 wire length: 3.3
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 124.0

Longest M1 wire length: 1.3
Longest M2 wire length: 2.9
Longest M3 wire length: 4.6
Longest M4 wire length: 1.8
Longest M5 wire length: 5.8
Longest M6 wire length: 1.8
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   34  Alloctr   35  Proc 9092 
[ECO: CDR] Elapsed real time: 0:00:07 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: CDR] Stage (MB): Used   31  Alloctr   31  Proc    0 
[ECO: CDR] Total (MB): Used   34  Alloctr   35  Proc 9092 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 701, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4168/5184 Partitions, Violations =      0
Routed  4169/5184 Partitions, Violations =      0
Routed  4170/5184 Partitions, Violations =      0
Routed  4171/5184 Partitions, Violations =      0
Routed  4172/5184 Partitions, Violations =      0
Routed  4173/5184 Partitions, Violations =      0
Routed  4174/5184 Partitions, Violations =      0
Routed  4175/5184 Partitions, Violations =      0
Routed  4176/5184 Partitions, Violations =      0
Routed  4177/5184 Partitions, Violations =      0
Routed  4178/5184 Partitions, Violations =      0
Routed  4179/5184 Partitions, Violations =      0
Routed  4180/5184 Partitions, Violations =      0
Routed  4181/5184 Partitions, Violations =      0
Routed  4182/5184 Partitions, Violations =      0
Routed  4183/5184 Partitions, Violations =      0
Routed  4184/5184 Partitions, Violations =      0
Routed  4185/5184 Partitions, Violations =      0
Routed  4186/5184 Partitions, Violations =      0
Routed  4187/5184 Partitions, Violations =      0
Routed  4188/5184 Partitions, Violations =      0
Routed  4189/5184 Partitions, Violations =      0
Routed  4190/5184 Partitions, Violations =      0
Routed  4191/5184 Partitions, Violations =      0
Routed  4192/5184 Partitions, Violations =      0
Routed  4193/5184 Partitions, Violations =      0
Routed  4194/5184 Partitions, Violations =      0
Routed  4195/5184 Partitions, Violations =      0
Routed  4196/5184 Partitions, Violations =      0
Routed  4197/5184 Partitions, Violations =      0
Routed  4198/5184 Partitions, Violations =      0
Routed  4199/5184 Partitions, Violations =      0
Routed  4200/5184 Partitions, Violations =      0
Routed  4201/5184 Partitions, Violations =      0
Routed  4202/5184 Partitions, Violations =      0
Routed  4203/5184 Partitions, Violations =      0
Routed  4204/5184 Partitions, Violations =      0
Routed  4205/5184 Partitions, Violations =      0
Routed  4206/5184 Partitions, Violations =      0
Routed  4207/5184 Partitions, Violations =      0
Routed  4208/5184 Partitions, Violations =      0
Routed  4209/5184 Partitions, Violations =      0
Routed  4210/5184 Partitions, Violations =      0
Routed  4211/5184 Partitions, Violations =      0
Routed  4212/5184 Partitions, Violations =      0
Routed  4213/5184 Partitions, Violations =      0
Routed  4214/5184 Partitions, Violations =      0
Routed  4215/5184 Partitions, Violations =      0
Routed  4216/5184 Partitions, Violations =      0
Routed  4217/5184 Partitions, Violations =      0
Routed  4218/5184 Partitions, Violations =      0
Routed  4219/5184 Partitions, Violations =      0
Routed  4220/5184 Partitions, Violations =      0
Routed  4221/5184 Partitions, Violations =      0
Routed  4222/5184 Partitions, Violations =      0
Routed  4223/5184 Partitions, Violations =      0
Routed  4224/5184 Partitions, Violations =      0
Routed  4225/5184 Partitions, Violations =      0
Routed  4226/5184 Partitions, Violations =      0
Routed  4227/5184 Partitions, Violations =      0
Routed  4228/5184 Partitions, Violations =      0
Routed  4229/5184 Partitions, Violations =      0
Routed  4230/5184 Partitions, Violations =      0
Routed  4231/5184 Partitions, Violations =      0
Routed  4232/5184 Partitions, Violations =      0
Routed  4233/5184 Partitions, Violations =      0
Routed  4234/5184 Partitions, Violations =      0
Routed  4235/5184 Partitions, Violations =      0
Routed  4236/5184 Partitions, Violations =      0
Routed  4237/5184 Partitions, Violations =      0
Routed  4238/5184 Partitions, Violations =      0
Routed  4239/5184 Partitions, Violations =      0
Routed  4240/5184 Partitions, Violations =      0
Routed  4241/5184 Partitions, Violations =      0
Routed  4242/5184 Partitions, Violations =      0
Routed  4243/5184 Partitions, Violations =      0
Routed  4244/5184 Partitions, Violations =      0
Routed  4245/5184 Partitions, Violations =      0
Routed  4246/5184 Partitions, Violations =      0
Routed  4247/5184 Partitions, Violations =      0
Routed  4248/5184 Partitions, Violations =      0
Routed  4249/5184 Partitions, Violations =      0
Routed  4250/5184 Partitions, Violations =      0
Routed  4251/5184 Partitions, Violations =      0
Routed  4252/5184 Partitions, Violations =      0
Routed  4253/5184 Partitions, Violations =      0
Routed  4254/5184 Partitions, Violations =      0
Routed  4255/5184 Partitions, Violations =      0
Routed  4256/5184 Partitions, Violations =      0
Routed  4257/5184 Partitions, Violations =      0
Routed  4258/5184 Partitions, Violations =      0
Routed  4259/5184 Partitions, Violations =      0
Routed  4260/5184 Partitions, Violations =      0
Routed  4261/5184 Partitions, Violations =      0
Routed  4262/5184 Partitions, Violations =      0
Routed  4263/5184 Partitions, Violations =      0
Routed  4264/5184 Partitions, Violations =      0
Routed  4265/5184 Partitions, Violations =      0
Routed  4266/5184 Partitions, Violations =      0
Routed  4267/5184 Partitions, Violations =      0
Routed  4268/5184 Partitions, Violations =      0
Routed  4269/5184 Partitions, Violations =      0
Routed  4270/5184 Partitions, Violations =      0
Routed  4271/5184 Partitions, Violations =      0
Routed  4272/5184 Partitions, Violations =      0
Routed  4273/5184 Partitions, Violations =      0
Routed  4274/5184 Partitions, Violations =      0
Routed  4275/5184 Partitions, Violations =      0
Routed  4276/5184 Partitions, Violations =      0
Routed  4277/5184 Partitions, Violations =      0
Routed  4278/5184 Partitions, Violations =      0
Routed  4279/5184 Partitions, Violations =      0
Routed  4280/5184 Partitions, Violations =      0
Routed  4281/5184 Partitions, Violations =      0
Routed  4282/5184 Partitions, Violations =      0
Routed  4283/5184 Partitions, Violations =      0
Routed  4284/5184 Partitions, Violations =      0
Routed  4285/5184 Partitions, Violations =      0
Routed  4286/5184 Partitions, Violations =      0
Routed  4287/5184 Partitions, Violations =      0
Routed  4288/5184 Partitions, Violations =      0
Routed  4289/5184 Partitions, Violations =      0
Routed  4290/5184 Partitions, Violations =      0
Routed  4291/5184 Partitions, Violations =      0
Routed  4292/5184 Partitions, Violations =      0
Routed  4293/5184 Partitions, Violations =      0
Routed  4294/5184 Partitions, Violations =      0
Routed  4295/5184 Partitions, Violations =      0
Routed  4296/5184 Partitions, Violations =      0
Routed  4297/5184 Partitions, Violations =      0
Routed  4298/5184 Partitions, Violations =      0
Routed  4299/5184 Partitions, Violations =      0
Routed  4300/5184 Partitions, Violations =      0
Routed  4301/5184 Partitions, Violations =      0
Routed  4302/5184 Partitions, Violations =      0
Routed  4303/5184 Partitions, Violations =      0
Routed  4304/5184 Partitions, Violations =      0
Routed  4305/5184 Partitions, Violations =      0
Routed  4306/5184 Partitions, Violations =      0
Routed  4307/5184 Partitions, Violations =      0
Routed  4308/5184 Partitions, Violations =      0
Routed  4309/5184 Partitions, Violations =      0
Routed  4310/5184 Partitions, Violations =      0
Routed  4311/5184 Partitions, Violations =      0
Routed  4312/5184 Partitions, Violations =      0
Routed  4313/5184 Partitions, Violations =      0
Routed  4314/5184 Partitions, Violations =      0
Routed  4315/5184 Partitions, Violations =      0
Routed  4316/5184 Partitions, Violations =      0
Routed  4317/5184 Partitions, Violations =      0
Routed  4318/5184 Partitions, Violations =      0
Routed  4319/5184 Partitions, Violations =      0
Routed  4320/5184 Partitions, Violations =      0
Routed  4321/5184 Partitions, Violations =      0
Routed  4322/5184 Partitions, Violations =      0
Routed  4323/5184 Partitions, Violations =      0
Routed  4324/5184 Partitions, Violations =      0
Routed  4325/5184 Partitions, Violations =      0
Routed  4326/5184 Partitions, Violations =      0
Routed  4327/5184 Partitions, Violations =      0
Routed  4328/5184 Partitions, Violations =      0
Routed  4329/5184 Partitions, Violations =      0
Routed  4330/5184 Partitions, Violations =      0
Routed  4331/5184 Partitions, Violations =      0
Routed  4332/5184 Partitions, Violations =      0
Routed  4333/5184 Partitions, Violations =      0
Routed  4334/5184 Partitions, Violations =      0
Routed  4335/5184 Partitions, Violations =      0
Routed  4336/5184 Partitions, Violations =      0
Routed  4337/5184 Partitions, Violations =      0
Routed  4338/5184 Partitions, Violations =      0
Routed  4339/5184 Partitions, Violations =      0
Routed  4340/5184 Partitions, Violations =      0
Routed  4341/5184 Partitions, Violations =      0
Routed  4350/5184 Partitions, Violations =      0
Routed  4375/5184 Partitions, Violations =      2
Routed  4400/5184 Partitions, Violations =      2
Routed  4425/5184 Partitions, Violations =      2
Routed  4450/5184 Partitions, Violations =      2
Routed  4475/5184 Partitions, Violations =      2
Routed  4500/5184 Partitions, Violations =      2
Routed  4525/5184 Partitions, Violations =      2
Routed  4550/5184 Partitions, Violations =      2
Routed  4575/5184 Partitions, Violations =      4
Routed  4600/5184 Partitions, Violations =      4
Routed  4625/5184 Partitions, Violations =      4
Routed  4650/5184 Partitions, Violations =      2
Routed  4675/5184 Partitions, Violations =      2
Routed  4700/5184 Partitions, Violations =      2
Routed  4725/5184 Partitions, Violations =      2
Routed  4750/5184 Partitions, Violations =      2
Routed  4775/5184 Partitions, Violations =      2
Routed  4800/5184 Partitions, Violations =      2
Routed  4825/5184 Partitions, Violations =      2
Routed  4850/5184 Partitions, Violations =      2
Routed  4875/5184 Partitions, Violations =      2
Routed  4900/5184 Partitions, Violations =      2
Routed  4925/5184 Partitions, Violations =      2
Routed  4950/5184 Partitions, Violations =      2
Routed  4975/5184 Partitions, Violations =      2
Routed  5000/5184 Partitions, Violations =      2
Routed  5025/5184 Partitions, Violations =      2
Routed  5050/5184 Partitions, Violations =      2
Routed  5075/5184 Partitions, Violations =      2
Routed  5100/5184 Partitions, Violations =      2
Routed  5125/5184 Partitions, Violations =      2
Routed  5150/5184 Partitions, Violations =      0
Routed  5175/5184 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:08 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:11
[Iter 0] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 0] Total (MB): Used  168  Alloctr  169  Proc 9092 

End DR iteration 0 with 5184 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = io_b_rinc_net
Net 2 = io_b_wclk_net
Net 3 = HFSNET_10
Net 4 = wdata[1]
Net 5 = wq2_rptr[8]
Net 6 = waddr[7]
Net 7 = waddr[2]
Net 8 = raddr[8]
Net 9 = raddr[5]
Net 10 = raddr[0]
Net 11 = fifomem/n3_CDR1
Net 12 = rptr_empty/n2
Net 13 = rptr_empty/HFSNET_9
Net 14 = rptr_empty/HFSNET_13
Net 15 = rptr_empty/n20
Net 16 = rptr_empty/n22
Net 17 = rptr_empty/n24
Net 18 = VSS
Net 19 = fifomem/ZBUF_68_20
Net 20 = rptr_empty/rbinnext[8]
Net 21 = rptr_empty/HFSNET_17
Net 22 = fifomem/gre_a_BUF_4_4
Net 23 = rptr_empty/HFSNET_3
Net 24 = wptr_full/HFSNET_10
Net 25 = wptr_full/n16
Net 26 = wptr_full/n19
Net 27 = wptr_full/n25
Net 28 = wptr_full/n27
Net 29 = fifomem/copt_gre_net_248
Net 30 = fifomem/copt_gre_net_298
Net 31 = wptr_full/n43
Net 32 = wptr_full/wbinnext[9]
Net 33 = wptr_full/wbinnext[8]
Net 34 = wptr_full/wbinnext[3]
Net 35 = fifomem/copt_gre_net_299
Net 36 = fifomem/HFSNET_2
Net 37 = fifomem/HFSNET_3
Net 38 = fifomem/HFSNET_4
Net 39 = fifomem/HFSNET_5
Net 40 = fifomem/HFSNET_13
Net 41 = fifomem/HFSNET_14
Net 42 = fifomem/HFSNET_17
Net 43 = HFSNET_6
Net 44 = HFSNET_9
Net 45 = rptr_empty/HFSNET_11
Net 46 = HFSNET_11
Net 47 = fifomem/HFSNET_21
Net 48 = fifomem/HFSNET_23
Net 49 = fifomem/ropt_net_302
Net 50 = HFSNET_18
Net 51 = HFSNET_19
Net 52 = fifomem/ropt_net_304
Net 53 = HFSNET_26
Net 54 = HFSNET_27
Net 55 = wptr_full/gre_d_INV_14_4
Net 56 = fifomem/ropt_net_306
Net 57 = rptr_empty/ZBUF_9_0
Net 58 = wptr_full/ZBUF_27_1
Net 59 = wptr_full/popt_net_129
Net 60 = wptr_full/popt_net_130
Net 61 = ZBUF_2_22
Net 62 = wptr_full/popt_net_88
Net 63 = ZBUF_339_21
Net 64 = wptr_full/popt_net_144
Net 65 = wptr_full/popt_net_41
Net 66 = fifomem/copt_gre_net_276
Net 67 = wptr_full/popt_net_53
Net 68 = wptr_full/popt_net_54
Net 69 = wptr_full/popt_net_55
Net 70 = wptr_full/popt_net_56
Net 71 = wptr_full/copt_net_172
Net 72 = wptr_full/popt_net_61
Net 73 = fifomem/copt_gre_net_281
Net 74 = rptr_empty/popt_net_74
Net 75 = wptr_full/copt_net_173
Net 76 = wptr_full/copt_net_174
Net 77 = wptr_full/copt_net_175
Net 78 = wptr_full/popt_net_82
Net 79 = wptr_full/popt_net_89
Net 80 = wptr_full/popt_net_90
Net 81 = wptr_full/popt_net_101
Net 82 = rptr_empty/copt_net_221
Net 83 = rptr_empty/tmp_net234
Net 84 = wptr_full/tmp_net236
Total number of changed nets = 84 (out of 701)

[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:11
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   38  Alloctr   39  Proc 9092 
[ECO: DR] Elapsed real time: 0:00:15 
[ECO: DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:16 total=0:00:19
[ECO: DR] Stage (MB): Used   35  Alloctr   35  Proc    0 
[ECO: DR] Total (MB): Used   38  Alloctr   39  Proc 9092 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    67612 micron
Total Number of Contacts =             5558
Total Number of Wires =                5813
Total Number of PtConns =              794
Total Number of Routed Wires =       5797
Total Routed Wire Length =           67512 micron
Total Number of Routed Contacts =       5558
        Layer                 M1 :        151 micron
        Layer                 M2 :      15608 micron
        Layer                 M3 :      22129 micron
        Layer                 M4 :      10715 micron
        Layer                 M5 :       7894 micron
        Layer                 M6 :       9722 micron
        Layer                 M7 :       1294 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via        VIA78SQ_C_2x1 :          1
        Via       VIA67SQ_C(rot) :         34
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        221
        Via       VIA56SQ_C(rot) :          2
        Via        VIA56SQ_C_2x1 :          1
        Via       VIA45SQ_C(rot) :        353
        Via            VIA34SQ_C :        771
        Via       VIA34SQ_C(rot) :          1
        Via      VIA34BAR_C(rot) :          2
        Via          VIA34SQ_2x1 :          1
        Via            VIA23SQ_C :         17
        Via       VIA23SQ_C(rot) :       2205
        Via            VIA12SQ_C :       1775
        Via       VIA12SQ_C(rot) :        130
        Via           VIA12BAR_C :         18
        Via        VIA12BAR(rot) :          1
        Via        VIA12SQ_C_2x1 :         22
        Via          VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.50% (28 / 5558 vias)
 
    Layer VIA1       =  1.18% (23     / 1947    vias)
        Weight 1     =  1.18% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.82% (1924    vias)
    Layer VIA2       =  0.00% (0      / 2222    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2222    vias)
    Layer VIA3       =  0.13% (1      / 775     vias)
        Weight 1     =  0.13% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.87% (774     vias)
    Layer VIA4       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA5       =  0.45% (1      / 224     vias)
        Weight 1     =  0.45% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (223     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
        Weight 1     =  5.56% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (34      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.50% (28 / 5558 vias)
 
    Layer VIA1       =  1.18% (23     / 1947    vias)
    Layer VIA2       =  0.00% (0      / 2222    vias)
    Layer VIA3       =  0.13% (1      / 775     vias)
    Layer VIA4       =  0.00% (0      / 353     vias)
    Layer VIA5       =  0.45% (1      / 224     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.50% (28 / 5558 vias)
 
    Layer VIA1       =  1.18% (23     / 1947    vias)
        Weight 1     =  1.18% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.82% (1924    vias)
    Layer VIA2       =  0.00% (0      / 2222    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2222    vias)
    Layer VIA3       =  0.13% (1      / 775     vias)
        Weight 1     =  0.13% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.87% (774     vias)
    Layer VIA4       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA5       =  0.45% (1      / 224     vias)
        Weight 1     =  0.45% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (223     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
        Weight 1     =  5.56% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (34      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 701
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    67612 micron
Total Number of Contacts =             5558
Total Number of Wires =                5813
Total Number of PtConns =              794
Total Number of Routed Wires =       5797
Total Routed Wire Length =           67512 micron
Total Number of Routed Contacts =       5558
        Layer                 M1 :        151 micron
        Layer                 M2 :      15608 micron
        Layer                 M3 :      22129 micron
        Layer                 M4 :      10715 micron
        Layer                 M5 :       7894 micron
        Layer                 M6 :       9722 micron
        Layer                 M7 :       1294 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via        VIA78SQ_C_2x1 :          1
        Via       VIA67SQ_C(rot) :         34
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        221
        Via       VIA56SQ_C(rot) :          2
        Via        VIA56SQ_C_2x1 :          1
        Via       VIA45SQ_C(rot) :        353
        Via            VIA34SQ_C :        771
        Via       VIA34SQ_C(rot) :          1
        Via      VIA34BAR_C(rot) :          2
        Via          VIA34SQ_2x1 :          1
        Via            VIA23SQ_C :         17
        Via       VIA23SQ_C(rot) :       2205
        Via            VIA12SQ_C :       1775
        Via       VIA12SQ_C(rot) :        130
        Via           VIA12BAR_C :         18
        Via        VIA12BAR(rot) :          1
        Via        VIA12SQ_C_2x1 :         22
        Via          VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.50% (28 / 5558 vias)
 
    Layer VIA1       =  1.18% (23     / 1947    vias)
        Weight 1     =  1.18% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.82% (1924    vias)
    Layer VIA2       =  0.00% (0      / 2222    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2222    vias)
    Layer VIA3       =  0.13% (1      / 775     vias)
        Weight 1     =  0.13% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.87% (774     vias)
    Layer VIA4       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA5       =  0.45% (1      / 224     vias)
        Weight 1     =  0.45% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (223     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
        Weight 1     =  5.56% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (34      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.50% (28 / 5558 vias)
 
    Layer VIA1       =  1.18% (23     / 1947    vias)
    Layer VIA2       =  0.00% (0      / 2222    vias)
    Layer VIA3       =  0.13% (1      / 775     vias)
    Layer VIA4       =  0.00% (0      / 353     vias)
    Layer VIA5       =  0.45% (1      / 224     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.50% (28 / 5558 vias)
 
    Layer VIA1       =  1.18% (23     / 1947    vias)
        Weight 1     =  1.18% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.82% (1924    vias)
    Layer VIA2       =  0.00% (0      / 2222    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2222    vias)
    Layer VIA3       =  0.13% (1      / 775     vias)
        Weight 1     =  0.13% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.87% (774     vias)
    Layer VIA4       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA5       =  0.45% (1      / 224     vias)
        Weight 1     =  0.45% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (223     vias)
    Layer VIA6       =  5.56% (2      / 36      vias)
        Weight 1     =  5.56% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.44% (34      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 84 nets with eco mode
[ECO: End] Elapsed real time: 0:00:16 
[ECO: End] Elapsed cpu  time: sys=0:00:02 usr=0:00:16 total=0:00:19
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9092 

Route-opt ECO routing complete            CPU:   602 s (  0.17 hr )  ELAPSE:  4762 s (  1.32 hr )  MEM-PEAK:  2024 MB
Co-efficient Ratio Summary:
4.193421626970  6.578038191064  2.479639205501  7.744187740401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017938305874  417.383787293398  6.370089269435  7.812342508527  4.420840112383  1.811565990796
9.922502626363  6.462395068852  8.237022184032  8.718402761931  4.242940666909  6.875278996466  1.318072329441  4.657879822478  7.635891829533  9.113512269609  736.513062742700  1.411567197115  4.500690503750
2.060531615602  4.588422958651  2.011679569198  6.784739477862  2.430567170402  3.879771500032  8.450958970596  1.115123214701  2.873968935517  1.355123598278  450.560810918372  5.127026617718  6.408290686760
9.731622735328  4.385364928320  9.999761711587  7.347087563210  6.393266767907  8.063326983131  4.288630187880  5.817928823007  2.343539130939  0.037328605045  148.640676839281  7.390290672890  4.405497102100
6.611012764704  8.965545760596  5.306356201818  0.882078068572  5.367847591334  1.826354090279  2.637726098236  5.283406761425  3.867463824078  5.291993774740  323.029084856796  6.242154201868  5.626165913446
1.036181499809  1.071581636270  7.767486002737  1.079584362469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944899211549  129.779783124445  2.237149636319  1.909580190768
9.219704197448  2.091590067659  3.546609291757  6.814269805588  3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993958370837  435.261296926838  9.494855507771  1.699641927074
5.299466588474  0.909794038734  5.807261300710  1.313977135100  7.217096252547  5.159474176900  6.493222093711  0.170310435135  8.115196662695  8.267300933424  448.506884235021  6.243047157586  2.142478127731
1.156782120833  3.519141669814  6.161286634681  2.019569784260  3.132585844502  4.802551363135  9.359521353540  7.563451201280  4.123477518126  5.300054300041  875.254945118338  7.273637904000  5.773764448483
7.311254845119  0.105503327923  9.412422583332  0.531661390076  2.727011233081  0.717845256074  7.110998585147  4.364042327646  7.697943493242  1.693879115511  098.025518700508  2.053389594200  0.301747561421
4.116962705008  3.414183383142  1.556509465776  8.936029336702  6.425459020209  2.084649978471  4.951177467457  7.340473171274  7.214219815920  7.400446431414  736.381199752498  4.398469834769  8.619791879820
6.103190206497  4.529562378592  9.547726964177  8.696336940310  3.784709364151  5.702741133615  6.476694424697  6.650523956592  1.087480218964  7.382381540146  482.498464504193  4.243180499228  0.381783902479
6.392872791441  1.875404048254  0.500003561948  5.658337045567  2.147545872894  4.543874616565  9.212178639017  9.375058743104  6.708009339863  4.395090616078  222.117655674420  8.378263081811  5.604953569922
5.026083260169  3.950064166006  0.221226966587  4.029619514242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103698196373  513.335165801484  4.315266762250  6.444082402060
5.316976658285  4.229962150880  6.795077524553  7.396778822430  5.671704023879  7.715000328450  9.589705961115  1.237147012873  9.689272051355  1.216984883513  081.817821525190  9.900462794158  2.445812509731
6.227173818082  3.649669847768  7.617591415116  0.877632306393  2.667679078063  3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267052550494  889.476030617363  1.640013512155  4.410076906611
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 637 nets, 0 global routed, 610 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'fifo1_sram'. (NEX-022)
---extraction options---
Corner: slow
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: fifo1_sram 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 610 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 635, routed nets = 610, across physical hierarchy nets = 0, parasitics cached nets = 635, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 193. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1661     0.1661      1   0.0000     0.0000      0
    1   8   0.2490     0.2490      1   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2490     0.4152   0.4152      2   0.0000     0.0000      0        0     0.0000       21 1092367488
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2490     0.4152   0.4152      2   0.0000     0.0000      0        0     0.0000       21 1092367488    371383.69        559
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.2490     0.4152   0.4152      2   0.0000     0.0000      0        0       21 1092367488    371383.69        559

Route-opt optimization complete                 0.57        0.57      0.00       143     371383.69  1092367488.00         559              1.32      2024

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt command complete                CPU:   609 s (  0.17 hr )  ELAPSE:  4769 s (  1.32 hr )  MEM-PEAK:  2024 MB
Route-opt command statistics  CPU=48 sec (0.01 hr) ELAPSED=47 sec (0.01 hr) MEM-PEAK=1.977 GB
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[1897]
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2024-04-08 22:13:16 / Session:  01:19:29 / Command:  00:00:48 / CPU:  00:00:49 / Memory: 2025 MB (FLW-8100)
CHF: Filler insertion auto mode id 0, current filler mode 0, M0M1Routing = 0 
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1065 total shapes.
Layer M2: cached 210 shapes out of 3247 total shapes.
Cached 11442 vias out of 38700 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
Regular Filler Insertion Complete
... 7588 of regular filler SHFILL128_RVT inserted
... 500 of regular filler SHFILL64_RVT inserted
... 6819 of regular filler SHFILL3_RVT inserted
... 397 of regular filler SHFILL2_RVT inserted
... 274 of regular filler SHFILL1_RVT inserted
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:route2.design'. (DES-028)
Information: Saving block 'fifo1_sram_lib:fifo1_sram.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
Information: Design fifo1_sram has 637 nets, 0 global routed, 610 detail routed. (NEX-024)
NEX: extract design fifo1_sram
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/fifo1_sram.route2.Cmax_125.spef.gz 
spefName ../outputs/fifo1_sram.route2.Cmax_125.spef.gz, corner name slow 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 1093 out of 1103 POW-005 messages were not printed due to limit 10  (MSG-3913)
Information: 34 out of 44 POW-080 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> report_qor
****************************************
Report : qor
Design : fifo1_sram
Version: V-2023.12
Date   : Tue Apr  9 00:30:35 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_slow'
Timing Path Group  'wclk'
----------------------------------------
Levels of Logic:                     11
Critical Path Length:              1.84
Critical Path Slack:              -0.17
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.17
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'rclk'
----------------------------------------
Levels of Logic:                     11
Critical Path Length:              1.92
Critical Path Slack:              -0.25
Critical Path Clk Period:          2.00
Total Negative Slack:             -0.25
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              5
Hierarchical Port Count:            232
Leaf Cell Count:                    559
Buf/Inv Cell Count:                 213
Buf Cell Count:                     158
Inv Cell Count:                      55
Combinational Cell Count:           455
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              104
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            8
   Single-bit Sequential Cell Count:                       96
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          8
----------------------------------------


Area
----------------------------------------
Combinational Area:           301111.88
Noncombinational Area:           835.63
Buf/Inv Area:                    586.06
Total Buffer Area:               510.83
Total Inverter Area:              75.23
Macro/Black Box Area:          69436.17
Net Area:                             0
Net XLength:                   37312.94
Net YLength:                   40946.62
----------------------------------------
Cell Area (netlist):                         371383.68
Cell Area (netlist and physical only):       633527.88
Net Length:                    78259.56


Design Rules
----------------------------------------
Total Number of Nets:               705
Nets with Violations:                21
Max Trans Violations:                 0
Max Cap Violations:                  21
----------------------------------------

1
icc2_shell> 
icc2_shell> report_qor -path input
Error: unknown option '-path' (CMD-010)
Error: extra positional option 'input' (CMD-012)
icc2_shell> man report_qor
2.  Synopsys Commands                                        Command Reference
                                  report_qor

NAME
       report_qor
              Displays QoR information and statistics for the current design.

SYNTAX
       status report_qor
              [-include content_list]
              [-summary]
              [-modes mode_list]
              [-corners corner_list]
              [-scenarios scenario_list]
              [-significant_digits digits]
              [-pba_mode none | path | exhaustive]
              [-hierarchical]
              [-nosplit]

   Data Types
       mode_list        collection
       corner_list      collection
       scenario_list    collection
       digits              integer

ARGUMENTS
       -include content_list
              Specifies  the  types  of information to be reported. Valid list
              entries are: design_stats, electrical_drc, hold, and setup.

       -summary
              Gives a summary of the design costs.

       -modes mode_list
              Each active scenario of the modes given by the -modes option and
              the  corners  specified by the -corners option will be reported.
              If the -corners option is not given with this option,  all  cor-
              ners will be used.  If neither a mode, corner, nor scenario list
              is given, the current scenario (if any) will  be  reported.   If
              the -scenarios option is given, this option is not allowed.

       -corners corner_list
              Each active scenario of the modes given by the -modes option and
              the corners specified by the -corners option will  be  reported.
              If  the  -modes  option is not given with this option, all modes
              will be used.  If neither a mode, corner, nor scenario  list  is
              given,  the  current scenario (if any) will be reported.  If the
              -scenarios option is given, this option is not allowed.

       -scenarios scenario_list
              Each active scenario given by  the  -scenarios  option  will  be
              reported.   If  this  option  is  given,  the  -mode and -corner
              options are not allowed.

       -significant_digits digits
              Specifies the number of digits to the right of the decimal point
              that  are  reported.  Allowed  values are from 0 through 13. The
              default value is 2 for all sections  except  the  Area  section,
              which has a default value of 6.  Using this option overrides the
              value set by the  shell.common.report_default_significant_digits
              application option.

       -pba_mode none | path | exhaustive
              Controls path-based analysis with the following modes:

              o none (the default) - Path-based analysis is not applied.
              o path - Path-based analysis is applied over the paths that gave
                the worst graph-based analysis violation. There is no  guaran-
                tee  that  the  reported  path-based analysis slack over every
                endpoint is the worst one.
              o exhaustive - An exhaustive  path-based  analysis  path  search
                algorithm  is applied to determine the worst path-based analy-
                sis slack violations.

       -hierarchical
              Report statistics by expanding physical hierarchy.

       -nosplit
              Prevents line splitting  and  facilitates  writing  software  to
              extract  information from the report output.  Most of the design
              information is listed in fixed-width columns.  If  the  informa-
              tion  for  a  given  field  exceeds its column's width, the next
              field begins on a new line, starting in the correct column.

DESCRIPTION
       This command reports Quality of Results information about  the  design.
       This  includes  timing  information, cell count details, and statistics
       such as combinational, noncombinational, and total area.

       Timing-related information is reported  separately  for  each  scenario
       specified by the -mode, -corner, and -scenario options.

       Under  the  Cell Count section, the Leaf Cell Count report includes all
       leaf cells that are not constant cells. Constant cells are  omitted  in
       this count. The Combinational Cell Count and Sequential Cell Count only
       include leaf cells.

       Under Area section, Cell Area (netlist) ignores physical-only cells but
       Cell  Area  (netlist and physical only) includes them for area calcula-
       tion.  Later one is identical to Total physical cell area  reported  by
       "report_design -physical" command.

       If  you specify the -pba_mode exhaustive option, path-based analysis is
       used to calculate the slack values. This option requires  that  a  path
       search  be performed to ensure that the returned slack values are truly
       the worst. The additional runtime required for this option  depends  on
       the amount of timing improvement resulting from path-based analysis. As
       the timing improvement from path-based analysis increases, the  runtime
       for the path search increases.

   Multicorner-Multimode Support
       By  default,  this  command  works on all active scenarios.  To specify
       different scenarios, use the -scenarios  option  or  the  -corners  and
       -modes options.

EXAMPLES
       The following is an example of a QoR report:

         prompt> report_qor

         ****************************************
         Report : qor
         Design : top
         ****************************************

         Scenario           'func::090V_125C'
         Timing Path Group  'CLK1'
         ----------------------------------------
         Levels of Logic:                     17
         Critical Path Length:              2.66
         Critical Path Slack:              -0.69
         Critical Path Clk Period:          2.20
         Total Negative Slack:           -597.07
         No. of Violating Paths:            2640
         ----------------------------------------

         Scenario           'func::090V_125C'
         Timing Path Group  'CLK2'
         ----------------------------------------
         Levels of Logic:                     12
         Critical Path Length:              2.88
         Critical Path Slack:              -2.68
         Critical Path Clk Period:          2.20
         Total Negative Slack:           -483.99
         No. of Violating Paths:             497
         ----------------------------------------

         Cell Count
         ----------------------------------------
         Hierarchical Cell Count:             25
         Leaf Cell Count:                  30852
         Buf/Inv Cell Count:                6255
         CT Buf/Inv Cell Count:                0
         ----------------------------------------

         Area
         ----------------------------------------
         Combinational Area:           175600.52
         Noncombinational Area:        186276.49
         Net Area:                             0
         Net XLength:                          0
         Net YLength:                          0
         ----------------------------------------
         Cell Area (netlist):                   361877.02
         Cell Area (netlist and physical only): 523152.83
         Net Length:                           0

         Design Rules
         ----------------------------------------
         Total Number of Nets:             31577
         Nets with Violations:              7624
         Max Trans Violations:               196
         ----------------------------------------

         1

SEE ALSO
       shell.common.report_default_significant_digits(3)

                            Version V-2023.12
            Copyright (c) 2023 Synopsys, Inc. All rights reserved.
icc2_shell> report_timing -input_pins
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
        -input_pins
Design : fifo1_sram
Version: V-2023.12
Date   : Tue Apr  9 00:36:19 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: rptr_empty/rbin_reg_2_ (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg (rising edge-triggered flip-flop clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: rclk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock rclk (rise edge)                           0.00      0.00
  clock network delay (propagated)                 0.59      0.59

  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)        0.00      0.59 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)          0.35      0.94 f
  rptr_empty/HFSBUF_345_92/A (NBUFFX2_RVT)         0.00      0.94 f
  rptr_empty/HFSBUF_345_92/Y (NBUFFX2_RVT)         0.13      1.08 f
  rptr_empty/ctmTdsLR_1_1643/A3 (AND3X2_RVT)       0.00      1.08 f
  rptr_empty/ctmTdsLR_1_1643/Y (AND3X2_RVT)        0.23      1.31 f
  rptr_empty/ctmTdsLR_1_1641/A1 (AND3X1_RVT)       0.01      1.31 f
  rptr_empty/ctmTdsLR_1_1641/Y (AND3X1_RVT)        0.18      1.49 f
  rptr_empty/U44/A1 (NAND2X0_RVT)                  0.00      1.49 f
  rptr_empty/U44/Y (NAND2X0_RVT)                   0.10      1.59 r
  rptr_empty/U45/A3 (OA21X2_RVT)                   0.00      1.60 r
  rptr_empty/U45/Y (OA21X2_RVT)                    0.20      1.79 r
  rptr_empty/ctmTdsLR_2_1725/A (INVX1_RVT)         0.01      1.80 r
  rptr_empty/ctmTdsLR_2_1725/Y (INVX1_RVT)         0.05      1.86 f
  rptr_empty/ctmTdsLR_1_1724/A1 (MUX21X2_RVT)      0.00      1.86 f
  rptr_empty/ctmTdsLR_1_1724/Y (MUX21X2_RVT)       0.19      2.05 f
  rptr_empty/ctmTdsLR_1_482/A2 (OA22X1_RVT)        0.00      2.05 f
  rptr_empty/ctmTdsLR_1_482/Y (OA22X1_RVT)         0.18      2.23 f
  rptr_empty/ctmTdsLR_1_438/A2 (NAND4X0_RVT)       0.01      2.23 f
  rptr_empty/ctmTdsLR_1_438/Y (NAND4X0_RVT)        0.09      2.33 r
  rptr_empty/ctmTdsLR_2_1713/A (INVX0_RVT)         0.00      2.33 r
  rptr_empty/ctmTdsLR_2_1713/Y (INVX0_RVT)         0.05      2.38 f
  rptr_empty/ctmTdsLR_1_1712/A1 (AND3X1_RVT)       0.00      2.38 f
  rptr_empty/ctmTdsLR_1_1712/Y (AND3X1_RVT)        0.13      2.51 f
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)           0.00      2.51 f
  data arrival time                                          2.51

  clock rclk (rise edge)                           2.00      2.00
  clock network delay (propagated)                 0.58      2.58
  clock reconvergence pessimism                    0.01      2.59
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)         0.00      2.59 r
  clock uncertainty                               -0.06      2.53
  library setup time                              -0.27      2.26
  data required time                                         2.26
  ------------------------------------------------------------------------
  data required time                                         2.26
  data arrival time                                         -2.51
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.25


1
icc2_shell> man report_qor
2.  Synopsys Commands                                        Command Reference
                                  report_qor

NAME
       report_qor
              Displays QoR information and statistics for the current design.

SYNTAX
       status report_qor
              [-include content_list]
              [-summary]
              [-modes mode_list]
              [-corners corner_list]
              [-scenarios scenario_list]
              [-significant_digits digits]
              [-pba_mode none | path | exhaustive]
              [-hierarchical]
              [-nosplit]

   Data Types
       mode_list        collection
       corner_list      collection
       scenario_list    collection
       digits              integer

ARGUMENTS
       -include content_list
              Specifies  the  types  of information to be reported. Valid list
              entries are: design_stats, electrical_drc, hold, and setup.

       -summary
              Gives a summary of the design costs.

       -modes mode_list
              Each active scenario of the modes given by the -modes option and
              the  corners  specified by the -corners option will be reported.
              If the -corners option is not given with this option,  all  cor-
              ners will be used.  If neither a mode, corner, nor scenario list
              is given, the current scenario (if any) will  be  reported.   If
              the -scenarios option is given, this option is not allowed.

       -corners corner_list
              Each active scenario of the modes given by the -modes option and
              the corners specified by the -corners option will  be  reported.
              If  the  -modes  option is not given with this option, all modes
              will be used.  If neither a mode, corner, nor scenario  list  is
              given,  the  current scenario (if any) will be reported.  If the
              -scenarios option is given, this option is not allowed.

       -scenarios scenario_list
              Each active scenario given by  the  -scenarios  option  will  be
              reported.   If  this  option  is  given,  the  -mode and -corner
              options are not allowed.

       -significant_digits digits
              Specifies the number of digits to the right of the decimal point
              that  are  reported.  Allowed  values are from 0 through 13. The
              default value is 2 for all sections  except  the  Area  section,
              which has a default value of 6.  Using this option overrides the
              value set by the  shell.common.report_default_significant_digits
              application option.

       -pba_mode none | path | exhaustive
              Controls path-based analysis with the following modes:

              o none (the default) - Path-based analysis is not applied.
              o path - Path-based analysis is applied over the paths that gave
                the worst graph-based analysis violation. There is no  guaran-
                tee  that  the  reported  path-based analysis slack over every
                endpoint is the worst one.
              o exhaustive - An exhaustive  path-based  analysis  path  search
                algorithm  is applied to determine the worst path-based analy-
                sis slack violations.

       -hierarchical
              Report statistics by expanding physical hierarchy.

       -nosplit
              Prevents line splitting  and  facilitates  writing  software  to
              extract  information from the report output.  Most of the design
              information is listed in fixed-width columns.  If  the  informa-
              tion  for  a  given  field  exceeds its column's width, the next
              field begins on a new line, starting in the correct column.

DESCRIPTION
       This command reports Quality of Results information about  the  design.
       This  includes  timing  information, cell count details, and statistics
       such as combinational, noncombinational, and total area.

       Timing-related information is reported  separately  for  each  scenario
       specified by the -mode, -corner, and -scenario options.

       Under  the  Cell Count section, the Leaf Cell Count report includes all
       leaf cells that are not constant cells. Constant cells are  omitted  in
       this count. The Combinational Cell Count and Sequential Cell Count only
       include leaf cells.

       Under Area section, Cell Area (netlist) ignores physical-only cells but
       Cell  Area  (netlist and physical only) includes them for area calcula-
       tion.  Later one is identical to Total physical cell area  reported  by
       "report_design -physical" command.

       If  you specify the -pba_mode exhaustive option, path-based analysis is
       used to calculate the slack values. This option requires  that  a  path
       search  be performed to ensure that the returned slack values are truly
       the worst. The additional runtime required for this option  depends  on
       the amount of timing improvement resulting from path-based analysis. As
       the timing improvement from path-based analysis increases, the  runtime
       for the path search increases.

   Multicorner-Multimode Support
       By  default,  this  command  works on all active scenarios.  To specify
       different scenarios, use the -scenarios  option  or  the  -corners  and
       -modes options.

EXAMPLES
       The following is an example of a QoR report:

         prompt> report_qor

         ****************************************
         Report : qor
         Design : top
         ****************************************

         Scenario           'func::090V_125C'
         Timing Path Group  'CLK1'
         ----------------------------------------
         Levels of Logic:                     17
         Critical Path Length:              2.66
         Critical Path Slack:              -0.69
         Critical Path Clk Period:          2.20
         Total Negative Slack:           -597.07
         No. of Violating Paths:            2640
         ----------------------------------------

         Scenario           'func::090V_125C'
         Timing Path Group  'CLK2'
         ----------------------------------------
         Levels of Logic:                     12
         Critical Path Length:              2.88
         Critical Path Slack:              -2.68
         Critical Path Clk Period:          2.20
         Total Negative Slack:           -483.99
         No. of Violating Paths:             497
         ----------------------------------------

         Cell Count
         ----------------------------------------
         Hierarchical Cell Count:             25
         Leaf Cell Count:                  30852
         Buf/Inv Cell Count:                6255
         CT Buf/Inv Cell Count:                0
         ----------------------------------------

         Area
         ----------------------------------------
         Combinational Area:           175600.52
         Noncombinational Area:        186276.49
         Net Area:                             0
         Net XLength:                          0
         Net YLength:                          0
         ----------------------------------------
         Cell Area (netlist):                   361877.02
         Cell Area (netlist and physical only): 523152.83
         Net Length:                           0

         Design Rules
         ----------------------------------------
         Total Number of Nets:             31577
         Nets with Violations:              7624
         Max Trans Violations:               196
         ----------------------------------------

         1

SEE ALSO
       shell.common.report_default_significant_digits(3)

                            Version V-2023.12
            Copyright (c) 2023 Synopsys, Inc. All rights reserved.
icc2_shell> report_qor path input
Error: extra positional option 'path' (CMD-012)
Error: extra positional option 'input' (CMD-012)
icc2_shell> report_qor path
Error: extra positional option 'path' (CMD-012)
icc2_shell> report_qor path-input
Error: extra positional option 'path-input' (CMD-012)
icc2_shell> report_timing path-all_inputs
Warning: Nothing implicitly matched 'path-all_inputs' (SEL-003)
Error: Nothing matched for timing_path_list (SEL-005)
Error: bad value specified for option timing_path_list
        Use error_info for more info. (CMD-013)
icc2_shell> man report_timing path
Error: extra positional option 'path' (CMD-012)
icc2_shell> man report_timing
2.  Synopsys Commands                                        Command Reference
                                 report_timing

NAME
       report_timing
              Displays timing information about a design.

SYNTAX
       status report_timing
              [-to to_list]
                  | -rise_to rise_to_list
                  | -fall_to fall_to_list]
              [-from from_list
                  | -rise_from rise_from_list
                  | -fall_from fall_from_list]
              [-through through_list]
              [-rise_through rise_through_list]
              [-fall_through fall_through_list]
              [-exclude exclude_list
                  | -rise_exclude rise_exclude_list
                  | -fall_exclude fall_exclude_list]
              [-path_type short | full | full_clock | full_clock_expanded | only | end | end_detailed]
              [-delay_type min | min_rise | min_fall | max | max_rise | max_fall]
              [-report_by design | mode | corner | scenario | group ]
              [-sort_by group | slack]
              [-nworst paths_per_endpoint]
              [-max_paths max_path_count]
              [-slack_lesser_than lower_slack_limit]
              [-pba_mode none | path | exhaustive]
              [-start_end_pair]
              [-significant_digits digits]
              [-nosplit]
              [-modes mode_list]
              [-corners corner_list]
              [-scenarios scenario_list]
              [-groups group_list]
              [-nets]
              [-physical]
              [-attributes]
              [-input_pins]
              [-transition_time]
              [-capacitance]
              [-process]
              [-voltage]
              [-temperature]
              [-derate]
              [-crosstalk_delta]
              [-variation]
              [-exception exception_type]
              [-skip_transparency_window]
              [-include_hierarchical_pins]

              [timing_path_list]

   Data Types
       to_list             list
       rise_to_list        list
       fall_to_list        list
       from_list           list
       rise_from_list      list
       fall_from_list      list
       through_list        list
       rise_through_list   list
       fall_through_list   list
       exclude_list        list
       rise_exclude_list   list
       fall_exclude_list   list
       paths_per_endpoint  integer
       max_path_count      integer
       lower_slack_limit  float
       digits              integer
       mode_list           list
       corner_list         list
       scenario_list       list
       group_list          list
       timing_path_list    collection

ARGUMENTS
       -to to_list
              Reports  only  the  paths that connect to the named pins, ports,
              cells, or clocks. If you do not specify this option, the command
              reports  the longest path to an output port if the design has no
              timing constraints. If the design has  timing  constraints,  the
              command  reports  the path with the worst slack within each path
              group if -group is not present. If -group is given, the  command
              reports the path with the worst slack within the group specified
              by -group.

       -rise_to rise_to_list
              Reports only the paths with a rising edge at the  endpoint  that
              connect  to  the named pins, ports, cells, or clocks. If a clock
              object is specified, this option selects  endpoints  clocked  by
              the named clock, if the capturing edge is the rising edge of the
              clock at the clock source. The command considers logical  inver-
              sions along the clock path.

       -fall_to fall_to_list
              Reports  only the paths with a falling edge at the endpoint that
              connect to the named pins, ports, cells, or clocks. If  a  clock
              object  is  specified,  this option selects endpoints clocked by
              the named clock, if the capturing edge is the  falling  edge  of
              the  clock  at  the  clock source. The command considers logical
              inversions along the clock path.

       -from from_list
              Reports only the paths  that  originate  from  the  named  pins,
              ports,  cells, or clocks. If you do not specify this option, the
              command reports the longest path to an output port if the design
              has no timing constraints. If the design has timing constraints,
              the command reports the path with the worst  slack  within  each
              path  group  if  -group  is not present. If -group is given, the
              command reports the path with the worst slack within  the  group
              specified by -group.

       -rise_from rise_from_list
              Reports  only  the paths with a rising edge from the named pins,
              ports, cells, or clocks. If a clock object  is  specified,  this
              option  selects  startpoints  clocked by the named clock, if the
              paths are launched by the rising edge of the clock at the  clock
              source. The command considers logical inversions along the clock
              path.

       -fall_from fall_from_list
              Reports only the paths with a falling edge from the named  pins,
              ports,  cells,  or  clocks. If a clock object is specified, this
              option selects startpoints clocked by the named  clock,  if  the
              paths are launched by the falling edge of the clock at the clock
              source. The command considers logical inversions along the clock
              path.

       -through through_list
              Reports  only  paths  that  pass  through the named pins, ports,
              cells, or nets. If you specify only  one  -through  option,  the
              tool  reports  only the paths that travel through one or more of
              the objects in the list. For the tool to trace  all  the  points
              specified  in  the through list, specify -through multiple times
              with one report_timing command - for example,
                prompt> report_timing -from A1 -through {B1 B2} -through {C1 C2} -to D1
              See the EXAMPLES section for more information.

       -rise_through rise_through_list
              Reports only paths that pass  through  the  named  pins,  ports,
              cells, or nets and have a rising transition at those objects. If
              you specify only one -through option, the tool reports only  the
              paths  that  travel  through  one  or more of the objects in the
              list. You can specify  -rise_through  multiple  times  with  one
              report_timing  command.  See  the  DESCRIPTION  section for more
              information.

       -fall_through fall_through_list
              Reports only paths that pass  through  the  named  pins,  ports,
              cells,  or  nets and have a falling transition at those objects.
              If you specify only one -through option, the tool  reports  only
              the  paths that travel through one or more of the objects in the
              list. You can specify  -fall_through  multiple  times  with  one
              report_timing  command.  See  the  DESCRIPTION  section for more
              information.

       -exclude exclude_list
              Prevents  the reporting of data paths that contain the specified
              pins, ports, nets, and cell instances.  Reporting  excludes  all
              data paths from, through, or to the named pins, ports, nets, and
              cell instances.  If a cell instance is specified,  all  pins  of
              the cell are excluded.  The -exclude option

              o Takes precedence over the -from, -through, and -to options.

              o Is exclusive with the -rise_exclude and -fall_exclude options.

              o Does not apply to borrowing path from the  -trace_latch_borrow
                option   or   clock   path   from   the  -path  full_clock  or
                full_clock_expanded option.

              o Does not apply to clock pins.

              Note that this option is intended for use  in  conjunction  with
              -from,  -through  and  -to  options and can lead to long runtime
              when used on  its  own,  that is,  without  other   such   topo-
              logical options.

       -rise_exclude rise_exclude_list
              Same as the -exclude option, but applies only to paths rising at
              the named pins, ports, nets, and cell instances.

       -fall_exclude fall_exclude_list
              Same as the -exclude option, but applies only to  paths  falling
              at the named pins, ports, nets, and cell instances.

       -path_type short | full | full_clock | full_clock_expanded | only | end
       | end_detailed
              Specifies  how to display the timing path.  By default, the full
              path is displayed.  If full_clock is specified,  the  report  is
              similar to the one generated by full but includes the full clock
              paths for propagated clocks.  If full_clock_expanded  is  speci-
              fied,  the  report is similar to the one generated by full_clock
              but includes full clock paths from  the  primary  clock  to  the
              related  generated  clock  source.   If  you specify short, only
              startpoints and endpoints are displayed.  If you  specify  only,
              only  the  path  is displayed without the accompanying required-
              time and slack calculation.  If you specify end, the report  has
              a  column format that shows one line for each path, showing only
              the endpoint name, delay,  required-time,  slack,  and  scenario
              name.  If you specify end_detailed, the report is similar to the
              one generated by end, but with additional  columns  showing  the
              pathgroup name and the number of logic levels.

       -delay_type min | min_rise | min_fall | max | max_rise | max_fall
              Specifies the path type at the endpoint.  The default is max.

       -report_by design | mode | corner | scenario | group
              Specifies  the  grouping  criteria  for  reporting  paths.   The
              default is design.  It is an error to give both  the  -report_by
              and -sort_by options.

       -sort_by group | slack
              Specifies  the  sorting  criteria  for reporting paths, group or
              slack.  It is an error to give both the -report_by and  -sort_by
              options.   This  option is deprecated in favor of the -report_by
              option.

       -nworst paths_per_endpoint
              Specifies the number of  paths  to  report  per  endpoint.   The
              default is 1.

       -max_paths max_path_count
              Specifies  the  number  of  paths  to report.  The default is 1.
              Depending of the value of the -report_by option,  the  max_paths
              value  is applied to each path group, scenario, mode, or corner,
              or to the entire design.

       -slack_lesser_than lower_slack_limit
              Reports   only   those   paths   with   a   slack   less    than
              lower_slack_limit.  When you specify this option, there might be
              an insufficient number of paths to satisfy  the  -max_paths  and
              -nworst  options.   If  this  option is specified, unconstrained
              paths are not returned, as unconstrained paths  do  not  have  a
              defined slack.

       -pba_mode none | path | exhaustive
              Controls path-based analysis with the following modes:

              o none (the default) - Path-based analysis is not applied.
              o path - Path-based analysis is applied to paths after they have
                been gathered.
              o exhaustive - An exhaustive  path-based  analysis  path  search
                algorithm  is applied to determine the worst path-based analy-
                sis path set in the design.  If you use exhaustive, you cannot
                use the -start_end_pair option.

       -start_end_pair
              Reports paths for each pair of startpoint and endpoint based  on
              connectivity.  This option can lead to long runtime and can lead
              to generating a huge number of paths depending on the design. By
              default, this option searches only for paths that are violating.
              This default can be changed by having an explicit
               -slack_lesser_than  option.  The  options that do not work with
              this option are -nworst, -max_paths, -report_by.  Unlike   other
              options  of  the  report_timing  command, this option causes the
              paths reported to no longer be sorted based on  slack.  Instead,
              paths  are arranged based on the endpoint with those sharing the
              same endpoint appearing next to one another. The maximum  number
              of paths reported is limited to 2000000.

       -significant_digits digits
              Specifies  the number of significant digits (digits to the right
              of the decimal point) to  report.  Allowed  values  are  from  0
              through  13.  The  default is 2. Using this option overrides the
              value set by the  shell.common.report_default_significant_digits
              application option.

       -nosplit
              Writes out wide report lines, even if the line length is greater
              than 80 columns. Use this option to simplify post-processing  of
              the  output  files  or  when comparing the output files with the
              UNIX diff command. Most of the design information is  listed  in
              fixed-width columns. If the information in a given field exceeds
              the column width, the next field begins on a new line,  starting
              in the correct column.

       -modes mode_list
              Specifies  the  modes  for  which to generate the timing report.
              Each active scenario of the modes specified by the -modes option
              and the corners specified by the -corners option are included in
              the report.  If this option is not given,  the  report  includes
              scenarios  of  all  modes.   If none of the -modes, -corners, or
              -scenarios options are given, the report includes  every  active
              scenario of the design.  It is an error to give this option with
              the -scenarios option.

       -corners corner_list
              Specifies the corners for which to generate the  timing  report.
              Each active scenario of the modes specified by the -modes option
              and the corners specified by the -corners option are included in
              the  report.   If  this option is not given, the command reports
              every scenario that is active with the specified modes.   It  is
              an error to give this option with the -scenarios option.

       -scenarios scenario_list
              Specifies the scenarios for which to generate the timing report.
              Each of the specified scenarios is included in the report. It is
              an  error  to  give  this option with the -modes or the -corners
              options.  If none of the -modes, -corners, or -scenarios options
              are specified, the report includes every scenario of the design.

       -groups group_list
              Specify  the  list  of  path  group  names  for reporting paths.
              Default is all  path  groups.   If  this  option  is  specified,
              unconstrained  paths are not returned, as unconstrained paths do
              not belong to any path group.

       -nets  Print nets.

       -physical
              Print pin XY locations.

       -attributes
              Print attributes of each pin.

       -input_pins
              Print data for input pins.

       -transition_time
              Print transition time of each pin.

       -capacitance
              Print capacitance of each load pin.

       -process
              Print process number and process label (if  any)  of  each  leaf
              pin.

       -voltage
              Print voltage of each leaf pin.

       -temperature
              Print temperature of each leaf pin.

       -derate
              Print timing derates of each leaf pin.

       -crosstalk_delta
              Print  SI  delta-delays of each load pin.  This option is effec-
              tive only if SI analysis is enabled.

       -variation
              Reports  parametric  on-chip  variation  (POCV)  information  by
              expanding  column  "Incr"  to columns "Mean", "Sensit", "Corner"
              and "Value", and expanding  column  "Path"  to  columns  "Mean",
              "Sensit"  and "Value". This option works only when POCV analysis
              is enabled.

       -exception exception_type
              Prints user-specified timing  exceptions,  namely  false  paths,
              multicycle  paths, and minimum and maximum delays, that are sat-
              isfied per timing path being reported. Only "dominant" exception
              type  is  acceptable,  which is to report the dominant exception
              constraint used for the reported path.

              Note: The additional analysis required per path with the -excep-
              tions  option  is  not trivial. Therefore, using a report_timing
              command with the  -exceptions  option  is  expected  to  execute
              slower  than  the  exact  same  command without this option. The
              -exceptions   option   does    not    work    with    -path_type
              short/end/end_detailed option and forces the -input_pins option.

       -skip_transparency_window
              Skip printing the detailed transparency window.

       -include_hierarchical_pins
              Print the hierarchical pins.

       timing_path_list
              Specifies  the collection of timing paths to report. This option
              is mutually exclusive with options that control the selection of
              paths  to  report and is only compatible with options which con-
              trol the formatting of the report.

DESCRIPTION
       The report_timing command  generates  a  report  that  contains  timing
       information  for the current design. By default, the report_timing com-
       mand reports the single worst setup path  for  each  of  the  scenarios
       specified  by  the -modes, -corners, or -scenarios options.  If none of
       these options are specified, the command reports the single worst  path
       over all scenarios of the design.

       Command options let you specify the number of paths reported, the types
       of paths reported, and the amount of detail included in the report. You
       can restrict the scope of paths reported by startpoints, endpoints, and
       intermediate points by using the -from, -to, and -through  options.  To
       restrict the report by slack or clock group, use the -slack_lesser_than
       and -group options.

       If the time.report_unconstrained_paths application  option  is  set  to
       true,  the  command  searches  for unconstrained paths to endpoints for
       which constrained paths cannot be found.  Searching  for  unconstrained
       paths can cause significantly longer runtimes.

       The report actually consists of a series of subreports, each containing
       up to max_paths paths, sorted by slack.  The value  of  the  -report_by
       option controls the contents of each subreport as follows:

        design -- There will be a single subreport for the entire design, con-
         taining the worst paths across all pathgroups of all scenarios.  This
         is the default.

        group  --  There  will be a subreport (with up to max_paths paths) for
         each pathgroup of each specified scenario.  (This  is  equivalent  to
         the old default -sort_by group option.)

        scenario  --  There  will be a subreport for each scenario, containing
         the worst paths across all pathgroups.  (This is  equivalent  to  the
         old -sort_by slack option.)

        mode  -- There will be a subreport for each mode, containing the worst
         paths across all pathgroups of all scenarios of that mode.

        corner -- There will be a subreport for each  corner,  containing  the
         worst paths across all pathgroups of all scenarios of that corner.

       The  command can also report on a collection of timing paths which were
       retrieved using the get_timing_paths command.

   Multicorner-Multimode Support
       By default, this command works on all  active  scenarios.   To  specify
       different  scenarios,  use  the  -scenarios  option or the -corners and
       -modes options.

EXAMPLES
       The following example uses multiple -through options in a  single  com-
       mand  to specify paths that traverse multiple points in the design. The
       command reports paths beginning at A1, passing through B1, then through
       C1, and ending at D1:

         prompt> report_timing -from A1 -through B1 -through C1 -to D1

       The following example allows multiple possible paths by specifying mul-
       tiple objects within one -through option. The path can pass through any
       of  the  objects.  The command specifies paths beginning at A1, passing
       through either B1 or B2, then passing through either C1 or C2, and end-
       ing at D1.

         prompt> report_timing -from A1 -through {B1 B2} -through {C1 C2} -to D1

       The  following  example uses the -report_by design option to report the
       single worst path over the entire design:

         prompt> report_timing -report_by design -scenarios [all_scenarios] -max_paths 1

       The following example shows how a preexisting collection of  paths  can
       be printed:

         prompt> set paths [get_timing_paths -report_by corner -corner c23 -max_paths 100]
         prompt> report_timing $paths

       If  you specify the -pba_mode exhaustive option, path-based analysis is
       used during the path search, and the worst recalculated  paths  meeting
       your criteria are returned.  This option requires that a path search be
       performed to ensure that the paths being returned truly are  the  worst
       paths.   The additional runtime required for this option depends on the
       amount of timing improvement resulting from  path-based  analysis.   As
       the  timing improvement from path-based analysis increases, the runtime
       for the path search increases. Large -nworst values  can  significantly
       increase the time needed for the search.

       To see the worst path in the design with path-based analysis applied:
         prompt> report_timing -pba_mode exhaustive

       To  report  all  endpoints  in  the design which fail after considering
       path-based analysis:
         prompt> report_timing -pba_mode exhaustive -slack_lesser_than 0 -max_paths 1000

SEE ALSO
       current_corner(2)
       current_mode(2)
       current_scenario(2)
       get_timing_paths(2)
       set_scenario_status(2)
       time.report_unconstrained_paths(3)

                            Version V-2023.12
            Copyright (c) 2023 Synopsys, Inc. All rights reserved.
icc2_shell> report_timing -path_type full
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : fifo1_sram
Version: V-2023.12
Date   : Tue Apr  9 00:46:06 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: rptr_empty/rbin_reg_2_ (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg (rising edge-triggered flip-flop clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: rclk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock rclk (rise edge)                           0.00      0.00
  clock network delay (propagated)                 0.59      0.59

  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)        0.00      0.59 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)          0.35      0.94 f
  rptr_empty/HFSBUF_345_92/Y (NBUFFX2_RVT)         0.13      1.08 f
  rptr_empty/ctmTdsLR_1_1643/Y (AND3X2_RVT)        0.23      1.31 f
  rptr_empty/ctmTdsLR_1_1641/Y (AND3X1_RVT)        0.19      1.49 f
  rptr_empty/U44/Y (NAND2X0_RVT)                   0.10      1.59 r
  rptr_empty/U45/Y (OA21X2_RVT)                    0.20      1.79 r
  rptr_empty/ctmTdsLR_2_1725/Y (INVX1_RVT)         0.06      1.86 f
  rptr_empty/ctmTdsLR_1_1724/Y (MUX21X2_RVT)       0.19      2.05 f
  rptr_empty/ctmTdsLR_1_482/Y (OA22X1_RVT)         0.18      2.23 f
  rptr_empty/ctmTdsLR_1_438/Y (NAND4X0_RVT)        0.10      2.33 r
  rptr_empty/ctmTdsLR_2_1713/Y (INVX0_RVT)         0.05      2.38 f
  rptr_empty/ctmTdsLR_1_1712/Y (AND3X1_RVT)        0.13      2.51 f
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)           0.00      2.51 f
  data arrival time                                          2.51

  clock rclk (rise edge)                           2.00      2.00
  clock network delay (propagated)                 0.58      2.58
  clock reconvergence pessimism                    0.01      2.59
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)         0.00      2.59 r
  clock uncertainty                               -0.06      2.53
  library setup time                              -0.27      2.26
  data required time                                         2.26
  ------------------------------------------------------------------------
  data required time                                         2.26
  data arrival time                                         -2.51
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.25


1
icc2_shell> report_timing -path_type full_clock
****************************************
Report : timing
        -path_type full_clock
        -delay_type max
        -max_paths 1
        -report_by design
Design : fifo1_sram
Version: V-2023.12
Date   : Tue Apr  9 00:46:26 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: rptr_empty/rbin_reg_2_ (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg (rising edge-triggered flip-flop clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: rclk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock rclk (rise edge)                           0.00      0.00
  source latency                                   0.00      0.00
  rclk (in)                                        0.00      0.00 r
  io_b_rclk/DOUT (I1025_NS)                        0.42      0.42 r ~
  ZCTSBUF_2256_899/Y (NBUFFX32_RVT)                0.16      0.58 r
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)        0.01      0.59 r

  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)        0.00      0.59 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)          0.35      0.94 f
  rptr_empty/HFSBUF_345_92/Y (NBUFFX2_RVT)         0.13      1.08 f
  rptr_empty/ctmTdsLR_1_1643/Y (AND3X2_RVT)        0.23      1.31 f
  rptr_empty/ctmTdsLR_1_1641/Y (AND3X1_RVT)        0.19      1.49 f
  rptr_empty/U44/Y (NAND2X0_RVT)                   0.10      1.59 r
  rptr_empty/U45/Y (OA21X2_RVT)                    0.20      1.79 r
  rptr_empty/ctmTdsLR_2_1725/Y (INVX1_RVT)         0.06      1.86 f
  rptr_empty/ctmTdsLR_1_1724/Y (MUX21X2_RVT)       0.19      2.05 f
  rptr_empty/ctmTdsLR_1_482/Y (OA22X1_RVT)         0.18      2.23 f
  rptr_empty/ctmTdsLR_1_438/Y (NAND4X0_RVT)        0.10      2.33 r
  rptr_empty/ctmTdsLR_2_1713/Y (INVX0_RVT)         0.05      2.38 f
  rptr_empty/ctmTdsLR_1_1712/Y (AND3X1_RVT)        0.13      2.51 f
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)           0.00      2.51 f
  data arrival time                                          2.51

  clock rclk (rise edge)                           2.00      2.00
  source latency                                   0.00      2.00
  rclk (in)                                        0.00      2.00 r
  io_b_rclk/DOUT (I1025_NS)                        0.42      2.42 r ~
  ZCTSBUF_2256_899/Y (NBUFFX32_RVT)                0.15      2.58 r
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)         0.01      2.58 r

  clock reconvergence pessimism                    0.01      2.59
  clock uncertainty                               -0.06      2.53
  library setup time                              -0.27      2.26
  data required time                                         2.26
  ------------------------------------------------------------------------
  data required time                                         2.26
  data arrival time                                         -2.51
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.25


1
icc2_shell> report_timing -all_inputs
Error: unknown option '-all_inputs' (CMD-010)
icc2_shell> report_timing all_inputs
Warning: Nothing implicitly matched 'all_inputs' (SEL-003)
Error: Nothing matched for timing_path_list (SEL-005)
Error: bad value specified for option timing_path_list
        Use error_info for more info. (CMD-013)
icc2_shell> report_timing -from all_inputs
Warning: Nothing implicitly matched 'all_inputs' (SEL-003)
Error: Nothing matched for from_list (SEL-005)
Error: problem in report_timing command
        Use error_info for more info. (CMD-013)
icc2_shell> gui_start
icc2_shell> exit
Maximum memory usage for this session: 2024.93 MB
Maximum memory usage for this session including child processes: 2024.93 MB
CPU usage for this session:   1017 seconds (  0.28 hours)
Elapsed time for this session:  16902 seconds (  4.70 hours)
Thank you for using IC Compiler II.

