|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 7.0.00.10.16.07                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          seq
Project Path :          H:\ese382\lab08s14\sequential_system\ispLEVER
Project Fitted on :     Tue Apr 08 14:11:11 2014

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         EDIF


// Project 'seq' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                 12
  Total Output Pins :                 3
  Total Bidir I/O Pins :              0
  Total Flip-Flops :                 42
  Total Product Terms :             107
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        2      0    -->   100%
I/O Pins                         32       13     19    -->    40%
Logic Macrocells                 64       50     14    -->    78%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132      114     18    -->    86%
Logical Product Terms           320      113    207    -->    35%
Product Term Clusters            64       22     42    -->    34%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A    28      8      0     16      0          0       41        7       Hi 
Block  B    28      3      0     10      0          6       32        8       Hi 
Block  C    29      2      0     14      0          2       22       13       Hi 
Block  D    29      0      0     10      0          6       18       14       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               No

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |   *    |load
3     |  I_O | A6 |   *    |d_7_
4     |  I_O | A5 |   *    |d_6_
5     |  I_O | A4 |   *    |d_5_
6     |  I_O | A3 |   *    |d_4_
7     |  I_O | A2 |   *    |d_3_
8     |  I_O | A1 |   *    |d_2_
9     |  I_O | A0 |   *    |d_1_
10    | JTAG |    |        |
11    | CkIn |    |   *    |clk
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |   *    |send
15    |  I_O | B1 |   *    |d_0_
16    |  I_O | B2 |        |
17    |  I_O | B3 |        |
18    |  I_O | B4 |        |
19    |  I_O | B5 |   *    |serial_out
20    |  I_O | B6 |        |
21    |  I_O | B7 |        |
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |   *    |valid
25    |  I_O | C6 |        |
26    |  I_O | C5 |   *    |sample_clk
27    |  I_O | C4 |        |
28    |  I_O | C3 |        |
29    |  I_O | C2 |        |
30    |  I_O | C1 |        |
31    |  I_O | C0 |        |
32    | JTAG |    |        |
33    | CkIn |    |   *    |rst_bar
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |        |
37    |  I_O | D1 |        |
38    |  I_O | D2 |        |
39    |  I_O | D3 |        |
40    |  I_O | D4 |        |
41    |  I_O | D5 |        |
42    |  I_O | D6 |        |
43    |  I_O | D7 |        |
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 15  B   .  I/O          -B--    Hi Fast      d_0_   
  9  A   .  I/O          -B--    Hi Fast      d_1_   
  8  A   .  I/O          -B--    Hi Fast      d_2_   
  7  A   .  I/O          -B--    Hi Fast      d_3_   
  6  A   .  I/O          -B--    Hi Fast      d_4_   
  5  A   .  I/O          -B--    Hi Fast      d_5_   
  4  A   .  I/O          -B--    Hi Fast      d_6_   
  3  A   .  I/O          -B--    Hi Fast      d_7_   
  2  A   .  I/O          ABCD    Hi Fast      load   
 14  B   .  I/O          -B--    Hi Fast      send   
 11  .   . Ck/I          ABCD    -  Fast      clk   
 33  .   . Ck/I          -B--    -  Fast      rst_bar   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 26  C   1  COM          ----    Hi Fast      sample_clk   
 19  B   4  DFF  * *     ----    Hi Fast      serial_out   
 24  C   1  COM          ----    Hi Fast      valid   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 B0  B   4  DFF  * *     -B--    Hi  -        RN_serial_out   --> serial_out
 B2  B   4  DFF  * *     -B--    Hi Fast      u0_q1_1_   
 B13  B   4  DFF  * *     -B--    Hi Fast      u0_q1_2_   
 B9  B   4  DFF  * *     -B--    Hi Fast      u0_q1_3_   
 B5  B   4  DFF  * *     -B--    Hi Fast      u0_q1_4_   
 B1  B   4  DFF  * *     -B--    Hi Fast      u0_q1_5_   
 B12  B   4  DFF  * *     -B--    Hi Fast      u0_q1_6_   
 B6  B   2  DFF  * *     -B--    Hi Fast      u0_q1_7_   
 A0  A   8  DFF  * *     ABCD    Hi Fast      u1_cnt_int_count_0_   
 C6  C   1  TFF  * *     --CD    Hi Fast      u1_cnt_int_count_10_   
 C2  C   1  TFF  * *     --CD    Hi Fast      u1_cnt_int_count_11_   
 D13  D   1  TFF  * *     --CD    Hi Fast      u1_cnt_int_count_12_   
 C13  C   1  TFF  * *     --CD    Hi Fast      u1_cnt_int_count_13_   
 C7  C   1  TFF  * *     ---D    Hi Fast      u1_cnt_int_count_14_   
 D6  D   1  TFF  * *     ---D    Hi Fast      u1_cnt_int_count_15_   
 D2  D   1  TFF  * *     ---D    Hi Fast      u1_cnt_int_count_16_   
 A9  A   4  DFF  * *     A--D    Hi Fast      u1_cnt_int_count_17_   
 A11  A   1  DFF  * *     A--D    Hi Fast      u1_cnt_int_count_18_   
 A7  A   1  TFF  * *     A--D    Hi Fast      u1_cnt_int_count_19_   
 C8  C   4  DFF  * *     ABCD    Hi Fast      u1_cnt_int_count_1_   
 D9  D   1  TFF  * *     A--D    Hi Fast      u1_cnt_int_count_20_   
 A3  A   1  TFF  * *     A--D    Hi Fast      u1_cnt_int_count_21_   
 D5  D   1  TFF  * *     A--D    Hi Fast      u1_cnt_int_count_22_   
 D1  D   1  TFF  * *     A--D    Hi Fast      u1_cnt_int_count_23_   
 A14  A   1  TFF  * *     A--D    Hi Fast      u1_cnt_int_count_24_   
 D12  D   1  TFF  * *     A-C-    Hi Fast      u1_cnt_int_count_25_   
 A10  A   1  TFF  * *     A-C-    Hi Fast      u1_cnt_int_count_26_   
 A6  A   1  TFF  * *     A-C-    Hi Fast      u1_cnt_int_count_27_   
 A2  A   1  TFF  * *     A-C-    Hi Fast      u1_cnt_int_count_28_   
 A13  A   1  TFF  * *     A-C-    Hi Fast      u1_cnt_int_count_29_   
 A12  A   1  DFF  * *     ABCD    Hi Fast      u1_cnt_int_count_2_   
 C9  C   1  TFF  * *     A-C-    Hi Fast      u1_cnt_int_count_30_   
 C5  C   1  TFF  * *     A-C-    Hi Fast      u1_cnt_int_count_31_   
 C12  C   3  TFF  * *     ABCD    Hi Fast      u1_cnt_int_count_3_   
 A8  A   1  TFF  * *     ABCD    Hi Fast      u1_cnt_int_count_4_   
 A4  A   1  TFF  * *     ABCD    Hi Fast      u1_cnt_int_count_5_   
 A1  A   1  TFF  * *     -BCD    Hi Fast      u1_cnt_int_count_6_   
 C1  C   1  TFF  * *     -BCD    Hi Fast      u1_cnt_int_count_7_   
 C14  C   1  TFF  * *     --CD    Hi Fast      u1_cnt_int_count_8_   
 C10  C   1  TFF  * *     --CD    Hi Fast      u1_cnt_int_count_9_   
 A15  A   2  COM          --C-    Hi Fast      u1_cnt_int_un5_count_26_n   
 D0  D   8  COM          A-C-    Hi Fast      u1_cnt_int_un5_count_27_n   
 C3  C   2  COM          A---    Hi Fast      u1_cnt_int_un5_count_28_n   
 D4  D   1  COM          A-C-    Hi Fast      u1_n_109_n   
 B8  B   1  COM          --CD    Hi Fast      u1_n_58_n   
 D8  D   1  COM          A--D    Hi Fast      u1_n_85_n   
 A5  A  12  DFF  * *     A-C-    Hi Fast      u1_q_3_   
 B4  B   1  DFF  * *     ABCD    Hi Fast      u2_q   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
       d_7_{ B}:       u0_q1_7_{ B}
       load{ B}:     serial_out{ B}        u1_q_3_{ A}u1_cnt_int_count_0_{ A}
               :u1_cnt_int_count_1_{ C}u1_cnt_int_count_2_{ A}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_4_{ A}u1_cnt_int_count_5_{ A}u1_cnt_int_count_6_{ A}
               :u1_cnt_int_count_7_{ C}u1_cnt_int_count_8_{ C}u1_cnt_int_count_9_{ C}
               :u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}
               :u1_cnt_int_count_13_{ C}u1_cnt_int_count_14_{ C}u1_cnt_int_count_15_{ D}
               :u1_cnt_int_count_16_{ D}u1_cnt_int_count_17_{ A}u1_cnt_int_count_18_{ A}
               :u1_cnt_int_count_19_{ A}u1_cnt_int_count_20_{ D}u1_cnt_int_count_21_{ A}
               :u1_cnt_int_count_22_{ D}u1_cnt_int_count_23_{ D}u1_cnt_int_count_24_{ A}
               :u1_cnt_int_count_25_{ D}u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}
               :u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}u1_cnt_int_count_30_{ C}
               :u1_cnt_int_count_31_{ C}       u0_q1_1_{ B}       u0_q1_2_{ B}
               :       u0_q1_3_{ B}       u0_q1_4_{ B}       u0_q1_5_{ B}
               :       u0_q1_6_{ B}       u0_q1_7_{ B}
       send{ C}:     serial_out{ B}           u2_q{ B}       u0_q1_1_{ B}
               :       u0_q1_2_{ B}       u0_q1_3_{ B}       u0_q1_4_{ B}
               :       u0_q1_5_{ B}       u0_q1_6_{ B}       u0_q1_7_{ B}
        clk{. }:     sample_clk{ C}
    rst_bar{. }:     serial_out{ B}           u2_q{ B}       u0_q1_1_{ B}
               :       u0_q1_2_{ B}       u0_q1_3_{ B}       u0_q1_4_{ B}
               :       u0_q1_5_{ B}       u0_q1_6_{ B}       u0_q1_7_{ B}
       d_6_{ B}:       u0_q1_6_{ B}
       d_5_{ B}:       u0_q1_5_{ B}
       d_4_{ B}:       u0_q1_4_{ B}
       d_3_{ B}:       u0_q1_3_{ B}
       d_2_{ B}:       u0_q1_2_{ B}
       d_1_{ B}:       u0_q1_1_{ B}
       d_0_{ C}:     serial_out{ B}
RN_serial_out{ C}:     serial_out{ B}
       u2_q{ C}:          valid{ C}     sample_clk{ C}     serial_out{ B}
               :           u2_q{ B}        u1_q_3_{ A}u1_cnt_int_count_0_{ A}
               :u1_cnt_int_count_1_{ C}u1_cnt_int_count_2_{ A}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_4_{ A}u1_cnt_int_count_5_{ A}u1_cnt_int_count_6_{ A}
               :u1_cnt_int_count_7_{ C}u1_cnt_int_count_8_{ C}u1_cnt_int_count_9_{ C}
               :u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}
               :u1_cnt_int_count_13_{ C}u1_cnt_int_count_14_{ C}u1_cnt_int_count_15_{ D}
               :u1_cnt_int_count_16_{ D}u1_cnt_int_count_17_{ A}u1_cnt_int_count_18_{ A}
               :u1_cnt_int_count_19_{ A}u1_cnt_int_count_20_{ D}u1_cnt_int_count_21_{ A}
               :u1_cnt_int_count_22_{ D}u1_cnt_int_count_23_{ D}u1_cnt_int_count_24_{ A}
               :u1_cnt_int_count_25_{ D}u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}
               :u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}u1_cnt_int_count_30_{ C}
               :u1_cnt_int_count_31_{ C}       u0_q1_1_{ B}       u0_q1_2_{ B}
               :       u0_q1_3_{ B}       u0_q1_4_{ B}       u0_q1_5_{ B}
               :       u0_q1_6_{ B}       u0_q1_7_{ B}
    u1_q_3_{ B}:          valid{ C}     sample_clk{ C}        u1_q_3_{ A}
u1_cnt_int_count_0_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_27_n{ D}
               :u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_1_{ C}u1_cnt_int_count_2_{ A}
               :u1_cnt_int_count_3_{ C}u1_cnt_int_count_4_{ A}u1_cnt_int_count_5_{ A}
               :u1_cnt_int_count_6_{ A}u1_cnt_int_count_7_{ C}u1_cnt_int_count_8_{ C}
               :u1_cnt_int_count_9_{ C}u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}
               :u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}      u1_n_58_n{ B}
               :      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_un5_count_26_n{ B}:u1_cnt_int_count_3_{ C}
u1_cnt_int_un5_count_27_n{ E}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_count_3_{ C}
u1_cnt_int_un5_count_28_n{ D}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}
u1_cnt_int_count_1_{ D}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_27_n{ D}
               :u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_1_{ C}u1_cnt_int_count_2_{ A}
               :u1_cnt_int_count_3_{ C}u1_cnt_int_count_4_{ A}u1_cnt_int_count_5_{ A}
               :u1_cnt_int_count_6_{ A}u1_cnt_int_count_7_{ C}u1_cnt_int_count_8_{ C}
               :u1_cnt_int_count_9_{ C}u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}
               :u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}      u1_n_58_n{ B}
               :      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_2_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_27_n{ D}
               :u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_2_{ A}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_4_{ A}u1_cnt_int_count_5_{ A}u1_cnt_int_count_6_{ A}
               :u1_cnt_int_count_7_{ C}u1_cnt_int_count_8_{ C}u1_cnt_int_count_9_{ C}
               :u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}
               :u1_cnt_int_count_13_{ C}      u1_n_58_n{ B}      u1_n_85_n{ D}
               :     u1_n_109_n{ D}
u1_cnt_int_count_3_{ D}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_27_n{ D}
               :u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}u1_cnt_int_count_4_{ A}
               :u1_cnt_int_count_5_{ A}u1_cnt_int_count_6_{ A}u1_cnt_int_count_7_{ C}
               :u1_cnt_int_count_8_{ C}u1_cnt_int_count_9_{ C}u1_cnt_int_count_10_{ C}
               :u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}
               :      u1_n_58_n{ B}      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_4_{ B}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_5_{ A}u1_cnt_int_count_6_{ A}u1_cnt_int_count_7_{ C}
               :u1_cnt_int_count_8_{ C}u1_cnt_int_count_9_{ C}u1_cnt_int_count_10_{ C}
               :u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}
               :      u1_n_58_n{ B}      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_5_{ B}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_6_{ A}u1_cnt_int_count_7_{ C}u1_cnt_int_count_8_{ C}
               :u1_cnt_int_count_9_{ C}u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}
               :u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}      u1_n_58_n{ B}
               :      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_6_{ B}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_7_{ C}u1_cnt_int_count_8_{ C}u1_cnt_int_count_9_{ C}
               :u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}
               :u1_cnt_int_count_13_{ C}      u1_n_58_n{ B}      u1_n_85_n{ D}
               :     u1_n_109_n{ D}
u1_cnt_int_count_7_{ D}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_8_{ C}u1_cnt_int_count_9_{ C}u1_cnt_int_count_10_{ C}
               :u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}
               :      u1_n_58_n{ B}      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_8_{ D}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_9_{ C}u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}
               :u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}u1_cnt_int_count_14_{ C}
               :u1_cnt_int_count_15_{ D}u1_cnt_int_count_16_{ D}      u1_n_85_n{ D}
               :     u1_n_109_n{ D}
u1_cnt_int_count_9_{ D}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_10_{ C}u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}
               :u1_cnt_int_count_13_{ C}u1_cnt_int_count_14_{ C}u1_cnt_int_count_15_{ D}
               :u1_cnt_int_count_16_{ D}      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_10_{ D}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_11_{ C}u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}
               :u1_cnt_int_count_14_{ C}u1_cnt_int_count_15_{ D}u1_cnt_int_count_16_{ D}
               :      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_11_{ D}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_un5_count_28_n{ C}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_12_{ D}u1_cnt_int_count_13_{ C}u1_cnt_int_count_14_{ C}
               :u1_cnt_int_count_15_{ D}u1_cnt_int_count_16_{ D}      u1_n_85_n{ D}
               :     u1_n_109_n{ D}
u1_cnt_int_count_12_{ E}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_count_13_{ C}u1_cnt_int_count_14_{ C}
               :u1_cnt_int_count_15_{ D}u1_cnt_int_count_16_{ D}      u1_n_85_n{ D}
               :     u1_n_109_n{ D}
u1_cnt_int_count_13_{ D}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_count_14_{ C}u1_cnt_int_count_15_{ D}
               :u1_cnt_int_count_16_{ D}      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_14_{ D}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_count_15_{ D}u1_cnt_int_count_16_{ D}
               :      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_15_{ E}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_count_16_{ D}      u1_n_85_n{ D}
               :     u1_n_109_n{ D}
u1_cnt_int_count_16_{ E}:u1_cnt_int_un5_count_27_n{ D}      u1_n_85_n{ D}     u1_n_109_n{ D}
u1_cnt_int_count_17_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_count_17_{ A}u1_cnt_int_count_18_{ A}
               :u1_cnt_int_count_19_{ A}u1_cnt_int_count_20_{ D}u1_cnt_int_count_21_{ A}
               :u1_cnt_int_count_22_{ D}u1_cnt_int_count_23_{ D}u1_cnt_int_count_24_{ A}
               :u1_cnt_int_count_25_{ D}u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}
               :u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}     u1_n_109_n{ D}
u1_cnt_int_count_18_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_count_18_{ A}u1_cnt_int_count_19_{ A}
               :u1_cnt_int_count_20_{ D}u1_cnt_int_count_21_{ A}u1_cnt_int_count_22_{ D}
               :u1_cnt_int_count_23_{ D}u1_cnt_int_count_24_{ A}u1_cnt_int_count_25_{ D}
               :u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}u1_cnt_int_count_28_{ A}
               :u1_cnt_int_count_29_{ A}     u1_n_109_n{ D}
u1_cnt_int_count_19_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_count_20_{ D}u1_cnt_int_count_21_{ A}
               :u1_cnt_int_count_22_{ D}u1_cnt_int_count_23_{ D}u1_cnt_int_count_24_{ A}
               :u1_cnt_int_count_25_{ D}u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}
               :u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}     u1_n_109_n{ D}
u1_cnt_int_count_20_{ E}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_21_{ A}u1_cnt_int_count_22_{ D}u1_cnt_int_count_23_{ D}
               :u1_cnt_int_count_24_{ A}u1_cnt_int_count_25_{ D}u1_cnt_int_count_26_{ A}
               :u1_cnt_int_count_27_{ A}u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}
               :     u1_n_109_n{ D}
u1_cnt_int_count_21_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_22_{ D}u1_cnt_int_count_23_{ D}u1_cnt_int_count_24_{ A}
               :u1_cnt_int_count_25_{ D}u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}
               :u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}     u1_n_109_n{ D}
u1_cnt_int_count_22_{ E}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_23_{ D}u1_cnt_int_count_24_{ A}u1_cnt_int_count_25_{ D}
               :u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}u1_cnt_int_count_28_{ A}
               :u1_cnt_int_count_29_{ A}     u1_n_109_n{ D}
u1_cnt_int_count_23_{ E}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_24_{ A}u1_cnt_int_count_25_{ D}u1_cnt_int_count_26_{ A}
               :u1_cnt_int_count_27_{ A}u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}
               :     u1_n_109_n{ D}
u1_cnt_int_count_24_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_25_{ D}u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}
               :u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}     u1_n_109_n{ D}
u1_cnt_int_count_25_{ E}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_3_{ C}u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}
               :u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}u1_cnt_int_count_30_{ C}
               :u1_cnt_int_count_31_{ C}
u1_cnt_int_count_26_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_3_{ C}u1_cnt_int_count_27_{ A}u1_cnt_int_count_28_{ A}
               :u1_cnt_int_count_29_{ A}u1_cnt_int_count_30_{ C}u1_cnt_int_count_31_{ C}
u1_cnt_int_count_27_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_3_{ C}u1_cnt_int_count_28_{ A}u1_cnt_int_count_29_{ A}
               :u1_cnt_int_count_30_{ C}u1_cnt_int_count_31_{ C}
u1_cnt_int_count_28_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_29_{ A}u1_cnt_int_count_30_{ C}u1_cnt_int_count_31_{ C}
u1_cnt_int_count_29_{ B}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_30_{ C}u1_cnt_int_count_31_{ C}
u1_cnt_int_count_30_{ D}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_count_3_{ C}
               :u1_cnt_int_count_31_{ C}
u1_cnt_int_count_31_{ D}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_count_3_{ C}
  u1_n_58_n{ C}:u1_cnt_int_un5_count_27_n{ D}u1_cnt_int_count_14_{ C}u1_cnt_int_count_15_{ D}
               :u1_cnt_int_count_16_{ D}
  u1_n_85_n{ E}:        u1_q_3_{ A}u1_cnt_int_count_0_{ A}u1_cnt_int_un5_count_26_n{ A}
               :u1_cnt_int_count_17_{ A}u1_cnt_int_count_18_{ A}u1_cnt_int_count_19_{ A}
               :u1_cnt_int_count_20_{ D}u1_cnt_int_count_21_{ A}u1_cnt_int_count_22_{ D}
               :u1_cnt_int_count_23_{ D}u1_cnt_int_count_24_{ A}u1_cnt_int_count_25_{ D}
               :u1_cnt_int_count_26_{ A}u1_cnt_int_count_27_{ A}u1_cnt_int_count_28_{ A}
               :u1_cnt_int_count_29_{ A}
 u1_n_109_n{ E}:        u1_q_3_{ A}u1_cnt_int_count_3_{ C}u1_cnt_int_count_30_{ C}
               :u1_cnt_int_count_31_{ C}
   u0_q1_1_{ C}:     serial_out{ B}       u0_q1_1_{ B}
   u0_q1_2_{ C}:       u0_q1_1_{ B}       u0_q1_2_{ B}
   u0_q1_3_{ C}:       u0_q1_2_{ B}       u0_q1_3_{ B}
   u0_q1_4_{ C}:       u0_q1_3_{ B}       u0_q1_4_{ B}
   u0_q1_5_{ C}:       u0_q1_4_{ B}       u0_q1_5_{ B}
   u0_q1_6_{ C}:       u0_q1_5_{ B}       u0_q1_6_{ B}
   u0_q1_7_{ C}:       u0_q1_6_{ B}       u0_q1_7_{ B}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | u1_cnt_int_count_0_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_5_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_4_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_2_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_6_
|  *  |  S  | BS  | BR  | u1_q_3_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_17_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_29_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_28_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_27_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_26_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_24_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_21_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_19_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_18_
|     |     |     |     | u1_cnt_int_un5_count_26_n
|     |     |     |     | load
|     |     |     |     | d_1_
|     |     |     |     | d_2_
|     |     |     |     | d_3_
|     |     |     |     | d_4_
|     |     |     |     | d_5_
|     |     |     |     | d_6_
|     |     |     |     | d_7_


Block  B
block level set pt   : GND
block level reset pt : !rst_bar
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|  *  |  S  | BS  | BR  | serial_out
|  *  |  S  | BS  | BR  | u2_q
|     |     |     |     | u1_n_58_n
|  *  |  S  | BS  | BR  | RN_serial_out
|  *  |  S  | BS  | BR  | u0_q1_6_
|  *  |  S  | BS  | BR  | u0_q1_5_
|  *  |  S  | BS  | BR  | u0_q1_4_
|  *  |  S  | BS  | BR  | u0_q1_3_
|  *  |  S  | BS  | BR  | u0_q1_2_
|  *  |  S  | BS  | BR  | u0_q1_1_
|  *  |  S  | BS  | BR  | u0_q1_7_
|     |     |     |     | d_0_
|     |     |     |     | send


Block  C
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | sample_clk
|     |     |     |     | valid
|  *  |  S  | BS  | BR  | u1_cnt_int_count_1_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_3_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_7_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_31_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_30_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_13_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_11_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_10_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_9_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_8_
|     |     |     |     | u1_cnt_int_un5_count_28_n
|  *  |  S  | BS  | BR  | u1_cnt_int_count_14_


Block  D
block level set pt   : GND
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | u1_cnt_int_un5_count_27_n
|     |     |     |     | u1_n_109_n
|     |     |     |     | u1_n_85_n
|  *  |  S  | BS  | BR  | u1_cnt_int_count_25_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_23_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_22_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_20_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_12_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_16_
|  *  |  S  | BS  | BR  | u1_cnt_int_count_15_


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0u1_cnt_int_count_18_    mcell  A11     mx A17u1_cnt_int_count_2_    mcell  A12
mx A1u1_cnt_int_count_23_     mcell  D1     mx A18u1_cnt_int_count_24_    mcell  A14
mx A2u1_cnt_int_un5_count_28_n     mcell  C3     mx A19u1_cnt_int_count_31_     mcell  C5
mx A3u1_cnt_int_count_28_     mcell  A2     mx A20u1_cnt_int_count_21_     mcell  A3
mx A4         u1_q_3_     mcell  A5     mx A21u1_cnt_int_count_27_     mcell  A6
mx A5u1_cnt_int_count_19_     mcell  A7     mx A22             ...           ...
mx A6       u1_n_85_n     mcell  D8     mx A23u1_cnt_int_count_4_     mcell  A8
mx A7u1_cnt_int_count_26_    mcell  A10     mx A24u1_cnt_int_count_1_     mcell  C8
mx A8            load         pin 2     mx A25             ...           ...
mx A9u1_cnt_int_count_20_     mcell  D9     mx A26u1_cnt_int_count_0_     mcell  A0
mx A10             ...           ...     mx A27u1_cnt_int_count_30_     mcell  C9
mx A11            u2_q     mcell  B4     mx A28u1_cnt_int_un5_count_27_n     mcell  D0
mx A12u1_cnt_int_count_3_    mcell  C12     mx A29             ...           ...
mx A13u1_cnt_int_count_17_     mcell  A9     mx A30             ...           ...
mx A14u1_cnt_int_count_25_    mcell  D12     mx A31u1_cnt_int_count_29_    mcell  A13
mx A15u1_cnt_int_count_22_     mcell  D5     mx A32u1_cnt_int_count_5_     mcell  A4
mx A16      u1_n_109_n     mcell  D4
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0u1_cnt_int_count_5_     mcell  A4     mx B17            d_1_         pin 9
mx B1        u0_q1_7_     mcell  B6     mx B18   RN_serial_out     mcell  B0
mx B2            d_7_         pin 3     mx B19             ...           ...
mx B3            d_4_         pin 6     mx B20             ...           ...
mx B4u1_cnt_int_count_6_     mcell  A1     mx B21            send        pin 14
mx B5            d_2_         pin 8     mx B22            d_6_         pin 4
mx B6u1_cnt_int_count_7_     mcell  C1     mx B23u1_cnt_int_count_4_     mcell  A8
mx B7        u0_q1_2_    mcell  B13     mx B24u1_cnt_int_count_1_     mcell  C8
mx B8         rst_bar        pin 33     mx B25        u0_q1_5_     mcell  B1
mx B9        u0_q1_6_    mcell  B12     mx B26        u0_q1_3_     mcell  B9
mx B10        u0_q1_4_     mcell  B5     mx B27            d_3_         pin 7
mx B11            load         pin 2     mx B28             ...           ...
mx B12u1_cnt_int_count_3_    mcell  C12     mx B29            d_0_        pin 15
mx B13u1_cnt_int_count_0_     mcell  A0     mx B30             ...           ...
mx B14            d_5_         pin 5     mx B31        u0_q1_1_     mcell  B2
mx B15u1_cnt_int_count_2_    mcell  A12     mx B32             ...           ...
mx B16            u2_q     mcell  B4
----------------------------------------------------------------------------


BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx C0u1_cnt_int_count_30_     mcell  C9     mx C17u1_cnt_int_count_2_    mcell  A12
mx C1u1_cnt_int_count_13_    mcell  C13     mx C18u1_cnt_int_count_10_     mcell  C6
mx C2             clk        pin 11     mx C19u1_cnt_int_count_29_    mcell  A13
mx C3u1_cnt_int_un5_count_26_n    mcell  A15     mx C20u1_cnt_int_count_12_    mcell  D13
mx C4u1_cnt_int_count_26_    mcell  A10     mx C21u1_cnt_int_count_27_     mcell  A6
mx C5u1_cnt_int_count_25_    mcell  D12     mx C22             ...           ...
mx C6u1_cnt_int_un5_count_27_n     mcell  D0     mx C23u1_cnt_int_count_28_     mcell  A2
mx C7u1_cnt_int_count_8_    mcell  C14     mx C24u1_cnt_int_count_1_     mcell  C8
mx C8            load         pin 2     mx C25             ...           ...
mx C9u1_cnt_int_count_6_     mcell  A1     mx C26u1_cnt_int_count_0_     mcell  A0
mx C10             ...           ...     mx C27u1_cnt_int_count_3_    mcell  C12
mx C11            u2_q     mcell  B4     mx C28u1_cnt_int_count_31_     mcell  C5
mx C12u1_cnt_int_count_7_     mcell  C1     mx C29       u1_n_58_n     mcell  B8
mx C13         u1_q_3_     mcell  A5     mx C30u1_cnt_int_count_4_     mcell  A8
mx C14u1_cnt_int_count_9_    mcell  C10     mx C31             ...           ...
mx C15u1_cnt_int_count_11_     mcell  C2     mx C32u1_cnt_int_count_5_     mcell  A4
mx C16      u1_n_109_n     mcell  D4
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0u1_cnt_int_count_5_     mcell  A4     mx D17            u2_q     mcell  B4
mx D1u1_cnt_int_count_23_     mcell  D1     mx D18u1_cnt_int_count_10_     mcell  C6
mx D2u1_cnt_int_count_1_     mcell  C8     mx D19u1_cnt_int_count_9_    mcell  C10
mx D3u1_cnt_int_count_17_     mcell  A9     mx D20u1_cnt_int_count_12_    mcell  D13
mx D4u1_cnt_int_count_15_     mcell  D6     mx D21             ...           ...
mx D5u1_cnt_int_count_19_     mcell  A7     mx D22u1_cnt_int_count_2_    mcell  A12
mx D6       u1_n_85_n     mcell  D8     mx D23u1_cnt_int_count_4_     mcell  A8
mx D7u1_cnt_int_count_8_    mcell  C14     mx D24u1_cnt_int_count_24_    mcell  A14
mx D8            load         pin 2     mx D25             ...           ...
mx D9u1_cnt_int_count_20_     mcell  D9     mx D26u1_cnt_int_count_16_     mcell  D2
mx D10u1_cnt_int_count_18_    mcell  A11     mx D27u1_cnt_int_count_3_    mcell  C12
mx D11u1_cnt_int_count_22_     mcell  D5     mx D28             ...           ...
mx D12u1_cnt_int_count_7_     mcell  C1     mx D29       u1_n_58_n     mcell  B8
mx D13u1_cnt_int_count_0_     mcell  A0     mx D30u1_cnt_int_count_21_     mcell  A3
mx D14u1_cnt_int_count_14_     mcell  C7     mx D31             ...           ...
mx D15u1_cnt_int_count_11_     mcell  C2     mx D32u1_cnt_int_count_6_     mcell  A1
mx D16u1_cnt_int_count_13_    mcell  C13
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~


 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   1          2        1    Pin   valid 
   1          3        1    Pin   sample_clk 
   1          1        1    Pin   serial_out.AR 
   4          6        1    Pin   serial_out.D 
   1          1        1    Pin   serial_out.C 
   1          1        1    Node  u2_q.AR 
   1          2        1    Node  u2_q.D- 
   1          1        1    Node  u2_q.C 
   0          0        1    Node  u1_q_3_.AR 
  12         26        1    Node  u1_q_3_.D- 
   1          1        1    Node  u1_q_3_.C 
   8         24        1    Node  u1_cnt_int_count_0_.D- 
   1          1        1    Node  u1_cnt_int_count_0_.C 
   2         12        1    NodeX1  u1_cnt_int_un5_count_26_n.X1 
   1          8        1    NodeX2  u1_cnt_int_un5_count_26_n.X2 
   8         21        1    NodeX1  u1_cnt_int_un5_count_27_n.X1 
   1         20        1    NodeX2  u1_cnt_int_un5_count_27_n.X2 
   2         12        1    NodeX1  u1_cnt_int_un5_count_28_n.X1 
   1          8        1    NodeX2  u1_cnt_int_un5_count_28_n.X2 
   4          4        1    Node  u1_cnt_int_count_1_.D 
   1          1        1    Node  u1_cnt_int_count_1_.C 
   1          4        1    NodeX1  u1_cnt_int_count_2_.D.X1 
   1          1        1    NodeX2  u1_cnt_int_count_2_.D.X2 
   1          1        1    Node  u1_cnt_int_count_2_.C 
   3         24        1    NodeX1  u1_cnt_int_count_3_.T.X1 
   1         20        1    NodeX2  u1_cnt_int_count_3_.T.X2 
   1          1        1    Node  u1_cnt_int_count_3_.C 
   1          6        1    Node  u1_cnt_int_count_4_.T 
   1          1        1    Node  u1_cnt_int_count_4_.C 
   1          7        1    Node  u1_cnt_int_count_5_.T 
   1          1        1    Node  u1_cnt_int_count_5_.C 
   1          8        1    Node  u1_cnt_int_count_6_.T 
   1          1        1    Node  u1_cnt_int_count_6_.C 
   1          9        1    Node  u1_cnt_int_count_7_.T 
   1          1        1    Node  u1_cnt_int_count_7_.C 
   1         10        1    Node  u1_cnt_int_count_8_.T 
   1          1        1    Node  u1_cnt_int_count_8_.C 
   1         11        1    Node  u1_cnt_int_count_9_.T 
   1          1        1    Node  u1_cnt_int_count_9_.C 
   1         12        1    Node  u1_cnt_int_count_10_.T 
   1          1        1    Node  u1_cnt_int_count_10_.C 
   1         13        1    Node  u1_cnt_int_count_11_.T 
   1          1        1    Node  u1_cnt_int_count_11_.C 
   1         14        1    Node  u1_cnt_int_count_12_.T 
   1          1        1    Node  u1_cnt_int_count_12_.C 
   1         15        1    Node  u1_cnt_int_count_13_.T 
   1          1        1    Node  u1_cnt_int_count_13_.C 
   1          9        1    Node  u1_cnt_int_count_14_.T 
   1          1        1    Node  u1_cnt_int_count_14_.C 
   1         10        1    Node  u1_cnt_int_count_15_.T 
   1          1        1    Node  u1_cnt_int_count_15_.C 
   1         11        1    Node  u1_cnt_int_count_16_.T 
   1          1        1    Node  u1_cnt_int_count_16_.C 
   4          4        1    Node  u1_cnt_int_count_17_.D 
   1          1        1    Node  u1_cnt_int_count_17_.C 
   1          4        1    NodeX1  u1_cnt_int_count_18_.D.X1 
   1          1        1    NodeX2  u1_cnt_int_count_18_.D.X2 
   1          1        1    Node  u1_cnt_int_count_18_.C 
   1          5        1    Node  u1_cnt_int_count_19_.T 
   1          1        1    Node  u1_cnt_int_count_19_.C 
   1          6        1    Node  u1_cnt_int_count_20_.T 
   1          1        1    Node  u1_cnt_int_count_20_.C 
   1          7        1    Node  u1_cnt_int_count_21_.T 
   1          1        1    Node  u1_cnt_int_count_21_.C 
   1          8        1    Node  u1_cnt_int_count_22_.T 
   1          1        1    Node  u1_cnt_int_count_22_.C 
   1          9        1    Node  u1_cnt_int_count_23_.T 
   1          1        1    Node  u1_cnt_int_count_23_.C 
   1         10        1    Node  u1_cnt_int_count_24_.T 
   1          1        1    Node  u1_cnt_int_count_24_.C 
   1         11        1    Node  u1_cnt_int_count_25_.T 
   1          1        1    Node  u1_cnt_int_count_25_.C 
   1         12        1    Node  u1_cnt_int_count_26_.T 
   1          1        1    Node  u1_cnt_int_count_26_.C 
   1         13        1    Node  u1_cnt_int_count_27_.T 
   1          1        1    Node  u1_cnt_int_count_27_.C 
   1         14        1    Node  u1_cnt_int_count_28_.T 
   1          1        1    Node  u1_cnt_int_count_28_.C 
   1         15        1    Node  u1_cnt_int_count_29_.T 
   1          1        1    Node  u1_cnt_int_count_29_.C 
   1          8        1    Node  u1_cnt_int_count_30_.T 
   1          1        1    Node  u1_cnt_int_count_30_.C 
   1          9        1    Node  u1_cnt_int_count_31_.T 
   1          1        1    Node  u1_cnt_int_count_31_.C 
   1          8        1    Node  u1_n_58_n 
   1         17        1    Node  u1_n_85_n 
   1         25        1    Node  u1_n_109_n 
   1          1        1    Node  u0_q1_1_.AR 
   4          6        1    Node  u0_q1_1_.D 
   1          1        1    Node  u0_q1_1_.C 
   1          1        1    Node  u0_q1_2_.AR 
   4          6        1    Node  u0_q1_2_.D 
   1          1        1    Node  u0_q1_2_.C 
   1          1        1    Node  u0_q1_3_.AR 
   4          6        1    Node  u0_q1_3_.D 
   1          1        1    Node  u0_q1_3_.C 
   1          1        1    Node  u0_q1_4_.AR 
   4          6        1    Node  u0_q1_4_.D 
   1          1        1    Node  u0_q1_4_.C 
   1          1        1    Node  u0_q1_5_.AR 
   4          6        1    Node  u0_q1_5_.D 
   1          1        1    Node  u0_q1_5_.C 
   1          1        1    Node  u0_q1_6_.AR 
   4          6        1    Node  u0_q1_6_.D 
   1          1        1    Node  u0_q1_6_.C 
   1          1        1    Node  u0_q1_7_.AR 
   2          5        1    Node  u0_q1_7_.D 
   1          1        1    Node  u0_q1_7_.C 
=========
 164                 P-Term Total: 164
                       Total Pins: 15
                      Total Nodes: 47
            Average P-Term/Output: 2


Equations:

valid = (u2_q.Q & !u1_q_3_.Q);

sample_clk = (!clk & u2_q.Q & !u1_q_3_.Q);

serial_out.AR = (!rst_bar);

serial_out.D = (load & d_0_
     # !load & send & u0_q1_1_.Q
     # !load & u2_q.Q & u0_q1_1_.Q
     # !load & !send & !u2_q.Q & serial_out.Q);

serial_out.C = (clk);

u2_q.AR = (!rst_bar);

!u2_q.D = (!send & !u2_q.Q);

u2_q.C = (clk);

u1_q_3_.AR = (0);

!u1_q_3_.D = (load
     # !u2_q.Q & !u1_q_3_.Q
     # u2_q.Q & !u1_cnt_int_count_0_.Q & !u1_cnt_int_count_3_.Q
     # u2_q.Q & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_3_.Q
     # u2_q.Q & !u1_cnt_int_count_2_.Q & !u1_cnt_int_count_3_.Q
     # u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q
     # u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q
     # u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & !u1_cnt_int_count_18_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q
     # u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & !u1_cnt_int_count_19_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q
     # u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q & !u1_n_85_n
     # u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & u1_cnt_int_count_28_.Q & u1_cnt_int_count_29_.Q & u1_cnt_int_count_30_.Q & u1_cnt_int_count_31_.Q & u1_n_85_n & u1_n_109_n
     # u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q & u1_n_85_n & !u1_n_109_n);

u1_q_3_.C = (clk);

!u1_cnt_int_count_0_.D = (load & !u1_cnt_int_count_0_.Q
     # !u2_q.Q & !u1_cnt_int_count_0_.Q
     # !load & u2_q.Q & u1_cnt_int_count_0_.Q
     # !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q
     # !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & !u1_cnt_int_count_18_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q
     # !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & !u1_cnt_int_count_19_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q
     # !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q & !u1_n_85_n
     # !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_27_n & u1_cnt_int_un5_count_28_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & u1_cnt_int_count_28_.Q & u1_cnt_int_count_29_.Q & u1_cnt_int_count_30_.Q & u1_cnt_int_count_31_.Q & u1_n_85_n);

u1_cnt_int_count_0_.C = (clk);

u1_cnt_int_un5_count_26_n.X1 = (u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & u1_n_85_n
     # u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & !u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q & u1_n_85_n);

u1_cnt_int_un5_count_26_n.X2 = (!u1_cnt_int_count_20_.Q & !u1_cnt_int_count_21_.Q & !u1_cnt_int_count_22_.Q & !u1_cnt_int_count_23_.Q & !u1_cnt_int_count_24_.Q & !u1_cnt_int_count_25_.Q & !u1_cnt_int_count_26_.Q & !u1_cnt_int_count_27_.Q);

u1_cnt_int_un5_count_27_n.X1 = (!u1_cnt_int_count_8_.Q & !u1_cnt_int_count_12_.Q & !u1_cnt_int_count_13_.Q & !u1_cnt_int_count_14_.Q & !u1_cnt_int_count_15_.Q & !u1_cnt_int_count_16_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_18_.Q & !u1_cnt_int_count_19_.Q
     # !u1_cnt_int_count_9_.Q & !u1_cnt_int_count_12_.Q & !u1_cnt_int_count_13_.Q & !u1_cnt_int_count_14_.Q & !u1_cnt_int_count_15_.Q & !u1_cnt_int_count_16_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_18_.Q & !u1_cnt_int_count_19_.Q
     # !u1_cnt_int_count_10_.Q & !u1_cnt_int_count_12_.Q & !u1_cnt_int_count_13_.Q & !u1_cnt_int_count_14_.Q & !u1_cnt_int_count_15_.Q & !u1_cnt_int_count_16_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_18_.Q & !u1_cnt_int_count_19_.Q
     # !u1_cnt_int_count_11_.Q & !u1_cnt_int_count_12_.Q & !u1_cnt_int_count_13_.Q & !u1_cnt_int_count_14_.Q & !u1_cnt_int_count_15_.Q & !u1_cnt_int_count_16_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_18_.Q & !u1_cnt_int_count_19_.Q
     # !u1_cnt_int_count_12_.Q & !u1_cnt_int_count_13_.Q & !u1_cnt_int_count_14_.Q & !u1_cnt_int_count_15_.Q & !u1_cnt_int_count_16_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_18_.Q & !u1_cnt_int_count_19_.Q & !u1_n_58_n
     # u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_cnt_int_count_14_.Q & u1_cnt_int_count_15_.Q & u1_cnt_int_count_16_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_18_.Q & !u1_cnt_int_count_19_.Q & u1_n_58_n
     # u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_cnt_int_count_14_.Q & u1_cnt_int_count_15_.Q & u1_cnt_int_count_16_.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_n_58_n
     # u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_cnt_int_count_14_.Q & u1_cnt_int_count_15_.Q & u1_cnt_int_count_16_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_n_58_n);

u1_cnt_int_un5_count_27_n.X2 = (u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_cnt_int_count_14_.Q & u1_cnt_int_count_15_.Q & u1_cnt_int_count_16_.Q & !u1_cnt_int_count_17_.Q & !u1_cnt_int_count_18_.Q & u1_n_58_n);

u1_cnt_int_un5_count_28_n.X1 = (u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q
     # u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & !u1_cnt_int_count_4_.Q & !u1_cnt_int_count_5_.Q & !u1_cnt_int_count_6_.Q & !u1_cnt_int_count_7_.Q & !u1_cnt_int_count_8_.Q & !u1_cnt_int_count_9_.Q & !u1_cnt_int_count_10_.Q & !u1_cnt_int_count_11_.Q);

u1_cnt_int_un5_count_28_n.X2 = (!u1_cnt_int_count_4_.Q & !u1_cnt_int_count_5_.Q & !u1_cnt_int_count_6_.Q & !u1_cnt_int_count_7_.Q & !u1_cnt_int_count_8_.Q & !u1_cnt_int_count_9_.Q & !u1_cnt_int_count_10_.Q & !u1_cnt_int_count_11_.Q);

u1_cnt_int_count_1_.D = (load & u1_cnt_int_count_1_.Q
     # !u2_q.Q & u1_cnt_int_count_1_.Q
     # !u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q
     # !load & u2_q.Q & u1_cnt_int_count_0_.Q & !u1_cnt_int_count_1_.Q);

u1_cnt_int_count_1_.C = (clk);

u1_cnt_int_count_2_.D.X1 = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q);

u1_cnt_int_count_2_.D.X2 = (u1_cnt_int_count_2_.Q);

u1_cnt_int_count_2_.C = (clk);

u1_cnt_int_count_3_.T.X1 = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q
     # !load & u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_26_n & u1_cnt_int_un5_count_27_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & !u1_cnt_int_count_4_.Q & !u1_cnt_int_count_5_.Q & !u1_cnt_int_count_6_.Q & !u1_cnt_int_count_7_.Q & !u1_cnt_int_count_8_.Q & !u1_cnt_int_count_9_.Q & !u1_cnt_int_count_10_.Q & !u1_cnt_int_count_11_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & u1_cnt_int_count_28_.Q & u1_cnt_int_count_29_.Q & u1_cnt_int_count_30_.Q & u1_cnt_int_count_31_.Q & u1_n_109_n
     # !load & u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_26_n & u1_cnt_int_un5_count_27_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & !u1_cnt_int_count_4_.Q & !u1_cnt_int_count_5_.Q & !u1_cnt_int_count_6_.Q & !u1_cnt_int_count_7_.Q & !u1_cnt_int_count_8_.Q & !u1_cnt_int_count_9_.Q & !u1_cnt_int_count_10_.Q & !u1_cnt_int_count_11_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q & u1_n_109_n);

u1_cnt_int_count_3_.T.X2 = (!load & u2_q.Q & !u1_cnt_int_count_0_.Q & u1_cnt_int_un5_count_26_n & u1_cnt_int_un5_count_27_n & !u1_cnt_int_count_1_.Q & !u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & !u1_cnt_int_count_4_.Q & !u1_cnt_int_count_5_.Q & !u1_cnt_int_count_6_.Q & !u1_cnt_int_count_7_.Q & !u1_cnt_int_count_8_.Q & !u1_cnt_int_count_9_.Q & !u1_cnt_int_count_10_.Q & !u1_cnt_int_count_11_.Q & !u1_cnt_int_count_28_.Q & !u1_cnt_int_count_29_.Q & !u1_cnt_int_count_30_.Q & !u1_cnt_int_count_31_.Q);

u1_cnt_int_count_3_.C = (clk);

u1_cnt_int_count_4_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q);

u1_cnt_int_count_4_.C = (clk);

u1_cnt_int_count_5_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q);

u1_cnt_int_count_5_.C = (clk);

u1_cnt_int_count_6_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q);

u1_cnt_int_count_6_.C = (clk);

u1_cnt_int_count_7_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q);

u1_cnt_int_count_7_.C = (clk);

u1_cnt_int_count_8_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q);

u1_cnt_int_count_8_.C = (clk);

u1_cnt_int_count_9_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q);

u1_cnt_int_count_9_.C = (clk);

u1_cnt_int_count_10_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q);

u1_cnt_int_count_10_.C = (clk);

u1_cnt_int_count_11_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q);

u1_cnt_int_count_11_.C = (clk);

u1_cnt_int_count_12_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q);

u1_cnt_int_count_12_.C = (clk);

u1_cnt_int_count_13_.T = (!load & u2_q.Q & u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q);

u1_cnt_int_count_13_.C = (clk);

u1_cnt_int_count_14_.T = (!load & u2_q.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_n_58_n);

u1_cnt_int_count_14_.C = (clk);

u1_cnt_int_count_15_.T = (!load & u2_q.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_cnt_int_count_14_.Q & u1_n_58_n);

u1_cnt_int_count_15_.C = (clk);

u1_cnt_int_count_16_.T = (!load & u2_q.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_cnt_int_count_14_.Q & u1_cnt_int_count_15_.Q & u1_n_58_n);

u1_cnt_int_count_16_.C = (clk);

u1_cnt_int_count_17_.D = (load & u1_cnt_int_count_17_.Q
     # !u2_q.Q & u1_cnt_int_count_17_.Q
     # u1_cnt_int_count_17_.Q & !u1_n_85_n
     # !load & u2_q.Q & !u1_cnt_int_count_17_.Q & u1_n_85_n);

u1_cnt_int_count_17_.C = (clk);

u1_cnt_int_count_18_.D.X1 = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_n_85_n);

u1_cnt_int_count_18_.D.X2 = (u1_cnt_int_count_18_.Q);

u1_cnt_int_count_18_.C = (clk);

u1_cnt_int_count_19_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_n_85_n);

u1_cnt_int_count_19_.C = (clk);

u1_cnt_int_count_20_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_n_85_n);

u1_cnt_int_count_20_.C = (clk);

u1_cnt_int_count_21_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_n_85_n);

u1_cnt_int_count_21_.C = (clk);

u1_cnt_int_count_22_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_n_85_n);

u1_cnt_int_count_22_.C = (clk);

u1_cnt_int_count_23_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_n_85_n);

u1_cnt_int_count_23_.C = (clk);

u1_cnt_int_count_24_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_n_85_n);

u1_cnt_int_count_24_.C = (clk);

u1_cnt_int_count_25_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_n_85_n);

u1_cnt_int_count_25_.C = (clk);

u1_cnt_int_count_26_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_cnt_int_count_25_.Q & u1_n_85_n);

u1_cnt_int_count_26_.C = (clk);

u1_cnt_int_count_27_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_n_85_n);

u1_cnt_int_count_27_.C = (clk);

u1_cnt_int_count_28_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & u1_n_85_n);

u1_cnt_int_count_28_.C = (clk);

u1_cnt_int_count_29_.T = (!load & u2_q.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & u1_cnt_int_count_28_.Q & u1_n_85_n);

u1_cnt_int_count_29_.C = (clk);

u1_cnt_int_count_30_.T = (!load & u2_q.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & u1_cnt_int_count_28_.Q & u1_cnt_int_count_29_.Q & u1_n_109_n);

u1_cnt_int_count_30_.C = (clk);

u1_cnt_int_count_31_.T = (!load & u2_q.Q & u1_cnt_int_count_25_.Q & u1_cnt_int_count_26_.Q & u1_cnt_int_count_27_.Q & u1_cnt_int_count_28_.Q & u1_cnt_int_count_29_.Q & u1_cnt_int_count_30_.Q & u1_n_109_n);

u1_cnt_int_count_31_.C = (clk);

u1_n_58_n = (u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q);

u1_n_85_n = (u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_cnt_int_count_14_.Q & u1_cnt_int_count_15_.Q & u1_cnt_int_count_16_.Q);

u1_n_109_n = (u1_cnt_int_count_0_.Q & u1_cnt_int_count_1_.Q & u1_cnt_int_count_2_.Q & u1_cnt_int_count_3_.Q & u1_cnt_int_count_4_.Q & u1_cnt_int_count_5_.Q & u1_cnt_int_count_6_.Q & u1_cnt_int_count_7_.Q & u1_cnt_int_count_8_.Q & u1_cnt_int_count_9_.Q & u1_cnt_int_count_10_.Q & u1_cnt_int_count_11_.Q & u1_cnt_int_count_12_.Q & u1_cnt_int_count_13_.Q & u1_cnt_int_count_14_.Q & u1_cnt_int_count_15_.Q & u1_cnt_int_count_16_.Q & u1_cnt_int_count_17_.Q & u1_cnt_int_count_18_.Q & u1_cnt_int_count_19_.Q & u1_cnt_int_count_20_.Q & u1_cnt_int_count_21_.Q & u1_cnt_int_count_22_.Q & u1_cnt_int_count_23_.Q & u1_cnt_int_count_24_.Q);

u0_q1_1_.AR = (!rst_bar);

u0_q1_1_.D = (load & d_1_
     # !load & send & u0_q1_2_.Q
     # !load & u2_q.Q & u0_q1_2_.Q
     # !load & !send & !u2_q.Q & u0_q1_1_.Q);

u0_q1_1_.C = (clk);

u0_q1_2_.AR = (!rst_bar);

u0_q1_2_.D = (load & d_2_
     # !load & send & u0_q1_3_.Q
     # !load & u2_q.Q & u0_q1_3_.Q
     # !load & !send & !u2_q.Q & u0_q1_2_.Q);

u0_q1_2_.C = (clk);

u0_q1_3_.AR = (!rst_bar);

u0_q1_3_.D = (load & d_3_
     # !load & send & u0_q1_4_.Q
     # !load & u2_q.Q & u0_q1_4_.Q
     # !load & !send & !u2_q.Q & u0_q1_3_.Q);

u0_q1_3_.C = (clk);

u0_q1_4_.AR = (!rst_bar);

u0_q1_4_.D = (load & d_4_
     # !load & send & u0_q1_5_.Q
     # !load & u2_q.Q & u0_q1_5_.Q
     # !load & !send & !u2_q.Q & u0_q1_4_.Q);

u0_q1_4_.C = (clk);

u0_q1_5_.AR = (!rst_bar);

u0_q1_5_.D = (load & d_5_
     # !load & send & u0_q1_6_.Q
     # !load & u2_q.Q & u0_q1_6_.Q
     # !load & !send & !u2_q.Q & u0_q1_5_.Q);

u0_q1_5_.C = (clk);

u0_q1_6_.AR = (!rst_bar);

u0_q1_6_.D = (load & d_6_
     # !load & send & u0_q1_7_.Q
     # !load & u2_q.Q & u0_q1_7_.Q
     # !load & !send & !u2_q.Q & u0_q1_6_.Q);

u0_q1_6_.C = (clk);

u0_q1_7_.AR = (!rst_bar);

u0_q1_7_.D = (d_7_ & load
     # !load & !send & !u2_q.Q & u0_q1_7_.Q);

u0_q1_7_.C = (clk);


Reverse-Polarity Equations:

