Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/VIVADO/vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot maxpooling_tb_behav xil_defaultlib.maxpooling_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/FUXI/transformer_2D/CNN_FPGA_DEMO/learn_cnn_fpga/learn_cnn_fpga.srcs/sources_1/imports/src_top/maxpooling_24X24.v" Line 2. Module maxpooling doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/FUXI/transformer_2D/CNN_FPGA_DEMO/learn_cnn_fpga/learn_cnn_fpga.srcs/sources_1/imports/src_top/maxpooling_24X24.v" Line 2. Module maxpooling doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maxpooling
Compiling module xil_defaultlib.maxpooling_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot maxpooling_tb_behav
