Summarizing most recent topology information and exporting FPGALINK variables:
Host list
fpga-0002
fpga-0003
fpga-0004
fpga-0005
fpga-0006
Ring topology information: column from north to south, end connected back to start
fpga-0002:acl0
fpga-0003:acl0
fpga-0004:acl0
fpga-0005:acl0
fpga-0006:acl0
fpga-0006:acl1
fpga-0005:acl1
fpga-0004:acl1
fpga-0003:acl1
fpga-0002:acl1
Generated connections
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
Topology configuration request accepted after 0.301681041718s

The following have been reloaded with a version change:
  1) bittware_520n/20.4.0 => bittware_520n/20.4.0_max
  2) intelFPGA_pro/21.1.0 => intelFPGA_pro/21.2.0

Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0005
fpga-0005
fpga-0006
fpga-0006
Ring topology information: column from north to south, end connected back to start
Ring topology information: column from north to south, end connected back to start
fpga-0002:acl0
fpga-0002:acl0
fpga-0003:acl0
fpga-0003:acl0
fpga-0004:acl0
fpga-0004:acl0
fpga-0005:acl0
fpga-0005:acl0
fpga-0006:acl0
fpga-0006:acl0
fpga-0006:acl1
fpga-0006:acl1
fpga-0005:acl1
fpga-0005:acl1
fpga-0004:acl1
fpga-0004:acl1
fpga-0003:acl1
fpga-0003:acl1
fpga-0002:acl1
fpga-0002:acl1
Generated connections
Generated connections
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
Host list
Host list
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
Host list
Host list
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
fpga-0002
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
fpga-0002
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
fpga-0003
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
fpga-0003
fpga-0004
fpga-0002
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
fpga-0004
fpga-0005
fpga-0005
fpga-0006
fpga-0006
Ring topology information: column from north to south, end connected back to start
Ring topology information: column from north to south, end connected back to start
fpga-0002:acl0
fpga-0002:acl0
fpga-0003:acl0
fpga-0003:acl0
fpga-0004:acl0
fpga-0004:acl0
fpga-0005:acl0
fpga-0005:acl0
fpga-0006:acl0
fpga-0006:acl0
fpga-0006:acl1
fpga-0006:acl1
fpga-0005:acl1
fpga-0005:acl1
fpga-0004:acl1
fpga-0004:acl1
fpga-0003:acl1
fpga-0003:acl1
fpga-0002:acl1
fpga-0002:acl1
Generated connections
Generated connections
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0005
fpga-0005
fpga-0006
fpga-0006
Ring topology information: column from north to south, end connected back to start
Ring topology information: column from north to south, end connected back to start
fpga-0002:acl0
fpga-0002:acl0
fpga-0003:acl0
fpga-0003:acl0
fpga-0004:acl0
fpga-0004:acl0
fpga-0005:acl0
fpga-0005:acl0
fpga-0006:acl0
fpga-0006:acl0
fpga-0006:acl1
fpga-0006:acl1
fpga-0005:acl1
fpga-0005:acl1
fpga-0004:acl1
fpga-0004:acl1
fpga-0003:acl1
fpga-0003:acl1
fpga-0002:acl1
fpga-0002:acl1
Generated connections
Generated connections
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0005
fpga-0005
fpga-0006
fpga-0006
Ring topology information: column from north to south, end connected back to start
Ring topology information: column from north to south, end connected back to start
fpga-0002:acl0
fpga-0002:acl0
fpga-0003:acl0
fpga-0003:acl0
fpga-0004:acl0
fpga-0004:acl0
fpga-0005:acl0
fpga-0005:acl0
fpga-0006:acl0
fpga-0006:acl0
fpga-0006:acl1
fpga-0006:acl1
fpga-0005:acl1
fpga-0005:acl1
fpga-0004:acl1
fpga-0004:acl1
fpga-0003:acl1
fpga-0003:acl1
fpga-0002:acl1
fpga-0002:acl1
Generated connections
Generated connections
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
Topology configuration request accepted after 0.301681041718s
Topology configuration request accepted after 0.301681041718s
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0002
fpga-0002
fpga-0003
fpga-0003
fpga-0004
fpga-0004
fpga-0005
fpga-0005
fpga-0006
fpga-0006
Ring topology information: column from north to south, end connected back to start
Ring topology information: column from north to south, end connected back to start
fpga-0002:acl0
fpga-0002:acl0
fpga-0003:acl0
fpga-0003:acl0
fpga-0004:acl0
fpga-0004:acl0
fpga-0005:acl0
fpga-0005:acl0
fpga-0006:acl0
fpga-0006:acl0
fpga-0006:acl1
fpga-0006:acl1
fpga-0005:acl1
fpga-0005:acl1
fpga-0004:acl1
fpga-0004:acl1
fpga-0003:acl1
fpga-0003:acl1
fpga-0002:acl1
fpga-0002:acl1
Generated connections
Generated connections
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK0=fpga-0002:acl0:ch1-fpga-0003:acl0:ch0
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK1=fpga-0002:acl0:ch3-fpga-0003:acl0:ch2
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK2=fpga-0003:acl0:ch1-fpga-0004:acl0:ch0
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK3=fpga-0003:acl0:ch3-fpga-0004:acl0:ch2
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
FPGALINK4=fpga-0004:acl0:ch1-fpga-0005:acl0:ch0
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
FPGALINK5=fpga-0004:acl0:ch3-fpga-0005:acl0:ch2
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK6=fpga-0005:acl0:ch1-fpga-0006:acl0:ch0
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK7=fpga-0005:acl0:ch3-fpga-0006:acl0:ch2
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK8=fpga-0006:acl0:ch1-fpga-0006:acl1:ch0
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK9=fpga-0006:acl0:ch3-fpga-0006:acl1:ch2
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK10=fpga-0006:acl1:ch1-fpga-0005:acl1:ch0
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK11=fpga-0006:acl1:ch3-fpga-0005:acl1:ch2
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK12=fpga-0005:acl1:ch1-fpga-0004:acl1:ch0
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK13=fpga-0005:acl1:ch3-fpga-0004:acl1:ch2
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK14=fpga-0004:acl1:ch1-fpga-0003:acl1:ch0
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK15=fpga-0004:acl1:ch3-fpga-0003:acl1:ch2
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
Topology configuration request accepted after 0.301681041718s
Topology configuration request accepted after 0.301681041718s
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
Topology configuration request accepted after 0.301681041718s
Topology configuration request accepted after 0.301681041718s
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
Topology configuration request accepted after 0.301681041718s
Topology configuration request accepted after 0.301681041718s
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK16=fpga-0003:acl1:ch1-fpga-0002:acl1:ch0
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK17=fpga-0003:acl1:ch3-fpga-0002:acl1:ch2
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK18=fpga-0002:acl1:ch1-fpga-0002:acl0:ch0
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
FPGALINK19=fpga-0002:acl1:ch3-fpga-0002:acl0:ch2
Topology configuration request accepted after 0.301681041718s
Topology configuration request accepted after 0.301681041718s
-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:../../synthesis_artifacts/b_eff/520n-21.2.0-20.4.0-iec/communication_bw520n_IEC.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the effective bandwidth benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 1.3
MPI Version:  3.1
Config. Time: Thu Oct 07 13:21:41 UTC 2021
Git Commit:   48e0386

Summary:
Communication Type            PCIE
Kernel File                   ../../synthesis_artifacts/b_eff/520n-21.2.0-20.4.0-iec/communication_bw520n_IEC.aocx
Kernel Replications           2
Loop Length                   256 - 65536
MPI Ranks                     10
Message Sizes                 2^0 - 2^20 Bytes
Repetitions                   10
Test Mode                     No
Device                        p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
Generation Time: 6.25400e-06 s
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
Measure for 1 Byte
Measure for 2 Byte
Measure for 4 Byte
Measure for 8 Byte
Measure for 16 Byte
Measure for 32 Byte
Measure for 64 Byte
Measure for 128 Byte
Measure for 256 Byte
Measure for 512 Byte
Measure for 1024 Byte
Measure for 2048 Byte
Measure for 4096 Byte
Measure for 8192 Byte
Measure for 16384 Byte
Measure for 32768 Byte
Measure for 65536 Byte
Measure for 131072 Byte
Measure for 262144 Byte
Measure for 524288 Byte
Measure for 1048576 Byte
Collect results over MPI...................... done!
Execution Time: 2.20910e+03 s
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
Validation Time: 3.20300e-06 s
          MSize        looplength          transfer               B/s
              1             65536       7.94628e+00       1.64948e+05
              2             65536       7.91752e+00       3.31094e+05
              4             65536       7.96690e+00       6.58083e+05
              8             65536       7.95525e+00       1.31809e+06
             16             65536       8.01398e+00       2.61687e+06
             32             65536       7.99638e+00       5.24525e+06
             64             65536       7.99183e+00       1.04965e+07
            128             65536       7.97905e+00       2.10266e+07
            256             65536       1.33744e+01       2.50885e+07
            512             65536       2.29269e+01       2.92708e+07
           1024             65536       1.30232e+01       1.03060e+08
           2048             65536       1.89392e+01       1.41735e+08
           4096             56211       2.05284e+01       2.24314e+08
           8192             46886       2.02574e+01       3.79209e+08
          16384             37561       1.68184e+01       7.31816e+08
          32768             28236       1.32867e+01       1.39273e+09
          65536             18911       9.73470e+00       2.54625e+09
         131072              9586       5.75794e+00       4.36426e+09
         262144               261       2.00413e-01       6.82787e+09
         524288               256       2.81178e-01       9.54683e+09
        1048576               256       4.86750e-01       1.10297e+10

b_eff = 1.78019e+09 B/s
Validation: SUCCESS!
