Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan  6 16:52:56 2025
| Host         : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/kernel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7a200tfbg484-3
| Speed File   : -3
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|             Instance             |                     Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                     |                                         (top) |        132 |        132 |       0 |    0 |  97 |      0 |      0 |          0 |
|   bd_0_i                         |                                          bd_0 |        132 |        132 |       0 |    0 |  97 |      0 |      0 |          0 |
|     hls_inst                     |                               bd_0_hls_inst_0 |        132 |        132 |       0 |    0 |  97 |      0 |      0 |          0 |
|       inst                       |                        bd_0_hls_inst_0_kernel |        132 |        132 |       0 |    0 |  97 |      0 |      0 |          0 |
|         (inst)                   |                        bd_0_hls_inst_0_kernel |          1 |          1 |       0 |    0 |  95 |      0 |      0 |          0 |
|         flow_control_loop_pipe_U | bd_0_hls_inst_0_kernel_flow_control_loop_pipe |        131 |        131 |       0 |    0 |   2 |      0 |      0 |          0 |
+----------------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


