--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml vga_solid.twx vga_solid.ncd -o vga_solid.twr vga_solid.pcf
-ucf vga_solid.ucf

Design file:              vga_solid.ncd
Physical constraint file: vga_solid.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: your_instance_name/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: your_instance_name/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: your_instance_name/clkfbout
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: your_instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: your_instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: your_instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: your_instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: your_instance_name/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: your_instance_name/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout0 = PERIOD TIMEGRP 
"your_instance_name_clkout0"         TS_sys_clk_pin * 0.251851852 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1395 paths analyzed, 253 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.643ns.
--------------------------------------------------------------------------------

Paths for end point v_counter_0 (SLICE_X15Y33.A4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_counter_8 (FF)
  Destination:          v_counter_0 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.251 - 0.268)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_counter_8 to v_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.408   v_counter<9>
                                                       v_counter_8
    SLICE_X13Y32.B1      net (fanout=3)        0.756   v_counter<8>
    SLICE_X13Y32.B       Tilo                  0.259   N10
                                                       v_counter[9]_PWR_4_o_equal_5_o<9>_SW0
    SLICE_X13Y32.C4      net (fanout=9)        0.325   N4
    SLICE_X13Y32.C       Tilo                  0.259   N10
                                                       Mcount_v_counter_lut<0>
    SLICE_X12Y32.A4      net (fanout=1)        0.239   Mcount_v_counter_lut<0>
    SLICE_X12Y32.AMUX    Topaa                 0.377   v_counter<3>
                                                       Mcount_v_counter_lut<0>_rt
                                                       Mcount_v_counter_cy<3>
    SLICE_X15Y33.A4      net (fanout=1)        0.511   Mcount_v_counter
    SLICE_X15Y33.CLK     Tas                   0.322   v_counter<0>
                                                       v_counter_0_dpot
                                                       v_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.625ns logic, 1.831ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_counter_7 (FF)
  Destination:          v_counter_0 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.251 - 0.269)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_counter_7 to v_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.408   v_counter<7>
                                                       v_counter_7
    SLICE_X13Y32.B2      net (fanout=3)        0.614   v_counter<7>
    SLICE_X13Y32.B       Tilo                  0.259   N10
                                                       v_counter[9]_PWR_4_o_equal_5_o<9>_SW0
    SLICE_X13Y32.C4      net (fanout=9)        0.325   N4
    SLICE_X13Y32.C       Tilo                  0.259   N10
                                                       Mcount_v_counter_lut<0>
    SLICE_X12Y32.A4      net (fanout=1)        0.239   Mcount_v_counter_lut<0>
    SLICE_X12Y32.AMUX    Topaa                 0.377   v_counter<3>
                                                       Mcount_v_counter_lut<0>_rt
                                                       Mcount_v_counter_cy<3>
    SLICE_X15Y33.A4      net (fanout=1)        0.511   Mcount_v_counter
    SLICE_X15Y33.CLK     Tas                   0.322   v_counter<0>
                                                       v_counter_0_dpot
                                                       v_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (1.625ns logic, 1.689ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               v_counter_5 (FF)
  Destination:          v_counter_0 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.251 - 0.269)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: v_counter_5 to v_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.408   v_counter<7>
                                                       v_counter_5
    SLICE_X13Y32.C3      net (fanout=11)       1.176   v_counter<5>
    SLICE_X13Y32.C       Tilo                  0.259   N10
                                                       Mcount_v_counter_lut<0>
    SLICE_X12Y32.A4      net (fanout=1)        0.239   Mcount_v_counter_lut<0>
    SLICE_X12Y32.AMUX    Topaa                 0.377   v_counter<3>
                                                       Mcount_v_counter_lut<0>_rt
                                                       Mcount_v_counter_cy<3>
    SLICE_X15Y33.A4      net (fanout=1)        0.511   Mcount_v_counter
    SLICE_X15Y33.CLK     Tas                   0.322   v_counter<0>
                                                       v_counter_0_dpot
                                                       v_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.366ns logic, 1.926ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point h_counter_9 (SLICE_X14Y35.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_counter_7 (FF)
  Destination:          h_counter_9 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.293ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_counter_7 to h_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.DQ      Tcko                  0.447   h_counter<7>
                                                       h_counter_7
    SLICE_X13Y33.B1      net (fanout=4)        0.947   h_counter<7>
    SLICE_X13Y33.B       Tilo                  0.259   h_counter[9]_PWR_4_o_equal_4_o_inv
                                                       h_counter[9]_PWR_4_o_equal_4_o<9>_SW0
    SLICE_X15Y33.C6      net (fanout=12)       0.341   N2
    SLICE_X15Y33.C       Tilo                  0.259   v_counter<0>
                                                       Mcount_h_counter_lut<0>
    SLICE_X14Y33.A4      net (fanout=1)        0.275   Mcount_h_counter_lut<0>
    SLICE_X14Y33.COUT    Topcya                0.379   h_counter<3>
                                                       Mcount_h_counter_lut<0>_rt
                                                       Mcount_h_counter_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<3>
    SLICE_X14Y34.COUT    Tbyp                  0.076   h_counter<7>
                                                       Mcount_h_counter_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<7>
    SLICE_X14Y35.CLK     Tcinck                0.304   h_counter<9>
                                                       Mcount_h_counter_xor<9>
                                                       h_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.724ns logic, 1.569ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_counter_7 (FF)
  Destination:          h_counter_9 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.260ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_counter_7 to h_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.DQ      Tcko                  0.447   h_counter<7>
                                                       h_counter_7
    SLICE_X13Y33.B1      net (fanout=4)        0.947   h_counter<7>
    SLICE_X13Y33.B       Tilo                  0.259   h_counter[9]_PWR_4_o_equal_4_o_inv
                                                       h_counter[9]_PWR_4_o_equal_4_o<9>_SW0
    SLICE_X13Y33.C4      net (fanout=12)       0.314   N2
    SLICE_X13Y33.C       Tilo                  0.259   h_counter[9]_PWR_4_o_equal_4_o_inv
                                                       h_counter[9]_PWR_4_o_equal_4_o_inv1
    SLICE_X14Y33.AX      net (fanout=1)        0.440   h_counter[9]_PWR_4_o_equal_4_o_inv
    SLICE_X14Y33.COUT    Taxcy                 0.208   h_counter<3>
                                                       Mcount_h_counter_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<3>
    SLICE_X14Y34.COUT    Tbyp                  0.076   h_counter<7>
                                                       Mcount_h_counter_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<7>
    SLICE_X14Y35.CLK     Tcinck                0.304   h_counter<9>
                                                       Mcount_h_counter_xor<9>
                                                       h_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.553ns logic, 1.707ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_counter_4 (FF)
  Destination:          h_counter_9 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.134ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_counter_4 to h_counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.447   h_counter<7>
                                                       h_counter_4
    SLICE_X13Y33.C2      net (fanout=13)       1.394   h_counter<4>
    SLICE_X13Y33.C       Tilo                  0.259   h_counter[9]_PWR_4_o_equal_4_o_inv
                                                       h_counter[9]_PWR_4_o_equal_4_o_inv1
    SLICE_X14Y33.AX      net (fanout=1)        0.440   h_counter[9]_PWR_4_o_equal_4_o_inv
    SLICE_X14Y33.COUT    Taxcy                 0.208   h_counter<3>
                                                       Mcount_h_counter_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<3>
    SLICE_X14Y34.COUT    Tbyp                  0.076   h_counter<7>
                                                       Mcount_h_counter_cy<7>
    SLICE_X14Y35.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<7>
    SLICE_X14Y35.CLK     Tcinck                0.304   h_counter<9>
                                                       Mcount_h_counter_xor<9>
                                                       h_counter_9
    -------------------------------------------------  ---------------------------
    Total                                      3.134ns (1.294ns logic, 1.840ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point h_counter_7 (SLICE_X14Y34.CIN), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_counter_7 (FF)
  Destination:          h_counter_7 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.224ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_counter_7 to h_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.DQ      Tcko                  0.447   h_counter<7>
                                                       h_counter_7
    SLICE_X13Y33.B1      net (fanout=4)        0.947   h_counter<7>
    SLICE_X13Y33.B       Tilo                  0.259   h_counter[9]_PWR_4_o_equal_4_o_inv
                                                       h_counter[9]_PWR_4_o_equal_4_o<9>_SW0
    SLICE_X15Y33.C6      net (fanout=12)       0.341   N2
    SLICE_X15Y33.C       Tilo                  0.259   v_counter<0>
                                                       Mcount_h_counter_lut<0>
    SLICE_X14Y33.A4      net (fanout=1)        0.275   Mcount_h_counter_lut<0>
    SLICE_X14Y33.COUT    Topcya                0.379   h_counter<3>
                                                       Mcount_h_counter_lut<0>_rt
                                                       Mcount_h_counter_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<3>
    SLICE_X14Y34.CLK     Tcinck                0.314   h_counter<7>
                                                       Mcount_h_counter_cy<7>
                                                       h_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.658ns logic, 1.566ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_counter_7 (FF)
  Destination:          h_counter_7 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.191ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_counter_7 to h_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.DQ      Tcko                  0.447   h_counter<7>
                                                       h_counter_7
    SLICE_X13Y33.B1      net (fanout=4)        0.947   h_counter<7>
    SLICE_X13Y33.B       Tilo                  0.259   h_counter[9]_PWR_4_o_equal_4_o_inv
                                                       h_counter[9]_PWR_4_o_equal_4_o<9>_SW0
    SLICE_X13Y33.C4      net (fanout=12)       0.314   N2
    SLICE_X13Y33.C       Tilo                  0.259   h_counter[9]_PWR_4_o_equal_4_o_inv
                                                       h_counter[9]_PWR_4_o_equal_4_o_inv1
    SLICE_X14Y33.AX      net (fanout=1)        0.440   h_counter[9]_PWR_4_o_equal_4_o_inv
    SLICE_X14Y33.COUT    Taxcy                 0.208   h_counter<3>
                                                       Mcount_h_counter_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<3>
    SLICE_X14Y34.CLK     Tcinck                0.314   h_counter<7>
                                                       Mcount_h_counter_cy<7>
                                                       h_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (1.487ns logic, 1.704ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_counter_4 (FF)
  Destination:          h_counter_7 (FF)
  Requirement:          39.705ns
  Data Path Delay:      3.065ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 39.705ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: h_counter_4 to h_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.447   h_counter<7>
                                                       h_counter_4
    SLICE_X13Y33.C2      net (fanout=13)       1.394   h_counter<4>
    SLICE_X13Y33.C       Tilo                  0.259   h_counter[9]_PWR_4_o_equal_4_o_inv
                                                       h_counter[9]_PWR_4_o_equal_4_o_inv1
    SLICE_X14Y33.AX      net (fanout=1)        0.440   h_counter[9]_PWR_4_o_equal_4_o_inv
    SLICE_X14Y33.COUT    Taxcy                 0.208   h_counter<3>
                                                       Mcount_h_counter_cy<3>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   Mcount_h_counter_cy<3>
    SLICE_X14Y34.CLK     Tcinck                0.314   h_counter<7>
                                                       Mcount_h_counter_cy<7>
                                                       h_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (1.228ns logic, 1.837ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_your_instance_name_clkout0 = PERIOD TIMEGRP "your_instance_name_clkout0"
        TS_sys_clk_pin * 0.251851852 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point v_counter_0 (SLICE_X15Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_counter_0 (FF)
  Destination:          v_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_counter_0 to v_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.AQ      Tcko                  0.198   v_counter<0>
                                                       v_counter_0
    SLICE_X15Y33.A6      net (fanout=3)        0.026   v_counter<0>
    SLICE_X15Y33.CLK     Tah         (-Th)    -0.215   v_counter<0>
                                                       v_counter_0_dpot
                                                       v_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point v_counter_7 (SLICE_X12Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_counter_7 (FF)
  Destination:          v_counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_counter_7 to v_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.200   v_counter<7>
                                                       v_counter_7
    SLICE_X12Y33.D6      net (fanout=3)        0.022   v_counter<7>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.237   v_counter<7>
                                                       Mcount_v_counter_lut<7>
                                                       Mcount_v_counter_cy<7>
                                                       v_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point v_counter_4 (SLICE_X12Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v_counter_4 (FF)
  Destination:          v_counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v_counter_4 to v_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.200   v_counter<7>
                                                       v_counter_4
    SLICE_X12Y33.A6      net (fanout=3)        0.031   v_counter<4>
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.238   v_counter<7>
                                                       Mcount_v_counter_lut<4>
                                                       Mcount_v_counter_cy<7>
                                                       v_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.438ns logic, 0.031ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout0 = PERIOD TIMEGRP "your_instance_name_clkout0"
        TS_sys_clk_pin * 0.251851852 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.975ns (period - min period limit)
  Period: 39.705ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: your_instance_name/clkout1_buf/I0
  Logical resource: your_instance_name/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: your_instance_name/clkout0
--------------------------------------------------------------------------------
Slack: 39.275ns (period - (min high pulse limit / (high pulse / period)))
  Period: 39.705ns
  High pulse: 19.852ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: v_counter<3>/SR
  Logical resource: v_counter_1/SR
  Location pin: SLICE_X12Y32.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 39.275ns (period - (min high pulse limit / (high pulse / period)))
  Period: 39.705ns
  High pulse: 19.852ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: v_counter<3>/SR
  Logical resource: v_counter_2/SR
  Location pin: SLICE_X12Y32.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      0.917ns|            0|            0|            0|         1395|
| TS_your_instance_name_clkout0 |     39.706ns|      3.643ns|          N/A|            0|            0|         1395|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.643|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1395 paths, 0 nets, and 197 connections

Design statistics:
   Minimum period:   3.643ns{1}   (Maximum frequency: 274.499MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 15 17:27:49 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



