|control_Reg_Inst
clk => clk.IN3
reset => reset.IN2
R[0] << VGA:VGA_Controller.Red[0]
R[1] << VGA:VGA_Controller.Red[1]
R[2] << VGA:VGA_Controller.Red[2]
R[3] << VGA:VGA_Controller.Red[3]
R[4] << VGA:VGA_Controller.Red[4]
R[5] << VGA:VGA_Controller.Red[5]
R[6] << VGA:VGA_Controller.Red[6]
R[7] << VGA:VGA_Controller.Red[7]
G[0] << VGA:VGA_Controller.Green[0]
G[1] << VGA:VGA_Controller.Green[1]
G[2] << VGA:VGA_Controller.Green[2]
G[3] << VGA:VGA_Controller.Green[3]
G[4] << VGA:VGA_Controller.Green[4]
G[5] << VGA:VGA_Controller.Green[5]
G[6] << VGA:VGA_Controller.Green[6]
G[7] << VGA:VGA_Controller.Green[7]
B[0] << VGA:VGA_Controller.Blue[0]
B[1] << VGA:VGA_Controller.Blue[1]
B[2] << VGA:VGA_Controller.Blue[2]
B[3] << VGA:VGA_Controller.Blue[3]
B[4] << VGA:VGA_Controller.Blue[4]
B[5] << VGA:VGA_Controller.Blue[5]
B[6] << VGA:VGA_Controller.Blue[6]
B[7] << VGA:VGA_Controller.Blue[7]
hsync << VGA:VGA_Controller.hsync
vsync << VGA:VGA_Controller.vsync
vgaclk << VGA:VGA_Controller.vgaclk


|control_Reg_Inst|unidadControl:unitC
clk => clk.IN1
reset => reset.IN1
Instr[12] => Instr[12].IN1
Instr[13] => Instr[13].IN1
Instr[14] => Instr[14].IN1
Instr[15] => Instr[15].IN1
Instr[16] => ~NO_FANOUT~
Instr[17] => ~NO_FANOUT~
Instr[18] => ~NO_FANOUT~
Instr[19] => ~NO_FANOUT~
Instr[20] => Instr[20].IN1
Instr[21] => Instr[21].IN1
Instr[22] => Instr[22].IN1
Instr[23] => Instr[23].IN1
Instr[24] => Instr[24].IN1
Instr[25] => Instr[25].IN1
Instr[26] => Instr[26].IN1
Instr[27] => Instr[27].IN1
Instr[28] => Instr[28].IN1
Instr[29] => Instr[29].IN1
Instr[30] => Instr[30].IN1
Instr[31] => Instr[31].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
RegSrc[0] <= decode:dec.port10
RegSrc[1] <= decode:dec.port10
RegWrite <= condlogic:cl.port10
ImmSrc[0] <= decode:dec.port9
ImmSrc[1] <= decode:dec.port9
ALUSrc <= decode:dec.port8
ALUControl[0] <= decode:dec.port11
ALUControl[1] <= decode:dec.port11
ALUControl[2] <= decode:dec.port11
ALUControl[3] <= decode:dec.port11
MemWrite <= condlogic:cl.port11
MemtoReg <= decode:dec.port7
PCSrc <= condlogic:cl.port9


|control_Reg_Inst|unidadControl:unitC|decode:dec
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux0.IN4
Op[0] => Mux1.IN4
Op[0] => controls.OUTPUTSELECT
Op[0] => Mux2.IN5
Op[0] => ImmSrc[0].DATAIN
Op[0] => MemtoReg.DATAIN
Op[1] => Mux0.IN3
Op[1] => Mux1.IN3
Op[1] => Mux2.IN4
Op[1] => RegSrc[0].DATAIN
Op[1] => ImmSrc[1].DATAIN
Op[1] => PCS.IN1
Funct[0] => FlagW.IN1
Funct[0] => FlagW.DATAB
Funct[0] => Mux1.IN5
Funct[0] => controls.DATAB
Funct[0] => controls.DATAB
Funct[1] => Mux3.IN19
Funct[1] => ALUControl.DATAB
Funct[1] => Equal0.IN0
Funct[1] => Equal1.IN1
Funct[1] => Equal2.IN3
Funct[2] => Mux3.IN18
Funct[2] => Equal2.IN1
Funct[3] => Mux3.IN17
Funct[3] => Decoder0.IN1
Funct[3] => ALUControl.DATAB
Funct[3] => Equal0.IN3
Funct[3] => Equal1.IN0
Funct[3] => Equal2.IN2
Funct[4] => Mux3.IN16
Funct[4] => Decoder0.IN0
Funct[4] => Equal2.IN0
Funct[5] => Mux0.IN5
Rd[0] => Equal3.IN3
Rd[1] => Equal3.IN2
Rd[2] => Equal3.IN1
Rd[3] => Equal3.IN0
FlagW[0] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
FlagW[1] <= FlagW.DB_MAX_OUTPUT_PORT_TYPE
PCS <= PCS.DB_MAX_OUTPUT_PORT_TYPE
RegW <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemW <= controls.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= Op[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= Op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
NoWrite <= NoWrite.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|unidadControl:unitC|condlogic:cl
clk => clk.IN2
reset => reset.IN2
NoWrite => RegWrite.IN1
Cond[0] => Cond[0].IN1
Cond[1] => Cond[1].IN1
Cond[2] => Cond[2].IN1
Cond[3] => Cond[3].IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
ALUFlags[2] => ALUFlags[2].IN1
ALUFlags[3] => ALUFlags[3].IN1
FlagW[0] => FlagWrite.IN1
FlagW[1] => FlagWrite.IN1
PCS => PCSrc.IN1
RegW => RegWrite.IN1
MemW => MemWrite.IN1
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|unidadControl:unitC|condlogic:cl|flopenr:flagreg1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|unidadControl:unitC|condlogic:cl|flopenr:flagreg0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|unidadControl:unitC|condlogic:cl|condcheck:cc
Cond[0] => Mux0.IN14
Cond[1] => Mux0.IN13
Cond[2] => Mux0.IN12
Cond[3] => Mux0.IN11
Flags[0] => ge.IN0
Flags[0] => Mux0.IN18
Flags[0] => Mux0.IN5
Flags[1] => CondEx.IN0
Flags[1] => Mux0.IN17
Flags[1] => Mux0.IN3
Flags[2] => Mux0.IN16
Flags[2] => CondEx.IN1
Flags[2] => CondEx.IN1
Flags[2] => Mux0.IN8
Flags[3] => ge.IN1
Flags[3] => Mux0.IN15
Flags[3] => Mux0.IN4
CondEx <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR
clk => clk.IN2
reset => reset.IN1
PCSrc => PCSrc.IN1
result[0] => result[0].IN2
result[1] => result[1].IN2
result[2] => result[2].IN2
result[3] => result[3].IN2
result[4] => result[4].IN2
result[5] => result[5].IN2
result[6] => result[6].IN2
result[7] => result[7].IN2
result[8] => result[8].IN2
result[9] => result[9].IN2
result[10] => result[10].IN2
result[11] => result[11].IN2
result[12] => result[12].IN2
result[13] => result[13].IN2
result[14] => result[14].IN2
result[15] => result[15].IN2
result[16] => result[16].IN2
result[17] => result[17].IN2
result[18] => result[18].IN2
result[19] => result[19].IN2
result[20] => result[20].IN2
result[21] => result[21].IN2
result[22] => result[22].IN2
result[23] => result[23].IN2
result[24] => result[24].IN2
result[25] => result[25].IN2
result[26] => result[26].IN2
result[27] => result[27].IN2
result[28] => result[28].IN2
result[29] => result[29].IN2
result[30] => result[30].IN2
result[31] => result[31].IN2
RegSrc[0] => RegSrc[0].IN1
RegSrc[1] => RegSrc[1].IN1
RegWrite => RegWrite.IN1
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
ALUSrc => ALUSrc.IN1
SrcA[0] <= regfile:rf.port7
SrcA[1] <= regfile:rf.port7
SrcA[2] <= regfile:rf.port7
SrcA[3] <= regfile:rf.port7
SrcA[4] <= regfile:rf.port7
SrcA[5] <= regfile:rf.port7
SrcA[6] <= regfile:rf.port7
SrcA[7] <= regfile:rf.port7
SrcA[8] <= regfile:rf.port7
SrcA[9] <= regfile:rf.port7
SrcA[10] <= regfile:rf.port7
SrcA[11] <= regfile:rf.port7
SrcA[12] <= regfile:rf.port7
SrcA[13] <= regfile:rf.port7
SrcA[14] <= regfile:rf.port7
SrcA[15] <= regfile:rf.port7
SrcA[16] <= regfile:rf.port7
SrcA[17] <= regfile:rf.port7
SrcA[18] <= regfile:rf.port7
SrcA[19] <= regfile:rf.port7
SrcA[20] <= regfile:rf.port7
SrcA[21] <= regfile:rf.port7
SrcA[22] <= regfile:rf.port7
SrcA[23] <= regfile:rf.port7
SrcA[24] <= regfile:rf.port7
SrcA[25] <= regfile:rf.port7
SrcA[26] <= regfile:rf.port7
SrcA[27] <= regfile:rf.port7
SrcA[28] <= regfile:rf.port7
SrcA[29] <= regfile:rf.port7
SrcA[30] <= regfile:rf.port7
SrcA[31] <= regfile:rf.port7
SrcB[0] <= muxARM:srcbmux.port3
SrcB[1] <= muxARM:srcbmux.port3
SrcB[2] <= muxARM:srcbmux.port3
SrcB[3] <= muxARM:srcbmux.port3
SrcB[4] <= muxARM:srcbmux.port3
SrcB[5] <= muxARM:srcbmux.port3
SrcB[6] <= muxARM:srcbmux.port3
SrcB[7] <= muxARM:srcbmux.port3
SrcB[8] <= muxARM:srcbmux.port3
SrcB[9] <= muxARM:srcbmux.port3
SrcB[10] <= muxARM:srcbmux.port3
SrcB[11] <= muxARM:srcbmux.port3
SrcB[12] <= muxARM:srcbmux.port3
SrcB[13] <= muxARM:srcbmux.port3
SrcB[14] <= muxARM:srcbmux.port3
SrcB[15] <= muxARM:srcbmux.port3
SrcB[16] <= muxARM:srcbmux.port3
SrcB[17] <= muxARM:srcbmux.port3
SrcB[18] <= muxARM:srcbmux.port3
SrcB[19] <= muxARM:srcbmux.port3
SrcB[20] <= muxARM:srcbmux.port3
SrcB[21] <= muxARM:srcbmux.port3
SrcB[22] <= muxARM:srcbmux.port3
SrcB[23] <= muxARM:srcbmux.port3
SrcB[24] <= muxARM:srcbmux.port3
SrcB[25] <= muxARM:srcbmux.port3
SrcB[26] <= muxARM:srcbmux.port3
SrcB[27] <= muxARM:srcbmux.port3
SrcB[28] <= muxARM:srcbmux.port3
SrcB[29] <= muxARM:srcbmux.port3
SrcB[30] <= muxARM:srcbmux.port3
SrcB[31] <= muxARM:srcbmux.port3
WriteData[0] <= WriteData[0].DB_MAX_OUTPUT_PORT_TYPE
WriteData[1] <= WriteData[1].DB_MAX_OUTPUT_PORT_TYPE
WriteData[2] <= WriteData[2].DB_MAX_OUTPUT_PORT_TYPE
WriteData[3] <= WriteData[3].DB_MAX_OUTPUT_PORT_TYPE
WriteData[4] <= WriteData[4].DB_MAX_OUTPUT_PORT_TYPE
WriteData[5] <= WriteData[5].DB_MAX_OUTPUT_PORT_TYPE
WriteData[6] <= WriteData[6].DB_MAX_OUTPUT_PORT_TYPE
WriteData[7] <= WriteData[7].DB_MAX_OUTPUT_PORT_TYPE
WriteData[8] <= WriteData[8].DB_MAX_OUTPUT_PORT_TYPE
WriteData[9] <= WriteData[9].DB_MAX_OUTPUT_PORT_TYPE
WriteData[10] <= WriteData[10].DB_MAX_OUTPUT_PORT_TYPE
WriteData[11] <= WriteData[11].DB_MAX_OUTPUT_PORT_TYPE
WriteData[12] <= WriteData[12].DB_MAX_OUTPUT_PORT_TYPE
WriteData[13] <= WriteData[13].DB_MAX_OUTPUT_PORT_TYPE
WriteData[14] <= WriteData[14].DB_MAX_OUTPUT_PORT_TYPE
WriteData[15] <= WriteData[15].DB_MAX_OUTPUT_PORT_TYPE
WriteData[16] <= WriteData[16].DB_MAX_OUTPUT_PORT_TYPE
WriteData[17] <= WriteData[17].DB_MAX_OUTPUT_PORT_TYPE
WriteData[18] <= WriteData[18].DB_MAX_OUTPUT_PORT_TYPE
WriteData[19] <= WriteData[19].DB_MAX_OUTPUT_PORT_TYPE
WriteData[20] <= WriteData[20].DB_MAX_OUTPUT_PORT_TYPE
WriteData[21] <= WriteData[21].DB_MAX_OUTPUT_PORT_TYPE
WriteData[22] <= WriteData[22].DB_MAX_OUTPUT_PORT_TYPE
WriteData[23] <= WriteData[23].DB_MAX_OUTPUT_PORT_TYPE
WriteData[24] <= WriteData[24].DB_MAX_OUTPUT_PORT_TYPE
WriteData[25] <= WriteData[25].DB_MAX_OUTPUT_PORT_TYPE
WriteData[26] <= WriteData[26].DB_MAX_OUTPUT_PORT_TYPE
WriteData[27] <= WriteData[27].DB_MAX_OUTPUT_PORT_TYPE
WriteData[28] <= WriteData[28].DB_MAX_OUTPUT_PORT_TYPE
WriteData[29] <= WriteData[29].DB_MAX_OUTPUT_PORT_TYPE
WriteData[30] <= WriteData[30].DB_MAX_OUTPUT_PORT_TYPE
WriteData[31] <= WriteData[31].DB_MAX_OUTPUT_PORT_TYPE
Instr[0] <= Instr[0].DB_MAX_OUTPUT_PORT_TYPE
Instr[1] <= Instr[1].DB_MAX_OUTPUT_PORT_TYPE
Instr[2] <= Instr[2].DB_MAX_OUTPUT_PORT_TYPE
Instr[3] <= Instr[3].DB_MAX_OUTPUT_PORT_TYPE
Instr[4] <= Instr[4].DB_MAX_OUTPUT_PORT_TYPE
Instr[5] <= Instr[5].DB_MAX_OUTPUT_PORT_TYPE
Instr[6] <= Instr[6].DB_MAX_OUTPUT_PORT_TYPE
Instr[7] <= Instr[7].DB_MAX_OUTPUT_PORT_TYPE
Instr[8] <= Instr[8].DB_MAX_OUTPUT_PORT_TYPE
Instr[9] <= Instr[9].DB_MAX_OUTPUT_PORT_TYPE
Instr[10] <= Instr[10].DB_MAX_OUTPUT_PORT_TYPE
Instr[11] <= Instr[11].DB_MAX_OUTPUT_PORT_TYPE
Instr[12] <= Instr[12].DB_MAX_OUTPUT_PORT_TYPE
Instr[13] <= Instr[13].DB_MAX_OUTPUT_PORT_TYPE
Instr[14] <= Instr[14].DB_MAX_OUTPUT_PORT_TYPE
Instr[15] <= Instr[15].DB_MAX_OUTPUT_PORT_TYPE
Instr[16] <= Instr[16].DB_MAX_OUTPUT_PORT_TYPE
Instr[17] <= Instr[17].DB_MAX_OUTPUT_PORT_TYPE
Instr[18] <= Instr[18].DB_MAX_OUTPUT_PORT_TYPE
Instr[19] <= Instr[19].DB_MAX_OUTPUT_PORT_TYPE
Instr[20] <= Instr[20].DB_MAX_OUTPUT_PORT_TYPE
Instr[21] <= Instr[21].DB_MAX_OUTPUT_PORT_TYPE
Instr[22] <= Instr[22].DB_MAX_OUTPUT_PORT_TYPE
Instr[23] <= Instr[23].DB_MAX_OUTPUT_PORT_TYPE
Instr[24] <= modulo_instrucciones:mI.port4
Instr[25] <= modulo_instrucciones:mI.port4
Instr[26] <= modulo_instrucciones:mI.port4
Instr[27] <= modulo_instrucciones:mI.port4
Instr[28] <= modulo_instrucciones:mI.port4
Instr[29] <= modulo_instrucciones:mI.port4
Instr[30] <= modulo_instrucciones:mI.port4
Instr[31] <= modulo_instrucciones:mI.port4


|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI
clk => clk.IN2
reset => reset.IN1
PCSrc => PCSrc.IN1
result[0] => result[0].IN1
result[1] => result[1].IN1
result[2] => result[2].IN1
result[3] => result[3].IN1
result[4] => result[4].IN1
result[5] => result[5].IN1
result[6] => result[6].IN1
result[7] => result[7].IN1
result[8] => result[8].IN1
result[9] => result[9].IN1
result[10] => result[10].IN1
result[11] => result[11].IN1
result[12] => result[12].IN1
result[13] => result[13].IN1
result[14] => result[14].IN1
result[15] => result[15].IN1
result[16] => result[16].IN1
result[17] => result[17].IN1
result[18] => result[18].IN1
result[19] => result[19].IN1
result[20] => result[20].IN1
result[21] => result[21].IN1
result[22] => result[22].IN1
result[23] => result[23].IN1
result[24] => result[24].IN1
result[25] => result[25].IN1
result[26] => result[26].IN1
result[27] => result[27].IN1
result[28] => result[28].IN1
result[29] => result[29].IN1
result[30] => result[30].IN1
result[31] => result[31].IN1
dataOut[0] <= instructionMemory:intMem.port2
dataOut[1] <= instructionMemory:intMem.port2
dataOut[2] <= instructionMemory:intMem.port2
dataOut[3] <= instructionMemory:intMem.port2
dataOut[4] <= instructionMemory:intMem.port2
dataOut[5] <= instructionMemory:intMem.port2
dataOut[6] <= instructionMemory:intMem.port2
dataOut[7] <= instructionMemory:intMem.port2
dataOut[8] <= instructionMemory:intMem.port2
dataOut[9] <= instructionMemory:intMem.port2
dataOut[10] <= instructionMemory:intMem.port2
dataOut[11] <= instructionMemory:intMem.port2
dataOut[12] <= instructionMemory:intMem.port2
dataOut[13] <= instructionMemory:intMem.port2
dataOut[14] <= instructionMemory:intMem.port2
dataOut[15] <= instructionMemory:intMem.port2
dataOut[16] <= instructionMemory:intMem.port2
dataOut[17] <= instructionMemory:intMem.port2
dataOut[18] <= instructionMemory:intMem.port2
dataOut[19] <= instructionMemory:intMem.port2
dataOut[20] <= instructionMemory:intMem.port2
dataOut[21] <= instructionMemory:intMem.port2
dataOut[22] <= instructionMemory:intMem.port2
dataOut[23] <= instructionMemory:intMem.port2
dataOut[24] <= instructionMemory:intMem.port2
dataOut[25] <= instructionMemory:intMem.port2
dataOut[26] <= instructionMemory:intMem.port2
dataOut[27] <= instructionMemory:intMem.port2
dataOut[28] <= instructionMemory:intMem.port2
dataOut[29] <= instructionMemory:intMem.port2
dataOut[30] <= instructionMemory:intMem.port2
dataOut[31] <= instructionMemory:intMem.port2
pc_8[0] <= sum_pc:sumPC.port2
pc_8[1] <= sum_pc:sumPC.port2
pc_8[2] <= sum_pc:sumPC.port2
pc_8[3] <= sum_pc:sumPC.port2
pc_8[4] <= sum_pc:sumPC.port2
pc_8[5] <= sum_pc:sumPC.port2
pc_8[6] <= sum_pc:sumPC.port2
pc_8[7] <= sum_pc:sumPC.port2
pc_8[8] <= sum_pc:sumPC.port2
pc_8[9] <= sum_pc:sumPC.port2
pc_8[10] <= sum_pc:sumPC.port2
pc_8[11] <= sum_pc:sumPC.port2
pc_8[12] <= sum_pc:sumPC.port2
pc_8[13] <= sum_pc:sumPC.port2
pc_8[14] <= sum_pc:sumPC.port2
pc_8[15] <= sum_pc:sumPC.port2
pc_8[16] <= sum_pc:sumPC.port2
pc_8[17] <= sum_pc:sumPC.port2
pc_8[18] <= sum_pc:sumPC.port2
pc_8[19] <= sum_pc:sumPC.port2
pc_8[20] <= sum_pc:sumPC.port2
pc_8[21] <= sum_pc:sumPC.port2
pc_8[22] <= sum_pc:sumPC.port2
pc_8[23] <= sum_pc:sumPC.port2
pc_8[24] <= sum_pc:sumPC.port2
pc_8[25] <= sum_pc:sumPC.port2
pc_8[26] <= sum_pc:sumPC.port2
pc_8[27] <= sum_pc:sumPC.port2
pc_8[28] <= sum_pc:sumPC.port2
pc_8[29] <= sum_pc:sumPC.port2
pc_8[30] <= sum_pc:sumPC.port2
pc_8[31] <= sum_pc:sumPC.port2


|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC
clk => clk.IN1
reset => reset.IN1
PCSrc => PCSrc.IN1
result[0] => result[0].IN1
result[1] => result[1].IN1
result[2] => result[2].IN1
result[3] => result[3].IN1
result[4] => result[4].IN1
result[5] => result[5].IN1
result[6] => result[6].IN1
result[7] => result[7].IN1
result[8] => result[8].IN1
result[9] => result[9].IN1
result[10] => result[10].IN1
result[11] => result[11].IN1
result[12] => result[12].IN1
result[13] => result[13].IN1
result[14] => result[14].IN1
result[15] => result[15].IN1
result[16] => result[16].IN1
result[17] => result[17].IN1
result[18] => result[18].IN1
result[19] => result[19].IN1
result[20] => result[20].IN1
result[21] => result[21].IN1
result[22] => result[22].IN1
result[23] => result[23].IN1
result[24] => result[24].IN1
result[25] => result[25].IN1
result[26] => result[26].IN1
result[27] => result[27].IN1
result[28] => result[28].IN1
result[29] => result[29].IN1
result[30] => result[30].IN1
result[31] => result[31].IN1
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|muxARM:pcmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|clk_pc:clkPc
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|sum_pc:sumPC
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|instructionMemory:intMem
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => ~NO_FANOUT~
pc[3] => ~NO_FANOUT~
pc[4] => ~NO_FANOUT~
pc[5] => ~NO_FANOUT~
pc[6] => ~NO_FANOUT~
pc[7] => ~NO_FANOUT~
pc[8] => ~NO_FANOUT~
pc[9] => ~NO_FANOUT~
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
dataOut[0] <= <GND>
dataOut[1] <= <GND>
dataOut[2] <= <GND>
dataOut[3] <= <GND>
dataOut[4] <= <GND>
dataOut[5] <= <GND>
dataOut[6] <= <GND>
dataOut[7] <= <GND>
dataOut[8] <= <GND>
dataOut[9] <= <GND>
dataOut[10] <= <GND>
dataOut[11] <= <GND>
dataOut[12] <= <GND>
dataOut[13] <= <GND>
dataOut[14] <= <GND>
dataOut[15] <= <GND>
dataOut[16] <= <GND>
dataOut[17] <= <GND>
dataOut[18] <= <GND>
dataOut[19] <= <GND>
dataOut[20] <= <GND>
dataOut[21] <= <GND>
dataOut[22] <= <GND>
dataOut[23] <= <GND>
dataOut[24] <= <GND>
dataOut[25] <= <GND>
dataOut[26] <= <GND>
dataOut[27] <= <GND>
dataOut[28] <= <GND>
dataOut[29] <= <GND>
dataOut[30] <= <GND>
dataOut[31] <= <GND>


|control_Reg_Inst|Instuction_Register:mIR|modulo_instrucciones:mI|sum_pc:sumPC
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|muxARM:ra1mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|muxARM:ra2mux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|regfile:rf
clk => rf.we_a.CLK
clk => rf.waddr_a[3].CLK
clk => rf.waddr_a[2].CLK
clk => rf.waddr_a[1].CLK
clk => rf.waddr_a[0].CLK
clk => rf.data_a[31].CLK
clk => rf.data_a[30].CLK
clk => rf.data_a[29].CLK
clk => rf.data_a[28].CLK
clk => rf.data_a[27].CLK
clk => rf.data_a[26].CLK
clk => rf.data_a[25].CLK
clk => rf.data_a[24].CLK
clk => rf.data_a[23].CLK
clk => rf.data_a[22].CLK
clk => rf.data_a[21].CLK
clk => rf.data_a[20].CLK
clk => rf.data_a[19].CLK
clk => rf.data_a[18].CLK
clk => rf.data_a[17].CLK
clk => rf.data_a[16].CLK
clk => rf.data_a[15].CLK
clk => rf.data_a[14].CLK
clk => rf.data_a[13].CLK
clk => rf.data_a[12].CLK
clk => rf.data_a[11].CLK
clk => rf.data_a[10].CLK
clk => rf.data_a[9].CLK
clk => rf.data_a[8].CLK
clk => rf.data_a[7].CLK
clk => rf.data_a[6].CLK
clk => rf.data_a[5].CLK
clk => rf.data_a[4].CLK
clk => rf.data_a[3].CLK
clk => rf.data_a[2].CLK
clk => rf.data_a[1].CLK
clk => rf.data_a[0].CLK
clk => rf.CLK0
we3 => rf.we_a.DATAIN
we3 => rf.WE
ra1[0] => Equal0.IN3
ra1[0] => rf.RADDR
ra1[1] => Equal0.IN2
ra1[1] => rf.RADDR1
ra1[2] => Equal0.IN1
ra1[2] => rf.RADDR2
ra1[3] => Equal0.IN0
ra1[3] => rf.RADDR3
ra2[0] => Equal1.IN3
ra2[0] => rf.PORTBRADDR
ra2[1] => Equal1.IN2
ra2[1] => rf.PORTBRADDR1
ra2[2] => Equal1.IN1
ra2[2] => rf.PORTBRADDR2
ra2[3] => Equal1.IN0
ra2[3] => rf.PORTBRADDR3
wa3[0] => rf.waddr_a[0].DATAIN
wa3[0] => rf.WADDR
wa3[1] => rf.waddr_a[1].DATAIN
wa3[1] => rf.WADDR1
wa3[2] => rf.waddr_a[2].DATAIN
wa3[2] => rf.WADDR2
wa3[3] => rf.waddr_a[3].DATAIN
wa3[3] => rf.WADDR3
wd3[0] => rf.data_a[0].DATAIN
wd3[0] => rf.DATAIN
wd3[1] => rf.data_a[1].DATAIN
wd3[1] => rf.DATAIN1
wd3[2] => rf.data_a[2].DATAIN
wd3[2] => rf.DATAIN2
wd3[3] => rf.data_a[3].DATAIN
wd3[3] => rf.DATAIN3
wd3[4] => rf.data_a[4].DATAIN
wd3[4] => rf.DATAIN4
wd3[5] => rf.data_a[5].DATAIN
wd3[5] => rf.DATAIN5
wd3[6] => rf.data_a[6].DATAIN
wd3[6] => rf.DATAIN6
wd3[7] => rf.data_a[7].DATAIN
wd3[7] => rf.DATAIN7
wd3[8] => rf.data_a[8].DATAIN
wd3[8] => rf.DATAIN8
wd3[9] => rf.data_a[9].DATAIN
wd3[9] => rf.DATAIN9
wd3[10] => rf.data_a[10].DATAIN
wd3[10] => rf.DATAIN10
wd3[11] => rf.data_a[11].DATAIN
wd3[11] => rf.DATAIN11
wd3[12] => rf.data_a[12].DATAIN
wd3[12] => rf.DATAIN12
wd3[13] => rf.data_a[13].DATAIN
wd3[13] => rf.DATAIN13
wd3[14] => rf.data_a[14].DATAIN
wd3[14] => rf.DATAIN14
wd3[15] => rf.data_a[15].DATAIN
wd3[15] => rf.DATAIN15
wd3[16] => rf.data_a[16].DATAIN
wd3[16] => rf.DATAIN16
wd3[17] => rf.data_a[17].DATAIN
wd3[17] => rf.DATAIN17
wd3[18] => rf.data_a[18].DATAIN
wd3[18] => rf.DATAIN18
wd3[19] => rf.data_a[19].DATAIN
wd3[19] => rf.DATAIN19
wd3[20] => rf.data_a[20].DATAIN
wd3[20] => rf.DATAIN20
wd3[21] => rf.data_a[21].DATAIN
wd3[21] => rf.DATAIN21
wd3[22] => rf.data_a[22].DATAIN
wd3[22] => rf.DATAIN22
wd3[23] => rf.data_a[23].DATAIN
wd3[23] => rf.DATAIN23
wd3[24] => rf.data_a[24].DATAIN
wd3[24] => rf.DATAIN24
wd3[25] => rf.data_a[25].DATAIN
wd3[25] => rf.DATAIN25
wd3[26] => rf.data_a[26].DATAIN
wd3[26] => rf.DATAIN26
wd3[27] => rf.data_a[27].DATAIN
wd3[27] => rf.DATAIN27
wd3[28] => rf.data_a[28].DATAIN
wd3[28] => rf.DATAIN28
wd3[29] => rf.data_a[29].DATAIN
wd3[29] => rf.DATAIN29
wd3[30] => rf.data_a[30].DATAIN
wd3[30] => rf.DATAIN30
wd3[31] => rf.data_a[31].DATAIN
wd3[31] => rf.DATAIN31
r15[0] => rd1.DATAB
r15[0] => rd2.DATAB
r15[1] => rd1.DATAB
r15[1] => rd2.DATAB
r15[2] => rd1.DATAB
r15[2] => rd2.DATAB
r15[3] => rd1.DATAB
r15[3] => rd2.DATAB
r15[4] => rd1.DATAB
r15[4] => rd2.DATAB
r15[5] => rd1.DATAB
r15[5] => rd2.DATAB
r15[6] => rd1.DATAB
r15[6] => rd2.DATAB
r15[7] => rd1.DATAB
r15[7] => rd2.DATAB
r15[8] => rd1.DATAB
r15[8] => rd2.DATAB
r15[9] => rd1.DATAB
r15[9] => rd2.DATAB
r15[10] => rd1.DATAB
r15[10] => rd2.DATAB
r15[11] => rd1.DATAB
r15[11] => rd2.DATAB
r15[12] => rd1.DATAB
r15[12] => rd2.DATAB
r15[13] => rd1.DATAB
r15[13] => rd2.DATAB
r15[14] => rd1.DATAB
r15[14] => rd2.DATAB
r15[15] => rd1.DATAB
r15[15] => rd2.DATAB
r15[16] => rd1.DATAB
r15[16] => rd2.DATAB
r15[17] => rd1.DATAB
r15[17] => rd2.DATAB
r15[18] => rd1.DATAB
r15[18] => rd2.DATAB
r15[19] => rd1.DATAB
r15[19] => rd2.DATAB
r15[20] => rd1.DATAB
r15[20] => rd2.DATAB
r15[21] => rd1.DATAB
r15[21] => rd2.DATAB
r15[22] => rd1.DATAB
r15[22] => rd2.DATAB
r15[23] => rd1.DATAB
r15[23] => rd2.DATAB
r15[24] => rd1.DATAB
r15[24] => rd2.DATAB
r15[25] => rd1.DATAB
r15[25] => rd2.DATAB
r15[26] => rd1.DATAB
r15[26] => rd2.DATAB
r15[27] => rd1.DATAB
r15[27] => rd2.DATAB
r15[28] => rd1.DATAB
r15[28] => rd2.DATAB
r15[29] => rd1.DATAB
r15[29] => rd2.DATAB
r15[30] => rd1.DATAB
r15[30] => rd2.DATAB
r15[31] => rd1.DATAB
r15[31] => rd2.DATAB
rd1[0] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= rd1.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= rd2.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= rd2.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|extend:ext
Instr[0] => ExtImm.DATAB
Instr[0] => ExtImm.DATAA
Instr[1] => ExtImm.DATAB
Instr[1] => ExtImm.DATAA
Instr[2] => ExtImm.DATAB
Instr[2] => ExtImm.DATAA
Instr[3] => ExtImm.DATAB
Instr[3] => ExtImm.DATAA
Instr[4] => ExtImm.DATAB
Instr[4] => ExtImm.DATAA
Instr[5] => ExtImm.DATAB
Instr[5] => ExtImm.DATAA
Instr[6] => Mux3.IN3
Instr[6] => ExtImm.DATAA
Instr[7] => Mux2.IN3
Instr[7] => ExtImm.DATAA
Instr[8] => Mux1.IN3
Instr[8] => Mux3.IN2
Instr[9] => Mux0.IN3
Instr[9] => Mux2.IN2
Instr[10] => ExtImm.DATAB
Instr[10] => Mux1.IN2
Instr[11] => ExtImm.DATAB
Instr[11] => Mux0.IN2
Instr[12] => ExtImm.DATAB
Instr[13] => ExtImm.DATAB
Instr[14] => ExtImm.DATAB
Instr[15] => ExtImm.DATAB
Instr[16] => ExtImm.DATAB
Instr[17] => ExtImm.DATAB
Instr[18] => ExtImm.DATAB
Instr[19] => ExtImm.DATAB
Instr[20] => ExtImm.DATAB
Instr[21] => ExtImm.DATAB
Instr[22] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
Instr[23] => ExtImm.DATAB
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Instuction_Register:mIR|muxARM:srcbmux
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|Clock:clock
ci => co~reg0.CLK
ci => counter[0].CLK
ci => counter[1].CLK
ci => counter[2].CLK
ci => counter[3].CLK
ci => counter[4].CLK
ci => counter[5].CLK
ci => counter[6].CLK
ci => counter[7].CLK
ci => counter[8].CLK
ci => counter[9].CLK
ci => counter[10].CLK
ci => counter[11].CLK
ci => counter[12].CLK
ci => counter[13].CLK
ci => counter[14].CLK
ci => counter[15].CLK
ci => counter[16].CLK
ci => counter[17].CLK
ci => counter[18].CLK
ci => counter[19].CLK
ci => counter[20].CLK
ci => counter[21].CLK
ci => counter[22].CLK
ci => counter[23].CLK
ci => counter[24].CLK
ci => counter[25].CLK
ci => counter[26].CLK
ci => counter[27].CLK
co <= co~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|VGA:VGA_Controller
clk => clk.IN1
display[0] => SyncPantalla:syncPantalla.display[0]
display[1] => SyncPantalla:syncPantalla.display[1]
display[2] => SyncPantalla:syncPantalla.display[2]
display[3] => SyncPantalla:syncPantalla.display[3]
display[4] => SyncPantalla:syncPantalla.display[4]
display[5] => SyncPantalla:syncPantalla.display[5]
display[6] => SyncPantalla:syncPantalla.display[6]
display[7] => SyncPantalla:syncPantalla.display[7]
ram[0][0] => SyncPantalla:syncPantalla.ram[0][0]
ram[0][1] => SyncPantalla:syncPantalla.ram[0][1]
ram[0][2] => SyncPantalla:syncPantalla.ram[0][2]
ram[0][3] => SyncPantalla:syncPantalla.ram[0][3]
ram[0][4] => SyncPantalla:syncPantalla.ram[0][4]
ram[0][5] => SyncPantalla:syncPantalla.ram[0][5]
ram[0][6] => SyncPantalla:syncPantalla.ram[0][6]
ram[0][7] => SyncPantalla:syncPantalla.ram[0][7]
ram[1][0] => SyncPantalla:syncPantalla.ram[1][0]
ram[1][1] => SyncPantalla:syncPantalla.ram[1][1]
ram[1][2] => SyncPantalla:syncPantalla.ram[1][2]
ram[1][3] => SyncPantalla:syncPantalla.ram[1][3]
ram[1][4] => SyncPantalla:syncPantalla.ram[1][4]
ram[1][5] => SyncPantalla:syncPantalla.ram[1][5]
ram[1][6] => SyncPantalla:syncPantalla.ram[1][6]
ram[1][7] => SyncPantalla:syncPantalla.ram[1][7]
ram[2][0] => SyncPantalla:syncPantalla.ram[2][0]
ram[2][1] => SyncPantalla:syncPantalla.ram[2][1]
ram[2][2] => SyncPantalla:syncPantalla.ram[2][2]
ram[2][3] => SyncPantalla:syncPantalla.ram[2][3]
ram[2][4] => SyncPantalla:syncPantalla.ram[2][4]
ram[2][5] => SyncPantalla:syncPantalla.ram[2][5]
ram[2][6] => SyncPantalla:syncPantalla.ram[2][6]
ram[2][7] => SyncPantalla:syncPantalla.ram[2][7]
ram[3][0] => SyncPantalla:syncPantalla.ram[3][0]
ram[3][1] => SyncPantalla:syncPantalla.ram[3][1]
ram[3][2] => SyncPantalla:syncPantalla.ram[3][2]
ram[3][3] => SyncPantalla:syncPantalla.ram[3][3]
ram[3][4] => SyncPantalla:syncPantalla.ram[3][4]
ram[3][5] => SyncPantalla:syncPantalla.ram[3][5]
ram[3][6] => SyncPantalla:syncPantalla.ram[3][6]
ram[3][7] => SyncPantalla:syncPantalla.ram[3][7]
ram[4][0] => SyncPantalla:syncPantalla.ram[4][0]
ram[4][1] => SyncPantalla:syncPantalla.ram[4][1]
ram[4][2] => SyncPantalla:syncPantalla.ram[4][2]
ram[4][3] => SyncPantalla:syncPantalla.ram[4][3]
ram[4][4] => SyncPantalla:syncPantalla.ram[4][4]
ram[4][5] => SyncPantalla:syncPantalla.ram[4][5]
ram[4][6] => SyncPantalla:syncPantalla.ram[4][6]
ram[4][7] => SyncPantalla:syncPantalla.ram[4][7]
ram[5][0] => SyncPantalla:syncPantalla.ram[5][0]
ram[5][1] => SyncPantalla:syncPantalla.ram[5][1]
ram[5][2] => SyncPantalla:syncPantalla.ram[5][2]
ram[5][3] => SyncPantalla:syncPantalla.ram[5][3]
ram[5][4] => SyncPantalla:syncPantalla.ram[5][4]
ram[5][5] => SyncPantalla:syncPantalla.ram[5][5]
ram[5][6] => SyncPantalla:syncPantalla.ram[5][6]
ram[5][7] => SyncPantalla:syncPantalla.ram[5][7]
ram[6][0] => SyncPantalla:syncPantalla.ram[6][0]
ram[6][1] => SyncPantalla:syncPantalla.ram[6][1]
ram[6][2] => SyncPantalla:syncPantalla.ram[6][2]
ram[6][3] => SyncPantalla:syncPantalla.ram[6][3]
ram[6][4] => SyncPantalla:syncPantalla.ram[6][4]
ram[6][5] => SyncPantalla:syncPantalla.ram[6][5]
ram[6][6] => SyncPantalla:syncPantalla.ram[6][6]
ram[6][7] => SyncPantalla:syncPantalla.ram[6][7]
ram[7][0] => SyncPantalla:syncPantalla.ram[7][0]
ram[7][1] => SyncPantalla:syncPantalla.ram[7][1]
ram[7][2] => SyncPantalla:syncPantalla.ram[7][2]
ram[7][3] => SyncPantalla:syncPantalla.ram[7][3]
ram[7][4] => SyncPantalla:syncPantalla.ram[7][4]
ram[7][5] => SyncPantalla:syncPantalla.ram[7][5]
ram[7][6] => SyncPantalla:syncPantalla.ram[7][6]
ram[7][7] => SyncPantalla:syncPantalla.ram[7][7]
ram[8][0] => SyncPantalla:syncPantalla.ram[8][0]
ram[8][1] => SyncPantalla:syncPantalla.ram[8][1]
ram[8][2] => SyncPantalla:syncPantalla.ram[8][2]
ram[8][3] => SyncPantalla:syncPantalla.ram[8][3]
ram[8][4] => SyncPantalla:syncPantalla.ram[8][4]
ram[8][5] => SyncPantalla:syncPantalla.ram[8][5]
ram[8][6] => SyncPantalla:syncPantalla.ram[8][6]
ram[8][7] => SyncPantalla:syncPantalla.ram[8][7]
ram[9][0] => SyncPantalla:syncPantalla.ram[9][0]
ram[9][1] => SyncPantalla:syncPantalla.ram[9][1]
ram[9][2] => SyncPantalla:syncPantalla.ram[9][2]
ram[9][3] => SyncPantalla:syncPantalla.ram[9][3]
ram[9][4] => SyncPantalla:syncPantalla.ram[9][4]
ram[9][5] => SyncPantalla:syncPantalla.ram[9][5]
ram[9][6] => SyncPantalla:syncPantalla.ram[9][6]
ram[9][7] => SyncPantalla:syncPantalla.ram[9][7]
ram[10][0] => SyncPantalla:syncPantalla.ram[10][0]
ram[10][1] => SyncPantalla:syncPantalla.ram[10][1]
ram[10][2] => SyncPantalla:syncPantalla.ram[10][2]
ram[10][3] => SyncPantalla:syncPantalla.ram[10][3]
ram[10][4] => SyncPantalla:syncPantalla.ram[10][4]
ram[10][5] => SyncPantalla:syncPantalla.ram[10][5]
ram[10][6] => SyncPantalla:syncPantalla.ram[10][6]
ram[10][7] => SyncPantalla:syncPantalla.ram[10][7]
ram[11][0] => SyncPantalla:syncPantalla.ram[11][0]
ram[11][1] => SyncPantalla:syncPantalla.ram[11][1]
ram[11][2] => SyncPantalla:syncPantalla.ram[11][2]
ram[11][3] => SyncPantalla:syncPantalla.ram[11][3]
ram[11][4] => SyncPantalla:syncPantalla.ram[11][4]
ram[11][5] => SyncPantalla:syncPantalla.ram[11][5]
ram[11][6] => SyncPantalla:syncPantalla.ram[11][6]
ram[11][7] => SyncPantalla:syncPantalla.ram[11][7]
ram[12][0] => SyncPantalla:syncPantalla.ram[12][0]
ram[12][1] => SyncPantalla:syncPantalla.ram[12][1]
ram[12][2] => SyncPantalla:syncPantalla.ram[12][2]
ram[12][3] => SyncPantalla:syncPantalla.ram[12][3]
ram[12][4] => SyncPantalla:syncPantalla.ram[12][4]
ram[12][5] => SyncPantalla:syncPantalla.ram[12][5]
ram[12][6] => SyncPantalla:syncPantalla.ram[12][6]
ram[12][7] => SyncPantalla:syncPantalla.ram[12][7]
ram[13][0] => SyncPantalla:syncPantalla.ram[13][0]
ram[13][1] => SyncPantalla:syncPantalla.ram[13][1]
ram[13][2] => SyncPantalla:syncPantalla.ram[13][2]
ram[13][3] => SyncPantalla:syncPantalla.ram[13][3]
ram[13][4] => SyncPantalla:syncPantalla.ram[13][4]
ram[13][5] => SyncPantalla:syncPantalla.ram[13][5]
ram[13][6] => SyncPantalla:syncPantalla.ram[13][6]
ram[13][7] => SyncPantalla:syncPantalla.ram[13][7]
ram[14][0] => SyncPantalla:syncPantalla.ram[14][0]
ram[14][1] => SyncPantalla:syncPantalla.ram[14][1]
ram[14][2] => SyncPantalla:syncPantalla.ram[14][2]
ram[14][3] => SyncPantalla:syncPantalla.ram[14][3]
ram[14][4] => SyncPantalla:syncPantalla.ram[14][4]
ram[14][5] => SyncPantalla:syncPantalla.ram[14][5]
ram[14][6] => SyncPantalla:syncPantalla.ram[14][6]
ram[14][7] => SyncPantalla:syncPantalla.ram[14][7]
ram[15][0] => SyncPantalla:syncPantalla.ram[15][0]
ram[15][1] => SyncPantalla:syncPantalla.ram[15][1]
ram[15][2] => SyncPantalla:syncPantalla.ram[15][2]
ram[15][3] => SyncPantalla:syncPantalla.ram[15][3]
ram[15][4] => SyncPantalla:syncPantalla.ram[15][4]
ram[15][5] => SyncPantalla:syncPantalla.ram[15][5]
ram[15][6] => SyncPantalla:syncPantalla.ram[15][6]
ram[15][7] => SyncPantalla:syncPantalla.ram[15][7]
ram[16][0] => SyncPantalla:syncPantalla.ram[16][0]
ram[16][1] => SyncPantalla:syncPantalla.ram[16][1]
ram[16][2] => SyncPantalla:syncPantalla.ram[16][2]
ram[16][3] => SyncPantalla:syncPantalla.ram[16][3]
ram[16][4] => SyncPantalla:syncPantalla.ram[16][4]
ram[16][5] => SyncPantalla:syncPantalla.ram[16][5]
ram[16][6] => SyncPantalla:syncPantalla.ram[16][6]
ram[16][7] => SyncPantalla:syncPantalla.ram[16][7]
ram[17][0] => SyncPantalla:syncPantalla.ram[17][0]
ram[17][1] => SyncPantalla:syncPantalla.ram[17][1]
ram[17][2] => SyncPantalla:syncPantalla.ram[17][2]
ram[17][3] => SyncPantalla:syncPantalla.ram[17][3]
ram[17][4] => SyncPantalla:syncPantalla.ram[17][4]
ram[17][5] => SyncPantalla:syncPantalla.ram[17][5]
ram[17][6] => SyncPantalla:syncPantalla.ram[17][6]
ram[17][7] => SyncPantalla:syncPantalla.ram[17][7]
ram[18][0] => SyncPantalla:syncPantalla.ram[18][0]
ram[18][1] => SyncPantalla:syncPantalla.ram[18][1]
ram[18][2] => SyncPantalla:syncPantalla.ram[18][2]
ram[18][3] => SyncPantalla:syncPantalla.ram[18][3]
ram[18][4] => SyncPantalla:syncPantalla.ram[18][4]
ram[18][5] => SyncPantalla:syncPantalla.ram[18][5]
ram[18][6] => SyncPantalla:syncPantalla.ram[18][6]
ram[18][7] => SyncPantalla:syncPantalla.ram[18][7]
ram[19][0] => SyncPantalla:syncPantalla.ram[19][0]
ram[19][1] => SyncPantalla:syncPantalla.ram[19][1]
ram[19][2] => SyncPantalla:syncPantalla.ram[19][2]
ram[19][3] => SyncPantalla:syncPantalla.ram[19][3]
ram[19][4] => SyncPantalla:syncPantalla.ram[19][4]
ram[19][5] => SyncPantalla:syncPantalla.ram[19][5]
ram[19][6] => SyncPantalla:syncPantalla.ram[19][6]
ram[19][7] => SyncPantalla:syncPantalla.ram[19][7]
ram[20][0] => SyncPantalla:syncPantalla.ram[20][0]
ram[20][1] => SyncPantalla:syncPantalla.ram[20][1]
ram[20][2] => SyncPantalla:syncPantalla.ram[20][2]
ram[20][3] => SyncPantalla:syncPantalla.ram[20][3]
ram[20][4] => SyncPantalla:syncPantalla.ram[20][4]
ram[20][5] => SyncPantalla:syncPantalla.ram[20][5]
ram[20][6] => SyncPantalla:syncPantalla.ram[20][6]
ram[20][7] => SyncPantalla:syncPantalla.ram[20][7]
ram[21][0] => SyncPantalla:syncPantalla.ram[21][0]
ram[21][1] => SyncPantalla:syncPantalla.ram[21][1]
ram[21][2] => SyncPantalla:syncPantalla.ram[21][2]
ram[21][3] => SyncPantalla:syncPantalla.ram[21][3]
ram[21][4] => SyncPantalla:syncPantalla.ram[21][4]
ram[21][5] => SyncPantalla:syncPantalla.ram[21][5]
ram[21][6] => SyncPantalla:syncPantalla.ram[21][6]
ram[21][7] => SyncPantalla:syncPantalla.ram[21][7]
ram[22][0] => SyncPantalla:syncPantalla.ram[22][0]
ram[22][1] => SyncPantalla:syncPantalla.ram[22][1]
ram[22][2] => SyncPantalla:syncPantalla.ram[22][2]
ram[22][3] => SyncPantalla:syncPantalla.ram[22][3]
ram[22][4] => SyncPantalla:syncPantalla.ram[22][4]
ram[22][5] => SyncPantalla:syncPantalla.ram[22][5]
ram[22][6] => SyncPantalla:syncPantalla.ram[22][6]
ram[22][7] => SyncPantalla:syncPantalla.ram[22][7]
ram[23][0] => SyncPantalla:syncPantalla.ram[23][0]
ram[23][1] => SyncPantalla:syncPantalla.ram[23][1]
ram[23][2] => SyncPantalla:syncPantalla.ram[23][2]
ram[23][3] => SyncPantalla:syncPantalla.ram[23][3]
ram[23][4] => SyncPantalla:syncPantalla.ram[23][4]
ram[23][5] => SyncPantalla:syncPantalla.ram[23][5]
ram[23][6] => SyncPantalla:syncPantalla.ram[23][6]
ram[23][7] => SyncPantalla:syncPantalla.ram[23][7]
ram[24][0] => SyncPantalla:syncPantalla.ram[24][0]
ram[24][1] => SyncPantalla:syncPantalla.ram[24][1]
ram[24][2] => SyncPantalla:syncPantalla.ram[24][2]
ram[24][3] => SyncPantalla:syncPantalla.ram[24][3]
ram[24][4] => SyncPantalla:syncPantalla.ram[24][4]
ram[24][5] => SyncPantalla:syncPantalla.ram[24][5]
ram[24][6] => SyncPantalla:syncPantalla.ram[24][6]
ram[24][7] => SyncPantalla:syncPantalla.ram[24][7]
ram[25][0] => SyncPantalla:syncPantalla.ram[25][0]
ram[25][1] => SyncPantalla:syncPantalla.ram[25][1]
ram[25][2] => SyncPantalla:syncPantalla.ram[25][2]
ram[25][3] => SyncPantalla:syncPantalla.ram[25][3]
ram[25][4] => SyncPantalla:syncPantalla.ram[25][4]
ram[25][5] => SyncPantalla:syncPantalla.ram[25][5]
ram[25][6] => SyncPantalla:syncPantalla.ram[25][6]
ram[25][7] => SyncPantalla:syncPantalla.ram[25][7]
ram[26][0] => SyncPantalla:syncPantalla.ram[26][0]
ram[26][1] => SyncPantalla:syncPantalla.ram[26][1]
ram[26][2] => SyncPantalla:syncPantalla.ram[26][2]
ram[26][3] => SyncPantalla:syncPantalla.ram[26][3]
ram[26][4] => SyncPantalla:syncPantalla.ram[26][4]
ram[26][5] => SyncPantalla:syncPantalla.ram[26][5]
ram[26][6] => SyncPantalla:syncPantalla.ram[26][6]
ram[26][7] => SyncPantalla:syncPantalla.ram[26][7]
ram[27][0] => SyncPantalla:syncPantalla.ram[27][0]
ram[27][1] => SyncPantalla:syncPantalla.ram[27][1]
ram[27][2] => SyncPantalla:syncPantalla.ram[27][2]
ram[27][3] => SyncPantalla:syncPantalla.ram[27][3]
ram[27][4] => SyncPantalla:syncPantalla.ram[27][4]
ram[27][5] => SyncPantalla:syncPantalla.ram[27][5]
ram[27][6] => SyncPantalla:syncPantalla.ram[27][6]
ram[27][7] => SyncPantalla:syncPantalla.ram[27][7]
ram[28][0] => SyncPantalla:syncPantalla.ram[28][0]
ram[28][1] => SyncPantalla:syncPantalla.ram[28][1]
ram[28][2] => SyncPantalla:syncPantalla.ram[28][2]
ram[28][3] => SyncPantalla:syncPantalla.ram[28][3]
ram[28][4] => SyncPantalla:syncPantalla.ram[28][4]
ram[28][5] => SyncPantalla:syncPantalla.ram[28][5]
ram[28][6] => SyncPantalla:syncPantalla.ram[28][6]
ram[28][7] => SyncPantalla:syncPantalla.ram[28][7]
ram[29][0] => SyncPantalla:syncPantalla.ram[29][0]
ram[29][1] => SyncPantalla:syncPantalla.ram[29][1]
ram[29][2] => SyncPantalla:syncPantalla.ram[29][2]
ram[29][3] => SyncPantalla:syncPantalla.ram[29][3]
ram[29][4] => SyncPantalla:syncPantalla.ram[29][4]
ram[29][5] => SyncPantalla:syncPantalla.ram[29][5]
ram[29][6] => SyncPantalla:syncPantalla.ram[29][6]
ram[29][7] => SyncPantalla:syncPantalla.ram[29][7]
ram[30][0] => SyncPantalla:syncPantalla.ram[30][0]
ram[30][1] => SyncPantalla:syncPantalla.ram[30][1]
ram[30][2] => SyncPantalla:syncPantalla.ram[30][2]
ram[30][3] => SyncPantalla:syncPantalla.ram[30][3]
ram[30][4] => SyncPantalla:syncPantalla.ram[30][4]
ram[30][5] => SyncPantalla:syncPantalla.ram[30][5]
ram[30][6] => SyncPantalla:syncPantalla.ram[30][6]
ram[30][7] => SyncPantalla:syncPantalla.ram[30][7]
ram[31][0] => SyncPantalla:syncPantalla.ram[31][0]
ram[31][1] => SyncPantalla:syncPantalla.ram[31][1]
ram[31][2] => SyncPantalla:syncPantalla.ram[31][2]
ram[31][3] => SyncPantalla:syncPantalla.ram[31][3]
ram[31][4] => SyncPantalla:syncPantalla.ram[31][4]
ram[31][5] => SyncPantalla:syncPantalla.ram[31][5]
ram[31][6] => SyncPantalla:syncPantalla.ram[31][6]
ram[31][7] => SyncPantalla:syncPantalla.ram[31][7]
ram[32][0] => SyncPantalla:syncPantalla.ram[32][0]
ram[32][1] => SyncPantalla:syncPantalla.ram[32][1]
ram[32][2] => SyncPantalla:syncPantalla.ram[32][2]
ram[32][3] => SyncPantalla:syncPantalla.ram[32][3]
ram[32][4] => SyncPantalla:syncPantalla.ram[32][4]
ram[32][5] => SyncPantalla:syncPantalla.ram[32][5]
ram[32][6] => SyncPantalla:syncPantalla.ram[32][6]
ram[32][7] => SyncPantalla:syncPantalla.ram[32][7]
ram[33][0] => SyncPantalla:syncPantalla.ram[33][0]
ram[33][1] => SyncPantalla:syncPantalla.ram[33][1]
ram[33][2] => SyncPantalla:syncPantalla.ram[33][2]
ram[33][3] => SyncPantalla:syncPantalla.ram[33][3]
ram[33][4] => SyncPantalla:syncPantalla.ram[33][4]
ram[33][5] => SyncPantalla:syncPantalla.ram[33][5]
ram[33][6] => SyncPantalla:syncPantalla.ram[33][6]
ram[33][7] => SyncPantalla:syncPantalla.ram[33][7]
ram[34][0] => SyncPantalla:syncPantalla.ram[34][0]
ram[34][1] => SyncPantalla:syncPantalla.ram[34][1]
ram[34][2] => SyncPantalla:syncPantalla.ram[34][2]
ram[34][3] => SyncPantalla:syncPantalla.ram[34][3]
ram[34][4] => SyncPantalla:syncPantalla.ram[34][4]
ram[34][5] => SyncPantalla:syncPantalla.ram[34][5]
ram[34][6] => SyncPantalla:syncPantalla.ram[34][6]
ram[34][7] => SyncPantalla:syncPantalla.ram[34][7]
ram[35][0] => SyncPantalla:syncPantalla.ram[35][0]
ram[35][1] => SyncPantalla:syncPantalla.ram[35][1]
ram[35][2] => SyncPantalla:syncPantalla.ram[35][2]
ram[35][3] => SyncPantalla:syncPantalla.ram[35][3]
ram[35][4] => SyncPantalla:syncPantalla.ram[35][4]
ram[35][5] => SyncPantalla:syncPantalla.ram[35][5]
ram[35][6] => SyncPantalla:syncPantalla.ram[35][6]
ram[35][7] => SyncPantalla:syncPantalla.ram[35][7]
ram[36][0] => SyncPantalla:syncPantalla.ram[36][0]
ram[36][1] => SyncPantalla:syncPantalla.ram[36][1]
ram[36][2] => SyncPantalla:syncPantalla.ram[36][2]
ram[36][3] => SyncPantalla:syncPantalla.ram[36][3]
ram[36][4] => SyncPantalla:syncPantalla.ram[36][4]
ram[36][5] => SyncPantalla:syncPantalla.ram[36][5]
ram[36][6] => SyncPantalla:syncPantalla.ram[36][6]
ram[36][7] => SyncPantalla:syncPantalla.ram[36][7]
ram[37][0] => SyncPantalla:syncPantalla.ram[37][0]
ram[37][1] => SyncPantalla:syncPantalla.ram[37][1]
ram[37][2] => SyncPantalla:syncPantalla.ram[37][2]
ram[37][3] => SyncPantalla:syncPantalla.ram[37][3]
ram[37][4] => SyncPantalla:syncPantalla.ram[37][4]
ram[37][5] => SyncPantalla:syncPantalla.ram[37][5]
ram[37][6] => SyncPantalla:syncPantalla.ram[37][6]
ram[37][7] => SyncPantalla:syncPantalla.ram[37][7]
ram[38][0] => SyncPantalla:syncPantalla.ram[38][0]
ram[38][1] => SyncPantalla:syncPantalla.ram[38][1]
ram[38][2] => SyncPantalla:syncPantalla.ram[38][2]
ram[38][3] => SyncPantalla:syncPantalla.ram[38][3]
ram[38][4] => SyncPantalla:syncPantalla.ram[38][4]
ram[38][5] => SyncPantalla:syncPantalla.ram[38][5]
ram[38][6] => SyncPantalla:syncPantalla.ram[38][6]
ram[38][7] => SyncPantalla:syncPantalla.ram[38][7]
ram[39][0] => SyncPantalla:syncPantalla.ram[39][0]
ram[39][1] => SyncPantalla:syncPantalla.ram[39][1]
ram[39][2] => SyncPantalla:syncPantalla.ram[39][2]
ram[39][3] => SyncPantalla:syncPantalla.ram[39][3]
ram[39][4] => SyncPantalla:syncPantalla.ram[39][4]
ram[39][5] => SyncPantalla:syncPantalla.ram[39][5]
ram[39][6] => SyncPantalla:syncPantalla.ram[39][6]
ram[39][7] => SyncPantalla:syncPantalla.ram[39][7]
ram[40][0] => SyncPantalla:syncPantalla.ram[40][0]
ram[40][1] => SyncPantalla:syncPantalla.ram[40][1]
ram[40][2] => SyncPantalla:syncPantalla.ram[40][2]
ram[40][3] => SyncPantalla:syncPantalla.ram[40][3]
ram[40][4] => SyncPantalla:syncPantalla.ram[40][4]
ram[40][5] => SyncPantalla:syncPantalla.ram[40][5]
ram[40][6] => SyncPantalla:syncPantalla.ram[40][6]
ram[40][7] => SyncPantalla:syncPantalla.ram[40][7]
ram[41][0] => SyncPantalla:syncPantalla.ram[41][0]
ram[41][1] => SyncPantalla:syncPantalla.ram[41][1]
ram[41][2] => SyncPantalla:syncPantalla.ram[41][2]
ram[41][3] => SyncPantalla:syncPantalla.ram[41][3]
ram[41][4] => SyncPantalla:syncPantalla.ram[41][4]
ram[41][5] => SyncPantalla:syncPantalla.ram[41][5]
ram[41][6] => SyncPantalla:syncPantalla.ram[41][6]
ram[41][7] => SyncPantalla:syncPantalla.ram[41][7]
ram[42][0] => SyncPantalla:syncPantalla.ram[42][0]
ram[42][1] => SyncPantalla:syncPantalla.ram[42][1]
ram[42][2] => SyncPantalla:syncPantalla.ram[42][2]
ram[42][3] => SyncPantalla:syncPantalla.ram[42][3]
ram[42][4] => SyncPantalla:syncPantalla.ram[42][4]
ram[42][5] => SyncPantalla:syncPantalla.ram[42][5]
ram[42][6] => SyncPantalla:syncPantalla.ram[42][6]
ram[42][7] => SyncPantalla:syncPantalla.ram[42][7]
ram[43][0] => SyncPantalla:syncPantalla.ram[43][0]
ram[43][1] => SyncPantalla:syncPantalla.ram[43][1]
ram[43][2] => SyncPantalla:syncPantalla.ram[43][2]
ram[43][3] => SyncPantalla:syncPantalla.ram[43][3]
ram[43][4] => SyncPantalla:syncPantalla.ram[43][4]
ram[43][5] => SyncPantalla:syncPantalla.ram[43][5]
ram[43][6] => SyncPantalla:syncPantalla.ram[43][6]
ram[43][7] => SyncPantalla:syncPantalla.ram[43][7]
ram[44][0] => SyncPantalla:syncPantalla.ram[44][0]
ram[44][1] => SyncPantalla:syncPantalla.ram[44][1]
ram[44][2] => SyncPantalla:syncPantalla.ram[44][2]
ram[44][3] => SyncPantalla:syncPantalla.ram[44][3]
ram[44][4] => SyncPantalla:syncPantalla.ram[44][4]
ram[44][5] => SyncPantalla:syncPantalla.ram[44][5]
ram[44][6] => SyncPantalla:syncPantalla.ram[44][6]
ram[44][7] => SyncPantalla:syncPantalla.ram[44][7]
ram[45][0] => SyncPantalla:syncPantalla.ram[45][0]
ram[45][1] => SyncPantalla:syncPantalla.ram[45][1]
ram[45][2] => SyncPantalla:syncPantalla.ram[45][2]
ram[45][3] => SyncPantalla:syncPantalla.ram[45][3]
ram[45][4] => SyncPantalla:syncPantalla.ram[45][4]
ram[45][5] => SyncPantalla:syncPantalla.ram[45][5]
ram[45][6] => SyncPantalla:syncPantalla.ram[45][6]
ram[45][7] => SyncPantalla:syncPantalla.ram[45][7]
ram[46][0] => SyncPantalla:syncPantalla.ram[46][0]
ram[46][1] => SyncPantalla:syncPantalla.ram[46][1]
ram[46][2] => SyncPantalla:syncPantalla.ram[46][2]
ram[46][3] => SyncPantalla:syncPantalla.ram[46][3]
ram[46][4] => SyncPantalla:syncPantalla.ram[46][4]
ram[46][5] => SyncPantalla:syncPantalla.ram[46][5]
ram[46][6] => SyncPantalla:syncPantalla.ram[46][6]
ram[46][7] => SyncPantalla:syncPantalla.ram[46][7]
ram[47][0] => SyncPantalla:syncPantalla.ram[47][0]
ram[47][1] => SyncPantalla:syncPantalla.ram[47][1]
ram[47][2] => SyncPantalla:syncPantalla.ram[47][2]
ram[47][3] => SyncPantalla:syncPantalla.ram[47][3]
ram[47][4] => SyncPantalla:syncPantalla.ram[47][4]
ram[47][5] => SyncPantalla:syncPantalla.ram[47][5]
ram[47][6] => SyncPantalla:syncPantalla.ram[47][6]
ram[47][7] => SyncPantalla:syncPantalla.ram[47][7]
ram[48][0] => SyncPantalla:syncPantalla.ram[48][0]
ram[48][1] => SyncPantalla:syncPantalla.ram[48][1]
ram[48][2] => SyncPantalla:syncPantalla.ram[48][2]
ram[48][3] => SyncPantalla:syncPantalla.ram[48][3]
ram[48][4] => SyncPantalla:syncPantalla.ram[48][4]
ram[48][5] => SyncPantalla:syncPantalla.ram[48][5]
ram[48][6] => SyncPantalla:syncPantalla.ram[48][6]
ram[48][7] => SyncPantalla:syncPantalla.ram[48][7]
ram[49][0] => SyncPantalla:syncPantalla.ram[49][0]
ram[49][1] => SyncPantalla:syncPantalla.ram[49][1]
ram[49][2] => SyncPantalla:syncPantalla.ram[49][2]
ram[49][3] => SyncPantalla:syncPantalla.ram[49][3]
ram[49][4] => SyncPantalla:syncPantalla.ram[49][4]
ram[49][5] => SyncPantalla:syncPantalla.ram[49][5]
ram[49][6] => SyncPantalla:syncPantalla.ram[49][6]
ram[49][7] => SyncPantalla:syncPantalla.ram[49][7]
ram[50][0] => SyncPantalla:syncPantalla.ram[50][0]
ram[50][1] => SyncPantalla:syncPantalla.ram[50][1]
ram[50][2] => SyncPantalla:syncPantalla.ram[50][2]
ram[50][3] => SyncPantalla:syncPantalla.ram[50][3]
ram[50][4] => SyncPantalla:syncPantalla.ram[50][4]
ram[50][5] => SyncPantalla:syncPantalla.ram[50][5]
ram[50][6] => SyncPantalla:syncPantalla.ram[50][6]
ram[50][7] => SyncPantalla:syncPantalla.ram[50][7]
ram[51][0] => SyncPantalla:syncPantalla.ram[51][0]
ram[51][1] => SyncPantalla:syncPantalla.ram[51][1]
ram[51][2] => SyncPantalla:syncPantalla.ram[51][2]
ram[51][3] => SyncPantalla:syncPantalla.ram[51][3]
ram[51][4] => SyncPantalla:syncPantalla.ram[51][4]
ram[51][5] => SyncPantalla:syncPantalla.ram[51][5]
ram[51][6] => SyncPantalla:syncPantalla.ram[51][6]
ram[51][7] => SyncPantalla:syncPantalla.ram[51][7]
ram[52][0] => SyncPantalla:syncPantalla.ram[52][0]
ram[52][1] => SyncPantalla:syncPantalla.ram[52][1]
ram[52][2] => SyncPantalla:syncPantalla.ram[52][2]
ram[52][3] => SyncPantalla:syncPantalla.ram[52][3]
ram[52][4] => SyncPantalla:syncPantalla.ram[52][4]
ram[52][5] => SyncPantalla:syncPantalla.ram[52][5]
ram[52][6] => SyncPantalla:syncPantalla.ram[52][6]
ram[52][7] => SyncPantalla:syncPantalla.ram[52][7]
ram[53][0] => SyncPantalla:syncPantalla.ram[53][0]
ram[53][1] => SyncPantalla:syncPantalla.ram[53][1]
ram[53][2] => SyncPantalla:syncPantalla.ram[53][2]
ram[53][3] => SyncPantalla:syncPantalla.ram[53][3]
ram[53][4] => SyncPantalla:syncPantalla.ram[53][4]
ram[53][5] => SyncPantalla:syncPantalla.ram[53][5]
ram[53][6] => SyncPantalla:syncPantalla.ram[53][6]
ram[53][7] => SyncPantalla:syncPantalla.ram[53][7]
ram[54][0] => SyncPantalla:syncPantalla.ram[54][0]
ram[54][1] => SyncPantalla:syncPantalla.ram[54][1]
ram[54][2] => SyncPantalla:syncPantalla.ram[54][2]
ram[54][3] => SyncPantalla:syncPantalla.ram[54][3]
ram[54][4] => SyncPantalla:syncPantalla.ram[54][4]
ram[54][5] => SyncPantalla:syncPantalla.ram[54][5]
ram[54][6] => SyncPantalla:syncPantalla.ram[54][6]
ram[54][7] => SyncPantalla:syncPantalla.ram[54][7]
ram[55][0] => SyncPantalla:syncPantalla.ram[55][0]
ram[55][1] => SyncPantalla:syncPantalla.ram[55][1]
ram[55][2] => SyncPantalla:syncPantalla.ram[55][2]
ram[55][3] => SyncPantalla:syncPantalla.ram[55][3]
ram[55][4] => SyncPantalla:syncPantalla.ram[55][4]
ram[55][5] => SyncPantalla:syncPantalla.ram[55][5]
ram[55][6] => SyncPantalla:syncPantalla.ram[55][6]
ram[55][7] => SyncPantalla:syncPantalla.ram[55][7]
ram[56][0] => SyncPantalla:syncPantalla.ram[56][0]
ram[56][1] => SyncPantalla:syncPantalla.ram[56][1]
ram[56][2] => SyncPantalla:syncPantalla.ram[56][2]
ram[56][3] => SyncPantalla:syncPantalla.ram[56][3]
ram[56][4] => SyncPantalla:syncPantalla.ram[56][4]
ram[56][5] => SyncPantalla:syncPantalla.ram[56][5]
ram[56][6] => SyncPantalla:syncPantalla.ram[56][6]
ram[56][7] => SyncPantalla:syncPantalla.ram[56][7]
ram[57][0] => SyncPantalla:syncPantalla.ram[57][0]
ram[57][1] => SyncPantalla:syncPantalla.ram[57][1]
ram[57][2] => SyncPantalla:syncPantalla.ram[57][2]
ram[57][3] => SyncPantalla:syncPantalla.ram[57][3]
ram[57][4] => SyncPantalla:syncPantalla.ram[57][4]
ram[57][5] => SyncPantalla:syncPantalla.ram[57][5]
ram[57][6] => SyncPantalla:syncPantalla.ram[57][6]
ram[57][7] => SyncPantalla:syncPantalla.ram[57][7]
ram[58][0] => SyncPantalla:syncPantalla.ram[58][0]
ram[58][1] => SyncPantalla:syncPantalla.ram[58][1]
ram[58][2] => SyncPantalla:syncPantalla.ram[58][2]
ram[58][3] => SyncPantalla:syncPantalla.ram[58][3]
ram[58][4] => SyncPantalla:syncPantalla.ram[58][4]
ram[58][5] => SyncPantalla:syncPantalla.ram[58][5]
ram[58][6] => SyncPantalla:syncPantalla.ram[58][6]
ram[58][7] => SyncPantalla:syncPantalla.ram[58][7]
ram[59][0] => SyncPantalla:syncPantalla.ram[59][0]
ram[59][1] => SyncPantalla:syncPantalla.ram[59][1]
ram[59][2] => SyncPantalla:syncPantalla.ram[59][2]
ram[59][3] => SyncPantalla:syncPantalla.ram[59][3]
ram[59][4] => SyncPantalla:syncPantalla.ram[59][4]
ram[59][5] => SyncPantalla:syncPantalla.ram[59][5]
ram[59][6] => SyncPantalla:syncPantalla.ram[59][6]
ram[59][7] => SyncPantalla:syncPantalla.ram[59][7]
ram[60][0] => SyncPantalla:syncPantalla.ram[60][0]
ram[60][1] => SyncPantalla:syncPantalla.ram[60][1]
ram[60][2] => SyncPantalla:syncPantalla.ram[60][2]
ram[60][3] => SyncPantalla:syncPantalla.ram[60][3]
ram[60][4] => SyncPantalla:syncPantalla.ram[60][4]
ram[60][5] => SyncPantalla:syncPantalla.ram[60][5]
ram[60][6] => SyncPantalla:syncPantalla.ram[60][6]
ram[60][7] => SyncPantalla:syncPantalla.ram[60][7]
ram[61][0] => SyncPantalla:syncPantalla.ram[61][0]
ram[61][1] => SyncPantalla:syncPantalla.ram[61][1]
ram[61][2] => SyncPantalla:syncPantalla.ram[61][2]
ram[61][3] => SyncPantalla:syncPantalla.ram[61][3]
ram[61][4] => SyncPantalla:syncPantalla.ram[61][4]
ram[61][5] => SyncPantalla:syncPantalla.ram[61][5]
ram[61][6] => SyncPantalla:syncPantalla.ram[61][6]
ram[61][7] => SyncPantalla:syncPantalla.ram[61][7]
ram[62][0] => SyncPantalla:syncPantalla.ram[62][0]
ram[62][1] => SyncPantalla:syncPantalla.ram[62][1]
ram[62][2] => SyncPantalla:syncPantalla.ram[62][2]
ram[62][3] => SyncPantalla:syncPantalla.ram[62][3]
ram[62][4] => SyncPantalla:syncPantalla.ram[62][4]
ram[62][5] => SyncPantalla:syncPantalla.ram[62][5]
ram[62][6] => SyncPantalla:syncPantalla.ram[62][6]
ram[62][7] => SyncPantalla:syncPantalla.ram[62][7]
ram[63][0] => SyncPantalla:syncPantalla.ram[63][0]
ram[63][1] => SyncPantalla:syncPantalla.ram[63][1]
ram[63][2] => SyncPantalla:syncPantalla.ram[63][2]
ram[63][3] => SyncPantalla:syncPantalla.ram[63][3]
ram[63][4] => SyncPantalla:syncPantalla.ram[63][4]
ram[63][5] => SyncPantalla:syncPantalla.ram[63][5]
ram[63][6] => SyncPantalla:syncPantalla.ram[63][6]
ram[63][7] => SyncPantalla:syncPantalla.ram[63][7]
ram[64][0] => SyncPantalla:syncPantalla.ram[64][0]
ram[64][1] => SyncPantalla:syncPantalla.ram[64][1]
ram[64][2] => SyncPantalla:syncPantalla.ram[64][2]
ram[64][3] => SyncPantalla:syncPantalla.ram[64][3]
ram[64][4] => SyncPantalla:syncPantalla.ram[64][4]
ram[64][5] => SyncPantalla:syncPantalla.ram[64][5]
ram[64][6] => SyncPantalla:syncPantalla.ram[64][6]
ram[64][7] => SyncPantalla:syncPantalla.ram[64][7]
Red[0] <= SyncPantalla:syncPantalla.out_R[0]
Red[1] <= SyncPantalla:syncPantalla.out_R[1]
Red[2] <= SyncPantalla:syncPantalla.out_R[2]
Red[3] <= SyncPantalla:syncPantalla.out_R[3]
Red[4] <= SyncPantalla:syncPantalla.out_R[4]
Red[5] <= SyncPantalla:syncPantalla.out_R[5]
Red[6] <= SyncPantalla:syncPantalla.out_R[6]
Red[7] <= SyncPantalla:syncPantalla.out_R[7]
Blue[0] <= SyncPantalla:syncPantalla.out_B[0]
Blue[1] <= SyncPantalla:syncPantalla.out_B[1]
Blue[2] <= SyncPantalla:syncPantalla.out_B[2]
Blue[3] <= SyncPantalla:syncPantalla.out_B[3]
Blue[4] <= SyncPantalla:syncPantalla.out_B[4]
Blue[5] <= SyncPantalla:syncPantalla.out_B[5]
Blue[6] <= SyncPantalla:syncPantalla.out_B[6]
Blue[7] <= SyncPantalla:syncPantalla.out_B[7]
Green[0] <= SyncPantalla:syncPantalla.out_G[0]
Green[1] <= SyncPantalla:syncPantalla.out_G[1]
Green[2] <= SyncPantalla:syncPantalla.out_G[2]
Green[3] <= SyncPantalla:syncPantalla.out_G[3]
Green[4] <= SyncPantalla:syncPantalla.out_G[4]
Green[5] <= SyncPantalla:syncPantalla.out_G[5]
Green[6] <= SyncPantalla:syncPantalla.out_G[6]
Green[7] <= SyncPantalla:syncPantalla.out_G[7]
hsync <= SyncPantalla:syncPantalla.o_hsync
vsync <= SyncPantalla:syncPantalla.o_vsync
vgaclk <= SyncPantalla:syncPantalla.VGA_CLK_OUT


|control_Reg_Inst|VGA:VGA_Controller|Clock:clock
ci => co~reg0.CLK
ci => counter[0].CLK
ci => counter[1].CLK
ci => counter[2].CLK
ci => counter[3].CLK
ci => counter[4].CLK
ci => counter[5].CLK
ci => counter[6].CLK
ci => counter[7].CLK
ci => counter[8].CLK
ci => counter[9].CLK
ci => counter[10].CLK
ci => counter[11].CLK
ci => counter[12].CLK
ci => counter[13].CLK
ci => counter[14].CLK
ci => counter[15].CLK
ci => counter[16].CLK
ci => counter[17].CLK
ci => counter[18].CLK
ci => counter[19].CLK
ci => counter[20].CLK
ci => counter[21].CLK
ci => counter[22].CLK
ci => counter[23].CLK
ci => counter[24].CLK
ci => counter[25].CLK
ci => counter[26].CLK
ci => counter[27].CLK
co <= co~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla
VGA_CLK_IN => VGA_CLK_IN.IN2
ram[0][0] => ~NO_FANOUT~
ram[0][1] => ~NO_FANOUT~
ram[0][2] => ~NO_FANOUT~
ram[0][3] => ~NO_FANOUT~
ram[0][4] => ~NO_FANOUT~
ram[0][5] => ~NO_FANOUT~
ram[0][6] => ~NO_FANOUT~
ram[0][7] => ~NO_FANOUT~
ram[1][0] => ~NO_FANOUT~
ram[1][1] => ~NO_FANOUT~
ram[1][2] => ~NO_FANOUT~
ram[1][3] => ~NO_FANOUT~
ram[1][4] => ~NO_FANOUT~
ram[1][5] => ~NO_FANOUT~
ram[1][6] => ~NO_FANOUT~
ram[1][7] => ~NO_FANOUT~
ram[2][0] => ~NO_FANOUT~
ram[2][1] => ~NO_FANOUT~
ram[2][2] => ~NO_FANOUT~
ram[2][3] => ~NO_FANOUT~
ram[2][4] => ~NO_FANOUT~
ram[2][5] => ~NO_FANOUT~
ram[2][6] => ~NO_FANOUT~
ram[2][7] => ~NO_FANOUT~
ram[3][0] => ~NO_FANOUT~
ram[3][1] => ~NO_FANOUT~
ram[3][2] => ~NO_FANOUT~
ram[3][3] => ~NO_FANOUT~
ram[3][4] => ~NO_FANOUT~
ram[3][5] => ~NO_FANOUT~
ram[3][6] => ~NO_FANOUT~
ram[3][7] => ~NO_FANOUT~
ram[4][0] => ~NO_FANOUT~
ram[4][1] => ~NO_FANOUT~
ram[4][2] => ~NO_FANOUT~
ram[4][3] => ~NO_FANOUT~
ram[4][4] => ~NO_FANOUT~
ram[4][5] => ~NO_FANOUT~
ram[4][6] => ~NO_FANOUT~
ram[4][7] => ~NO_FANOUT~
ram[5][0] => ~NO_FANOUT~
ram[5][1] => ~NO_FANOUT~
ram[5][2] => ~NO_FANOUT~
ram[5][3] => ~NO_FANOUT~
ram[5][4] => ~NO_FANOUT~
ram[5][5] => ~NO_FANOUT~
ram[5][6] => ~NO_FANOUT~
ram[5][7] => ~NO_FANOUT~
ram[6][0] => ~NO_FANOUT~
ram[6][1] => ~NO_FANOUT~
ram[6][2] => ~NO_FANOUT~
ram[6][3] => ~NO_FANOUT~
ram[6][4] => ~NO_FANOUT~
ram[6][5] => ~NO_FANOUT~
ram[6][6] => ~NO_FANOUT~
ram[6][7] => ~NO_FANOUT~
ram[7][0] => ~NO_FANOUT~
ram[7][1] => ~NO_FANOUT~
ram[7][2] => ~NO_FANOUT~
ram[7][3] => ~NO_FANOUT~
ram[7][4] => ~NO_FANOUT~
ram[7][5] => ~NO_FANOUT~
ram[7][6] => ~NO_FANOUT~
ram[7][7] => ~NO_FANOUT~
ram[8][0] => ~NO_FANOUT~
ram[8][1] => ~NO_FANOUT~
ram[8][2] => ~NO_FANOUT~
ram[8][3] => ~NO_FANOUT~
ram[8][4] => ~NO_FANOUT~
ram[8][5] => ~NO_FANOUT~
ram[8][6] => ~NO_FANOUT~
ram[8][7] => ~NO_FANOUT~
ram[9][0] => ~NO_FANOUT~
ram[9][1] => ~NO_FANOUT~
ram[9][2] => ~NO_FANOUT~
ram[9][3] => ~NO_FANOUT~
ram[9][4] => ~NO_FANOUT~
ram[9][5] => ~NO_FANOUT~
ram[9][6] => ~NO_FANOUT~
ram[9][7] => ~NO_FANOUT~
ram[10][0] => ~NO_FANOUT~
ram[10][1] => ~NO_FANOUT~
ram[10][2] => ~NO_FANOUT~
ram[10][3] => ~NO_FANOUT~
ram[10][4] => ~NO_FANOUT~
ram[10][5] => ~NO_FANOUT~
ram[10][6] => ~NO_FANOUT~
ram[10][7] => ~NO_FANOUT~
ram[11][0] => ~NO_FANOUT~
ram[11][1] => ~NO_FANOUT~
ram[11][2] => ~NO_FANOUT~
ram[11][3] => ~NO_FANOUT~
ram[11][4] => ~NO_FANOUT~
ram[11][5] => ~NO_FANOUT~
ram[11][6] => ~NO_FANOUT~
ram[11][7] => ~NO_FANOUT~
ram[12][0] => ~NO_FANOUT~
ram[12][1] => ~NO_FANOUT~
ram[12][2] => ~NO_FANOUT~
ram[12][3] => ~NO_FANOUT~
ram[12][4] => ~NO_FANOUT~
ram[12][5] => ~NO_FANOUT~
ram[12][6] => ~NO_FANOUT~
ram[12][7] => ~NO_FANOUT~
ram[13][0] => ~NO_FANOUT~
ram[13][1] => ~NO_FANOUT~
ram[13][2] => ~NO_FANOUT~
ram[13][3] => ~NO_FANOUT~
ram[13][4] => ~NO_FANOUT~
ram[13][5] => ~NO_FANOUT~
ram[13][6] => ~NO_FANOUT~
ram[13][7] => ~NO_FANOUT~
ram[14][0] => ~NO_FANOUT~
ram[14][1] => ~NO_FANOUT~
ram[14][2] => ~NO_FANOUT~
ram[14][3] => ~NO_FANOUT~
ram[14][4] => ~NO_FANOUT~
ram[14][5] => ~NO_FANOUT~
ram[14][6] => ~NO_FANOUT~
ram[14][7] => ~NO_FANOUT~
ram[15][0] => ~NO_FANOUT~
ram[15][1] => ~NO_FANOUT~
ram[15][2] => ~NO_FANOUT~
ram[15][3] => ~NO_FANOUT~
ram[15][4] => ~NO_FANOUT~
ram[15][5] => ~NO_FANOUT~
ram[15][6] => ~NO_FANOUT~
ram[15][7] => ~NO_FANOUT~
ram[16][0] => ~NO_FANOUT~
ram[16][1] => ~NO_FANOUT~
ram[16][2] => ~NO_FANOUT~
ram[16][3] => ~NO_FANOUT~
ram[16][4] => ~NO_FANOUT~
ram[16][5] => ~NO_FANOUT~
ram[16][6] => ~NO_FANOUT~
ram[16][7] => ~NO_FANOUT~
ram[17][0] => ~NO_FANOUT~
ram[17][1] => ~NO_FANOUT~
ram[17][2] => ~NO_FANOUT~
ram[17][3] => ~NO_FANOUT~
ram[17][4] => ~NO_FANOUT~
ram[17][5] => ~NO_FANOUT~
ram[17][6] => ~NO_FANOUT~
ram[17][7] => ~NO_FANOUT~
ram[18][0] => ~NO_FANOUT~
ram[18][1] => ~NO_FANOUT~
ram[18][2] => ~NO_FANOUT~
ram[18][3] => ~NO_FANOUT~
ram[18][4] => ~NO_FANOUT~
ram[18][5] => ~NO_FANOUT~
ram[18][6] => ~NO_FANOUT~
ram[18][7] => ~NO_FANOUT~
ram[19][0] => ~NO_FANOUT~
ram[19][1] => ~NO_FANOUT~
ram[19][2] => ~NO_FANOUT~
ram[19][3] => ~NO_FANOUT~
ram[19][4] => ~NO_FANOUT~
ram[19][5] => ~NO_FANOUT~
ram[19][6] => ~NO_FANOUT~
ram[19][7] => ~NO_FANOUT~
ram[20][0] => ~NO_FANOUT~
ram[20][1] => ~NO_FANOUT~
ram[20][2] => ~NO_FANOUT~
ram[20][3] => ~NO_FANOUT~
ram[20][4] => ~NO_FANOUT~
ram[20][5] => ~NO_FANOUT~
ram[20][6] => ~NO_FANOUT~
ram[20][7] => ~NO_FANOUT~
ram[21][0] => ~NO_FANOUT~
ram[21][1] => ~NO_FANOUT~
ram[21][2] => ~NO_FANOUT~
ram[21][3] => ~NO_FANOUT~
ram[21][4] => ~NO_FANOUT~
ram[21][5] => ~NO_FANOUT~
ram[21][6] => ~NO_FANOUT~
ram[21][7] => ~NO_FANOUT~
ram[22][0] => ~NO_FANOUT~
ram[22][1] => ~NO_FANOUT~
ram[22][2] => ~NO_FANOUT~
ram[22][3] => ~NO_FANOUT~
ram[22][4] => ~NO_FANOUT~
ram[22][5] => ~NO_FANOUT~
ram[22][6] => ~NO_FANOUT~
ram[22][7] => ~NO_FANOUT~
ram[23][0] => ~NO_FANOUT~
ram[23][1] => ~NO_FANOUT~
ram[23][2] => ~NO_FANOUT~
ram[23][3] => ~NO_FANOUT~
ram[23][4] => ~NO_FANOUT~
ram[23][5] => ~NO_FANOUT~
ram[23][6] => ~NO_FANOUT~
ram[23][7] => ~NO_FANOUT~
ram[24][0] => ~NO_FANOUT~
ram[24][1] => ~NO_FANOUT~
ram[24][2] => ~NO_FANOUT~
ram[24][3] => ~NO_FANOUT~
ram[24][4] => ~NO_FANOUT~
ram[24][5] => ~NO_FANOUT~
ram[24][6] => ~NO_FANOUT~
ram[24][7] => ~NO_FANOUT~
ram[25][0] => ~NO_FANOUT~
ram[25][1] => ~NO_FANOUT~
ram[25][2] => ~NO_FANOUT~
ram[25][3] => ~NO_FANOUT~
ram[25][4] => ~NO_FANOUT~
ram[25][5] => ~NO_FANOUT~
ram[25][6] => ~NO_FANOUT~
ram[25][7] => ~NO_FANOUT~
ram[26][0] => ~NO_FANOUT~
ram[26][1] => ~NO_FANOUT~
ram[26][2] => ~NO_FANOUT~
ram[26][3] => ~NO_FANOUT~
ram[26][4] => ~NO_FANOUT~
ram[26][5] => ~NO_FANOUT~
ram[26][6] => ~NO_FANOUT~
ram[26][7] => ~NO_FANOUT~
ram[27][0] => ~NO_FANOUT~
ram[27][1] => ~NO_FANOUT~
ram[27][2] => ~NO_FANOUT~
ram[27][3] => ~NO_FANOUT~
ram[27][4] => ~NO_FANOUT~
ram[27][5] => ~NO_FANOUT~
ram[27][6] => ~NO_FANOUT~
ram[27][7] => ~NO_FANOUT~
ram[28][0] => ~NO_FANOUT~
ram[28][1] => ~NO_FANOUT~
ram[28][2] => ~NO_FANOUT~
ram[28][3] => ~NO_FANOUT~
ram[28][4] => ~NO_FANOUT~
ram[28][5] => ~NO_FANOUT~
ram[28][6] => ~NO_FANOUT~
ram[28][7] => ~NO_FANOUT~
ram[29][0] => ~NO_FANOUT~
ram[29][1] => ~NO_FANOUT~
ram[29][2] => ~NO_FANOUT~
ram[29][3] => ~NO_FANOUT~
ram[29][4] => ~NO_FANOUT~
ram[29][5] => ~NO_FANOUT~
ram[29][6] => ~NO_FANOUT~
ram[29][7] => ~NO_FANOUT~
ram[30][0] => ~NO_FANOUT~
ram[30][1] => ~NO_FANOUT~
ram[30][2] => ~NO_FANOUT~
ram[30][3] => ~NO_FANOUT~
ram[30][4] => ~NO_FANOUT~
ram[30][5] => ~NO_FANOUT~
ram[30][6] => ~NO_FANOUT~
ram[30][7] => ~NO_FANOUT~
ram[31][0] => ~NO_FANOUT~
ram[31][1] => ~NO_FANOUT~
ram[31][2] => ~NO_FANOUT~
ram[31][3] => ~NO_FANOUT~
ram[31][4] => ~NO_FANOUT~
ram[31][5] => ~NO_FANOUT~
ram[31][6] => ~NO_FANOUT~
ram[31][7] => ~NO_FANOUT~
ram[32][0] => ~NO_FANOUT~
ram[32][1] => ~NO_FANOUT~
ram[32][2] => ~NO_FANOUT~
ram[32][3] => ~NO_FANOUT~
ram[32][4] => ~NO_FANOUT~
ram[32][5] => ~NO_FANOUT~
ram[32][6] => ~NO_FANOUT~
ram[32][7] => ~NO_FANOUT~
ram[33][0] => ~NO_FANOUT~
ram[33][1] => ~NO_FANOUT~
ram[33][2] => ~NO_FANOUT~
ram[33][3] => ~NO_FANOUT~
ram[33][4] => ~NO_FANOUT~
ram[33][5] => ~NO_FANOUT~
ram[33][6] => ~NO_FANOUT~
ram[33][7] => ~NO_FANOUT~
ram[34][0] => ~NO_FANOUT~
ram[34][1] => ~NO_FANOUT~
ram[34][2] => ~NO_FANOUT~
ram[34][3] => ~NO_FANOUT~
ram[34][4] => ~NO_FANOUT~
ram[34][5] => ~NO_FANOUT~
ram[34][6] => ~NO_FANOUT~
ram[34][7] => ~NO_FANOUT~
ram[35][0] => ~NO_FANOUT~
ram[35][1] => ~NO_FANOUT~
ram[35][2] => ~NO_FANOUT~
ram[35][3] => ~NO_FANOUT~
ram[35][4] => ~NO_FANOUT~
ram[35][5] => ~NO_FANOUT~
ram[35][6] => ~NO_FANOUT~
ram[35][7] => ~NO_FANOUT~
ram[36][0] => ~NO_FANOUT~
ram[36][1] => ~NO_FANOUT~
ram[36][2] => ~NO_FANOUT~
ram[36][3] => ~NO_FANOUT~
ram[36][4] => ~NO_FANOUT~
ram[36][5] => ~NO_FANOUT~
ram[36][6] => ~NO_FANOUT~
ram[36][7] => ~NO_FANOUT~
ram[37][0] => ~NO_FANOUT~
ram[37][1] => ~NO_FANOUT~
ram[37][2] => ~NO_FANOUT~
ram[37][3] => ~NO_FANOUT~
ram[37][4] => ~NO_FANOUT~
ram[37][5] => ~NO_FANOUT~
ram[37][6] => ~NO_FANOUT~
ram[37][7] => ~NO_FANOUT~
ram[38][0] => ~NO_FANOUT~
ram[38][1] => ~NO_FANOUT~
ram[38][2] => ~NO_FANOUT~
ram[38][3] => ~NO_FANOUT~
ram[38][4] => ~NO_FANOUT~
ram[38][5] => ~NO_FANOUT~
ram[38][6] => ~NO_FANOUT~
ram[38][7] => ~NO_FANOUT~
ram[39][0] => ~NO_FANOUT~
ram[39][1] => ~NO_FANOUT~
ram[39][2] => ~NO_FANOUT~
ram[39][3] => ~NO_FANOUT~
ram[39][4] => ~NO_FANOUT~
ram[39][5] => ~NO_FANOUT~
ram[39][6] => ~NO_FANOUT~
ram[39][7] => ~NO_FANOUT~
ram[40][0] => ~NO_FANOUT~
ram[40][1] => ~NO_FANOUT~
ram[40][2] => ~NO_FANOUT~
ram[40][3] => ~NO_FANOUT~
ram[40][4] => ~NO_FANOUT~
ram[40][5] => ~NO_FANOUT~
ram[40][6] => ~NO_FANOUT~
ram[40][7] => ~NO_FANOUT~
ram[41][0] => ~NO_FANOUT~
ram[41][1] => ~NO_FANOUT~
ram[41][2] => ~NO_FANOUT~
ram[41][3] => ~NO_FANOUT~
ram[41][4] => ~NO_FANOUT~
ram[41][5] => ~NO_FANOUT~
ram[41][6] => ~NO_FANOUT~
ram[41][7] => ~NO_FANOUT~
ram[42][0] => ~NO_FANOUT~
ram[42][1] => ~NO_FANOUT~
ram[42][2] => ~NO_FANOUT~
ram[42][3] => ~NO_FANOUT~
ram[42][4] => ~NO_FANOUT~
ram[42][5] => ~NO_FANOUT~
ram[42][6] => ~NO_FANOUT~
ram[42][7] => ~NO_FANOUT~
ram[43][0] => ~NO_FANOUT~
ram[43][1] => ~NO_FANOUT~
ram[43][2] => ~NO_FANOUT~
ram[43][3] => ~NO_FANOUT~
ram[43][4] => ~NO_FANOUT~
ram[43][5] => ~NO_FANOUT~
ram[43][6] => ~NO_FANOUT~
ram[43][7] => ~NO_FANOUT~
ram[44][0] => ~NO_FANOUT~
ram[44][1] => ~NO_FANOUT~
ram[44][2] => ~NO_FANOUT~
ram[44][3] => ~NO_FANOUT~
ram[44][4] => ~NO_FANOUT~
ram[44][5] => ~NO_FANOUT~
ram[44][6] => ~NO_FANOUT~
ram[44][7] => ~NO_FANOUT~
ram[45][0] => ~NO_FANOUT~
ram[45][1] => ~NO_FANOUT~
ram[45][2] => ~NO_FANOUT~
ram[45][3] => ~NO_FANOUT~
ram[45][4] => ~NO_FANOUT~
ram[45][5] => ~NO_FANOUT~
ram[45][6] => ~NO_FANOUT~
ram[45][7] => ~NO_FANOUT~
ram[46][0] => ~NO_FANOUT~
ram[46][1] => ~NO_FANOUT~
ram[46][2] => ~NO_FANOUT~
ram[46][3] => ~NO_FANOUT~
ram[46][4] => ~NO_FANOUT~
ram[46][5] => ~NO_FANOUT~
ram[46][6] => ~NO_FANOUT~
ram[46][7] => ~NO_FANOUT~
ram[47][0] => ~NO_FANOUT~
ram[47][1] => ~NO_FANOUT~
ram[47][2] => ~NO_FANOUT~
ram[47][3] => ~NO_FANOUT~
ram[47][4] => ~NO_FANOUT~
ram[47][5] => ~NO_FANOUT~
ram[47][6] => ~NO_FANOUT~
ram[47][7] => ~NO_FANOUT~
ram[48][0] => ~NO_FANOUT~
ram[48][1] => ~NO_FANOUT~
ram[48][2] => ~NO_FANOUT~
ram[48][3] => ~NO_FANOUT~
ram[48][4] => ~NO_FANOUT~
ram[48][5] => ~NO_FANOUT~
ram[48][6] => ~NO_FANOUT~
ram[48][7] => ~NO_FANOUT~
ram[49][0] => ~NO_FANOUT~
ram[49][1] => ~NO_FANOUT~
ram[49][2] => ~NO_FANOUT~
ram[49][3] => ~NO_FANOUT~
ram[49][4] => ~NO_FANOUT~
ram[49][5] => ~NO_FANOUT~
ram[49][6] => ~NO_FANOUT~
ram[49][7] => ~NO_FANOUT~
ram[50][0] => ~NO_FANOUT~
ram[50][1] => ~NO_FANOUT~
ram[50][2] => ~NO_FANOUT~
ram[50][3] => ~NO_FANOUT~
ram[50][4] => ~NO_FANOUT~
ram[50][5] => ~NO_FANOUT~
ram[50][6] => ~NO_FANOUT~
ram[50][7] => ~NO_FANOUT~
ram[51][0] => ~NO_FANOUT~
ram[51][1] => ~NO_FANOUT~
ram[51][2] => ~NO_FANOUT~
ram[51][3] => ~NO_FANOUT~
ram[51][4] => ~NO_FANOUT~
ram[51][5] => ~NO_FANOUT~
ram[51][6] => ~NO_FANOUT~
ram[51][7] => ~NO_FANOUT~
ram[52][0] => ~NO_FANOUT~
ram[52][1] => ~NO_FANOUT~
ram[52][2] => ~NO_FANOUT~
ram[52][3] => ~NO_FANOUT~
ram[52][4] => ~NO_FANOUT~
ram[52][5] => ~NO_FANOUT~
ram[52][6] => ~NO_FANOUT~
ram[52][7] => ~NO_FANOUT~
ram[53][0] => ~NO_FANOUT~
ram[53][1] => ~NO_FANOUT~
ram[53][2] => ~NO_FANOUT~
ram[53][3] => ~NO_FANOUT~
ram[53][4] => ~NO_FANOUT~
ram[53][5] => ~NO_FANOUT~
ram[53][6] => ~NO_FANOUT~
ram[53][7] => ~NO_FANOUT~
ram[54][0] => ~NO_FANOUT~
ram[54][1] => ~NO_FANOUT~
ram[54][2] => ~NO_FANOUT~
ram[54][3] => ~NO_FANOUT~
ram[54][4] => ~NO_FANOUT~
ram[54][5] => ~NO_FANOUT~
ram[54][6] => ~NO_FANOUT~
ram[54][7] => ~NO_FANOUT~
ram[55][0] => ~NO_FANOUT~
ram[55][1] => ~NO_FANOUT~
ram[55][2] => ~NO_FANOUT~
ram[55][3] => ~NO_FANOUT~
ram[55][4] => ~NO_FANOUT~
ram[55][5] => ~NO_FANOUT~
ram[55][6] => ~NO_FANOUT~
ram[55][7] => ~NO_FANOUT~
ram[56][0] => ~NO_FANOUT~
ram[56][1] => ~NO_FANOUT~
ram[56][2] => ~NO_FANOUT~
ram[56][3] => ~NO_FANOUT~
ram[56][4] => ~NO_FANOUT~
ram[56][5] => ~NO_FANOUT~
ram[56][6] => ~NO_FANOUT~
ram[56][7] => ~NO_FANOUT~
ram[57][0] => ~NO_FANOUT~
ram[57][1] => ~NO_FANOUT~
ram[57][2] => ~NO_FANOUT~
ram[57][3] => ~NO_FANOUT~
ram[57][4] => ~NO_FANOUT~
ram[57][5] => ~NO_FANOUT~
ram[57][6] => ~NO_FANOUT~
ram[57][7] => ~NO_FANOUT~
ram[58][0] => ~NO_FANOUT~
ram[58][1] => ~NO_FANOUT~
ram[58][2] => ~NO_FANOUT~
ram[58][3] => ~NO_FANOUT~
ram[58][4] => ~NO_FANOUT~
ram[58][5] => ~NO_FANOUT~
ram[58][6] => ~NO_FANOUT~
ram[58][7] => ~NO_FANOUT~
ram[59][0] => ~NO_FANOUT~
ram[59][1] => ~NO_FANOUT~
ram[59][2] => ~NO_FANOUT~
ram[59][3] => ~NO_FANOUT~
ram[59][4] => ~NO_FANOUT~
ram[59][5] => ~NO_FANOUT~
ram[59][6] => ~NO_FANOUT~
ram[59][7] => ~NO_FANOUT~
ram[60][0] => ~NO_FANOUT~
ram[60][1] => ~NO_FANOUT~
ram[60][2] => ~NO_FANOUT~
ram[60][3] => ~NO_FANOUT~
ram[60][4] => ~NO_FANOUT~
ram[60][5] => ~NO_FANOUT~
ram[60][6] => ~NO_FANOUT~
ram[60][7] => ~NO_FANOUT~
ram[61][0] => ~NO_FANOUT~
ram[61][1] => ~NO_FANOUT~
ram[61][2] => ~NO_FANOUT~
ram[61][3] => ~NO_FANOUT~
ram[61][4] => ~NO_FANOUT~
ram[61][5] => ~NO_FANOUT~
ram[61][6] => ~NO_FANOUT~
ram[61][7] => ~NO_FANOUT~
ram[62][0] => ~NO_FANOUT~
ram[62][1] => ~NO_FANOUT~
ram[62][2] => ~NO_FANOUT~
ram[62][3] => ~NO_FANOUT~
ram[62][4] => ~NO_FANOUT~
ram[62][5] => ~NO_FANOUT~
ram[62][6] => ~NO_FANOUT~
ram[62][7] => ~NO_FANOUT~
ram[63][0] => ~NO_FANOUT~
ram[63][1] => ~NO_FANOUT~
ram[63][2] => ~NO_FANOUT~
ram[63][3] => ~NO_FANOUT~
ram[63][4] => ~NO_FANOUT~
ram[63][5] => ~NO_FANOUT~
ram[63][6] => ~NO_FANOUT~
ram[63][7] => ~NO_FANOUT~
ram[64][0] => ~NO_FANOUT~
ram[64][1] => ~NO_FANOUT~
ram[64][2] => ~NO_FANOUT~
ram[64][3] => ~NO_FANOUT~
ram[64][4] => ~NO_FANOUT~
ram[64][5] => ~NO_FANOUT~
ram[64][6] => ~NO_FANOUT~
ram[64][7] => ~NO_FANOUT~
display[0] => displayA[0].IN2
display[1] => displayA[1].IN2
display[2] => displayA[2].IN2
display[3] => displayA[3].IN2
display[4] => displayA[4].IN2
display[5] => displayA[5].IN2
display[6] => displayA[6].IN2
display[7] => displayA[7].IN2
VGA_CLK_OUT <= VGA_CLK_IN.DB_MAX_OUTPUT_PORT_TYPE
o_hsync <= o_hsync.DB_MAX_OUTPUT_PORT_TYPE
o_vsync <= o_vsync.DB_MAX_OUTPUT_PORT_TYPE
out_R[0] <= out_R.DB_MAX_OUTPUT_PORT_TYPE
out_R[1] <= out_R.DB_MAX_OUTPUT_PORT_TYPE
out_R[2] <= out_R.DB_MAX_OUTPUT_PORT_TYPE
out_R[3] <= out_R.DB_MAX_OUTPUT_PORT_TYPE
out_R[4] <= out_R.DB_MAX_OUTPUT_PORT_TYPE
out_R[5] <= out_R.DB_MAX_OUTPUT_PORT_TYPE
out_R[6] <= out_R.DB_MAX_OUTPUT_PORT_TYPE
out_R[7] <= out_R.DB_MAX_OUTPUT_PORT_TYPE
out_B[0] <= out_B.DB_MAX_OUTPUT_PORT_TYPE
out_B[1] <= out_B.DB_MAX_OUTPUT_PORT_TYPE
out_B[2] <= out_B.DB_MAX_OUTPUT_PORT_TYPE
out_B[3] <= out_B.DB_MAX_OUTPUT_PORT_TYPE
out_B[4] <= out_B.DB_MAX_OUTPUT_PORT_TYPE
out_B[5] <= out_B.DB_MAX_OUTPUT_PORT_TYPE
out_B[6] <= out_B.DB_MAX_OUTPUT_PORT_TYPE
out_B[7] <= out_B.DB_MAX_OUTPUT_PORT_TYPE
out_G[0] <= out_G.DB_MAX_OUTPUT_PORT_TYPE
out_G[1] <= out_G.DB_MAX_OUTPUT_PORT_TYPE
out_G[2] <= out_G.DB_MAX_OUTPUT_PORT_TYPE
out_G[3] <= out_G.DB_MAX_OUTPUT_PORT_TYPE
out_G[4] <= out_G.DB_MAX_OUTPUT_PORT_TYPE
out_G[5] <= out_G.DB_MAX_OUTPUT_PORT_TYPE
out_G[6] <= out_G.DB_MAX_OUTPUT_PORT_TYPE
out_G[7] <= out_G.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1
clk => font_rom:FontRom.clk
clk => pixel~reg0.CLK
displayAsquii[2][0] => charCode[0].DATAB
displayAsquii[2][1] => charCode[1].DATAB
displayAsquii[2][2] => charCode[2].DATAB
displayAsquii[2][3] => charCode[3].DATAB
displayAsquii[2][4] => charCode[4].DATAB
displayAsquii[2][5] => charCode[5].DATAB
displayAsquii[2][6] => charCode[6].DATAB
displayAsquii[2][7] => charCode[7].DATAB
displayAsquii[1][0] => charCode[0].DATAA
displayAsquii[1][1] => charCode[1].DATAA
displayAsquii[1][2] => charCode[2].DATAA
displayAsquii[1][3] => charCode[3].DATAA
displayAsquii[1][4] => charCode[4].DATAA
displayAsquii[1][5] => charCode[5].DATAA
displayAsquii[1][6] => charCode[6].DATAA
displayAsquii[1][7] => charCode[7].DATAA
positionX[0] => LessThan0.IN32
positionX[0] => LessThan1.IN32
positionX[0] => Add0.IN32
positionX[0] => Add3.IN32
positionX[1] => LessThan0.IN31
positionX[1] => LessThan1.IN31
positionX[1] => Add0.IN31
positionX[1] => Add3.IN31
positionX[2] => LessThan0.IN30
positionX[2] => LessThan1.IN30
positionX[2] => Add0.IN30
positionX[2] => Add3.IN30
positionX[3] => LessThan0.IN29
positionX[3] => LessThan1.IN29
positionX[3] => Add0.IN29
positionX[3] => Add3.IN29
positionX[4] => LessThan0.IN28
positionX[4] => Add6.IN56
positionX[4] => Add0.IN28
positionX[4] => Add3.IN28
positionX[5] => LessThan0.IN27
positionX[5] => Add6.IN55
positionX[5] => Add0.IN27
positionX[5] => Add3.IN27
positionX[6] => LessThan0.IN26
positionX[6] => Add6.IN54
positionX[6] => Add0.IN26
positionX[6] => Add3.IN26
positionX[7] => LessThan0.IN25
positionX[7] => Add6.IN53
positionX[7] => Add0.IN25
positionX[7] => Add3.IN25
positionX[8] => LessThan0.IN24
positionX[8] => Add6.IN52
positionX[8] => Add0.IN24
positionX[8] => Add3.IN24
positionX[9] => LessThan0.IN23
positionX[9] => Add6.IN51
positionX[9] => Add0.IN23
positionX[9] => Add3.IN23
positionX[10] => LessThan0.IN22
positionX[10] => Add6.IN50
positionX[10] => Add0.IN22
positionX[10] => Add3.IN22
positionX[11] => LessThan0.IN21
positionX[11] => Add6.IN49
positionX[11] => Add0.IN21
positionX[11] => Add3.IN21
positionX[12] => LessThan0.IN20
positionX[12] => Add6.IN48
positionX[12] => Add0.IN20
positionX[12] => Add3.IN20
positionX[13] => LessThan0.IN19
positionX[13] => Add6.IN47
positionX[13] => Add0.IN19
positionX[13] => Add3.IN19
positionX[14] => LessThan0.IN18
positionX[14] => Add6.IN46
positionX[14] => Add0.IN18
positionX[14] => Add3.IN18
positionX[15] => LessThan0.IN17
positionX[15] => Add6.IN45
positionX[15] => Add0.IN17
positionX[15] => Add3.IN17
positionX[16] => LessThan0.IN16
positionX[16] => Add6.IN44
positionX[16] => Add0.IN16
positionX[16] => Add3.IN16
positionX[17] => LessThan0.IN15
positionX[17] => Add6.IN43
positionX[17] => Add0.IN15
positionX[17] => Add3.IN15
positionX[18] => LessThan0.IN14
positionX[18] => Add6.IN42
positionX[18] => Add0.IN14
positionX[18] => Add3.IN14
positionX[19] => LessThan0.IN13
positionX[19] => Add6.IN41
positionX[19] => Add0.IN13
positionX[19] => Add3.IN13
positionX[20] => LessThan0.IN12
positionX[20] => Add6.IN40
positionX[20] => Add0.IN12
positionX[20] => Add3.IN12
positionX[21] => LessThan0.IN11
positionX[21] => Add6.IN39
positionX[21] => Add0.IN11
positionX[21] => Add3.IN11
positionX[22] => LessThan0.IN10
positionX[22] => Add6.IN38
positionX[22] => Add0.IN10
positionX[22] => Add3.IN10
positionX[23] => LessThan0.IN9
positionX[23] => Add6.IN37
positionX[23] => Add0.IN9
positionX[23] => Add3.IN9
positionX[24] => LessThan0.IN8
positionX[24] => Add6.IN36
positionX[24] => Add0.IN8
positionX[24] => Add3.IN8
positionX[25] => LessThan0.IN7
positionX[25] => Add6.IN35
positionX[25] => Add0.IN7
positionX[25] => Add3.IN7
positionX[26] => LessThan0.IN6
positionX[26] => Add6.IN34
positionX[26] => Add0.IN6
positionX[26] => Add3.IN6
positionX[27] => LessThan0.IN5
positionX[27] => Add6.IN33
positionX[27] => Add0.IN5
positionX[27] => Add3.IN5
positionX[28] => LessThan0.IN4
positionX[28] => Add6.IN32
positionX[28] => Add0.IN4
positionX[28] => Add3.IN4
positionX[29] => LessThan0.IN3
positionX[29] => Add6.IN31
positionX[29] => Add0.IN3
positionX[29] => Add3.IN3
positionX[30] => LessThan0.IN2
positionX[30] => Add6.IN30
positionX[30] => Add0.IN2
positionX[30] => Add3.IN2
positionX[31] => LessThan0.IN1
positionX[31] => Add6.IN29
positionX[31] => Add0.IN1
positionX[31] => Add3.IN1
positionY[0] => LessThan2.IN32
positionY[0] => LessThan3.IN32
positionY[0] => Add4.IN32
positionY[1] => LessThan2.IN31
positionY[1] => LessThan3.IN31
positionY[1] => Add4.IN31
positionY[2] => LessThan2.IN30
positionY[2] => LessThan3.IN30
positionY[2] => Add4.IN30
positionY[3] => LessThan2.IN29
positionY[3] => LessThan3.IN29
positionY[3] => Add4.IN29
positionY[4] => LessThan2.IN28
positionY[4] => Add7.IN56
positionY[4] => Add4.IN28
positionY[5] => LessThan2.IN27
positionY[5] => Add7.IN55
positionY[5] => Add4.IN27
positionY[6] => LessThan2.IN26
positionY[6] => Add7.IN54
positionY[6] => Add4.IN26
positionY[7] => LessThan2.IN25
positionY[7] => Add7.IN53
positionY[7] => Add4.IN25
positionY[8] => LessThan2.IN24
positionY[8] => Add7.IN52
positionY[8] => Add4.IN24
positionY[9] => LessThan2.IN23
positionY[9] => Add7.IN51
positionY[9] => Add4.IN23
positionY[10] => LessThan2.IN22
positionY[10] => Add7.IN50
positionY[10] => Add4.IN22
positionY[11] => LessThan2.IN21
positionY[11] => Add7.IN49
positionY[11] => Add4.IN21
positionY[12] => LessThan2.IN20
positionY[12] => Add7.IN48
positionY[12] => Add4.IN20
positionY[13] => LessThan2.IN19
positionY[13] => Add7.IN47
positionY[13] => Add4.IN19
positionY[14] => LessThan2.IN18
positionY[14] => Add7.IN46
positionY[14] => Add4.IN18
positionY[15] => LessThan2.IN17
positionY[15] => Add7.IN45
positionY[15] => Add4.IN17
positionY[16] => LessThan2.IN16
positionY[16] => Add7.IN44
positionY[16] => Add4.IN16
positionY[17] => LessThan2.IN15
positionY[17] => Add7.IN43
positionY[17] => Add4.IN15
positionY[18] => LessThan2.IN14
positionY[18] => Add7.IN42
positionY[18] => Add4.IN14
positionY[19] => LessThan2.IN13
positionY[19] => Add7.IN41
positionY[19] => Add4.IN13
positionY[20] => LessThan2.IN12
positionY[20] => Add7.IN40
positionY[20] => Add4.IN12
positionY[21] => LessThan2.IN11
positionY[21] => Add7.IN39
positionY[21] => Add4.IN11
positionY[22] => LessThan2.IN10
positionY[22] => Add7.IN38
positionY[22] => Add4.IN10
positionY[23] => LessThan2.IN9
positionY[23] => Add7.IN37
positionY[23] => Add4.IN9
positionY[24] => LessThan2.IN8
positionY[24] => Add7.IN36
positionY[24] => Add4.IN8
positionY[25] => LessThan2.IN7
positionY[25] => Add7.IN35
positionY[25] => Add4.IN7
positionY[26] => LessThan2.IN6
positionY[26] => Add7.IN34
positionY[26] => Add4.IN6
positionY[27] => LessThan2.IN5
positionY[27] => Add7.IN33
positionY[27] => Add4.IN5
positionY[28] => LessThan2.IN4
positionY[28] => Add7.IN32
positionY[28] => Add4.IN4
positionY[29] => LessThan2.IN3
positionY[29] => Add7.IN31
positionY[29] => Add4.IN3
positionY[30] => LessThan2.IN2
positionY[30] => Add7.IN30
positionY[30] => Add4.IN2
positionY[31] => LessThan2.IN1
positionY[31] => Add7.IN29
positionY[31] => Add4.IN1
horzCoord[0] => Add0.IN64
horzCoord[0] => Add3.IN64
horzCoord[0] => LessThan0.IN64
horzCoord[0] => LessThan1.IN64
horzCoord[1] => Add0.IN63
horzCoord[1] => Add3.IN63
horzCoord[1] => LessThan0.IN63
horzCoord[1] => LessThan1.IN63
horzCoord[2] => Add0.IN62
horzCoord[2] => Add3.IN62
horzCoord[2] => LessThan0.IN62
horzCoord[2] => LessThan1.IN62
horzCoord[3] => Add0.IN61
horzCoord[3] => Add3.IN61
horzCoord[3] => LessThan0.IN61
horzCoord[3] => LessThan1.IN61
horzCoord[4] => Add0.IN60
horzCoord[4] => Add3.IN60
horzCoord[4] => LessThan0.IN60
horzCoord[4] => LessThan1.IN60
horzCoord[5] => Add0.IN59
horzCoord[5] => Add3.IN59
horzCoord[5] => LessThan0.IN59
horzCoord[5] => LessThan1.IN59
horzCoord[6] => Add0.IN58
horzCoord[6] => Add3.IN58
horzCoord[6] => LessThan0.IN58
horzCoord[6] => LessThan1.IN58
horzCoord[7] => Add0.IN57
horzCoord[7] => Add3.IN57
horzCoord[7] => LessThan0.IN57
horzCoord[7] => LessThan1.IN57
horzCoord[8] => Add0.IN56
horzCoord[8] => Add3.IN56
horzCoord[8] => LessThan0.IN56
horzCoord[8] => LessThan1.IN56
horzCoord[9] => Add0.IN55
horzCoord[9] => Add3.IN55
horzCoord[9] => LessThan0.IN55
horzCoord[9] => LessThan1.IN55
horzCoord[10] => Add0.IN54
horzCoord[10] => Add3.IN54
horzCoord[10] => LessThan0.IN54
horzCoord[10] => LessThan1.IN54
horzCoord[11] => Add0.IN53
horzCoord[11] => Add3.IN53
horzCoord[11] => LessThan0.IN53
horzCoord[11] => LessThan1.IN53
horzCoord[12] => Add0.IN52
horzCoord[12] => Add3.IN52
horzCoord[12] => LessThan0.IN52
horzCoord[12] => LessThan1.IN52
horzCoord[13] => Add0.IN51
horzCoord[13] => Add3.IN51
horzCoord[13] => LessThan0.IN51
horzCoord[13] => LessThan1.IN51
horzCoord[14] => Add0.IN50
horzCoord[14] => Add3.IN50
horzCoord[14] => LessThan0.IN50
horzCoord[14] => LessThan1.IN50
horzCoord[15] => Add0.IN49
horzCoord[15] => Add3.IN49
horzCoord[15] => LessThan0.IN49
horzCoord[15] => LessThan1.IN49
horzCoord[16] => Add0.IN48
horzCoord[16] => Add3.IN48
horzCoord[16] => LessThan0.IN48
horzCoord[16] => LessThan1.IN48
horzCoord[17] => Add0.IN47
horzCoord[17] => Add3.IN47
horzCoord[17] => LessThan0.IN47
horzCoord[17] => LessThan1.IN47
horzCoord[18] => Add0.IN46
horzCoord[18] => Add3.IN46
horzCoord[18] => LessThan0.IN46
horzCoord[18] => LessThan1.IN46
horzCoord[19] => Add0.IN45
horzCoord[19] => Add3.IN45
horzCoord[19] => LessThan0.IN45
horzCoord[19] => LessThan1.IN45
horzCoord[20] => Add0.IN44
horzCoord[20] => Add3.IN44
horzCoord[20] => LessThan0.IN44
horzCoord[20] => LessThan1.IN44
horzCoord[21] => Add0.IN43
horzCoord[21] => Add3.IN43
horzCoord[21] => LessThan0.IN43
horzCoord[21] => LessThan1.IN43
horzCoord[22] => Add0.IN42
horzCoord[22] => Add3.IN42
horzCoord[22] => LessThan0.IN42
horzCoord[22] => LessThan1.IN42
horzCoord[23] => Add0.IN41
horzCoord[23] => Add3.IN41
horzCoord[23] => LessThan0.IN41
horzCoord[23] => LessThan1.IN41
horzCoord[24] => Add0.IN40
horzCoord[24] => Add3.IN40
horzCoord[24] => LessThan0.IN40
horzCoord[24] => LessThan1.IN40
horzCoord[25] => Add0.IN39
horzCoord[25] => Add3.IN39
horzCoord[25] => LessThan0.IN39
horzCoord[25] => LessThan1.IN39
horzCoord[26] => Add0.IN38
horzCoord[26] => Add3.IN38
horzCoord[26] => LessThan0.IN38
horzCoord[26] => LessThan1.IN38
horzCoord[27] => Add0.IN37
horzCoord[27] => Add3.IN37
horzCoord[27] => LessThan0.IN37
horzCoord[27] => LessThan1.IN37
horzCoord[28] => Add0.IN36
horzCoord[28] => Add3.IN36
horzCoord[28] => LessThan0.IN36
horzCoord[28] => LessThan1.IN36
horzCoord[29] => Add0.IN35
horzCoord[29] => Add3.IN35
horzCoord[29] => LessThan0.IN35
horzCoord[29] => LessThan1.IN35
horzCoord[30] => Add0.IN34
horzCoord[30] => Add3.IN34
horzCoord[30] => LessThan0.IN34
horzCoord[30] => LessThan1.IN34
horzCoord[31] => Add0.IN33
horzCoord[31] => Add3.IN33
horzCoord[31] => LessThan0.IN33
horzCoord[31] => LessThan1.IN33
vertCoord[0] => Add4.IN64
vertCoord[0] => LessThan2.IN64
vertCoord[0] => LessThan3.IN64
vertCoord[1] => Add4.IN63
vertCoord[1] => LessThan2.IN63
vertCoord[1] => LessThan3.IN63
vertCoord[2] => Add4.IN62
vertCoord[2] => LessThan2.IN62
vertCoord[2] => LessThan3.IN62
vertCoord[3] => Add4.IN61
vertCoord[3] => LessThan2.IN61
vertCoord[3] => LessThan3.IN61
vertCoord[4] => Add4.IN60
vertCoord[4] => LessThan2.IN60
vertCoord[4] => LessThan3.IN60
vertCoord[5] => Add4.IN59
vertCoord[5] => LessThan2.IN59
vertCoord[5] => LessThan3.IN59
vertCoord[6] => Add4.IN58
vertCoord[6] => LessThan2.IN58
vertCoord[6] => LessThan3.IN58
vertCoord[7] => Add4.IN57
vertCoord[7] => LessThan2.IN57
vertCoord[7] => LessThan3.IN57
vertCoord[8] => Add4.IN56
vertCoord[8] => LessThan2.IN56
vertCoord[8] => LessThan3.IN56
vertCoord[9] => Add4.IN55
vertCoord[9] => LessThan2.IN55
vertCoord[9] => LessThan3.IN55
vertCoord[10] => Add4.IN54
vertCoord[10] => LessThan2.IN54
vertCoord[10] => LessThan3.IN54
vertCoord[11] => Add4.IN53
vertCoord[11] => LessThan2.IN53
vertCoord[11] => LessThan3.IN53
vertCoord[12] => Add4.IN52
vertCoord[12] => LessThan2.IN52
vertCoord[12] => LessThan3.IN52
vertCoord[13] => Add4.IN51
vertCoord[13] => LessThan2.IN51
vertCoord[13] => LessThan3.IN51
vertCoord[14] => Add4.IN50
vertCoord[14] => LessThan2.IN50
vertCoord[14] => LessThan3.IN50
vertCoord[15] => Add4.IN49
vertCoord[15] => LessThan2.IN49
vertCoord[15] => LessThan3.IN49
vertCoord[16] => Add4.IN48
vertCoord[16] => LessThan2.IN48
vertCoord[16] => LessThan3.IN48
vertCoord[17] => Add4.IN47
vertCoord[17] => LessThan2.IN47
vertCoord[17] => LessThan3.IN47
vertCoord[18] => Add4.IN46
vertCoord[18] => LessThan2.IN46
vertCoord[18] => LessThan3.IN46
vertCoord[19] => Add4.IN45
vertCoord[19] => LessThan2.IN45
vertCoord[19] => LessThan3.IN45
vertCoord[20] => Add4.IN44
vertCoord[20] => LessThan2.IN44
vertCoord[20] => LessThan3.IN44
vertCoord[21] => Add4.IN43
vertCoord[21] => LessThan2.IN43
vertCoord[21] => LessThan3.IN43
vertCoord[22] => Add4.IN42
vertCoord[22] => LessThan2.IN42
vertCoord[22] => LessThan3.IN42
vertCoord[23] => Add4.IN41
vertCoord[23] => LessThan2.IN41
vertCoord[23] => LessThan3.IN41
vertCoord[24] => Add4.IN40
vertCoord[24] => LessThan2.IN40
vertCoord[24] => LessThan3.IN40
vertCoord[25] => Add4.IN39
vertCoord[25] => LessThan2.IN39
vertCoord[25] => LessThan3.IN39
vertCoord[26] => Add4.IN38
vertCoord[26] => LessThan2.IN38
vertCoord[26] => LessThan3.IN38
vertCoord[27] => Add4.IN37
vertCoord[27] => LessThan2.IN37
vertCoord[27] => LessThan3.IN37
vertCoord[28] => Add4.IN36
vertCoord[28] => LessThan2.IN36
vertCoord[28] => LessThan3.IN36
vertCoord[29] => Add4.IN35
vertCoord[29] => LessThan2.IN35
vertCoord[29] => LessThan3.IN35
vertCoord[30] => Add4.IN34
vertCoord[30] => LessThan2.IN34
vertCoord[30] => LessThan3.IN34
vertCoord[31] => Add4.IN33
vertCoord[31] => LessThan2.IN33
vertCoord[31] => LessThan3.IN33
pixel <= pixel~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom
clk => fontRow[0]~reg0.CLK
clk => fontRow[1]~reg0.CLK
clk => fontRow[2]~reg0.CLK
clk => fontRow[3]~reg0.CLK
clk => fontRow[4]~reg0.CLK
clk => fontRow[5]~reg0.CLK
clk => fontRow[6]~reg0.CLK
clk => fontRow[7]~reg0.CLK
addr[0] => ROM.RADDR
addr[1] => ROM.RADDR1
addr[2] => ROM.RADDR2
addr[3] => ROM.RADDR3
addr[4] => ROM.RADDR4
addr[5] => ROM.RADDR5
addr[6] => ROM.RADDR6
addr[7] => ROM.RADDR7
addr[8] => ROM.RADDR8
addr[9] => ROM.RADDR9
addr[10] => ROM.RADDR10
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
fontRow[0] <= fontRow[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[1] <= fontRow[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[2] <= fontRow[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[3] <= fontRow[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[4] <= fontRow[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[5] <= fontRow[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[6] <= fontRow[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[7] <= fontRow[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2
clk => font_rom:FontRom.clk
clk => pixel~reg0.CLK
displayAsquii[2][0] => charCode[0].DATAB
displayAsquii[2][1] => charCode[1].DATAB
displayAsquii[2][2] => charCode[2].DATAB
displayAsquii[2][3] => charCode[3].DATAB
displayAsquii[2][4] => charCode[4].DATAB
displayAsquii[2][5] => charCode[5].DATAB
displayAsquii[2][6] => charCode[6].DATAB
displayAsquii[2][7] => charCode[7].DATAB
displayAsquii[1][0] => charCode[0].DATAA
displayAsquii[1][1] => charCode[1].DATAA
displayAsquii[1][2] => charCode[2].DATAA
displayAsquii[1][3] => charCode[3].DATAA
displayAsquii[1][4] => charCode[4].DATAA
displayAsquii[1][5] => charCode[5].DATAA
displayAsquii[1][6] => charCode[6].DATAA
displayAsquii[1][7] => charCode[7].DATAA
positionX[0] => LessThan0.IN32
positionX[0] => LessThan1.IN32
positionX[0] => Add0.IN32
positionX[0] => Add3.IN32
positionX[1] => LessThan0.IN31
positionX[1] => LessThan1.IN31
positionX[1] => Add0.IN31
positionX[1] => Add3.IN31
positionX[2] => LessThan0.IN30
positionX[2] => LessThan1.IN30
positionX[2] => Add0.IN30
positionX[2] => Add3.IN30
positionX[3] => LessThan0.IN29
positionX[3] => LessThan1.IN29
positionX[3] => Add0.IN29
positionX[3] => Add3.IN29
positionX[4] => LessThan0.IN28
positionX[4] => Add6.IN56
positionX[4] => Add0.IN28
positionX[4] => Add3.IN28
positionX[5] => LessThan0.IN27
positionX[5] => Add6.IN55
positionX[5] => Add0.IN27
positionX[5] => Add3.IN27
positionX[6] => LessThan0.IN26
positionX[6] => Add6.IN54
positionX[6] => Add0.IN26
positionX[6] => Add3.IN26
positionX[7] => LessThan0.IN25
positionX[7] => Add6.IN53
positionX[7] => Add0.IN25
positionX[7] => Add3.IN25
positionX[8] => LessThan0.IN24
positionX[8] => Add6.IN52
positionX[8] => Add0.IN24
positionX[8] => Add3.IN24
positionX[9] => LessThan0.IN23
positionX[9] => Add6.IN51
positionX[9] => Add0.IN23
positionX[9] => Add3.IN23
positionX[10] => LessThan0.IN22
positionX[10] => Add6.IN50
positionX[10] => Add0.IN22
positionX[10] => Add3.IN22
positionX[11] => LessThan0.IN21
positionX[11] => Add6.IN49
positionX[11] => Add0.IN21
positionX[11] => Add3.IN21
positionX[12] => LessThan0.IN20
positionX[12] => Add6.IN48
positionX[12] => Add0.IN20
positionX[12] => Add3.IN20
positionX[13] => LessThan0.IN19
positionX[13] => Add6.IN47
positionX[13] => Add0.IN19
positionX[13] => Add3.IN19
positionX[14] => LessThan0.IN18
positionX[14] => Add6.IN46
positionX[14] => Add0.IN18
positionX[14] => Add3.IN18
positionX[15] => LessThan0.IN17
positionX[15] => Add6.IN45
positionX[15] => Add0.IN17
positionX[15] => Add3.IN17
positionX[16] => LessThan0.IN16
positionX[16] => Add6.IN44
positionX[16] => Add0.IN16
positionX[16] => Add3.IN16
positionX[17] => LessThan0.IN15
positionX[17] => Add6.IN43
positionX[17] => Add0.IN15
positionX[17] => Add3.IN15
positionX[18] => LessThan0.IN14
positionX[18] => Add6.IN42
positionX[18] => Add0.IN14
positionX[18] => Add3.IN14
positionX[19] => LessThan0.IN13
positionX[19] => Add6.IN41
positionX[19] => Add0.IN13
positionX[19] => Add3.IN13
positionX[20] => LessThan0.IN12
positionX[20] => Add6.IN40
positionX[20] => Add0.IN12
positionX[20] => Add3.IN12
positionX[21] => LessThan0.IN11
positionX[21] => Add6.IN39
positionX[21] => Add0.IN11
positionX[21] => Add3.IN11
positionX[22] => LessThan0.IN10
positionX[22] => Add6.IN38
positionX[22] => Add0.IN10
positionX[22] => Add3.IN10
positionX[23] => LessThan0.IN9
positionX[23] => Add6.IN37
positionX[23] => Add0.IN9
positionX[23] => Add3.IN9
positionX[24] => LessThan0.IN8
positionX[24] => Add6.IN36
positionX[24] => Add0.IN8
positionX[24] => Add3.IN8
positionX[25] => LessThan0.IN7
positionX[25] => Add6.IN35
positionX[25] => Add0.IN7
positionX[25] => Add3.IN7
positionX[26] => LessThan0.IN6
positionX[26] => Add6.IN34
positionX[26] => Add0.IN6
positionX[26] => Add3.IN6
positionX[27] => LessThan0.IN5
positionX[27] => Add6.IN33
positionX[27] => Add0.IN5
positionX[27] => Add3.IN5
positionX[28] => LessThan0.IN4
positionX[28] => Add6.IN32
positionX[28] => Add0.IN4
positionX[28] => Add3.IN4
positionX[29] => LessThan0.IN3
positionX[29] => Add6.IN31
positionX[29] => Add0.IN3
positionX[29] => Add3.IN3
positionX[30] => LessThan0.IN2
positionX[30] => Add6.IN30
positionX[30] => Add0.IN2
positionX[30] => Add3.IN2
positionX[31] => LessThan0.IN1
positionX[31] => Add6.IN29
positionX[31] => Add0.IN1
positionX[31] => Add3.IN1
positionY[0] => LessThan2.IN32
positionY[0] => LessThan3.IN32
positionY[0] => Add4.IN32
positionY[1] => LessThan2.IN31
positionY[1] => LessThan3.IN31
positionY[1] => Add4.IN31
positionY[2] => LessThan2.IN30
positionY[2] => LessThan3.IN30
positionY[2] => Add4.IN30
positionY[3] => LessThan2.IN29
positionY[3] => LessThan3.IN29
positionY[3] => Add4.IN29
positionY[4] => LessThan2.IN28
positionY[4] => Add7.IN56
positionY[4] => Add4.IN28
positionY[5] => LessThan2.IN27
positionY[5] => Add7.IN55
positionY[5] => Add4.IN27
positionY[6] => LessThan2.IN26
positionY[6] => Add7.IN54
positionY[6] => Add4.IN26
positionY[7] => LessThan2.IN25
positionY[7] => Add7.IN53
positionY[7] => Add4.IN25
positionY[8] => LessThan2.IN24
positionY[8] => Add7.IN52
positionY[8] => Add4.IN24
positionY[9] => LessThan2.IN23
positionY[9] => Add7.IN51
positionY[9] => Add4.IN23
positionY[10] => LessThan2.IN22
positionY[10] => Add7.IN50
positionY[10] => Add4.IN22
positionY[11] => LessThan2.IN21
positionY[11] => Add7.IN49
positionY[11] => Add4.IN21
positionY[12] => LessThan2.IN20
positionY[12] => Add7.IN48
positionY[12] => Add4.IN20
positionY[13] => LessThan2.IN19
positionY[13] => Add7.IN47
positionY[13] => Add4.IN19
positionY[14] => LessThan2.IN18
positionY[14] => Add7.IN46
positionY[14] => Add4.IN18
positionY[15] => LessThan2.IN17
positionY[15] => Add7.IN45
positionY[15] => Add4.IN17
positionY[16] => LessThan2.IN16
positionY[16] => Add7.IN44
positionY[16] => Add4.IN16
positionY[17] => LessThan2.IN15
positionY[17] => Add7.IN43
positionY[17] => Add4.IN15
positionY[18] => LessThan2.IN14
positionY[18] => Add7.IN42
positionY[18] => Add4.IN14
positionY[19] => LessThan2.IN13
positionY[19] => Add7.IN41
positionY[19] => Add4.IN13
positionY[20] => LessThan2.IN12
positionY[20] => Add7.IN40
positionY[20] => Add4.IN12
positionY[21] => LessThan2.IN11
positionY[21] => Add7.IN39
positionY[21] => Add4.IN11
positionY[22] => LessThan2.IN10
positionY[22] => Add7.IN38
positionY[22] => Add4.IN10
positionY[23] => LessThan2.IN9
positionY[23] => Add7.IN37
positionY[23] => Add4.IN9
positionY[24] => LessThan2.IN8
positionY[24] => Add7.IN36
positionY[24] => Add4.IN8
positionY[25] => LessThan2.IN7
positionY[25] => Add7.IN35
positionY[25] => Add4.IN7
positionY[26] => LessThan2.IN6
positionY[26] => Add7.IN34
positionY[26] => Add4.IN6
positionY[27] => LessThan2.IN5
positionY[27] => Add7.IN33
positionY[27] => Add4.IN5
positionY[28] => LessThan2.IN4
positionY[28] => Add7.IN32
positionY[28] => Add4.IN4
positionY[29] => LessThan2.IN3
positionY[29] => Add7.IN31
positionY[29] => Add4.IN3
positionY[30] => LessThan2.IN2
positionY[30] => Add7.IN30
positionY[30] => Add4.IN2
positionY[31] => LessThan2.IN1
positionY[31] => Add7.IN29
positionY[31] => Add4.IN1
horzCoord[0] => Add0.IN64
horzCoord[0] => Add3.IN64
horzCoord[0] => LessThan0.IN64
horzCoord[0] => LessThan1.IN64
horzCoord[1] => Add0.IN63
horzCoord[1] => Add3.IN63
horzCoord[1] => LessThan0.IN63
horzCoord[1] => LessThan1.IN63
horzCoord[2] => Add0.IN62
horzCoord[2] => Add3.IN62
horzCoord[2] => LessThan0.IN62
horzCoord[2] => LessThan1.IN62
horzCoord[3] => Add0.IN61
horzCoord[3] => Add3.IN61
horzCoord[3] => LessThan0.IN61
horzCoord[3] => LessThan1.IN61
horzCoord[4] => Add0.IN60
horzCoord[4] => Add3.IN60
horzCoord[4] => LessThan0.IN60
horzCoord[4] => LessThan1.IN60
horzCoord[5] => Add0.IN59
horzCoord[5] => Add3.IN59
horzCoord[5] => LessThan0.IN59
horzCoord[5] => LessThan1.IN59
horzCoord[6] => Add0.IN58
horzCoord[6] => Add3.IN58
horzCoord[6] => LessThan0.IN58
horzCoord[6] => LessThan1.IN58
horzCoord[7] => Add0.IN57
horzCoord[7] => Add3.IN57
horzCoord[7] => LessThan0.IN57
horzCoord[7] => LessThan1.IN57
horzCoord[8] => Add0.IN56
horzCoord[8] => Add3.IN56
horzCoord[8] => LessThan0.IN56
horzCoord[8] => LessThan1.IN56
horzCoord[9] => Add0.IN55
horzCoord[9] => Add3.IN55
horzCoord[9] => LessThan0.IN55
horzCoord[9] => LessThan1.IN55
horzCoord[10] => Add0.IN54
horzCoord[10] => Add3.IN54
horzCoord[10] => LessThan0.IN54
horzCoord[10] => LessThan1.IN54
horzCoord[11] => Add0.IN53
horzCoord[11] => Add3.IN53
horzCoord[11] => LessThan0.IN53
horzCoord[11] => LessThan1.IN53
horzCoord[12] => Add0.IN52
horzCoord[12] => Add3.IN52
horzCoord[12] => LessThan0.IN52
horzCoord[12] => LessThan1.IN52
horzCoord[13] => Add0.IN51
horzCoord[13] => Add3.IN51
horzCoord[13] => LessThan0.IN51
horzCoord[13] => LessThan1.IN51
horzCoord[14] => Add0.IN50
horzCoord[14] => Add3.IN50
horzCoord[14] => LessThan0.IN50
horzCoord[14] => LessThan1.IN50
horzCoord[15] => Add0.IN49
horzCoord[15] => Add3.IN49
horzCoord[15] => LessThan0.IN49
horzCoord[15] => LessThan1.IN49
horzCoord[16] => Add0.IN48
horzCoord[16] => Add3.IN48
horzCoord[16] => LessThan0.IN48
horzCoord[16] => LessThan1.IN48
horzCoord[17] => Add0.IN47
horzCoord[17] => Add3.IN47
horzCoord[17] => LessThan0.IN47
horzCoord[17] => LessThan1.IN47
horzCoord[18] => Add0.IN46
horzCoord[18] => Add3.IN46
horzCoord[18] => LessThan0.IN46
horzCoord[18] => LessThan1.IN46
horzCoord[19] => Add0.IN45
horzCoord[19] => Add3.IN45
horzCoord[19] => LessThan0.IN45
horzCoord[19] => LessThan1.IN45
horzCoord[20] => Add0.IN44
horzCoord[20] => Add3.IN44
horzCoord[20] => LessThan0.IN44
horzCoord[20] => LessThan1.IN44
horzCoord[21] => Add0.IN43
horzCoord[21] => Add3.IN43
horzCoord[21] => LessThan0.IN43
horzCoord[21] => LessThan1.IN43
horzCoord[22] => Add0.IN42
horzCoord[22] => Add3.IN42
horzCoord[22] => LessThan0.IN42
horzCoord[22] => LessThan1.IN42
horzCoord[23] => Add0.IN41
horzCoord[23] => Add3.IN41
horzCoord[23] => LessThan0.IN41
horzCoord[23] => LessThan1.IN41
horzCoord[24] => Add0.IN40
horzCoord[24] => Add3.IN40
horzCoord[24] => LessThan0.IN40
horzCoord[24] => LessThan1.IN40
horzCoord[25] => Add0.IN39
horzCoord[25] => Add3.IN39
horzCoord[25] => LessThan0.IN39
horzCoord[25] => LessThan1.IN39
horzCoord[26] => Add0.IN38
horzCoord[26] => Add3.IN38
horzCoord[26] => LessThan0.IN38
horzCoord[26] => LessThan1.IN38
horzCoord[27] => Add0.IN37
horzCoord[27] => Add3.IN37
horzCoord[27] => LessThan0.IN37
horzCoord[27] => LessThan1.IN37
horzCoord[28] => Add0.IN36
horzCoord[28] => Add3.IN36
horzCoord[28] => LessThan0.IN36
horzCoord[28] => LessThan1.IN36
horzCoord[29] => Add0.IN35
horzCoord[29] => Add3.IN35
horzCoord[29] => LessThan0.IN35
horzCoord[29] => LessThan1.IN35
horzCoord[30] => Add0.IN34
horzCoord[30] => Add3.IN34
horzCoord[30] => LessThan0.IN34
horzCoord[30] => LessThan1.IN34
horzCoord[31] => Add0.IN33
horzCoord[31] => Add3.IN33
horzCoord[31] => LessThan0.IN33
horzCoord[31] => LessThan1.IN33
vertCoord[0] => Add4.IN64
vertCoord[0] => LessThan2.IN64
vertCoord[0] => LessThan3.IN64
vertCoord[1] => Add4.IN63
vertCoord[1] => LessThan2.IN63
vertCoord[1] => LessThan3.IN63
vertCoord[2] => Add4.IN62
vertCoord[2] => LessThan2.IN62
vertCoord[2] => LessThan3.IN62
vertCoord[3] => Add4.IN61
vertCoord[3] => LessThan2.IN61
vertCoord[3] => LessThan3.IN61
vertCoord[4] => Add4.IN60
vertCoord[4] => LessThan2.IN60
vertCoord[4] => LessThan3.IN60
vertCoord[5] => Add4.IN59
vertCoord[5] => LessThan2.IN59
vertCoord[5] => LessThan3.IN59
vertCoord[6] => Add4.IN58
vertCoord[6] => LessThan2.IN58
vertCoord[6] => LessThan3.IN58
vertCoord[7] => Add4.IN57
vertCoord[7] => LessThan2.IN57
vertCoord[7] => LessThan3.IN57
vertCoord[8] => Add4.IN56
vertCoord[8] => LessThan2.IN56
vertCoord[8] => LessThan3.IN56
vertCoord[9] => Add4.IN55
vertCoord[9] => LessThan2.IN55
vertCoord[9] => LessThan3.IN55
vertCoord[10] => Add4.IN54
vertCoord[10] => LessThan2.IN54
vertCoord[10] => LessThan3.IN54
vertCoord[11] => Add4.IN53
vertCoord[11] => LessThan2.IN53
vertCoord[11] => LessThan3.IN53
vertCoord[12] => Add4.IN52
vertCoord[12] => LessThan2.IN52
vertCoord[12] => LessThan3.IN52
vertCoord[13] => Add4.IN51
vertCoord[13] => LessThan2.IN51
vertCoord[13] => LessThan3.IN51
vertCoord[14] => Add4.IN50
vertCoord[14] => LessThan2.IN50
vertCoord[14] => LessThan3.IN50
vertCoord[15] => Add4.IN49
vertCoord[15] => LessThan2.IN49
vertCoord[15] => LessThan3.IN49
vertCoord[16] => Add4.IN48
vertCoord[16] => LessThan2.IN48
vertCoord[16] => LessThan3.IN48
vertCoord[17] => Add4.IN47
vertCoord[17] => LessThan2.IN47
vertCoord[17] => LessThan3.IN47
vertCoord[18] => Add4.IN46
vertCoord[18] => LessThan2.IN46
vertCoord[18] => LessThan3.IN46
vertCoord[19] => Add4.IN45
vertCoord[19] => LessThan2.IN45
vertCoord[19] => LessThan3.IN45
vertCoord[20] => Add4.IN44
vertCoord[20] => LessThan2.IN44
vertCoord[20] => LessThan3.IN44
vertCoord[21] => Add4.IN43
vertCoord[21] => LessThan2.IN43
vertCoord[21] => LessThan3.IN43
vertCoord[22] => Add4.IN42
vertCoord[22] => LessThan2.IN42
vertCoord[22] => LessThan3.IN42
vertCoord[23] => Add4.IN41
vertCoord[23] => LessThan2.IN41
vertCoord[23] => LessThan3.IN41
vertCoord[24] => Add4.IN40
vertCoord[24] => LessThan2.IN40
vertCoord[24] => LessThan3.IN40
vertCoord[25] => Add4.IN39
vertCoord[25] => LessThan2.IN39
vertCoord[25] => LessThan3.IN39
vertCoord[26] => Add4.IN38
vertCoord[26] => LessThan2.IN38
vertCoord[26] => LessThan3.IN38
vertCoord[27] => Add4.IN37
vertCoord[27] => LessThan2.IN37
vertCoord[27] => LessThan3.IN37
vertCoord[28] => Add4.IN36
vertCoord[28] => LessThan2.IN36
vertCoord[28] => LessThan3.IN36
vertCoord[29] => Add4.IN35
vertCoord[29] => LessThan2.IN35
vertCoord[29] => LessThan3.IN35
vertCoord[30] => Add4.IN34
vertCoord[30] => LessThan2.IN34
vertCoord[30] => LessThan3.IN34
vertCoord[31] => Add4.IN33
vertCoord[31] => LessThan2.IN33
vertCoord[31] => LessThan3.IN33
pixel <= pixel~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom
clk => fontRow[0]~reg0.CLK
clk => fontRow[1]~reg0.CLK
clk => fontRow[2]~reg0.CLK
clk => fontRow[3]~reg0.CLK
clk => fontRow[4]~reg0.CLK
clk => fontRow[5]~reg0.CLK
clk => fontRow[6]~reg0.CLK
clk => fontRow[7]~reg0.CLK
addr[0] => ROM.RADDR
addr[1] => ROM.RADDR1
addr[2] => ROM.RADDR2
addr[3] => ROM.RADDR3
addr[4] => ROM.RADDR4
addr[5] => ROM.RADDR5
addr[6] => ROM.RADDR6
addr[7] => ROM.RADDR7
addr[8] => ROM.RADDR8
addr[9] => ROM.RADDR9
addr[10] => ROM.RADDR10
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
fontRow[0] <= fontRow[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[1] <= fontRow[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[2] <= fontRow[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[3] <= fontRow[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[4] <= fontRow[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[5] <= fontRow[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[6] <= fontRow[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fontRow[7] <= fontRow[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU
operandoA[0] => operandoA[0].IN10
operandoA[1] => operandoA[1].IN10
operandoA[2] => operandoA[2].IN10
operandoA[3] => operandoA[3].IN10
operandoA[4] => operandoA[4].IN10
operandoA[5] => operandoA[5].IN10
operandoA[6] => operandoA[6].IN10
operandoA[7] => operandoA[7].IN10
operandoA[8] => operandoA[8].IN10
operandoA[9] => operandoA[9].IN10
operandoA[10] => operandoA[10].IN10
operandoA[11] => operandoA[11].IN10
operandoA[12] => operandoA[12].IN10
operandoA[13] => operandoA[13].IN10
operandoA[14] => operandoA[14].IN10
operandoA[15] => operandoA[15].IN10
operandoA[16] => operandoA[16].IN10
operandoA[17] => operandoA[17].IN10
operandoA[18] => operandoA[18].IN10
operandoA[19] => operandoA[19].IN10
operandoA[20] => operandoA[20].IN10
operandoA[21] => operandoA[21].IN10
operandoA[22] => operandoA[22].IN10
operandoA[23] => operandoA[23].IN10
operandoA[24] => operandoA[24].IN10
operandoA[25] => operandoA[25].IN10
operandoA[26] => operandoA[26].IN10
operandoA[27] => operandoA[27].IN10
operandoA[28] => operandoA[28].IN10
operandoA[29] => operandoA[29].IN10
operandoA[30] => operandoA[30].IN10
operandoA[31] => operandoA[31].IN10
operandoB[0] => operandoB[0].IN11
operandoB[1] => operandoB[1].IN11
operandoB[2] => operandoB[2].IN11
operandoB[3] => operandoB[3].IN11
operandoB[4] => operandoB[4].IN11
operandoB[5] => operandoB[5].IN11
operandoB[6] => operandoB[6].IN11
operandoB[7] => operandoB[7].IN11
operandoB[8] => operandoB[8].IN11
operandoB[9] => operandoB[9].IN11
operandoB[10] => operandoB[10].IN11
operandoB[11] => operandoB[11].IN11
operandoB[12] => operandoB[12].IN11
operandoB[13] => operandoB[13].IN11
operandoB[14] => operandoB[14].IN11
operandoB[15] => operandoB[15].IN11
operandoB[16] => operandoB[16].IN11
operandoB[17] => operandoB[17].IN11
operandoB[18] => operandoB[18].IN11
operandoB[19] => operandoB[19].IN11
operandoB[20] => operandoB[20].IN11
operandoB[21] => operandoB[21].IN11
operandoB[22] => operandoB[22].IN11
operandoB[23] => operandoB[23].IN11
operandoB[24] => operandoB[24].IN11
operandoB[25] => operandoB[25].IN11
operandoB[26] => operandoB[26].IN11
operandoB[27] => operandoB[27].IN11
operandoB[28] => operandoB[28].IN11
operandoB[29] => operandoB[29].IN11
operandoB[30] => operandoB[30].IN11
operandoB[31] => operandoB[31].IN11
seleccion[0] => seleccion[0].IN2
seleccion[1] => seleccion[1].IN2
seleccion[2] => seleccion[2].IN2
seleccion[3] => seleccion[3].IN2
resultado[0] <= resultado[0].DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= resultado[1].DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= resultado[2].DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= resultado[3].DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= resultado[4].DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= resultado[5].DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= resultado[6].DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= resultado[7].DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= resultado[8].DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= resultado[9].DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= resultado[10].DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= resultado[11].DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= resultado[12].DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= resultado[13].DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= resultado[14].DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= resultado[15].DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= resultado[16].DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= resultado[17].DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= resultado[18].DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= resultado[19].DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= resultado[20].DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= resultado[21].DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= resultado[22].DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= resultado[23].DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= resultado[24].DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= resultado[25].DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= resultado[26].DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= resultado[27].DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= resultado[28].DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= resultado[29].DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= resultado[30].DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= resultado[31].DB_MAX_OUTPUT_PORT_TYPE
N <= ControladorBanderas:controladorBanderas.N
Z <= ControladorBanderas:controladorBanderas.Z
C <= ControladorBanderas:controladorBanderas.C
V <= ControladorBanderas:controladorBanderas.V


|control_Reg_Inst|ALU:aluCPU|Sumador:sumadorALU
operandoA[0] => Add0.IN32
operandoA[1] => Add0.IN31
operandoA[2] => Add0.IN30
operandoA[3] => Add0.IN29
operandoA[4] => Add0.IN28
operandoA[5] => Add0.IN27
operandoA[6] => Add0.IN26
operandoA[7] => Add0.IN25
operandoA[8] => Add0.IN24
operandoA[9] => Add0.IN23
operandoA[10] => Add0.IN22
operandoA[11] => Add0.IN21
operandoA[12] => Add0.IN20
operandoA[13] => Add0.IN19
operandoA[14] => Add0.IN18
operandoA[15] => Add0.IN17
operandoA[16] => Add0.IN16
operandoA[17] => Add0.IN15
operandoA[18] => Add0.IN14
operandoA[19] => Add0.IN13
operandoA[20] => Add0.IN12
operandoA[21] => Add0.IN11
operandoA[22] => Add0.IN10
operandoA[23] => Add0.IN9
operandoA[24] => Add0.IN8
operandoA[25] => Add0.IN7
operandoA[26] => Add0.IN6
operandoA[27] => Add0.IN5
operandoA[28] => Add0.IN4
operandoA[29] => Add0.IN3
operandoA[30] => Add0.IN2
operandoA[31] => Add0.IN1
operandoB[0] => Add0.IN64
operandoB[1] => Add0.IN63
operandoB[2] => Add0.IN62
operandoB[3] => Add0.IN61
operandoB[4] => Add0.IN60
operandoB[5] => Add0.IN59
operandoB[6] => Add0.IN58
operandoB[7] => Add0.IN57
operandoB[8] => Add0.IN56
operandoB[9] => Add0.IN55
operandoB[10] => Add0.IN54
operandoB[11] => Add0.IN53
operandoB[12] => Add0.IN52
operandoB[13] => Add0.IN51
operandoB[14] => Add0.IN50
operandoB[15] => Add0.IN49
operandoB[16] => Add0.IN48
operandoB[17] => Add0.IN47
operandoB[18] => Add0.IN46
operandoB[19] => Add0.IN45
operandoB[20] => Add0.IN44
operandoB[21] => Add0.IN43
operandoB[22] => Add0.IN42
operandoB[23] => Add0.IN41
operandoB[24] => Add0.IN40
operandoB[25] => Add0.IN39
operandoB[26] => Add0.IN38
operandoB[27] => Add0.IN37
operandoB[28] => Add0.IN36
operandoB[29] => Add0.IN35
operandoB[30] => Add0.IN34
operandoB[31] => Add0.IN33
resultado[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
carryOut <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|Restador:restadorALU
operandoA[0] => Add0.IN64
operandoA[1] => Add0.IN63
operandoA[2] => Add0.IN62
operandoA[3] => Add0.IN61
operandoA[4] => Add0.IN60
operandoA[5] => Add0.IN59
operandoA[6] => Add0.IN58
operandoA[7] => Add0.IN57
operandoA[8] => Add0.IN56
operandoA[9] => Add0.IN55
operandoA[10] => Add0.IN54
operandoA[11] => Add0.IN53
operandoA[12] => Add0.IN52
operandoA[13] => Add0.IN51
operandoA[14] => Add0.IN50
operandoA[15] => Add0.IN49
operandoA[16] => Add0.IN48
operandoA[17] => Add0.IN47
operandoA[18] => Add0.IN46
operandoA[19] => Add0.IN45
operandoA[20] => Add0.IN44
operandoA[21] => Add0.IN43
operandoA[22] => Add0.IN42
operandoA[23] => Add0.IN41
operandoA[24] => Add0.IN40
operandoA[25] => Add0.IN39
operandoA[26] => Add0.IN38
operandoA[27] => Add0.IN37
operandoA[28] => Add0.IN36
operandoA[29] => Add0.IN35
operandoA[30] => Add0.IN34
operandoA[31] => Add0.IN33
operandoB[0] => Add0.IN32
operandoB[1] => Add0.IN31
operandoB[2] => Add0.IN30
operandoB[3] => Add0.IN29
operandoB[4] => Add0.IN28
operandoB[5] => Add0.IN27
operandoB[6] => Add0.IN26
operandoB[7] => Add0.IN25
operandoB[8] => Add0.IN24
operandoB[9] => Add0.IN23
operandoB[10] => Add0.IN22
operandoB[11] => Add0.IN21
operandoB[12] => Add0.IN20
operandoB[13] => Add0.IN19
operandoB[14] => Add0.IN18
operandoB[15] => Add0.IN17
operandoB[16] => Add0.IN16
operandoB[17] => Add0.IN15
operandoB[18] => Add0.IN14
operandoB[19] => Add0.IN13
operandoB[20] => Add0.IN12
operandoB[21] => Add0.IN11
operandoB[22] => Add0.IN10
operandoB[23] => Add0.IN9
operandoB[24] => Add0.IN8
operandoB[25] => Add0.IN7
operandoB[26] => Add0.IN6
operandoB[27] => Add0.IN5
operandoB[28] => Add0.IN4
operandoB[29] => Add0.IN3
operandoB[30] => Add0.IN2
operandoB[31] => Add0.IN1
resultado[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
borrowOut <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|Multiplicador:multiplicadorALU
operandoA[0] => Mult0.IN31
operandoA[1] => Mult0.IN30
operandoA[2] => Mult0.IN29
operandoA[3] => Mult0.IN28
operandoA[4] => Mult0.IN27
operandoA[5] => Mult0.IN26
operandoA[6] => Mult0.IN25
operandoA[7] => Mult0.IN24
operandoA[8] => Mult0.IN23
operandoA[9] => Mult0.IN22
operandoA[10] => Mult0.IN21
operandoA[11] => Mult0.IN20
operandoA[12] => Mult0.IN19
operandoA[13] => Mult0.IN18
operandoA[14] => Mult0.IN17
operandoA[15] => Mult0.IN16
operandoA[16] => Mult0.IN15
operandoA[17] => Mult0.IN14
operandoA[18] => Mult0.IN13
operandoA[19] => Mult0.IN12
operandoA[20] => Mult0.IN11
operandoA[21] => Mult0.IN10
operandoA[22] => Mult0.IN9
operandoA[23] => Mult0.IN8
operandoA[24] => Mult0.IN7
operandoA[25] => Mult0.IN6
operandoA[26] => Mult0.IN5
operandoA[27] => Mult0.IN4
operandoA[28] => Mult0.IN3
operandoA[29] => Mult0.IN2
operandoA[30] => Mult0.IN1
operandoA[31] => Mult0.IN0
operandoB[0] => Mult0.IN63
operandoB[1] => Mult0.IN62
operandoB[2] => Mult0.IN61
operandoB[3] => Mult0.IN60
operandoB[4] => Mult0.IN59
operandoB[5] => Mult0.IN58
operandoB[6] => Mult0.IN57
operandoB[7] => Mult0.IN56
operandoB[8] => Mult0.IN55
operandoB[9] => Mult0.IN54
operandoB[10] => Mult0.IN53
operandoB[11] => Mult0.IN52
operandoB[12] => Mult0.IN51
operandoB[13] => Mult0.IN50
operandoB[14] => Mult0.IN49
operandoB[15] => Mult0.IN48
operandoB[16] => Mult0.IN47
operandoB[17] => Mult0.IN46
operandoB[18] => Mult0.IN45
operandoB[19] => Mult0.IN44
operandoB[20] => Mult0.IN43
operandoB[21] => Mult0.IN42
operandoB[22] => Mult0.IN41
operandoB[23] => Mult0.IN40
operandoB[24] => Mult0.IN39
operandoB[25] => Mult0.IN38
operandoB[26] => Mult0.IN37
operandoB[27] => Mult0.IN36
operandoB[28] => Mult0.IN35
operandoB[29] => Mult0.IN34
operandoB[30] => Mult0.IN33
operandoB[31] => Mult0.IN32
resultado[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
carryOut <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|Divisor:divisorALU
operandoA[0] => Div0.IN31
operandoA[1] => Div0.IN30
operandoA[2] => Div0.IN29
operandoA[3] => Div0.IN28
operandoA[4] => Div0.IN27
operandoA[5] => Div0.IN26
operandoA[6] => Div0.IN25
operandoA[7] => Div0.IN24
operandoA[8] => Div0.IN23
operandoA[9] => Div0.IN22
operandoA[10] => Div0.IN21
operandoA[11] => Div0.IN20
operandoA[12] => Div0.IN19
operandoA[13] => Div0.IN18
operandoA[14] => Div0.IN17
operandoA[15] => Div0.IN16
operandoA[16] => Div0.IN15
operandoA[17] => Div0.IN14
operandoA[18] => Div0.IN13
operandoA[19] => Div0.IN12
operandoA[20] => Div0.IN11
operandoA[21] => Div0.IN10
operandoA[22] => Div0.IN9
operandoA[23] => Div0.IN8
operandoA[24] => Div0.IN7
operandoA[25] => Div0.IN6
operandoA[26] => Div0.IN5
operandoA[27] => Div0.IN4
operandoA[28] => Div0.IN3
operandoA[29] => Div0.IN2
operandoA[30] => Div0.IN1
operandoA[31] => Div0.IN0
operandoB[0] => Div0.IN63
operandoB[1] => Div0.IN62
operandoB[2] => Div0.IN61
operandoB[3] => Div0.IN60
operandoB[4] => Div0.IN59
operandoB[5] => Div0.IN58
operandoB[6] => Div0.IN57
operandoB[7] => Div0.IN56
operandoB[8] => Div0.IN55
operandoB[9] => Div0.IN54
operandoB[10] => Div0.IN53
operandoB[11] => Div0.IN52
operandoB[12] => Div0.IN51
operandoB[13] => Div0.IN50
operandoB[14] => Div0.IN49
operandoB[15] => Div0.IN48
operandoB[16] => Div0.IN47
operandoB[17] => Div0.IN46
operandoB[18] => Div0.IN45
operandoB[19] => Div0.IN44
operandoB[20] => Div0.IN43
operandoB[21] => Div0.IN42
operandoB[22] => Div0.IN41
operandoB[23] => Div0.IN40
operandoB[24] => Div0.IN39
operandoB[25] => Div0.IN38
operandoB[26] => Div0.IN37
operandoB[27] => Div0.IN36
operandoB[28] => Div0.IN35
operandoB[29] => Div0.IN34
operandoB[30] => Div0.IN33
operandoB[31] => Div0.IN32
resultado[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|Modulador:moduladorALU
operandoA[0] => Mod0.IN31
operandoA[1] => Mod0.IN30
operandoA[2] => Mod0.IN29
operandoA[3] => Mod0.IN28
operandoA[4] => Mod0.IN27
operandoA[5] => Mod0.IN26
operandoA[6] => Mod0.IN25
operandoA[7] => Mod0.IN24
operandoA[8] => Mod0.IN23
operandoA[9] => Mod0.IN22
operandoA[10] => Mod0.IN21
operandoA[11] => Mod0.IN20
operandoA[12] => Mod0.IN19
operandoA[13] => Mod0.IN18
operandoA[14] => Mod0.IN17
operandoA[15] => Mod0.IN16
operandoA[16] => Mod0.IN15
operandoA[17] => Mod0.IN14
operandoA[18] => Mod0.IN13
operandoA[19] => Mod0.IN12
operandoA[20] => Mod0.IN11
operandoA[21] => Mod0.IN10
operandoA[22] => Mod0.IN9
operandoA[23] => Mod0.IN8
operandoA[24] => Mod0.IN7
operandoA[25] => Mod0.IN6
operandoA[26] => Mod0.IN5
operandoA[27] => Mod0.IN4
operandoA[28] => Mod0.IN3
operandoA[29] => Mod0.IN2
operandoA[30] => Mod0.IN1
operandoA[31] => Mod0.IN0
operandoB[0] => Mod0.IN63
operandoB[1] => Mod0.IN62
operandoB[2] => Mod0.IN61
operandoB[3] => Mod0.IN60
operandoB[4] => Mod0.IN59
operandoB[5] => Mod0.IN58
operandoB[6] => Mod0.IN57
operandoB[7] => Mod0.IN56
operandoB[8] => Mod0.IN55
operandoB[9] => Mod0.IN54
operandoB[10] => Mod0.IN53
operandoB[11] => Mod0.IN52
operandoB[12] => Mod0.IN51
operandoB[13] => Mod0.IN50
operandoB[14] => Mod0.IN49
operandoB[15] => Mod0.IN48
operandoB[16] => Mod0.IN47
operandoB[17] => Mod0.IN46
operandoB[18] => Mod0.IN45
operandoB[19] => Mod0.IN44
operandoB[20] => Mod0.IN43
operandoB[21] => Mod0.IN42
operandoB[22] => Mod0.IN41
operandoB[23] => Mod0.IN40
operandoB[24] => Mod0.IN39
operandoB[25] => Mod0.IN38
operandoB[26] => Mod0.IN37
operandoB[27] => Mod0.IN36
operandoB[28] => Mod0.IN35
operandoB[29] => Mod0.IN34
operandoB[30] => Mod0.IN33
operandoB[31] => Mod0.IN32
resultado[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|CompuertaAND:andALU
operandoA[0] => resultado.IN0
operandoA[1] => resultado.IN0
operandoA[2] => resultado.IN0
operandoA[3] => resultado.IN0
operandoA[4] => resultado.IN0
operandoA[5] => resultado.IN0
operandoA[6] => resultado.IN0
operandoA[7] => resultado.IN0
operandoA[8] => resultado.IN0
operandoA[9] => resultado.IN0
operandoA[10] => resultado.IN0
operandoA[11] => resultado.IN0
operandoA[12] => resultado.IN0
operandoA[13] => resultado.IN0
operandoA[14] => resultado.IN0
operandoA[15] => resultado.IN0
operandoA[16] => resultado.IN0
operandoA[17] => resultado.IN0
operandoA[18] => resultado.IN0
operandoA[19] => resultado.IN0
operandoA[20] => resultado.IN0
operandoA[21] => resultado.IN0
operandoA[22] => resultado.IN0
operandoA[23] => resultado.IN0
operandoA[24] => resultado.IN0
operandoA[25] => resultado.IN0
operandoA[26] => resultado.IN0
operandoA[27] => resultado.IN0
operandoA[28] => resultado.IN0
operandoA[29] => resultado.IN0
operandoA[30] => resultado.IN0
operandoA[31] => resultado.IN0
operandoB[0] => resultado.IN1
operandoB[1] => resultado.IN1
operandoB[2] => resultado.IN1
operandoB[3] => resultado.IN1
operandoB[4] => resultado.IN1
operandoB[5] => resultado.IN1
operandoB[6] => resultado.IN1
operandoB[7] => resultado.IN1
operandoB[8] => resultado.IN1
operandoB[9] => resultado.IN1
operandoB[10] => resultado.IN1
operandoB[11] => resultado.IN1
operandoB[12] => resultado.IN1
operandoB[13] => resultado.IN1
operandoB[14] => resultado.IN1
operandoB[15] => resultado.IN1
operandoB[16] => resultado.IN1
operandoB[17] => resultado.IN1
operandoB[18] => resultado.IN1
operandoB[19] => resultado.IN1
operandoB[20] => resultado.IN1
operandoB[21] => resultado.IN1
operandoB[22] => resultado.IN1
operandoB[23] => resultado.IN1
operandoB[24] => resultado.IN1
operandoB[25] => resultado.IN1
operandoB[26] => resultado.IN1
operandoB[27] => resultado.IN1
operandoB[28] => resultado.IN1
operandoB[29] => resultado.IN1
operandoB[30] => resultado.IN1
operandoB[31] => resultado.IN1
resultado[0] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= resultado.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|CompuertaOR:orALU
operandoA[0] => resultado.IN0
operandoA[1] => resultado.IN0
operandoA[2] => resultado.IN0
operandoA[3] => resultado.IN0
operandoA[4] => resultado.IN0
operandoA[5] => resultado.IN0
operandoA[6] => resultado.IN0
operandoA[7] => resultado.IN0
operandoA[8] => resultado.IN0
operandoA[9] => resultado.IN0
operandoA[10] => resultado.IN0
operandoA[11] => resultado.IN0
operandoA[12] => resultado.IN0
operandoA[13] => resultado.IN0
operandoA[14] => resultado.IN0
operandoA[15] => resultado.IN0
operandoA[16] => resultado.IN0
operandoA[17] => resultado.IN0
operandoA[18] => resultado.IN0
operandoA[19] => resultado.IN0
operandoA[20] => resultado.IN0
operandoA[21] => resultado.IN0
operandoA[22] => resultado.IN0
operandoA[23] => resultado.IN0
operandoA[24] => resultado.IN0
operandoA[25] => resultado.IN0
operandoA[26] => resultado.IN0
operandoA[27] => resultado.IN0
operandoA[28] => resultado.IN0
operandoA[29] => resultado.IN0
operandoA[30] => resultado.IN0
operandoA[31] => resultado.IN0
operandoB[0] => resultado.IN1
operandoB[1] => resultado.IN1
operandoB[2] => resultado.IN1
operandoB[3] => resultado.IN1
operandoB[4] => resultado.IN1
operandoB[5] => resultado.IN1
operandoB[6] => resultado.IN1
operandoB[7] => resultado.IN1
operandoB[8] => resultado.IN1
operandoB[9] => resultado.IN1
operandoB[10] => resultado.IN1
operandoB[11] => resultado.IN1
operandoB[12] => resultado.IN1
operandoB[13] => resultado.IN1
operandoB[14] => resultado.IN1
operandoB[15] => resultado.IN1
operandoB[16] => resultado.IN1
operandoB[17] => resultado.IN1
operandoB[18] => resultado.IN1
operandoB[19] => resultado.IN1
operandoB[20] => resultado.IN1
operandoB[21] => resultado.IN1
operandoB[22] => resultado.IN1
operandoB[23] => resultado.IN1
operandoB[24] => resultado.IN1
operandoB[25] => resultado.IN1
operandoB[26] => resultado.IN1
operandoB[27] => resultado.IN1
operandoB[28] => resultado.IN1
operandoB[29] => resultado.IN1
operandoB[30] => resultado.IN1
operandoB[31] => resultado.IN1
resultado[0] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= resultado.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|CompuertaXOR:xorALU
operandoA[0] => resultado.IN0
operandoA[1] => resultado.IN0
operandoA[2] => resultado.IN0
operandoA[3] => resultado.IN0
operandoA[4] => resultado.IN0
operandoA[5] => resultado.IN0
operandoA[6] => resultado.IN0
operandoA[7] => resultado.IN0
operandoA[8] => resultado.IN0
operandoA[9] => resultado.IN0
operandoA[10] => resultado.IN0
operandoA[11] => resultado.IN0
operandoA[12] => resultado.IN0
operandoA[13] => resultado.IN0
operandoA[14] => resultado.IN0
operandoA[15] => resultado.IN0
operandoA[16] => resultado.IN0
operandoA[17] => resultado.IN0
operandoA[18] => resultado.IN0
operandoA[19] => resultado.IN0
operandoA[20] => resultado.IN0
operandoA[21] => resultado.IN0
operandoA[22] => resultado.IN0
operandoA[23] => resultado.IN0
operandoA[24] => resultado.IN0
operandoA[25] => resultado.IN0
operandoA[26] => resultado.IN0
operandoA[27] => resultado.IN0
operandoA[28] => resultado.IN0
operandoA[29] => resultado.IN0
operandoA[30] => resultado.IN0
operandoA[31] => resultado.IN0
operandoB[0] => resultado.IN1
operandoB[1] => resultado.IN1
operandoB[2] => resultado.IN1
operandoB[3] => resultado.IN1
operandoB[4] => resultado.IN1
operandoB[5] => resultado.IN1
operandoB[6] => resultado.IN1
operandoB[7] => resultado.IN1
operandoB[8] => resultado.IN1
operandoB[9] => resultado.IN1
operandoB[10] => resultado.IN1
operandoB[11] => resultado.IN1
operandoB[12] => resultado.IN1
operandoB[13] => resultado.IN1
operandoB[14] => resultado.IN1
operandoB[15] => resultado.IN1
operandoB[16] => resultado.IN1
operandoB[17] => resultado.IN1
operandoB[18] => resultado.IN1
operandoB[19] => resultado.IN1
operandoB[20] => resultado.IN1
operandoB[21] => resultado.IN1
operandoB[22] => resultado.IN1
operandoB[23] => resultado.IN1
operandoB[24] => resultado.IN1
operandoB[25] => resultado.IN1
operandoB[26] => resultado.IN1
operandoB[27] => resultado.IN1
operandoB[28] => resultado.IN1
operandoB[29] => resultado.IN1
operandoB[30] => resultado.IN1
operandoB[31] => resultado.IN1
resultado[0] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= resultado.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= resultado.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|ShiftLeft:shiftLeftALU
operandoA[0] => ShiftLeft0.IN32
operandoA[1] => ShiftLeft0.IN31
operandoA[2] => ShiftLeft0.IN30
operandoA[3] => ShiftLeft0.IN29
operandoA[4] => ShiftLeft0.IN28
operandoA[5] => ShiftLeft0.IN27
operandoA[6] => ShiftLeft0.IN26
operandoA[7] => ShiftLeft0.IN25
operandoA[8] => ShiftLeft0.IN24
operandoA[9] => ShiftLeft0.IN23
operandoA[10] => ShiftLeft0.IN22
operandoA[11] => ShiftLeft0.IN21
operandoA[12] => ShiftLeft0.IN20
operandoA[13] => ShiftLeft0.IN19
operandoA[14] => ShiftLeft0.IN18
operandoA[15] => ShiftLeft0.IN17
operandoA[16] => ShiftLeft0.IN16
operandoA[17] => ShiftLeft0.IN15
operandoA[18] => ShiftLeft0.IN14
operandoA[19] => ShiftLeft0.IN13
operandoA[20] => ShiftLeft0.IN12
operandoA[21] => ShiftLeft0.IN11
operandoA[22] => ShiftLeft0.IN10
operandoA[23] => ShiftLeft0.IN9
operandoA[24] => ShiftLeft0.IN8
operandoA[25] => ShiftLeft0.IN7
operandoA[26] => ShiftLeft0.IN6
operandoA[27] => ShiftLeft0.IN5
operandoA[28] => ShiftLeft0.IN4
operandoA[29] => ShiftLeft0.IN3
operandoA[30] => ShiftLeft0.IN2
operandoA[31] => ShiftLeft0.IN1
operandoB[0] => ShiftLeft0.IN64
operandoB[1] => ShiftLeft0.IN63
operandoB[2] => ShiftLeft0.IN62
operandoB[3] => ShiftLeft0.IN61
operandoB[4] => ShiftLeft0.IN60
operandoB[5] => ShiftLeft0.IN59
operandoB[6] => ShiftLeft0.IN58
operandoB[7] => ShiftLeft0.IN57
operandoB[8] => ShiftLeft0.IN56
operandoB[9] => ShiftLeft0.IN55
operandoB[10] => ShiftLeft0.IN54
operandoB[11] => ShiftLeft0.IN53
operandoB[12] => ShiftLeft0.IN52
operandoB[13] => ShiftLeft0.IN51
operandoB[14] => ShiftLeft0.IN50
operandoB[15] => ShiftLeft0.IN49
operandoB[16] => ShiftLeft0.IN48
operandoB[17] => ShiftLeft0.IN47
operandoB[18] => ShiftLeft0.IN46
operandoB[19] => ShiftLeft0.IN45
operandoB[20] => ShiftLeft0.IN44
operandoB[21] => ShiftLeft0.IN43
operandoB[22] => ShiftLeft0.IN42
operandoB[23] => ShiftLeft0.IN41
operandoB[24] => ShiftLeft0.IN40
operandoB[25] => ShiftLeft0.IN39
operandoB[26] => ShiftLeft0.IN38
operandoB[27] => ShiftLeft0.IN37
operandoB[28] => ShiftLeft0.IN36
operandoB[29] => ShiftLeft0.IN35
operandoB[30] => ShiftLeft0.IN34
operandoB[31] => ShiftLeft0.IN33
resultado[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|ShiftRight:shiftRightALU
operandoA[0] => ShiftRight0.IN32
operandoA[1] => ShiftRight0.IN31
operandoA[2] => ShiftRight0.IN30
operandoA[3] => ShiftRight0.IN29
operandoA[4] => ShiftRight0.IN28
operandoA[5] => ShiftRight0.IN27
operandoA[6] => ShiftRight0.IN26
operandoA[7] => ShiftRight0.IN25
operandoA[8] => ShiftRight0.IN24
operandoA[9] => ShiftRight0.IN23
operandoA[10] => ShiftRight0.IN22
operandoA[11] => ShiftRight0.IN21
operandoA[12] => ShiftRight0.IN20
operandoA[13] => ShiftRight0.IN19
operandoA[14] => ShiftRight0.IN18
operandoA[15] => ShiftRight0.IN17
operandoA[16] => ShiftRight0.IN16
operandoA[17] => ShiftRight0.IN15
operandoA[18] => ShiftRight0.IN14
operandoA[19] => ShiftRight0.IN13
operandoA[20] => ShiftRight0.IN12
operandoA[21] => ShiftRight0.IN11
operandoA[22] => ShiftRight0.IN10
operandoA[23] => ShiftRight0.IN9
operandoA[24] => ShiftRight0.IN8
operandoA[25] => ShiftRight0.IN7
operandoA[26] => ShiftRight0.IN6
operandoA[27] => ShiftRight0.IN5
operandoA[28] => ShiftRight0.IN4
operandoA[29] => ShiftRight0.IN3
operandoA[30] => ShiftRight0.IN2
operandoA[31] => ShiftRight0.IN1
operandoB[0] => ShiftRight0.IN64
operandoB[1] => ShiftRight0.IN63
operandoB[2] => ShiftRight0.IN62
operandoB[3] => ShiftRight0.IN61
operandoB[4] => ShiftRight0.IN60
operandoB[5] => ShiftRight0.IN59
operandoB[6] => ShiftRight0.IN58
operandoB[7] => ShiftRight0.IN57
operandoB[8] => ShiftRight0.IN56
operandoB[9] => ShiftRight0.IN55
operandoB[10] => ShiftRight0.IN54
operandoB[11] => ShiftRight0.IN53
operandoB[12] => ShiftRight0.IN52
operandoB[13] => ShiftRight0.IN51
operandoB[14] => ShiftRight0.IN50
operandoB[15] => ShiftRight0.IN49
operandoB[16] => ShiftRight0.IN48
operandoB[17] => ShiftRight0.IN47
operandoB[18] => ShiftRight0.IN46
operandoB[19] => ShiftRight0.IN45
operandoB[20] => ShiftRight0.IN44
operandoB[21] => ShiftRight0.IN43
operandoB[22] => ShiftRight0.IN42
operandoB[23] => ShiftRight0.IN41
operandoB[24] => ShiftRight0.IN40
operandoB[25] => ShiftRight0.IN39
operandoB[26] => ShiftRight0.IN38
operandoB[27] => ShiftRight0.IN37
operandoB[28] => ShiftRight0.IN36
operandoB[29] => ShiftRight0.IN35
operandoB[30] => ShiftRight0.IN34
operandoB[31] => ShiftRight0.IN33
resultado[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|Mov:MovALU
operandoB[0] => resultado[0].DATAIN
operandoB[1] => resultado[1].DATAIN
operandoB[2] => resultado[2].DATAIN
operandoB[3] => resultado[3].DATAIN
operandoB[4] => resultado[4].DATAIN
operandoB[5] => resultado[5].DATAIN
operandoB[6] => resultado[6].DATAIN
operandoB[7] => resultado[7].DATAIN
operandoB[8] => resultado[8].DATAIN
operandoB[9] => resultado[9].DATAIN
operandoB[10] => resultado[10].DATAIN
operandoB[11] => resultado[11].DATAIN
operandoB[12] => resultado[12].DATAIN
operandoB[13] => resultado[13].DATAIN
operandoB[14] => resultado[14].DATAIN
operandoB[15] => resultado[15].DATAIN
operandoB[16] => resultado[16].DATAIN
operandoB[17] => resultado[17].DATAIN
operandoB[18] => resultado[18].DATAIN
operandoB[19] => resultado[19].DATAIN
operandoB[20] => resultado[20].DATAIN
operandoB[21] => resultado[21].DATAIN
operandoB[22] => resultado[22].DATAIN
operandoB[23] => resultado[23].DATAIN
operandoB[24] => resultado[24].DATAIN
operandoB[25] => resultado[25].DATAIN
operandoB[26] => resultado[26].DATAIN
operandoB[27] => resultado[27].DATAIN
operandoB[28] => resultado[28].DATAIN
operandoB[29] => resultado[29].DATAIN
operandoB[30] => resultado[30].DATAIN
operandoB[31] => resultado[31].DATAIN
resultado[0] <= operandoB[0].DB_MAX_OUTPUT_PORT_TYPE
resultado[1] <= operandoB[1].DB_MAX_OUTPUT_PORT_TYPE
resultado[2] <= operandoB[2].DB_MAX_OUTPUT_PORT_TYPE
resultado[3] <= operandoB[3].DB_MAX_OUTPUT_PORT_TYPE
resultado[4] <= operandoB[4].DB_MAX_OUTPUT_PORT_TYPE
resultado[5] <= operandoB[5].DB_MAX_OUTPUT_PORT_TYPE
resultado[6] <= operandoB[6].DB_MAX_OUTPUT_PORT_TYPE
resultado[7] <= operandoB[7].DB_MAX_OUTPUT_PORT_TYPE
resultado[8] <= operandoB[8].DB_MAX_OUTPUT_PORT_TYPE
resultado[9] <= operandoB[9].DB_MAX_OUTPUT_PORT_TYPE
resultado[10] <= operandoB[10].DB_MAX_OUTPUT_PORT_TYPE
resultado[11] <= operandoB[11].DB_MAX_OUTPUT_PORT_TYPE
resultado[12] <= operandoB[12].DB_MAX_OUTPUT_PORT_TYPE
resultado[13] <= operandoB[13].DB_MAX_OUTPUT_PORT_TYPE
resultado[14] <= operandoB[14].DB_MAX_OUTPUT_PORT_TYPE
resultado[15] <= operandoB[15].DB_MAX_OUTPUT_PORT_TYPE
resultado[16] <= operandoB[16].DB_MAX_OUTPUT_PORT_TYPE
resultado[17] <= operandoB[17].DB_MAX_OUTPUT_PORT_TYPE
resultado[18] <= operandoB[18].DB_MAX_OUTPUT_PORT_TYPE
resultado[19] <= operandoB[19].DB_MAX_OUTPUT_PORT_TYPE
resultado[20] <= operandoB[20].DB_MAX_OUTPUT_PORT_TYPE
resultado[21] <= operandoB[21].DB_MAX_OUTPUT_PORT_TYPE
resultado[22] <= operandoB[22].DB_MAX_OUTPUT_PORT_TYPE
resultado[23] <= operandoB[23].DB_MAX_OUTPUT_PORT_TYPE
resultado[24] <= operandoB[24].DB_MAX_OUTPUT_PORT_TYPE
resultado[25] <= operandoB[25].DB_MAX_OUTPUT_PORT_TYPE
resultado[26] <= operandoB[26].DB_MAX_OUTPUT_PORT_TYPE
resultado[27] <= operandoB[27].DB_MAX_OUTPUT_PORT_TYPE
resultado[28] <= operandoB[28].DB_MAX_OUTPUT_PORT_TYPE
resultado[29] <= operandoB[29].DB_MAX_OUTPUT_PORT_TYPE
resultado[30] <= operandoB[30].DB_MAX_OUTPUT_PORT_TYPE
resultado[31] <= operandoB[31].DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|Multiplexor:multiplexorALU
entradaSuma[0] => Mux31.IN5
entradaSuma[1] => Mux30.IN5
entradaSuma[2] => Mux29.IN5
entradaSuma[3] => Mux28.IN5
entradaSuma[4] => Mux27.IN5
entradaSuma[5] => Mux26.IN5
entradaSuma[6] => Mux25.IN5
entradaSuma[7] => Mux24.IN5
entradaSuma[8] => Mux23.IN5
entradaSuma[9] => Mux22.IN5
entradaSuma[10] => Mux21.IN5
entradaSuma[11] => Mux20.IN5
entradaSuma[12] => Mux19.IN5
entradaSuma[13] => Mux18.IN5
entradaSuma[14] => Mux17.IN5
entradaSuma[15] => Mux16.IN5
entradaSuma[16] => Mux15.IN5
entradaSuma[17] => Mux14.IN5
entradaSuma[18] => Mux13.IN5
entradaSuma[19] => Mux12.IN5
entradaSuma[20] => Mux11.IN5
entradaSuma[21] => Mux10.IN5
entradaSuma[22] => Mux9.IN5
entradaSuma[23] => Mux8.IN5
entradaSuma[24] => Mux7.IN5
entradaSuma[25] => Mux6.IN5
entradaSuma[26] => Mux5.IN5
entradaSuma[27] => Mux4.IN5
entradaSuma[28] => Mux3.IN5
entradaSuma[29] => Mux2.IN5
entradaSuma[30] => Mux1.IN5
entradaSuma[31] => Mux0.IN5
entradaResta[0] => Mux31.IN6
entradaResta[1] => Mux30.IN6
entradaResta[2] => Mux29.IN6
entradaResta[3] => Mux28.IN6
entradaResta[4] => Mux27.IN6
entradaResta[5] => Mux26.IN6
entradaResta[6] => Mux25.IN6
entradaResta[7] => Mux24.IN6
entradaResta[8] => Mux23.IN6
entradaResta[9] => Mux22.IN6
entradaResta[10] => Mux21.IN6
entradaResta[11] => Mux20.IN6
entradaResta[12] => Mux19.IN6
entradaResta[13] => Mux18.IN6
entradaResta[14] => Mux17.IN6
entradaResta[15] => Mux16.IN6
entradaResta[16] => Mux15.IN6
entradaResta[17] => Mux14.IN6
entradaResta[18] => Mux13.IN6
entradaResta[19] => Mux12.IN6
entradaResta[20] => Mux11.IN6
entradaResta[21] => Mux10.IN6
entradaResta[22] => Mux9.IN6
entradaResta[23] => Mux8.IN6
entradaResta[24] => Mux7.IN6
entradaResta[25] => Mux6.IN6
entradaResta[26] => Mux5.IN6
entradaResta[27] => Mux4.IN6
entradaResta[28] => Mux3.IN6
entradaResta[29] => Mux2.IN6
entradaResta[30] => Mux1.IN6
entradaResta[31] => Mux0.IN6
entradaMultiplicacion[0] => Mux31.IN7
entradaMultiplicacion[1] => Mux30.IN7
entradaMultiplicacion[2] => Mux29.IN7
entradaMultiplicacion[3] => Mux28.IN7
entradaMultiplicacion[4] => Mux27.IN7
entradaMultiplicacion[5] => Mux26.IN7
entradaMultiplicacion[6] => Mux25.IN7
entradaMultiplicacion[7] => Mux24.IN7
entradaMultiplicacion[8] => Mux23.IN7
entradaMultiplicacion[9] => Mux22.IN7
entradaMultiplicacion[10] => Mux21.IN7
entradaMultiplicacion[11] => Mux20.IN7
entradaMultiplicacion[12] => Mux19.IN7
entradaMultiplicacion[13] => Mux18.IN7
entradaMultiplicacion[14] => Mux17.IN7
entradaMultiplicacion[15] => Mux16.IN7
entradaMultiplicacion[16] => Mux15.IN7
entradaMultiplicacion[17] => Mux14.IN7
entradaMultiplicacion[18] => Mux13.IN7
entradaMultiplicacion[19] => Mux12.IN7
entradaMultiplicacion[20] => Mux11.IN7
entradaMultiplicacion[21] => Mux10.IN7
entradaMultiplicacion[22] => Mux9.IN7
entradaMultiplicacion[23] => Mux8.IN7
entradaMultiplicacion[24] => Mux7.IN7
entradaMultiplicacion[25] => Mux6.IN7
entradaMultiplicacion[26] => Mux5.IN7
entradaMultiplicacion[27] => Mux4.IN7
entradaMultiplicacion[28] => Mux3.IN7
entradaMultiplicacion[29] => Mux2.IN7
entradaMultiplicacion[30] => Mux1.IN7
entradaMultiplicacion[31] => Mux0.IN7
entradaDivision[0] => Mux31.IN8
entradaDivision[1] => Mux30.IN8
entradaDivision[2] => Mux29.IN8
entradaDivision[3] => Mux28.IN8
entradaDivision[4] => Mux27.IN8
entradaDivision[5] => Mux26.IN8
entradaDivision[6] => Mux25.IN8
entradaDivision[7] => Mux24.IN8
entradaDivision[8] => Mux23.IN8
entradaDivision[9] => Mux22.IN8
entradaDivision[10] => Mux21.IN8
entradaDivision[11] => Mux20.IN8
entradaDivision[12] => Mux19.IN8
entradaDivision[13] => Mux18.IN8
entradaDivision[14] => Mux17.IN8
entradaDivision[15] => Mux16.IN8
entradaDivision[16] => Mux15.IN8
entradaDivision[17] => Mux14.IN8
entradaDivision[18] => Mux13.IN8
entradaDivision[19] => Mux12.IN8
entradaDivision[20] => Mux11.IN8
entradaDivision[21] => Mux10.IN8
entradaDivision[22] => Mux9.IN8
entradaDivision[23] => Mux8.IN8
entradaDivision[24] => Mux7.IN8
entradaDivision[25] => Mux6.IN8
entradaDivision[26] => Mux5.IN8
entradaDivision[27] => Mux4.IN8
entradaDivision[28] => Mux3.IN8
entradaDivision[29] => Mux2.IN8
entradaDivision[30] => Mux1.IN8
entradaDivision[31] => Mux0.IN8
entradaModulo[0] => Mux31.IN9
entradaModulo[1] => Mux30.IN9
entradaModulo[2] => Mux29.IN9
entradaModulo[3] => Mux28.IN9
entradaModulo[4] => Mux27.IN9
entradaModulo[5] => Mux26.IN9
entradaModulo[6] => Mux25.IN9
entradaModulo[7] => Mux24.IN9
entradaModulo[8] => Mux23.IN9
entradaModulo[9] => Mux22.IN9
entradaModulo[10] => Mux21.IN9
entradaModulo[11] => Mux20.IN9
entradaModulo[12] => Mux19.IN9
entradaModulo[13] => Mux18.IN9
entradaModulo[14] => Mux17.IN9
entradaModulo[15] => Mux16.IN9
entradaModulo[16] => Mux15.IN9
entradaModulo[17] => Mux14.IN9
entradaModulo[18] => Mux13.IN9
entradaModulo[19] => Mux12.IN9
entradaModulo[20] => Mux11.IN9
entradaModulo[21] => Mux10.IN9
entradaModulo[22] => Mux9.IN9
entradaModulo[23] => Mux8.IN9
entradaModulo[24] => Mux7.IN9
entradaModulo[25] => Mux6.IN9
entradaModulo[26] => Mux5.IN9
entradaModulo[27] => Mux4.IN9
entradaModulo[28] => Mux3.IN9
entradaModulo[29] => Mux2.IN9
entradaModulo[30] => Mux1.IN9
entradaModulo[31] => Mux0.IN9
entradaAND[0] => Mux31.IN10
entradaAND[1] => Mux30.IN10
entradaAND[2] => Mux29.IN10
entradaAND[3] => Mux28.IN10
entradaAND[4] => Mux27.IN10
entradaAND[5] => Mux26.IN10
entradaAND[6] => Mux25.IN10
entradaAND[7] => Mux24.IN10
entradaAND[8] => Mux23.IN10
entradaAND[9] => Mux22.IN10
entradaAND[10] => Mux21.IN10
entradaAND[11] => Mux20.IN10
entradaAND[12] => Mux19.IN10
entradaAND[13] => Mux18.IN10
entradaAND[14] => Mux17.IN10
entradaAND[15] => Mux16.IN10
entradaAND[16] => Mux15.IN10
entradaAND[17] => Mux14.IN10
entradaAND[18] => Mux13.IN10
entradaAND[19] => Mux12.IN10
entradaAND[20] => Mux11.IN10
entradaAND[21] => Mux10.IN10
entradaAND[22] => Mux9.IN10
entradaAND[23] => Mux8.IN10
entradaAND[24] => Mux7.IN10
entradaAND[25] => Mux6.IN10
entradaAND[26] => Mux5.IN10
entradaAND[27] => Mux4.IN10
entradaAND[28] => Mux3.IN10
entradaAND[29] => Mux2.IN10
entradaAND[30] => Mux1.IN10
entradaAND[31] => Mux0.IN10
entradaOR[0] => Mux31.IN11
entradaOR[1] => Mux30.IN11
entradaOR[2] => Mux29.IN11
entradaOR[3] => Mux28.IN11
entradaOR[4] => Mux27.IN11
entradaOR[5] => Mux26.IN11
entradaOR[6] => Mux25.IN11
entradaOR[7] => Mux24.IN11
entradaOR[8] => Mux23.IN11
entradaOR[9] => Mux22.IN11
entradaOR[10] => Mux21.IN11
entradaOR[11] => Mux20.IN11
entradaOR[12] => Mux19.IN11
entradaOR[13] => Mux18.IN11
entradaOR[14] => Mux17.IN11
entradaOR[15] => Mux16.IN11
entradaOR[16] => Mux15.IN11
entradaOR[17] => Mux14.IN11
entradaOR[18] => Mux13.IN11
entradaOR[19] => Mux12.IN11
entradaOR[20] => Mux11.IN11
entradaOR[21] => Mux10.IN11
entradaOR[22] => Mux9.IN11
entradaOR[23] => Mux8.IN11
entradaOR[24] => Mux7.IN11
entradaOR[25] => Mux6.IN11
entradaOR[26] => Mux5.IN11
entradaOR[27] => Mux4.IN11
entradaOR[28] => Mux3.IN11
entradaOR[29] => Mux2.IN11
entradaOR[30] => Mux1.IN11
entradaOR[31] => Mux0.IN11
entradaXOR[0] => Mux31.IN12
entradaXOR[1] => Mux30.IN12
entradaXOR[2] => Mux29.IN12
entradaXOR[3] => Mux28.IN12
entradaXOR[4] => Mux27.IN12
entradaXOR[5] => Mux26.IN12
entradaXOR[6] => Mux25.IN12
entradaXOR[7] => Mux24.IN12
entradaXOR[8] => Mux23.IN12
entradaXOR[9] => Mux22.IN12
entradaXOR[10] => Mux21.IN12
entradaXOR[11] => Mux20.IN12
entradaXOR[12] => Mux19.IN12
entradaXOR[13] => Mux18.IN12
entradaXOR[14] => Mux17.IN12
entradaXOR[15] => Mux16.IN12
entradaXOR[16] => Mux15.IN12
entradaXOR[17] => Mux14.IN12
entradaXOR[18] => Mux13.IN12
entradaXOR[19] => Mux12.IN12
entradaXOR[20] => Mux11.IN12
entradaXOR[21] => Mux10.IN12
entradaXOR[22] => Mux9.IN12
entradaXOR[23] => Mux8.IN12
entradaXOR[24] => Mux7.IN12
entradaXOR[25] => Mux6.IN12
entradaXOR[26] => Mux5.IN12
entradaXOR[27] => Mux4.IN12
entradaXOR[28] => Mux3.IN12
entradaXOR[29] => Mux2.IN12
entradaXOR[30] => Mux1.IN12
entradaXOR[31] => Mux0.IN12
entradaShiftLeft[0] => Mux31.IN13
entradaShiftLeft[1] => Mux30.IN13
entradaShiftLeft[2] => Mux29.IN13
entradaShiftLeft[3] => Mux28.IN13
entradaShiftLeft[4] => Mux27.IN13
entradaShiftLeft[5] => Mux26.IN13
entradaShiftLeft[6] => Mux25.IN13
entradaShiftLeft[7] => Mux24.IN13
entradaShiftLeft[8] => Mux23.IN13
entradaShiftLeft[9] => Mux22.IN13
entradaShiftLeft[10] => Mux21.IN13
entradaShiftLeft[11] => Mux20.IN13
entradaShiftLeft[12] => Mux19.IN13
entradaShiftLeft[13] => Mux18.IN13
entradaShiftLeft[14] => Mux17.IN13
entradaShiftLeft[15] => Mux16.IN13
entradaShiftLeft[16] => Mux15.IN13
entradaShiftLeft[17] => Mux14.IN13
entradaShiftLeft[18] => Mux13.IN13
entradaShiftLeft[19] => Mux12.IN13
entradaShiftLeft[20] => Mux11.IN13
entradaShiftLeft[21] => Mux10.IN13
entradaShiftLeft[22] => Mux9.IN13
entradaShiftLeft[23] => Mux8.IN13
entradaShiftLeft[24] => Mux7.IN13
entradaShiftLeft[25] => Mux6.IN13
entradaShiftLeft[26] => Mux5.IN13
entradaShiftLeft[27] => Mux4.IN13
entradaShiftLeft[28] => Mux3.IN13
entradaShiftLeft[29] => Mux2.IN13
entradaShiftLeft[30] => Mux1.IN13
entradaShiftLeft[31] => Mux0.IN13
entradaShiftRight[0] => Mux31.IN14
entradaShiftRight[1] => Mux30.IN14
entradaShiftRight[2] => Mux29.IN14
entradaShiftRight[3] => Mux28.IN14
entradaShiftRight[4] => Mux27.IN14
entradaShiftRight[5] => Mux26.IN14
entradaShiftRight[6] => Mux25.IN14
entradaShiftRight[7] => Mux24.IN14
entradaShiftRight[8] => Mux23.IN14
entradaShiftRight[9] => Mux22.IN14
entradaShiftRight[10] => Mux21.IN14
entradaShiftRight[11] => Mux20.IN14
entradaShiftRight[12] => Mux19.IN14
entradaShiftRight[13] => Mux18.IN14
entradaShiftRight[14] => Mux17.IN14
entradaShiftRight[15] => Mux16.IN14
entradaShiftRight[16] => Mux15.IN14
entradaShiftRight[17] => Mux14.IN14
entradaShiftRight[18] => Mux13.IN14
entradaShiftRight[19] => Mux12.IN14
entradaShiftRight[20] => Mux11.IN14
entradaShiftRight[21] => Mux10.IN14
entradaShiftRight[22] => Mux9.IN14
entradaShiftRight[23] => Mux8.IN14
entradaShiftRight[24] => Mux7.IN14
entradaShiftRight[25] => Mux6.IN14
entradaShiftRight[26] => Mux5.IN14
entradaShiftRight[27] => Mux4.IN14
entradaShiftRight[28] => Mux3.IN14
entradaShiftRight[29] => Mux2.IN14
entradaShiftRight[30] => Mux1.IN14
entradaShiftRight[31] => Mux0.IN14
entradaMov[0] => Mux31.IN15
entradaMov[1] => Mux30.IN15
entradaMov[2] => Mux29.IN15
entradaMov[3] => Mux28.IN15
entradaMov[4] => Mux27.IN15
entradaMov[5] => Mux26.IN15
entradaMov[6] => Mux25.IN15
entradaMov[7] => Mux24.IN15
entradaMov[8] => Mux23.IN15
entradaMov[9] => Mux22.IN15
entradaMov[10] => Mux21.IN15
entradaMov[11] => Mux20.IN15
entradaMov[12] => Mux19.IN15
entradaMov[13] => Mux18.IN15
entradaMov[14] => Mux17.IN15
entradaMov[15] => Mux16.IN15
entradaMov[16] => Mux15.IN15
entradaMov[17] => Mux14.IN15
entradaMov[18] => Mux13.IN15
entradaMov[19] => Mux12.IN15
entradaMov[20] => Mux11.IN15
entradaMov[21] => Mux10.IN15
entradaMov[22] => Mux9.IN15
entradaMov[23] => Mux8.IN15
entradaMov[24] => Mux7.IN15
entradaMov[25] => Mux6.IN15
entradaMov[26] => Mux5.IN15
entradaMov[27] => Mux4.IN15
entradaMov[28] => Mux3.IN15
entradaMov[29] => Mux2.IN15
entradaMov[30] => Mux1.IN15
entradaMov[31] => Mux0.IN15
seleccion[0] => Mux0.IN19
seleccion[0] => Mux1.IN19
seleccion[0] => Mux2.IN19
seleccion[0] => Mux3.IN19
seleccion[0] => Mux4.IN19
seleccion[0] => Mux5.IN19
seleccion[0] => Mux6.IN19
seleccion[0] => Mux7.IN19
seleccion[0] => Mux8.IN19
seleccion[0] => Mux9.IN19
seleccion[0] => Mux10.IN19
seleccion[0] => Mux11.IN19
seleccion[0] => Mux12.IN19
seleccion[0] => Mux13.IN19
seleccion[0] => Mux14.IN19
seleccion[0] => Mux15.IN19
seleccion[0] => Mux16.IN19
seleccion[0] => Mux17.IN19
seleccion[0] => Mux18.IN19
seleccion[0] => Mux19.IN19
seleccion[0] => Mux20.IN19
seleccion[0] => Mux21.IN19
seleccion[0] => Mux22.IN19
seleccion[0] => Mux23.IN19
seleccion[0] => Mux24.IN19
seleccion[0] => Mux25.IN19
seleccion[0] => Mux26.IN19
seleccion[0] => Mux27.IN19
seleccion[0] => Mux28.IN19
seleccion[0] => Mux29.IN19
seleccion[0] => Mux30.IN19
seleccion[0] => Mux31.IN19
seleccion[1] => Mux0.IN18
seleccion[1] => Mux1.IN18
seleccion[1] => Mux2.IN18
seleccion[1] => Mux3.IN18
seleccion[1] => Mux4.IN18
seleccion[1] => Mux5.IN18
seleccion[1] => Mux6.IN18
seleccion[1] => Mux7.IN18
seleccion[1] => Mux8.IN18
seleccion[1] => Mux9.IN18
seleccion[1] => Mux10.IN18
seleccion[1] => Mux11.IN18
seleccion[1] => Mux12.IN18
seleccion[1] => Mux13.IN18
seleccion[1] => Mux14.IN18
seleccion[1] => Mux15.IN18
seleccion[1] => Mux16.IN18
seleccion[1] => Mux17.IN18
seleccion[1] => Mux18.IN18
seleccion[1] => Mux19.IN18
seleccion[1] => Mux20.IN18
seleccion[1] => Mux21.IN18
seleccion[1] => Mux22.IN18
seleccion[1] => Mux23.IN18
seleccion[1] => Mux24.IN18
seleccion[1] => Mux25.IN18
seleccion[1] => Mux26.IN18
seleccion[1] => Mux27.IN18
seleccion[1] => Mux28.IN18
seleccion[1] => Mux29.IN18
seleccion[1] => Mux30.IN18
seleccion[1] => Mux31.IN18
seleccion[2] => Mux0.IN17
seleccion[2] => Mux1.IN17
seleccion[2] => Mux2.IN17
seleccion[2] => Mux3.IN17
seleccion[2] => Mux4.IN17
seleccion[2] => Mux5.IN17
seleccion[2] => Mux6.IN17
seleccion[2] => Mux7.IN17
seleccion[2] => Mux8.IN17
seleccion[2] => Mux9.IN17
seleccion[2] => Mux10.IN17
seleccion[2] => Mux11.IN17
seleccion[2] => Mux12.IN17
seleccion[2] => Mux13.IN17
seleccion[2] => Mux14.IN17
seleccion[2] => Mux15.IN17
seleccion[2] => Mux16.IN17
seleccion[2] => Mux17.IN17
seleccion[2] => Mux18.IN17
seleccion[2] => Mux19.IN17
seleccion[2] => Mux20.IN17
seleccion[2] => Mux21.IN17
seleccion[2] => Mux22.IN17
seleccion[2] => Mux23.IN17
seleccion[2] => Mux24.IN17
seleccion[2] => Mux25.IN17
seleccion[2] => Mux26.IN17
seleccion[2] => Mux27.IN17
seleccion[2] => Mux28.IN17
seleccion[2] => Mux29.IN17
seleccion[2] => Mux30.IN17
seleccion[2] => Mux31.IN17
seleccion[3] => Mux0.IN16
seleccion[3] => Mux1.IN16
seleccion[3] => Mux2.IN16
seleccion[3] => Mux3.IN16
seleccion[3] => Mux4.IN16
seleccion[3] => Mux5.IN16
seleccion[3] => Mux6.IN16
seleccion[3] => Mux7.IN16
seleccion[3] => Mux8.IN16
seleccion[3] => Mux9.IN16
seleccion[3] => Mux10.IN16
seleccion[3] => Mux11.IN16
seleccion[3] => Mux12.IN16
seleccion[3] => Mux13.IN16
seleccion[3] => Mux14.IN16
seleccion[3] => Mux15.IN16
seleccion[3] => Mux16.IN16
seleccion[3] => Mux17.IN16
seleccion[3] => Mux18.IN16
seleccion[3] => Mux19.IN16
seleccion[3] => Mux20.IN16
seleccion[3] => Mux21.IN16
seleccion[3] => Mux22.IN16
seleccion[3] => Mux23.IN16
seleccion[3] => Mux24.IN16
seleccion[3] => Mux25.IN16
seleccion[3] => Mux26.IN16
seleccion[3] => Mux27.IN16
seleccion[3] => Mux28.IN16
seleccion[3] => Mux29.IN16
seleccion[3] => Mux30.IN16
seleccion[3] => Mux31.IN16
salida[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
salida[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
salida[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
salida[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
salida[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
salida[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
salida[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
salida[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
salida[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
salida[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
salida[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
salida[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
salida[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
salida[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
salida[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
salida[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
salida[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
salida[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
salida[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
salida[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
salida[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
salida[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
salida[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
salida[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
salida[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
salida[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
salida[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
salida[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
salida[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
salida[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
salida[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
salida[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|ALU:aluCPU|ControladorBanderas:controladorBanderas
carryOut => C.DATAB
borrowOut => N.DATAB
overflow => V.DATAB
resultado[0] => Equal0.IN31
resultado[1] => Equal0.IN30
resultado[2] => Equal0.IN29
resultado[3] => Equal0.IN28
resultado[4] => Equal0.IN27
resultado[5] => Equal0.IN26
resultado[6] => Equal0.IN25
resultado[7] => Equal0.IN24
resultado[8] => Equal0.IN23
resultado[9] => Equal0.IN22
resultado[10] => Equal0.IN21
resultado[11] => Equal0.IN20
resultado[12] => Equal0.IN19
resultado[13] => Equal0.IN18
resultado[14] => Equal0.IN17
resultado[15] => Equal0.IN16
resultado[16] => Equal0.IN15
resultado[17] => Equal0.IN14
resultado[18] => Equal0.IN13
resultado[19] => Equal0.IN12
resultado[20] => Equal0.IN11
resultado[21] => Equal0.IN10
resultado[22] => Equal0.IN9
resultado[23] => Equal0.IN8
resultado[24] => Equal0.IN7
resultado[25] => Equal0.IN6
resultado[26] => Equal0.IN5
resultado[27] => Equal0.IN4
resultado[28] => Equal0.IN3
resultado[29] => Equal0.IN2
resultado[30] => Equal0.IN1
resultado[31] => Equal0.IN0
seleccion[0] => Decoder0.IN3
seleccion[1] => Decoder0.IN2
seleccion[2] => Decoder0.IN1
seleccion[3] => Decoder0.IN0
N <= N.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|RamD:Ram
address[0] => Decoder0.IN7
address[0] => altsyncram:ram[0][7]__1.address_a[0]
address[0] => altsyncram:ram[0][7]__1.address_b[0]
address[1] => Decoder0.IN6
address[1] => altsyncram:ram[0][7]__1.address_a[1]
address[1] => altsyncram:ram[0][7]__1.address_b[1]
address[2] => Decoder0.IN5
address[2] => altsyncram:ram[0][7]__1.address_a[2]
address[2] => altsyncram:ram[0][7]__1.address_b[2]
address[3] => Decoder0.IN4
address[3] => altsyncram:ram[0][7]__1.address_a[3]
address[3] => altsyncram:ram[0][7]__1.address_b[3]
address[4] => Decoder0.IN3
address[4] => altsyncram:ram[0][7]__1.address_a[4]
address[4] => altsyncram:ram[0][7]__1.address_b[4]
address[5] => Decoder0.IN2
address[5] => altsyncram:ram[0][7]__1.address_a[5]
address[5] => altsyncram:ram[0][7]__1.address_b[5]
address[6] => Decoder0.IN1
address[6] => altsyncram:ram[0][7]__1.address_a[6]
address[6] => altsyncram:ram[0][7]__1.address_b[6]
address[7] => Decoder0.IN0
address[7] => altsyncram:ram[0][7]__1.address_a[7]
address[7] => altsyncram:ram[0][7]__1.address_b[7]
clock => ram[0][0].CLK
clock => ram[0][1].CLK
clock => ram[0][2].CLK
clock => ram[0][3].CLK
clock => ram[0][4].CLK
clock => ram[0][5].CLK
clock => ram[0][6].CLK
clock => ram[0][7].CLK
clock => ram[1][0].CLK
clock => ram[1][1].CLK
clock => ram[1][2].CLK
clock => ram[1][3].CLK
clock => ram[1][4].CLK
clock => ram[1][5].CLK
clock => ram[1][6].CLK
clock => ram[1][7].CLK
clock => ram[2][0].CLK
clock => ram[2][1].CLK
clock => ram[2][2].CLK
clock => ram[2][3].CLK
clock => ram[2][4].CLK
clock => ram[2][5].CLK
clock => ram[2][6].CLK
clock => ram[2][7].CLK
clock => ram[3][0].CLK
clock => ram[3][1].CLK
clock => ram[3][2].CLK
clock => ram[3][3].CLK
clock => ram[3][4].CLK
clock => ram[3][5].CLK
clock => ram[3][6].CLK
clock => ram[3][7].CLK
clock => ram[4][0].CLK
clock => ram[4][1].CLK
clock => ram[4][2].CLK
clock => ram[4][3].CLK
clock => ram[4][4].CLK
clock => ram[4][5].CLK
clock => ram[4][6].CLK
clock => ram[4][7].CLK
clock => ram[5][0].CLK
clock => ram[5][1].CLK
clock => ram[5][2].CLK
clock => ram[5][3].CLK
clock => ram[5][4].CLK
clock => ram[5][5].CLK
clock => ram[5][6].CLK
clock => ram[5][7].CLK
clock => ram[6][0].CLK
clock => ram[6][1].CLK
clock => ram[6][2].CLK
clock => ram[6][3].CLK
clock => ram[6][4].CLK
clock => ram[6][5].CLK
clock => ram[6][6].CLK
clock => ram[6][7].CLK
clock => ram[7][0].CLK
clock => ram[7][1].CLK
clock => ram[7][2].CLK
clock => ram[7][3].CLK
clock => ram[7][4].CLK
clock => ram[7][5].CLK
clock => ram[7][6].CLK
clock => ram[7][7].CLK
clock => ram[8][0].CLK
clock => ram[8][1].CLK
clock => ram[8][2].CLK
clock => ram[8][3].CLK
clock => ram[8][4].CLK
clock => ram[8][5].CLK
clock => ram[8][6].CLK
clock => ram[8][7].CLK
clock => ram[9][0].CLK
clock => ram[9][1].CLK
clock => ram[9][2].CLK
clock => ram[9][3].CLK
clock => ram[9][4].CLK
clock => ram[9][5].CLK
clock => ram[9][6].CLK
clock => ram[9][7].CLK
clock => ram[10][0].CLK
clock => ram[10][1].CLK
clock => ram[10][2].CLK
clock => ram[10][3].CLK
clock => ram[10][4].CLK
clock => ram[10][5].CLK
clock => ram[10][6].CLK
clock => ram[10][7].CLK
clock => ram[11][0].CLK
clock => ram[11][1].CLK
clock => ram[11][2].CLK
clock => ram[11][3].CLK
clock => ram[11][4].CLK
clock => ram[11][5].CLK
clock => ram[11][6].CLK
clock => ram[11][7].CLK
clock => ram[12][0].CLK
clock => ram[12][1].CLK
clock => ram[12][2].CLK
clock => ram[12][3].CLK
clock => ram[12][4].CLK
clock => ram[12][5].CLK
clock => ram[12][6].CLK
clock => ram[12][7].CLK
clock => ram[13][0].CLK
clock => ram[13][1].CLK
clock => ram[13][2].CLK
clock => ram[13][3].CLK
clock => ram[13][4].CLK
clock => ram[13][5].CLK
clock => ram[13][6].CLK
clock => ram[13][7].CLK
clock => ram[14][0].CLK
clock => ram[14][1].CLK
clock => ram[14][2].CLK
clock => ram[14][3].CLK
clock => ram[14][4].CLK
clock => ram[14][5].CLK
clock => ram[14][6].CLK
clock => ram[14][7].CLK
clock => ram[15][0].CLK
clock => ram[15][1].CLK
clock => ram[15][2].CLK
clock => ram[15][3].CLK
clock => ram[15][4].CLK
clock => ram[15][5].CLK
clock => ram[15][6].CLK
clock => ram[15][7].CLK
clock => ram[16][0].CLK
clock => ram[16][1].CLK
clock => ram[16][2].CLK
clock => ram[16][3].CLK
clock => ram[16][4].CLK
clock => ram[16][5].CLK
clock => ram[16][6].CLK
clock => ram[16][7].CLK
clock => ram[17][0].CLK
clock => ram[17][1].CLK
clock => ram[17][2].CLK
clock => ram[17][3].CLK
clock => ram[17][4].CLK
clock => ram[17][5].CLK
clock => ram[17][6].CLK
clock => ram[17][7].CLK
clock => ram[18][0].CLK
clock => ram[18][1].CLK
clock => ram[18][2].CLK
clock => ram[18][3].CLK
clock => ram[18][4].CLK
clock => ram[18][5].CLK
clock => ram[18][6].CLK
clock => ram[18][7].CLK
clock => ram[19][0].CLK
clock => ram[19][1].CLK
clock => ram[19][2].CLK
clock => ram[19][3].CLK
clock => ram[19][4].CLK
clock => ram[19][5].CLK
clock => ram[19][6].CLK
clock => ram[19][7].CLK
clock => ram[20][0].CLK
clock => ram[20][1].CLK
clock => ram[20][2].CLK
clock => ram[20][3].CLK
clock => ram[20][4].CLK
clock => ram[20][5].CLK
clock => ram[20][6].CLK
clock => ram[20][7].CLK
clock => ram[21][0].CLK
clock => ram[21][1].CLK
clock => ram[21][2].CLK
clock => ram[21][3].CLK
clock => ram[21][4].CLK
clock => ram[21][5].CLK
clock => ram[21][6].CLK
clock => ram[21][7].CLK
clock => ram[22][0].CLK
clock => ram[22][1].CLK
clock => ram[22][2].CLK
clock => ram[22][3].CLK
clock => ram[22][4].CLK
clock => ram[22][5].CLK
clock => ram[22][6].CLK
clock => ram[22][7].CLK
clock => ram[23][0].CLK
clock => ram[23][1].CLK
clock => ram[23][2].CLK
clock => ram[23][3].CLK
clock => ram[23][4].CLK
clock => ram[23][5].CLK
clock => ram[23][6].CLK
clock => ram[23][7].CLK
clock => ram[24][0].CLK
clock => ram[24][1].CLK
clock => ram[24][2].CLK
clock => ram[24][3].CLK
clock => ram[24][4].CLK
clock => ram[24][5].CLK
clock => ram[24][6].CLK
clock => ram[24][7].CLK
clock => ram[25][0].CLK
clock => ram[25][1].CLK
clock => ram[25][2].CLK
clock => ram[25][3].CLK
clock => ram[25][4].CLK
clock => ram[25][5].CLK
clock => ram[25][6].CLK
clock => ram[25][7].CLK
clock => ram[26][0].CLK
clock => ram[26][1].CLK
clock => ram[26][2].CLK
clock => ram[26][3].CLK
clock => ram[26][4].CLK
clock => ram[26][5].CLK
clock => ram[26][6].CLK
clock => ram[26][7].CLK
clock => ram[27][0].CLK
clock => ram[27][1].CLK
clock => ram[27][2].CLK
clock => ram[27][3].CLK
clock => ram[27][4].CLK
clock => ram[27][5].CLK
clock => ram[27][6].CLK
clock => ram[27][7].CLK
clock => ram[28][0].CLK
clock => ram[28][1].CLK
clock => ram[28][2].CLK
clock => ram[28][3].CLK
clock => ram[28][4].CLK
clock => ram[28][5].CLK
clock => ram[28][6].CLK
clock => ram[28][7].CLK
clock => ram[29][0].CLK
clock => ram[29][1].CLK
clock => ram[29][2].CLK
clock => ram[29][3].CLK
clock => ram[29][4].CLK
clock => ram[29][5].CLK
clock => ram[29][6].CLK
clock => ram[29][7].CLK
clock => ram[30][0].CLK
clock => ram[30][1].CLK
clock => ram[30][2].CLK
clock => ram[30][3].CLK
clock => ram[30][4].CLK
clock => ram[30][5].CLK
clock => ram[30][6].CLK
clock => ram[30][7].CLK
clock => ram[31][0].CLK
clock => ram[31][1].CLK
clock => ram[31][2].CLK
clock => ram[31][3].CLK
clock => ram[31][4].CLK
clock => ram[31][5].CLK
clock => ram[31][6].CLK
clock => ram[31][7].CLK
clock => ram[32][0].CLK
clock => ram[32][1].CLK
clock => ram[32][2].CLK
clock => ram[32][3].CLK
clock => ram[32][4].CLK
clock => ram[32][5].CLK
clock => ram[32][6].CLK
clock => ram[32][7].CLK
clock => ram[33][0].CLK
clock => ram[33][1].CLK
clock => ram[33][2].CLK
clock => ram[33][3].CLK
clock => ram[33][4].CLK
clock => ram[33][5].CLK
clock => ram[33][6].CLK
clock => ram[33][7].CLK
clock => ram[34][0].CLK
clock => ram[34][1].CLK
clock => ram[34][2].CLK
clock => ram[34][3].CLK
clock => ram[34][4].CLK
clock => ram[34][5].CLK
clock => ram[34][6].CLK
clock => ram[34][7].CLK
clock => ram[35][0].CLK
clock => ram[35][1].CLK
clock => ram[35][2].CLK
clock => ram[35][3].CLK
clock => ram[35][4].CLK
clock => ram[35][5].CLK
clock => ram[35][6].CLK
clock => ram[35][7].CLK
clock => ram[36][0].CLK
clock => ram[36][1].CLK
clock => ram[36][2].CLK
clock => ram[36][3].CLK
clock => ram[36][4].CLK
clock => ram[36][5].CLK
clock => ram[36][6].CLK
clock => ram[36][7].CLK
clock => ram[37][0].CLK
clock => ram[37][1].CLK
clock => ram[37][2].CLK
clock => ram[37][3].CLK
clock => ram[37][4].CLK
clock => ram[37][5].CLK
clock => ram[37][6].CLK
clock => ram[37][7].CLK
clock => ram[38][0].CLK
clock => ram[38][1].CLK
clock => ram[38][2].CLK
clock => ram[38][3].CLK
clock => ram[38][4].CLK
clock => ram[38][5].CLK
clock => ram[38][6].CLK
clock => ram[38][7].CLK
clock => ram[39][0].CLK
clock => ram[39][1].CLK
clock => ram[39][2].CLK
clock => ram[39][3].CLK
clock => ram[39][4].CLK
clock => ram[39][5].CLK
clock => ram[39][6].CLK
clock => ram[39][7].CLK
clock => ram[40][0].CLK
clock => ram[40][1].CLK
clock => ram[40][2].CLK
clock => ram[40][3].CLK
clock => ram[40][4].CLK
clock => ram[40][5].CLK
clock => ram[40][6].CLK
clock => ram[40][7].CLK
clock => ram[41][0].CLK
clock => ram[41][1].CLK
clock => ram[41][2].CLK
clock => ram[41][3].CLK
clock => ram[41][4].CLK
clock => ram[41][5].CLK
clock => ram[41][6].CLK
clock => ram[41][7].CLK
clock => ram[42][0].CLK
clock => ram[42][1].CLK
clock => ram[42][2].CLK
clock => ram[42][3].CLK
clock => ram[42][4].CLK
clock => ram[42][5].CLK
clock => ram[42][6].CLK
clock => ram[42][7].CLK
clock => ram[43][0].CLK
clock => ram[43][1].CLK
clock => ram[43][2].CLK
clock => ram[43][3].CLK
clock => ram[43][4].CLK
clock => ram[43][5].CLK
clock => ram[43][6].CLK
clock => ram[43][7].CLK
clock => ram[44][0].CLK
clock => ram[44][1].CLK
clock => ram[44][2].CLK
clock => ram[44][3].CLK
clock => ram[44][4].CLK
clock => ram[44][5].CLK
clock => ram[44][6].CLK
clock => ram[44][7].CLK
clock => ram[45][0].CLK
clock => ram[45][1].CLK
clock => ram[45][2].CLK
clock => ram[45][3].CLK
clock => ram[45][4].CLK
clock => ram[45][5].CLK
clock => ram[45][6].CLK
clock => ram[45][7].CLK
clock => ram[46][0].CLK
clock => ram[46][1].CLK
clock => ram[46][2].CLK
clock => ram[46][3].CLK
clock => ram[46][4].CLK
clock => ram[46][5].CLK
clock => ram[46][6].CLK
clock => ram[46][7].CLK
clock => ram[47][0].CLK
clock => ram[47][1].CLK
clock => ram[47][2].CLK
clock => ram[47][3].CLK
clock => ram[47][4].CLK
clock => ram[47][5].CLK
clock => ram[47][6].CLK
clock => ram[47][7].CLK
clock => ram[48][0].CLK
clock => ram[48][1].CLK
clock => ram[48][2].CLK
clock => ram[48][3].CLK
clock => ram[48][4].CLK
clock => ram[48][5].CLK
clock => ram[48][6].CLK
clock => ram[48][7].CLK
clock => ram[49][0].CLK
clock => ram[49][1].CLK
clock => ram[49][2].CLK
clock => ram[49][3].CLK
clock => ram[49][4].CLK
clock => ram[49][5].CLK
clock => ram[49][6].CLK
clock => ram[49][7].CLK
clock => ram[50][0].CLK
clock => ram[50][1].CLK
clock => ram[50][2].CLK
clock => ram[50][3].CLK
clock => ram[50][4].CLK
clock => ram[50][5].CLK
clock => ram[50][6].CLK
clock => ram[50][7].CLK
clock => ram[51][0].CLK
clock => ram[51][1].CLK
clock => ram[51][2].CLK
clock => ram[51][3].CLK
clock => ram[51][4].CLK
clock => ram[51][5].CLK
clock => ram[51][6].CLK
clock => ram[51][7].CLK
clock => ram[52][0].CLK
clock => ram[52][1].CLK
clock => ram[52][2].CLK
clock => ram[52][3].CLK
clock => ram[52][4].CLK
clock => ram[52][5].CLK
clock => ram[52][6].CLK
clock => ram[52][7].CLK
clock => ram[53][0].CLK
clock => ram[53][1].CLK
clock => ram[53][2].CLK
clock => ram[53][3].CLK
clock => ram[53][4].CLK
clock => ram[53][5].CLK
clock => ram[53][6].CLK
clock => ram[53][7].CLK
clock => ram[54][0].CLK
clock => ram[54][1].CLK
clock => ram[54][2].CLK
clock => ram[54][3].CLK
clock => ram[54][4].CLK
clock => ram[54][5].CLK
clock => ram[54][6].CLK
clock => ram[54][7].CLK
clock => ram[55][0].CLK
clock => ram[55][1].CLK
clock => ram[55][2].CLK
clock => ram[55][3].CLK
clock => ram[55][4].CLK
clock => ram[55][5].CLK
clock => ram[55][6].CLK
clock => ram[55][7].CLK
clock => ram[56][0].CLK
clock => ram[56][1].CLK
clock => ram[56][2].CLK
clock => ram[56][3].CLK
clock => ram[56][4].CLK
clock => ram[56][5].CLK
clock => ram[56][6].CLK
clock => ram[56][7].CLK
clock => ram[57][0].CLK
clock => ram[57][1].CLK
clock => ram[57][2].CLK
clock => ram[57][3].CLK
clock => ram[57][4].CLK
clock => ram[57][5].CLK
clock => ram[57][6].CLK
clock => ram[57][7].CLK
clock => ram[58][0].CLK
clock => ram[58][1].CLK
clock => ram[58][2].CLK
clock => ram[58][3].CLK
clock => ram[58][4].CLK
clock => ram[58][5].CLK
clock => ram[58][6].CLK
clock => ram[58][7].CLK
clock => ram[59][0].CLK
clock => ram[59][1].CLK
clock => ram[59][2].CLK
clock => ram[59][3].CLK
clock => ram[59][4].CLK
clock => ram[59][5].CLK
clock => ram[59][6].CLK
clock => ram[59][7].CLK
clock => ram[60][0].CLK
clock => ram[60][1].CLK
clock => ram[60][2].CLK
clock => ram[60][3].CLK
clock => ram[60][4].CLK
clock => ram[60][5].CLK
clock => ram[60][6].CLK
clock => ram[60][7].CLK
clock => ram[61][0].CLK
clock => ram[61][1].CLK
clock => ram[61][2].CLK
clock => ram[61][3].CLK
clock => ram[61][4].CLK
clock => ram[61][5].CLK
clock => ram[61][6].CLK
clock => ram[61][7].CLK
clock => ram[62][0].CLK
clock => ram[62][1].CLK
clock => ram[62][2].CLK
clock => ram[62][3].CLK
clock => ram[62][4].CLK
clock => ram[62][5].CLK
clock => ram[62][6].CLK
clock => ram[62][7].CLK
clock => ram[63][0].CLK
clock => ram[63][1].CLK
clock => ram[63][2].CLK
clock => ram[63][3].CLK
clock => ram[63][4].CLK
clock => ram[63][5].CLK
clock => ram[63][6].CLK
clock => ram[63][7].CLK
clock => ram[64][0].CLK
clock => ram[64][1].CLK
clock => ram[64][2].CLK
clock => ram[64][3].CLK
clock => ram[64][4].CLK
clock => ram[64][5].CLK
clock => ram[64][6].CLK
clock => ram[64][7].CLK
clock => ram[65][0].CLK
clock => ram[65][1].CLK
clock => ram[65][2].CLK
clock => ram[65][3].CLK
clock => ram[65][4].CLK
clock => ram[65][5].CLK
clock => ram[65][6].CLK
clock => ram[65][7].CLK
clock => ram[66][0].CLK
clock => ram[66][1].CLK
clock => ram[66][2].CLK
clock => ram[66][3].CLK
clock => ram[66][4].CLK
clock => ram[66][5].CLK
clock => ram[66][6].CLK
clock => ram[66][7].CLK
clock => ram[67][0].CLK
clock => ram[67][1].CLK
clock => ram[67][2].CLK
clock => ram[67][3].CLK
clock => ram[67][4].CLK
clock => ram[67][5].CLK
clock => ram[67][6].CLK
clock => ram[67][7].CLK
clock => ram[68][0].CLK
clock => ram[68][1].CLK
clock => ram[68][2].CLK
clock => ram[68][3].CLK
clock => ram[68][4].CLK
clock => ram[68][5].CLK
clock => ram[68][6].CLK
clock => ram[68][7].CLK
clock => ram[69][0].CLK
clock => ram[69][1].CLK
clock => ram[69][2].CLK
clock => ram[69][3].CLK
clock => ram[69][4].CLK
clock => ram[69][5].CLK
clock => ram[69][6].CLK
clock => ram[69][7].CLK
clock => ram[70][0].CLK
clock => ram[70][1].CLK
clock => ram[70][2].CLK
clock => ram[70][3].CLK
clock => ram[70][4].CLK
clock => ram[70][5].CLK
clock => ram[70][6].CLK
clock => ram[70][7].CLK
clock => ram[71][0].CLK
clock => ram[71][1].CLK
clock => ram[71][2].CLK
clock => ram[71][3].CLK
clock => ram[71][4].CLK
clock => ram[71][5].CLK
clock => ram[71][6].CLK
clock => ram[71][7].CLK
clock => ram[72][0].CLK
clock => ram[72][1].CLK
clock => ram[72][2].CLK
clock => ram[72][3].CLK
clock => ram[72][4].CLK
clock => ram[72][5].CLK
clock => ram[72][6].CLK
clock => ram[72][7].CLK
clock => ram[73][0].CLK
clock => ram[73][1].CLK
clock => ram[73][2].CLK
clock => ram[73][3].CLK
clock => ram[73][4].CLK
clock => ram[73][5].CLK
clock => ram[73][6].CLK
clock => ram[73][7].CLK
clock => ram[74][0].CLK
clock => ram[74][1].CLK
clock => ram[74][2].CLK
clock => ram[74][3].CLK
clock => ram[74][4].CLK
clock => ram[74][5].CLK
clock => ram[74][6].CLK
clock => ram[74][7].CLK
clock => ram[75][0].CLK
clock => ram[75][1].CLK
clock => ram[75][2].CLK
clock => ram[75][3].CLK
clock => ram[75][4].CLK
clock => ram[75][5].CLK
clock => ram[75][6].CLK
clock => ram[75][7].CLK
clock => ram[76][0].CLK
clock => ram[76][1].CLK
clock => ram[76][2].CLK
clock => ram[76][3].CLK
clock => ram[76][4].CLK
clock => ram[76][5].CLK
clock => ram[76][6].CLK
clock => ram[76][7].CLK
clock => ram[77][0].CLK
clock => ram[77][1].CLK
clock => ram[77][2].CLK
clock => ram[77][3].CLK
clock => ram[77][4].CLK
clock => ram[77][5].CLK
clock => ram[77][6].CLK
clock => ram[77][7].CLK
clock => ram[78][0].CLK
clock => ram[78][1].CLK
clock => ram[78][2].CLK
clock => ram[78][3].CLK
clock => ram[78][4].CLK
clock => ram[78][5].CLK
clock => ram[78][6].CLK
clock => ram[78][7].CLK
clock => ram[79][0].CLK
clock => ram[79][1].CLK
clock => ram[79][2].CLK
clock => ram[79][3].CLK
clock => ram[79][4].CLK
clock => ram[79][5].CLK
clock => ram[79][6].CLK
clock => ram[79][7].CLK
clock => ram[80][0].CLK
clock => ram[80][1].CLK
clock => ram[80][2].CLK
clock => ram[80][3].CLK
clock => ram[80][4].CLK
clock => ram[80][5].CLK
clock => ram[80][6].CLK
clock => ram[80][7].CLK
clock => ram[81][0].CLK
clock => ram[81][1].CLK
clock => ram[81][2].CLK
clock => ram[81][3].CLK
clock => ram[81][4].CLK
clock => ram[81][5].CLK
clock => ram[81][6].CLK
clock => ram[81][7].CLK
clock => ram[82][0].CLK
clock => ram[82][1].CLK
clock => ram[82][2].CLK
clock => ram[82][3].CLK
clock => ram[82][4].CLK
clock => ram[82][5].CLK
clock => ram[82][6].CLK
clock => ram[82][7].CLK
clock => ram[83][0].CLK
clock => ram[83][1].CLK
clock => ram[83][2].CLK
clock => ram[83][3].CLK
clock => ram[83][4].CLK
clock => ram[83][5].CLK
clock => ram[83][6].CLK
clock => ram[83][7].CLK
clock => ram[84][0].CLK
clock => ram[84][1].CLK
clock => ram[84][2].CLK
clock => ram[84][3].CLK
clock => ram[84][4].CLK
clock => ram[84][5].CLK
clock => ram[84][6].CLK
clock => ram[84][7].CLK
clock => ram[85][0].CLK
clock => ram[85][1].CLK
clock => ram[85][2].CLK
clock => ram[85][3].CLK
clock => ram[85][4].CLK
clock => ram[85][5].CLK
clock => ram[85][6].CLK
clock => ram[85][7].CLK
clock => ram[86][0].CLK
clock => ram[86][1].CLK
clock => ram[86][2].CLK
clock => ram[86][3].CLK
clock => ram[86][4].CLK
clock => ram[86][5].CLK
clock => ram[86][6].CLK
clock => ram[86][7].CLK
clock => ram[87][0].CLK
clock => ram[87][1].CLK
clock => ram[87][2].CLK
clock => ram[87][3].CLK
clock => ram[87][4].CLK
clock => ram[87][5].CLK
clock => ram[87][6].CLK
clock => ram[87][7].CLK
clock => ram[88][0].CLK
clock => ram[88][1].CLK
clock => ram[88][2].CLK
clock => ram[88][3].CLK
clock => ram[88][4].CLK
clock => ram[88][5].CLK
clock => ram[88][6].CLK
clock => ram[88][7].CLK
clock => ram[89][0].CLK
clock => ram[89][1].CLK
clock => ram[89][2].CLK
clock => ram[89][3].CLK
clock => ram[89][4].CLK
clock => ram[89][5].CLK
clock => ram[89][6].CLK
clock => ram[89][7].CLK
clock => ram[90][0].CLK
clock => ram[90][1].CLK
clock => ram[90][2].CLK
clock => ram[90][3].CLK
clock => ram[90][4].CLK
clock => ram[90][5].CLK
clock => ram[90][6].CLK
clock => ram[90][7].CLK
clock => ram[91][0].CLK
clock => ram[91][1].CLK
clock => ram[91][2].CLK
clock => ram[91][3].CLK
clock => ram[91][4].CLK
clock => ram[91][5].CLK
clock => ram[91][6].CLK
clock => ram[91][7].CLK
clock => ram[92][0].CLK
clock => ram[92][1].CLK
clock => ram[92][2].CLK
clock => ram[92][3].CLK
clock => ram[92][4].CLK
clock => ram[92][5].CLK
clock => ram[92][6].CLK
clock => ram[92][7].CLK
clock => ram[93][0].CLK
clock => ram[93][1].CLK
clock => ram[93][2].CLK
clock => ram[93][3].CLK
clock => ram[93][4].CLK
clock => ram[93][5].CLK
clock => ram[93][6].CLK
clock => ram[93][7].CLK
clock => ram[94][0].CLK
clock => ram[94][1].CLK
clock => ram[94][2].CLK
clock => ram[94][3].CLK
clock => ram[94][4].CLK
clock => ram[94][5].CLK
clock => ram[94][6].CLK
clock => ram[94][7].CLK
clock => ram[95][0].CLK
clock => ram[95][1].CLK
clock => ram[95][2].CLK
clock => ram[95][3].CLK
clock => ram[95][4].CLK
clock => ram[95][5].CLK
clock => ram[95][6].CLK
clock => ram[95][7].CLK
clock => ram[96][0].CLK
clock => ram[96][1].CLK
clock => ram[96][2].CLK
clock => ram[96][3].CLK
clock => ram[96][4].CLK
clock => ram[96][5].CLK
clock => ram[96][6].CLK
clock => ram[96][7].CLK
clock => ram[97][0].CLK
clock => ram[97][1].CLK
clock => ram[97][2].CLK
clock => ram[97][3].CLK
clock => ram[97][4].CLK
clock => ram[97][5].CLK
clock => ram[97][6].CLK
clock => ram[97][7].CLK
clock => ram[98][0].CLK
clock => ram[98][1].CLK
clock => ram[98][2].CLK
clock => ram[98][3].CLK
clock => ram[98][4].CLK
clock => ram[98][5].CLK
clock => ram[98][6].CLK
clock => ram[98][7].CLK
clock => ram[99][0].CLK
clock => ram[99][1].CLK
clock => ram[99][2].CLK
clock => ram[99][3].CLK
clock => ram[99][4].CLK
clock => ram[99][5].CLK
clock => ram[99][6].CLK
clock => ram[99][7].CLK
clock => ram[100][0].CLK
clock => ram[100][1].CLK
clock => ram[100][2].CLK
clock => ram[100][3].CLK
clock => ram[100][4].CLK
clock => ram[100][5].CLK
clock => ram[100][6].CLK
clock => ram[100][7].CLK
clock => ram[101][0].CLK
clock => ram[101][1].CLK
clock => ram[101][2].CLK
clock => ram[101][3].CLK
clock => ram[101][4].CLK
clock => ram[101][5].CLK
clock => ram[101][6].CLK
clock => ram[101][7].CLK
clock => ram[102][0].CLK
clock => ram[102][1].CLK
clock => ram[102][2].CLK
clock => ram[102][3].CLK
clock => ram[102][4].CLK
clock => ram[102][5].CLK
clock => ram[102][6].CLK
clock => ram[102][7].CLK
clock => ram[103][0].CLK
clock => ram[103][1].CLK
clock => ram[103][2].CLK
clock => ram[103][3].CLK
clock => ram[103][4].CLK
clock => ram[103][5].CLK
clock => ram[103][6].CLK
clock => ram[103][7].CLK
clock => ram[104][0].CLK
clock => ram[104][1].CLK
clock => ram[104][2].CLK
clock => ram[104][3].CLK
clock => ram[104][4].CLK
clock => ram[104][5].CLK
clock => ram[104][6].CLK
clock => ram[104][7].CLK
clock => ram[105][0].CLK
clock => ram[105][1].CLK
clock => ram[105][2].CLK
clock => ram[105][3].CLK
clock => ram[105][4].CLK
clock => ram[105][5].CLK
clock => ram[105][6].CLK
clock => ram[105][7].CLK
clock => ram[106][0].CLK
clock => ram[106][1].CLK
clock => ram[106][2].CLK
clock => ram[106][3].CLK
clock => ram[106][4].CLK
clock => ram[106][5].CLK
clock => ram[106][6].CLK
clock => ram[106][7].CLK
clock => ram[107][0].CLK
clock => ram[107][1].CLK
clock => ram[107][2].CLK
clock => ram[107][3].CLK
clock => ram[107][4].CLK
clock => ram[107][5].CLK
clock => ram[107][6].CLK
clock => ram[107][7].CLK
clock => ram[108][0].CLK
clock => ram[108][1].CLK
clock => ram[108][2].CLK
clock => ram[108][3].CLK
clock => ram[108][4].CLK
clock => ram[108][5].CLK
clock => ram[108][6].CLK
clock => ram[108][7].CLK
clock => ram[109][0].CLK
clock => ram[109][1].CLK
clock => ram[109][2].CLK
clock => ram[109][3].CLK
clock => ram[109][4].CLK
clock => ram[109][5].CLK
clock => ram[109][6].CLK
clock => ram[109][7].CLK
clock => ram[110][0].CLK
clock => ram[110][1].CLK
clock => ram[110][2].CLK
clock => ram[110][3].CLK
clock => ram[110][4].CLK
clock => ram[110][5].CLK
clock => ram[110][6].CLK
clock => ram[110][7].CLK
clock => ram[111][0].CLK
clock => ram[111][1].CLK
clock => ram[111][2].CLK
clock => ram[111][3].CLK
clock => ram[111][4].CLK
clock => ram[111][5].CLK
clock => ram[111][6].CLK
clock => ram[111][7].CLK
clock => ram[112][0].CLK
clock => ram[112][1].CLK
clock => ram[112][2].CLK
clock => ram[112][3].CLK
clock => ram[112][4].CLK
clock => ram[112][5].CLK
clock => ram[112][6].CLK
clock => ram[112][7].CLK
clock => ram[113][0].CLK
clock => ram[113][1].CLK
clock => ram[113][2].CLK
clock => ram[113][3].CLK
clock => ram[113][4].CLK
clock => ram[113][5].CLK
clock => ram[113][6].CLK
clock => ram[113][7].CLK
clock => ram[114][0].CLK
clock => ram[114][1].CLK
clock => ram[114][2].CLK
clock => ram[114][3].CLK
clock => ram[114][4].CLK
clock => ram[114][5].CLK
clock => ram[114][6].CLK
clock => ram[114][7].CLK
clock => ram[115][0].CLK
clock => ram[115][1].CLK
clock => ram[115][2].CLK
clock => ram[115][3].CLK
clock => ram[115][4].CLK
clock => ram[115][5].CLK
clock => ram[115][6].CLK
clock => ram[115][7].CLK
clock => ram[116][0].CLK
clock => ram[116][1].CLK
clock => ram[116][2].CLK
clock => ram[116][3].CLK
clock => ram[116][4].CLK
clock => ram[116][5].CLK
clock => ram[116][6].CLK
clock => ram[116][7].CLK
clock => ram[117][0].CLK
clock => ram[117][1].CLK
clock => ram[117][2].CLK
clock => ram[117][3].CLK
clock => ram[117][4].CLK
clock => ram[117][5].CLK
clock => ram[117][6].CLK
clock => ram[117][7].CLK
clock => ram[118][0].CLK
clock => ram[118][1].CLK
clock => ram[118][2].CLK
clock => ram[118][3].CLK
clock => ram[118][4].CLK
clock => ram[118][5].CLK
clock => ram[118][6].CLK
clock => ram[118][7].CLK
clock => ram[119][0].CLK
clock => ram[119][1].CLK
clock => ram[119][2].CLK
clock => ram[119][3].CLK
clock => ram[119][4].CLK
clock => ram[119][5].CLK
clock => ram[119][6].CLK
clock => ram[119][7].CLK
clock => ram[120][0].CLK
clock => ram[120][1].CLK
clock => ram[120][2].CLK
clock => ram[120][3].CLK
clock => ram[120][4].CLK
clock => ram[120][5].CLK
clock => ram[120][6].CLK
clock => ram[120][7].CLK
clock => ram[121][0].CLK
clock => ram[121][1].CLK
clock => ram[121][2].CLK
clock => ram[121][3].CLK
clock => ram[121][4].CLK
clock => ram[121][5].CLK
clock => ram[121][6].CLK
clock => ram[121][7].CLK
clock => ram[122][0].CLK
clock => ram[122][1].CLK
clock => ram[122][2].CLK
clock => ram[122][3].CLK
clock => ram[122][4].CLK
clock => ram[122][5].CLK
clock => ram[122][6].CLK
clock => ram[122][7].CLK
clock => ram[123][0].CLK
clock => ram[123][1].CLK
clock => ram[123][2].CLK
clock => ram[123][3].CLK
clock => ram[123][4].CLK
clock => ram[123][5].CLK
clock => ram[123][6].CLK
clock => ram[123][7].CLK
clock => ram[124][0].CLK
clock => ram[124][1].CLK
clock => ram[124][2].CLK
clock => ram[124][3].CLK
clock => ram[124][4].CLK
clock => ram[124][5].CLK
clock => ram[124][6].CLK
clock => ram[124][7].CLK
clock => ram[125][0].CLK
clock => ram[125][1].CLK
clock => ram[125][2].CLK
clock => ram[125][3].CLK
clock => ram[125][4].CLK
clock => ram[125][5].CLK
clock => ram[125][6].CLK
clock => ram[125][7].CLK
clock => ram[126][0].CLK
clock => ram[126][1].CLK
clock => ram[126][2].CLK
clock => ram[126][3].CLK
clock => ram[126][4].CLK
clock => ram[126][5].CLK
clock => ram[126][6].CLK
clock => ram[126][7].CLK
clock => ram[127][0].CLK
clock => ram[127][1].CLK
clock => ram[127][2].CLK
clock => ram[127][3].CLK
clock => ram[127][4].CLK
clock => ram[127][5].CLK
clock => ram[127][6].CLK
clock => ram[127][7].CLK
clock => ram[128][0].CLK
clock => ram[128][1].CLK
clock => ram[128][2].CLK
clock => ram[128][3].CLK
clock => ram[128][4].CLK
clock => ram[128][5].CLK
clock => ram[128][6].CLK
clock => ram[128][7].CLK
clock => ram[129][0].CLK
clock => ram[129][1].CLK
clock => ram[129][2].CLK
clock => ram[129][3].CLK
clock => ram[129][4].CLK
clock => ram[129][5].CLK
clock => ram[129][6].CLK
clock => ram[129][7].CLK
clock => ram[130][0].CLK
clock => ram[130][1].CLK
clock => ram[130][2].CLK
clock => ram[130][3].CLK
clock => ram[130][4].CLK
clock => ram[130][5].CLK
clock => ram[130][6].CLK
clock => ram[130][7].CLK
clock => ram[131][0].CLK
clock => ram[131][1].CLK
clock => ram[131][2].CLK
clock => ram[131][3].CLK
clock => ram[131][4].CLK
clock => ram[131][5].CLK
clock => ram[131][6].CLK
clock => ram[131][7].CLK
clock => ram[132][0].CLK
clock => ram[132][1].CLK
clock => ram[132][2].CLK
clock => ram[132][3].CLK
clock => ram[132][4].CLK
clock => ram[132][5].CLK
clock => ram[132][6].CLK
clock => ram[132][7].CLK
clock => ram[133][0].CLK
clock => ram[133][1].CLK
clock => ram[133][2].CLK
clock => ram[133][3].CLK
clock => ram[133][4].CLK
clock => ram[133][5].CLK
clock => ram[133][6].CLK
clock => ram[133][7].CLK
clock => ram[134][0].CLK
clock => ram[134][1].CLK
clock => ram[134][2].CLK
clock => ram[134][3].CLK
clock => ram[134][4].CLK
clock => ram[134][5].CLK
clock => ram[134][6].CLK
clock => ram[134][7].CLK
clock => ram[135][0].CLK
clock => ram[135][1].CLK
clock => ram[135][2].CLK
clock => ram[135][3].CLK
clock => ram[135][4].CLK
clock => ram[135][5].CLK
clock => ram[135][6].CLK
clock => ram[135][7].CLK
clock => ram[136][0].CLK
clock => ram[136][1].CLK
clock => ram[136][2].CLK
clock => ram[136][3].CLK
clock => ram[136][4].CLK
clock => ram[136][5].CLK
clock => ram[136][6].CLK
clock => ram[136][7].CLK
clock => ram[137][0].CLK
clock => ram[137][1].CLK
clock => ram[137][2].CLK
clock => ram[137][3].CLK
clock => ram[137][4].CLK
clock => ram[137][5].CLK
clock => ram[137][6].CLK
clock => ram[137][7].CLK
clock => ram[138][0].CLK
clock => ram[138][1].CLK
clock => ram[138][2].CLK
clock => ram[138][3].CLK
clock => ram[138][4].CLK
clock => ram[138][5].CLK
clock => ram[138][6].CLK
clock => ram[138][7].CLK
clock => ram[139][0].CLK
clock => ram[139][1].CLK
clock => ram[139][2].CLK
clock => ram[139][3].CLK
clock => ram[139][4].CLK
clock => ram[139][5].CLK
clock => ram[139][6].CLK
clock => ram[139][7].CLK
clock => ram[140][0].CLK
clock => ram[140][1].CLK
clock => ram[140][2].CLK
clock => ram[140][3].CLK
clock => ram[140][4].CLK
clock => ram[140][5].CLK
clock => ram[140][6].CLK
clock => ram[140][7].CLK
clock => ram[141][0].CLK
clock => ram[141][1].CLK
clock => ram[141][2].CLK
clock => ram[141][3].CLK
clock => ram[141][4].CLK
clock => ram[141][5].CLK
clock => ram[141][6].CLK
clock => ram[141][7].CLK
clock => ram[142][0].CLK
clock => ram[142][1].CLK
clock => ram[142][2].CLK
clock => ram[142][3].CLK
clock => ram[142][4].CLK
clock => ram[142][5].CLK
clock => ram[142][6].CLK
clock => ram[142][7].CLK
clock => ram[143][0].CLK
clock => ram[143][1].CLK
clock => ram[143][2].CLK
clock => ram[143][3].CLK
clock => ram[143][4].CLK
clock => ram[143][5].CLK
clock => ram[143][6].CLK
clock => ram[143][7].CLK
clock => ram[144][0].CLK
clock => ram[144][1].CLK
clock => ram[144][2].CLK
clock => ram[144][3].CLK
clock => ram[144][4].CLK
clock => ram[144][5].CLK
clock => ram[144][6].CLK
clock => ram[144][7].CLK
clock => ram[145][0].CLK
clock => ram[145][1].CLK
clock => ram[145][2].CLK
clock => ram[145][3].CLK
clock => ram[145][4].CLK
clock => ram[145][5].CLK
clock => ram[145][6].CLK
clock => ram[145][7].CLK
clock => ram[146][0].CLK
clock => ram[146][1].CLK
clock => ram[146][2].CLK
clock => ram[146][3].CLK
clock => ram[146][4].CLK
clock => ram[146][5].CLK
clock => ram[146][6].CLK
clock => ram[146][7].CLK
clock => ram[147][0].CLK
clock => ram[147][1].CLK
clock => ram[147][2].CLK
clock => ram[147][3].CLK
clock => ram[147][4].CLK
clock => ram[147][5].CLK
clock => ram[147][6].CLK
clock => ram[147][7].CLK
clock => ram[148][0].CLK
clock => ram[148][1].CLK
clock => ram[148][2].CLK
clock => ram[148][3].CLK
clock => ram[148][4].CLK
clock => ram[148][5].CLK
clock => ram[148][6].CLK
clock => ram[148][7].CLK
clock => ram[149][0].CLK
clock => ram[149][1].CLK
clock => ram[149][2].CLK
clock => ram[149][3].CLK
clock => ram[149][4].CLK
clock => ram[149][5].CLK
clock => ram[149][6].CLK
clock => ram[149][7].CLK
clock => ram[150][0].CLK
clock => ram[150][1].CLK
clock => ram[150][2].CLK
clock => ram[150][3].CLK
clock => ram[150][4].CLK
clock => ram[150][5].CLK
clock => ram[150][6].CLK
clock => ram[150][7].CLK
clock => ram[151][0].CLK
clock => ram[151][1].CLK
clock => ram[151][2].CLK
clock => ram[151][3].CLK
clock => ram[151][4].CLK
clock => ram[151][5].CLK
clock => ram[151][6].CLK
clock => ram[151][7].CLK
clock => ram[152][0].CLK
clock => ram[152][1].CLK
clock => ram[152][2].CLK
clock => ram[152][3].CLK
clock => ram[152][4].CLK
clock => ram[152][5].CLK
clock => ram[152][6].CLK
clock => ram[152][7].CLK
clock => ram[153][0].CLK
clock => ram[153][1].CLK
clock => ram[153][2].CLK
clock => ram[153][3].CLK
clock => ram[153][4].CLK
clock => ram[153][5].CLK
clock => ram[153][6].CLK
clock => ram[153][7].CLK
clock => ram[154][0].CLK
clock => ram[154][1].CLK
clock => ram[154][2].CLK
clock => ram[154][3].CLK
clock => ram[154][4].CLK
clock => ram[154][5].CLK
clock => ram[154][6].CLK
clock => ram[154][7].CLK
clock => ram[155][0].CLK
clock => ram[155][1].CLK
clock => ram[155][2].CLK
clock => ram[155][3].CLK
clock => ram[155][4].CLK
clock => ram[155][5].CLK
clock => ram[155][6].CLK
clock => ram[155][7].CLK
clock => ram[156][0].CLK
clock => ram[156][1].CLK
clock => ram[156][2].CLK
clock => ram[156][3].CLK
clock => ram[156][4].CLK
clock => ram[156][5].CLK
clock => ram[156][6].CLK
clock => ram[156][7].CLK
clock => ram[157][0].CLK
clock => ram[157][1].CLK
clock => ram[157][2].CLK
clock => ram[157][3].CLK
clock => ram[157][4].CLK
clock => ram[157][5].CLK
clock => ram[157][6].CLK
clock => ram[157][7].CLK
clock => ram[158][0].CLK
clock => ram[158][1].CLK
clock => ram[158][2].CLK
clock => ram[158][3].CLK
clock => ram[158][4].CLK
clock => ram[158][5].CLK
clock => ram[158][6].CLK
clock => ram[158][7].CLK
clock => ram[159][0].CLK
clock => ram[159][1].CLK
clock => ram[159][2].CLK
clock => ram[159][3].CLK
clock => ram[159][4].CLK
clock => ram[159][5].CLK
clock => ram[159][6].CLK
clock => ram[159][7].CLK
clock => ram[160][0].CLK
clock => ram[160][1].CLK
clock => ram[160][2].CLK
clock => ram[160][3].CLK
clock => ram[160][4].CLK
clock => ram[160][5].CLK
clock => ram[160][6].CLK
clock => ram[160][7].CLK
clock => ram[161][0].CLK
clock => ram[161][1].CLK
clock => ram[161][2].CLK
clock => ram[161][3].CLK
clock => ram[161][4].CLK
clock => ram[161][5].CLK
clock => ram[161][6].CLK
clock => ram[161][7].CLK
clock => ram[162][0].CLK
clock => ram[162][1].CLK
clock => ram[162][2].CLK
clock => ram[162][3].CLK
clock => ram[162][4].CLK
clock => ram[162][5].CLK
clock => ram[162][6].CLK
clock => ram[162][7].CLK
clock => ram[163][0].CLK
clock => ram[163][1].CLK
clock => ram[163][2].CLK
clock => ram[163][3].CLK
clock => ram[163][4].CLK
clock => ram[163][5].CLK
clock => ram[163][6].CLK
clock => ram[163][7].CLK
clock => ram[164][0].CLK
clock => ram[164][1].CLK
clock => ram[164][2].CLK
clock => ram[164][3].CLK
clock => ram[164][4].CLK
clock => ram[164][5].CLK
clock => ram[164][6].CLK
clock => ram[164][7].CLK
clock => ram[165][0].CLK
clock => ram[165][1].CLK
clock => ram[165][2].CLK
clock => ram[165][3].CLK
clock => ram[165][4].CLK
clock => ram[165][5].CLK
clock => ram[165][6].CLK
clock => ram[165][7].CLK
clock => ram[166][0].CLK
clock => ram[166][1].CLK
clock => ram[166][2].CLK
clock => ram[166][3].CLK
clock => ram[166][4].CLK
clock => ram[166][5].CLK
clock => ram[166][6].CLK
clock => ram[166][7].CLK
clock => ram[167][0].CLK
clock => ram[167][1].CLK
clock => ram[167][2].CLK
clock => ram[167][3].CLK
clock => ram[167][4].CLK
clock => ram[167][5].CLK
clock => ram[167][6].CLK
clock => ram[167][7].CLK
clock => ram[168][0].CLK
clock => ram[168][1].CLK
clock => ram[168][2].CLK
clock => ram[168][3].CLK
clock => ram[168][4].CLK
clock => ram[168][5].CLK
clock => ram[168][6].CLK
clock => ram[168][7].CLK
clock => ram[169][0].CLK
clock => ram[169][1].CLK
clock => ram[169][2].CLK
clock => ram[169][3].CLK
clock => ram[169][4].CLK
clock => ram[169][5].CLK
clock => ram[169][6].CLK
clock => ram[169][7].CLK
clock => ram[170][0].CLK
clock => ram[170][1].CLK
clock => ram[170][2].CLK
clock => ram[170][3].CLK
clock => ram[170][4].CLK
clock => ram[170][5].CLK
clock => ram[170][6].CLK
clock => ram[170][7].CLK
clock => ram[171][0].CLK
clock => ram[171][1].CLK
clock => ram[171][2].CLK
clock => ram[171][3].CLK
clock => ram[171][4].CLK
clock => ram[171][5].CLK
clock => ram[171][6].CLK
clock => ram[171][7].CLK
clock => ram[172][0].CLK
clock => ram[172][1].CLK
clock => ram[172][2].CLK
clock => ram[172][3].CLK
clock => ram[172][4].CLK
clock => ram[172][5].CLK
clock => ram[172][6].CLK
clock => ram[172][7].CLK
clock => ram[173][0].CLK
clock => ram[173][1].CLK
clock => ram[173][2].CLK
clock => ram[173][3].CLK
clock => ram[173][4].CLK
clock => ram[173][5].CLK
clock => ram[173][6].CLK
clock => ram[173][7].CLK
clock => ram[174][0].CLK
clock => ram[174][1].CLK
clock => ram[174][2].CLK
clock => ram[174][3].CLK
clock => ram[174][4].CLK
clock => ram[174][5].CLK
clock => ram[174][6].CLK
clock => ram[174][7].CLK
clock => ram[175][0].CLK
clock => ram[175][1].CLK
clock => ram[175][2].CLK
clock => ram[175][3].CLK
clock => ram[175][4].CLK
clock => ram[175][5].CLK
clock => ram[175][6].CLK
clock => ram[175][7].CLK
clock => ram[176][0].CLK
clock => ram[176][1].CLK
clock => ram[176][2].CLK
clock => ram[176][3].CLK
clock => ram[176][4].CLK
clock => ram[176][5].CLK
clock => ram[176][6].CLK
clock => ram[176][7].CLK
clock => ram[177][0].CLK
clock => ram[177][1].CLK
clock => ram[177][2].CLK
clock => ram[177][3].CLK
clock => ram[177][4].CLK
clock => ram[177][5].CLK
clock => ram[177][6].CLK
clock => ram[177][7].CLK
clock => ram[178][0].CLK
clock => ram[178][1].CLK
clock => ram[178][2].CLK
clock => ram[178][3].CLK
clock => ram[178][4].CLK
clock => ram[178][5].CLK
clock => ram[178][6].CLK
clock => ram[178][7].CLK
clock => ram[179][0].CLK
clock => ram[179][1].CLK
clock => ram[179][2].CLK
clock => ram[179][3].CLK
clock => ram[179][4].CLK
clock => ram[179][5].CLK
clock => ram[179][6].CLK
clock => ram[179][7].CLK
clock => ram[180][0].CLK
clock => ram[180][1].CLK
clock => ram[180][2].CLK
clock => ram[180][3].CLK
clock => ram[180][4].CLK
clock => ram[180][5].CLK
clock => ram[180][6].CLK
clock => ram[180][7].CLK
clock => ram[181][0].CLK
clock => ram[181][1].CLK
clock => ram[181][2].CLK
clock => ram[181][3].CLK
clock => ram[181][4].CLK
clock => ram[181][5].CLK
clock => ram[181][6].CLK
clock => ram[181][7].CLK
clock => ram[182][0].CLK
clock => ram[182][1].CLK
clock => ram[182][2].CLK
clock => ram[182][3].CLK
clock => ram[182][4].CLK
clock => ram[182][5].CLK
clock => ram[182][6].CLK
clock => ram[182][7].CLK
clock => ram[183][0].CLK
clock => ram[183][1].CLK
clock => ram[183][2].CLK
clock => ram[183][3].CLK
clock => ram[183][4].CLK
clock => ram[183][5].CLK
clock => ram[183][6].CLK
clock => ram[183][7].CLK
clock => ram[184][0].CLK
clock => ram[184][1].CLK
clock => ram[184][2].CLK
clock => ram[184][3].CLK
clock => ram[184][4].CLK
clock => ram[184][5].CLK
clock => ram[184][6].CLK
clock => ram[184][7].CLK
clock => ram[185][0].CLK
clock => ram[185][1].CLK
clock => ram[185][2].CLK
clock => ram[185][3].CLK
clock => ram[185][4].CLK
clock => ram[185][5].CLK
clock => ram[185][6].CLK
clock => ram[185][7].CLK
clock => ram[186][0].CLK
clock => ram[186][1].CLK
clock => ram[186][2].CLK
clock => ram[186][3].CLK
clock => ram[186][4].CLK
clock => ram[186][5].CLK
clock => ram[186][6].CLK
clock => ram[186][7].CLK
clock => ram[187][0].CLK
clock => ram[187][1].CLK
clock => ram[187][2].CLK
clock => ram[187][3].CLK
clock => ram[187][4].CLK
clock => ram[187][5].CLK
clock => ram[187][6].CLK
clock => ram[187][7].CLK
clock => ram[188][0].CLK
clock => ram[188][1].CLK
clock => ram[188][2].CLK
clock => ram[188][3].CLK
clock => ram[188][4].CLK
clock => ram[188][5].CLK
clock => ram[188][6].CLK
clock => ram[188][7].CLK
clock => ram[189][0].CLK
clock => ram[189][1].CLK
clock => ram[189][2].CLK
clock => ram[189][3].CLK
clock => ram[189][4].CLK
clock => ram[189][5].CLK
clock => ram[189][6].CLK
clock => ram[189][7].CLK
clock => ram[190][0].CLK
clock => ram[190][1].CLK
clock => ram[190][2].CLK
clock => ram[190][3].CLK
clock => ram[190][4].CLK
clock => ram[190][5].CLK
clock => ram[190][6].CLK
clock => ram[190][7].CLK
clock => ram[191][0].CLK
clock => ram[191][1].CLK
clock => ram[191][2].CLK
clock => ram[191][3].CLK
clock => ram[191][4].CLK
clock => ram[191][5].CLK
clock => ram[191][6].CLK
clock => ram[191][7].CLK
clock => ram[192][0].CLK
clock => ram[192][1].CLK
clock => ram[192][2].CLK
clock => ram[192][3].CLK
clock => ram[192][4].CLK
clock => ram[192][5].CLK
clock => ram[192][6].CLK
clock => ram[192][7].CLK
clock => ram[193][0].CLK
clock => ram[193][1].CLK
clock => ram[193][2].CLK
clock => ram[193][3].CLK
clock => ram[193][4].CLK
clock => ram[193][5].CLK
clock => ram[193][6].CLK
clock => ram[193][7].CLK
clock => ram[194][0].CLK
clock => ram[194][1].CLK
clock => ram[194][2].CLK
clock => ram[194][3].CLK
clock => ram[194][4].CLK
clock => ram[194][5].CLK
clock => ram[194][6].CLK
clock => ram[194][7].CLK
clock => ram[195][0].CLK
clock => ram[195][1].CLK
clock => ram[195][2].CLK
clock => ram[195][3].CLK
clock => ram[195][4].CLK
clock => ram[195][5].CLK
clock => ram[195][6].CLK
clock => ram[195][7].CLK
clock => ram[196][0].CLK
clock => ram[196][1].CLK
clock => ram[196][2].CLK
clock => ram[196][3].CLK
clock => ram[196][4].CLK
clock => ram[196][5].CLK
clock => ram[196][6].CLK
clock => ram[196][7].CLK
clock => ram[197][0].CLK
clock => ram[197][1].CLK
clock => ram[197][2].CLK
clock => ram[197][3].CLK
clock => ram[197][4].CLK
clock => ram[197][5].CLK
clock => ram[197][6].CLK
clock => ram[197][7].CLK
clock => ram[198][0].CLK
clock => ram[198][1].CLK
clock => ram[198][2].CLK
clock => ram[198][3].CLK
clock => ram[198][4].CLK
clock => ram[198][5].CLK
clock => ram[198][6].CLK
clock => ram[198][7].CLK
clock => ram[199][0].CLK
clock => ram[199][1].CLK
clock => ram[199][2].CLK
clock => ram[199][3].CLK
clock => ram[199][4].CLK
clock => ram[199][5].CLK
clock => ram[199][6].CLK
clock => ram[199][7].CLK
clock => ram[200][0].CLK
clock => ram[200][1].CLK
clock => ram[200][2].CLK
clock => ram[200][3].CLK
clock => ram[200][4].CLK
clock => ram[200][5].CLK
clock => ram[200][6].CLK
clock => ram[200][7].CLK
clock => ram[201][0].CLK
clock => ram[201][1].CLK
clock => ram[201][2].CLK
clock => ram[201][3].CLK
clock => ram[201][4].CLK
clock => ram[201][5].CLK
clock => ram[201][6].CLK
clock => ram[201][7].CLK
clock => ram[202][0].CLK
clock => ram[202][1].CLK
clock => ram[202][2].CLK
clock => ram[202][3].CLK
clock => ram[202][4].CLK
clock => ram[202][5].CLK
clock => ram[202][6].CLK
clock => ram[202][7].CLK
clock => ram[203][0].CLK
clock => ram[203][1].CLK
clock => ram[203][2].CLK
clock => ram[203][3].CLK
clock => ram[203][4].CLK
clock => ram[203][5].CLK
clock => ram[203][6].CLK
clock => ram[203][7].CLK
clock => ram[204][0].CLK
clock => ram[204][1].CLK
clock => ram[204][2].CLK
clock => ram[204][3].CLK
clock => ram[204][4].CLK
clock => ram[204][5].CLK
clock => ram[204][6].CLK
clock => ram[204][7].CLK
clock => ram[205][0].CLK
clock => ram[205][1].CLK
clock => ram[205][2].CLK
clock => ram[205][3].CLK
clock => ram[205][4].CLK
clock => ram[205][5].CLK
clock => ram[205][6].CLK
clock => ram[205][7].CLK
clock => ram[206][0].CLK
clock => ram[206][1].CLK
clock => ram[206][2].CLK
clock => ram[206][3].CLK
clock => ram[206][4].CLK
clock => ram[206][5].CLK
clock => ram[206][6].CLK
clock => ram[206][7].CLK
clock => ram[207][0].CLK
clock => ram[207][1].CLK
clock => ram[207][2].CLK
clock => ram[207][3].CLK
clock => ram[207][4].CLK
clock => ram[207][5].CLK
clock => ram[207][6].CLK
clock => ram[207][7].CLK
clock => ram[208][0].CLK
clock => ram[208][1].CLK
clock => ram[208][2].CLK
clock => ram[208][3].CLK
clock => ram[208][4].CLK
clock => ram[208][5].CLK
clock => ram[208][6].CLK
clock => ram[208][7].CLK
clock => ram[209][0].CLK
clock => ram[209][1].CLK
clock => ram[209][2].CLK
clock => ram[209][3].CLK
clock => ram[209][4].CLK
clock => ram[209][5].CLK
clock => ram[209][6].CLK
clock => ram[209][7].CLK
clock => ram[210][0].CLK
clock => ram[210][1].CLK
clock => ram[210][2].CLK
clock => ram[210][3].CLK
clock => ram[210][4].CLK
clock => ram[210][5].CLK
clock => ram[210][6].CLK
clock => ram[210][7].CLK
clock => ram[211][0].CLK
clock => ram[211][1].CLK
clock => ram[211][2].CLK
clock => ram[211][3].CLK
clock => ram[211][4].CLK
clock => ram[211][5].CLK
clock => ram[211][6].CLK
clock => ram[211][7].CLK
clock => ram[212][0].CLK
clock => ram[212][1].CLK
clock => ram[212][2].CLK
clock => ram[212][3].CLK
clock => ram[212][4].CLK
clock => ram[212][5].CLK
clock => ram[212][6].CLK
clock => ram[212][7].CLK
clock => ram[213][0].CLK
clock => ram[213][1].CLK
clock => ram[213][2].CLK
clock => ram[213][3].CLK
clock => ram[213][4].CLK
clock => ram[213][5].CLK
clock => ram[213][6].CLK
clock => ram[213][7].CLK
clock => ram[214][0].CLK
clock => ram[214][1].CLK
clock => ram[214][2].CLK
clock => ram[214][3].CLK
clock => ram[214][4].CLK
clock => ram[214][5].CLK
clock => ram[214][6].CLK
clock => ram[214][7].CLK
clock => ram[215][0].CLK
clock => ram[215][1].CLK
clock => ram[215][2].CLK
clock => ram[215][3].CLK
clock => ram[215][4].CLK
clock => ram[215][5].CLK
clock => ram[215][6].CLK
clock => ram[215][7].CLK
clock => ram[216][0].CLK
clock => ram[216][1].CLK
clock => ram[216][2].CLK
clock => ram[216][3].CLK
clock => ram[216][4].CLK
clock => ram[216][5].CLK
clock => ram[216][6].CLK
clock => ram[216][7].CLK
clock => ram[217][0].CLK
clock => ram[217][1].CLK
clock => ram[217][2].CLK
clock => ram[217][3].CLK
clock => ram[217][4].CLK
clock => ram[217][5].CLK
clock => ram[217][6].CLK
clock => ram[217][7].CLK
clock => ram[218][0].CLK
clock => ram[218][1].CLK
clock => ram[218][2].CLK
clock => ram[218][3].CLK
clock => ram[218][4].CLK
clock => ram[218][5].CLK
clock => ram[218][6].CLK
clock => ram[218][7].CLK
clock => ram[219][0].CLK
clock => ram[219][1].CLK
clock => ram[219][2].CLK
clock => ram[219][3].CLK
clock => ram[219][4].CLK
clock => ram[219][5].CLK
clock => ram[219][6].CLK
clock => ram[219][7].CLK
clock => ram[220][0].CLK
clock => ram[220][1].CLK
clock => ram[220][2].CLK
clock => ram[220][3].CLK
clock => ram[220][4].CLK
clock => ram[220][5].CLK
clock => ram[220][6].CLK
clock => ram[220][7].CLK
clock => ram[221][0].CLK
clock => ram[221][1].CLK
clock => ram[221][2].CLK
clock => ram[221][3].CLK
clock => ram[221][4].CLK
clock => ram[221][5].CLK
clock => ram[221][6].CLK
clock => ram[221][7].CLK
clock => ram[222][0].CLK
clock => ram[222][1].CLK
clock => ram[222][2].CLK
clock => ram[222][3].CLK
clock => ram[222][4].CLK
clock => ram[222][5].CLK
clock => ram[222][6].CLK
clock => ram[222][7].CLK
clock => ram[223][0].CLK
clock => ram[223][1].CLK
clock => ram[223][2].CLK
clock => ram[223][3].CLK
clock => ram[223][4].CLK
clock => ram[223][5].CLK
clock => ram[223][6].CLK
clock => ram[223][7].CLK
clock => ram[224][0].CLK
clock => ram[224][1].CLK
clock => ram[224][2].CLK
clock => ram[224][3].CLK
clock => ram[224][4].CLK
clock => ram[224][5].CLK
clock => ram[224][6].CLK
clock => ram[224][7].CLK
clock => ram[225][0].CLK
clock => ram[225][1].CLK
clock => ram[225][2].CLK
clock => ram[225][3].CLK
clock => ram[225][4].CLK
clock => ram[225][5].CLK
clock => ram[225][6].CLK
clock => ram[225][7].CLK
clock => ram[226][0].CLK
clock => ram[226][1].CLK
clock => ram[226][2].CLK
clock => ram[226][3].CLK
clock => ram[226][4].CLK
clock => ram[226][5].CLK
clock => ram[226][6].CLK
clock => ram[226][7].CLK
clock => ram[227][0].CLK
clock => ram[227][1].CLK
clock => ram[227][2].CLK
clock => ram[227][3].CLK
clock => ram[227][4].CLK
clock => ram[227][5].CLK
clock => ram[227][6].CLK
clock => ram[227][7].CLK
clock => ram[228][0].CLK
clock => ram[228][1].CLK
clock => ram[228][2].CLK
clock => ram[228][3].CLK
clock => ram[228][4].CLK
clock => ram[228][5].CLK
clock => ram[228][6].CLK
clock => ram[228][7].CLK
clock => ram[229][0].CLK
clock => ram[229][1].CLK
clock => ram[229][2].CLK
clock => ram[229][3].CLK
clock => ram[229][4].CLK
clock => ram[229][5].CLK
clock => ram[229][6].CLK
clock => ram[229][7].CLK
clock => ram[230][0].CLK
clock => ram[230][1].CLK
clock => ram[230][2].CLK
clock => ram[230][3].CLK
clock => ram[230][4].CLK
clock => ram[230][5].CLK
clock => ram[230][6].CLK
clock => ram[230][7].CLK
clock => ram[231][0].CLK
clock => ram[231][1].CLK
clock => ram[231][2].CLK
clock => ram[231][3].CLK
clock => ram[231][4].CLK
clock => ram[231][5].CLK
clock => ram[231][6].CLK
clock => ram[231][7].CLK
clock => ram[232][0].CLK
clock => ram[232][1].CLK
clock => ram[232][2].CLK
clock => ram[232][3].CLK
clock => ram[232][4].CLK
clock => ram[232][5].CLK
clock => ram[232][6].CLK
clock => ram[232][7].CLK
clock => ram[233][0].CLK
clock => ram[233][1].CLK
clock => ram[233][2].CLK
clock => ram[233][3].CLK
clock => ram[233][4].CLK
clock => ram[233][5].CLK
clock => ram[233][6].CLK
clock => ram[233][7].CLK
clock => ram[234][0].CLK
clock => ram[234][1].CLK
clock => ram[234][2].CLK
clock => ram[234][3].CLK
clock => ram[234][4].CLK
clock => ram[234][5].CLK
clock => ram[234][6].CLK
clock => ram[234][7].CLK
clock => ram[235][0].CLK
clock => ram[235][1].CLK
clock => ram[235][2].CLK
clock => ram[235][3].CLK
clock => ram[235][4].CLK
clock => ram[235][5].CLK
clock => ram[235][6].CLK
clock => ram[235][7].CLK
clock => ram[236][0].CLK
clock => ram[236][1].CLK
clock => ram[236][2].CLK
clock => ram[236][3].CLK
clock => ram[236][4].CLK
clock => ram[236][5].CLK
clock => ram[236][6].CLK
clock => ram[236][7].CLK
clock => ram[237][0].CLK
clock => ram[237][1].CLK
clock => ram[237][2].CLK
clock => ram[237][3].CLK
clock => ram[237][4].CLK
clock => ram[237][5].CLK
clock => ram[237][6].CLK
clock => ram[237][7].CLK
clock => ram[238][0].CLK
clock => ram[238][1].CLK
clock => ram[238][2].CLK
clock => ram[238][3].CLK
clock => ram[238][4].CLK
clock => ram[238][5].CLK
clock => ram[238][6].CLK
clock => ram[238][7].CLK
clock => ram[239][0].CLK
clock => ram[239][1].CLK
clock => ram[239][2].CLK
clock => ram[239][3].CLK
clock => ram[239][4].CLK
clock => ram[239][5].CLK
clock => ram[239][6].CLK
clock => ram[239][7].CLK
clock => ram[240][0].CLK
clock => ram[240][1].CLK
clock => ram[240][2].CLK
clock => ram[240][3].CLK
clock => ram[240][4].CLK
clock => ram[240][5].CLK
clock => ram[240][6].CLK
clock => ram[240][7].CLK
clock => ram[241][0].CLK
clock => ram[241][1].CLK
clock => ram[241][2].CLK
clock => ram[241][3].CLK
clock => ram[241][4].CLK
clock => ram[241][5].CLK
clock => ram[241][6].CLK
clock => ram[241][7].CLK
clock => ram[242][0].CLK
clock => ram[242][1].CLK
clock => ram[242][2].CLK
clock => ram[242][3].CLK
clock => ram[242][4].CLK
clock => ram[242][5].CLK
clock => ram[242][6].CLK
clock => ram[242][7].CLK
clock => ram[243][0].CLK
clock => ram[243][1].CLK
clock => ram[243][2].CLK
clock => ram[243][3].CLK
clock => ram[243][4].CLK
clock => ram[243][5].CLK
clock => ram[243][6].CLK
clock => ram[243][7].CLK
clock => ram[244][0].CLK
clock => ram[244][1].CLK
clock => ram[244][2].CLK
clock => ram[244][3].CLK
clock => ram[244][4].CLK
clock => ram[244][5].CLK
clock => ram[244][6].CLK
clock => ram[244][7].CLK
clock => ram[245][0].CLK
clock => ram[245][1].CLK
clock => ram[245][2].CLK
clock => ram[245][3].CLK
clock => ram[245][4].CLK
clock => ram[245][5].CLK
clock => ram[245][6].CLK
clock => ram[245][7].CLK
clock => ram[246][0].CLK
clock => ram[246][1].CLK
clock => ram[246][2].CLK
clock => ram[246][3].CLK
clock => ram[246][4].CLK
clock => ram[246][5].CLK
clock => ram[246][6].CLK
clock => ram[246][7].CLK
clock => ram[247][0].CLK
clock => ram[247][1].CLK
clock => ram[247][2].CLK
clock => ram[247][3].CLK
clock => ram[247][4].CLK
clock => ram[247][5].CLK
clock => ram[247][6].CLK
clock => ram[247][7].CLK
clock => ram[248][0].CLK
clock => ram[248][1].CLK
clock => ram[248][2].CLK
clock => ram[248][3].CLK
clock => ram[248][4].CLK
clock => ram[248][5].CLK
clock => ram[248][6].CLK
clock => ram[248][7].CLK
clock => ram[249][0].CLK
clock => ram[249][1].CLK
clock => ram[249][2].CLK
clock => ram[249][3].CLK
clock => ram[249][4].CLK
clock => ram[249][5].CLK
clock => ram[249][6].CLK
clock => ram[249][7].CLK
clock => ram[250][0].CLK
clock => ram[250][1].CLK
clock => ram[250][2].CLK
clock => ram[250][3].CLK
clock => ram[250][4].CLK
clock => ram[250][5].CLK
clock => ram[250][6].CLK
clock => ram[250][7].CLK
clock => ram[251][0].CLK
clock => ram[251][1].CLK
clock => ram[251][2].CLK
clock => ram[251][3].CLK
clock => ram[251][4].CLK
clock => ram[251][5].CLK
clock => ram[251][6].CLK
clock => ram[251][7].CLK
clock => ram[252][0].CLK
clock => ram[252][1].CLK
clock => ram[252][2].CLK
clock => ram[252][3].CLK
clock => ram[252][4].CLK
clock => ram[252][5].CLK
clock => ram[252][6].CLK
clock => ram[252][7].CLK
clock => ram[253][0].CLK
clock => ram[253][1].CLK
clock => ram[253][2].CLK
clock => ram[253][3].CLK
clock => ram[253][4].CLK
clock => ram[253][5].CLK
clock => ram[253][6].CLK
clock => ram[253][7].CLK
clock => ram[254][0].CLK
clock => ram[254][1].CLK
clock => ram[254][2].CLK
clock => ram[254][3].CLK
clock => ram[254][4].CLK
clock => ram[254][5].CLK
clock => ram[254][6].CLK
clock => ram[254][7].CLK
clock => ram[255][0].CLK
clock => ram[255][1].CLK
clock => ram[255][2].CLK
clock => ram[255][3].CLK
clock => ram[255][4].CLK
clock => ram[255][5].CLK
clock => ram[255][6].CLK
clock => ram[255][7].CLK
clock => altsyncram:ram[0][7]__1.clock0
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
wren => ram[0][0].ENA
wren => ram[0][1].ENA
wren => ram[0][2].ENA
wren => ram[0][3].ENA
wren => ram[0][4].ENA
wren => ram[0][5].ENA
wren => ram[0][6].ENA
wren => ram[0][7].ENA
wren => ram[1][0].ENA
wren => ram[1][1].ENA
wren => ram[1][2].ENA
wren => ram[1][3].ENA
wren => ram[1][4].ENA
wren => ram[1][5].ENA
wren => ram[1][6].ENA
wren => ram[1][7].ENA
wren => ram[2][0].ENA
wren => ram[2][1].ENA
wren => ram[2][2].ENA
wren => ram[2][3].ENA
wren => ram[2][4].ENA
wren => ram[2][5].ENA
wren => ram[2][6].ENA
wren => ram[2][7].ENA
wren => ram[3][0].ENA
wren => ram[3][1].ENA
wren => ram[3][2].ENA
wren => ram[3][3].ENA
wren => ram[3][4].ENA
wren => ram[3][5].ENA
wren => ram[3][6].ENA
wren => ram[3][7].ENA
wren => ram[4][0].ENA
wren => ram[4][1].ENA
wren => ram[4][2].ENA
wren => ram[4][3].ENA
wren => ram[4][4].ENA
wren => ram[4][5].ENA
wren => ram[4][6].ENA
wren => ram[4][7].ENA
wren => ram[5][0].ENA
wren => ram[5][1].ENA
wren => ram[5][2].ENA
wren => ram[5][3].ENA
wren => ram[5][4].ENA
wren => ram[5][5].ENA
wren => ram[5][6].ENA
wren => ram[5][7].ENA
wren => ram[6][0].ENA
wren => ram[6][1].ENA
wren => ram[6][2].ENA
wren => ram[6][3].ENA
wren => ram[6][4].ENA
wren => ram[6][5].ENA
wren => ram[6][6].ENA
wren => ram[6][7].ENA
wren => ram[7][0].ENA
wren => ram[7][1].ENA
wren => ram[7][2].ENA
wren => ram[7][3].ENA
wren => ram[7][4].ENA
wren => ram[7][5].ENA
wren => ram[7][6].ENA
wren => ram[7][7].ENA
wren => ram[8][0].ENA
wren => ram[8][1].ENA
wren => ram[8][2].ENA
wren => ram[8][3].ENA
wren => ram[8][4].ENA
wren => ram[8][5].ENA
wren => ram[8][6].ENA
wren => ram[8][7].ENA
wren => ram[9][0].ENA
wren => ram[9][1].ENA
wren => ram[9][2].ENA
wren => ram[9][3].ENA
wren => ram[9][4].ENA
wren => ram[9][5].ENA
wren => ram[9][6].ENA
wren => ram[9][7].ENA
wren => ram[10][0].ENA
wren => ram[10][1].ENA
wren => ram[10][2].ENA
wren => ram[10][3].ENA
wren => ram[10][4].ENA
wren => ram[10][5].ENA
wren => ram[10][6].ENA
wren => ram[10][7].ENA
wren => ram[11][0].ENA
wren => ram[11][1].ENA
wren => ram[11][2].ENA
wren => ram[11][3].ENA
wren => ram[11][4].ENA
wren => ram[11][5].ENA
wren => ram[11][6].ENA
wren => ram[11][7].ENA
wren => ram[12][0].ENA
wren => ram[12][1].ENA
wren => ram[12][2].ENA
wren => ram[12][3].ENA
wren => ram[12][4].ENA
wren => ram[12][5].ENA
wren => ram[12][6].ENA
wren => ram[12][7].ENA
wren => ram[13][0].ENA
wren => ram[13][1].ENA
wren => ram[13][2].ENA
wren => ram[13][3].ENA
wren => ram[13][4].ENA
wren => ram[13][5].ENA
wren => ram[13][6].ENA
wren => ram[13][7].ENA
wren => ram[14][0].ENA
wren => ram[14][1].ENA
wren => ram[14][2].ENA
wren => ram[14][3].ENA
wren => ram[14][4].ENA
wren => ram[14][5].ENA
wren => ram[14][6].ENA
wren => ram[14][7].ENA
wren => ram[15][0].ENA
wren => ram[15][1].ENA
wren => ram[15][2].ENA
wren => ram[15][3].ENA
wren => ram[15][4].ENA
wren => ram[15][5].ENA
wren => ram[15][6].ENA
wren => ram[15][7].ENA
wren => ram[16][0].ENA
wren => ram[16][1].ENA
wren => ram[16][2].ENA
wren => ram[16][3].ENA
wren => ram[16][4].ENA
wren => ram[16][5].ENA
wren => ram[16][6].ENA
wren => ram[16][7].ENA
wren => ram[17][0].ENA
wren => ram[17][1].ENA
wren => ram[17][2].ENA
wren => ram[17][3].ENA
wren => ram[17][4].ENA
wren => ram[17][5].ENA
wren => ram[17][6].ENA
wren => ram[17][7].ENA
wren => ram[18][0].ENA
wren => ram[18][1].ENA
wren => ram[18][2].ENA
wren => ram[18][3].ENA
wren => ram[18][4].ENA
wren => ram[18][5].ENA
wren => ram[18][6].ENA
wren => ram[18][7].ENA
wren => ram[19][0].ENA
wren => ram[19][1].ENA
wren => ram[19][2].ENA
wren => ram[19][3].ENA
wren => ram[19][4].ENA
wren => ram[19][5].ENA
wren => ram[19][6].ENA
wren => ram[19][7].ENA
wren => ram[20][0].ENA
wren => ram[20][1].ENA
wren => ram[20][2].ENA
wren => ram[20][3].ENA
wren => ram[20][4].ENA
wren => ram[20][5].ENA
wren => ram[20][6].ENA
wren => ram[20][7].ENA
wren => ram[21][0].ENA
wren => ram[21][1].ENA
wren => ram[21][2].ENA
wren => ram[21][3].ENA
wren => ram[21][4].ENA
wren => ram[21][5].ENA
wren => ram[21][6].ENA
wren => ram[21][7].ENA
wren => ram[22][0].ENA
wren => ram[22][1].ENA
wren => ram[22][2].ENA
wren => ram[22][3].ENA
wren => ram[22][4].ENA
wren => ram[22][5].ENA
wren => ram[22][6].ENA
wren => ram[22][7].ENA
wren => ram[23][0].ENA
wren => ram[23][1].ENA
wren => ram[23][2].ENA
wren => ram[23][3].ENA
wren => ram[23][4].ENA
wren => ram[23][5].ENA
wren => ram[23][6].ENA
wren => ram[23][7].ENA
wren => ram[24][0].ENA
wren => ram[24][1].ENA
wren => ram[24][2].ENA
wren => ram[24][3].ENA
wren => ram[24][4].ENA
wren => ram[24][5].ENA
wren => ram[24][6].ENA
wren => ram[24][7].ENA
wren => ram[25][0].ENA
wren => ram[25][1].ENA
wren => ram[25][2].ENA
wren => ram[25][3].ENA
wren => ram[25][4].ENA
wren => ram[25][5].ENA
wren => ram[25][6].ENA
wren => ram[25][7].ENA
wren => ram[26][0].ENA
wren => ram[26][1].ENA
wren => ram[26][2].ENA
wren => ram[26][3].ENA
wren => ram[26][4].ENA
wren => ram[26][5].ENA
wren => ram[26][6].ENA
wren => ram[26][7].ENA
wren => ram[27][0].ENA
wren => ram[27][1].ENA
wren => ram[27][2].ENA
wren => ram[27][3].ENA
wren => ram[27][4].ENA
wren => ram[27][5].ENA
wren => ram[27][6].ENA
wren => ram[27][7].ENA
wren => ram[28][0].ENA
wren => ram[28][1].ENA
wren => ram[28][2].ENA
wren => ram[28][3].ENA
wren => ram[28][4].ENA
wren => ram[28][5].ENA
wren => ram[28][6].ENA
wren => ram[28][7].ENA
wren => ram[29][0].ENA
wren => ram[29][1].ENA
wren => ram[29][2].ENA
wren => ram[29][3].ENA
wren => ram[29][4].ENA
wren => ram[29][5].ENA
wren => ram[29][6].ENA
wren => ram[29][7].ENA
wren => ram[30][0].ENA
wren => ram[30][1].ENA
wren => ram[30][2].ENA
wren => ram[30][3].ENA
wren => ram[30][4].ENA
wren => ram[30][5].ENA
wren => ram[30][6].ENA
wren => ram[30][7].ENA
wren => ram[31][0].ENA
wren => ram[31][1].ENA
wren => ram[31][2].ENA
wren => ram[31][3].ENA
wren => ram[31][4].ENA
wren => ram[31][5].ENA
wren => ram[31][6].ENA
wren => ram[31][7].ENA
wren => ram[32][0].ENA
wren => ram[32][1].ENA
wren => ram[32][2].ENA
wren => ram[32][3].ENA
wren => ram[32][4].ENA
wren => ram[32][5].ENA
wren => ram[32][6].ENA
wren => ram[32][7].ENA
wren => ram[33][0].ENA
wren => ram[33][1].ENA
wren => ram[33][2].ENA
wren => ram[33][3].ENA
wren => ram[33][4].ENA
wren => ram[33][5].ENA
wren => ram[33][6].ENA
wren => ram[33][7].ENA
wren => ram[34][0].ENA
wren => ram[34][1].ENA
wren => ram[34][2].ENA
wren => ram[34][3].ENA
wren => ram[34][4].ENA
wren => ram[34][5].ENA
wren => ram[34][6].ENA
wren => ram[34][7].ENA
wren => ram[35][0].ENA
wren => ram[35][1].ENA
wren => ram[35][2].ENA
wren => ram[35][3].ENA
wren => ram[35][4].ENA
wren => ram[35][5].ENA
wren => ram[35][6].ENA
wren => ram[35][7].ENA
wren => ram[36][0].ENA
wren => ram[36][1].ENA
wren => ram[36][2].ENA
wren => ram[36][3].ENA
wren => ram[36][4].ENA
wren => ram[36][5].ENA
wren => ram[36][6].ENA
wren => ram[36][7].ENA
wren => ram[37][0].ENA
wren => ram[37][1].ENA
wren => ram[37][2].ENA
wren => ram[37][3].ENA
wren => ram[37][4].ENA
wren => ram[37][5].ENA
wren => ram[37][6].ENA
wren => ram[37][7].ENA
wren => ram[38][0].ENA
wren => ram[38][1].ENA
wren => ram[38][2].ENA
wren => ram[38][3].ENA
wren => ram[38][4].ENA
wren => ram[38][5].ENA
wren => ram[38][6].ENA
wren => ram[38][7].ENA
wren => ram[39][0].ENA
wren => ram[39][1].ENA
wren => ram[39][2].ENA
wren => ram[39][3].ENA
wren => ram[39][4].ENA
wren => ram[39][5].ENA
wren => ram[39][6].ENA
wren => ram[39][7].ENA
wren => ram[40][0].ENA
wren => ram[40][1].ENA
wren => ram[40][2].ENA
wren => ram[40][3].ENA
wren => ram[40][4].ENA
wren => ram[40][5].ENA
wren => ram[40][6].ENA
wren => ram[40][7].ENA
wren => ram[41][0].ENA
wren => ram[41][1].ENA
wren => ram[41][2].ENA
wren => ram[41][3].ENA
wren => ram[41][4].ENA
wren => ram[41][5].ENA
wren => ram[41][6].ENA
wren => ram[41][7].ENA
wren => ram[42][0].ENA
wren => ram[42][1].ENA
wren => ram[42][2].ENA
wren => ram[42][3].ENA
wren => ram[42][4].ENA
wren => ram[42][5].ENA
wren => ram[42][6].ENA
wren => ram[42][7].ENA
wren => ram[43][0].ENA
wren => ram[43][1].ENA
wren => ram[43][2].ENA
wren => ram[43][3].ENA
wren => ram[43][4].ENA
wren => ram[43][5].ENA
wren => ram[43][6].ENA
wren => ram[43][7].ENA
wren => ram[44][0].ENA
wren => ram[44][1].ENA
wren => ram[44][2].ENA
wren => ram[44][3].ENA
wren => ram[44][4].ENA
wren => ram[44][5].ENA
wren => ram[44][6].ENA
wren => ram[44][7].ENA
wren => ram[45][0].ENA
wren => ram[45][1].ENA
wren => ram[45][2].ENA
wren => ram[45][3].ENA
wren => ram[45][4].ENA
wren => ram[45][5].ENA
wren => ram[45][6].ENA
wren => ram[45][7].ENA
wren => ram[46][0].ENA
wren => ram[46][1].ENA
wren => ram[46][2].ENA
wren => ram[46][3].ENA
wren => ram[46][4].ENA
wren => ram[46][5].ENA
wren => ram[46][6].ENA
wren => ram[46][7].ENA
wren => ram[47][0].ENA
wren => ram[47][1].ENA
wren => ram[47][2].ENA
wren => ram[47][3].ENA
wren => ram[47][4].ENA
wren => ram[47][5].ENA
wren => ram[47][6].ENA
wren => ram[47][7].ENA
wren => ram[48][0].ENA
wren => ram[48][1].ENA
wren => ram[48][2].ENA
wren => ram[48][3].ENA
wren => ram[48][4].ENA
wren => ram[48][5].ENA
wren => ram[48][6].ENA
wren => ram[48][7].ENA
wren => ram[49][0].ENA
wren => ram[49][1].ENA
wren => ram[49][2].ENA
wren => ram[49][3].ENA
wren => ram[49][4].ENA
wren => ram[49][5].ENA
wren => ram[49][6].ENA
wren => ram[49][7].ENA
wren => ram[50][0].ENA
wren => ram[50][1].ENA
wren => ram[50][2].ENA
wren => ram[50][3].ENA
wren => ram[50][4].ENA
wren => ram[50][5].ENA
wren => ram[50][6].ENA
wren => ram[50][7].ENA
wren => ram[51][0].ENA
wren => ram[51][1].ENA
wren => ram[51][2].ENA
wren => ram[51][3].ENA
wren => ram[51][4].ENA
wren => ram[51][5].ENA
wren => ram[51][6].ENA
wren => ram[51][7].ENA
wren => ram[52][0].ENA
wren => ram[52][1].ENA
wren => ram[52][2].ENA
wren => ram[52][3].ENA
wren => ram[52][4].ENA
wren => ram[52][5].ENA
wren => ram[52][6].ENA
wren => ram[52][7].ENA
wren => ram[53][0].ENA
wren => ram[53][1].ENA
wren => ram[53][2].ENA
wren => ram[53][3].ENA
wren => ram[53][4].ENA
wren => ram[53][5].ENA
wren => ram[53][6].ENA
wren => ram[53][7].ENA
wren => ram[54][0].ENA
wren => ram[54][1].ENA
wren => ram[54][2].ENA
wren => ram[54][3].ENA
wren => ram[54][4].ENA
wren => ram[54][5].ENA
wren => ram[54][6].ENA
wren => ram[54][7].ENA
wren => ram[55][0].ENA
wren => ram[55][1].ENA
wren => ram[55][2].ENA
wren => ram[55][3].ENA
wren => ram[55][4].ENA
wren => ram[55][5].ENA
wren => ram[55][6].ENA
wren => ram[55][7].ENA
wren => ram[56][0].ENA
wren => ram[56][1].ENA
wren => ram[56][2].ENA
wren => ram[56][3].ENA
wren => ram[56][4].ENA
wren => ram[56][5].ENA
wren => ram[56][6].ENA
wren => ram[56][7].ENA
wren => ram[57][0].ENA
wren => ram[57][1].ENA
wren => ram[57][2].ENA
wren => ram[57][3].ENA
wren => ram[57][4].ENA
wren => ram[57][5].ENA
wren => ram[57][6].ENA
wren => ram[57][7].ENA
wren => ram[58][0].ENA
wren => ram[58][1].ENA
wren => ram[58][2].ENA
wren => ram[58][3].ENA
wren => ram[58][4].ENA
wren => ram[58][5].ENA
wren => ram[58][6].ENA
wren => ram[58][7].ENA
wren => ram[59][0].ENA
wren => ram[59][1].ENA
wren => ram[59][2].ENA
wren => ram[59][3].ENA
wren => ram[59][4].ENA
wren => ram[59][5].ENA
wren => ram[59][6].ENA
wren => ram[59][7].ENA
wren => ram[60][0].ENA
wren => ram[60][1].ENA
wren => ram[60][2].ENA
wren => ram[60][3].ENA
wren => ram[60][4].ENA
wren => ram[60][5].ENA
wren => ram[60][6].ENA
wren => ram[60][7].ENA
wren => ram[61][0].ENA
wren => ram[61][1].ENA
wren => ram[61][2].ENA
wren => ram[61][3].ENA
wren => ram[61][4].ENA
wren => ram[61][5].ENA
wren => ram[61][6].ENA
wren => ram[61][7].ENA
wren => ram[62][0].ENA
wren => ram[62][1].ENA
wren => ram[62][2].ENA
wren => ram[62][3].ENA
wren => ram[62][4].ENA
wren => ram[62][5].ENA
wren => ram[62][6].ENA
wren => ram[62][7].ENA
wren => ram[63][0].ENA
wren => ram[63][1].ENA
wren => ram[63][2].ENA
wren => ram[63][3].ENA
wren => ram[63][4].ENA
wren => ram[63][5].ENA
wren => ram[63][6].ENA
wren => ram[63][7].ENA
wren => ram[64][0].ENA
wren => ram[64][1].ENA
wren => ram[64][2].ENA
wren => ram[64][3].ENA
wren => ram[64][4].ENA
wren => ram[64][5].ENA
wren => ram[64][6].ENA
wren => ram[64][7].ENA
wren => ram[65][0].ENA
wren => ram[65][1].ENA
wren => ram[65][2].ENA
wren => ram[65][3].ENA
wren => ram[65][4].ENA
wren => ram[65][5].ENA
wren => ram[65][6].ENA
wren => ram[65][7].ENA
wren => ram[66][0].ENA
wren => ram[66][1].ENA
wren => ram[66][2].ENA
wren => ram[66][3].ENA
wren => ram[66][4].ENA
wren => ram[66][5].ENA
wren => ram[66][6].ENA
wren => ram[66][7].ENA
wren => ram[67][0].ENA
wren => ram[67][1].ENA
wren => ram[67][2].ENA
wren => ram[67][3].ENA
wren => ram[67][4].ENA
wren => ram[67][5].ENA
wren => ram[67][6].ENA
wren => ram[67][7].ENA
wren => ram[68][0].ENA
wren => ram[68][1].ENA
wren => ram[68][2].ENA
wren => ram[68][3].ENA
wren => ram[68][4].ENA
wren => ram[68][5].ENA
wren => ram[68][6].ENA
wren => ram[68][7].ENA
wren => ram[69][0].ENA
wren => ram[69][1].ENA
wren => ram[69][2].ENA
wren => ram[69][3].ENA
wren => ram[69][4].ENA
wren => ram[69][5].ENA
wren => ram[69][6].ENA
wren => ram[69][7].ENA
wren => ram[70][0].ENA
wren => ram[70][1].ENA
wren => ram[70][2].ENA
wren => ram[70][3].ENA
wren => ram[70][4].ENA
wren => ram[70][5].ENA
wren => ram[70][6].ENA
wren => ram[70][7].ENA
wren => ram[71][0].ENA
wren => ram[71][1].ENA
wren => ram[71][2].ENA
wren => ram[71][3].ENA
wren => ram[71][4].ENA
wren => ram[71][5].ENA
wren => ram[71][6].ENA
wren => ram[71][7].ENA
wren => ram[72][0].ENA
wren => ram[72][1].ENA
wren => ram[72][2].ENA
wren => ram[72][3].ENA
wren => ram[72][4].ENA
wren => ram[72][5].ENA
wren => ram[72][6].ENA
wren => ram[72][7].ENA
wren => ram[73][0].ENA
wren => ram[73][1].ENA
wren => ram[73][2].ENA
wren => ram[73][3].ENA
wren => ram[73][4].ENA
wren => ram[73][5].ENA
wren => ram[73][6].ENA
wren => ram[73][7].ENA
wren => ram[74][0].ENA
wren => ram[74][1].ENA
wren => ram[74][2].ENA
wren => ram[74][3].ENA
wren => ram[74][4].ENA
wren => ram[74][5].ENA
wren => ram[74][6].ENA
wren => ram[74][7].ENA
wren => ram[75][0].ENA
wren => ram[75][1].ENA
wren => ram[75][2].ENA
wren => ram[75][3].ENA
wren => ram[75][4].ENA
wren => ram[75][5].ENA
wren => ram[75][6].ENA
wren => ram[75][7].ENA
wren => ram[76][0].ENA
wren => ram[76][1].ENA
wren => ram[76][2].ENA
wren => ram[76][3].ENA
wren => ram[76][4].ENA
wren => ram[76][5].ENA
wren => ram[76][6].ENA
wren => ram[76][7].ENA
wren => ram[77][0].ENA
wren => ram[77][1].ENA
wren => ram[77][2].ENA
wren => ram[77][3].ENA
wren => ram[77][4].ENA
wren => ram[77][5].ENA
wren => ram[77][6].ENA
wren => ram[77][7].ENA
wren => ram[78][0].ENA
wren => ram[78][1].ENA
wren => ram[78][2].ENA
wren => ram[78][3].ENA
wren => ram[78][4].ENA
wren => ram[78][5].ENA
wren => ram[78][6].ENA
wren => ram[78][7].ENA
wren => ram[79][0].ENA
wren => ram[79][1].ENA
wren => ram[79][2].ENA
wren => ram[79][3].ENA
wren => ram[79][4].ENA
wren => ram[79][5].ENA
wren => ram[79][6].ENA
wren => ram[79][7].ENA
wren => ram[80][0].ENA
wren => ram[80][1].ENA
wren => ram[80][2].ENA
wren => ram[80][3].ENA
wren => ram[80][4].ENA
wren => ram[80][5].ENA
wren => ram[80][6].ENA
wren => ram[80][7].ENA
wren => ram[81][0].ENA
wren => ram[81][1].ENA
wren => ram[81][2].ENA
wren => ram[81][3].ENA
wren => ram[81][4].ENA
wren => ram[81][5].ENA
wren => ram[81][6].ENA
wren => ram[81][7].ENA
wren => ram[82][0].ENA
wren => ram[82][1].ENA
wren => ram[82][2].ENA
wren => ram[82][3].ENA
wren => ram[82][4].ENA
wren => ram[82][5].ENA
wren => ram[82][6].ENA
wren => ram[82][7].ENA
wren => ram[83][0].ENA
wren => ram[83][1].ENA
wren => ram[83][2].ENA
wren => ram[83][3].ENA
wren => ram[83][4].ENA
wren => ram[83][5].ENA
wren => ram[83][6].ENA
wren => ram[83][7].ENA
wren => ram[84][0].ENA
wren => ram[84][1].ENA
wren => ram[84][2].ENA
wren => ram[84][3].ENA
wren => ram[84][4].ENA
wren => ram[84][5].ENA
wren => ram[84][6].ENA
wren => ram[84][7].ENA
wren => ram[85][0].ENA
wren => ram[85][1].ENA
wren => ram[85][2].ENA
wren => ram[85][3].ENA
wren => ram[85][4].ENA
wren => ram[85][5].ENA
wren => ram[85][6].ENA
wren => ram[85][7].ENA
wren => ram[86][0].ENA
wren => ram[86][1].ENA
wren => ram[86][2].ENA
wren => ram[86][3].ENA
wren => ram[86][4].ENA
wren => ram[86][5].ENA
wren => ram[86][6].ENA
wren => ram[86][7].ENA
wren => ram[87][0].ENA
wren => ram[87][1].ENA
wren => ram[87][2].ENA
wren => ram[87][3].ENA
wren => ram[87][4].ENA
wren => ram[87][5].ENA
wren => ram[87][6].ENA
wren => ram[87][7].ENA
wren => ram[88][0].ENA
wren => ram[88][1].ENA
wren => ram[88][2].ENA
wren => ram[88][3].ENA
wren => ram[88][4].ENA
wren => ram[88][5].ENA
wren => ram[88][6].ENA
wren => ram[88][7].ENA
wren => ram[89][0].ENA
wren => ram[89][1].ENA
wren => ram[89][2].ENA
wren => ram[89][3].ENA
wren => ram[89][4].ENA
wren => ram[89][5].ENA
wren => ram[89][6].ENA
wren => ram[89][7].ENA
wren => ram[90][0].ENA
wren => ram[90][1].ENA
wren => ram[90][2].ENA
wren => ram[90][3].ENA
wren => ram[90][4].ENA
wren => ram[90][5].ENA
wren => ram[90][6].ENA
wren => ram[90][7].ENA
wren => ram[91][0].ENA
wren => ram[91][1].ENA
wren => ram[91][2].ENA
wren => ram[91][3].ENA
wren => ram[91][4].ENA
wren => ram[91][5].ENA
wren => ram[91][6].ENA
wren => ram[91][7].ENA
wren => ram[92][0].ENA
wren => ram[92][1].ENA
wren => ram[92][2].ENA
wren => ram[92][3].ENA
wren => ram[92][4].ENA
wren => ram[92][5].ENA
wren => ram[92][6].ENA
wren => ram[92][7].ENA
wren => ram[93][0].ENA
wren => ram[93][1].ENA
wren => ram[93][2].ENA
wren => ram[93][3].ENA
wren => ram[93][4].ENA
wren => ram[93][5].ENA
wren => ram[93][6].ENA
wren => ram[93][7].ENA
wren => ram[94][0].ENA
wren => ram[94][1].ENA
wren => ram[94][2].ENA
wren => ram[94][3].ENA
wren => ram[94][4].ENA
wren => ram[94][5].ENA
wren => ram[94][6].ENA
wren => ram[94][7].ENA
wren => ram[95][0].ENA
wren => ram[95][1].ENA
wren => ram[95][2].ENA
wren => ram[95][3].ENA
wren => ram[95][4].ENA
wren => ram[95][5].ENA
wren => ram[95][6].ENA
wren => ram[95][7].ENA
wren => ram[96][0].ENA
wren => ram[96][1].ENA
wren => ram[96][2].ENA
wren => ram[96][3].ENA
wren => ram[96][4].ENA
wren => ram[96][5].ENA
wren => ram[96][6].ENA
wren => ram[96][7].ENA
wren => ram[97][0].ENA
wren => ram[97][1].ENA
wren => ram[97][2].ENA
wren => ram[97][3].ENA
wren => ram[97][4].ENA
wren => ram[97][5].ENA
wren => ram[97][6].ENA
wren => ram[97][7].ENA
wren => ram[98][0].ENA
wren => ram[98][1].ENA
wren => ram[98][2].ENA
wren => ram[98][3].ENA
wren => ram[98][4].ENA
wren => ram[98][5].ENA
wren => ram[98][6].ENA
wren => ram[98][7].ENA
wren => ram[99][0].ENA
wren => ram[99][1].ENA
wren => ram[99][2].ENA
wren => ram[99][3].ENA
wren => ram[99][4].ENA
wren => ram[99][5].ENA
wren => ram[99][6].ENA
wren => ram[99][7].ENA
wren => ram[100][0].ENA
wren => ram[100][1].ENA
wren => ram[100][2].ENA
wren => ram[100][3].ENA
wren => ram[100][4].ENA
wren => ram[100][5].ENA
wren => ram[100][6].ENA
wren => ram[100][7].ENA
wren => ram[101][0].ENA
wren => ram[101][1].ENA
wren => ram[101][2].ENA
wren => ram[101][3].ENA
wren => ram[101][4].ENA
wren => ram[101][5].ENA
wren => ram[101][6].ENA
wren => ram[101][7].ENA
wren => ram[102][0].ENA
wren => ram[102][1].ENA
wren => ram[102][2].ENA
wren => ram[102][3].ENA
wren => ram[102][4].ENA
wren => ram[102][5].ENA
wren => ram[102][6].ENA
wren => ram[102][7].ENA
wren => ram[103][0].ENA
wren => ram[103][1].ENA
wren => ram[103][2].ENA
wren => ram[103][3].ENA
wren => ram[103][4].ENA
wren => ram[103][5].ENA
wren => ram[103][6].ENA
wren => ram[103][7].ENA
wren => ram[104][0].ENA
wren => ram[104][1].ENA
wren => ram[104][2].ENA
wren => ram[104][3].ENA
wren => ram[104][4].ENA
wren => ram[104][5].ENA
wren => ram[104][6].ENA
wren => ram[104][7].ENA
wren => ram[105][0].ENA
wren => ram[105][1].ENA
wren => ram[105][2].ENA
wren => ram[105][3].ENA
wren => ram[105][4].ENA
wren => ram[105][5].ENA
wren => ram[105][6].ENA
wren => ram[105][7].ENA
wren => ram[106][0].ENA
wren => ram[106][1].ENA
wren => ram[106][2].ENA
wren => ram[106][3].ENA
wren => ram[106][4].ENA
wren => ram[106][5].ENA
wren => ram[106][6].ENA
wren => ram[106][7].ENA
wren => ram[107][0].ENA
wren => ram[107][1].ENA
wren => ram[107][2].ENA
wren => ram[107][3].ENA
wren => ram[107][4].ENA
wren => ram[107][5].ENA
wren => ram[107][6].ENA
wren => ram[107][7].ENA
wren => ram[108][0].ENA
wren => ram[108][1].ENA
wren => ram[108][2].ENA
wren => ram[108][3].ENA
wren => ram[108][4].ENA
wren => ram[108][5].ENA
wren => ram[108][6].ENA
wren => ram[108][7].ENA
wren => ram[109][0].ENA
wren => ram[109][1].ENA
wren => ram[109][2].ENA
wren => ram[109][3].ENA
wren => ram[109][4].ENA
wren => ram[109][5].ENA
wren => ram[109][6].ENA
wren => ram[109][7].ENA
wren => ram[110][0].ENA
wren => ram[110][1].ENA
wren => ram[110][2].ENA
wren => ram[110][3].ENA
wren => ram[110][4].ENA
wren => ram[110][5].ENA
wren => ram[110][6].ENA
wren => ram[110][7].ENA
wren => ram[111][0].ENA
wren => ram[111][1].ENA
wren => ram[111][2].ENA
wren => ram[111][3].ENA
wren => ram[111][4].ENA
wren => ram[111][5].ENA
wren => ram[111][6].ENA
wren => ram[111][7].ENA
wren => ram[112][0].ENA
wren => ram[112][1].ENA
wren => ram[112][2].ENA
wren => ram[112][3].ENA
wren => ram[112][4].ENA
wren => ram[112][5].ENA
wren => ram[112][6].ENA
wren => ram[112][7].ENA
wren => ram[113][0].ENA
wren => ram[113][1].ENA
wren => ram[113][2].ENA
wren => ram[113][3].ENA
wren => ram[113][4].ENA
wren => ram[113][5].ENA
wren => ram[113][6].ENA
wren => ram[113][7].ENA
wren => ram[114][0].ENA
wren => ram[114][1].ENA
wren => ram[114][2].ENA
wren => ram[114][3].ENA
wren => ram[114][4].ENA
wren => ram[114][5].ENA
wren => ram[114][6].ENA
wren => ram[114][7].ENA
wren => ram[115][0].ENA
wren => ram[115][1].ENA
wren => ram[115][2].ENA
wren => ram[115][3].ENA
wren => ram[115][4].ENA
wren => ram[115][5].ENA
wren => ram[115][6].ENA
wren => ram[115][7].ENA
wren => ram[116][0].ENA
wren => ram[116][1].ENA
wren => ram[116][2].ENA
wren => ram[116][3].ENA
wren => ram[116][4].ENA
wren => ram[116][5].ENA
wren => ram[116][6].ENA
wren => ram[116][7].ENA
wren => ram[117][0].ENA
wren => ram[117][1].ENA
wren => ram[117][2].ENA
wren => ram[117][3].ENA
wren => ram[117][4].ENA
wren => ram[117][5].ENA
wren => ram[117][6].ENA
wren => ram[117][7].ENA
wren => ram[118][0].ENA
wren => ram[118][1].ENA
wren => ram[118][2].ENA
wren => ram[118][3].ENA
wren => ram[118][4].ENA
wren => ram[118][5].ENA
wren => ram[118][6].ENA
wren => ram[118][7].ENA
wren => ram[119][0].ENA
wren => ram[119][1].ENA
wren => ram[119][2].ENA
wren => ram[119][3].ENA
wren => ram[119][4].ENA
wren => ram[119][5].ENA
wren => ram[119][6].ENA
wren => ram[119][7].ENA
wren => ram[120][0].ENA
wren => ram[120][1].ENA
wren => ram[120][2].ENA
wren => ram[120][3].ENA
wren => ram[120][4].ENA
wren => ram[120][5].ENA
wren => ram[120][6].ENA
wren => ram[120][7].ENA
wren => ram[121][0].ENA
wren => ram[121][1].ENA
wren => ram[121][2].ENA
wren => ram[121][3].ENA
wren => ram[121][4].ENA
wren => ram[121][5].ENA
wren => ram[121][6].ENA
wren => ram[121][7].ENA
wren => ram[122][0].ENA
wren => ram[122][1].ENA
wren => ram[122][2].ENA
wren => ram[122][3].ENA
wren => ram[122][4].ENA
wren => ram[122][5].ENA
wren => ram[122][6].ENA
wren => ram[122][7].ENA
wren => ram[123][0].ENA
wren => ram[123][1].ENA
wren => ram[123][2].ENA
wren => ram[123][3].ENA
wren => ram[123][4].ENA
wren => ram[123][5].ENA
wren => ram[123][6].ENA
wren => ram[123][7].ENA
wren => ram[124][0].ENA
wren => ram[124][1].ENA
wren => ram[124][2].ENA
wren => ram[124][3].ENA
wren => ram[124][4].ENA
wren => ram[124][5].ENA
wren => ram[124][6].ENA
wren => ram[124][7].ENA
wren => ram[125][0].ENA
wren => ram[125][1].ENA
wren => ram[125][2].ENA
wren => ram[125][3].ENA
wren => ram[125][4].ENA
wren => ram[125][5].ENA
wren => ram[125][6].ENA
wren => ram[125][7].ENA
wren => ram[126][0].ENA
wren => ram[126][1].ENA
wren => ram[126][2].ENA
wren => ram[126][3].ENA
wren => ram[126][4].ENA
wren => ram[126][5].ENA
wren => ram[126][6].ENA
wren => ram[126][7].ENA
wren => ram[127][0].ENA
wren => ram[127][1].ENA
wren => ram[127][2].ENA
wren => ram[127][3].ENA
wren => ram[127][4].ENA
wren => ram[127][5].ENA
wren => ram[127][6].ENA
wren => ram[127][7].ENA
wren => ram[128][0].ENA
wren => ram[128][1].ENA
wren => ram[128][2].ENA
wren => ram[128][3].ENA
wren => ram[128][4].ENA
wren => ram[128][5].ENA
wren => ram[128][6].ENA
wren => ram[128][7].ENA
wren => ram[129][0].ENA
wren => ram[129][1].ENA
wren => ram[129][2].ENA
wren => ram[129][3].ENA
wren => ram[129][4].ENA
wren => ram[129][5].ENA
wren => ram[129][6].ENA
wren => ram[129][7].ENA
wren => ram[130][0].ENA
wren => ram[130][1].ENA
wren => ram[130][2].ENA
wren => ram[130][3].ENA
wren => ram[130][4].ENA
wren => ram[130][5].ENA
wren => ram[130][6].ENA
wren => ram[130][7].ENA
wren => ram[131][0].ENA
wren => ram[131][1].ENA
wren => ram[131][2].ENA
wren => ram[131][3].ENA
wren => ram[131][4].ENA
wren => ram[131][5].ENA
wren => ram[131][6].ENA
wren => ram[131][7].ENA
wren => ram[132][0].ENA
wren => ram[132][1].ENA
wren => ram[132][2].ENA
wren => ram[132][3].ENA
wren => ram[132][4].ENA
wren => ram[132][5].ENA
wren => ram[132][6].ENA
wren => ram[132][7].ENA
wren => ram[133][0].ENA
wren => ram[133][1].ENA
wren => ram[133][2].ENA
wren => ram[133][3].ENA
wren => ram[133][4].ENA
wren => ram[133][5].ENA
wren => ram[133][6].ENA
wren => ram[133][7].ENA
wren => ram[134][0].ENA
wren => ram[134][1].ENA
wren => ram[134][2].ENA
wren => ram[134][3].ENA
wren => ram[134][4].ENA
wren => ram[134][5].ENA
wren => ram[134][6].ENA
wren => ram[134][7].ENA
wren => ram[135][0].ENA
wren => ram[135][1].ENA
wren => ram[135][2].ENA
wren => ram[135][3].ENA
wren => ram[135][4].ENA
wren => ram[135][5].ENA
wren => ram[135][6].ENA
wren => ram[135][7].ENA
wren => ram[136][0].ENA
wren => ram[136][1].ENA
wren => ram[136][2].ENA
wren => ram[136][3].ENA
wren => ram[136][4].ENA
wren => ram[136][5].ENA
wren => ram[136][6].ENA
wren => ram[136][7].ENA
wren => ram[137][0].ENA
wren => ram[137][1].ENA
wren => ram[137][2].ENA
wren => ram[137][3].ENA
wren => ram[137][4].ENA
wren => ram[137][5].ENA
wren => ram[137][6].ENA
wren => ram[137][7].ENA
wren => ram[138][0].ENA
wren => ram[138][1].ENA
wren => ram[138][2].ENA
wren => ram[138][3].ENA
wren => ram[138][4].ENA
wren => ram[138][5].ENA
wren => ram[138][6].ENA
wren => ram[138][7].ENA
wren => ram[139][0].ENA
wren => ram[139][1].ENA
wren => ram[139][2].ENA
wren => ram[139][3].ENA
wren => ram[139][4].ENA
wren => ram[139][5].ENA
wren => ram[139][6].ENA
wren => ram[139][7].ENA
wren => ram[140][0].ENA
wren => ram[140][1].ENA
wren => ram[140][2].ENA
wren => ram[140][3].ENA
wren => ram[140][4].ENA
wren => ram[140][5].ENA
wren => ram[140][6].ENA
wren => ram[140][7].ENA
wren => ram[141][0].ENA
wren => ram[141][1].ENA
wren => ram[141][2].ENA
wren => ram[141][3].ENA
wren => ram[141][4].ENA
wren => ram[141][5].ENA
wren => ram[141][6].ENA
wren => ram[141][7].ENA
wren => ram[142][0].ENA
wren => ram[142][1].ENA
wren => ram[142][2].ENA
wren => ram[142][3].ENA
wren => ram[142][4].ENA
wren => ram[142][5].ENA
wren => ram[142][6].ENA
wren => ram[142][7].ENA
wren => ram[143][0].ENA
wren => ram[143][1].ENA
wren => ram[143][2].ENA
wren => ram[143][3].ENA
wren => ram[143][4].ENA
wren => ram[143][5].ENA
wren => ram[143][6].ENA
wren => ram[143][7].ENA
wren => ram[144][0].ENA
wren => ram[144][1].ENA
wren => ram[144][2].ENA
wren => ram[144][3].ENA
wren => ram[144][4].ENA
wren => ram[144][5].ENA
wren => ram[144][6].ENA
wren => ram[144][7].ENA
wren => ram[145][0].ENA
wren => ram[145][1].ENA
wren => ram[145][2].ENA
wren => ram[145][3].ENA
wren => ram[145][4].ENA
wren => ram[145][5].ENA
wren => ram[145][6].ENA
wren => ram[145][7].ENA
wren => ram[146][0].ENA
wren => ram[146][1].ENA
wren => ram[146][2].ENA
wren => ram[146][3].ENA
wren => ram[146][4].ENA
wren => ram[146][5].ENA
wren => ram[146][6].ENA
wren => ram[146][7].ENA
wren => ram[147][0].ENA
wren => ram[147][1].ENA
wren => ram[147][2].ENA
wren => ram[147][3].ENA
wren => ram[147][4].ENA
wren => ram[147][5].ENA
wren => ram[147][6].ENA
wren => ram[147][7].ENA
wren => ram[148][0].ENA
wren => ram[148][1].ENA
wren => ram[148][2].ENA
wren => ram[148][3].ENA
wren => ram[148][4].ENA
wren => ram[148][5].ENA
wren => ram[148][6].ENA
wren => ram[148][7].ENA
wren => ram[149][0].ENA
wren => ram[149][1].ENA
wren => ram[149][2].ENA
wren => ram[149][3].ENA
wren => ram[149][4].ENA
wren => ram[149][5].ENA
wren => ram[149][6].ENA
wren => ram[149][7].ENA
wren => ram[150][0].ENA
wren => ram[150][1].ENA
wren => ram[150][2].ENA
wren => ram[150][3].ENA
wren => ram[150][4].ENA
wren => ram[150][5].ENA
wren => ram[150][6].ENA
wren => ram[150][7].ENA
wren => ram[151][0].ENA
wren => ram[151][1].ENA
wren => ram[151][2].ENA
wren => ram[151][3].ENA
wren => ram[151][4].ENA
wren => ram[151][5].ENA
wren => ram[151][6].ENA
wren => ram[151][7].ENA
wren => ram[152][0].ENA
wren => ram[152][1].ENA
wren => ram[152][2].ENA
wren => ram[152][3].ENA
wren => ram[152][4].ENA
wren => ram[152][5].ENA
wren => ram[152][6].ENA
wren => ram[152][7].ENA
wren => ram[153][0].ENA
wren => ram[153][1].ENA
wren => ram[153][2].ENA
wren => ram[153][3].ENA
wren => ram[153][4].ENA
wren => ram[153][5].ENA
wren => ram[153][6].ENA
wren => ram[153][7].ENA
wren => ram[154][0].ENA
wren => ram[154][1].ENA
wren => ram[154][2].ENA
wren => ram[154][3].ENA
wren => ram[154][4].ENA
wren => ram[154][5].ENA
wren => ram[154][6].ENA
wren => ram[154][7].ENA
wren => ram[155][0].ENA
wren => ram[155][1].ENA
wren => ram[155][2].ENA
wren => ram[155][3].ENA
wren => ram[155][4].ENA
wren => ram[155][5].ENA
wren => ram[155][6].ENA
wren => ram[155][7].ENA
wren => ram[156][0].ENA
wren => ram[156][1].ENA
wren => ram[156][2].ENA
wren => ram[156][3].ENA
wren => ram[156][4].ENA
wren => ram[156][5].ENA
wren => ram[156][6].ENA
wren => ram[156][7].ENA
wren => ram[157][0].ENA
wren => ram[157][1].ENA
wren => ram[157][2].ENA
wren => ram[157][3].ENA
wren => ram[157][4].ENA
wren => ram[157][5].ENA
wren => ram[157][6].ENA
wren => ram[157][7].ENA
wren => ram[158][0].ENA
wren => ram[158][1].ENA
wren => ram[158][2].ENA
wren => ram[158][3].ENA
wren => ram[158][4].ENA
wren => ram[158][5].ENA
wren => ram[158][6].ENA
wren => ram[158][7].ENA
wren => ram[159][0].ENA
wren => ram[159][1].ENA
wren => ram[159][2].ENA
wren => ram[159][3].ENA
wren => ram[159][4].ENA
wren => ram[159][5].ENA
wren => ram[159][6].ENA
wren => ram[159][7].ENA
wren => ram[160][0].ENA
wren => ram[160][1].ENA
wren => ram[160][2].ENA
wren => ram[160][3].ENA
wren => ram[160][4].ENA
wren => ram[160][5].ENA
wren => ram[160][6].ENA
wren => ram[160][7].ENA
wren => ram[161][0].ENA
wren => ram[161][1].ENA
wren => ram[161][2].ENA
wren => ram[161][3].ENA
wren => ram[161][4].ENA
wren => ram[161][5].ENA
wren => ram[161][6].ENA
wren => ram[161][7].ENA
wren => ram[162][0].ENA
wren => ram[162][1].ENA
wren => ram[162][2].ENA
wren => ram[162][3].ENA
wren => ram[162][4].ENA
wren => ram[162][5].ENA
wren => ram[162][6].ENA
wren => ram[162][7].ENA
wren => ram[163][0].ENA
wren => ram[163][1].ENA
wren => ram[163][2].ENA
wren => ram[163][3].ENA
wren => ram[163][4].ENA
wren => ram[163][5].ENA
wren => ram[163][6].ENA
wren => ram[163][7].ENA
wren => ram[164][0].ENA
wren => ram[164][1].ENA
wren => ram[164][2].ENA
wren => ram[164][3].ENA
wren => ram[164][4].ENA
wren => ram[164][5].ENA
wren => ram[164][6].ENA
wren => ram[164][7].ENA
wren => ram[165][0].ENA
wren => ram[165][1].ENA
wren => ram[165][2].ENA
wren => ram[165][3].ENA
wren => ram[165][4].ENA
wren => ram[165][5].ENA
wren => ram[165][6].ENA
wren => ram[165][7].ENA
wren => ram[166][0].ENA
wren => ram[166][1].ENA
wren => ram[166][2].ENA
wren => ram[166][3].ENA
wren => ram[166][4].ENA
wren => ram[166][5].ENA
wren => ram[166][6].ENA
wren => ram[166][7].ENA
wren => ram[167][0].ENA
wren => ram[167][1].ENA
wren => ram[167][2].ENA
wren => ram[167][3].ENA
wren => ram[167][4].ENA
wren => ram[167][5].ENA
wren => ram[167][6].ENA
wren => ram[167][7].ENA
wren => ram[168][0].ENA
wren => ram[168][1].ENA
wren => ram[168][2].ENA
wren => ram[168][3].ENA
wren => ram[168][4].ENA
wren => ram[168][5].ENA
wren => ram[168][6].ENA
wren => ram[168][7].ENA
wren => ram[169][0].ENA
wren => ram[169][1].ENA
wren => ram[169][2].ENA
wren => ram[169][3].ENA
wren => ram[169][4].ENA
wren => ram[169][5].ENA
wren => ram[169][6].ENA
wren => ram[169][7].ENA
wren => ram[170][0].ENA
wren => ram[170][1].ENA
wren => ram[170][2].ENA
wren => ram[170][3].ENA
wren => ram[170][4].ENA
wren => ram[170][5].ENA
wren => ram[170][6].ENA
wren => ram[170][7].ENA
wren => ram[171][0].ENA
wren => ram[171][1].ENA
wren => ram[171][2].ENA
wren => ram[171][3].ENA
wren => ram[171][4].ENA
wren => ram[171][5].ENA
wren => ram[171][6].ENA
wren => ram[171][7].ENA
wren => ram[172][0].ENA
wren => ram[172][1].ENA
wren => ram[172][2].ENA
wren => ram[172][3].ENA
wren => ram[172][4].ENA
wren => ram[172][5].ENA
wren => ram[172][6].ENA
wren => ram[172][7].ENA
wren => ram[173][0].ENA
wren => ram[173][1].ENA
wren => ram[173][2].ENA
wren => ram[173][3].ENA
wren => ram[173][4].ENA
wren => ram[173][5].ENA
wren => ram[173][6].ENA
wren => ram[173][7].ENA
wren => ram[174][0].ENA
wren => ram[174][1].ENA
wren => ram[174][2].ENA
wren => ram[174][3].ENA
wren => ram[174][4].ENA
wren => ram[174][5].ENA
wren => ram[174][6].ENA
wren => ram[174][7].ENA
wren => ram[175][0].ENA
wren => ram[175][1].ENA
wren => ram[175][2].ENA
wren => ram[175][3].ENA
wren => ram[175][4].ENA
wren => ram[175][5].ENA
wren => ram[175][6].ENA
wren => ram[175][7].ENA
wren => ram[176][0].ENA
wren => ram[176][1].ENA
wren => ram[176][2].ENA
wren => ram[176][3].ENA
wren => ram[176][4].ENA
wren => ram[176][5].ENA
wren => ram[176][6].ENA
wren => ram[176][7].ENA
wren => ram[177][0].ENA
wren => ram[177][1].ENA
wren => ram[177][2].ENA
wren => ram[177][3].ENA
wren => ram[177][4].ENA
wren => ram[177][5].ENA
wren => ram[177][6].ENA
wren => ram[177][7].ENA
wren => ram[178][0].ENA
wren => ram[178][1].ENA
wren => ram[178][2].ENA
wren => ram[178][3].ENA
wren => ram[178][4].ENA
wren => ram[178][5].ENA
wren => ram[178][6].ENA
wren => ram[178][7].ENA
wren => ram[179][0].ENA
wren => ram[179][1].ENA
wren => ram[179][2].ENA
wren => ram[179][3].ENA
wren => ram[179][4].ENA
wren => ram[179][5].ENA
wren => ram[179][6].ENA
wren => ram[179][7].ENA
wren => ram[180][0].ENA
wren => ram[180][1].ENA
wren => ram[180][2].ENA
wren => ram[180][3].ENA
wren => ram[180][4].ENA
wren => ram[180][5].ENA
wren => ram[180][6].ENA
wren => ram[180][7].ENA
wren => ram[181][0].ENA
wren => ram[181][1].ENA
wren => ram[181][2].ENA
wren => ram[181][3].ENA
wren => ram[181][4].ENA
wren => ram[181][5].ENA
wren => ram[181][6].ENA
wren => ram[181][7].ENA
wren => ram[182][0].ENA
wren => ram[182][1].ENA
wren => ram[182][2].ENA
wren => ram[182][3].ENA
wren => ram[182][4].ENA
wren => ram[182][5].ENA
wren => ram[182][6].ENA
wren => ram[182][7].ENA
wren => ram[183][0].ENA
wren => ram[183][1].ENA
wren => ram[183][2].ENA
wren => ram[183][3].ENA
wren => ram[183][4].ENA
wren => ram[183][5].ENA
wren => ram[183][6].ENA
wren => ram[183][7].ENA
wren => ram[184][0].ENA
wren => ram[184][1].ENA
wren => ram[184][2].ENA
wren => ram[184][3].ENA
wren => ram[184][4].ENA
wren => ram[184][5].ENA
wren => ram[184][6].ENA
wren => ram[184][7].ENA
wren => ram[185][0].ENA
wren => ram[185][1].ENA
wren => ram[185][2].ENA
wren => ram[185][3].ENA
wren => ram[185][4].ENA
wren => ram[185][5].ENA
wren => ram[185][6].ENA
wren => ram[185][7].ENA
wren => ram[186][0].ENA
wren => ram[186][1].ENA
wren => ram[186][2].ENA
wren => ram[186][3].ENA
wren => ram[186][4].ENA
wren => ram[186][5].ENA
wren => ram[186][6].ENA
wren => ram[186][7].ENA
wren => ram[187][0].ENA
wren => ram[187][1].ENA
wren => ram[187][2].ENA
wren => ram[187][3].ENA
wren => ram[187][4].ENA
wren => ram[187][5].ENA
wren => ram[187][6].ENA
wren => ram[187][7].ENA
wren => ram[188][0].ENA
wren => ram[188][1].ENA
wren => ram[188][2].ENA
wren => ram[188][3].ENA
wren => ram[188][4].ENA
wren => ram[188][5].ENA
wren => ram[188][6].ENA
wren => ram[188][7].ENA
wren => ram[189][0].ENA
wren => ram[189][1].ENA
wren => ram[189][2].ENA
wren => ram[189][3].ENA
wren => ram[189][4].ENA
wren => ram[189][5].ENA
wren => ram[189][6].ENA
wren => ram[189][7].ENA
wren => ram[190][0].ENA
wren => ram[190][1].ENA
wren => ram[190][2].ENA
wren => ram[190][3].ENA
wren => ram[190][4].ENA
wren => ram[190][5].ENA
wren => ram[190][6].ENA
wren => ram[190][7].ENA
wren => ram[191][0].ENA
wren => ram[191][1].ENA
wren => ram[191][2].ENA
wren => ram[191][3].ENA
wren => ram[191][4].ENA
wren => ram[191][5].ENA
wren => ram[191][6].ENA
wren => ram[191][7].ENA
wren => ram[192][0].ENA
wren => ram[192][1].ENA
wren => ram[192][2].ENA
wren => ram[192][3].ENA
wren => ram[192][4].ENA
wren => ram[192][5].ENA
wren => ram[192][6].ENA
wren => ram[192][7].ENA
wren => ram[193][0].ENA
wren => ram[193][1].ENA
wren => ram[193][2].ENA
wren => ram[193][3].ENA
wren => ram[193][4].ENA
wren => ram[193][5].ENA
wren => ram[193][6].ENA
wren => ram[193][7].ENA
wren => ram[194][0].ENA
wren => ram[194][1].ENA
wren => ram[194][2].ENA
wren => ram[194][3].ENA
wren => ram[194][4].ENA
wren => ram[194][5].ENA
wren => ram[194][6].ENA
wren => ram[194][7].ENA
wren => ram[195][0].ENA
wren => ram[195][1].ENA
wren => ram[195][2].ENA
wren => ram[195][3].ENA
wren => ram[195][4].ENA
wren => ram[195][5].ENA
wren => ram[195][6].ENA
wren => ram[195][7].ENA
wren => ram[196][0].ENA
wren => ram[196][1].ENA
wren => ram[196][2].ENA
wren => ram[196][3].ENA
wren => ram[196][4].ENA
wren => ram[196][5].ENA
wren => ram[196][6].ENA
wren => ram[196][7].ENA
wren => ram[197][0].ENA
wren => ram[197][1].ENA
wren => ram[197][2].ENA
wren => ram[197][3].ENA
wren => ram[197][4].ENA
wren => ram[197][5].ENA
wren => ram[197][6].ENA
wren => ram[197][7].ENA
wren => ram[198][0].ENA
wren => ram[198][1].ENA
wren => ram[198][2].ENA
wren => ram[198][3].ENA
wren => ram[198][4].ENA
wren => ram[198][5].ENA
wren => ram[198][6].ENA
wren => ram[198][7].ENA
wren => ram[199][0].ENA
wren => ram[199][1].ENA
wren => ram[199][2].ENA
wren => ram[199][3].ENA
wren => ram[199][4].ENA
wren => ram[199][5].ENA
wren => ram[199][6].ENA
wren => ram[199][7].ENA
wren => ram[200][0].ENA
wren => ram[200][1].ENA
wren => ram[200][2].ENA
wren => ram[200][3].ENA
wren => ram[200][4].ENA
wren => ram[200][5].ENA
wren => ram[200][6].ENA
wren => ram[200][7].ENA
wren => ram[201][0].ENA
wren => ram[201][1].ENA
wren => ram[201][2].ENA
wren => ram[201][3].ENA
wren => ram[201][4].ENA
wren => ram[201][5].ENA
wren => ram[201][6].ENA
wren => ram[201][7].ENA
wren => ram[202][0].ENA
wren => ram[202][1].ENA
wren => ram[202][2].ENA
wren => ram[202][3].ENA
wren => ram[202][4].ENA
wren => ram[202][5].ENA
wren => ram[202][6].ENA
wren => ram[202][7].ENA
wren => ram[203][0].ENA
wren => ram[203][1].ENA
wren => ram[203][2].ENA
wren => ram[203][3].ENA
wren => ram[203][4].ENA
wren => ram[203][5].ENA
wren => ram[203][6].ENA
wren => ram[203][7].ENA
wren => ram[204][0].ENA
wren => ram[204][1].ENA
wren => ram[204][2].ENA
wren => ram[204][3].ENA
wren => ram[204][4].ENA
wren => ram[204][5].ENA
wren => ram[204][6].ENA
wren => ram[204][7].ENA
wren => ram[205][0].ENA
wren => ram[205][1].ENA
wren => ram[205][2].ENA
wren => ram[205][3].ENA
wren => ram[205][4].ENA
wren => ram[205][5].ENA
wren => ram[205][6].ENA
wren => ram[205][7].ENA
wren => ram[206][0].ENA
wren => ram[206][1].ENA
wren => ram[206][2].ENA
wren => ram[206][3].ENA
wren => ram[206][4].ENA
wren => ram[206][5].ENA
wren => ram[206][6].ENA
wren => ram[206][7].ENA
wren => ram[207][0].ENA
wren => ram[207][1].ENA
wren => ram[207][2].ENA
wren => ram[207][3].ENA
wren => ram[207][4].ENA
wren => ram[207][5].ENA
wren => ram[207][6].ENA
wren => ram[207][7].ENA
wren => ram[208][0].ENA
wren => ram[208][1].ENA
wren => ram[208][2].ENA
wren => ram[208][3].ENA
wren => ram[208][4].ENA
wren => ram[208][5].ENA
wren => ram[208][6].ENA
wren => ram[208][7].ENA
wren => ram[209][0].ENA
wren => ram[209][1].ENA
wren => ram[209][2].ENA
wren => ram[209][3].ENA
wren => ram[209][4].ENA
wren => ram[209][5].ENA
wren => ram[209][6].ENA
wren => ram[209][7].ENA
wren => ram[210][0].ENA
wren => ram[210][1].ENA
wren => ram[210][2].ENA
wren => ram[210][3].ENA
wren => ram[210][4].ENA
wren => ram[210][5].ENA
wren => ram[210][6].ENA
wren => ram[210][7].ENA
wren => ram[211][0].ENA
wren => ram[211][1].ENA
wren => ram[211][2].ENA
wren => ram[211][3].ENA
wren => ram[211][4].ENA
wren => ram[211][5].ENA
wren => ram[211][6].ENA
wren => ram[211][7].ENA
wren => ram[212][0].ENA
wren => ram[212][1].ENA
wren => ram[212][2].ENA
wren => ram[212][3].ENA
wren => ram[212][4].ENA
wren => ram[212][5].ENA
wren => ram[212][6].ENA
wren => ram[212][7].ENA
wren => ram[213][0].ENA
wren => ram[213][1].ENA
wren => ram[213][2].ENA
wren => ram[213][3].ENA
wren => ram[213][4].ENA
wren => ram[213][5].ENA
wren => ram[213][6].ENA
wren => ram[213][7].ENA
wren => ram[214][0].ENA
wren => ram[214][1].ENA
wren => ram[214][2].ENA
wren => ram[214][3].ENA
wren => ram[214][4].ENA
wren => ram[214][5].ENA
wren => ram[214][6].ENA
wren => ram[214][7].ENA
wren => ram[215][0].ENA
wren => ram[215][1].ENA
wren => ram[215][2].ENA
wren => ram[215][3].ENA
wren => ram[215][4].ENA
wren => ram[215][5].ENA
wren => ram[215][6].ENA
wren => ram[215][7].ENA
wren => ram[216][0].ENA
wren => ram[216][1].ENA
wren => ram[216][2].ENA
wren => ram[216][3].ENA
wren => ram[216][4].ENA
wren => ram[216][5].ENA
wren => ram[216][6].ENA
wren => ram[216][7].ENA
wren => ram[217][0].ENA
wren => ram[217][1].ENA
wren => ram[217][2].ENA
wren => ram[217][3].ENA
wren => ram[217][4].ENA
wren => ram[217][5].ENA
wren => ram[217][6].ENA
wren => ram[217][7].ENA
wren => ram[218][0].ENA
wren => ram[218][1].ENA
wren => ram[218][2].ENA
wren => ram[218][3].ENA
wren => ram[218][4].ENA
wren => ram[218][5].ENA
wren => ram[218][6].ENA
wren => ram[218][7].ENA
wren => ram[219][0].ENA
wren => ram[219][1].ENA
wren => ram[219][2].ENA
wren => ram[219][3].ENA
wren => ram[219][4].ENA
wren => ram[219][5].ENA
wren => ram[219][6].ENA
wren => ram[219][7].ENA
wren => ram[220][0].ENA
wren => ram[220][1].ENA
wren => ram[220][2].ENA
wren => ram[220][3].ENA
wren => ram[220][4].ENA
wren => ram[220][5].ENA
wren => ram[220][6].ENA
wren => ram[220][7].ENA
wren => ram[221][0].ENA
wren => ram[221][1].ENA
wren => ram[221][2].ENA
wren => ram[221][3].ENA
wren => ram[221][4].ENA
wren => ram[221][5].ENA
wren => ram[221][6].ENA
wren => ram[221][7].ENA
wren => ram[222][0].ENA
wren => ram[222][1].ENA
wren => ram[222][2].ENA
wren => ram[222][3].ENA
wren => ram[222][4].ENA
wren => ram[222][5].ENA
wren => ram[222][6].ENA
wren => ram[222][7].ENA
wren => ram[223][0].ENA
wren => ram[223][1].ENA
wren => ram[223][2].ENA
wren => ram[223][3].ENA
wren => ram[223][4].ENA
wren => ram[223][5].ENA
wren => ram[223][6].ENA
wren => ram[223][7].ENA
wren => ram[224][0].ENA
wren => ram[224][1].ENA
wren => ram[224][2].ENA
wren => ram[224][3].ENA
wren => ram[224][4].ENA
wren => ram[224][5].ENA
wren => ram[224][6].ENA
wren => ram[224][7].ENA
wren => ram[225][0].ENA
wren => ram[225][1].ENA
wren => ram[225][2].ENA
wren => ram[225][3].ENA
wren => ram[225][4].ENA
wren => ram[225][5].ENA
wren => ram[225][6].ENA
wren => ram[225][7].ENA
wren => ram[226][0].ENA
wren => ram[226][1].ENA
wren => ram[226][2].ENA
wren => ram[226][3].ENA
wren => ram[226][4].ENA
wren => ram[226][5].ENA
wren => ram[226][6].ENA
wren => ram[226][7].ENA
wren => ram[227][0].ENA
wren => ram[227][1].ENA
wren => ram[227][2].ENA
wren => ram[227][3].ENA
wren => ram[227][4].ENA
wren => ram[227][5].ENA
wren => ram[227][6].ENA
wren => ram[227][7].ENA
wren => ram[228][0].ENA
wren => ram[228][1].ENA
wren => ram[228][2].ENA
wren => ram[228][3].ENA
wren => ram[228][4].ENA
wren => ram[228][5].ENA
wren => ram[228][6].ENA
wren => ram[228][7].ENA
wren => ram[229][0].ENA
wren => ram[229][1].ENA
wren => ram[229][2].ENA
wren => ram[229][3].ENA
wren => ram[229][4].ENA
wren => ram[229][5].ENA
wren => ram[229][6].ENA
wren => ram[229][7].ENA
wren => ram[230][0].ENA
wren => ram[230][1].ENA
wren => ram[230][2].ENA
wren => ram[230][3].ENA
wren => ram[230][4].ENA
wren => ram[230][5].ENA
wren => ram[230][6].ENA
wren => ram[230][7].ENA
wren => ram[231][0].ENA
wren => ram[231][1].ENA
wren => ram[231][2].ENA
wren => ram[231][3].ENA
wren => ram[231][4].ENA
wren => ram[231][5].ENA
wren => ram[231][6].ENA
wren => ram[231][7].ENA
wren => ram[232][0].ENA
wren => ram[232][1].ENA
wren => ram[232][2].ENA
wren => ram[232][3].ENA
wren => ram[232][4].ENA
wren => ram[232][5].ENA
wren => ram[232][6].ENA
wren => ram[232][7].ENA
wren => ram[233][0].ENA
wren => ram[233][1].ENA
wren => ram[233][2].ENA
wren => ram[233][3].ENA
wren => ram[233][4].ENA
wren => ram[233][5].ENA
wren => ram[233][6].ENA
wren => ram[233][7].ENA
wren => ram[234][0].ENA
wren => ram[234][1].ENA
wren => ram[234][2].ENA
wren => ram[234][3].ENA
wren => ram[234][4].ENA
wren => ram[234][5].ENA
wren => ram[234][6].ENA
wren => ram[234][7].ENA
wren => ram[235][0].ENA
wren => ram[235][1].ENA
wren => ram[235][2].ENA
wren => ram[235][3].ENA
wren => ram[235][4].ENA
wren => ram[235][5].ENA
wren => ram[235][6].ENA
wren => ram[235][7].ENA
wren => ram[236][0].ENA
wren => ram[236][1].ENA
wren => ram[236][2].ENA
wren => ram[236][3].ENA
wren => ram[236][4].ENA
wren => ram[236][5].ENA
wren => ram[236][6].ENA
wren => ram[236][7].ENA
wren => ram[237][0].ENA
wren => ram[237][1].ENA
wren => ram[237][2].ENA
wren => ram[237][3].ENA
wren => ram[237][4].ENA
wren => ram[237][5].ENA
wren => ram[237][6].ENA
wren => ram[237][7].ENA
wren => ram[238][0].ENA
wren => ram[238][1].ENA
wren => ram[238][2].ENA
wren => ram[238][3].ENA
wren => ram[238][4].ENA
wren => ram[238][5].ENA
wren => ram[238][6].ENA
wren => ram[238][7].ENA
wren => ram[239][0].ENA
wren => ram[239][1].ENA
wren => ram[239][2].ENA
wren => ram[239][3].ENA
wren => ram[239][4].ENA
wren => ram[239][5].ENA
wren => ram[239][6].ENA
wren => ram[239][7].ENA
wren => ram[240][0].ENA
wren => ram[240][1].ENA
wren => ram[240][2].ENA
wren => ram[240][3].ENA
wren => ram[240][4].ENA
wren => ram[240][5].ENA
wren => ram[240][6].ENA
wren => ram[240][7].ENA
wren => ram[241][0].ENA
wren => ram[241][1].ENA
wren => ram[241][2].ENA
wren => ram[241][3].ENA
wren => ram[241][4].ENA
wren => ram[241][5].ENA
wren => ram[241][6].ENA
wren => ram[241][7].ENA
wren => ram[242][0].ENA
wren => ram[242][1].ENA
wren => ram[242][2].ENA
wren => ram[242][3].ENA
wren => ram[242][4].ENA
wren => ram[242][5].ENA
wren => ram[242][6].ENA
wren => ram[242][7].ENA
wren => ram[243][0].ENA
wren => ram[243][1].ENA
wren => ram[243][2].ENA
wren => ram[243][3].ENA
wren => ram[243][4].ENA
wren => ram[243][5].ENA
wren => ram[243][6].ENA
wren => ram[243][7].ENA
wren => ram[244][0].ENA
wren => ram[244][1].ENA
wren => ram[244][2].ENA
wren => ram[244][3].ENA
wren => ram[244][4].ENA
wren => ram[244][5].ENA
wren => ram[244][6].ENA
wren => ram[244][7].ENA
wren => ram[245][0].ENA
wren => ram[245][1].ENA
wren => ram[245][2].ENA
wren => ram[245][3].ENA
wren => ram[245][4].ENA
wren => ram[245][5].ENA
wren => ram[245][6].ENA
wren => ram[245][7].ENA
wren => ram[246][0].ENA
wren => ram[246][1].ENA
wren => ram[246][2].ENA
wren => ram[246][3].ENA
wren => ram[246][4].ENA
wren => ram[246][5].ENA
wren => ram[246][6].ENA
wren => ram[246][7].ENA
wren => ram[247][0].ENA
wren => ram[247][1].ENA
wren => ram[247][2].ENA
wren => ram[247][3].ENA
wren => ram[247][4].ENA
wren => ram[247][5].ENA
wren => ram[247][6].ENA
wren => ram[247][7].ENA
wren => ram[248][0].ENA
wren => ram[248][1].ENA
wren => ram[248][2].ENA
wren => ram[248][3].ENA
wren => ram[248][4].ENA
wren => ram[248][5].ENA
wren => ram[248][6].ENA
wren => ram[248][7].ENA
wren => ram[249][0].ENA
wren => ram[249][1].ENA
wren => ram[249][2].ENA
wren => ram[249][3].ENA
wren => ram[249][4].ENA
wren => ram[249][5].ENA
wren => ram[249][6].ENA
wren => ram[249][7].ENA
wren => ram[250][0].ENA
wren => ram[250][1].ENA
wren => ram[250][2].ENA
wren => ram[250][3].ENA
wren => ram[250][4].ENA
wren => ram[250][5].ENA
wren => ram[250][6].ENA
wren => ram[250][7].ENA
wren => ram[251][0].ENA
wren => ram[251][1].ENA
wren => ram[251][2].ENA
wren => ram[251][3].ENA
wren => ram[251][4].ENA
wren => ram[251][5].ENA
wren => ram[251][6].ENA
wren => ram[251][7].ENA
wren => ram[252][0].ENA
wren => ram[252][1].ENA
wren => ram[252][2].ENA
wren => ram[252][3].ENA
wren => ram[252][4].ENA
wren => ram[252][5].ENA
wren => ram[252][6].ENA
wren => ram[252][7].ENA
wren => ram[253][0].ENA
wren => ram[253][1].ENA
wren => ram[253][2].ENA
wren => ram[253][3].ENA
wren => ram[253][4].ENA
wren => ram[253][5].ENA
wren => ram[253][6].ENA
wren => ram[253][7].ENA
wren => ram[254][0].ENA
wren => ram[254][1].ENA
wren => ram[254][2].ENA
wren => ram[254][3].ENA
wren => ram[254][4].ENA
wren => ram[254][5].ENA
wren => ram[254][6].ENA
wren => ram[254][7].ENA
wren => ram[255][0].ENA
wren => ram[255][1].ENA
wren => ram[255][2].ENA
wren => ram[255][3].ENA
wren => ram[255][4].ENA
wren => ram[255][5].ENA
wren => ram[255][6].ENA
wren => ram[255][7].ENA
wren => altsyncram:ram[0][7]__1.wren_a
wren => altsyncram:ram[0][7]__1.rden_b
q[0] <= altsyncram:ram[0][7]__1.q_b[7]
q[1] <= altsyncram:ram[0][7]__1.q_b[6]
q[2] <= altsyncram:ram[0][7]__1.q_b[5]
q[3] <= altsyncram:ram[0][7]__1.q_b[4]
q[4] <= altsyncram:ram[0][7]__1.q_b[3]
q[5] <= altsyncram:ram[0][7]__1.q_b[2]
q[6] <= altsyncram:ram[0][7]__1.q_b[1]
q[7] <= altsyncram:ram[0][7]__1.q_b[0]
ram_Out[0][0] <= ram[0][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[0][1] <= ram[0][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[0][2] <= ram[0][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[0][3] <= ram[0][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[0][4] <= ram[0][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[0][5] <= ram[0][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[0][6] <= ram[0][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[0][7] <= ram[0][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[1][0] <= ram[1][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[1][1] <= ram[1][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[1][2] <= ram[1][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[1][3] <= ram[1][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[1][4] <= ram[1][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[1][5] <= ram[1][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[1][6] <= ram[1][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[1][7] <= ram[1][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[2][0] <= ram[2][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[2][1] <= ram[2][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[2][2] <= ram[2][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[2][3] <= ram[2][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[2][4] <= ram[2][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[2][5] <= ram[2][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[2][6] <= ram[2][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[2][7] <= ram[2][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[3][0] <= ram[3][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[3][1] <= ram[3][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[3][2] <= ram[3][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[3][3] <= ram[3][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[3][4] <= ram[3][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[3][5] <= ram[3][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[3][6] <= ram[3][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[3][7] <= ram[3][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[4][0] <= ram[4][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[4][1] <= ram[4][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[4][2] <= ram[4][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[4][3] <= ram[4][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[4][4] <= ram[4][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[4][5] <= ram[4][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[4][6] <= ram[4][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[4][7] <= ram[4][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[5][0] <= ram[5][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[5][1] <= ram[5][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[5][2] <= ram[5][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[5][3] <= ram[5][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[5][4] <= ram[5][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[5][5] <= ram[5][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[5][6] <= ram[5][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[5][7] <= ram[5][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[6][0] <= ram[6][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[6][1] <= ram[6][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[6][2] <= ram[6][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[6][3] <= ram[6][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[6][4] <= ram[6][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[6][5] <= ram[6][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[6][6] <= ram[6][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[6][7] <= ram[6][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[7][0] <= ram[7][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[7][1] <= ram[7][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[7][2] <= ram[7][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[7][3] <= ram[7][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[7][4] <= ram[7][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[7][5] <= ram[7][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[7][6] <= ram[7][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[7][7] <= ram[7][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[8][0] <= ram[8][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[8][1] <= ram[8][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[8][2] <= ram[8][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[8][3] <= ram[8][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[8][4] <= ram[8][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[8][5] <= ram[8][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[8][6] <= ram[8][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[8][7] <= ram[8][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[9][0] <= ram[9][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[9][1] <= ram[9][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[9][2] <= ram[9][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[9][3] <= ram[9][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[9][4] <= ram[9][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[9][5] <= ram[9][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[9][6] <= ram[9][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[9][7] <= ram[9][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[10][0] <= ram[10][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[10][1] <= ram[10][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[10][2] <= ram[10][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[10][3] <= ram[10][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[10][4] <= ram[10][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[10][5] <= ram[10][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[10][6] <= ram[10][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[10][7] <= ram[10][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[11][0] <= ram[11][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[11][1] <= ram[11][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[11][2] <= ram[11][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[11][3] <= ram[11][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[11][4] <= ram[11][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[11][5] <= ram[11][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[11][6] <= ram[11][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[11][7] <= ram[11][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[12][0] <= ram[12][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[12][1] <= ram[12][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[12][2] <= ram[12][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[12][3] <= ram[12][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[12][4] <= ram[12][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[12][5] <= ram[12][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[12][6] <= ram[12][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[12][7] <= ram[12][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[13][0] <= ram[13][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[13][1] <= ram[13][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[13][2] <= ram[13][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[13][3] <= ram[13][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[13][4] <= ram[13][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[13][5] <= ram[13][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[13][6] <= ram[13][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[13][7] <= ram[13][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[14][0] <= ram[14][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[14][1] <= ram[14][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[14][2] <= ram[14][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[14][3] <= ram[14][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[14][4] <= ram[14][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[14][5] <= ram[14][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[14][6] <= ram[14][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[14][7] <= ram[14][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[15][0] <= ram[15][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[15][1] <= ram[15][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[15][2] <= ram[15][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[15][3] <= ram[15][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[15][4] <= ram[15][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[15][5] <= ram[15][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[15][6] <= ram[15][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[15][7] <= ram[15][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[16][0] <= ram[16][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[16][1] <= ram[16][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[16][2] <= ram[16][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[16][3] <= ram[16][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[16][4] <= ram[16][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[16][5] <= ram[16][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[16][6] <= ram[16][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[16][7] <= ram[16][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[17][0] <= ram[17][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[17][1] <= ram[17][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[17][2] <= ram[17][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[17][3] <= ram[17][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[17][4] <= ram[17][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[17][5] <= ram[17][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[17][6] <= ram[17][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[17][7] <= ram[17][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[18][0] <= ram[18][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[18][1] <= ram[18][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[18][2] <= ram[18][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[18][3] <= ram[18][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[18][4] <= ram[18][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[18][5] <= ram[18][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[18][6] <= ram[18][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[18][7] <= ram[18][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[19][0] <= ram[19][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[19][1] <= ram[19][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[19][2] <= ram[19][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[19][3] <= ram[19][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[19][4] <= ram[19][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[19][5] <= ram[19][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[19][6] <= ram[19][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[19][7] <= ram[19][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[20][0] <= ram[20][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[20][1] <= ram[20][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[20][2] <= ram[20][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[20][3] <= ram[20][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[20][4] <= ram[20][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[20][5] <= ram[20][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[20][6] <= ram[20][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[20][7] <= ram[20][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[21][0] <= ram[21][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[21][1] <= ram[21][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[21][2] <= ram[21][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[21][3] <= ram[21][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[21][4] <= ram[21][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[21][5] <= ram[21][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[21][6] <= ram[21][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[21][7] <= ram[21][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[22][0] <= ram[22][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[22][1] <= ram[22][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[22][2] <= ram[22][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[22][3] <= ram[22][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[22][4] <= ram[22][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[22][5] <= ram[22][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[22][6] <= ram[22][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[22][7] <= ram[22][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[23][0] <= ram[23][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[23][1] <= ram[23][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[23][2] <= ram[23][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[23][3] <= ram[23][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[23][4] <= ram[23][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[23][5] <= ram[23][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[23][6] <= ram[23][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[23][7] <= ram[23][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[24][0] <= ram[24][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[24][1] <= ram[24][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[24][2] <= ram[24][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[24][3] <= ram[24][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[24][4] <= ram[24][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[24][5] <= ram[24][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[24][6] <= ram[24][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[24][7] <= ram[24][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[25][0] <= ram[25][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[25][1] <= ram[25][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[25][2] <= ram[25][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[25][3] <= ram[25][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[25][4] <= ram[25][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[25][5] <= ram[25][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[25][6] <= ram[25][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[25][7] <= ram[25][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[26][0] <= ram[26][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[26][1] <= ram[26][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[26][2] <= ram[26][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[26][3] <= ram[26][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[26][4] <= ram[26][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[26][5] <= ram[26][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[26][6] <= ram[26][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[26][7] <= ram[26][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[27][0] <= ram[27][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[27][1] <= ram[27][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[27][2] <= ram[27][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[27][3] <= ram[27][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[27][4] <= ram[27][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[27][5] <= ram[27][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[27][6] <= ram[27][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[27][7] <= ram[27][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[28][0] <= ram[28][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[28][1] <= ram[28][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[28][2] <= ram[28][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[28][3] <= ram[28][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[28][4] <= ram[28][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[28][5] <= ram[28][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[28][6] <= ram[28][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[28][7] <= ram[28][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[29][0] <= ram[29][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[29][1] <= ram[29][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[29][2] <= ram[29][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[29][3] <= ram[29][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[29][4] <= ram[29][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[29][5] <= ram[29][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[29][6] <= ram[29][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[29][7] <= ram[29][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[30][0] <= ram[30][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[30][1] <= ram[30][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[30][2] <= ram[30][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[30][3] <= ram[30][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[30][4] <= ram[30][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[30][5] <= ram[30][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[30][6] <= ram[30][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[30][7] <= ram[30][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[31][0] <= ram[31][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[31][1] <= ram[31][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[31][2] <= ram[31][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[31][3] <= ram[31][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[31][4] <= ram[31][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[31][5] <= ram[31][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[31][6] <= ram[31][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[31][7] <= ram[31][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[32][0] <= ram[32][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[32][1] <= ram[32][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[32][2] <= ram[32][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[32][3] <= ram[32][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[32][4] <= ram[32][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[32][5] <= ram[32][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[32][6] <= ram[32][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[32][7] <= ram[32][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[33][0] <= ram[33][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[33][1] <= ram[33][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[33][2] <= ram[33][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[33][3] <= ram[33][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[33][4] <= ram[33][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[33][5] <= ram[33][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[33][6] <= ram[33][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[33][7] <= ram[33][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[34][0] <= ram[34][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[34][1] <= ram[34][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[34][2] <= ram[34][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[34][3] <= ram[34][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[34][4] <= ram[34][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[34][5] <= ram[34][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[34][6] <= ram[34][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[34][7] <= ram[34][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[35][0] <= ram[35][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[35][1] <= ram[35][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[35][2] <= ram[35][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[35][3] <= ram[35][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[35][4] <= ram[35][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[35][5] <= ram[35][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[35][6] <= ram[35][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[35][7] <= ram[35][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[36][0] <= ram[36][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[36][1] <= ram[36][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[36][2] <= ram[36][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[36][3] <= ram[36][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[36][4] <= ram[36][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[36][5] <= ram[36][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[36][6] <= ram[36][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[36][7] <= ram[36][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[37][0] <= ram[37][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[37][1] <= ram[37][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[37][2] <= ram[37][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[37][3] <= ram[37][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[37][4] <= ram[37][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[37][5] <= ram[37][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[37][6] <= ram[37][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[37][7] <= ram[37][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[38][0] <= ram[38][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[38][1] <= ram[38][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[38][2] <= ram[38][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[38][3] <= ram[38][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[38][4] <= ram[38][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[38][5] <= ram[38][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[38][6] <= ram[38][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[38][7] <= ram[38][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[39][0] <= ram[39][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[39][1] <= ram[39][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[39][2] <= ram[39][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[39][3] <= ram[39][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[39][4] <= ram[39][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[39][5] <= ram[39][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[39][6] <= ram[39][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[39][7] <= ram[39][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[40][0] <= ram[40][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[40][1] <= ram[40][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[40][2] <= ram[40][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[40][3] <= ram[40][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[40][4] <= ram[40][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[40][5] <= ram[40][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[40][6] <= ram[40][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[40][7] <= ram[40][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[41][0] <= ram[41][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[41][1] <= ram[41][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[41][2] <= ram[41][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[41][3] <= ram[41][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[41][4] <= ram[41][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[41][5] <= ram[41][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[41][6] <= ram[41][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[41][7] <= ram[41][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[42][0] <= ram[42][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[42][1] <= ram[42][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[42][2] <= ram[42][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[42][3] <= ram[42][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[42][4] <= ram[42][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[42][5] <= ram[42][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[42][6] <= ram[42][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[42][7] <= ram[42][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[43][0] <= ram[43][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[43][1] <= ram[43][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[43][2] <= ram[43][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[43][3] <= ram[43][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[43][4] <= ram[43][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[43][5] <= ram[43][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[43][6] <= ram[43][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[43][7] <= ram[43][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[44][0] <= ram[44][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[44][1] <= ram[44][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[44][2] <= ram[44][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[44][3] <= ram[44][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[44][4] <= ram[44][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[44][5] <= ram[44][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[44][6] <= ram[44][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[44][7] <= ram[44][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[45][0] <= ram[45][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[45][1] <= ram[45][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[45][2] <= ram[45][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[45][3] <= ram[45][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[45][4] <= ram[45][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[45][5] <= ram[45][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[45][6] <= ram[45][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[45][7] <= ram[45][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[46][0] <= ram[46][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[46][1] <= ram[46][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[46][2] <= ram[46][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[46][3] <= ram[46][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[46][4] <= ram[46][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[46][5] <= ram[46][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[46][6] <= ram[46][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[46][7] <= ram[46][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[47][0] <= ram[47][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[47][1] <= ram[47][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[47][2] <= ram[47][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[47][3] <= ram[47][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[47][4] <= ram[47][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[47][5] <= ram[47][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[47][6] <= ram[47][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[47][7] <= ram[47][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[48][0] <= ram[48][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[48][1] <= ram[48][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[48][2] <= ram[48][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[48][3] <= ram[48][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[48][4] <= ram[48][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[48][5] <= ram[48][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[48][6] <= ram[48][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[48][7] <= ram[48][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[49][0] <= ram[49][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[49][1] <= ram[49][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[49][2] <= ram[49][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[49][3] <= ram[49][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[49][4] <= ram[49][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[49][5] <= ram[49][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[49][6] <= ram[49][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[49][7] <= ram[49][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[50][0] <= ram[50][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[50][1] <= ram[50][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[50][2] <= ram[50][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[50][3] <= ram[50][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[50][4] <= ram[50][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[50][5] <= ram[50][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[50][6] <= ram[50][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[50][7] <= ram[50][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[51][0] <= ram[51][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[51][1] <= ram[51][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[51][2] <= ram[51][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[51][3] <= ram[51][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[51][4] <= ram[51][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[51][5] <= ram[51][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[51][6] <= ram[51][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[51][7] <= ram[51][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[52][0] <= ram[52][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[52][1] <= ram[52][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[52][2] <= ram[52][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[52][3] <= ram[52][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[52][4] <= ram[52][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[52][5] <= ram[52][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[52][6] <= ram[52][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[52][7] <= ram[52][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[53][0] <= ram[53][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[53][1] <= ram[53][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[53][2] <= ram[53][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[53][3] <= ram[53][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[53][4] <= ram[53][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[53][5] <= ram[53][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[53][6] <= ram[53][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[53][7] <= ram[53][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[54][0] <= ram[54][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[54][1] <= ram[54][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[54][2] <= ram[54][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[54][3] <= ram[54][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[54][4] <= ram[54][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[54][5] <= ram[54][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[54][6] <= ram[54][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[54][7] <= ram[54][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[55][0] <= ram[55][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[55][1] <= ram[55][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[55][2] <= ram[55][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[55][3] <= ram[55][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[55][4] <= ram[55][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[55][5] <= ram[55][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[55][6] <= ram[55][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[55][7] <= ram[55][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[56][0] <= ram[56][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[56][1] <= ram[56][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[56][2] <= ram[56][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[56][3] <= ram[56][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[56][4] <= ram[56][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[56][5] <= ram[56][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[56][6] <= ram[56][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[56][7] <= ram[56][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[57][0] <= ram[57][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[57][1] <= ram[57][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[57][2] <= ram[57][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[57][3] <= ram[57][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[57][4] <= ram[57][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[57][5] <= ram[57][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[57][6] <= ram[57][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[57][7] <= ram[57][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[58][0] <= ram[58][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[58][1] <= ram[58][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[58][2] <= ram[58][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[58][3] <= ram[58][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[58][4] <= ram[58][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[58][5] <= ram[58][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[58][6] <= ram[58][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[58][7] <= ram[58][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[59][0] <= ram[59][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[59][1] <= ram[59][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[59][2] <= ram[59][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[59][3] <= ram[59][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[59][4] <= ram[59][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[59][5] <= ram[59][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[59][6] <= ram[59][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[59][7] <= ram[59][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[60][0] <= ram[60][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[60][1] <= ram[60][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[60][2] <= ram[60][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[60][3] <= ram[60][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[60][4] <= ram[60][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[60][5] <= ram[60][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[60][6] <= ram[60][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[60][7] <= ram[60][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[61][0] <= ram[61][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[61][1] <= ram[61][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[61][2] <= ram[61][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[61][3] <= ram[61][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[61][4] <= ram[61][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[61][5] <= ram[61][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[61][6] <= ram[61][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[61][7] <= ram[61][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[62][0] <= ram[62][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[62][1] <= ram[62][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[62][2] <= ram[62][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[62][3] <= ram[62][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[62][4] <= ram[62][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[62][5] <= ram[62][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[62][6] <= ram[62][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[62][7] <= ram[62][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[63][0] <= ram[63][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[63][1] <= ram[63][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[63][2] <= ram[63][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[63][3] <= ram[63][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[63][4] <= ram[63][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[63][5] <= ram[63][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[63][6] <= ram[63][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[63][7] <= ram[63][7].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[64][0] <= ram[64][0].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[64][1] <= ram[64][1].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[64][2] <= ram[64][2].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[64][3] <= ram[64][3].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[64][4] <= ram[64][4].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[64][5] <= ram[64][5].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[64][6] <= ram[64][6].DB_MAX_OUTPUT_PORT_TYPE
ram_Out[64][7] <= ram[64][7].DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1
wren_a => altsyncram_m0q1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_m0q1:auto_generated.rden_b
data_a[0] => altsyncram_m0q1:auto_generated.data_a[0]
data_a[1] => altsyncram_m0q1:auto_generated.data_a[1]
data_a[2] => altsyncram_m0q1:auto_generated.data_a[2]
data_a[3] => altsyncram_m0q1:auto_generated.data_a[3]
data_a[4] => altsyncram_m0q1:auto_generated.data_a[4]
data_a[5] => altsyncram_m0q1:auto_generated.data_a[5]
data_a[6] => altsyncram_m0q1:auto_generated.data_a[6]
data_a[7] => altsyncram_m0q1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_m0q1:auto_generated.address_a[0]
address_a[1] => altsyncram_m0q1:auto_generated.address_a[1]
address_a[2] => altsyncram_m0q1:auto_generated.address_a[2]
address_a[3] => altsyncram_m0q1:auto_generated.address_a[3]
address_a[4] => altsyncram_m0q1:auto_generated.address_a[4]
address_a[5] => altsyncram_m0q1:auto_generated.address_a[5]
address_a[6] => altsyncram_m0q1:auto_generated.address_a[6]
address_a[7] => altsyncram_m0q1:auto_generated.address_a[7]
address_b[0] => altsyncram_m0q1:auto_generated.address_b[0]
address_b[1] => altsyncram_m0q1:auto_generated.address_b[1]
address_b[2] => altsyncram_m0q1:auto_generated.address_b[2]
address_b[3] => altsyncram_m0q1:auto_generated.address_b[3]
address_b[4] => altsyncram_m0q1:auto_generated.address_b[4]
address_b[5] => altsyncram_m0q1:auto_generated.address_b[5]
address_b[6] => altsyncram_m0q1:auto_generated.address_b[6]
address_b[7] => altsyncram_m0q1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0q1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_m0q1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m0q1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m0q1:auto_generated.q_b[2]
q_b[3] <= altsyncram_m0q1:auto_generated.q_b[3]
q_b[4] <= altsyncram_m0q1:auto_generated.q_b[4]
q_b[5] <= altsyncram_m0q1:auto_generated.q_b[5]
q_b[6] <= altsyncram_m0q1:auto_generated.q_b[6]
q_b[7] <= altsyncram_m0q1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|control_Reg_Inst|RamD:Ram|altsyncram:ram[0][7]__1|altsyncram_m0q1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|control_Reg_Inst|muxARM:muxALUDATA
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d0[4] => y.DATAA
d0[5] => y.DATAA
d0[6] => y.DATAA
d0[7] => y.DATAA
d0[8] => y.DATAA
d0[9] => y.DATAA
d0[10] => y.DATAA
d0[11] => y.DATAA
d0[12] => y.DATAA
d0[13] => y.DATAA
d0[14] => y.DATAA
d0[15] => y.DATAA
d0[16] => y.DATAA
d0[17] => y.DATAA
d0[18] => y.DATAA
d0[19] => y.DATAA
d0[20] => y.DATAA
d0[21] => y.DATAA
d0[22] => y.DATAA
d0[23] => y.DATAA
d0[24] => y.DATAA
d0[25] => y.DATAA
d0[26] => y.DATAA
d0[27] => y.DATAA
d0[28] => y.DATAA
d0[29] => y.DATAA
d0[30] => y.DATAA
d0[31] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
d1[4] => y.DATAB
d1[5] => y.DATAB
d1[6] => y.DATAB
d1[7] => y.DATAB
d1[8] => y.DATAB
d1[9] => y.DATAB
d1[10] => y.DATAB
d1[11] => y.DATAB
d1[12] => y.DATAB
d1[13] => y.DATAB
d1[14] => y.DATAB
d1[15] => y.DATAB
d1[16] => y.DATAB
d1[17] => y.DATAB
d1[18] => y.DATAB
d1[19] => y.DATAB
d1[20] => y.DATAB
d1[21] => y.DATAB
d1[22] => y.DATAB
d1[23] => y.DATAB
d1[24] => y.DATAB
d1[25] => y.DATAB
d1[26] => y.DATAB
d1[27] => y.DATAB
d1[28] => y.DATAB
d1[29] => y.DATAB
d1[30] => y.DATAB
d1[31] => y.DATAB
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
select => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|control_Reg_Inst|pruebaConexionRam:pCR
ram_Out[0][0] => ~NO_FANOUT~
ram_Out[0][1] => ~NO_FANOUT~
ram_Out[0][2] => ~NO_FANOUT~
ram_Out[0][3] => ~NO_FANOUT~
ram_Out[0][4] => ~NO_FANOUT~
ram_Out[0][5] => ~NO_FANOUT~
ram_Out[0][6] => ~NO_FANOUT~
ram_Out[0][7] => ~NO_FANOUT~
ram_Out[1][0] => ~NO_FANOUT~
ram_Out[1][1] => ~NO_FANOUT~
ram_Out[1][2] => ~NO_FANOUT~
ram_Out[1][3] => ~NO_FANOUT~
ram_Out[1][4] => ~NO_FANOUT~
ram_Out[1][5] => ~NO_FANOUT~
ram_Out[1][6] => ~NO_FANOUT~
ram_Out[1][7] => ~NO_FANOUT~
ram_Out[2][0] => ~NO_FANOUT~
ram_Out[2][1] => ~NO_FANOUT~
ram_Out[2][2] => ~NO_FANOUT~
ram_Out[2][3] => ~NO_FANOUT~
ram_Out[2][4] => ~NO_FANOUT~
ram_Out[2][5] => ~NO_FANOUT~
ram_Out[2][6] => ~NO_FANOUT~
ram_Out[2][7] => ~NO_FANOUT~
ram_Out[3][0] => ~NO_FANOUT~
ram_Out[3][1] => ~NO_FANOUT~
ram_Out[3][2] => ~NO_FANOUT~
ram_Out[3][3] => ~NO_FANOUT~
ram_Out[3][4] => ~NO_FANOUT~
ram_Out[3][5] => ~NO_FANOUT~
ram_Out[3][6] => ~NO_FANOUT~
ram_Out[3][7] => ~NO_FANOUT~
ram_Out[4][0] => ~NO_FANOUT~
ram_Out[4][1] => ~NO_FANOUT~
ram_Out[4][2] => ~NO_FANOUT~
ram_Out[4][3] => ~NO_FANOUT~
ram_Out[4][4] => ~NO_FANOUT~
ram_Out[4][5] => ~NO_FANOUT~
ram_Out[4][6] => ~NO_FANOUT~
ram_Out[4][7] => ~NO_FANOUT~
ram_Out[5][0] => ~NO_FANOUT~
ram_Out[5][1] => ~NO_FANOUT~
ram_Out[5][2] => ~NO_FANOUT~
ram_Out[5][3] => ~NO_FANOUT~
ram_Out[5][4] => ~NO_FANOUT~
ram_Out[5][5] => ~NO_FANOUT~
ram_Out[5][6] => ~NO_FANOUT~
ram_Out[5][7] => ~NO_FANOUT~
ram_Out[6][0] => ~NO_FANOUT~
ram_Out[6][1] => ~NO_FANOUT~
ram_Out[6][2] => ~NO_FANOUT~
ram_Out[6][3] => ~NO_FANOUT~
ram_Out[6][4] => ~NO_FANOUT~
ram_Out[6][5] => ~NO_FANOUT~
ram_Out[6][6] => ~NO_FANOUT~
ram_Out[6][7] => ~NO_FANOUT~
ram_Out[7][0] => ~NO_FANOUT~
ram_Out[7][1] => ~NO_FANOUT~
ram_Out[7][2] => ~NO_FANOUT~
ram_Out[7][3] => ~NO_FANOUT~
ram_Out[7][4] => ~NO_FANOUT~
ram_Out[7][5] => ~NO_FANOUT~
ram_Out[7][6] => ~NO_FANOUT~
ram_Out[7][7] => ~NO_FANOUT~
ram_Out[8][0] => ~NO_FANOUT~
ram_Out[8][1] => ~NO_FANOUT~
ram_Out[8][2] => ~NO_FANOUT~
ram_Out[8][3] => ~NO_FANOUT~
ram_Out[8][4] => ~NO_FANOUT~
ram_Out[8][5] => ~NO_FANOUT~
ram_Out[8][6] => ~NO_FANOUT~
ram_Out[8][7] => ~NO_FANOUT~
ram_Out[9][0] => ~NO_FANOUT~
ram_Out[9][1] => ~NO_FANOUT~
ram_Out[9][2] => ~NO_FANOUT~
ram_Out[9][3] => ~NO_FANOUT~
ram_Out[9][4] => ~NO_FANOUT~
ram_Out[9][5] => ~NO_FANOUT~
ram_Out[9][6] => ~NO_FANOUT~
ram_Out[9][7] => ~NO_FANOUT~
ram_Out[10][0] => ~NO_FANOUT~
ram_Out[10][1] => ~NO_FANOUT~
ram_Out[10][2] => ~NO_FANOUT~
ram_Out[10][3] => ~NO_FANOUT~
ram_Out[10][4] => ~NO_FANOUT~
ram_Out[10][5] => ~NO_FANOUT~
ram_Out[10][6] => ~NO_FANOUT~
ram_Out[10][7] => ~NO_FANOUT~
ram_Out[11][0] => ~NO_FANOUT~
ram_Out[11][1] => ~NO_FANOUT~
ram_Out[11][2] => ~NO_FANOUT~
ram_Out[11][3] => ~NO_FANOUT~
ram_Out[11][4] => ~NO_FANOUT~
ram_Out[11][5] => ~NO_FANOUT~
ram_Out[11][6] => ~NO_FANOUT~
ram_Out[11][7] => ~NO_FANOUT~
ram_Out[12][0] => ~NO_FANOUT~
ram_Out[12][1] => ~NO_FANOUT~
ram_Out[12][2] => ~NO_FANOUT~
ram_Out[12][3] => ~NO_FANOUT~
ram_Out[12][4] => ~NO_FANOUT~
ram_Out[12][5] => ~NO_FANOUT~
ram_Out[12][6] => ~NO_FANOUT~
ram_Out[12][7] => ~NO_FANOUT~
ram_Out[13][0] => ~NO_FANOUT~
ram_Out[13][1] => ~NO_FANOUT~
ram_Out[13][2] => ~NO_FANOUT~
ram_Out[13][3] => ~NO_FANOUT~
ram_Out[13][4] => ~NO_FANOUT~
ram_Out[13][5] => ~NO_FANOUT~
ram_Out[13][6] => ~NO_FANOUT~
ram_Out[13][7] => ~NO_FANOUT~
ram_Out[14][0] => ~NO_FANOUT~
ram_Out[14][1] => ~NO_FANOUT~
ram_Out[14][2] => ~NO_FANOUT~
ram_Out[14][3] => ~NO_FANOUT~
ram_Out[14][4] => ~NO_FANOUT~
ram_Out[14][5] => ~NO_FANOUT~
ram_Out[14][6] => ~NO_FANOUT~
ram_Out[14][7] => ~NO_FANOUT~
ram_Out[15][0] => ~NO_FANOUT~
ram_Out[15][1] => ~NO_FANOUT~
ram_Out[15][2] => ~NO_FANOUT~
ram_Out[15][3] => ~NO_FANOUT~
ram_Out[15][4] => ~NO_FANOUT~
ram_Out[15][5] => ~NO_FANOUT~
ram_Out[15][6] => ~NO_FANOUT~
ram_Out[15][7] => ~NO_FANOUT~
ram_Out[16][0] => ~NO_FANOUT~
ram_Out[16][1] => ~NO_FANOUT~
ram_Out[16][2] => ~NO_FANOUT~
ram_Out[16][3] => ~NO_FANOUT~
ram_Out[16][4] => ~NO_FANOUT~
ram_Out[16][5] => ~NO_FANOUT~
ram_Out[16][6] => ~NO_FANOUT~
ram_Out[16][7] => ~NO_FANOUT~
ram_Out[17][0] => ~NO_FANOUT~
ram_Out[17][1] => ~NO_FANOUT~
ram_Out[17][2] => ~NO_FANOUT~
ram_Out[17][3] => ~NO_FANOUT~
ram_Out[17][4] => ~NO_FANOUT~
ram_Out[17][5] => ~NO_FANOUT~
ram_Out[17][6] => ~NO_FANOUT~
ram_Out[17][7] => ~NO_FANOUT~
ram_Out[18][0] => ~NO_FANOUT~
ram_Out[18][1] => ~NO_FANOUT~
ram_Out[18][2] => ~NO_FANOUT~
ram_Out[18][3] => ~NO_FANOUT~
ram_Out[18][4] => ~NO_FANOUT~
ram_Out[18][5] => ~NO_FANOUT~
ram_Out[18][6] => ~NO_FANOUT~
ram_Out[18][7] => ~NO_FANOUT~
ram_Out[19][0] => ~NO_FANOUT~
ram_Out[19][1] => ~NO_FANOUT~
ram_Out[19][2] => ~NO_FANOUT~
ram_Out[19][3] => ~NO_FANOUT~
ram_Out[19][4] => ~NO_FANOUT~
ram_Out[19][5] => ~NO_FANOUT~
ram_Out[19][6] => ~NO_FANOUT~
ram_Out[19][7] => ~NO_FANOUT~
ram_Out[20][0] => ~NO_FANOUT~
ram_Out[20][1] => ~NO_FANOUT~
ram_Out[20][2] => ~NO_FANOUT~
ram_Out[20][3] => ~NO_FANOUT~
ram_Out[20][4] => ~NO_FANOUT~
ram_Out[20][5] => ~NO_FANOUT~
ram_Out[20][6] => ~NO_FANOUT~
ram_Out[20][7] => ~NO_FANOUT~
ram_Out[21][0] => ~NO_FANOUT~
ram_Out[21][1] => ~NO_FANOUT~
ram_Out[21][2] => ~NO_FANOUT~
ram_Out[21][3] => ~NO_FANOUT~
ram_Out[21][4] => ~NO_FANOUT~
ram_Out[21][5] => ~NO_FANOUT~
ram_Out[21][6] => ~NO_FANOUT~
ram_Out[21][7] => ~NO_FANOUT~
ram_Out[22][0] => ~NO_FANOUT~
ram_Out[22][1] => ~NO_FANOUT~
ram_Out[22][2] => ~NO_FANOUT~
ram_Out[22][3] => ~NO_FANOUT~
ram_Out[22][4] => ~NO_FANOUT~
ram_Out[22][5] => ~NO_FANOUT~
ram_Out[22][6] => ~NO_FANOUT~
ram_Out[22][7] => ~NO_FANOUT~
ram_Out[23][0] => ~NO_FANOUT~
ram_Out[23][1] => ~NO_FANOUT~
ram_Out[23][2] => ~NO_FANOUT~
ram_Out[23][3] => ~NO_FANOUT~
ram_Out[23][4] => ~NO_FANOUT~
ram_Out[23][5] => ~NO_FANOUT~
ram_Out[23][6] => ~NO_FANOUT~
ram_Out[23][7] => ~NO_FANOUT~
ram_Out[24][0] => ~NO_FANOUT~
ram_Out[24][1] => ~NO_FANOUT~
ram_Out[24][2] => ~NO_FANOUT~
ram_Out[24][3] => ~NO_FANOUT~
ram_Out[24][4] => ~NO_FANOUT~
ram_Out[24][5] => ~NO_FANOUT~
ram_Out[24][6] => ~NO_FANOUT~
ram_Out[24][7] => ~NO_FANOUT~
ram_Out[25][0] => ~NO_FANOUT~
ram_Out[25][1] => ~NO_FANOUT~
ram_Out[25][2] => ~NO_FANOUT~
ram_Out[25][3] => ~NO_FANOUT~
ram_Out[25][4] => ~NO_FANOUT~
ram_Out[25][5] => ~NO_FANOUT~
ram_Out[25][6] => ~NO_FANOUT~
ram_Out[25][7] => ~NO_FANOUT~
ram_Out[26][0] => ~NO_FANOUT~
ram_Out[26][1] => ~NO_FANOUT~
ram_Out[26][2] => ~NO_FANOUT~
ram_Out[26][3] => ~NO_FANOUT~
ram_Out[26][4] => ~NO_FANOUT~
ram_Out[26][5] => ~NO_FANOUT~
ram_Out[26][6] => ~NO_FANOUT~
ram_Out[26][7] => ~NO_FANOUT~
ram_Out[27][0] => ~NO_FANOUT~
ram_Out[27][1] => ~NO_FANOUT~
ram_Out[27][2] => ~NO_FANOUT~
ram_Out[27][3] => ~NO_FANOUT~
ram_Out[27][4] => ~NO_FANOUT~
ram_Out[27][5] => ~NO_FANOUT~
ram_Out[27][6] => ~NO_FANOUT~
ram_Out[27][7] => ~NO_FANOUT~
ram_Out[28][0] => ~NO_FANOUT~
ram_Out[28][1] => ~NO_FANOUT~
ram_Out[28][2] => ~NO_FANOUT~
ram_Out[28][3] => ~NO_FANOUT~
ram_Out[28][4] => ~NO_FANOUT~
ram_Out[28][5] => ~NO_FANOUT~
ram_Out[28][6] => ~NO_FANOUT~
ram_Out[28][7] => ~NO_FANOUT~
ram_Out[29][0] => ~NO_FANOUT~
ram_Out[29][1] => ~NO_FANOUT~
ram_Out[29][2] => ~NO_FANOUT~
ram_Out[29][3] => ~NO_FANOUT~
ram_Out[29][4] => ~NO_FANOUT~
ram_Out[29][5] => ~NO_FANOUT~
ram_Out[29][6] => ~NO_FANOUT~
ram_Out[29][7] => ~NO_FANOUT~
ram_Out[30][0] => ~NO_FANOUT~
ram_Out[30][1] => ~NO_FANOUT~
ram_Out[30][2] => ~NO_FANOUT~
ram_Out[30][3] => ~NO_FANOUT~
ram_Out[30][4] => ~NO_FANOUT~
ram_Out[30][5] => ~NO_FANOUT~
ram_Out[30][6] => ~NO_FANOUT~
ram_Out[30][7] => ~NO_FANOUT~
ram_Out[31][0] => ~NO_FANOUT~
ram_Out[31][1] => ~NO_FANOUT~
ram_Out[31][2] => ~NO_FANOUT~
ram_Out[31][3] => ~NO_FANOUT~
ram_Out[31][4] => ~NO_FANOUT~
ram_Out[31][5] => ~NO_FANOUT~
ram_Out[31][6] => ~NO_FANOUT~
ram_Out[31][7] => ~NO_FANOUT~
ram_Out[32][0] => ~NO_FANOUT~
ram_Out[32][1] => ~NO_FANOUT~
ram_Out[32][2] => ~NO_FANOUT~
ram_Out[32][3] => ~NO_FANOUT~
ram_Out[32][4] => ~NO_FANOUT~
ram_Out[32][5] => ~NO_FANOUT~
ram_Out[32][6] => ~NO_FANOUT~
ram_Out[32][7] => ~NO_FANOUT~
ram_Out[33][0] => ~NO_FANOUT~
ram_Out[33][1] => ~NO_FANOUT~
ram_Out[33][2] => ~NO_FANOUT~
ram_Out[33][3] => ~NO_FANOUT~
ram_Out[33][4] => ~NO_FANOUT~
ram_Out[33][5] => ~NO_FANOUT~
ram_Out[33][6] => ~NO_FANOUT~
ram_Out[33][7] => ~NO_FANOUT~
ram_Out[34][0] => ~NO_FANOUT~
ram_Out[34][1] => ~NO_FANOUT~
ram_Out[34][2] => ~NO_FANOUT~
ram_Out[34][3] => ~NO_FANOUT~
ram_Out[34][4] => ~NO_FANOUT~
ram_Out[34][5] => ~NO_FANOUT~
ram_Out[34][6] => ~NO_FANOUT~
ram_Out[34][7] => ~NO_FANOUT~
ram_Out[35][0] => ~NO_FANOUT~
ram_Out[35][1] => ~NO_FANOUT~
ram_Out[35][2] => ~NO_FANOUT~
ram_Out[35][3] => ~NO_FANOUT~
ram_Out[35][4] => ~NO_FANOUT~
ram_Out[35][5] => ~NO_FANOUT~
ram_Out[35][6] => ~NO_FANOUT~
ram_Out[35][7] => ~NO_FANOUT~
ram_Out[36][0] => ~NO_FANOUT~
ram_Out[36][1] => ~NO_FANOUT~
ram_Out[36][2] => ~NO_FANOUT~
ram_Out[36][3] => ~NO_FANOUT~
ram_Out[36][4] => ~NO_FANOUT~
ram_Out[36][5] => ~NO_FANOUT~
ram_Out[36][6] => ~NO_FANOUT~
ram_Out[36][7] => ~NO_FANOUT~
ram_Out[37][0] => ~NO_FANOUT~
ram_Out[37][1] => ~NO_FANOUT~
ram_Out[37][2] => ~NO_FANOUT~
ram_Out[37][3] => ~NO_FANOUT~
ram_Out[37][4] => ~NO_FANOUT~
ram_Out[37][5] => ~NO_FANOUT~
ram_Out[37][6] => ~NO_FANOUT~
ram_Out[37][7] => ~NO_FANOUT~
ram_Out[38][0] => ~NO_FANOUT~
ram_Out[38][1] => ~NO_FANOUT~
ram_Out[38][2] => ~NO_FANOUT~
ram_Out[38][3] => ~NO_FANOUT~
ram_Out[38][4] => ~NO_FANOUT~
ram_Out[38][5] => ~NO_FANOUT~
ram_Out[38][6] => ~NO_FANOUT~
ram_Out[38][7] => ~NO_FANOUT~
ram_Out[39][0] => ~NO_FANOUT~
ram_Out[39][1] => ~NO_FANOUT~
ram_Out[39][2] => ~NO_FANOUT~
ram_Out[39][3] => ~NO_FANOUT~
ram_Out[39][4] => ~NO_FANOUT~
ram_Out[39][5] => ~NO_FANOUT~
ram_Out[39][6] => ~NO_FANOUT~
ram_Out[39][7] => ~NO_FANOUT~
ram_Out[40][0] => ~NO_FANOUT~
ram_Out[40][1] => ~NO_FANOUT~
ram_Out[40][2] => ~NO_FANOUT~
ram_Out[40][3] => ~NO_FANOUT~
ram_Out[40][4] => ~NO_FANOUT~
ram_Out[40][5] => ~NO_FANOUT~
ram_Out[40][6] => ~NO_FANOUT~
ram_Out[40][7] => ~NO_FANOUT~
ram_Out[41][0] => ~NO_FANOUT~
ram_Out[41][1] => ~NO_FANOUT~
ram_Out[41][2] => ~NO_FANOUT~
ram_Out[41][3] => ~NO_FANOUT~
ram_Out[41][4] => ~NO_FANOUT~
ram_Out[41][5] => ~NO_FANOUT~
ram_Out[41][6] => ~NO_FANOUT~
ram_Out[41][7] => ~NO_FANOUT~
ram_Out[42][0] => ~NO_FANOUT~
ram_Out[42][1] => ~NO_FANOUT~
ram_Out[42][2] => ~NO_FANOUT~
ram_Out[42][3] => ~NO_FANOUT~
ram_Out[42][4] => ~NO_FANOUT~
ram_Out[42][5] => ~NO_FANOUT~
ram_Out[42][6] => ~NO_FANOUT~
ram_Out[42][7] => ~NO_FANOUT~
ram_Out[43][0] => ~NO_FANOUT~
ram_Out[43][1] => ~NO_FANOUT~
ram_Out[43][2] => ~NO_FANOUT~
ram_Out[43][3] => ~NO_FANOUT~
ram_Out[43][4] => ~NO_FANOUT~
ram_Out[43][5] => ~NO_FANOUT~
ram_Out[43][6] => ~NO_FANOUT~
ram_Out[43][7] => ~NO_FANOUT~
ram_Out[44][0] => ~NO_FANOUT~
ram_Out[44][1] => ~NO_FANOUT~
ram_Out[44][2] => ~NO_FANOUT~
ram_Out[44][3] => ~NO_FANOUT~
ram_Out[44][4] => ~NO_FANOUT~
ram_Out[44][5] => ~NO_FANOUT~
ram_Out[44][6] => ~NO_FANOUT~
ram_Out[44][7] => ~NO_FANOUT~
ram_Out[45][0] => ~NO_FANOUT~
ram_Out[45][1] => ~NO_FANOUT~
ram_Out[45][2] => ~NO_FANOUT~
ram_Out[45][3] => ~NO_FANOUT~
ram_Out[45][4] => ~NO_FANOUT~
ram_Out[45][5] => ~NO_FANOUT~
ram_Out[45][6] => ~NO_FANOUT~
ram_Out[45][7] => ~NO_FANOUT~
ram_Out[46][0] => ~NO_FANOUT~
ram_Out[46][1] => ~NO_FANOUT~
ram_Out[46][2] => ~NO_FANOUT~
ram_Out[46][3] => ~NO_FANOUT~
ram_Out[46][4] => ~NO_FANOUT~
ram_Out[46][5] => ~NO_FANOUT~
ram_Out[46][6] => ~NO_FANOUT~
ram_Out[46][7] => ~NO_FANOUT~
ram_Out[47][0] => ~NO_FANOUT~
ram_Out[47][1] => ~NO_FANOUT~
ram_Out[47][2] => ~NO_FANOUT~
ram_Out[47][3] => ~NO_FANOUT~
ram_Out[47][4] => ~NO_FANOUT~
ram_Out[47][5] => ~NO_FANOUT~
ram_Out[47][6] => ~NO_FANOUT~
ram_Out[47][7] => ~NO_FANOUT~
ram_Out[48][0] => ~NO_FANOUT~
ram_Out[48][1] => ~NO_FANOUT~
ram_Out[48][2] => ~NO_FANOUT~
ram_Out[48][3] => ~NO_FANOUT~
ram_Out[48][4] => ~NO_FANOUT~
ram_Out[48][5] => ~NO_FANOUT~
ram_Out[48][6] => ~NO_FANOUT~
ram_Out[48][7] => ~NO_FANOUT~
ram_Out[49][0] => ~NO_FANOUT~
ram_Out[49][1] => ~NO_FANOUT~
ram_Out[49][2] => ~NO_FANOUT~
ram_Out[49][3] => ~NO_FANOUT~
ram_Out[49][4] => ~NO_FANOUT~
ram_Out[49][5] => ~NO_FANOUT~
ram_Out[49][6] => ~NO_FANOUT~
ram_Out[49][7] => ~NO_FANOUT~
ram_Out[50][0] => ~NO_FANOUT~
ram_Out[50][1] => ~NO_FANOUT~
ram_Out[50][2] => ~NO_FANOUT~
ram_Out[50][3] => ~NO_FANOUT~
ram_Out[50][4] => ~NO_FANOUT~
ram_Out[50][5] => ~NO_FANOUT~
ram_Out[50][6] => ~NO_FANOUT~
ram_Out[50][7] => ~NO_FANOUT~
ram_Out[51][0] => ~NO_FANOUT~
ram_Out[51][1] => ~NO_FANOUT~
ram_Out[51][2] => ~NO_FANOUT~
ram_Out[51][3] => ~NO_FANOUT~
ram_Out[51][4] => ~NO_FANOUT~
ram_Out[51][5] => ~NO_FANOUT~
ram_Out[51][6] => ~NO_FANOUT~
ram_Out[51][7] => ~NO_FANOUT~
ram_Out[52][0] => ~NO_FANOUT~
ram_Out[52][1] => ~NO_FANOUT~
ram_Out[52][2] => ~NO_FANOUT~
ram_Out[52][3] => ~NO_FANOUT~
ram_Out[52][4] => ~NO_FANOUT~
ram_Out[52][5] => ~NO_FANOUT~
ram_Out[52][6] => ~NO_FANOUT~
ram_Out[52][7] => ~NO_FANOUT~
ram_Out[53][0] => ~NO_FANOUT~
ram_Out[53][1] => ~NO_FANOUT~
ram_Out[53][2] => ~NO_FANOUT~
ram_Out[53][3] => ~NO_FANOUT~
ram_Out[53][4] => ~NO_FANOUT~
ram_Out[53][5] => ~NO_FANOUT~
ram_Out[53][6] => ~NO_FANOUT~
ram_Out[53][7] => ~NO_FANOUT~
ram_Out[54][0] => ~NO_FANOUT~
ram_Out[54][1] => ~NO_FANOUT~
ram_Out[54][2] => ~NO_FANOUT~
ram_Out[54][3] => ~NO_FANOUT~
ram_Out[54][4] => ~NO_FANOUT~
ram_Out[54][5] => ~NO_FANOUT~
ram_Out[54][6] => ~NO_FANOUT~
ram_Out[54][7] => ~NO_FANOUT~
ram_Out[55][0] => ~NO_FANOUT~
ram_Out[55][1] => ~NO_FANOUT~
ram_Out[55][2] => ~NO_FANOUT~
ram_Out[55][3] => ~NO_FANOUT~
ram_Out[55][4] => ~NO_FANOUT~
ram_Out[55][5] => ~NO_FANOUT~
ram_Out[55][6] => ~NO_FANOUT~
ram_Out[55][7] => ~NO_FANOUT~
ram_Out[56][0] => ~NO_FANOUT~
ram_Out[56][1] => ~NO_FANOUT~
ram_Out[56][2] => ~NO_FANOUT~
ram_Out[56][3] => ~NO_FANOUT~
ram_Out[56][4] => ~NO_FANOUT~
ram_Out[56][5] => ~NO_FANOUT~
ram_Out[56][6] => ~NO_FANOUT~
ram_Out[56][7] => ~NO_FANOUT~
ram_Out[57][0] => ~NO_FANOUT~
ram_Out[57][1] => ~NO_FANOUT~
ram_Out[57][2] => ~NO_FANOUT~
ram_Out[57][3] => ~NO_FANOUT~
ram_Out[57][4] => ~NO_FANOUT~
ram_Out[57][5] => ~NO_FANOUT~
ram_Out[57][6] => ~NO_FANOUT~
ram_Out[57][7] => ~NO_FANOUT~
ram_Out[58][0] => ~NO_FANOUT~
ram_Out[58][1] => ~NO_FANOUT~
ram_Out[58][2] => ~NO_FANOUT~
ram_Out[58][3] => ~NO_FANOUT~
ram_Out[58][4] => ~NO_FANOUT~
ram_Out[58][5] => ~NO_FANOUT~
ram_Out[58][6] => ~NO_FANOUT~
ram_Out[58][7] => ~NO_FANOUT~
ram_Out[59][0] => ~NO_FANOUT~
ram_Out[59][1] => ~NO_FANOUT~
ram_Out[59][2] => ~NO_FANOUT~
ram_Out[59][3] => ~NO_FANOUT~
ram_Out[59][4] => ~NO_FANOUT~
ram_Out[59][5] => ~NO_FANOUT~
ram_Out[59][6] => ~NO_FANOUT~
ram_Out[59][7] => ~NO_FANOUT~
ram_Out[60][0] => ~NO_FANOUT~
ram_Out[60][1] => ~NO_FANOUT~
ram_Out[60][2] => ~NO_FANOUT~
ram_Out[60][3] => ~NO_FANOUT~
ram_Out[60][4] => ~NO_FANOUT~
ram_Out[60][5] => ~NO_FANOUT~
ram_Out[60][6] => ~NO_FANOUT~
ram_Out[60][7] => ~NO_FANOUT~
ram_Out[61][0] => ~NO_FANOUT~
ram_Out[61][1] => ~NO_FANOUT~
ram_Out[61][2] => ~NO_FANOUT~
ram_Out[61][3] => ~NO_FANOUT~
ram_Out[61][4] => ~NO_FANOUT~
ram_Out[61][5] => ~NO_FANOUT~
ram_Out[61][6] => ~NO_FANOUT~
ram_Out[61][7] => ~NO_FANOUT~
ram_Out[62][0] => ~NO_FANOUT~
ram_Out[62][1] => ~NO_FANOUT~
ram_Out[62][2] => ~NO_FANOUT~
ram_Out[62][3] => ~NO_FANOUT~
ram_Out[62][4] => ~NO_FANOUT~
ram_Out[62][5] => ~NO_FANOUT~
ram_Out[62][6] => ~NO_FANOUT~
ram_Out[62][7] => ~NO_FANOUT~
ram_Out[63][0] => ~NO_FANOUT~
ram_Out[63][1] => ~NO_FANOUT~
ram_Out[63][2] => ~NO_FANOUT~
ram_Out[63][3] => ~NO_FANOUT~
ram_Out[63][4] => ~NO_FANOUT~
ram_Out[63][5] => ~NO_FANOUT~
ram_Out[63][6] => ~NO_FANOUT~
ram_Out[63][7] => ~NO_FANOUT~
ram_Out[64][0] => ~NO_FANOUT~
ram_Out[64][1] => ~NO_FANOUT~
ram_Out[64][2] => ~NO_FANOUT~
ram_Out[64][3] => ~NO_FANOUT~
ram_Out[64][4] => ~NO_FANOUT~
ram_Out[64][5] => ~NO_FANOUT~
ram_Out[64][6] => ~NO_FANOUT~
ram_Out[64][7] => ~NO_FANOUT~


