$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module mux8_1_tb $end
  $var wire 1 # d0 $end
  $var wire 1 $ d1 $end
  $var wire 1 % d2 $end
  $var wire 1 & d3 $end
  $var wire 1 ' d4 $end
  $var wire 1 ( d5 $end
  $var wire 1 ) d6 $end
  $var wire 1 * d7 $end
  $var wire 3 + sel [2:0] $end
  $var wire 1 , y $end
  $scope module dut $end
   $var wire 1 # d0 $end
   $var wire 1 $ d1 $end
   $var wire 1 % d2 $end
   $var wire 1 & d3 $end
   $var wire 1 ' d4 $end
   $var wire 1 ( d5 $end
   $var wire 1 ) d6 $end
   $var wire 1 * d7 $end
   $var wire 3 + sel [2:0] $end
   $var wire 1 , y $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
1%
0&
0'
1(
1)
0*
b100 +
0,
#5
b111 +
#10
#15
#20
b110 +
1,
#25
b010 +
#30
b100 +
0,
#35
b011 +
#40
b000 +
1,
#45
b100 +
0,
#50
