mem_init(pri_mem, 0x80000100, 0xa00, ALL_ZERO);
mem_load(pri_mem, 0x80000100, "sdp_3x3x33_bs_bn_int8_0.mem");
mem_init(pri_mem, 0x900001c0, 0xf00, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0xc16b78a1);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x300);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x470c600);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x8);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x4467);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x3a1);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0xc26b78a1);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x100);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x900001c0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x100);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x200);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x3e);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x3);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x9ea31a67);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x2);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x2);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x4571f471);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x15);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0xae604198);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x100);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0xbb7a43d8);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x4294);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x3b);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x6eef23);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x1);
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0xe21230);
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0xbeade3e8);
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0xbeade3e8);
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x59e5280c);
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x130);
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x38e13975);
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x6);
reg_write(NVDLA_SDP.RDMA_S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_BS_SURFACE_STRIDE_0, 0x3c7e0);
reg_write(NVDLA_SDP.RDMA_D_EW_SURFACE_STRIDE_0, 0x3c780);
reg_write(NVDLA_SDP.RDMA_D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP.RDMA_D_BS_BASE_ADDR_LOW_0, 0xee315bc0);
reg_write(NVDLA_SDP.RDMA_D_BN_BATCH_STRIDE_0, 0x137cd500);
reg_write(NVDLA_SDP.RDMA_D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_SRC_BASE_ADDR_LOW_0, 0x80000100);
reg_write(NVDLA_SDP.RDMA_D_BN_BASE_ADDR_LOW_0, 0x8fecb220);
reg_write(NVDLA_SDP.RDMA_D_EW_BASE_ADDR_HIGH_0, 0xba);
reg_write(NVDLA_SDP.RDMA_D_NRDMA_CFG_0, 0xb);
reg_write(NVDLA_SDP.RDMA_D_SRC_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP.RDMA_D_BS_LINE_STRIDE_0, 0x2160);
reg_write(NVDLA_SDP.RDMA_D_BN_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP.RDMA_S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_SRC_SURFACE_STRIDE_0, 0x200);
reg_write(NVDLA_SDP.RDMA_D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP.RDMA_D_EW_BASE_ADDR_LOW_0, 0xcc4cca60);
reg_write(NVDLA_SDP.RDMA_D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.RDMA_D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_BN_BASE_ADDR_HIGH_0, 0x72);
reg_write(NVDLA_SDP.RDMA_D_BRDMA_CFG_0, 0x3d);
reg_write(NVDLA_SDP.RDMA_D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_BS_BASE_ADDR_HIGH_0, 0xa2);
reg_write(NVDLA_SDP.RDMA_D_ERDMA_CFG_0, 0x11);
reg_write(NVDLA_SDP.RDMA_D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP.RDMA_D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP.RDMA_D_EW_BATCH_STRIDE_0, 0x9cb6a420);
reg_write(NVDLA_SDP.RDMA_D_EW_LINE_STRIDE_0, 0x2040);
reg_write(NVDLA_SDP.RDMA_D_BS_BATCH_STRIDE_0, 0xd8c90020);
reg_write(NVDLA_SDP.RDMA_D_BN_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP.RDMA_D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x900001c0, 0xf00, 0x44d46c92);
