Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jan 31 12:38:18 2024
| Host         : LAPTOP-14LFSBII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file structural_timing_summary_routed.rpt -pb structural_timing_summary_routed.pb -rpx structural_timing_summary_routed.rpx -warn_on_violation
| Design       : structural
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 5.154ns (52.732%)  route 4.620ns (47.268%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  A_IBUF_inst/O
                         net (fo=3, routed)           2.557     4.034    A_IBUF
    SLICE_X0Y101         LUT4 (Prop_lut4_I2_O)        0.124     4.158 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.063     6.221    e_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.774 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     9.774    e
    J13                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.745ns  (logic 5.122ns (52.556%)  route 4.623ns (47.444%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.564     4.041    A_IBUF
    SLICE_X0Y101         LUT4 (Prop_lut4_I0_O)        0.124     4.165 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.059     6.224    g_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.745 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     9.745    g
    H17                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 5.366ns (55.723%)  route 4.264ns (44.277%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  A_IBUF_inst/O
                         net (fo=3, routed)           2.564     4.041    A_IBUF
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.152     4.193 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.700     5.893    f_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.737     9.631 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     9.631    f
    K15                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.592ns (69.595%)  route 0.695ns (30.405%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=3, routed)           0.347     0.593    D_IBUF
    SLICE_X0Y101         LUT4 (Prop_lut4_I1_O)        0.048     0.641 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.348     0.989    f_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.287 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.287    f
    K15                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.512ns (64.518%)  route 0.831ns (35.482%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=3, routed)           0.347     0.593    D_IBUF
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.045     0.638 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.484     1.122    g_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.343 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.343    g
    H17                                                               r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.544ns (62.750%)  route 0.916ns (37.250%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  D (IN)
                         net (fo=0)                   0.000     0.000    D
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  D_IBUF_inst/O
                         net (fo=3, routed)           0.409     0.654    D_IBUF
    SLICE_X0Y101         LUT4 (Prop_lut4_I3_O)        0.045     0.699 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.508     1.207    e_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.460 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     2.460    e
    J13                                                               r  e (OUT)
  -------------------------------------------------------------------    -------------------





