# Matrix-Multiplication-IP-immplemented-using-Vivado-HLS
Developed a high-performance matrix multiplication IP using Vivado HLS, optimized for efficient computation with configurable matrix dimensions and data precision, suitable for hardware acceleration in FPGA-based systems.
