
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00008000 <_vector_table>:
    8000:	f0 34 03 20 e9 09 01 00 73 5d 02 00 bd 09 01 00     .4. ....s]......
    8010:	bd 09 01 00 bd 09 01 00 bd 09 01 00 bd 09 01 00     ................
	...
    802c:	a1 02 01 00 bd 09 01 00 00 00 00 00 41 02 01 00     ............A...
    803c:	bd 09 01 00                                         ....

00008040 <_irq_vector_table>:
    8040:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8050:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8060:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8070:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8080:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8090:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    80a0:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    80b0:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    80c0:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    80d0:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    80e0:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    80f0:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8100:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8110:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8120:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8130:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8140:	29 03 01 00 29 03 01 00 29 03 01 00 29 03 01 00     )...)...)...)...
    8150:	29 03 01 00                                         )...

Disassembly of section text:

00008158 <__aeabi_drsub>:
    8158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    815c:	e002      	b.n	8164 <__adddf3>
    815e:	bf00      	nop

00008160 <__aeabi_dsub>:
    8160:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00008164 <__adddf3>:
    8164:	b530      	push	{r4, r5, lr}
    8166:	ea4f 0441 	mov.w	r4, r1, lsl #1
    816a:	ea4f 0543 	mov.w	r5, r3, lsl #1
    816e:	ea94 0f05 	teq	r4, r5
    8172:	bf08      	it	eq
    8174:	ea90 0f02 	teqeq	r0, r2
    8178:	bf1f      	itttt	ne
    817a:	ea54 0c00 	orrsne.w	ip, r4, r0
    817e:	ea55 0c02 	orrsne.w	ip, r5, r2
    8182:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    8186:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    818a:	f000 80e2 	beq.w	8352 <__adddf3+0x1ee>
    818e:	ea4f 5454 	mov.w	r4, r4, lsr #21
    8192:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    8196:	bfb8      	it	lt
    8198:	426d      	neglt	r5, r5
    819a:	dd0c      	ble.n	81b6 <__adddf3+0x52>
    819c:	442c      	add	r4, r5
    819e:	ea80 0202 	eor.w	r2, r0, r2
    81a2:	ea81 0303 	eor.w	r3, r1, r3
    81a6:	ea82 0000 	eor.w	r0, r2, r0
    81aa:	ea83 0101 	eor.w	r1, r3, r1
    81ae:	ea80 0202 	eor.w	r2, r0, r2
    81b2:	ea81 0303 	eor.w	r3, r1, r3
    81b6:	2d36      	cmp	r5, #54	; 0x36
    81b8:	bf88      	it	hi
    81ba:	bd30      	pophi	{r4, r5, pc}
    81bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    81c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
    81c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    81c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    81cc:	d002      	beq.n	81d4 <__adddf3+0x70>
    81ce:	4240      	negs	r0, r0
    81d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    81d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    81d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
    81dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    81e0:	d002      	beq.n	81e8 <__adddf3+0x84>
    81e2:	4252      	negs	r2, r2
    81e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    81e8:	ea94 0f05 	teq	r4, r5
    81ec:	f000 80a7 	beq.w	833e <__adddf3+0x1da>
    81f0:	f1a4 0401 	sub.w	r4, r4, #1
    81f4:	f1d5 0e20 	rsbs	lr, r5, #32
    81f8:	db0d      	blt.n	8216 <__adddf3+0xb2>
    81fa:	fa02 fc0e 	lsl.w	ip, r2, lr
    81fe:	fa22 f205 	lsr.w	r2, r2, r5
    8202:	1880      	adds	r0, r0, r2
    8204:	f141 0100 	adc.w	r1, r1, #0
    8208:	fa03 f20e 	lsl.w	r2, r3, lr
    820c:	1880      	adds	r0, r0, r2
    820e:	fa43 f305 	asr.w	r3, r3, r5
    8212:	4159      	adcs	r1, r3
    8214:	e00e      	b.n	8234 <__adddf3+0xd0>
    8216:	f1a5 0520 	sub.w	r5, r5, #32
    821a:	f10e 0e20 	add.w	lr, lr, #32
    821e:	2a01      	cmp	r2, #1
    8220:	fa03 fc0e 	lsl.w	ip, r3, lr
    8224:	bf28      	it	cs
    8226:	f04c 0c02 	orrcs.w	ip, ip, #2
    822a:	fa43 f305 	asr.w	r3, r3, r5
    822e:	18c0      	adds	r0, r0, r3
    8230:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    8234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    8238:	d507      	bpl.n	824a <__adddf3+0xe6>
    823a:	f04f 0e00 	mov.w	lr, #0
    823e:	f1dc 0c00 	rsbs	ip, ip, #0
    8242:	eb7e 0000 	sbcs.w	r0, lr, r0
    8246:	eb6e 0101 	sbc.w	r1, lr, r1
    824a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    824e:	d31b      	bcc.n	8288 <__adddf3+0x124>
    8250:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    8254:	d30c      	bcc.n	8270 <__adddf3+0x10c>
    8256:	0849      	lsrs	r1, r1, #1
    8258:	ea5f 0030 	movs.w	r0, r0, rrx
    825c:	ea4f 0c3c 	mov.w	ip, ip, rrx
    8260:	f104 0401 	add.w	r4, r4, #1
    8264:	ea4f 5244 	mov.w	r2, r4, lsl #21
    8268:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    826c:	f080 809a 	bcs.w	83a4 <__adddf3+0x240>
    8270:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    8274:	bf08      	it	eq
    8276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    827a:	f150 0000 	adcs.w	r0, r0, #0
    827e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8282:	ea41 0105 	orr.w	r1, r1, r5
    8286:	bd30      	pop	{r4, r5, pc}
    8288:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    828c:	4140      	adcs	r0, r0
    828e:	eb41 0101 	adc.w	r1, r1, r1
    8292:	3c01      	subs	r4, #1
    8294:	bf28      	it	cs
    8296:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
    829a:	d2e9      	bcs.n	8270 <__adddf3+0x10c>
    829c:	f091 0f00 	teq	r1, #0
    82a0:	bf04      	itt	eq
    82a2:	4601      	moveq	r1, r0
    82a4:	2000      	moveq	r0, #0
    82a6:	fab1 f381 	clz	r3, r1
    82aa:	bf08      	it	eq
    82ac:	3320      	addeq	r3, #32
    82ae:	f1a3 030b 	sub.w	r3, r3, #11
    82b2:	f1b3 0220 	subs.w	r2, r3, #32
    82b6:	da0c      	bge.n	82d2 <__adddf3+0x16e>
    82b8:	320c      	adds	r2, #12
    82ba:	dd08      	ble.n	82ce <__adddf3+0x16a>
    82bc:	f102 0c14 	add.w	ip, r2, #20
    82c0:	f1c2 020c 	rsb	r2, r2, #12
    82c4:	fa01 f00c 	lsl.w	r0, r1, ip
    82c8:	fa21 f102 	lsr.w	r1, r1, r2
    82cc:	e00c      	b.n	82e8 <__adddf3+0x184>
    82ce:	f102 0214 	add.w	r2, r2, #20
    82d2:	bfd8      	it	le
    82d4:	f1c2 0c20 	rsble	ip, r2, #32
    82d8:	fa01 f102 	lsl.w	r1, r1, r2
    82dc:	fa20 fc0c 	lsr.w	ip, r0, ip
    82e0:	bfdc      	itt	le
    82e2:	ea41 010c 	orrle.w	r1, r1, ip
    82e6:	4090      	lslle	r0, r2
    82e8:	1ae4      	subs	r4, r4, r3
    82ea:	bfa2      	ittt	ge
    82ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    82f0:	4329      	orrge	r1, r5
    82f2:	bd30      	popge	{r4, r5, pc}
    82f4:	ea6f 0404 	mvn.w	r4, r4
    82f8:	3c1f      	subs	r4, #31
    82fa:	da1c      	bge.n	8336 <__adddf3+0x1d2>
    82fc:	340c      	adds	r4, #12
    82fe:	dc0e      	bgt.n	831e <__adddf3+0x1ba>
    8300:	f104 0414 	add.w	r4, r4, #20
    8304:	f1c4 0220 	rsb	r2, r4, #32
    8308:	fa20 f004 	lsr.w	r0, r0, r4
    830c:	fa01 f302 	lsl.w	r3, r1, r2
    8310:	ea40 0003 	orr.w	r0, r0, r3
    8314:	fa21 f304 	lsr.w	r3, r1, r4
    8318:	ea45 0103 	orr.w	r1, r5, r3
    831c:	bd30      	pop	{r4, r5, pc}
    831e:	f1c4 040c 	rsb	r4, r4, #12
    8322:	f1c4 0220 	rsb	r2, r4, #32
    8326:	fa20 f002 	lsr.w	r0, r0, r2
    832a:	fa01 f304 	lsl.w	r3, r1, r4
    832e:	ea40 0003 	orr.w	r0, r0, r3
    8332:	4629      	mov	r1, r5
    8334:	bd30      	pop	{r4, r5, pc}
    8336:	fa21 f004 	lsr.w	r0, r1, r4
    833a:	4629      	mov	r1, r5
    833c:	bd30      	pop	{r4, r5, pc}
    833e:	f094 0f00 	teq	r4, #0
    8342:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    8346:	bf06      	itte	eq
    8348:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    834c:	3401      	addeq	r4, #1
    834e:	3d01      	subne	r5, #1
    8350:	e74e      	b.n	81f0 <__adddf3+0x8c>
    8352:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    8356:	bf18      	it	ne
    8358:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    835c:	d029      	beq.n	83b2 <__adddf3+0x24e>
    835e:	ea94 0f05 	teq	r4, r5
    8362:	bf08      	it	eq
    8364:	ea90 0f02 	teqeq	r0, r2
    8368:	d005      	beq.n	8376 <__adddf3+0x212>
    836a:	ea54 0c00 	orrs.w	ip, r4, r0
    836e:	bf04      	itt	eq
    8370:	4619      	moveq	r1, r3
    8372:	4610      	moveq	r0, r2
    8374:	bd30      	pop	{r4, r5, pc}
    8376:	ea91 0f03 	teq	r1, r3
    837a:	bf1e      	ittt	ne
    837c:	2100      	movne	r1, #0
    837e:	2000      	movne	r0, #0
    8380:	bd30      	popne	{r4, r5, pc}
    8382:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    8386:	d105      	bne.n	8394 <__adddf3+0x230>
    8388:	0040      	lsls	r0, r0, #1
    838a:	4149      	adcs	r1, r1
    838c:	bf28      	it	cs
    838e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    8392:	bd30      	pop	{r4, r5, pc}
    8394:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    8398:	bf3c      	itt	cc
    839a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    839e:	bd30      	popcc	{r4, r5, pc}
    83a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    83a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    83a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    83ac:	f04f 0000 	mov.w	r0, #0
    83b0:	bd30      	pop	{r4, r5, pc}
    83b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    83b6:	bf1a      	itte	ne
    83b8:	4619      	movne	r1, r3
    83ba:	4610      	movne	r0, r2
    83bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    83c0:	bf1c      	itt	ne
    83c2:	460b      	movne	r3, r1
    83c4:	4602      	movne	r2, r0
    83c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    83ca:	bf06      	itte	eq
    83cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    83d0:	ea91 0f03 	teqeq	r1, r3
    83d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    83d8:	bd30      	pop	{r4, r5, pc}
    83da:	bf00      	nop

000083dc <__aeabi_ui2d>:
    83dc:	f090 0f00 	teq	r0, #0
    83e0:	bf04      	itt	eq
    83e2:	2100      	moveq	r1, #0
    83e4:	4770      	bxeq	lr
    83e6:	b530      	push	{r4, r5, lr}
    83e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    83ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
    83f0:	f04f 0500 	mov.w	r5, #0
    83f4:	f04f 0100 	mov.w	r1, #0
    83f8:	e750      	b.n	829c <__adddf3+0x138>
    83fa:	bf00      	nop

000083fc <__aeabi_i2d>:
    83fc:	f090 0f00 	teq	r0, #0
    8400:	bf04      	itt	eq
    8402:	2100      	moveq	r1, #0
    8404:	4770      	bxeq	lr
    8406:	b530      	push	{r4, r5, lr}
    8408:	f44f 6480 	mov.w	r4, #1024	; 0x400
    840c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    8410:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    8414:	bf48      	it	mi
    8416:	4240      	negmi	r0, r0
    8418:	f04f 0100 	mov.w	r1, #0
    841c:	e73e      	b.n	829c <__adddf3+0x138>
    841e:	bf00      	nop

00008420 <__aeabi_f2d>:
    8420:	0042      	lsls	r2, r0, #1
    8422:	ea4f 01e2 	mov.w	r1, r2, asr #3
    8426:	ea4f 0131 	mov.w	r1, r1, rrx
    842a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    842e:	bf1f      	itttt	ne
    8430:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    8434:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    8438:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    843c:	4770      	bxne	lr
    843e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
    8442:	bf08      	it	eq
    8444:	4770      	bxeq	lr
    8446:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
    844a:	bf04      	itt	eq
    844c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
    8450:	4770      	bxeq	lr
    8452:	b530      	push	{r4, r5, lr}
    8454:	f44f 7460 	mov.w	r4, #896	; 0x380
    8458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    845c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8460:	e71c      	b.n	829c <__adddf3+0x138>
    8462:	bf00      	nop

00008464 <__aeabi_ul2d>:
    8464:	ea50 0201 	orrs.w	r2, r0, r1
    8468:	bf08      	it	eq
    846a:	4770      	bxeq	lr
    846c:	b530      	push	{r4, r5, lr}
    846e:	f04f 0500 	mov.w	r5, #0
    8472:	e00a      	b.n	848a <__aeabi_l2d+0x16>

00008474 <__aeabi_l2d>:
    8474:	ea50 0201 	orrs.w	r2, r0, r1
    8478:	bf08      	it	eq
    847a:	4770      	bxeq	lr
    847c:	b530      	push	{r4, r5, lr}
    847e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    8482:	d502      	bpl.n	848a <__aeabi_l2d+0x16>
    8484:	4240      	negs	r0, r0
    8486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    848a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    848e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    8492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    8496:	f43f aed8 	beq.w	824a <__adddf3+0xe6>
    849a:	f04f 0203 	mov.w	r2, #3
    849e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    84a2:	bf18      	it	ne
    84a4:	3203      	addne	r2, #3
    84a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    84aa:	bf18      	it	ne
    84ac:	3203      	addne	r2, #3
    84ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    84b2:	f1c2 0320 	rsb	r3, r2, #32
    84b6:	fa00 fc03 	lsl.w	ip, r0, r3
    84ba:	fa20 f002 	lsr.w	r0, r0, r2
    84be:	fa01 fe03 	lsl.w	lr, r1, r3
    84c2:	ea40 000e 	orr.w	r0, r0, lr
    84c6:	fa21 f102 	lsr.w	r1, r1, r2
    84ca:	4414      	add	r4, r2
    84cc:	e6bd      	b.n	824a <__adddf3+0xe6>
    84ce:	bf00      	nop

000084d0 <__aeabi_dmul>:
    84d0:	b570      	push	{r4, r5, r6, lr}
    84d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    84d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    84da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    84de:	bf1d      	ittte	ne
    84e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    84e4:	ea94 0f0c 	teqne	r4, ip
    84e8:	ea95 0f0c 	teqne	r5, ip
    84ec:	f000 f8de 	bleq	86ac <__aeabi_dmul+0x1dc>
    84f0:	442c      	add	r4, r5
    84f2:	ea81 0603 	eor.w	r6, r1, r3
    84f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    84fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    84fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    8502:	bf18      	it	ne
    8504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    8508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    850c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    8510:	d038      	beq.n	8584 <__aeabi_dmul+0xb4>
    8512:	fba0 ce02 	umull	ip, lr, r0, r2
    8516:	f04f 0500 	mov.w	r5, #0
    851a:	fbe1 e502 	umlal	lr, r5, r1, r2
    851e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    8522:	fbe0 e503 	umlal	lr, r5, r0, r3
    8526:	f04f 0600 	mov.w	r6, #0
    852a:	fbe1 5603 	umlal	r5, r6, r1, r3
    852e:	f09c 0f00 	teq	ip, #0
    8532:	bf18      	it	ne
    8534:	f04e 0e01 	orrne.w	lr, lr, #1
    8538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    853c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    8540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    8544:	d204      	bcs.n	8550 <__aeabi_dmul+0x80>
    8546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    854a:	416d      	adcs	r5, r5
    854c:	eb46 0606 	adc.w	r6, r6, r6
    8550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    8554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    8558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    855c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    8560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    8564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8568:	bf88      	it	hi
    856a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    856e:	d81e      	bhi.n	85ae <__aeabi_dmul+0xde>
    8570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    8574:	bf08      	it	eq
    8576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    857a:	f150 0000 	adcs.w	r0, r0, #0
    857e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8582:	bd70      	pop	{r4, r5, r6, pc}
    8584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    8588:	ea46 0101 	orr.w	r1, r6, r1
    858c:	ea40 0002 	orr.w	r0, r0, r2
    8590:	ea81 0103 	eor.w	r1, r1, r3
    8594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    8598:	bfc2      	ittt	gt
    859a:	ebd4 050c 	rsbsgt	r5, r4, ip
    859e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    85a2:	bd70      	popgt	{r4, r5, r6, pc}
    85a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    85a8:	f04f 0e00 	mov.w	lr, #0
    85ac:	3c01      	subs	r4, #1
    85ae:	f300 80ab 	bgt.w	8708 <__aeabi_dmul+0x238>
    85b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
    85b6:	bfde      	ittt	le
    85b8:	2000      	movle	r0, #0
    85ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    85be:	bd70      	pople	{r4, r5, r6, pc}
    85c0:	f1c4 0400 	rsb	r4, r4, #0
    85c4:	3c20      	subs	r4, #32
    85c6:	da35      	bge.n	8634 <__aeabi_dmul+0x164>
    85c8:	340c      	adds	r4, #12
    85ca:	dc1b      	bgt.n	8604 <__aeabi_dmul+0x134>
    85cc:	f104 0414 	add.w	r4, r4, #20
    85d0:	f1c4 0520 	rsb	r5, r4, #32
    85d4:	fa00 f305 	lsl.w	r3, r0, r5
    85d8:	fa20 f004 	lsr.w	r0, r0, r4
    85dc:	fa01 f205 	lsl.w	r2, r1, r5
    85e0:	ea40 0002 	orr.w	r0, r0, r2
    85e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    85e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    85ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    85f0:	fa21 f604 	lsr.w	r6, r1, r4
    85f4:	eb42 0106 	adc.w	r1, r2, r6
    85f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    85fc:	bf08      	it	eq
    85fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    8602:	bd70      	pop	{r4, r5, r6, pc}
    8604:	f1c4 040c 	rsb	r4, r4, #12
    8608:	f1c4 0520 	rsb	r5, r4, #32
    860c:	fa00 f304 	lsl.w	r3, r0, r4
    8610:	fa20 f005 	lsr.w	r0, r0, r5
    8614:	fa01 f204 	lsl.w	r2, r1, r4
    8618:	ea40 0002 	orr.w	r0, r0, r2
    861c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    8624:	f141 0100 	adc.w	r1, r1, #0
    8628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    862c:	bf08      	it	eq
    862e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    8632:	bd70      	pop	{r4, r5, r6, pc}
    8634:	f1c4 0520 	rsb	r5, r4, #32
    8638:	fa00 f205 	lsl.w	r2, r0, r5
    863c:	ea4e 0e02 	orr.w	lr, lr, r2
    8640:	fa20 f304 	lsr.w	r3, r0, r4
    8644:	fa01 f205 	lsl.w	r2, r1, r5
    8648:	ea43 0302 	orr.w	r3, r3, r2
    864c:	fa21 f004 	lsr.w	r0, r1, r4
    8650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8654:	fa21 f204 	lsr.w	r2, r1, r4
    8658:	ea20 0002 	bic.w	r0, r0, r2
    865c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    8660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    8664:	bf08      	it	eq
    8666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    866a:	bd70      	pop	{r4, r5, r6, pc}
    866c:	f094 0f00 	teq	r4, #0
    8670:	d10f      	bne.n	8692 <__aeabi_dmul+0x1c2>
    8672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    8676:	0040      	lsls	r0, r0, #1
    8678:	eb41 0101 	adc.w	r1, r1, r1
    867c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8680:	bf08      	it	eq
    8682:	3c01      	subeq	r4, #1
    8684:	d0f7      	beq.n	8676 <__aeabi_dmul+0x1a6>
    8686:	ea41 0106 	orr.w	r1, r1, r6
    868a:	f095 0f00 	teq	r5, #0
    868e:	bf18      	it	ne
    8690:	4770      	bxne	lr
    8692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    8696:	0052      	lsls	r2, r2, #1
    8698:	eb43 0303 	adc.w	r3, r3, r3
    869c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    86a0:	bf08      	it	eq
    86a2:	3d01      	subeq	r5, #1
    86a4:	d0f7      	beq.n	8696 <__aeabi_dmul+0x1c6>
    86a6:	ea43 0306 	orr.w	r3, r3, r6
    86aa:	4770      	bx	lr
    86ac:	ea94 0f0c 	teq	r4, ip
    86b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    86b4:	bf18      	it	ne
    86b6:	ea95 0f0c 	teqne	r5, ip
    86ba:	d00c      	beq.n	86d6 <__aeabi_dmul+0x206>
    86bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    86c0:	bf18      	it	ne
    86c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    86c6:	d1d1      	bne.n	866c <__aeabi_dmul+0x19c>
    86c8:	ea81 0103 	eor.w	r1, r1, r3
    86cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    86d0:	f04f 0000 	mov.w	r0, #0
    86d4:	bd70      	pop	{r4, r5, r6, pc}
    86d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    86da:	bf06      	itte	eq
    86dc:	4610      	moveq	r0, r2
    86de:	4619      	moveq	r1, r3
    86e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    86e4:	d019      	beq.n	871a <__aeabi_dmul+0x24a>
    86e6:	ea94 0f0c 	teq	r4, ip
    86ea:	d102      	bne.n	86f2 <__aeabi_dmul+0x222>
    86ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    86f0:	d113      	bne.n	871a <__aeabi_dmul+0x24a>
    86f2:	ea95 0f0c 	teq	r5, ip
    86f6:	d105      	bne.n	8704 <__aeabi_dmul+0x234>
    86f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    86fc:	bf1c      	itt	ne
    86fe:	4610      	movne	r0, r2
    8700:	4619      	movne	r1, r3
    8702:	d10a      	bne.n	871a <__aeabi_dmul+0x24a>
    8704:	ea81 0103 	eor.w	r1, r1, r3
    8708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    870c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    8710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    8714:	f04f 0000 	mov.w	r0, #0
    8718:	bd70      	pop	{r4, r5, r6, pc}
    871a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    871e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    8722:	bd70      	pop	{r4, r5, r6, pc}

00008724 <__aeabi_ddiv>:
    8724:	b570      	push	{r4, r5, r6, lr}
    8726:	f04f 0cff 	mov.w	ip, #255	; 0xff
    872a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    872e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    8732:	bf1d      	ittte	ne
    8734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    8738:	ea94 0f0c 	teqne	r4, ip
    873c:	ea95 0f0c 	teqne	r5, ip
    8740:	f000 f8a7 	bleq	8892 <__aeabi_ddiv+0x16e>
    8744:	eba4 0405 	sub.w	r4, r4, r5
    8748:	ea81 0e03 	eor.w	lr, r1, r3
    874c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    8750:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8754:	f000 8088 	beq.w	8868 <__aeabi_ddiv+0x144>
    8758:	ea4f 3303 	mov.w	r3, r3, lsl #12
    875c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    8760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    8764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    8768:	ea4f 2202 	mov.w	r2, r2, lsl #8
    876c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    8770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    8774:	ea4f 2600 	mov.w	r6, r0, lsl #8
    8778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    877c:	429d      	cmp	r5, r3
    877e:	bf08      	it	eq
    8780:	4296      	cmpeq	r6, r2
    8782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    8786:	f504 7440 	add.w	r4, r4, #768	; 0x300
    878a:	d202      	bcs.n	8792 <__aeabi_ddiv+0x6e>
    878c:	085b      	lsrs	r3, r3, #1
    878e:	ea4f 0232 	mov.w	r2, r2, rrx
    8792:	1ab6      	subs	r6, r6, r2
    8794:	eb65 0503 	sbc.w	r5, r5, r3
    8798:	085b      	lsrs	r3, r3, #1
    879a:	ea4f 0232 	mov.w	r2, r2, rrx
    879e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    87a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    87a6:	ebb6 0e02 	subs.w	lr, r6, r2
    87aa:	eb75 0e03 	sbcs.w	lr, r5, r3
    87ae:	bf22      	ittt	cs
    87b0:	1ab6      	subcs	r6, r6, r2
    87b2:	4675      	movcs	r5, lr
    87b4:	ea40 000c 	orrcs.w	r0, r0, ip
    87b8:	085b      	lsrs	r3, r3, #1
    87ba:	ea4f 0232 	mov.w	r2, r2, rrx
    87be:	ebb6 0e02 	subs.w	lr, r6, r2
    87c2:	eb75 0e03 	sbcs.w	lr, r5, r3
    87c6:	bf22      	ittt	cs
    87c8:	1ab6      	subcs	r6, r6, r2
    87ca:	4675      	movcs	r5, lr
    87cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    87d0:	085b      	lsrs	r3, r3, #1
    87d2:	ea4f 0232 	mov.w	r2, r2, rrx
    87d6:	ebb6 0e02 	subs.w	lr, r6, r2
    87da:	eb75 0e03 	sbcs.w	lr, r5, r3
    87de:	bf22      	ittt	cs
    87e0:	1ab6      	subcs	r6, r6, r2
    87e2:	4675      	movcs	r5, lr
    87e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    87e8:	085b      	lsrs	r3, r3, #1
    87ea:	ea4f 0232 	mov.w	r2, r2, rrx
    87ee:	ebb6 0e02 	subs.w	lr, r6, r2
    87f2:	eb75 0e03 	sbcs.w	lr, r5, r3
    87f6:	bf22      	ittt	cs
    87f8:	1ab6      	subcs	r6, r6, r2
    87fa:	4675      	movcs	r5, lr
    87fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    8800:	ea55 0e06 	orrs.w	lr, r5, r6
    8804:	d018      	beq.n	8838 <__aeabi_ddiv+0x114>
    8806:	ea4f 1505 	mov.w	r5, r5, lsl #4
    880a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    880e:	ea4f 1606 	mov.w	r6, r6, lsl #4
    8812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    881a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    881e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    8822:	d1c0      	bne.n	87a6 <__aeabi_ddiv+0x82>
    8824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8828:	d10b      	bne.n	8842 <__aeabi_ddiv+0x11e>
    882a:	ea41 0100 	orr.w	r1, r1, r0
    882e:	f04f 0000 	mov.w	r0, #0
    8832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    8836:	e7b6      	b.n	87a6 <__aeabi_ddiv+0x82>
    8838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    883c:	bf04      	itt	eq
    883e:	4301      	orreq	r1, r0
    8840:	2000      	moveq	r0, #0
    8842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8846:	bf88      	it	hi
    8848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    884c:	f63f aeaf 	bhi.w	85ae <__aeabi_dmul+0xde>
    8850:	ebb5 0c03 	subs.w	ip, r5, r3
    8854:	bf04      	itt	eq
    8856:	ebb6 0c02 	subseq.w	ip, r6, r2
    885a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    885e:	f150 0000 	adcs.w	r0, r0, #0
    8862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8866:	bd70      	pop	{r4, r5, r6, pc}
    8868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    886c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    8870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    8874:	bfc2      	ittt	gt
    8876:	ebd4 050c 	rsbsgt	r5, r4, ip
    887a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    887e:	bd70      	popgt	{r4, r5, r6, pc}
    8880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    8884:	f04f 0e00 	mov.w	lr, #0
    8888:	3c01      	subs	r4, #1
    888a:	e690      	b.n	85ae <__aeabi_dmul+0xde>
    888c:	ea45 0e06 	orr.w	lr, r5, r6
    8890:	e68d      	b.n	85ae <__aeabi_dmul+0xde>
    8892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    8896:	ea94 0f0c 	teq	r4, ip
    889a:	bf08      	it	eq
    889c:	ea95 0f0c 	teqeq	r5, ip
    88a0:	f43f af3b 	beq.w	871a <__aeabi_dmul+0x24a>
    88a4:	ea94 0f0c 	teq	r4, ip
    88a8:	d10a      	bne.n	88c0 <__aeabi_ddiv+0x19c>
    88aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    88ae:	f47f af34 	bne.w	871a <__aeabi_dmul+0x24a>
    88b2:	ea95 0f0c 	teq	r5, ip
    88b6:	f47f af25 	bne.w	8704 <__aeabi_dmul+0x234>
    88ba:	4610      	mov	r0, r2
    88bc:	4619      	mov	r1, r3
    88be:	e72c      	b.n	871a <__aeabi_dmul+0x24a>
    88c0:	ea95 0f0c 	teq	r5, ip
    88c4:	d106      	bne.n	88d4 <__aeabi_ddiv+0x1b0>
    88c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    88ca:	f43f aefd 	beq.w	86c8 <__aeabi_dmul+0x1f8>
    88ce:	4610      	mov	r0, r2
    88d0:	4619      	mov	r1, r3
    88d2:	e722      	b.n	871a <__aeabi_dmul+0x24a>
    88d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    88d8:	bf18      	it	ne
    88da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    88de:	f47f aec5 	bne.w	866c <__aeabi_dmul+0x19c>
    88e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    88e6:	f47f af0d 	bne.w	8704 <__aeabi_dmul+0x234>
    88ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    88ee:	f47f aeeb 	bne.w	86c8 <__aeabi_dmul+0x1f8>
    88f2:	e712      	b.n	871a <__aeabi_dmul+0x24a>

000088f4 <__aeabi_d2f>:
    88f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
    88f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    88fc:	bf24      	itt	cs
    88fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    8902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    8906:	d90d      	bls.n	8924 <__aeabi_d2f+0x30>
    8908:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    890c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    8910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    8914:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    8918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    891c:	bf08      	it	eq
    891e:	f020 0001 	biceq.w	r0, r0, #1
    8922:	4770      	bx	lr
    8924:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    8928:	d121      	bne.n	896e <__aeabi_d2f+0x7a>
    892a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    892e:	bfbc      	itt	lt
    8930:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    8934:	4770      	bxlt	lr
    8936:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    893a:	ea4f 5252 	mov.w	r2, r2, lsr #21
    893e:	f1c2 0218 	rsb	r2, r2, #24
    8942:	f1c2 0c20 	rsb	ip, r2, #32
    8946:	fa10 f30c 	lsls.w	r3, r0, ip
    894a:	fa20 f002 	lsr.w	r0, r0, r2
    894e:	bf18      	it	ne
    8950:	f040 0001 	orrne.w	r0, r0, #1
    8954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    8958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    895c:	fa03 fc0c 	lsl.w	ip, r3, ip
    8960:	ea40 000c 	orr.w	r0, r0, ip
    8964:	fa23 f302 	lsr.w	r3, r3, r2
    8968:	ea4f 0343 	mov.w	r3, r3, lsl #1
    896c:	e7cc      	b.n	8908 <__aeabi_d2f+0x14>
    896e:	ea7f 5362 	mvns.w	r3, r2, asr #21
    8972:	d107      	bne.n	8984 <__aeabi_d2f+0x90>
    8974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    8978:	bf1e      	ittt	ne
    897a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    897e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    8982:	4770      	bxne	lr
    8984:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    8988:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    898c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8990:	4770      	bx	lr
    8992:	bf00      	nop

00008994 <__aeabi_frsub>:
    8994:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    8998:	e002      	b.n	89a0 <__addsf3>
    899a:	bf00      	nop

0000899c <__aeabi_fsub>:
    899c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000089a0 <__addsf3>:
    89a0:	0042      	lsls	r2, r0, #1
    89a2:	bf1f      	itttt	ne
    89a4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    89a8:	ea92 0f03 	teqne	r2, r3
    89ac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    89b0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    89b4:	d06a      	beq.n	8a8c <__addsf3+0xec>
    89b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    89ba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    89be:	bfc1      	itttt	gt
    89c0:	18d2      	addgt	r2, r2, r3
    89c2:	4041      	eorgt	r1, r0
    89c4:	4048      	eorgt	r0, r1
    89c6:	4041      	eorgt	r1, r0
    89c8:	bfb8      	it	lt
    89ca:	425b      	neglt	r3, r3
    89cc:	2b19      	cmp	r3, #25
    89ce:	bf88      	it	hi
    89d0:	4770      	bxhi	lr
    89d2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    89d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    89da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    89de:	bf18      	it	ne
    89e0:	4240      	negne	r0, r0
    89e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    89e6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    89ea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    89ee:	bf18      	it	ne
    89f0:	4249      	negne	r1, r1
    89f2:	ea92 0f03 	teq	r2, r3
    89f6:	d03f      	beq.n	8a78 <__addsf3+0xd8>
    89f8:	f1a2 0201 	sub.w	r2, r2, #1
    89fc:	fa41 fc03 	asr.w	ip, r1, r3
    8a00:	eb10 000c 	adds.w	r0, r0, ip
    8a04:	f1c3 0320 	rsb	r3, r3, #32
    8a08:	fa01 f103 	lsl.w	r1, r1, r3
    8a0c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    8a10:	d502      	bpl.n	8a18 <__addsf3+0x78>
    8a12:	4249      	negs	r1, r1
    8a14:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    8a18:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    8a1c:	d313      	bcc.n	8a46 <__addsf3+0xa6>
    8a1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    8a22:	d306      	bcc.n	8a32 <__addsf3+0x92>
    8a24:	0840      	lsrs	r0, r0, #1
    8a26:	ea4f 0131 	mov.w	r1, r1, rrx
    8a2a:	f102 0201 	add.w	r2, r2, #1
    8a2e:	2afe      	cmp	r2, #254	; 0xfe
    8a30:	d251      	bcs.n	8ad6 <__addsf3+0x136>
    8a32:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    8a36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8a3a:	bf08      	it	eq
    8a3c:	f020 0001 	biceq.w	r0, r0, #1
    8a40:	ea40 0003 	orr.w	r0, r0, r3
    8a44:	4770      	bx	lr
    8a46:	0049      	lsls	r1, r1, #1
    8a48:	eb40 0000 	adc.w	r0, r0, r0
    8a4c:	3a01      	subs	r2, #1
    8a4e:	bf28      	it	cs
    8a50:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
    8a54:	d2ed      	bcs.n	8a32 <__addsf3+0x92>
    8a56:	fab0 fc80 	clz	ip, r0
    8a5a:	f1ac 0c08 	sub.w	ip, ip, #8
    8a5e:	ebb2 020c 	subs.w	r2, r2, ip
    8a62:	fa00 f00c 	lsl.w	r0, r0, ip
    8a66:	bfaa      	itet	ge
    8a68:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    8a6c:	4252      	neglt	r2, r2
    8a6e:	4318      	orrge	r0, r3
    8a70:	bfbc      	itt	lt
    8a72:	40d0      	lsrlt	r0, r2
    8a74:	4318      	orrlt	r0, r3
    8a76:	4770      	bx	lr
    8a78:	f092 0f00 	teq	r2, #0
    8a7c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    8a80:	bf06      	itte	eq
    8a82:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    8a86:	3201      	addeq	r2, #1
    8a88:	3b01      	subne	r3, #1
    8a8a:	e7b5      	b.n	89f8 <__addsf3+0x58>
    8a8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
    8a90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    8a94:	bf18      	it	ne
    8a96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    8a9a:	d021      	beq.n	8ae0 <__addsf3+0x140>
    8a9c:	ea92 0f03 	teq	r2, r3
    8aa0:	d004      	beq.n	8aac <__addsf3+0x10c>
    8aa2:	f092 0f00 	teq	r2, #0
    8aa6:	bf08      	it	eq
    8aa8:	4608      	moveq	r0, r1
    8aaa:	4770      	bx	lr
    8aac:	ea90 0f01 	teq	r0, r1
    8ab0:	bf1c      	itt	ne
    8ab2:	2000      	movne	r0, #0
    8ab4:	4770      	bxne	lr
    8ab6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    8aba:	d104      	bne.n	8ac6 <__addsf3+0x126>
    8abc:	0040      	lsls	r0, r0, #1
    8abe:	bf28      	it	cs
    8ac0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    8ac4:	4770      	bx	lr
    8ac6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    8aca:	bf3c      	itt	cc
    8acc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    8ad0:	4770      	bxcc	lr
    8ad2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    8ad6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    8ada:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8ade:	4770      	bx	lr
    8ae0:	ea7f 6222 	mvns.w	r2, r2, asr #24
    8ae4:	bf16      	itet	ne
    8ae6:	4608      	movne	r0, r1
    8ae8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    8aec:	4601      	movne	r1, r0
    8aee:	0242      	lsls	r2, r0, #9
    8af0:	bf06      	itte	eq
    8af2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    8af6:	ea90 0f01 	teqeq	r0, r1
    8afa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    8afe:	4770      	bx	lr

00008b00 <__aeabi_ui2f>:
    8b00:	f04f 0300 	mov.w	r3, #0
    8b04:	e004      	b.n	8b10 <__aeabi_i2f+0x8>
    8b06:	bf00      	nop

00008b08 <__aeabi_i2f>:
    8b08:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    8b0c:	bf48      	it	mi
    8b0e:	4240      	negmi	r0, r0
    8b10:	ea5f 0c00 	movs.w	ip, r0
    8b14:	bf08      	it	eq
    8b16:	4770      	bxeq	lr
    8b18:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    8b1c:	4601      	mov	r1, r0
    8b1e:	f04f 0000 	mov.w	r0, #0
    8b22:	e01c      	b.n	8b5e <__aeabi_l2f+0x2a>

00008b24 <__aeabi_ul2f>:
    8b24:	ea50 0201 	orrs.w	r2, r0, r1
    8b28:	bf08      	it	eq
    8b2a:	4770      	bxeq	lr
    8b2c:	f04f 0300 	mov.w	r3, #0
    8b30:	e00a      	b.n	8b48 <__aeabi_l2f+0x14>
    8b32:	bf00      	nop

00008b34 <__aeabi_l2f>:
    8b34:	ea50 0201 	orrs.w	r2, r0, r1
    8b38:	bf08      	it	eq
    8b3a:	4770      	bxeq	lr
    8b3c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    8b40:	d502      	bpl.n	8b48 <__aeabi_l2f+0x14>
    8b42:	4240      	negs	r0, r0
    8b44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8b48:	ea5f 0c01 	movs.w	ip, r1
    8b4c:	bf02      	ittt	eq
    8b4e:	4684      	moveq	ip, r0
    8b50:	4601      	moveq	r1, r0
    8b52:	2000      	moveq	r0, #0
    8b54:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    8b58:	bf08      	it	eq
    8b5a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    8b5e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    8b62:	fabc f28c 	clz	r2, ip
    8b66:	3a08      	subs	r2, #8
    8b68:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    8b6c:	db10      	blt.n	8b90 <__aeabi_l2f+0x5c>
    8b6e:	fa01 fc02 	lsl.w	ip, r1, r2
    8b72:	4463      	add	r3, ip
    8b74:	fa00 fc02 	lsl.w	ip, r0, r2
    8b78:	f1c2 0220 	rsb	r2, r2, #32
    8b7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    8b80:	fa20 f202 	lsr.w	r2, r0, r2
    8b84:	eb43 0002 	adc.w	r0, r3, r2
    8b88:	bf08      	it	eq
    8b8a:	f020 0001 	biceq.w	r0, r0, #1
    8b8e:	4770      	bx	lr
    8b90:	f102 0220 	add.w	r2, r2, #32
    8b94:	fa01 fc02 	lsl.w	ip, r1, r2
    8b98:	f1c2 0220 	rsb	r2, r2, #32
    8b9c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    8ba0:	fa21 f202 	lsr.w	r2, r1, r2
    8ba4:	eb43 0002 	adc.w	r0, r3, r2
    8ba8:	bf08      	it	eq
    8baa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    8bae:	4770      	bx	lr

00008bb0 <__aeabi_fmul>:
    8bb0:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8bb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    8bb8:	bf1e      	ittt	ne
    8bba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    8bbe:	ea92 0f0c 	teqne	r2, ip
    8bc2:	ea93 0f0c 	teqne	r3, ip
    8bc6:	d06f      	beq.n	8ca8 <__aeabi_fmul+0xf8>
    8bc8:	441a      	add	r2, r3
    8bca:	ea80 0c01 	eor.w	ip, r0, r1
    8bce:	0240      	lsls	r0, r0, #9
    8bd0:	bf18      	it	ne
    8bd2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    8bd6:	d01e      	beq.n	8c16 <__aeabi_fmul+0x66>
    8bd8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    8bdc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    8be0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    8be4:	fba0 3101 	umull	r3, r1, r0, r1
    8be8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    8bec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    8bf0:	bf3e      	ittt	cc
    8bf2:	0049      	lslcc	r1, r1, #1
    8bf4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    8bf8:	005b      	lslcc	r3, r3, #1
    8bfa:	ea40 0001 	orr.w	r0, r0, r1
    8bfe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    8c02:	2afd      	cmp	r2, #253	; 0xfd
    8c04:	d81d      	bhi.n	8c42 <__aeabi_fmul+0x92>
    8c06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    8c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8c0e:	bf08      	it	eq
    8c10:	f020 0001 	biceq.w	r0, r0, #1
    8c14:	4770      	bx	lr
    8c16:	f090 0f00 	teq	r0, #0
    8c1a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    8c1e:	bf08      	it	eq
    8c20:	0249      	lsleq	r1, r1, #9
    8c22:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    8c26:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    8c2a:	3a7f      	subs	r2, #127	; 0x7f
    8c2c:	bfc2      	ittt	gt
    8c2e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    8c32:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    8c36:	4770      	bxgt	lr
    8c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8c3c:	f04f 0300 	mov.w	r3, #0
    8c40:	3a01      	subs	r2, #1
    8c42:	dc5d      	bgt.n	8d00 <__aeabi_fmul+0x150>
    8c44:	f112 0f19 	cmn.w	r2, #25
    8c48:	bfdc      	itt	le
    8c4a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    8c4e:	4770      	bxle	lr
    8c50:	f1c2 0200 	rsb	r2, r2, #0
    8c54:	0041      	lsls	r1, r0, #1
    8c56:	fa21 f102 	lsr.w	r1, r1, r2
    8c5a:	f1c2 0220 	rsb	r2, r2, #32
    8c5e:	fa00 fc02 	lsl.w	ip, r0, r2
    8c62:	ea5f 0031 	movs.w	r0, r1, rrx
    8c66:	f140 0000 	adc.w	r0, r0, #0
    8c6a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    8c6e:	bf08      	it	eq
    8c70:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    8c74:	4770      	bx	lr
    8c76:	f092 0f00 	teq	r2, #0
    8c7a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    8c7e:	bf02      	ittt	eq
    8c80:	0040      	lsleq	r0, r0, #1
    8c82:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    8c86:	3a01      	subeq	r2, #1
    8c88:	d0f9      	beq.n	8c7e <__aeabi_fmul+0xce>
    8c8a:	ea40 000c 	orr.w	r0, r0, ip
    8c8e:	f093 0f00 	teq	r3, #0
    8c92:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    8c96:	bf02      	ittt	eq
    8c98:	0049      	lsleq	r1, r1, #1
    8c9a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    8c9e:	3b01      	subeq	r3, #1
    8ca0:	d0f9      	beq.n	8c96 <__aeabi_fmul+0xe6>
    8ca2:	ea41 010c 	orr.w	r1, r1, ip
    8ca6:	e78f      	b.n	8bc8 <__aeabi_fmul+0x18>
    8ca8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    8cac:	ea92 0f0c 	teq	r2, ip
    8cb0:	bf18      	it	ne
    8cb2:	ea93 0f0c 	teqne	r3, ip
    8cb6:	d00a      	beq.n	8cce <__aeabi_fmul+0x11e>
    8cb8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    8cbc:	bf18      	it	ne
    8cbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    8cc2:	d1d8      	bne.n	8c76 <__aeabi_fmul+0xc6>
    8cc4:	ea80 0001 	eor.w	r0, r0, r1
    8cc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    8ccc:	4770      	bx	lr
    8cce:	f090 0f00 	teq	r0, #0
    8cd2:	bf17      	itett	ne
    8cd4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    8cd8:	4608      	moveq	r0, r1
    8cda:	f091 0f00 	teqne	r1, #0
    8cde:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    8ce2:	d014      	beq.n	8d0e <__aeabi_fmul+0x15e>
    8ce4:	ea92 0f0c 	teq	r2, ip
    8ce8:	d101      	bne.n	8cee <__aeabi_fmul+0x13e>
    8cea:	0242      	lsls	r2, r0, #9
    8cec:	d10f      	bne.n	8d0e <__aeabi_fmul+0x15e>
    8cee:	ea93 0f0c 	teq	r3, ip
    8cf2:	d103      	bne.n	8cfc <__aeabi_fmul+0x14c>
    8cf4:	024b      	lsls	r3, r1, #9
    8cf6:	bf18      	it	ne
    8cf8:	4608      	movne	r0, r1
    8cfa:	d108      	bne.n	8d0e <__aeabi_fmul+0x15e>
    8cfc:	ea80 0001 	eor.w	r0, r0, r1
    8d00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    8d04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    8d08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8d0c:	4770      	bx	lr
    8d0e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    8d12:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    8d16:	4770      	bx	lr

00008d18 <__aeabi_fdiv>:
    8d18:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8d1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    8d20:	bf1e      	ittt	ne
    8d22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    8d26:	ea92 0f0c 	teqne	r2, ip
    8d2a:	ea93 0f0c 	teqne	r3, ip
    8d2e:	d069      	beq.n	8e04 <__aeabi_fdiv+0xec>
    8d30:	eba2 0203 	sub.w	r2, r2, r3
    8d34:	ea80 0c01 	eor.w	ip, r0, r1
    8d38:	0249      	lsls	r1, r1, #9
    8d3a:	ea4f 2040 	mov.w	r0, r0, lsl #9
    8d3e:	d037      	beq.n	8db0 <__aeabi_fdiv+0x98>
    8d40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    8d44:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    8d48:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    8d4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    8d50:	428b      	cmp	r3, r1
    8d52:	bf38      	it	cc
    8d54:	005b      	lslcc	r3, r3, #1
    8d56:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    8d5a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    8d5e:	428b      	cmp	r3, r1
    8d60:	bf24      	itt	cs
    8d62:	1a5b      	subcs	r3, r3, r1
    8d64:	ea40 000c 	orrcs.w	r0, r0, ip
    8d68:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    8d6c:	bf24      	itt	cs
    8d6e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    8d72:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    8d76:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    8d7a:	bf24      	itt	cs
    8d7c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    8d80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    8d84:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    8d88:	bf24      	itt	cs
    8d8a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    8d8e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    8d92:	011b      	lsls	r3, r3, #4
    8d94:	bf18      	it	ne
    8d96:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    8d9a:	d1e0      	bne.n	8d5e <__aeabi_fdiv+0x46>
    8d9c:	2afd      	cmp	r2, #253	; 0xfd
    8d9e:	f63f af50 	bhi.w	8c42 <__aeabi_fmul+0x92>
    8da2:	428b      	cmp	r3, r1
    8da4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8da8:	bf08      	it	eq
    8daa:	f020 0001 	biceq.w	r0, r0, #1
    8dae:	4770      	bx	lr
    8db0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    8db4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    8db8:	327f      	adds	r2, #127	; 0x7f
    8dba:	bfc2      	ittt	gt
    8dbc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    8dc0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    8dc4:	4770      	bxgt	lr
    8dc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8dca:	f04f 0300 	mov.w	r3, #0
    8dce:	3a01      	subs	r2, #1
    8dd0:	e737      	b.n	8c42 <__aeabi_fmul+0x92>
    8dd2:	f092 0f00 	teq	r2, #0
    8dd6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    8dda:	bf02      	ittt	eq
    8ddc:	0040      	lsleq	r0, r0, #1
    8dde:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    8de2:	3a01      	subeq	r2, #1
    8de4:	d0f9      	beq.n	8dda <__aeabi_fdiv+0xc2>
    8de6:	ea40 000c 	orr.w	r0, r0, ip
    8dea:	f093 0f00 	teq	r3, #0
    8dee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    8df2:	bf02      	ittt	eq
    8df4:	0049      	lsleq	r1, r1, #1
    8df6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    8dfa:	3b01      	subeq	r3, #1
    8dfc:	d0f9      	beq.n	8df2 <__aeabi_fdiv+0xda>
    8dfe:	ea41 010c 	orr.w	r1, r1, ip
    8e02:	e795      	b.n	8d30 <__aeabi_fdiv+0x18>
    8e04:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    8e08:	ea92 0f0c 	teq	r2, ip
    8e0c:	d108      	bne.n	8e20 <__aeabi_fdiv+0x108>
    8e0e:	0242      	lsls	r2, r0, #9
    8e10:	f47f af7d 	bne.w	8d0e <__aeabi_fmul+0x15e>
    8e14:	ea93 0f0c 	teq	r3, ip
    8e18:	f47f af70 	bne.w	8cfc <__aeabi_fmul+0x14c>
    8e1c:	4608      	mov	r0, r1
    8e1e:	e776      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e20:	ea93 0f0c 	teq	r3, ip
    8e24:	d104      	bne.n	8e30 <__aeabi_fdiv+0x118>
    8e26:	024b      	lsls	r3, r1, #9
    8e28:	f43f af4c 	beq.w	8cc4 <__aeabi_fmul+0x114>
    8e2c:	4608      	mov	r0, r1
    8e2e:	e76e      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e30:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    8e34:	bf18      	it	ne
    8e36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    8e3a:	d1ca      	bne.n	8dd2 <__aeabi_fdiv+0xba>
    8e3c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    8e40:	f47f af5c 	bne.w	8cfc <__aeabi_fmul+0x14c>
    8e44:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    8e48:	f47f af3c 	bne.w	8cc4 <__aeabi_fmul+0x114>
    8e4c:	e75f      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e4e:	bf00      	nop

00008e50 <__aeabi_ldivmod>:
    8e50:	b97b      	cbnz	r3, 8e72 <__aeabi_ldivmod+0x22>
    8e52:	b972      	cbnz	r2, 8e72 <__aeabi_ldivmod+0x22>
    8e54:	2900      	cmp	r1, #0
    8e56:	bfbe      	ittt	lt
    8e58:	2000      	movlt	r0, #0
    8e5a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
    8e5e:	e006      	blt.n	8e6e <__aeabi_ldivmod+0x1e>
    8e60:	bf08      	it	eq
    8e62:	2800      	cmpeq	r0, #0
    8e64:	bf1c      	itt	ne
    8e66:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
    8e6a:	f04f 30ff 	movne.w	r0, #4294967295
    8e6e:	f000 b857 	b.w	8f20 <__aeabi_idiv0>
    8e72:	f1ad 0c08 	sub.w	ip, sp, #8
    8e76:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    8e7a:	2900      	cmp	r1, #0
    8e7c:	db09      	blt.n	8e92 <__aeabi_ldivmod+0x42>
    8e7e:	2b00      	cmp	r3, #0
    8e80:	db1a      	blt.n	8eb8 <__aeabi_ldivmod+0x68>
    8e82:	f000 f915 	bl	90b0 <__udivmoddi4>
    8e86:	f8dd e004 	ldr.w	lr, [sp, #4]
    8e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8e8e:	b004      	add	sp, #16
    8e90:	4770      	bx	lr
    8e92:	4240      	negs	r0, r0
    8e94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8e98:	2b00      	cmp	r3, #0
    8e9a:	db1b      	blt.n	8ed4 <__aeabi_ldivmod+0x84>
    8e9c:	f000 f908 	bl	90b0 <__udivmoddi4>
    8ea0:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8ea8:	b004      	add	sp, #16
    8eaa:	4240      	negs	r0, r0
    8eac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8eb0:	4252      	negs	r2, r2
    8eb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eb6:	4770      	bx	lr
    8eb8:	4252      	negs	r2, r2
    8eba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8ebe:	f000 f8f7 	bl	90b0 <__udivmoddi4>
    8ec2:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ec6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8eca:	b004      	add	sp, #16
    8ecc:	4240      	negs	r0, r0
    8ece:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8ed2:	4770      	bx	lr
    8ed4:	4252      	negs	r2, r2
    8ed6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eda:	f000 f8e9 	bl	90b0 <__udivmoddi4>
    8ede:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ee2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8ee6:	b004      	add	sp, #16
    8ee8:	4252      	negs	r2, r2
    8eea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eee:	4770      	bx	lr

00008ef0 <__aeabi_uldivmod>:
    8ef0:	b953      	cbnz	r3, 8f08 <__aeabi_uldivmod+0x18>
    8ef2:	b94a      	cbnz	r2, 8f08 <__aeabi_uldivmod+0x18>
    8ef4:	2900      	cmp	r1, #0
    8ef6:	bf08      	it	eq
    8ef8:	2800      	cmpeq	r0, #0
    8efa:	bf1c      	itt	ne
    8efc:	f04f 31ff 	movne.w	r1, #4294967295
    8f00:	f04f 30ff 	movne.w	r0, #4294967295
    8f04:	f000 b80c 	b.w	8f20 <__aeabi_idiv0>
    8f08:	f1ad 0c08 	sub.w	ip, sp, #8
    8f0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    8f10:	f000 f8ce 	bl	90b0 <__udivmoddi4>
    8f14:	f8dd e004 	ldr.w	lr, [sp, #4]
    8f18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8f1c:	b004      	add	sp, #16
    8f1e:	4770      	bx	lr

00008f20 <__aeabi_idiv0>:
    8f20:	4770      	bx	lr
    8f22:	bf00      	nop

00008f24 <__gedf2>:
    8f24:	f04f 3cff 	mov.w	ip, #4294967295
    8f28:	e006      	b.n	8f38 <__cmpdf2+0x4>
    8f2a:	bf00      	nop

00008f2c <__ledf2>:
    8f2c:	f04f 0c01 	mov.w	ip, #1
    8f30:	e002      	b.n	8f38 <__cmpdf2+0x4>
    8f32:	bf00      	nop

00008f34 <__cmpdf2>:
    8f34:	f04f 0c01 	mov.w	ip, #1
    8f38:	f84d cd04 	str.w	ip, [sp, #-4]!
    8f3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    8f40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8f44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    8f48:	bf18      	it	ne
    8f4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    8f4e:	d01b      	beq.n	8f88 <__cmpdf2+0x54>
    8f50:	b001      	add	sp, #4
    8f52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    8f56:	bf0c      	ite	eq
    8f58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    8f5c:	ea91 0f03 	teqne	r1, r3
    8f60:	bf02      	ittt	eq
    8f62:	ea90 0f02 	teqeq	r0, r2
    8f66:	2000      	moveq	r0, #0
    8f68:	4770      	bxeq	lr
    8f6a:	f110 0f00 	cmn.w	r0, #0
    8f6e:	ea91 0f03 	teq	r1, r3
    8f72:	bf58      	it	pl
    8f74:	4299      	cmppl	r1, r3
    8f76:	bf08      	it	eq
    8f78:	4290      	cmpeq	r0, r2
    8f7a:	bf2c      	ite	cs
    8f7c:	17d8      	asrcs	r0, r3, #31
    8f7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    8f82:	f040 0001 	orr.w	r0, r0, #1
    8f86:	4770      	bx	lr
    8f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    8f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8f90:	d102      	bne.n	8f98 <__cmpdf2+0x64>
    8f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    8f96:	d107      	bne.n	8fa8 <__cmpdf2+0x74>
    8f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    8f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8fa0:	d1d6      	bne.n	8f50 <__cmpdf2+0x1c>
    8fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    8fa6:	d0d3      	beq.n	8f50 <__cmpdf2+0x1c>
    8fa8:	f85d 0b04 	ldr.w	r0, [sp], #4
    8fac:	4770      	bx	lr
    8fae:	bf00      	nop

00008fb0 <__aeabi_cdrcmple>:
    8fb0:	4684      	mov	ip, r0
    8fb2:	4610      	mov	r0, r2
    8fb4:	4662      	mov	r2, ip
    8fb6:	468c      	mov	ip, r1
    8fb8:	4619      	mov	r1, r3
    8fba:	4663      	mov	r3, ip
    8fbc:	e000      	b.n	8fc0 <__aeabi_cdcmpeq>
    8fbe:	bf00      	nop

00008fc0 <__aeabi_cdcmpeq>:
    8fc0:	b501      	push	{r0, lr}
    8fc2:	f7ff ffb7 	bl	8f34 <__cmpdf2>
    8fc6:	2800      	cmp	r0, #0
    8fc8:	bf48      	it	mi
    8fca:	f110 0f00 	cmnmi.w	r0, #0
    8fce:	bd01      	pop	{r0, pc}

00008fd0 <__aeabi_dcmpeq>:
    8fd0:	f84d ed08 	str.w	lr, [sp, #-8]!
    8fd4:	f7ff fff4 	bl	8fc0 <__aeabi_cdcmpeq>
    8fd8:	bf0c      	ite	eq
    8fda:	2001      	moveq	r0, #1
    8fdc:	2000      	movne	r0, #0
    8fde:	f85d fb08 	ldr.w	pc, [sp], #8
    8fe2:	bf00      	nop

00008fe4 <__aeabi_dcmplt>:
    8fe4:	f84d ed08 	str.w	lr, [sp, #-8]!
    8fe8:	f7ff ffea 	bl	8fc0 <__aeabi_cdcmpeq>
    8fec:	bf34      	ite	cc
    8fee:	2001      	movcc	r0, #1
    8ff0:	2000      	movcs	r0, #0
    8ff2:	f85d fb08 	ldr.w	pc, [sp], #8
    8ff6:	bf00      	nop

00008ff8 <__aeabi_dcmple>:
    8ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
    8ffc:	f7ff ffe0 	bl	8fc0 <__aeabi_cdcmpeq>
    9000:	bf94      	ite	ls
    9002:	2001      	movls	r0, #1
    9004:	2000      	movhi	r0, #0
    9006:	f85d fb08 	ldr.w	pc, [sp], #8
    900a:	bf00      	nop

0000900c <__aeabi_dcmpge>:
    900c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9010:	f7ff ffce 	bl	8fb0 <__aeabi_cdrcmple>
    9014:	bf94      	ite	ls
    9016:	2001      	movls	r0, #1
    9018:	2000      	movhi	r0, #0
    901a:	f85d fb08 	ldr.w	pc, [sp], #8
    901e:	bf00      	nop

00009020 <__aeabi_dcmpgt>:
    9020:	f84d ed08 	str.w	lr, [sp, #-8]!
    9024:	f7ff ffc4 	bl	8fb0 <__aeabi_cdrcmple>
    9028:	bf34      	ite	cc
    902a:	2001      	movcc	r0, #1
    902c:	2000      	movcs	r0, #0
    902e:	f85d fb08 	ldr.w	pc, [sp], #8
    9032:	bf00      	nop

00009034 <__aeabi_dcmpun>:
    9034:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9038:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    903c:	d102      	bne.n	9044 <__aeabi_dcmpun+0x10>
    903e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9042:	d10a      	bne.n	905a <__aeabi_dcmpun+0x26>
    9044:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9048:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    904c:	d102      	bne.n	9054 <__aeabi_dcmpun+0x20>
    904e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9052:	d102      	bne.n	905a <__aeabi_dcmpun+0x26>
    9054:	f04f 0000 	mov.w	r0, #0
    9058:	4770      	bx	lr
    905a:	f04f 0001 	mov.w	r0, #1
    905e:	4770      	bx	lr

00009060 <__aeabi_d2iz>:
    9060:	ea4f 0241 	mov.w	r2, r1, lsl #1
    9064:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    9068:	d215      	bcs.n	9096 <__aeabi_d2iz+0x36>
    906a:	d511      	bpl.n	9090 <__aeabi_d2iz+0x30>
    906c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    9070:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    9074:	d912      	bls.n	909c <__aeabi_d2iz+0x3c>
    9076:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    907a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    907e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    9082:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    9086:	fa23 f002 	lsr.w	r0, r3, r2
    908a:	bf18      	it	ne
    908c:	4240      	negne	r0, r0
    908e:	4770      	bx	lr
    9090:	f04f 0000 	mov.w	r0, #0
    9094:	4770      	bx	lr
    9096:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    909a:	d105      	bne.n	90a8 <__aeabi_d2iz+0x48>
    909c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    90a0:	bf08      	it	eq
    90a2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    90a6:	4770      	bx	lr
    90a8:	f04f 0000 	mov.w	r0, #0
    90ac:	4770      	bx	lr
    90ae:	bf00      	nop

000090b0 <__udivmoddi4>:
    90b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    90b4:	4686      	mov	lr, r0
    90b6:	468c      	mov	ip, r1
    90b8:	4608      	mov	r0, r1
    90ba:	9e08      	ldr	r6, [sp, #32]
    90bc:	4615      	mov	r5, r2
    90be:	4674      	mov	r4, lr
    90c0:	4619      	mov	r1, r3
    90c2:	2b00      	cmp	r3, #0
    90c4:	f040 80c1 	bne.w	924a <__udivmoddi4+0x19a>
    90c8:	4285      	cmp	r5, r0
    90ca:	fab2 f282 	clz	r2, r2
    90ce:	d945      	bls.n	915c <__udivmoddi4+0xac>
    90d0:	b14a      	cbz	r2, 90e6 <__udivmoddi4+0x36>
    90d2:	f1c2 0320 	rsb	r3, r2, #32
    90d6:	fa00 fc02 	lsl.w	ip, r0, r2
    90da:	4095      	lsls	r5, r2
    90dc:	4094      	lsls	r4, r2
    90de:	fa2e f303 	lsr.w	r3, lr, r3
    90e2:	ea43 0c0c 	orr.w	ip, r3, ip
    90e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    90ea:	b2a8      	uxth	r0, r5
    90ec:	0c23      	lsrs	r3, r4, #16
    90ee:	fbbc f8fe 	udiv	r8, ip, lr
    90f2:	fb0e cc18 	mls	ip, lr, r8, ip
    90f6:	fb08 f900 	mul.w	r9, r8, r0
    90fa:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
    90fe:	4599      	cmp	r9, r3
    9100:	d928      	bls.n	9154 <__udivmoddi4+0xa4>
    9102:	18eb      	adds	r3, r5, r3
    9104:	f108 37ff 	add.w	r7, r8, #4294967295
    9108:	d204      	bcs.n	9114 <__udivmoddi4+0x64>
    910a:	4599      	cmp	r9, r3
    910c:	d902      	bls.n	9114 <__udivmoddi4+0x64>
    910e:	f1a8 0702 	sub.w	r7, r8, #2
    9112:	442b      	add	r3, r5
    9114:	eba3 0309 	sub.w	r3, r3, r9
    9118:	b2a4      	uxth	r4, r4
    911a:	fbb3 fcfe 	udiv	ip, r3, lr
    911e:	fb0e 331c 	mls	r3, lr, ip, r3
    9122:	fb0c f000 	mul.w	r0, ip, r0
    9126:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    912a:	42a0      	cmp	r0, r4
    912c:	d914      	bls.n	9158 <__udivmoddi4+0xa8>
    912e:	192c      	adds	r4, r5, r4
    9130:	f10c 33ff 	add.w	r3, ip, #4294967295
    9134:	d204      	bcs.n	9140 <__udivmoddi4+0x90>
    9136:	42a0      	cmp	r0, r4
    9138:	d902      	bls.n	9140 <__udivmoddi4+0x90>
    913a:	f1ac 0302 	sub.w	r3, ip, #2
    913e:	442c      	add	r4, r5
    9140:	1a24      	subs	r4, r4, r0
    9142:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
    9146:	b11e      	cbz	r6, 9150 <__udivmoddi4+0xa0>
    9148:	40d4      	lsrs	r4, r2
    914a:	2300      	movs	r3, #0
    914c:	6034      	str	r4, [r6, #0]
    914e:	6073      	str	r3, [r6, #4]
    9150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9154:	4647      	mov	r7, r8
    9156:	e7dd      	b.n	9114 <__udivmoddi4+0x64>
    9158:	4663      	mov	r3, ip
    915a:	e7f1      	b.n	9140 <__udivmoddi4+0x90>
    915c:	bb92      	cbnz	r2, 91c4 <__udivmoddi4+0x114>
    915e:	1b43      	subs	r3, r0, r5
    9160:	2101      	movs	r1, #1
    9162:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    9166:	b2af      	uxth	r7, r5
    9168:	0c20      	lsrs	r0, r4, #16
    916a:	fbb3 fcfe 	udiv	ip, r3, lr
    916e:	fb0e 331c 	mls	r3, lr, ip, r3
    9172:	fb0c f807 	mul.w	r8, ip, r7
    9176:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    917a:	4598      	cmp	r8, r3
    917c:	d961      	bls.n	9242 <__udivmoddi4+0x192>
    917e:	18eb      	adds	r3, r5, r3
    9180:	f10c 30ff 	add.w	r0, ip, #4294967295
    9184:	d204      	bcs.n	9190 <__udivmoddi4+0xe0>
    9186:	4598      	cmp	r8, r3
    9188:	d902      	bls.n	9190 <__udivmoddi4+0xe0>
    918a:	f1ac 0002 	sub.w	r0, ip, #2
    918e:	442b      	add	r3, r5
    9190:	eba3 0308 	sub.w	r3, r3, r8
    9194:	b2a4      	uxth	r4, r4
    9196:	fbb3 fcfe 	udiv	ip, r3, lr
    919a:	fb0e 331c 	mls	r3, lr, ip, r3
    919e:	fb0c f707 	mul.w	r7, ip, r7
    91a2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    91a6:	42a7      	cmp	r7, r4
    91a8:	d94d      	bls.n	9246 <__udivmoddi4+0x196>
    91aa:	192c      	adds	r4, r5, r4
    91ac:	f10c 33ff 	add.w	r3, ip, #4294967295
    91b0:	d204      	bcs.n	91bc <__udivmoddi4+0x10c>
    91b2:	42a7      	cmp	r7, r4
    91b4:	d902      	bls.n	91bc <__udivmoddi4+0x10c>
    91b6:	f1ac 0302 	sub.w	r3, ip, #2
    91ba:	442c      	add	r4, r5
    91bc:	1be4      	subs	r4, r4, r7
    91be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    91c2:	e7c0      	b.n	9146 <__udivmoddi4+0x96>
    91c4:	f1c2 0320 	rsb	r3, r2, #32
    91c8:	4095      	lsls	r5, r2
    91ca:	4094      	lsls	r4, r2
    91cc:	fa20 f103 	lsr.w	r1, r0, r3
    91d0:	fa2e f303 	lsr.w	r3, lr, r3
    91d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    91d8:	4090      	lsls	r0, r2
    91da:	b2af      	uxth	r7, r5
    91dc:	4303      	orrs	r3, r0
    91de:	fbb1 fcfe 	udiv	ip, r1, lr
    91e2:	fb0e 101c 	mls	r0, lr, ip, r1
    91e6:	0c19      	lsrs	r1, r3, #16
    91e8:	fb0c f807 	mul.w	r8, ip, r7
    91ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    91f0:	4588      	cmp	r8, r1
    91f2:	d922      	bls.n	923a <__udivmoddi4+0x18a>
    91f4:	1869      	adds	r1, r5, r1
    91f6:	f10c 30ff 	add.w	r0, ip, #4294967295
    91fa:	d204      	bcs.n	9206 <__udivmoddi4+0x156>
    91fc:	4588      	cmp	r8, r1
    91fe:	d902      	bls.n	9206 <__udivmoddi4+0x156>
    9200:	f1ac 0002 	sub.w	r0, ip, #2
    9204:	4429      	add	r1, r5
    9206:	eba1 0108 	sub.w	r1, r1, r8
    920a:	b29b      	uxth	r3, r3
    920c:	fbb1 fcfe 	udiv	ip, r1, lr
    9210:	fb0e 111c 	mls	r1, lr, ip, r1
    9214:	fb0c f707 	mul.w	r7, ip, r7
    9218:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    921c:	429f      	cmp	r7, r3
    921e:	d90e      	bls.n	923e <__udivmoddi4+0x18e>
    9220:	18eb      	adds	r3, r5, r3
    9222:	f10c 31ff 	add.w	r1, ip, #4294967295
    9226:	d204      	bcs.n	9232 <__udivmoddi4+0x182>
    9228:	429f      	cmp	r7, r3
    922a:	d902      	bls.n	9232 <__udivmoddi4+0x182>
    922c:	f1ac 0102 	sub.w	r1, ip, #2
    9230:	442b      	add	r3, r5
    9232:	1bdb      	subs	r3, r3, r7
    9234:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    9238:	e793      	b.n	9162 <__udivmoddi4+0xb2>
    923a:	4660      	mov	r0, ip
    923c:	e7e3      	b.n	9206 <__udivmoddi4+0x156>
    923e:	4661      	mov	r1, ip
    9240:	e7f7      	b.n	9232 <__udivmoddi4+0x182>
    9242:	4660      	mov	r0, ip
    9244:	e7a4      	b.n	9190 <__udivmoddi4+0xe0>
    9246:	4663      	mov	r3, ip
    9248:	e7b8      	b.n	91bc <__udivmoddi4+0x10c>
    924a:	4283      	cmp	r3, r0
    924c:	d906      	bls.n	925c <__udivmoddi4+0x1ac>
    924e:	b916      	cbnz	r6, 9256 <__udivmoddi4+0x1a6>
    9250:	2100      	movs	r1, #0
    9252:	4608      	mov	r0, r1
    9254:	e77c      	b.n	9150 <__udivmoddi4+0xa0>
    9256:	e9c6 e000 	strd	lr, r0, [r6]
    925a:	e7f9      	b.n	9250 <__udivmoddi4+0x1a0>
    925c:	fab3 f783 	clz	r7, r3
    9260:	b98f      	cbnz	r7, 9286 <__udivmoddi4+0x1d6>
    9262:	4283      	cmp	r3, r0
    9264:	d301      	bcc.n	926a <__udivmoddi4+0x1ba>
    9266:	4572      	cmp	r2, lr
    9268:	d808      	bhi.n	927c <__udivmoddi4+0x1cc>
    926a:	ebbe 0402 	subs.w	r4, lr, r2
    926e:	eb60 0303 	sbc.w	r3, r0, r3
    9272:	2001      	movs	r0, #1
    9274:	469c      	mov	ip, r3
    9276:	b91e      	cbnz	r6, 9280 <__udivmoddi4+0x1d0>
    9278:	2100      	movs	r1, #0
    927a:	e769      	b.n	9150 <__udivmoddi4+0xa0>
    927c:	4638      	mov	r0, r7
    927e:	e7fa      	b.n	9276 <__udivmoddi4+0x1c6>
    9280:	e9c6 4c00 	strd	r4, ip, [r6]
    9284:	e7f8      	b.n	9278 <__udivmoddi4+0x1c8>
    9286:	f1c7 0c20 	rsb	ip, r7, #32
    928a:	40bb      	lsls	r3, r7
    928c:	fa0e f507 	lsl.w	r5, lr, r7
    9290:	fa22 f40c 	lsr.w	r4, r2, ip
    9294:	fa2e f10c 	lsr.w	r1, lr, ip
    9298:	40ba      	lsls	r2, r7
    929a:	431c      	orrs	r4, r3
    929c:	fa20 f30c 	lsr.w	r3, r0, ip
    92a0:	40b8      	lsls	r0, r7
    92a2:	ea4f 4914 	mov.w	r9, r4, lsr #16
    92a6:	4301      	orrs	r1, r0
    92a8:	fa1f fe84 	uxth.w	lr, r4
    92ac:	fbb3 f8f9 	udiv	r8, r3, r9
    92b0:	fb09 3018 	mls	r0, r9, r8, r3
    92b4:	0c0b      	lsrs	r3, r1, #16
    92b6:	fb08 fa0e 	mul.w	sl, r8, lr
    92ba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    92be:	459a      	cmp	sl, r3
    92c0:	d940      	bls.n	9344 <__udivmoddi4+0x294>
    92c2:	18e3      	adds	r3, r4, r3
    92c4:	f108 30ff 	add.w	r0, r8, #4294967295
    92c8:	d204      	bcs.n	92d4 <__udivmoddi4+0x224>
    92ca:	459a      	cmp	sl, r3
    92cc:	d902      	bls.n	92d4 <__udivmoddi4+0x224>
    92ce:	f1a8 0002 	sub.w	r0, r8, #2
    92d2:	4423      	add	r3, r4
    92d4:	eba3 030a 	sub.w	r3, r3, sl
    92d8:	b289      	uxth	r1, r1
    92da:	fbb3 f8f9 	udiv	r8, r3, r9
    92de:	fb09 3318 	mls	r3, r9, r8, r3
    92e2:	fb08 fe0e 	mul.w	lr, r8, lr
    92e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    92ea:	458e      	cmp	lr, r1
    92ec:	d92c      	bls.n	9348 <__udivmoddi4+0x298>
    92ee:	1861      	adds	r1, r4, r1
    92f0:	f108 33ff 	add.w	r3, r8, #4294967295
    92f4:	d204      	bcs.n	9300 <__udivmoddi4+0x250>
    92f6:	458e      	cmp	lr, r1
    92f8:	d902      	bls.n	9300 <__udivmoddi4+0x250>
    92fa:	f1a8 0302 	sub.w	r3, r8, #2
    92fe:	4421      	add	r1, r4
    9300:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    9304:	eba1 010e 	sub.w	r1, r1, lr
    9308:	fba0 9802 	umull	r9, r8, r0, r2
    930c:	4541      	cmp	r1, r8
    930e:	46ce      	mov	lr, r9
    9310:	4643      	mov	r3, r8
    9312:	d302      	bcc.n	931a <__udivmoddi4+0x26a>
    9314:	d106      	bne.n	9324 <__udivmoddi4+0x274>
    9316:	454d      	cmp	r5, r9
    9318:	d204      	bcs.n	9324 <__udivmoddi4+0x274>
    931a:	3801      	subs	r0, #1
    931c:	ebb9 0e02 	subs.w	lr, r9, r2
    9320:	eb68 0304 	sbc.w	r3, r8, r4
    9324:	2e00      	cmp	r6, #0
    9326:	d0a7      	beq.n	9278 <__udivmoddi4+0x1c8>
    9328:	ebb5 020e 	subs.w	r2, r5, lr
    932c:	eb61 0103 	sbc.w	r1, r1, r3
    9330:	fa01 fc0c 	lsl.w	ip, r1, ip
    9334:	fa22 f307 	lsr.w	r3, r2, r7
    9338:	40f9      	lsrs	r1, r7
    933a:	ea4c 0303 	orr.w	r3, ip, r3
    933e:	e9c6 3100 	strd	r3, r1, [r6]
    9342:	e799      	b.n	9278 <__udivmoddi4+0x1c8>
    9344:	4640      	mov	r0, r8
    9346:	e7c5      	b.n	92d4 <__udivmoddi4+0x224>
    9348:	4643      	mov	r3, r8
    934a:	e7d9      	b.n	9300 <__udivmoddi4+0x250>

0000934c <strcmp>:
    934c:	f810 2b01 	ldrb.w	r2, [r0], #1
    9350:	f811 3b01 	ldrb.w	r3, [r1], #1
    9354:	2a01      	cmp	r2, #1
    9356:	bf28      	it	cs
    9358:	429a      	cmpcs	r2, r3
    935a:	d0f7      	beq.n	934c <strcmp>
    935c:	1ad0      	subs	r0, r2, r3
    935e:	4770      	bx	lr

00009360 <strlen>:
    9360:	4603      	mov	r3, r0
    9362:	f813 2b01 	ldrb.w	r2, [r3], #1
    9366:	2a00      	cmp	r2, #0
    9368:	d1fb      	bne.n	9362 <strlen+0x2>
    936a:	1a18      	subs	r0, r3, r0
    936c:	3801      	subs	r0, #1
    936e:	4770      	bx	lr

00009370 <ntc_temperature>:
  printf("Beta=%f\n",beta);
  return beta;
 
}
  
float ntc_temperature(uint16_t conversao,uint8_t sensor_number){
    9370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9372:	460c      	mov	r4, r1
  //sources:  https://blog.eletrogate.com/termistor-ntc-para-controle-de-temperatura/
  //          https://elcereza.com/termistor/
  float voltageUc = conversao*(ADC_VOLTAGE_REF/(ADC_RESOLUTION-1));
    9374:	f7ff f842 	bl	83fc <__aeabi_i2d>
    9378:	a325      	add	r3, pc, #148	; (adr r3, 9410 <ntc_temperature+0xa0>)
    937a:	e9d3 2300 	ldrd	r2, r3, [r3]
    937e:	f7ff f8a7 	bl	84d0 <__aeabi_dmul>
    9382:	f7ff fab7 	bl	88f4 <__aeabi_d2f>
    9386:	4605      	mov	r5, r0
  //printf("voltageUC=%f\n",voltageUc);

  float resistor=0;
  switch (sensor_number){
    9388:	1e63      	subs	r3, r4, #1
    938a:	b2db      	uxtb	r3, r3
    938c:	2b02      	cmp	r3, #2
    938e:	bf96      	itet	ls
    9390:	4a27      	ldrls	r2, [pc, #156]	; (9430 <ntc_temperature+0xc0>)
  float voltageUc = conversao*(ADC_VOLTAGE_REF/(ADC_RESOLUTION-1));
    9392:	2000      	movhi	r0, #0
    9394:	f852 0023 	ldrls.w	r0, [r2, r3, lsl #2]
    case NTC_1: resistor=RESISTOR_SERIE_NTC1;break;
    case NTC_2: resistor=RESISTOR_SERIE_NTC2;break;
    case NTC_3: resistor=RESISTOR_SERIE_NTC3;break;
  }

  float Rt =  (voltageUc*resistor)/(VOLTAGE_ALIM-voltageUc);
    9398:	4629      	mov	r1, r5
    939a:	f7ff fc09 	bl	8bb0 <__aeabi_fmul>
    939e:	f7ff f83f 	bl	8420 <__aeabi_f2d>
    93a2:	4606      	mov	r6, r0
    93a4:	4628      	mov	r0, r5
    93a6:	460f      	mov	r7, r1
    93a8:	f7ff f83a 	bl	8420 <__aeabi_f2d>
    93ac:	4602      	mov	r2, r0
    93ae:	460b      	mov	r3, r1
    93b0:	2000      	movs	r0, #0
    93b2:	4920      	ldr	r1, [pc, #128]	; (9434 <ntc_temperature+0xc4>)
    93b4:	f7fe fed4 	bl	8160 <__aeabi_dsub>
    93b8:	4602      	mov	r2, r0
    93ba:	460b      	mov	r3, r1
    93bc:	4630      	mov	r0, r6
    93be:	4639      	mov	r1, r7
    93c0:	f7ff f9b0 	bl	8724 <__aeabi_ddiv>
    93c4:	f7ff fa96 	bl	88f4 <__aeabi_d2f>
  //printf("Rt=%f\n",Rt);
  float T = 1 /( 1 / TERMISTOR_KELVIN_25 + log(Rt / TERMISTOR_RES_25) / TERMISTOR_BETA ); 
    93c8:	491b      	ldr	r1, [pc, #108]	; (9438 <ntc_temperature+0xc8>)
    93ca:	f7ff fca5 	bl	8d18 <__aeabi_fdiv>
    93ce:	f7ff f827 	bl	8420 <__aeabi_f2d>
    93d2:	f019 fd57 	bl	22e84 <log>
    93d6:	a310      	add	r3, pc, #64	; (adr r3, 9418 <ntc_temperature+0xa8>)
    93d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    93dc:	f7ff f9a2 	bl	8724 <__aeabi_ddiv>
    93e0:	a30f      	add	r3, pc, #60	; (adr r3, 9420 <ntc_temperature+0xb0>)
    93e2:	e9d3 2300 	ldrd	r2, r3, [r3]
    93e6:	f7fe febd 	bl	8164 <__adddf3>
    93ea:	4602      	mov	r2, r0
    93ec:	460b      	mov	r3, r1
    93ee:	2000      	movs	r0, #0
    93f0:	4912      	ldr	r1, [pc, #72]	; (943c <ntc_temperature+0xcc>)
    93f2:	f7ff f997 	bl	8724 <__aeabi_ddiv>
    93f6:	f7ff fa7d 	bl	88f4 <__aeabi_d2f>
  //printf("T=%f\n",T);
  float Tc = T - 273.15; 
    93fa:	f7ff f811 	bl	8420 <__aeabi_f2d>
    93fe:	a30a      	add	r3, pc, #40	; (adr r3, 9428 <ntc_temperature+0xb8>)
    9400:	e9d3 2300 	ldrd	r2, r3, [r3]
    9404:	f7fe feac 	bl	8160 <__aeabi_dsub>
    9408:	f7ff fa74 	bl	88f4 <__aeabi_d2f>
  //printf("Tc=%f\n",Tc);
  return Tc;
}
    940c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    940e:	bf00      	nop
    9410:	3a66a002 	.word	0x3a66a002
    9414:	3f2ccdb3 	.word	0x3f2ccdb3
    9418:	00000000 	.word	0x00000000
    941c:	40af0200 	.word	0x40af0200
    9420:	dcb5db83 	.word	0xdcb5db83
    9424:	3f6b79e1 	.word	0x3f6b79e1
    9428:	66666666 	.word	0x66666666
    942c:	40711266 	.word	0x40711266
    9430:	0002aab0 	.word	0x0002aab0
    9434:	40080000 	.word	0x40080000
    9438:	461c4000 	.word	0x461c4000
    943c:	3ff00000 	.word	0x3ff00000

00009440 <bt_init>:

	bt_dev_show_info();
}

static int bt_init(void)
{
    9440:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!(bt_dev.drv->quirks & BT_QUIRK_NO_RESET)) {
    9442:	4d64      	ldr	r5, [pc, #400]	; (95d4 <bt_init+0x194>)
{
    9444:	b087      	sub	sp, #28
	if (!(bt_dev.drv->quirks & BT_QUIRK_NO_RESET)) {
    9446:	f8d5 3160 	ldr.w	r3, [r5, #352]	; 0x160
    944a:	6899      	ldr	r1, [r3, #8]
    944c:	f011 0101 	ands.w	r1, r1, #1
    9450:	d11a      	bne.n	9488 <bt_init+0x48>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_RESET, NULL, &rsp);
    9452:	f640 4003 	movw	r0, #3075	; 0xc03
    9456:	aa05      	add	r2, sp, #20
    9458:	f008 fbb2 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
    945c:	4604      	mov	r4, r0
    945e:	2800      	cmp	r0, #0
    9460:	f040 80b5 	bne.w	95ce <bt_init+0x18e>
		hci_reset_complete(rsp);
    9464:	9805      	ldr	r0, [sp, #20]
	uint8_t status = buf->data[0];
    9466:	68c3      	ldr	r3, [r0, #12]
	if (status) {
    9468:	781b      	ldrb	r3, [r3, #0]
    946a:	b95b      	cbnz	r3, 9484 <bt_init+0x44>
 *
 * @return Value of @a target.
 */
static inline atomic_val_t atomic_get(const atomic_t *target)
{
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    946c:	f105 03cc 	add.w	r3, r5, #204	; 0xcc
    9470:	e8d3 2faf 	lda	r2, [r3]
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    9474:	f002 0209 	and.w	r2, r2, #9
    9478:	e8d3 1fef 	ldaex	r1, [r3]
    947c:	e8c3 2fe4 	stlex	r4, r2, [r3]
    9480:	2c00      	cmp	r4, #0
    9482:	d1f9      	bne.n	9478 <bt_init+0x38>
		net_buf_unref(rsp);
    9484:	f00f ff6a 	bl	1935c <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_LOCAL_FEATURES, NULL, &rsp);
    9488:	2100      	movs	r1, #0
    948a:	f241 0003 	movw	r0, #4099	; 0x1003
    948e:	aa05      	add	r2, sp, #20
    9490:	f008 fb96 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    9494:	4604      	mov	r4, r0
    9496:	2800      	cmp	r0, #0
    9498:	f040 8099 	bne.w	95ce <bt_init+0x18e>
	read_local_features_complete(rsp);
    949c:	9b05      	ldr	r3, [sp, #20]
	memcpy(bt_dev.features[0], rp->features, sizeof(bt_dev.features[0]));
    949e:	4e4e      	ldr	r6, [pc, #312]	; (95d8 <bt_init+0x198>)
	struct bt_hci_rp_read_local_features *rp = (void *)buf->data;
    94a0:	68da      	ldr	r2, [r3, #12]
	memcpy(bt_dev.features[0], rp->features, sizeof(bt_dev.features[0]));
    94a2:	f8d2 0001 	ldr.w	r0, [r2, #1]
    94a6:	f8d2 1005 	ldr.w	r1, [r2, #5]
    94aa:	c603      	stmia	r6!, {r0, r1}
	net_buf_unref(rsp);
    94ac:	4618      	mov	r0, r3
    94ae:	f00f ff55 	bl	1935c <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_LOCAL_VERSION_INFO, NULL,
    94b2:	4621      	mov	r1, r4
    94b4:	f241 0001 	movw	r0, #4097	; 0x1001
    94b8:	aa05      	add	r2, sp, #20
    94ba:	f008 fb81 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    94be:	4604      	mov	r4, r0
    94c0:	2800      	cmp	r0, #0
    94c2:	f040 8084 	bne.w	95ce <bt_init+0x18e>
	read_local_ver_complete(rsp);
    94c6:	9805      	ldr	r0, [sp, #20]
	struct bt_hci_rp_read_local_version_info *rp = (void *)buf->data;
    94c8:	68c3      	ldr	r3, [r0, #12]
	bt_dev.hci_version = rp->hci_version;
    94ca:	785a      	ldrb	r2, [r3, #1]
    94cc:	f885 2068 	strb.w	r2, [r5, #104]	; 0x68
	bt_dev.hci_revision = sys_le16_to_cpu(rp->hci_revision);
    94d0:	885a      	ldrh	r2, [r3, #2]
    94d2:	f8a5 206a 	strh.w	r2, [r5, #106]	; 0x6a
	bt_dev.lmp_version = rp->lmp_version;
    94d6:	791a      	ldrb	r2, [r3, #4]
    94d8:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
	bt_dev.lmp_subversion = sys_le16_to_cpu(rp->lmp_subversion);
    94dc:	f8b3 2007 	ldrh.w	r2, [r3, #7]
    94e0:	f8a5 206c 	strh.w	r2, [r5, #108]	; 0x6c
	bt_dev.manufacturer = sys_le16_to_cpu(rp->manufacturer);
    94e4:	f8b3 3005 	ldrh.w	r3, [r3, #5]
    94e8:	f8a5 306e 	strh.w	r3, [r5, #110]	; 0x6e
	net_buf_unref(rsp);
    94ec:	f00f ff36 	bl	1935c <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_SUPPORTED_COMMANDS, NULL,
    94f0:	4621      	mov	r1, r4
    94f2:	f241 0002 	movw	r0, #4098	; 0x1002
    94f6:	aa05      	add	r2, sp, #20
    94f8:	f008 fb62 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    94fc:	4604      	mov	r4, r0
    94fe:	2800      	cmp	r0, #0
    9500:	d165      	bne.n	95ce <bt_init+0x18e>
	read_supported_commands_complete(rsp);
    9502:	9f05      	ldr	r7, [sp, #20]
	struct bt_hci_rp_read_supported_commands *rp = (void *)buf->data;
    9504:	68fa      	ldr	r2, [r7, #12]
	memcpy(bt_dev.supported_commands, rp->commands,
    9506:	1c53      	adds	r3, r2, #1
    9508:	3241      	adds	r2, #65	; 0x41
    950a:	4634      	mov	r4, r6
    950c:	6818      	ldr	r0, [r3, #0]
    950e:	6859      	ldr	r1, [r3, #4]
    9510:	3308      	adds	r3, #8
    9512:	c403      	stmia	r4!, {r0, r1}
    9514:	4293      	cmp	r3, r2
    9516:	4626      	mov	r6, r4
    9518:	d1f7      	bne.n	950a <bt_init+0xca>
	net_buf_unref(rsp);
    951a:	4638      	mov	r0, r7
    951c:	f00f ff1e 	bl	1935c <net_buf_unref>
		err = prng_init();
    9520:	f00a f972 	bl	13808 <prng_init>
		if (err) {
    9524:	4604      	mov	r4, r0
    9526:	2800      	cmp	r0, #0
    9528:	d151      	bne.n	95ce <bt_init+0x18e>
	if (!BT_CMD_TEST(bt_dev.supported_commands, 10, 5)) {
    952a:	f895 3082 	ldrb.w	r3, [r5, #130]	; 0x82
    952e:	f013 0320 	ands.w	r3, r3, #32
    9532:	d118      	bne.n	9566 <bt_init+0x126>
		LOG_WRN("Controller to host flow control not supported");
    9534:	4a29      	ldr	r2, [pc, #164]	; (95dc <bt_init+0x19c>)
    9536:	492a      	ldr	r1, [pc, #168]	; (95e0 <bt_init+0x1a0>)
    9538:	e9cd 3201 	strd	r3, r2, [sp, #4]
    953c:	9300      	str	r3, [sp, #0]
    953e:	2202      	movs	r2, #2
    9540:	f01c fd4f 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	if (!BT_FEAT_LE(bt_dev.features)) {
    9544:	f895 3074 	ldrb.w	r3, [r5, #116]	; 0x74
    9548:	f013 0340 	ands.w	r3, r3, #64	; 0x40
    954c:	d14c      	bne.n	95e8 <bt_init+0x1a8>
		LOG_ERR("Non-LE capable controller detected!");
    954e:	4a25      	ldr	r2, [pc, #148]	; (95e4 <bt_init+0x1a4>)
    9550:	4618      	mov	r0, r3
    9552:	e9cd 3201 	strd	r3, r2, [sp, #4]
    9556:	4922      	ldr	r1, [pc, #136]	; (95e0 <bt_init+0x1a0>)
    9558:	2201      	movs	r2, #1
    955a:	9300      	str	r3, [sp, #0]
    955c:	f01c fd41 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
    9560:	f06f 0412 	mvn.w	r4, #18
    9564:	e033      	b.n	95ce <bt_init+0x18e>
	buf = bt_hci_cmd_create(BT_HCI_OP_HOST_BUFFER_SIZE,
    9566:	2107      	movs	r1, #7
    9568:	f640 4033 	movw	r0, #3123	; 0xc33
    956c:	f008 fada 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
    9570:	4606      	mov	r6, r0
    9572:	2800      	cmp	r0, #0
    9574:	f000 8140 	beq.w	97f8 <bt_init+0x3b8>
 *
 * @return The original tail of the buffer.
 */
static inline void *net_buf_add(struct net_buf *buf, size_t len)
{
	return net_buf_simple_add(&buf->b, len);
    9578:	2107      	movs	r1, #7
    957a:	300c      	adds	r0, #12
    957c:	f010 f810 	bl	195a0 <net_buf_simple_add>
	hbs->acl_mtu = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_SIZE);
    9580:	2345      	movs	r3, #69	; 0x45
    9582:	7003      	strb	r3, [r0, #0]
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    9584:	2306      	movs	r3, #6

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    9586:	f8c0 4002 	str.w	r4, [r0, #2]
    958a:	7184      	strb	r4, [r0, #6]
	hbs->acl_mtu = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_SIZE);
    958c:	7044      	strb	r4, [r0, #1]
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    958e:	7104      	strb	r4, [r0, #4]
	err = bt_hci_cmd_send_sync(BT_HCI_OP_HOST_BUFFER_SIZE, buf, NULL);
    9590:	4622      	mov	r2, r4
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    9592:	70c3      	strb	r3, [r0, #3]
	err = bt_hci_cmd_send_sync(BT_HCI_OP_HOST_BUFFER_SIZE, buf, NULL);
    9594:	4631      	mov	r1, r6
    9596:	f640 4033 	movw	r0, #3123	; 0xc33
    959a:	f008 fb11 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    959e:	4604      	mov	r4, r0
    95a0:	b9a8      	cbnz	r0, 95ce <bt_init+0x18e>
	buf = bt_hci_cmd_create(BT_HCI_OP_SET_CTL_TO_HOST_FLOW, 1);
    95a2:	2101      	movs	r1, #1
    95a4:	f640 4031 	movw	r0, #3121	; 0xc31
    95a8:	f008 fabc 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
    95ac:	4606      	mov	r6, r0
    95ae:	2800      	cmp	r0, #0
    95b0:	f000 8122 	beq.w	97f8 <bt_init+0x3b8>
 *
 * @return Pointer to the value added
 */
static inline uint8_t *net_buf_add_u8(struct net_buf *buf, uint8_t val)
{
	return net_buf_simple_add_u8(&buf->b, val);
    95b4:	2101      	movs	r1, #1
    95b6:	300c      	adds	r0, #12
    95b8:	f01e fb8f 	bl	27cda <net_buf_simple_add_u8>
	return bt_hci_cmd_send_sync(BT_HCI_OP_SET_CTL_TO_HOST_FLOW, buf, NULL);
    95bc:	4622      	mov	r2, r4
    95be:	4631      	mov	r1, r6
    95c0:	f640 4031 	movw	r0, #3121	; 0xc31
    95c4:	f008 fafc 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    95c8:	4604      	mov	r4, r0
    95ca:	2800      	cmp	r0, #0
    95cc:	d0ba      	beq.n	9544 <bt_init+0x104>
		atomic_set_bit(bt_dev.flags, BT_DEV_PRESET_ID);
	}

	bt_finalize_init();
	return 0;
}
    95ce:	4620      	mov	r0, r4
    95d0:	b007      	add	sp, #28
    95d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95d4:	20008000 	.word	0x20008000
    95d8:	20008070 	.word	0x20008070
    95dc:	0002dbd5 	.word	0x0002dbd5
    95e0:	0002a708 	.word	0x0002a708
    95e4:	0002dc03 	.word	0x0002dc03
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_LOCAL_FEATURES, NULL,
    95e8:	2100      	movs	r1, #0
    95ea:	f242 0003 	movw	r0, #8195	; 0x2003
    95ee:	aa05      	add	r2, sp, #20
    95f0:	f008 fae6 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    95f4:	4604      	mov	r4, r0
    95f6:	2800      	cmp	r0, #0
    95f8:	d1e9      	bne.n	95ce <bt_init+0x18e>
	read_le_features_complete(rsp);
    95fa:	9b05      	ldr	r3, [sp, #20]
	memcpy(bt_dev.le.features, rp->features, sizeof(bt_dev.le.features));
    95fc:	4ebe      	ldr	r6, [pc, #760]	; (98f8 <bt_init+0x4b8>)
	struct bt_hci_rp_le_read_local_features *rp = (void *)buf->data;
    95fe:	68da      	ldr	r2, [r3, #12]
	memcpy(bt_dev.le.features, rp->features, sizeof(bt_dev.le.features));
    9600:	f8d2 0001 	ldr.w	r0, [r2, #1]
    9604:	f8d2 1005 	ldr.w	r1, [r2, #5]
    9608:	c603      	stmia	r6!, {r0, r1}
	net_buf_unref(rsp);
    960a:	4618      	mov	r0, r3
    960c:	f00f fea6 	bl	1935c <net_buf_unref>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_BUFFER_SIZE,
    9610:	4621      	mov	r1, r4
    9612:	f242 0002 	movw	r0, #8194	; 0x2002
    9616:	aa05      	add	r2, sp, #20
    9618:	f008 fad2 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
    961c:	4604      	mov	r4, r0
    961e:	2800      	cmp	r0, #0
    9620:	d1d5      	bne.n	95ce <bt_init+0x18e>
		le_read_buffer_size_complete(rsp);
    9622:	9c05      	ldr	r4, [sp, #20]
	struct bt_hci_rp_le_read_buffer_size *rp = (void *)buf->data;
    9624:	68e3      	ldr	r3, [r4, #12]
	bt_dev.le.acl_mtu = sys_le16_to_cpu(rp->le_max_len);
    9626:	f8b3 2001 	ldrh.w	r2, [r3, #1]
    962a:	b291      	uxth	r1, r2
    962c:	f8a5 20fc 	strh.w	r2, [r5, #252]	; 0xfc
	if (!bt_dev.le.acl_mtu) {
    9630:	b129      	cbz	r1, 963e <bt_init+0x1fe>
	k_sem_init(&bt_dev.le.acl_pkts, rp->le_max_num, rp->le_max_num);
    9632:	78da      	ldrb	r2, [r3, #3]
		union { uintptr_t x; unsigned int val; } parm2 = { .val = limit };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_K_SEM_INIT);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_init(sem, initial_count, limit);
    9634:	4611      	mov	r1, r2
    9636:	f106 0028 	add.w	r0, r6, #40	; 0x28
    963a:	f01f ff06 	bl	2944a <z_impl_k_sem_init>
		net_buf_unref(rsp);
    963e:	4620      	mov	r0, r4
    9640:	f00f fe8c 	bl	1935c <net_buf_unref>
	if (BT_FEAT_BREDR(bt_dev.features)) {
    9644:	f895 6074 	ldrb.w	r6, [r5, #116]	; 0x74
    9648:	f016 0620 	ands.w	r6, r6, #32
    964c:	d118      	bne.n	9680 <bt_init+0x240>
		buf = bt_hci_cmd_create(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP,
    964e:	2102      	movs	r1, #2
    9650:	f640 406d 	movw	r0, #3181	; 0xc6d
    9654:	f008 fa66 	bl	11b24 <bt_hci_cmd_create>
		if (!buf) {
    9658:	4604      	mov	r4, r0
    965a:	2800      	cmp	r0, #0
    965c:	f000 80cc 	beq.w	97f8 <bt_init+0x3b8>
	return net_buf_simple_add(&buf->b, len);
    9660:	2102      	movs	r1, #2
    9662:	300c      	adds	r0, #12
    9664:	f00f ff9c 	bl	195a0 <net_buf_simple_add>
		cp_le->le = 0x01;
    9668:	2301      	movs	r3, #1
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP, buf,
    966a:	4621      	mov	r1, r4
		cp_le->le = 0x01;
    966c:	7003      	strb	r3, [r0, #0]
		cp_le->simul = 0x00;
    966e:	7046      	strb	r6, [r0, #1]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP, buf,
    9670:	4632      	mov	r2, r6
    9672:	f640 406d 	movw	r0, #3181	; 0xc6d
    9676:	f008 faa3 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
    967a:	4604      	mov	r4, r0
    967c:	2800      	cmp	r0, #0
    967e:	d1a6      	bne.n	95ce <bt_init+0x18e>
	if (BT_CMD_LE_STATES(bt_dev.supported_commands)) {
    9680:	f895 3094 	ldrb.w	r3, [r5, #148]	; 0x94
    9684:	071f      	lsls	r7, r3, #28
    9686:	d512      	bpl.n	96ae <bt_init+0x26e>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_SUPP_STATES, NULL,
    9688:	2100      	movs	r1, #0
    968a:	f242 001c 	movw	r0, #8220	; 0x201c
    968e:	aa05      	add	r2, sp, #20
    9690:	f008 fa96 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
    9694:	4604      	mov	r4, r0
    9696:	2800      	cmp	r0, #0
    9698:	d199      	bne.n	95ce <bt_init+0x18e>
		le_read_supp_states_complete(rsp);
    969a:	9805      	ldr	r0, [sp, #20]
 *
 *  @return 64-bit integer in host endianness.
 */
static inline uint64_t sys_get_le64(const uint8_t src[8])
{
	return ((uint64_t)sys_get_le32(&src[4]) << 32) | sys_get_le32(&src[0]);
    969c:	68c3      	ldr	r3, [r0, #12]
    969e:	f8d3 2001 	ldr.w	r2, [r3, #1]
    96a2:	f8d3 3005 	ldr.w	r3, [r3, #5]
	bt_dev.le.states = sys_get_le64(rp->le_states);
    96a6:	e9c5 2336 	strd	r2, r3, [r5, #216]	; 0xd8
		net_buf_unref(rsp);
    96aa:	f00f fe57 	bl	1935c <net_buf_unref>
	if (IS_ENABLED(CONFIG_BT_CONN) &&
    96ae:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    96b2:	069e      	lsls	r6, r3, #26
    96b4:	d524      	bpl.n	9700 <bt_init+0x2c0>
		err = hci_le_read_max_data_len(&tx_octets, &tx_time);
    96b6:	f10d 0112 	add.w	r1, sp, #18
    96ba:	a804      	add	r0, sp, #16
    96bc:	f008 faf6 	bl	11cac <hci_le_read_max_data_len>
		if (err) {
    96c0:	4604      	mov	r4, r0
    96c2:	2800      	cmp	r0, #0
    96c4:	d183      	bne.n	95ce <bt_init+0x18e>
		buf = bt_hci_cmd_create(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96c6:	2104      	movs	r1, #4
    96c8:	f242 0024 	movw	r0, #8228	; 0x2024
    96cc:	f008 fa2a 	bl	11b24 <bt_hci_cmd_create>
		if (!buf) {
    96d0:	4606      	mov	r6, r0
    96d2:	2800      	cmp	r0, #0
    96d4:	f000 8090 	beq.w	97f8 <bt_init+0x3b8>
    96d8:	2104      	movs	r1, #4
    96da:	300c      	adds	r0, #12
    96dc:	f00f ff60 	bl	195a0 <net_buf_simple_add>
		cp->max_tx_octets = sys_cpu_to_le16(tx_octets);
    96e0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96e4:	4622      	mov	r2, r4
		cp->max_tx_octets = sys_cpu_to_le16(tx_octets);
    96e6:	8003      	strh	r3, [r0, #0]
		cp->max_tx_time = sys_cpu_to_le16(tx_time);
    96e8:	f8bd 3012 	ldrh.w	r3, [sp, #18]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96ec:	4631      	mov	r1, r6
		cp->max_tx_time = sys_cpu_to_le16(tx_time);
    96ee:	8043      	strh	r3, [r0, #2]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96f0:	f242 0024 	movw	r0, #8228	; 0x2024
    96f4:	f008 fa64 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
    96f8:	4604      	mov	r4, r0
    96fa:	2800      	cmp	r0, #0
    96fc:	f47f af67 	bne.w	95ce <bt_init+0x18e>
	if (BT_FEAT_LE_PRIVACY(bt_dev.le.features)) {
    9700:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    9704:	065c      	lsls	r4, r3, #25
    9706:	d510      	bpl.n	972a <bt_init+0x2ea>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_RL_SIZE, NULL,
    9708:	2100      	movs	r1, #0
    970a:	f242 002a 	movw	r0, #8234	; 0x202a
    970e:	aa05      	add	r2, sp, #20
    9710:	f008 fa56 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
    9714:	4604      	mov	r4, r0
    9716:	2800      	cmp	r0, #0
    9718:	f47f af59 	bne.w	95ce <bt_init+0x18e>
		le_read_resolving_list_size_complete(rsp);
    971c:	9805      	ldr	r0, [sp, #20]
	bt_dev.le.rl_size = rp->rl_size;
    971e:	68c3      	ldr	r3, [r0, #12]
    9720:	785b      	ldrb	r3, [r3, #1]
    9722:	f885 3118 	strb.w	r3, [r5, #280]	; 0x118
		net_buf_unref(rsp);
    9726:	f00f fe19 	bl	1935c <net_buf_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_EVENT_MASK, sizeof(*cp_mask));
    972a:	2108      	movs	r1, #8
    972c:	f242 0001 	movw	r0, #8193	; 0x2001
    9730:	f008 f9f8 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
    9734:	4604      	mov	r4, r0
    9736:	2800      	cmp	r0, #0
    9738:	d05e      	beq.n	97f8 <bt_init+0x3b8>
    973a:	2108      	movs	r1, #8
    973c:	300c      	adds	r0, #12
    973e:	f00f ff2f 	bl	195a0 <net_buf_simple_add>
		     BT_FEAT_LE_PRIVACY(bt_dev.le.features)) ||
    9742:	f895 10d0 	ldrb.w	r1, [r5, #208]	; 0xd0
			mask |= BT_EVT_MASK_LE_CONN_COMPLETE;
    9746:	f240 2302 	movw	r3, #514	; 0x202
    974a:	f011 0f40 	tst.w	r1, #64	; 0x40
    974e:	bf08      	it	eq
    9750:	2303      	moveq	r3, #3
    9752:	4602      	mov	r2, r0
		if (BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features)) {
    9754:	0788      	lsls	r0, r1, #30
			mask |= BT_EVT_MASK_LE_CONN_PARAM_REQ;
    9756:	bf4c      	ite	mi
    9758:	f043 002c 	orrmi.w	r0, r3, #44	; 0x2c
		mask |= BT_EVT_MASK_LE_REMOTE_FEAT_COMPLETE;
    975c:	f043 000c 	orrpl.w	r0, r3, #12
		if (IS_ENABLED(CONFIG_BT_DATA_LEN_UPDATE) &&
    9760:	068b      	lsls	r3, r1, #26
		if (IS_ENABLED(CONFIG_BT_PHY_UPDATE) &&
    9762:	f895 30d1 	ldrb.w	r3, [r5, #209]	; 0xd1
			mask |= BT_EVT_MASK_LE_DATA_LEN_CHANGE;
    9766:	bf48      	it	mi
    9768:	f040 0040 	orrmi.w	r0, r0, #64	; 0x40
		if (IS_ENABLED(CONFIG_BT_PHY_UPDATE) &&
    976c:	f013 0f09 	tst.w	r3, #9
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    9770:	f895 309a 	ldrb.w	r3, [r5, #154]	; 0x9a
			mask |= BT_EVT_MASK_LE_PHY_UPDATE_COMPLETE;
    9774:	bf18      	it	ne
    9776:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    977a:	f003 0306 	and.w	r3, r3, #6
	if (IS_ENABLED(CONFIG_BT_SMP) &&
    977e:	07cf      	lsls	r7, r1, #31
		mask |= BT_EVT_MASK_LE_LTK_REQUEST;
    9780:	bf48      	it	mi
    9782:	f040 0010 	orrmi.w	r0, r0, #16
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    9786:	2b06      	cmp	r3, #6
		mask |= BT_EVT_MASK_LE_GENERATE_DHKEY_COMPLETE;
    9788:	bf08      	it	eq
    978a:	f440 70c0 	orreq.w	r0, r0, #384	; 0x180
	sys_put_le64(mask, cp_mask->events);
    978e:	2100      	movs	r1, #0
    9790:	f01c fc3e 	bl	26010 <sys_put_le64>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_EVENT_MASK, buf, NULL);
    9794:	4621      	mov	r1, r4
    9796:	2200      	movs	r2, #0
    9798:	f242 0001 	movw	r0, #8193	; 0x2001
    979c:	f008 fa10 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    97a0:	4604      	mov	r4, r0
    97a2:	2800      	cmp	r0, #0
    97a4:	f47f af13 	bne.w	95ce <bt_init+0x18e>
	if (BT_FEAT_BREDR(bt_dev.features)) {
    97a8:	f895 3074 	ldrb.w	r3, [r5, #116]	; 0x74
	if (bt_dev.le.acl_mtu) {
    97ac:	f8b5 10fc 	ldrh.w	r1, [r5, #252]	; 0xfc
	if (BT_FEAT_BREDR(bt_dev.features)) {
    97b0:	069e      	lsls	r6, r3, #26
    97b2:	d424      	bmi.n	97fe <bt_init+0x3be>
	if (bt_dev.le.acl_mtu) {
    97b4:	b9c9      	cbnz	r1, 97ea <bt_init+0x3aa>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BUFFER_SIZE, NULL, &rsp);
    97b6:	f241 0005 	movw	r0, #4101	; 0x1005
    97ba:	aa05      	add	r2, sp, #20
    97bc:	f008 fa00 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    97c0:	4604      	mov	r4, r0
    97c2:	2800      	cmp	r0, #0
    97c4:	f47f af03 	bne.w	95ce <bt_init+0x18e>
	if (bt_dev.le.acl_mtu) {
    97c8:	f8b5 30fc 	ldrh.w	r3, [r5, #252]	; 0xfc
	read_buffer_size_complete(rsp);
    97cc:	9c05      	ldr	r4, [sp, #20]
	if (bt_dev.le.acl_mtu) {
    97ce:	b94b      	cbnz	r3, 97e4 <bt_init+0x3a4>
	struct bt_hci_rp_read_buffer_size *rp = (void *)buf->data;
    97d0:	68e3      	ldr	r3, [r4, #12]
	bt_dev.le.acl_mtu = sys_le16_to_cpu(rp->acl_max_len);
    97d2:	f8b3 2001 	ldrh.w	r2, [r3, #1]
    97d6:	f8a5 20fc 	strh.w	r2, [r5, #252]	; 0xfc
	k_sem_init(&bt_dev.le.acl_pkts, pkts, pkts);
    97da:	889a      	ldrh	r2, [r3, #4]
    97dc:	4847      	ldr	r0, [pc, #284]	; (98fc <bt_init+0x4bc>)
    97de:	4611      	mov	r1, r2
    97e0:	f01f fe33 	bl	2944a <z_impl_k_sem_init>
	net_buf_unref(rsp);
    97e4:	4620      	mov	r0, r4
    97e6:	f00f fdb9 	bl	1935c <net_buf_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_SET_EVENT_MASK, sizeof(*ev));
    97ea:	2108      	movs	r1, #8
    97ec:	f640 4001 	movw	r0, #3073	; 0xc01
    97f0:	f008 f998 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
    97f4:	4604      	mov	r4, r0
    97f6:	b980      	cbnz	r0, 981a <bt_init+0x3da>
		return -ENOBUFS;
    97f8:	f06f 0468 	mvn.w	r4, #104	; 0x68
    97fc:	e6e7      	b.n	95ce <bt_init+0x18e>
	else if (!bt_dev.le.acl_mtu) {
    97fe:	2900      	cmp	r1, #0
    9800:	d1f3      	bne.n	97ea <bt_init+0x3aa>
		LOG_ERR("ACL BR/EDR buffers not initialized");
    9802:	4b3f      	ldr	r3, [pc, #252]	; (9900 <bt_init+0x4c0>)
    9804:	2201      	movs	r2, #1
    9806:	e9cd 0301 	strd	r0, r3, [sp, #4]
    980a:	493e      	ldr	r1, [pc, #248]	; (9904 <bt_init+0x4c4>)
    980c:	4603      	mov	r3, r0
    980e:	9000      	str	r0, [sp, #0]
    9810:	f01c fbe7 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    9814:	f06f 0404 	mvn.w	r4, #4
    9818:	e6d9      	b.n	95ce <bt_init+0x18e>
    981a:	2108      	movs	r1, #8
    981c:	300c      	adds	r0, #12
    981e:	f00f febf 	bl	195a0 <net_buf_simple_add>
	if (IS_ENABLED(CONFIG_BT_SMP) &&
    9822:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    9826:	4602      	mov	r2, r0
    9828:	07d9      	lsls	r1, r3, #31
    982a:	d41c      	bmi.n	9866 <bt_init+0x426>
		mask |= BT_EVT_MASK_REMOTE_VERSION_INFO;
    982c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    9830:	4835      	ldr	r0, [pc, #212]	; (9908 <bt_init+0x4c8>)
	sys_put_le64(mask, ev->events);
    9832:	f01c fbed 	bl	26010 <sys_put_le64>
	return bt_hci_cmd_send_sync(BT_HCI_OP_SET_EVENT_MASK, buf, NULL);
    9836:	4621      	mov	r1, r4
    9838:	2200      	movs	r2, #0
    983a:	f640 4001 	movw	r0, #3073	; 0xc01
    983e:	f008 f9bf 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    9842:	4604      	mov	r4, r0
    9844:	2800      	cmp	r0, #0
    9846:	f47f aec2 	bne.w	95ce <bt_init+0x18e>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_VERSION_INFO, NULL, &rsp);
    984a:	4601      	mov	r1, r0
    984c:	aa05      	add	r2, sp, #20
    984e:	f64f 4001 	movw	r0, #64513	; 0xfc01
    9852:	f008 f9b5 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    9856:	4606      	mov	r6, r0
    9858:	b148      	cbz	r0, 986e <bt_init+0x42e>
		LOG_WRN("Vendor HCI extensions not available");
    985a:	4b2c      	ldr	r3, [pc, #176]	; (990c <bt_init+0x4cc>)
			LOG_WRN("Failed to read supported vendor features");
    985c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    9860:	9400      	str	r4, [sp, #0]
    9862:	4623      	mov	r3, r4
    9864:	e013      	b.n	988e <bt_init+0x44e>
		mask |= BT_EVT_MASK_ENCRYPT_KEY_REFRESH_COMPLETE;
    9866:	a122      	add	r1, pc, #136	; (adr r1, 98f0 <bt_init+0x4b0>)
    9868:	e9d1 0100 	ldrd	r0, r1, [r1]
    986c:	e7e1      	b.n	9832 <bt_init+0x3f2>
	net_buf_unref(rsp);
    986e:	9805      	ldr	r0, [sp, #20]
    9870:	f00f fd74 	bl	1935c <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_SUPPORTED_COMMANDS,
    9874:	4631      	mov	r1, r6
    9876:	f64f 4002 	movw	r0, #64514	; 0xfc02
    987a:	aa05      	add	r2, sp, #20
    987c:	f008 f9a0 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
    9880:	4604      	mov	r4, r0
    9882:	b1c0      	cbz	r0, 98b6 <bt_init+0x476>
		LOG_WRN("Failed to read supported vendor commands");
    9884:	4b22      	ldr	r3, [pc, #136]	; (9910 <bt_init+0x4d0>)
    9886:	9600      	str	r6, [sp, #0]
    9888:	e9cd 6301 	strd	r6, r3, [sp, #4]
    988c:	4633      	mov	r3, r6
			LOG_WRN("Failed to read supported vendor features");
    988e:	2202      	movs	r2, #2
    9890:	4618      	mov	r0, r3
    9892:	491c      	ldr	r1, [pc, #112]	; (9904 <bt_init+0x4c4>)
    9894:	f01c fba5 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	err = bt_id_init();
    9898:	f009 fc36 	bl	13108 <bt_id_init>
	if (err) {
    989c:	4604      	mov	r4, r0
    989e:	2800      	cmp	r0, #0
    98a0:	f47f ae95 	bne.w	95ce <bt_init+0x18e>
		err = bt_conn_init();
    98a4:	f00b f916 	bl	14ad4 <bt_conn_init>
		if (err) {
    98a8:	4604      	mov	r4, r0
    98aa:	2800      	cmp	r0, #0
    98ac:	f47f ae8f 	bne.w	95ce <bt_init+0x18e>
	bt_finalize_init();
    98b0:	f008 ff7a 	bl	127a8 <bt_finalize_init>
	return 0;
    98b4:	e68b      	b.n	95ce <bt_init+0x18e>
	rp.cmds = (void *)rsp->data;
    98b6:	9805      	ldr	r0, [sp, #20]
	memcpy(bt_dev.vs_commands, rp.cmds->commands, BT_DEV_VS_CMDS_MAX);
    98b8:	68c3      	ldr	r3, [r0, #12]
    98ba:	f8b3 3001 	ldrh.w	r3, [r3, #1]
    98be:	f8a5 30b9 	strh.w	r3, [r5, #185]	; 0xb9
	net_buf_unref(rsp);
    98c2:	f00f fd4b 	bl	1935c <net_buf_unref>
	if (BT_VS_CMD_SUP_FEAT(bt_dev.vs_commands)) {
    98c6:	f895 30b9 	ldrb.w	r3, [r5, #185]	; 0xb9
    98ca:	075b      	lsls	r3, r3, #29
    98cc:	d5e4      	bpl.n	9898 <bt_init+0x458>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_SUPPORTED_FEATURES,
    98ce:	4621      	mov	r1, r4
    98d0:	f64f 4003 	movw	r0, #64515	; 0xfc03
    98d4:	aa05      	add	r2, sp, #20
    98d6:	f008 f973 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
    98da:	b108      	cbz	r0, 98e0 <bt_init+0x4a0>
			LOG_WRN("Failed to read supported vendor features");
    98dc:	4b0d      	ldr	r3, [pc, #52]	; (9914 <bt_init+0x4d4>)
    98de:	e7bd      	b.n	985c <bt_init+0x41c>
		rp.feat = (void *)rsp->data;
    98e0:	9805      	ldr	r0, [sp, #20]
		memcpy(bt_dev.vs_features, rp.feat->features,
    98e2:	68c3      	ldr	r3, [r0, #12]
    98e4:	785b      	ldrb	r3, [r3, #1]
    98e6:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
		net_buf_unref(rsp);
    98ea:	f00f fd37 	bl	1935c <net_buf_unref>
    98ee:	e7d3      	b.n	9898 <bt_init+0x458>
    98f0:	02008890 	.word	0x02008890
    98f4:	20008000 	.word	0x20008000
    98f8:	200080d0 	.word	0x200080d0
    98fc:	20008100 	.word	0x20008100
    9900:	0002dc27 	.word	0x0002dc27
    9904:	0002a708 	.word	0x0002a708
    9908:	02008810 	.word	0x02008810
    990c:	0002dc4a 	.word	0x0002dc4a
    9910:	0002dc6e 	.word	0x0002dc6e
    9914:	0002dc97 	.word	0x0002dc97

00009918 <__ieee754_log>:
    9918:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    991c:	4602      	mov	r2, r0
    991e:	460b      	mov	r3, r1
    9920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9924:	460d      	mov	r5, r1
    9926:	b087      	sub	sp, #28
    9928:	da24      	bge.n	9974 <__ieee754_log+0x5c>
    992a:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    992e:	4304      	orrs	r4, r0
    9930:	d108      	bne.n	9944 <__ieee754_log+0x2c>
    9932:	2200      	movs	r2, #0
    9934:	2300      	movs	r3, #0
    9936:	2000      	movs	r0, #0
    9938:	49c9      	ldr	r1, [pc, #804]	; (9c60 <__ieee754_log+0x348>)
    993a:	f7fe fef3 	bl	8724 <__aeabi_ddiv>
    993e:	b007      	add	sp, #28
    9940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9944:	2900      	cmp	r1, #0
    9946:	da04      	bge.n	9952 <__ieee754_log+0x3a>
    9948:	f7fe fc0a 	bl	8160 <__aeabi_dsub>
    994c:	2200      	movs	r2, #0
    994e:	2300      	movs	r3, #0
    9950:	e7f3      	b.n	993a <__ieee754_log+0x22>
    9952:	2200      	movs	r2, #0
    9954:	4bc3      	ldr	r3, [pc, #780]	; (9c64 <__ieee754_log+0x34c>)
    9956:	f7fe fdbb 	bl	84d0 <__aeabi_dmul>
    995a:	460b      	mov	r3, r1
    995c:	460d      	mov	r5, r1
    995e:	4602      	mov	r2, r0
    9960:	f06f 0135 	mvn.w	r1, #53	; 0x35
    9964:	48c0      	ldr	r0, [pc, #768]	; (9c68 <__ieee754_log+0x350>)
    9966:	4285      	cmp	r5, r0
    9968:	dd06      	ble.n	9978 <__ieee754_log+0x60>
    996a:	4610      	mov	r0, r2
    996c:	4619      	mov	r1, r3
    996e:	f7fe fbf9 	bl	8164 <__adddf3>
    9972:	e7e4      	b.n	993e <__ieee754_log+0x26>
    9974:	2100      	movs	r1, #0
    9976:	e7f5      	b.n	9964 <__ieee754_log+0x4c>
    9978:	152c      	asrs	r4, r5, #20
    997a:	f3c5 0513 	ubfx	r5, r5, #0, #20
    997e:	4610      	mov	r0, r2
    9980:	2200      	movs	r2, #0
    9982:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    9986:	440c      	add	r4, r1
    9988:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
    998c:	f601 7164 	addw	r1, r1, #3940	; 0xf64
    9990:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
    9994:	f086 517f 	eor.w	r1, r6, #1069547520	; 0x3fc00000
    9998:	eb04 5416 	add.w	r4, r4, r6, lsr #20
    999c:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
    99a0:	ea41 0305 	orr.w	r3, r1, r5
    99a4:	4619      	mov	r1, r3
    99a6:	4bb1      	ldr	r3, [pc, #708]	; (9c6c <__ieee754_log+0x354>)
    99a8:	f7fe fbda 	bl	8160 <__aeabi_dsub>
    99ac:	1cab      	adds	r3, r5, #2
    99ae:	4682      	mov	sl, r0
    99b0:	468b      	mov	fp, r1
    99b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
    99b6:	2200      	movs	r2, #0
    99b8:	2b02      	cmp	r3, #2
    99ba:	dc53      	bgt.n	9a64 <__ieee754_log+0x14c>
    99bc:	2300      	movs	r3, #0
    99be:	f7ff fb07 	bl	8fd0 <__aeabi_dcmpeq>
    99c2:	b1d0      	cbz	r0, 99fa <__ieee754_log+0xe2>
    99c4:	2c00      	cmp	r4, #0
    99c6:	f000 8120 	beq.w	9c0a <__ieee754_log+0x2f2>
    99ca:	4620      	mov	r0, r4
    99cc:	f7fe fd16 	bl	83fc <__aeabi_i2d>
    99d0:	4606      	mov	r6, r0
    99d2:	460f      	mov	r7, r1
    99d4:	a38e      	add	r3, pc, #568	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    99d6:	e9d3 2300 	ldrd	r2, r3, [r3]
    99da:	f7fe fd79 	bl	84d0 <__aeabi_dmul>
    99de:	4604      	mov	r4, r0
    99e0:	460d      	mov	r5, r1
    99e2:	4630      	mov	r0, r6
    99e4:	4639      	mov	r1, r7
    99e6:	a38c      	add	r3, pc, #560	; (adr r3, 9c18 <__ieee754_log+0x300>)
    99e8:	e9d3 2300 	ldrd	r2, r3, [r3]
    99ec:	f7fe fd70 	bl	84d0 <__aeabi_dmul>
    99f0:	4602      	mov	r2, r0
    99f2:	460b      	mov	r3, r1
    99f4:	4620      	mov	r0, r4
    99f6:	4629      	mov	r1, r5
    99f8:	e7b9      	b.n	996e <__ieee754_log+0x56>
    99fa:	a389      	add	r3, pc, #548	; (adr r3, 9c20 <__ieee754_log+0x308>)
    99fc:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a00:	4650      	mov	r0, sl
    9a02:	4659      	mov	r1, fp
    9a04:	f7fe fd64 	bl	84d0 <__aeabi_dmul>
    9a08:	4602      	mov	r2, r0
    9a0a:	460b      	mov	r3, r1
    9a0c:	2000      	movs	r0, #0
    9a0e:	4998      	ldr	r1, [pc, #608]	; (9c70 <__ieee754_log+0x358>)
    9a10:	f7fe fba6 	bl	8160 <__aeabi_dsub>
    9a14:	4606      	mov	r6, r0
    9a16:	460f      	mov	r7, r1
    9a18:	4652      	mov	r2, sl
    9a1a:	465b      	mov	r3, fp
    9a1c:	4650      	mov	r0, sl
    9a1e:	4659      	mov	r1, fp
    9a20:	f7fe fd56 	bl	84d0 <__aeabi_dmul>
    9a24:	4602      	mov	r2, r0
    9a26:	460b      	mov	r3, r1
    9a28:	4630      	mov	r0, r6
    9a2a:	4639      	mov	r1, r7
    9a2c:	f7fe fd50 	bl	84d0 <__aeabi_dmul>
    9a30:	4606      	mov	r6, r0
    9a32:	460f      	mov	r7, r1
    9a34:	b914      	cbnz	r4, 9a3c <__ieee754_log+0x124>
    9a36:	4632      	mov	r2, r6
    9a38:	463b      	mov	r3, r7
    9a3a:	e0a0      	b.n	9b7e <__ieee754_log+0x266>
    9a3c:	4620      	mov	r0, r4
    9a3e:	f7fe fcdd 	bl	83fc <__aeabi_i2d>
    9a42:	4680      	mov	r8, r0
    9a44:	4689      	mov	r9, r1
    9a46:	a372      	add	r3, pc, #456	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9a48:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a4c:	f7fe fd40 	bl	84d0 <__aeabi_dmul>
    9a50:	4604      	mov	r4, r0
    9a52:	460d      	mov	r5, r1
    9a54:	4640      	mov	r0, r8
    9a56:	4649      	mov	r1, r9
    9a58:	a36f      	add	r3, pc, #444	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a5e:	f7fe fd37 	bl	84d0 <__aeabi_dmul>
    9a62:	e0a5      	b.n	9bb0 <__ieee754_log+0x298>
    9a64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9a68:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
    9a6c:	f7fe fb7a 	bl	8164 <__adddf3>
    9a70:	4602      	mov	r2, r0
    9a72:	460b      	mov	r3, r1
    9a74:	4650      	mov	r0, sl
    9a76:	4659      	mov	r1, fp
    9a78:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
    9a7c:	f7fe fe52 	bl	8724 <__aeabi_ddiv>
    9a80:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
    9a84:	3551      	adds	r5, #81	; 0x51
    9a86:	e9cd 0100 	strd	r0, r1, [sp]
    9a8a:	4620      	mov	r0, r4
    9a8c:	4335      	orrs	r5, r6
    9a8e:	f7fe fcb5 	bl	83fc <__aeabi_i2d>
    9a92:	e9dd 2300 	ldrd	r2, r3, [sp]
    9a96:	e9cd 0102 	strd	r0, r1, [sp, #8]
    9a9a:	4610      	mov	r0, r2
    9a9c:	4619      	mov	r1, r3
    9a9e:	f7fe fd17 	bl	84d0 <__aeabi_dmul>
    9aa2:	4602      	mov	r2, r0
    9aa4:	460b      	mov	r3, r1
    9aa6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    9aaa:	f7fe fd11 	bl	84d0 <__aeabi_dmul>
    9aae:	4680      	mov	r8, r0
    9ab0:	4689      	mov	r9, r1
    9ab2:	a35d      	add	r3, pc, #372	; (adr r3, 9c28 <__ieee754_log+0x310>)
    9ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ab8:	f7fe fd0a 	bl	84d0 <__aeabi_dmul>
    9abc:	a35c      	add	r3, pc, #368	; (adr r3, 9c30 <__ieee754_log+0x318>)
    9abe:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ac2:	f7fe fb4f 	bl	8164 <__adddf3>
    9ac6:	4642      	mov	r2, r8
    9ac8:	464b      	mov	r3, r9
    9aca:	f7fe fd01 	bl	84d0 <__aeabi_dmul>
    9ace:	a35a      	add	r3, pc, #360	; (adr r3, 9c38 <__ieee754_log+0x320>)
    9ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ad4:	f7fe fb46 	bl	8164 <__adddf3>
    9ad8:	4642      	mov	r2, r8
    9ada:	464b      	mov	r3, r9
    9adc:	f7fe fcf8 	bl	84d0 <__aeabi_dmul>
    9ae0:	a357      	add	r3, pc, #348	; (adr r3, 9c40 <__ieee754_log+0x328>)
    9ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ae6:	f7fe fb3d 	bl	8164 <__adddf3>
    9aea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9aee:	f7fe fcef 	bl	84d0 <__aeabi_dmul>
    9af2:	a355      	add	r3, pc, #340	; (adr r3, 9c48 <__ieee754_log+0x330>)
    9af4:	e9d3 2300 	ldrd	r2, r3, [r3]
    9af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9afc:	4640      	mov	r0, r8
    9afe:	4649      	mov	r1, r9
    9b00:	f7fe fce6 	bl	84d0 <__aeabi_dmul>
    9b04:	a352      	add	r3, pc, #328	; (adr r3, 9c50 <__ieee754_log+0x338>)
    9b06:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b0a:	f7fe fb2b 	bl	8164 <__adddf3>
    9b0e:	4642      	mov	r2, r8
    9b10:	464b      	mov	r3, r9
    9b12:	f7fe fcdd 	bl	84d0 <__aeabi_dmul>
    9b16:	a350      	add	r3, pc, #320	; (adr r3, 9c58 <__ieee754_log+0x340>)
    9b18:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b1c:	f7fe fb22 	bl	8164 <__adddf3>
    9b20:	4642      	mov	r2, r8
    9b22:	464b      	mov	r3, r9
    9b24:	f7fe fcd4 	bl	84d0 <__aeabi_dmul>
    9b28:	4602      	mov	r2, r0
    9b2a:	460b      	mov	r3, r1
    9b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9b30:	f7fe fb18 	bl	8164 <__adddf3>
    9b34:	2d00      	cmp	r5, #0
    9b36:	4680      	mov	r8, r0
    9b38:	4689      	mov	r9, r1
    9b3a:	dd48      	ble.n	9bce <__ieee754_log+0x2b6>
    9b3c:	2200      	movs	r2, #0
    9b3e:	4b4c      	ldr	r3, [pc, #304]	; (9c70 <__ieee754_log+0x358>)
    9b40:	4650      	mov	r0, sl
    9b42:	4659      	mov	r1, fp
    9b44:	f7fe fcc4 	bl	84d0 <__aeabi_dmul>
    9b48:	4652      	mov	r2, sl
    9b4a:	465b      	mov	r3, fp
    9b4c:	f7fe fcc0 	bl	84d0 <__aeabi_dmul>
    9b50:	4602      	mov	r2, r0
    9b52:	460b      	mov	r3, r1
    9b54:	4606      	mov	r6, r0
    9b56:	460f      	mov	r7, r1
    9b58:	4640      	mov	r0, r8
    9b5a:	4649      	mov	r1, r9
    9b5c:	f7fe fb02 	bl	8164 <__adddf3>
    9b60:	e9dd 2300 	ldrd	r2, r3, [sp]
    9b64:	f7fe fcb4 	bl	84d0 <__aeabi_dmul>
    9b68:	4680      	mov	r8, r0
    9b6a:	4689      	mov	r9, r1
    9b6c:	b964      	cbnz	r4, 9b88 <__ieee754_log+0x270>
    9b6e:	4602      	mov	r2, r0
    9b70:	460b      	mov	r3, r1
    9b72:	4630      	mov	r0, r6
    9b74:	4639      	mov	r1, r7
    9b76:	f7fe faf3 	bl	8160 <__aeabi_dsub>
    9b7a:	4602      	mov	r2, r0
    9b7c:	460b      	mov	r3, r1
    9b7e:	4650      	mov	r0, sl
    9b80:	4659      	mov	r1, fp
    9b82:	f7fe faed 	bl	8160 <__aeabi_dsub>
    9b86:	e6da      	b.n	993e <__ieee754_log+0x26>
    9b88:	a321      	add	r3, pc, #132	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9b92:	f7fe fc9d 	bl	84d0 <__aeabi_dmul>
    9b96:	4604      	mov	r4, r0
    9b98:	460d      	mov	r5, r1
    9b9a:	a31f      	add	r3, pc, #124	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ba0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9ba4:	f7fe fc94 	bl	84d0 <__aeabi_dmul>
    9ba8:	4642      	mov	r2, r8
    9baa:	464b      	mov	r3, r9
    9bac:	f7fe fada 	bl	8164 <__adddf3>
    9bb0:	4602      	mov	r2, r0
    9bb2:	460b      	mov	r3, r1
    9bb4:	4630      	mov	r0, r6
    9bb6:	4639      	mov	r1, r7
    9bb8:	f7fe fad2 	bl	8160 <__aeabi_dsub>
    9bbc:	4652      	mov	r2, sl
    9bbe:	465b      	mov	r3, fp
    9bc0:	f7fe face 	bl	8160 <__aeabi_dsub>
    9bc4:	4602      	mov	r2, r0
    9bc6:	460b      	mov	r3, r1
    9bc8:	4620      	mov	r0, r4
    9bca:	4629      	mov	r1, r5
    9bcc:	e7d9      	b.n	9b82 <__ieee754_log+0x26a>
    9bce:	4602      	mov	r2, r0
    9bd0:	460b      	mov	r3, r1
    9bd2:	4650      	mov	r0, sl
    9bd4:	4659      	mov	r1, fp
    9bd6:	f7fe fac3 	bl	8160 <__aeabi_dsub>
    9bda:	e9dd 2300 	ldrd	r2, r3, [sp]
    9bde:	f7fe fc77 	bl	84d0 <__aeabi_dmul>
    9be2:	4606      	mov	r6, r0
    9be4:	460f      	mov	r7, r1
    9be6:	2c00      	cmp	r4, #0
    9be8:	f43f af25 	beq.w	9a36 <__ieee754_log+0x11e>
    9bec:	a308      	add	r3, pc, #32	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9bee:	e9d3 2300 	ldrd	r2, r3, [r3]
    9bf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9bf6:	f7fe fc6b 	bl	84d0 <__aeabi_dmul>
    9bfa:	4604      	mov	r4, r0
    9bfc:	460d      	mov	r5, r1
    9bfe:	a306      	add	r3, pc, #24	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9c00:	e9d3 2300 	ldrd	r2, r3, [r3]
    9c04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9c08:	e729      	b.n	9a5e <__ieee754_log+0x146>
    9c0a:	2000      	movs	r0, #0
    9c0c:	2100      	movs	r1, #0
    9c0e:	e696      	b.n	993e <__ieee754_log+0x26>
    9c10:	fee00000 	.word	0xfee00000
    9c14:	3fe62e42 	.word	0x3fe62e42
    9c18:	35793c76 	.word	0x35793c76
    9c1c:	3dea39ef 	.word	0x3dea39ef
    9c20:	55555555 	.word	0x55555555
    9c24:	3fd55555 	.word	0x3fd55555
    9c28:	df3e5244 	.word	0xdf3e5244
    9c2c:	3fc2f112 	.word	0x3fc2f112
    9c30:	96cb03de 	.word	0x96cb03de
    9c34:	3fc74664 	.word	0x3fc74664
    9c38:	94229359 	.word	0x94229359
    9c3c:	3fd24924 	.word	0x3fd24924
    9c40:	55555593 	.word	0x55555593
    9c44:	3fe55555 	.word	0x3fe55555
    9c48:	d078c69f 	.word	0xd078c69f
    9c4c:	3fc39a09 	.word	0x3fc39a09
    9c50:	1d8e78af 	.word	0x1d8e78af
    9c54:	3fcc71c5 	.word	0x3fcc71c5
    9c58:	9997fa04 	.word	0x9997fa04
    9c5c:	3fd99999 	.word	0x3fd99999
    9c60:	c3500000 	.word	0xc3500000
    9c64:	43500000 	.word	0x43500000
    9c68:	7fefffff 	.word	0x7fefffff
    9c6c:	3ff00000 	.word	0x3ff00000
    9c70:	3fe00000 	.word	0x3fe00000
    9c74:	00000000 	.word	0x00000000

00009c78 <_dtoa_r>:
    9c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9c7c:	4614      	mov	r4, r2
    9c7e:	b097      	sub	sp, #92	; 0x5c
    9c80:	461d      	mov	r5, r3
    9c82:	6a47      	ldr	r7, [r0, #36]	; 0x24
    9c84:	4683      	mov	fp, r0
    9c86:	9e23      	ldr	r6, [sp, #140]	; 0x8c
    9c88:	e9cd 4504 	strd	r4, r5, [sp, #16]
    9c8c:	b97f      	cbnz	r7, 9cae <_dtoa_r+0x36>
    9c8e:	2010      	movs	r0, #16
    9c90:	f019 f938 	bl	22f04 <malloc>
    9c94:	4602      	mov	r2, r0
    9c96:	f8cb 0024 	str.w	r0, [fp, #36]	; 0x24
    9c9a:	b920      	cbnz	r0, 9ca6 <_dtoa_r+0x2e>
    9c9c:	4ba2      	ldr	r3, [pc, #648]	; (9f28 <_dtoa_r+0x2b0>)
    9c9e:	21ea      	movs	r1, #234	; 0xea
    9ca0:	48a2      	ldr	r0, [pc, #648]	; (9f2c <_dtoa_r+0x2b4>)
    9ca2:	f019 fd67 	bl	23774 <__assert_func>
    9ca6:	e9c0 7701 	strd	r7, r7, [r0, #4]
    9caa:	6007      	str	r7, [r0, #0]
    9cac:	60c7      	str	r7, [r0, #12]
    9cae:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9cb2:	6819      	ldr	r1, [r3, #0]
    9cb4:	b159      	cbz	r1, 9cce <_dtoa_r+0x56>
    9cb6:	685a      	ldr	r2, [r3, #4]
    9cb8:	2301      	movs	r3, #1
    9cba:	4658      	mov	r0, fp
    9cbc:	4093      	lsls	r3, r2
    9cbe:	604a      	str	r2, [r1, #4]
    9cc0:	608b      	str	r3, [r1, #8]
    9cc2:	f019 fe97 	bl	239f4 <_Bfree>
    9cc6:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9cca:	2200      	movs	r2, #0
    9ccc:	601a      	str	r2, [r3, #0]
    9cce:	1e2b      	subs	r3, r5, #0
    9cd0:	bfb7      	itett	lt
    9cd2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    9cd6:	2300      	movge	r3, #0
    9cd8:	2201      	movlt	r2, #1
    9cda:	9305      	strlt	r3, [sp, #20]
    9cdc:	bfa8      	it	ge
    9cde:	6033      	strge	r3, [r6, #0]
    9ce0:	9f05      	ldr	r7, [sp, #20]
    9ce2:	4b93      	ldr	r3, [pc, #588]	; (9f30 <_dtoa_r+0x2b8>)
    9ce4:	bfb8      	it	lt
    9ce6:	6032      	strlt	r2, [r6, #0]
    9ce8:	43bb      	bics	r3, r7
    9cea:	d119      	bne.n	9d20 <_dtoa_r+0xa8>
    9cec:	f242 730f 	movw	r3, #9999	; 0x270f
    9cf0:	9a22      	ldr	r2, [sp, #136]	; 0x88
    9cf2:	6013      	str	r3, [r2, #0]
    9cf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
    9cf8:	4323      	orrs	r3, r4
    9cfa:	f000 85e0 	beq.w	a8be <_dtoa_r+0xc46>
    9cfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
    9d00:	b953      	cbnz	r3, 9d18 <_dtoa_r+0xa0>
    9d02:	4b8c      	ldr	r3, [pc, #560]	; (9f34 <_dtoa_r+0x2bc>)
    9d04:	e021      	b.n	9d4a <_dtoa_r+0xd2>
    9d06:	4b8c      	ldr	r3, [pc, #560]	; (9f38 <_dtoa_r+0x2c0>)
    9d08:	9308      	str	r3, [sp, #32]
    9d0a:	3308      	adds	r3, #8
    9d0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    9d0e:	6013      	str	r3, [r2, #0]
    9d10:	9808      	ldr	r0, [sp, #32]
    9d12:	b017      	add	sp, #92	; 0x5c
    9d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9d18:	4b86      	ldr	r3, [pc, #536]	; (9f34 <_dtoa_r+0x2bc>)
    9d1a:	9308      	str	r3, [sp, #32]
    9d1c:	3303      	adds	r3, #3
    9d1e:	e7f5      	b.n	9d0c <_dtoa_r+0x94>
    9d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9d24:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    9d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9d2c:	2200      	movs	r2, #0
    9d2e:	2300      	movs	r3, #0
    9d30:	f7ff f94e 	bl	8fd0 <__aeabi_dcmpeq>
    9d34:	4680      	mov	r8, r0
    9d36:	b150      	cbz	r0, 9d4e <_dtoa_r+0xd6>
    9d38:	2301      	movs	r3, #1
    9d3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
    9d3c:	6013      	str	r3, [r2, #0]
    9d3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
    9d40:	b113      	cbz	r3, 9d48 <_dtoa_r+0xd0>
    9d42:	4b7e      	ldr	r3, [pc, #504]	; (9f3c <_dtoa_r+0x2c4>)
    9d44:	9a24      	ldr	r2, [sp, #144]	; 0x90
    9d46:	6013      	str	r3, [r2, #0]
    9d48:	4b7d      	ldr	r3, [pc, #500]	; (9f40 <_dtoa_r+0x2c8>)
    9d4a:	9308      	str	r3, [sp, #32]
    9d4c:	e7e0      	b.n	9d10 <_dtoa_r+0x98>
    9d4e:	ab14      	add	r3, sp, #80	; 0x50
    9d50:	f3c7 560a 	ubfx	r6, r7, #20, #11
    9d54:	4658      	mov	r0, fp
    9d56:	9301      	str	r3, [sp, #4]
    9d58:	ab15      	add	r3, sp, #84	; 0x54
    9d5a:	9300      	str	r3, [sp, #0]
    9d5c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    9d60:	f01a f8ce 	bl	23f00 <__d2b>
    9d64:	9003      	str	r0, [sp, #12]
    9d66:	2e00      	cmp	r6, #0
    9d68:	d078      	beq.n	9e5c <_dtoa_r+0x1e4>
    9d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    9d6c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
    9d70:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    9d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9d78:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
    9d7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9d80:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
    9d84:	4619      	mov	r1, r3
    9d86:	2200      	movs	r2, #0
    9d88:	4b6e      	ldr	r3, [pc, #440]	; (9f44 <_dtoa_r+0x2cc>)
    9d8a:	f7fe f9e9 	bl	8160 <__aeabi_dsub>
    9d8e:	a360      	add	r3, pc, #384	; (adr r3, 9f10 <_dtoa_r+0x298>)
    9d90:	e9d3 2300 	ldrd	r2, r3, [r3]
    9d94:	f7fe fb9c 	bl	84d0 <__aeabi_dmul>
    9d98:	a35f      	add	r3, pc, #380	; (adr r3, 9f18 <_dtoa_r+0x2a0>)
    9d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9d9e:	f7fe f9e1 	bl	8164 <__adddf3>
    9da2:	4604      	mov	r4, r0
    9da4:	460d      	mov	r5, r1
    9da6:	4630      	mov	r0, r6
    9da8:	f7fe fb28 	bl	83fc <__aeabi_i2d>
    9dac:	a35c      	add	r3, pc, #368	; (adr r3, 9f20 <_dtoa_r+0x2a8>)
    9dae:	e9d3 2300 	ldrd	r2, r3, [r3]
    9db2:	f7fe fb8d 	bl	84d0 <__aeabi_dmul>
    9db6:	4602      	mov	r2, r0
    9db8:	460b      	mov	r3, r1
    9dba:	4620      	mov	r0, r4
    9dbc:	4629      	mov	r1, r5
    9dbe:	f7fe f9d1 	bl	8164 <__adddf3>
    9dc2:	4604      	mov	r4, r0
    9dc4:	460d      	mov	r5, r1
    9dc6:	f7ff f94b 	bl	9060 <__aeabi_d2iz>
    9dca:	2200      	movs	r2, #0
    9dcc:	4607      	mov	r7, r0
    9dce:	2300      	movs	r3, #0
    9dd0:	4620      	mov	r0, r4
    9dd2:	4629      	mov	r1, r5
    9dd4:	f7ff f906 	bl	8fe4 <__aeabi_dcmplt>
    9dd8:	b140      	cbz	r0, 9dec <_dtoa_r+0x174>
    9dda:	4638      	mov	r0, r7
    9ddc:	f7fe fb0e 	bl	83fc <__aeabi_i2d>
    9de0:	4622      	mov	r2, r4
    9de2:	462b      	mov	r3, r5
    9de4:	f7ff f8f4 	bl	8fd0 <__aeabi_dcmpeq>
    9de8:	b900      	cbnz	r0, 9dec <_dtoa_r+0x174>
    9dea:	3f01      	subs	r7, #1
    9dec:	2f16      	cmp	r7, #22
    9dee:	d854      	bhi.n	9e9a <_dtoa_r+0x222>
    9df0:	4b55      	ldr	r3, [pc, #340]	; (9f48 <_dtoa_r+0x2d0>)
    9df2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    9df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
    9dfe:	f7ff f8f1 	bl	8fe4 <__aeabi_dcmplt>
    9e02:	2800      	cmp	r0, #0
    9e04:	d04b      	beq.n	9e9e <_dtoa_r+0x226>
    9e06:	3f01      	subs	r7, #1
    9e08:	2300      	movs	r3, #0
    9e0a:	9312      	str	r3, [sp, #72]	; 0x48
    9e0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9e0e:	1b9b      	subs	r3, r3, r6
    9e10:	1e5a      	subs	r2, r3, #1
    9e12:	bf4c      	ite	mi
    9e14:	f1c3 0301 	rsbmi	r3, r3, #1
    9e18:	2300      	movpl	r3, #0
    9e1a:	920a      	str	r2, [sp, #40]	; 0x28
    9e1c:	bf45      	ittet	mi
    9e1e:	9306      	strmi	r3, [sp, #24]
    9e20:	2300      	movmi	r3, #0
    9e22:	9306      	strpl	r3, [sp, #24]
    9e24:	930a      	strmi	r3, [sp, #40]	; 0x28
    9e26:	2f00      	cmp	r7, #0
    9e28:	db3b      	blt.n	9ea2 <_dtoa_r+0x22a>
    9e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9e2c:	970f      	str	r7, [sp, #60]	; 0x3c
    9e2e:	443b      	add	r3, r7
    9e30:	930a      	str	r3, [sp, #40]	; 0x28
    9e32:	2300      	movs	r3, #0
    9e34:	930b      	str	r3, [sp, #44]	; 0x2c
    9e36:	9b20      	ldr	r3, [sp, #128]	; 0x80
    9e38:	2b09      	cmp	r3, #9
    9e3a:	f200 8089 	bhi.w	9f50 <_dtoa_r+0x2d8>
    9e3e:	2b05      	cmp	r3, #5
    9e40:	bfc5      	ittet	gt
    9e42:	3b04      	subgt	r3, #4
    9e44:	2400      	movgt	r4, #0
    9e46:	2401      	movle	r4, #1
    9e48:	9320      	strgt	r3, [sp, #128]	; 0x80
    9e4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
    9e4c:	3b02      	subs	r3, #2
    9e4e:	2b03      	cmp	r3, #3
    9e50:	f200 8089 	bhi.w	9f66 <_dtoa_r+0x2ee>
    9e54:	e8df f003 	tbb	[pc, r3]
    9e58:	59383a2d 	.word	0x59383a2d
    9e5c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
    9e60:	441e      	add	r6, r3
    9e62:	f206 4332 	addw	r3, r6, #1074	; 0x432
    9e66:	2b20      	cmp	r3, #32
    9e68:	bfc9      	itett	gt
    9e6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    9e6e:	f1c3 0320 	rsble	r3, r3, #32
    9e72:	409f      	lslgt	r7, r3
    9e74:	f206 4312 	addwgt	r3, r6, #1042	; 0x412
    9e78:	bfd8      	it	le
    9e7a:	fa04 f003 	lslle.w	r0, r4, r3
    9e7e:	f106 36ff 	add.w	r6, r6, #4294967295
    9e82:	bfc4      	itt	gt
    9e84:	fa24 f303 	lsrgt.w	r3, r4, r3
    9e88:	ea47 0003 	orrgt.w	r0, r7, r3
    9e8c:	f7fe faa6 	bl	83dc <__aeabi_ui2d>
    9e90:	2201      	movs	r2, #1
    9e92:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
    9e96:	9213      	str	r2, [sp, #76]	; 0x4c
    9e98:	e774      	b.n	9d84 <_dtoa_r+0x10c>
    9e9a:	2301      	movs	r3, #1
    9e9c:	e7b5      	b.n	9e0a <_dtoa_r+0x192>
    9e9e:	9012      	str	r0, [sp, #72]	; 0x48
    9ea0:	e7b4      	b.n	9e0c <_dtoa_r+0x194>
    9ea2:	9b06      	ldr	r3, [sp, #24]
    9ea4:	1bdb      	subs	r3, r3, r7
    9ea6:	9306      	str	r3, [sp, #24]
    9ea8:	427b      	negs	r3, r7
    9eaa:	930b      	str	r3, [sp, #44]	; 0x2c
    9eac:	2300      	movs	r3, #0
    9eae:	930f      	str	r3, [sp, #60]	; 0x3c
    9eb0:	e7c1      	b.n	9e36 <_dtoa_r+0x1be>
    9eb2:	2300      	movs	r3, #0
    9eb4:	930e      	str	r3, [sp, #56]	; 0x38
    9eb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9eb8:	2b00      	cmp	r3, #0
    9eba:	dc57      	bgt.n	9f6c <_dtoa_r+0x2f4>
    9ebc:	2301      	movs	r3, #1
    9ebe:	4699      	mov	r9, r3
    9ec0:	461a      	mov	r2, r3
    9ec2:	9309      	str	r3, [sp, #36]	; 0x24
    9ec4:	9221      	str	r2, [sp, #132]	; 0x84
    9ec6:	e00c      	b.n	9ee2 <_dtoa_r+0x26a>
    9ec8:	2301      	movs	r3, #1
    9eca:	e7f3      	b.n	9eb4 <_dtoa_r+0x23c>
    9ecc:	2300      	movs	r3, #0
    9ece:	930e      	str	r3, [sp, #56]	; 0x38
    9ed0:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9ed2:	18fb      	adds	r3, r7, r3
    9ed4:	f103 0901 	add.w	r9, r3, #1
    9ed8:	9309      	str	r3, [sp, #36]	; 0x24
    9eda:	464b      	mov	r3, r9
    9edc:	2b01      	cmp	r3, #1
    9ede:	bfb8      	it	lt
    9ee0:	2301      	movlt	r3, #1
    9ee2:	f8db 0024 	ldr.w	r0, [fp, #36]	; 0x24
    9ee6:	2100      	movs	r1, #0
    9ee8:	2204      	movs	r2, #4
    9eea:	f102 0514 	add.w	r5, r2, #20
    9eee:	429d      	cmp	r5, r3
    9ef0:	d940      	bls.n	9f74 <_dtoa_r+0x2fc>
    9ef2:	6041      	str	r1, [r0, #4]
    9ef4:	4658      	mov	r0, fp
    9ef6:	f019 fd3d 	bl	23974 <_Balloc>
    9efa:	9008      	str	r0, [sp, #32]
    9efc:	2800      	cmp	r0, #0
    9efe:	d13c      	bne.n	9f7a <_dtoa_r+0x302>
    9f00:	4b12      	ldr	r3, [pc, #72]	; (9f4c <_dtoa_r+0x2d4>)
    9f02:	4602      	mov	r2, r0
    9f04:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    9f08:	e6ca      	b.n	9ca0 <_dtoa_r+0x28>
    9f0a:	2301      	movs	r3, #1
    9f0c:	e7df      	b.n	9ece <_dtoa_r+0x256>
    9f0e:	bf00      	nop
    9f10:	636f4361 	.word	0x636f4361
    9f14:	3fd287a7 	.word	0x3fd287a7
    9f18:	8b60c8b3 	.word	0x8b60c8b3
    9f1c:	3fc68a28 	.word	0x3fc68a28
    9f20:	509f79fb 	.word	0x509f79fb
    9f24:	3fd34413 	.word	0x3fd34413
    9f28:	000310f6 	.word	0x000310f6
    9f2c:	0003110d 	.word	0x0003110d
    9f30:	7ff00000 	.word	0x7ff00000
    9f34:	000310f2 	.word	0x000310f2
    9f38:	000310e9 	.word	0x000310e9
    9f3c:	00030f1e 	.word	0x00030f1e
    9f40:	00030f1d 	.word	0x00030f1d
    9f44:	3ff80000 	.word	0x3ff80000
    9f48:	0002a900 	.word	0x0002a900
    9f4c:	00031181 	.word	0x00031181
    9f50:	2401      	movs	r4, #1
    9f52:	2300      	movs	r3, #0
    9f54:	940e      	str	r4, [sp, #56]	; 0x38
    9f56:	9320      	str	r3, [sp, #128]	; 0x80
    9f58:	f04f 33ff 	mov.w	r3, #4294967295
    9f5c:	2200      	movs	r2, #0
    9f5e:	4699      	mov	r9, r3
    9f60:	9309      	str	r3, [sp, #36]	; 0x24
    9f62:	2312      	movs	r3, #18
    9f64:	e7ae      	b.n	9ec4 <_dtoa_r+0x24c>
    9f66:	2301      	movs	r3, #1
    9f68:	930e      	str	r3, [sp, #56]	; 0x38
    9f6a:	e7f5      	b.n	9f58 <_dtoa_r+0x2e0>
    9f6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9f6e:	4699      	mov	r9, r3
    9f70:	9309      	str	r3, [sp, #36]	; 0x24
    9f72:	e7b6      	b.n	9ee2 <_dtoa_r+0x26a>
    9f74:	3101      	adds	r1, #1
    9f76:	0052      	lsls	r2, r2, #1
    9f78:	e7b7      	b.n	9eea <_dtoa_r+0x272>
    9f7a:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9f7e:	f1b9 0f0e 	cmp.w	r9, #14
    9f82:	9a08      	ldr	r2, [sp, #32]
    9f84:	601a      	str	r2, [r3, #0]
    9f86:	d86f      	bhi.n	a068 <_dtoa_r+0x3f0>
    9f88:	2c00      	cmp	r4, #0
    9f8a:	d06d      	beq.n	a068 <_dtoa_r+0x3f0>
    9f8c:	2f00      	cmp	r7, #0
    9f8e:	dd36      	ble.n	9ffe <_dtoa_r+0x386>
    9f90:	f007 020f 	and.w	r2, r7, #15
    9f94:	4ba0      	ldr	r3, [pc, #640]	; (a218 <_dtoa_r+0x5a0>)
    9f96:	05f8      	lsls	r0, r7, #23
    9f98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    9f9c:	e9d3 3400 	ldrd	r3, r4, [r3]
    9fa0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    9fa4:	ea4f 1427 	mov.w	r4, r7, asr #4
    9fa8:	d517      	bpl.n	9fda <_dtoa_r+0x362>
    9faa:	4b9c      	ldr	r3, [pc, #624]	; (a21c <_dtoa_r+0x5a4>)
    9fac:	f004 040f 	and.w	r4, r4, #15
    9fb0:	f04f 0803 	mov.w	r8, #3
    9fb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    9fb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9fbc:	f7fe fbb2 	bl	8724 <__aeabi_ddiv>
    9fc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9fc4:	4d95      	ldr	r5, [pc, #596]	; (a21c <_dtoa_r+0x5a4>)
    9fc6:	b95c      	cbnz	r4, 9fe0 <_dtoa_r+0x368>
    9fc8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    9fcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9fd0:	f7fe fba8 	bl	8724 <__aeabi_ddiv>
    9fd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9fd8:	e02b      	b.n	a032 <_dtoa_r+0x3ba>
    9fda:	f04f 0802 	mov.w	r8, #2
    9fde:	e7f1      	b.n	9fc4 <_dtoa_r+0x34c>
    9fe0:	07e1      	lsls	r1, r4, #31
    9fe2:	d509      	bpl.n	9ff8 <_dtoa_r+0x380>
    9fe4:	f108 0801 	add.w	r8, r8, #1
    9fe8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    9fec:	e9d5 2300 	ldrd	r2, r3, [r5]
    9ff0:	f7fe fa6e 	bl	84d0 <__aeabi_dmul>
    9ff4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    9ff8:	1064      	asrs	r4, r4, #1
    9ffa:	3508      	adds	r5, #8
    9ffc:	e7e3      	b.n	9fc6 <_dtoa_r+0x34e>
    9ffe:	f000 8107 	beq.w	a210 <_dtoa_r+0x598>
    a002:	427c      	negs	r4, r7
    a004:	4b84      	ldr	r3, [pc, #528]	; (a218 <_dtoa_r+0x5a0>)
    a006:	4d85      	ldr	r5, [pc, #532]	; (a21c <_dtoa_r+0x5a4>)
    a008:	f04f 0802 	mov.w	r8, #2
    a00c:	f004 020f 	and.w	r2, r4, #15
    a010:	1124      	asrs	r4, r4, #4
    a012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    a016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a01a:	e9d3 2300 	ldrd	r2, r3, [r3]
    a01e:	f7fe fa57 	bl	84d0 <__aeabi_dmul>
    a022:	2300      	movs	r3, #0
    a024:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a028:	2c00      	cmp	r4, #0
    a02a:	f040 80e5 	bne.w	a1f8 <_dtoa_r+0x580>
    a02e:	2b00      	cmp	r3, #0
    a030:	d1d0      	bne.n	9fd4 <_dtoa_r+0x35c>
    a032:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a034:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
    a038:	2b00      	cmp	r3, #0
    a03a:	f000 814c 	beq.w	a2d6 <_dtoa_r+0x65e>
    a03e:	2200      	movs	r2, #0
    a040:	4b77      	ldr	r3, [pc, #476]	; (a220 <_dtoa_r+0x5a8>)
    a042:	4620      	mov	r0, r4
    a044:	4629      	mov	r1, r5
    a046:	f7fe ffcd 	bl	8fe4 <__aeabi_dcmplt>
    a04a:	2800      	cmp	r0, #0
    a04c:	f000 8143 	beq.w	a2d6 <_dtoa_r+0x65e>
    a050:	f1b9 0f00 	cmp.w	r9, #0
    a054:	f000 813f 	beq.w	a2d6 <_dtoa_r+0x65e>
    a058:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a05a:	2b00      	cmp	r3, #0
    a05c:	f300 80e4 	bgt.w	a228 <_dtoa_r+0x5b0>
    a060:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a064:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a068:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a06a:	2b00      	cmp	r3, #0
    a06c:	db02      	blt.n	a074 <_dtoa_r+0x3fc>
    a06e:	2f0e      	cmp	r7, #14
    a070:	f340 8242 	ble.w	a4f8 <_dtoa_r+0x880>
    a074:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a076:	2a00      	cmp	r2, #0
    a078:	f040 8267 	bne.w	a54a <_dtoa_r+0x8d2>
    a07c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    a07e:	2500      	movs	r5, #0
    a080:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a084:	f1b8 0f00 	cmp.w	r8, #0
    a088:	d00d      	beq.n	a0a6 <_dtoa_r+0x42e>
    a08a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a08c:	2b00      	cmp	r3, #0
    a08e:	dd0a      	ble.n	a0a6 <_dtoa_r+0x42e>
    a090:	4543      	cmp	r3, r8
    a092:	9a06      	ldr	r2, [sp, #24]
    a094:	bfa8      	it	ge
    a096:	4643      	movge	r3, r8
    a098:	1ad2      	subs	r2, r2, r3
    a09a:	eba8 0803 	sub.w	r8, r8, r3
    a09e:	9206      	str	r2, [sp, #24]
    a0a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a0a2:	1ad3      	subs	r3, r2, r3
    a0a4:	930a      	str	r3, [sp, #40]	; 0x28
    a0a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a0a8:	b30b      	cbz	r3, a0ee <_dtoa_r+0x476>
    a0aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a0ac:	2b00      	cmp	r3, #0
    a0ae:	f000 82a6 	beq.w	a5fe <_dtoa_r+0x986>
    a0b2:	2c00      	cmp	r4, #0
    a0b4:	f000 82a1 	beq.w	a5fa <_dtoa_r+0x982>
    a0b8:	4629      	mov	r1, r5
    a0ba:	4622      	mov	r2, r4
    a0bc:	4658      	mov	r0, fp
    a0be:	f019 fdc3 	bl	23c48 <__pow5mult>
    a0c2:	9a03      	ldr	r2, [sp, #12]
    a0c4:	4601      	mov	r1, r0
    a0c6:	4605      	mov	r5, r0
    a0c8:	4658      	mov	r0, fp
    a0ca:	f019 fd13 	bl	23af4 <__multiply>
    a0ce:	9903      	ldr	r1, [sp, #12]
    a0d0:	4606      	mov	r6, r0
    a0d2:	4658      	mov	r0, fp
    a0d4:	f019 fc8e 	bl	239f4 <_Bfree>
    a0d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a0da:	1b1b      	subs	r3, r3, r4
    a0dc:	930b      	str	r3, [sp, #44]	; 0x2c
    a0de:	f000 8291 	beq.w	a604 <_dtoa_r+0x98c>
    a0e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a0e4:	4631      	mov	r1, r6
    a0e6:	4658      	mov	r0, fp
    a0e8:	f019 fdae 	bl	23c48 <__pow5mult>
    a0ec:	9003      	str	r0, [sp, #12]
    a0ee:	2101      	movs	r1, #1
    a0f0:	4658      	mov	r0, fp
    a0f2:	f019 fce9 	bl	23ac8 <__i2b>
    a0f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a0f8:	4604      	mov	r4, r0
    a0fa:	2b00      	cmp	r3, #0
    a0fc:	f000 8284 	beq.w	a608 <_dtoa_r+0x990>
    a100:	461a      	mov	r2, r3
    a102:	4601      	mov	r1, r0
    a104:	4658      	mov	r0, fp
    a106:	f019 fd9f 	bl	23c48 <__pow5mult>
    a10a:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a10c:	4604      	mov	r4, r0
    a10e:	2b01      	cmp	r3, #1
    a110:	dc03      	bgt.n	a11a <_dtoa_r+0x4a2>
    a112:	9b04      	ldr	r3, [sp, #16]
    a114:	2b00      	cmp	r3, #0
    a116:	f000 827c 	beq.w	a612 <_dtoa_r+0x99a>
    a11a:	2600      	movs	r6, #0
    a11c:	6923      	ldr	r3, [r4, #16]
    a11e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    a122:	6918      	ldr	r0, [r3, #16]
    a124:	f01f fdb0 	bl	29c88 <__hi0bits>
    a128:	f1c0 0020 	rsb	r0, r0, #32
    a12c:	960f      	str	r6, [sp, #60]	; 0x3c
    a12e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a130:	4418      	add	r0, r3
    a132:	f010 001f 	ands.w	r0, r0, #31
    a136:	f000 8291 	beq.w	a65c <_dtoa_r+0x9e4>
    a13a:	f1c0 0320 	rsb	r3, r0, #32
    a13e:	2b04      	cmp	r3, #4
    a140:	f340 8281 	ble.w	a646 <_dtoa_r+0x9ce>
    a144:	f1c0 001c 	rsb	r0, r0, #28
    a148:	9b06      	ldr	r3, [sp, #24]
    a14a:	4403      	add	r3, r0
    a14c:	4480      	add	r8, r0
    a14e:	9306      	str	r3, [sp, #24]
    a150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a152:	4403      	add	r3, r0
    a154:	930a      	str	r3, [sp, #40]	; 0x28
    a156:	9b06      	ldr	r3, [sp, #24]
    a158:	2b00      	cmp	r3, #0
    a15a:	dd05      	ble.n	a168 <_dtoa_r+0x4f0>
    a15c:	461a      	mov	r2, r3
    a15e:	9903      	ldr	r1, [sp, #12]
    a160:	4658      	mov	r0, fp
    a162:	f019 fdcb 	bl	23cfc <__lshift>
    a166:	9003      	str	r0, [sp, #12]
    a168:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a16a:	2b00      	cmp	r3, #0
    a16c:	dd05      	ble.n	a17a <_dtoa_r+0x502>
    a16e:	4621      	mov	r1, r4
    a170:	461a      	mov	r2, r3
    a172:	4658      	mov	r0, fp
    a174:	f019 fdc2 	bl	23cfc <__lshift>
    a178:	4604      	mov	r4, r0
    a17a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a17c:	2b00      	cmp	r3, #0
    a17e:	f000 8276 	beq.w	a66e <_dtoa_r+0x9f6>
    a182:	4621      	mov	r1, r4
    a184:	9803      	ldr	r0, [sp, #12]
    a186:	f01f fdce 	bl	29d26 <__mcmp>
    a18a:	2800      	cmp	r0, #0
    a18c:	f280 826f 	bge.w	a66e <_dtoa_r+0x9f6>
    a190:	2300      	movs	r3, #0
    a192:	220a      	movs	r2, #10
    a194:	9903      	ldr	r1, [sp, #12]
    a196:	4658      	mov	r0, fp
    a198:	f019 fc4e 	bl	23a38 <__multadd>
    a19c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a19e:	1e7e      	subs	r6, r7, #1
    a1a0:	9003      	str	r0, [sp, #12]
    a1a2:	2b00      	cmp	r3, #0
    a1a4:	f000 825c 	beq.w	a660 <_dtoa_r+0x9e8>
    a1a8:	2300      	movs	r3, #0
    a1aa:	4629      	mov	r1, r5
    a1ac:	220a      	movs	r2, #10
    a1ae:	4658      	mov	r0, fp
    a1b0:	f019 fc42 	bl	23a38 <__multadd>
    a1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a1b6:	4605      	mov	r5, r0
    a1b8:	2b00      	cmp	r3, #0
    a1ba:	dc03      	bgt.n	a1c4 <_dtoa_r+0x54c>
    a1bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a1be:	2b02      	cmp	r3, #2
    a1c0:	f300 825e 	bgt.w	a680 <_dtoa_r+0xa08>
    a1c4:	f1b8 0f00 	cmp.w	r8, #0
    a1c8:	dd05      	ble.n	a1d6 <_dtoa_r+0x55e>
    a1ca:	4629      	mov	r1, r5
    a1cc:	4642      	mov	r2, r8
    a1ce:	4658      	mov	r0, fp
    a1d0:	f019 fd94 	bl	23cfc <__lshift>
    a1d4:	4605      	mov	r5, r0
    a1d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a1d8:	2b00      	cmp	r3, #0
    a1da:	f000 82d0 	beq.w	a77e <_dtoa_r+0xb06>
    a1de:	6869      	ldr	r1, [r5, #4]
    a1e0:	4658      	mov	r0, fp
    a1e2:	f019 fbc7 	bl	23974 <_Balloc>
    a1e6:	4607      	mov	r7, r0
    a1e8:	2800      	cmp	r0, #0
    a1ea:	f040 827f 	bne.w	a6ec <_dtoa_r+0xa74>
    a1ee:	4b0d      	ldr	r3, [pc, #52]	; (a224 <_dtoa_r+0x5ac>)
    a1f0:	4602      	mov	r2, r0
    a1f2:	f240 21ea 	movw	r1, #746	; 0x2ea
    a1f6:	e553      	b.n	9ca0 <_dtoa_r+0x28>
    a1f8:	07e2      	lsls	r2, r4, #31
    a1fa:	d506      	bpl.n	a20a <_dtoa_r+0x592>
    a1fc:	f108 0801 	add.w	r8, r8, #1
    a200:	e9d5 2300 	ldrd	r2, r3, [r5]
    a204:	f7fe f964 	bl	84d0 <__aeabi_dmul>
    a208:	2301      	movs	r3, #1
    a20a:	1064      	asrs	r4, r4, #1
    a20c:	3508      	adds	r5, #8
    a20e:	e70b      	b.n	a028 <_dtoa_r+0x3b0>
    a210:	f04f 0802 	mov.w	r8, #2
    a214:	e70d      	b.n	a032 <_dtoa_r+0x3ba>
    a216:	bf00      	nop
    a218:	0002a900 	.word	0x0002a900
    a21c:	0002a8d8 	.word	0x0002a8d8
    a220:	3ff00000 	.word	0x3ff00000
    a224:	00031181 	.word	0x00031181
    a228:	4620      	mov	r0, r4
    a22a:	2200      	movs	r2, #0
    a22c:	4bac      	ldr	r3, [pc, #688]	; (a4e0 <_dtoa_r+0x868>)
    a22e:	4629      	mov	r1, r5
    a230:	f7fe f94e 	bl	84d0 <__aeabi_dmul>
    a234:	1e7e      	subs	r6, r7, #1
    a236:	f108 0801 	add.w	r8, r8, #1
    a23a:	9c09      	ldr	r4, [sp, #36]	; 0x24
    a23c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a240:	4640      	mov	r0, r8
    a242:	f7fe f8db 	bl	83fc <__aeabi_i2d>
    a246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a24a:	f7fe f941 	bl	84d0 <__aeabi_dmul>
    a24e:	4ba5      	ldr	r3, [pc, #660]	; (a4e4 <_dtoa_r+0x86c>)
    a250:	2200      	movs	r2, #0
    a252:	f7fd ff87 	bl	8164 <__adddf3>
    a256:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
    a25a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a25e:	9311      	str	r3, [sp, #68]	; 0x44
    a260:	2c00      	cmp	r4, #0
    a262:	d13b      	bne.n	a2dc <_dtoa_r+0x664>
    a264:	2200      	movs	r2, #0
    a266:	4ba0      	ldr	r3, [pc, #640]	; (a4e8 <_dtoa_r+0x870>)
    a268:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a26c:	f7fd ff78 	bl	8160 <__aeabi_dsub>
    a270:	4602      	mov	r2, r0
    a272:	460b      	mov	r3, r1
    a274:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a278:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a27c:	f7fe fed0 	bl	9020 <__aeabi_dcmpgt>
    a280:	2800      	cmp	r0, #0
    a282:	f040 8157 	bne.w	a534 <_dtoa_r+0x8bc>
    a286:	e9dd 2110 	ldrd	r2, r1, [sp, #64]	; 0x40
    a28a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    a28e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a292:	f7fe fea7 	bl	8fe4 <__aeabi_dcmplt>
    a296:	2800      	cmp	r0, #0
    a298:	f43f aee2 	beq.w	a060 <_dtoa_r+0x3e8>
    a29c:	2400      	movs	r4, #0
    a29e:	4625      	mov	r5, r4
    a2a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a2a2:	f8dd a020 	ldr.w	sl, [sp, #32]
    a2a6:	43de      	mvns	r6, r3
    a2a8:	f04f 0800 	mov.w	r8, #0
    a2ac:	4621      	mov	r1, r4
    a2ae:	4658      	mov	r0, fp
    a2b0:	f019 fba0 	bl	239f4 <_Bfree>
    a2b4:	2d00      	cmp	r5, #0
    a2b6:	f000 80a9 	beq.w	a40c <_dtoa_r+0x794>
    a2ba:	f1b8 0f00 	cmp.w	r8, #0
    a2be:	d005      	beq.n	a2cc <_dtoa_r+0x654>
    a2c0:	45a8      	cmp	r8, r5
    a2c2:	d003      	beq.n	a2cc <_dtoa_r+0x654>
    a2c4:	4641      	mov	r1, r8
    a2c6:	4658      	mov	r0, fp
    a2c8:	f019 fb94 	bl	239f4 <_Bfree>
    a2cc:	4629      	mov	r1, r5
    a2ce:	4658      	mov	r0, fp
    a2d0:	f019 fb90 	bl	239f4 <_Bfree>
    a2d4:	e09a      	b.n	a40c <_dtoa_r+0x794>
    a2d6:	463e      	mov	r6, r7
    a2d8:	464c      	mov	r4, r9
    a2da:	e7b1      	b.n	a240 <_dtoa_r+0x5c8>
    a2dc:	4b83      	ldr	r3, [pc, #524]	; (a4ec <_dtoa_r+0x874>)
    a2de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    a2e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
    a2e6:	9b08      	ldr	r3, [sp, #32]
    a2e8:	441c      	add	r4, r3
    a2ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a2ec:	2b00      	cmp	r3, #0
    a2ee:	d04a      	beq.n	a386 <_dtoa_r+0x70e>
    a2f0:	4602      	mov	r2, r0
    a2f2:	460b      	mov	r3, r1
    a2f4:	2000      	movs	r0, #0
    a2f6:	497e      	ldr	r1, [pc, #504]	; (a4f0 <_dtoa_r+0x878>)
    a2f8:	f7fe fa14 	bl	8724 <__aeabi_ddiv>
    a2fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a300:	f7fd ff2e 	bl	8160 <__aeabi_dsub>
    a304:	f8dd a020 	ldr.w	sl, [sp, #32]
    a308:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a30c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a310:	f7fe fea6 	bl	9060 <__aeabi_d2iz>
    a314:	4605      	mov	r5, r0
    a316:	f7fe f871 	bl	83fc <__aeabi_i2d>
    a31a:	4602      	mov	r2, r0
    a31c:	3530      	adds	r5, #48	; 0x30
    a31e:	460b      	mov	r3, r1
    a320:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a324:	f7fd ff1c 	bl	8160 <__aeabi_dsub>
    a328:	f80a 5b01 	strb.w	r5, [sl], #1
    a32c:	4602      	mov	r2, r0
    a32e:	460b      	mov	r3, r1
    a330:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a334:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a338:	f7fe fe72 	bl	9020 <__aeabi_dcmpgt>
    a33c:	2800      	cmp	r0, #0
    a33e:	d165      	bne.n	a40c <_dtoa_r+0x794>
    a340:	2000      	movs	r0, #0
    a342:	496c      	ldr	r1, [pc, #432]	; (a4f4 <_dtoa_r+0x87c>)
    a344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a348:	f7fd ff0a 	bl	8160 <__aeabi_dsub>
    a34c:	4602      	mov	r2, r0
    a34e:	460b      	mov	r3, r1
    a350:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a354:	f7fe fe64 	bl	9020 <__aeabi_dcmpgt>
    a358:	2800      	cmp	r0, #0
    a35a:	f040 810d 	bne.w	a578 <_dtoa_r+0x900>
    a35e:	45a2      	cmp	sl, r4
    a360:	f000 80ea 	beq.w	a538 <_dtoa_r+0x8c0>
    a364:	2200      	movs	r2, #0
    a366:	4b5e      	ldr	r3, [pc, #376]	; (a4e0 <_dtoa_r+0x868>)
    a368:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a36c:	f7fe f8b0 	bl	84d0 <__aeabi_dmul>
    a370:	2200      	movs	r2, #0
    a372:	4b5b      	ldr	r3, [pc, #364]	; (a4e0 <_dtoa_r+0x868>)
    a374:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a378:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a37c:	f7fe f8a8 	bl	84d0 <__aeabi_dmul>
    a380:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a384:	e7c2      	b.n	a30c <_dtoa_r+0x694>
    a386:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a38a:	f7fe f8a1 	bl	84d0 <__aeabi_dmul>
    a38e:	46a0      	mov	r8, r4
    a390:	f8dd a020 	ldr.w	sl, [sp, #32]
    a394:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a398:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a39c:	f7fe fe60 	bl	9060 <__aeabi_d2iz>
    a3a0:	4605      	mov	r5, r0
    a3a2:	f7fe f82b 	bl	83fc <__aeabi_i2d>
    a3a6:	4602      	mov	r2, r0
    a3a8:	3530      	adds	r5, #48	; 0x30
    a3aa:	460b      	mov	r3, r1
    a3ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3b0:	f7fd fed6 	bl	8160 <__aeabi_dsub>
    a3b4:	f80a 5b01 	strb.w	r5, [sl], #1
    a3b8:	4602      	mov	r2, r0
    a3ba:	460b      	mov	r3, r1
    a3bc:	45a2      	cmp	sl, r4
    a3be:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a3c2:	f04f 0200 	mov.w	r2, #0
    a3c6:	d123      	bne.n	a410 <_dtoa_r+0x798>
    a3c8:	4b49      	ldr	r3, [pc, #292]	; (a4f0 <_dtoa_r+0x878>)
    a3ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a3ce:	f7fd fec9 	bl	8164 <__adddf3>
    a3d2:	4602      	mov	r2, r0
    a3d4:	460b      	mov	r3, r1
    a3d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3da:	f7fe fe21 	bl	9020 <__aeabi_dcmpgt>
    a3de:	2800      	cmp	r0, #0
    a3e0:	f040 80ca 	bne.w	a578 <_dtoa_r+0x900>
    a3e4:	2000      	movs	r0, #0
    a3e6:	4942      	ldr	r1, [pc, #264]	; (a4f0 <_dtoa_r+0x878>)
    a3e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a3ec:	f7fd feb8 	bl	8160 <__aeabi_dsub>
    a3f0:	4602      	mov	r2, r0
    a3f2:	460b      	mov	r3, r1
    a3f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3f8:	f7fe fdf4 	bl	8fe4 <__aeabi_dcmplt>
    a3fc:	b170      	cbz	r0, a41c <_dtoa_r+0x7a4>
    a3fe:	46c2      	mov	sl, r8
    a400:	f108 38ff 	add.w	r8, r8, #4294967295
    a404:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
    a408:	2b30      	cmp	r3, #48	; 0x30
    a40a:	d0f8      	beq.n	a3fe <_dtoa_r+0x786>
    a40c:	4637      	mov	r7, r6
    a40e:	e055      	b.n	a4bc <_dtoa_r+0x844>
    a410:	4b33      	ldr	r3, [pc, #204]	; (a4e0 <_dtoa_r+0x868>)
    a412:	f7fe f85d 	bl	84d0 <__aeabi_dmul>
    a416:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a41a:	e7bd      	b.n	a398 <_dtoa_r+0x720>
    a41c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a420:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a424:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a426:	2b00      	cmp	r3, #0
    a428:	f6ff ae28 	blt.w	a07c <_dtoa_r+0x404>
    a42c:	2f0e      	cmp	r7, #14
    a42e:	f73f ae25 	bgt.w	a07c <_dtoa_r+0x404>
    a432:	4b2e      	ldr	r3, [pc, #184]	; (a4ec <_dtoa_r+0x874>)
    a434:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    a438:	e9d3 3400 	ldrd	r3, r4, [r3]
    a43c:	e9cd 3406 	strd	r3, r4, [sp, #24]
    a440:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a442:	2b00      	cmp	r3, #0
    a444:	da02      	bge.n	a44c <_dtoa_r+0x7d4>
    a446:	f1b9 0f00 	cmp.w	r9, #0
    a44a:	d064      	beq.n	a516 <_dtoa_r+0x89e>
    a44c:	f8dd a020 	ldr.w	sl, [sp, #32]
    a450:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
    a454:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a458:	4620      	mov	r0, r4
    a45a:	4629      	mov	r1, r5
    a45c:	f7fe f962 	bl	8724 <__aeabi_ddiv>
    a460:	f7fe fdfe 	bl	9060 <__aeabi_d2iz>
    a464:	4606      	mov	r6, r0
    a466:	f7fd ffc9 	bl	83fc <__aeabi_i2d>
    a46a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a46e:	f7fe f82f 	bl	84d0 <__aeabi_dmul>
    a472:	4602      	mov	r2, r0
    a474:	4620      	mov	r0, r4
    a476:	f106 0430 	add.w	r4, r6, #48	; 0x30
    a47a:	460b      	mov	r3, r1
    a47c:	4629      	mov	r1, r5
    a47e:	f7fd fe6f 	bl	8160 <__aeabi_dsub>
    a482:	f80a 4b01 	strb.w	r4, [sl], #1
    a486:	9c08      	ldr	r4, [sp, #32]
    a488:	4602      	mov	r2, r0
    a48a:	460b      	mov	r3, r1
    a48c:	ebaa 0404 	sub.w	r4, sl, r4
    a490:	45a1      	cmp	r9, r4
    a492:	f040 8082 	bne.w	a59a <_dtoa_r+0x922>
    a496:	f7fd fe65 	bl	8164 <__adddf3>
    a49a:	4604      	mov	r4, r0
    a49c:	460d      	mov	r5, r1
    a49e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a4a2:	f7fe fdbd 	bl	9020 <__aeabi_dcmpgt>
    a4a6:	2800      	cmp	r0, #0
    a4a8:	d165      	bne.n	a576 <_dtoa_r+0x8fe>
    a4aa:	4620      	mov	r0, r4
    a4ac:	4629      	mov	r1, r5
    a4ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a4b2:	f7fe fd8d 	bl	8fd0 <__aeabi_dcmpeq>
    a4b6:	b108      	cbz	r0, a4bc <_dtoa_r+0x844>
    a4b8:	07f3      	lsls	r3, r6, #31
    a4ba:	d45c      	bmi.n	a576 <_dtoa_r+0x8fe>
    a4bc:	9903      	ldr	r1, [sp, #12]
    a4be:	4658      	mov	r0, fp
    a4c0:	f019 fa98 	bl	239f4 <_Bfree>
    a4c4:	2300      	movs	r3, #0
    a4c6:	3701      	adds	r7, #1
    a4c8:	f88a 3000 	strb.w	r3, [sl]
    a4cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
    a4ce:	601f      	str	r7, [r3, #0]
    a4d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
    a4d2:	2b00      	cmp	r3, #0
    a4d4:	f43f ac1c 	beq.w	9d10 <_dtoa_r+0x98>
    a4d8:	f8c3 a000 	str.w	sl, [r3]
    a4dc:	e418      	b.n	9d10 <_dtoa_r+0x98>
    a4de:	bf00      	nop
    a4e0:	40240000 	.word	0x40240000
    a4e4:	401c0000 	.word	0x401c0000
    a4e8:	40140000 	.word	0x40140000
    a4ec:	0002a900 	.word	0x0002a900
    a4f0:	3fe00000 	.word	0x3fe00000
    a4f4:	3ff00000 	.word	0x3ff00000
    a4f8:	4ba2      	ldr	r3, [pc, #648]	; (a784 <_dtoa_r+0xb0c>)
    a4fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    a4fe:	e9d3 3400 	ldrd	r3, r4, [r3]
    a502:	e9cd 3406 	strd	r3, r4, [sp, #24]
    a506:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a508:	2b00      	cmp	r3, #0
    a50a:	da9f      	bge.n	a44c <_dtoa_r+0x7d4>
    a50c:	f1b9 0f00 	cmp.w	r9, #0
    a510:	dc9c      	bgt.n	a44c <_dtoa_r+0x7d4>
    a512:	f47f aec3 	bne.w	a29c <_dtoa_r+0x624>
    a516:	2200      	movs	r2, #0
    a518:	4b9b      	ldr	r3, [pc, #620]	; (a788 <_dtoa_r+0xb10>)
    a51a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a51e:	f7fd ffd7 	bl	84d0 <__aeabi_dmul>
    a522:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a526:	f7fe fd71 	bl	900c <__aeabi_dcmpge>
    a52a:	4604      	mov	r4, r0
    a52c:	2800      	cmp	r0, #0
    a52e:	f47f aeb5 	bne.w	a29c <_dtoa_r+0x624>
    a532:	463e      	mov	r6, r7
    a534:	4625      	mov	r5, r4
    a536:	e0b4      	b.n	a6a2 <_dtoa_r+0xa2a>
    a538:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a53c:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a540:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a542:	2b00      	cmp	r3, #0
    a544:	db01      	blt.n	a54a <_dtoa_r+0x8d2>
    a546:	2f0e      	cmp	r7, #14
    a548:	ddd6      	ble.n	a4f8 <_dtoa_r+0x880>
    a54a:	9a20      	ldr	r2, [sp, #128]	; 0x80
    a54c:	2a01      	cmp	r2, #1
    a54e:	dc36      	bgt.n	a5be <_dtoa_r+0x946>
    a550:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a552:	b382      	cbz	r2, a5b6 <_dtoa_r+0x93e>
    a554:	f203 4333 	addw	r3, r3, #1075	; 0x433
    a558:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    a55a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a55e:	9a06      	ldr	r2, [sp, #24]
    a560:	2101      	movs	r1, #1
    a562:	4658      	mov	r0, fp
    a564:	441a      	add	r2, r3
    a566:	9206      	str	r2, [sp, #24]
    a568:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a56a:	441a      	add	r2, r3
    a56c:	920a      	str	r2, [sp, #40]	; 0x28
    a56e:	f019 faab 	bl	23ac8 <__i2b>
    a572:	4605      	mov	r5, r0
    a574:	e586      	b.n	a084 <_dtoa_r+0x40c>
    a576:	463e      	mov	r6, r7
    a578:	4653      	mov	r3, sl
    a57a:	469a      	mov	sl, r3
    a57c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    a580:	2a39      	cmp	r2, #57	; 0x39
    a582:	d106      	bne.n	a592 <_dtoa_r+0x91a>
    a584:	9a08      	ldr	r2, [sp, #32]
    a586:	429a      	cmp	r2, r3
    a588:	d1f7      	bne.n	a57a <_dtoa_r+0x902>
    a58a:	2230      	movs	r2, #48	; 0x30
    a58c:	9908      	ldr	r1, [sp, #32]
    a58e:	3601      	adds	r6, #1
    a590:	700a      	strb	r2, [r1, #0]
    a592:	781a      	ldrb	r2, [r3, #0]
    a594:	3201      	adds	r2, #1
    a596:	701a      	strb	r2, [r3, #0]
    a598:	e738      	b.n	a40c <_dtoa_r+0x794>
    a59a:	2200      	movs	r2, #0
    a59c:	4b7b      	ldr	r3, [pc, #492]	; (a78c <_dtoa_r+0xb14>)
    a59e:	f7fd ff97 	bl	84d0 <__aeabi_dmul>
    a5a2:	2200      	movs	r2, #0
    a5a4:	2300      	movs	r3, #0
    a5a6:	4604      	mov	r4, r0
    a5a8:	460d      	mov	r5, r1
    a5aa:	f7fe fd11 	bl	8fd0 <__aeabi_dcmpeq>
    a5ae:	2800      	cmp	r0, #0
    a5b0:	f43f af50 	beq.w	a454 <_dtoa_r+0x7dc>
    a5b4:	e782      	b.n	a4bc <_dtoa_r+0x844>
    a5b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    a5b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    a5bc:	e7cc      	b.n	a558 <_dtoa_r+0x8e0>
    a5be:	f109 34ff 	add.w	r4, r9, #4294967295
    a5c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a5c4:	42a3      	cmp	r3, r4
    a5c6:	db08      	blt.n	a5da <_dtoa_r+0x962>
    a5c8:	f1b9 0f00 	cmp.w	r9, #0
    a5cc:	eba3 0404 	sub.w	r4, r3, r4
    a5d0:	db0e      	blt.n	a5f0 <_dtoa_r+0x978>
    a5d2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a5d6:	464b      	mov	r3, r9
    a5d8:	e7c1      	b.n	a55e <_dtoa_r+0x8e6>
    a5da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a5dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    a5de:	1ae3      	subs	r3, r4, r3
    a5e0:	940b      	str	r4, [sp, #44]	; 0x2c
    a5e2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a5e6:	2400      	movs	r4, #0
    a5e8:	441a      	add	r2, r3
    a5ea:	464b      	mov	r3, r9
    a5ec:	920f      	str	r2, [sp, #60]	; 0x3c
    a5ee:	e7b6      	b.n	a55e <_dtoa_r+0x8e6>
    a5f0:	9b06      	ldr	r3, [sp, #24]
    a5f2:	eba3 0809 	sub.w	r8, r3, r9
    a5f6:	2300      	movs	r3, #0
    a5f8:	e7b1      	b.n	a55e <_dtoa_r+0x8e6>
    a5fa:	9e03      	ldr	r6, [sp, #12]
    a5fc:	e571      	b.n	a0e2 <_dtoa_r+0x46a>
    a5fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a600:	9903      	ldr	r1, [sp, #12]
    a602:	e570      	b.n	a0e6 <_dtoa_r+0x46e>
    a604:	9603      	str	r6, [sp, #12]
    a606:	e572      	b.n	a0ee <_dtoa_r+0x476>
    a608:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a60a:	2b01      	cmp	r3, #1
    a60c:	dc17      	bgt.n	a63e <_dtoa_r+0x9c6>
    a60e:	9b04      	ldr	r3, [sp, #16]
    a610:	b9ab      	cbnz	r3, a63e <_dtoa_r+0x9c6>
    a612:	9b05      	ldr	r3, [sp, #20]
    a614:	f3c3 0313 	ubfx	r3, r3, #0, #20
    a618:	b99b      	cbnz	r3, a642 <_dtoa_r+0x9ca>
    a61a:	9b05      	ldr	r3, [sp, #20]
    a61c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
    a620:	0d36      	lsrs	r6, r6, #20
    a622:	0536      	lsls	r6, r6, #20
    a624:	b136      	cbz	r6, a634 <_dtoa_r+0x9bc>
    a626:	9b06      	ldr	r3, [sp, #24]
    a628:	2601      	movs	r6, #1
    a62a:	3301      	adds	r3, #1
    a62c:	9306      	str	r3, [sp, #24]
    a62e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a630:	3301      	adds	r3, #1
    a632:	930a      	str	r3, [sp, #40]	; 0x28
    a634:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a636:	2b00      	cmp	r3, #0
    a638:	f47f ad70 	bne.w	a11c <_dtoa_r+0x4a4>
    a63c:	960f      	str	r6, [sp, #60]	; 0x3c
    a63e:	2001      	movs	r0, #1
    a640:	e575      	b.n	a12e <_dtoa_r+0x4b6>
    a642:	2600      	movs	r6, #0
    a644:	e7f6      	b.n	a634 <_dtoa_r+0x9bc>
    a646:	f43f ad86 	beq.w	a156 <_dtoa_r+0x4de>
    a64a:	331c      	adds	r3, #28
    a64c:	9a06      	ldr	r2, [sp, #24]
    a64e:	441a      	add	r2, r3
    a650:	4498      	add	r8, r3
    a652:	9206      	str	r2, [sp, #24]
    a654:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a656:	441a      	add	r2, r3
    a658:	920a      	str	r2, [sp, #40]	; 0x28
    a65a:	e57c      	b.n	a156 <_dtoa_r+0x4de>
    a65c:	4603      	mov	r3, r0
    a65e:	e7f4      	b.n	a64a <_dtoa_r+0x9d2>
    a660:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a662:	2b00      	cmp	r3, #0
    a664:	dc2b      	bgt.n	a6be <_dtoa_r+0xa46>
    a666:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a668:	2b02      	cmp	r3, #2
    a66a:	dc09      	bgt.n	a680 <_dtoa_r+0xa08>
    a66c:	e027      	b.n	a6be <_dtoa_r+0xa46>
    a66e:	f1b9 0f00 	cmp.w	r9, #0
    a672:	dc1d      	bgt.n	a6b0 <_dtoa_r+0xa38>
    a674:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a676:	2b02      	cmp	r3, #2
    a678:	dd1a      	ble.n	a6b0 <_dtoa_r+0xa38>
    a67a:	463e      	mov	r6, r7
    a67c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    a680:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a682:	2b00      	cmp	r3, #0
    a684:	f47f ae0c 	bne.w	a2a0 <_dtoa_r+0x628>
    a688:	4621      	mov	r1, r4
    a68a:	2205      	movs	r2, #5
    a68c:	4658      	mov	r0, fp
    a68e:	f019 f9d3 	bl	23a38 <__multadd>
    a692:	4601      	mov	r1, r0
    a694:	4604      	mov	r4, r0
    a696:	9803      	ldr	r0, [sp, #12]
    a698:	f01f fb45 	bl	29d26 <__mcmp>
    a69c:	2800      	cmp	r0, #0
    a69e:	f77f adff 	ble.w	a2a0 <_dtoa_r+0x628>
    a6a2:	f8dd a020 	ldr.w	sl, [sp, #32]
    a6a6:	2331      	movs	r3, #49	; 0x31
    a6a8:	3601      	adds	r6, #1
    a6aa:	f80a 3b01 	strb.w	r3, [sl], #1
    a6ae:	e5fb      	b.n	a2a8 <_dtoa_r+0x630>
    a6b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a6b2:	463e      	mov	r6, r7
    a6b4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    a6b8:	2b00      	cmp	r3, #0
    a6ba:	f47f ad83 	bne.w	a1c4 <_dtoa_r+0x54c>
    a6be:	9f08      	ldr	r7, [sp, #32]
    a6c0:	4621      	mov	r1, r4
    a6c2:	9803      	ldr	r0, [sp, #12]
    a6c4:	f01f fa10 	bl	29ae8 <quorem>
    a6c8:	9b08      	ldr	r3, [sp, #32]
    a6ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
    a6ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a6d0:	f807 9b01 	strb.w	r9, [r7], #1
    a6d4:	1afb      	subs	r3, r7, r3
    a6d6:	429a      	cmp	r2, r3
    a6d8:	f340 80cb 	ble.w	a872 <_dtoa_r+0xbfa>
    a6dc:	2300      	movs	r3, #0
    a6de:	220a      	movs	r2, #10
    a6e0:	9903      	ldr	r1, [sp, #12]
    a6e2:	4658      	mov	r0, fp
    a6e4:	f019 f9a8 	bl	23a38 <__multadd>
    a6e8:	9003      	str	r0, [sp, #12]
    a6ea:	e7e9      	b.n	a6c0 <_dtoa_r+0xa48>
    a6ec:	692a      	ldr	r2, [r5, #16]
    a6ee:	f105 010c 	add.w	r1, r5, #12
    a6f2:	300c      	adds	r0, #12
    a6f4:	3202      	adds	r2, #2
    a6f6:	0092      	lsls	r2, r2, #2
    a6f8:	f01f f85b 	bl	297b2 <memcpy>
    a6fc:	2201      	movs	r2, #1
    a6fe:	4639      	mov	r1, r7
    a700:	4658      	mov	r0, fp
    a702:	f019 fafb 	bl	23cfc <__lshift>
    a706:	9b08      	ldr	r3, [sp, #32]
    a708:	46a8      	mov	r8, r5
    a70a:	4605      	mov	r5, r0
    a70c:	f103 0a01 	add.w	sl, r3, #1
    a710:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    a714:	4413      	add	r3, r2
    a716:	930a      	str	r3, [sp, #40]	; 0x28
    a718:	9b04      	ldr	r3, [sp, #16]
    a71a:	f003 0301 	and.w	r3, r3, #1
    a71e:	930b      	str	r3, [sp, #44]	; 0x2c
    a720:	f10a 33ff 	add.w	r3, sl, #4294967295
    a724:	4621      	mov	r1, r4
    a726:	9803      	ldr	r0, [sp, #12]
    a728:	9306      	str	r3, [sp, #24]
    a72a:	f01f f9dd 	bl	29ae8 <quorem>
    a72e:	4641      	mov	r1, r8
    a730:	9009      	str	r0, [sp, #36]	; 0x24
    a732:	f100 0930 	add.w	r9, r0, #48	; 0x30
    a736:	9803      	ldr	r0, [sp, #12]
    a738:	f01f faf5 	bl	29d26 <__mcmp>
    a73c:	462a      	mov	r2, r5
    a73e:	4621      	mov	r1, r4
    a740:	4607      	mov	r7, r0
    a742:	4658      	mov	r0, fp
    a744:	f019 fb46 	bl	23dd4 <__mdiff>
    a748:	68c2      	ldr	r2, [r0, #12]
    a74a:	4601      	mov	r1, r0
    a74c:	b302      	cbz	r2, a790 <_dtoa_r+0xb18>
    a74e:	4658      	mov	r0, fp
    a750:	f019 f950 	bl	239f4 <_Bfree>
    a754:	2f00      	cmp	r7, #0
    a756:	da3a      	bge.n	a7ce <_dtoa_r+0xb56>
    a758:	2201      	movs	r2, #1
    a75a:	9903      	ldr	r1, [sp, #12]
    a75c:	4658      	mov	r0, fp
    a75e:	f019 facd 	bl	23cfc <__lshift>
    a762:	4621      	mov	r1, r4
    a764:	9003      	str	r0, [sp, #12]
    a766:	f01f fade 	bl	29d26 <__mcmp>
    a76a:	2800      	cmp	r0, #0
    a76c:	dc03      	bgt.n	a776 <_dtoa_r+0xafe>
    a76e:	d129      	bne.n	a7c4 <_dtoa_r+0xb4c>
    a770:	f019 0f01 	tst.w	r9, #1
    a774:	d026      	beq.n	a7c4 <_dtoa_r+0xb4c>
    a776:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a77a:	d11d      	bne.n	a7b8 <_dtoa_r+0xb40>
    a77c:	e032      	b.n	a7e4 <_dtoa_r+0xb6c>
    a77e:	4628      	mov	r0, r5
    a780:	e7c1      	b.n	a706 <_dtoa_r+0xa8e>
    a782:	bf00      	nop
    a784:	0002a900 	.word	0x0002a900
    a788:	40140000 	.word	0x40140000
    a78c:	40240000 	.word	0x40240000
    a790:	900e      	str	r0, [sp, #56]	; 0x38
    a792:	9803      	ldr	r0, [sp, #12]
    a794:	f01f fac7 	bl	29d26 <__mcmp>
    a798:	990e      	ldr	r1, [sp, #56]	; 0x38
    a79a:	900c      	str	r0, [sp, #48]	; 0x30
    a79c:	4658      	mov	r0, fp
    a79e:	f019 f929 	bl	239f4 <_Bfree>
    a7a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a7a4:	bb5a      	cbnz	r2, a7fe <_dtoa_r+0xb86>
    a7a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a7a8:	b953      	cbnz	r3, a7c0 <_dtoa_r+0xb48>
    a7aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a7ac:	b943      	cbnz	r3, a7c0 <_dtoa_r+0xb48>
    a7ae:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a7b2:	d017      	beq.n	a7e4 <_dtoa_r+0xb6c>
    a7b4:	2f00      	cmp	r7, #0
    a7b6:	dd05      	ble.n	a7c4 <_dtoa_r+0xb4c>
    a7b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a7ba:	f103 0931 	add.w	r9, r3, #49	; 0x31
    a7be:	e001      	b.n	a7c4 <_dtoa_r+0xb4c>
    a7c0:	2f00      	cmp	r7, #0
    a7c2:	da2a      	bge.n	a81a <_dtoa_r+0xba2>
    a7c4:	f8dd a018 	ldr.w	sl, [sp, #24]
    a7c8:	f80a 9b01 	strb.w	r9, [sl], #1
    a7cc:	e56e      	b.n	a2ac <_dtoa_r+0x634>
    a7ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a7d0:	433b      	orrs	r3, r7
    a7d2:	d104      	bne.n	a7de <_dtoa_r+0xb66>
    a7d4:	9b04      	ldr	r3, [sp, #16]
    a7d6:	f003 0301 	and.w	r3, r3, #1
    a7da:	2b00      	cmp	r3, #0
    a7dc:	d0bc      	beq.n	a758 <_dtoa_r+0xae0>
    a7de:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a7e2:	d136      	bne.n	a852 <_dtoa_r+0xbda>
    a7e4:	9f06      	ldr	r7, [sp, #24]
    a7e6:	2339      	movs	r3, #57	; 0x39
    a7e8:	f807 3b01 	strb.w	r3, [r7], #1
    a7ec:	46ba      	mov	sl, r7
    a7ee:	3f01      	subs	r7, #1
    a7f0:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
    a7f4:	2b39      	cmp	r3, #57	; 0x39
    a7f6:	d05a      	beq.n	a8ae <_dtoa_r+0xc36>
    a7f8:	3301      	adds	r3, #1
    a7fa:	703b      	strb	r3, [r7, #0]
    a7fc:	e556      	b.n	a2ac <_dtoa_r+0x634>
    a7fe:	2f00      	cmp	r7, #0
    a800:	db06      	blt.n	a810 <_dtoa_r+0xb98>
    a802:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a804:	433b      	orrs	r3, r7
    a806:	d106      	bne.n	a816 <_dtoa_r+0xb9e>
    a808:	9b04      	ldr	r3, [sp, #16]
    a80a:	f003 0301 	and.w	r3, r3, #1
    a80e:	b913      	cbnz	r3, a816 <_dtoa_r+0xb9e>
    a810:	2a00      	cmp	r2, #0
    a812:	dca1      	bgt.n	a758 <_dtoa_r+0xae0>
    a814:	e7d6      	b.n	a7c4 <_dtoa_r+0xb4c>
    a816:	2a00      	cmp	r2, #0
    a818:	dce1      	bgt.n	a7de <_dtoa_r+0xb66>
    a81a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a81c:	4657      	mov	r7, sl
    a81e:	f80a 9c01 	strb.w	r9, [sl, #-1]
    a822:	4553      	cmp	r3, sl
    a824:	d02e      	beq.n	a884 <_dtoa_r+0xc0c>
    a826:	2300      	movs	r3, #0
    a828:	220a      	movs	r2, #10
    a82a:	9903      	ldr	r1, [sp, #12]
    a82c:	4658      	mov	r0, fp
    a82e:	f019 f903 	bl	23a38 <__multadd>
    a832:	45a8      	cmp	r8, r5
    a834:	9003      	str	r0, [sp, #12]
    a836:	f04f 0300 	mov.w	r3, #0
    a83a:	f04f 020a 	mov.w	r2, #10
    a83e:	4641      	mov	r1, r8
    a840:	4658      	mov	r0, fp
    a842:	d10b      	bne.n	a85c <_dtoa_r+0xbe4>
    a844:	f019 f8f8 	bl	23a38 <__multadd>
    a848:	4680      	mov	r8, r0
    a84a:	4605      	mov	r5, r0
    a84c:	f10a 0a01 	add.w	sl, sl, #1
    a850:	e766      	b.n	a720 <_dtoa_r+0xaa8>
    a852:	f8dd a018 	ldr.w	sl, [sp, #24]
    a856:	f109 0901 	add.w	r9, r9, #1
    a85a:	e7b5      	b.n	a7c8 <_dtoa_r+0xb50>
    a85c:	f019 f8ec 	bl	23a38 <__multadd>
    a860:	4629      	mov	r1, r5
    a862:	4680      	mov	r8, r0
    a864:	2300      	movs	r3, #0
    a866:	220a      	movs	r2, #10
    a868:	4658      	mov	r0, fp
    a86a:	f019 f8e5 	bl	23a38 <__multadd>
    a86e:	4605      	mov	r5, r0
    a870:	e7ec      	b.n	a84c <_dtoa_r+0xbd4>
    a872:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a874:	f04f 0800 	mov.w	r8, #0
    a878:	2b00      	cmp	r3, #0
    a87a:	bfcc      	ite	gt
    a87c:	461f      	movgt	r7, r3
    a87e:	2701      	movle	r7, #1
    a880:	9b08      	ldr	r3, [sp, #32]
    a882:	441f      	add	r7, r3
    a884:	2201      	movs	r2, #1
    a886:	9903      	ldr	r1, [sp, #12]
    a888:	4658      	mov	r0, fp
    a88a:	f019 fa37 	bl	23cfc <__lshift>
    a88e:	4621      	mov	r1, r4
    a890:	9003      	str	r0, [sp, #12]
    a892:	f01f fa48 	bl	29d26 <__mcmp>
    a896:	2800      	cmp	r0, #0
    a898:	dca8      	bgt.n	a7ec <_dtoa_r+0xb74>
    a89a:	d102      	bne.n	a8a2 <_dtoa_r+0xc2a>
    a89c:	f019 0f01 	tst.w	r9, #1
    a8a0:	d1a4      	bne.n	a7ec <_dtoa_r+0xb74>
    a8a2:	46ba      	mov	sl, r7
    a8a4:	f817 3d01 	ldrb.w	r3, [r7, #-1]!
    a8a8:	2b30      	cmp	r3, #48	; 0x30
    a8aa:	d0fa      	beq.n	a8a2 <_dtoa_r+0xc2a>
    a8ac:	e4fe      	b.n	a2ac <_dtoa_r+0x634>
    a8ae:	9b08      	ldr	r3, [sp, #32]
    a8b0:	42bb      	cmp	r3, r7
    a8b2:	d19b      	bne.n	a7ec <_dtoa_r+0xb74>
    a8b4:	2331      	movs	r3, #49	; 0x31
    a8b6:	9a08      	ldr	r2, [sp, #32]
    a8b8:	3601      	adds	r6, #1
    a8ba:	7013      	strb	r3, [r2, #0]
    a8bc:	e4f6      	b.n	a2ac <_dtoa_r+0x634>
    a8be:	9b24      	ldr	r3, [sp, #144]	; 0x90
    a8c0:	2b00      	cmp	r3, #0
    a8c2:	f47f aa20 	bne.w	9d06 <_dtoa_r+0x8e>
    a8c6:	4b01      	ldr	r3, [pc, #4]	; (a8cc <_dtoa_r+0xc54>)
    a8c8:	f7ff ba3f 	b.w	9d4a <_dtoa_r+0xd2>
    a8cc:	000310e9 	.word	0x000310e9

0000a8d0 <gpio_pin_get_dt>:
 *
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_get()
 */
static inline int gpio_pin_get_dt(const struct gpio_dt_spec *spec)
{
    a8d0:	4603      	mov	r3, r0
    a8d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    a8d4:	2401      	movs	r4, #1
    a8d6:	791b      	ldrb	r3, [r3, #4]
	return gpio_pin_get(spec->port, spec->pin);
    a8d8:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    a8da:	409c      	lsls	r4, r3
    a8dc:	6843      	ldr	r3, [r0, #4]
    a8de:	681b      	ldr	r3, [r3, #0]
    a8e0:	421c      	tst	r4, r3
    a8e2:	d10e      	bne.n	a902 <gpio_pin_get_dt+0x32>
    a8e4:	490e      	ldr	r1, [pc, #56]	; (a920 <gpio_pin_get_dt+0x50>)
    a8e6:	f240 43e4 	movw	r3, #1252	; 0x4e4
    a8ea:	4a0e      	ldr	r2, [pc, #56]	; (a924 <gpio_pin_get_dt+0x54>)
    a8ec:	480e      	ldr	r0, [pc, #56]	; (a928 <gpio_pin_get_dt+0x58>)
    a8ee:	f01a f9fa 	bl	24ce6 <assert_print>
    a8f2:	480e      	ldr	r0, [pc, #56]	; (a92c <gpio_pin_get_dt+0x5c>)
    a8f4:	f01a f9f7 	bl	24ce6 <assert_print>
    a8f8:	f240 41e4 	movw	r1, #1252	; 0x4e4
    a8fc:	4809      	ldr	r0, [pc, #36]	; (a924 <gpio_pin_get_dt+0x54>)
    a8fe:	f01a f9eb 	bl	24cd8 <assert_post_action>
	const struct gpio_driver_data *const data =
    a902:	6905      	ldr	r5, [r0, #16]
	return api->port_get_raw(port, value);
    a904:	6883      	ldr	r3, [r0, #8]
    a906:	a901      	add	r1, sp, #4
    a908:	685b      	ldr	r3, [r3, #4]
    a90a:	4798      	blx	r3
	if (ret == 0) {
    a90c:	b930      	cbnz	r0, a91c <gpio_pin_get_dt+0x4c>
		*value ^= data->invert;
    a90e:	682a      	ldr	r2, [r5, #0]
    a910:	9b01      	ldr	r3, [sp, #4]
    a912:	4053      	eors	r3, r2
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
    a914:	4223      	tst	r3, r4
    a916:	bf14      	ite	ne
    a918:	2001      	movne	r0, #1
    a91a:	2000      	moveq	r0, #0
}
    a91c:	b003      	add	sp, #12
    a91e:	bd30      	pop	{r4, r5, pc}
    a920:	0002b66b 	.word	0x0002b66b
    a924:	0002b63a 	.word	0x0002b63a
    a928:	0002b6a9 	.word	0x0002b6a9
    a92c:	0002b6c6 	.word	0x0002b6c6

0000a930 <digital_0_call_back>:
	printk("Button pressed 4 at %" PRIu32 "\n", k_cycle_get_32());
	
}

//DIGITAL CALL BACK
void digital_0_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a930:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    a932:	f01d fdec 	bl	2850e <sys_clock_cycle_get_32>
    a936:	4601      	mov	r1, r0
	printk("Digital 0 activated at %" PRIu32 "\n", k_cycle_get_32());
    a938:	4804      	ldr	r0, [pc, #16]	; (a94c <digital_0_call_back+0x1c>)
    a93a:	f01a f812 	bl	24962 <printk>
	if(digital_value[0]<=DIGITAL_0_LIMIT)digital_value[0]++;
    a93e:	4a04      	ldr	r2, [pc, #16]	; (a950 <digital_0_call_back+0x20>)
    a940:	8813      	ldrh	r3, [r2, #0]
    a942:	8813      	ldrh	r3, [r2, #0]
    a944:	3301      	adds	r3, #1
    a946:	b21b      	sxth	r3, r3
    a948:	8013      	strh	r3, [r2, #0]
}
    a94a:	bd08      	pop	{r3, pc}
    a94c:	0002b6d8 	.word	0x0002b6d8
    a950:	20021568 	.word	0x20021568

0000a954 <digital_1_call_back>:

void digital_1_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a954:	b508      	push	{r3, lr}
    a956:	f01d fdda 	bl	2850e <sys_clock_cycle_get_32>
    a95a:	4601      	mov	r1, r0
	printk("Digital 1 activated at %" PRIu32 "\n", k_cycle_get_32());
    a95c:	4804      	ldr	r0, [pc, #16]	; (a970 <digital_1_call_back+0x1c>)
    a95e:	f01a f800 	bl	24962 <printk>
	if(digital_value[1]<=DIGITAL_0_LIMIT)digital_value[1]++;
    a962:	4a04      	ldr	r2, [pc, #16]	; (a974 <digital_1_call_back+0x20>)
    a964:	8853      	ldrh	r3, [r2, #2]
    a966:	8853      	ldrh	r3, [r2, #2]
    a968:	3301      	adds	r3, #1
    a96a:	b21b      	sxth	r3, r3
    a96c:	8053      	strh	r3, [r2, #2]
}
    a96e:	bd08      	pop	{r3, pc}
    a970:	0002b6f3 	.word	0x0002b6f3
    a974:	20021568 	.word	0x20021568

0000a978 <digital_2_call_back>:

void digital_2_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a978:	b508      	push	{r3, lr}
    a97a:	f01d fdc8 	bl	2850e <sys_clock_cycle_get_32>
    a97e:	4601      	mov	r1, r0
	printk("Digital 2 activated at %" PRIu32 "\n", k_cycle_get_32());
    a980:	4804      	ldr	r0, [pc, #16]	; (a994 <digital_2_call_back+0x1c>)
    a982:	f019 ffee 	bl	24962 <printk>
	if(digital_value[2]<=DIGITAL_0_LIMIT)digital_value[2]++;
    a986:	4a04      	ldr	r2, [pc, #16]	; (a998 <digital_2_call_back+0x20>)
    a988:	8893      	ldrh	r3, [r2, #4]
    a98a:	8893      	ldrh	r3, [r2, #4]
    a98c:	3301      	adds	r3, #1
    a98e:	b21b      	sxth	r3, r3
    a990:	8093      	strh	r3, [r2, #4]
}
    a992:	bd08      	pop	{r3, pc}
    a994:	0002b70e 	.word	0x0002b70e
    a998:	20021568 	.word	0x20021568

0000a99c <uart_2_work_handler>:
{
    a99c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	buf2 = k_malloc(sizeof(*buf2));
    a99e:	20d0      	movs	r0, #208	; 0xd0
    a9a0:	f01e fef2 	bl	29788 <k_malloc>
    a9a4:	4603      	mov	r3, r0
	if (buf2) {
    a9a6:	b150      	cbz	r0, a9be <uart_2_work_handler+0x22>
		buf2->len = 0;
    a9a8:	2200      	movs	r2, #0
    a9aa:	f8a0 20cc 	strh.w	r2, [r0, #204]	; 0xcc
	uart_rx_enable(uart_2, buf2->data, sizeof(buf2->data), UART_WAIT_FOR_RX);
    a9ae:	2232      	movs	r2, #50	; 0x32
    a9b0:	1d01      	adds	r1, r0, #4
    a9b2:	480b      	ldr	r0, [pc, #44]	; (a9e0 <uart_2_work_handler+0x44>)
}
    a9b4:	b005      	add	sp, #20
    a9b6:	f85d eb04 	ldr.w	lr, [sp], #4
	uart_rx_enable(uart_2, buf2->data, sizeof(buf2->data), UART_WAIT_FOR_RX);
    a9ba:	f019 bdf7 	b.w	245ac <uart_rx_enable.constprop.0>
		LOG_WRN("Not able to allocate UART_2 receive buffer");
    a9be:	4a09      	ldr	r2, [pc, #36]	; (a9e4 <uart_2_work_handler+0x48>)
    a9c0:	9000      	str	r0, [sp, #0]
    a9c2:	e9cd 0201 	strd	r0, r2, [sp, #4]
    a9c6:	4908      	ldr	r1, [pc, #32]	; (a9e8 <uart_2_work_handler+0x4c>)
    a9c8:	2202      	movs	r2, #2
    a9ca:	f019 fde0 	bl	2458e <z_log_msg_runtime_create.constprop.0>
		k_work_reschedule(&uart_work_2, UART_WAIT_FOR_BUF_DELAY);
    a9ce:	f240 6267 	movw	r2, #1639	; 0x667
    a9d2:	2300      	movs	r3, #0
    a9d4:	4805      	ldr	r0, [pc, #20]	; (a9ec <uart_2_work_handler+0x50>)
}
    a9d6:	b005      	add	sp, #20
    a9d8:	f85d eb04 	ldr.w	lr, [sp], #4
		k_work_reschedule(&uart_work_2, UART_WAIT_FOR_BUF_DELAY);
    a9dc:	f015 bfbc 	b.w	20958 <k_work_reschedule>
    a9e0:	0002a190 	.word	0x0002a190
    a9e4:	0002b729 	.word	0x0002b729
    a9e8:	0002a7c8 	.word	0x0002a7c8
    a9ec:	200091b0 	.word	0x200091b0

0000a9f0 <uart_work_handler>:
{
    a9f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	buf = k_malloc(sizeof(*buf));
    a9f2:	20d0      	movs	r0, #208	; 0xd0
    a9f4:	f01e fec8 	bl	29788 <k_malloc>
    a9f8:	4603      	mov	r3, r0
	if (buf) {
    a9fa:	b150      	cbz	r0, aa12 <uart_work_handler+0x22>
		buf->len = 0;
    a9fc:	2200      	movs	r2, #0
    a9fe:	f8a0 20cc 	strh.w	r2, [r0, #204]	; 0xcc
	uart_rx_enable(uart, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    aa02:	2232      	movs	r2, #50	; 0x32
    aa04:	1d01      	adds	r1, r0, #4
    aa06:	480b      	ldr	r0, [pc, #44]	; (aa34 <uart_work_handler+0x44>)
}
    aa08:	b005      	add	sp, #20
    aa0a:	f85d eb04 	ldr.w	lr, [sp], #4
	uart_rx_enable(uart, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    aa0e:	f019 bdcd 	b.w	245ac <uart_rx_enable.constprop.0>
		LOG_WRN("Not able to allocate UART_1 receive buffer");
    aa12:	4a09      	ldr	r2, [pc, #36]	; (aa38 <uart_work_handler+0x48>)
    aa14:	9000      	str	r0, [sp, #0]
    aa16:	e9cd 0201 	strd	r0, r2, [sp, #4]
    aa1a:	4908      	ldr	r1, [pc, #32]	; (aa3c <uart_work_handler+0x4c>)
    aa1c:	2202      	movs	r2, #2
    aa1e:	f019 fdb6 	bl	2458e <z_log_msg_runtime_create.constprop.0>
		k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    aa22:	f240 6267 	movw	r2, #1639	; 0x667
    aa26:	2300      	movs	r3, #0
    aa28:	4805      	ldr	r0, [pc, #20]	; (aa40 <uart_work_handler+0x50>)
}
    aa2a:	b005      	add	sp, #20
    aa2c:	f85d eb04 	ldr.w	lr, [sp], #4
		k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    aa30:	f015 bf92 	b.w	20958 <k_work_reschedule>
    aa34:	0002a1a8 	.word	0x0002a1a8
    aa38:	0002b754 	.word	0x0002b754
    aa3c:	0002a7c8 	.word	0x0002a7c8
    aa40:	200091e0 	.word	0x200091e0

0000aa44 <button3_thread>:
			print_current_position_cb_new(0);

	}
}

void button3_thread(void){
    aa44:	b570      	push	{r4, r5, r6, lr}
    uint32_t i;
	while(1){
		i=0;
		k_sem_take(&button_3,K_FOREVER);
    aa46:	4e09      	ldr	r6, [pc, #36]	; (aa6c <button3_thread+0x28>)
	    while (i<=C_Buffer_Current_Position){
    aa48:	4d09      	ldr	r5, [pc, #36]	; (aa70 <button3_thread+0x2c>)
		k_sem_take(&button_3,K_FOREVER);
    aa4a:	f04f 32ff 	mov.w	r2, #4294967295
    aa4e:	f04f 33ff 	mov.w	r3, #4294967295
    aa52:	4630      	mov	r0, r6
    aa54:	f019 fdba 	bl	245cc <k_sem_take.constprop.0.isra.0>
		i=0;
    aa58:	2400      	movs	r4, #0
	     print_current_position_cb(i);
    aa5a:	4620      	mov	r0, r4
    aa5c:	f001 faea 	bl	c034 <print_current_position_cb>
	    while (i<=C_Buffer_Current_Position){
    aa60:	682b      	ldr	r3, [r5, #0]
	     i++;
    aa62:	3401      	adds	r4, #1
	    while (i<=C_Buffer_Current_Position){
    aa64:	42a3      	cmp	r3, r4
    aa66:	d3f0      	bcc.n	aa4a <button3_thread+0x6>
    aa68:	e7f7      	b.n	aa5a <button3_thread+0x16>
    aa6a:	bf00      	nop
    aa6c:	20008ae8 	.word	0x20008ae8
    aa70:	20020f50 	.word	0x20020f50

0000aa74 <button4_thread>:
		}
    }
}

void button4_thread(void){
    aa74:	b570      	push	{r4, r5, r6, lr}
    aa76:	b086      	sub	sp, #24
  //print ISADORA PENATI FERREIRA
    char Name[] = "ISADORA PENATI FERREIRA";
    aa78:	466a      	mov	r2, sp
    aa7a:	4615      	mov	r5, r2
    aa7c:	4b0c      	ldr	r3, [pc, #48]	; (aab0 <button4_thread+0x3c>)
    aa7e:	f103 0618 	add.w	r6, r3, #24
    aa82:	4614      	mov	r4, r2
    aa84:	6818      	ldr	r0, [r3, #0]
    aa86:	6859      	ldr	r1, [r3, #4]
    aa88:	3308      	adds	r3, #8
    aa8a:	c403      	stmia	r4!, {r0, r1}
    aa8c:	42b3      	cmp	r3, r6
    aa8e:	4622      	mov	r2, r4
    aa90:	d1f7      	bne.n	aa82 <button4_thread+0xe>
    *(packet_data+6) = 0x41;//A
    *(packet_data+7) = 0x20;//SPACE
	*/
    
	while(1){
		k_sem_take(&button_test,K_FOREVER);
    aa92:	4c08      	ldr	r4, [pc, #32]	; (aab4 <button4_thread+0x40>)
    aa94:	4620      	mov	r0, r4
    aa96:	f04f 32ff 	mov.w	r2, #4294967295
    aa9a:	f04f 33ff 	mov.w	r3, #4294967295
    aa9e:	f019 fd95 	bl	245cc <k_sem_take.constprop.0.isra.0>
    	bt_nus_send(NULL, Name,size);
    aaa2:	2218      	movs	r2, #24
    aaa4:	4629      	mov	r1, r5
    aaa6:	2000      	movs	r0, #0
    aaa8:	f005 f924 	bl	fcf4 <bt_nus_send>
	while(1){
    aaac:	e7f2      	b.n	aa94 <button4_thread+0x20>
    aaae:	bf00      	nop
    aab0:	0002b77f 	.word	0x0002b77f
    aab4:	20008b00 	.word	0x20008b00

0000aab8 <write_memory_thread>:
void write_memory_thread(void){
    aab8:	b510      	push	{r4, lr}
		    k_sem_take(&save_memory,K_FOREVER);
    aaba:	4c07      	ldr	r4, [pc, #28]	; (aad8 <write_memory_thread+0x20>)
    aabc:	4620      	mov	r0, r4
    aabe:	f04f 32ff 	mov.w	r2, #4294967295
    aac2:	f04f 33ff 	mov.w	r3, #4294967295
    aac6:	f019 fd81 	bl	245cc <k_sem_take.constprop.0.isra.0>
		    flash_button2_counter();
    aaca:	f001 f8c9 	bl	bc60 <flash_button2_counter>
			print_current_position_cb_new(0);
    aace:	2000      	movs	r0, #0
    aad0:	f001 fb06 	bl	c0e0 <print_current_position_cb_new>
	while(1){
    aad4:	e7f2      	b.n	aabc <write_memory_thread+0x4>
    aad6:	bf00      	nop
    aad8:	20008b30 	.word	0x20008b30

0000aadc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>:
static inline int gpio_pin_interrupt_configure_dt(const struct gpio_dt_spec *spec,
    aadc:	4603      	mov	r3, r0
    aade:	b570      	push	{r4, r5, r6, lr}
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
    aae0:	6800      	ldr	r0, [r0, #0]
    aae2:	7919      	ldrb	r1, [r3, #4]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aae4:	2301      	movs	r3, #1
    aae6:	6845      	ldr	r5, [r0, #4]
    aae8:	408b      	lsls	r3, r1
    aaea:	682d      	ldr	r5, [r5, #0]
	const struct gpio_driver_api *api =
    aaec:	6882      	ldr	r2, [r0, #8]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aaee:	422b      	tst	r3, r5
	const struct gpio_driver_data *const data =
    aaf0:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aaf2:	d10e      	bne.n	ab12 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x36>
    aaf4:	490e      	ldr	r1, [pc, #56]	; (ab30 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x54>)
    aaf6:	f44f 731d 	mov.w	r3, #628	; 0x274
    aafa:	4a0e      	ldr	r2, [pc, #56]	; (ab34 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x58>)
    aafc:	480e      	ldr	r0, [pc, #56]	; (ab38 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x5c>)
    aafe:	f01a f8f2 	bl	24ce6 <assert_print>
    ab02:	480e      	ldr	r0, [pc, #56]	; (ab3c <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x60>)
    ab04:	f01a f8ef 	bl	24ce6 <assert_print>
    ab08:	f44f 711d 	mov.w	r1, #628	; 0x274
    ab0c:	4809      	ldr	r0, [pc, #36]	; (ab34 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x58>)
    ab0e:	f01a f8e3 	bl	24cd8 <assert_post_action>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
    ab12:	6824      	ldr	r4, [r4, #0]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    ab14:	4223      	tst	r3, r4
	return api->pin_interrupt_configure(port, pin, mode, trig);
    ab16:	6994      	ldr	r4, [r2, #24]
    ab18:	bf18      	it	ne
    ab1a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
    ab1e:	46a4      	mov	ip, r4
}
    ab20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->pin_interrupt_configure(port, pin, mode, trig);
    ab24:	bf08      	it	eq
    ab26:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
    ab2a:	f04f 72a0 	mov.w	r2, #20971520	; 0x1400000
    ab2e:	4760      	bx	ip
    ab30:	0002b66b 	.word	0x0002b66b
    ab34:	0002b63a 	.word	0x0002b63a
    ab38:	0002b6a9 	.word	0x0002b6a9
    ab3c:	0002b6c6 	.word	0x0002b6c6

0000ab40 <bt_addr_le_to_str.constprop.0.isra.0>:
 *  @param len Length of data to be copied to user string buffer. Refer to
 *  BT_ADDR_LE_STR_LEN about recommended value.
 *
 *  @return Number of successfully formatted bytes from binary address.
 */
static inline int bt_addr_le_to_str(const bt_addr_le_t *addr, char *str,
    ab40:	b570      	push	{r4, r5, r6, lr}
				    size_t len)
{
	char type[10];

	switch (addr->type) {
    ab42:	7803      	ldrb	r3, [r0, #0]
static inline int bt_addr_le_to_str(const bt_addr_le_t *addr, char *str,
    ab44:	b08a      	sub	sp, #40	; 0x28
    ab46:	4604      	mov	r4, r0
    ab48:	460e      	mov	r6, r1
    ab4a:	ad07      	add	r5, sp, #28
	switch (addr->type) {
    ab4c:	2b03      	cmp	r3, #3
    ab4e:	d820      	bhi.n	ab92 <bt_addr_le_to_str.constprop.0.isra.0+0x52>
    ab50:	e8df f003 	tbb	[pc, r3]
    ab54:	1d1b1902 	.word	0x1d1b1902
	case BT_ADDR_LE_PUBLIC:
		strcpy(type, "public");
    ab58:	4911      	ldr	r1, [pc, #68]	; (aba0 <bt_addr_le_to_str.constprop.0.isra.0+0x60>)
		break;
	case BT_ADDR_LE_RANDOM:
		strcpy(type, "random");
    ab5a:	4628      	mov	r0, r5
    ab5c:	f01e ff8b 	bl	29a76 <strcpy>
	default:
		snprintk(type, sizeof(type), "0x%02x", addr->type);
		break;
	}

	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
    ab60:	9505      	str	r5, [sp, #20]
    ab62:	7863      	ldrb	r3, [r4, #1]
    ab64:	211e      	movs	r1, #30
    ab66:	9304      	str	r3, [sp, #16]
    ab68:	78a3      	ldrb	r3, [r4, #2]
    ab6a:	4630      	mov	r0, r6
    ab6c:	9303      	str	r3, [sp, #12]
    ab6e:	78e3      	ldrb	r3, [r4, #3]
    ab70:	4a0c      	ldr	r2, [pc, #48]	; (aba4 <bt_addr_le_to_str.constprop.0.isra.0+0x64>)
    ab72:	9302      	str	r3, [sp, #8]
    ab74:	7923      	ldrb	r3, [r4, #4]
    ab76:	9301      	str	r3, [sp, #4]
    ab78:	7963      	ldrb	r3, [r4, #5]
    ab7a:	9300      	str	r3, [sp, #0]
    ab7c:	79a3      	ldrb	r3, [r4, #6]
    ab7e:	f019 fefd 	bl	2497c <snprintk>
			addr->a.val[5], addr->a.val[4], addr->a.val[3],
			addr->a.val[2], addr->a.val[1], addr->a.val[0], type);
}
    ab82:	b00a      	add	sp, #40	; 0x28
    ab84:	bd70      	pop	{r4, r5, r6, pc}
		strcpy(type, "random");
    ab86:	4908      	ldr	r1, [pc, #32]	; (aba8 <bt_addr_le_to_str.constprop.0.isra.0+0x68>)
    ab88:	e7e7      	b.n	ab5a <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		strcpy(type, "public-id");
    ab8a:	4908      	ldr	r1, [pc, #32]	; (abac <bt_addr_le_to_str.constprop.0.isra.0+0x6c>)
    ab8c:	e7e5      	b.n	ab5a <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		strcpy(type, "random-id");
    ab8e:	4908      	ldr	r1, [pc, #32]	; (abb0 <bt_addr_le_to_str.constprop.0.isra.0+0x70>)
    ab90:	e7e3      	b.n	ab5a <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
    ab92:	210a      	movs	r1, #10
    ab94:	4628      	mov	r0, r5
    ab96:	4a07      	ldr	r2, [pc, #28]	; (abb4 <bt_addr_le_to_str.constprop.0.isra.0+0x74>)
    ab98:	f019 fef0 	bl	2497c <snprintk>
		break;
    ab9c:	e7e0      	b.n	ab60 <bt_addr_le_to_str.constprop.0.isra.0+0x20>
    ab9e:	bf00      	nop
    aba0:	0002b797 	.word	0x0002b797
    aba4:	0002b7b9 	.word	0x0002b7b9
    aba8:	0002b79e 	.word	0x0002b79e
    abac:	0002b7a5 	.word	0x0002b7a5
    abb0:	0002b7af 	.word	0x0002b7af
    abb4:	0002efba 	.word	0x0002efba

0000abb8 <security_changed>:
{
    abb8:	b570      	push	{r4, r5, r6, lr}
    abba:	4614      	mov	r4, r2
    abbc:	b08e      	sub	sp, #56	; 0x38
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    abbe:	ae06      	add	r6, sp, #24
{
    abc0:	460d      	mov	r5, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    abc2:	f01b fdb8 	bl	26736 <bt_conn_get_dst>
    abc6:	4631      	mov	r1, r6
    abc8:	f7ff ffba 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	if (!err) {
    abcc:	b96c      	cbnz	r4, abea <security_changed+0x32>
		LOG_INF("Security changed: %s level %u", addr, level);
    abce:	4b0e      	ldr	r3, [pc, #56]	; (ac08 <security_changed+0x50>)
    abd0:	2203      	movs	r2, #3
    abd2:	e9cd 4301 	strd	r4, r3, [sp, #4]
    abd6:	4620      	mov	r0, r4
    abd8:	4623      	mov	r3, r4
    abda:	e9cd 6503 	strd	r6, r5, [sp, #12]
    abde:	490b      	ldr	r1, [pc, #44]	; (ac0c <security_changed+0x54>)
    abe0:	9400      	str	r4, [sp, #0]
    abe2:	f019 fcd4 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    abe6:	b00e      	add	sp, #56	; 0x38
    abe8:	bd70      	pop	{r4, r5, r6, pc}
		LOG_WRN("Security failed: %s level %u err %d", addr,
    abea:	4b09      	ldr	r3, [pc, #36]	; (ac10 <security_changed+0x58>)
    abec:	2202      	movs	r2, #2
    abee:	9302      	str	r3, [sp, #8]
    abf0:	2300      	movs	r3, #0
    abf2:	e9cd 5404 	strd	r5, r4, [sp, #16]
    abf6:	4618      	mov	r0, r3
    abf8:	e9cd 3300 	strd	r3, r3, [sp]
    abfc:	4903      	ldr	r1, [pc, #12]	; (ac0c <security_changed+0x54>)
    abfe:	9603      	str	r6, [sp, #12]
    ac00:	f019 fcc5 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    ac04:	e7ef      	b.n	abe6 <security_changed+0x2e>
    ac06:	bf00      	nop
    ac08:	0002b7dc 	.word	0x0002b7dc
    ac0c:	0002a7c8 	.word	0x0002a7c8
    ac10:	0002b7fa 	.word	0x0002b7fa

0000ac14 <pairing_failed>:
{
    ac14:	b530      	push	{r4, r5, lr}
    ac16:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac18:	ad06      	add	r5, sp, #24
{
    ac1a:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac1c:	f01b fd8b 	bl	26736 <bt_conn_get_dst>
    ac20:	4629      	mov	r1, r5
    ac22:	f7ff ff8d 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing failed conn: %s, reason %d", addr, reason);
    ac26:	4b07      	ldr	r3, [pc, #28]	; (ac44 <pairing_failed+0x30>)
    ac28:	2203      	movs	r2, #3
    ac2a:	9302      	str	r3, [sp, #8]
    ac2c:	2300      	movs	r3, #0
    ac2e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    ac32:	4618      	mov	r0, r3
    ac34:	e9cd 3300 	strd	r3, r3, [sp]
    ac38:	4903      	ldr	r1, [pc, #12]	; (ac48 <pairing_failed+0x34>)
    ac3a:	f019 fca8 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    ac3e:	b00f      	add	sp, #60	; 0x3c
    ac40:	bd30      	pop	{r4, r5, pc}
    ac42:	bf00      	nop
    ac44:	0002b81e 	.word	0x0002b81e
    ac48:	0002a7c8 	.word	0x0002a7c8

0000ac4c <pairing_complete>:
{
    ac4c:	b530      	push	{r4, r5, lr}
    ac4e:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac50:	ad06      	add	r5, sp, #24
{
    ac52:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac54:	f01b fd6f 	bl	26736 <bt_conn_get_dst>
    ac58:	4629      	mov	r1, r5
    ac5a:	f7ff ff71 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing completed: %s, bonded: %d", addr, bonded);
    ac5e:	4b07      	ldr	r3, [pc, #28]	; (ac7c <pairing_complete+0x30>)
    ac60:	2203      	movs	r2, #3
    ac62:	9302      	str	r3, [sp, #8]
    ac64:	2300      	movs	r3, #0
    ac66:	e9cd 5403 	strd	r5, r4, [sp, #12]
    ac6a:	4618      	mov	r0, r3
    ac6c:	e9cd 3300 	strd	r3, r3, [sp]
    ac70:	4903      	ldr	r1, [pc, #12]	; (ac80 <pairing_complete+0x34>)
    ac72:	f019 fc8c 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    ac76:	b00f      	add	sp, #60	; 0x3c
    ac78:	bd30      	pop	{r4, r5, pc}
    ac7a:	bf00      	nop
    ac7c:	0002b841 	.word	0x0002b841
    ac80:	0002a7c8 	.word	0x0002a7c8

0000ac84 <auth_cancel>:
{
    ac84:	b510      	push	{r4, lr}
    ac86:	b08c      	sub	sp, #48	; 0x30
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac88:	ac04      	add	r4, sp, #16
    ac8a:	f01b fd54 	bl	26736 <bt_conn_get_dst>
    ac8e:	4621      	mov	r1, r4
    ac90:	f7ff ff56 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing cancelled: %s", addr);
    ac94:	4b06      	ldr	r3, [pc, #24]	; (acb0 <auth_cancel+0x2c>)
    ac96:	2203      	movs	r2, #3
    ac98:	9302      	str	r3, [sp, #8]
    ac9a:	2300      	movs	r3, #0
    ac9c:	4905      	ldr	r1, [pc, #20]	; (acb4 <auth_cancel+0x30>)
    ac9e:	4618      	mov	r0, r3
    aca0:	e9cd 3300 	strd	r3, r3, [sp]
    aca4:	9403      	str	r4, [sp, #12]
    aca6:	f019 fc72 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    acaa:	b00c      	add	sp, #48	; 0x30
    acac:	bd10      	pop	{r4, pc}
    acae:	bf00      	nop
    acb0:	0002b863 	.word	0x0002b863
    acb4:	0002a7c8 	.word	0x0002a7c8

0000acb8 <auth_passkey_display>:
{
    acb8:	b530      	push	{r4, r5, lr}
    acba:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acbc:	ad06      	add	r5, sp, #24
{
    acbe:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acc0:	f01b fd39 	bl	26736 <bt_conn_get_dst>
    acc4:	4629      	mov	r1, r5
    acc6:	f7ff ff3b 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Passkey for %s: %06u", addr, passkey);
    acca:	4b07      	ldr	r3, [pc, #28]	; (ace8 <auth_passkey_display+0x30>)
    accc:	2203      	movs	r2, #3
    acce:	9302      	str	r3, [sp, #8]
    acd0:	2300      	movs	r3, #0
    acd2:	e9cd 5403 	strd	r5, r4, [sp, #12]
    acd6:	4618      	mov	r0, r3
    acd8:	e9cd 3300 	strd	r3, r3, [sp]
    acdc:	4903      	ldr	r1, [pc, #12]	; (acec <auth_passkey_display+0x34>)
    acde:	f019 fc56 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    ace2:	b00f      	add	sp, #60	; 0x3c
    ace4:	bd30      	pop	{r4, r5, pc}
    ace6:	bf00      	nop
    ace8:	0002b879 	.word	0x0002b879
    acec:	0002a7c8 	.word	0x0002a7c8

0000acf0 <auth_passkey_confirm>:
{
    acf0:	b570      	push	{r4, r5, r6, lr}
    acf2:	b08e      	sub	sp, #56	; 0x38
    acf4:	460c      	mov	r4, r1
    acf6:	4605      	mov	r5, r0
	auth_conn = bt_conn_ref(conn);
    acf8:	f009 f9ee 	bl	140d8 <bt_conn_ref>
    acfc:	4b11      	ldr	r3, [pc, #68]	; (ad44 <auth_passkey_confirm+0x54>)
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acfe:	ae06      	add	r6, sp, #24
	auth_conn = bt_conn_ref(conn);
    ad00:	6018      	str	r0, [r3, #0]
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ad02:	4628      	mov	r0, r5
    ad04:	f01b fd17 	bl	26736 <bt_conn_get_dst>
    ad08:	4631      	mov	r1, r6
    ad0a:	f7ff ff19 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Passkey for %s: %06u", addr, passkey);
    ad0e:	e9cd 6403 	strd	r6, r4, [sp, #12]
    ad12:	2400      	movs	r4, #0
    ad14:	4d0c      	ldr	r5, [pc, #48]	; (ad48 <auth_passkey_confirm+0x58>)
    ad16:	4b0d      	ldr	r3, [pc, #52]	; (ad4c <auth_passkey_confirm+0x5c>)
    ad18:	4629      	mov	r1, r5
    ad1a:	4620      	mov	r0, r4
    ad1c:	9302      	str	r3, [sp, #8]
    ad1e:	2203      	movs	r2, #3
    ad20:	4623      	mov	r3, r4
    ad22:	e9cd 4400 	strd	r4, r4, [sp]
    ad26:	f019 fc32 	bl	2458e <z_log_msg_runtime_create.constprop.0>
	LOG_INF("Press Button 1 to confirm, Button 2 to reject.");
    ad2a:	4b09      	ldr	r3, [pc, #36]	; (ad50 <auth_passkey_confirm+0x60>)
    ad2c:	2203      	movs	r2, #3
    ad2e:	e9cd 4301 	strd	r4, r3, [sp, #4]
    ad32:	4629      	mov	r1, r5
    ad34:	4623      	mov	r3, r4
    ad36:	4620      	mov	r0, r4
    ad38:	9400      	str	r4, [sp, #0]
    ad3a:	f019 fc28 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    ad3e:	b00e      	add	sp, #56	; 0x38
    ad40:	bd70      	pop	{r4, r5, r6, pc}
    ad42:	bf00      	nop
    ad44:	20009dd0 	.word	0x20009dd0
    ad48:	0002a7c8 	.word	0x0002a7c8
    ad4c:	0002b879 	.word	0x0002b879
    ad50:	0002b88e 	.word	0x0002b88e

0000ad54 <bt_receive_cb>:
{
    ad54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	char addr[BT_ADDR_LE_STR_LEN] = {0};
    ad58:	2400      	movs	r4, #0
{
    ad5a:	4605      	mov	r5, r0
    ad5c:	b088      	sub	sp, #32
    ad5e:	460f      	mov	r7, r1
    ad60:	4616      	mov	r6, r2
	char addr[BT_ADDR_LE_STR_LEN] = {0};
    ad62:	4621      	mov	r1, r4
    ad64:	221a      	movs	r2, #26
    ad66:	a801      	add	r0, sp, #4
    ad68:	9400      	str	r4, [sp, #0]
    ad6a:	f01e fd5c 	bl	29826 <memset>
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, ARRAY_SIZE(addr));
    ad6e:	4628      	mov	r0, r5
    ad70:	f01b fce1 	bl	26736 <bt_conn_get_dst>
    ad74:	4669      	mov	r1, sp
    ad76:	f7ff fee3 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	printf("Received data from: %s", addr);
    ad7a:	4669      	mov	r1, sp
    ad7c:	481f      	ldr	r0, [pc, #124]	; (adfc <bt_receive_cb+0xa8>)
    ad7e:	f018 fcd1 	bl	23724 <iprintf>
		err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    ad82:	f8df 807c 	ldr.w	r8, [pc, #124]	; ae00 <bt_receive_cb+0xac>
			k_fifo_put(&fifo_uart_tx_data, tx);
    ad86:	f8df 907c 	ldr.w	r9, [pc, #124]	; ae04 <bt_receive_cb+0xb0>
	for (uint16_t pos = 0; pos != len;) {
    ad8a:	42b4      	cmp	r4, r6
    ad8c:	d007      	beq.n	ad9e <bt_receive_cb+0x4a>
		struct uart_data_t *tx = k_malloc(sizeof(*tx));
    ad8e:	20d0      	movs	r0, #208	; 0xd0
    ad90:	f01e fcfa 	bl	29788 <k_malloc>
		if (!tx) {
    ad94:	4605      	mov	r5, r0
    ad96:	b928      	cbnz	r0, ada4 <bt_receive_cb+0x50>
			printf("Not able to allocate UART send data buffer");
    ad98:	481b      	ldr	r0, [pc, #108]	; (ae08 <bt_receive_cb+0xb4>)
    ad9a:	f018 fcc3 	bl	23724 <iprintf>
}
    ad9e:	b008      	add	sp, #32
    ada0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if ((len - pos) > tx_data_size) {
    ada4:	1b32      	subs	r2, r6, r4
    ada6:	2ac7      	cmp	r2, #199	; 0xc7
			tx->len = tx_data_size;
    ada8:	bf8c      	ite	hi
    adaa:	22c7      	movhi	r2, #199	; 0xc7
			tx->len = (len - pos);
    adac:	b292      	uxthls	r2, r2
		memcpy(tx->data, &data[pos], tx->len);
    adae:	f100 0a04 	add.w	sl, r0, #4
    adb2:	f8a0 20cc 	strh.w	r2, [r0, #204]	; 0xcc
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    adb6:	1939      	adds	r1, r7, r4
    adb8:	4650      	mov	r0, sl
    adba:	f01e fcfa 	bl	297b2 <memcpy>
		pos += tx->len;
    adbe:	f8b5 30cc 	ldrh.w	r3, [r5, #204]	; 0xcc
    adc2:	441c      	add	r4, r3
    adc4:	b2a4      	uxth	r4, r4
		if ((pos == len) && (data[len - 1] == '\r')) {
    adc6:	42a6      	cmp	r6, r4
    adc8:	d10a      	bne.n	ade0 <bt_receive_cb+0x8c>
    adca:	19ba      	adds	r2, r7, r6
    adcc:	f812 2c01 	ldrb.w	r2, [r2, #-1]
    add0:	2a0d      	cmp	r2, #13
    add2:	d105      	bne.n	ade0 <bt_receive_cb+0x8c>
			tx->data[tx->len] = '\n';
    add4:	210a      	movs	r1, #10
    add6:	18ea      	adds	r2, r5, r3
			tx->len++;
    add8:	3301      	adds	r3, #1
			tx->data[tx->len] = '\n';
    adda:	7111      	strb	r1, [r2, #4]
			tx->len++;
    addc:	f8a5 30cc 	strh.w	r3, [r5, #204]	; 0xcc
		err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    ade0:	4651      	mov	r1, sl
    ade2:	4640      	mov	r0, r8
    ade4:	f8b5 20cc 	ldrh.w	r2, [r5, #204]	; 0xcc
    ade8:	f019 fbe8 	bl	245bc <uart_tx.constprop.0>
		if (err) {
    adec:	2800      	cmp	r0, #0
    adee:	d0cc      	beq.n	ad8a <bt_receive_cb+0x36>
			k_fifo_put(&fifo_uart_tx_data, tx);
    adf0:	4629      	mov	r1, r5
    adf2:	4648      	mov	r0, r9
    adf4:	f01e fb14 	bl	29420 <k_queue_append>
    adf8:	e7c7      	b.n	ad8a <bt_receive_cb+0x36>
    adfa:	bf00      	nop
    adfc:	0002b8bd 	.word	0x0002b8bd
    ae00:	0002a1a8 	.word	0x0002a1a8
    ae04:	20008bb0 	.word	0x20008bb0
    ae08:	0002b8d4 	.word	0x0002b8d4

0000ae0c <gpio_pin_set_dt.isra.0>:
 *
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
    ae0c:	4603      	mov	r3, r0
    ae0e:	b510      	push	{r4, lr}
    ae10:	460a      	mov	r2, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    ae12:	7919      	ldrb	r1, [r3, #4]
    ae14:	2301      	movs	r3, #1
{
	return gpio_pin_set(spec->port, spec->pin, value);
    ae16:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    ae18:	fa03 f101 	lsl.w	r1, r3, r1
    ae1c:	6843      	ldr	r3, [r0, #4]
	const struct gpio_driver_data *const data =
    ae1e:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    ae20:	681b      	ldr	r3, [r3, #0]
    ae22:	4219      	tst	r1, r3
    ae24:	d10e      	bne.n	ae44 <gpio_pin_set_dt.isra.0+0x38>
    ae26:	490e      	ldr	r1, [pc, #56]	; (ae60 <gpio_pin_set_dt.isra.0+0x54>)
    ae28:	f240 533d 	movw	r3, #1341	; 0x53d
    ae2c:	4a0d      	ldr	r2, [pc, #52]	; (ae64 <gpio_pin_set_dt.isra.0+0x58>)
    ae2e:	480e      	ldr	r0, [pc, #56]	; (ae68 <gpio_pin_set_dt.isra.0+0x5c>)
    ae30:	f019 ff59 	bl	24ce6 <assert_print>
    ae34:	480d      	ldr	r0, [pc, #52]	; (ae6c <gpio_pin_set_dt.isra.0+0x60>)
    ae36:	f019 ff56 	bl	24ce6 <assert_print>
    ae3a:	f240 513d 	movw	r1, #1341	; 0x53d
    ae3e:	4809      	ldr	r0, [pc, #36]	; (ae64 <gpio_pin_set_dt.isra.0+0x58>)
    ae40:	f019 ff4a 	bl	24cd8 <assert_post_action>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    ae44:	6823      	ldr	r3, [r4, #0]
    ae46:	4219      	tst	r1, r3
    ae48:	d003      	beq.n	ae52 <gpio_pin_set_dt.isra.0+0x46>
	if (value != 0)	{
    ae4a:	b122      	cbz	r2, ae56 <gpio_pin_set_dt.isra.0+0x4a>
	return api->port_clear_bits_raw(port, pins);
    ae4c:	6883      	ldr	r3, [r0, #8]
    ae4e:	691b      	ldr	r3, [r3, #16]
    ae50:	e003      	b.n	ae5a <gpio_pin_set_dt.isra.0+0x4e>
	if (value != 0)	{
    ae52:	2a00      	cmp	r2, #0
    ae54:	d0fa      	beq.n	ae4c <gpio_pin_set_dt.isra.0+0x40>
	return api->port_set_bits_raw(port, pins);
    ae56:	6883      	ldr	r3, [r0, #8]
    ae58:	68db      	ldr	r3, [r3, #12]
}
    ae5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return api->port_clear_bits_raw(port, pins);
    ae5e:	4718      	bx	r3
    ae60:	0002b66b 	.word	0x0002b66b
    ae64:	0002b63a 	.word	0x0002b63a
    ae68:	0002b6a9 	.word	0x0002b6a9
    ae6c:	0002b6c6 	.word	0x0002b6c6

0000ae70 <button_pressed_1>:
void button_pressed_1(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    ae70:	b508      	push	{r3, lr}
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    ae72:	4807      	ldr	r0, [pc, #28]	; (ae90 <button_pressed_1+0x20>)
    ae74:	f014 ffd0 	bl	1fe18 <z_impl_k_sem_give>
	gpio_pin_set_dt(LED4, ON);
    ae78:	2101      	movs	r1, #1
    ae7a:	4806      	ldr	r0, [pc, #24]	; (ae94 <button_pressed_1+0x24>)
    ae7c:	f7ff ffc6 	bl	ae0c <gpio_pin_set_dt.isra.0>
    ae80:	f01d fb45 	bl	2850e <sys_clock_cycle_get_32>
}
    ae84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    ae88:	4601      	mov	r1, r0
	printk("Button pressed 1 at %" PRIu32 "\n", k_cycle_get_32());
    ae8a:	4803      	ldr	r0, [pc, #12]	; (ae98 <button_pressed_1+0x28>)
    ae8c:	f019 bd69 	b.w	24962 <printk>
    ae90:	20008b60 	.word	0x20008b60
    ae94:	0002aa58 	.word	0x0002aa58
    ae98:	0002b8ff 	.word	0x0002b8ff

0000ae9c <connected>:
{
    ae9c:	b570      	push	{r4, r5, r6, lr}
    ae9e:	4605      	mov	r5, r0
	if (err) {
    aea0:	460c      	mov	r4, r1
{
    aea2:	b08c      	sub	sp, #48	; 0x30
	if (err) {
    aea4:	b161      	cbz	r1, aec0 <connected+0x24>
		LOG_ERR("Connection failed (err %u)", err);
    aea6:	4b14      	ldr	r3, [pc, #80]	; (aef8 <connected+0x5c>)
    aea8:	9103      	str	r1, [sp, #12]
    aeaa:	9302      	str	r3, [sp, #8]
    aeac:	2300      	movs	r3, #0
    aeae:	2201      	movs	r2, #1
    aeb0:	4618      	mov	r0, r3
    aeb2:	e9cd 3300 	strd	r3, r3, [sp]
    aeb6:	4911      	ldr	r1, [pc, #68]	; (aefc <connected+0x60>)
    aeb8:	f019 fb69 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    aebc:	b00c      	add	sp, #48	; 0x30
    aebe:	bd70      	pop	{r4, r5, r6, pc}
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    aec0:	ae04      	add	r6, sp, #16
    aec2:	f01b fc38 	bl	26736 <bt_conn_get_dst>
    aec6:	4631      	mov	r1, r6
    aec8:	f7ff fe3a 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Connected %s", addr);
    aecc:	4b0c      	ldr	r3, [pc, #48]	; (af00 <connected+0x64>)
    aece:	2203      	movs	r2, #3
    aed0:	4620      	mov	r0, r4
    aed2:	e9cd 4301 	strd	r4, r3, [sp, #4]
    aed6:	4909      	ldr	r1, [pc, #36]	; (aefc <connected+0x60>)
    aed8:	4623      	mov	r3, r4
    aeda:	9603      	str	r6, [sp, #12]
    aedc:	9400      	str	r4, [sp, #0]
    aede:	f019 fb56 	bl	2458e <z_log_msg_runtime_create.constprop.0>
	current_conn = bt_conn_ref(conn);
    aee2:	4628      	mov	r0, r5
    aee4:	f009 f8f8 	bl	140d8 <bt_conn_ref>
    aee8:	4b06      	ldr	r3, [pc, #24]	; (af04 <connected+0x68>)
    gpio_pin_set_dt(CON_STATUS_LED, ON);
    aeea:	2101      	movs	r1, #1
	current_conn = bt_conn_ref(conn);
    aeec:	6018      	str	r0, [r3, #0]
    gpio_pin_set_dt(CON_STATUS_LED, ON);
    aeee:	4806      	ldr	r0, [pc, #24]	; (af08 <connected+0x6c>)
    aef0:	f7ff ff8c 	bl	ae0c <gpio_pin_set_dt.isra.0>
    aef4:	e7e2      	b.n	aebc <connected+0x20>
    aef6:	bf00      	nop
    aef8:	0002b917 	.word	0x0002b917
    aefc:	0002a7c8 	.word	0x0002a7c8
    af00:	0002b932 	.word	0x0002b932
    af04:	20009dd4 	.word	0x20009dd4
    af08:	0002aa70 	.word	0x0002aa70

0000af0c <disconnected>:
{
    af0c:	b530      	push	{r4, r5, lr}
    af0e:	460c      	mov	r4, r1
    af10:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    af12:	ad06      	add	r5, sp, #24
    af14:	f01b fc0f 	bl	26736 <bt_conn_get_dst>
    af18:	4629      	mov	r1, r5
    af1a:	f7ff fe11 	bl	ab40 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Disconnected: %s (reason %u)", addr, reason);
    af1e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    af22:	2400      	movs	r4, #0
    af24:	4b0d      	ldr	r3, [pc, #52]	; (af5c <disconnected+0x50>)
	if (auth_conn) {
    af26:	4d0e      	ldr	r5, [pc, #56]	; (af60 <disconnected+0x54>)
	LOG_INF("Disconnected: %s (reason %u)", addr, reason);
    af28:	4620      	mov	r0, r4
    af2a:	9302      	str	r3, [sp, #8]
    af2c:	2203      	movs	r2, #3
    af2e:	4623      	mov	r3, r4
    af30:	e9cd 4400 	strd	r4, r4, [sp]
    af34:	490b      	ldr	r1, [pc, #44]	; (af64 <disconnected+0x58>)
    af36:	f019 fb2a 	bl	2458e <z_log_msg_runtime_create.constprop.0>
	if (auth_conn) {
    af3a:	6828      	ldr	r0, [r5, #0]
    af3c:	b110      	cbz	r0, af44 <disconnected+0x38>
		bt_conn_unref(auth_conn);
    af3e:	f009 f8f3 	bl	14128 <bt_conn_unref>
		auth_conn = NULL;
    af42:	602c      	str	r4, [r5, #0]
	if (current_conn) {
    af44:	4c08      	ldr	r4, [pc, #32]	; (af68 <disconnected+0x5c>)
    af46:	6820      	ldr	r0, [r4, #0]
    af48:	b130      	cbz	r0, af58 <disconnected+0x4c>
		bt_conn_unref(current_conn);
    af4a:	f009 f8ed 	bl	14128 <bt_conn_unref>
		current_conn = NULL;
    af4e:	2100      	movs	r1, #0
		gpio_pin_set_dt(CON_STATUS_LED, OFF);
    af50:	4806      	ldr	r0, [pc, #24]	; (af6c <disconnected+0x60>)
		current_conn = NULL;
    af52:	6021      	str	r1, [r4, #0]
		gpio_pin_set_dt(CON_STATUS_LED, OFF);
    af54:	f7ff ff5a 	bl	ae0c <gpio_pin_set_dt.isra.0>
}
    af58:	b00f      	add	sp, #60	; 0x3c
    af5a:	bd30      	pop	{r4, r5, pc}
    af5c:	0002b93f 	.word	0x0002b93f
    af60:	20009dd0 	.word	0x20009dd0
    af64:	0002a7c8 	.word	0x0002a7c8
    af68:	20009dd4 	.word	0x20009dd4
    af6c:	0002aa70 	.word	0x0002aa70

0000af70 <gpio_pin_configure_dt.isra.0>:
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
    af70:	4603      	mov	r3, r0
    af72:	b570      	push	{r4, r5, r6, lr}
    af74:	460c      	mov	r4, r1
				  spec->dt_flags | extra_flags);
    af76:	88da      	ldrh	r2, [r3, #6]
	return gpio_pin_configure(spec->port,
    af78:	6800      	ldr	r0, [r0, #0]
				  spec->pin,
    af7a:	7919      	ldrb	r1, [r3, #4]
	return gpio_pin_configure(spec->port,
    af7c:	4322      	orrs	r2, r4
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
    af7e:	f002 0430 	and.w	r4, r2, #48	; 0x30
    af82:	2c30      	cmp	r4, #48	; 0x30
	struct gpio_driver_data *data =
    af84:	6905      	ldr	r5, [r0, #16]
	__unused const struct gpio_driver_config *const cfg =
    af86:	e9d0 3601 	ldrd	r3, r6, [r0, #4]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
    af8a:	d10e      	bne.n	afaa <gpio_pin_configure_dt.isra.0+0x3a>
    af8c:	4925      	ldr	r1, [pc, #148]	; (b024 <gpio_pin_configure_dt.isra.0+0xb4>)
    af8e:	f240 23b7 	movw	r3, #695	; 0x2b7
    af92:	4a25      	ldr	r2, [pc, #148]	; (b028 <gpio_pin_configure_dt.isra.0+0xb8>)
    af94:	4825      	ldr	r0, [pc, #148]	; (b02c <gpio_pin_configure_dt.isra.0+0xbc>)
    af96:	f019 fea6 	bl	24ce6 <assert_print>
    af9a:	4825      	ldr	r0, [pc, #148]	; (b030 <gpio_pin_configure_dt.isra.0+0xc0>)
    af9c:	f019 fea3 	bl	24ce6 <assert_print>
    afa0:	f240 21b7 	movw	r1, #695	; 0x2b7
	__ASSERT((flags & GPIO_OUTPUT) != 0 || (flags & GPIO_SINGLE_ENDED) == 0,
    afa4:	4820      	ldr	r0, [pc, #128]	; (b028 <gpio_pin_configure_dt.isra.0+0xb8>)
    afa6:	f019 fe97 	bl	24cd8 <assert_post_action>
    afaa:	f002 1402 	and.w	r4, r2, #131074	; 0x20002
    afae:	2c02      	cmp	r4, #2
    afb0:	d10c      	bne.n	afcc <gpio_pin_configure_dt.isra.0+0x5c>
    afb2:	4920      	ldr	r1, [pc, #128]	; (b034 <gpio_pin_configure_dt.isra.0+0xc4>)
    afb4:	f240 23bb 	movw	r3, #699	; 0x2bb
    afb8:	4a1b      	ldr	r2, [pc, #108]	; (b028 <gpio_pin_configure_dt.isra.0+0xb8>)
    afba:	481c      	ldr	r0, [pc, #112]	; (b02c <gpio_pin_configure_dt.isra.0+0xbc>)
    afbc:	f019 fe93 	bl	24ce6 <assert_print>
    afc0:	481d      	ldr	r0, [pc, #116]	; (b038 <gpio_pin_configure_dt.isra.0+0xc8>)
    afc2:	f019 fe90 	bl	24ce6 <assert_print>
    afc6:	f240 21bb 	movw	r1, #699	; 0x2bb
    afca:	e7eb      	b.n	afa4 <gpio_pin_configure_dt.isra.0+0x34>
	__ASSERT_NO_MSG((flags & GPIO_SINGLE_ENDED) != 0 ||
    afcc:	f002 0406 	and.w	r4, r2, #6
    afd0:	2c04      	cmp	r4, #4
    afd2:	d109      	bne.n	afe8 <gpio_pin_configure_dt.isra.0+0x78>
    afd4:	4919      	ldr	r1, [pc, #100]	; (b03c <gpio_pin_configure_dt.isra.0+0xcc>)
    afd6:	f240 23bf 	movw	r3, #703	; 0x2bf
    afda:	4a13      	ldr	r2, [pc, #76]	; (b028 <gpio_pin_configure_dt.isra.0+0xb8>)
    afdc:	4813      	ldr	r0, [pc, #76]	; (b02c <gpio_pin_configure_dt.isra.0+0xbc>)
    afde:	f019 fe82 	bl	24ce6 <assert_print>
    afe2:	f240 21bf 	movw	r1, #703	; 0x2bf
    afe6:	e7dd      	b.n	afa4 <gpio_pin_configure_dt.isra.0+0x34>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    afe8:	2401      	movs	r4, #1
    afea:	681b      	ldr	r3, [r3, #0]
    afec:	408c      	lsls	r4, r1
    afee:	421c      	tst	r4, r3
    aff0:	d10c      	bne.n	b00c <gpio_pin_configure_dt.isra.0+0x9c>
    aff2:	4913      	ldr	r1, [pc, #76]	; (b040 <gpio_pin_configure_dt.isra.0+0xd0>)
    aff4:	f240 23d2 	movw	r3, #722	; 0x2d2
    aff8:	4a0b      	ldr	r2, [pc, #44]	; (b028 <gpio_pin_configure_dt.isra.0+0xb8>)
    affa:	480c      	ldr	r0, [pc, #48]	; (b02c <gpio_pin_configure_dt.isra.0+0xbc>)
    affc:	f019 fe73 	bl	24ce6 <assert_print>
    b000:	4810      	ldr	r0, [pc, #64]	; (b044 <gpio_pin_configure_dt.isra.0+0xd4>)
    b002:	f019 fe70 	bl	24ce6 <assert_print>
    b006:	f240 21d2 	movw	r1, #722	; 0x2d2
    b00a:	e7cb      	b.n	afa4 <gpio_pin_configure_dt.isra.0+0x34>
		data->invert |= (gpio_port_pins_t)BIT(pin);
    b00c:	682b      	ldr	r3, [r5, #0]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    b00e:	f012 0f01 	tst.w	r2, #1
		data->invert |= (gpio_port_pins_t)BIT(pin);
    b012:	bf14      	ite	ne
    b014:	4323      	orrne	r3, r4
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    b016:	43a3      	biceq	r3, r4
    b018:	602b      	str	r3, [r5, #0]
	return api->pin_configure(port, pin, flags);
    b01a:	6833      	ldr	r3, [r6, #0]
}
    b01c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->pin_configure(port, pin, flags);
    b020:	4718      	bx	r3
    b022:	bf00      	nop
    b024:	0002b95c 	.word	0x0002b95c
    b028:	0002b63a 	.word	0x0002b63a
    b02c:	0002b6a9 	.word	0x0002b6a9
    b030:	0002b995 	.word	0x0002b995
    b034:	0002b9d2 	.word	0x0002b9d2
    b038:	0002ba07 	.word	0x0002ba07
    b03c:	0002ba59 	.word	0x0002ba59
    b040:	0002b66b 	.word	0x0002b66b
    b044:	0002b6c6 	.word	0x0002b6c6

0000b048 <adc_thread>:
		
	}
	//k_free(packet_data);
}

void adc_thread(void){
    b048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
	if (!spec->channel_cfg_dt_node_exists) {
		return -ENOTSUP;
	}

	seq->channels = BIT(spec->channel_id);
    b04c:	4e36      	ldr	r6, [pc, #216]	; (b128 <adc_thread+0xe0>)
	return z_impl_k_mutex_lock(mutex, timeout);
    b04e:	f8df a0dc 	ldr.w	sl, [pc, #220]	; b12c <adc_thread+0xe4>
    b052:	b085      	sub	sp, #20
	int err;
    

    while (1) {	
		for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b054:	4c36      	ldr	r4, [pc, #216]	; (b130 <adc_thread+0xe8>)
    b056:	2700      	movs	r7, #0
    b058:	46a3      	mov	fp, r4
			int32_t val_mv;

			(void)adc_sequence_init_dt(&adc_channels[i], &sequence);
            k_mutex_lock(&ad_ready, K_FOREVER);
			err = adc_read(adc_channels[i].dev, &sequence);
			adc_value[adc_channels[i].channel_id]=buf_adc;
    b05a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; b134 <adc_thread+0xec>
	if (!spec->channel_cfg_dt_node_exists) {
    b05e:	7963      	ldrb	r3, [r4, #5]
    b060:	b13b      	cbz	r3, b072 <adc_thread+0x2a>
	seq->channels = BIT(spec->channel_id);
    b062:	2301      	movs	r3, #1
    b064:	7922      	ldrb	r2, [r4, #4]
    b066:	4093      	lsls	r3, r2
    b068:	6073      	str	r3, [r6, #4]
	seq->resolution = spec->resolution;
    b06a:	7c23      	ldrb	r3, [r4, #16]
    b06c:	7433      	strb	r3, [r6, #16]
	seq->oversampling = spec->oversampling;
    b06e:	7c63      	ldrb	r3, [r4, #17]
    b070:	7473      	strb	r3, [r6, #17]
    b072:	f04f 32ff 	mov.w	r2, #4294967295
    b076:	f04f 33ff 	mov.w	r3, #4294967295
    b07a:	4650      	mov	r0, sl
    b07c:	f014 fc6a 	bl	1f954 <z_impl_k_mutex_lock>
			err = adc_read(adc_channels[i].dev, &sequence);
    b080:	6825      	ldr	r5, [r4, #0]
	return api->read(dev, sequence);
    b082:	68ab      	ldr	r3, [r5, #8]
    b084:	4631      	mov	r1, r6
    b086:	4628      	mov	r0, r5
    b088:	685b      	ldr	r3, [r3, #4]
    b08a:	4798      	blx	r3
			adc_value[adc_channels[i].channel_id]=buf_adc;
    b08c:	7922      	ldrb	r2, [r4, #4]
    b08e:	f9b8 1000 	ldrsh.w	r1, [r8]
    b092:	4b29      	ldr	r3, [pc, #164]	; (b138 <adc_thread+0xf0>)
    b094:	9201      	str	r2, [sp, #4]
    b096:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			k_mutex_unlock(&ad_ready);

           if (flag==1){
    b09a:	f8df 90a0 	ldr.w	r9, [pc, #160]	; b13c <adc_thread+0xf4>
	return z_impl_k_mutex_unlock(mutex);
    b09e:	4650      	mov	r0, sl
    b0a0:	f014 fd28 	bl	1faf4 <z_impl_k_mutex_unlock>
    b0a4:	f8d9 3000 	ldr.w	r3, [r9]
    b0a8:	9a01      	ldr	r2, [sp, #4]
    b0aa:	2b01      	cmp	r3, #1
    b0ac:	d12d      	bne.n	b10a <adc_thread+0xc2>
			printk("- %s, channel %d: ",adc_channels[i].dev->name,adc_channels[i].channel_id);
    b0ae:	6829      	ldr	r1, [r5, #0]
    b0b0:	4823      	ldr	r0, [pc, #140]	; (b140 <adc_thread+0xf8>)
    b0b2:	f019 fc56 	bl	24962 <printk>
			printk("%"PRId16, buf_adc);
    b0b6:	f9b8 1000 	ldrsh.w	r1, [r8]
    b0ba:	4822      	ldr	r0, [pc, #136]	; (b144 <adc_thread+0xfc>)
    b0bc:	f019 fc51 	bl	24962 <printk>
	if (!spec->channel_cfg_dt_node_exists) {
    b0c0:	7963      	ldrb	r3, [r4, #5]
			val_mv = buf_adc;
    b0c2:	f9b8 5000 	ldrsh.w	r5, [r8]
    b0c6:	b1e3      	cbz	r3, b102 <adc_thread+0xba>
	if (spec->channel_cfg.differential) {
    b0c8:	2114      	movs	r1, #20
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    b0ca:	79e3      	ldrb	r3, [r4, #7]
	if (spec->channel_cfg.differential) {
    b0cc:	fb01 b107 	mla	r1, r1, r7, fp
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    b0d0:	2b04      	cmp	r3, #4
	const struct adc_driver_api *api =
    b0d2:	bf0a      	itet	eq
    b0d4:	6823      	ldreq	r3, [r4, #0]
		vref_mv = spec->vref_mv;
    b0d6:	89e2      	ldrhne	r2, [r4, #14]
	return api->ref_internal;
    b0d8:	689b      	ldreq	r3, [r3, #8]
	if (spec->channel_cfg.differential) {
    b0da:	7a89      	ldrb	r1, [r1, #10]
		vref_mv = (int32_t)adc_ref_internal(spec->dev);
    b0dc:	bf08      	it	eq
    b0de:	891a      	ldrheq	r2, [r3, #8]
	resolution = spec->resolution;
    b0e0:	7c23      	ldrb	r3, [r4, #16]
	int32_t adc_mv = *valp * ref_mv;
    b0e2:	436a      	muls	r2, r5
	if (spec->channel_cfg.differential) {
    b0e4:	0689      	lsls	r1, r1, #26
		resolution -= 1U;
    b0e6:	bf44      	itt	mi
    b0e8:	f103 33ff 	addmi.w	r3, r3, #4294967295
    b0ec:	b2db      	uxtbmi	r3, r3
	int ret = adc_gain_invert(gain, &adc_mv);
    b0ee:	79a0      	ldrb	r0, [r4, #6]
    b0f0:	a903      	add	r1, sp, #12
    b0f2:	9301      	str	r3, [sp, #4]
	int32_t adc_mv = *valp * ref_mv;
    b0f4:	9203      	str	r2, [sp, #12]
	int ret = adc_gain_invert(gain, &adc_mv);
    b0f6:	f00e fa7f 	bl	195f8 <adc_gain_invert>
	if (ret == 0) {
    b0fa:	b910      	cbnz	r0, b102 <adc_thread+0xba>
		*valp = (adc_mv >> resolution);
    b0fc:	9d03      	ldr	r5, [sp, #12]
    b0fe:	9b01      	ldr	r3, [sp, #4]
    b100:	411d      	asrs	r5, r3
			adc_raw_to_millivolts_dt(&adc_channels[i],&val_mv);
			printk(" = %"PRId32" mV\n", val_mv);
    b102:	4629      	mov	r1, r5
    b104:	4810      	ldr	r0, [pc, #64]	; (b148 <adc_thread+0x100>)
    b106:	f019 fc2c 	bl	24962 <printk>
		for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b10a:	3701      	adds	r7, #1
    b10c:	2f06      	cmp	r7, #6
    b10e:	f104 0414 	add.w	r4, r4, #20
    b112:	d1a4      	bne.n	b05e <adc_thread+0x16>
		   }
			
		}
        flag=0;
    b114:	2300      	movs	r3, #0
		k_sleep(K_MSEC(100));
    b116:	f640 40cd 	movw	r0, #3277	; 0xccd
    b11a:	2100      	movs	r1, #0
        flag=0;
    b11c:	f8c9 3000 	str.w	r3, [r9]
		k_sleep(K_MSEC(100));
    b120:	f019 fa5c 	bl	245dc <k_sleep.isra.0>
    while (1) {	
    b124:	e796      	b.n	b054 <adc_thread+0xc>
    b126:	bf00      	nop
    b128:	200083e4 	.word	0x200083e4
    b12c:	20009e1c 	.word	0x20009e1c
    b130:	0002a9e0 	.word	0x0002a9e0
    b134:	20021588 	.word	0x20021588
    b138:	20021578 	.word	0x20021578
    b13c:	20009e18 	.word	0x20009e18
    b140:	0002ba8c 	.word	0x0002ba8c
    b144:	0002ba9f 	.word	0x0002ba9f
    b148:	0002baa3 	.word	0x0002baa3

0000b14c <uart_cb_2>:
static void uart_cb_2(const struct device *dev, struct uart_event *evt, void *user_data){
    b14c:	b510      	push	{r4, lr}
	switch (evt->type) {
    b14e:	780b      	ldrb	r3, [r1, #0]
    b150:	3b02      	subs	r3, #2
    b152:	2b03      	cmp	r3, #3
    b154:	d819      	bhi.n	b18a <uart_cb_2+0x3e>
    b156:	e8df f003 	tbb	[pc, r3]
    b15a:	3102      	.short	0x3102
    b15c:	1942      	.short	0x1942
		buf2 = CONTAINER_OF(evt->data.rx.buf, struct uart_data_t, data);
    b15e:	684a      	ldr	r2, [r1, #4]
		buf2->len += evt->data.rx.len;
    b160:	68cb      	ldr	r3, [r1, #12]
    b162:	f8b2 00c8 	ldrh.w	r0, [r2, #200]	; 0xc8
		if (disable_req) {
    b166:	4c25      	ldr	r4, [pc, #148]	; (b1fc <uart_cb_2+0xb0>)
		buf2->len += evt->data.rx.len;
    b168:	4403      	add	r3, r0
    b16a:	b29b      	uxth	r3, r3
    b16c:	f8a2 30c8 	strh.w	r3, [r2, #200]	; 0xc8
		if (disable_req) {
    b170:	7822      	ldrb	r2, [r4, #0]
    b172:	b952      	cbnz	r2, b18a <uart_cb_2+0x3e>
		if (evt->data.rx.buf[buf2->len - 1] == 0x0D) {
    b174:	684a      	ldr	r2, [r1, #4]
    b176:	4413      	add	r3, r2
    b178:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    b17c:	2b0d      	cmp	r3, #13
    b17e:	d104      	bne.n	b18a <uart_cb_2+0x3e>
            uart_rx_disable(uart_2);
    b180:	481f      	ldr	r0, [pc, #124]	; (b200 <uart_cb_2+0xb4>)
    b182:	f019 fa2d 	bl	245e0 <uart_rx_disable.isra.0>
			disable_req = true;
    b186:	2301      	movs	r3, #1
    b188:	7023      	strb	r3, [r4, #0]
}
    b18a:	bd10      	pop	{r4, pc}
	    disable_req = false;
    b18c:	2400      	movs	r4, #0
    b18e:	4b1b      	ldr	r3, [pc, #108]	; (b1fc <uart_cb_2+0xb0>)
		buf2 = k_malloc(sizeof(*buf2));
    b190:	20d0      	movs	r0, #208	; 0xd0
	    disable_req = false;
    b192:	701c      	strb	r4, [r3, #0]
		buf2 = k_malloc(sizeof(*buf2));
    b194:	f01e faf8 	bl	29788 <k_malloc>
        if (buf2) {
    b198:	b140      	cbz	r0, b1ac <uart_cb_2+0x60>
			buf2->len = 0;
    b19a:	f8a0 40cc 	strh.w	r4, [r0, #204]	; 0xcc
  		uart_rx_enable(uart_2, buf2->data, sizeof(buf2->data),50);
    b19e:	1d01      	adds	r1, r0, #4
    b1a0:	2232      	movs	r2, #50	; 0x32
}
    b1a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  		uart_rx_enable(uart_2, buf2->data, sizeof(buf2->data),50);
    b1a6:	4816      	ldr	r0, [pc, #88]	; (b200 <uart_cb_2+0xb4>)
    b1a8:	f019 ba00 	b.w	245ac <uart_rx_enable.constprop.0>
			k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    b1ac:	f240 6267 	movw	r2, #1639	; 0x667
}
    b1b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    b1b4:	2300      	movs	r3, #0
    b1b6:	4813      	ldr	r0, [pc, #76]	; (b204 <uart_cb_2+0xb8>)
    b1b8:	f015 bbce 	b.w	20958 <k_work_reschedule>
	    buf2 = k_malloc(sizeof(*buf2));
    b1bc:	20d0      	movs	r0, #208	; 0xd0
    b1be:	f01e fae3 	bl	29788 <k_malloc>
        if (buf2) {
    b1c2:	4601      	mov	r1, r0
    b1c4:	2800      	cmp	r0, #0
    b1c6:	d0e0      	beq.n	b18a <uart_cb_2+0x3e>
			buf2->len = 0;
    b1c8:	2300      	movs	r3, #0
    b1ca:	f8a0 30cc 	strh.w	r3, [r0, #204]	; 0xcc
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
				(const struct uart_driver_api *)dev->api;

	return api->rx_buf_rsp(dev, buf, len);
    b1ce:	480e      	ldr	r0, [pc, #56]	; (b208 <uart_cb_2+0xbc>)
    b1d0:	22c8      	movs	r2, #200	; 0xc8
}
    b1d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    b1d6:	6883      	ldr	r3, [r0, #8]
    b1d8:	3104      	adds	r1, #4
    b1da:	691b      	ldr	r3, [r3, #16]
    b1dc:	4718      	bx	r3
	    buf2 = CONTAINER_OF(evt->data.rx_buf.buf, struct uart_data_t,data);
    b1de:	684b      	ldr	r3, [r1, #4]
    b1e0:	1f19      	subs	r1, r3, #4
		if (buf2->len > 0)
    b1e2:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
    b1e6:	b123      	cbz	r3, b1f2 <uart_cb_2+0xa6>
}
    b1e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		   k_fifo_put(&fifo_uart2_rx_data, buf2);
    b1ec:	4807      	ldr	r0, [pc, #28]	; (b20c <uart_cb_2+0xc0>)
    b1ee:	f01e b917 	b.w	29420 <k_queue_append>
		   else k_free(buf2);
    b1f2:	4608      	mov	r0, r1
}
    b1f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		   else k_free(buf2);
    b1f8:	f01e babf 	b.w	2977a <k_free>
    b1fc:	200215a6 	.word	0x200215a6
    b200:	0002a190 	.word	0x0002a190
    b204:	200091e0 	.word	0x200091e0
    b208:	0002a1a8 	.word	0x0002a1a8
    b20c:	20008b78 	.word	0x20008b78

0000b210 <shoot_minute_save_thread>:
void shoot_minute_save_thread(void){
    b210:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return z_impl_k_uptime_ticks();
    b214:	f01e f9c2 	bl	2959c <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    b218:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b21c:	fba0 0302 	umull	r0, r3, r0, r2
    b220:	fb02 3101 	mla	r1, r2, r1, r3
    b224:	0bc0      	lsrs	r0, r0, #15
   uint64_t actual_time = k_uptime_get()/1000;
    b226:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b22a:	2300      	movs	r3, #0
    b22c:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    b230:	0bc9      	lsrs	r1, r1, #15
    b232:	f7fd fe0d 	bl	8e50 <__aeabi_ldivmod>
    h = (actual_time/3600); 
    b236:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    b23a:	2300      	movs	r3, #0
   uint64_t actual_time = k_uptime_get()/1000;
    b23c:	460d      	mov	r5, r1
    b23e:	4606      	mov	r6, r0
    h = (actual_time/3600); 
    b240:	f7fd fe56 	bl	8ef0 <__aeabi_uldivmod>
	m = (actual_time -(3600*h))/60;
    b244:	f44f 6361 	mov.w	r3, #3600	; 0xe10
    b248:	fb03 f100 	mul.w	r1, r3, r0
    b24c:	1a70      	subs	r0, r6, r1
    b24e:	eb65 71e1 	sbc.w	r1, r5, r1, asr #31
    b252:	223c      	movs	r2, #60	; 0x3c
    b254:	2300      	movs	r3, #0
    b256:	f7fd fe4b 	bl	8ef0 <__aeabi_uldivmod>
    b25a:	4605      	mov	r5, r0
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b25c:	4f22      	ldr	r7, [pc, #136]	; (b2e8 <shoot_minute_save_thread+0xd8>)
    b25e:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
    b262:	f01e f99b 	bl	2959c <z_impl_k_uptime_ticks>
    b266:	fba0 4306 	umull	r4, r3, r0, r6
    b26a:	fb06 3101 	mla	r1, r6, r1, r3
    b26e:	0be4      	lsrs	r4, r4, #15
    actual_time = k_uptime_get()/1000;
    b270:	ea44 4041 	orr.w	r0, r4, r1, lsl #17
    b274:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b278:	2300      	movs	r3, #0
    b27a:	0bc9      	lsrs	r1, r1, #15
    b27c:	f7fd fde8 	bl	8e50 <__aeabi_ldivmod>
	h = (actual_time/3600); 
    b280:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    b284:	2300      	movs	r3, #0
    actual_time = k_uptime_get()/1000;
    b286:	4604      	mov	r4, r0
    b288:	468a      	mov	sl, r1
	m = (actual_time -(3600*h))/60;
    b28a:	f44f 6861 	mov.w	r8, #3600	; 0xe10
	h = (actual_time/3600); 
    b28e:	f7fd fe2f 	bl	8ef0 <__aeabi_uldivmod>
	m = (actual_time -(3600*h))/60;
    b292:	fb08 f800 	mul.w	r8, r8, r0
	h = (actual_time/3600); 
    b296:	4681      	mov	r9, r0
	m = (actual_time -(3600*h))/60;
    b298:	ebb4 0008 	subs.w	r0, r4, r8
    b29c:	f04f 023c 	mov.w	r2, #60	; 0x3c
    b2a0:	eb6a 71e8 	sbc.w	r1, sl, r8, asr #31
    b2a4:	2300      	movs	r3, #0
    b2a6:	f7fd fe23 	bl	8ef0 <__aeabi_uldivmod>
   if (m==(last_minute+1)){
    b2aa:	1c6a      	adds	r2, r5, #1
    b2ac:	4282      	cmp	r2, r0
    b2ae:	d1d8      	bne.n	b262 <shoot_minute_save_thread+0x52>
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b2b0:	233c      	movs	r3, #60	; 0x3c
        if (m==59){last_minute=-1;}
    b2b2:	2a3b      	cmp	r2, #59	; 0x3b
    b2b4:	bf14      	ite	ne
    b2b6:	4615      	movne	r5, r2
    b2b8:	f04f 35ff 	moveq.w	r5, #4294967295
	s = (actual_time -(3600*h)-(m*60));
    b2bc:	eba4 0408 	sub.w	r4, r4, r8
		if (h==24){h=0;} // only up to 23:59:59h
    b2c0:	f1b9 0f18 	cmp.w	r9, #24
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b2c4:	fb03 4312 	mls	r3, r3, r2, r4
    b2c8:	bf14      	ite	ne
    b2ca:	4649      	movne	r1, r9
    b2cc:	2100      	moveq	r1, #0
    b2ce:	4638      	mov	r0, r7
    b2d0:	f019 fb47 	bl	24962 <printk>
        feed_circular_buffer();
    b2d4:	f000 fd74 	bl	bdc0 <feed_circular_buffer>
		print_current_position_cb(C_Buffer_Current_Position);
    b2d8:	4b04      	ldr	r3, [pc, #16]	; (b2ec <shoot_minute_save_thread+0xdc>)
    b2da:	6818      	ldr	r0, [r3, #0]
    b2dc:	f000 feaa 	bl	c034 <print_current_position_cb>
		printk(" \n");
    b2e0:	4803      	ldr	r0, [pc, #12]	; (b2f0 <shoot_minute_save_thread+0xe0>)
    b2e2:	f019 fb3e 	bl	24962 <printk>
    b2e6:	e7ba      	b.n	b25e <shoot_minute_save_thread+0x4e>
    b2e8:	0002baad 	.word	0x0002baad
    b2ec:	20020f50 	.word	0x20020f50
    b2f0:	0002c06e 	.word	0x0002c06e

0000b2f4 <uart_cb>:
static void uart_cb(const struct device *dev, struct uart_event *evt, void *user_data){
    b2f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	switch (evt->type) {
    b2f6:	780b      	ldrb	r3, [r1, #0]
    b2f8:	2b05      	cmp	r3, #5
    b2fa:	d829      	bhi.n	b350 <uart_cb+0x5c>
    b2fc:	e8df f003 	tbb	[pc, r3]
    b300:	6b2c9503 	.word	0x6b2c9503
    b304:	4884      	.short	0x4884
		if ((evt->data.tx.len == 0) ||
    b306:	688b      	ldr	r3, [r1, #8]
    b308:	b313      	cbz	r3, b350 <uart_cb+0x5c>
		    (!evt->data.tx.buf)) {
    b30a:	6848      	ldr	r0, [r1, #4]
		if ((evt->data.tx.len == 0) ||
    b30c:	b300      	cbz	r0, b350 <uart_cb+0x5c>
		if (aborted_buf) {
    b30e:	4a51      	ldr	r2, [pc, #324]	; (b454 <uart_cb+0x160>)
    b310:	6813      	ldr	r3, [r2, #0]
    b312:	b1fb      	cbz	r3, b354 <uart_cb+0x60>
			buf = CONTAINER_OF(aborted_buf, struct uart_data_t,
    b314:	1f18      	subs	r0, r3, #4
			aborted_buf = NULL;
    b316:	2300      	movs	r3, #0
    b318:	6013      	str	r3, [r2, #0]
			aborted_len = 0;
    b31a:	4a4f      	ldr	r2, [pc, #316]	; (b458 <uart_cb+0x164>)
    b31c:	6013      	str	r3, [r2, #0]
		k_free(buf);
    b31e:	f01e fa2c 	bl	2977a <k_free>
	return z_impl_k_queue_get(queue, timeout);
    b322:	2200      	movs	r2, #0
    b324:	2300      	movs	r3, #0
    b326:	484d      	ldr	r0, [pc, #308]	; (b45c <uart_cb+0x168>)
    b328:	f014 fd0c 	bl	1fd44 <z_impl_k_queue_get>
		if (!buf) {
    b32c:	b180      	cbz	r0, b350 <uart_cb+0x5c>
		if (uart_tx(uart, buf->data, buf->len, SYS_FOREVER_MS)) {
    b32e:	f8b0 20cc 	ldrh.w	r2, [r0, #204]	; 0xcc
    b332:	1d01      	adds	r1, r0, #4
    b334:	484a      	ldr	r0, [pc, #296]	; (b460 <uart_cb+0x16c>)
    b336:	f019 f941 	bl	245bc <uart_tx.constprop.0>
    b33a:	b148      	cbz	r0, b350 <uart_cb+0x5c>
			LOG_WRN("Failed to send data over UART");
    b33c:	4b49      	ldr	r3, [pc, #292]	; (b464 <uart_cb+0x170>)
    b33e:	2202      	movs	r2, #2
    b340:	9302      	str	r3, [sp, #8]
    b342:	2300      	movs	r3, #0
    b344:	4618      	mov	r0, r3
    b346:	e9cd 3300 	strd	r3, r3, [sp]
    b34a:	4947      	ldr	r1, [pc, #284]	; (b468 <uart_cb+0x174>)
			LOG_WRN("Not able to allocate UART receive buffer");
    b34c:	f019 f91f 	bl	2458e <z_log_msg_runtime_create.constprop.0>
}
    b350:	b004      	add	sp, #16
    b352:	bd10      	pop	{r4, pc}
			buf = CONTAINER_OF(evt->data.tx.buf, struct uart_data_t,
    b354:	3804      	subs	r0, #4
    b356:	e7e2      	b.n	b31e <uart_cb+0x2a>
		buf = CONTAINER_OF(evt->data.rx.buf, struct uart_data_t, data);
    b358:	684a      	ldr	r2, [r1, #4]
		buf->len += evt->data.rx.len;
    b35a:	68cb      	ldr	r3, [r1, #12]
    b35c:	f8b2 00c8 	ldrh.w	r0, [r2, #200]	; 0xc8
    b360:	4403      	add	r3, r0
		if (disable_req) {
    b362:	4842      	ldr	r0, [pc, #264]	; (b46c <uart_cb+0x178>)
		buf->len += evt->data.rx.len;
    b364:	b29b      	uxth	r3, r3
    b366:	f8a2 30c8 	strh.w	r3, [r2, #200]	; 0xc8
		if (disable_req) {
    b36a:	7802      	ldrb	r2, [r0, #0]
    b36c:	2a00      	cmp	r2, #0
    b36e:	d1ef      	bne.n	b350 <uart_cb+0x5c>
		if ((evt->data.rx.buf[buf->len - 1] == '\n') ||
    b370:	684a      	ldr	r2, [r1, #4]
    b372:	4413      	add	r3, r2
    b374:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    b378:	2b0a      	cmp	r3, #10
    b37a:	d001      	beq.n	b380 <uart_cb+0x8c>
    b37c:	2b0d      	cmp	r3, #13
    b37e:	d1e7      	bne.n	b350 <uart_cb+0x5c>
			disable_req = true;
    b380:	2301      	movs	r3, #1
    b382:	7003      	strb	r3, [r0, #0]
			uart_rx_disable(uart);
    b384:	4836      	ldr	r0, [pc, #216]	; (b460 <uart_cb+0x16c>)
}
    b386:	b004      	add	sp, #16
    b388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			uart_rx_disable(uart);
    b38c:	f019 b928 	b.w	245e0 <uart_rx_disable.isra.0>
		disable_req = false;
    b390:	2400      	movs	r4, #0
    b392:	4b36      	ldr	r3, [pc, #216]	; (b46c <uart_cb+0x178>)
		buf = k_malloc(sizeof(*buf));
    b394:	20d0      	movs	r0, #208	; 0xd0
		disable_req = false;
    b396:	701c      	strb	r4, [r3, #0]
		buf = k_malloc(sizeof(*buf));
    b398:	f01e f9f6 	bl	29788 <k_malloc>
    b39c:	4603      	mov	r3, r0
		if (buf) {
    b39e:	b148      	cbz	r0, b3b4 <uart_cb+0xc0>
		uart_rx_enable(uart, buf->data, sizeof(buf->data),
    b3a0:	2232      	movs	r2, #50	; 0x32
			buf->len = 0;
    b3a2:	f8a0 40cc 	strh.w	r4, [r0, #204]	; 0xcc
		uart_rx_enable(uart, buf->data, sizeof(buf->data),
    b3a6:	1d01      	adds	r1, r0, #4
    b3a8:	482d      	ldr	r0, [pc, #180]	; (b460 <uart_cb+0x16c>)
}
    b3aa:	b004      	add	sp, #16
    b3ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		uart_rx_enable(uart, buf->data, sizeof(buf->data),
    b3b0:	f019 b8fc 	b.w	245ac <uart_rx_enable.constprop.0>
			LOG_WRN("Not able to allocate UART receive buffer");
    b3b4:	4a2e      	ldr	r2, [pc, #184]	; (b470 <uart_cb+0x17c>)
    b3b6:	9000      	str	r0, [sp, #0]
    b3b8:	e9cd 0201 	strd	r0, r2, [sp, #4]
    b3bc:	492a      	ldr	r1, [pc, #168]	; (b468 <uart_cb+0x174>)
    b3be:	2202      	movs	r2, #2
    b3c0:	f019 f8e5 	bl	2458e <z_log_msg_runtime_create.constprop.0>
			k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    b3c4:	f240 6267 	movw	r2, #1639	; 0x667
    b3c8:	2300      	movs	r3, #0
    b3ca:	482a      	ldr	r0, [pc, #168]	; (b474 <uart_cb+0x180>)
}
    b3cc:	b004      	add	sp, #16
    b3ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    b3d2:	f015 bac1 	b.w	20958 <k_work_reschedule>
		buf = k_malloc(sizeof(*buf));
    b3d6:	20d0      	movs	r0, #208	; 0xd0
    b3d8:	f01e f9d6 	bl	29788 <k_malloc>
    b3dc:	4603      	mov	r3, r0
		if (buf) {
    b3de:	b160      	cbz	r0, b3fa <uart_cb+0x106>
			buf->len = 0;
    b3e0:	2200      	movs	r2, #0
    b3e2:	f8a0 20cc 	strh.w	r2, [r0, #204]	; 0xcc
    b3e6:	481e      	ldr	r0, [pc, #120]	; (b460 <uart_cb+0x16c>)
    b3e8:	1d19      	adds	r1, r3, #4
    b3ea:	6882      	ldr	r2, [r0, #8]
    b3ec:	6914      	ldr	r4, [r2, #16]
    b3ee:	22c8      	movs	r2, #200	; 0xc8
    b3f0:	4623      	mov	r3, r4
}
    b3f2:	b004      	add	sp, #16
    b3f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    b3f8:	4718      	bx	r3
			LOG_WRN("Not able to allocate UART receive buffer");
    b3fa:	4a1d      	ldr	r2, [pc, #116]	; (b470 <uart_cb+0x17c>)
    b3fc:	491a      	ldr	r1, [pc, #104]	; (b468 <uart_cb+0x174>)
    b3fe:	e9cd 0201 	strd	r0, r2, [sp, #4]
    b402:	9000      	str	r0, [sp, #0]
    b404:	2202      	movs	r2, #2
    b406:	e7a1      	b.n	b34c <uart_cb+0x58>
		buf = CONTAINER_OF(evt->data.rx_buf.buf, struct uart_data_t,
    b408:	684b      	ldr	r3, [r1, #4]
    b40a:	1f19      	subs	r1, r3, #4
		if (buf->len > 0) {
    b40c:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
    b410:	b12b      	cbz	r3, b41e <uart_cb+0x12a>
			k_fifo_put(&fifo_uart_rx_data, buf);
    b412:	4819      	ldr	r0, [pc, #100]	; (b478 <uart_cb+0x184>)
}
    b414:	b004      	add	sp, #16
    b416:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_fifo_put(&fifo_uart_rx_data, buf);
    b41a:	f01e b801 	b.w	29420 <k_queue_append>
			k_free(buf);
    b41e:	4608      	mov	r0, r1
}
    b420:	b004      	add	sp, #16
    b422:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_free(buf);
    b426:	f01e b9a8 	b.w	2977a <k_free>
		if (!aborted_buf) {
    b42a:	4a0a      	ldr	r2, [pc, #40]	; (b454 <uart_cb+0x160>)
    b42c:	6813      	ldr	r3, [r2, #0]
    b42e:	b90b      	cbnz	r3, b434 <uart_cb+0x140>
			aborted_buf = (uint8_t *)evt->data.tx.buf;
    b430:	684b      	ldr	r3, [r1, #4]
    b432:	6013      	str	r3, [r2, #0]
		aborted_len += evt->data.tx.len;
    b434:	4808      	ldr	r0, [pc, #32]	; (b458 <uart_cb+0x164>)
    b436:	688b      	ldr	r3, [r1, #8]
    b438:	6801      	ldr	r1, [r0, #0]
    b43a:	440b      	add	r3, r1
		buf = CONTAINER_OF(aborted_buf, struct uart_data_t,
    b43c:	6811      	ldr	r1, [r2, #0]
		aborted_len += evt->data.tx.len;
    b43e:	6003      	str	r3, [r0, #0]
			buf->len - aborted_len, SYS_FOREVER_MS);
    b440:	f8b1 20c8 	ldrh.w	r2, [r1, #200]	; 0xc8
		uart_tx(uart, &buf->data[aborted_len],
    b444:	4806      	ldr	r0, [pc, #24]	; (b460 <uart_cb+0x16c>)
    b446:	1ad2      	subs	r2, r2, r3
    b448:	4419      	add	r1, r3
}
    b44a:	b004      	add	sp, #16
    b44c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		uart_tx(uart, &buf->data[aborted_len],
    b450:	f019 b8b4 	b.w	245bc <uart_tx.constprop.0>
    b454:	20009dcc 	.word	0x20009dcc
    b458:	20009dc8 	.word	0x20009dc8
    b45c:	20008bb0 	.word	0x20008bb0
    b460:	0002a1a8 	.word	0x0002a1a8
    b464:	0002badd 	.word	0x0002badd
    b468:	0002a7c8 	.word	0x0002a7c8
    b46c:	200215a7 	.word	0x200215a7
    b470:	0002bafb 	.word	0x0002bafb
    b474:	200091e0 	.word	0x200091e0
    b478:	20008b94 	.word	0x20008b94

0000b47c <button_pressed_4>:
void button_pressed_4(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b47c:	b508      	push	{r3, lr}
	z_impl_k_sem_give(sem);
    b47e:	4805      	ldr	r0, [pc, #20]	; (b494 <button_pressed_4+0x18>)
    b480:	f014 fcca 	bl	1fe18 <z_impl_k_sem_give>
    b484:	f01d f843 	bl	2850e <sys_clock_cycle_get_32>
}
    b488:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b48c:	4601      	mov	r1, r0
	printk("Button pressed 4 at %" PRIu32 "\n", k_cycle_get_32());
    b48e:	4802      	ldr	r0, [pc, #8]	; (b498 <button_pressed_4+0x1c>)
    b490:	f019 ba67 	b.w	24962 <printk>
    b494:	20008b00 	.word	0x20008b00
    b498:	0002bb24 	.word	0x0002bb24

0000b49c <button_pressed_3>:
void button_pressed_3(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b49c:	b508      	push	{r3, lr}
    b49e:	4805      	ldr	r0, [pc, #20]	; (b4b4 <button_pressed_3+0x18>)
    b4a0:	f014 fcba 	bl	1fe18 <z_impl_k_sem_give>
    b4a4:	f01d f833 	bl	2850e <sys_clock_cycle_get_32>
}
    b4a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b4ac:	4601      	mov	r1, r0
	printk("Button pressed 3 at %" PRIu32 "\n", k_cycle_get_32());
    b4ae:	4802      	ldr	r0, [pc, #8]	; (b4b8 <button_pressed_3+0x1c>)
    b4b0:	f019 ba57 	b.w	24962 <printk>
    b4b4:	20008ae8 	.word	0x20008ae8
    b4b8:	0002bb3c 	.word	0x0002bb3c

0000b4bc <button_pressed_2>:
void button_pressed_2(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b4bc:	b508      	push	{r3, lr}
    b4be:	4807      	ldr	r0, [pc, #28]	; (b4dc <button_pressed_2+0x20>)
    b4c0:	f014 fcaa 	bl	1fe18 <z_impl_k_sem_give>
	gpio_pin_set_dt(LED3, ON);
    b4c4:	2101      	movs	r1, #1
    b4c6:	4806      	ldr	r0, [pc, #24]	; (b4e0 <button_pressed_2+0x24>)
    b4c8:	f7ff fca0 	bl	ae0c <gpio_pin_set_dt.isra.0>
    b4cc:	f01d f81f 	bl	2850e <sys_clock_cycle_get_32>
}
    b4d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b4d4:	4601      	mov	r1, r0
	printk("Button pressed 2 at %" PRIu32 "\n", k_cycle_get_32());
    b4d6:	4803      	ldr	r0, [pc, #12]	; (b4e4 <button_pressed_2+0x28>)
    b4d8:	f019 ba43 	b.w	24962 <printk>
    b4dc:	20008b30 	.word	0x20008b30
    b4e0:	0002aa60 	.word	0x0002aa60
    b4e4:	0002bb54 	.word	0x0002bb54

0000b4e8 <gnss_write_thread>:
	}
}

void gnss_write_thread(void)
{
    b4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	/* Don't go any further until BLE is initialized */
	//k_sem_take(&ble_init_ok, K_FOREVER);
    uint32_t i=0,j=1,k=0;;

	struct uart_data_t *buf2a;
	buf2a = k_malloc(sizeof(*buf2a));
    b4ec:	20d0      	movs	r0, #208	; 0xd0
    b4ee:	f01e f94b 	bl	29788 <k_malloc>
    uint32_t i=0,j=1,k=0;;
    b4f2:	2501      	movs	r5, #1
	return z_impl_k_queue_get(queue, timeout);
    b4f4:	4f16      	ldr	r7, [pc, #88]	; (b550 <gnss_write_thread+0x68>)
		k_fifo_init(&fifo_uart2_rx_data);
    
        k=(buf2a->len-1);

        i=0;
		printf("k:%d UART2:",k);
    b4f6:	f8df 905c 	ldr.w	r9, [pc, #92]	; b554 <gnss_write_thread+0x6c>
        while (i< (buf2a->len-1)){
         printf("%X ",buf2a->data[i]);
    b4fa:	f8df 805c 	ldr.w	r8, [pc, #92]	; b558 <gnss_write_thread+0x70>
    b4fe:	f04f 32ff 	mov.w	r2, #4294967295
    b502:	f04f 33ff 	mov.w	r3, #4294967295
    b506:	4638      	mov	r0, r7
    b508:	f014 fc1c 	bl	1fd44 <z_impl_k_queue_get>
    b50c:	4604      	mov	r4, r0
	z_impl_k_queue_init(queue);
    b50e:	4638      	mov	r0, r7
    b510:	f01d ff79 	bl	29406 <z_impl_k_queue_init>
        k=(buf2a->len-1);
    b514:	f8b4 10cc 	ldrh.w	r1, [r4, #204]	; 0xcc
		printf("k:%d UART2:",k);
    b518:	4648      	mov	r0, r9
        while (i< (buf2a->len-1)){
    b51a:	f06f 0a02 	mvn.w	sl, #2
		printf("k:%d UART2:",k);
    b51e:	3901      	subs	r1, #1
    b520:	f018 f900 	bl	23724 <iprintf>
        while (i< (buf2a->len-1)){
    b524:	1ce6      	adds	r6, r4, #3
    b526:	ebaa 0a04 	sub.w	sl, sl, r4
    b52a:	f8b4 30cc 	ldrh.w	r3, [r4, #204]	; 0xcc
    b52e:	eb0a 0206 	add.w	r2, sl, r6
    b532:	3b01      	subs	r3, #1
    b534:	4293      	cmp	r3, r2
    b536:	d805      	bhi.n	b544 <gnss_write_thread+0x5c>
		 i++;
		}
		
     
		printf("j:%d\n",j);
    b538:	4629      	mov	r1, r5
    b53a:	4808      	ldr	r0, [pc, #32]	; (b55c <gnss_write_thread+0x74>)
    b53c:	f018 f8f2 	bl	23724 <iprintf>
        j++;
    b540:	3501      	adds	r5, #1
	    buf2a = k_fifo_get(&fifo_uart2_rx_data,K_FOREVER);
    b542:	e7dc      	b.n	b4fe <gnss_write_thread+0x16>
         printf("%X ",buf2a->data[i]);
    b544:	4640      	mov	r0, r8
    b546:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    b54a:	f018 f8eb 	bl	23724 <iprintf>
		 i++;
    b54e:	e7ec      	b.n	b52a <gnss_write_thread+0x42>
    b550:	20008b78 	.word	0x20008b78
    b554:	0002bb6c 	.word	0x0002bb6c
    b558:	0002bb78 	.word	0x0002bb78
    b55c:	0002bb7c 	.word	0x0002bb7c

0000b560 <ble_write_thread>:
{
    b560:	b570      	push	{r4, r5, r6, lr}
	k_sem_take(&ble_init_ok, K_FOREVER);
    b562:	f04f 32ff 	mov.w	r2, #4294967295
    b566:	f04f 33ff 	mov.w	r3, #4294967295
    b56a:	480d      	ldr	r0, [pc, #52]	; (b5a0 <ble_write_thread+0x40>)
    b56c:	f019 f82e 	bl	245cc <k_sem_take.constprop.0.isra.0>
	return z_impl_k_queue_get(queue, timeout);
    b570:	4d0c      	ldr	r5, [pc, #48]	; (b5a4 <ble_write_thread+0x44>)
			printk("Falha aqui- Failed to send data over BLE connection");
    b572:	4e0d      	ldr	r6, [pc, #52]	; (b5a8 <ble_write_thread+0x48>)
    b574:	f04f 32ff 	mov.w	r2, #4294967295
    b578:	f04f 33ff 	mov.w	r3, #4294967295
    b57c:	4628      	mov	r0, r5
    b57e:	f014 fbe1 	bl	1fd44 <z_impl_k_queue_get>
    b582:	4604      	mov	r4, r0
		if (bt_nus_send(NULL, buf->data, buf->len)) {
    b584:	f8b0 20cc 	ldrh.w	r2, [r0, #204]	; 0xcc
    b588:	1d01      	adds	r1, r0, #4
    b58a:	2000      	movs	r0, #0
    b58c:	f004 fbb2 	bl	fcf4 <bt_nus_send>
    b590:	b110      	cbz	r0, b598 <ble_write_thread+0x38>
			printk("Falha aqui- Failed to send data over BLE connection");
    b592:	4630      	mov	r0, r6
    b594:	f019 f9e5 	bl	24962 <printk>
		k_free(buf);
    b598:	4620      	mov	r0, r4
    b59a:	f01e f8ee 	bl	2977a <k_free>
	for (;;) {
    b59e:	e7e9      	b.n	b574 <ble_write_thread+0x14>
    b5a0:	20008ad0 	.word	0x20008ad0
    b5a4:	20008b94 	.word	0x20008b94
    b5a8:	0002bb82 	.word	0x0002bb82

0000b5ac <flash_init>:
void flash_init(void) {
    b5ac:	b570      	push	{r4, r5, r6, lr}
	fs.flash_device = NVS_PARTITION_DEVICE;
    b5ae:	4833      	ldr	r0, [pc, #204]	; (b67c <flash_init+0xd0>)
    b5b0:	4c33      	ldr	r4, [pc, #204]	; (b680 <flash_init+0xd4>)
    b5b2:	62a0      	str	r0, [r4, #40]	; 0x28
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    b5b4:	f01d febb 	bl	2932e <z_device_is_ready>
	if (!device_is_ready(fs.flash_device)) {
    b5b8:	b930      	cbnz	r0, b5c8 <flash_init+0x1c>
		printk("Flash device %s is not ready\n", fs.flash_device->name);
    b5ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    b5bc:	4831      	ldr	r0, [pc, #196]	; (b684 <flash_init+0xd8>)
    b5be:	6819      	ldr	r1, [r3, #0]
}
    b5c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printk("Flash device %s is not ready\n", fs.flash_device->name);
    b5c4:	f019 b9cd 	b.w	24962 <printk>
	fs.offset = NVS_PARTITION_OFFSET;
    b5c8:	2100      	movs	r1, #0
	rc = flash_get_page_info_by_offs(fs.flash_device, fs.offset, &info);
    b5ca:	6aa0      	ldr	r0, [r4, #40]	; 0x28
	fs.offset = NVS_PARTITION_OFFSET;
    b5cc:	6021      	str	r1, [r4, #0]
		union { uintptr_t x; struct flash_pages_info * val; } parm2 = { .val = info };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_FLASH_GET_PAGE_INFO_BY_OFFS);
	}
#endif
	compiler_barrier();
	return z_impl_flash_get_page_info_by_offs(dev, offset, info);
    b5ce:	4d2e      	ldr	r5, [pc, #184]	; (b688 <flash_init+0xdc>)
    b5d0:	462a      	mov	r2, r5
    b5d2:	f01c fd4a 	bl	2806a <z_impl_flash_get_page_info_by_offs>
	if (rc) {
    b5d6:	b120      	cbz	r0, b5e2 <flash_init+0x36>
		printk("Unable to get page info\n");
    b5d8:	482c      	ldr	r0, [pc, #176]	; (b68c <flash_init+0xe0>)
}
    b5da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printk("Flash Init failed\n");
    b5de:	f019 b9c0 	b.w	24962 <printk>
	fs.sector_size = info.size;
    b5e2:	686b      	ldr	r3, [r5, #4]
	rc = nvs_mount(&fs);
    b5e4:	4620      	mov	r0, r4
	fs.sector_size = info.size;
    b5e6:	81a3      	strh	r3, [r4, #12]
	fs.sector_count = 2048U; //NUMBER OF SECTORS total 0X800000 BYTES
    b5e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
    b5ec:	81e3      	strh	r3, [r4, #14]
	rc = nvs_mount(&fs);
    b5ee:	f003 fad3 	bl	eb98 <nvs_mount>
	if (rc) {
    b5f2:	b108      	cbz	r0, b5f8 <flash_init+0x4c>
		printk("Flash Init failed\n");
    b5f4:	4826      	ldr	r0, [pc, #152]	; (b690 <flash_init+0xe4>)
    b5f6:	e7f0      	b.n	b5da <flash_init+0x2e>
	rc = nvs_read(&fs, BOOT_POSITION, &button2_counter, sizeof(button2_counter));
    b5f8:	4d26      	ldr	r5, [pc, #152]	; (b694 <flash_init+0xe8>)
    b5fa:	2304      	movs	r3, #4
    b5fc:	462a      	mov	r2, r5
    b5fe:	2101      	movs	r1, #1
    b600:	4620      	mov	r0, r4
    b602:	f019 fd9d 	bl	25140 <nvs_read>
	if (rc > 0) { /* item was found, show it */
    b606:	2800      	cmp	r0, #0
    b608:	dd21      	ble.n	b64e <flash_init+0xa2>
		printk("Id: %d, button2_counter: %d\n",
    b60a:	2101      	movs	r1, #1
    b60c:	682a      	ldr	r2, [r5, #0]
    b60e:	4822      	ldr	r0, [pc, #136]	; (b698 <flash_init+0xec>)
    b610:	f019 f9a7 	bl	24962 <printk>
	rc = nvs_read(&fs, LOG_POSITION, &C_Buffer_Current_Position, sizeof(C_Buffer_Current_Position));
    b614:	4c21      	ldr	r4, [pc, #132]	; (b69c <flash_init+0xf0>)
    b616:	2304      	movs	r3, #4
    b618:	4622      	mov	r2, r4
    b61a:	2102      	movs	r1, #2
    b61c:	4818      	ldr	r0, [pc, #96]	; (b680 <flash_init+0xd4>)
    b61e:	f019 fd8f 	bl	25140 <nvs_read>
	if (rc > 0) { /* item was found, show it */
    b622:	2800      	cmp	r0, #0
    b624:	dd1e      	ble.n	b664 <flash_init+0xb8>
		printk("Id: %d, Current Position: %d\n",
    b626:	6822      	ldr	r2, [r4, #0]
    b628:	2102      	movs	r1, #2
    b62a:	481d      	ldr	r0, [pc, #116]	; (b6a0 <flash_init+0xf4>)
    b62c:	f019 f999 	bl	24962 <printk>
			if (C_Buffer_Free_Position < CIRCULAR_BUFFER_ELEMENTS) C_Buffer_Free_Position=C_Buffer_Current_Position+1;
    b630:	4b1c      	ldr	r3, [pc, #112]	; (b6a4 <flash_init+0xf8>)
    b632:	681a      	ldr	r2, [r3, #0]
    b634:	f5b2 6fb4 	cmp.w	r2, #1440	; 0x5a0
    b638:	bf3e      	ittt	cc
    b63a:	6822      	ldrcc	r2, [r4, #0]
    b63c:	3201      	addcc	r2, #1
    b63e:	601a      	strcc	r2, [r3, #0]
			if (C_Buffer_Free_Position == CIRCULAR_BUFFER_ELEMENTS) C_Buffer_Free_Position=0;
    b640:	681a      	ldr	r2, [r3, #0]
    b642:	f5b2 6fb4 	cmp.w	r2, #1440	; 0x5a0
    b646:	d101      	bne.n	b64c <flash_init+0xa0>
    b648:	2200      	movs	r2, #0
    b64a:	601a      	str	r2, [r3, #0]
}
    b64c:	bd70      	pop	{r4, r5, r6, pc}
		printk("No Reboot counter found, adding it at id %d\n",
    b64e:	2101      	movs	r1, #1
    b650:	4815      	ldr	r0, [pc, #84]	; (b6a8 <flash_init+0xfc>)
    b652:	f019 f986 	bl	24962 <printk>
		(void)nvs_write(&fs, BOOT_POSITION, &button2_counter,
    b656:	2304      	movs	r3, #4
    b658:	462a      	mov	r2, r5
    b65a:	2101      	movs	r1, #1
    b65c:	4620      	mov	r0, r4
    b65e:	f003 fc6d 	bl	ef3c <nvs_write>
    b662:	e7d7      	b.n	b614 <flash_init+0x68>
		printk("Current Position counter found, adding it at id %d\n",
    b664:	2102      	movs	r1, #2
    b666:	4811      	ldr	r0, [pc, #68]	; (b6ac <flash_init+0x100>)
    b668:	f019 f97b 	bl	24962 <printk>
		(void)nvs_write(&fs, LOG_POSITION, &C_Buffer_Current_Position,sizeof(C_Buffer_Current_Position));
    b66c:	4622      	mov	r2, r4
}
    b66e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		(void)nvs_write(&fs, LOG_POSITION, &C_Buffer_Current_Position,sizeof(C_Buffer_Current_Position));
    b672:	2304      	movs	r3, #4
    b674:	2102      	movs	r1, #2
    b676:	4802      	ldr	r0, [pc, #8]	; (b680 <flash_init+0xd4>)
    b678:	f003 bc60 	b.w	ef3c <nvs_write>
    b67c:	0002a238 	.word	0x0002a238
    b680:	20009de8 	.word	0x20009de8
    b684:	0002bbb6 	.word	0x0002bbb6
    b688:	20009ddc 	.word	0x20009ddc
    b68c:	0002bbd4 	.word	0x0002bbd4
    b690:	0002bbed 	.word	0x0002bbed
    b694:	20009dd8 	.word	0x20009dd8
    b698:	0002bc00 	.word	0x0002bc00
    b69c:	20020f50 	.word	0x20020f50
    b6a0:	0002bc4a 	.word	0x0002bc4a
    b6a4:	20020f54 	.word	0x20020f54
    b6a8:	0002bc1d 	.word	0x0002bc1d
    b6ac:	0002bc68 	.word	0x0002bc68

0000b6b0 <send_bluetooth>:
{
    b6b0:	b084      	sub	sp, #16
    b6b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b6b6:	ac06      	add	r4, sp, #24
    b6b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b6bc:	203d      	movs	r0, #61	; 0x3d
    uint32_t comprimento=buf.len;
    b6be:	f8bd 67f0 	ldrh.w	r6, [sp, #2032]	; 0x7f0
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b6c2:	f01e f861 	bl	29788 <k_malloc>
    int k=0;
    b6c6:	2400      	movs	r4, #0
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b6c8:	4605      	mov	r5, r0
		    	printk("FALHA - ATIVE A RECEPCAO BLUETOOTH ");
    b6ca:	f8df 8054 	ldr.w	r8, [pc, #84]	; b720 <send_bluetooth+0x70>
    while(k<comprimento-1){
    b6ce:	1e77      	subs	r7, r6, #1
    b6d0:	42a7      	cmp	r7, r4
    b6d2:	d91d      	bls.n	b710 <send_bluetooth+0x60>
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b6d4:	42b4      	cmp	r4, r6
    b6d6:	d301      	bcc.n	b6dc <send_bluetooth+0x2c>
    b6d8:	2200      	movs	r2, #0
    b6da:	e00f      	b.n	b6fc <send_bluetooth+0x4c>
    b6dc:	2200      	movs	r2, #0
    b6de:	1e6b      	subs	r3, r5, #1
       data[small_pkt]=buf.data[k];
    b6e0:	f104 0118 	add.w	r1, r4, #24
    b6e4:	4469      	add	r1, sp
       small_pkt++;
    b6e6:	3201      	adds	r2, #1
	   *(packet_data+small_pkt) = buf.data[k];
    b6e8:	7909      	ldrb	r1, [r1, #4]
       small_pkt++;
    b6ea:	b292      	uxth	r2, r2
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b6ec:	2a3d      	cmp	r2, #61	; 0x3d
	   *(packet_data+small_pkt) = buf.data[k];
    b6ee:	f803 1f01 	strb.w	r1, [r3, #1]!
       k++;
    b6f2:	f104 0401 	add.w	r4, r4, #1
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b6f6:	d001      	beq.n	b6fc <send_bluetooth+0x4c>
    b6f8:	42a6      	cmp	r6, r4
    b6fa:	d8f1      	bhi.n	b6e0 <send_bluetooth+0x30>
           if (bt_nus_send(NULL, packet_data ,small_pkt)) {
    b6fc:	4629      	mov	r1, r5
    b6fe:	2000      	movs	r0, #0
    b700:	f004 faf8 	bl	fcf4 <bt_nus_send>
    b704:	2800      	cmp	r0, #0
    b706:	d0e3      	beq.n	b6d0 <send_bluetooth+0x20>
		    	printk("FALHA - ATIVE A RECEPCAO BLUETOOTH ");
    b708:	4640      	mov	r0, r8
    b70a:	f019 f92a 	bl	24962 <printk>
    b70e:	e7df      	b.n	b6d0 <send_bluetooth+0x20>
     k_free(packet_data);
    b710:	4628      	mov	r0, r5
    b712:	f01e f832 	bl	2977a <k_free>
}
    b716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    b71a:	2000      	movs	r0, #0
    b71c:	b004      	add	sp, #16
    b71e:	4770      	bx	lr
    b720:	0002bc9c 	.word	0x0002bc9c

0000b724 <send_protobuf_thread>:
void send_protobuf_thread(void){
    b724:	b510      	push	{r4, lr}
		    k_sem_take(&send_proto,K_FOREVER);
    b726:	4c05      	ldr	r4, [pc, #20]	; (b73c <send_protobuf_thread+0x18>)
    b728:	f04f 32ff 	mov.w	r2, #4294967295
    b72c:	f04f 33ff 	mov.w	r3, #4294967295
    b730:	4620      	mov	r0, r4
    b732:	f018 ff4b 	bl	245cc <k_sem_take.constprop.0.isra.0>
		    send_protobuf();
    b736:	f018 ff56 	bl	245e6 <send_protobuf>
   while(1){
    b73a:	e7f5      	b.n	b728 <send_protobuf_thread+0x4>
    b73c:	20008b60 	.word	0x20008b60

0000b740 <configure_all_buttons>:
void configure_all_buttons(void){
    b740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 gpio_pin_configure_dt(BUTTON1_ADR, GPIO_INPUT);
    b742:	4c30      	ldr	r4, [pc, #192]	; (b804 <configure_all_buttons+0xc4>)
    b744:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b748:	4620      	mov	r0, r4
    b74a:	f7ff fc11 	bl	af70 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON1_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b74e:	4620      	mov	r0, r4
    b750:	f7ff f9c4 	bl	aadc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
    b754:	492c      	ldr	r1, [pc, #176]	; (b808 <configure_all_buttons+0xc8>)
    b756:	4b2d      	ldr	r3, [pc, #180]	; (b80c <configure_all_buttons+0xcc>)
 gpio_add_callback(BUTTON1.port, BUTTON1_CB);
    b758:	4c2d      	ldr	r4, [pc, #180]	; (b810 <configure_all_buttons+0xd0>)
    b75a:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b75c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    b760:	4620      	mov	r0, r4
    b762:	608b      	str	r3, [r1, #8]
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b764:	4d2b      	ldr	r5, [pc, #172]	; (b814 <configure_all_buttons+0xd4>)
 gpio_add_callback(BUTTON1.port, BUTTON1_CB);
    b766:	f018 ff33 	bl	245d0 <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b76a:	6826      	ldr	r6, [r4, #0]
 gpio_pin_configure_dt(BUTTON2_ADR, GPIO_INPUT);
    b76c:	4f2a      	ldr	r7, [pc, #168]	; (b818 <configure_all_buttons+0xd8>)
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b76e:	2217      	movs	r2, #23
    b770:	4631      	mov	r1, r6
    b772:	4628      	mov	r0, r5
    b774:	f019 f8f5 	bl	24962 <printk>
 gpio_pin_configure_dt(BUTTON2_ADR, GPIO_INPUT);
    b778:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b77c:	4638      	mov	r0, r7
    b77e:	f7ff fbf7 	bl	af70 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON2_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b782:	4638      	mov	r0, r7
    b784:	f7ff f9aa 	bl	aadc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b788:	4924      	ldr	r1, [pc, #144]	; (b81c <configure_all_buttons+0xdc>)
    b78a:	4b25      	ldr	r3, [pc, #148]	; (b820 <configure_all_buttons+0xe0>)
 gpio_add_callback(BUTTON2.port, BUTTON2_CB);
    b78c:	4620      	mov	r0, r4
    b78e:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b790:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 gpio_pin_configure_dt(BUTTON3_ADR, GPIO_INPUT);
    b794:	4f23      	ldr	r7, [pc, #140]	; (b824 <configure_all_buttons+0xe4>)
    b796:	608b      	str	r3, [r1, #8]
 gpio_add_callback(BUTTON2.port, BUTTON2_CB);
    b798:	f018 ff1a 	bl	245d0 <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON2.port->name, BUTTON2.pin);
    b79c:	2218      	movs	r2, #24
    b79e:	4631      	mov	r1, r6
    b7a0:	4628      	mov	r0, r5
    b7a2:	f019 f8de 	bl	24962 <printk>
 gpio_pin_configure_dt(BUTTON3_ADR, GPIO_INPUT);
    b7a6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b7aa:	4638      	mov	r0, r7
    b7ac:	f7ff fbe0 	bl	af70 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON3_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b7b0:	4638      	mov	r0, r7
    b7b2:	f7ff f993 	bl	aadc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b7b6:	491c      	ldr	r1, [pc, #112]	; (b828 <configure_all_buttons+0xe8>)
    b7b8:	4b1c      	ldr	r3, [pc, #112]	; (b82c <configure_all_buttons+0xec>)
 gpio_add_callback(BUTTON3.port, BUTTON3_CB);
    b7ba:	4620      	mov	r0, r4
    b7bc:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b7be:	f44f 7380 	mov.w	r3, #256	; 0x100
 gpio_pin_configure_dt(BUTTON4_ADR, GPIO_INPUT);
    b7c2:	4f1b      	ldr	r7, [pc, #108]	; (b830 <configure_all_buttons+0xf0>)
    b7c4:	608b      	str	r3, [r1, #8]
 gpio_add_callback(BUTTON3.port, BUTTON3_CB);
    b7c6:	f018 ff03 	bl	245d0 <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON3.port->name, BUTTON3.pin);
    b7ca:	2208      	movs	r2, #8
    b7cc:	4631      	mov	r1, r6
    b7ce:	4628      	mov	r0, r5
    b7d0:	f019 f8c7 	bl	24962 <printk>
 gpio_pin_configure_dt(BUTTON4_ADR, GPIO_INPUT);
    b7d4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b7d8:	4638      	mov	r0, r7
    b7da:	f7ff fbc9 	bl	af70 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON4_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b7de:	4638      	mov	r0, r7
    b7e0:	f7ff f97c 	bl	aadc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b7e4:	4913      	ldr	r1, [pc, #76]	; (b834 <configure_all_buttons+0xf4>)
    b7e6:	4b14      	ldr	r3, [pc, #80]	; (b838 <configure_all_buttons+0xf8>)
 gpio_add_callback(BUTTON4.port, BUTTON4_CB);
    b7e8:	4620      	mov	r0, r4
    b7ea:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b7ec:	f44f 7300 	mov.w	r3, #512	; 0x200
    b7f0:	608b      	str	r3, [r1, #8]
    b7f2:	f018 feed 	bl	245d0 <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON4.port->name, BUTTON4.pin);
    b7f6:	4631      	mov	r1, r6
    b7f8:	4628      	mov	r0, r5
}
    b7fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 printk("Set up button at %s pin %d\n", BUTTON4.port->name, BUTTON4.pin);
    b7fe:	2209      	movs	r2, #9
    b800:	f019 b8af 	b.w	24962 <printk>
    b804:	0002aaa8 	.word	0x0002aaa8
    b808:	20009e78 	.word	0x20009e78
    b80c:	0000ae71 	.word	0x0000ae71
    b810:	0002a148 	.word	0x0002a148
    b814:	0002bcc0 	.word	0x0002bcc0
    b818:	0002aaa0 	.word	0x0002aaa0
    b81c:	20009e6c 	.word	0x20009e6c
    b820:	0000b4bd 	.word	0x0000b4bd
    b824:	0002aa98 	.word	0x0002aa98
    b828:	20009e60 	.word	0x20009e60
    b82c:	0000b49d 	.word	0x0000b49d
    b830:	0002aa90 	.word	0x0002aa90
    b834:	20009e54 	.word	0x20009e54
    b838:	0000b47d 	.word	0x0000b47d

0000b83c <configure_digital_inputs>:
void configure_digital_inputs(void){
    b83c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 gpio_pin_configure_dt(DIG_0_ADR, GPIO_INPUT );
    b83e:	4c2e      	ldr	r4, [pc, #184]	; (b8f8 <configure_digital_inputs+0xbc>)
    b840:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b844:	4620      	mov	r0, r4
    b846:	f7ff fb93 	bl	af70 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 4 Value:%d \n",gpio_pin_get_dt(DIG_0_ADR));
    b84a:	4620      	mov	r0, r4
    b84c:	f7ff f840 	bl	a8d0 <gpio_pin_get_dt>
    b850:	4601      	mov	r1, r0
    b852:	482a      	ldr	r0, [pc, #168]	; (b8fc <configure_digital_inputs+0xc0>)
    b854:	f019 f885 	bl	24962 <printk>
 gpio_pin_interrupt_configure_dt(DIG_0_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b858:	4620      	mov	r0, r4
    b85a:	f7ff f93f 	bl	aadc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b85e:	4928      	ldr	r1, [pc, #160]	; (b900 <configure_digital_inputs+0xc4>)
    b860:	4b28      	ldr	r3, [pc, #160]	; (b904 <configure_digital_inputs+0xc8>)
 gpio_add_callback(DIG_0.port, DIG_0_CB);
    b862:	4c29      	ldr	r4, [pc, #164]	; (b908 <configure_digital_inputs+0xcc>)
    b864:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b866:	2310      	movs	r3, #16
    b868:	4620      	mov	r0, r4
    b86a:	608b      	str	r3, [r1, #8]
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b86c:	4d27      	ldr	r5, [pc, #156]	; (b90c <configure_digital_inputs+0xd0>)
 gpio_add_callback(DIG_0.port, DIG_0_CB);
    b86e:	f018 feaf 	bl	245d0 <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b872:	6826      	ldr	r6, [r4, #0]
 gpio_pin_configure_dt(DIG_1_ADR, GPIO_INPUT);
    b874:	4f26      	ldr	r7, [pc, #152]	; (b910 <configure_digital_inputs+0xd4>)
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b876:	2204      	movs	r2, #4
    b878:	4631      	mov	r1, r6
    b87a:	4628      	mov	r0, r5
    b87c:	f019 f871 	bl	24962 <printk>
 gpio_pin_configure_dt(DIG_1_ADR, GPIO_INPUT);
    b880:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b884:	4638      	mov	r0, r7
    b886:	f7ff fb73 	bl	af70 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 5 Value:%d \n",gpio_pin_get_dt(DIG_1_ADR));
    b88a:	4638      	mov	r0, r7
    b88c:	f7ff f820 	bl	a8d0 <gpio_pin_get_dt>
    b890:	4601      	mov	r1, r0
    b892:	4820      	ldr	r0, [pc, #128]	; (b914 <configure_digital_inputs+0xd8>)
    b894:	f019 f865 	bl	24962 <printk>
 gpio_pin_interrupt_configure_dt(DIG_1_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b898:	4638      	mov	r0, r7
    b89a:	f7ff f91f 	bl	aadc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b89e:	491e      	ldr	r1, [pc, #120]	; (b918 <configure_digital_inputs+0xdc>)
    b8a0:	4b1e      	ldr	r3, [pc, #120]	; (b91c <configure_digital_inputs+0xe0>)
 gpio_pin_configure_dt(DIG_2_ADR, GPIO_INPUT);
    b8a2:	4f1f      	ldr	r7, [pc, #124]	; (b920 <configure_digital_inputs+0xe4>)
    b8a4:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b8a6:	2320      	movs	r3, #32
 gpio_add_callback(DIG_1.port, DIG_1_CB);
    b8a8:	4620      	mov	r0, r4
    b8aa:	608b      	str	r3, [r1, #8]
    b8ac:	f018 fe90 	bl	245d0 <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_1.port->name, DIG_1.pin);
    b8b0:	2205      	movs	r2, #5
    b8b2:	4631      	mov	r1, r6
    b8b4:	4628      	mov	r0, r5
    b8b6:	f019 f854 	bl	24962 <printk>
 gpio_pin_configure_dt(DIG_2_ADR, GPIO_INPUT);
    b8ba:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b8be:	4638      	mov	r0, r7
    b8c0:	f7ff fb56 	bl	af70 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 6 Value:%d \n",gpio_pin_get_dt(DIG_2_ADR));
    b8c4:	4638      	mov	r0, r7
    b8c6:	f7ff f803 	bl	a8d0 <gpio_pin_get_dt>
    b8ca:	4601      	mov	r1, r0
    b8cc:	4815      	ldr	r0, [pc, #84]	; (b924 <configure_digital_inputs+0xe8>)
    b8ce:	f019 f848 	bl	24962 <printk>
 gpio_pin_interrupt_configure_dt(DIG_2_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b8d2:	4638      	mov	r0, r7
    b8d4:	f7ff f902 	bl	aadc <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b8d8:	4913      	ldr	r1, [pc, #76]	; (b928 <configure_digital_inputs+0xec>)
    b8da:	4b14      	ldr	r3, [pc, #80]	; (b92c <configure_digital_inputs+0xf0>)
 gpio_add_callback(DIG_2.port, DIG_2_CB);
    b8dc:	4620      	mov	r0, r4
    b8de:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b8e0:	2340      	movs	r3, #64	; 0x40
    b8e2:	608b      	str	r3, [r1, #8]
    b8e4:	f018 fe74 	bl	245d0 <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_2.port->name, DIG_2.pin);
    b8e8:	4631      	mov	r1, r6
    b8ea:	4628      	mov	r0, r5
}
    b8ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 printk("Set up Digital Input at %s pin %d\n", DIG_2.port->name, DIG_2.pin);
    b8f0:	2206      	movs	r2, #6
    b8f2:	f019 b836 	b.w	24962 <printk>
    b8f6:	bf00      	nop
    b8f8:	0002aa88 	.word	0x0002aa88
    b8fc:	0002bcdc 	.word	0x0002bcdc
    b900:	20009e48 	.word	0x20009e48
    b904:	0000a931 	.word	0x0000a931
    b908:	0002a130 	.word	0x0002a130
    b90c:	0002bcf4 	.word	0x0002bcf4
    b910:	0002aa80 	.word	0x0002aa80
    b914:	0002bd17 	.word	0x0002bd17
    b918:	20009e3c 	.word	0x20009e3c
    b91c:	0000a955 	.word	0x0000a955
    b920:	0002aa78 	.word	0x0002aa78
    b924:	0002bd2f 	.word	0x0002bd2f
    b928:	20009e30 	.word	0x20009e30
    b92c:	0000a979 	.word	0x0000a979

0000b930 <configure_led>:
void configure_led(void){
    b930:	b508      	push	{r3, lr}
 gpio_pin_configure_dt(LED1, GPIO_OUTPUT);
    b932:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b936:	480a      	ldr	r0, [pc, #40]	; (b960 <configure_led+0x30>)
    b938:	f7ff fb1a 	bl	af70 <gpio_pin_configure_dt.isra.0>
 gpio_pin_configure_dt(LED2, GPIO_OUTPUT);
    b93c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b940:	4808      	ldr	r0, [pc, #32]	; (b964 <configure_led+0x34>)
    b942:	f7ff fb15 	bl	af70 <gpio_pin_configure_dt.isra.0>
 gpio_pin_configure_dt(LED3, GPIO_OUTPUT);
    b946:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b94a:	4807      	ldr	r0, [pc, #28]	; (b968 <configure_led+0x38>)
    b94c:	f7ff fb10 	bl	af70 <gpio_pin_configure_dt.isra.0>
}
    b950:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 gpio_pin_configure_dt(LED4, GPIO_OUTPUT);
    b954:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b958:	4804      	ldr	r0, [pc, #16]	; (b96c <configure_led+0x3c>)
    b95a:	f7ff bb09 	b.w	af70 <gpio_pin_configure_dt.isra.0>
    b95e:	bf00      	nop
    b960:	0002aa70 	.word	0x0002aa70
    b964:	0002aa68 	.word	0x0002aa68
    b968:	0002aa60 	.word	0x0002aa60
    b96c:	0002aa58 	.word	0x0002aa58

0000b970 <turn_off_all_leds>:
void turn_off_all_leds(void){
    b970:	b508      	push	{r3, lr}
       gpio_pin_set_dt(LED1, OFF);
    b972:	2100      	movs	r1, #0
    b974:	4808      	ldr	r0, [pc, #32]	; (b998 <turn_off_all_leds+0x28>)
    b976:	f7ff fa49 	bl	ae0c <gpio_pin_set_dt.isra.0>
       gpio_pin_set_dt(LED2, OFF);
    b97a:	2100      	movs	r1, #0
    b97c:	4807      	ldr	r0, [pc, #28]	; (b99c <turn_off_all_leds+0x2c>)
    b97e:	f7ff fa45 	bl	ae0c <gpio_pin_set_dt.isra.0>
       gpio_pin_set_dt(LED3, OFF);
    b982:	2100      	movs	r1, #0
    b984:	4806      	ldr	r0, [pc, #24]	; (b9a0 <turn_off_all_leds+0x30>)
    b986:	f7ff fa41 	bl	ae0c <gpio_pin_set_dt.isra.0>
}
    b98a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
       gpio_pin_set_dt(LED4, OFF);
    b98e:	2100      	movs	r1, #0
    b990:	4804      	ldr	r0, [pc, #16]	; (b9a4 <turn_off_all_leds+0x34>)
    b992:	f7ff ba3b 	b.w	ae0c <gpio_pin_set_dt.isra.0>
    b996:	bf00      	nop
    b998:	0002aa70 	.word	0x0002aa70
    b99c:	0002aa68 	.word	0x0002aa68
    b9a0:	0002aa60 	.word	0x0002aa60
    b9a4:	0002aa58 	.word	0x0002aa58

0000b9a8 <configure_adc>:
void configure_adc(void){
    b9a8:	b538      	push	{r3, r4, r5, lr}
	for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b9aa:	2500      	movs	r5, #0
    b9ac:	4c12      	ldr	r4, [pc, #72]	; (b9f8 <configure_adc+0x50>)
		if (!device_is_ready(adc_channels[i].dev)) {
    b9ae:	f854 0c06 	ldr.w	r0, [r4, #-6]
    b9b2:	f01d fcbc 	bl	2932e <z_device_is_ready>
    b9b6:	b920      	cbnz	r0, b9c2 <configure_adc+0x1a>
			printk("ADC controller device not ready\n");
    b9b8:	4810      	ldr	r0, [pc, #64]	; (b9fc <configure_adc+0x54>)
}
    b9ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			printk("ADC controller device not ready\n");
    b9be:	f018 bfd0 	b.w	24962 <printk>
	if (!spec->channel_cfg_dt_node_exists) {
    b9c2:	f814 3c01 	ldrb.w	r3, [r4, #-1]
    b9c6:	b16b      	cbz	r3, b9e4 <configure_adc+0x3c>
	return adc_channel_setup(spec->dev, &spec->channel_cfg);
    b9c8:	f854 0c06 	ldr.w	r0, [r4, #-6]
	return api->channel_setup(dev, channel_cfg);
    b9cc:	6883      	ldr	r3, [r0, #8]
    b9ce:	4621      	mov	r1, r4
    b9d0:	681b      	ldr	r3, [r3, #0]
    b9d2:	4798      	blx	r3
		if (err < 0) {
    b9d4:	1e02      	subs	r2, r0, #0
    b9d6:	da08      	bge.n	b9ea <configure_adc+0x42>
			printk("Could not setup channel #%d (%d)\n", i, err);
    b9d8:	4629      	mov	r1, r5
}
    b9da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			printk("Could not setup channel #%d (%d)\n", i, err);
    b9de:	4808      	ldr	r0, [pc, #32]	; (ba00 <configure_adc+0x58>)
    b9e0:	f018 bfbf 	b.w	24962 <printk>
		return -ENOTSUP;
    b9e4:	f06f 0285 	mvn.w	r2, #133	; 0x85
    b9e8:	e7f6      	b.n	b9d8 <configure_adc+0x30>
	for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b9ea:	3501      	adds	r5, #1
    b9ec:	2d06      	cmp	r5, #6
    b9ee:	f104 0414 	add.w	r4, r4, #20
    b9f2:	d1dc      	bne.n	b9ae <configure_adc+0x6>
}
    b9f4:	bd38      	pop	{r3, r4, r5, pc}
    b9f6:	bf00      	nop
    b9f8:	0002a9e6 	.word	0x0002a9e6
    b9fc:	0002bd47 	.word	0x0002bd47
    ba00:	0002bd68 	.word	0x0002bd68

0000ba04 <main>:
{
    ba04:	b570      	push	{r4, r5, r6, lr}
    ba06:	b08c      	sub	sp, #48	; 0x30
	return z_impl_k_mutex_init(mutex);
    ba08:	4866      	ldr	r0, [pc, #408]	; (bba4 <main+0x1a0>)
    ba0a:	f01d fce9 	bl	293e0 <z_impl_k_mutex_init>
	configure_led();
    ba0e:	f7ff ff8f 	bl	b930 <configure_led>
	turn_off_all_leds();
    ba12:	f7ff ffad 	bl	b970 <turn_off_all_leds>
 	configure_all_buttons();
    ba16:	f7ff fe93 	bl	b740 <configure_all_buttons>
	configure_digital_inputs();
    ba1a:	f7ff ff0f 	bl	b83c <configure_digital_inputs>
	configure_adc();
    ba1e:	f7ff ffc3 	bl	b9a8 <configure_adc>
    ba22:	4d61      	ldr	r5, [pc, #388]	; (bba8 <main+0x1a4>)
    ba24:	4628      	mov	r0, r5
    ba26:	f01d fc82 	bl	2932e <z_device_is_ready>
	if (!device_is_ready(uart)) {
    ba2a:	b1d8      	cbz	r0, ba64 <main+0x60>
	rx = k_malloc(sizeof(*rx));
    ba2c:	20d0      	movs	r0, #208	; 0xd0
    ba2e:	f01d feab 	bl	29788 <k_malloc>
	if (rx) {
    ba32:	4604      	mov	r4, r0
    ba34:	b1b0      	cbz	r0, ba64 <main+0x60>
		rx->len = 0;
    ba36:	2600      	movs	r6, #0
	k_work_init_delayable(&uart_work, uart_work_handler);
    ba38:	495c      	ldr	r1, [pc, #368]	; (bbac <main+0x1a8>)
		rx->len = 0;
    ba3a:	f8a0 60cc 	strh.w	r6, [r0, #204]	; 0xcc
	k_work_init_delayable(&uart_work, uart_work_handler);
    ba3e:	485c      	ldr	r0, [pc, #368]	; (bbb0 <main+0x1ac>)
    ba40:	f014 fe6e 	bl	20720 <k_work_init_delayable>
	if (api->callback_set == NULL) {
    ba44:	68ab      	ldr	r3, [r5, #8]
    ba46:	681b      	ldr	r3, [r3, #0]
    ba48:	b973      	cbnz	r3, ba68 <main+0x64>
		k_free(rx);
    ba4a:	4620      	mov	r0, r4
    ba4c:	f01d fe95 	bl	2977a <k_free>
		LOG_ERR("Cannot initialize UART callback");
    ba50:	4b58      	ldr	r3, [pc, #352]	; (bbb4 <main+0x1b0>)
    ba52:	2201      	movs	r2, #1
    ba54:	9302      	str	r3, [sp, #8]
    ba56:	2300      	movs	r3, #0
    ba58:	4957      	ldr	r1, [pc, #348]	; (bbb8 <main+0x1b4>)
    ba5a:	4618      	mov	r0, r3
    ba5c:	e9cd 3300 	strd	r3, r3, [sp]
    ba60:	f018 fd95 	bl	2458e <z_log_msg_runtime_create.constprop.0>
		error();
    ba64:	f018 fdd5 	bl	24612 <error>
	return api->callback_set(dev, callback, user_data);
    ba68:	4632      	mov	r2, r6
    ba6a:	4628      	mov	r0, r5
    ba6c:	4953      	ldr	r1, [pc, #332]	; (bbbc <main+0x1b8>)
    ba6e:	4798      	blx	r3
	if (err) {
    ba70:	2800      	cmp	r0, #0
    ba72:	d1ea      	bne.n	ba4a <main+0x46>
	tx = k_malloc(sizeof(*tx));
    ba74:	20d0      	movs	r0, #208	; 0xd0
    ba76:	f01d fe87 	bl	29788 <k_malloc>
	if (tx) {
    ba7a:	4606      	mov	r6, r0
    ba7c:	2800      	cmp	r0, #0
    ba7e:	d0f1      	beq.n	ba64 <main+0x60>
		pos = snprintf(tx->data, sizeof(tx->data),
    ba80:	1d03      	adds	r3, r0, #4
    ba82:	4618      	mov	r0, r3
    ba84:	494e      	ldr	r1, [pc, #312]	; (bbc0 <main+0x1bc>)
    ba86:	f01d fff6 	bl	29a76 <strcpy>
		tx->len = pos;
    ba8a:	2226      	movs	r2, #38	; 0x26
	err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    ba8c:	4601      	mov	r1, r0
		tx->len = pos;
    ba8e:	f8a6 20cc 	strh.w	r2, [r6, #204]	; 0xcc
	err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    ba92:	4628      	mov	r0, r5
    ba94:	f018 fd92 	bl	245bc <uart_tx.constprop.0>
	if (err) {
    ba98:	4601      	mov	r1, r0
    ba9a:	b118      	cbz	r0, baa4 <main+0xa0>
		printf("Cannot display welcome message (err: %d)", err);
    ba9c:	4849      	ldr	r0, [pc, #292]	; (bbc4 <main+0x1c0>)
    ba9e:	f017 fe41 	bl	23724 <iprintf>
	if (err) {
    baa2:	e7df      	b.n	ba64 <main+0x60>
	return uart_rx_enable(uart, rx->data, sizeof(rx->data), UART_BUF_SIZE);
    baa4:	1d21      	adds	r1, r4, #4
    baa6:	22c8      	movs	r2, #200	; 0xc8
    baa8:	4628      	mov	r0, r5
    baaa:	f018 fd7f 	bl	245ac <uart_rx_enable.constprop.0>
	if (err) {
    baae:	4604      	mov	r4, r0
    bab0:	2800      	cmp	r0, #0
    bab2:	d1d7      	bne.n	ba64 <main+0x60>
    bab4:	4e44      	ldr	r6, [pc, #272]	; (bbc8 <main+0x1c4>)
    bab6:	4630      	mov	r0, r6
    bab8:	f01d fc39 	bl	2932e <z_device_is_ready>
	if (!device_is_ready(uart_2)) {
    babc:	2800      	cmp	r0, #0
    babe:	d0d1      	beq.n	ba64 <main+0x60>
	rx_uart2 = k_malloc(sizeof(*rx_uart2));
    bac0:	20d0      	movs	r0, #208	; 0xd0
    bac2:	f01d fe61 	bl	29788 <k_malloc>
	k_work_init_delayable(&uart_work_2, uart_2_work_handler);
    bac6:	4941      	ldr	r1, [pc, #260]	; (bbcc <main+0x1c8>)
	rx_uart2->len = 0;
    bac8:	f8a0 40cc 	strh.w	r4, [r0, #204]	; 0xcc
	rx_uart2 = k_malloc(sizeof(*rx_uart2));
    bacc:	4605      	mov	r5, r0
	k_work_init_delayable(&uart_work_2, uart_2_work_handler);
    bace:	4840      	ldr	r0, [pc, #256]	; (bbd0 <main+0x1cc>)
    bad0:	f014 fe26 	bl	20720 <k_work_init_delayable>
	if (api->callback_set == NULL) {
    bad4:	68b3      	ldr	r3, [r6, #8]
    bad6:	681b      	ldr	r3, [r3, #0]
    bad8:	b11b      	cbz	r3, bae2 <main+0xde>
	return api->callback_set(dev, callback, user_data);
    bada:	4622      	mov	r2, r4
    badc:	4630      	mov	r0, r6
    bade:	493d      	ldr	r1, [pc, #244]	; (bbd4 <main+0x1d0>)
    bae0:	4798      	blx	r3
	uart_rx_enable(uart_2, rx_uart2->data, sizeof(rx_uart2->data), UART_WAIT_FOR_RX);
    bae2:	2232      	movs	r2, #50	; 0x32
    bae4:	4838      	ldr	r0, [pc, #224]	; (bbc8 <main+0x1c4>)
    bae6:	1d29      	adds	r1, r5, #4
    bae8:	f018 fd60 	bl	245ac <uart_rx_enable.constprop.0>
		err = bt_conn_auth_cb_register(&conn_auth_callbacks);
    baec:	483a      	ldr	r0, [pc, #232]	; (bbd8 <main+0x1d4>)
    baee:	f008 ffbb 	bl	14a68 <bt_conn_auth_cb_register>
		if (err) {
    baf2:	b128      	cbz	r0, bb00 <main+0xfc>
			printk("Failed to register authorization callbacks.\n");
    baf4:	4839      	ldr	r0, [pc, #228]	; (bbdc <main+0x1d8>)
}
    baf6:	b00c      	add	sp, #48	; 0x30
    baf8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			printk("Failed to register authorization info callbacks.\n");
    bafc:	f018 bf31 	b.w	24962 <printk>
		err = bt_conn_auth_info_cb_register(&conn_auth_info_callbacks);
    bb00:	4837      	ldr	r0, [pc, #220]	; (bbe0 <main+0x1dc>)
    bb02:	f008 ffcb 	bl	14a9c <bt_conn_auth_info_cb_register>
		if (err) {
    bb06:	b108      	cbz	r0, bb0c <main+0x108>
			printk("Failed to register authorization info callbacks.\n");
    bb08:	4836      	ldr	r0, [pc, #216]	; (bbe4 <main+0x1e0>)
    bb0a:	e7f4      	b.n	baf6 <main+0xf2>
	err = bt_enable(NULL);
    bb0c:	f006 fe5e 	bl	127cc <bt_enable>
	if (err) {
    bb10:	2800      	cmp	r0, #0
    bb12:	d1a7      	bne.n	ba64 <main+0x60>
	printf("Bluetooth initialized \n\r");
    bb14:	4834      	ldr	r0, [pc, #208]	; (bbe8 <main+0x1e4>)
    bb16:	f017 fe05 	bl	23724 <iprintf>
	printf("Increase the Client MTU to 65 \n\r");
    bb1a:	4834      	ldr	r0, [pc, #208]	; (bbec <main+0x1e8>)
    bb1c:	f017 fe02 	bl	23724 <iprintf>
	printf("Press any key to send the Protobuffer \n\r");
    bb20:	4833      	ldr	r0, [pc, #204]	; (bbf0 <main+0x1ec>)
    bb22:	f017 fdff 	bl	23724 <iprintf>
	z_impl_k_sem_give(sem);
    bb26:	4833      	ldr	r0, [pc, #204]	; (bbf4 <main+0x1f0>)
    bb28:	f014 f976 	bl	1fe18 <z_impl_k_sem_give>
	err = bt_nus_init(&nus_cb);
    bb2c:	4832      	ldr	r0, [pc, #200]	; (bbf8 <main+0x1f4>)
    bb2e:	f004 f8d5 	bl	fcdc <bt_nus_init>
	if (err) {
    bb32:	4601      	mov	r1, r0
    bb34:	b128      	cbz	r0, bb42 <main+0x13e>
		printf("Failed to initialize UART service (err: %d)", err);
    bb36:	4831      	ldr	r0, [pc, #196]	; (bbfc <main+0x1f8>)
}
    bb38:	b00c      	add	sp, #48	; 0x30
    bb3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("Failed to initialize UART service (err: %d)", err);
    bb3e:	f017 bdf1 	b.w	23724 <iprintf>
	err = bt_le_adv_start(BT_LE_ADV_CONN, ad, ARRAY_SIZE(ad), sd,
    bb42:	4d2f      	ldr	r5, [pc, #188]	; (bc00 <main+0x1fc>)
    bb44:	ac07      	add	r4, sp, #28
    bb46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    bb48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    bb4a:	682b      	ldr	r3, [r5, #0]
    bb4c:	2501      	movs	r5, #1
    bb4e:	6023      	str	r3, [r4, #0]
    bb50:	2202      	movs	r2, #2
    bb52:	4b2c      	ldr	r3, [pc, #176]	; (bc04 <main+0x200>)
    bb54:	492c      	ldr	r1, [pc, #176]	; (bc08 <main+0x204>)
    bb56:	9500      	str	r5, [sp, #0]
    bb58:	a807      	add	r0, sp, #28
    bb5a:	f007 fd2b 	bl	135b4 <bt_le_adv_start>
	if (err) {
    bb5e:	4604      	mov	r4, r0
    bb60:	b128      	cbz	r0, bb6e <main+0x16a>
		printf("Advertising failed to start (err %d)", err);
    bb62:	4601      	mov	r1, r0
    bb64:	4829      	ldr	r0, [pc, #164]	; (bc0c <main+0x208>)
    bb66:	f017 fddd 	bl	23724 <iprintf>
}
    bb6a:	b00c      	add	sp, #48	; 0x30
    bb6c:	bd70      	pop	{r4, r5, r6, pc}
	flag=1;//print ad values once
    bb6e:	4b28      	ldr	r3, [pc, #160]	; (bc10 <main+0x20c>)
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    bb70:	f242 6067 	movw	r0, #9831	; 0x2667
    bb74:	2100      	movs	r1, #0
    bb76:	601d      	str	r5, [r3, #0]
    bb78:	f018 fd30 	bl	245dc <k_sleep.isra.0>
    flash_init();
    bb7c:	f7ff fd16 	bl	b5ac <flash_init>
    bb80:	4e24      	ldr	r6, [pc, #144]	; (bc14 <main+0x210>)
    bb82:	ad05      	add	r5, sp, #20
		led_on_off(*RUN_STATUS_LED, (++blink_status) % 2);
    bb84:	3401      	adds	r4, #1
    bb86:	e896 0003 	ldmia.w	r6, {r0, r1}
    bb8a:	e885 0003 	stmia.w	r5, {r0, r1}
        gpio_pin_set_dt(&led, value);
    bb8e:	4628      	mov	r0, r5
    bb90:	f004 0101 	and.w	r1, r4, #1
    bb94:	f7ff f93a 	bl	ae0c <gpio_pin_set_dt.isra.0>
		k_sleep(K_MSEC(RUN_LED_BLINK_INTERVAL));
    bb98:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    bb9c:	2100      	movs	r1, #0
    bb9e:	f018 fd1d 	bl	245dc <k_sleep.isra.0>
	for (;;) {
    bba2:	e7ef      	b.n	bb84 <main+0x180>
    bba4:	20009e1c 	.word	0x20009e1c
    bba8:	0002a1a8 	.word	0x0002a1a8
    bbac:	0000a9f1 	.word	0x0000a9f1
    bbb0:	200091e0 	.word	0x200091e0
    bbb4:	0002bd8a 	.word	0x0002bd8a
    bbb8:	0002a7c8 	.word	0x0002a7c8
    bbbc:	0000b2f5 	.word	0x0000b2f5
    bbc0:	0002bdaa 	.word	0x0002bdaa
    bbc4:	0002bdd1 	.word	0x0002bdd1
    bbc8:	0002a190 	.word	0x0002a190
    bbcc:	0000a99d 	.word	0x0000a99d
    bbd0:	200091b0 	.word	0x200091b0
    bbd4:	0000b14d 	.word	0x0000b14d
    bbd8:	200083cc 	.word	0x200083cc
    bbdc:	0002bdfa 	.word	0x0002bdfa
    bbe0:	200083bc 	.word	0x200083bc
    bbe4:	0002be27 	.word	0x0002be27
    bbe8:	0002be59 	.word	0x0002be59
    bbec:	0002be72 	.word	0x0002be72
    bbf0:	0002be93 	.word	0x0002be93
    bbf4:	20008ad0 	.word	0x20008ad0
    bbf8:	200083b0 	.word	0x200083b0
    bbfc:	0002bebc 	.word	0x0002bebc
    bc00:	0002a810 	.word	0x0002a810
    bc04:	0002a9c8 	.word	0x0002a9c8
    bc08:	0002a9d0 	.word	0x0002a9d0
    bc0c:	0002bee8 	.word	0x0002bee8
    bc10:	20009e18 	.word	0x20009e18
    bc14:	0002aa68 	.word	0x0002aa68

0000bc18 <adc_raw_to_millivolts_dt.constprop.0.isra.0>:
	if (!spec->channel_cfg_dt_node_exists) {
    bc18:	4b10      	ldr	r3, [pc, #64]	; (bc5c <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x44>)
static inline int adc_raw_to_millivolts_dt(const struct adc_dt_spec *spec,
    bc1a:	b537      	push	{r0, r1, r2, r4, r5, lr}
	if (!spec->channel_cfg_dt_node_exists) {
    bc1c:	795a      	ldrb	r2, [r3, #5]
static inline int adc_raw_to_millivolts_dt(const struct adc_dt_spec *spec,
    bc1e:	4605      	mov	r5, r0
	if (!spec->channel_cfg_dt_node_exists) {
    bc20:	b1d2      	cbz	r2, bc58 <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x40>
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    bc22:	79da      	ldrb	r2, [r3, #7]
	resolution = spec->resolution;
    bc24:	7c1c      	ldrb	r4, [r3, #16]
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    bc26:	2a04      	cmp	r2, #4
	const struct adc_driver_api *api =
    bc28:	bf09      	itett	eq
    bc2a:	681a      	ldreq	r2, [r3, #0]
		vref_mv = spec->vref_mv;
    bc2c:	89d9      	ldrhne	r1, [r3, #14]
	return api->ref_internal;
    bc2e:	6892      	ldreq	r2, [r2, #8]
		vref_mv = (int32_t)adc_ref_internal(spec->dev);
    bc30:	8911      	ldrheq	r1, [r2, #8]
	if (spec->channel_cfg.differential) {
    bc32:	7a9a      	ldrb	r2, [r3, #10]
    bc34:	0692      	lsls	r2, r2, #26
	int32_t adc_mv = *valp * ref_mv;
    bc36:	6802      	ldr	r2, [r0, #0]
		resolution -= 1U;
    bc38:	bf48      	it	mi
    bc3a:	f104 34ff 	addmi.w	r4, r4, #4294967295
	int32_t adc_mv = *valp * ref_mv;
    bc3e:	fb01 f202 	mul.w	r2, r1, r2
	int ret = adc_gain_invert(gain, &adc_mv);
    bc42:	7998      	ldrb	r0, [r3, #6]
    bc44:	a901      	add	r1, sp, #4
		resolution -= 1U;
    bc46:	bf48      	it	mi
    bc48:	b2e4      	uxtbmi	r4, r4
	int32_t adc_mv = *valp * ref_mv;
    bc4a:	9201      	str	r2, [sp, #4]
	int ret = adc_gain_invert(gain, &adc_mv);
    bc4c:	f00d fcd4 	bl	195f8 <adc_gain_invert>
	if (ret == 0) {
    bc50:	b910      	cbnz	r0, bc58 <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x40>
		*valp = (adc_mv >> resolution);
    bc52:	9b01      	ldr	r3, [sp, #4]
    bc54:	4123      	asrs	r3, r4
    bc56:	602b      	str	r3, [r5, #0]
}
    bc58:	b003      	add	sp, #12
    bc5a:	bd30      	pop	{r4, r5, pc}
    bc5c:	0002a9e0 	.word	0x0002a9e0

0000bc60 <flash_button2_counter>:
void flash_button2_counter(void){
    bc60:	b510      	push	{r4, lr}
    button2_counter++;
    bc62:	4c0d      	ldr	r4, [pc, #52]	; (bc98 <flash_button2_counter+0x38>)
	(void)nvs_write(
    bc64:	2101      	movs	r1, #1
    button2_counter++;
    bc66:	6823      	ldr	r3, [r4, #0]
	(void)nvs_write(
    bc68:	4622      	mov	r2, r4
    button2_counter++;
    bc6a:	3301      	adds	r3, #1
    bc6c:	6023      	str	r3, [r4, #0]
	(void)nvs_write(
    bc6e:	480b      	ldr	r0, [pc, #44]	; (bc9c <flash_button2_counter+0x3c>)
    bc70:	2304      	movs	r3, #4
    bc72:	f003 f963 	bl	ef3c <nvs_write>
    rc = nvs_read(&fs, BOOT_POSITION, &button2_counter, sizeof(button2_counter));
    bc76:	2304      	movs	r3, #4
    bc78:	4622      	mov	r2, r4
    bc7a:	2101      	movs	r1, #1
    bc7c:	4807      	ldr	r0, [pc, #28]	; (bc9c <flash_button2_counter+0x3c>)
    bc7e:	f019 fa5f 	bl	25140 <nvs_read>
	if (rc > 0) { /* item was found, show it */
    bc82:	2800      	cmp	r0, #0
    bc84:	dd06      	ble.n	bc94 <flash_button2_counter+0x34>
		printk("Id: %d, button2_counter: %d\n",
    bc86:	6822      	ldr	r2, [r4, #0]
    bc88:	2101      	movs	r1, #1
}
    bc8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		printk("Id: %d, button2_counter: %d\n",
    bc8e:	4804      	ldr	r0, [pc, #16]	; (bca0 <flash_button2_counter+0x40>)
    bc90:	f018 be67 	b.w	24962 <printk>
}
    bc94:	bd10      	pop	{r4, pc}
    bc96:	bf00      	nop
    bc98:	20009dd8 	.word	0x20009dd8
    bc9c:	20009de8 	.word	0x20009de8
    bca0:	0002bc00 	.word	0x0002bc00

0000bca4 <time_stamp_function>:
uint32_t time_stamp_function(void){
    bca4:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
    bca6:	f01d fc79 	bl	2959c <z_impl_k_uptime_ticks>
    bcaa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    bcae:	fba0 0302 	umull	r0, r3, r0, r2
    bcb2:	fb02 3101 	mla	r1, r2, r1, r3
    bcb6:	0bc0      	lsrs	r0, r0, #15
  uint64_t actual_time_seconds = k_uptime_get()/1000;
    bcb8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    bcbc:	2300      	movs	r3, #0
    bcbe:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    bcc2:	0bc9      	lsrs	r1, r1, #15
    bcc4:	f7fd f8c4 	bl	8e50 <__aeabi_ldivmod>
    bcc8:	4603      	mov	r3, r0
}
    bcca:	4801      	ldr	r0, [pc, #4]	; (bcd0 <time_stamp_function+0x2c>)
    bccc:	4418      	add	r0, r3
    bcce:	bd08      	pop	{r3, pc}
    bcd0:	61cf9980 	.word	0x61cf9980

0000bcd4 <values_of_digital_sensor>:
Digital values_of_digital_sensor(uint8_t sensor_number){
    bcd4:	b538      	push	{r3, r4, r5, lr}
    bcd6:	460d      	mov	r5, r1
    bcd8:	4604      	mov	r4, r0
  digital_return_value.timestamp=time_stamp_function();
    bcda:	f7ff ffe3 	bl	bca4 <time_stamp_function>
  digital_value[sensor_number]=0; //resets the counter
    bcde:	2100      	movs	r1, #0
  digital_return_value.value=digital_value[sensor_number];
    bce0:	4b04      	ldr	r3, [pc, #16]	; (bcf4 <values_of_digital_sensor+0x20>)
    bce2:	f933 2015 	ldrsh.w	r2, [r3, r5, lsl #1]
  digital_value[sensor_number]=0; //resets the counter
    bce6:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
  return digital_return_value;
    bcea:	e9c4 0200 	strd	r0, r2, [r4]
}
    bcee:	4620      	mov	r0, r4
    bcf0:	bd38      	pop	{r3, r4, r5, pc}
    bcf2:	bf00      	nop
    bcf4:	20021568 	.word	0x20021568

0000bcf8 <read_memory>:
_Circular_Buffer read_memory(uint32_t Pos){
    bcf8:	b570      	push	{r4, r5, r6, lr}
    bcfa:	4606      	mov	r6, r0
    bcfc:	460d      	mov	r5, r1
    buf = k_malloc(size);
    bcfe:	2040      	movs	r0, #64	; 0x40
    bd00:	f01d fd42 	bl	29788 <k_malloc>
    uint16_t Id= Pos + BASE_DATA_BUFFER;
    bd04:	f505 717a 	add.w	r1, r5, #1000	; 0x3e8
    err=nvs_read(&fs, Id, buf, size);
    bd08:	4602      	mov	r2, r0
    bd0a:	2340      	movs	r3, #64	; 0x40
    buf = k_malloc(size);
    bd0c:	4604      	mov	r4, r0
    err=nvs_read(&fs, Id, buf, size);
    bd0e:	b289      	uxth	r1, r1
    bd10:	4809      	ldr	r0, [pc, #36]	; (bd38 <read_memory+0x40>)
    bd12:	f019 fa15 	bl	25140 <nvs_read>
    return *buf;
    bd16:	4635      	mov	r5, r6
    printf("Result read=%d bytes\n",err);
    bd18:	b281      	uxth	r1, r0
    bd1a:	4808      	ldr	r0, [pc, #32]	; (bd3c <read_memory+0x44>)
    bd1c:	f017 fd02 	bl	23724 <iprintf>
    return *buf;
    bd20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bd22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bd24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bd26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bd28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bd2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bd2c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    bd30:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
    bd34:	4630      	mov	r0, r6
    bd36:	bd70      	pop	{r4, r5, r6, pc}
    bd38:	20009de8 	.word	0x20009de8
    bd3c:	0002bfb0 	.word	0x0002bfb0

0000bd40 <save_memory>:
void save_memory(uint32_t Pos){
    bd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    printf("Size of structure=%d bytes\n",size);
    bd42:	2140      	movs	r1, #64	; 0x40
void save_memory(uint32_t Pos){
    bd44:	4606      	mov	r6, r0
    printf("Size of structure=%d bytes\n",size);
    bd46:	4818      	ldr	r0, [pc, #96]	; (bda8 <save_memory+0x68>)
    bd48:	f017 fcec 	bl	23724 <iprintf>
    buf = k_malloc(size);
    bd4c:	2040      	movs	r0, #64	; 0x40
    bd4e:	f01d fd1b 	bl	29788 <k_malloc>
    *buf=C_Buffer[Pos];
    bd52:	4605      	mov	r5, r0
    buf = k_malloc(size);
    bd54:	4607      	mov	r7, r0
    *buf=C_Buffer[Pos];
    bd56:	4c15      	ldr	r4, [pc, #84]	; (bdac <save_memory+0x6c>)
    bd58:	eb04 1486 	add.w	r4, r4, r6, lsl #6
    bd5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bd5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bd60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bd62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bd64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bd66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bd68:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    err=nvs_write(&fs, id, buf,size);
    bd6c:	4c10      	ldr	r4, [pc, #64]	; (bdb0 <save_memory+0x70>)
    *buf=C_Buffer[Pos];
    bd6e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    printf("Position %d\n",Pos); 
    bd72:	4631      	mov	r1, r6
    bd74:	480f      	ldr	r0, [pc, #60]	; (bdb4 <save_memory+0x74>)
    bd76:	f017 fcd5 	bl	23724 <iprintf>
    uint16_t id= Pos + BASE_DATA_BUFFER;
    bd7a:	f506 717a 	add.w	r1, r6, #1000	; 0x3e8
    err=nvs_write(&fs, id, buf,size);
    bd7e:	463a      	mov	r2, r7
    bd80:	2340      	movs	r3, #64	; 0x40
    bd82:	4620      	mov	r0, r4
    bd84:	b289      	uxth	r1, r1
    bd86:	f003 f8d9 	bl	ef3c <nvs_write>
    printf("Result=%d bytes saved\n",err);
    bd8a:	b281      	uxth	r1, r0
    bd8c:	480a      	ldr	r0, [pc, #40]	; (bdb8 <save_memory+0x78>)
    bd8e:	f017 fcc9 	bl	23724 <iprintf>
    (void)nvs_write(&fs, LOG_POSITION, &C_Buffer_Current_Position,sizeof(C_Buffer_Current_Position));
    bd92:	2304      	movs	r3, #4
    bd94:	4620      	mov	r0, r4
    bd96:	2102      	movs	r1, #2
    bd98:	4a08      	ldr	r2, [pc, #32]	; (bdbc <save_memory+0x7c>)
    bd9a:	f003 f8cf 	bl	ef3c <nvs_write>
    k_free(buf);
    bd9e:	4638      	mov	r0, r7
}
    bda0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    k_free(buf);
    bda4:	f01d bce9 	b.w	2977a <k_free>
    bda8:	0002bfc6 	.word	0x0002bfc6
    bdac:	2000a750 	.word	0x2000a750
    bdb0:	20009de8 	.word	0x20009de8
    bdb4:	0002bfe2 	.word	0x0002bfe2
    bdb8:	0002bfef 	.word	0x0002bfef
    bdbc:	20020f50 	.word	0x20020f50

0000bdc0 <feed_circular_buffer>:
void feed_circular_buffer(void){
    bdc0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    C_Buffer_Current_Position=C_Buffer_Free_Position;
    bdc4:	4d31      	ldr	r5, [pc, #196]	; (be8c <feed_circular_buffer+0xcc>)
    bdc6:	4b32      	ldr	r3, [pc, #200]	; (be90 <feed_circular_buffer+0xd0>)
    bdc8:	682e      	ldr	r6, [r5, #0]
    if (C_Buffer_Free_Position < CIRCULAR_BUFFER_ELEMENTS){
    bdca:	f5b6 6fb4 	cmp.w	r6, #1440	; 0x5a0
    C_Buffer_Current_Position=C_Buffer_Free_Position;
    bdce:	601e      	str	r6, [r3, #0]
    if (C_Buffer_Free_Position < CIRCULAR_BUFFER_ELEMENTS){
    bdd0:	d259      	bcs.n	be86 <feed_circular_buffer+0xc6>
  gnss_return_value.timestamp=time_stamp_function();
    bdd2:	f7ff ff67 	bl	bca4 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].gnss_module=values_of_gnss_module();
    bdd6:	f04f 0800 	mov.w	r8, #0
    bdda:	4c2e      	ldr	r4, [pc, #184]	; (be94 <feed_circular_buffer+0xd4>)
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bddc:	682f      	ldr	r7, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].gnss_module=values_of_gnss_module();
    bdde:	eb04 1686 	add.w	r6, r4, r6, lsl #6
    bde2:	e9c6 8802 	strd	r8, r8, [r6, #8]
    bde6:	6070      	str	r0, [r6, #4]
  analog_return_value.timestamp=time_stamp_function();
    bde8:	f7ff ff5c 	bl	bca4 <time_stamp_function>
  analog_return_value.value=adc_value[channel];
    bdec:	4e2a      	ldr	r6, [pc, #168]	; (be98 <feed_circular_buffer+0xd8>)
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bdee:	eb04 1387 	add.w	r3, r4, r7, lsl #6
  analog_return_value.value=adc_value[channel];
    bdf2:	f9b6 2000 	ldrsh.w	r2, [r6]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bdf6:	466f      	mov	r7, sp
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bdf8:	e9c3 0204 	strd	r0, r2, [r3, #16]
  ntc_return.timestamp=time_stamp_function();
    bdfc:	f7ff ff52 	bl	bca4 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[0].value=values_of_ntc_sensor(NTC_1).value;
    be00:	682b      	ldr	r3, [r5, #0]
    be02:	8872      	ldrh	r2, [r6, #2]
    be04:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    be08:	839a      	strh	r2, [r3, #28]
  ntc_return.timestamp=time_stamp_function();
    be0a:	f7ff ff4b 	bl	bca4 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[1].value=values_of_ntc_sensor(NTC_2).value;
    be0e:	682b      	ldr	r3, [r5, #0]
    be10:	88b2      	ldrh	r2, [r6, #4]
    be12:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    be16:	849a      	strh	r2, [r3, #36]	; 0x24
  ntc_return.timestamp=time_stamp_function();
    be18:	f7ff ff44 	bl	bca4 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[2].value=values_of_ntc_sensor(NTC_3).value;
    be1c:	682b      	ldr	r3, [r5, #0]
    be1e:	88f2      	ldrh	r2, [r6, #6]
    be20:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    be24:	859a      	strh	r2, [r3, #44]	; 0x2c
  ntc_return.timestamp=time_stamp_function();
    be26:	f7ff ff3d 	bl	bca4 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[0].timestamp=values_of_ntc_sensor(NTC_1).timestamp;
    be2a:	682b      	ldr	r3, [r5, #0]
    be2c:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    be30:	6198      	str	r0, [r3, #24]
  ntc_return.timestamp=time_stamp_function();
    be32:	f7ff ff37 	bl	bca4 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[1].timestamp=values_of_ntc_sensor(NTC_2).timestamp;
    be36:	682b      	ldr	r3, [r5, #0]
    be38:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    be3c:	6218      	str	r0, [r3, #32]
  ntc_return.timestamp=time_stamp_function();
    be3e:	f7ff ff31 	bl	bca4 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[2].timestamp=values_of_ntc_sensor(NTC_3).timestamp;
    be42:	682e      	ldr	r6, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    be44:	4641      	mov	r1, r8
     C_Buffer[C_Buffer_Free_Position].ntc[2].timestamp=values_of_ntc_sensor(NTC_3).timestamp;
    be46:	eb04 1686 	add.w	r6, r4, r6, lsl #6
    be4a:	62b0      	str	r0, [r6, #40]	; 0x28
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    be4c:	4638      	mov	r0, r7
    be4e:	f7ff ff41 	bl	bcd4 <values_of_digital_sensor>
    be52:	e897 0003 	ldmia.w	r7, {r0, r1}
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    be56:	682b      	ldr	r3, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    be58:	3630      	adds	r6, #48	; 0x30
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    be5a:	eb04 1483 	add.w	r4, r4, r3, lsl #6
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    be5e:	e886 0003 	stmia.w	r6, {r0, r1}
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    be62:	3438      	adds	r4, #56	; 0x38
    be64:	2101      	movs	r1, #1
    be66:	4638      	mov	r0, r7
    be68:	f7ff ff34 	bl	bcd4 <values_of_digital_sensor>
    be6c:	e897 0003 	ldmia.w	r7, {r0, r1}
    be70:	e884 0003 	stmia.w	r4, {r0, r1}
     save_memory(C_Buffer_Free_Position);
    be74:	6828      	ldr	r0, [r5, #0]
    be76:	f7ff ff63 	bl	bd40 <save_memory>
     C_Buffer_Free_Position++;
    be7a:	682b      	ldr	r3, [r5, #0]
    be7c:	3301      	adds	r3, #1
    be7e:	602b      	str	r3, [r5, #0]
}
    be80:	b002      	add	sp, #8
    be82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    be86:	2300      	movs	r3, #0
    be88:	e7f9      	b.n	be7e <feed_circular_buffer+0xbe>
    be8a:	bf00      	nop
    be8c:	20020f54 	.word	0x20020f54
    be90:	20020f50 	.word	0x20020f50
    be94:	2000a750 	.word	0x2000a750
    be98:	20021578 	.word	0x20021578

0000be9c <fill_fields_to_test>:
History_st *fill_fields_to_test(){
    be9c:	b5f0      	push	{r4, r5, r6, r7, lr}
   char tag[30]="10203";
    be9e:	4b1c      	ldr	r3, [pc, #112]	; (bf10 <fill_fields_to_test+0x74>)
History_st *fill_fields_to_test(){
    bea0:	b089      	sub	sp, #36	; 0x24
   char tag[30]="10203";
    bea2:	6818      	ldr	r0, [r3, #0]
    bea4:	889b      	ldrh	r3, [r3, #4]
    bea6:	9000      	str	r0, [sp, #0]
    bea8:	2218      	movs	r2, #24
    beaa:	2100      	movs	r1, #0
    beac:	f10d 0006 	add.w	r0, sp, #6
    beb0:	f8ad 3004 	strh.w	r3, [sp, #4]
     msg.positions.timestamp=1;
    beb4:	2601      	movs	r6, #1
   char tag[30]="10203";
    beb6:	f01d fcb6 	bl	29826 <memset>
     msg.positions.timestamp=1;
    beba:	2300      	movs	r3, #0
    msg.timestamp=0;
    bebc:	4c15      	ldr	r4, [pc, #84]	; (bf14 <fill_fields_to_test+0x78>)
     msg.device_internal_temperatures.value=12;
    bebe:	2570      	movs	r5, #112	; 0x70
     msg.positions.timestamp=1;
    bec0:	e9c4 3600 	strd	r3, r6, [r4]
     msg.positions.latitude=2;
    bec4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    bec8:	60a3      	str	r3, [r4, #8]
     msg.positions.longitude=3;
    beca:	4b13      	ldr	r3, [pc, #76]	; (bf18 <fill_fields_to_test+0x7c>)
    msg.input_data[sensor_id].phy_dimension=PhysicalDimension_AREA; 
    becc:	2705      	movs	r7, #5
     msg.positions.longitude=3;
    bece:	60e3      	str	r3, [r4, #12]
     msg.device_internal_temperatures.timestamp=11;
    bed0:	230b      	movs	r3, #11
    bed2:	6123      	str	r3, [r4, #16]
     msg.device_internal_temperatures.value=12;
    bed4:	4b11      	ldr	r3, [pc, #68]	; (bf1c <fill_fields_to_test+0x80>)
    bed6:	6163      	str	r3, [r4, #20]
    msg.input_data[sensor_id].input_id=sensor_id+112;
    bed8:	61a5      	str	r5, [r4, #24]
__ssp_bos_icheck2_restrict(stpcpy, char *, const char *)
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
    beda:	4669      	mov	r1, sp
    msg.input_data[sensor_id].enable=sensor_id+113;
    bedc:	7726      	strb	r6, [r4, #28]
    msg.input_data[sensor_id].has_label=0xFF; // if false the label will not show
    bede:	7766      	strb	r6, [r4, #29]
    bee0:	f104 001e 	add.w	r0, r4, #30
    bee4:	f01d fdc7 	bl	29a76 <strcpy>
    msg.input_data[sensor_id].values.timestamp=sensor_id+1111;
    bee8:	f205 33e7 	addw	r3, r5, #999	; 0x3e7
    msg.input_data[sensor_id].has_phy_dimension=0xFF; // if false the dimension will not show
    beec:	f884 6032 	strb.w	r6, [r4, #50]	; 0x32
    msg.input_data[sensor_id].phy_dimension=PhysicalDimension_AREA; 
    bef0:	f884 7033 	strb.w	r7, [r4, #51]	; 0x33
    msg.input_data[sensor_id].values.timestamp=sensor_id+1111;
    bef4:	6363      	str	r3, [r4, #52]	; 0x34
    msg.input_data[sensor_id].values.value=sensor_id+1112;
    bef6:	f505 707a 	add.w	r0, r5, #1000	; 0x3e8
    befa:	f7fc fe05 	bl	8b08 <__aeabi_i2f>
   while (sensor_id<6){
    befe:	3501      	adds	r5, #1
    bf00:	2d76      	cmp	r5, #118	; 0x76
    msg.input_data[sensor_id].values.value=sensor_id+1112;
    bf02:	63a0      	str	r0, [r4, #56]	; 0x38
   while (sensor_id<6){
    bf04:	f104 0424 	add.w	r4, r4, #36	; 0x24
    bf08:	d1e6      	bne.n	bed8 <fill_fields_to_test+0x3c>
}
    bf0a:	4802      	ldr	r0, [pc, #8]	; (bf14 <fill_fields_to_test+0x78>)
    bf0c:	b009      	add	sp, #36	; 0x24
    bf0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bf10:	0002a86c 	.word	0x0002a86c
    bf14:	2000a660 	.word	0x2000a660
    bf18:	40400000 	.word	0x40400000
    bf1c:	41400000 	.word	0x41400000

0000bf20 <send_array_dd_v0>:
buf_data send_array_dd_v0(void){
    bf20:	b5f0      	push	{r4, r5, r6, r7, lr}
    bf22:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
    bf26:	4607      	mov	r7, r0
   History_st *data = fill_fields_to_test();
    bf28:	f7ff ffb8 	bl	be9c <fill_fields_to_test>
   msg_all.type=MessageType_HISTORY; // tipo history
    bf2c:	2202      	movs	r2, #2
    bf2e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   msg_all.which_Data=MessageType_HISTORY;
    bf32:	f8ad 2032 	strh.w	r2, [sp, #50]	; 0x32
   msg_all.Data.history.timestamp=1234567;
    bf36:	4a3a      	ldr	r2, [pc, #232]	; (c020 <send_array_dd_v0+0x100>)
    bf38:	ae0c      	add	r6, sp, #48	; 0x30
    bf3a:	920d      	str	r2, [sp, #52]	; 0x34
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    bf3c:	4631      	mov	r1, r6
    bf3e:	220c      	movs	r2, #12
   History_st *data = fill_fields_to_test();
    bf40:	4603      	mov	r3, r0
     msg_all.Data.history.positions[sensor_data].timestamp=data->positions.timestamp;
    bf42:	6845      	ldr	r5, [r0, #4]
     msg_all.Data.history.positions[sensor_data].latitude=data->positions.latitude;
    bf44:	6884      	ldr	r4, [r0, #8]
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    bf46:	68c0      	ldr	r0, [r0, #12]
    while (sensor_data<ARRAY_TEST){
    bf48:	3a01      	subs	r2, #1
     msg_all.Data.history.positions[sensor_data].timestamp=data->positions.timestamp;
    bf4a:	608d      	str	r5, [r1, #8]
     msg_all.Data.history.positions[sensor_data].latitude=data->positions.latitude;
    bf4c:	60cc      	str	r4, [r1, #12]
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    bf4e:	6108      	str	r0, [r1, #16]
    while (sensor_data<ARRAY_TEST){
    bf50:	f101 010c 	add.w	r1, r1, #12
    bf54:	d1f8      	bne.n	bf48 <send_array_dd_v0+0x28>
    msg_all.Data.history.device_internal_temperatures[sensor_data].timestamp=data->device_internal_temperatures.timestamp;
    bf56:	691c      	ldr	r4, [r3, #16]
    msg_all.Data.history.device_internal_temperatures[sensor_data].value=data->device_internal_temperatures.value;
    bf58:	6958      	ldr	r0, [r3, #20]
    bf5a:	a90c      	add	r1, sp, #48	; 0x30
   sensor_data++;
    bf5c:	3201      	adds	r2, #1
    while (sensor_data<ARRAY_TEST){
    bf5e:	2a0c      	cmp	r2, #12
    msg_all.Data.history.device_internal_temperatures[sensor_data].timestamp=data->device_internal_temperatures.timestamp;
    bf60:	f8c1 4098 	str.w	r4, [r1, #152]	; 0x98
    msg_all.Data.history.device_internal_temperatures[sensor_data].value=data->device_internal_temperatures.value;
    bf64:	f8c1 009c 	str.w	r0, [r1, #156]	; 0x9c
    while (sensor_data<ARRAY_TEST){
    bf68:	f101 0108 	add.w	r1, r1, #8
    bf6c:	d1f6      	bne.n	bf5c <send_array_dd_v0+0x3c>
    bf6e:	f103 051e 	add.w	r5, r3, #30
    bf72:	f103 04f6 	add.w	r4, r3, #246	; 0xf6
    msg_all.Data.history.input_data[sensor_id].input_id=data->input_data[sensor_id].input_id;
    bf76:	f855 3c06 	ldr.w	r3, [r5, #-6]
    bf7a:	4629      	mov	r1, r5
    bf7c:	f8c6 30f8 	str.w	r3, [r6, #248]	; 0xf8
    msg_all.Data.history.input_data[sensor_id].enable=data->input_data[sensor_id].enable;
    bf80:	f815 3c02 	ldrb.w	r3, [r5, #-2]
    bf84:	f106 00fe 	add.w	r0, r6, #254	; 0xfe
    bf88:	f886 30fc 	strb.w	r3, [r6, #252]	; 0xfc
    msg_all.Data.history.input_data[sensor_id].has_label=data->input_data[sensor_id].has_label;
    bf8c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    bf90:	f886 30fd 	strb.w	r3, [r6, #253]	; 0xfd
    bf94:	f01d fd6f 	bl	29a76 <strcpy>
    msg_all.Data.history.input_data[sensor_id].has_phy_dimension=data->input_data[sensor_id].has_phy_dimension;
    bf98:	7d2b      	ldrb	r3, [r5, #20]
    sensor_data=0;  //CORRECT 1440
    bf9a:	2200      	movs	r2, #0
    msg_all.Data.history.input_data[sensor_id].has_phy_dimension=data->input_data[sensor_id].has_phy_dimension;
    bf9c:	f886 3112 	strb.w	r3, [r6, #274]	; 0x112
    msg_all.Data.history.input_data[sensor_id].phy_dimension=data->input_data[sensor_id].phy_dimension;
    bfa0:	7d6b      	ldrb	r3, [r5, #21]
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].timestamp=data->input_data[sensor_id].values.timestamp;
    bfa2:	f8d5 0016 	ldr.w	r0, [r5, #22]
    msg_all.Data.history.input_data[sensor_id].phy_dimension=data->input_data[sensor_id].phy_dimension;
    bfa6:	f886 3113 	strb.w	r3, [r6, #275]	; 0x113
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].value=data->input_data[sensor_id].values.value;
    bfaa:	4633      	mov	r3, r6
    bfac:	f8d5 101a 	ldr.w	r1, [r5, #26]
     sensor_data++;
    bfb0:	3201      	adds	r2, #1
    while (sensor_data<ARRAY_TEST){
    bfb2:	2a0c      	cmp	r2, #12
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].timestamp=data->input_data[sensor_id].values.timestamp;
    bfb4:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].value=data->input_data[sensor_id].values.value;
    bfb8:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    while (sensor_data<ARRAY_TEST){
    bfbc:	f103 0308 	add.w	r3, r3, #8
    bfc0:	d1f6      	bne.n	bfb0 <send_array_dd_v0+0x90>
   while (sensor_id<6){
    bfc2:	3524      	adds	r5, #36	; 0x24
    bfc4:	42a5      	cmp	r5, r4
    bfc6:	f106 067c 	add.w	r6, r6, #124	; 0x7c
    bfca:	d1d4      	bne.n	bf76 <send_array_dd_v0+0x56>
   ostream = pb_ostream_from_buffer(buffer, UplinkMessage_size);
    bfcc:	466c      	mov	r4, sp
    bfce:	f44f 62fb 	mov.w	r2, #2008	; 0x7d8
    bfd2:	4668      	mov	r0, sp
    bfd4:	4913      	ldr	r1, [pc, #76]	; (c024 <send_array_dd_v0+0x104>)
    bfd6:	ad07      	add	r5, sp, #28
    bfd8:	f000 f950 	bl	c27c <pb_ostream_from_buffer>
    bfdc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bfde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bfe0:	6823      	ldr	r3, [r4, #0]
   pb_encode(&ostream, UplinkMessage_fields, &msg_all);
    bfe2:	4911      	ldr	r1, [pc, #68]	; (c028 <send_array_dd_v0+0x108>)
    bfe4:	aa0c      	add	r2, sp, #48	; 0x30
    bfe6:	a807      	add	r0, sp, #28
   ostream = pb_ostream_from_buffer(buffer, UplinkMessage_size);
    bfe8:	602b      	str	r3, [r5, #0]
   pb_encode(&ostream, UplinkMessage_fields, &msg_all);
    bfea:	f000 fbc7 	bl	c77c <pb_encode>
   int j=0;
    bfee:	2300      	movs	r3, #0
   total_bytes_encoded = ostream.bytes_written;
    bff0:	980a      	ldr	r0, [sp, #40]	; 0x28
   while(j < total_bytes_encoded ){
    bff2:	490c      	ldr	r1, [pc, #48]	; (c024 <send_array_dd_v0+0x104>)
    bff4:	4a0d      	ldr	r2, [pc, #52]	; (c02c <send_array_dd_v0+0x10c>)
    bff6:	4283      	cmp	r3, r0
    bff8:	d10b      	bne.n	c012 <send_array_dd_v0+0xf2>
   function_return.len=total_bytes_encoded;
    bffa:	490d      	ldr	r1, [pc, #52]	; (c030 <send_array_dd_v0+0x110>)
    return function_return;
    bffc:	f240 72dc 	movw	r2, #2012	; 0x7dc
    c000:	4638      	mov	r0, r7
   function_return.len=total_bytes_encoded;
    c002:	f8a1 37d8 	strh.w	r3, [r1, #2008]	; 0x7d8
    return function_return;
    c006:	f01d fbd4 	bl	297b2 <memcpy>
}
    c00a:	4638      	mov	r0, r7
    c00c:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
    c010:	bdf0      	pop	{r4, r5, r6, r7, pc}
   function_return.data[j]=buffer[j];
    c012:	f811 4b01 	ldrb.w	r4, [r1], #1
   j++;
    c016:	3301      	adds	r3, #1
   function_return.data[j]=buffer[j];
    c018:	f802 4f01 	strb.w	r4, [r2, #1]!
   j++;
    c01c:	e7eb      	b.n	bff6 <send_array_dd_v0+0xd6>
    c01e:	bf00      	nop
    c020:	0012d687 	.word	0x0012d687
    c024:	200215a8 	.word	0x200215a8
    c028:	0002aabc 	.word	0x0002aabc
    c02c:	20009e87 	.word	0x20009e87
    c030:	20009e84 	.word	0x20009e84

0000c034 <print_current_position_cb>:
void print_current_position_cb(uint32_t pos){
    c034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c038:	4604      	mov	r4, r0
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    c03a:	4d23      	ldr	r5, [pc, #140]	; (c0c8 <print_current_position_cb+0x94>)
void print_current_position_cb(uint32_t pos){
    c03c:	b085      	sub	sp, #20
    printf("\n\n####Position %d #####\n",pos);
    c03e:	4601      	mov	r1, r0
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    c040:	ea4f 1884 	mov.w	r8, r4, lsl #6
    printf("\n\n####Position %d #####\n",pos);
    c044:	4821      	ldr	r0, [pc, #132]	; (c0cc <print_current_position_cb+0x98>)
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    c046:	eb05 1484 	add.w	r4, r5, r4, lsl #6
    printf("\n\n####Position %d #####\n",pos);
    c04a:	f017 fb6b 	bl	23724 <iprintf>
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    c04e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
    c052:	6863      	ldr	r3, [r4, #4]
    c054:	481e      	ldr	r0, [pc, #120]	; (c0d0 <print_current_position_cb+0x9c>)
    c056:	f017 fb65 	bl	23724 <iprintf>
    val_mv = C_Buffer[pos].analog.value;
    c05a:	6963      	ldr	r3, [r4, #20]
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    c05c:	a803      	add	r0, sp, #12
    val_mv = C_Buffer[pos].analog.value;
    c05e:	9303      	str	r3, [sp, #12]
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    c060:	f7ff fdda 	bl	bc18 <adc_raw_to_millivolts_dt.constprop.0.isra.0>
    printf("Analog  TimeStamp=%d Value=%d  %"PRId32"mV \n",
    c064:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    c068:	9b03      	ldr	r3, [sp, #12]
    c06a:	481a      	ldr	r0, [pc, #104]	; (c0d4 <print_current_position_cb+0xa0>)
    c06c:	f017 fb5a 	bl	23724 <iprintf>
    int i=0;
    c070:	2600      	movs	r6, #0
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c072:	f8df 9064 	ldr.w	r9, [pc, #100]	; c0d8 <print_current_position_cb+0xa4>
      ntc_temperature(C_Buffer[pos].ntc[i].value,(i+1)));
    c076:	1c77      	adds	r7, r6, #1
    c078:	8ba0      	ldrh	r0, [r4, #28]
    c07a:	b2f9      	uxtb	r1, r7
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c07c:	f8d4 a018 	ldr.w	sl, [r4, #24]
      C_Buffer[pos].ntc[i].value,
    c080:	f9b4 b01c 	ldrsh.w	fp, [r4, #28]
      ntc_temperature(C_Buffer[pos].ntc[i].value,(i+1)));
    c084:	f7fd f974 	bl	9370 <ntc_temperature>
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c088:	f7fc f9ca 	bl	8420 <__aeabi_f2d>
    c08c:	465b      	mov	r3, fp
    c08e:	e9cd 0100 	strd	r0, r1, [sp]
    c092:	4652      	mov	r2, sl
    c094:	4631      	mov	r1, r6
    c096:	4648      	mov	r0, r9
    c098:	f017 fb44 	bl	23724 <iprintf>
    while (i<3){
    c09c:	2f03      	cmp	r7, #3
      i++;
    c09e:	463e      	mov	r6, r7
    while (i<3){
    c0a0:	f104 0408 	add.w	r4, r4, #8
    c0a4:	d1e7      	bne.n	c076 <print_current_position_cb+0x42>
      printf("Digital%d  TimeStamp=%d Value=%d\n",
    c0a6:	4445      	add	r5, r8
    c0a8:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
    c0ac:	2100      	movs	r1, #0
    c0ae:	480b      	ldr	r0, [pc, #44]	; (c0dc <print_current_position_cb+0xa8>)
    c0b0:	f017 fb38 	bl	23724 <iprintf>
    c0b4:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	; 0x38
    c0b8:	2101      	movs	r1, #1
    c0ba:	4808      	ldr	r0, [pc, #32]	; (c0dc <print_current_position_cb+0xa8>)
}
    c0bc:	b005      	add	sp, #20
    c0be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      printf("Digital%d  TimeStamp=%d Value=%d\n",
    c0c2:	f017 bb2f 	b.w	23724 <iprintf>
    c0c6:	bf00      	nop
    c0c8:	2000a750 	.word	0x2000a750
    c0cc:	0002c006 	.word	0x0002c006
    c0d0:	0002c01f 	.word	0x0002c01f
    c0d4:	0002c04b 	.word	0x0002c04b
    c0d8:	0002c071 	.word	0x0002c071
    c0dc:	0002c097 	.word	0x0002c097

0000c0e0 <print_current_position_cb_new>:
void print_current_position_cb_new(uint32_t pos){
    c0e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c0e4:	4607      	mov	r7, r0
    c0e6:	b094      	sub	sp, #80	; 0x50
   C_Buffer = k_malloc(size);
    c0e8:	2040      	movs	r0, #64	; 0x40
    c0ea:	f01d fb4d 	bl	29788 <k_malloc>
    c0ee:	4606      	mov	r6, r0
   *C_Buffer=read_memory(pos);
    c0f0:	4635      	mov	r5, r6
    c0f2:	4639      	mov	r1, r7
    c0f4:	a802      	add	r0, sp, #8
    c0f6:	ac02      	add	r4, sp, #8
    c0f8:	f7ff fdfe 	bl	bcf8 <read_memory>
    c0fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    c0fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    c100:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    c102:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    c104:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    c106:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    c108:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    c10c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    printf("\n\n####Position %d #####\n",pos);
    c110:	4639      	mov	r1, r7
    c112:	4821      	ldr	r0, [pc, #132]	; (c198 <print_current_position_cb_new+0xb8>)
    c114:	f017 fb06 	bl	23724 <iprintf>
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    c118:	e9d6 1202 	ldrd	r1, r2, [r6, #8]
    c11c:	6873      	ldr	r3, [r6, #4]
    c11e:	481f      	ldr	r0, [pc, #124]	; (c19c <print_current_position_cb_new+0xbc>)
    c120:	f017 fb00 	bl	23724 <iprintf>
    val_mv = C_Buffer->analog.value;
    c124:	6973      	ldr	r3, [r6, #20]
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    c126:	a813      	add	r0, sp, #76	; 0x4c
    val_mv = C_Buffer->analog.value;
    c128:	9313      	str	r3, [sp, #76]	; 0x4c
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    c12a:	f7ff fd75 	bl	bc18 <adc_raw_to_millivolts_dt.constprop.0.isra.0>
    printf("Analog  TimeStamp=%d Value=%d  %"PRId32"mV \n",
    c12e:	e9d6 1204 	ldrd	r1, r2, [r6, #16]
    c132:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    c134:	481a      	ldr	r0, [pc, #104]	; (c1a0 <print_current_position_cb_new+0xc0>)
    c136:	f017 faf5 	bl	23724 <iprintf>
    while (i<3){
    c13a:	4634      	mov	r4, r6
    int i=0;
    c13c:	2500      	movs	r5, #0
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c13e:	f8df 8064 	ldr.w	r8, [pc, #100]	; c1a4 <print_current_position_cb_new+0xc4>
      ntc_temperature(C_Buffer->ntc[i].value,(i+1)));
    c142:	1c6f      	adds	r7, r5, #1
    c144:	8ba0      	ldrh	r0, [r4, #28]
    c146:	b2f9      	uxtb	r1, r7
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c148:	f8d4 9018 	ldr.w	r9, [r4, #24]
      C_Buffer->ntc[i].value,
    c14c:	f9b4 a01c 	ldrsh.w	sl, [r4, #28]
      ntc_temperature(C_Buffer->ntc[i].value,(i+1)));
    c150:	f7fd f90e 	bl	9370 <ntc_temperature>
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c154:	f7fc f964 	bl	8420 <__aeabi_f2d>
    c158:	4653      	mov	r3, sl
    c15a:	e9cd 0100 	strd	r0, r1, [sp]
    c15e:	464a      	mov	r2, r9
    c160:	4629      	mov	r1, r5
    c162:	4640      	mov	r0, r8
    c164:	f017 fade 	bl	23724 <iprintf>
    while (i<3){
    c168:	2f03      	cmp	r7, #3
      i++;
    c16a:	463d      	mov	r5, r7
    while (i<3){
    c16c:	f104 0408 	add.w	r4, r4, #8
    c170:	d1e7      	bne.n	c142 <print_current_position_cb_new+0x62>
      printf("Digital%d  TimeStamp=%d Value=%d\n",
    c172:	e9d6 230c 	ldrd	r2, r3, [r6, #48]	; 0x30
    c176:	2100      	movs	r1, #0
    c178:	480b      	ldr	r0, [pc, #44]	; (c1a8 <print_current_position_cb_new+0xc8>)
    c17a:	f017 fad3 	bl	23724 <iprintf>
    c17e:	e9d6 230e 	ldrd	r2, r3, [r6, #56]	; 0x38
    c182:	2101      	movs	r1, #1
    c184:	4808      	ldr	r0, [pc, #32]	; (c1a8 <print_current_position_cb_new+0xc8>)
    c186:	f017 facd 	bl	23724 <iprintf>
 k_free(C_Buffer);
    c18a:	4630      	mov	r0, r6
}
    c18c:	b014      	add	sp, #80	; 0x50
    c18e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 k_free(C_Buffer);
    c192:	f01d baf2 	b.w	2977a <k_free>
    c196:	bf00      	nop
    c198:	0002c006 	.word	0x0002c006
    c19c:	0002c01f 	.word	0x0002c01f
    c1a0:	0002c04b 	.word	0x0002c04b
    c1a4:	0002c071 	.word	0x0002c071
    c1a8:	0002c097 	.word	0x0002c097

0000c1ac <pb_check_proto3_default_value>:
}

/* In proto3, all fields are optional and are only encoded if their value is "non-zero".
 * This function implements the check for the zero value. */
static bool checkreturn pb_check_proto3_default_value(const pb_field_iter_t *field)
{
    c1ac:	b500      	push	{lr}
    pb_type_t type = field->type;
    c1ae:	7d83      	ldrb	r3, [r0, #22]
{
    c1b0:	4601      	mov	r1, r0

    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
    c1b2:	2b3f      	cmp	r3, #63	; 0x3f
{
    c1b4:	b08b      	sub	sp, #44	; 0x2c
    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
    c1b6:	d849      	bhi.n	c24c <pb_check_proto3_default_value+0xa0>
    {
        if (PB_HTYPE(type) == PB_HTYPE_REQUIRED)
    c1b8:	f013 0030 	ands.w	r0, r3, #48	; 0x30
    c1bc:	d01c      	beq.n	c1f8 <pb_check_proto3_default_value+0x4c>
        {
            /* Required proto2 fields inside proto3 submessage, pretty rare case */
            return false;
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
    c1be:	2820      	cmp	r0, #32
    c1c0:	d102      	bne.n	c1c8 <pb_check_proto3_default_value+0x1c>
            return *(const pb_size_t*)field->pSize == 0;
        }
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
        {
            /* Oneof fields */
            return *(const pb_size_t*)field->pSize == 0;
    c1c2:	6a0b      	ldr	r3, [r1, #32]
            return true;
        }
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
        {
            const pb_bytes_array_t *bytes = (const pb_bytes_array_t*)field->pData;
            return bytes->size == 0;
    c1c4:	8818      	ldrh	r0, [r3, #0]
    c1c6:	e006      	b.n	c1d6 <pb_check_proto3_default_value+0x2a>
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
    c1c8:	2830      	cmp	r0, #48	; 0x30
    c1ca:	d0fa      	beq.n	c1c2 <pb_check_proto3_default_value+0x16>
        else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
    c1cc:	2810      	cmp	r0, #16
    c1ce:	d106      	bne.n	c1de <pb_check_proto3_default_value+0x32>
    c1d0:	6a0a      	ldr	r2, [r1, #32]
    c1d2:	b122      	cbz	r2, c1de <pb_check_proto3_default_value+0x32>
        if (p[i] != 0)
    c1d4:	7810      	ldrb	r0, [r2, #0]
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    {
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
        {
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
            return extension == NULL;
    c1d6:	fab0 f080 	clz	r0, r0
    c1da:	0940      	lsrs	r0, r0, #5
    c1dc:	e00c      	b.n	c1f8 <pb_check_proto3_default_value+0x4c>
        else if (field->descriptor->default_value)
    c1de:	680a      	ldr	r2, [r1, #0]
    c1e0:	6890      	ldr	r0, [r2, #8]
    c1e2:	b980      	cbnz	r0, c206 <pb_check_proto3_default_value+0x5a>
        if (PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
    c1e4:	f003 020f 	and.w	r2, r3, #15
    c1e8:	2a05      	cmp	r2, #5
    c1ea:	d80e      	bhi.n	c20a <pb_check_proto3_default_value+0x5e>
            for (i = 0; i < field->data_size; i++)
    c1ec:	69cb      	ldr	r3, [r1, #28]
    c1ee:	8a4a      	ldrh	r2, [r1, #18]
    c1f0:	441a      	add	r2, r3
    c1f2:	4293      	cmp	r3, r2
    c1f4:	d103      	bne.n	c1fe <pb_check_proto3_default_value+0x52>
            return true;
    c1f6:	2001      	movs	r0, #1
            return field->descriptor->field_callback == NULL;
        }
    }

    return false; /* Not typically reached, safe default for weird special cases. */
}
    c1f8:	b00b      	add	sp, #44	; 0x2c
    c1fa:	f85d fb04 	ldr.w	pc, [sp], #4
                if (p[i] != 0)
    c1fe:	f813 1b01 	ldrb.w	r1, [r3], #1
    c202:	2900      	cmp	r1, #0
    c204:	d0f5      	beq.n	c1f2 <pb_check_proto3_default_value+0x46>
            return false;
    c206:	2000      	movs	r0, #0
    c208:	e7f6      	b.n	c1f8 <pb_check_proto3_default_value+0x4c>
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
    c20a:	2a06      	cmp	r2, #6
    c20c:	d101      	bne.n	c212 <pb_check_proto3_default_value+0x66>
            return bytes->size == 0;
    c20e:	69cb      	ldr	r3, [r1, #28]
    c210:	e7d8      	b.n	c1c4 <pb_check_proto3_default_value+0x18>
        else if (PB_LTYPE(type) == PB_LTYPE_STRING)
    c212:	2a07      	cmp	r2, #7
    c214:	d102      	bne.n	c21c <pb_check_proto3_default_value+0x70>
            return *(const char*)field->pData == '\0';
    c216:	69cb      	ldr	r3, [r1, #28]
    c218:	7818      	ldrb	r0, [r3, #0]
    c21a:	e7dc      	b.n	c1d6 <pb_check_proto3_default_value+0x2a>
        else if (PB_LTYPE(type) == PB_LTYPE_FIXED_LENGTH_BYTES)
    c21c:	2a0b      	cmp	r2, #11
    c21e:	d101      	bne.n	c224 <pb_check_proto3_default_value+0x78>
            return field->data_size == 0;
    c220:	8a48      	ldrh	r0, [r1, #18]
    c222:	e7d8      	b.n	c1d6 <pb_check_proto3_default_value+0x2a>
        else if (PB_LTYPE_IS_SUBMSG(type))
    c224:	f003 030e 	and.w	r3, r3, #14
    c228:	2b08      	cmp	r3, #8
    c22a:	d1e5      	bne.n	c1f8 <pb_check_proto3_default_value+0x4c>
            if (pb_field_iter_begin(&iter, field->submsg_desc, field->pData))
    c22c:	69ca      	ldr	r2, [r1, #28]
    c22e:	4668      	mov	r0, sp
    c230:	6a49      	ldr	r1, [r1, #36]	; 0x24
    c232:	f018 fa99 	bl	24768 <pb_field_iter_begin>
    c236:	2800      	cmp	r0, #0
    c238:	d0dd      	beq.n	c1f6 <pb_check_proto3_default_value+0x4a>
                    if (!pb_check_proto3_default_value(&iter))
    c23a:	4668      	mov	r0, sp
    c23c:	f7ff ffb6 	bl	c1ac <pb_check_proto3_default_value>
    c240:	2800      	cmp	r0, #0
    c242:	d0d9      	beq.n	c1f8 <pb_check_proto3_default_value+0x4c>
                } while (pb_field_iter_next(&iter));
    c244:	4668      	mov	r0, sp
    c246:	f018 fab2 	bl	247ae <pb_field_iter_next>
    c24a:	e7f4      	b.n	c236 <pb_check_proto3_default_value+0x8a>
    c24c:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
    c250:	2a80      	cmp	r2, #128	; 0x80
    c252:	d101      	bne.n	c258 <pb_check_proto3_default_value+0xac>
        return field->pData == NULL;
    c254:	69c0      	ldr	r0, [r0, #28]
    c256:	e7be      	b.n	c1d6 <pb_check_proto3_default_value+0x2a>
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    c258:	2a40      	cmp	r2, #64	; 0x40
    c25a:	d1d4      	bne.n	c206 <pb_check_proto3_default_value+0x5a>
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
    c25c:	f003 030f 	and.w	r3, r3, #15
    c260:	2b0a      	cmp	r3, #10
    c262:	d102      	bne.n	c26a <pb_check_proto3_default_value+0xbe>
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
    c264:	69cb      	ldr	r3, [r1, #28]
            return extension == NULL;
    c266:	6818      	ldr	r0, [r3, #0]
    c268:	e7b5      	b.n	c1d6 <pb_check_proto3_default_value+0x2a>
        else if (field->descriptor->field_callback == pb_default_field_callback)
    c26a:	6803      	ldr	r3, [r0, #0]
    c26c:	4a02      	ldr	r2, [pc, #8]	; (c278 <pb_check_proto3_default_value+0xcc>)
    c26e:	68d8      	ldr	r0, [r3, #12]
    c270:	4290      	cmp	r0, r2
    c272:	d1b0      	bne.n	c1d6 <pb_check_proto3_default_value+0x2a>
    c274:	e7f6      	b.n	c264 <pb_check_proto3_default_value+0xb8>
    c276:	bf00      	nop
    c278:	000247cd 	.word	0x000247cd

0000c27c <pb_ostream_from_buffer>:
    return stream;
    c27c:	6082      	str	r2, [r0, #8]
    c27e:	2200      	movs	r2, #0
{
    c280:	b510      	push	{r4, lr}
    return stream;
    c282:	4c03      	ldr	r4, [pc, #12]	; (c290 <pb_ostream_from_buffer+0x14>)
    c284:	e9c0 2203 	strd	r2, r2, [r0, #12]
    c288:	e9c0 4100 	strd	r4, r1, [r0]
}
    c28c:	bd10      	pop	{r4, pc}
    c28e:	bf00      	nop
    c290:	000247fd 	.word	0x000247fd

0000c294 <pb_write>:
{
    c294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c296:	4604      	mov	r4, r0
    if (count > 0 && stream->callback != NULL)
    c298:	4615      	mov	r5, r2
        if (stream->bytes_written + count < stream->bytes_written ||
    c29a:	68c3      	ldr	r3, [r0, #12]
    if (count > 0 && stream->callback != NULL)
    c29c:	b19a      	cbz	r2, c2c6 <pb_write+0x32>
    c29e:	6806      	ldr	r6, [r0, #0]
    c2a0:	b18e      	cbz	r6, c2c6 <pb_write+0x32>
    c2a2:	18d3      	adds	r3, r2, r3
    c2a4:	d202      	bcs.n	c2ac <pb_write+0x18>
        if (stream->bytes_written + count < stream->bytes_written ||
    c2a6:	6887      	ldr	r7, [r0, #8]
    c2a8:	429f      	cmp	r7, r3
    c2aa:	d207      	bcs.n	c2bc <pb_write+0x28>
            PB_RETURN_ERROR(stream, "stream full");
    c2ac:	6923      	ldr	r3, [r4, #16]
    c2ae:	4a08      	ldr	r2, [pc, #32]	; (c2d0 <pb_write+0x3c>)
            PB_RETURN_ERROR(stream, "io error");
    c2b0:	2b00      	cmp	r3, #0
    c2b2:	bf08      	it	eq
    c2b4:	4613      	moveq	r3, r2
            PB_RETURN_ERROR(stream, "stream full");
    c2b6:	2000      	movs	r0, #0
            PB_RETURN_ERROR(stream, "io error");
    c2b8:	6123      	str	r3, [r4, #16]
}
    c2ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (!stream->callback(stream, buf, count))
    c2bc:	47b0      	blx	r6
    c2be:	b910      	cbnz	r0, c2c6 <pb_write+0x32>
            PB_RETURN_ERROR(stream, "io error");
    c2c0:	6923      	ldr	r3, [r4, #16]
    c2c2:	4a04      	ldr	r2, [pc, #16]	; (c2d4 <pb_write+0x40>)
    c2c4:	e7f4      	b.n	c2b0 <pb_write+0x1c>
    stream->bytes_written += count;
    c2c6:	68e3      	ldr	r3, [r4, #12]
    return true;
    c2c8:	2001      	movs	r0, #1
    stream->bytes_written += count;
    c2ca:	442b      	add	r3, r5
    c2cc:	60e3      	str	r3, [r4, #12]
    return true;
    c2ce:	e7f4      	b.n	c2ba <pb_write+0x26>
    c2d0:	0002c0b9 	.word	0x0002c0b9
    c2d4:	0002c0c5 	.word	0x0002c0c5

0000c2d8 <pb_enc_varint>:
    PB_UNUSED(field);
    return pb_encode_varint(stream, value);
}

static bool checkreturn pb_enc_varint(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    c2d8:	b410      	push	{r4}
    c2da:	7d8c      	ldrb	r4, [r1, #22]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
    {
        /* Perform unsigned integer extension */
        pb_uint64_t value = 0;

        if (field->data_size == sizeof(uint_least8_t))
    c2dc:	8a4b      	ldrh	r3, [r1, #18]
    c2de:	f004 040f 	and.w	r4, r4, #15
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
    c2e2:	2c02      	cmp	r4, #2
    c2e4:	d117      	bne.n	c316 <pb_enc_varint+0x3e>
        if (field->data_size == sizeof(uint_least8_t))
    c2e6:	2b01      	cmp	r3, #1
    c2e8:	d105      	bne.n	c2f6 <pb_enc_varint+0x1e>
            value = *(const uint_least8_t*)field->pData;
    c2ea:	69cb      	ldr	r3, [r1, #28]
    c2ec:	781a      	ldrb	r2, [r3, #0]
        else if (field->data_size == sizeof(uint_least16_t))
            value = *(const uint_least16_t*)field->pData;
        else if (field->data_size == sizeof(uint32_t))
            value = *(const uint32_t*)field->pData;
    c2ee:	2300      	movs	r3, #0
#endif
        else
            return pb_encode_varint(stream, (pb_uint64_t)value);

    }
}
    c2f0:	bc10      	pop	{r4}
            return pb_encode_varint(stream, (pb_uint64_t)value);
    c2f2:	f018 ba8c 	b.w	2480e <pb_encode_varint>
        else if (field->data_size == sizeof(uint_least16_t))
    c2f6:	2b02      	cmp	r3, #2
    c2f8:	d102      	bne.n	c300 <pb_enc_varint+0x28>
            value = *(const uint_least16_t*)field->pData;
    c2fa:	69cb      	ldr	r3, [r1, #28]
    c2fc:	881a      	ldrh	r2, [r3, #0]
    c2fe:	e7f6      	b.n	c2ee <pb_enc_varint+0x16>
        else if (field->data_size == sizeof(uint32_t))
    c300:	2b04      	cmp	r3, #4
    c302:	d102      	bne.n	c30a <pb_enc_varint+0x32>
            value = *(const uint32_t*)field->pData;
    c304:	69cb      	ldr	r3, [r1, #28]
    c306:	681a      	ldr	r2, [r3, #0]
    c308:	e7f1      	b.n	c2ee <pb_enc_varint+0x16>
        else if (field->data_size == sizeof(pb_uint64_t))
    c30a:	2b08      	cmp	r3, #8
    c30c:	d11f      	bne.n	c34e <pb_enc_varint+0x76>
            value = *(const pb_uint64_t*)field->pData;
    c30e:	69cb      	ldr	r3, [r1, #28]
    c310:	e9d3 2300 	ldrd	r2, r3, [r3]
    c314:	e7ec      	b.n	c2f0 <pb_enc_varint+0x18>
        if (field->data_size == sizeof(int_least8_t))
    c316:	2b01      	cmp	r3, #1
    c318:	d108      	bne.n	c32c <pb_enc_varint+0x54>
            value = *(const int_least8_t*)field->pData;
    c31a:	69cb      	ldr	r3, [r1, #28]
    c31c:	f993 2000 	ldrsb.w	r2, [r3]
            value = *(const int32_t*)field->pData;
    c320:	17d3      	asrs	r3, r2, #31
        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
    c322:	2c03      	cmp	r4, #3
    c324:	d1e4      	bne.n	c2f0 <pb_enc_varint+0x18>
}
    c326:	bc10      	pop	{r4}
            return pb_encode_svarint(stream, value);
    c328:	f018 bab0 	b.w	2488c <pb_encode_svarint>
        else if (field->data_size == sizeof(int_least16_t))
    c32c:	2b02      	cmp	r3, #2
    c32e:	d103      	bne.n	c338 <pb_enc_varint+0x60>
            value = *(const int_least16_t*)field->pData;
    c330:	69cb      	ldr	r3, [r1, #28]
    c332:	f9b3 2000 	ldrsh.w	r2, [r3]
    c336:	e7f3      	b.n	c320 <pb_enc_varint+0x48>
        else if (field->data_size == sizeof(int32_t))
    c338:	2b04      	cmp	r3, #4
    c33a:	d102      	bne.n	c342 <pb_enc_varint+0x6a>
            value = *(const int32_t*)field->pData;
    c33c:	69cb      	ldr	r3, [r1, #28]
    c33e:	681a      	ldr	r2, [r3, #0]
    c340:	e7ee      	b.n	c320 <pb_enc_varint+0x48>
        else if (field->data_size == sizeof(pb_int64_t))
    c342:	2b08      	cmp	r3, #8
    c344:	d103      	bne.n	c34e <pb_enc_varint+0x76>
            value = *(const pb_int64_t*)field->pData;
    c346:	69cb      	ldr	r3, [r1, #28]
    c348:	e9d3 2300 	ldrd	r2, r3, [r3]
    c34c:	e7e9      	b.n	c322 <pb_enc_varint+0x4a>
            PB_RETURN_ERROR(stream, "invalid data_size");
    c34e:	6903      	ldr	r3, [r0, #16]
    c350:	4a03      	ldr	r2, [pc, #12]	; (c360 <pb_enc_varint+0x88>)
    c352:	2b00      	cmp	r3, #0
    c354:	bf08      	it	eq
    c356:	4613      	moveq	r3, r2
    c358:	6103      	str	r3, [r0, #16]
}
    c35a:	bc10      	pop	{r4}
    c35c:	2000      	movs	r0, #0
    c35e:	4770      	bx	lr
    c360:	0002c0ce 	.word	0x0002c0ce

0000c364 <pb_enc_fixed>:
    {
        return pb_encode_float_as_double(stream, *(float*)field->pData);
    }
#endif

    if (field->data_size == sizeof(uint32_t))
    c364:	8a4a      	ldrh	r2, [r1, #18]
    c366:	2a04      	cmp	r2, #4
    c368:	d102      	bne.n	c370 <pb_enc_fixed+0xc>
    {
        return pb_encode_fixed32(stream, field->pData);
    c36a:	69c9      	ldr	r1, [r1, #28]
    c36c:	f018 ba97 	b.w	2489e <pb_encode_fixed32>
    }
#ifndef PB_WITHOUT_64BIT
    else if (field->data_size == sizeof(uint64_t))
    c370:	2a08      	cmp	r2, #8
    c372:	d102      	bne.n	c37a <pb_enc_fixed+0x16>
    {
        return pb_encode_fixed64(stream, field->pData);
    c374:	69c9      	ldr	r1, [r1, #28]
    c376:	f018 ba95 	b.w	248a4 <pb_encode_fixed64>
    }
#endif
    else
    {
        PB_RETURN_ERROR(stream, "invalid data_size");
    c37a:	6902      	ldr	r2, [r0, #16]
    c37c:	4903      	ldr	r1, [pc, #12]	; (c38c <pb_enc_fixed+0x28>)
    c37e:	2a00      	cmp	r2, #0
    c380:	bf08      	it	eq
    c382:	460a      	moveq	r2, r1
    c384:	6102      	str	r2, [r0, #16]
    }
}
    c386:	2000      	movs	r0, #0
    c388:	4770      	bx	lr
    c38a:	bf00      	nop
    c38c:	0002c0ce 	.word	0x0002c0ce

0000c390 <pb_encode_tag_for_field>:
    switch (PB_LTYPE(field->type))
    c390:	7d8a      	ldrb	r2, [r1, #22]
{
    c392:	460b      	mov	r3, r1
    switch (PB_LTYPE(field->type))
    c394:	f002 020f 	and.w	r2, r2, #15
    c398:	2a0b      	cmp	r2, #11
    c39a:	d811      	bhi.n	c3c0 <pb_encode_tag_for_field+0x30>
    c39c:	e8df f002 	tbb	[pc, r2]
    c3a0:	0c0c0c0c 	.word	0x0c0c0c0c
    c3a4:	0a0a060e 	.word	0x0a0a060e
    c3a8:	0a100a0a 	.word	0x0a100a0a
            wiretype = PB_WT_64BIT;
    c3ac:	2101      	movs	r1, #1
    return pb_encode_tag(stream, wiretype, field->tag);
    c3ae:	8a1a      	ldrh	r2, [r3, #16]
    c3b0:	f018 ba7b 	b.w	248aa <pb_encode_tag>
            wiretype = PB_WT_STRING;
    c3b4:	2102      	movs	r1, #2
            break;
    c3b6:	e7fa      	b.n	c3ae <pb_encode_tag_for_field+0x1e>
            wiretype = PB_WT_VARINT;
    c3b8:	2100      	movs	r1, #0
    c3ba:	e7f8      	b.n	c3ae <pb_encode_tag_for_field+0x1e>
    switch (PB_LTYPE(field->type))
    c3bc:	2105      	movs	r1, #5
    c3be:	e7f6      	b.n	c3ae <pb_encode_tag_for_field+0x1e>
            PB_RETURN_ERROR(stream, "invalid field type");
    c3c0:	6903      	ldr	r3, [r0, #16]
    c3c2:	4a03      	ldr	r2, [pc, #12]	; (c3d0 <pb_encode_tag_for_field+0x40>)
    c3c4:	2b00      	cmp	r3, #0
    c3c6:	bf08      	it	eq
    c3c8:	4613      	moveq	r3, r2
    c3ca:	6103      	str	r3, [r0, #16]
}
    c3cc:	2000      	movs	r0, #0
    c3ce:	4770      	bx	lr
    c3d0:	0002c0e0 	.word	0x0002c0e0

0000c3d4 <pb_encode_submessage>:
{
    c3d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c3d8:	460e      	mov	r6, r1
    c3da:	4617      	mov	r7, r2
    c3dc:	b086      	sub	sp, #24
    pb_ostream_t substream = PB_OSTREAM_SIZING;
    c3de:	2214      	movs	r2, #20
    c3e0:	2100      	movs	r1, #0
{
    c3e2:	4604      	mov	r4, r0
    pb_ostream_t substream = PB_OSTREAM_SIZING;
    c3e4:	a801      	add	r0, sp, #4
    c3e6:	f01d fa1e 	bl	29826 <memset>
    if (!pb_encode(&substream, fields, src_struct))
    c3ea:	463a      	mov	r2, r7
    c3ec:	4631      	mov	r1, r6
    c3ee:	a801      	add	r0, sp, #4
    c3f0:	f000 f9c4 	bl	c77c <pb_encode>
    c3f4:	b910      	cbnz	r0, c3fc <pb_encode_submessage+0x28>
        stream->errmsg = substream.errmsg;
    c3f6:	9b05      	ldr	r3, [sp, #20]
        PB_RETURN_ERROR(stream, "stream full");
    c3f8:	6123      	str	r3, [r4, #16]
    c3fa:	e008      	b.n	c40e <pb_encode_submessage+0x3a>
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c3fc:	f04f 0800 	mov.w	r8, #0
    size = substream.bytes_written;
    c400:	9d04      	ldr	r5, [sp, #16]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c402:	4643      	mov	r3, r8
    c404:	462a      	mov	r2, r5
    c406:	4620      	mov	r0, r4
    c408:	f018 fa01 	bl	2480e <pb_encode_varint>
    c40c:	b918      	cbnz	r0, c416 <pb_encode_submessage+0x42>
        return false;
    c40e:	2000      	movs	r0, #0
}
    c410:	b006      	add	sp, #24
    c412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (stream->callback == NULL)
    c416:	6821      	ldr	r1, [r4, #0]
    c418:	b921      	cbnz	r1, c424 <pb_encode_submessage+0x50>
        return pb_write(stream, NULL, size); /* Just sizing */
    c41a:	462a      	mov	r2, r5
    c41c:	4620      	mov	r0, r4
    c41e:	f7ff ff39 	bl	c294 <pb_write>
    c422:	e7f5      	b.n	c410 <pb_encode_submessage+0x3c>
    if (stream->bytes_written + size > stream->max_size)
    c424:	68e3      	ldr	r3, [r4, #12]
    c426:	68a2      	ldr	r2, [r4, #8]
    c428:	442b      	add	r3, r5
    c42a:	4293      	cmp	r3, r2
    c42c:	d905      	bls.n	c43a <pb_encode_submessage+0x66>
        PB_RETURN_ERROR(stream, "stream full");
    c42e:	6923      	ldr	r3, [r4, #16]
    c430:	4a0e      	ldr	r2, [pc, #56]	; (c46c <pb_encode_submessage+0x98>)
    c432:	2b00      	cmp	r3, #0
    c434:	bf08      	it	eq
    c436:	4613      	moveq	r3, r2
    c438:	e7de      	b.n	c3f8 <pb_encode_submessage+0x24>
    substream.state = stream->state;
    c43a:	6863      	ldr	r3, [r4, #4]
    status = pb_encode(&substream, fields, src_struct);
    c43c:	463a      	mov	r2, r7
    substream.callback = stream->callback;
    c43e:	9101      	str	r1, [sp, #4]
    status = pb_encode(&substream, fields, src_struct);
    c440:	a801      	add	r0, sp, #4
    c442:	4631      	mov	r1, r6
    substream.max_size = size;
    c444:	e9cd 3502 	strd	r3, r5, [sp, #8]
    substream.errmsg = NULL;
    c448:	e9cd 8804 	strd	r8, r8, [sp, #16]
    status = pb_encode(&substream, fields, src_struct);
    c44c:	f000 f996 	bl	c77c <pb_encode>
    stream->bytes_written += substream.bytes_written;
    c450:	9a04      	ldr	r2, [sp, #16]
    c452:	68e3      	ldr	r3, [r4, #12]
    if (substream.bytes_written != size)
    c454:	42aa      	cmp	r2, r5
    stream->bytes_written += substream.bytes_written;
    c456:	4413      	add	r3, r2
    c458:	60e3      	str	r3, [r4, #12]
    stream->state = substream.state;
    c45a:	9b02      	ldr	r3, [sp, #8]
    c45c:	6063      	str	r3, [r4, #4]
    stream->errmsg = substream.errmsg;
    c45e:	9b05      	ldr	r3, [sp, #20]
    if (substream.bytes_written != size)
    c460:	d101      	bne.n	c466 <pb_encode_submessage+0x92>
    stream->errmsg = substream.errmsg;
    c462:	6123      	str	r3, [r4, #16]
    c464:	e7d4      	b.n	c410 <pb_encode_submessage+0x3c>
        PB_RETURN_ERROR(stream, "submsg size changed");
    c466:	4a02      	ldr	r2, [pc, #8]	; (c470 <pb_encode_submessage+0x9c>)
    c468:	e7e3      	b.n	c432 <pb_encode_submessage+0x5e>
    c46a:	bf00      	nop
    c46c:	0002c0b9 	.word	0x0002c0b9
    c470:	0002c0f3 	.word	0x0002c0f3

0000c474 <encode_basic_field>:
{
    c474:	b570      	push	{r4, r5, r6, lr}
    if (!field->pData)
    c476:	69cb      	ldr	r3, [r1, #28]
{
    c478:	4604      	mov	r4, r0
    c47a:	460d      	mov	r5, r1
    if (!field->pData)
    c47c:	2b00      	cmp	r3, #0
    c47e:	d07f      	beq.n	c580 <encode_basic_field+0x10c>
    if (!pb_encode_tag_for_field(stream, field))
    c480:	f7ff ff86 	bl	c390 <pb_encode_tag_for_field>
    c484:	2800      	cmp	r0, #0
    c486:	d073      	beq.n	c570 <encode_basic_field+0xfc>
    switch (PB_LTYPE(field->type))
    c488:	7da8      	ldrb	r0, [r5, #22]
    c48a:	f000 030f 	and.w	r3, r0, #15
    c48e:	2b0b      	cmp	r3, #11
    c490:	d873      	bhi.n	c57a <encode_basic_field+0x106>
    c492:	e8df f003 	tbb	[pc, r3]
    c496:	1106      	.short	0x1106
    c498:	17171111 	.word	0x17171111
    c49c:	5252351d 	.word	0x5252351d
    c4a0:	6f72      	.short	0x6f72
        if (p[i] != 0)
    c4a2:	69eb      	ldr	r3, [r5, #28]
    return pb_encode_varint(stream, value);
    c4a4:	4620      	mov	r0, r4
}
    c4a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        if (p[i] != 0)
    c4aa:	781a      	ldrb	r2, [r3, #0]
    return pb_encode_varint(stream, value);
    c4ac:	2300      	movs	r3, #0
    c4ae:	3a00      	subs	r2, #0
    c4b0:	bf18      	it	ne
    c4b2:	2201      	movne	r2, #1
    c4b4:	f018 b9ab 	b.w	2480e <pb_encode_varint>
            return pb_enc_varint(stream, field);
    c4b8:	4629      	mov	r1, r5
    c4ba:	4620      	mov	r0, r4
}
    c4bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            return pb_enc_varint(stream, field);
    c4c0:	f7ff bf0a 	b.w	c2d8 <pb_enc_varint>
            return pb_enc_fixed(stream, field);
    c4c4:	4629      	mov	r1, r5
    c4c6:	4620      	mov	r0, r4
}
    c4c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            return pb_enc_fixed(stream, field);
    c4cc:	f7ff bf4a 	b.w	c364 <pb_enc_fixed>

static bool checkreturn pb_enc_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    const pb_bytes_array_t *bytes = NULL;

    bytes = (const pb_bytes_array_t*)field->pData;
    c4d0:	69e9      	ldr	r1, [r5, #28]
    
    if (bytes == NULL)
    c4d2:	b909      	cbnz	r1, c4d8 <encode_basic_field+0x64>
    }


    if (str == NULL)
    {
        size = 0; /* Treat null pointer as an empty string */
    c4d4:	460a      	mov	r2, r1
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8(str))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return pb_encode_string(stream, (const pb_byte_t*)str, size);
    c4d6:	e00e      	b.n	c4f6 <encode_basic_field+0x82>
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c4d8:	283f      	cmp	r0, #63	; 0x3f
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
    c4da:	880a      	ldrh	r2, [r1, #0]
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c4dc:	d80a      	bhi.n	c4f4 <encode_basic_field+0x80>
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
    c4de:	8a6b      	ldrh	r3, [r5, #18]
    c4e0:	3b02      	subs	r3, #2
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c4e2:	4293      	cmp	r3, r2
    c4e4:	d206      	bcs.n	c4f4 <encode_basic_field+0x80>
        PB_RETURN_ERROR(stream, "bytes size exceeded");
    c4e6:	6923      	ldr	r3, [r4, #16]
    c4e8:	4a26      	ldr	r2, [pc, #152]	; (c584 <encode_basic_field+0x110>)
            PB_RETURN_ERROR(stream, "invalid field type");
    c4ea:	2b00      	cmp	r3, #0
    c4ec:	bf08      	it	eq
    c4ee:	4613      	moveq	r3, r2
    c4f0:	6123      	str	r3, [r4, #16]
    c4f2:	e03d      	b.n	c570 <encode_basic_field+0xfc>
    return pb_encode_string(stream, bytes->bytes, (size_t)bytes->size);
    c4f4:	3102      	adds	r1, #2
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
}

static bool checkreturn pb_enc_fixed_length_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c4f6:	4620      	mov	r0, r4
}
    c4f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c4fc:	f018 b9db 	b.w	248b6 <pb_encode_string>
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
    c500:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
    c504:	2880      	cmp	r0, #128	; 0x80
    size_t max_size = (size_t)field->data_size;
    c506:	8a6b      	ldrh	r3, [r5, #18]
    const char *str = (const char*)field->pData;
    c508:	69e9      	ldr	r1, [r5, #28]
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
    c50a:	d00e      	beq.n	c52a <encode_basic_field+0xb6>
        if (max_size == 0)
    c50c:	b913      	cbnz	r3, c514 <encode_basic_field+0xa0>
            PB_RETURN_ERROR(stream, "zero-length string");
    c50e:	6923      	ldr	r3, [r4, #16]
    c510:	4a1d      	ldr	r2, [pc, #116]	; (c588 <encode_basic_field+0x114>)
    c512:	e7ea      	b.n	c4ea <encode_basic_field+0x76>
        max_size -= 1;
    c514:	3b01      	subs	r3, #1
    if (str == NULL)
    c516:	2900      	cmp	r1, #0
    c518:	d0dc      	beq.n	c4d4 <encode_basic_field+0x60>
    size_t size = 0;
    c51a:	2200      	movs	r2, #0
        while (size < max_size && *p != '\0')
    c51c:	429a      	cmp	r2, r3
    c51e:	5c88      	ldrb	r0, [r1, r2]
    c520:	d006      	beq.n	c530 <encode_basic_field+0xbc>
    c522:	2800      	cmp	r0, #0
    c524:	d0e7      	beq.n	c4f6 <encode_basic_field+0x82>
            size++;
    c526:	3201      	adds	r2, #1
            p++;
    c528:	e7f8      	b.n	c51c <encode_basic_field+0xa8>
        max_size = (size_t)-1;
    c52a:	f04f 33ff 	mov.w	r3, #4294967295
    c52e:	e7f2      	b.n	c516 <encode_basic_field+0xa2>
        if (*p != '\0')
    c530:	2800      	cmp	r0, #0
    c532:	d0e0      	beq.n	c4f6 <encode_basic_field+0x82>
            PB_RETURN_ERROR(stream, "unterminated string");
    c534:	6923      	ldr	r3, [r4, #16]
    c536:	4a15      	ldr	r2, [pc, #84]	; (c58c <encode_basic_field+0x118>)
    c538:	e7d7      	b.n	c4ea <encode_basic_field+0x76>
    if (field->submsg_desc == NULL)
    c53a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    c53c:	b912      	cbnz	r2, c544 <encode_basic_field+0xd0>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
    c53e:	6923      	ldr	r3, [r4, #16]
    c540:	4a13      	ldr	r2, [pc, #76]	; (c590 <encode_basic_field+0x11c>)
    c542:	e7d2      	b.n	c4ea <encode_basic_field+0x76>
    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
    c544:	2b09      	cmp	r3, #9
    c546:	d006      	beq.n	c556 <encode_basic_field+0xe2>
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
    c548:	4620      	mov	r0, r4
    c54a:	69ea      	ldr	r2, [r5, #28]
    c54c:	6a69      	ldr	r1, [r5, #36]	; 0x24
}
    c54e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
    c552:	f7ff bf3f 	b.w	c3d4 <pb_encode_submessage>
    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
    c556:	6a2a      	ldr	r2, [r5, #32]
    c558:	2a00      	cmp	r2, #0
    c55a:	d0f5      	beq.n	c548 <encode_basic_field+0xd4>
        if (callback->funcs.encode)
    c55c:	f852 3c08 	ldr.w	r3, [r2, #-8]
    c560:	2b00      	cmp	r3, #0
    c562:	d0f1      	beq.n	c548 <encode_basic_field+0xd4>
            if (!callback->funcs.encode(stream, field, &callback->arg))
    c564:	4629      	mov	r1, r5
    c566:	4620      	mov	r0, r4
    c568:	3a04      	subs	r2, #4
    c56a:	4798      	blx	r3
    c56c:	2800      	cmp	r0, #0
    c56e:	d1eb      	bne.n	c548 <encode_basic_field+0xd4>
        return false;
    c570:	2000      	movs	r0, #0
}
    c572:	bd70      	pop	{r4, r5, r6, pc}
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c574:	8a6a      	ldrh	r2, [r5, #18]
    c576:	69e9      	ldr	r1, [r5, #28]
    c578:	e7bd      	b.n	c4f6 <encode_basic_field+0x82>
            PB_RETURN_ERROR(stream, "invalid field type");
    c57a:	6923      	ldr	r3, [r4, #16]
    c57c:	4a05      	ldr	r2, [pc, #20]	; (c594 <encode_basic_field+0x120>)
    c57e:	e7b4      	b.n	c4ea <encode_basic_field+0x76>
        return true;
    c580:	2001      	movs	r0, #1
    c582:	e7f6      	b.n	c572 <encode_basic_field+0xfe>
    c584:	0002c107 	.word	0x0002c107
    c588:	0002c11b 	.word	0x0002c11b
    c58c:	0002c12e 	.word	0x0002c12e
    c590:	0002c142 	.word	0x0002c142
    c594:	0002c0e0 	.word	0x0002c0e0

0000c598 <encode_field>:
{
    c598:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c59c:	7d8b      	ldrb	r3, [r1, #22]
{
    c59e:	4605      	mov	r5, r0
    c5a0:	f003 0230 	and.w	r2, r3, #48	; 0x30
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c5a4:	2a30      	cmp	r2, #48	; 0x30
{
    c5a6:	460c      	mov	r4, r1
    c5a8:	b087      	sub	sp, #28
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c5aa:	d112      	bne.n	c5d2 <encode_field+0x3a>
        if (*(const pb_size_t*)field->pSize != field->tag)
    c5ac:	6a0b      	ldr	r3, [r1, #32]
    c5ae:	881a      	ldrh	r2, [r3, #0]
    c5b0:	8a0b      	ldrh	r3, [r1, #16]
    c5b2:	429a      	cmp	r2, r3
    c5b4:	d114      	bne.n	c5e0 <encode_field+0x48>
    if (!field->pData)
    c5b6:	69e2      	ldr	r2, [r4, #28]
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
    c5b8:	7da3      	ldrb	r3, [r4, #22]
    if (!field->pData)
    c5ba:	b9ea      	cbnz	r2, c5f8 <encode_field+0x60>
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
    c5bc:	f013 0f30 	tst.w	r3, #48	; 0x30
    c5c0:	d10e      	bne.n	c5e0 <encode_field+0x48>
            PB_RETURN_ERROR(stream, "missing required field");
    c5c2:	692b      	ldr	r3, [r5, #16]
    c5c4:	4a69      	ldr	r2, [pc, #420]	; (c76c <encode_field+0x1d4>)
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
    c5c6:	2b00      	cmp	r3, #0
    c5c8:	bf08      	it	eq
    c5ca:	4613      	moveq	r3, r2
    c5cc:	612b      	str	r3, [r5, #16]
        PB_RETURN_ERROR(stream, "array max size exceeded");
    c5ce:	2000      	movs	r0, #0
    c5d0:	e007      	b.n	c5e2 <encode_field+0x4a>
    else if (PB_HTYPE(field->type) == PB_HTYPE_OPTIONAL)
    c5d2:	2a10      	cmp	r2, #16
    c5d4:	d1ef      	bne.n	c5b6 <encode_field+0x1e>
        if (field->pSize)
    c5d6:	6a0a      	ldr	r2, [r1, #32]
    c5d8:	b132      	cbz	r2, c5e8 <encode_field+0x50>
        if (p[i] != 0)
    c5da:	7813      	ldrb	r3, [r2, #0]
    c5dc:	2b00      	cmp	r3, #0
    c5de:	d1ea      	bne.n	c5b6 <encode_field+0x1e>
            return true;
    c5e0:	2001      	movs	r0, #1
}
    c5e2:	b007      	add	sp, #28
    c5e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        else if (PB_ATYPE(field->type) == PB_ATYPE_STATIC)
    c5e8:	2b3f      	cmp	r3, #63	; 0x3f
    c5ea:	d8e4      	bhi.n	c5b6 <encode_field+0x1e>
            if (pb_check_proto3_default_value(field))
    c5ec:	4608      	mov	r0, r1
    c5ee:	f7ff fddd 	bl	c1ac <pb_check_proto3_default_value>
    c5f2:	2800      	cmp	r0, #0
    c5f4:	d0df      	beq.n	c5b6 <encode_field+0x1e>
    c5f6:	e7f3      	b.n	c5e0 <encode_field+0x48>
    if (PB_ATYPE(field->type) == PB_ATYPE_CALLBACK)
    c5f8:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
    c5fc:	2a40      	cmp	r2, #64	; 0x40
    c5fe:	d10c      	bne.n	c61a <encode_field+0x82>
    if (field->descriptor->field_callback != NULL)
    c600:	6823      	ldr	r3, [r4, #0]
    c602:	68db      	ldr	r3, [r3, #12]
    c604:	2b00      	cmp	r3, #0
    c606:	d0eb      	beq.n	c5e0 <encode_field+0x48>
        if (!field->descriptor->field_callback(NULL, stream, field))
    c608:	4622      	mov	r2, r4
    c60a:	4629      	mov	r1, r5
    c60c:	2000      	movs	r0, #0
    c60e:	4798      	blx	r3
    c610:	2800      	cmp	r0, #0
    c612:	d1e5      	bne.n	c5e0 <encode_field+0x48>
            PB_RETURN_ERROR(stream, "callback error");
    c614:	692b      	ldr	r3, [r5, #16]
    c616:	4a56      	ldr	r2, [pc, #344]	; (c770 <encode_field+0x1d8>)
    c618:	e7d5      	b.n	c5c6 <encode_field+0x2e>
    else if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
    c61a:	f003 0130 	and.w	r1, r3, #48	; 0x30
    c61e:	2920      	cmp	r1, #32
    c620:	f040 809d 	bne.w	c75e <encode_field+0x1c6>
    count = *(pb_size_t*)field->pSize;
    c624:	6a21      	ldr	r1, [r4, #32]
    c626:	880e      	ldrh	r6, [r1, #0]
    if (count == 0)
    c628:	2e00      	cmp	r6, #0
    c62a:	d0d9      	beq.n	c5e0 <encode_field+0x48>
    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
    c62c:	2a80      	cmp	r2, #128	; 0x80
    c62e:	d120      	bne.n	c672 <encode_field+0xda>
    if (PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
    c630:	f003 030f 	and.w	r3, r3, #15
    c634:	2b05      	cmp	r3, #5
    c636:	d85e      	bhi.n	c6f6 <encode_field+0x15e>
        if (!pb_encode_tag(stream, PB_WT_STRING, field->tag))
    c638:	2102      	movs	r1, #2
    c63a:	4628      	mov	r0, r5
    c63c:	8a22      	ldrh	r2, [r4, #16]
    c63e:	f018 f934 	bl	248aa <pb_encode_tag>
    c642:	2800      	cmp	r0, #0
    c644:	d0c3      	beq.n	c5ce <encode_field+0x36>
        if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32)
    c646:	7da3      	ldrb	r3, [r4, #22]
    c648:	f003 030f 	and.w	r3, r3, #15
    c64c:	2b04      	cmp	r3, #4
    c64e:	d116      	bne.n	c67e <encode_field+0xe6>
            size = 4 * (size_t)count;
    c650:	00b7      	lsls	r7, r6, #2
        if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c652:	463a      	mov	r2, r7
    c654:	2300      	movs	r3, #0
    c656:	4628      	mov	r0, r5
    c658:	f018 f8d9 	bl	2480e <pb_encode_varint>
    c65c:	2800      	cmp	r0, #0
    c65e:	d0b6      	beq.n	c5ce <encode_field+0x36>
        if (stream->callback == NULL)
    c660:	6829      	ldr	r1, [r5, #0]
    c662:	bb79      	cbnz	r1, c6c4 <encode_field+0x12c>
            return pb_write(stream, NULL, size); /* Just sizing.. */
    c664:	463a      	mov	r2, r7
    c666:	4628      	mov	r0, r5
}
    c668:	b007      	add	sp, #28
    c66a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
            return pb_write(stream, NULL, size); /* Just sizing.. */
    c66e:	f7ff be11 	b.w	c294 <pb_write>
    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
    c672:	8aa2      	ldrh	r2, [r4, #20]
    c674:	42b2      	cmp	r2, r6
    c676:	d2db      	bcs.n	c630 <encode_field+0x98>
        PB_RETURN_ERROR(stream, "array max size exceeded");
    c678:	692b      	ldr	r3, [r5, #16]
    c67a:	4a3e      	ldr	r2, [pc, #248]	; (c774 <encode_field+0x1dc>)
    c67c:	e7a3      	b.n	c5c6 <encode_field+0x2e>
        else if (PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c67e:	2b05      	cmp	r3, #5
    c680:	d101      	bne.n	c686 <encode_field+0xee>
            size = 8 * (size_t)count;
    c682:	00f7      	lsls	r7, r6, #3
    c684:	e7e5      	b.n	c652 <encode_field+0xba>
            void *pData_orig = field->pData;
    c686:	2700      	movs	r7, #0
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
    c688:	2214      	movs	r2, #20
    c68a:	2100      	movs	r1, #0
    c68c:	a801      	add	r0, sp, #4
    c68e:	f01d f8ca 	bl	29826 <memset>
            void *pData_orig = field->pData;
    c692:	f8d4 801c 	ldr.w	r8, [r4, #28]
                if (!pb_enc_varint(&sizestream, field))
    c696:	4621      	mov	r1, r4
    c698:	a801      	add	r0, sp, #4
    c69a:	f7ff fe1d 	bl	c2d8 <pb_enc_varint>
    c69e:	b928      	cbnz	r0, c6ac <encode_field+0x114>
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
    c6a0:	692b      	ldr	r3, [r5, #16]
    c6a2:	2b00      	cmp	r3, #0
    c6a4:	d192      	bne.n	c5cc <encode_field+0x34>
    c6a6:	9b05      	ldr	r3, [sp, #20]
    c6a8:	4a33      	ldr	r2, [pc, #204]	; (c778 <encode_field+0x1e0>)
    c6aa:	e78c      	b.n	c5c6 <encode_field+0x2e>
                field->pData = (char*)field->pData + field->data_size;
    c6ac:	69e3      	ldr	r3, [r4, #28]
    c6ae:	8a62      	ldrh	r2, [r4, #18]
            for (i = 0; i < count; i++)
    c6b0:	3701      	adds	r7, #1
                field->pData = (char*)field->pData + field->data_size;
    c6b2:	4413      	add	r3, r2
    c6b4:	61e3      	str	r3, [r4, #28]
            for (i = 0; i < count; i++)
    c6b6:	b2bb      	uxth	r3, r7
    c6b8:	429e      	cmp	r6, r3
    c6ba:	d8ec      	bhi.n	c696 <encode_field+0xfe>
            size = sizestream.bytes_written;
    c6bc:	9f04      	ldr	r7, [sp, #16]
            field->pData = pData_orig;
    c6be:	f8c4 801c 	str.w	r8, [r4, #28]
            size = sizestream.bytes_written;
    c6c2:	e7c6      	b.n	c652 <encode_field+0xba>
    c6c4:	2700      	movs	r7, #0
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c6c6:	7da3      	ldrb	r3, [r4, #22]
                if (!pb_enc_fixed(stream, field))
    c6c8:	4621      	mov	r1, r4
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c6ca:	f003 030e 	and.w	r3, r3, #14
    c6ce:	2b04      	cmp	r3, #4
                if (!pb_enc_fixed(stream, field))
    c6d0:	4628      	mov	r0, r5
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c6d2:	d10d      	bne.n	c6f0 <encode_field+0x158>
                if (!pb_enc_fixed(stream, field))
    c6d4:	f7ff fe46 	bl	c364 <pb_enc_fixed>
    c6d8:	2800      	cmp	r0, #0
    c6da:	f43f af78 	beq.w	c5ce <encode_field+0x36>
            field->pData = (char*)field->pData + field->data_size;
    c6de:	69e3      	ldr	r3, [r4, #28]
    c6e0:	8a62      	ldrh	r2, [r4, #18]
        for (i = 0; i < count; i++)
    c6e2:	3701      	adds	r7, #1
            field->pData = (char*)field->pData + field->data_size;
    c6e4:	4413      	add	r3, r2
    c6e6:	61e3      	str	r3, [r4, #28]
        for (i = 0; i < count; i++)
    c6e8:	b2bb      	uxth	r3, r7
    c6ea:	429e      	cmp	r6, r3
    c6ec:	d8eb      	bhi.n	c6c6 <encode_field+0x12e>
    c6ee:	e777      	b.n	c5e0 <encode_field+0x48>
                if (!pb_enc_varint(stream, field))
    c6f0:	f7ff fdf2 	bl	c2d8 <pb_enc_varint>
    c6f4:	e7f0      	b.n	c6d8 <encode_field+0x140>
    c6f6:	f04f 0800 	mov.w	r8, #0
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
    c6fa:	7da3      	ldrb	r3, [r4, #22]
    c6fc:	f003 03ce 	and.w	r3, r3, #206	; 0xce
    c700:	2b86      	cmp	r3, #134	; 0x86
    c702:	d127      	bne.n	c754 <encode_field+0x1bc>
                void *pData_orig = field->pData;
    c704:	69e7      	ldr	r7, [r4, #28]
                    status = pb_encode_tag_for_field(stream, field) &&
    c706:	4621      	mov	r1, r4
                field->pData = *(void* const*)field->pData;
    c708:	f8d7 9000 	ldr.w	r9, [r7]
                    status = pb_encode_tag_for_field(stream, field) &&
    c70c:	4628      	mov	r0, r5
                field->pData = *(void* const*)field->pData;
    c70e:	f8c4 901c 	str.w	r9, [r4, #28]
                if (!field->pData)
    c712:	f1b9 0f00 	cmp.w	r9, #0
    c716:	d11a      	bne.n	c74e <encode_field+0x1b6>
                    status = pb_encode_tag_for_field(stream, field) &&
    c718:	f7ff fe3a 	bl	c390 <pb_encode_tag_for_field>
    c71c:	b908      	cbnz	r0, c722 <encode_field+0x18a>
                field->pData = pData_orig;
    c71e:	61e7      	str	r7, [r4, #28]
                if (!status)
    c720:	e755      	b.n	c5ce <encode_field+0x36>
        return pb_write(stream, &byte, 1);
    c722:	2201      	movs	r2, #1
    c724:	4628      	mov	r0, r5
    c726:	a901      	add	r1, sp, #4
        pb_byte_t byte = (pb_byte_t)value;
    c728:	f88d 9004 	strb.w	r9, [sp, #4]
        return pb_write(stream, &byte, 1);
    c72c:	f7ff fdb2 	bl	c294 <pb_write>
                field->pData = pData_orig;
    c730:	61e7      	str	r7, [r4, #28]
                if (!encode_basic_field(stream, field))
    c732:	2800      	cmp	r0, #0
    c734:	f43f af4b 	beq.w	c5ce <encode_field+0x36>
            field->pData = (char*)field->pData + field->data_size;
    c738:	69e3      	ldr	r3, [r4, #28]
    c73a:	8a62      	ldrh	r2, [r4, #18]
        for (i = 0; i < count; i++)
    c73c:	f108 0801 	add.w	r8, r8, #1
            field->pData = (char*)field->pData + field->data_size;
    c740:	4413      	add	r3, r2
    c742:	61e3      	str	r3, [r4, #28]
        for (i = 0; i < count; i++)
    c744:	fa1f f388 	uxth.w	r3, r8
    c748:	429e      	cmp	r6, r3
    c74a:	d8d6      	bhi.n	c6fa <encode_field+0x162>
    c74c:	e748      	b.n	c5e0 <encode_field+0x48>
                    status = encode_basic_field(stream, field);
    c74e:	f7ff fe91 	bl	c474 <encode_basic_field>
    c752:	e7ed      	b.n	c730 <encode_field+0x198>
                if (!encode_basic_field(stream, field))
    c754:	4621      	mov	r1, r4
    c756:	4628      	mov	r0, r5
    c758:	f7ff fe8c 	bl	c474 <encode_basic_field>
    c75c:	e7e9      	b.n	c732 <encode_field+0x19a>
        return encode_basic_field(stream, field);
    c75e:	4621      	mov	r1, r4
    c760:	4628      	mov	r0, r5
}
    c762:	b007      	add	sp, #28
    c764:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        return encode_basic_field(stream, field);
    c768:	f7ff be84 	b.w	c474 <encode_basic_field>
    c76c:	0002c15b 	.word	0x0002c15b
    c770:	0002c172 	.word	0x0002c172
    c774:	0002c181 	.word	0x0002c181
    c778:	0002c199 	.word	0x0002c199

0000c77c <pb_encode>:
{
    c77c:	b530      	push	{r4, r5, lr}
    c77e:	b095      	sub	sp, #84	; 0x54
    c780:	4604      	mov	r4, r0
    if (!pb_field_iter_begin_const(&iter, fields, src_struct))
    c782:	4668      	mov	r0, sp
    c784:	f018 f81e 	bl	247c4 <pb_field_iter_begin_const>
    c788:	b370      	cbz	r0, c7e8 <pb_encode+0x6c>
        if (PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
    c78a:	f89d 3016 	ldrb.w	r3, [sp, #22]
    c78e:	f003 030f 	and.w	r3, r3, #15
    c792:	2b0a      	cmp	r3, #10
    c794:	d121      	bne.n	c7da <pb_encode+0x5e>
    const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
    c796:	9b07      	ldr	r3, [sp, #28]
    c798:	681d      	ldr	r5, [r3, #0]
    while (extension)
    c79a:	b91d      	cbnz	r5, c7a4 <pb_encode+0x28>
    } while (pb_field_iter_next(&iter));
    c79c:	4668      	mov	r0, sp
    c79e:	f018 f806 	bl	247ae <pb_field_iter_next>
    c7a2:	e7f1      	b.n	c788 <pb_encode+0xc>
        if (extension->type->encode)
    c7a4:	682b      	ldr	r3, [r5, #0]
            status = extension->type->encode(stream, extension);
    c7a6:	4629      	mov	r1, r5
        if (extension->type->encode)
    c7a8:	685b      	ldr	r3, [r3, #4]
    c7aa:	b123      	cbz	r3, c7b6 <pb_encode+0x3a>
            status = extension->type->encode(stream, extension);
    c7ac:	4620      	mov	r0, r4
    c7ae:	4798      	blx	r3
        if (!status)
    c7b0:	b158      	cbz	r0, c7ca <pb_encode+0x4e>
        extension = extension->next;
    c7b2:	68ad      	ldr	r5, [r5, #8]
    c7b4:	e7f1      	b.n	c79a <pb_encode+0x1e>
    if (!pb_field_iter_begin_extension_const(&iter, extension))
    c7b6:	a80a      	add	r0, sp, #40	; 0x28
    c7b8:	f018 f806 	bl	247c8 <pb_field_iter_begin_extension_const>
    c7bc:	b940      	cbnz	r0, c7d0 <pb_encode+0x54>
        PB_RETURN_ERROR(stream, "invalid extension");
    c7be:	6923      	ldr	r3, [r4, #16]
    c7c0:	4a0a      	ldr	r2, [pc, #40]	; (c7ec <pb_encode+0x70>)
    c7c2:	2b00      	cmp	r3, #0
    c7c4:	bf08      	it	eq
    c7c6:	4613      	moveq	r3, r2
    c7c8:	6123      	str	r3, [r4, #16]
                return false;
    c7ca:	2000      	movs	r0, #0
}
    c7cc:	b015      	add	sp, #84	; 0x54
    c7ce:	bd30      	pop	{r4, r5, pc}
    return encode_field(stream, &iter);
    c7d0:	4620      	mov	r0, r4
    c7d2:	a90a      	add	r1, sp, #40	; 0x28
    c7d4:	f7ff fee0 	bl	c598 <encode_field>
    c7d8:	e7ea      	b.n	c7b0 <pb_encode+0x34>
            if (!encode_field(stream, &iter))
    c7da:	4669      	mov	r1, sp
    c7dc:	4620      	mov	r0, r4
    c7de:	f7ff fedb 	bl	c598 <encode_field>
    c7e2:	2800      	cmp	r0, #0
    c7e4:	d1da      	bne.n	c79c <pb_encode+0x20>
    c7e6:	e7f0      	b.n	c7ca <pb_encode+0x4e>
        return true; /* Empty message type */
    c7e8:	2001      	movs	r0, #1
    c7ea:	e7ef      	b.n	c7cc <pb_encode+0x50>
    c7ec:	0002c1a0 	.word	0x0002c1a0

0000c7f0 <cbvprintf_package>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
    c7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c7f4:	b091      	sub	sp, #68	; 0x44
    c7f6:	9300      	str	r3, [sp, #0]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
    c7f8:	f002 0304 	and.w	r3, r2, #4
    c7fc:	9301      	str	r3, [sp, #4]
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    c7fe:	f3c2 03c2 	ubfx	r3, r2, #3, #3
    c802:	3301      	adds	r3, #1
    c804:	9304      	str	r3, [sp, #16]
	bool is_str_arg = false;
	union cbprintf_package_hdr *pkg_hdr = packaged;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
    c806:	0783      	lsls	r3, r0, #30
{
    c808:	4605      	mov	r5, r0
    c80a:	460e      	mov	r6, r1
    c80c:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
    c810:	9202      	str	r2, [sp, #8]
	if ((uintptr_t)packaged % sizeof(void *)) {
    c812:	f040 81fe 	bne.w	cc12 <cbvprintf_package+0x422>
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * multiple of pointer size for the above to preserve alignment.
	 *
	 * Refer to union cbprintf_package_hdr for more details.
	 */
	buf += sizeof(*pkg_hdr);
    c816:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
    c818:	b130      	cbz	r0, c828 <cbvprintf_package+0x38>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
    c81a:	2907      	cmp	r1, #7
    c81c:	d809      	bhi.n	c832 <cbvprintf_package+0x42>
		return -ENOSPC;
    c81e:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
    c822:	b011      	add	sp, #68	; 0x44
    c824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
    c828:	f001 0607 	and.w	r6, r1, #7
    c82c:	1d34      	adds	r4, r6, #4
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
    c82e:	f1c6 0608 	rsb	r6, r6, #8
	unsigned int s_ro_cnt = 0; /* number of ro strings */
    c832:	f04f 0800 	mov.w	r8, #0
	align = VA_STACK_ALIGN(char *);
    c836:	f04f 0b04 	mov.w	fp, #4
	s = fmt--;
    c83a:	9b00      	ldr	r3, [sp, #0]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
    c83c:	4647      	mov	r7, r8
	s = fmt--;
    c83e:	1e59      	subs	r1, r3, #1
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
    c840:	f04f 32ff 	mov.w	r2, #4294967295
	bool parsing = false;
    c844:	4643      	mov	r3, r8
	size = sizeof(char *);
    c846:	46da      	mov	sl, fp
	unsigned int s_rw_cnt = 0; /* number of rw strings */
    c848:	f8cd 800c 	str.w	r8, [sp, #12]
			if (buf0 != NULL) {
    c84c:	b10d      	cbz	r5, c852 <cbvprintf_package+0x62>
				*(const char **)buf = s;
    c84e:	9800      	ldr	r0, [sp, #0]
    c850:	6020      	str	r0, [r4, #0]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c852:	9804      	ldr	r0, [sp, #16]
    c854:	2800      	cmp	r0, #0
    c856:	f300 80e1 	bgt.w	ca1c <cbvprintf_package+0x22c>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
    c85a:	489c      	ldr	r0, [pc, #624]	; (cacc <cbvprintf_package+0x2dc>)
    c85c:	f8dd c000 	ldr.w	ip, [sp]
    c860:	4584      	cmp	ip, r0
    c862:	d303      	bcc.n	c86c <cbvprintf_package+0x7c>
    c864:	489a      	ldr	r0, [pc, #616]	; (cad0 <cbvprintf_package+0x2e0>)
    c866:	4584      	cmp	ip, r0
    c868:	f0c0 80d8 	bcc.w	ca1c <cbvprintf_package+0x22c>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c86c:	f8dd c008 	ldr.w	ip, [sp, #8]
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    c870:	eba4 0e05 	sub.w	lr, r4, r5
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c874:	f01c 0f02 	tst.w	ip, #2
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    c878:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c87c:	f000 80e9 	beq.w	ca52 <cbvprintf_package+0x262>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c880:	f04f 0c00 	mov.w	ip, #0
    c884:	e0d3      	b.n	ca2e <cbvprintf_package+0x23e>
			switch (*fmt) {
    c886:	287a      	cmp	r0, #122	; 0x7a
    c888:	d864      	bhi.n	c954 <cbvprintf_package+0x164>
    c88a:	284b      	cmp	r0, #75	; 0x4b
    c88c:	d80f      	bhi.n	c8ae <cbvprintf_package+0xbe>
    c88e:	2847      	cmp	r0, #71	; 0x47
    c890:	d860      	bhi.n	c954 <cbvprintf_package+0x164>
    c892:	2829      	cmp	r0, #41	; 0x29
    c894:	d82f      	bhi.n	c8f6 <cbvprintf_package+0x106>
    c896:	2825      	cmp	r0, #37	; 0x25
    c898:	d05b      	beq.n	c952 <cbvprintf_package+0x162>
    c89a:	d85b      	bhi.n	c954 <cbvprintf_package+0x164>
    c89c:	2820      	cmp	r0, #32
    c89e:	d07f      	beq.n	c9a0 <cbvprintf_package+0x1b0>
    c8a0:	f1a0 0923 	sub.w	r9, r0, #35	; 0x23
    c8a4:	f1d9 0300 	rsbs	r3, r9, #0
    c8a8:	eb43 0309 	adc.w	r3, r3, r9
    c8ac:	e078      	b.n	c9a0 <cbvprintf_package+0x1b0>
    c8ae:	f1a0 0e4c 	sub.w	lr, r0, #76	; 0x4c
    c8b2:	f1be 0f2e 	cmp.w	lr, #46	; 0x2e
    c8b6:	d84d      	bhi.n	c954 <cbvprintf_package+0x164>
    c8b8:	e8df f00e 	tbb	[pc, lr]
    c8bc:	4c4c4c72 	.word	0x4c4c4c72
    c8c0:	4c4c4c4c 	.word	0x4c4c4c4c
    c8c4:	4c4c4c4c 	.word	0x4c4c4c4c
    c8c8:	4c4c4c4e 	.word	0x4c4c4c4e
    c8cc:	4c4c4c4c 	.word	0x4c4c4c4c
    c8d0:	4e4c5c4c 	.word	0x4e4c5c4c
    c8d4:	5c5c5c4e 	.word	0x5c5c5c4e
    c8d8:	4c6f4e72 	.word	0x4c6f4e72
    c8dc:	4e184c72 	.word	0x4e184c72
    c8e0:	814c4c18 	.word	0x814c4c18
    c8e4:	4c4c4e7e 	.word	0x4c4c4e7e
    c8e8:	4c4e      	.short	0x4c4e
    c8ea:	7e          	.byte	0x7e
    c8eb:	00          	.byte	0x00
    c8ec:	2000      	movs	r0, #0
    c8ee:	2300      	movs	r3, #0
				align = VA_STACK_ALIGN(void *);
    c8f0:	f04f 0b04 	mov.w	fp, #4
    c8f4:	e03c      	b.n	c970 <cbvprintf_package+0x180>
			switch (*fmt) {
    c8f6:	f1a0 0e2a 	sub.w	lr, r0, #42	; 0x2a
    c8fa:	2001      	movs	r0, #1
    c8fc:	fa5f fe8e 	uxtb.w	lr, lr
    c900:	fa00 fe0e 	lsl.w	lr, r0, lr
    c904:	f64f 70da 	movw	r0, #65498	; 0xffda
    c908:	ea1e 0f00 	tst.w	lr, r0
    c90c:	d148      	bne.n	c9a0 <cbvprintf_package+0x1b0>
    c90e:	f01e 5062 	ands.w	r0, lr, #947912704	; 0x38800000
    c912:	d12f      	bne.n	c974 <cbvprintf_package+0x184>
    c914:	f01e 0301 	ands.w	r3, lr, #1
    c918:	d042      	beq.n	c9a0 <cbvprintf_package+0x1b0>
		buf = (void *) ROUND_UP(buf, align);
    c91a:	3c01      	subs	r4, #1
    c91c:	445c      	add	r4, fp
    c91e:	f1cb 0e00 	rsb	lr, fp, #0
    c922:	ea04 040e 	and.w	r4, r4, lr
		if (buf0 != NULL && BUF_OFFSET + size > len) {
    c926:	2d00      	cmp	r5, #0
    c928:	d05e      	beq.n	c9e8 <cbvprintf_package+0x1f8>
    c92a:	ebaa 0e05 	sub.w	lr, sl, r5
    c92e:	44a6      	add	lr, r4
    c930:	4576      	cmp	r6, lr
    c932:	f4ff af74 	bcc.w	c81e <cbvprintf_package+0x2e>
		if (is_str_arg) {
    c936:	2800      	cmp	r0, #0
    c938:	d168      	bne.n	ca0c <cbvprintf_package+0x21c>
		} else if (size == sizeof(int)) {
    c93a:	f1ba 0f04 	cmp.w	sl, #4
    c93e:	d143      	bne.n	c9c8 <cbvprintf_package+0x1d8>
			int v = va_arg(ap, int);
    c940:	46e1      	mov	r9, ip
    c942:	f859 0b04 	ldr.w	r0, [r9], #4
				*(int *)buf = v;
    c946:	6020      	str	r0, [r4, #0]
			buf += sizeof(int);
    c948:	46cc      	mov	ip, r9
    c94a:	f04f 0a04 	mov.w	sl, #4
    c94e:	3404      	adds	r4, #4
    c950:	e026      	b.n	c9a0 <cbvprintf_package+0x1b0>
				arg_idx--;
    c952:	3a01      	subs	r2, #1
				parsing = false;
    c954:	2300      	movs	r3, #0
				continue;
    c956:	e023      	b.n	c9a0 <cbvprintf_package+0x1b0>
				if (fmt[-1] == 'l') {
    c958:	f811 3c01 	ldrb.w	r3, [r1, #-1]
    c95c:	2b6c      	cmp	r3, #108	; 0x6c
    c95e:	d130      	bne.n	c9c2 <cbvprintf_package+0x1d2>
					if (fmt[-2] == 'l') {
    c960:	2000      	movs	r0, #0
    c962:	f811 3c02 	ldrb.w	r3, [r1, #-2]
    c966:	2b6c      	cmp	r3, #108	; 0x6c
				parsing = false;
    c968:	4603      	mov	r3, r0
					if (fmt[-2] == 'l') {
    c96a:	d1c1      	bne.n	c8f0 <cbvprintf_package+0x100>
						align = VA_STACK_ALIGN(long long);
    c96c:	f04f 0b08 	mov.w	fp, #8
				size = sizeof(void *);
    c970:	46da      	mov	sl, fp
    c972:	e7d2      	b.n	c91a <cbvprintf_package+0x12a>
					v.ld = va_arg(ap, long double);
    c974:	f10c 0907 	add.w	r9, ip, #7
    c978:	f029 0c07 	bic.w	ip, r9, #7
				buf = (void *) ROUND_UP(buf, align);
    c97c:	3407      	adds	r4, #7
    c97e:	f024 0407 	bic.w	r4, r4, #7
					v.ld = va_arg(ap, long double);
    c982:	e8fc ab02 	ldrd	sl, fp, [ip], #8
				if (buf0 != NULL) {
    c986:	b135      	cbz	r5, c996 <cbvprintf_package+0x1a6>
					if (BUF_OFFSET + size > len) {
    c988:	9805      	ldr	r0, [sp, #20]
    c98a:	4420      	add	r0, r4
    c98c:	42b0      	cmp	r0, r6
    c98e:	f63f af46 	bhi.w	c81e <cbvprintf_package+0x2e>
						*(long double *)buf = v.ld;
    c992:	e9c4 ab00 	strd	sl, fp, [r4]
				parsing = false;
    c996:	2300      	movs	r3, #0
				buf += size;
    c998:	3408      	adds	r4, #8
			switch (*fmt) {
    c99a:	f04f 0b08 	mov.w	fp, #8
    c99e:	46da      	mov	sl, fp
			if (*++fmt == '\0') {
    c9a0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    c9a4:	2800      	cmp	r0, #0
    c9a6:	f000 80bc 	beq.w	cb22 <cbvprintf_package+0x332>
			if (!parsing) {
    c9aa:	2b00      	cmp	r3, #0
    c9ac:	f47f af6b 	bne.w	c886 <cbvprintf_package+0x96>
				if (*fmt == '%') {
    c9b0:	2825      	cmp	r0, #37	; 0x25
    c9b2:	d1f5      	bne.n	c9a0 <cbvprintf_package+0x1b0>
					parsing = true;
    c9b4:	2301      	movs	r3, #1
					arg_idx++;
    c9b6:	3201      	adds	r2, #1
				align = VA_STACK_ALIGN(size_t);
    c9b8:	f04f 0b04 	mov.w	fp, #4
    c9bc:	e7ef      	b.n	c99e <cbvprintf_package+0x1ae>
			switch (*fmt) {
    c9be:	4618      	mov	r0, r3
    c9c0:	e795      	b.n	c8ee <cbvprintf_package+0xfe>
    c9c2:	2000      	movs	r0, #0
				parsing = false;
    c9c4:	4603      	mov	r3, r0
    c9c6:	e7a8      	b.n	c91a <cbvprintf_package+0x12a>
		} else if (size == sizeof(long long)) {
    c9c8:	f1ba 0f08 	cmp.w	sl, #8
    c9cc:	f040 809b 	bne.w	cb06 <cbvprintf_package+0x316>
			long long v = va_arg(ap, long long);
    c9d0:	f10c 0907 	add.w	r9, ip, #7
    c9d4:	f029 0c07 	bic.w	ip, r9, #7
    c9d8:	e8fc 9a02 	ldrd	r9, sl, [ip], #8
					*(long long *)buf = v;
    c9dc:	e9c4 9a00 	strd	r9, sl, [r4]
			buf += sizeof(long long);
    c9e0:	f04f 0a08 	mov.w	sl, #8
    c9e4:	3408      	adds	r4, #8
    c9e6:	e7db      	b.n	c9a0 <cbvprintf_package+0x1b0>
		if (is_str_arg) {
    c9e8:	b980      	cbnz	r0, ca0c <cbvprintf_package+0x21c>
		} else if (size == sizeof(int)) {
    c9ea:	f1ba 0f04 	cmp.w	sl, #4
    c9ee:	d102      	bne.n	c9f6 <cbvprintf_package+0x206>
			int v = va_arg(ap, int);
    c9f0:	f10c 0904 	add.w	r9, ip, #4
			if (buf0 != NULL) {
    c9f4:	e7a8      	b.n	c948 <cbvprintf_package+0x158>
		} else if (size == sizeof(long long)) {
    c9f6:	f1ba 0f08 	cmp.w	sl, #8
    c9fa:	f040 8084 	bne.w	cb06 <cbvprintf_package+0x316>
			long long v = va_arg(ap, long long);
    c9fe:	f10c 0907 	add.w	r9, ip, #7
    ca02:	f029 0907 	bic.w	r9, r9, #7
    ca06:	f109 0c08 	add.w	ip, r9, #8
			if (buf0 != NULL) {
    ca0a:	e7e9      	b.n	c9e0 <cbvprintf_package+0x1f0>
			s = va_arg(ap, char *);
    ca0c:	46e1      	mov	r9, ip
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    ca0e:	9804      	ldr	r0, [sp, #16]
    ca10:	3801      	subs	r0, #1
    ca12:	9004      	str	r0, [sp, #16]
			s = va_arg(ap, char *);
    ca14:	f859 0b04 	ldr.w	r0, [r9], #4
    ca18:	9000      	str	r0, [sp, #0]
    ca1a:	e717      	b.n	c84c <cbvprintf_package+0x5c>
			if (is_ro && !do_ro) {
    ca1c:	9802      	ldr	r0, [sp, #8]
    ca1e:	0780      	lsls	r0, r0, #30
    ca20:	d548      	bpl.n	cab4 <cbvprintf_package+0x2c4>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    ca22:	f04f 0c01 	mov.w	ip, #1
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    ca26:	eba4 0e05 	sub.w	lr, r4, r5
    ca2a:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    ca2e:	f5be 7f00 	cmp.w	lr, #512	; 0x200
    ca32:	d31d      	bcc.n	ca70 <cbvprintf_package+0x280>
					__ASSERT(false, "String with too many arguments");
    ca34:	4927      	ldr	r1, [pc, #156]	; (cad4 <cbvprintf_package+0x2e4>)
    ca36:	f240 237b 	movw	r3, #635	; 0x27b
    ca3a:	4a27      	ldr	r2, [pc, #156]	; (cad8 <cbvprintf_package+0x2e8>)
    ca3c:	4827      	ldr	r0, [pc, #156]	; (cadc <cbvprintf_package+0x2ec>)
    ca3e:	f018 f952 	bl	24ce6 <assert_print>
    ca42:	4827      	ldr	r0, [pc, #156]	; (cae0 <cbvprintf_package+0x2f0>)
    ca44:	f018 f94f 	bl	24ce6 <assert_print>
    ca48:	f240 217b 	movw	r1, #635	; 0x27b
					__ASSERT(false, "str_ptr_pos[] too small");
    ca4c:	4822      	ldr	r0, [pc, #136]	; (cad8 <cbvprintf_package+0x2e8>)
    ca4e:	f018 f943 	bl	24cd8 <assert_post_action>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    ca52:	2f0f      	cmp	r7, #15
    ca54:	d80e      	bhi.n	ca74 <cbvprintf_package+0x284>
				if (buf0 != NULL) {
    ca56:	2d00      	cmp	r5, #0
    ca58:	d046      	beq.n	cae8 <cbvprintf_package+0x2f8>
					str_ptr_pos[s_idx] = s_ptr_idx;
    ca5a:	f107 0c40 	add.w	ip, r7, #64	; 0x40
    ca5e:	44ec      	add	ip, sp
    ca60:	f80c 0c20 	strb.w	r0, [ip, #-32]
					str_ptr_arg[s_idx] = arg_idx;
    ca64:	f80c 2c10 	strb.w	r2, [ip, #-16]
						s_rw_cnt++;
    ca68:	9803      	ldr	r0, [sp, #12]
    ca6a:	3001      	adds	r0, #1
    ca6c:	9003      	str	r0, [sp, #12]
    ca6e:	e020      	b.n	cab2 <cbvprintf_package+0x2c2>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    ca70:	2f0f      	cmp	r7, #15
    ca72:	d90c      	bls.n	ca8e <cbvprintf_package+0x29e>
					__ASSERT(false, "str_ptr_pos[] too small");
    ca74:	4917      	ldr	r1, [pc, #92]	; (cad4 <cbvprintf_package+0x2e4>)
    ca76:	f44f 7320 	mov.w	r3, #640	; 0x280
    ca7a:	4a17      	ldr	r2, [pc, #92]	; (cad8 <cbvprintf_package+0x2e8>)
    ca7c:	4817      	ldr	r0, [pc, #92]	; (cadc <cbvprintf_package+0x2ec>)
    ca7e:	f018 f932 	bl	24ce6 <assert_print>
    ca82:	4818      	ldr	r0, [pc, #96]	; (cae4 <cbvprintf_package+0x2f4>)
    ca84:	f018 f92f 	bl	24ce6 <assert_print>
    ca88:	f44f 7120 	mov.w	r1, #640	; 0x280
    ca8c:	e7de      	b.n	ca4c <cbvprintf_package+0x25c>
				if (buf0 != NULL) {
    ca8e:	b1bd      	cbz	r5, cac0 <cbvprintf_package+0x2d0>
					str_ptr_pos[s_idx] = s_ptr_idx;
    ca90:	f107 0e40 	add.w	lr, r7, #64	; 0x40
    ca94:	44ee      	add	lr, sp
    ca96:	b2c0      	uxtb	r0, r0
    ca98:	f80e 0c20 	strb.w	r0, [lr, #-32]
					str_ptr_arg[s_idx] = arg_idx;
    ca9c:	f80e 2c10 	strb.w	r2, [lr, #-16]
					if (is_ro) {
    caa0:	f1bc 0f00 	cmp.w	ip, #0
    caa4:	d0e0      	beq.n	ca68 <cbvprintf_package+0x278>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
    caa6:	f060 007f 	orn	r0, r0, #127	; 0x7f
    caaa:	f80e 0c20 	strb.w	r0, [lr, #-32]
						s_ro_cnt++;
    caae:	f108 0801 	add.w	r8, r8, #1
				s_idx++;
    cab2:	3701      	adds	r7, #1
					if (BUF_OFFSET + size > len) {
    cab4:	f1c5 0008 	rsb	r0, r5, #8
    cab8:	46cc      	mov	ip, r9
			buf += sizeof(char *);
    caba:	3404      	adds	r4, #4
					if (BUF_OFFSET + size > len) {
    cabc:	9005      	str	r0, [sp, #20]
    cabe:	e76f      	b.n	c9a0 <cbvprintf_package+0x1b0>
				} else if (is_ro) {
    cac0:	f1bc 0f00 	cmp.w	ip, #0
    cac4:	d010      	beq.n	cae8 <cbvprintf_package+0x2f8>
					len += 1;
    cac6:	3601      	adds	r6, #1
    cac8:	e7f3      	b.n	cab2 <cbvprintf_package+0x2c2>
    caca:	bf00      	nop
    cacc:	0002a020 	.word	0x0002a020
    cad0:	00031220 	.word	0x00031220
    cad4:	00030f1d 	.word	0x00030f1d
    cad8:	0002c1b2 	.word	0x0002c1b2
    cadc:	0002b6a9 	.word	0x0002b6a9
    cae0:	0002c1e0 	.word	0x0002c1e0
    cae4:	0002c201 	.word	0x0002c201
				} else if (rws_pos_en) {
    cae8:	9801      	ldr	r0, [sp, #4]
					len += 2;
    caea:	3602      	adds	r6, #2
				} else if (rws_pos_en) {
    caec:	2800      	cmp	r0, #0
    caee:	d1e0      	bne.n	cab2 <cbvprintf_package+0x2c2>
					len += strlen(s) + 1 + 1;
    caf0:	9800      	ldr	r0, [sp, #0]
    caf2:	e9cd 3106 	strd	r3, r1, [sp, #24]
    caf6:	9205      	str	r2, [sp, #20]
    caf8:	f7fc fc32 	bl	9360 <strlen>
    cafc:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
    cb00:	9a05      	ldr	r2, [sp, #20]
    cb02:	4406      	add	r6, r0
    cb04:	e7d5      	b.n	cab2 <cbvprintf_package+0x2c2>
			__ASSERT(false, "unexpected size %u", size);
    cb06:	f240 23c5 	movw	r3, #709	; 0x2c5
    cb0a:	4a43      	ldr	r2, [pc, #268]	; (cc18 <cbvprintf_package+0x428>)
    cb0c:	4943      	ldr	r1, [pc, #268]	; (cc1c <cbvprintf_package+0x42c>)
    cb0e:	4844      	ldr	r0, [pc, #272]	; (cc20 <cbvprintf_package+0x430>)
    cb10:	f018 f8e9 	bl	24ce6 <assert_print>
    cb14:	4651      	mov	r1, sl
    cb16:	4843      	ldr	r0, [pc, #268]	; (cc24 <cbvprintf_package+0x434>)
    cb18:	f018 f8e5 	bl	24ce6 <assert_print>
    cb1c:	f240 21c5 	movw	r1, #709	; 0x2c5
    cb20:	e794      	b.n	ca4c <cbvprintf_package+0x25c>
	if (BUF_OFFSET / sizeof(int) > 255) {
    cb22:	1b63      	subs	r3, r4, r5
    cb24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    cb28:	d30c      	bcc.n	cb44 <cbvprintf_package+0x354>
		__ASSERT(false, "too many format args");
    cb2a:	493c      	ldr	r1, [pc, #240]	; (cc1c <cbvprintf_package+0x42c>)
    cb2c:	f240 23d1 	movw	r3, #721	; 0x2d1
    cb30:	4a39      	ldr	r2, [pc, #228]	; (cc18 <cbvprintf_package+0x428>)
    cb32:	483b      	ldr	r0, [pc, #236]	; (cc20 <cbvprintf_package+0x430>)
    cb34:	f018 f8d7 	bl	24ce6 <assert_print>
    cb38:	483b      	ldr	r0, [pc, #236]	; (cc28 <cbvprintf_package+0x438>)
    cb3a:	f018 f8d4 	bl	24ce6 <assert_print>
    cb3e:	f240 21d1 	movw	r1, #721	; 0x2d1
    cb42:	e783      	b.n	ca4c <cbvprintf_package+0x25c>
	if (buf0 == NULL) {
    cb44:	b91d      	cbnz	r5, cb4e <cbvprintf_package+0x35e>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    cb46:	f1a6 0408 	sub.w	r4, r6, #8
    cb4a:	18e0      	adds	r0, r4, r3
    cb4c:	e669      	b.n	c822 <cbvprintf_package+0x32>
	if (rws_pos_en) {
    cb4e:	9a01      	ldr	r2, [sp, #4]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
    cb50:	089b      	lsrs	r3, r3, #2
	*(char **)buf0 = NULL;
    cb52:	6028      	str	r0, [r5, #0]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
    cb54:	702b      	strb	r3, [r5, #0]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    cb56:	f89d 300c 	ldrb.w	r3, [sp, #12]
	if (rws_pos_en) {
    cb5a:	b1c2      	cbz	r2, cb8e <cbvprintf_package+0x39e>
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    cb5c:	70eb      	strb	r3, [r5, #3]
	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
    cb5e:	f885 8002 	strb.w	r8, [r5, #2]
	if (s_ro_cnt) {
    cb62:	f1b8 0f00 	cmp.w	r8, #0
    cb66:	d005      	beq.n	cb74 <cbvprintf_package+0x384>
		for (i = 0; i < s_idx; i++) {
    cb68:	2200      	movs	r2, #0
    cb6a:	a808      	add	r0, sp, #32
			if (BUF_OFFSET + 1 > len) {
    cb6c:	f1c5 0c01 	rsb	ip, r5, #1
		for (i = 0; i < s_idx; i++) {
    cb70:	4297      	cmp	r7, r2
    cb72:	d10e      	bne.n	cb92 <cbvprintf_package+0x3a2>
			*buf++ = str_ptr_arg[i];
    cb74:	f04f 0a00 	mov.w	sl, #0
		if (BUF_OFFSET + 1 + size > len) {
    cb78:	f1c5 0301 	rsb	r3, r5, #1
    cb7c:	f10d 0920 	add.w	r9, sp, #32
    cb80:	9302      	str	r3, [sp, #8]
			*buf++ = str_ptr_arg[i];
    cb82:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
	for (i = 0; i < s_idx; i++) {
    cb86:	4557      	cmp	r7, sl
    cb88:	d112      	bne.n	cbb0 <cbvprintf_package+0x3c0>
	return BUF_OFFSET;
    cb8a:	1b60      	subs	r0, r4, r5
    cb8c:	e649      	b.n	c822 <cbvprintf_package+0x32>
		pkg_hdr->desc.str_cnt = s_rw_cnt;
    cb8e:	706b      	strb	r3, [r5, #1]
		pkg_hdr->desc.rw_str_cnt = 0;
    cb90:	e7e5      	b.n	cb5e <cbvprintf_package+0x36e>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    cb92:	f810 3b01 	ldrb.w	r3, [r0], #1
    cb96:	0619      	lsls	r1, r3, #24
    cb98:	d508      	bpl.n	cbac <cbvprintf_package+0x3bc>
			if (BUF_OFFSET + 1 > len) {
    cb9a:	eb04 0e0c 	add.w	lr, r4, ip
    cb9e:	4576      	cmp	r6, lr
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    cba0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    cba4:	f4ff ae3b 	bcc.w	c81e <cbvprintf_package+0x2e>
			*buf++ = pos;
    cba8:	f804 3b01 	strb.w	r3, [r4], #1
		for (i = 0; i < s_idx; i++) {
    cbac:	3201      	adds	r2, #1
    cbae:	e7df      	b.n	cb70 <cbvprintf_package+0x380>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    cbb0:	f1b8 0f00 	cmp.w	r8, #0
    cbb4:	d003      	beq.n	cbbe <cbvprintf_package+0x3ce>
    cbb6:	f999 2000 	ldrsb.w	r2, [r9]
    cbba:	2a00      	cmp	r2, #0
    cbbc:	db17      	blt.n	cbee <cbvprintf_package+0x3fe>
		if (rws_pos_en) {
    cbbe:	9b01      	ldr	r3, [sp, #4]
    cbc0:	b1d3      	cbz	r3, cbf8 <cbvprintf_package+0x408>
			*buf++ = str_ptr_arg[i];
    cbc2:	f81a 200b 	ldrb.w	r2, [sl, fp]
    cbc6:	f804 2b01 	strb.w	r2, [r4], #1
			size = 0;
    cbca:	2200      	movs	r2, #0
		if (BUF_OFFSET + 1 + size > len) {
    cbcc:	9b02      	ldr	r3, [sp, #8]
    cbce:	1898      	adds	r0, r3, r2
    cbd0:	4420      	add	r0, r4
    cbd2:	4286      	cmp	r6, r0
    cbd4:	f4ff ae23 	bcc.w	c81e <cbvprintf_package+0x2e>
		*buf++ = str_ptr_pos[i];
    cbd8:	f899 0000 	ldrb.w	r0, [r9]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    cbdc:	9900      	ldr	r1, [sp, #0]
    cbde:	f804 0b01 	strb.w	r0, [r4], #1
    cbe2:	4620      	mov	r0, r4
    cbe4:	9203      	str	r2, [sp, #12]
    cbe6:	f01c fde4 	bl	297b2 <memcpy>
		buf += size;
    cbea:	9a03      	ldr	r2, [sp, #12]
    cbec:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
    cbee:	f10a 0a01 	add.w	sl, sl, #1
    cbf2:	f109 0901 	add.w	r9, r9, #1
    cbf6:	e7c6      	b.n	cb86 <cbvprintf_package+0x396>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    cbf8:	f899 2000 	ldrb.w	r2, [r9]
    cbfc:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
    cc00:	9300      	str	r3, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    cc02:	9b01      	ldr	r3, [sp, #4]
			size = strlen(s) + 1;
    cc04:	9800      	ldr	r0, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    cc06:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
    cc0a:	f7fc fba9 	bl	9360 <strlen>
    cc0e:	1c42      	adds	r2, r0, #1
    cc10:	e7dc      	b.n	cbcc <cbvprintf_package+0x3dc>
		return -EFAULT;
    cc12:	f06f 000d 	mvn.w	r0, #13
    cc16:	e604      	b.n	c822 <cbvprintf_package+0x32>
    cc18:	0002c1b2 	.word	0x0002c1b2
    cc1c:	00030f1d 	.word	0x00030f1d
    cc20:	0002b6a9 	.word	0x0002b6a9
    cc24:	0002c21b 	.word	0x0002c21b
    cc28:	0002c230 	.word	0x0002c230

0000cc2c <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
    cc2c:	4b01      	ldr	r3, [pc, #4]	; (cc34 <char_out+0x8>)
    cc2e:	681b      	ldr	r3, [r3, #0]
    cc30:	4718      	bx	r3
    cc32:	bf00      	nop
    cc34:	200083f8 	.word	0x200083f8

0000cc38 <__printk_hook_install>:
	_char_out = fn;
    cc38:	4b01      	ldr	r3, [pc, #4]	; (cc40 <__printk_hook_install+0x8>)
    cc3a:	6018      	str	r0, [r3, #0]
}
    cc3c:	4770      	bx	lr
    cc3e:	bf00      	nop
    cc40:	200083f8 	.word	0x200083f8

0000cc44 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
    cc44:	b507      	push	{r0, r1, r2, lr}
    cc46:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    cc48:	2100      	movs	r1, #0
    cc4a:	4602      	mov	r2, r0
    cc4c:	9100      	str	r1, [sp, #0]
    cc4e:	4803      	ldr	r0, [pc, #12]	; (cc5c <vprintk+0x18>)
    cc50:	f000 fcb0 	bl	d5b4 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
    cc54:	b003      	add	sp, #12
    cc56:	f85d fb04 	ldr.w	pc, [sp], #4
    cc5a:	bf00      	nop
    cc5c:	0000cc2d 	.word	0x0000cc2d

0000cc60 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    cc60:	b530      	push	{r4, r5, lr}
	struct str_context ctx = { str, size, 0 };
    cc62:	2500      	movs	r5, #0
{
    cc64:	b087      	sub	sp, #28
	struct str_context ctx = { str, size, 0 };
    cc66:	e9cd 0103 	strd	r0, r1, [sp, #12]
{
    cc6a:	4604      	mov	r4, r0
    cc6c:	9500      	str	r5, [sp, #0]
    cc6e:	a903      	add	r1, sp, #12
    cc70:	4805      	ldr	r0, [pc, #20]	; (cc88 <vsnprintk+0x28>)
	struct str_context ctx = { str, size, 0 };
    cc72:	9505      	str	r5, [sp, #20]
    cc74:	f000 fc9e 	bl	d5b4 <z_cbvprintf_impl>

	cbvprintf(str_out, &ctx, fmt, ap);

	if (ctx.count < ctx.max) {
    cc78:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
    cc7c:	4298      	cmp	r0, r3
		str[ctx.count] = '\0';
    cc7e:	bfb8      	it	lt
    cc80:	5425      	strblt	r5, [r4, r0]
	}

	return ctx.count;
}
    cc82:	b007      	add	sp, #28
    cc84:	bd30      	pop	{r4, r5, pc}
    cc86:	bf00      	nop
    cc88:	0002493d 	.word	0x0002493d

0000cc8c <sys_heap_free>:
	uint8_t *mem = p, *base = (uint8_t *)chunk_buf(h);
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
}

void sys_heap_free(struct sys_heap *heap, void *mem)
{
    cc8c:	b570      	push	{r4, r5, r6, lr}
	if (mem == NULL) {
    cc8e:	460c      	mov	r4, r1
    cc90:	2900      	cmp	r1, #0
    cc92:	d034      	beq.n	ccfe <sys_heap_free+0x72>
		return; /* ISO C free() semantics */
	}
	struct z_heap *h = heap->heap;
    cc94:	6802      	ldr	r2, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cc96:	1f0b      	subs	r3, r1, #4
    cc98:	1a9b      	subs	r3, r3, r2
    cc9a:	08d9      	lsrs	r1, r3, #3

static inline chunkid_t chunk_field(struct z_heap *h, chunkid_t c,
				    enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    cc9c:	f023 0307 	bic.w	r3, r3, #7

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    cca0:	4413      	add	r3, r2
	}
}

static inline bool chunk_used(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    cca2:	885d      	ldrh	r5, [r3, #2]

	/*
	 * This should catch many double-free cases.
	 * This is cheap enough so let's do it all the time.
	 */
	__ASSERT(chunk_used(h, c),
    cca4:	07e8      	lsls	r0, r5, #31
    cca6:	d40d      	bmi.n	ccc4 <sys_heap_free+0x38>
    cca8:	23af      	movs	r3, #175	; 0xaf
    ccaa:	4a15      	ldr	r2, [pc, #84]	; (cd00 <sys_heap_free+0x74>)
    ccac:	4915      	ldr	r1, [pc, #84]	; (cd04 <sys_heap_free+0x78>)
    ccae:	4816      	ldr	r0, [pc, #88]	; (cd08 <sys_heap_free+0x7c>)
    ccb0:	f018 f819 	bl	24ce6 <assert_print>
    ccb4:	4621      	mov	r1, r4
    ccb6:	4815      	ldr	r0, [pc, #84]	; (cd0c <sys_heap_free+0x80>)
    ccb8:	f018 f815 	bl	24ce6 <assert_print>
    ccbc:	21af      	movs	r1, #175	; 0xaf
	/*
	 * It is easy to catch many common memory overflow cases with
	 * a quick check on this and next chunk header fields that are
	 * immediately before and after the freed memory.
	 */
	__ASSERT(left_chunk(h, right_chunk(h, c)) == c,
    ccbe:	4810      	ldr	r0, [pc, #64]	; (cd00 <sys_heap_free+0x74>)
    ccc0:	f018 f80a 	bl	24cd8 <assert_post_action>
	return c - chunk_field(h, c, LEFT_SIZE);
}

static inline chunkid_t right_chunk(struct z_heap *h, chunkid_t c)
{
	return c + chunk_size(h, c);
    ccc4:	4610      	mov	r0, r2
    ccc6:	f017 fe70 	bl	249aa <chunk_size>
    ccca:	4408      	add	r0, r1
		return ((uint16_t *)cmem)[f];
    cccc:	f832 6030 	ldrh.w	r6, [r2, r0, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    ccd0:	1b80      	subs	r0, r0, r6
    ccd2:	4281      	cmp	r1, r0
    ccd4:	d00b      	beq.n	ccee <sys_heap_free+0x62>
    ccd6:	23b7      	movs	r3, #183	; 0xb7
    ccd8:	4a09      	ldr	r2, [pc, #36]	; (cd00 <sys_heap_free+0x74>)
    ccda:	490d      	ldr	r1, [pc, #52]	; (cd10 <sys_heap_free+0x84>)
    ccdc:	480a      	ldr	r0, [pc, #40]	; (cd08 <sys_heap_free+0x7c>)
    ccde:	f018 f802 	bl	24ce6 <assert_print>
    cce2:	4621      	mov	r1, r4
    cce4:	480b      	ldr	r0, [pc, #44]	; (cd14 <sys_heap_free+0x88>)
    cce6:	f017 fffe 	bl	24ce6 <assert_print>
    ccea:	21b7      	movs	r1, #183	; 0xb7
    ccec:	e7e7      	b.n	ccbe <sys_heap_free+0x32>
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    ccee:	f025 0501 	bic.w	r5, r5, #1
    ccf2:	805d      	strh	r5, [r3, #2]
#ifdef CONFIG_SYS_HEAP_LISTENER
	heap_listener_notify_free(HEAP_ID_FROM_POINTER(heap), mem,
				  chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	free_chunk(h, c);
    ccf4:	4610      	mov	r0, r2
}
    ccf6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	free_chunk(h, c);
    ccfa:	f017 bf13 	b.w	24b24 <free_chunk>
}
    ccfe:	bd70      	pop	{r4, r5, r6, pc}
    cd00:	0002c258 	.word	0x0002c258
    cd04:	0002c279 	.word	0x0002c279
    cd08:	0002b6a9 	.word	0x0002b6a9
    cd0c:	0002c28a 	.word	0x0002c28a
    cd10:	0002c2c2 	.word	0x0002c2c2
    cd14:	0002c2e8 	.word	0x0002c2e8

0000cd18 <sys_heap_aligned_alloc>:
	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    cd18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    cd1c:	1e4b      	subs	r3, r1, #1
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
	if (align != rew) {
    cd1e:	400b      	ands	r3, r1
{
    cd20:	460f      	mov	r7, r1
    cd22:	4614      	mov	r4, r2
	struct z_heap *h = heap->heap;
    cd24:	6806      	ldr	r6, [r0, #0]
	if (align != rew) {
    cd26:	d010      	beq.n	cd4a <sys_heap_aligned_alloc+0x32>
	rew = align & -align;
    cd28:	f1c1 0900 	rsb	r9, r1, #0
    cd2c:	ea09 0901 	and.w	r9, r9, r1
		align -= rew;
		gap = MIN(rew, chunk_header_bytes(h));
    cd30:	464a      	mov	r2, r9
			return sys_heap_alloc(heap, bytes);
		}
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    cd32:	1e59      	subs	r1, r3, #1
		gap = MIN(rew, chunk_header_bytes(h));
    cd34:	2a04      	cmp	r2, #4
    cd36:	bf28      	it	cs
    cd38:	2204      	movcs	r2, #4
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    cd3a:	4219      	tst	r1, r3
    cd3c:	d10c      	bne.n	cd58 <sys_heap_aligned_alloc+0x40>
    cd3e:	461f      	mov	r7, r3

	if (bytes == 0 || size_too_big(h, bytes)) {
    cd40:	b9e4      	cbnz	r4, cd7c <sys_heap_aligned_alloc+0x64>
		return NULL;
    cd42:	2500      	movs	r5, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    cd44:	4628      	mov	r0, r5
    cd46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
    cd4a:	2904      	cmp	r1, #4
    cd4c:	d813      	bhi.n	cd76 <sys_heap_aligned_alloc+0x5e>
}
    cd4e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    cd52:	4611      	mov	r1, r2
    cd54:	f017 bf17 	b.w	24b86 <sys_heap_alloc>
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    cd58:	492c      	ldr	r1, [pc, #176]	; (ce0c <sys_heap_aligned_alloc+0xf4>)
    cd5a:	f44f 73a2 	mov.w	r3, #324	; 0x144
    cd5e:	4a2c      	ldr	r2, [pc, #176]	; (ce10 <sys_heap_aligned_alloc+0xf8>)
    cd60:	482c      	ldr	r0, [pc, #176]	; (ce14 <sys_heap_aligned_alloc+0xfc>)
    cd62:	f017 ffc0 	bl	24ce6 <assert_print>
    cd66:	482c      	ldr	r0, [pc, #176]	; (ce18 <sys_heap_aligned_alloc+0x100>)
    cd68:	f017 ffbd 	bl	24ce6 <assert_print>
    cd6c:	f44f 71a2 	mov.w	r1, #324	; 0x144
    cd70:	4827      	ldr	r0, [pc, #156]	; (ce10 <sys_heap_aligned_alloc+0xf8>)
    cd72:	f017 ffb1 	bl	24cd8 <assert_post_action>
		rew = 0;
    cd76:	4699      	mov	r9, r3
		gap = chunk_header_bytes(h);
    cd78:	2204      	movs	r2, #4
    cd7a:	e7e1      	b.n	cd40 <sys_heap_aligned_alloc+0x28>
	if (bytes == 0 || size_too_big(h, bytes)) {
    cd7c:	68b3      	ldr	r3, [r6, #8]
    cd7e:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    cd82:	d9de      	bls.n	cd42 <sys_heap_aligned_alloc+0x2a>
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    cd84:	f104 010b 	add.w	r1, r4, #11
    cd88:	4439      	add	r1, r7
    cd8a:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    cd8c:	4630      	mov	r0, r6
    cd8e:	08c9      	lsrs	r1, r1, #3
    cd90:	f017 fe61 	bl	24a56 <alloc_chunk>
	if (c0 == 0) {
    cd94:	4680      	mov	r8, r0
    cd96:	2800      	cmp	r0, #0
    cd98:	d0d3      	beq.n	cd42 <sys_heap_aligned_alloc+0x2a>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    cd9a:	f109 0504 	add.w	r5, r9, #4
    cd9e:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    cda2:	1e7b      	subs	r3, r7, #1
    cda4:	4435      	add	r5, r6
    cda6:	441d      	add	r5, r3
    cda8:	427f      	negs	r7, r7
    cdaa:	403d      	ands	r5, r7
    cdac:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cdb0:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cdb2:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cdb4:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cdb6:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cdb8:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    cdbc:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    cdbe:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cdc2:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    cdc6:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    cdca:	d208      	bcs.n	cdde <sys_heap_aligned_alloc+0xc6>
		split_chunks(h, c0, c);
    cdcc:	4601      	mov	r1, r0
    cdce:	463a      	mov	r2, r7
    cdd0:	4630      	mov	r0, r6
    cdd2:	f017 fe8d 	bl	24af0 <split_chunks>
		free_list_add(h, c0);
    cdd6:	4641      	mov	r1, r8
    cdd8:	4630      	mov	r0, r6
    cdda:	f017 fdeb 	bl	249b4 <free_list_add>
	return c + chunk_size(h, c);
    cdde:	4639      	mov	r1, r7
    cde0:	4630      	mov	r0, r6
    cde2:	f017 fde2 	bl	249aa <chunk_size>
    cde6:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    cde8:	4284      	cmp	r4, r0
    cdea:	d207      	bcs.n	cdfc <sys_heap_aligned_alloc+0xe4>
		split_chunks(h, c, c_end);
    cdec:	4630      	mov	r0, r6
    cdee:	4622      	mov	r2, r4
    cdf0:	f017 fe7e 	bl	24af0 <split_chunks>
		free_list_add(h, c_end);
    cdf4:	4621      	mov	r1, r4
    cdf6:	4630      	mov	r0, r6
    cdf8:	f017 fddc 	bl	249b4 <free_list_add>
	void *cmem = &buf[c];
    cdfc:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    ce00:	8873      	ldrh	r3, [r6, #2]
    ce02:	f043 0301 	orr.w	r3, r3, #1
    ce06:	8073      	strh	r3, [r6, #2]
    ce08:	e79c      	b.n	cd44 <sys_heap_aligned_alloc+0x2c>
    ce0a:	bf00      	nop
    ce0c:	0002c324 	.word	0x0002c324
    ce10:	0002c258 	.word	0x0002c258
    ce14:	0002b6a9 	.word	0x0002b6a9
    ce18:	0002c33f 	.word	0x0002c33f

0000ce1c <sys_heap_init>:
{
	IF_ENABLED(CONFIG_MSAN, (__sanitizer_dtor_callback(mem, bytes)));

	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    ce1c:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
    ce20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ce22:	4604      	mov	r4, r0
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    ce24:	d30e      	bcc.n	ce44 <sys_heap_init+0x28>
    ce26:	493a      	ldr	r1, [pc, #232]	; (cf10 <sys_heap_init+0xf4>)
    ce28:	f240 13eb 	movw	r3, #491	; 0x1eb
    ce2c:	4a39      	ldr	r2, [pc, #228]	; (cf14 <sys_heap_init+0xf8>)
    ce2e:	483a      	ldr	r0, [pc, #232]	; (cf18 <sys_heap_init+0xfc>)
    ce30:	f017 ff59 	bl	24ce6 <assert_print>
    ce34:	4839      	ldr	r0, [pc, #228]	; (cf1c <sys_heap_init+0x100>)
    ce36:	f017 ff56 	bl	24ce6 <assert_print>
    ce3a:	f240 11eb 	movw	r1, #491	; 0x1eb
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    ce3e:	4835      	ldr	r0, [pc, #212]	; (cf14 <sys_heap_init+0xf8>)
    ce40:	f017 ff4a 	bl	24cd8 <assert_post_action>
    ce44:	2a04      	cmp	r2, #4
    ce46:	d80c      	bhi.n	ce62 <sys_heap_init+0x46>
    ce48:	4935      	ldr	r1, [pc, #212]	; (cf20 <sys_heap_init+0x104>)
    ce4a:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
    ce4e:	4a31      	ldr	r2, [pc, #196]	; (cf14 <sys_heap_init+0xf8>)
    ce50:	4831      	ldr	r0, [pc, #196]	; (cf18 <sys_heap_init+0xfc>)
    ce52:	f017 ff48 	bl	24ce6 <assert_print>
    ce56:	4833      	ldr	r0, [pc, #204]	; (cf24 <sys_heap_init+0x108>)
    ce58:	f017 ff45 	bl	24ce6 <assert_print>
    ce5c:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
    ce60:	e7ed      	b.n	ce3e <sys_heap_init+0x22>
	bytes -= heap_footer_bytes(bytes);
    ce62:	3a04      	subs	r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    ce64:	1dc8      	adds	r0, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    ce66:	440a      	add	r2, r1
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    ce68:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    ce6c:	f022 0207 	bic.w	r2, r2, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    ce70:	1a12      	subs	r2, r2, r0

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    ce72:	2a17      	cmp	r2, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    ce74:	ea4f 03d2 	mov.w	r3, r2, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    ce78:	d80c      	bhi.n	ce94 <sys_heap_init+0x78>
    ce7a:	492b      	ldr	r1, [pc, #172]	; (cf28 <sys_heap_init+0x10c>)
    ce7c:	f240 13fb 	movw	r3, #507	; 0x1fb
    ce80:	4a24      	ldr	r2, [pc, #144]	; (cf14 <sys_heap_init+0xf8>)
    ce82:	4825      	ldr	r0, [pc, #148]	; (cf18 <sys_heap_init+0xfc>)
    ce84:	f017 ff2f 	bl	24ce6 <assert_print>
    ce88:	4826      	ldr	r0, [pc, #152]	; (cf24 <sys_heap_init+0x108>)
    ce8a:	f017 ff2c 	bl	24ce6 <assert_print>
    ce8e:	f240 11fb 	movw	r1, #507	; 0x1fb
    ce92:	e7d4      	b.n	ce3e <sys_heap_init+0x22>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    ce94:	fab3 f183 	clz	r1, r3

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    ce98:	6020      	str	r0, [r4, #0]
	h->end_chunk = heap_sz;
	h->avail_buckets = 0;
    ce9a:	2400      	movs	r4, #0
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    ce9c:	f1c1 0620 	rsb	r6, r1, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    cea0:	f1c1 0124 	rsb	r1, r1, #36	; 0x24
    cea4:	0089      	lsls	r1, r1, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    cea6:	3107      	adds	r1, #7
    cea8:	08c9      	lsrs	r1, r1, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    ceaa:	1c4d      	adds	r5, r1, #1
    ceac:	429d      	cmp	r5, r3
	h->end_chunk = heap_sz;
    ceae:	6083      	str	r3, [r0, #8]
	h->avail_buckets = 0;
    ceb0:	60c4      	str	r4, [r0, #12]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    ceb2:	d90c      	bls.n	cece <sys_heap_init+0xb2>
    ceb4:	491d      	ldr	r1, [pc, #116]	; (cf2c <sys_heap_init+0x110>)
    ceb6:	f44f 7303 	mov.w	r3, #524	; 0x20c
    ceba:	4a16      	ldr	r2, [pc, #88]	; (cf14 <sys_heap_init+0xf8>)
    cebc:	4816      	ldr	r0, [pc, #88]	; (cf18 <sys_heap_init+0xfc>)
    cebe:	f017 ff12 	bl	24ce6 <assert_print>
    cec2:	4818      	ldr	r0, [pc, #96]	; (cf24 <sys_heap_init+0x108>)
    cec4:	f017 ff0f 	bl	24ce6 <assert_print>
    cec8:	f44f 7103 	mov.w	r1, #524	; 0x20c
    cecc:	e7b7      	b.n	ce3e <sys_heap_init+0x22>
    cece:	f100 050c 	add.w	r5, r0, #12
    ced2:	eb05 0686 	add.w	r6, r5, r6, lsl #2

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
    ced6:	f845 4f04 	str.w	r4, [r5, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    ceda:	42b5      	cmp	r5, r6
    cedc:	d1fb      	bne.n	ced6 <sys_heap_init+0xba>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    cede:	004d      	lsls	r5, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cee0:	f045 0501 	orr.w	r5, r5, #1
    cee4:	8045      	strh	r5, [r0, #2]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    cee6:	1a5d      	subs	r5, r3, r1
		((uint16_t *)cmem)[f] = val;
    cee8:	eb00 06c1 	add.w	r6, r0, r1, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    ceec:	006f      	lsls	r7, r5, #1
		((uint16_t *)cmem)[f] = val;
    ceee:	8004      	strh	r4, [r0, #0]
    cef0:	8077      	strh	r7, [r6, #2]
    cef2:	1886      	adds	r6, r0, r2
    cef4:	f820 1031 	strh.w	r1, [r0, r1, lsl #3]
	void *cmem = &buf[c];
    cef8:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
		((uint16_t *)cmem)[f] = val;
    cefc:	8074      	strh	r4, [r6, #2]
    cefe:	5285      	strh	r5, [r0, r2]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cf00:	885a      	ldrh	r2, [r3, #2]
    cf02:	f042 0201 	orr.w	r2, r2, #1
    cf06:	805a      	strh	r2, [r3, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
    cf08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, chunk0_size);
    cf0c:	f017 bd52 	b.w	249b4 <free_list_add>
    cf10:	0002c35c 	.word	0x0002c35c
    cf14:	0002c258 	.word	0x0002c258
    cf18:	0002b6a9 	.word	0x0002b6a9
    cf1c:	0002c372 	.word	0x0002c372
    cf20:	0002c389 	.word	0x0002c389
    cf24:	0002c3aa 	.word	0x0002c3aa
    cf28:	0002c3c3 	.word	0x0002c3c3
    cf2c:	0002c3ec 	.word	0x0002c3ec

0000cf30 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    cf30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf34:	4604      	mov	r4, r0
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    cf36:	8ba3      	ldrh	r3, [r4, #28]
{
    cf38:	4608      	mov	r0, r1
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    cf3a:	0719      	lsls	r1, r3, #28
{
    cf3c:	4615      	mov	r5, r2
	if (processing) {
    cf3e:	d412      	bmi.n	cf66 <process_event+0x36>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    cf40:	2802      	cmp	r0, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    cf42:	f003 0107 	and.w	r1, r3, #7
		if (evt == EVT_RECHECK) {
    cf46:	d164      	bne.n	d012 <process_event+0xe2>
			evt = process_recheck(mgr);
    cf48:	4620      	mov	r0, r4
    cf4a:	f017 fe45 	bl	24bd8 <process_recheck>
		}

		if (evt == EVT_NOP) {
    cf4e:	b188      	cbz	r0, cf74 <process_event+0x44>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
    cf50:	3801      	subs	r0, #1
    cf52:	2804      	cmp	r0, #4
    cf54:	f200 8134 	bhi.w	d1c0 <process_event+0x290>
    cf58:	e8df f010 	tbh	[pc, r0, lsl #1]
    cf5c:	0132005b 	.word	0x0132005b
    cf60:	00d10081 	.word	0x00d10081
    cf64:	0101      	.short	0x0101
		if (evt == EVT_COMPLETE) {
    cf66:	2801      	cmp	r0, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    cf68:	bf0c      	ite	eq
    cf6a:	f043 0110 	orreq.w	r1, r3, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    cf6e:	f043 0120 	orrne.w	r1, r3, #32
    cf72:	83a1      	strh	r1, [r4, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    cf74:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cf76:	4620      	mov	r0, r4
    cf78:	f012 fca4 	bl	1f8c4 <z_spin_unlock_valid>
    cf7c:	2800      	cmp	r0, #0
    cf7e:	f040 819b 	bne.w	d2b8 <process_event+0x388>
    cf82:	4998      	ldr	r1, [pc, #608]	; (d1e4 <process_event+0x2b4>)
    cf84:	23c2      	movs	r3, #194	; 0xc2
    cf86:	4a98      	ldr	r2, [pc, #608]	; (d1e8 <process_event+0x2b8>)
    cf88:	4898      	ldr	r0, [pc, #608]	; (d1ec <process_event+0x2bc>)
    cf8a:	f017 feac 	bl	24ce6 <assert_print>
    cf8e:	4621      	mov	r1, r4
    cf90:	e0b0      	b.n	d0f4 <process_event+0x1c4>
    cf92:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    cf96:	1f50      	subs	r0, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    cf98:	2801      	cmp	r0, #1
    cf9a:	d81e      	bhi.n	cfda <process_event+0xaa>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    cf9c:	2000      	movs	r0, #0
		if (state == ONOFF_STATE_TO_ON) {
    cf9e:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    cfa0:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
    cfa2:	e9c4 0000 	strd	r0, r0, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    cfa6:	d114      	bne.n	cfd2 <process_event+0xa2>
		*clients = mgr->clients;
    cfa8:	463a      	mov	r2, r7
    cfaa:	e003      	b.n	cfb4 <process_event+0x84>
				mgr->refs += 1U;
    cfac:	8be0      	ldrh	r0, [r4, #30]
    cfae:	3001      	adds	r0, #1
    cfb0:	83e0      	strh	r0, [r4, #30]

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
    cfb2:	6812      	ldr	r2, [r2, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    cfb4:	2a00      	cmp	r2, #0
    cfb6:	d1f9      	bne.n	cfac <process_event+0x7c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cfb8:	f023 0307 	bic.w	r3, r3, #7
    cfbc:	f043 0202 	orr.w	r2, r3, #2
		if (process_recheck(mgr) != EVT_NOP) {
    cfc0:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    cfc2:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    cfc4:	f017 fe08 	bl	24bd8 <process_recheck>
    cfc8:	b390      	cbz	r0, d030 <process_event+0x100>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    cfca:	f042 0220 	orr.w	r2, r2, #32
    cfce:	83a2      	strh	r2, [r4, #28]
    cfd0:	e02e      	b.n	d030 <process_event+0x100>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cfd2:	f023 0307 	bic.w	r3, r3, #7
    cfd6:	b29a      	uxth	r2, r3
}
    cfd8:	e7f2      	b.n	cfc0 <process_event+0x90>
	} else if (state == ONOFF_STATE_TO_OFF) {
    cfda:	2a04      	cmp	r2, #4
    cfdc:	d133      	bne.n	d046 <process_event+0x116>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cfde:	f023 0307 	bic.w	r3, r3, #7
    cfe2:	b29a      	uxth	r2, r3
		if (process_recheck(mgr) != EVT_NOP) {
    cfe4:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    cfe6:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    cfe8:	f017 fdf6 	bl	24bd8 <process_recheck>
    cfec:	b110      	cbz	r0, cff4 <process_event+0xc4>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    cfee:	f042 0220 	orr.w	r2, r2, #32
    cff2:	83a2      	strh	r2, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cff4:	8ba3      	ldrh	r3, [r4, #28]
    cff6:	f003 0907 	and.w	r9, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    cffa:	4589      	cmp	r9, r1
    cffc:	f040 80ea 	bne.w	d1d4 <process_event+0x2a4>
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    d000:	8ba1      	ldrh	r1, [r4, #28]
    d002:	06ca      	lsls	r2, r1, #27
    d004:	f140 814f 	bpl.w	d2a6 <process_event+0x376>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    d008:	f021 0310 	bic.w	r3, r1, #16
    d00c:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    d00e:	f001 0107 	and.w	r1, r1, #7
			res = mgr->last_res;
    d012:	f8d4 8018 	ldr.w	r8, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    d016:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    d018:	f1b8 0f00 	cmp.w	r8, #0
    d01c:	dab9      	bge.n	cf92 <process_event+0x62>
	list->head = NULL;
    d01e:	2200      	movs	r2, #0
		*clients = mgr->clients;
    d020:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d022:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    d026:	e9c4 2200 	strd	r2, r2, [r4]
    d02a:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    d02e:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d030:	8ba3      	ldrh	r3, [r4, #28]
    d032:	f003 0907 	and.w	r9, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    d036:	4589      	cmp	r9, r1
    d038:	f040 80cd 	bne.w	d1d6 <process_event+0x2a6>
		    || !sys_slist_is_empty(&clients)
    d03c:	2f00      	cmp	r7, #0
    d03e:	d0df      	beq.n	d000 <process_event+0xd0>
    d040:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d042:	46b2      	mov	sl, r6
    d044:	e044      	b.n	d0d0 <process_event+0x1a0>
		__ASSERT_NO_MSG(false);
    d046:	496a      	ldr	r1, [pc, #424]	; (d1f0 <process_event+0x2c0>)
    d048:	f240 131b 	movw	r3, #283	; 0x11b
    d04c:	4a69      	ldr	r2, [pc, #420]	; (d1f4 <process_event+0x2c4>)
    d04e:	4867      	ldr	r0, [pc, #412]	; (d1ec <process_event+0x2bc>)
    d050:	f017 fe49 	bl	24ce6 <assert_print>
    d054:	f240 111b 	movw	r1, #283	; 0x11b
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    d058:	4866      	ldr	r0, [pc, #408]	; (d1f4 <process_event+0x2c4>)
    d05a:	f017 fe3d 	bl	24cd8 <assert_post_action>
    d05e:	b149      	cbz	r1, d074 <process_event+0x144>
    d060:	4965      	ldr	r1, [pc, #404]	; (d1f8 <process_event+0x2c8>)
    d062:	f44f 73ab 	mov.w	r3, #342	; 0x156
    d066:	4a63      	ldr	r2, [pc, #396]	; (d1f4 <process_event+0x2c4>)
    d068:	4860      	ldr	r0, [pc, #384]	; (d1ec <process_event+0x2bc>)
    d06a:	f017 fe3c 	bl	24ce6 <assert_print>
    d06e:	f44f 71ab 	mov.w	r1, #342	; 0x156
    d072:	e7f1      	b.n	d058 <process_event+0x128>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    d074:	6823      	ldr	r3, [r4, #0]
    d076:	b94b      	cbnz	r3, d08c <process_event+0x15c>
    d078:	4960      	ldr	r1, [pc, #384]	; (d1fc <process_event+0x2cc>)
    d07a:	f240 1357 	movw	r3, #343	; 0x157
    d07e:	4a5d      	ldr	r2, [pc, #372]	; (d1f4 <process_event+0x2c4>)
    d080:	485a      	ldr	r0, [pc, #360]	; (d1ec <process_event+0x2bc>)
    d082:	f017 fe30 	bl	24ce6 <assert_print>
    d086:	f240 1157 	movw	r1, #343	; 0x157
    d08a:	e7e5      	b.n	d058 <process_event+0x128>
			transit = mgr->transitions->start;
    d08c:	6923      	ldr	r3, [r4, #16]
    d08e:	681e      	ldr	r6, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
    d090:	b94e      	cbnz	r6, d0a6 <process_event+0x176>
    d092:	495b      	ldr	r1, [pc, #364]	; (d200 <process_event+0x2d0>)
    d094:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    d098:	4a56      	ldr	r2, [pc, #344]	; (d1f4 <process_event+0x2c4>)
    d09a:	4854      	ldr	r0, [pc, #336]	; (d1ec <process_event+0x2bc>)
    d09c:	f017 fe23 	bl	24ce6 <assert_print>
    d0a0:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    d0a4:	e7d8      	b.n	d058 <process_event+0x128>
	mgr->flags = (state & ONOFF_STATE_MASK)
    d0a6:	460f      	mov	r7, r1
		res = 0;
    d0a8:	4688      	mov	r8, r1
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d0aa:	f04f 0906 	mov.w	r9, #6
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d0ae:	8ba3      	ldrh	r3, [r4, #28]
    d0b0:	f023 0307 	bic.w	r3, r3, #7
    d0b4:	f043 0306 	orr.w	r3, r3, #6
    d0b8:	b29b      	uxth	r3, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    d0ba:	83a3      	strh	r3, [r4, #28]
				   && !sys_slist_is_empty(&mgr->monitors);
    d0bc:	68a2      	ldr	r2, [r4, #8]
    d0be:	2a00      	cmp	r2, #0
    d0c0:	f040 808b 	bne.w	d1da <process_event+0x2aa>
		    || !sys_slist_is_empty(&clients)
    d0c4:	2f00      	cmp	r7, #0
    d0c6:	f040 808b 	bne.w	d1e0 <process_event+0x2b0>
		    || (transit != NULL)) {
    d0ca:	2e00      	cmp	r6, #0
    d0cc:	d098      	beq.n	d000 <process_event+0xd0>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d0ce:	46ba      	mov	sl, r7
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    d0d0:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    d0d4:	f104 0b14 	add.w	fp, r4, #20
    d0d8:	4658      	mov	r0, fp
			mgr->flags = flags;
    d0da:	83a3      	strh	r3, [r4, #28]
    d0dc:	f012 fbf2 	bl	1f8c4 <z_spin_unlock_valid>
    d0e0:	2800      	cmp	r0, #0
    d0e2:	f040 8097 	bne.w	d214 <process_event+0x2e4>
    d0e6:	493f      	ldr	r1, [pc, #252]	; (d1e4 <process_event+0x2b4>)
    d0e8:	23c2      	movs	r3, #194	; 0xc2
    d0ea:	4a3f      	ldr	r2, [pc, #252]	; (d1e8 <process_event+0x2b8>)
    d0ec:	483f      	ldr	r0, [pc, #252]	; (d1ec <process_event+0x2bc>)
    d0ee:	f017 fdfa 	bl	24ce6 <assert_print>
    d0f2:	4659      	mov	r1, fp
    d0f4:	4843      	ldr	r0, [pc, #268]	; (d204 <process_event+0x2d4>)
    d0f6:	f017 fdf6 	bl	24ce6 <assert_print>
    d0fa:	21c2      	movs	r1, #194	; 0xc2
    d0fc:	e0ae      	b.n	d25c <process_event+0x32c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    d0fe:	2902      	cmp	r1, #2
    d100:	d009      	beq.n	d116 <process_event+0x1e6>
    d102:	4941      	ldr	r1, [pc, #260]	; (d208 <process_event+0x2d8>)
    d104:	f240 135d 	movw	r3, #349	; 0x15d
    d108:	4a3a      	ldr	r2, [pc, #232]	; (d1f4 <process_event+0x2c4>)
    d10a:	4838      	ldr	r0, [pc, #224]	; (d1ec <process_event+0x2bc>)
    d10c:	f017 fdeb 	bl	24ce6 <assert_print>
    d110:	f240 115d 	movw	r1, #349	; 0x15d
    d114:	e7a0      	b.n	d058 <process_event+0x128>
			__ASSERT_NO_MSG(mgr->refs == 0);
    d116:	8be7      	ldrh	r7, [r4, #30]
    d118:	b14f      	cbz	r7, d12e <process_event+0x1fe>
    d11a:	493c      	ldr	r1, [pc, #240]	; (d20c <process_event+0x2dc>)
    d11c:	f44f 73af 	mov.w	r3, #350	; 0x15e
    d120:	4a34      	ldr	r2, [pc, #208]	; (d1f4 <process_event+0x2c4>)
    d122:	4832      	ldr	r0, [pc, #200]	; (d1ec <process_event+0x2bc>)
    d124:	f017 fddf 	bl	24ce6 <assert_print>
    d128:	f44f 71af 	mov.w	r1, #350	; 0x15e
    d12c:	e794      	b.n	d058 <process_event+0x128>
			transit = mgr->transitions->stop;
    d12e:	6923      	ldr	r3, [r4, #16]
    d130:	685e      	ldr	r6, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
    d132:	b94e      	cbnz	r6, d148 <process_event+0x218>
    d134:	4932      	ldr	r1, [pc, #200]	; (d200 <process_event+0x2d0>)
    d136:	f240 1361 	movw	r3, #353	; 0x161
    d13a:	4a2e      	ldr	r2, [pc, #184]	; (d1f4 <process_event+0x2c4>)
    d13c:	482b      	ldr	r0, [pc, #172]	; (d1ec <process_event+0x2bc>)
    d13e:	f017 fdd2 	bl	24ce6 <assert_print>
    d142:	f240 1161 	movw	r1, #353	; 0x161
    d146:	e787      	b.n	d058 <process_event+0x128>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d148:	8ba3      	ldrh	r3, [r4, #28]
		res = 0;
    d14a:	46b8      	mov	r8, r7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d14c:	f023 0307 	bic.w	r3, r3, #7
    d150:	f043 0304 	orr.w	r3, r3, #4
    d154:	b29b      	uxth	r3, r3
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d156:	f04f 0904 	mov.w	r9, #4
	mgr->flags = (state & ONOFF_STATE_MASK)
    d15a:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d15c:	e7ae      	b.n	d0bc <process_event+0x18c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    d15e:	2901      	cmp	r1, #1
    d160:	d009      	beq.n	d176 <process_event+0x246>
    d162:	492b      	ldr	r1, [pc, #172]	; (d210 <process_event+0x2e0>)
    d164:	f44f 73b2 	mov.w	r3, #356	; 0x164
    d168:	4a22      	ldr	r2, [pc, #136]	; (d1f4 <process_event+0x2c4>)
    d16a:	4820      	ldr	r0, [pc, #128]	; (d1ec <process_event+0x2bc>)
    d16c:	f017 fdbb 	bl	24ce6 <assert_print>
    d170:	f44f 71b2 	mov.w	r1, #356	; 0x164
    d174:	e770      	b.n	d058 <process_event+0x128>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    d176:	6823      	ldr	r3, [r4, #0]
    d178:	b94b      	cbnz	r3, d18e <process_event+0x25e>
    d17a:	4920      	ldr	r1, [pc, #128]	; (d1fc <process_event+0x2cc>)
    d17c:	f240 1365 	movw	r3, #357	; 0x165
    d180:	4a1c      	ldr	r2, [pc, #112]	; (d1f4 <process_event+0x2c4>)
    d182:	481a      	ldr	r0, [pc, #104]	; (d1ec <process_event+0x2bc>)
    d184:	f017 fdaf 	bl	24ce6 <assert_print>
    d188:	f240 1165 	movw	r1, #357	; 0x165
    d18c:	e764      	b.n	d058 <process_event+0x128>
			transit = mgr->transitions->reset;
    d18e:	6923      	ldr	r3, [r4, #16]
    d190:	689e      	ldr	r6, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
    d192:	b94e      	cbnz	r6, d1a8 <process_event+0x278>
    d194:	491a      	ldr	r1, [pc, #104]	; (d200 <process_event+0x2d0>)
    d196:	f44f 73b4 	mov.w	r3, #360	; 0x168
    d19a:	4a16      	ldr	r2, [pc, #88]	; (d1f4 <process_event+0x2c4>)
    d19c:	4813      	ldr	r0, [pc, #76]	; (d1ec <process_event+0x2bc>)
    d19e:	f017 fda2 	bl	24ce6 <assert_print>
    d1a2:	f44f 71b4 	mov.w	r1, #360	; 0x168
    d1a6:	e757      	b.n	d058 <process_event+0x128>
	mgr->flags = (state & ONOFF_STATE_MASK)
    d1a8:	2700      	movs	r7, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d1aa:	8ba3      	ldrh	r3, [r4, #28]
		res = 0;
    d1ac:	46b8      	mov	r8, r7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d1ae:	f023 0307 	bic.w	r3, r3, #7
    d1b2:	f043 0305 	orr.w	r3, r3, #5
    d1b6:	b29b      	uxth	r3, r3
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d1b8:	f04f 0905 	mov.w	r9, #5
	mgr->flags = (state & ONOFF_STATE_MASK)
    d1bc:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d1be:	e77d      	b.n	d0bc <process_event+0x18c>
			__ASSERT_NO_MSG(false);
    d1c0:	490b      	ldr	r1, [pc, #44]	; (d1f0 <process_event+0x2c0>)
    d1c2:	f240 136b 	movw	r3, #363	; 0x16b
    d1c6:	4a0b      	ldr	r2, [pc, #44]	; (d1f4 <process_event+0x2c4>)
    d1c8:	4808      	ldr	r0, [pc, #32]	; (d1ec <process_event+0x2bc>)
    d1ca:	f017 fd8c 	bl	24ce6 <assert_print>
    d1ce:	f240 116b 	movw	r1, #363	; 0x16b
    d1d2:	e741      	b.n	d058 <process_event+0x128>
				   && !sys_slist_is_empty(&mgr->monitors);
    d1d4:	2700      	movs	r7, #0
    d1d6:	2600      	movs	r6, #0
    d1d8:	e770      	b.n	d0bc <process_event+0x18c>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d1da:	f04f 0a01 	mov.w	sl, #1
    d1de:	e777      	b.n	d0d0 <process_event+0x1a0>
    d1e0:	4692      	mov	sl, r2
    d1e2:	e775      	b.n	d0d0 <process_event+0x1a0>
    d1e4:	0002c4e7 	.word	0x0002c4e7
    d1e8:	0002c4ba 	.word	0x0002c4ba
    d1ec:	0002b6a9 	.word	0x0002b6a9
    d1f0:	00030f1d 	.word	0x00030f1d
    d1f4:	0002c417 	.word	0x0002c417
    d1f8:	0002c439 	.word	0x0002c439
    d1fc:	0002c445 	.word	0x0002c445
    d200:	0002c468 	.word	0x0002c468
    d204:	0002c4fe 	.word	0x0002c4fe
    d208:	0002c47f 	.word	0x0002c47f
    d20c:	0002c495 	.word	0x0002c495
    d210:	0002c4a4 	.word	0x0002c4a4
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    d214:	f385 8811 	msr	BASEPRI, r5
    d218:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    d21c:	f1ba 0f00 	cmp.w	sl, #0
    d220:	d11e      	bne.n	d260 <process_event+0x330>
	while (!sys_slist_is_empty(list)) {
    d222:	2f00      	cmp	r7, #0
    d224:	d12f      	bne.n	d286 <process_event+0x356>
			if (transit != NULL) {
    d226:	b116      	cbz	r6, d22e <process_event+0x2fe>
				transit(mgr, transition_complete);
    d228:	4620      	mov	r0, r4
    d22a:	4926      	ldr	r1, [pc, #152]	; (d2c4 <process_event+0x394>)
    d22c:	47b0      	blx	r6
	__asm__ volatile(
    d22e:	f04f 0320 	mov.w	r3, #32
    d232:	f3ef 8511 	mrs	r5, BASEPRI
    d236:	f383 8812 	msr	BASEPRI_MAX, r3
    d23a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d23e:	4658      	mov	r0, fp
    d240:	f012 fb32 	bl	1f8a8 <z_spin_lock_valid>
    d244:	bb38      	cbnz	r0, d296 <process_event+0x366>
    d246:	2394      	movs	r3, #148	; 0x94
    d248:	4a1f      	ldr	r2, [pc, #124]	; (d2c8 <process_event+0x398>)
    d24a:	4920      	ldr	r1, [pc, #128]	; (d2cc <process_event+0x39c>)
    d24c:	4820      	ldr	r0, [pc, #128]	; (d2d0 <process_event+0x3a0>)
    d24e:	f017 fd4a 	bl	24ce6 <assert_print>
    d252:	4659      	mov	r1, fp
    d254:	481f      	ldr	r0, [pc, #124]	; (d2d4 <process_event+0x3a4>)
    d256:	f017 fd46 	bl	24ce6 <assert_print>
    d25a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d25c:	481a      	ldr	r0, [pc, #104]	; (d2c8 <process_event+0x398>)
    d25e:	e6fc      	b.n	d05a <process_event+0x12a>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    d260:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    d262:	2900      	cmp	r1, #0
    d264:	d0dd      	beq.n	d222 <process_event+0x2f2>
	return node->next;
    d266:	680d      	ldr	r5, [r1, #0]
    d268:	2900      	cmp	r1, #0
    d26a:	d0da      	beq.n	d222 <process_event+0x2f2>
		mon->callback(mgr, mon, state, res);
    d26c:	4643      	mov	r3, r8
    d26e:	464a      	mov	r2, r9
    d270:	4620      	mov	r0, r4
    d272:	f8d1 a004 	ldr.w	sl, [r1, #4]
    d276:	47d0      	blx	sl
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    d278:	b11d      	cbz	r5, d282 <process_event+0x352>
    d27a:	682b      	ldr	r3, [r5, #0]
    d27c:	4629      	mov	r1, r5
    d27e:	461d      	mov	r5, r3
    d280:	e7f2      	b.n	d268 <process_event+0x338>
    d282:	462b      	mov	r3, r5
    d284:	e7fa      	b.n	d27c <process_event+0x34c>
    d286:	4639      	mov	r1, r7
		notify_one(mgr, cli, state, res);
    d288:	4643      	mov	r3, r8
    d28a:	464a      	mov	r2, r9
    d28c:	4620      	mov	r0, r4
    d28e:	683f      	ldr	r7, [r7, #0]
    d290:	f017 fcce 	bl	24c30 <notify_one>
    d294:	e7c5      	b.n	d222 <process_event+0x2f2>
	z_spin_lock_set_owner(l);
    d296:	4658      	mov	r0, fp
    d298:	f012 fb22 	bl	1f8e0 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    d29c:	8ba3      	ldrh	r3, [r4, #28]
    d29e:	f023 0308 	bic.w	r3, r3, #8
    d2a2:	83a3      	strh	r3, [r4, #28]
    d2a4:	e6ac      	b.n	d000 <process_event+0xd0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    d2a6:	068b      	lsls	r3, r1, #26
    d2a8:	f57f ae64 	bpl.w	cf74 <process_event+0x44>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    d2ac:	f021 0320 	bic.w	r3, r1, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    d2b0:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    d2b2:	f001 0107 	and.w	r1, r1, #7
		if (evt == EVT_RECHECK) {
    d2b6:	e647      	b.n	cf48 <process_event+0x18>
	__asm__ volatile(
    d2b8:	f385 8811 	msr	BASEPRI, r5
    d2bc:	f3bf 8f6f 	isb	sy
}
    d2c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d2c4:	0000d2d9 	.word	0x0000d2d9
    d2c8:	0002c4ba 	.word	0x0002c4ba
    d2cc:	0002c513 	.word	0x0002c513
    d2d0:	0002b6a9 	.word	0x0002b6a9
    d2d4:	0002c528 	.word	0x0002c528

0000d2d8 <transition_complete>:
{
    d2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d2da:	4604      	mov	r4, r0
    d2dc:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    d2de:	f100 0614 	add.w	r6, r0, #20
	__asm__ volatile(
    d2e2:	f04f 0320 	mov.w	r3, #32
    d2e6:	f3ef 8711 	mrs	r7, BASEPRI
    d2ea:	f383 8812 	msr	BASEPRI_MAX, r3
    d2ee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d2f2:	4630      	mov	r0, r6
    d2f4:	f012 fad8 	bl	1f8a8 <z_spin_lock_valid>
    d2f8:	b968      	cbnz	r0, d316 <transition_complete+0x3e>
    d2fa:	2394      	movs	r3, #148	; 0x94
    d2fc:	4a0b      	ldr	r2, [pc, #44]	; (d32c <transition_complete+0x54>)
    d2fe:	490c      	ldr	r1, [pc, #48]	; (d330 <transition_complete+0x58>)
    d300:	480c      	ldr	r0, [pc, #48]	; (d334 <transition_complete+0x5c>)
    d302:	f017 fcf0 	bl	24ce6 <assert_print>
    d306:	4631      	mov	r1, r6
    d308:	480b      	ldr	r0, [pc, #44]	; (d338 <transition_complete+0x60>)
    d30a:	f017 fcec 	bl	24ce6 <assert_print>
    d30e:	2194      	movs	r1, #148	; 0x94
    d310:	4806      	ldr	r0, [pc, #24]	; (d32c <transition_complete+0x54>)
    d312:	f017 fce1 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
    d316:	4630      	mov	r0, r6
    d318:	f012 fae2 	bl	1f8e0 <z_spin_lock_set_owner>
	mgr->last_res = res;
    d31c:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    d31e:	463a      	mov	r2, r7
    d320:	4620      	mov	r0, r4
}
    d322:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    d326:	2101      	movs	r1, #1
    d328:	f7ff be02 	b.w	cf30 <process_event>
    d32c:	0002c4ba 	.word	0x0002c4ba
    d330:	0002c513 	.word	0x0002c513
    d334:	0002b6a9 	.word	0x0002b6a9
    d338:	0002c528 	.word	0x0002c528

0000d33c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    d33c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d340:	4604      	mov	r4, r0
    d342:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    d344:	f017 fc64 	bl	24c10 <validate_args>

	if (rv < 0) {
    d348:	1e05      	subs	r5, r0, #0
    d34a:	db67      	blt.n	d41c <onoff_request+0xe0>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    d34c:	f104 0914 	add.w	r9, r4, #20
    d350:	f04f 0320 	mov.w	r3, #32
    d354:	f3ef 8a11 	mrs	sl, BASEPRI
    d358:	f383 8812 	msr	BASEPRI_MAX, r3
    d35c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d360:	4648      	mov	r0, r9
    d362:	f012 faa1 	bl	1f8a8 <z_spin_lock_valid>
    d366:	4680      	mov	r8, r0
    d368:	b960      	cbnz	r0, d384 <onoff_request+0x48>
    d36a:	2394      	movs	r3, #148	; 0x94
    d36c:	4a37      	ldr	r2, [pc, #220]	; (d44c <onoff_request+0x110>)
    d36e:	4938      	ldr	r1, [pc, #224]	; (d450 <onoff_request+0x114>)
    d370:	4838      	ldr	r0, [pc, #224]	; (d454 <onoff_request+0x118>)
    d372:	f017 fcb8 	bl	24ce6 <assert_print>
    d376:	4649      	mov	r1, r9
    d378:	4837      	ldr	r0, [pc, #220]	; (d458 <onoff_request+0x11c>)
    d37a:	f017 fcb4 	bl	24ce6 <assert_print>
    d37e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d380:	4832      	ldr	r0, [pc, #200]	; (d44c <onoff_request+0x110>)
    d382:	e040      	b.n	d406 <onoff_request+0xca>
	z_spin_lock_set_owner(l);
    d384:	4648      	mov	r0, r9
    d386:	f012 faab 	bl	1f8e0 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    d38a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    d38e:	8be3      	ldrh	r3, [r4, #30]
    d390:	8ba6      	ldrh	r6, [r4, #28]
    d392:	4293      	cmp	r3, r2
    d394:	f006 0607 	and.w	r6, r6, #7
    d398:	d043      	beq.n	d422 <onoff_request+0xe6>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    d39a:	2e02      	cmp	r6, #2
    d39c:	d113      	bne.n	d3c6 <onoff_request+0x8a>
	rv = state;
    d39e:	4635      	mov	r5, r6
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    d3a0:	3301      	adds	r3, #1
    d3a2:	83e3      	strh	r3, [r4, #30]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d3a4:	4648      	mov	r0, r9
    d3a6:	f012 fa8d 	bl	1f8c4 <z_spin_unlock_valid>
    d3aa:	2800      	cmp	r0, #0
    d3ac:	d13f      	bne.n	d42e <onoff_request+0xf2>
    d3ae:	23c2      	movs	r3, #194	; 0xc2
    d3b0:	4a26      	ldr	r2, [pc, #152]	; (d44c <onoff_request+0x110>)
    d3b2:	492a      	ldr	r1, [pc, #168]	; (d45c <onoff_request+0x120>)
    d3b4:	4827      	ldr	r0, [pc, #156]	; (d454 <onoff_request+0x118>)
    d3b6:	f017 fc96 	bl	24ce6 <assert_print>
    d3ba:	4649      	mov	r1, r9
    d3bc:	4828      	ldr	r0, [pc, #160]	; (d460 <onoff_request+0x124>)
    d3be:	f017 fc92 	bl	24ce6 <assert_print>
    d3c2:	21c2      	movs	r1, #194	; 0xc2
    d3c4:	e7dc      	b.n	d380 <onoff_request+0x44>
	} else if ((state == ONOFF_STATE_OFF)
    d3c6:	2e06      	cmp	r6, #6
    d3c8:	d813      	bhi.n	d3f2 <onoff_request+0xb6>
    d3ca:	e8df f006 	tbb	[pc, r6]
    d3ce:	2d09      	.short	0x2d09
    d3d0:	04091212 	.word	0x04091212
    d3d4:	09          	.byte	0x09
    d3d5:	00          	.byte	0x00
	if (state == ONOFF_STATE_ON) {
    d3d6:	f06f 0585 	mvn.w	r5, #133	; 0x85
    d3da:	f04f 0800 	mov.w	r8, #0
    d3de:	e7e1      	b.n	d3a4 <onoff_request+0x68>
	parent->next = child;
    d3e0:	2300      	movs	r3, #0
    d3e2:	603b      	str	r3, [r7, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    d3e4:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    d3e6:	b983      	cbnz	r3, d40a <onoff_request+0xce>
	list->head = node;
    d3e8:	e9c4 7700 	strd	r7, r7, [r4]
out:
	if (add_client) {
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    d3ec:	b186      	cbz	r6, d410 <onoff_request+0xd4>
	rv = state;
    d3ee:	4635      	mov	r5, r6
    d3f0:	e7f3      	b.n	d3da <onoff_request+0x9e>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    d3f2:	491c      	ldr	r1, [pc, #112]	; (d464 <onoff_request+0x128>)
    d3f4:	4817      	ldr	r0, [pc, #92]	; (d454 <onoff_request+0x118>)
    d3f6:	f44f 73e4 	mov.w	r3, #456	; 0x1c8
    d3fa:	4a1b      	ldr	r2, [pc, #108]	; (d468 <onoff_request+0x12c>)
    d3fc:	f017 fc73 	bl	24ce6 <assert_print>
    d400:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
    d404:	4818      	ldr	r0, [pc, #96]	; (d468 <onoff_request+0x12c>)
    d406:	f017 fc67 	bl	24cd8 <assert_post_action>
	parent->next = child;
    d40a:	601f      	str	r7, [r3, #0]
	list->tail = node;
    d40c:	6067      	str	r7, [r4, #4]
}
    d40e:	e7ed      	b.n	d3ec <onoff_request+0xb0>
		process_event(mgr, EVT_RECHECK, key);
    d410:	4652      	mov	r2, sl
    d412:	2102      	movs	r1, #2
    d414:	4620      	mov	r0, r4
    d416:	f7ff fd8b 	bl	cf30 <process_event>
    d41a:	4635      	mov	r5, r6
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    d41c:	4628      	mov	r0, r5
    d41e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		rv = -EAGAIN;
    d422:	f06f 050a 	mvn.w	r5, #10
    d426:	e7d8      	b.n	d3da <onoff_request+0x9e>
	if (state == ONOFF_STATE_ON) {
    d428:	f06f 0504 	mvn.w	r5, #4
    d42c:	e7d5      	b.n	d3da <onoff_request+0x9e>
	__asm__ volatile(
    d42e:	f38a 8811 	msr	BASEPRI, sl
    d432:	f3bf 8f6f 	isb	sy
		if (notify) {
    d436:	f1b8 0f00 	cmp.w	r8, #0
    d43a:	d0ef      	beq.n	d41c <onoff_request+0xe0>
			notify_one(mgr, cli, state, 0);
    d43c:	2300      	movs	r3, #0
    d43e:	4632      	mov	r2, r6
    d440:	4639      	mov	r1, r7
    d442:	4620      	mov	r0, r4
    d444:	f017 fbf4 	bl	24c30 <notify_one>
    d448:	e7e8      	b.n	d41c <onoff_request+0xe0>
    d44a:	bf00      	nop
    d44c:	0002c4ba 	.word	0x0002c4ba
    d450:	0002c513 	.word	0x0002c513
    d454:	0002b6a9 	.word	0x0002b6a9
    d458:	0002c528 	.word	0x0002c528
    d45c:	0002c4e7 	.word	0x0002c4e7
    d460:	0002c4fe 	.word	0x0002c4fe
    d464:	0002c4a4 	.word	0x0002c4a4
    d468:	0002c417 	.word	0x0002c417

0000d46c <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    d46c:	b508      	push	{r3, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    d46e:	6842      	ldr	r2, [r0, #4]
    d470:	4603      	mov	r3, r0

	return method & SYS_NOTIFY_METHOD_MASK;
    d472:	f002 0203 	and.w	r2, r2, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    d476:	2a02      	cmp	r2, #2
	notify->result = res;
    d478:	6081      	str	r1, [r0, #8]
	switch (method) {
    d47a:	d00a      	beq.n	d492 <sys_notify_finalize+0x26>
    d47c:	2a03      	cmp	r2, #3
    d47e:	f04f 0100 	mov.w	r1, #0
    d482:	d003      	beq.n	d48c <sys_notify_finalize+0x20>
    d484:	2a01      	cmp	r2, #1
    d486:	d10a      	bne.n	d49e <sys_notify_finalize+0x32>
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d488:	6059      	str	r1, [r3, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    d48a:	e006      	b.n	d49a <sys_notify_finalize+0x2e>
		rv = notify->method.callback;
    d48c:	6818      	ldr	r0, [r3, #0]
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d48e:	6059      	str	r1, [r3, #4]
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    d490:	bd08      	pop	{r3, pc}
		sig = notify->method.signal;
    d492:	6818      	ldr	r0, [r3, #0]
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d494:	2200      	movs	r2, #0
    d496:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    d498:	b958      	cbnz	r0, d4b2 <sys_notify_finalize+0x46>
	sys_notify_generic_callback rv = NULL;
    d49a:	2000      	movs	r0, #0
    d49c:	e7f8      	b.n	d490 <sys_notify_finalize+0x24>
		__ASSERT_NO_MSG(false);
    d49e:	4906      	ldr	r1, [pc, #24]	; (d4b8 <sys_notify_finalize+0x4c>)
    d4a0:	4806      	ldr	r0, [pc, #24]	; (d4bc <sys_notify_finalize+0x50>)
    d4a2:	2345      	movs	r3, #69	; 0x45
    d4a4:	4a06      	ldr	r2, [pc, #24]	; (d4c0 <sys_notify_finalize+0x54>)
    d4a6:	f017 fc1e 	bl	24ce6 <assert_print>
    d4aa:	2145      	movs	r1, #69	; 0x45
    d4ac:	4804      	ldr	r0, [pc, #16]	; (d4c0 <sys_notify_finalize+0x54>)
    d4ae:	f017 fc13 	bl	24cd8 <assert_post_action>
		union { uintptr_t x; int val; } parm1 = { .val = result };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    d4b2:	f015 fbff 	bl	22cb4 <z_impl_k_poll_signal_raise>
    d4b6:	e7f0      	b.n	d49a <sys_notify_finalize+0x2e>
    d4b8:	00030f1d 	.word	0x00030f1d
    d4bc:	0002b6a9 	.word	0x0002b6a9
    d4c0:	0002c540 	.word	0x0002c540

0000d4c4 <crc8_ccitt>:
	0x00, 0x07, 0x0e, 0x09, 0x1c, 0x1b, 0x12, 0x15,
	0x38, 0x3f, 0x36, 0x31, 0x24, 0x23, 0x2a, 0x2d
};

uint8_t crc8_ccitt(uint8_t val, const void *buf, size_t cnt)
{
    d4c4:	b510      	push	{r4, lr}
	size_t i;
	const uint8_t *p = buf;

	for (i = 0; i < cnt; i++) {
		val ^= p[i];
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d4c6:	4c09      	ldr	r4, [pc, #36]	; (d4ec <crc8_ccitt+0x28>)
    d4c8:	440a      	add	r2, r1
	for (i = 0; i < cnt; i++) {
    d4ca:	4291      	cmp	r1, r2
    d4cc:	d100      	bne.n	d4d0 <crc8_ccitt+0xc>
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
	}
	return val;
}
    d4ce:	bd10      	pop	{r4, pc}
		val ^= p[i];
    d4d0:	f811 3b01 	ldrb.w	r3, [r1], #1
    d4d4:	4058      	eors	r0, r3
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d4d6:	0903      	lsrs	r3, r0, #4
    d4d8:	5ce3      	ldrb	r3, [r4, r3]
    d4da:	0100      	lsls	r0, r0, #4
    d4dc:	b2c0      	uxtb	r0, r0
    d4de:	4043      	eors	r3, r0
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d4e0:	0918      	lsrs	r0, r3, #4
    d4e2:	5c20      	ldrb	r0, [r4, r0]
    d4e4:	011b      	lsls	r3, r3, #4
    d4e6:	b2db      	uxtb	r3, r3
    d4e8:	4058      	eors	r0, r3
	for (i = 0; i < cnt; i++) {
    d4ea:	e7ee      	b.n	d4ca <crc8_ccitt+0x6>
    d4ec:	0002c563 	.word	0x0002c563

0000d4f0 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    d4f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    d4f2:	4602      	mov	r2, r0
    d4f4:	6801      	ldr	r1, [r0, #0]
	const char *sp = *str;
	size_t val = 0;

	while (isdigit((int)(unsigned char)*sp)) {
		val = 10U * val + *sp++ - '0';
    d4f6:	270a      	movs	r7, #10
	size_t val = 0;
    d4f8:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    d4fa:	4e07      	ldr	r6, [pc, #28]	; (d518 <extract_decimal+0x28>)
    d4fc:	460b      	mov	r3, r1
    d4fe:	781c      	ldrb	r4, [r3, #0]
    d500:	3101      	adds	r1, #1
    d502:	5d35      	ldrb	r5, [r6, r4]
    d504:	076d      	lsls	r5, r5, #29
    d506:	d401      	bmi.n	d50c <extract_decimal+0x1c>
	}
	*str = sp;
    d508:	6013      	str	r3, [r2, #0]
	return val;
}
    d50a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		val = 10U * val + *sp++ - '0';
    d50c:	fb07 4300 	mla	r3, r7, r0, r4
    d510:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    d514:	e7f2      	b.n	d4fc <extract_decimal+0xc>
    d516:	bf00      	nop
    d518:	00030f7f 	.word	0x00030f7f

0000d51c <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    d51c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d520:	4615      	mov	r5, r2
    d522:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    d524:	78d3      	ldrb	r3, [r2, #3]
    d526:	4a22      	ldr	r2, [pc, #136]	; (d5b0 <encode_uint+0x94>)
	switch (specifier) {
    d528:	2b6f      	cmp	r3, #111	; 0x6f
    d52a:	f812 b003 	ldrb.w	fp, [r2, r3]
{
    d52e:	4680      	mov	r8, r0
    d530:	460f      	mov	r7, r1
    d532:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    d536:	d029      	beq.n	d58c <encode_uint+0x70>
    d538:	d824      	bhi.n	d584 <encode_uint+0x68>
		return 10;
    d53a:	2b58      	cmp	r3, #88	; 0x58
    d53c:	bf0c      	ite	eq
    d53e:	2610      	moveq	r6, #16
    d540:	260a      	movne	r6, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    d542:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28

	do {
		unsigned int lsv = (unsigned int)(value % radix);
    d546:	4632      	mov	r2, r6
    d548:	2300      	movs	r3, #0
    d54a:	4640      	mov	r0, r8
    d54c:	4639      	mov	r1, r7
    d54e:	f7fb fccf 	bl	8ef0 <__aeabi_uldivmod>

		*--bp = (lsv <= 9) ? ('0' + lsv)
    d552:	2a09      	cmp	r2, #9
    d554:	b2d4      	uxtb	r4, r2
    d556:	d81e      	bhi.n	d596 <encode_uint+0x7a>
    d558:	3430      	adds	r4, #48	; 0x30
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
	} while ((value != 0) && (bps < bp));
    d55a:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d55c:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    d55e:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d562:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    d566:	d301      	bcc.n	d56c <encode_uint+0x50>
    d568:	45d1      	cmp	r9, sl
    d56a:	d811      	bhi.n	d590 <encode_uint+0x74>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    d56c:	782b      	ldrb	r3, [r5, #0]
    d56e:	069b      	lsls	r3, r3, #26
    d570:	d505      	bpl.n	d57e <encode_uint+0x62>
		if (radix == 8) {
    d572:	2e08      	cmp	r6, #8
    d574:	d115      	bne.n	d5a2 <encode_uint+0x86>
			conv->altform_0 = true;
    d576:	78ab      	ldrb	r3, [r5, #2]
    d578:	f043 0308 	orr.w	r3, r3, #8
		} else if (radix == 16) {
			conv->altform_0c = true;
    d57c:	70ab      	strb	r3, [r5, #2]
			;
		}
	}

	return bp;
}
    d57e:	4648      	mov	r0, r9
    d580:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    d584:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    d588:	2b70      	cmp	r3, #112	; 0x70
    d58a:	e7d7      	b.n	d53c <encode_uint+0x20>
	switch (specifier) {
    d58c:	2608      	movs	r6, #8
    d58e:	e7d8      	b.n	d542 <encode_uint+0x26>
		value /= radix;
    d590:	4680      	mov	r8, r0
    d592:	460f      	mov	r7, r1
    d594:	e7d7      	b.n	d546 <encode_uint+0x2a>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d596:	f1bb 0f01 	cmp.w	fp, #1
    d59a:	bf0c      	ite	eq
    d59c:	3437      	addeq	r4, #55	; 0x37
    d59e:	3457      	addne	r4, #87	; 0x57
    d5a0:	e7db      	b.n	d55a <encode_uint+0x3e>
		} else if (radix == 16) {
    d5a2:	2e10      	cmp	r6, #16
    d5a4:	d1eb      	bne.n	d57e <encode_uint+0x62>
			conv->altform_0c = true;
    d5a6:	78ab      	ldrb	r3, [r5, #2]
    d5a8:	f043 0310 	orr.w	r3, r3, #16
    d5ac:	e7e6      	b.n	d57c <encode_uint+0x60>
    d5ae:	bf00      	nop
    d5b0:	00030f7f 	.word	0x00030f7f

0000d5b4 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
    d5b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d5b8:	4682      	mov	sl, r0
    d5ba:	4617      	mov	r7, r2
    d5bc:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    d5be:	2500      	movs	r5, #0
{
    d5c0:	b097      	sub	sp, #92	; 0x5c
    d5c2:	9103      	str	r1, [sp, #12]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    d5c4:	7838      	ldrb	r0, [r7, #0]
    d5c6:	b908      	cbnz	r0, d5cc <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
    d5c8:	4628      	mov	r0, r5
    d5ca:	e349      	b.n	dc60 <z_cbvprintf_impl+0x6ac>
			OUTC(*fp++);
    d5cc:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
    d5ce:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    d5d0:	9304      	str	r3, [sp, #16]
		if (*fp != '%') {
    d5d2:	d006      	beq.n	d5e2 <z_cbvprintf_impl+0x2e>
			OUTC('%');
    d5d4:	9903      	ldr	r1, [sp, #12]
    d5d6:	47d0      	blx	sl
    d5d8:	2800      	cmp	r0, #0
    d5da:	f2c0 8341 	blt.w	dc60 <z_cbvprintf_impl+0x6ac>
    d5de:	3501      	adds	r5, #1
		if (bps == NULL) {
    d5e0:	e1f0      	b.n	d9c4 <z_cbvprintf_impl+0x410>
		} state = {
    d5e2:	2218      	movs	r2, #24
    d5e4:	2100      	movs	r1, #0
    d5e6:	a810      	add	r0, sp, #64	; 0x40
    d5e8:	f01c f91d 	bl	29826 <memset>
	if (*sp == '%') {
    d5ec:	787b      	ldrb	r3, [r7, #1]
    d5ee:	2b25      	cmp	r3, #37	; 0x25
    d5f0:	f000 80a3 	beq.w	d73a <z_cbvprintf_impl+0x186>
    d5f4:	2300      	movs	r3, #0
    d5f6:	4698      	mov	r8, r3
    d5f8:	469e      	mov	lr, r3
    d5fa:	469c      	mov	ip, r3
    d5fc:	4618      	mov	r0, r3
    d5fe:	1c79      	adds	r1, r7, #1
    d600:	460e      	mov	r6, r1
		switch (*sp) {
    d602:	f811 2b01 	ldrb.w	r2, [r1], #1
    d606:	2a2b      	cmp	r2, #43	; 0x2b
    d608:	f000 80c6 	beq.w	d798 <z_cbvprintf_impl+0x1e4>
    d60c:	f200 80bd 	bhi.w	d78a <z_cbvprintf_impl+0x1d6>
    d610:	2a20      	cmp	r2, #32
    d612:	f000 80c4 	beq.w	d79e <z_cbvprintf_impl+0x1ea>
    d616:	2a23      	cmp	r2, #35	; 0x23
    d618:	f000 80c4 	beq.w	d7a4 <z_cbvprintf_impl+0x1f0>
    d61c:	b12b      	cbz	r3, d62a <z_cbvprintf_impl+0x76>
    d61e:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d622:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d626:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d62a:	f1b8 0f00 	cmp.w	r8, #0
    d62e:	d005      	beq.n	d63c <z_cbvprintf_impl+0x88>
    d630:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d634:	f043 0320 	orr.w	r3, r3, #32
    d638:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d63c:	f1be 0f00 	cmp.w	lr, #0
    d640:	d005      	beq.n	d64e <z_cbvprintf_impl+0x9a>
    d642:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d646:	f043 0310 	orr.w	r3, r3, #16
    d64a:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d64e:	f1bc 0f00 	cmp.w	ip, #0
    d652:	d005      	beq.n	d660 <z_cbvprintf_impl+0xac>
    d654:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d658:	f043 0308 	orr.w	r3, r3, #8
    d65c:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d660:	b128      	cbz	r0, d66e <z_cbvprintf_impl+0xba>
    d662:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d666:	f043 0304 	orr.w	r3, r3, #4
    d66a:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (conv->flag_zero && conv->flag_dash) {
    d66e:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d672:	f003 0144 	and.w	r1, r3, #68	; 0x44
    d676:	2944      	cmp	r1, #68	; 0x44
    d678:	d103      	bne.n	d682 <z_cbvprintf_impl+0xce>
		conv->flag_zero = false;
    d67a:	f36f 1386 	bfc	r3, #6, #1
    d67e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	conv->width_present = true;
    d682:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    d686:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    d688:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d68c:	9609      	str	r6, [sp, #36]	; 0x24
    d68e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    d692:	f040 808c 	bne.w	d7ae <z_cbvprintf_impl+0x1fa>
		conv->width_star = true;
    d696:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d69a:	f043 0301 	orr.w	r3, r3, #1
    d69e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		return ++sp;
    d6a2:	1c73      	adds	r3, r6, #1
	conv->prec_present = (*sp == '.');
    d6a4:	781a      	ldrb	r2, [r3, #0]
    d6a6:	2a2e      	cmp	r2, #46	; 0x2e
    d6a8:	bf0c      	ite	eq
    d6aa:	2101      	moveq	r1, #1
    d6ac:	2100      	movne	r1, #0
    d6ae:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d6b2:	f361 0241 	bfi	r2, r1, #1, #1
    d6b6:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	if (!conv->prec_present) {
    d6ba:	d10c      	bne.n	d6d6 <z_cbvprintf_impl+0x122>
	++sp;
    d6bc:	1c5a      	adds	r2, r3, #1
    d6be:	9209      	str	r2, [sp, #36]	; 0x24
	if (*sp == '*') {
    d6c0:	785a      	ldrb	r2, [r3, #1]
    d6c2:	2a2a      	cmp	r2, #42	; 0x2a
    d6c4:	f040 8083 	bne.w	d7ce <z_cbvprintf_impl+0x21a>
		conv->prec_star = true;
    d6c8:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
		return ++sp;
    d6cc:	3302      	adds	r3, #2
		conv->prec_star = true;
    d6ce:	f042 0204 	orr.w	r2, r2, #4
    d6d2:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	switch (*sp) {
    d6d6:	781a      	ldrb	r2, [r3, #0]
    d6d8:	2a6c      	cmp	r2, #108	; 0x6c
    d6da:	f000 80a4 	beq.w	d826 <z_cbvprintf_impl+0x272>
    d6de:	f200 8086 	bhi.w	d7ee <z_cbvprintf_impl+0x23a>
    d6e2:	2a68      	cmp	r2, #104	; 0x68
    d6e4:	f000 808c 	beq.w	d800 <z_cbvprintf_impl+0x24c>
    d6e8:	2a6a      	cmp	r2, #106	; 0x6a
    d6ea:	f000 80a5 	beq.w	d838 <z_cbvprintf_impl+0x284>
    d6ee:	2a4c      	cmp	r2, #76	; 0x4c
    d6f0:	f000 80aa 	beq.w	d848 <z_cbvprintf_impl+0x294>
	conv->specifier = *sp++;
    d6f4:	461a      	mov	r2, r3
    d6f6:	f812 3b01 	ldrb.w	r3, [r2], #1
	switch (conv->specifier) {
    d6fa:	2b78      	cmp	r3, #120	; 0x78
	conv->specifier = *sp++;
    d6fc:	9204      	str	r2, [sp, #16]
    d6fe:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		if (conv->length_mod == LENGTH_UPPER_L) {
    d702:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
	switch (conv->specifier) {
    d706:	f200 8117 	bhi.w	d938 <z_cbvprintf_impl+0x384>
    d70a:	2b6d      	cmp	r3, #109	; 0x6d
    d70c:	f200 80a9 	bhi.w	d862 <z_cbvprintf_impl+0x2ae>
    d710:	2b69      	cmp	r3, #105	; 0x69
    d712:	f200 8111 	bhi.w	d938 <z_cbvprintf_impl+0x384>
    d716:	2b57      	cmp	r3, #87	; 0x57
    d718:	f200 80be 	bhi.w	d898 <z_cbvprintf_impl+0x2e4>
    d71c:	2b41      	cmp	r3, #65	; 0x41
    d71e:	d003      	beq.n	d728 <z_cbvprintf_impl+0x174>
    d720:	3b45      	subs	r3, #69	; 0x45
    d722:	2b02      	cmp	r3, #2
    d724:	f200 8108 	bhi.w	d938 <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_FP;
    d728:	2204      	movs	r2, #4
    d72a:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d72e:	f362 0302 	bfi	r3, r2, #0, #3
    d732:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
			unsupported = true;
    d736:	2301      	movs	r3, #1
			break;
    d738:	e0ca      	b.n	d8d0 <z_cbvprintf_impl+0x31c>
		conv->specifier = *sp++;
    d73a:	1cba      	adds	r2, r7, #2
    d73c:	9204      	str	r2, [sp, #16]
    d73e:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		if (conv->width_star) {
    d742:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d746:	07da      	lsls	r2, r3, #31
    d748:	f140 80fd 	bpl.w	d946 <z_cbvprintf_impl+0x392>
			width = va_arg(ap, int);
    d74c:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    d750:	f1b9 0f00 	cmp.w	r9, #0
    d754:	da07      	bge.n	d766 <z_cbvprintf_impl+0x1b2>
				conv->flag_dash = true;
    d756:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
				width = -width;
    d75a:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
    d75e:	f042 0204 	orr.w	r2, r2, #4
    d762:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
		if (conv->prec_star) {
    d766:	075e      	lsls	r6, r3, #29
    d768:	f140 80f6 	bpl.w	d958 <z_cbvprintf_impl+0x3a4>
			int arg = va_arg(ap, int);
    d76c:	f854 bb04 	ldr.w	fp, [r4], #4
			if (arg < 0) {
    d770:	f1bb 0f00 	cmp.w	fp, #0
    d774:	f280 80f5 	bge.w	d962 <z_cbvprintf_impl+0x3ae>
				conv->prec_present = false;
    d778:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d77c:	f36f 0341 	bfc	r3, #1, #1
    d780:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		int precision = -1;
    d784:	f04f 3bff 	mov.w	fp, #4294967295
    d788:	e0eb      	b.n	d962 <z_cbvprintf_impl+0x3ae>
		switch (*sp) {
    d78a:	2a2d      	cmp	r2, #45	; 0x2d
    d78c:	d00d      	beq.n	d7aa <z_cbvprintf_impl+0x1f6>
    d78e:	2a30      	cmp	r2, #48	; 0x30
    d790:	f47f af44 	bne.w	d61c <z_cbvprintf_impl+0x68>
    d794:	2301      	movs	r3, #1
	} while (loop);
    d796:	e733      	b.n	d600 <z_cbvprintf_impl+0x4c>
		switch (*sp) {
    d798:	f04f 0c01 	mov.w	ip, #1
    d79c:	e730      	b.n	d600 <z_cbvprintf_impl+0x4c>
    d79e:	f04f 0e01 	mov.w	lr, #1
    d7a2:	e72d      	b.n	d600 <z_cbvprintf_impl+0x4c>
    d7a4:	f04f 0801 	mov.w	r8, #1
    d7a8:	e72a      	b.n	d600 <z_cbvprintf_impl+0x4c>
    d7aa:	2001      	movs	r0, #1
    d7ac:	e728      	b.n	d600 <z_cbvprintf_impl+0x4c>
	size_t width = extract_decimal(&sp);
    d7ae:	a809      	add	r0, sp, #36	; 0x24
    d7b0:	f7ff fe9e 	bl	d4f0 <extract_decimal>
	if (sp != wp) {
    d7b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d7b6:	42b3      	cmp	r3, r6
    d7b8:	f43f af74 	beq.w	d6a4 <z_cbvprintf_impl+0xf0>
		conv->unsupported |= ((conv->width_value < 0)
    d7bc:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
		conv->width_value = width;
    d7c0:	9013      	str	r0, [sp, #76]	; 0x4c
				      || (width != (size_t)conv->width_value));
    d7c2:	0fc0      	lsrs	r0, r0, #31
		conv->unsupported |= ((conv->width_value < 0)
    d7c4:	f360 0241 	bfi	r2, r0, #1, #1
    d7c8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
    d7cc:	e76a      	b.n	d6a4 <z_cbvprintf_impl+0xf0>
	size_t prec = extract_decimal(&sp);
    d7ce:	a809      	add	r0, sp, #36	; 0x24
    d7d0:	f7ff fe8e 	bl	d4f0 <extract_decimal>
	conv->unsupported |= ((conv->prec_value < 0)
    d7d4:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
	conv->prec_value = prec;
    d7d8:	9014      	str	r0, [sp, #80]	; 0x50
	conv->unsupported |= ((conv->prec_value < 0)
    d7da:	f3c3 0240 	ubfx	r2, r3, #1, #1
    d7de:	ea42 72d0 	orr.w	r2, r2, r0, lsr #31
    d7e2:	f362 0341 	bfi	r3, r2, #1, #1
    d7e6:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	return sp;
    d7ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d7ec:	e773      	b.n	d6d6 <z_cbvprintf_impl+0x122>
	switch (*sp) {
    d7ee:	2a74      	cmp	r2, #116	; 0x74
    d7f0:	d026      	beq.n	d840 <z_cbvprintf_impl+0x28c>
    d7f2:	2a7a      	cmp	r2, #122	; 0x7a
    d7f4:	f47f af7e 	bne.w	d6f4 <z_cbvprintf_impl+0x140>
		conv->length_mod = LENGTH_Z;
    d7f8:	2106      	movs	r1, #6
    d7fa:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d7fe:	e00c      	b.n	d81a <z_cbvprintf_impl+0x266>
		if (*++sp == 'h') {
    d800:	785a      	ldrb	r2, [r3, #1]
    d802:	2a68      	cmp	r2, #104	; 0x68
    d804:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d808:	d106      	bne.n	d818 <z_cbvprintf_impl+0x264>
			conv->length_mod = LENGTH_HH;
    d80a:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    d80c:	f361 02c6 	bfi	r2, r1, #3, #4
    d810:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
			++sp;
    d814:	3302      	adds	r3, #2
    d816:	e76d      	b.n	d6f4 <z_cbvprintf_impl+0x140>
			conv->length_mod = LENGTH_H;
    d818:	2102      	movs	r1, #2
    d81a:	f361 02c6 	bfi	r2, r1, #3, #4
    d81e:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
		if (*++sp == 'h') {
    d822:	3301      	adds	r3, #1
    d824:	e766      	b.n	d6f4 <z_cbvprintf_impl+0x140>
		if (*++sp == 'l') {
    d826:	785a      	ldrb	r2, [r3, #1]
    d828:	2a6c      	cmp	r2, #108	; 0x6c
    d82a:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d82e:	d101      	bne.n	d834 <z_cbvprintf_impl+0x280>
			conv->length_mod = LENGTH_LL;
    d830:	2104      	movs	r1, #4
    d832:	e7eb      	b.n	d80c <z_cbvprintf_impl+0x258>
			conv->length_mod = LENGTH_L;
    d834:	2103      	movs	r1, #3
    d836:	e7f0      	b.n	d81a <z_cbvprintf_impl+0x266>
		conv->length_mod = LENGTH_J;
    d838:	2105      	movs	r1, #5
    d83a:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d83e:	e7ec      	b.n	d81a <z_cbvprintf_impl+0x266>
		conv->length_mod = LENGTH_T;
    d840:	2107      	movs	r1, #7
    d842:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d846:	e7e8      	b.n	d81a <z_cbvprintf_impl+0x266>
		conv->unsupported = true;
    d848:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
    d84c:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    d850:	f022 0202 	bic.w	r2, r2, #2
    d854:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    d858:	f042 0202 	orr.w	r2, r2, #2
    d85c:	f8ad 2048 	strh.w	r2, [sp, #72]	; 0x48
		break;
    d860:	e7df      	b.n	d822 <z_cbvprintf_impl+0x26e>
	switch (conv->specifier) {
    d862:	3b6e      	subs	r3, #110	; 0x6e
    d864:	b2d9      	uxtb	r1, r3
    d866:	2301      	movs	r3, #1
    d868:	408b      	lsls	r3, r1
    d86a:	f240 4182 	movw	r1, #1154	; 0x482
    d86e:	420b      	tst	r3, r1
    d870:	d138      	bne.n	d8e4 <z_cbvprintf_impl+0x330>
    d872:	f013 0f24 	tst.w	r3, #36	; 0x24
    d876:	d152      	bne.n	d91e <z_cbvprintf_impl+0x36a>
    d878:	07d8      	lsls	r0, r3, #31
    d87a:	d55d      	bpl.n	d938 <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_PTR;
    d87c:	2103      	movs	r1, #3
    d87e:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d882:	f361 0302 	bfi	r3, r1, #0, #3
    d886:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d88a:	f002 0378 	and.w	r3, r2, #120	; 0x78
    d88e:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
    d892:	424b      	negs	r3, r1
    d894:	414b      	adcs	r3, r1
    d896:	e01b      	b.n	d8d0 <z_cbvprintf_impl+0x31c>
    d898:	2001      	movs	r0, #1
	switch (conv->specifier) {
    d89a:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
    d89e:	b2c9      	uxtb	r1, r1
    d8a0:	fa00 f101 	lsl.w	r1, r0, r1
    d8a4:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    d8a8:	f47f af3e 	bne.w	d728 <z_cbvprintf_impl+0x174>
    d8ac:	f640 0601 	movw	r6, #2049	; 0x801
    d8b0:	4231      	tst	r1, r6
    d8b2:	d11d      	bne.n	d8f0 <z_cbvprintf_impl+0x33c>
    d8b4:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    d8b8:	d03e      	beq.n	d938 <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_SINT;
    d8ba:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d8be:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    d8c2:	f002 0278 	and.w	r2, r2, #120	; 0x78
    d8c6:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    d8c8:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d8cc:	d034      	beq.n	d938 <z_cbvprintf_impl+0x384>
	bool unsupported = false;
    d8ce:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
    d8d0:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
    d8d4:	f3c2 0140 	ubfx	r1, r2, #1, #1
    d8d8:	430b      	orrs	r3, r1
    d8da:	f363 0241 	bfi	r2, r3, #1, #1
    d8de:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
	return sp;
    d8e2:	e72e      	b.n	d742 <z_cbvprintf_impl+0x18e>
		conv->specifier_cat = SPECIFIER_UINT;
    d8e4:	2102      	movs	r1, #2
    d8e6:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d8ea:	f361 0302 	bfi	r3, r1, #0, #3
    d8ee:	e7e8      	b.n	d8c2 <z_cbvprintf_impl+0x30e>
    d8f0:	2002      	movs	r0, #2
    d8f2:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d8f6:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    d8fa:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    d8fe:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    d900:	f88d 104a 	strb.w	r1, [sp, #74]	; 0x4a
			conv->invalid = true;
    d904:	bf02      	ittt	eq
    d906:	f89d 1048 	ldrbeq.w	r1, [sp, #72]	; 0x48
    d90a:	f041 0101 	orreq.w	r1, r1, #1
    d90e:	f88d 1048 	strbeq.w	r1, [sp, #72]	; 0x48
		if (conv->specifier == 'c') {
    d912:	2b63      	cmp	r3, #99	; 0x63
    d914:	d1db      	bne.n	d8ce <z_cbvprintf_impl+0x31a>
			unsupported = (conv->length_mod != LENGTH_NONE);
    d916:	1e13      	subs	r3, r2, #0
    d918:	bf18      	it	ne
    d91a:	2301      	movne	r3, #1
    d91c:	e7d8      	b.n	d8d0 <z_cbvprintf_impl+0x31c>
		conv->specifier_cat = SPECIFIER_PTR;
    d91e:	2103      	movs	r1, #3
    d920:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod != LENGTH_NONE) {
    d924:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    d928:	f361 0302 	bfi	r3, r1, #0, #3
    d92c:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod != LENGTH_NONE) {
    d930:	bf14      	ite	ne
    d932:	2301      	movne	r3, #1
    d934:	2300      	moveq	r3, #0
    d936:	e7cb      	b.n	d8d0 <z_cbvprintf_impl+0x31c>
		conv->invalid = true;
    d938:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d93c:	f043 0301 	orr.w	r3, r3, #1
    d940:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
		break;
    d944:	e7c3      	b.n	d8ce <z_cbvprintf_impl+0x31a>
		} else if (conv->width_present) {
    d946:	f99d 2048 	ldrsb.w	r2, [sp, #72]	; 0x48
    d94a:	2a00      	cmp	r2, #0
		int width = -1;
    d94c:	bfac      	ite	ge
    d94e:	f04f 39ff 	movge.w	r9, #4294967295
			width = conv->width_value;
    d952:	f8dd 904c 	ldrlt.w	r9, [sp, #76]	; 0x4c
    d956:	e706      	b.n	d766 <z_cbvprintf_impl+0x1b2>
		} else if (conv->prec_present) {
    d958:	0798      	lsls	r0, r3, #30
    d95a:	f57f af13 	bpl.w	d784 <z_cbvprintf_impl+0x1d0>
			precision = conv->prec_value;
    d95e:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
		conv->pad0_value = 0;
    d962:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    d964:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
			= (enum specifier_cat_enum)conv->specifier_cat;
    d968:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
			= (enum length_mod_enum)conv->length_mod;
    d96c:	f89d 1049 	ldrb.w	r1, [sp, #73]	; 0x49
		enum specifier_cat_enum specifier_cat
    d970:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    d974:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    d976:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    d97a:	d133      	bne.n	d9e4 <z_cbvprintf_impl+0x430>
			switch (length_mod) {
    d97c:	1ecb      	subs	r3, r1, #3
    d97e:	2b04      	cmp	r3, #4
    d980:	d804      	bhi.n	d98c <z_cbvprintf_impl+0x3d8>
    d982:	e8df f003 	tbb	[pc, r3]
    d986:	4621      	.short	0x4621
    d988:	2146      	.short	0x2146
    d98a:	21          	.byte	0x21
    d98b:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    d98c:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    d98e:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    d990:	ea4f 72e3 	mov.w	r2, r3, asr #31
    d994:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    d998:	d11c      	bne.n	d9d4 <z_cbvprintf_impl+0x420>
				value->sint = (signed char)value->sint;
    d99a:	f99d 3040 	ldrsb.w	r3, [sp, #64]	; 0x40
    d99e:	17da      	asrs	r2, r3, #31
    d9a0:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
				value->sint = va_arg(ap, int);
    d9a4:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    d9a6:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d9aa:	f013 0603 	ands.w	r6, r3, #3
    d9ae:	d050      	beq.n	da52 <z_cbvprintf_impl+0x49e>
			OUTS(sp, fp);
    d9b0:	463a      	mov	r2, r7
    d9b2:	4650      	mov	r0, sl
    d9b4:	9b04      	ldr	r3, [sp, #16]
    d9b6:	9903      	ldr	r1, [sp, #12]
    d9b8:	f017 f977 	bl	24caa <outs>
    d9bc:	2800      	cmp	r0, #0
    d9be:	f2c0 814f 	blt.w	dc60 <z_cbvprintf_impl+0x6ac>
    d9c2:	4405      	add	r5, r0
			continue;
    d9c4:	9f04      	ldr	r7, [sp, #16]
    d9c6:	e5fd      	b.n	d5c4 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    d9c8:	f854 3b04 	ldr.w	r3, [r4], #4
    d9cc:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    d9ce:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
    d9d2:	e7e8      	b.n	d9a6 <z_cbvprintf_impl+0x3f2>
			} else if (length_mod == LENGTH_H) {
    d9d4:	2902      	cmp	r1, #2
    d9d6:	d1e5      	bne.n	d9a4 <z_cbvprintf_impl+0x3f0>
				value->sint = (short)value->sint;
    d9d8:	b21a      	sxth	r2, r3
    d9da:	f343 33c0 	sbfx	r3, r3, #15, #1
    d9de:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    d9e2:	e7df      	b.n	d9a4 <z_cbvprintf_impl+0x3f0>
		} else if (specifier_cat == SPECIFIER_UINT) {
    d9e4:	2b02      	cmp	r3, #2
    d9e6:	d124      	bne.n	da32 <z_cbvprintf_impl+0x47e>
			switch (length_mod) {
    d9e8:	1ecb      	subs	r3, r1, #3
    d9ea:	2b04      	cmp	r3, #4
    d9ec:	d804      	bhi.n	d9f8 <z_cbvprintf_impl+0x444>
    d9ee:	e8df f003 	tbb	[pc, r3]
    d9f2:	1018      	.short	0x1018
    d9f4:	1810      	.short	0x1810
    d9f6:	18          	.byte	0x18
    d9f7:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    d9f8:	2901      	cmp	r1, #1
    d9fa:	f04f 0200 	mov.w	r2, #0
				value->uint = va_arg(ap, unsigned int);
    d9fe:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    da02:	d014      	beq.n	da2e <z_cbvprintf_impl+0x47a>
			} else if (length_mod == LENGTH_H) {
    da04:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    da06:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			} else if (length_mod == LENGTH_H) {
    da0a:	d1cc      	bne.n	d9a6 <z_cbvprintf_impl+0x3f2>
				value->uint = (unsigned short)value->uint;
    da0c:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    da0e:	9310      	str	r3, [sp, #64]	; 0x40
    da10:	e7c9      	b.n	d9a6 <z_cbvprintf_impl+0x3f2>
					(uint_value_type)va_arg(ap,
    da12:	3407      	adds	r4, #7
    da14:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    da18:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    da1c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    da20:	e7c1      	b.n	d9a6 <z_cbvprintf_impl+0x3f2>
					(uint_value_type)va_arg(ap, size_t);
    da22:	f854 3b04 	ldr.w	r3, [r4], #4
    da26:	9310      	str	r3, [sp, #64]	; 0x40
    da28:	2300      	movs	r3, #0
    da2a:	9311      	str	r3, [sp, #68]	; 0x44
			} else if (length_mod == LENGTH_H) {
    da2c:	e7bb      	b.n	d9a6 <z_cbvprintf_impl+0x3f2>
				value->uint = (unsigned char)value->uint;
    da2e:	b2db      	uxtb	r3, r3
    da30:	e7cd      	b.n	d9ce <z_cbvprintf_impl+0x41a>
		} else if (specifier_cat == SPECIFIER_FP) {
    da32:	2b04      	cmp	r3, #4
    da34:	d108      	bne.n	da48 <z_cbvprintf_impl+0x494>
					(sint_value_type)va_arg(ap, long long);
    da36:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    da38:	f024 0407 	bic.w	r4, r4, #7
    da3c:	e9d4 2300 	ldrd	r2, r3, [r4]
    da40:	3408      	adds	r4, #8
    da42:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    da46:	e7ae      	b.n	d9a6 <z_cbvprintf_impl+0x3f2>
		} else if (specifier_cat == SPECIFIER_PTR) {
    da48:	2b03      	cmp	r3, #3
    da4a:	d1ac      	bne.n	d9a6 <z_cbvprintf_impl+0x3f2>
			value->ptr = va_arg(ap, void *);
    da4c:	f854 3b04 	ldr.w	r3, [r4], #4
    da50:	e7dd      	b.n	da0e <z_cbvprintf_impl+0x45a>
		switch (conv->specifier) {
    da52:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
    da56:	2878      	cmp	r0, #120	; 0x78
    da58:	d8b4      	bhi.n	d9c4 <z_cbvprintf_impl+0x410>
    da5a:	2862      	cmp	r0, #98	; 0x62
    da5c:	d81c      	bhi.n	da98 <z_cbvprintf_impl+0x4e4>
    da5e:	2825      	cmp	r0, #37	; 0x25
    da60:	f43f adb8 	beq.w	d5d4 <z_cbvprintf_impl+0x20>
    da64:	2858      	cmp	r0, #88	; 0x58
    da66:	d1ad      	bne.n	d9c4 <z_cbvprintf_impl+0x410>
			bps = encode_uint(value->uint, conv, buf, bpe);
    da68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    da6c:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    da70:	9300      	str	r3, [sp, #0]
    da72:	aa12      	add	r2, sp, #72	; 0x48
    da74:	ab0a      	add	r3, sp, #40	; 0x28
    da76:	f7ff fd51 	bl	d51c <encode_uint>
			if (precision >= 0) {
    da7a:	f1bb 0f00 	cmp.w	fp, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
    da7e:	4607      	mov	r7, r0
			if (precision >= 0) {
    da80:	f280 8097 	bge.w	dbb2 <z_cbvprintf_impl+0x5fe>
		if (bps == NULL) {
    da84:	2f00      	cmp	r7, #0
    da86:	d09d      	beq.n	d9c4 <z_cbvprintf_impl+0x410>
		size_t nj_len = (bpe - bps);
    da88:	f10d 083e 	add.w	r8, sp, #62	; 0x3e
    da8c:	eba8 0007 	sub.w	r0, r8, r7
		if (sign != 0) {
    da90:	2e00      	cmp	r6, #0
    da92:	d04e      	beq.n	db32 <z_cbvprintf_impl+0x57e>
			nj_len += 1U;
    da94:	3001      	adds	r0, #1
    da96:	e04c      	b.n	db32 <z_cbvprintf_impl+0x57e>
		switch (conv->specifier) {
    da98:	3863      	subs	r0, #99	; 0x63
    da9a:	2815      	cmp	r0, #21
    da9c:	d892      	bhi.n	d9c4 <z_cbvprintf_impl+0x410>
    da9e:	a201      	add	r2, pc, #4	; (adr r2, daa4 <z_cbvprintf_impl+0x4f0>)
    daa0:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    daa4:	0000db23 	.word	0x0000db23
    daa8:	0000db89 	.word	0x0000db89
    daac:	0000d9c5 	.word	0x0000d9c5
    dab0:	0000d9c5 	.word	0x0000d9c5
    dab4:	0000d9c5 	.word	0x0000d9c5
    dab8:	0000d9c5 	.word	0x0000d9c5
    dabc:	0000db89 	.word	0x0000db89
    dac0:	0000d9c5 	.word	0x0000d9c5
    dac4:	0000d9c5 	.word	0x0000d9c5
    dac8:	0000d9c5 	.word	0x0000d9c5
    dacc:	0000d9c5 	.word	0x0000d9c5
    dad0:	0000dc11 	.word	0x0000dc11
    dad4:	0000dbad 	.word	0x0000dbad
    dad8:	0000dbd3 	.word	0x0000dbd3
    dadc:	0000d9c5 	.word	0x0000d9c5
    dae0:	0000d9c5 	.word	0x0000d9c5
    dae4:	0000dafd 	.word	0x0000dafd
    dae8:	0000d9c5 	.word	0x0000d9c5
    daec:	0000dbad 	.word	0x0000dbad
    daf0:	0000d9c5 	.word	0x0000d9c5
    daf4:	0000d9c5 	.word	0x0000d9c5
    daf8:	0000dbad 	.word	0x0000dbad
			if (precision >= 0) {
    dafc:	f1bb 0f00 	cmp.w	fp, #0
			bps = (const char *)value->ptr;
    db00:	9f10      	ldr	r7, [sp, #64]	; 0x40
			if (precision >= 0) {
    db02:	db0a      	blt.n	db1a <z_cbvprintf_impl+0x566>
				len = strnlen(bps, precision);
    db04:	4659      	mov	r1, fp
    db06:	4638      	mov	r0, r7
    db08:	f01b ffe2 	bl	29ad0 <strnlen>
			bpe = bps + len;
    db0c:	eb07 0800 	add.w	r8, r7, r0
		if (bps == NULL) {
    db10:	2f00      	cmp	r7, #0
    db12:	f43f af57 	beq.w	d9c4 <z_cbvprintf_impl+0x410>
		char sign = 0;
    db16:	2600      	movs	r6, #0
    db18:	e00b      	b.n	db32 <z_cbvprintf_impl+0x57e>
				len = strlen(bps);
    db1a:	4638      	mov	r0, r7
    db1c:	f7fb fc20 	bl	9360 <strlen>
    db20:	e7f4      	b.n	db0c <z_cbvprintf_impl+0x558>
		char sign = 0;
    db22:	2600      	movs	r6, #0
		size_t nj_len = (bpe - bps);
    db24:	2001      	movs	r0, #1
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    db26:	9b10      	ldr	r3, [sp, #64]	; 0x40
			bpe = buf + 1;
    db28:	f10d 0829 	add.w	r8, sp, #41	; 0x29
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    db2c:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
			bps = buf;
    db30:	af0a      	add	r7, sp, #40	; 0x28
		if (conv->altform_0c) {
    db32:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    db36:	f013 0210 	ands.w	r2, r3, #16
    db3a:	9205      	str	r2, [sp, #20]
    db3c:	f000 8083 	beq.w	dc46 <z_cbvprintf_impl+0x692>
			nj_len += 2U;
    db40:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    db42:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
    db44:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
			nj_len += conv->pad0_pre_exp;
    db48:	bf48      	it	mi
    db4a:	9b14      	ldrmi	r3, [sp, #80]	; 0x50
		nj_len += conv->pad0_value;
    db4c:	4458      	add	r0, fp
			nj_len += conv->pad0_pre_exp;
    db4e:	bf48      	it	mi
    db50:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
    db52:	f1b9 0f00 	cmp.w	r9, #0
    db56:	f340 8090 	ble.w	dc7a <z_cbvprintf_impl+0x6c6>
			if (!conv->flag_dash) {
    db5a:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
			width -= (int)nj_len;
    db5e:	eba9 0900 	sub.w	r9, r9, r0
			if (!conv->flag_dash) {
    db62:	f3c2 0380 	ubfx	r3, r2, #2, #1
    db66:	0750      	lsls	r0, r2, #29
    db68:	9306      	str	r3, [sp, #24]
    db6a:	f100 8086 	bmi.w	dc7a <z_cbvprintf_impl+0x6c6>
				if (conv->flag_zero) {
    db6e:	0651      	lsls	r1, r2, #25
    db70:	d579      	bpl.n	dc66 <z_cbvprintf_impl+0x6b2>
					if (sign != 0) {
    db72:	b13e      	cbz	r6, db84 <z_cbvprintf_impl+0x5d0>
						OUTC(sign);
    db74:	4630      	mov	r0, r6
    db76:	9903      	ldr	r1, [sp, #12]
    db78:	47d0      	blx	sl
    db7a:	2800      	cmp	r0, #0
    db7c:	db70      	blt.n	dc60 <z_cbvprintf_impl+0x6ac>
    db7e:	9b06      	ldr	r3, [sp, #24]
    db80:	3501      	adds	r5, #1
    db82:	461e      	mov	r6, r3
					pad = '0';
    db84:	2230      	movs	r2, #48	; 0x30
    db86:	e06f      	b.n	dc68 <z_cbvprintf_impl+0x6b4>
			if (conv->flag_plus) {
    db88:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    db8a:	bf5a      	itte	pl
    db8c:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    db90:	015e      	lslpl	r6, r3, #5
				sign = '+';
    db92:	262b      	movmi	r6, #43	; 0x2b
			sint = value->sint;
    db94:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
			if (sint < 0) {
    db98:	2b00      	cmp	r3, #0
    db9a:	f6bf af65 	bge.w	da68 <z_cbvprintf_impl+0x4b4>
				value->uint = (uint_value_type)-sint;
    db9e:	4252      	negs	r2, r2
    dba0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
    dba4:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
    dba6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    dbaa:	e75d      	b.n	da68 <z_cbvprintf_impl+0x4b4>
		switch (conv->specifier) {
    dbac:	2600      	movs	r6, #0
    dbae:	e75b      	b.n	da68 <z_cbvprintf_impl+0x4b4>
		char sign = 0;
    dbb0:	2600      	movs	r6, #0
				conv->flag_zero = false;
    dbb2:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
				size_t len = bpe - bps;
    dbb6:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    dbba:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    dbbc:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    dbc0:	459b      	cmp	fp, r3
				conv->flag_zero = false;
    dbc2:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
				if (len < (size_t)precision) {
    dbc6:	f67f af5d 	bls.w	da84 <z_cbvprintf_impl+0x4d0>
					conv->pad0_value = precision - (int)len;
    dbca:	ebab 0303 	sub.w	r3, fp, r3
    dbce:	9313      	str	r3, [sp, #76]	; 0x4c
    dbd0:	e758      	b.n	da84 <z_cbvprintf_impl+0x4d0>
			if (value->ptr != NULL) {
    dbd2:	9810      	ldr	r0, [sp, #64]	; 0x40
    dbd4:	b380      	cbz	r0, dc38 <z_cbvprintf_impl+0x684>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    dbd6:	f10d 083e 	add.w	r8, sp, #62	; 0x3e
    dbda:	ab0a      	add	r3, sp, #40	; 0x28
    dbdc:	2100      	movs	r1, #0
    dbde:	f8cd 8000 	str.w	r8, [sp]
    dbe2:	aa12      	add	r2, sp, #72	; 0x48
    dbe4:	f7ff fc9a 	bl	d51c <encode_uint>
				conv->altform_0c = true;
    dbe8:	f8bd 304a 	ldrh.w	r3, [sp, #74]	; 0x4a
			if (precision >= 0) {
    dbec:	f1bb 0f00 	cmp.w	fp, #0
				conv->altform_0c = true;
    dbf0:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    dbf4:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    dbf8:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    dbfc:	4607      	mov	r7, r0
				conv->altform_0c = true;
    dbfe:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
			if (precision >= 0) {
    dc02:	dad5      	bge.n	dbb0 <z_cbvprintf_impl+0x5fc>
		if (bps == NULL) {
    dc04:	2800      	cmp	r0, #0
    dc06:	f43f aedd 	beq.w	d9c4 <z_cbvprintf_impl+0x410>
		size_t nj_len = (bpe - bps);
    dc0a:	eba8 0000 	sub.w	r0, r8, r0
    dc0e:	e782      	b.n	db16 <z_cbvprintf_impl+0x562>
				store_count(conv, value->ptr, count);
    dc10:	9b10      	ldr	r3, [sp, #64]	; 0x40
	switch ((enum length_mod_enum)conv->length_mod) {
    dc12:	2907      	cmp	r1, #7
    dc14:	f63f aed6 	bhi.w	d9c4 <z_cbvprintf_impl+0x410>
    dc18:	e8df f001 	tbb	[pc, r1]
    dc1c:	0c06040c 	.word	0x0c06040c
    dc20:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    dc24:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    dc26:	e6cd      	b.n	d9c4 <z_cbvprintf_impl+0x410>
		*(short *)dp = (short)count;
    dc28:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    dc2a:	e6cb      	b.n	d9c4 <z_cbvprintf_impl+0x410>
		*(intmax_t *)dp = (intmax_t)count;
    dc2c:	17ea      	asrs	r2, r5, #31
    dc2e:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    dc32:	e6c7      	b.n	d9c4 <z_cbvprintf_impl+0x410>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    dc34:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    dc36:	e6c5      	b.n	d9c4 <z_cbvprintf_impl+0x410>
			bpe = bps + 5;
    dc38:	f8df 80bc 	ldr.w	r8, [pc, #188]	; dcf8 <z_cbvprintf_impl+0x744>
		char sign = 0;
    dc3c:	4606      	mov	r6, r0
    dc3e:	f1a8 0705 	sub.w	r7, r8, #5
		size_t nj_len = (bpe - bps);
    dc42:	2005      	movs	r0, #5
    dc44:	e775      	b.n	db32 <z_cbvprintf_impl+0x57e>
		} else if (conv->altform_0) {
    dc46:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    dc48:	bf48      	it	mi
    dc4a:	3001      	addmi	r0, #1
    dc4c:	e779      	b.n	db42 <z_cbvprintf_impl+0x58e>
					OUTC(pad);
    dc4e:	4610      	mov	r0, r2
    dc50:	9307      	str	r3, [sp, #28]
    dc52:	9206      	str	r2, [sp, #24]
    dc54:	9903      	ldr	r1, [sp, #12]
    dc56:	47d0      	blx	sl
    dc58:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    dc5c:	2800      	cmp	r0, #0
    dc5e:	da04      	bge.n	dc6a <z_cbvprintf_impl+0x6b6>
#undef OUTS
#undef OUTC
}
    dc60:	b017      	add	sp, #92	; 0x5c
    dc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    dc66:	2220      	movs	r2, #32
					pad = '0';
    dc68:	464b      	mov	r3, r9
				while (width-- > 0) {
    dc6a:	4619      	mov	r1, r3
    dc6c:	2900      	cmp	r1, #0
    dc6e:	f103 33ff 	add.w	r3, r3, #4294967295
    dc72:	dcec      	bgt.n	dc4e <z_cbvprintf_impl+0x69a>
    dc74:	444d      	add	r5, r9
    dc76:	4699      	mov	r9, r3
    dc78:	1a6d      	subs	r5, r5, r1
		if (sign != 0) {
    dc7a:	b12e      	cbz	r6, dc88 <z_cbvprintf_impl+0x6d4>
			OUTC(sign);
    dc7c:	4630      	mov	r0, r6
    dc7e:	9903      	ldr	r1, [sp, #12]
    dc80:	47d0      	blx	sl
    dc82:	2800      	cmp	r0, #0
    dc84:	dbec      	blt.n	dc60 <z_cbvprintf_impl+0x6ac>
    dc86:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    dc88:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    dc8c:	06da      	lsls	r2, r3, #27
    dc8e:	d401      	bmi.n	dc94 <z_cbvprintf_impl+0x6e0>
    dc90:	071b      	lsls	r3, r3, #28
    dc92:	d505      	bpl.n	dca0 <z_cbvprintf_impl+0x6ec>
				OUTC('0');
    dc94:	2030      	movs	r0, #48	; 0x30
    dc96:	9903      	ldr	r1, [sp, #12]
    dc98:	47d0      	blx	sl
    dc9a:	2800      	cmp	r0, #0
    dc9c:	dbe0      	blt.n	dc60 <z_cbvprintf_impl+0x6ac>
    dc9e:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    dca0:	9b05      	ldr	r3, [sp, #20]
    dca2:	b133      	cbz	r3, dcb2 <z_cbvprintf_impl+0x6fe>
				OUTC(conv->specifier);
    dca4:	9903      	ldr	r1, [sp, #12]
    dca6:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
    dcaa:	47d0      	blx	sl
    dcac:	2800      	cmp	r0, #0
    dcae:	dbd7      	blt.n	dc60 <z_cbvprintf_impl+0x6ac>
    dcb0:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    dcb2:	44ab      	add	fp, r5
    dcb4:	e005      	b.n	dcc2 <z_cbvprintf_impl+0x70e>
				OUTC('0');
    dcb6:	2030      	movs	r0, #48	; 0x30
    dcb8:	9903      	ldr	r1, [sp, #12]
    dcba:	47d0      	blx	sl
    dcbc:	2800      	cmp	r0, #0
    dcbe:	dbcf      	blt.n	dc60 <z_cbvprintf_impl+0x6ac>
    dcc0:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    dcc2:	ebab 0305 	sub.w	r3, fp, r5
    dcc6:	2b00      	cmp	r3, #0
    dcc8:	dcf5      	bgt.n	dcb6 <z_cbvprintf_impl+0x702>
			OUTS(bps, bpe);
    dcca:	4643      	mov	r3, r8
    dccc:	463a      	mov	r2, r7
    dcce:	4650      	mov	r0, sl
    dcd0:	9903      	ldr	r1, [sp, #12]
    dcd2:	f016 ffea 	bl	24caa <outs>
    dcd6:	2800      	cmp	r0, #0
    dcd8:	dbc2      	blt.n	dc60 <z_cbvprintf_impl+0x6ac>
    dcda:	4405      	add	r5, r0
		while (width > 0) {
    dcdc:	44a9      	add	r9, r5
    dcde:	eba9 0305 	sub.w	r3, r9, r5
    dce2:	2b00      	cmp	r3, #0
    dce4:	f77f ae6e 	ble.w	d9c4 <z_cbvprintf_impl+0x410>
			OUTC(' ');
    dce8:	2020      	movs	r0, #32
    dcea:	9903      	ldr	r1, [sp, #12]
    dcec:	47d0      	blx	sl
    dcee:	2800      	cmp	r0, #0
    dcf0:	dbb6      	blt.n	dc60 <z_cbvprintf_impl+0x6ac>
    dcf2:	3501      	adds	r5, #1
			--width;
    dcf4:	e7f3      	b.n	dcde <z_cbvprintf_impl+0x72a>
    dcf6:	bf00      	nop
    dcf8:	0002c578 	.word	0x0002c578

0000dcfc <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    dcfc:	b148      	cbz	r0, dd12 <arch_busy_wait+0x16>

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    dcfe:	4b05      	ldr	r3, [pc, #20]	; (dd14 <arch_busy_wait+0x18>)
    dd00:	4a05      	ldr	r2, [pc, #20]	; (dd18 <arch_busy_wait+0x1c>)
    dd02:	681b      	ldr	r3, [r3, #0]
    dd04:	fbb3 f3f2 	udiv	r3, r3, r2
    delay_cycles(cycles);
    dd08:	4358      	muls	r0, r3
    dd0a:	4b04      	ldr	r3, [pc, #16]	; (dd1c <arch_busy_wait+0x20>)
    dd0c:	f043 0301 	orr.w	r3, r3, #1
    dd10:	4718      	bx	r3
}

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    dd12:	4770      	bx	lr
    dd14:	20008684 	.word	0x20008684
    dd18:	000f4240 	.word	0x000f4240
    dd1c:	0002a8d0 	.word	0x0002a8d0

0000dd20 <z_log_msg_runtime_create.constprop.0>:
 *
 * @param fmt String.
 *
 * @param ... String arguments.
 */
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    dd20:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
					     size_t dlen, uint32_t package_flags,
					     const char *fmt, ...)
{
	va_list ap;

	va_start(ap, fmt);
    dd22:	ab0b      	add	r3, sp, #44	; 0x2c
    dd24:	9305      	str	r3, [sp, #20]
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    dd26:	9303      	str	r3, [sp, #12]
    dd28:	4b05      	ldr	r3, [pc, #20]	; (dd40 <z_log_msg_runtime_create.constprop.0+0x20>)
    dd2a:	2201      	movs	r2, #1
    dd2c:	9302      	str	r3, [sp, #8]
    dd2e:	2300      	movs	r3, #0
    dd30:	4618      	mov	r0, r3
    dd32:	e9cd 3300 	strd	r3, r3, [sp]
    dd36:	f000 fb09 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
	z_log_msg_runtime_vcreate(domain_id, source, level,
				   data, dlen, package_flags, fmt, ap);
	va_end(ap);
}
    dd3a:	b007      	add	sp, #28
    dd3c:	f85d fb04 	ldr.w	pc, [sp], #4
    dd40:	0002c57d 	.word	0x0002c57d

0000dd44 <ppi_ipc_to_rtc.isra.0>:
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
}

NRF_STATIC_INLINE nrf_ipc_event_t nrf_ipc_receive_event_get(uint8_t index)
{
    NRFX_ASSERT(index < IPC_CH_NUM);
    dd44:	2a0f      	cmp	r2, #15
/* Setup or clear connection from IPC_RECEIVE to RTC_CAPTURE
 *
 * @param channels Details about channels
 * @param setup If true connection is setup, else it is cleared.
 */
static void ppi_ipc_to_rtc(union rtc_sync_channels channels, bool setup)
    dd46:	b570      	push	{r4, r5, r6, lr}
    dd48:	4605      	mov	r5, r0
    dd4a:	461e      	mov	r6, r3
    dd4c:	4608      	mov	r0, r1
    dd4e:	d90b      	bls.n	dd68 <ppi_ipc_to_rtc.isra.0+0x24>
    dd50:	491d      	ldr	r1, [pc, #116]	; (ddc8 <ppi_ipc_to_rtc.isra.0+0x84>)
    dd52:	481e      	ldr	r0, [pc, #120]	; (ddcc <ppi_ipc_to_rtc.isra.0+0x88>)
    dd54:	f240 13e7 	movw	r3, #487	; 0x1e7
    dd58:	4a1d      	ldr	r2, [pc, #116]	; (ddd0 <ppi_ipc_to_rtc.isra.0+0x8c>)
    dd5a:	f016 ffc4 	bl	24ce6 <assert_print>
    dd5e:	f240 11e7 	movw	r1, #487	; 0x1e7
    dd62:	481b      	ldr	r0, [pc, #108]	; (ddd0 <ppi_ipc_to_rtc.isra.0+0x8c>)
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    dd64:	f016 ffb8 	bl	24cd8 <assert_post_action>
    return (nrf_ipc_event_t)(NRFX_OFFSETOF(NRF_IPC_Type, EVENTS_RECEIVE[index]));
    dd68:	0094      	lsls	r4, r2, #2
{
	nrf_ipc_event_t ipc_evt = nrf_ipc_receive_event_get(channels.ch.ipc_in);
	uint32_t task_addr = z_nrf_rtc_timer_capture_task_address_get(channels.ch.rtc);
    dd6a:	f00e f917 	bl	1bf9c <z_nrf_rtc_timer_capture_task_address_get>

	if (setup) {
    dd6e:	f504 72c0 	add.w	r2, r4, #384	; 0x180
    dd72:	b1ae      	cbz	r6, dda0 <ppi_ipc_to_rtc.isra.0+0x5c>
    dd74:	b950      	cbnz	r0, dd8c <ppi_ipc_to_rtc.isra.0+0x48>
    dd76:	4917      	ldr	r1, [pc, #92]	; (ddd4 <ppi_ipc_to_rtc.isra.0+0x90>)
    dd78:	f240 234e 	movw	r3, #590	; 0x24e
    dd7c:	4a16      	ldr	r2, [pc, #88]	; (ddd8 <ppi_ipc_to_rtc.isra.0+0x94>)
    dd7e:	4813      	ldr	r0, [pc, #76]	; (ddcc <ppi_ipc_to_rtc.isra.0+0x88>)
    dd80:	f016 ffb1 	bl	24ce6 <assert_print>
    dd84:	f240 214e 	movw	r1, #590	; 0x24e
    dd88:	4813      	ldr	r0, [pc, #76]	; (ddd8 <ppi_ipc_to_rtc.isra.0+0x94>)
    dd8a:	e7eb      	b.n	dd64 <ppi_ipc_to_rtc.isra.0+0x20>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
    dd8c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    dd90:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
    dd94:	f502 3228 	add.w	r2, r2, #172032	; 0x2a000
    dd98:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    dd9c:	6015      	str	r5, [r2, #0]
		nrf_ipc_publish_set(NRF_IPC, ipc_evt, channels.ch.ppi);
	} else {
		nrfx_gppi_task_endpoint_clear(channels.ch.ppi, task_addr);
		nrf_ipc_publish_clear(NRF_IPC, ipc_evt);
	}
}
    dd9e:	bd70      	pop	{r4, r5, r6, pc}
    *((volatile uint32_t *)(eep + 0x80uL)) = 0;
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_clear(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    dda0:	b948      	cbnz	r0, ddb6 <ppi_ipc_to_rtc.isra.0+0x72>
    dda2:	490c      	ldr	r1, [pc, #48]	; (ddd4 <ppi_ipc_to_rtc.isra.0+0x90>)
    dda4:	f240 2363 	movw	r3, #611	; 0x263
    dda8:	4a0b      	ldr	r2, [pc, #44]	; (ddd8 <ppi_ipc_to_rtc.isra.0+0x94>)
    ddaa:	4808      	ldr	r0, [pc, #32]	; (ddcc <ppi_ipc_to_rtc.isra.0+0x88>)
    ddac:	f016 ff9b 	bl	24ce6 <assert_print>
    ddb0:	f240 2163 	movw	r1, #611	; 0x263
    ddb4:	e7e8      	b.n	dd88 <ppi_ipc_to_rtc.isra.0+0x44>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
    ddb6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    ddba:	f502 3228 	add.w	r2, r2, #172032	; 0x2a000
    (void)channel;
    *((volatile uint32_t *)(tep + 0x80uL)) = 0;
    ddbe:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80
    ddc2:	6016      	str	r6, [r2, #0]
    ddc4:	e7eb      	b.n	dd9e <ppi_ipc_to_rtc.isra.0+0x5a>
    ddc6:	bf00      	nop
    ddc8:	0002c5d7 	.word	0x0002c5d7
    ddcc:	0002b6a9 	.word	0x0002b6a9
    ddd0:	0002c5a5 	.word	0x0002c5a5
    ddd4:	0002c61a 	.word	0x0002c61a
    ddd8:	0002c5e2 	.word	0x0002c5e2

0000dddc <sync_rtc_setup>:
	return mbox_set_enabled(&channel, true);
}

/* Setup RTC synchronization. */
static int sync_rtc_setup(const struct device *unused)
{
    dddc:	b570      	push	{r4, r5, r6, lr}
    ddde:	b086      	sub	sp, #24
	nrfx_err_t err;
	union rtc_sync_channels channels;
	int32_t sync_rtc_ch;
	int rv;

	err = nrfx_dppi_channel_alloc(&channels.ch.ppi);
    dde0:	a805      	add	r0, sp, #20
    dde2:	f00e ff8f 	bl	1cd04 <nrfx_dppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    dde6:	4b25      	ldr	r3, [pc, #148]	; (de7c <sync_rtc_setup+0xa0>)
    dde8:	4298      	cmp	r0, r3
    ddea:	d143      	bne.n	de74 <sync_rtc_setup+0x98>
		rv = -ENODEV;
		goto bail;
	}

	sync_rtc_ch = z_nrf_rtc_timer_chan_alloc();
    ddec:	f00e faca 	bl	1c384 <z_nrf_rtc_timer_chan_alloc>
	if (sync_rtc_ch < 0) {
    ddf0:	1e04      	subs	r4, r0, #0
    ddf2:	da0f      	bge.n	de14 <sync_rtc_setup+0x38>
		nrfx_dppi_channel_free(channels.ch.ppi);
    ddf4:	f89d 0014 	ldrb.w	r0, [sp, #20]
    ddf8:	f00e ff8a 	bl	1cd10 <nrfx_dppi_channel_free>
		irq_unlock(key);
	}

bail:
	if (rv != 0) {
		LOG_ERR("Failed synchronized RTC setup (err: %d)", rv);
    ddfc:	4b20      	ldr	r3, [pc, #128]	; (de80 <sync_rtc_setup+0xa4>)
    ddfe:	2201      	movs	r2, #1
    de00:	9302      	str	r3, [sp, #8]
    de02:	2300      	movs	r3, #0
    de04:	491f      	ldr	r1, [pc, #124]	; (de84 <sync_rtc_setup+0xa8>)
    de06:	4618      	mov	r0, r3
    de08:	e9cd 3300 	strd	r3, r3, [sp]
    de0c:	9403      	str	r4, [sp, #12]
    de0e:	f7ff ff87 	bl	dd20 <z_log_msg_runtime_create.constprop.0>
	}

	return rv;
    de12:	e02c      	b.n	de6e <sync_rtc_setup+0x92>
	channels.ch.ipc_out = CONFIG_NRF53_SYNC_RTC_IPM_OUT;
    de14:	f640 0307 	movw	r3, #2055	; 0x807
 */
static inline int mbox_register_callback(const struct mbox_channel *channel,
					 mbox_callback_t cb,
					 void *user_data)
{
	const struct mbox_driver_api *api =
    de18:	4d1b      	ldr	r5, [pc, #108]	; (de88 <sync_rtc_setup+0xac>)
	channels.ch.rtc = (uint8_t)sync_rtc_ch;
    de1a:	f88d 4015 	strb.w	r4, [sp, #21]
		(const struct mbox_driver_api *)channel->dev->api;

	if (api->register_callback == NULL) {
    de1e:	68ae      	ldr	r6, [r5, #8]
	channels.ch.ipc_out = CONFIG_NRF53_SYNC_RTC_IPM_OUT;
    de20:	f8ad 3016 	strh.w	r3, [sp, #22]
    de24:	6874      	ldr	r4, [r6, #4]
	rv = mbox_rx_init((void *)channels.raw);
    de26:	9b05      	ldr	r3, [sp, #20]
    de28:	b914      	cbnz	r4, de30 <sync_rtc_setup+0x54>
		return -ENOSYS;
    de2a:	f06f 0457 	mvn.w	r4, #87	; 0x57
    de2e:	e7e5      	b.n	ddfc <sync_rtc_setup+0x20>
	}

	return api->register_callback(channel->dev, channel->id, cb, user_data);
    de30:	2108      	movs	r1, #8
    de32:	4628      	mov	r0, r5
    de34:	4a15      	ldr	r2, [pc, #84]	; (de8c <sync_rtc_setup+0xb0>)
    de36:	47a0      	blx	r4
	if (err < 0) {
    de38:	1e04      	subs	r4, r0, #0
    de3a:	dbdf      	blt.n	ddfc <sync_rtc_setup+0x20>
static inline int z_impl_mbox_set_enabled(const struct mbox_channel *channel, bool enable)
{
	const struct mbox_driver_api *api =
		(const struct mbox_driver_api *)channel->dev->api;

	if (api->set_enabled == NULL) {
    de3c:	6933      	ldr	r3, [r6, #16]
    de3e:	2b00      	cmp	r3, #0
    de40:	d0f3      	beq.n	de2a <sync_rtc_setup+0x4e>
		return -ENOSYS;
	}

	return api->set_enabled(channel->dev, channel->id, enable);
    de42:	2201      	movs	r2, #1
    de44:	2108      	movs	r1, #8
    de46:	4628      	mov	r0, r5
    de48:	4798      	blx	r3
	if (rv < 0) {
    de4a:	1e04      	subs	r4, r0, #0
    de4c:	dbd6      	blt.n	ddfc <sync_rtc_setup+0x20>
	nrfx_gppi_channels_enable(BIT(channels.ch.ppi));
    de4e:	2301      	movs	r3, #1
    de50:	f89d 0014 	ldrb.w	r0, [sp, #20]
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    de54:	4a0e      	ldr	r2, [pc, #56]	; (de90 <sync_rtc_setup+0xb4>)
    de56:	fa03 f100 	lsl.w	r1, r3, r0
    de5a:	f8c2 1504 	str.w	r1, [r2, #1284]	; 0x504
		ppi_ipc_to_rtc(channels, true);
    de5e:	f89d 2017 	ldrb.w	r2, [sp, #23]
    de62:	f89d 1015 	ldrb.w	r1, [sp, #21]
    de66:	f7ff ff6d 	bl	dd44 <ppi_ipc_to_rtc.isra.0>
	if (rv != 0) {
    de6a:	2c00      	cmp	r4, #0
    de6c:	d1c6      	bne.n	ddfc <sync_rtc_setup+0x20>
}
    de6e:	4620      	mov	r0, r4
    de70:	b006      	add	sp, #24
    de72:	bd70      	pop	{r4, r5, r6, pc}
		rv = -ENODEV;
    de74:	f06f 0412 	mvn.w	r4, #18
    de78:	e7c0      	b.n	ddfc <sync_rtc_setup+0x20>
    de7a:	bf00      	nop
    de7c:	0bad0000 	.word	0x0bad0000
    de80:	0002c57d 	.word	0x0002c57d
    de84:	0002a7f0 	.word	0x0002a7f0
    de88:	0002a208 	.word	0x0002a208
    de8c:	0000df45 	.word	0x0000df45
    de90:	40017000 	.word	0x40017000

0000de94 <rtc_cb>:
{
    de94:	b570      	push	{r4, r5, r6, lr}
    de96:	9e04      	ldr	r6, [sp, #16]
    de98:	f3c6 4407 	ubfx	r4, r6, #16, #8
static void ppi_rtc_to_ipc(union rtc_sync_channels channels, bool setup)
    de9c:	b2f5      	uxtb	r5, r6
	uint32_t evt_addr = z_nrf_rtc_timer_compare_evt_address_get(channels.ch.rtc);
    de9e:	f3c6 2607 	ubfx	r6, r6, #8, #8
    dea2:	4630      	mov	r0, r6
    dea4:	f00e f860 	bl	1bf68 <z_nrf_rtc_timer_compare_evt_address_get>
    NRFX_ASSERT(index < IPC_CH_NUM);
    dea8:	2c0f      	cmp	r4, #15
    deaa:	d90b      	bls.n	dec4 <rtc_cb+0x30>
    deac:	491b      	ldr	r1, [pc, #108]	; (df1c <rtc_cb+0x88>)
    deae:	481c      	ldr	r0, [pc, #112]	; (df20 <rtc_cb+0x8c>)
    deb0:	f240 13e1 	movw	r3, #481	; 0x1e1
    deb4:	4a1b      	ldr	r2, [pc, #108]	; (df24 <rtc_cb+0x90>)
    deb6:	f016 ff16 	bl	24ce6 <assert_print>
    deba:	f240 11e1 	movw	r1, #481	; 0x1e1
    debe:	4819      	ldr	r0, [pc, #100]	; (df24 <rtc_cb+0x90>)
    NRFX_ASSERT(eep);
    dec0:	f016 ff0a 	bl	24cd8 <assert_post_action>
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
    dec4:	00a4      	lsls	r4, r4, #2
    dec6:	b2e4      	uxtb	r4, r4
    dec8:	b950      	cbnz	r0, dee0 <rtc_cb+0x4c>
    deca:	4917      	ldr	r1, [pc, #92]	; (df28 <rtc_cb+0x94>)
    decc:	4814      	ldr	r0, [pc, #80]	; (df20 <rtc_cb+0x8c>)
    dece:	f44f 7317 	mov.w	r3, #604	; 0x25c
    ded2:	4a16      	ldr	r2, [pc, #88]	; (df2c <rtc_cb+0x98>)
    ded4:	f016 ff07 	bl	24ce6 <assert_print>
    ded8:	f44f 7117 	mov.w	r1, #604	; 0x25c
    dedc:	4813      	ldr	r0, [pc, #76]	; (df2c <rtc_cb+0x98>)
    dede:	e7ef      	b.n	dec0 <rtc_cb+0x2c>
    *((volatile uint32_t *)(eep + 0x80uL)) = 0;
    dee0:	2200      	movs	r2, #0
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
    dee2:	4b13      	ldr	r3, [pc, #76]	; (df30 <rtc_cb+0x9c>)
    dee4:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
    dee8:	511a      	str	r2, [r3, r4]
	nrfx_gppi_channels_disable(BIT(channels.ch.ppi));
    deea:	2301      	movs	r3, #1
}

NRF_STATIC_INLINE void nrf_dppi_channels_disable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENCLR = mask;
    deec:	4a11      	ldr	r2, [pc, #68]	; (df34 <rtc_cb+0xa0>)
    deee:	40ab      	lsls	r3, r5
    def0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
	z_nrf_rtc_timer_chan_free(channels.ch.rtc);
    def4:	4630      	mov	r0, r6
    def6:	f00e fa63 	bl	1c3c0 <z_nrf_rtc_timer_chan_free>
	err = nrfx_dppi_channel_free(channels.ch.ppi);
    defa:	4628      	mov	r0, r5
    defc:	f00e ff08 	bl	1cd10 <nrfx_dppi_channel_free>
	__ASSERT_NO_MSG(err == NRFX_SUCCESS);
    df00:	4b0d      	ldr	r3, [pc, #52]	; (df38 <rtc_cb+0xa4>)
    df02:	4298      	cmp	r0, r3
    df04:	d008      	beq.n	df18 <rtc_cb+0x84>
    df06:	490d      	ldr	r1, [pc, #52]	; (df3c <rtc_cb+0xa8>)
    df08:	4805      	ldr	r0, [pc, #20]	; (df20 <rtc_cb+0x8c>)
    df0a:	2374      	movs	r3, #116	; 0x74
    df0c:	4a0c      	ldr	r2, [pc, #48]	; (df40 <rtc_cb+0xac>)
    df0e:	f016 feea 	bl	24ce6 <assert_print>
    df12:	2174      	movs	r1, #116	; 0x74
    df14:	480a      	ldr	r0, [pc, #40]	; (df40 <rtc_cb+0xac>)
    df16:	e7d3      	b.n	dec0 <rtc_cb+0x2c>
}
    df18:	bd70      	pop	{r4, r5, r6, pc}
    df1a:	bf00      	nop
    df1c:	0002c5d7 	.word	0x0002c5d7
    df20:	0002b6a9 	.word	0x0002b6a9
    df24:	0002c5a5 	.word	0x0002c5a5
    df28:	0002c61e 	.word	0x0002c61e
    df2c:	0002c5e2 	.word	0x0002c5e2
    df30:	4002a080 	.word	0x4002a080
    df34:	40017000 	.word	0x40017000
    df38:	0bad0000 	.word	0x0bad0000
    df3c:	0002c659 	.word	0x0002c659
    df40:	0002c622 	.word	0x0002c622

0000df44 <mbox_callback>:
{
    df44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    df48:	4614      	mov	r4, r2
	if (api->set_enabled == NULL) {
    df4a:	6883      	ldr	r3, [r0, #8]
    df4c:	691b      	ldr	r3, [r3, #16]
    df4e:	b94b      	cbnz	r3, df64 <mbox_callback+0x20>
	__ASSERT_NO_MSG(err == 0);
    df50:	4927      	ldr	r1, [pc, #156]	; (dff0 <mbox_callback+0xac>)
    df52:	4828      	ldr	r0, [pc, #160]	; (dff4 <mbox_callback+0xb0>)
    df54:	23ca      	movs	r3, #202	; 0xca
    df56:	4a28      	ldr	r2, [pc, #160]	; (dff8 <mbox_callback+0xb4>)
    df58:	f016 fec5 	bl	24ce6 <assert_print>
    df5c:	21ca      	movs	r1, #202	; 0xca
    df5e:	4826      	ldr	r0, [pc, #152]	; (dff8 <mbox_callback+0xb4>)
    NRFX_ASSERT(index < IPC_CH_NUM);
    df60:	f016 feba 	bl	24cd8 <assert_post_action>
	return api->set_enabled(channel->dev, channel->id, enable);
    df64:	2200      	movs	r2, #0
    df66:	4798      	blx	r3
    df68:	4606      	mov	r6, r0
    df6a:	2800      	cmp	r0, #0
    df6c:	d1f0      	bne.n	df50 <mbox_callback+0xc>
	cc = z_nrf_rtc_timer_compare_read(channels.ch.rtc);
    df6e:	f3c4 2907 	ubfx	r9, r4, #8, #8
    df72:	4648      	mov	r0, r9
    df74:	f00e f82c 	bl	1bfd0 <z_nrf_rtc_timer_compare_read>
	ppi_ipc_to_rtc(channels, false);
    df78:	fa5f f884 	uxtb.w	r8, r4
    df7c:	4633      	mov	r3, r6
    df7e:	4649      	mov	r1, r9
    df80:	0e22      	lsrs	r2, r4, #24
	cc = z_nrf_rtc_timer_compare_read(channels.ch.rtc);
    df82:	4607      	mov	r7, r0
	ppi_ipc_to_rtc(channels, false);
    df84:	4640      	mov	r0, r8
    df86:	f7ff fedd 	bl	dd44 <ppi_ipc_to_rtc.isra.0>
		ppi_rtc_to_ipc(channels, true);
    df8a:	f3c4 4507 	ubfx	r5, r4, #16, #8
	uint32_t evt_addr = z_nrf_rtc_timer_compare_evt_address_get(channels.ch.rtc);
    df8e:	4648      	mov	r0, r9
    df90:	f00d ffea 	bl	1bf68 <z_nrf_rtc_timer_compare_evt_address_get>
    df94:	2d0f      	cmp	r5, #15
    df96:	d90a      	bls.n	dfae <mbox_callback+0x6a>
    df98:	4918      	ldr	r1, [pc, #96]	; (dffc <mbox_callback+0xb8>)
    df9a:	4816      	ldr	r0, [pc, #88]	; (dff4 <mbox_callback+0xb0>)
    df9c:	f240 13e1 	movw	r3, #481	; 0x1e1
    dfa0:	4a17      	ldr	r2, [pc, #92]	; (e000 <mbox_callback+0xbc>)
    dfa2:	f016 fea0 	bl	24ce6 <assert_print>
    dfa6:	f240 11e1 	movw	r1, #481	; 0x1e1
    dfaa:	4815      	ldr	r0, [pc, #84]	; (e000 <mbox_callback+0xbc>)
    dfac:	e7d8      	b.n	df60 <mbox_callback+0x1c>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    dfae:	4a15      	ldr	r2, [pc, #84]	; (e004 <mbox_callback+0xc0>)
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
    dfb0:	00ad      	lsls	r5, r5, #2
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    dfb2:	b2ed      	uxtb	r5, r5
            ((uint32_t)channel | IPC_SUBSCRIBE_SEND_EN_Msk);
    dfb4:	f048 4300 	orr.w	r3, r8, #2147483648	; 0x80000000
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    dfb8:	5153      	str	r3, [r2, r5]
    NRFX_ASSERT(eep);
    dfba:	b950      	cbnz	r0, dfd2 <mbox_callback+0x8e>
    dfbc:	4912      	ldr	r1, [pc, #72]	; (e008 <mbox_callback+0xc4>)
    dfbe:	480d      	ldr	r0, [pc, #52]	; (dff4 <mbox_callback+0xb0>)
    dfc0:	f44f 7312 	mov.w	r3, #584	; 0x248
    dfc4:	4a11      	ldr	r2, [pc, #68]	; (e00c <mbox_callback+0xc8>)
    dfc6:	f016 fe8e 	bl	24ce6 <assert_print>
    dfca:	f44f 7112 	mov.w	r1, #584	; 0x248
    dfce:	480f      	ldr	r0, [pc, #60]	; (e00c <mbox_callback+0xc8>)
    dfd0:	e7c6      	b.n	df60 <mbox_callback+0x1c>
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    dfd2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
		z_nrf_rtc_timer_set(channels.ch.rtc, cc + cc + RTC_SYNC_ARBITRARY_DELAY,
    dfd6:	4b0e      	ldr	r3, [pc, #56]	; (e010 <mbox_callback+0xcc>)
    dfd8:	f107 0232 	add.w	r2, r7, #50	; 0x32
    dfdc:	9300      	str	r3, [sp, #0]
    dfde:	4648      	mov	r0, r9
    dfe0:	4633      	mov	r3, r6
    dfe2:	9401      	str	r4, [sp, #4]
    dfe4:	0052      	lsls	r2, r2, #1
    dfe6:	f00e f8dd 	bl	1c1a4 <z_nrf_rtc_timer_set>
}
    dfea:	b003      	add	sp, #12
    dfec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    dff0:	0002c66d 	.word	0x0002c66d
    dff4:	0002b6a9 	.word	0x0002b6a9
    dff8:	0002c622 	.word	0x0002c622
    dffc:	0002c5d7 	.word	0x0002c5d7
    e000:	0002c5a5 	.word	0x0002c5a5
    e004:	4002a080 	.word	0x4002a080
    e008:	0002c61e 	.word	0x0002c61e
    e00c:	0002c5e2 	.word	0x0002c5e2
    e010:	0000de95 	.word	0x0000de95

0000e014 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    e014:	f01a bbc9 	b.w	287aa <SystemInit>

0000e018 <soc_secure_gpio_pin_mcu_select>:
#include "tfm_platform_api.h"
#include "tfm_ioctl_api.h"

#if NRF_GPIO_HAS_SEL
void soc_secure_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_sel_t mcu)
{
    e018:	b513      	push	{r0, r1, r4, lr}
	uint32_t result;
	enum tfm_platform_err_t err;

	err = tfm_platform_gpio_pin_mcu_select(pin_number, mcu, &result);
    e01a:	aa01      	add	r2, sp, #4
    e01c:	f01a fbac 	bl	28778 <tfm_platform_gpio_pin_mcu_select>
	__ASSERT(err == TFM_PLATFORM_ERR_SUCCESS, "TFM platform error (%d)", err);
    e020:	4604      	mov	r4, r0
    e022:	b168      	cbz	r0, e040 <soc_secure_gpio_pin_mcu_select+0x28>
    e024:	2316      	movs	r3, #22
    e026:	4a0e      	ldr	r2, [pc, #56]	; (e060 <soc_secure_gpio_pin_mcu_select+0x48>)
    e028:	490e      	ldr	r1, [pc, #56]	; (e064 <soc_secure_gpio_pin_mcu_select+0x4c>)
    e02a:	480f      	ldr	r0, [pc, #60]	; (e068 <soc_secure_gpio_pin_mcu_select+0x50>)
    e02c:	f016 fe5b 	bl	24ce6 <assert_print>
    e030:	4621      	mov	r1, r4
    e032:	480e      	ldr	r0, [pc, #56]	; (e06c <soc_secure_gpio_pin_mcu_select+0x54>)
    e034:	f016 fe57 	bl	24ce6 <assert_print>
    e038:	2116      	movs	r1, #22
	__ASSERT(result == 0, "GPIO service error (%d)", result);
    e03a:	4809      	ldr	r0, [pc, #36]	; (e060 <soc_secure_gpio_pin_mcu_select+0x48>)
    e03c:	f016 fe4c 	bl	24cd8 <assert_post_action>
    e040:	9b01      	ldr	r3, [sp, #4]
    e042:	b15b      	cbz	r3, e05c <soc_secure_gpio_pin_mcu_select+0x44>
    e044:	2317      	movs	r3, #23
    e046:	4a06      	ldr	r2, [pc, #24]	; (e060 <soc_secure_gpio_pin_mcu_select+0x48>)
    e048:	4909      	ldr	r1, [pc, #36]	; (e070 <soc_secure_gpio_pin_mcu_select+0x58>)
    e04a:	4807      	ldr	r0, [pc, #28]	; (e068 <soc_secure_gpio_pin_mcu_select+0x50>)
    e04c:	f016 fe4b 	bl	24ce6 <assert_print>
    e050:	9901      	ldr	r1, [sp, #4]
    e052:	4808      	ldr	r0, [pc, #32]	; (e074 <soc_secure_gpio_pin_mcu_select+0x5c>)
    e054:	f016 fe47 	bl	24ce6 <assert_print>
    e058:	2117      	movs	r1, #23
    e05a:	e7ee      	b.n	e03a <soc_secure_gpio_pin_mcu_select+0x22>
}
    e05c:	b002      	add	sp, #8
    e05e:	bd10      	pop	{r4, pc}
    e060:	0002c67f 	.word	0x0002c67f
    e064:	0002c6b9 	.word	0x0002c6b9
    e068:	0002b6a9 	.word	0x0002b6a9
    e06c:	0002c6d9 	.word	0x0002c6d9
    e070:	0002c6f3 	.word	0x0002c6f3
    e074:	0002c6ff 	.word	0x0002c6ff

0000e078 <z_log_init.isra.0>:
	}

	return mask;
}

static uint32_t z_log_init(bool blocking, bool can_sleep)
    e078:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 */
static inline int log_backend_count_get(void)
{
	int cnt;

	STRUCT_SECTION_COUNT(log_backend, &cnt);
    e07c:	f8df a0fc 	ldr.w	sl, [pc, #252]	; e17c <z_log_init.isra.0+0x104>
    e080:	4f3f      	ldr	r7, [pc, #252]	; (e180 <z_log_init.isra.0+0x108>)
    e082:	4681      	mov	r9, r0
    e084:	ebaa 0307 	sub.w	r3, sl, r7

	if (IS_ENABLED(CONFIG_LOG_FRONTEND_ONLY)) {
		return 0;
	}

	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    e088:	2b9f      	cmp	r3, #159	; 0x9f
static uint32_t z_log_init(bool blocking, bool can_sleep)
    e08a:	4688      	mov	r8, r1
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    e08c:	d90b      	bls.n	e0a6 <z_log_init.isra.0+0x2e>
    e08e:	493d      	ldr	r1, [pc, #244]	; (e184 <z_log_init.isra.0+0x10c>)
    e090:	f240 1315 	movw	r3, #277	; 0x115
    e094:	4a3c      	ldr	r2, [pc, #240]	; (e188 <z_log_init.isra.0+0x110>)
    e096:	483d      	ldr	r0, [pc, #244]	; (e18c <z_log_init.isra.0+0x114>)
    e098:	f016 fe25 	bl	24ce6 <assert_print>
    e09c:	f240 1115 	movw	r1, #277	; 0x115
		z_log_links_initiate();
	}


	/* Assign ids to backends. */
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e0a0:	4839      	ldr	r0, [pc, #228]	; (e188 <z_log_init.isra.0+0x110>)
    e0a2:	f016 fe19 	bl	24cd8 <assert_post_action>
	if (atomic_inc(&initialized) != 0) {
    e0a6:	483a      	ldr	r0, [pc, #232]	; (e190 <z_log_init.isra.0+0x118>)
    e0a8:	f016 fe86 	bl	24db8 <atomic_inc>
    e0ac:	4606      	mov	r6, r0
    e0ae:	2800      	cmp	r0, #0
    e0b0:	d134      	bne.n	e11c <z_log_init.isra.0+0xa4>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e0b2:	463c      	mov	r4, r7
	uint32_t mask = 0;
    e0b4:	4605      	mov	r5, r0
			if (log_backend_is_ready(backend) == 0) {
				log_backend_enable(backend,
						   backend->cb->ctx,
						   CONFIG_LOG_MAX_LEVEL);
			} else {
				mask |= BIT(i);
    e0b6:	f04f 0b01 	mov.w	fp, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e0ba:	4554      	cmp	r4, sl
    e0bc:	d927      	bls.n	e10e <z_log_init.isra.0+0x96>
    e0be:	4935      	ldr	r1, [pc, #212]	; (e194 <z_log_init.isra.0+0x11c>)
    e0c0:	f44f 7391 	mov.w	r3, #290	; 0x122
    e0c4:	4a30      	ldr	r2, [pc, #192]	; (e188 <z_log_init.isra.0+0x110>)
    e0c6:	4831      	ldr	r0, [pc, #196]	; (e18c <z_log_init.isra.0+0x114>)
    e0c8:	f016 fe0d 	bl	24ce6 <assert_print>
    e0cc:	4832      	ldr	r0, [pc, #200]	; (e198 <z_log_init.isra.0+0x120>)
    e0ce:	f016 fe0a 	bl	24ce6 <assert_print>
    e0d2:	f44f 7191 	mov.w	r1, #290	; 0x122
    e0d6:	e7e3      	b.n	e0a0 <z_log_init.isra.0+0x28>
		if (backend->autostart) {
    e0d8:	7b23      	ldrb	r3, [r4, #12]
    e0da:	b173      	cbz	r3, e0fa <z_log_init.isra.0+0x82>
	if (backend->api->init) {
    e0dc:	6823      	ldr	r3, [r4, #0]
    e0de:	68db      	ldr	r3, [r3, #12]
    e0e0:	b10b      	cbz	r3, e0e6 <z_log_init.isra.0+0x6e>
		backend->api->init(backend);
    e0e2:	4620      	mov	r0, r4
    e0e4:	4798      	blx	r3
	if (backend->api->is_ready != NULL) {
    e0e6:	6823      	ldr	r3, [r4, #0]
    e0e8:	691b      	ldr	r3, [r3, #16]
    e0ea:	b943      	cbnz	r3, e0fe <z_log_init.isra.0+0x86>
				log_backend_enable(backend,
    e0ec:	6863      	ldr	r3, [r4, #4]
    e0ee:	2204      	movs	r2, #4
    e0f0:	4620      	mov	r0, r4
    e0f2:	6819      	ldr	r1, [r3, #0]
    e0f4:	f000 f904 	bl	e300 <log_backend_enable>
			}

			i++;
    e0f8:	3601      	adds	r6, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e0fa:	3410      	adds	r4, #16
    e0fc:	e7dd      	b.n	e0ba <z_log_init.isra.0+0x42>
		return backend->api->is_ready(backend);
    e0fe:	4620      	mov	r0, r4
    e100:	4798      	blx	r3
			if (log_backend_is_ready(backend) == 0) {
    e102:	2800      	cmp	r0, #0
    e104:	d0f2      	beq.n	e0ec <z_log_init.isra.0+0x74>
				mask |= BIT(i);
    e106:	fa0b f306 	lsl.w	r3, fp, r6
    e10a:	431d      	orrs	r5, r3
    e10c:	e7f4      	b.n	e0f8 <z_log_init.isra.0+0x80>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e10e:	d3e3      	bcc.n	e0d8 <z_log_init.isra.0+0x60>
		}
	}

	/* If blocking init, wait until all backends are activated. */
	if (blocking) {
    e110:	f1b9 0f00 	cmp.w	r9, #0
    e114:	d002      	beq.n	e11c <z_log_init.isra.0+0xa4>
		mask_cpy &= ~BIT(i);
    e116:	f04f 0a01 	mov.w	sl, #1
		while (mask) {
    e11a:	b90d      	cbnz	r5, e120 <z_log_init.isra.0+0xa8>
			}
		}
	}

	return mask;
}
    e11c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e120:	46a9      	mov	r9, r5
		uint32_t i = __builtin_ctz(mask_cpy);
    e122:	fa95 f4a5 	rbit	r4, r5
    e126:	fab4 f484 	clz	r4, r4
		mask_cpy &= ~BIT(i);
    e12a:	fa0a f304 	lsl.w	r3, sl, r4
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    e12e:	0126      	lsls	r6, r4, #4
    e130:	eb07 1404 	add.w	r4, r7, r4, lsl #4
		mask_cpy &= ~BIT(i);
    e134:	ea6f 0b03 	mvn.w	fp, r3
    e138:	ea25 0503 	bic.w	r5, r5, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    e13c:	7b23      	ldrb	r3, [r4, #12]
    e13e:	b15b      	cbz	r3, e158 <z_log_init.isra.0+0xe0>
	if (backend->api->is_ready != NULL) {
    e140:	59bb      	ldr	r3, [r7, r6]
    e142:	691b      	ldr	r3, [r3, #16]
    e144:	b9a3      	cbnz	r3, e170 <z_log_init.isra.0+0xf8>
					   backend->cb->ctx,
    e146:	443e      	add	r6, r7
			log_backend_enable(backend,
    e148:	6873      	ldr	r3, [r6, #4]
    e14a:	2204      	movs	r2, #4
    e14c:	4620      	mov	r0, r4
    e14e:	6819      	ldr	r1, [r3, #0]
			mask &= ~BIT(i);
    e150:	ea09 090b 	and.w	r9, r9, fp
			log_backend_enable(backend,
    e154:	f000 f8d4 	bl	e300 <log_backend_enable>
	while (mask_cpy) {
    e158:	2d00      	cmp	r5, #0
    e15a:	d1e2      	bne.n	e122 <z_log_init.isra.0+0xaa>
			if (IS_ENABLED(CONFIG_MULTITHREADING) && can_sleep) {
    e15c:	f1b8 0f00 	cmp.w	r8, #0
    e160:	d004      	beq.n	e16c <z_log_init.isra.0+0xf4>
	return z_impl_k_sleep(timeout);
    e162:	f44f 70a4 	mov.w	r0, #328	; 0x148
    e166:	2100      	movs	r1, #0
    e168:	f013 fd4a 	bl	21c00 <z_impl_k_sleep>
    e16c:	464d      	mov	r5, r9
    e16e:	e7d4      	b.n	e11a <z_log_init.isra.0+0xa2>
		return backend->api->is_ready(backend);
    e170:	4620      	mov	r0, r4
    e172:	4798      	blx	r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    e174:	2800      	cmp	r0, #0
    e176:	d1ef      	bne.n	e158 <z_log_init.isra.0+0xe0>
    e178:	e7e5      	b.n	e146 <z_log_init.isra.0+0xce>
    e17a:	bf00      	nop
    e17c:	0002a810 	.word	0x0002a810
    e180:	0002a800 	.word	0x0002a800
    e184:	0002c746 	.word	0x0002c746
    e188:	0002c719 	.word	0x0002c719
    e18c:	0002b6a9 	.word	0x0002b6a9
    e190:	20020f60 	.word	0x20020f60
    e194:	0002c76a 	.word	0x0002c76a
    e198:	0002c78b 	.word	0x0002c78b

0000e19c <log_format_func_t_get>:
}
    e19c:	4b01      	ldr	r3, [pc, #4]	; (e1a4 <log_format_func_t_get+0x8>)
    e19e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    e1a2:	4770      	bx	lr
    e1a4:	0002acd4 	.word	0x0002acd4

0000e1a8 <log_set_timestamp_func>:
		thread_set(process_tid);
	}
}

int log_set_timestamp_func(log_timestamp_get_t timestamp_getter, uint32_t freq)
{
    e1a8:	b508      	push	{r3, lr}
    e1aa:	4603      	mov	r3, r0
    e1ac:	4608      	mov	r0, r1
	if (timestamp_getter == NULL) {
    e1ae:	b12b      	cbz	r3, e1bc <log_set_timestamp_func+0x14>
		return -EINVAL;
	}

	timestamp_func = timestamp_getter;
    e1b0:	4a04      	ldr	r2, [pc, #16]	; (e1c4 <log_set_timestamp_func+0x1c>)
    e1b2:	6013      	str	r3, [r2, #0]
	if (CONFIG_LOG_PROCESSING_LATENCY_US) {
		proc_latency = (freq * CONFIG_LOG_PROCESSING_LATENCY_US) / 1000000;
	}

	if (IS_ENABLED(CONFIG_LOG_OUTPUT)) {
		log_output_timestamp_freq_set(freq);
    e1b4:	f000 faec 	bl	e790 <log_output_timestamp_freq_set>
	}

	return 0;
    e1b8:	2000      	movs	r0, #0
}
    e1ba:	bd08      	pop	{r3, pc}
		return -EINVAL;
    e1bc:	f06f 0015 	mvn.w	r0, #21
    e1c0:	e7fb      	b.n	e1ba <log_set_timestamp_func+0x12>
    e1c2:	bf00      	nop
    e1c4:	200083fc 	.word	0x200083fc

0000e1c8 <log_core_init>:
	panic_mode = false;
    e1c8:	2300      	movs	r3, #0
    e1ca:	4a04      	ldr	r2, [pc, #16]	; (e1dc <log_core_init+0x14>)
		log_set_timestamp_func(default_get_timestamp,
    e1cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	panic_mode = false;
    e1d0:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    e1d2:	4a03      	ldr	r2, [pc, #12]	; (e1e0 <log_core_init+0x18>)
		log_set_timestamp_func(default_get_timestamp,
    e1d4:	4803      	ldr	r0, [pc, #12]	; (e1e4 <log_core_init+0x1c>)
	dropped_cnt = 0;
    e1d6:	6013      	str	r3, [r2, #0]
		log_set_timestamp_func(default_get_timestamp,
    e1d8:	f7ff bfe6 	b.w	e1a8 <log_set_timestamp_func>
    e1dc:	20021d7b 	.word	0x20021d7b
    e1e0:	20020f58 	.word	0x20020f58
    e1e4:	00024db5 	.word	0x00024db5

0000e1e8 <z_impl_log_panic>:

void z_impl_log_panic(void)
{
    e1e8:	b570      	push	{r4, r5, r6, lr}
	if (panic_mode) {
    e1ea:	4d13      	ldr	r5, [pc, #76]	; (e238 <z_impl_log_panic+0x50>)
    e1ec:	7829      	ldrb	r1, [r5, #0]
    e1ee:	bb09      	cbnz	r1, e234 <z_impl_log_panic+0x4c>
	}

	/* If panic happened early logger might not be initialized.
	 * Forcing initialization of the logger and auto-starting backends.
	 */
	(void)z_log_init(true, false);
    e1f0:	2001      	movs	r0, #1
    e1f2:	f7ff ff41 	bl	e078 <z_log_init.isra.0>
		if (IS_ENABLED(CONFIG_LOG_FRONTEND_ONLY)) {
			goto out;
		}
	}

	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e1f6:	4c11      	ldr	r4, [pc, #68]	; (e23c <z_impl_log_panic+0x54>)
    e1f8:	4e11      	ldr	r6, [pc, #68]	; (e240 <z_impl_log_panic+0x58>)
    e1fa:	42b4      	cmp	r4, r6
    e1fc:	d917      	bls.n	e22e <z_impl_log_panic+0x46>
    e1fe:	4911      	ldr	r1, [pc, #68]	; (e244 <z_impl_log_panic+0x5c>)
    e200:	f44f 73c2 	mov.w	r3, #388	; 0x184
    e204:	4a10      	ldr	r2, [pc, #64]	; (e248 <z_impl_log_panic+0x60>)
    e206:	4811      	ldr	r0, [pc, #68]	; (e24c <z_impl_log_panic+0x64>)
    e208:	f016 fd6d 	bl	24ce6 <assert_print>
    e20c:	4810      	ldr	r0, [pc, #64]	; (e250 <z_impl_log_panic+0x68>)
    e20e:	f016 fd6a 	bl	24ce6 <assert_print>
    e212:	f44f 71c2 	mov.w	r1, #388	; 0x184
    e216:	480c      	ldr	r0, [pc, #48]	; (e248 <z_impl_log_panic+0x60>)
    e218:	f016 fd5e 	bl	24cd8 <assert_post_action>
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    e21c:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    e21e:	795b      	ldrb	r3, [r3, #5]
    e220:	b11b      	cbz	r3, e22a <z_impl_log_panic+0x42>
	backend->api->panic(backend);
    e222:	6823      	ldr	r3, [r4, #0]
    e224:	4620      	mov	r0, r4
    e226:	689b      	ldr	r3, [r3, #8]
    e228:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e22a:	3410      	adds	r4, #16
    e22c:	e7e5      	b.n	e1fa <z_impl_log_panic+0x12>
    e22e:	d3f5      	bcc.n	e21c <z_impl_log_panic+0x34>
		while (log_process() == true) {
		}
	}

out:
	panic_mode = true;
    e230:	2301      	movs	r3, #1
    e232:	702b      	strb	r3, [r5, #0]
}
    e234:	bd70      	pop	{r4, r5, r6, pc}
    e236:	bf00      	nop
    e238:	20021d7b 	.word	0x20021d7b
    e23c:	0002a800 	.word	0x0002a800
    e240:	0002a810 	.word	0x0002a810
    e244:	0002c76a 	.word	0x0002c76a
    e248:	0002c719 	.word	0x0002c719
    e24c:	0002b6a9 	.word	0x0002b6a9
    e250:	0002c78b 	.word	0x0002c78b

0000e254 <z_log_dropped>:
}
#include <syscalls/log_buffered_cnt_mrsh.c>
#endif

void z_log_dropped(bool buffered)
{
    e254:	b510      	push	{r4, lr}
    e256:	4604      	mov	r4, r0
	atomic_inc(&dropped_cnt);
    e258:	4806      	ldr	r0, [pc, #24]	; (e274 <z_log_dropped+0x20>)
    e25a:	f016 fdad 	bl	24db8 <atomic_inc>
	if (buffered) {
    e25e:	b13c      	cbz	r4, e270 <z_log_dropped+0x1c>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    e260:	4b05      	ldr	r3, [pc, #20]	; (e278 <z_log_dropped+0x24>)
    e262:	e8d3 1fef 	ldaex	r1, [r3]
    e266:	3901      	subs	r1, #1
    e268:	e8c3 1fe2 	stlex	r2, r1, [r3]
    e26c:	2a00      	cmp	r2, #0
    e26e:	d1f8      	bne.n	e262 <z_log_dropped+0xe>
		atomic_dec(&buffered_cnt);
	}
}
    e270:	bd10      	pop	{r4, pc}
    e272:	bf00      	nop
    e274:	20020f58 	.word	0x20020f58
    e278:	20020f5c 	.word	0x20020f5c

0000e27c <z_log_msg_commit>:
	mpsc_pbuf_commit(buffer, &m->buf);
	z_log_msg_post_finalize();
}

void z_log_msg_commit(struct log_msg *msg)
{
    e27c:	b570      	push	{r4, r5, r6, lr}
	msg->hdr.timestamp = timestamp_func();
    e27e:	4b12      	ldr	r3, [pc, #72]	; (e2c8 <z_log_msg_commit+0x4c>)
{
    e280:	4605      	mov	r5, r0
	msg->hdr.timestamp = timestamp_func();
    e282:	681b      	ldr	r3, [r3, #0]
    e284:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e286:	4c11      	ldr	r4, [pc, #68]	; (e2cc <z_log_msg_commit+0x50>)
    e288:	4e11      	ldr	r6, [pc, #68]	; (e2d0 <z_log_msg_commit+0x54>)
	msg->hdr.timestamp = timestamp_func();
    e28a:	60a8      	str	r0, [r5, #8]
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e28c:	42b4      	cmp	r4, r6
    e28e:	d918      	bls.n	e2c2 <z_log_msg_commit+0x46>
    e290:	4910      	ldr	r1, [pc, #64]	; (e2d4 <z_log_msg_commit+0x58>)
    e292:	f240 13c1 	movw	r3, #449	; 0x1c1
    e296:	4a10      	ldr	r2, [pc, #64]	; (e2d8 <z_log_msg_commit+0x5c>)
    e298:	4810      	ldr	r0, [pc, #64]	; (e2dc <z_log_msg_commit+0x60>)
    e29a:	f016 fd24 	bl	24ce6 <assert_print>
    e29e:	4810      	ldr	r0, [pc, #64]	; (e2e0 <z_log_msg_commit+0x64>)
    e2a0:	f016 fd21 	bl	24ce6 <assert_print>
    e2a4:	f240 11c1 	movw	r1, #449	; 0x1c1
    e2a8:	480b      	ldr	r0, [pc, #44]	; (e2d8 <z_log_msg_commit+0x5c>)
    e2aa:	f016 fd15 	bl	24cd8 <assert_post_action>
	return backend->cb->active;
    e2ae:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend) &&
    e2b0:	795b      	ldrb	r3, [r3, #5]
    e2b2:	b123      	cbz	r3, e2be <z_log_msg_commit+0x42>
	backend->api->process(backend, msg);
    e2b4:	6823      	ldr	r3, [r4, #0]
    e2b6:	4629      	mov	r1, r5
    e2b8:	4620      	mov	r0, r4
    e2ba:	681b      	ldr	r3, [r3, #0]
    e2bc:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e2be:	3410      	adds	r4, #16
    e2c0:	e7e4      	b.n	e28c <z_log_msg_commit+0x10>
    e2c2:	d3f4      	bcc.n	e2ae <z_log_msg_commit+0x32>
	msg_commit(&log_buffer, msg);
}
    e2c4:	bd70      	pop	{r4, r5, r6, pc}
    e2c6:	bf00      	nop
    e2c8:	200083fc 	.word	0x200083fc
    e2cc:	0002a800 	.word	0x0002a800
    e2d0:	0002a810 	.word	0x0002a810
    e2d4:	0002c76a 	.word	0x0002c76a
    e2d8:	0002c719 	.word	0x0002c719
    e2dc:	0002b6a9 	.word	0x0002b6a9
    e2e0:	0002c78b 	.word	0x0002c78b

0000e2e4 <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    e2e4:	4a04      	ldr	r2, [pc, #16]	; (e2f8 <log_source_name_get+0x14>)
    e2e6:	4b05      	ldr	r3, [pc, #20]	; (e2fc <log_source_name_get+0x18>)
    e2e8:	1a9b      	subs	r3, r3, r2
}

const char *log_source_name_get(uint32_t domain_id, uint32_t source_id)
{
	if (z_log_is_local_domain(domain_id)) {
		if (source_id < log_src_cnt_get(domain_id)) {
    e2ea:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
			return __log_const_start[source_id].name;
    e2ee:	bf34      	ite	cc
    e2f0:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
		} else {
			return NULL;
    e2f4:	2000      	movcs	r0, #0
		}
	}

	return link_source_name_get(domain_id, source_id);
}
    e2f6:	4770      	bx	lr
    e2f8:	0002a6a8 	.word	0x0002a6a8
    e2fc:	0002a800 	.word	0x0002a800

0000e300 <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    e300:	4b0e      	ldr	r3, [pc, #56]	; (e33c <log_backend_enable+0x3c>)
{
    e302:	b510      	push	{r4, lr}
	id += backend - log_backend_get(0);
    e304:	1ac3      	subs	r3, r0, r3
    e306:	111b      	asrs	r3, r3, #4
    e308:	3301      	adds	r3, #1

	log_backend_id_set(backend, id);
    e30a:	b2db      	uxtb	r3, r3
	__ASSERT_NO_MSG(backend != NULL);
    e30c:	b948      	cbnz	r0, e322 <log_backend_enable+0x22>
    e30e:	490c      	ldr	r1, [pc, #48]	; (e340 <log_backend_enable+0x40>)
    e310:	480c      	ldr	r0, [pc, #48]	; (e344 <log_backend_enable+0x44>)
    e312:	23de      	movs	r3, #222	; 0xde
    e314:	4a0c      	ldr	r2, [pc, #48]	; (e348 <log_backend_enable+0x48>)
    e316:	f016 fce6 	bl	24ce6 <assert_print>
    e31a:	21de      	movs	r1, #222	; 0xde
    e31c:	480a      	ldr	r0, [pc, #40]	; (e348 <log_backend_enable+0x48>)
    e31e:	f016 fcdb 	bl	24cd8 <assert_post_action>
	backend->cb->id = id;
    e322:	6844      	ldr	r4, [r0, #4]
    e324:	7123      	strb	r3, [r4, #4]
	backend->cb->level = level;
    e326:	6843      	ldr	r3, [r0, #4]
    e328:	719a      	strb	r2, [r3, #6]
	backend->cb->active = true;
    e32a:	2201      	movs	r2, #1
	backend->cb->ctx = ctx;
    e32c:	6843      	ldr	r3, [r0, #4]
    e32e:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    e330:	6843      	ldr	r3, [r0, #4]
    e332:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    e334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_log_notify_backend_enabled();
    e338:	f016 bd4e 	b.w	24dd8 <z_log_notify_backend_enabled>
    e33c:	0002a800 	.word	0x0002a800
    e340:	0002c82e 	.word	0x0002c82e
    e344:	0002b6a9 	.word	0x0002b6a9
    e348:	0002c7f6 	.word	0x0002c7f6

0000e34c <z_impl_z_log_msg_runtime_vcreate>:
#endif

void z_impl_z_log_msg_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    e34c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e350:	b085      	sub	sp, #20
    e352:	af02      	add	r7, sp, #8
    e354:	4604      	mov	r4, r0
    e356:	e9d7 a90e 	ldrd	sl, r9, [r7, #56]	; 0x38
    e35a:	460e      	mov	r6, r1
    e35c:	4693      	mov	fp, r2
    e35e:	4698      	mov	r8, r3
    e360:	6b3d      	ldr	r5, [r7, #48]	; 0x30
	int plen;

	if (fmt) {
    e362:	f1ba 0f00 	cmp.w	sl, #0
    e366:	d015      	beq.n	e394 <z_impl_z_log_msg_runtime_vcreate+0x48>
		va_list ap2;

		va_copy(ap2, ap);
    e368:	f8c7 9004 	str.w	r9, [r7, #4]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    e36c:	f8cd 9000 	str.w	r9, [sp]
    e370:	2110      	movs	r1, #16
    e372:	4653      	mov	r3, sl
    e374:	2000      	movs	r0, #0
    e376:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e378:	f7fe fa3a 	bl	c7f0 <cbvprintf_package>
					 package_flags, fmt, ap2);
		__ASSERT_NO_MSG(plen >= 0);
    e37c:	1e01      	subs	r1, r0, #0
    e37e:	da0a      	bge.n	e396 <z_impl_z_log_msg_runtime_vcreate+0x4a>
    e380:	491f      	ldr	r1, [pc, #124]	; (e400 <z_impl_z_log_msg_runtime_vcreate+0xb4>)
    e382:	2368      	movs	r3, #104	; 0x68
    e384:	4a1f      	ldr	r2, [pc, #124]	; (e404 <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e386:	4820      	ldr	r0, [pc, #128]	; (e408 <z_impl_z_log_msg_runtime_vcreate+0xbc>)
    e388:	f016 fcad 	bl	24ce6 <assert_print>
    e38c:	2168      	movs	r1, #104	; 0x68
		pkg = msg->data;
	}

	if (pkg && fmt) {
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
		__ASSERT_NO_MSG(plen >= 0);
    e38e:	481d      	ldr	r0, [pc, #116]	; (e404 <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e390:	f016 fca2 	bl	24cd8 <assert_post_action>
		plen = 0;
    e394:	4651      	mov	r1, sl
	struct log_msg_desc desc =
    e396:	4a1d      	ldr	r2, [pc, #116]	; (e40c <z_impl_z_log_msg_runtime_vcreate+0xc0>)
    e398:	f004 0407 	and.w	r4, r4, #7
    e39c:	f00b 0b07 	and.w	fp, fp, #7
    e3a0:	00e4      	lsls	r4, r4, #3
    e3a2:	ea02 2241 	and.w	r2, r2, r1, lsl #9
    e3a6:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
    e3aa:	4314      	orrs	r4, r2
    e3ac:	4a18      	ldr	r2, [pc, #96]	; (e410 <z_impl_z_log_msg_runtime_vcreate+0xc4>)
    e3ae:	ea02 42c5 	and.w	r2, r2, r5, lsl #19
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    e3b2:	3517      	adds	r5, #23
    e3b4:	440d      	add	r5, r1
		msg = alloca(msg_wlen * sizeof(int));
    e3b6:	f025 0507 	bic.w	r5, r5, #7
    e3ba:	ebad 0d05 	sub.w	sp, sp, r5
	struct log_msg_desc desc =
    e3be:	4314      	orrs	r4, r2
		msg = alloca(msg_wlen * sizeof(int));
    e3c0:	ad02      	add	r5, sp, #8
	if (pkg && fmt) {
    e3c2:	f1ba 0f00 	cmp.w	sl, #0
    e3c6:	d011      	beq.n	e3ec <z_impl_z_log_msg_runtime_vcreate+0xa0>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    e3c8:	f8cd 9000 	str.w	r9, [sp]
    e3cc:	4653      	mov	r3, sl
    e3ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e3d0:	f105 0010 	add.w	r0, r5, #16
    e3d4:	f7fe fa0c 	bl	c7f0 <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
    e3d8:	2800      	cmp	r0, #0
    e3da:	da07      	bge.n	e3ec <z_impl_z_log_msg_runtime_vcreate+0xa0>
    e3dc:	4908      	ldr	r1, [pc, #32]	; (e400 <z_impl_z_log_msg_runtime_vcreate+0xb4>)
    e3de:	2382      	movs	r3, #130	; 0x82
    e3e0:	4a08      	ldr	r2, [pc, #32]	; (e404 <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e3e2:	4809      	ldr	r0, [pc, #36]	; (e408 <z_impl_z_log_msg_runtime_vcreate+0xbc>)
    e3e4:	f016 fc7f 	bl	24ce6 <assert_print>
    e3e8:	2182      	movs	r1, #130	; 0x82
    e3ea:	e7d0      	b.n	e38e <z_impl_z_log_msg_runtime_vcreate+0x42>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg_finalize(msg, source, desc, data);
    e3ec:	4643      	mov	r3, r8
    e3ee:	4622      	mov	r2, r4
    e3f0:	4631      	mov	r1, r6
    e3f2:	4628      	mov	r0, r5
    e3f4:	f016 fcf3 	bl	24dde <z_log_msg_finalize>
	}
}
    e3f8:	370c      	adds	r7, #12
    e3fa:	46bd      	mov	sp, r7
    e3fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e400:	0002c87a 	.word	0x0002c87a
    e404:	0002c84e 	.word	0x0002c84e
    e408:	0002b6a9 	.word	0x0002b6a9
    e40c:	0007fe00 	.word	0x0007fe00
    e410:	7ff80000 	.word	0x7ff80000

0000e414 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    e414:	b40e      	push	{r1, r2, r3}
    e416:	b503      	push	{r0, r1, lr}
    e418:	ab03      	add	r3, sp, #12
    e41a:	f853 2b04 	ldr.w	r2, [r3], #4
    e41e:	4601      	mov	r1, r0
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    e420:	4804      	ldr	r0, [pc, #16]	; (e434 <print_formatted+0x20>)
	va_start(args, fmt);
    e422:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    e424:	f016 fd1e 	bl	24e64 <cbvprintf>
	va_end(args);

	return length;
}
    e428:	b002      	add	sp, #8
    e42a:	f85d eb04 	ldr.w	lr, [sp], #4
    e42e:	b003      	add	sp, #12
    e430:	4770      	bx	lr
    e432:	bf00      	nop
    e434:	00024e13 	.word	0x00024e13

0000e438 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    e438:	06ca      	lsls	r2, r1, #27
    e43a:	d405      	bmi.n	e448 <newline_print+0x10>
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    e43c:	068b      	lsls	r3, r1, #26
		print_formatted(ctx, "\n");
    e43e:	bf4c      	ite	mi
    e440:	4902      	ldrmi	r1, [pc, #8]	; (e44c <newline_print+0x14>)
	} else {
		print_formatted(ctx, "\r\n");
    e442:	4903      	ldrpl	r1, [pc, #12]	; (e450 <newline_print+0x18>)
    e444:	f7ff bfe6 	b.w	e414 <print_formatted>
	}
}
    e448:	4770      	bx	lr
    e44a:	bf00      	nop
    e44c:	0002f2c1 	.word	0x0002f2c1
    e450:	0002bdce 	.word	0x0002bdce

0000e454 <log_output_process>:
			uint8_t level,
			const uint8_t *package,
			const uint8_t *data,
			size_t data_len,
			uint32_t flags)
{
    e454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e458:	b089      	sub	sp, #36	; 0x24
    e45a:	469a      	mov	sl, r3
    e45c:	e9dd 7313 	ldrd	r7, r3, [sp, #76]	; 0x4c
    e460:	f89d b048 	ldrb.w	fp, [sp, #72]	; 0x48
    e464:	9305      	str	r3, [sp, #20]
    e466:	9b15      	ldr	r3, [sp, #84]	; 0x54
    e468:	4604      	mov	r4, r0
    e46a:	460d      	mov	r5, r1
    e46c:	9e16      	ldr	r6, [sp, #88]	; 0x58
    e46e:	9206      	str	r2, [sp, #24]
    e470:	9304      	str	r3, [sp, #16]
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;
	cbprintf_cb cb;

	if (!raw_string) {
    e472:	f1bb 0f00 	cmp.w	fp, #0
    e476:	f000 8085 	beq.w	e584 <log_output_process+0x130>
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    e47a:	f006 0308 	and.w	r3, r6, #8
    e47e:	9307      	str	r3, [sp, #28]
	const char *tag = IS_ENABLED(CONFIG_LOG) ? z_log_get_tag() : NULL;
    e480:	f016 fcab 	bl	24dda <z_log_get_tag>
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    e484:	f006 0902 	and.w	r9, r6, #2
	if (tag) {
    e488:	4602      	mov	r2, r0
    e48a:	2800      	cmp	r0, #0
    e48c:	d049      	beq.n	e522 <log_output_process+0xce>
		length += print_formatted(output, "%s ", tag);
    e48e:	4620      	mov	r0, r4
    e490:	498c      	ldr	r1, [pc, #560]	; (e6c4 <log_output_process+0x270>)
    e492:	f7ff ffbf 	bl	e414 <print_formatted>
    e496:	4680      	mov	r8, r0
	if (stamp) {
    e498:	f1b9 0f00 	cmp.w	r9, #0
    e49c:	d008      	beq.n	e4b0 <log_output_process+0x5c>
	if (!format) {
    e49e:	f016 0f44 	tst.w	r6, #68	; 0x44
    e4a2:	d140      	bne.n	e526 <log_output_process+0xd2>
		length = print_formatted(output, "[%08lu] ", timestamp);
    e4a4:	462a      	mov	r2, r5
    e4a6:	4620      	mov	r0, r4
    e4a8:	4987      	ldr	r1, [pc, #540]	; (e6c8 <log_output_process+0x274>)
    e4aa:	f7ff ffb3 	bl	e414 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    e4ae:	4480      	add	r8, r0
	if (color) {
    e4b0:	f006 0301 	and.w	r3, r6, #1
    e4b4:	b153      	cbz	r3, e4cc <log_output_process+0x78>
		const char *log_color = start && (colors[level] != NULL) ?
    e4b6:	4b85      	ldr	r3, [pc, #532]	; (e6cc <log_output_process+0x278>)
		print_formatted(output, "%s", log_color);
    e4b8:	4620      	mov	r0, r4
		const char *log_color = start && (colors[level] != NULL) ?
    e4ba:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
		print_formatted(output, "%s", log_color);
    e4be:	4b84      	ldr	r3, [pc, #528]	; (e6d0 <log_output_process+0x27c>)
    e4c0:	4984      	ldr	r1, [pc, #528]	; (e6d4 <log_output_process+0x280>)
    e4c2:	2a00      	cmp	r2, #0
    e4c4:	bf08      	it	eq
    e4c6:	461a      	moveq	r2, r3
    e4c8:	f7ff ffa4 	bl	e414 <print_formatted>
	if (level_on) {
    e4cc:	f006 0308 	and.w	r3, r6, #8
    e4d0:	2b00      	cmp	r3, #0
    e4d2:	d054      	beq.n	e57e <log_output_process+0x12a>
		total += print_formatted(output, "<%s> ", severity[level]);
    e4d4:	4b80      	ldr	r3, [pc, #512]	; (e6d8 <log_output_process+0x284>)
    e4d6:	4620      	mov	r0, r4
    e4d8:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
    e4dc:	497f      	ldr	r1, [pc, #508]	; (e6dc <log_output_process+0x288>)
    e4de:	f7ff ff99 	bl	e414 <print_formatted>
    e4e2:	4605      	mov	r5, r0
	if (domain) {
    e4e4:	9b06      	ldr	r3, [sp, #24]
    e4e6:	b12b      	cbz	r3, e4f4 <log_output_process+0xa0>
		total += print_formatted(output, "%s/", domain);
    e4e8:	461a      	mov	r2, r3
    e4ea:	4620      	mov	r0, r4
    e4ec:	497c      	ldr	r1, [pc, #496]	; (e6e0 <log_output_process+0x28c>)
    e4ee:	f7ff ff91 	bl	e414 <print_formatted>
    e4f2:	4405      	add	r5, r0
	if (source) {
    e4f4:	f1ba 0f00 	cmp.w	sl, #0
    e4f8:	d005      	beq.n	e506 <log_output_process+0xb2>
		total += print_formatted(output,
    e4fa:	4652      	mov	r2, sl
    e4fc:	4620      	mov	r0, r4
    e4fe:	4979      	ldr	r1, [pc, #484]	; (e6e4 <log_output_process+0x290>)
    e500:	f7ff ff88 	bl	e414 <print_formatted>
    e504:	4405      	add	r5, r0
	length += ids_print(output, level_on, func_on, domain, source, level);
    e506:	4445      	add	r5, r8
		 * appending <CR> to the new line character).
		 */
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
	}

	if (package) {
    e508:	2f00      	cmp	r7, #0
    e50a:	d149      	bne.n	e5a0 <log_output_process+0x14c>

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	if (data_len) {
    e50c:	9b04      	ldr	r3, [sp, #16]
    e50e:	2b00      	cmp	r3, #0
    e510:	d160      	bne.n	e5d4 <log_output_process+0x180>
	if (color) {
    e512:	07f3      	lsls	r3, r6, #31
    e514:	f100 80cf 	bmi.w	e6b6 <log_output_process+0x262>
	newline_print(output, flags);
    e518:	4631      	mov	r1, r6
    e51a:	4620      	mov	r0, r4
    e51c:	f7ff ff8c 	bl	e438 <newline_print>
}
    e520:	e0c3      	b.n	e6aa <log_output_process+0x256>
	uint32_t length = 0U;
    e522:	4680      	mov	r8, r0
    e524:	e7b8      	b.n	e498 <log_output_process+0x44>
	} else if (freq != 0U) {
    e526:	4b70      	ldr	r3, [pc, #448]	; (e6e8 <log_output_process+0x294>)
    e528:	6818      	ldr	r0, [r3, #0]
    e52a:	2800      	cmp	r0, #0
    e52c:	d0bf      	beq.n	e4ae <log_output_process+0x5a>
		timestamp /= timestamp_div;
    e52e:	4b6f      	ldr	r3, [pc, #444]	; (e6ec <log_output_process+0x298>)
		ms = (remainder * 1000U) / freq;
    e530:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
		timestamp /= timestamp_div;
    e534:	681b      	ldr	r3, [r3, #0]
    e536:	f44f 6161 	mov.w	r1, #3600	; 0xe10
    e53a:	fbb5 f5f3 	udiv	r5, r5, r3
		total_seconds = timestamp / freq;
    e53e:	fbb5 f3f0 	udiv	r3, r5, r0
		remainder = timestamp % freq;
    e542:	fb00 5513 	mls	r5, r0, r3, r5
		ms = (remainder * 1000U) / freq;
    e546:	fb09 f505 	mul.w	r5, r9, r5
    e54a:	fbb3 f2f1 	udiv	r2, r3, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e54e:	fbb5 fef0 	udiv	lr, r5, r0
		mins = seconds / 60U;
    e552:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    e556:	fb01 3112 	mls	r1, r1, r2, r3
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e55a:	fb00 551e 	mls	r5, r0, lr, r5
		mins = seconds / 60U;
    e55e:	fbb1 f3fc 	udiv	r3, r1, ip
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e562:	fb09 f505 	mul.w	r5, r9, r5
    e566:	fbb5 f5f0 	udiv	r5, r5, r0
				length = print_formatted(output,
    e56a:	fb0c 1113 	mls	r1, ip, r3, r1
    e56e:	4620      	mov	r0, r4
    e570:	9100      	str	r1, [sp, #0]
    e572:	e9cd e501 	strd	lr, r5, [sp, #4]
    e576:	495e      	ldr	r1, [pc, #376]	; (e6f0 <log_output_process+0x29c>)
    e578:	f7ff ff4c 	bl	e414 <print_formatted>
    e57c:	e797      	b.n	e4ae <log_output_process+0x5a>
	int total = 0;
    e57e:	f006 0508 	and.w	r5, r6, #8
    e582:	e7af      	b.n	e4e4 <log_output_process+0x90>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e584:	f1ba 0f01 	cmp.w	sl, #1
    e588:	d106      	bne.n	e598 <log_output_process+0x144>
	if (package) {
    e58a:	b9ef      	cbnz	r7, e5c8 <log_output_process+0x174>
	if (data_len) {
    e58c:	9b04      	ldr	r3, [sp, #16]
    e58e:	2b00      	cmp	r3, #0
    e590:	f000 808b 	beq.w	e6aa <log_output_process+0x256>
		prefix_offset = 0;
    e594:	2500      	movs	r5, #0
    e596:	e01d      	b.n	e5d4 <log_output_process+0x180>
	if (package) {
    e598:	2f00      	cmp	r7, #0
    e59a:	d0f7      	beq.n	e58c <log_output_process+0x138>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e59c:	4855      	ldr	r0, [pc, #340]	; (e6f4 <log_output_process+0x2a0>)
    e59e:	e014      	b.n	e5ca <log_output_process+0x176>
		cb = out_func;
    e5a0:	4855      	ldr	r0, [pc, #340]	; (e6f8 <log_output_process+0x2a4>)
		return cbpprintf_external(out, cbvprintf_tagged_args,
					  ctx, packaged);
	}
#endif

	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    e5a2:	463b      	mov	r3, r7
    e5a4:	4622      	mov	r2, r4
    e5a6:	4955      	ldr	r1, [pc, #340]	; (e6fc <log_output_process+0x2a8>)
    e5a8:	f016 f995 	bl	248d6 <cbpprintf_external>
		__ASSERT_NO_MSG(err >= 0);
    e5ac:	2800      	cmp	r0, #0
    e5ae:	da0e      	bge.n	e5ce <log_output_process+0x17a>
    e5b0:	4953      	ldr	r1, [pc, #332]	; (e700 <log_output_process+0x2ac>)
    e5b2:	4854      	ldr	r0, [pc, #336]	; (e704 <log_output_process+0x2b0>)
    e5b4:	f44f 7300 	mov.w	r3, #512	; 0x200
    e5b8:	4a53      	ldr	r2, [pc, #332]	; (e708 <log_output_process+0x2b4>)
    e5ba:	f016 fb94 	bl	24ce6 <assert_print>
    e5be:	f44f 7100 	mov.w	r1, #512	; 0x200
    e5c2:	4851      	ldr	r0, [pc, #324]	; (e708 <log_output_process+0x2b4>)
    e5c4:	f016 fb88 	bl	24cd8 <assert_post_action>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e5c8:	484b      	ldr	r0, [pc, #300]	; (e6f8 <log_output_process+0x2a4>)
		prefix_offset = 0;
    e5ca:	465d      	mov	r5, fp
    e5cc:	e7e9      	b.n	e5a2 <log_output_process+0x14e>
	if (data_len) {
    e5ce:	9b04      	ldr	r3, [sp, #16]
    e5d0:	2b00      	cmp	r3, #0
    e5d2:	d066      	beq.n	e6a2 <log_output_process+0x24e>
		print_formatted(output, " ");
    e5d4:	f8df 8134 	ldr.w	r8, [pc, #308]	; e70c <log_output_process+0x2b8>
			print_formatted(output, "%02x ", data[i]);
    e5d8:	f8df 9134 	ldr.w	r9, [pc, #308]	; e710 <log_output_process+0x2bc>
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e5dc:	9f04      	ldr	r7, [sp, #16]
	newline_print(output, flags);
    e5de:	4631      	mov	r1, r6
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e5e0:	2f10      	cmp	r7, #16
	newline_print(output, flags);
    e5e2:	4620      	mov	r0, r4
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e5e4:	bf28      	it	cs
    e5e6:	2710      	movcs	r7, #16
	for (int i = 0; i < prefix_offset; i++) {
    e5e8:	f04f 0a00 	mov.w	sl, #0
	newline_print(output, flags);
    e5ec:	f7ff ff24 	bl	e438 <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
    e5f0:	4555      	cmp	r5, sl
    e5f2:	dc43      	bgt.n	e67c <log_output_process+0x228>
			print_formatted(output, "%02x ", data[i]);
    e5f4:	9b05      	ldr	r3, [sp, #20]
    e5f6:	4649      	mov	r1, r9
    e5f8:	4620      	mov	r0, r4
    e5fa:	781a      	ldrb	r2, [r3, #0]
    e5fc:	f7ff ff0a 	bl	e414 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e600:	f04f 0a01 	mov.w	sl, #1
		if (i > 0 && !(i % 8)) {
    e604:	f01a 0f07 	tst.w	sl, #7
    e608:	d103      	bne.n	e612 <log_output_process+0x1be>
			print_formatted(output, " ");
    e60a:	4641      	mov	r1, r8
    e60c:	4620      	mov	r0, r4
    e60e:	f7ff ff01 	bl	e414 <print_formatted>
		if (i < length) {
    e612:	4557      	cmp	r7, sl
    e614:	d939      	bls.n	e68a <log_output_process+0x236>
			print_formatted(output, "%02x ", data[i]);
    e616:	9b05      	ldr	r3, [sp, #20]
    e618:	4649      	mov	r1, r9
    e61a:	4620      	mov	r0, r4
    e61c:	f813 200a 	ldrb.w	r2, [r3, sl]
    e620:	f7ff fef8 	bl	e414 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e624:	f10a 0a01 	add.w	sl, sl, #1
    e628:	f1ba 0f10 	cmp.w	sl, #16
    e62c:	d1ea      	bne.n	e604 <log_output_process+0x1b0>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e62e:	f04f 0a00 	mov.w	sl, #0
	print_formatted(output, "|");
    e632:	4620      	mov	r0, r4
    e634:	4937      	ldr	r1, [pc, #220]	; (e714 <log_output_process+0x2c0>)
    e636:	f7ff feed 	bl	e414 <print_formatted>
		if (i < length) {
    e63a:	4652      	mov	r2, sl
			unsigned char c = (unsigned char)data[i];
    e63c:	9b05      	ldr	r3, [sp, #20]
			print_formatted(output, "%c",
    e63e:	4620      	mov	r0, r4
			unsigned char c = (unsigned char)data[i];
    e640:	5c9a      	ldrb	r2, [r3, r2]
			print_formatted(output, "%c",
    e642:	4b35      	ldr	r3, [pc, #212]	; (e718 <log_output_process+0x2c4>)
    e644:	5c99      	ldrb	r1, [r3, r2]
    e646:	f011 0f97 	tst.w	r1, #151	; 0x97
    e64a:	bf08      	it	eq
    e64c:	222e      	moveq	r2, #46	; 0x2e
    e64e:	4933      	ldr	r1, [pc, #204]	; (e71c <log_output_process+0x2c8>)
    e650:	f7ff fee0 	bl	e414 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e654:	f10a 0a01 	add.w	sl, sl, #1
    e658:	f1ba 0f10 	cmp.w	sl, #16
    e65c:	d01a      	beq.n	e694 <log_output_process+0x240>
		if (i > 0 && !(i % 8)) {
    e65e:	f01a 0f07 	tst.w	sl, #7
    e662:	d103      	bne.n	e66c <log_output_process+0x218>
			print_formatted(output, " ");
    e664:	4641      	mov	r1, r8
    e666:	4620      	mov	r0, r4
    e668:	f7ff fed4 	bl	e414 <print_formatted>
		if (i < length) {
    e66c:	4557      	cmp	r7, sl
    e66e:	4652      	mov	r2, sl
    e670:	d8e4      	bhi.n	e63c <log_output_process+0x1e8>
			print_formatted(output, " ");
    e672:	4641      	mov	r1, r8
    e674:	4620      	mov	r0, r4
    e676:	f7ff fecd 	bl	e414 <print_formatted>
    e67a:	e7eb      	b.n	e654 <log_output_process+0x200>
		print_formatted(output, " ");
    e67c:	4641      	mov	r1, r8
    e67e:	4620      	mov	r0, r4
    e680:	f7ff fec8 	bl	e414 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    e684:	f10a 0a01 	add.w	sl, sl, #1
    e688:	e7b2      	b.n	e5f0 <log_output_process+0x19c>
			print_formatted(output, "   ");
    e68a:	4620      	mov	r0, r4
    e68c:	4924      	ldr	r1, [pc, #144]	; (e720 <log_output_process+0x2cc>)
    e68e:	f7ff fec1 	bl	e414 <print_formatted>
    e692:	e7c7      	b.n	e624 <log_output_process+0x1d0>
		data += length;
    e694:	9b05      	ldr	r3, [sp, #20]
    e696:	443b      	add	r3, r7
    e698:	9305      	str	r3, [sp, #20]
	} while (len);
    e69a:	9b04      	ldr	r3, [sp, #16]
    e69c:	1bdb      	subs	r3, r3, r7
    e69e:	9304      	str	r3, [sp, #16]
    e6a0:	d19c      	bne.n	e5dc <log_output_process+0x188>
		log_msg_hexdump(output, (uint8_t *)data, data_len, prefix_offset, flags);
	}

	if (!raw_string) {
    e6a2:	f1bb 0f00 	cmp.w	fp, #0
    e6a6:	f47f af34 	bne.w	e512 <log_output_process+0xbe>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    e6aa:	4620      	mov	r0, r4
}
    e6ac:	b009      	add	sp, #36	; 0x24
    e6ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	log_output_flush(output);
    e6b2:	f016 bbde 	b.w	24e72 <log_output_flush>
		print_formatted(output, "%s", log_color);
    e6b6:	4620      	mov	r0, r4
    e6b8:	4a05      	ldr	r2, [pc, #20]	; (e6d0 <log_output_process+0x27c>)
    e6ba:	4906      	ldr	r1, [pc, #24]	; (e6d4 <log_output_process+0x280>)
    e6bc:	f7ff feaa 	bl	e414 <print_formatted>
}
    e6c0:	e72a      	b.n	e518 <log_output_process+0xc4>
    e6c2:	bf00      	nop
    e6c4:	0002c889 	.word	0x0002c889
    e6c8:	0002c88d 	.word	0x0002c88d
    e6cc:	0002ace4 	.word	0x0002ace4
    e6d0:	0002c884 	.word	0x0002c884
    e6d4:	0002b876 	.word	0x0002b876
    e6d8:	0002acf8 	.word	0x0002acf8
    e6dc:	0002c8b2 	.word	0x0002c8b2
    e6e0:	0002c8b8 	.word	0x0002c8b8
    e6e4:	0002c8bc 	.word	0x0002c8bc
    e6e8:	20020f68 	.word	0x20020f68
    e6ec:	20020f64 	.word	0x20020f64
    e6f0:	0002c896 	.word	0x0002c896
    e6f4:	00024e2f 	.word	0x00024e2f
    e6f8:	00024e13 	.word	0x00024e13
    e6fc:	00024e65 	.word	0x00024e65
    e700:	0002c8f0 	.word	0x0002c8f0
    e704:	0002b6a9 	.word	0x0002b6a9
    e708:	0002c8c1 	.word	0x0002c8c1
    e70c:	0003043f 	.word	0x0003043f
    e710:	0002c8f9 	.word	0x0002c8f9
    e714:	0002c8ff 	.word	0x0002c8ff
    e718:	00030f7f 	.word	0x00030f7f
    e71c:	0002c901 	.word	0x0002c901
    e720:	0003043d 	.word	0x0003043d

0000e724 <log_output_msg_process>:

void log_output_msg_process(const struct log_output *output,
			    struct log_msg *msg, uint32_t flags)
{
    e724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg_get_level(struct log_msg *msg)
{
	return msg->hdr.desc.level;
    e728:	880f      	ldrh	r7, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg_get_source(struct log_msg *msg)
{
	return msg->hdr.source;
    e72a:	684b      	ldr	r3, [r1, #4]
    e72c:	4605      	mov	r5, r0
    e72e:	460c      	mov	r4, r1
    e730:	4690      	mov	r8, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg_get_timestamp(struct log_msg *msg)
{
	return msg->hdr.timestamp;
    e732:	688e      	ldr	r6, [r1, #8]
    e734:	b086      	sub	sp, #24
	return msg->hdr.desc.level;
    e736:	f3c7 1782 	ubfx	r7, r7, #6, #3
		/* Remote domain is converting source pointer to ID */
		source_id = (int16_t)(uintptr_t)log_msg_get_source(msg);
	} else {
		void *source = (void *)log_msg_get_source(msg);

		if (source != NULL) {
    e73a:	b15b      	cbz	r3, e754 <log_output_msg_process+0x30>
    e73c:	4a13      	ldr	r2, [pc, #76]	; (e78c <log_output_msg_process+0x68>)
    e73e:	1a9b      	subs	r3, r3, r2
			source_id = IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
    e740:	f343 01cf 	sbfx	r1, r3, #3, #16
		} else {
			source_id = -1;
		}
	}

	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    e744:	2900      	cmp	r1, #0
    e746:	db1f      	blt.n	e788 <log_output_msg_process+0x64>
	return msg->hdr.desc.domain;
    e748:	7820      	ldrb	r0, [r4, #0]
    e74a:	f3c0 00c2 	ubfx	r0, r0, #3, #3
    e74e:	f7ff fdc9 	bl	e2e4 <log_source_name_get>
    e752:	4603      	mov	r3, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg_get_package(struct log_msg *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    e754:	4621      	mov	r1, r4
    e756:	f851 2b10 	ldr.w	r2, [r1], #16
	*len = msg->hdr.desc.data_len;
    e75a:	8860      	ldrh	r0, [r4, #2]
	*len = msg->hdr.desc.package_len;
    e75c:	f3c2 2249 	ubfx	r2, r2, #9, #10
	size_t plen, dlen;
	uint8_t *package = log_msg_get_package(msg, &plen);
	uint8_t *data = log_msg_get_data(msg, &dlen);

	log_output_process(output, timestamp, NULL, sname, level,
    e760:	2a00      	cmp	r2, #0
	return msg->data + msg->hdr.desc.package_len;
    e762:	eb01 0402 	add.w	r4, r1, r2
    e766:	bf08      	it	eq
    e768:	2100      	moveq	r1, #0
	*len = msg->hdr.desc.data_len;
    e76a:	f3c0 00cb 	ubfx	r0, r0, #3, #12
    e76e:	e9cd 0803 	strd	r0, r8, [sp, #12]
    e772:	e9cd 1401 	strd	r1, r4, [sp, #4]
    e776:	2200      	movs	r2, #0
    e778:	4631      	mov	r1, r6
    e77a:	4628      	mov	r0, r5
    e77c:	9700      	str	r7, [sp, #0]
    e77e:	f7ff fe69 	bl	e454 <log_output_process>
			   plen > 0 ? package : NULL, data, dlen, flags);
}
    e782:	b006      	add	sp, #24
    e784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    e788:	2300      	movs	r3, #0
    e78a:	e7e3      	b.n	e754 <log_output_msg_process+0x30>
    e78c:	0002a6a8 	.word	0x0002a6a8

0000e790 <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    e790:	2100      	movs	r1, #0
    e792:	2301      	movs	r3, #1
    e794:	4a06      	ldr	r2, [pc, #24]	; (e7b0 <log_output_timestamp_freq_set+0x20>)
    e796:	4290      	cmp	r0, r2
    e798:	d806      	bhi.n	e7a8 <log_output_timestamp_freq_set+0x18>
    e79a:	4a06      	ldr	r2, [pc, #24]	; (e7b4 <log_output_timestamp_freq_set+0x24>)
    e79c:	b901      	cbnz	r1, e7a0 <log_output_timestamp_freq_set+0x10>
	timestamp_div = 1U;
    e79e:	2301      	movs	r3, #1
    e7a0:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    e7a2:	4b05      	ldr	r3, [pc, #20]	; (e7b8 <log_output_timestamp_freq_set+0x28>)
    e7a4:	6018      	str	r0, [r3, #0]
}
    e7a6:	4770      	bx	lr
		timestamp_div *= 2U;
    e7a8:	2101      	movs	r1, #1
		frequency /= 2U;
    e7aa:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    e7ac:	005b      	lsls	r3, r3, #1
    e7ae:	e7f2      	b.n	e796 <log_output_timestamp_freq_set+0x6>
    e7b0:	000f4240 	.word	0x000f4240
    e7b4:	20020f64 	.word	0x20020f64
    e7b8:	20020f68 	.word	0x20020f68

0000e7bc <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    e7bc:	2201      	movs	r2, #1
    e7be:	4b01      	ldr	r3, [pc, #4]	; (e7c4 <log_backend_rtt_init+0x8>)
    e7c0:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    e7c2:	4770      	bx	lr
    e7c4:	20021d7c 	.word	0x20021d7c

0000e7c8 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    e7c8:	4b01      	ldr	r3, [pc, #4]	; (e7d0 <format_set+0x8>)
	return 0;
}
    e7ca:	2000      	movs	r0, #0
	log_format_current = log_type;
    e7cc:	6019      	str	r1, [r3, #0]
}
    e7ce:	4770      	bx	lr
    e7d0:	20020f80 	.word	0x20020f80

0000e7d4 <panic>:
	panic_mode = true;
    e7d4:	2201      	movs	r2, #1
    e7d6:	4b02      	ldr	r3, [pc, #8]	; (e7e0 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    e7d8:	4802      	ldr	r0, [pc, #8]	; (e7e4 <panic+0x10>)
    e7da:	701a      	strb	r2, [r3, #0]
    e7dc:	f016 bb49 	b.w	24e72 <log_output_flush>
    e7e0:	20021d7d 	.word	0x20021d7d
    e7e4:	0002ad28 	.word	0x0002ad28

0000e7e8 <process>:
{
    e7e8:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e7ea:	4b06      	ldr	r3, [pc, #24]	; (e804 <process+0x1c>)
{
    e7ec:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e7ee:	6818      	ldr	r0, [r3, #0]
    e7f0:	f7ff fcd4 	bl	e19c <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    e7f4:	4621      	mov	r1, r4
}
    e7f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e7fa:	4603      	mov	r3, r0
	log_output_func(&log_output_rtt, &msg->log, flags);
    e7fc:	220f      	movs	r2, #15
    e7fe:	4802      	ldr	r0, [pc, #8]	; (e808 <process+0x20>)
    e800:	4718      	bx	r3
    e802:	bf00      	nop
    e804:	20020f80 	.word	0x20020f80
    e808:	0002ad28 	.word	0x0002ad28

0000e80c <data_out_block_mode>:
{
    e80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e80e:	4607      	mov	r7, r0
    e810:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    e812:	2404      	movs	r4, #4
    e814:	4d17      	ldr	r5, [pc, #92]	; (e874 <data_out_block_mode+0x68>)
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    e816:	4632      	mov	r2, r6
    e818:	4639      	mov	r1, r7
    e81a:	2000      	movs	r0, #0
    e81c:	f010 fb58 	bl	1eed0 <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    e820:	b1c8      	cbz	r0, e856 <data_out_block_mode+0x4a>
	host_present = true;
    e822:	2301      	movs	r3, #1
    e824:	702b      	strb	r3, [r5, #0]
	return panic_mode;
    e826:	4b14      	ldr	r3, [pc, #80]	; (e878 <data_out_block_mode+0x6c>)
	if (is_panic_mode()) {
    e828:	781b      	ldrb	r3, [r3, #0]
    e82a:	b92b      	cbnz	r3, e838 <data_out_block_mode+0x2c>
}
    e82c:	4630      	mov	r0, r6
    e82e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (retry_cnt == 0) {
    e830:	b95c      	cbnz	r4, e84a <data_out_block_mode+0x3e>
		host_present = false;
    e832:	702c      	strb	r4, [r5, #0]
    e834:	f04f 34ff 	mov.w	r4, #4294967295
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    e838:	2000      	movs	r0, #0
    e83a:	f010 fb91 	bl	1ef60 <SEGGER_RTT_HasDataUp>
    e83e:	2800      	cmp	r0, #0
    e840:	d0f4      	beq.n	e82c <data_out_block_mode+0x20>
    e842:	782b      	ldrb	r3, [r5, #0]
    e844:	2b00      	cmp	r3, #0
    e846:	d1f3      	bne.n	e830 <data_out_block_mode+0x24>
    e848:	e7f0      	b.n	e82c <data_out_block_mode+0x20>
			on_failed_write(retry_cnt--);
    e84a:	3c01      	subs	r4, #1
	z_impl_k_busy_wait(usec_to_wait);
    e84c:	f241 3088 	movw	r0, #5000	; 0x1388
    e850:	f01a fea6 	bl	295a0 <z_impl_k_busy_wait>
}
    e854:	e7f0      	b.n	e838 <data_out_block_mode+0x2c>
		} else if (host_present) {
    e856:	782b      	ldrb	r3, [r5, #0]
    e858:	b113      	cbz	r3, e860 <data_out_block_mode+0x54>
	if (retry_cnt == 0) {
    e85a:	3c01      	subs	r4, #1
    e85c:	d104      	bne.n	e868 <data_out_block_mode+0x5c>
		host_present = false;
    e85e:	702c      	strb	r4, [r5, #0]
	} while ((ret == 0) && host_present);
    e860:	782b      	ldrb	r3, [r5, #0]
    e862:	2b00      	cmp	r3, #0
    e864:	d1d7      	bne.n	e816 <data_out_block_mode+0xa>
    e866:	e7e1      	b.n	e82c <data_out_block_mode+0x20>
	z_impl_k_busy_wait(usec_to_wait);
    e868:	f241 3088 	movw	r0, #5000	; 0x1388
    e86c:	f01a fe98 	bl	295a0 <z_impl_k_busy_wait>
    e870:	e7f6      	b.n	e860 <data_out_block_mode+0x54>
    e872:	bf00      	nop
    e874:	20021d7c 	.word	0x20021d7c
    e878:	20021d7d 	.word	0x20021d7d

0000e87c <nvs_flash_erase_sector>:

/* erase a sector and verify erase was OK.
 * return 0 if OK, errorcode on error.
 */
static int nvs_flash_erase_sector(struct nvs_fs *fs, uint32_t addr)
{
    e87c:	b570      	push	{r4, r5, r6, lr}
	off_t offset;

	addr &= ADDR_SECT_MASK;

	offset = fs->offset;
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
    e87e:	8983      	ldrh	r3, [r0, #12]
    e880:	6805      	ldr	r5, [r0, #0]
	addr &= ADDR_SECT_MASK;
    e882:	0c0e      	lsrs	r6, r1, #16
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
    e884:	0c09      	lsrs	r1, r1, #16
    e886:	fb03 5501 	mla	r5, r3, r1, r5
{
    e88a:	b086      	sub	sp, #24

	LOG_DBG("Erasing flash at %lx, len %d", (long int) offset,
    e88c:	e9cd 5304 	strd	r5, r3, [sp, #16]
    e890:	4b11      	ldr	r3, [pc, #68]	; (e8d8 <nvs_flash_erase_sector+0x5c>)
    e892:	2208      	movs	r2, #8
    e894:	9303      	str	r3, [sp, #12]
    e896:	4b11      	ldr	r3, [pc, #68]	; (e8dc <nvs_flash_erase_sector+0x60>)
{
    e898:	4604      	mov	r4, r0
	LOG_DBG("Erasing flash at %lx, len %d", (long int) offset,
    e89a:	9302      	str	r3, [sp, #8]
    e89c:	2300      	movs	r3, #0
    e89e:	4910      	ldr	r1, [pc, #64]	; (e8e0 <nvs_flash_erase_sector+0x64>)
    e8a0:	4618      	mov	r0, r3
    e8a2:	e9cd 3200 	strd	r3, r2, [sp]
    e8a6:	2204      	movs	r2, #4
    e8a8:	f016 fb63 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
	addr &= ADDR_SECT_MASK;
    e8ac:	0436      	lsls	r6, r6, #16
		fs->sector_size);

#ifdef CONFIG_NVS_LOOKUP_CACHE
	nvs_lookup_cache_invalidate(fs, addr >> ADDR_SECT_SHIFT);
#endif
	rc = flash_erase(fs->flash_device, offset, fs->sector_size);
    e8ae:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    e8b0:	89a2      	ldrh	r2, [r4, #12]
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;
	int rc;

	rc = api->erase(dev, offset, size);
    e8b2:	6883      	ldr	r3, [r0, #8]
    e8b4:	4629      	mov	r1, r5
    e8b6:	689b      	ldr	r3, [r3, #8]
    e8b8:	4798      	blx	r3

	if (rc) {
    e8ba:	b950      	cbnz	r0, e8d2 <nvs_flash_erase_sector+0x56>
		return rc;
	}

	if (nvs_flash_cmp_const(fs, addr, fs->flash_parameters->erase_value,
    e8bc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    e8be:	4631      	mov	r1, r6
    e8c0:	4620      	mov	r0, r4
    e8c2:	89a3      	ldrh	r3, [r4, #12]
    e8c4:	7912      	ldrb	r2, [r2, #4]
    e8c6:	f016 fb2f 	bl	24f28 <nvs_flash_cmp_const>
			fs->sector_size)) {
		rc = -ENXIO;
    e8ca:	2800      	cmp	r0, #0
    e8cc:	bf18      	it	ne
    e8ce:	f06f 0005 	mvnne.w	r0, #5
	}

	return rc;
}
    e8d2:	b006      	add	sp, #24
    e8d4:	bd70      	pop	{r4, r5, r6, pc}
    e8d6:	bf00      	nop
    e8d8:	0002caf7 	.word	0x0002caf7
    e8dc:	0002c934 	.word	0x0002c934
    e8e0:	0002a780 	.word	0x0002a780

0000e8e4 <nvs_recover_last_ate>:
 *
 * addr should point to the faulty closing ate and will be updated to the last
 * valid ate. If no valid ate is found it will be left untouched.
 */
static int nvs_recover_last_ate(struct nvs_fs *fs, uint32_t *addr)
{
    e8e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t data_end_addr, ate_end_addr;
	struct nvs_ate end_ate;
	size_t ate_size;
	int rc;

	LOG_DBG("Recovering last ate from sector %d",
    e8e8:	884b      	ldrh	r3, [r1, #2]
{
    e8ea:	b089      	sub	sp, #36	; 0x24
	LOG_DBG("Recovering last ate from sector %d",
    e8ec:	9304      	str	r3, [sp, #16]
    e8ee:	4b1d      	ldr	r3, [pc, #116]	; (e964 <nvs_recover_last_ate+0x80>)
    e8f0:	2408      	movs	r4, #8
    e8f2:	9303      	str	r3, [sp, #12]
    e8f4:	4b1c      	ldr	r3, [pc, #112]	; (e968 <nvs_recover_last_ate+0x84>)
{
    e8f6:	4607      	mov	r7, r0
	LOG_DBG("Recovering last ate from sector %d",
    e8f8:	9302      	str	r3, [sp, #8]
    e8fa:	2300      	movs	r3, #0
{
    e8fc:	460d      	mov	r5, r1
	LOG_DBG("Recovering last ate from sector %d",
    e8fe:	4618      	mov	r0, r3
    e900:	e9cd 3400 	strd	r3, r4, [sp]
    e904:	4919      	ldr	r1, [pc, #100]	; (e96c <nvs_recover_last_ate+0x88>)
    e906:	2204      	movs	r2, #4
    e908:	f016 fb33 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
		(*addr >> ADDR_SECT_SHIFT));

	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e90c:	4621      	mov	r1, r4
    e90e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    e910:	f016 fb3f 	bl	24f92 <nvs_al_size.isra.0>
    e914:	4680      	mov	r8, r0

	*addr -= ate_size;
    e916:	682c      	ldr	r4, [r5, #0]
	ate_end_addr = *addr;
	data_end_addr = *addr & ADDR_SECT_MASK;
    e918:	f8df 9054 	ldr.w	r9, [pc, #84]	; e970 <nvs_recover_last_ate+0x8c>
	*addr -= ate_size;
    e91c:	1a24      	subs	r4, r4, r0
    e91e:	602c      	str	r4, [r5, #0]
	data_end_addr = *addr & ADDR_SECT_MASK;
    e920:	ea04 0609 	and.w	r6, r4, r9
	while (ate_end_addr > data_end_addr) {
    e924:	42b4      	cmp	r4, r6
    e926:	d803      	bhi.n	e930 <nvs_recover_last_ate+0x4c>
			*addr = ate_end_addr;
		}
		ate_end_addr -= ate_size;
	}

	return 0;
    e928:	2000      	movs	r0, #0
}
    e92a:	b009      	add	sp, #36	; 0x24
    e92c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e930:	2308      	movs	r3, #8
    e932:	4621      	mov	r1, r4
    e934:	4638      	mov	r0, r7
    e936:	aa06      	add	r2, sp, #24
    e938:	f016 faa8 	bl	24e8c <nvs_flash_rd>
		if (rc) {
    e93c:	2800      	cmp	r0, #0
    e93e:	d1f4      	bne.n	e92a <nvs_recover_last_ate+0x46>
		if (nvs_ate_valid(fs, &end_ate)) {
    e940:	4638      	mov	r0, r7
    e942:	a906      	add	r1, sp, #24
    e944:	f016 fb2f 	bl	24fa6 <nvs_ate_valid>
    e948:	b140      	cbz	r0, e95c <nvs_recover_last_ate+0x78>
			data_end_addr += end_ate.offset + end_ate.len;
    e94a:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    e94e:	f8bd 201c 	ldrh.w	r2, [sp, #28]
			data_end_addr &= ADDR_SECT_MASK;
    e952:	ea06 0609 	and.w	r6, r6, r9
			data_end_addr += end_ate.offset + end_ate.len;
    e956:	4413      	add	r3, r2
    e958:	441e      	add	r6, r3
			*addr = ate_end_addr;
    e95a:	602c      	str	r4, [r5, #0]
		ate_end_addr -= ate_size;
    e95c:	eba4 0408 	sub.w	r4, r4, r8
    e960:	e7e0      	b.n	e924 <nvs_recover_last_ate+0x40>
    e962:	bf00      	nop
    e964:	0002cae2 	.word	0x0002cae2
    e968:	0002c955 	.word	0x0002c955
    e96c:	0002a780 	.word	0x0002a780
    e970:	ffff0000 	.word	0xffff0000

0000e974 <nvs_add_gc_done_ate>:

	return 0;
}

static int nvs_add_gc_done_ate(struct nvs_fs *fs)
{
    e974:	b530      	push	{r4, r5, lr}
	struct nvs_ate gc_done_ate;

	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e976:	8883      	ldrh	r3, [r0, #4]
{
    e978:	b089      	sub	sp, #36	; 0x24
	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e97a:	9304      	str	r3, [sp, #16]
    e97c:	4b10      	ldr	r3, [pc, #64]	; (e9c0 <nvs_add_gc_done_ate+0x4c>)
    e97e:	2500      	movs	r5, #0
    e980:	9303      	str	r3, [sp, #12]
    e982:	4b10      	ldr	r3, [pc, #64]	; (e9c4 <nvs_add_gc_done_ate+0x50>)
{
    e984:	4604      	mov	r4, r0
	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e986:	9302      	str	r3, [sp, #8]
    e988:	2308      	movs	r3, #8
    e98a:	2204      	movs	r2, #4
    e98c:	4628      	mov	r0, r5
    e98e:	e9cd 5300 	strd	r5, r3, [sp]
    e992:	490d      	ldr	r1, [pc, #52]	; (e9c8 <nvs_add_gc_done_ate+0x54>)
    e994:	462b      	mov	r3, r5
    e996:	f016 faec 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
	gc_done_ate.id = 0xffff;
    e99a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    e99e:	f8ad 3018 	strh.w	r3, [sp, #24]
	gc_done_ate.len = 0U;
	gc_done_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e9a2:	68a3      	ldr	r3, [r4, #8]
	nvs_ate_crc8_update(&gc_done_ate);
    e9a4:	a806      	add	r0, sp, #24
	gc_done_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e9a6:	f8ad 301a 	strh.w	r3, [sp, #26]
	gc_done_ate.len = 0U;
    e9aa:	f8ad 501c 	strh.w	r5, [sp, #28]
	nvs_ate_crc8_update(&gc_done_ate);
    e9ae:	f016 fab2 	bl	24f16 <nvs_ate_crc8_update>

	return nvs_flash_ate_wrt(fs, &gc_done_ate);
    e9b2:	4620      	mov	r0, r4
    e9b4:	a906      	add	r1, sp, #24
    e9b6:	f016 fbb2 	bl	2511e <nvs_flash_ate_wrt>
}
    e9ba:	b009      	add	sp, #36	; 0x24
    e9bc:	bd30      	pop	{r4, r5, pc}
    e9be:	bf00      	nop
    e9c0:	0002cac7 	.word	0x0002cac7
    e9c4:	0002c97c 	.word	0x0002c97c
    e9c8:	0002a780 	.word	0x0002a780

0000e9cc <nvs_gc>:
/* garbage collection: the address ate_wra has been updated to the new sector
 * that has just been started. The data to gc is in the sector after this new
 * sector.
 */
static int nvs_gc(struct nvs_fs *fs)
{
    e9cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	struct nvs_ate close_ate, gc_ate, wlk_ate;
	uint32_t sec_addr, gc_addr, gc_prev_addr, wlk_addr, wlk_prev_addr,
	      data_addr, stop_addr;
	size_t ate_size;

	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e9d0:	2108      	movs	r1, #8
{
    e9d2:	b09b      	sub	sp, #108	; 0x6c
    e9d4:	4604      	mov	r4, r0
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e9d6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    e9d8:	f016 fadb 	bl	24f92 <nvs_al_size.isra.0>
    e9dc:	4605      	mov	r5, r0

	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e9de:	6863      	ldr	r3, [r4, #4]
	nvs_sector_advance(fs, &sec_addr);
    e9e0:	4620      	mov	r0, r4
	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e9e2:	0c1b      	lsrs	r3, r3, #16
    e9e4:	041b      	lsls	r3, r3, #16
	nvs_sector_advance(fs, &sec_addr);
    e9e6:	a909      	add	r1, sp, #36	; 0x24
	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e9e8:	9309      	str	r3, [sp, #36]	; 0x24
	nvs_sector_advance(fs, &sec_addr);
    e9ea:	f016 fa5d 	bl	24ea8 <nvs_sector_advance>
	gc_addr = sec_addr + fs->sector_size - ate_size;
    e9ee:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
    e9f2:	89a6      	ldrh	r6, [r4, #12]
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e9f4:	aa0c      	add	r2, sp, #48	; 0x30
	gc_addr = sec_addr + fs->sector_size - ate_size;
    e9f6:	445e      	add	r6, fp
    e9f8:	1b76      	subs	r6, r6, r5
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e9fa:	2308      	movs	r3, #8
    e9fc:	4631      	mov	r1, r6
    e9fe:	4620      	mov	r0, r4
	gc_addr = sec_addr + fs->sector_size - ate_size;
    ea00:	960a      	str	r6, [sp, #40]	; 0x28
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    ea02:	f016 fa43 	bl	24e8c <nvs_flash_rd>

	/* if the sector is not closed don't do gc */
	rc = nvs_flash_ate_rd(fs, gc_addr, &close_ate);
	if (rc < 0) {
    ea06:	1e02      	subs	r2, r0, #0
    ea08:	f2c0 80bb 	blt.w	eb82 <nvs_gc+0x1b6>
		/* flash error */
		return rc;
	}

	rc = nvs_ate_cmp_const(&close_ate, fs->flash_parameters->erase_value);
    ea0c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    ea0e:	aa0c      	add	r2, sp, #48	; 0x30
    ea10:	7919      	ldrb	r1, [r3, #4]
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    ea12:	2300      	movs	r3, #0
		if (data8[i] != value) {
    ea14:	f812 0b01 	ldrb.w	r0, [r2], #1
    ea18:	4281      	cmp	r1, r0
    ea1a:	f040 80a1 	bne.w	eb60 <nvs_gc+0x194>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    ea1e:	3301      	adds	r3, #1
    ea20:	2b08      	cmp	r3, #8
    ea22:	d1f7      	bne.n	ea14 <nvs_gc+0x48>
	 * gc done ate to the sector. In the field we might have nvs systems
	 * that do not have sufficient space to add this ate, so for these
	 * situations avoid adding the gc done ate.
	 */

	if (fs->ate_wra >= (fs->data_wra + ate_size)) {
    ea24:	68a3      	ldr	r3, [r4, #8]
    ea26:	6862      	ldr	r2, [r4, #4]
    ea28:	442b      	add	r3, r5
    ea2a:	429a      	cmp	r2, r3
    ea2c:	f080 8090 	bcs.w	eb50 <nvs_gc+0x184>
			return rc;
		}
	}

	/* Erase the gc'ed sector */
	rc = nvs_flash_erase_sector(fs, sec_addr);
    ea30:	4659      	mov	r1, fp
    ea32:	4620      	mov	r0, r4
    ea34:	f7ff ff22 	bl	e87c <nvs_flash_erase_sector>
    ea38:	4602      	mov	r2, r0
	if (rc) {
    ea3a:	e0a2      	b.n	eb82 <nvs_gc+0x1b6>
		gc_addr += close_ate.offset;
    ea3c:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
		gc_addr &= ADDR_SECT_MASK;
    ea40:	0c36      	lsrs	r6, r6, #16
    ea42:	0436      	lsls	r6, r6, #16
		gc_addr += close_ate.offset;
    ea44:	441e      	add	r6, r3
    ea46:	960a      	str	r6, [sp, #40]	; 0x28
		rc = nvs_prev_ate(fs, &gc_addr, &gc_ate);
    ea48:	aa0e      	add	r2, sp, #56	; 0x38
    ea4a:	4620      	mov	r0, r4
    ea4c:	a90a      	add	r1, sp, #40	; 0x28
		gc_prev_addr = gc_addr;
    ea4e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
		rc = nvs_prev_ate(fs, &gc_addr, &gc_ate);
    ea52:	f016 fae0 	bl	25016 <nvs_prev_ate>
		if (rc) {
    ea56:	4602      	mov	r2, r0
    ea58:	2800      	cmp	r0, #0
    ea5a:	f040 8092 	bne.w	eb82 <nvs_gc+0x1b6>
		if (!nvs_ate_valid(fs, &gc_ate)) {
    ea5e:	4620      	mov	r0, r4
    ea60:	a90e      	add	r1, sp, #56	; 0x38
    ea62:	f016 faa0 	bl	24fa6 <nvs_ate_valid>
    ea66:	b918      	cbnz	r0, ea70 <nvs_gc+0xa4>
	} while (gc_prev_addr != stop_addr);
    ea68:	9b07      	ldr	r3, [sp, #28]
    ea6a:	4553      	cmp	r3, sl
    ea6c:	d1ec      	bne.n	ea48 <nvs_gc+0x7c>
    ea6e:	e7d9      	b.n	ea24 <nvs_gc+0x58>
		wlk_addr = fs->ate_wra;
    ea70:	6863      	ldr	r3, [r4, #4]
    ea72:	930b      	str	r3, [sp, #44]	; 0x2c
			rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    ea74:	aa10      	add	r2, sp, #64	; 0x40
    ea76:	4620      	mov	r0, r4
    ea78:	a90b      	add	r1, sp, #44	; 0x2c
			wlk_prev_addr = wlk_addr;
    ea7a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    ea7c:	f016 facb 	bl	25016 <nvs_prev_ate>
			if (rc) {
    ea80:	4602      	mov	r2, r0
    ea82:	2800      	cmp	r0, #0
    ea84:	d17d      	bne.n	eb82 <nvs_gc+0x1b6>
			if ((wlk_ate.id == gc_ate.id) &&
    ea86:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
    ea8a:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
    ea8e:	429a      	cmp	r2, r3
    ea90:	d038      	beq.n	eb04 <nvs_gc+0x138>
		} while (wlk_addr != fs->ate_wra);
    ea92:	6862      	ldr	r2, [r4, #4]
    ea94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    ea96:	429a      	cmp	r2, r3
    ea98:	d1ec      	bne.n	ea74 <nvs_gc+0xa8>
		if ((wlk_prev_addr == gc_prev_addr) && gc_ate.len) {
    ea9a:	45b2      	cmp	sl, r6
    ea9c:	d1e4      	bne.n	ea68 <nvs_gc+0x9c>
    ea9e:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    eaa2:	2b00      	cmp	r3, #0
    eaa4:	d0e0      	beq.n	ea68 <nvs_gc+0x9c>
			LOG_DBG("Moving %d, len %d", gc_ate.id, gc_ate.len);
    eaa6:	9305      	str	r3, [sp, #20]
    eaa8:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
    eaac:	2208      	movs	r2, #8
    eaae:	9304      	str	r3, [sp, #16]
    eab0:	4b36      	ldr	r3, [pc, #216]	; (eb8c <nvs_gc+0x1c0>)
    eab2:	4937      	ldr	r1, [pc, #220]	; (eb90 <nvs_gc+0x1c4>)
    eab4:	9303      	str	r3, [sp, #12]
    eab6:	4b37      	ldr	r3, [pc, #220]	; (eb94 <nvs_gc+0x1c8>)
    eab8:	9302      	str	r3, [sp, #8]
    eaba:	2300      	movs	r3, #0
    eabc:	4618      	mov	r0, r3
    eabe:	e9cd 3200 	strd	r3, r2, [sp]
    eac2:	2204      	movs	r2, #4
    eac4:	f016 fa55 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
			data_addr += gc_ate.offset;
    eac8:	f8bd 703a 	ldrh.w	r7, [sp, #58]	; 0x3a
			data_addr = (gc_prev_addr & ADDR_SECT_MASK);
    eacc:	ea4f 431a 	mov.w	r3, sl, lsr #16
    ead0:	041b      	lsls	r3, r3, #16
			data_addr += gc_ate.offset;
    ead2:	441f      	add	r7, r3
			gc_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    ead4:	68a3      	ldr	r3, [r4, #8]
			nvs_ate_crc8_update(&gc_ate);
    ead6:	a80e      	add	r0, sp, #56	; 0x38
			gc_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    ead8:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
			nvs_ate_crc8_update(&gc_ate);
    eadc:	f016 fa1b 	bl	24f16 <nvs_ate_crc8_update>
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
    eae0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			rc = nvs_flash_block_move(fs, data_addr, gc_ate.len);
    eae2:	f8bd 903c 	ldrh.w	r9, [sp, #60]	; 0x3c
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
    eae6:	681e      	ldr	r6, [r3, #0]
    eae8:	4276      	negs	r6, r6
	block_size =
    eaea:	f006 0620 	and.w	r6, r6, #32
	while (len) {
    eaee:	f1b9 0f00 	cmp.w	r9, #0
    eaf2:	d10e      	bne.n	eb12 <nvs_gc+0x146>
			rc = nvs_flash_ate_wrt(fs, &gc_ate);
    eaf4:	4620      	mov	r0, r4
    eaf6:	a90e      	add	r1, sp, #56	; 0x38
    eaf8:	f016 fb11 	bl	2511e <nvs_flash_ate_wrt>
			if (rc) {
    eafc:	4602      	mov	r2, r0
    eafe:	2800      	cmp	r0, #0
    eb00:	d0b2      	beq.n	ea68 <nvs_gc+0x9c>
    eb02:	e03e      	b.n	eb82 <nvs_gc+0x1b6>
			    (nvs_ate_valid(fs, &wlk_ate))) {
    eb04:	4620      	mov	r0, r4
    eb06:	a910      	add	r1, sp, #64	; 0x40
    eb08:	f016 fa4d 	bl	24fa6 <nvs_ate_valid>
			if ((wlk_ate.id == gc_ate.id) &&
    eb0c:	2800      	cmp	r0, #0
    eb0e:	d0c0      	beq.n	ea92 <nvs_gc+0xc6>
    eb10:	e7c3      	b.n	ea9a <nvs_gc+0xce>
		bytes_to_copy = MIN(block_size, len);
    eb12:	454e      	cmp	r6, r9
    eb14:	46b0      	mov	r8, r6
    eb16:	bf28      	it	cs
    eb18:	46c8      	movcs	r8, r9
		rc = nvs_flash_rd(fs, addr, buf, bytes_to_copy);
    eb1a:	aa12      	add	r2, sp, #72	; 0x48
    eb1c:	4643      	mov	r3, r8
    eb1e:	4639      	mov	r1, r7
    eb20:	4620      	mov	r0, r4
    eb22:	f016 f9b3 	bl	24e8c <nvs_flash_rd>
		if (rc) {
    eb26:	4602      	mov	r2, r0
    eb28:	bb58      	cbnz	r0, eb82 <nvs_gc+0x1b6>
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    eb2a:	4643      	mov	r3, r8
    eb2c:	68a1      	ldr	r1, [r4, #8]
    eb2e:	aa12      	add	r2, sp, #72	; 0x48
    eb30:	4620      	mov	r0, r4
    eb32:	f016 faba 	bl	250aa <nvs_flash_al_wrt>
	fs->data_wra += nvs_al_size(fs, len);
    eb36:	4641      	mov	r1, r8
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    eb38:	4602      	mov	r2, r0
	fs->data_wra += nvs_al_size(fs, len);
    eb3a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    eb3c:	f016 fa29 	bl	24f92 <nvs_al_size.isra.0>
    eb40:	68a3      	ldr	r3, [r4, #8]
    eb42:	4403      	add	r3, r0
    eb44:	60a3      	str	r3, [r4, #8]
		if (rc) {
    eb46:	b9e2      	cbnz	r2, eb82 <nvs_gc+0x1b6>
		len -= bytes_to_copy;
    eb48:	eba9 0908 	sub.w	r9, r9, r8
		addr += bytes_to_copy;
    eb4c:	4447      	add	r7, r8
    eb4e:	e7ce      	b.n	eaee <nvs_gc+0x122>
		rc = nvs_add_gc_done_ate(fs);
    eb50:	4620      	mov	r0, r4
    eb52:	f7ff ff0f 	bl	e974 <nvs_add_gc_done_ate>
		if (rc) {
    eb56:	4602      	mov	r2, r0
    eb58:	2800      	cmp	r0, #0
    eb5a:	f43f af69 	beq.w	ea30 <nvs_gc+0x64>
    eb5e:	e010      	b.n	eb82 <nvs_gc+0x1b6>
	stop_addr = gc_addr - ate_size;
    eb60:	1b73      	subs	r3, r6, r5
	if (nvs_close_ate_valid(fs, &close_ate)) {
    eb62:	4620      	mov	r0, r4
    eb64:	a90c      	add	r1, sp, #48	; 0x30
	stop_addr = gc_addr - ate_size;
    eb66:	9307      	str	r3, [sp, #28]
	if (nvs_close_ate_valid(fs, &close_ate)) {
    eb68:	f016 fa37 	bl	24fda <nvs_close_ate_valid>
    eb6c:	2800      	cmp	r0, #0
    eb6e:	f47f af65 	bne.w	ea3c <nvs_gc+0x70>
		rc = nvs_recover_last_ate(fs, &gc_addr);
    eb72:	4620      	mov	r0, r4
    eb74:	a90a      	add	r1, sp, #40	; 0x28
    eb76:	f7ff feb5 	bl	e8e4 <nvs_recover_last_ate>
		if (rc) {
    eb7a:	4602      	mov	r2, r0
    eb7c:	2800      	cmp	r0, #0
    eb7e:	f43f af63 	beq.w	ea48 <nvs_gc+0x7c>
		return rc;
	}
	return 0;
}
    eb82:	4610      	mov	r0, r2
    eb84:	b01b      	add	sp, #108	; 0x6c
    eb86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eb8a:	bf00      	nop
    eb8c:	0002cadb 	.word	0x0002cadb
    eb90:	0002a780 	.word	0x0002a780
    eb94:	0002c999 	.word	0x0002c999

0000eb98 <nvs_mount>:

	return 0;
}

int nvs_mount(struct nvs_fs *fs)
{
    eb98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    eb9c:	4604      	mov	r4, r0
    eb9e:	b08e      	sub	sp, #56	; 0x38

	int rc;
	struct flash_pages_info info;
	size_t write_block_size;

	k_mutex_init(&fs->nvs_lock);
    eba0:	f100 0714 	add.w	r7, r0, #20
	return z_impl_k_mutex_init(mutex);
    eba4:	4638      	mov	r0, r7
    eba6:	f01a fc1b 	bl	293e0 <z_impl_k_mutex_init>

	fs->flash_parameters = flash_get_parameters(fs->flash_device);
    ebaa:	6aa0      	ldr	r0, [r4, #40]	; 0x28
static inline const struct flash_parameters *z_impl_flash_get_parameters(const struct device *dev)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev);
    ebac:	6883      	ldr	r3, [r0, #8]
    ebae:	68db      	ldr	r3, [r3, #12]
    ebb0:	4798      	blx	r3
    ebb2:	4603      	mov	r3, r0
    ebb4:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (fs->flash_parameters == NULL) {
    ebb6:	b930      	cbnz	r0, ebc6 <nvs_mount+0x2e>
		LOG_ERR("Could not obtain flash parameters");
    ebb8:	4a90      	ldr	r2, [pc, #576]	; (edfc <nvs_mount+0x264>)
    ebba:	9000      	str	r0, [sp, #0]
    ebbc:	e9cd 0201 	strd	r0, r2, [sp, #4]
		return -EINVAL;
	}

	/* check the number of sectors, it should be at least 2 */
	if (fs->sector_count < 2) {
		LOG_ERR("Configuration error - sector count");
    ebc0:	2201      	movs	r2, #1
    ebc2:	498f      	ldr	r1, [pc, #572]	; (ee00 <nvs_mount+0x268>)
    ebc4:	e00f      	b.n	ebe6 <nvs_mount+0x4e>
	write_block_size = flash_get_write_block_size(fs->flash_device);
    ebc6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
	return api->get_parameters(dev)->write_block_size;
    ebc8:	6883      	ldr	r3, [r0, #8]
    ebca:	68db      	ldr	r3, [r3, #12]
    ebcc:	4798      	blx	r3
	if (write_block_size > NVS_BLOCK_SIZE || write_block_size == 0) {
    ebce:	6803      	ldr	r3, [r0, #0]
    ebd0:	3b01      	subs	r3, #1
    ebd2:	2b1f      	cmp	r3, #31
    ebd4:	d90f      	bls.n	ebf6 <nvs_mount+0x5e>
		LOG_ERR("Unsupported write block size");
    ebd6:	4b8b      	ldr	r3, [pc, #556]	; (ee04 <nvs_mount+0x26c>)
    ebd8:	9302      	str	r3, [sp, #8]
    ebda:	2300      	movs	r3, #0
    ebdc:	2201      	movs	r2, #1
    ebde:	4618      	mov	r0, r3
    ebe0:	e9cd 3300 	strd	r3, r3, [sp]
    ebe4:	4986      	ldr	r1, [pc, #536]	; (ee00 <nvs_mount+0x268>)
    ebe6:	f016 f9c4 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    ebea:	f06f 0515 	mvn.w	r5, #21
	LOG_INF("data wra: %d, %x",
		(fs->data_wra >> ADDR_SECT_SHIFT),
		(fs->data_wra & ADDR_OFFS_MASK));

	return 0;
}
    ebee:	4628      	mov	r0, r5
    ebf0:	b00e      	add	sp, #56	; 0x38
    ebf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	rc = flash_get_page_info_by_offs(fs->flash_device, fs->offset, &info);
    ebf6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    ebf8:	6821      	ldr	r1, [r4, #0]
    ebfa:	aa0b      	add	r2, sp, #44	; 0x2c
    ebfc:	f019 fa35 	bl	2806a <z_impl_flash_get_page_info_by_offs>
	if (rc) {
    ec00:	b108      	cbz	r0, ec06 <nvs_mount+0x6e>
		LOG_ERR("Unable to get page info");
    ec02:	4b81      	ldr	r3, [pc, #516]	; (ee08 <nvs_mount+0x270>)
    ec04:	e7e8      	b.n	ebd8 <nvs_mount+0x40>
	if (!fs->sector_size || fs->sector_size % info.size) {
    ec06:	89a5      	ldrh	r5, [r4, #12]
    ec08:	b12d      	cbz	r5, ec16 <nvs_mount+0x7e>
    ec0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    ec0c:	fbb5 f2f3 	udiv	r2, r5, r3
    ec10:	fb03 5512 	mls	r5, r3, r2, r5
    ec14:	b10d      	cbz	r5, ec1a <nvs_mount+0x82>
		LOG_ERR("Invalid sector size");
    ec16:	4b7d      	ldr	r3, [pc, #500]	; (ee0c <nvs_mount+0x274>)
    ec18:	e7de      	b.n	ebd8 <nvs_mount+0x40>
	if (fs->sector_count < 2) {
    ec1a:	89e3      	ldrh	r3, [r4, #14]
    ec1c:	2b01      	cmp	r3, #1
    ec1e:	d805      	bhi.n	ec2c <nvs_mount+0x94>
		LOG_ERR("Configuration error - sector count");
    ec20:	4b7b      	ldr	r3, [pc, #492]	; (ee10 <nvs_mount+0x278>)
    ec22:	9500      	str	r5, [sp, #0]
    ec24:	e9cd 5301 	strd	r5, r3, [sp, #4]
    ec28:	462b      	mov	r3, r5
    ec2a:	e7c9      	b.n	ebc0 <nvs_mount+0x28>
	uint8_t erase_value = fs->flash_parameters->erase_value;
    ec2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	uint32_t addr = 0U;
    ec2e:	9506      	str	r5, [sp, #24]
	uint8_t erase_value = fs->flash_parameters->erase_value;
    ec30:	f893 9004 	ldrb.w	r9, [r3, #4]
	return z_impl_k_mutex_lock(mutex, timeout);
    ec34:	f04f 33ff 	mov.w	r3, #4294967295
    ec38:	f04f 32ff 	mov.w	r2, #4294967295
    ec3c:	4638      	mov	r0, r7
    ec3e:	f010 fe89 	bl	1f954 <z_impl_k_mutex_lock>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    ec42:	2108      	movs	r1, #8
    ec44:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    ec46:	f016 f9a4 	bl	24f92 <nvs_al_size.isra.0>
	uint16_t i, closed_sectors = 0;
    ec4a:	46a8      	mov	r8, r5
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    ec4c:	4606      	mov	r6, r0
	for (i = 0; i < fs->sector_count; i++) {
    ec4e:	89e3      	ldrh	r3, [r4, #14]
    ec50:	fa1f fa85 	uxth.w	sl, r5
    ec54:	4553      	cmp	r3, sl
    ec56:	d808      	bhi.n	ec6a <nvs_mount+0xd2>
	if (closed_sectors == fs->sector_count) {
    ec58:	89e3      	ldrh	r3, [r4, #14]
    ec5a:	4543      	cmp	r3, r8
    ec5c:	d123      	bne.n	eca6 <nvs_mount+0x10e>
	return z_impl_k_mutex_unlock(mutex);
    ec5e:	4638      	mov	r0, r7
    ec60:	f010 ff48 	bl	1faf4 <z_impl_k_mutex_unlock>
		rc = -EDEADLK;
    ec64:	f06f 052c 	mvn.w	r5, #44	; 0x2c
    ec68:	e7c1      	b.n	ebee <nvs_mount+0x56>
		       (uint16_t)(fs->sector_size - ate_size);
    ec6a:	89a1      	ldrh	r1, [r4, #12]
		addr = (i << ADDR_SECT_SHIFT) +
    ec6c:	042b      	lsls	r3, r5, #16
		       (uint16_t)(fs->sector_size - ate_size);
    ec6e:	1b89      	subs	r1, r1, r6
		addr = (i << ADDR_SECT_SHIFT) +
    ec70:	fa13 f181 	uxtah	r1, r3, r1
		rc = nvs_flash_cmp_const(fs, addr, erase_value,
    ec74:	464a      	mov	r2, r9
    ec76:	2308      	movs	r3, #8
    ec78:	4620      	mov	r0, r4
		addr = (i << ADDR_SECT_SHIFT) +
    ec7a:	9106      	str	r1, [sp, #24]
		rc = nvs_flash_cmp_const(fs, addr, erase_value,
    ec7c:	f016 f954 	bl	24f28 <nvs_flash_cmp_const>
		if (rc) {
    ec80:	b178      	cbz	r0, eca2 <nvs_mount+0x10a>
			nvs_sector_advance(fs, &addr);
    ec82:	4620      	mov	r0, r4
    ec84:	a906      	add	r1, sp, #24
    ec86:	f016 f90f 	bl	24ea8 <nvs_sector_advance>
			closed_sectors++;
    ec8a:	f108 0801 	add.w	r8, r8, #1
			rc = nvs_flash_cmp_const(fs, addr, erase_value,
    ec8e:	2308      	movs	r3, #8
    ec90:	464a      	mov	r2, r9
    ec92:	4620      	mov	r0, r4
    ec94:	9906      	ldr	r1, [sp, #24]
			closed_sectors++;
    ec96:	fa1f f888 	uxth.w	r8, r8
			rc = nvs_flash_cmp_const(fs, addr, erase_value,
    ec9a:	f016 f945 	bl	24f28 <nvs_flash_cmp_const>
			if (!rc) {
    ec9e:	2800      	cmp	r0, #0
    eca0:	d0da      	beq.n	ec58 <nvs_mount+0xc0>
	for (i = 0; i < fs->sector_count; i++) {
    eca2:	3501      	adds	r5, #1
    eca4:	e7d3      	b.n	ec4e <nvs_mount+0xb6>
	if (i == fs->sector_count) {
    eca6:	4553      	cmp	r3, sl
    eca8:	d10b      	bne.n	ecc2 <nvs_mount+0x12a>
		rc = nvs_flash_cmp_const(fs, addr - ate_size, erase_value,
    ecaa:	9906      	ldr	r1, [sp, #24]
    ecac:	2308      	movs	r3, #8
    ecae:	464a      	mov	r2, r9
    ecb0:	4620      	mov	r0, r4
    ecb2:	1b89      	subs	r1, r1, r6
    ecb4:	f016 f938 	bl	24f28 <nvs_flash_cmp_const>
		if (!rc) {
    ecb8:	b918      	cbnz	r0, ecc2 <nvs_mount+0x12a>
			nvs_sector_advance(fs, &addr);
    ecba:	4620      	mov	r0, r4
    ecbc:	a906      	add	r1, sp, #24
    ecbe:	f016 f8f3 	bl	24ea8 <nvs_sector_advance>
	rc = nvs_recover_last_ate(fs, &addr);
    ecc2:	4620      	mov	r0, r4
    ecc4:	a906      	add	r1, sp, #24
    ecc6:	f7ff fe0d 	bl	e8e4 <nvs_recover_last_ate>
	if (rc) {
    ecca:	4605      	mov	r5, r0
    eccc:	b118      	cbz	r0, ecd6 <nvs_mount+0x13e>
    ecce:	4638      	mov	r0, r7
    ecd0:	f010 ff10 	bl	1faf4 <z_impl_k_mutex_unlock>
	if (rc) {
    ecd4:	e78b      	b.n	ebee <nvs_mount+0x56>
	fs->ate_wra = addr;
    ecd6:	9b06      	ldr	r3, [sp, #24]
	fs->data_wra = addr & ADDR_SECT_MASK;
    ecd8:	ea4f 4813 	mov.w	r8, r3, lsr #16
    ecdc:	ea4f 4808 	mov.w	r8, r8, lsl #16
	fs->ate_wra = addr;
    ece0:	6063      	str	r3, [r4, #4]
	fs->data_wra = addr & ADDR_SECT_MASK;
    ece2:	f8c4 8008 	str.w	r8, [r4, #8]
	while (fs->ate_wra >= fs->data_wra) {
    ece6:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
    ecea:	4299      	cmp	r1, r3
    ecec:	d30f      	bcc.n	ed0e <nvs_mount+0x176>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    ecee:	2308      	movs	r3, #8
    ecf0:	4620      	mov	r0, r4
    ecf2:	aa07      	add	r2, sp, #28
    ecf4:	f016 f8ca 	bl	24e8c <nvs_flash_rd>
		if (rc) {
    ecf8:	4605      	mov	r5, r0
    ecfa:	2800      	cmp	r0, #0
    ecfc:	d1e7      	bne.n	ecce <nvs_mount+0x136>
    ecfe:	ab07      	add	r3, sp, #28
		if (data8[i] != value) {
    ed00:	f813 2b01 	ldrb.w	r2, [r3], #1
    ed04:	4591      	cmp	r9, r2
    ed06:	d143      	bne.n	ed90 <nvs_mount+0x1f8>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    ed08:	3501      	adds	r5, #1
    ed0a:	2d08      	cmp	r5, #8
    ed0c:	d1f8      	bne.n	ed00 <nvs_mount+0x168>
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ed0e:	6863      	ldr	r3, [r4, #4]
	nvs_sector_advance(fs, &addr);
    ed10:	4620      	mov	r0, r4
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ed12:	0c1b      	lsrs	r3, r3, #16
    ed14:	041b      	lsls	r3, r3, #16
	nvs_sector_advance(fs, &addr);
    ed16:	a906      	add	r1, sp, #24
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ed18:	9306      	str	r3, [sp, #24]
	nvs_sector_advance(fs, &addr);
    ed1a:	f016 f8c5 	bl	24ea8 <nvs_sector_advance>
	rc = nvs_flash_cmp_const(fs, addr, erase_value, fs->sector_size);
    ed1e:	464a      	mov	r2, r9
    ed20:	4620      	mov	r0, r4
    ed22:	89a3      	ldrh	r3, [r4, #12]
    ed24:	9906      	ldr	r1, [sp, #24]
    ed26:	f016 f8ff 	bl	24f28 <nvs_flash_cmp_const>
	if (rc < 0) {
    ed2a:	1e05      	subs	r5, r0, #0
    ed2c:	dbcf      	blt.n	ecce <nvs_mount+0x136>
		addr = fs->ate_wra + ate_size;
    ed2e:	6863      	ldr	r3, [r4, #4]
	if (rc) {
    ed30:	f000 8082 	beq.w	ee38 <nvs_mount+0x2a0>
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ed34:	f64f 79ff 	movw	r9, #65535	; 0xffff
		addr = fs->ate_wra + ate_size;
    ed38:	eb06 0803 	add.w	r8, r6, r3
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ed3c:	89a3      	ldrh	r3, [r4, #12]
    ed3e:	fa1f f288 	uxth.w	r2, r8
    ed42:	1b9b      	subs	r3, r3, r6
    ed44:	429a      	cmp	r2, r3
		addr = fs->ate_wra + ate_size;
    ed46:	f8cd 8018 	str.w	r8, [sp, #24]
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ed4a:	d33d      	bcc.n	edc8 <nvs_mount+0x230>
		LOG_INF("No GC Done marker found: restarting gc");
    ed4c:	4b31      	ldr	r3, [pc, #196]	; (ee14 <nvs_mount+0x27c>)
    ed4e:	2203      	movs	r2, #3
    ed50:	9302      	str	r3, [sp, #8]
    ed52:	2300      	movs	r3, #0
    ed54:	492a      	ldr	r1, [pc, #168]	; (ee00 <nvs_mount+0x268>)
    ed56:	4618      	mov	r0, r3
    ed58:	e9cd 3300 	strd	r3, r3, [sp]
    ed5c:	f016 f909 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
		rc = nvs_flash_erase_sector(fs, fs->ate_wra);
    ed60:	4620      	mov	r0, r4
    ed62:	6861      	ldr	r1, [r4, #4]
    ed64:	f7ff fd8a 	bl	e87c <nvs_flash_erase_sector>
		if (rc) {
    ed68:	4605      	mov	r5, r0
    ed6a:	2800      	cmp	r0, #0
    ed6c:	d1af      	bne.n	ecce <nvs_mount+0x136>
		fs->ate_wra &= ADDR_SECT_MASK;
    ed6e:	6863      	ldr	r3, [r4, #4]
    ed70:	4a29      	ldr	r2, [pc, #164]	; (ee18 <nvs_mount+0x280>)
		fs->ate_wra += (fs->sector_size - 2 * ate_size);
    ed72:	89a1      	ldrh	r1, [r4, #12]
		fs->ate_wra &= ADDR_SECT_MASK;
    ed74:	4013      	ands	r3, r2
		fs->ate_wra += (fs->sector_size - 2 * ate_size);
    ed76:	440b      	add	r3, r1
    ed78:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
    ed7c:	6063      	str	r3, [r4, #4]
		fs->data_wra = (fs->ate_wra & ADDR_SECT_MASK);
    ed7e:	4013      	ands	r3, r2
		rc = nvs_gc(fs);
    ed80:	4620      	mov	r0, r4
		fs->data_wra = (fs->ate_wra & ADDR_SECT_MASK);
    ed82:	60a3      	str	r3, [r4, #8]
		rc = nvs_gc(fs);
    ed84:	f7ff fe22 	bl	e9cc <nvs_gc>
			rc = nvs_flash_erase_sector(fs, addr);
    ed88:	4605      	mov	r5, r0
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    ed8a:	2d00      	cmp	r5, #0
    ed8c:	d070      	beq.n	ee70 <nvs_mount+0x2d8>
    ed8e:	e79e      	b.n	ecce <nvs_mount+0x136>
		if (nvs_ate_valid(fs, &last_ate)) {
    ed90:	4620      	mov	r0, r4
    ed92:	a907      	add	r1, sp, #28
    ed94:	f016 f907 	bl	24fa6 <nvs_ate_valid>
    ed98:	6862      	ldr	r2, [r4, #4]
    ed9a:	b910      	cbnz	r0, eda2 <nvs_mount+0x20a>
		fs->ate_wra -= ate_size;
    ed9c:	1b92      	subs	r2, r2, r6
    ed9e:	6062      	str	r2, [r4, #4]
    eda0:	e7a1      	b.n	ece6 <nvs_mount+0x14e>
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    eda2:	f8bd 5020 	ldrh.w	r5, [sp, #32]
    eda6:	f8bd 101e 	ldrh.w	r1, [sp, #30]
    edaa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
			fs->data_wra = addr & ADDR_SECT_MASK;
    edac:	f8c4 8008 	str.w	r8, [r4, #8]
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    edb0:	4429      	add	r1, r5
    edb2:	f016 f8ee 	bl	24f92 <nvs_al_size.isra.0>
    edb6:	4440      	add	r0, r8
			if (fs->ate_wra == fs->data_wra && last_ate.len) {
    edb8:	4290      	cmp	r0, r2
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    edba:	60a0      	str	r0, [r4, #8]
			if (fs->ate_wra == fs->data_wra && last_ate.len) {
    edbc:	d1ee      	bne.n	ed9c <nvs_mount+0x204>
    edbe:	2d00      	cmp	r5, #0
    edc0:	d0ec      	beq.n	ed9c <nvs_mount+0x204>
				rc = -ESPIPE;
    edc2:	f06f 051c 	mvn.w	r5, #28
    edc6:	e090      	b.n	eeea <nvs_mount+0x352>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    edc8:	2308      	movs	r3, #8
    edca:	4641      	mov	r1, r8
    edcc:	4620      	mov	r0, r4
    edce:	aa09      	add	r2, sp, #36	; 0x24
    edd0:	f016 f85c 	bl	24e8c <nvs_flash_rd>
			if (rc) {
    edd4:	4605      	mov	r5, r0
    edd6:	2800      	cmp	r0, #0
    edd8:	f47f af79 	bne.w	ecce <nvs_mount+0x136>
			if (nvs_ate_valid(fs, &gc_done_ate) &&
    eddc:	4620      	mov	r0, r4
    edde:	a909      	add	r1, sp, #36	; 0x24
    ede0:	f016 f8e1 	bl	24fa6 <nvs_ate_valid>
    ede4:	b138      	cbz	r0, edf6 <nvs_mount+0x25e>
    ede6:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    edea:	454b      	cmp	r3, r9
    edec:	d103      	bne.n	edf6 <nvs_mount+0x25e>
			    (gc_done_ate.id == 0xffff) &&
    edee:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    edf2:	2b00      	cmp	r3, #0
    edf4:	d07f      	beq.n	eef6 <nvs_mount+0x35e>
			addr += ate_size;
    edf6:	44b0      	add	r8, r6
    edf8:	e7a0      	b.n	ed3c <nvs_mount+0x1a4>
    edfa:	bf00      	nop
    edfc:	0002c9c3 	.word	0x0002c9c3
    ee00:	0002a780 	.word	0x0002a780
    ee04:	0002c9e5 	.word	0x0002c9e5
    ee08:	0002ca02 	.word	0x0002ca02
    ee0c:	0002ca1a 	.word	0x0002ca1a
    ee10:	0002ca2e 	.word	0x0002ca2e
    ee14:	0002ca8b 	.word	0x0002ca8b
    ee18:	ffff0000 	.word	0xffff0000
		rc = nvs_flash_cmp_const(fs, fs->data_wra, erase_value,
    ee1c:	464a      	mov	r2, r9
    ee1e:	4620      	mov	r0, r4
    ee20:	1a5b      	subs	r3, r3, r1
    ee22:	f016 f881 	bl	24f28 <nvs_flash_cmp_const>
		if (rc < 0) {
    ee26:	1e05      	subs	r5, r0, #0
    ee28:	f6ff af51 	blt.w	ecce <nvs_mount+0x136>
		if (!rc) {
    ee2c:	d008      	beq.n	ee40 <nvs_mount+0x2a8>
		fs->data_wra += fs->flash_parameters->write_block_size;
    ee2e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    ee30:	68a3      	ldr	r3, [r4, #8]
    ee32:	6812      	ldr	r2, [r2, #0]
    ee34:	4413      	add	r3, r2
    ee36:	60a3      	str	r3, [r4, #8]
	while (fs->ate_wra > fs->data_wra) {
    ee38:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
    ee3c:	428b      	cmp	r3, r1
    ee3e:	d8ed      	bhi.n	ee1c <nvs_mount+0x284>
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    ee40:	6861      	ldr	r1, [r4, #4]
    ee42:	89a3      	ldrh	r3, [r4, #12]
    ee44:	eb01 0246 	add.w	r2, r1, r6, lsl #1
    ee48:	429a      	cmp	r2, r3
    ee4a:	d19e      	bne.n	ed8a <nvs_mount+0x1f2>
	    (fs->data_wra != (fs->ate_wra & ADDR_SECT_MASK))) {
    ee4c:	f8df 80d4 	ldr.w	r8, [pc, #212]	; ef24 <nvs_mount+0x38c>
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    ee50:	68a2      	ldr	r2, [r4, #8]
	    (fs->data_wra != (fs->ate_wra & ADDR_SECT_MASK))) {
    ee52:	ea01 0308 	and.w	r3, r1, r8
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    ee56:	429a      	cmp	r2, r3
    ee58:	d097      	beq.n	ed8a <nvs_mount+0x1f2>
		rc = nvs_flash_erase_sector(fs, fs->ate_wra);
    ee5a:	4620      	mov	r0, r4
    ee5c:	f7ff fd0e 	bl	e87c <nvs_flash_erase_sector>
		if (rc) {
    ee60:	4605      	mov	r5, r0
    ee62:	2800      	cmp	r0, #0
    ee64:	f47f af33 	bne.w	ecce <nvs_mount+0x136>
		fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    ee68:	6863      	ldr	r3, [r4, #4]
    ee6a:	ea03 0308 	and.w	r3, r3, r8
    ee6e:	60a3      	str	r3, [r4, #8]
		      (fs->sector_size - 2 * ate_size))) {
    ee70:	89a3      	ldrh	r3, [r4, #12]
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    ee72:	88a2      	ldrh	r2, [r4, #4]
		      (fs->sector_size - 2 * ate_size))) {
    ee74:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    ee78:	429a      	cmp	r2, r3
    ee7a:	d032      	beq.n	eee2 <nvs_mount+0x34a>
    ee7c:	4638      	mov	r0, r7
    ee7e:	f010 fe39 	bl	1faf4 <z_impl_k_mutex_unlock>
	fs->ready = true;
    ee82:	2301      	movs	r3, #1
	LOG_INF("%d Sectors of %d bytes", fs->sector_count, fs->sector_size);
    ee84:	2500      	movs	r5, #0
	fs->ready = true;
    ee86:	7423      	strb	r3, [r4, #16]
	LOG_INF("%d Sectors of %d bytes", fs->sector_count, fs->sector_size);
    ee88:	89a3      	ldrh	r3, [r4, #12]
    ee8a:	4628      	mov	r0, r5
    ee8c:	9304      	str	r3, [sp, #16]
    ee8e:	89e3      	ldrh	r3, [r4, #14]
    ee90:	2203      	movs	r2, #3
    ee92:	9303      	str	r3, [sp, #12]
    ee94:	4b24      	ldr	r3, [pc, #144]	; (ef28 <nvs_mount+0x390>)
    ee96:	e9cd 5500 	strd	r5, r5, [sp]
    ee9a:	9302      	str	r3, [sp, #8]
    ee9c:	4923      	ldr	r1, [pc, #140]	; (ef2c <nvs_mount+0x394>)
    ee9e:	462b      	mov	r3, r5
    eea0:	f016 f867 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
	LOG_INF("alloc wra: %d, %x",
    eea4:	6863      	ldr	r3, [r4, #4]
    eea6:	4628      	mov	r0, r5
    eea8:	b29a      	uxth	r2, r3
    eeaa:	0c1b      	lsrs	r3, r3, #16
    eeac:	9303      	str	r3, [sp, #12]
    eeae:	4b20      	ldr	r3, [pc, #128]	; (ef30 <nvs_mount+0x398>)
    eeb0:	9204      	str	r2, [sp, #16]
    eeb2:	e9cd 5301 	strd	r5, r3, [sp, #4]
    eeb6:	2203      	movs	r2, #3
    eeb8:	462b      	mov	r3, r5
    eeba:	491c      	ldr	r1, [pc, #112]	; (ef2c <nvs_mount+0x394>)
    eebc:	9500      	str	r5, [sp, #0]
    eebe:	f016 f858 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
	LOG_INF("data wra: %d, %x",
    eec2:	68a3      	ldr	r3, [r4, #8]
    eec4:	4628      	mov	r0, r5
    eec6:	b29a      	uxth	r2, r3
    eec8:	0c1b      	lsrs	r3, r3, #16
    eeca:	9303      	str	r3, [sp, #12]
    eecc:	4b19      	ldr	r3, [pc, #100]	; (ef34 <nvs_mount+0x39c>)
    eece:	9204      	str	r2, [sp, #16]
    eed0:	e9cd 5301 	strd	r5, r3, [sp, #4]
    eed4:	2203      	movs	r2, #3
    eed6:	462b      	mov	r3, r5
    eed8:	4914      	ldr	r1, [pc, #80]	; (ef2c <nvs_mount+0x394>)
    eeda:	9500      	str	r5, [sp, #0]
    eedc:	f016 f849 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
	return 0;
    eee0:	e685      	b.n	ebee <nvs_mount+0x56>
		rc = nvs_add_gc_done_ate(fs);
    eee2:	4620      	mov	r0, r4
    eee4:	f7ff fd46 	bl	e974 <nvs_add_gc_done_ate>
    eee8:	4605      	mov	r5, r0
    eeea:	4638      	mov	r0, r7
    eeec:	f010 fe02 	bl	1faf4 <z_impl_k_mutex_unlock>
	if (rc) {
    eef0:	2d00      	cmp	r5, #0
    eef2:	d0c6      	beq.n	ee82 <nvs_mount+0x2ea>
    eef4:	e67b      	b.n	ebee <nvs_mount+0x56>
			LOG_INF("GC Done marker found");
    eef6:	4b10      	ldr	r3, [pc, #64]	; (ef38 <nvs_mount+0x3a0>)
    eef8:	2203      	movs	r2, #3
    eefa:	4628      	mov	r0, r5
    eefc:	e9cd 5301 	strd	r5, r3, [sp, #4]
    ef00:	490a      	ldr	r1, [pc, #40]	; (ef2c <nvs_mount+0x394>)
    ef02:	462b      	mov	r3, r5
    ef04:	9500      	str	r5, [sp, #0]
    ef06:	f016 f834 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
			addr = fs->ate_wra & ADDR_SECT_MASK;
    ef0a:	6863      	ldr	r3, [r4, #4]
			nvs_sector_advance(fs, &addr);
    ef0c:	4620      	mov	r0, r4
			addr = fs->ate_wra & ADDR_SECT_MASK;
    ef0e:	0c1b      	lsrs	r3, r3, #16
    ef10:	041b      	lsls	r3, r3, #16
			nvs_sector_advance(fs, &addr);
    ef12:	a906      	add	r1, sp, #24
			addr = fs->ate_wra & ADDR_SECT_MASK;
    ef14:	9306      	str	r3, [sp, #24]
			nvs_sector_advance(fs, &addr);
    ef16:	f015 ffc7 	bl	24ea8 <nvs_sector_advance>
			rc = nvs_flash_erase_sector(fs, addr);
    ef1a:	4620      	mov	r0, r4
    ef1c:	9906      	ldr	r1, [sp, #24]
    ef1e:	f7ff fcad 	bl	e87c <nvs_flash_erase_sector>
    ef22:	e731      	b.n	ed88 <nvs_mount+0x1f0>
    ef24:	ffff0000 	.word	0xffff0000
    ef28:	0002ca51 	.word	0x0002ca51
    ef2c:	0002a780 	.word	0x0002a780
    ef30:	0002ca68 	.word	0x0002ca68
    ef34:	0002ca7a 	.word	0x0002ca7a
    ef38:	0002cab2 	.word	0x0002cab2

0000ef3c <nvs_write>:

ssize_t nvs_write(struct nvs_fs *fs, uint16_t id, const void *data, size_t len)
{
    ef3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ef40:	461d      	mov	r5, r3
	struct nvs_ate wlk_ate;
	uint32_t wlk_addr, rd_addr;
	uint16_t required_space = 0U; /* no space, appropriate for delete ate */
	bool prev_found = false;

	if (!fs->ready) {
    ef42:	7c03      	ldrb	r3, [r0, #16]
{
    ef44:	4604      	mov	r4, r0
    ef46:	4689      	mov	r9, r1
    ef48:	4690      	mov	r8, r2
    ef4a:	b08d      	sub	sp, #52	; 0x34
	if (!fs->ready) {
    ef4c:	b973      	cbnz	r3, ef6c <nvs_write+0x30>
		LOG_ERR("NVS not initialized");
    ef4e:	4a66      	ldr	r2, [pc, #408]	; (f0e8 <nvs_write+0x1ac>)
    ef50:	4618      	mov	r0, r3
    ef52:	e9cd 3201 	strd	r3, r2, [sp, #4]
    ef56:	4965      	ldr	r1, [pc, #404]	; (f0ec <nvs_write+0x1b0>)
    ef58:	2201      	movs	r2, #1
    ef5a:	9300      	str	r3, [sp, #0]
    ef5c:	f016 f809 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
		return -EACCES;
    ef60:	f06f 060c 	mvn.w	r6, #12
	}
	rc = len;
end:
	k_mutex_unlock(&fs->nvs_lock);
	return rc;
}
    ef64:	4630      	mov	r0, r6
    ef66:	b00d      	add	sp, #52	; 0x34
    ef68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    ef6c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    ef6e:	2108      	movs	r1, #8
    ef70:	4610      	mov	r0, r2
    ef72:	f016 f80e 	bl	24f92 <nvs_al_size.isra.0>
    ef76:	4682      	mov	sl, r0
	data_size = nvs_al_size(fs, len);
    ef78:	4629      	mov	r1, r5
    ef7a:	4610      	mov	r0, r2
    ef7c:	f016 f809 	bl	24f92 <nvs_al_size.isra.0>
	if ((len > (fs->sector_size - 4 * ate_size)) ||
    ef80:	89a3      	ldrh	r3, [r4, #12]
	data_size = nvs_al_size(fs, len);
    ef82:	4607      	mov	r7, r0
	if ((len > (fs->sector_size - 4 * ate_size)) ||
    ef84:	eba3 038a 	sub.w	r3, r3, sl, lsl #2
    ef88:	42ab      	cmp	r3, r5
    ef8a:	f0c0 80a9 	bcc.w	f0e0 <nvs_write+0x1a4>
    ef8e:	b11d      	cbz	r5, ef98 <nvs_write+0x5c>
	    ((len > 0) && (data == NULL))) {
    ef90:	f1b8 0f00 	cmp.w	r8, #0
    ef94:	f000 80a4 	beq.w	f0e0 <nvs_write+0x1a4>
	wlk_addr = fs->ate_wra;
    ef98:	6863      	ldr	r3, [r4, #4]
    ef9a:	9307      	str	r3, [sp, #28]
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    ef9c:	4620      	mov	r0, r4
    ef9e:	aa08      	add	r2, sp, #32
    efa0:	a907      	add	r1, sp, #28
		rd_addr = wlk_addr;
    efa2:	f8dd b01c 	ldr.w	fp, [sp, #28]
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    efa6:	f016 f836 	bl	25016 <nvs_prev_ate>
		if (rc) {
    efaa:	4606      	mov	r6, r0
    efac:	2800      	cmp	r0, #0
    efae:	d1d9      	bne.n	ef64 <nvs_write+0x28>
		if ((wlk_ate.id == id) && (nvs_ate_valid(fs, &wlk_ate))) {
    efb0:	f8bd 3020 	ldrh.w	r3, [sp, #32]
    efb4:	454b      	cmp	r3, r9
    efb6:	d005      	beq.n	efc4 <nvs_write+0x88>
		if (wlk_addr == fs->ate_wra) {
    efb8:	6862      	ldr	r2, [r4, #4]
    efba:	9b07      	ldr	r3, [sp, #28]
    efbc:	429a      	cmp	r2, r3
    efbe:	d1ed      	bne.n	ef9c <nvs_write+0x60>
		if (len == 0) {
    efc0:	b9e5      	cbnz	r5, effc <nvs_write+0xc0>
    efc2:	e7cf      	b.n	ef64 <nvs_write+0x28>
		if ((wlk_ate.id == id) && (nvs_ate_valid(fs, &wlk_ate))) {
    efc4:	4620      	mov	r0, r4
    efc6:	a908      	add	r1, sp, #32
    efc8:	f015 ffed 	bl	24fa6 <nvs_ate_valid>
    efcc:	2800      	cmp	r0, #0
    efce:	d0f3      	beq.n	efb8 <nvs_write+0x7c>
		rd_addr += wlk_ate.offset;
    efd0:	f8bd 0022 	ldrh.w	r0, [sp, #34]	; 0x22
			if (wlk_ate.len == 0U) {
    efd4:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
		if (len == 0) {
    efd8:	b175      	cbz	r5, eff8 <nvs_write+0xbc>
		} else if (len == wlk_ate.len) {
    efda:	42ab      	cmp	r3, r5
    efdc:	d10e      	bne.n	effc <nvs_write+0xc0>
		rd_addr &= ADDR_SECT_MASK;
    efde:	ea4f 411b 	mov.w	r1, fp, lsr #16
    efe2:	0409      	lsls	r1, r1, #16
			rc = nvs_flash_block_cmp(fs, rd_addr, data, len);
    efe4:	4401      	add	r1, r0
    efe6:	462b      	mov	r3, r5
    efe8:	4642      	mov	r2, r8
    efea:	4620      	mov	r0, r4
    efec:	f015 ff69 	bl	24ec2 <nvs_flash_block_cmp>
			if (rc <= 0) {
    eff0:	2800      	cmp	r0, #0
    eff2:	dc03      	bgt.n	effc <nvs_write+0xc0>
    eff4:	4606      	mov	r6, r0
    eff6:	e7b5      	b.n	ef64 <nvs_write+0x28>
			if (wlk_ate.len == 0U) {
    eff8:	2b00      	cmp	r3, #0
    effa:	d0b3      	beq.n	ef64 <nvs_write+0x28>
	if (data_size) {
    effc:	2f00      	cmp	r7, #0
    effe:	d13e      	bne.n	f07e <nvs_write+0x142>
	k_mutex_lock(&fs->nvs_lock, K_FOREVER);
    f000:	f104 0314 	add.w	r3, r4, #20
    f004:	9305      	str	r3, [sp, #20]
	return z_impl_k_mutex_lock(mutex, timeout);
    f006:	f04f 32ff 	mov.w	r2, #4294967295
    f00a:	f04f 33ff 	mov.w	r3, #4294967295
    f00e:	f104 0014 	add.w	r0, r4, #20
    f012:	f010 fc9f 	bl	1f954 <z_impl_k_mutex_lock>
	fs->ate_wra &= ADDR_SECT_MASK;
    f016:	f8df b0d8 	ldr.w	fp, [pc, #216]	; f0f0 <nvs_write+0x1b4>
		if (gc_count == fs->sector_count) {
    f01a:	89e3      	ldrh	r3, [r4, #14]
    f01c:	429e      	cmp	r6, r3
    f01e:	d05c      	beq.n	f0da <nvs_write+0x19e>
		if (fs->ate_wra >= (fs->data_wra + required_space)) {
    f020:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
    f024:	18f9      	adds	r1, r7, r3
    f026:	428a      	cmp	r2, r1
    f028:	d32c      	bcc.n	f084 <nvs_write+0x148>
	entry.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    f02a:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
	entry.part = 0xff;
    f02e:	23ff      	movs	r3, #255	; 0xff
	nvs_ate_crc8_update(&entry);
    f030:	a80a      	add	r0, sp, #40	; 0x28
	entry.part = 0xff;
    f032:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
	entry.id = id;
    f036:	f8ad 9028 	strh.w	r9, [sp, #40]	; 0x28
	entry.len = (uint16_t)len;
    f03a:	f8ad 502c 	strh.w	r5, [sp, #44]	; 0x2c
	nvs_ate_crc8_update(&entry);
    f03e:	f015 ff6a 	bl	24f16 <nvs_ate_crc8_update>
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    f042:	462b      	mov	r3, r5
    f044:	4642      	mov	r2, r8
    f046:	68a1      	ldr	r1, [r4, #8]
    f048:	4620      	mov	r0, r4
    f04a:	f016 f82e 	bl	250aa <nvs_flash_al_wrt>
	fs->data_wra += nvs_al_size(fs, len);
    f04e:	4629      	mov	r1, r5
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    f050:	4682      	mov	sl, r0
	fs->data_wra += nvs_al_size(fs, len);
    f052:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    f054:	f015 ff9d 	bl	24f92 <nvs_al_size.isra.0>
    f058:	68a2      	ldr	r2, [r4, #8]
    f05a:	4402      	add	r2, r0
    f05c:	60a2      	str	r2, [r4, #8]
	if (rc) {
    f05e:	f1ba 0f00 	cmp.w	sl, #0
    f062:	d107      	bne.n	f074 <nvs_write+0x138>
	rc = nvs_flash_ate_wrt(fs, &entry);
    f064:	4620      	mov	r0, r4
    f066:	a90a      	add	r1, sp, #40	; 0x28
    f068:	f016 f859 	bl	2511e <nvs_flash_ate_wrt>
	rc = len;
    f06c:	2800      	cmp	r0, #0
    f06e:	bf14      	ite	ne
    f070:	4682      	movne	sl, r0
    f072:	46aa      	moveq	sl, r5
	return z_impl_k_mutex_unlock(mutex);
    f074:	9805      	ldr	r0, [sp, #20]
    f076:	f010 fd3d 	bl	1faf4 <z_impl_k_mutex_unlock>
	return rc;
    f07a:	4656      	mov	r6, sl
    f07c:	e772      	b.n	ef64 <nvs_write+0x28>
		required_space = data_size + ate_size;
    f07e:	4457      	add	r7, sl
    f080:	b2bf      	uxth	r7, r7
    f082:	e7bd      	b.n	f000 <nvs_write+0xc4>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    f084:	2108      	movs	r1, #8
    f086:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    f088:	f015 ff83 	bl	24f92 <nvs_al_size.isra.0>
	close_ate.id = 0xFFFF;
    f08c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    f090:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
	close_ate.len = 0U;
    f094:	2300      	movs	r3, #0
    f096:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
	close_ate.offset = (uint16_t)((fs->ate_wra + ate_size) & ADDR_OFFS_MASK);
    f09a:	1813      	adds	r3, r2, r0
    f09c:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
	fs->ate_wra += (fs->sector_size - ate_size);
    f0a0:	89a3      	ldrh	r3, [r4, #12]
	fs->ate_wra &= ADDR_SECT_MASK;
    f0a2:	ea02 020b 	and.w	r2, r2, fp
	fs->ate_wra += (fs->sector_size - ate_size);
    f0a6:	441a      	add	r2, r3
    f0a8:	1a10      	subs	r0, r2, r0
    f0aa:	6060      	str	r0, [r4, #4]
	nvs_ate_crc8_update(&close_ate);
    f0ac:	a80a      	add	r0, sp, #40	; 0x28
    f0ae:	f015 ff32 	bl	24f16 <nvs_ate_crc8_update>
	rc = nvs_flash_ate_wrt(fs, &close_ate);
    f0b2:	a90a      	add	r1, sp, #40	; 0x28
    f0b4:	4620      	mov	r0, r4
    f0b6:	f016 f832 	bl	2511e <nvs_flash_ate_wrt>
	nvs_sector_advance(fs, &fs->ate_wra);
    f0ba:	4620      	mov	r0, r4
    f0bc:	1d21      	adds	r1, r4, #4
    f0be:	f015 fef3 	bl	24ea8 <nvs_sector_advance>
	fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    f0c2:	6863      	ldr	r3, [r4, #4]
		rc = nvs_gc(fs);
    f0c4:	4620      	mov	r0, r4
	fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    f0c6:	ea03 030b 	and.w	r3, r3, fp
    f0ca:	60a3      	str	r3, [r4, #8]
		rc = nvs_gc(fs);
    f0cc:	f7ff fc7e 	bl	e9cc <nvs_gc>
		if (rc) {
    f0d0:	4682      	mov	sl, r0
    f0d2:	2800      	cmp	r0, #0
    f0d4:	d1ce      	bne.n	f074 <nvs_write+0x138>
		gc_count++;
    f0d6:	3601      	adds	r6, #1
		if (gc_count == fs->sector_count) {
    f0d8:	e79f      	b.n	f01a <nvs_write+0xde>
			rc = -ENOSPC;
    f0da:	f06f 0a1b 	mvn.w	sl, #27
    f0de:	e7c9      	b.n	f074 <nvs_write+0x138>
		return -EINVAL;
    f0e0:	f06f 0615 	mvn.w	r6, #21
    f0e4:	e73e      	b.n	ef64 <nvs_write+0x28>
    f0e6:	bf00      	nop
    f0e8:	0002c9af 	.word	0x0002c9af
    f0ec:	0002a780 	.word	0x0002a780
    f0f0:	ffff0000 	.word	0xffff0000

0000f0f4 <nvs_read_hist>:
	return nvs_write(fs, id, NULL, 0);
}

ssize_t nvs_read_hist(struct nvs_fs *fs, uint16_t id, void *data, size_t len,
		      uint16_t cnt)
{
    f0f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f0f8:	461e      	mov	r6, r3
	uint32_t wlk_addr, rd_addr;
	uint16_t cnt_his;
	struct nvs_ate wlk_ate;
	size_t ate_size;

	if (!fs->ready) {
    f0fa:	7c03      	ldrb	r3, [r0, #16]
{
    f0fc:	b088      	sub	sp, #32
    f0fe:	4604      	mov	r4, r0
    f100:	460f      	mov	r7, r1
    f102:	4690      	mov	r8, r2
    f104:	f8bd 9040 	ldrh.w	r9, [sp, #64]	; 0x40
	if (!fs->ready) {
    f108:	b96b      	cbnz	r3, f126 <nvs_read_hist+0x32>
		LOG_ERR("NVS not initialized");
    f10a:	4a2f      	ldr	r2, [pc, #188]	; (f1c8 <nvs_read_hist+0xd4>)
    f10c:	4618      	mov	r0, r3
    f10e:	e9cd 3201 	strd	r3, r2, [sp, #4]
    f112:	492e      	ldr	r1, [pc, #184]	; (f1cc <nvs_read_hist+0xd8>)
    f114:	2201      	movs	r2, #1
    f116:	9300      	str	r3, [sp, #0]
    f118:	f015 ff2b 	bl	24f72 <z_log_msg_runtime_create.constprop.0>
		return -EACCES;
    f11c:	f06f 000c 	mvn.w	r0, #12

	return wlk_ate.len;

err:
	return rc;
}
    f120:	b008      	add	sp, #32
    f122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    f126:	2108      	movs	r1, #8
    f128:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    f12a:	f015 ff32 	bl	24f92 <nvs_al_size.isra.0>
	if (len > (fs->sector_size - 2 * ate_size)) {
    f12e:	89a3      	ldrh	r3, [r4, #12]
    f130:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
    f134:	42b3      	cmp	r3, r6
    f136:	d343      	bcc.n	f1c0 <nvs_read_hist+0xcc>
	cnt_his = 0U;
    f138:	2500      	movs	r5, #0
	wlk_addr = fs->ate_wra;
    f13a:	f8d4 a004 	ldr.w	sl, [r4, #4]
    f13e:	f8cd a014 	str.w	sl, [sp, #20]
	while (cnt_his <= cnt) {
    f142:	454d      	cmp	r5, r9
    f144:	4651      	mov	r1, sl
		rd_addr = wlk_addr;
    f146:	f8dd a014 	ldr.w	sl, [sp, #20]
	while (cnt_his <= cnt) {
    f14a:	d909      	bls.n	f160 <nvs_read_hist+0x6c>
	if (((wlk_addr == fs->ate_wra) && (wlk_ate.id != id)) ||
    f14c:	6863      	ldr	r3, [r4, #4]
    f14e:	4553      	cmp	r3, sl
    f150:	d11e      	bne.n	f190 <nvs_read_hist+0x9c>
    f152:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    f156:	42bb      	cmp	r3, r7
    f158:	d01a      	beq.n	f190 <nvs_read_hist+0x9c>
		return -ENOENT;
    f15a:	f06f 0001 	mvn.w	r0, #1
    f15e:	e7df      	b.n	f120 <nvs_read_hist+0x2c>
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    f160:	4620      	mov	r0, r4
    f162:	aa06      	add	r2, sp, #24
    f164:	a905      	add	r1, sp, #20
    f166:	f015 ff56 	bl	25016 <nvs_prev_ate>
		if (rc) {
    f16a:	2800      	cmp	r0, #0
    f16c:	d1d8      	bne.n	f120 <nvs_read_hist+0x2c>
		if ((wlk_ate.id == id) &&  (nvs_ate_valid(fs, &wlk_ate))) {
    f16e:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    f172:	42bb      	cmp	r3, r7
    f174:	d106      	bne.n	f184 <nvs_read_hist+0x90>
    f176:	4620      	mov	r0, r4
    f178:	a906      	add	r1, sp, #24
    f17a:	f015 ff14 	bl	24fa6 <nvs_ate_valid>
    f17e:	b108      	cbz	r0, f184 <nvs_read_hist+0x90>
			cnt_his++;
    f180:	3501      	adds	r5, #1
    f182:	b2ad      	uxth	r5, r5
		if (wlk_addr == fs->ate_wra) {
    f184:	6862      	ldr	r2, [r4, #4]
    f186:	9b05      	ldr	r3, [sp, #20]
    f188:	429a      	cmp	r2, r3
    f18a:	d1da      	bne.n	f142 <nvs_read_hist+0x4e>
		rd_addr = wlk_addr;
    f18c:	4651      	mov	r1, sl
    f18e:	e7e0      	b.n	f152 <nvs_read_hist+0x5e>
	    (wlk_ate.len == 0U) || (cnt_his < cnt)) {
    f190:	f8bd 301c 	ldrh.w	r3, [sp, #28]
	if (((wlk_addr == fs->ate_wra) && (wlk_ate.id != id)) ||
    f194:	2b00      	cmp	r3, #0
    f196:	d0e0      	beq.n	f15a <nvs_read_hist+0x66>
	    (wlk_ate.len == 0U) || (cnt_his < cnt)) {
    f198:	45a9      	cmp	r9, r5
    f19a:	d8de      	bhi.n	f15a <nvs_read_hist+0x66>
	rd_addr += wlk_ate.offset;
    f19c:	f8bd 001a 	ldrh.w	r0, [sp, #26]
	rd_addr &= ADDR_SECT_MASK;
    f1a0:	0c09      	lsrs	r1, r1, #16
	rc = nvs_flash_rd(fs, rd_addr, data, MIN(len, wlk_ate.len));
    f1a2:	42b3      	cmp	r3, r6
	rd_addr &= ADDR_SECT_MASK;
    f1a4:	ea4f 4101 	mov.w	r1, r1, lsl #16
	rc = nvs_flash_rd(fs, rd_addr, data, MIN(len, wlk_ate.len));
    f1a8:	bf28      	it	cs
    f1aa:	4633      	movcs	r3, r6
    f1ac:	4401      	add	r1, r0
    f1ae:	4642      	mov	r2, r8
    f1b0:	4620      	mov	r0, r4
    f1b2:	f015 fe6b 	bl	24e8c <nvs_flash_rd>
	if (rc) {
    f1b6:	2800      	cmp	r0, #0
    f1b8:	d1b2      	bne.n	f120 <nvs_read_hist+0x2c>
	return wlk_ate.len;
    f1ba:	f8bd 001c 	ldrh.w	r0, [sp, #28]
    f1be:	e7af      	b.n	f120 <nvs_read_hist+0x2c>
		return -EINVAL;
    f1c0:	f06f 0015 	mvn.w	r0, #21
    f1c4:	e7ac      	b.n	f120 <nvs_read_hist+0x2c>
    f1c6:	bf00      	nop
    f1c8:	0002c9af 	.word	0x0002c9af
    f1cc:	0002a780 	.word	0x0002a780

0000f1d0 <ipc_service_open_instance>:
#include <zephyr/device.h>

LOG_MODULE_REGISTER(ipc_service, CONFIG_IPC_SERVICE_LOG_LEVEL);

int ipc_service_open_instance(const struct device *instance)
{
    f1d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    f1d2:	4603      	mov	r3, r0
	const struct ipc_service_backend *backend;

	if (!instance) {
    f1d4:	b960      	cbnz	r0, f1f0 <ipc_service_open_instance+0x20>
		LOG_ERR("Invalid instance");
    f1d6:	4a11      	ldr	r2, [pc, #68]	; (f21c <ipc_service_open_instance+0x4c>)
    f1d8:	9000      	str	r0, [sp, #0]
    f1da:	e9cd 0201 	strd	r0, r2, [sp, #4]
    f1de:	4910      	ldr	r1, [pc, #64]	; (f220 <ipc_service_open_instance+0x50>)
    f1e0:	2201      	movs	r2, #1
    f1e2:	f015 ffb4 	bl	2514e <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    f1e6:	f06f 0015 	mvn.w	r0, #21
		/* maybe not needed on backend */
		return 0;
	}

	return backend->open_instance(instance);
}
    f1ea:	b005      	add	sp, #20
    f1ec:	f85d fb04 	ldr.w	pc, [sp], #4
	backend = (const struct ipc_service_backend *) instance->api;
    f1f0:	6883      	ldr	r3, [r0, #8]
	if (!backend) {
    f1f2:	b95b      	cbnz	r3, f20c <ipc_service_open_instance+0x3c>
		LOG_ERR("Invalid backend configuration");
    f1f4:	4a0b      	ldr	r2, [pc, #44]	; (f224 <ipc_service_open_instance+0x54>)
    f1f6:	4618      	mov	r0, r3
    f1f8:	e9cd 3201 	strd	r3, r2, [sp, #4]
    f1fc:	4908      	ldr	r1, [pc, #32]	; (f220 <ipc_service_open_instance+0x50>)
    f1fe:	2201      	movs	r2, #1
    f200:	9300      	str	r3, [sp, #0]
    f202:	f015 ffa4 	bl	2514e <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    f206:	f06f 0004 	mvn.w	r0, #4
    f20a:	e7ee      	b.n	f1ea <ipc_service_open_instance+0x1a>
	if (!backend->open_instance) {
    f20c:	681b      	ldr	r3, [r3, #0]
    f20e:	b11b      	cbz	r3, f218 <ipc_service_open_instance+0x48>
}
    f210:	b005      	add	sp, #20
    f212:	f85d eb04 	ldr.w	lr, [sp], #4
	return backend->open_instance(instance);
    f216:	4718      	bx	r3
		return 0;
    f218:	4618      	mov	r0, r3
    f21a:	e7e6      	b.n	f1ea <ipc_service_open_instance+0x1a>
    f21c:	0002cb15 	.word	0x0002cb15
    f220:	0002a788 	.word	0x0002a788
    f224:	0002cb26 	.word	0x0002cb26

0000f228 <ipc_service_register_endpoint>:
}

int ipc_service_register_endpoint(const struct device *instance,
				  struct ipc_ept *ept,
				  const struct ipc_ept_cfg *cfg)
{
    f228:	b530      	push	{r4, r5, lr}
    f22a:	b085      	sub	sp, #20
	const struct ipc_service_backend *backend;

	if (!instance || !ept || !cfg) {
    f22c:	b108      	cbz	r0, f232 <ipc_service_register_endpoint+0xa>
    f22e:	b101      	cbz	r1, f232 <ipc_service_register_endpoint+0xa>
    f230:	b96a      	cbnz	r2, f24e <ipc_service_register_endpoint+0x26>
		LOG_ERR("Invalid instance, endpoint or configuration");
    f232:	4b13      	ldr	r3, [pc, #76]	; (f280 <ipc_service_register_endpoint+0x58>)
    f234:	2201      	movs	r2, #1
    f236:	9302      	str	r3, [sp, #8]
    f238:	2300      	movs	r3, #0
    f23a:	4912      	ldr	r1, [pc, #72]	; (f284 <ipc_service_register_endpoint+0x5c>)
    f23c:	4618      	mov	r0, r3
    f23e:	e9cd 3300 	strd	r3, r3, [sp]
    f242:	f015 ff84 	bl	2514e <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    f246:	f06f 0015 	mvn.w	r0, #21
	LOG_DBG("Register endpoint %s", cfg->name ? cfg->name : "");

	ept->instance = instance;

	return backend->register_endpoint(instance, &ept->token, cfg);
}
    f24a:	b005      	add	sp, #20
    f24c:	bd30      	pop	{r4, r5, pc}
	backend = (const struct ipc_service_backend *) instance->api;
    f24e:	6884      	ldr	r4, [r0, #8]
	if (!backend || !backend->register_endpoint) {
    f250:	b10c      	cbz	r4, f256 <ipc_service_register_endpoint+0x2e>
    f252:	68e5      	ldr	r5, [r4, #12]
    f254:	b965      	cbnz	r5, f270 <ipc_service_register_endpoint+0x48>
		LOG_ERR("Invalid backend configuration");
    f256:	4b0c      	ldr	r3, [pc, #48]	; (f288 <ipc_service_register_endpoint+0x60>)
    f258:	2201      	movs	r2, #1
    f25a:	9302      	str	r3, [sp, #8]
    f25c:	2300      	movs	r3, #0
    f25e:	4909      	ldr	r1, [pc, #36]	; (f284 <ipc_service_register_endpoint+0x5c>)
    f260:	4618      	mov	r0, r3
    f262:	e9cd 3300 	strd	r3, r3, [sp]
    f266:	f015 ff72 	bl	2514e <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    f26a:	f06f 0004 	mvn.w	r0, #4
    f26e:	e7ec      	b.n	f24a <ipc_service_register_endpoint+0x22>
	ept->instance = instance;
    f270:	f841 0b04 	str.w	r0, [r1], #4
	return backend->register_endpoint(instance, &ept->token, cfg);
    f274:	68e3      	ldr	r3, [r4, #12]
}
    f276:	b005      	add	sp, #20
    f278:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	return backend->register_endpoint(instance, &ept->token, cfg);
    f27c:	4718      	bx	r3
    f27e:	bf00      	nop
    f280:	0002cb44 	.word	0x0002cb44
    f284:	0002a788 	.word	0x0002a788
    f288:	0002cb26 	.word	0x0002cb26

0000f28c <ipc_service_send>:
	return 0;
}


int ipc_service_send(struct ipc_ept *ept, const void *data, size_t len)
{
    f28c:	b530      	push	{r4, r5, lr}
    f28e:	4613      	mov	r3, r2
	const struct ipc_service_backend *backend;

	if (!ept) {
    f290:	4604      	mov	r4, r0
{
    f292:	b085      	sub	sp, #20
	if (!ept) {
    f294:	b960      	cbnz	r0, f2b0 <ipc_service_send+0x24>
		LOG_ERR("Invalid endpoint");
    f296:	4b19      	ldr	r3, [pc, #100]	; (f2fc <ipc_service_send+0x70>)
    f298:	9000      	str	r0, [sp, #0]
    f29a:	e9cd 0301 	strd	r0, r3, [sp, #4]
    f29e:	2201      	movs	r2, #1
    f2a0:	4603      	mov	r3, r0
    f2a2:	4917      	ldr	r1, [pc, #92]	; (f300 <ipc_service_send+0x74>)
    f2a4:	f015 ff53 	bl	2514e <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    f2a8:	f06f 0015 	mvn.w	r0, #21
		LOG_ERR("Invalid backend configuration");
		return -EIO;
	}

	return backend->send(ept->instance, ept->token, data, len);
}
    f2ac:	b005      	add	sp, #20
    f2ae:	bd30      	pop	{r4, r5, pc}
	if (!ept->instance) {
    f2b0:	6800      	ldr	r0, [r0, #0]
    f2b2:	b958      	cbnz	r0, f2cc <ipc_service_send+0x40>
		LOG_ERR("Endpoint not registered\n");
    f2b4:	4b13      	ldr	r3, [pc, #76]	; (f304 <ipc_service_send+0x78>)
    f2b6:	9000      	str	r0, [sp, #0]
    f2b8:	e9cd 0301 	strd	r0, r3, [sp, #4]
    f2bc:	2201      	movs	r2, #1
    f2be:	4603      	mov	r3, r0
    f2c0:	490f      	ldr	r1, [pc, #60]	; (f300 <ipc_service_send+0x74>)
    f2c2:	f015 ff44 	bl	2514e <z_log_msg_runtime_create.constprop.0>
		return -ENOENT;
    f2c6:	f06f 0001 	mvn.w	r0, #1
    f2ca:	e7ef      	b.n	f2ac <ipc_service_send+0x20>
	backend = ept->instance->api;
    f2cc:	6882      	ldr	r2, [r0, #8]
	if (!backend || !backend->send) {
    f2ce:	b10a      	cbz	r2, f2d4 <ipc_service_send+0x48>
    f2d0:	6895      	ldr	r5, [r2, #8]
    f2d2:	b965      	cbnz	r5, f2ee <ipc_service_send+0x62>
		LOG_ERR("Invalid backend configuration");
    f2d4:	4b0c      	ldr	r3, [pc, #48]	; (f308 <ipc_service_send+0x7c>)
    f2d6:	2201      	movs	r2, #1
    f2d8:	9302      	str	r3, [sp, #8]
    f2da:	2300      	movs	r3, #0
    f2dc:	4908      	ldr	r1, [pc, #32]	; (f300 <ipc_service_send+0x74>)
    f2de:	4618      	mov	r0, r3
    f2e0:	e9cd 3300 	strd	r3, r3, [sp]
    f2e4:	f015 ff33 	bl	2514e <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    f2e8:	f06f 0004 	mvn.w	r0, #4
    f2ec:	e7de      	b.n	f2ac <ipc_service_send+0x20>
	return backend->send(ept->instance, ept->token, data, len);
    f2ee:	460a      	mov	r2, r1
    f2f0:	46ac      	mov	ip, r5
    f2f2:	6861      	ldr	r1, [r4, #4]
}
    f2f4:	b005      	add	sp, #20
    f2f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	return backend->send(ept->instance, ept->token, data, len);
    f2fa:	4760      	bx	ip
    f2fc:	0002cb70 	.word	0x0002cb70
    f300:	0002a788 	.word	0x0002a788
    f304:	0002cb81 	.word	0x0002cb81
    f308:	0002cb26 	.word	0x0002cb26

0000f30c <shared_memory_prepare>:
__ssp_bos_icheck3(memset, void *, int)
    f30c:	2000      	movs	r0, #0
    f30e:	4b01      	ldr	r3, [pc, #4]	; (f314 <shared_memory_prepare+0x8>)
    f310:	6018      	str	r0, [r3, #0]
			memset((void *) backend_config->shm_addr, 0, VDEV_STATUS_SIZE);
		}
	}

	return 0;
}
    f312:	4770      	bx	lr
    f314:	20070000 	.word	0x20070000

0000f318 <advertise_ept>:
{
    f318:	b530      	push	{r4, r5, lr}
    f31a:	460c      	mov	r4, r1
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f31c:	490e      	ldr	r1, [pc, #56]	; (f358 <advertise_ept+0x40>)
{
    f31e:	b085      	sub	sp, #20
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f320:	9102      	str	r1, [sp, #8]
    f322:	f8d0 11ac 	ldr.w	r1, [r0, #428]	; 0x1ac
{
    f326:	4605      	mov	r5, r0
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f328:	e9cd 3100 	strd	r3, r1, [sp]
    f32c:	f100 01e0 	add.w	r1, r0, #224	; 0xe0
    f330:	f04f 33ff 	mov.w	r3, #4294967295
    f334:	4620      	mov	r0, r4
    f336:	f00f fa91 	bl	1e85c <rpmsg_create_ept>
	if (err != 0) {
    f33a:	b950      	cbnz	r0, f352 <advertise_ept+0x3a>
	rpmsg_ept->bound = true;
    f33c:	2301      	movs	r3, #1
    f33e:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
	if (rpmsg_inst->bound_cb) {
    f342:	f8d5 31a8 	ldr.w	r3, [r5, #424]	; 0x1a8
    f346:	b123      	cbz	r3, f352 <advertise_ept+0x3a>
		rpmsg_inst->bound_cb(rpmsg_ept);
    f348:	4620      	mov	r0, r4
}
    f34a:	b005      	add	sp, #20
    f34c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		rpmsg_inst->bound_cb(rpmsg_ept);
    f350:	4718      	bx	r3
}
    f352:	b005      	add	sp, #20
    f354:	bd30      	pop	{r4, r5, pc}
    f356:	bf00      	nop
    f358:	0002525f 	.word	0x0002525f

0000f35c <get_ept>:
{
    f35c:	b538      	push	{r3, r4, r5, lr}
    f35e:	460c      	mov	r4, r1
	ept = get_ept_slot_with_name(rpmsg_inst, name);
    f360:	4611      	mov	r1, r2
{
    f362:	4605      	mov	r5, r0
	ept = get_ept_slot_with_name(rpmsg_inst, name);
    f364:	f015 ff7d 	bl	25262 <get_ept_slot_with_name>
	if (ept != NULL) {
    f368:	4603      	mov	r3, r0
    f36a:	b938      	cbnz	r0, f37c <get_ept+0x20>
	return get_ept_slot_with_name(rpmsg_inst, "");
    f36c:	4628      	mov	r0, r5
    f36e:	4904      	ldr	r1, [pc, #16]	; (f380 <get_ept+0x24>)
    f370:	f015 ff77 	bl	25262 <get_ept_slot_with_name>
    f374:	4603      	mov	r3, r0
	if (ept != NULL) {
    f376:	2000      	movs	r0, #0
		(*rpmsg_ept) = ept;
    f378:	6023      	str	r3, [r4, #0]
}
    f37a:	bd38      	pop	{r3, r4, r5, pc}
		return true;
    f37c:	2001      	movs	r0, #1
    f37e:	e7fb      	b.n	f378 <get_ept+0x1c>
    f380:	0002f2c2 	.word	0x0002f2c2

0000f384 <open>:
{
    f384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    f388:	2301      	movs	r3, #1
    f38a:	4681      	mov	r9, r0
	struct backend_data_t *data = instance->data;
    f38c:	6905      	ldr	r5, [r0, #16]
	const struct backend_config_t *conf = instance->config;
    f38e:	6846      	ldr	r6, [r0, #4]
{
    f390:	b085      	sub	sp, #20
	if (!atomic_cas(&data->state, STATE_READY, STATE_BUSY)) {
    f392:	f505 775b 	add.w	r7, r5, #876	; 0x36c
    f396:	e8d7 2fef 	ldaex	r2, [r7]
    f39a:	2a00      	cmp	r2, #0
    f39c:	d103      	bne.n	f3a6 <open+0x22>
    f39e:	e8c7 3fe1 	stlex	r1, r3, [r7]
    f3a2:	2900      	cmp	r1, #0
    f3a4:	d1f7      	bne.n	f396 <open+0x12>
    f3a6:	f040 80b8 	bne.w	f51a <open+0x196>
static inline unsigned int optimal_num_desc(size_t shm_size, unsigned int buf_size)
{
	size_t available, single_alloc;
	unsigned int num_desc;

	available = shm_size - VDEV_STATUS_SIZE;
    f3aa:	68b3      	ldr	r3, [r6, #8]
	single_alloc = VRING_COUNT * (vq_ring_size(1, buf_size) + vring_size(1, VRING_ALIGNMENT));
    f3ac:	6ab2      	ldr	r2, [r6, #40]	; 0x28
	available = shm_size - VDEV_STATUS_SIZE;
    f3ae:	3b04      	subs	r3, #4
	single_alloc = VRING_COUNT * (vq_ring_size(1, buf_size) + vring_size(1, VRING_ALIGNMENT));
    f3b0:	3226      	adds	r2, #38	; 0x26
 * @return most significant bit set, 0 if @a op is 0
 */

static ALWAYS_INLINE unsigned int find_msb_set(uint32_t op)
{
	if (op == 0) {
    f3b2:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
    f3b6:	ea4f 0142 	mov.w	r1, r2, lsl #1

	num_desc = (unsigned int) (available / single_alloc);
    f3ba:	bf26      	itte	cs
    f3bc:	fbb3 f3f1 	udivcs	r3, r3, r1
		return 0;
	}

	return 32 - __builtin_clz(op);
    f3c0:	fab3 f383 	clzcs	r3, r3
		return 0;
    f3c4:	2300      	movcc	r3, #0

	return (1 << (find_msb_set(num_desc) - 1));
    f3c6:	f04f 0401 	mov.w	r4, #1
	return 32 - __builtin_clz(op);
    f3ca:	bf28      	it	cs
    f3cc:	f1c3 0320 	rsbcs	r3, r3, #32
    f3d0:	3b01      	subs	r3, #1
	if (num_desc == 0) {
    f3d2:	409c      	lsls	r4, r3
	err = vr_shm_configure(&data->vr, conf);
    f3d4:	f505 78e4 	add.w	r8, r5, #456	; 0x1c8
	if (num_desc == 0) {
    f3d8:	f000 8099 	beq.w	f50e <open+0x18a>

static inline int vring_size(unsigned int num, unsigned long align)
{
	int size;

	size = num * sizeof(struct vring_desc);
    f3dc:	2210      	movs	r2, #16
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
	    sizeof(uint16_t);
	size = (size + align - 1) & ~(align - 1);
	size += sizeof(struct vring_used) +
	    (num * sizeof(struct vring_used_elem)) + sizeof(uint16_t);
    f3de:	2108      	movs	r1, #8
	vr->shm_addr = conf->shm_addr + VDEV_STATUS_SIZE;
    f3e0:	6870      	ldr	r0, [r6, #4]
	size = num * sizeof(struct vring_desc);
    f3e2:	409a      	lsls	r2, r3
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
    f3e4:	eb02 0244 	add.w	r2, r2, r4, lsl #1
    f3e8:	3004      	adds	r0, #4
	    (num * sizeof(struct vring_used_elem)) + sizeof(uint16_t);
    f3ea:	4099      	lsls	r1, r3
	size = (size + align - 1) & ~(align - 1);
    f3ec:	3209      	adds	r2, #9
    f3ee:	f8c5 0260 	str.w	r0, [r5, #608]	; 0x260
	size += sizeof(struct vring_used) +
    f3f2:	3106      	adds	r1, #6
	size = (size + align - 1) & ~(align - 1);
    f3f4:	f022 0203 	bic.w	r2, r2, #3
	size += sizeof(struct vring_used) +
    f3f8:	440a      	add	r2, r1
	return (buf_size * num);
    f3fa:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    f3fc:	fa01 fc03 	lsl.w	ip, r1, r3
	       (VRING_COUNT * vring_size(num, VRING_ALIGNMENT)));
    f400:	0051      	lsls	r1, r2, #1
	vr->shm_size = shm_size(num_desc, conf->buffer_size) - VDEV_STATUS_SIZE;
    f402:	eb01 014c 	add.w	r1, r1, ip, lsl #1
    f406:	f8c5 1264 	str.w	r1, [r5, #612]	; 0x264
	return (buf_size * num);
    f40a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    f40c:	4099      	lsls	r1, r3
	vr->rx_addr = vr->shm_addr + VRING_COUNT * vq_ring_size(num_desc, conf->buffer_size);
    f40e:	eb00 0341 	add.w	r3, r0, r1, lsl #1
    f412:	f8c5 3258 	str.w	r3, [r5, #600]	; 0x258
	vr->tx_addr = ROUND_UP(vr->rx_addr + vring_size(num_desc, VRING_ALIGNMENT),
    f416:	3303      	adds	r3, #3
    f418:	4413      	add	r3, r2
    f41a:	f023 0303 	bic.w	r3, r3, #3
    f41e:	f8c5 3254 	str.w	r3, [r5, #596]	; 0x254
	vr->status_reg_addr = conf->shm_addr;
    f422:	6873      	ldr	r3, [r6, #4]
	vr->vring_size = num_desc;
    f424:	f8c5 425c 	str.w	r4, [r5, #604]	; 0x25c
	vr->status_reg_addr = conf->shm_addr;
    f428:	f8c5 3250 	str.w	r3, [r5, #592]	; 0x250
	data->vr.notify_cb = virtio_notify_cb;
    f42c:	4b3c      	ldr	r3, [pc, #240]	; (f520 <open+0x19c>)
	err = ipc_static_vrings_init(&data->vr, conf->role);
    f42e:	4640      	mov	r0, r8
	data->vr.priv = (void *) conf;
    f430:	e9c5 63a9 	strd	r6, r3, [r5, #676]	; 0x2a4
	err = ipc_static_vrings_init(&data->vr, conf->role);
    f434:	6831      	ldr	r1, [r6, #0]
    f436:	f000 fa1d 	bl	f874 <ipc_static_vrings_init>
	if (err != 0) {
    f43a:	4604      	mov	r4, r0
    f43c:	bb30      	cbnz	r0, f48c <open+0x108>
	const struct backend_config_t *conf = instance->config;
    f43e:	f8d9 a004 	ldr.w	sl, [r9, #4]
	struct backend_data_t *data = instance->data;
    f442:	f8d9 9010 	ldr.w	r9, [r9, #16]
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f446:	e9da 3407 	ldrd	r3, r4, [sl, #28]
	k_work_queue_init(&data->mbox_wq);
    f44a:	f509 7b30 	add.w	fp, r9, #704	; 0x2c0
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f44e:	2b01      	cmp	r3, #1
	k_work_queue_init(&data->mbox_wq);
    f450:	4658      	mov	r0, fp
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f452:	bf08      	it	eq
    f454:	3c10      	subeq	r4, #16
	k_work_queue_init(&data->mbox_wq);
    f456:	f011 f853 	bl	20500 <k_work_queue_init>
	k_work_queue_start(&data->mbox_wq, mbox_stack[conf->id], WQ_STACK_SIZE, prio, NULL);
    f45a:	2300      	movs	r3, #0
    f45c:	f8da 0024 	ldr.w	r0, [sl, #36]	; 0x24
    f460:	4930      	ldr	r1, [pc, #192]	; (f524 <open+0x1a0>)
    f462:	f44f 6280 	mov.w	r2, #1024	; 0x400
    f466:	eb01 2180 	add.w	r1, r1, r0, lsl #10
    f46a:	9300      	str	r3, [sp, #0]
    f46c:	4658      	mov	r0, fp
    f46e:	4623      	mov	r3, r4
    f470:	f011 f860 	bl	20534 <k_work_queue_start>
	k_work_init(&data->mbox_work, mbox_callback_process);
    f474:	f509 702c 	add.w	r0, r9, #688	; 0x2b0
    f478:	492b      	ldr	r1, [pc, #172]	; (f528 <open+0x1a4>)
    f47a:	f010 ff75 	bl	20368 <k_work_init>
		(const struct mbox_driver_api *)channel->dev->api;
    f47e:	f8da 0014 	ldr.w	r0, [sl, #20]
	if (api->register_callback == NULL) {
    f482:	6883      	ldr	r3, [r0, #8]
    f484:	685c      	ldr	r4, [r3, #4]
    f486:	b91c      	cbnz	r4, f490 <open+0x10c>
		return -ENOSYS;
    f488:	f06f 0457 	mvn.w	r4, #87	; 0x57
	atomic_set(&data->state, STATE_READY);
    f48c:	2100      	movs	r1, #0
    f48e:	e037      	b.n	f500 <open+0x17c>
	return api->register_callback(channel->dev, channel->id, cb, user_data);
    f490:	464b      	mov	r3, r9
    f492:	4a26      	ldr	r2, [pc, #152]	; (f52c <open+0x1a8>)
    f494:	f8da 1018 	ldr.w	r1, [sl, #24]
    f498:	47a0      	blx	r4
	if (err != 0) {
    f49a:	4604      	mov	r4, r0
    f49c:	2800      	cmp	r0, #0
    f49e:	d1f5      	bne.n	f48c <open+0x108>
		(const struct mbox_driver_api *)channel->dev->api;
    f4a0:	f8da 0014 	ldr.w	r0, [sl, #20]
	if (api->set_enabled == NULL) {
    f4a4:	6883      	ldr	r3, [r0, #8]
    f4a6:	691b      	ldr	r3, [r3, #16]
    f4a8:	2b00      	cmp	r3, #0
    f4aa:	d0ed      	beq.n	f488 <open+0x104>
	return api->set_enabled(channel->dev, channel->id, enable);
    f4ac:	2201      	movs	r2, #1
    f4ae:	f8da 1018 	ldr.w	r1, [sl, #24]
    f4b2:	4798      	blx	r3
	if (err != 0) {
    f4b4:	4604      	mov	r4, r0
    f4b6:	2800      	cmp	r0, #0
    f4b8:	d1e8      	bne.n	f48c <open+0x108>
	rpmsg_inst->bound_cb = bound_cb;
    f4ba:	4b1d      	ldr	r3, [pc, #116]	; (f530 <open+0x1ac>)
	err = ipc_rpmsg_init(rpmsg_inst, data->role, conf->buffer_size,
    f4bc:	4628      	mov	r0, r5
	rpmsg_inst->bound_cb = bound_cb;
    f4be:	f8c5 31a8 	str.w	r3, [r5, #424]	; 0x1a8
	rpmsg_inst->cb = ept_cb;
    f4c2:	4b1c      	ldr	r3, [pc, #112]	; (f534 <open+0x1b0>)
    f4c4:	f8c5 31ac 	str.w	r3, [r5, #428]	; 0x1ac
	err = ipc_rpmsg_init(rpmsg_inst, data->role, conf->buffer_size,
    f4c8:	4b1b      	ldr	r3, [pc, #108]	; (f538 <open+0x1b4>)
    f4ca:	9303      	str	r3, [sp, #12]
    f4cc:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
    f4d0:	9302      	str	r3, [sp, #8]
    f4d2:	f8d5 3208 	ldr.w	r3, [r5, #520]	; 0x208
    f4d6:	e9cd 8300 	strd	r8, r3, [sp]
    f4da:	f8d5 3268 	ldr.w	r3, [r5, #616]	; 0x268
    f4de:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    f4e0:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    f4e4:	f000 f98e 	bl	f804 <ipc_rpmsg_init>
	if (err != 0) {
    f4e8:	4604      	mov	r4, r0
    f4ea:	2800      	cmp	r0, #0
    f4ec:	d1ce      	bne.n	f48c <open+0x108>
	data->tx_buffer_size = rpmsg_virtio_get_buffer_size(rdev);
    f4ee:	f105 00e0 	add.w	r0, r5, #224	; 0xe0
    f4f2:	f00f fb57 	bl	1eba4 <rpmsg_virtio_get_buffer_size>
	if (data->tx_buffer_size < 0) {
    f4f6:	2800      	cmp	r0, #0
	data->tx_buffer_size = rpmsg_virtio_get_buffer_size(rdev);
    f4f8:	f8c5 0370 	str.w	r0, [r5, #880]	; 0x370
	if (data->tx_buffer_size < 0) {
    f4fc:	db0a      	blt.n	f514 <open+0x190>
	atomic_set(&data->state, STATE_INITED);
    f4fe:	2102      	movs	r1, #2
	atomic_set(&data->state, STATE_READY);
    f500:	4638      	mov	r0, r7
    f502:	f015 fee3 	bl	252cc <atomic_set.isra.0>
}
    f506:	4620      	mov	r0, r4
    f508:	b005      	add	sp, #20
    f50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -ENOMEM;
    f50e:	f06f 040b 	mvn.w	r4, #11
    f512:	e7bb      	b.n	f48c <open+0x108>
		err = -EINVAL;
    f514:	f06f 0415 	mvn.w	r4, #21
    f518:	e7b8      	b.n	f48c <open+0x108>
		return -EALREADY;
    f51a:	f06f 0477 	mvn.w	r4, #119	; 0x77
    f51e:	e7f2      	b.n	f506 <open+0x182>
    f520:	000252b5 	.word	0x000252b5
    f524:	200314f0 	.word	0x200314f0
    f528:	0002529b 	.word	0x0002529b
    f52c:	0002528f 	.word	0x0002528f
    f530:	0000f601 	.word	0x0000f601
    f534:	0002536d 	.word	0x0002536d
    f538:	000252fd 	.word	0x000252fd

0000f53c <close>:
{
    f53c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f540:	4606      	mov	r6, r0
    f542:	f04f 0901 	mov.w	r9, #1
	struct backend_data_t *data = instance->data;
    f546:	6905      	ldr	r5, [r0, #16]
	const struct backend_config_t *conf = instance->config;
    f548:	f8d0 8004 	ldr.w	r8, [r0, #4]
	if (!atomic_cas(&data->state, STATE_INITED, STATE_BUSY)) {
    f54c:	f505 775b 	add.w	r7, r5, #876	; 0x36c
    f550:	e8d7 3fef 	ldaex	r3, [r7]
    f554:	2b02      	cmp	r3, #2
    f556:	d103      	bne.n	f560 <close+0x24>
    f558:	e8c7 9fe2 	stlex	r2, r9, [r7]
    f55c:	2a00      	cmp	r2, #0
    f55e:	d1f7      	bne.n	f550 <close+0x14>
    f560:	d149      	bne.n	f5f6 <close+0xba>
		if (strcmp("", rpmsg_ept->name) != 0) {
    f562:	4826      	ldr	r0, [pc, #152]	; (f5fc <close+0xc0>)
    f564:	f105 0140 	add.w	r1, r5, #64	; 0x40
    f568:	f7f9 fef0 	bl	934c <strcmp>
    f56c:	b120      	cbz	r0, f578 <close+0x3c>
		return -EBUSY;
    f56e:	f06f 040f 	mvn.w	r4, #15
}
    f572:	4620      	mov	r0, r4
    f574:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (strcmp("", rpmsg_ept->name) != 0) {
    f578:	4820      	ldr	r0, [pc, #128]	; (f5fc <close+0xc0>)
    f57a:	f105 01b0 	add.w	r1, r5, #176	; 0xb0
    f57e:	f7f9 fee5 	bl	934c <strcmp>
    f582:	2800      	cmp	r0, #0
    f584:	d1f3      	bne.n	f56e <close+0x32>
	err = ipc_rpmsg_deinit(rpmsg_inst, data->role);
    f586:	4628      	mov	r0, r5
    f588:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    f58c:	f015 ff21 	bl	253d2 <ipc_rpmsg_deinit>
	if (err != 0) {
    f590:	4604      	mov	r4, r0
    f592:	bb70      	cbnz	r0, f5f2 <close+0xb6>
	const struct backend_config_t *conf = instance->config;
    f594:	6871      	ldr	r1, [r6, #4]
	struct backend_data_t *data = instance->data;
    f596:	6936      	ldr	r6, [r6, #16]
		(const struct mbox_driver_api *)channel->dev->api;
    f598:	6948      	ldr	r0, [r1, #20]
	if (api->set_enabled == NULL) {
    f59a:	6883      	ldr	r3, [r0, #8]
    f59c:	691b      	ldr	r3, [r3, #16]
    f59e:	b333      	cbz	r3, f5ee <close+0xb2>
	return api->set_enabled(channel->dev, channel->id, enable);
    f5a0:	4622      	mov	r2, r4
    f5a2:	6989      	ldr	r1, [r1, #24]
    f5a4:	4798      	blx	r3
	if (err != 0) {
    f5a6:	4604      	mov	r4, r0
    f5a8:	bb18      	cbnz	r0, f5f2 <close+0xb6>
	k_work_queue_drain(&data->mbox_wq, 1);
    f5aa:	f506 7630 	add.w	r6, r6, #704	; 0x2c0
    f5ae:	4649      	mov	r1, r9
    f5b0:	4630      	mov	r0, r6
    f5b2:	f011 f827 	bl	20604 <k_work_queue_drain>
	z_impl_k_thread_abort(thread);
    f5b6:	4630      	mov	r0, r6
	err = ipc_static_vrings_deinit(&data->vr, conf->role);
    f5b8:	f505 76e4 	add.w	r6, r5, #456	; 0x1c8
    f5bc:	f001 fa8e 	bl	10adc <z_impl_k_thread_abort>
    f5c0:	4630      	mov	r0, r6
    f5c2:	f8d8 1000 	ldr.w	r1, [r8]
    f5c6:	f015 ff41 	bl	2544c <ipc_static_vrings_deinit>
	if (err != 0) {
    f5ca:	4604      	mov	r4, r0
    f5cc:	b988      	cbnz	r0, f5f2 <close+0xb6>
    f5ce:	4601      	mov	r1, r0
    f5d0:	22e8      	movs	r2, #232	; 0xe8
    f5d2:	4630      	mov	r0, r6
    f5d4:	f01a f927 	bl	29826 <memset>
    f5d8:	4621      	mov	r1, r4
    f5da:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
    f5de:	4628      	mov	r0, r5
    f5e0:	f01a f921 	bl	29826 <memset>
	atomic_set(&data->state, STATE_READY);
    f5e4:	4621      	mov	r1, r4
	atomic_set(&data->state, STATE_INITED);
    f5e6:	4638      	mov	r0, r7
    f5e8:	f015 fe70 	bl	252cc <atomic_set.isra.0>
	return err;
    f5ec:	e7c1      	b.n	f572 <close+0x36>
		return -ENOSYS;
    f5ee:	f06f 0457 	mvn.w	r4, #87	; 0x57
	atomic_set(&data->state, STATE_INITED);
    f5f2:	2102      	movs	r1, #2
    f5f4:	e7f7      	b.n	f5e6 <close+0xaa>
		return -EALREADY;
    f5f6:	f06f 0477 	mvn.w	r4, #119	; 0x77
    f5fa:	e7ba      	b.n	f572 <close+0x36>
    f5fc:	0002f2c2 	.word	0x0002f2c2

0000f600 <bound_cb>:
{
    f600:	b513      	push	{r0, r1, r4, lr}
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
	if (!ept)
    f602:	4604      	mov	r4, r0
    f604:	b140      	cbz	r0, f618 <bound_cb+0x18>
		return RPMSG_ERR_PARAM;

	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
    f606:	2300      	movs	r3, #0
    f608:	2201      	movs	r2, #1
    f60a:	e9cd 3200 	strd	r3, r2, [sp]
    f60e:	4b07      	ldr	r3, [pc, #28]	; (f62c <bound_cb+0x2c>)
    f610:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
    f614:	f00f f8d6 	bl	1e7c4 <rpmsg_send_offchannel_raw>
	if (ept->cb->bound) {
    f618:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    f61a:	681b      	ldr	r3, [r3, #0]
    f61c:	b123      	cbz	r3, f628 <bound_cb+0x28>
		ept->cb->bound(ept->priv);
    f61e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
}
    f620:	b002      	add	sp, #8
    f622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ept->cb->bound(ept->priv);
    f626:	4718      	bx	r3
}
    f628:	b002      	add	sp, #8
    f62a:	bd10      	pop	{r4, pc}
    f62c:	0002f2c2 	.word	0x0002f2c2

0000f630 <send>:
{
    f630:	b513      	push	{r0, r1, r4, lr}
    f632:	4604      	mov	r4, r0
    f634:	4608      	mov	r0, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    f636:	6921      	ldr	r1, [r4, #16]
    f638:	f501 715b 	add.w	r1, r1, #876	; 0x36c
    f63c:	e8d1 1faf 	lda	r1, [r1]
	if (atomic_get(&data->state) != STATE_INITED) {
    f640:	2902      	cmp	r1, #2
    f642:	d110      	bne.n	f666 <send+0x36>
	if (len == 0) {
    f644:	b193      	cbz	r3, f66c <send+0x3c>
	if (!rpmsg_ept) {
    f646:	b1a0      	cbz	r0, f672 <send+0x42>
    f648:	2101      	movs	r1, #1
    f64a:	e9cd 3100 	strd	r3, r1, [sp]
    f64e:	4613      	mov	r3, r2
    f650:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
    f654:	f00f f8b6 	bl	1e7c4 <rpmsg_send_offchannel_raw>
	if (ret == RPMSG_ERR_NO_BUFF) {
    f658:	4b07      	ldr	r3, [pc, #28]	; (f678 <send+0x48>)
		return -ENOMEM;
    f65a:	4298      	cmp	r0, r3
    f65c:	bf08      	it	eq
    f65e:	f06f 000b 	mvneq.w	r0, #11
}
    f662:	b002      	add	sp, #8
    f664:	bd10      	pop	{r4, pc}
		return -EBUSY;
    f666:	f06f 000f 	mvn.w	r0, #15
    f66a:	e7fa      	b.n	f662 <send+0x32>
		return -EBADMSG;
    f66c:	f06f 004c 	mvn.w	r0, #76	; 0x4c
    f670:	e7f7      	b.n	f662 <send+0x32>
		return -ENOENT;
    f672:	f06f 0001 	mvn.w	r0, #1
    f676:	e7f4      	b.n	f662 <send+0x32>
    f678:	fffff82e 	.word	0xfffff82e

0000f67c <register_ept>:
{
    f67c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    f680:	4688      	mov	r8, r1
    f682:	4615      	mov	r5, r2
	struct backend_data_t *data = instance->data;
    f684:	6906      	ldr	r6, [r0, #16]
    f686:	f506 735b 	add.w	r3, r6, #876	; 0x36c
    f68a:	e8d3 3faf 	lda	r3, [r3]
	if (atomic_get(&data->state) != STATE_INITED) {
    f68e:	2b02      	cmp	r3, #2
    f690:	d15f      	bne.n	f752 <register_ept+0xd6>
	if (cfg->name == NULL || cfg->name[0] == '\0') {
    f692:	6813      	ldr	r3, [r2, #0]
    f694:	b923      	cbnz	r3, f6a0 <register_ept+0x24>
		return -EINVAL;
    f696:	f06f 0015 	mvn.w	r0, #21
}
    f69a:	b003      	add	sp, #12
    f69c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (cfg->name == NULL || cfg->name[0] == '\0') {
    f6a0:	781b      	ldrb	r3, [r3, #0]
    f6a2:	2b00      	cmp	r3, #0
    f6a4:	d0f7      	beq.n	f696 <register_ept+0x1a>
			register_ept_on_host(rpmsg_inst, cfg) :
    f6a6:	f8d6 9368 	ldr.w	r9, [r6, #872]	; 0x368
    f6aa:	f1b9 0f00 	cmp.w	r9, #0
    f6ae:	d133      	bne.n	f718 <register_ept+0x9c>
	k_mutex_lock(&rpmsg_inst->mtx, K_FOREVER);
    f6b0:	f506 77d8 	add.w	r7, r6, #432	; 0x1b0
	return z_impl_k_mutex_lock(mutex, timeout);
    f6b4:	f04f 32ff 	mov.w	r2, #4294967295
    f6b8:	f04f 33ff 	mov.w	r3, #4294967295
    f6bc:	4638      	mov	r0, r7
    f6be:	f010 f949 	bl	1f954 <z_impl_k_mutex_lock>
	ept_cached = get_ept(rpmsg_inst, &rpmsg_ept, cfg->name);
    f6c2:	4630      	mov	r0, r6
    f6c4:	682a      	ldr	r2, [r5, #0]
    f6c6:	a901      	add	r1, sp, #4
    f6c8:	f7ff fe48 	bl	f35c <get_ept>
	if (rpmsg_ept == NULL) {
    f6cc:	9c01      	ldr	r4, [sp, #4]
    f6ce:	b91c      	cbnz	r4, f6d8 <register_ept+0x5c>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f6d0:	4638      	mov	r0, r7
    f6d2:	f015 fdf9 	bl	252c8 <k_mutex_unlock.isra.0>
	if (rpmsg_ept == NULL) {
    f6d6:	e7de      	b.n	f696 <register_ept+0x1a>
	rpmsg_ept->cb = &cfg->cb;
    f6d8:	f105 0308 	add.w	r3, r5, #8
    f6dc:	66a3      	str	r3, [r4, #104]	; 0x68
	rpmsg_ept->priv = cfg->priv;
    f6de:	696b      	ldr	r3, [r5, #20]
	rpmsg_ept->bound = false;
    f6e0:	f884 9064 	strb.w	r9, [r4, #100]	; 0x64
	rpmsg_ept->priv = cfg->priv;
    f6e4:	66e3      	str	r3, [r4, #108]	; 0x6c
	rpmsg_ept->ep.priv = rpmsg_ept;
    f6e6:	63e4      	str	r4, [r4, #60]	; 0x3c
	if (ept_cached) {
    f6e8:	b160      	cbz	r0, f704 <register_ept+0x88>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f6ea:	4638      	mov	r0, r7
    f6ec:	f015 fdec 	bl	252c8 <k_mutex_unlock.isra.0>
		advertise_ept(rpmsg_inst, rpmsg_ept, cfg->name, rpmsg_ept->dest);
    f6f0:	4621      	mov	r1, r4
    f6f2:	4630      	mov	r0, r6
    f6f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
    f6f6:	682a      	ldr	r2, [r5, #0]
    f6f8:	f7ff fe0e 	bl	f318 <advertise_ept>
	return 0;
    f6fc:	2000      	movs	r0, #0
	(*token) = rpmsg_ept;
    f6fe:	f8c8 4000 	str.w	r4, [r8]
	return 0;
    f702:	e7ca      	b.n	f69a <register_ept+0x1e>
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    f704:	2220      	movs	r2, #32
    f706:	6829      	ldr	r1, [r5, #0]
    f708:	f104 0040 	add.w	r0, r4, #64	; 0x40
    f70c:	f01a f9cd 	bl	29aaa <strncpy>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f710:	4638      	mov	r0, r7
    f712:	f015 fdd9 	bl	252c8 <k_mutex_unlock.isra.0>
	if (rpmsg_ept == NULL) {
    f716:	e7f1      	b.n	f6fc <register_ept+0x80>
	return get_ept_slot_with_name(rpmsg_inst, "");
    f718:	4630      	mov	r0, r6
    f71a:	490f      	ldr	r1, [pc, #60]	; (f758 <register_ept+0xdc>)
    f71c:	f015 fda1 	bl	25262 <get_ept_slot_with_name>
	if (rpmsg_ept == NULL) {
    f720:	4604      	mov	r4, r0
    f722:	2800      	cmp	r0, #0
    f724:	d0b7      	beq.n	f696 <register_ept+0x1a>
	rpmsg_ept->cb = &cfg->cb;
    f726:	f105 0308 	add.w	r3, r5, #8
    f72a:	6683      	str	r3, [r0, #104]	; 0x68
	rpmsg_ept->priv = cfg->priv;
    f72c:	696b      	ldr	r3, [r5, #20]
	rpmsg_ept->ep.priv = rpmsg_ept;
    f72e:	63c0      	str	r0, [r0, #60]	; 0x3c
	rpmsg_ept->priv = cfg->priv;
    f730:	66c3      	str	r3, [r0, #108]	; 0x6c
	rpmsg_ept->bound = false;
    f732:	2300      	movs	r3, #0
    f734:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
    f738:	2220      	movs	r2, #32
    f73a:	6829      	ldr	r1, [r5, #0]
    f73c:	3040      	adds	r0, #64	; 0x40
    f73e:	f01a f9b4 	bl	29aaa <strncpy>
	err = ipc_rpmsg_register_ept(rpmsg_inst, RPMSG_REMOTE, rpmsg_ept);
    f742:	4622      	mov	r2, r4
    f744:	2101      	movs	r1, #1
    f746:	4630      	mov	r0, r6
    f748:	f000 f83e 	bl	f7c8 <ipc_rpmsg_register_ept>
	if (err != 0) {
    f74c:	2800      	cmp	r0, #0
    f74e:	d0d5      	beq.n	f6fc <register_ept+0x80>
    f750:	e7a1      	b.n	f696 <register_ept+0x1a>
		return -EBUSY;
    f752:	f06f 000f 	mvn.w	r0, #15
    f756:	e7a0      	b.n	f69a <register_ept+0x1e>
    f758:	0002f2c2 	.word	0x0002f2c2

0000f75c <ns_bind_cb>:
{
	rpmsg_destroy_ept(ep);
}

static void ns_bind_cb(struct rpmsg_device *rdev, const char *name, uint32_t dest)
{
    f75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f760:	4605      	mov	r5, r0
    f762:	460e      	mov	r6, r1
    f764:	4690      	mov	r8, r2
	int err;

	p_rvdev = CONTAINER_OF(rdev, struct rpmsg_virtio_device, rdev);
	instance = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);

	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f766:	2700      	movs	r7, #0
	instance = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);
    f768:	f8d0 a0b0 	ldr.w	sl, [r0, #176]	; 0xb0
{
    f76c:	b085      	sub	sp, #20
    f76e:	f5aa 74ae 	sub.w	r4, sl, #348	; 0x15c
		ept = &instance->endpoint[i];

		if (strcmp(name, ept->name) == 0) {
    f772:	4621      	mov	r1, r4
    f774:	4630      	mov	r0, r6
    f776:	f7f9 fde9 	bl	934c <strcmp>
    f77a:	b9e0      	cbnz	r0, f7b6 <ns_bind_cb+0x5a>
			 * The destination address is 'dest' so ns_bind_cb() is
			 * *NOT* called on the REMOTE side. The bound_cb()
			 * function will eventually take care of notifying the
			 * REMOTE side if needed.
			 */
			err = rpmsg_create_ept(&ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f77c:	4b11      	ldr	r3, [pc, #68]	; (f7c4 <ns_bind_cb+0x68>)
		ept = &instance->endpoint[i];
    f77e:	f1a4 0b40 	sub.w	fp, r4, #64	; 0x40
			err = rpmsg_create_ept(&ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f782:	9302      	str	r3, [sp, #8]
    f784:	f8da 3010 	ldr.w	r3, [sl, #16]
    f788:	4632      	mov	r2, r6
    f78a:	e9cd 8300 	strd	r8, r3, [sp]
    f78e:	4629      	mov	r1, r5
    f790:	f04f 33ff 	mov.w	r3, #4294967295
    f794:	4658      	mov	r0, fp
    f796:	f5aa 79ce 	sub.w	r9, sl, #412	; 0x19c
    f79a:	f00f f85f 	bl	1e85c <rpmsg_create_ept>
					       dest, instance->cb, rpmsg_service_unbind);
			if (err != 0) {
    f79e:	b960      	cbnz	r0, f7ba <ns_bind_cb+0x5e>
				return;
			}

			ept->bound = true;
    f7a0:	2370      	movs	r3, #112	; 0x70
    f7a2:	2201      	movs	r2, #1
    f7a4:	fb03 9307 	mla	r3, r3, r7, r9
    f7a8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			if (instance->bound_cb) {
    f7ac:	f8da 300c 	ldr.w	r3, [sl, #12]
    f7b0:	b10b      	cbz	r3, f7b6 <ns_bind_cb+0x5a>
				instance->bound_cb(ept);
    f7b2:	4658      	mov	r0, fp
    f7b4:	4798      	blx	r3
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f7b6:	3470      	adds	r4, #112	; 0x70
    f7b8:	b117      	cbz	r7, f7c0 <ns_bind_cb+0x64>
			}
		}
	}
}
    f7ba:	b005      	add	sp, #20
    f7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f7c0:	2701      	movs	r7, #1
    f7c2:	e7d6      	b.n	f772 <ns_bind_cb+0x16>
    f7c4:	000253cf 	.word	0x000253cf

0000f7c8 <ipc_rpmsg_register_ept>:

int ipc_rpmsg_register_ept(struct ipc_rpmsg_instance *instance, unsigned int role,
			   struct ipc_rpmsg_ept *ept)
{
    f7c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    f7ca:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!instance || !ept) {
    f7cc:	b190      	cbz	r0, f7f4 <ipc_rpmsg_register_ept+0x2c>
    f7ce:	b18a      	cbz	r2, f7f4 <ipc_rpmsg_register_ept+0x2c>
		return -EINVAL;
	}

	rdev = rpmsg_virtio_get_rpmsg_device(&instance->rvdev);

	if (role == RPMSG_REMOTE) {
    f7d0:	2901      	cmp	r1, #1
    f7d2:	d112      	bne.n	f7fa <ipc_rpmsg_register_ept+0x32>
		/*
		 * The destination address is RPMSG_ADDR_ANY, this will trigger
		 * the ns_bind_cb() callback function on the HOST side.
		 */
		return rpmsg_create_ept(&ept->ep, rdev, ept->name, RPMSG_ADDR_ANY,
    f7d4:	4b0a      	ldr	r3, [pc, #40]	; (f800 <ipc_rpmsg_register_ept+0x38>)
    f7d6:	f100 01e0 	add.w	r1, r0, #224	; 0xe0
    f7da:	9302      	str	r3, [sp, #8]
    f7dc:	f8d0 31ac 	ldr.w	r3, [r0, #428]	; 0x1ac
    f7e0:	3240      	adds	r2, #64	; 0x40
    f7e2:	9301      	str	r3, [sp, #4]
    f7e4:	f04f 33ff 	mov.w	r3, #4294967295
    f7e8:	4620      	mov	r0, r4
    f7ea:	9300      	str	r3, [sp, #0]
    f7ec:	f00f f836 	bl	1e85c <rpmsg_create_ept>
					RPMSG_ADDR_ANY, instance->cb, rpmsg_service_unbind);
	}

	return RPMSG_SUCCESS;
}
    f7f0:	b004      	add	sp, #16
    f7f2:	bd10      	pop	{r4, pc}
		return -EINVAL;
    f7f4:	f06f 0015 	mvn.w	r0, #21
    f7f8:	e7fa      	b.n	f7f0 <ipc_rpmsg_register_ept+0x28>
	return RPMSG_SUCCESS;
    f7fa:	2000      	movs	r0, #0
    f7fc:	e7f8      	b.n	f7f0 <ipc_rpmsg_register_ept+0x28>
    f7fe:	bf00      	nop
    f800:	000253cf 	.word	0x000253cf

0000f804 <ipc_rpmsg_init>:
		   unsigned int buffer_size,
		   struct metal_io_region *shm_io,
		   struct virtio_device *vdev,
		   void *shb, size_t size,
		   rpmsg_ns_bind_cb p_bind_cb)
{
    f804:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f808:	b087      	sub	sp, #28
    f80a:	460e      	mov	r6, r1
    f80c:	e9dd 810e 	ldrd	r8, r1, [sp, #56]	; 0x38
    f810:	4614      	mov	r4, r2
    f812:	e9dd 2510 	ldrd	r2, r5, [sp, #64]	; 0x40
    f816:	461f      	mov	r7, r3
	rpmsg_ns_bind_cb bind_cb = p_bind_cb;

	if (!instance || !shb) {
    f818:	b330      	cbz	r0, f868 <ipc_rpmsg_init+0x64>
    f81a:	b329      	cbz	r1, f868 <ipc_rpmsg_init+0x64>
		return -EINVAL;
	}

	if (p_bind_cb == NULL) {
		bind_cb = ns_bind_cb;
    f81c:	f8df c050 	ldr.w	ip, [pc, #80]	; f870 <ipc_rpmsg_init+0x6c>
		config.h2r_buf_size = (uint32_t) buffer_size;
		config.r2h_buf_size = (uint32_t) buffer_size;

		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);

		return rpmsg_init_vdev_with_config(&instance->rvdev, vdev, bind_cb,
    f820:	f100 09e0 	add.w	r9, r0, #224	; 0xe0
		bind_cb = ns_bind_cb;
    f824:	2d00      	cmp	r5, #0
    f826:	bf08      	it	eq
    f828:	4665      	moveq	r5, ip
	if (role == RPMSG_HOST) {
    f82a:	b99e      	cbnz	r6, f854 <ipc_rpmsg_init+0x50>
		config.r2h_buf_size = (uint32_t) buffer_size;
    f82c:	e9cd 4403 	strd	r4, r4, [sp, #12]
		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);
    f830:	f500 74ce 	add.w	r4, r0, #412	; 0x19c
    f834:	4620      	mov	r0, r4
		struct rpmsg_virtio_config config = { 0 };
    f836:	9605      	str	r6, [sp, #20]
		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);
    f838:	f019 fd5c 	bl	292f4 <rpmsg_virtio_init_shm_pool>
		return rpmsg_init_vdev_with_config(&instance->rvdev, vdev, bind_cb,
    f83c:	ab03      	add	r3, sp, #12
    f83e:	e9cd 4300 	strd	r4, r3, [sp]
    f842:	462a      	mov	r2, r5
    f844:	463b      	mov	r3, r7
    f846:	4641      	mov	r1, r8
    f848:	4648      	mov	r0, r9
    f84a:	f00f f9d1 	bl	1ebf0 <rpmsg_init_vdev_with_config>
						   shm_io, &instance->shm_pool,
						   &config);
	} else {
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
	}
}
    f84e:	b007      	add	sp, #28
    f850:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
    f854:	2200      	movs	r2, #0
    f856:	4641      	mov	r1, r8
    f858:	920e      	str	r2, [sp, #56]	; 0x38
    f85a:	4648      	mov	r0, r9
    f85c:	462a      	mov	r2, r5
}
    f85e:	b007      	add	sp, #28
    f860:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
    f864:	f00f baee 	b.w	1ee44 <rpmsg_init_vdev>
		return -EINVAL;
    f868:	f06f 0015 	mvn.w	r0, #21
    f86c:	e7ef      	b.n	f84e <ipc_rpmsg_init+0x4a>
    f86e:	bf00      	nop
    f870:	0000f75d 	.word	0x0000f75d

0000f874 <ipc_static_vrings_init>:

	return 0;
}

int ipc_static_vrings_init(struct ipc_static_vrings *vr, unsigned int role)
{
    f874:	b5f0      	push	{r4, r5, r6, r7, lr}
    f876:	460e      	mov	r6, r1
	int err = 0;

	if (!vr) {
    f878:	4604      	mov	r4, r0
{
    f87a:	b089      	sub	sp, #36	; 0x24
	if (!vr) {
    f87c:	2800      	cmp	r0, #0
    f87e:	d06f      	beq.n	f960 <ipc_static_vrings_init+0xec>
		return -EINVAL;
	}

	vr->shm_device.name = SHM_DEVICE_NAME;
	vr->shm_device.num_regions = 1;
    f880:	2301      	movs	r3, #1
	vr->shm_physmap[0] = vr->shm_addr;
    f882:	4602      	mov	r2, r0
	vr->shm_device.num_regions = 1;
    f884:	63c3      	str	r3, [r0, #60]	; 0x3c

	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f886:	2300      	movs	r3, #0
	vr->shm_physmap[0] = vr->shm_addr;
    f888:	f8d0 1098 	ldr.w	r1, [r0, #152]	; 0x98
	vr->shm_device.name = SHM_DEVICE_NAME;
    f88c:	4f36      	ldr	r7, [pc, #216]	; (f968 <ipc_static_vrings_init+0xf4>)
	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f88e:	3040      	adds	r0, #64	; 0x40
	vr->shm_device.name = SHM_DEVICE_NAME;
    f890:	f840 7c0c 	str.w	r7, [r0, #-12]
	vr->shm_physmap[0] = vr->shm_addr;
    f894:	f842 1f30 	str.w	r1, [r2, #48]!
	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f898:	e9cd 3301 	strd	r3, r3, [sp, #4]
    f89c:	f04f 33ff 	mov.w	r3, #4294967295
    f8a0:	9300      	str	r3, [sp, #0]
    f8a2:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    f8a4:	f019 f88f 	bl	289c6 <metal_io_init>
	struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
    f8a8:	4a30      	ldr	r2, [pc, #192]	; (f96c <ipc_static_vrings_init+0xf8>)
    f8aa:	ab06      	add	r3, sp, #24
    f8ac:	e892 0003 	ldmia.w	r2, {r0, r1}
    f8b0:	e883 0003 	stmia.w	r3, {r0, r1}
	err = metal_init(&metal_params);
    f8b4:	4618      	mov	r0, r3
    f8b6:	f00e fea5 	bl	1e604 <metal_init>
	if (err != 0) {
    f8ba:	4605      	mov	r5, r0
    f8bc:	b9d8      	cbnz	r0, f8f6 <ipc_static_vrings_init+0x82>
	err = metal_register_generic_device(&vr->shm_device);
    f8be:	f104 0034 	add.w	r0, r4, #52	; 0x34
    f8c2:	f00e fe7f 	bl	1e5c4 <metal_register_generic_device>
	if (err != 0) {
    f8c6:	4605      	mov	r5, r0
    f8c8:	b9a8      	cbnz	r0, f8f6 <ipc_static_vrings_init+0x82>
	err = metal_device_open("generic", SHM_DEVICE_NAME, &device);
    f8ca:	4639      	mov	r1, r7
    f8cc:	4828      	ldr	r0, [pc, #160]	; (f970 <ipc_static_vrings_init+0xfc>)
    f8ce:	aa05      	add	r2, sp, #20
    f8d0:	f019 f851 	bl	28976 <metal_device_open>
	if (err != 0) {
    f8d4:	4605      	mov	r5, r0
    f8d6:	b970      	cbnz	r0, f8f6 <ipc_static_vrings_init+0x82>
	vr->shm_io = metal_device_io_region(device, 0);
    f8d8:	9b05      	ldr	r3, [sp, #20]
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned int index)
{
	return (index < device->num_regions
		? &device->regions[index]
		: NULL);
    f8da:	689a      	ldr	r2, [r3, #8]
    f8dc:	b172      	cbz	r2, f8fc <ipc_static_vrings_init+0x88>
    f8de:	330c      	adds	r3, #12
	vr->vq[RPMSG_VQ_0] = virtqueue_allocate(vr->vring_size);
    f8e0:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
	vr->shm_io = metal_device_io_region(device, 0);
    f8e4:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	vr->vq[RPMSG_VQ_0] = virtqueue_allocate(vr->vring_size);
    f8e8:	f015 fda2 	bl	25430 <virtqueue_allocate>
    f8ec:	f8c4 00d4 	str.w	r0, [r4, #212]	; 0xd4
	if (vr->vq[RPMSG_VQ_0] == NULL) {
    f8f0:	b930      	cbnz	r0, f900 <ipc_static_vrings_init+0x8c>
		return -ENOMEM;
    f8f2:	f06f 050b 	mvn.w	r5, #11
	if (err != 0) {
		return err;
	}

	return vq_setup(vr, role);
}
    f8f6:	4628      	mov	r0, r5
    f8f8:	b009      	add	sp, #36	; 0x24
    f8fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f8fc:	4603      	mov	r3, r0
    f8fe:	e7ef      	b.n	f8e0 <ipc_static_vrings_init+0x6c>
	vr->vq[RPMSG_VQ_1] = virtqueue_allocate(vr->vring_size);
    f900:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    f904:	f015 fd94 	bl	25430 <virtqueue_allocate>
    f908:	f8c4 00d8 	str.w	r0, [r4, #216]	; 0xd8
	if (vr->vq[RPMSG_VQ_1] == NULL) {
    f90c:	2800      	cmp	r0, #0
    f90e:	d0f0      	beq.n	f8f2 <ipc_static_vrings_init+0x7e>
	vr->rvrings[RPMSG_VQ_0].info.vaddr = (void *) vr->tx_addr;
    f910:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
	vr->rvrings[RPMSG_VQ_0].io = vr->shm_io;
    f914:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
	vr->rvrings[RPMSG_VQ_0].info.vaddr = (void *) vr->tx_addr;
    f918:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	vr->rvrings[RPMSG_VQ_0].info.align = VRING_ALIGNMENT;
    f91c:	2304      	movs	r3, #4
    f91e:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
	vr->rvrings[RPMSG_VQ_1].info.align = VRING_ALIGNMENT;
    f922:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	vr->vdev.vrings_num = VRING_COUNT;
    f926:	2302      	movs	r3, #2
    f928:	62a3      	str	r3, [r4, #40]	; 0x28
	vr->vdev.func = &dispatch;
    f92a:	4b12      	ldr	r3, [pc, #72]	; (f974 <ipc_static_vrings_init+0x100>)
	vr->rvrings[RPMSG_VQ_0].info.num_descs = vr->vring_size;
    f92c:	f8b4 2094 	ldrh.w	r2, [r4, #148]	; 0x94
	vr->rvrings[RPMSG_VQ_0].vq = vr->vq[RPMSG_VQ_0];
    f930:	f8d4 70d4 	ldr.w	r7, [r4, #212]	; 0xd4
	vr->rvrings[RPMSG_VQ_0].io = vr->shm_io;
    f934:	f8c4 10b8 	str.w	r1, [r4, #184]	; 0xb8
	vr->rvrings[RPMSG_VQ_1].io = vr->shm_io;
    f938:	f8c4 10d0 	str.w	r1, [r4, #208]	; 0xd0
	vr->rvrings[RPMSG_VQ_1].info.vaddr = (void *) vr->rx_addr;
    f93c:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
	vr->vdev.func = &dispatch;
    f940:	6223      	str	r3, [r4, #32]
	vr->vdev.vrings_info = &vr->rvrings[0];
    f942:	f104 03a4 	add.w	r3, r4, #164	; 0xa4
	vr->rvrings[RPMSG_VQ_0].info.num_descs = vr->vring_size;
    f946:	f8a4 20b0 	strh.w	r2, [r4, #176]	; 0xb0
	vr->rvrings[RPMSG_VQ_0].vq = vr->vq[RPMSG_VQ_0];
    f94a:	f8c4 70a4 	str.w	r7, [r4, #164]	; 0xa4
	vr->rvrings[RPMSG_VQ_1].info.vaddr = (void *) vr->rx_addr;
    f94e:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	vr->rvrings[RPMSG_VQ_1].info.num_descs = vr->vring_size;
    f952:	f8a4 20c8 	strh.w	r2, [r4, #200]	; 0xc8
	vr->rvrings[RPMSG_VQ_1].vq = vr->vq[RPMSG_VQ_1];
    f956:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc
	vr->vdev.role = role;
    f95a:	61a6      	str	r6, [r4, #24]
	vr->vdev.vrings_info = &vr->rvrings[0];
    f95c:	62e3      	str	r3, [r4, #44]	; 0x2c
	return 0;
    f95e:	e7ca      	b.n	f8f6 <ipc_static_vrings_init+0x82>
		return -EINVAL;
    f960:	f06f 0515 	mvn.w	r5, #21
    f964:	e7c7      	b.n	f8f6 <ipc_static_vrings_init+0x82>
    f966:	bf00      	nop
    f968:	0002cbab 	.word	0x0002cbab
    f96c:	0002a824 	.word	0x0002a824
    f970:	0002cbb5 	.word	0x0002cbb5
    f974:	0002ad64 	.word	0x0002ad64

0000f978 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    f978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f97c:	4605      	mov	r5, r0
	__asm__ volatile(
    f97e:	f04f 0320 	mov.w	r3, #32
    f982:	f3ef 8611 	mrs	r6, BASEPRI
    f986:	f383 8812 	msr	BASEPRI_MAX, r3
    f98a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    f98e:	4820      	ldr	r0, [pc, #128]	; (fa10 <pm_state_notify+0x98>)
    f990:	f00f ff8a 	bl	1f8a8 <z_spin_lock_valid>
    f994:	b968      	cbnz	r0, f9b2 <pm_state_notify+0x3a>
    f996:	2394      	movs	r3, #148	; 0x94
    f998:	4a1e      	ldr	r2, [pc, #120]	; (fa14 <pm_state_notify+0x9c>)
    f99a:	491f      	ldr	r1, [pc, #124]	; (fa18 <pm_state_notify+0xa0>)
    f99c:	481f      	ldr	r0, [pc, #124]	; (fa1c <pm_state_notify+0xa4>)
    f99e:	f015 f9a2 	bl	24ce6 <assert_print>
    f9a2:	491b      	ldr	r1, [pc, #108]	; (fa10 <pm_state_notify+0x98>)
    f9a4:	481e      	ldr	r0, [pc, #120]	; (fa20 <pm_state_notify+0xa8>)
    f9a6:	f015 f99e 	bl	24ce6 <assert_print>
    f9aa:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f9ac:	4819      	ldr	r0, [pc, #100]	; (fa14 <pm_state_notify+0x9c>)
    f9ae:	f015 f993 	bl	24cd8 <assert_post_action>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    f9b2:	f04f 090c 	mov.w	r9, #12
	z_spin_lock_set_owner(l);
    f9b6:	4816      	ldr	r0, [pc, #88]	; (fa10 <pm_state_notify+0x98>)
    f9b8:	f00f ff92 	bl	1f8e0 <z_spin_lock_set_owner>
	return list->head;
    f9bc:	4b19      	ldr	r3, [pc, #100]	; (fa24 <pm_state_notify+0xac>)
    f9be:	4f1a      	ldr	r7, [pc, #104]	; (fa28 <pm_state_notify+0xb0>)
    f9c0:	681c      	ldr	r4, [r3, #0]
    f9c2:	f8df 8068 	ldr.w	r8, [pc, #104]	; fa2c <pm_state_notify+0xb4>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    f9c6:	b97c      	cbnz	r4, f9e8 <pm_state_notify+0x70>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f9c8:	4811      	ldr	r0, [pc, #68]	; (fa10 <pm_state_notify+0x98>)
    f9ca:	f00f ff7b 	bl	1f8c4 <z_spin_unlock_valid>
    f9ce:	b9c8      	cbnz	r0, fa04 <pm_state_notify+0x8c>
    f9d0:	23c2      	movs	r3, #194	; 0xc2
    f9d2:	4a10      	ldr	r2, [pc, #64]	; (fa14 <pm_state_notify+0x9c>)
    f9d4:	4916      	ldr	r1, [pc, #88]	; (fa30 <pm_state_notify+0xb8>)
    f9d6:	4811      	ldr	r0, [pc, #68]	; (fa1c <pm_state_notify+0xa4>)
    f9d8:	f015 f985 	bl	24ce6 <assert_print>
    f9dc:	490c      	ldr	r1, [pc, #48]	; (fa10 <pm_state_notify+0x98>)
    f9de:	4815      	ldr	r0, [pc, #84]	; (fa34 <pm_state_notify+0xbc>)
    f9e0:	f015 f981 	bl	24ce6 <assert_print>
    f9e4:	21c2      	movs	r1, #194	; 0xc2
    f9e6:	e7e1      	b.n	f9ac <pm_state_notify+0x34>
			callback = notifier->state_exit;
    f9e8:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    f9ec:	2d00      	cmp	r5, #0
    f9ee:	bf18      	it	ne
    f9f0:	4613      	movne	r3, r2
		if (callback) {
    f9f2:	b12b      	cbz	r3, fa00 <pm_state_notify+0x88>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    f9f4:	f898 2014 	ldrb.w	r2, [r8, #20]
    f9f8:	fb09 f202 	mul.w	r2, r9, r2
    f9fc:	5cb8      	ldrb	r0, [r7, r2]
    f9fe:	4798      	blx	r3
	return node->next;
    fa00:	6824      	ldr	r4, [r4, #0]
    fa02:	e7e0      	b.n	f9c6 <pm_state_notify+0x4e>
	__asm__ volatile(
    fa04:	f386 8811 	msr	BASEPRI, r6
    fa08:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    fa0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    fa10:	20020f84 	.word	0x20020f84
    fa14:	0002c4ba 	.word	0x0002c4ba
    fa18:	0002c513 	.word	0x0002c513
    fa1c:	0002b6a9 	.word	0x0002b6a9
    fa20:	0002c528 	.word	0x0002c528
    fa24:	20020fa4 	.word	0x20020fa4
    fa28:	20020f98 	.word	0x20020f98
    fa2c:	20021500 	.word	0x20021500
    fa30:	0002c4e7 	.word	0x0002c4e7
    fa34:	0002c4fe 	.word	0x0002c4fe

0000fa38 <pm_system_resume>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    fa38:	2201      	movs	r2, #1

void pm_system_resume(void)
{
    fa3a:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    fa3c:	4b16      	ldr	r3, [pc, #88]	; (fa98 <pm_system_resume+0x60>)
    fa3e:	7d1c      	ldrb	r4, [r3, #20]
    fa40:	f004 031f 	and.w	r3, r4, #31
    fa44:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    fa46:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    fa48:	4b14      	ldr	r3, [pc, #80]	; (fa9c <pm_system_resume+0x64>)
    fa4a:	0961      	lsrs	r1, r4, #5
    fa4c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    fa50:	e8d3 1fef 	ldaex	r1, [r3]
    fa54:	ea01 0500 	and.w	r5, r1, r0
    fa58:	e8c3 5fe6 	stlex	r6, r5, [r3]
    fa5c:	2e00      	cmp	r6, #0
    fa5e:	d1f7      	bne.n	fa50 <pm_system_resume+0x18>
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    fa60:	420a      	tst	r2, r1
    fa62:	d013      	beq.n	fa8c <pm_system_resume+0x54>
	if (pm_state_exit_post_ops != NULL) {
    fa64:	4b0e      	ldr	r3, [pc, #56]	; (faa0 <pm_system_resume+0x68>)
    fa66:	4d0f      	ldr	r5, [pc, #60]	; (faa4 <pm_system_resume+0x6c>)
    fa68:	b18b      	cbz	r3, fa8e <pm_system_resume+0x56>
		pm_state_exit_post_ops(info->state, info->substate_id);
    fa6a:	230c      	movs	r3, #12
    fa6c:	4363      	muls	r3, r4
    fa6e:	18ea      	adds	r2, r5, r3
    fa70:	7851      	ldrb	r1, [r2, #1]
    fa72:	5ce8      	ldrb	r0, [r5, r3]
    fa74:	f015 f97c 	bl	24d70 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    fa78:	2000      	movs	r0, #0
    fa7a:	f7ff ff7d 	bl	f978 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    fa7e:	230c      	movs	r3, #12
    fa80:	435c      	muls	r4, r3
    fa82:	2300      	movs	r3, #0
    fa84:	192a      	adds	r2, r5, r4
    fa86:	512b      	str	r3, [r5, r4]
    fa88:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    fa8c:	bd70      	pop	{r4, r5, r6, pc}
    fa8e:	f383 8811 	msr	BASEPRI, r3
    fa92:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    fa96:	e7ef      	b.n	fa78 <pm_system_resume+0x40>
    fa98:	20021500 	.word	0x20021500
    fa9c:	20020fac 	.word	0x20020fac
    faa0:	00024d71 	.word	0x00024d71
    faa4:	20020f98 	.word	0x20020f98

0000faa8 <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    faa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    faac:	4b45      	ldr	r3, [pc, #276]	; (fbc4 <pm_system_suspend+0x11c>)
{
    faae:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    fab0:	7d1d      	ldrb	r5, [r3, #20]
	__asm__ volatile(
    fab2:	f04f 0320 	mov.w	r3, #32
    fab6:	f3ef 8811 	mrs	r8, BASEPRI
    faba:	f383 8812 	msr	BASEPRI_MAX, r3
    fabe:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    fac2:	4841      	ldr	r0, [pc, #260]	; (fbc8 <pm_system_suspend+0x120>)
    fac4:	f00f fef0 	bl	1f8a8 <z_spin_lock_valid>
    fac8:	b968      	cbnz	r0, fae6 <pm_system_suspend+0x3e>
    faca:	2394      	movs	r3, #148	; 0x94
    facc:	4a3f      	ldr	r2, [pc, #252]	; (fbcc <pm_system_suspend+0x124>)
    face:	4940      	ldr	r1, [pc, #256]	; (fbd0 <pm_system_suspend+0x128>)
    fad0:	4840      	ldr	r0, [pc, #256]	; (fbd4 <pm_system_suspend+0x12c>)
    fad2:	f015 f908 	bl	24ce6 <assert_print>
    fad6:	493c      	ldr	r1, [pc, #240]	; (fbc8 <pm_system_suspend+0x120>)
    fad8:	483f      	ldr	r0, [pc, #252]	; (fbd8 <pm_system_suspend+0x130>)
    fada:	f015 f904 	bl	24ce6 <assert_print>
    fade:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    fae0:	483a      	ldr	r0, [pc, #232]	; (fbcc <pm_system_suspend+0x124>)
    fae2:	f015 f8f9 	bl	24cd8 <assert_post_action>
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    fae6:	240c      	movs	r4, #12
    fae8:	436c      	muls	r4, r5
	z_spin_lock_set_owner(l);
    faea:	4837      	ldr	r0, [pc, #220]	; (fbc8 <pm_system_suspend+0x120>)
    faec:	f00f fef8 	bl	1f8e0 <z_spin_lock_set_owner>
    faf0:	4b3a      	ldr	r3, [pc, #232]	; (fbdc <pm_system_suspend+0x134>)
    faf2:	4e3b      	ldr	r6, [pc, #236]	; (fbe0 <pm_system_suspend+0x138>)
    faf4:	5d19      	ldrb	r1, [r3, r4]
    faf6:	191a      	adds	r2, r3, r4
    faf8:	b1b9      	cbz	r1, fb2a <pm_system_suspend+0x82>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    fafa:	ca07      	ldmia	r2, {r0, r1, r2}
    fafc:	eb06 0c04 	add.w	ip, r6, r4
    fb00:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    fb04:	2200      	movs	r2, #0
    fb06:	551a      	strb	r2, [r3, r4]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    fb08:	482f      	ldr	r0, [pc, #188]	; (fbc8 <pm_system_suspend+0x120>)
    fb0a:	f00f fedb 	bl	1f8c4 <z_spin_unlock_valid>
    fb0e:	4604      	mov	r4, r0
    fb10:	b9b0      	cbnz	r0, fb40 <pm_system_suspend+0x98>
    fb12:	23c2      	movs	r3, #194	; 0xc2
    fb14:	4a2d      	ldr	r2, [pc, #180]	; (fbcc <pm_system_suspend+0x124>)
    fb16:	4933      	ldr	r1, [pc, #204]	; (fbe4 <pm_system_suspend+0x13c>)
    fb18:	482e      	ldr	r0, [pc, #184]	; (fbd4 <pm_system_suspend+0x12c>)
    fb1a:	f015 f8e4 	bl	24ce6 <assert_print>
    fb1e:	492a      	ldr	r1, [pc, #168]	; (fbc8 <pm_system_suspend+0x120>)
    fb20:	4831      	ldr	r0, [pc, #196]	; (fbe8 <pm_system_suspend+0x140>)
    fb22:	f015 f8e0 	bl	24ce6 <assert_print>
    fb26:	21c2      	movs	r1, #194	; 0xc2
    fb28:	e7da      	b.n	fae0 <pm_system_suspend+0x38>
	} else {
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    fb2a:	4639      	mov	r1, r7
    fb2c:	4628      	mov	r0, r5
    fb2e:	f000 f865 	bl	fbfc <pm_policy_next_state>
		if (info != NULL) {
    fb32:	2800      	cmp	r0, #0
    fb34:	d0e8      	beq.n	fb08 <pm_system_suspend+0x60>
			z_cpus_pm_state[id] = *info;
    fb36:	c807      	ldmia	r0, {r0, r1, r2}
    fb38:	4434      	add	r4, r6
    fb3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    fb3e:	e7e3      	b.n	fb08 <pm_system_suspend+0x60>
	__asm__ volatile(
    fb40:	f388 8811 	msr	BASEPRI, r8
    fb44:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    fb48:	230c      	movs	r3, #12
    fb4a:	436b      	muls	r3, r5
    fb4c:	18f2      	adds	r2, r6, r3
    fb4e:	5cf3      	ldrb	r3, [r6, r3]
    fb50:	b3ab      	cbz	r3, fbbe <pm_system_suspend+0x116>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    fb52:	1c7b      	adds	r3, r7, #1
    fb54:	d00f      	beq.n	fb76 <pm_system_suspend+0xce>
			return (uint32_t)((t * to_hz + off) / from_hz);
    fb56:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    fb5a:	2100      	movs	r1, #0
    fb5c:	f8d2 e008 	ldr.w	lr, [r2, #8]
    fb60:	4822      	ldr	r0, [pc, #136]	; (fbec <pm_system_suspend+0x144>)
    fb62:	2300      	movs	r3, #0
    fb64:	fbee 010c 	umlal	r0, r1, lr, ip
    fb68:	4a21      	ldr	r2, [pc, #132]	; (fbf0 <pm_system_suspend+0x148>)
    fb6a:	f7f9 f9c1 	bl	8ef0 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    fb6e:	2101      	movs	r1, #1
    fb70:	1a38      	subs	r0, r7, r0
    fb72:	f012 fb77 	bl	22264 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    fb76:	f011 f9f5 	bl	20f64 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    fb7a:	2001      	movs	r0, #1
    fb7c:	f7ff fefc 	bl	f978 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    fb80:	4b1c      	ldr	r3, [pc, #112]	; (fbf4 <pm_system_suspend+0x14c>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    fb82:	096a      	lsrs	r2, r5, #5
    fb84:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    fb88:	2201      	movs	r2, #1
    fb8a:	f005 011f 	and.w	r1, r5, #31
    fb8e:	408a      	lsls	r2, r1
    fb90:	e8d3 0fef 	ldaex	r0, [r3]
    fb94:	4310      	orrs	r0, r2
    fb96:	e8c3 0fe1 	stlex	r1, r0, [r3]
    fb9a:	2900      	cmp	r1, #0
    fb9c:	d1f8      	bne.n	fb90 <pm_system_suspend+0xe8>
	if (pm_state_set != NULL) {
    fb9e:	4b16      	ldr	r3, [pc, #88]	; (fbf8 <pm_system_suspend+0x150>)
    fba0:	b133      	cbz	r3, fbb0 <pm_system_suspend+0x108>
		pm_state_set(info->state, info->substate_id);
    fba2:	230c      	movs	r3, #12
    fba4:	436b      	muls	r3, r5
    fba6:	18f2      	adds	r2, r6, r3
    fba8:	7851      	ldrb	r1, [r2, #1]
    fbaa:	5cf0      	ldrb	r0, [r6, r3]
    fbac:	f015 f8d4 	bl	24d58 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    fbb0:	f7ff ff42 	bl	fa38 <pm_system_resume>
	k_sched_unlock();
    fbb4:	f011 fa42 	bl	2103c <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
}
    fbb8:	4620      	mov	r0, r4
    fbba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return false;
    fbbe:	461c      	mov	r4, r3
    fbc0:	e7fa      	b.n	fbb8 <pm_system_suspend+0x110>
    fbc2:	bf00      	nop
    fbc4:	20021500 	.word	0x20021500
    fbc8:	20020f88 	.word	0x20020f88
    fbcc:	0002c4ba 	.word	0x0002c4ba
    fbd0:	0002c513 	.word	0x0002c513
    fbd4:	0002b6a9 	.word	0x0002b6a9
    fbd8:	0002c528 	.word	0x0002c528
    fbdc:	20020f8c 	.word	0x20020f8c
    fbe0:	20020f98 	.word	0x20020f98
    fbe4:	0002c4e7 	.word	0x0002c4e7
    fbe8:	0002c4fe 	.word	0x0002c4fe
    fbec:	000f423f 	.word	0x000f423f
    fbf0:	000f4240 	.word	0x000f4240
    fbf4:	20020fac 	.word	0x20020fac
    fbf8:	00024d59 	.word	0x00024d59

0000fbfc <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    fbfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fc00:	b085      	sub	sp, #20
    fc02:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    fc04:	a903      	add	r1, sp, #12
    fc06:	f000 f843 	bl	fc90 <pm_state_cpu_get_all>
    fc0a:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    fc0e:	4604      	mov	r4, r0
    fc10:	f04f 0b00 	mov.w	fp, #0

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    fc14:	4b1b      	ldr	r3, [pc, #108]	; (fc84 <pm_policy_next_state+0x88>)
    fc16:	9d03      	ldr	r5, [sp, #12]
    fc18:	f8d3 a000 	ldr.w	sl, [r3]
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    fc1c:	1e43      	subs	r3, r0, #1
    fc1e:	b21b      	sxth	r3, r3
    fc20:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    fc24:	f8df 8060 	ldr.w	r8, [pc, #96]	; fc88 <pm_policy_next_state+0x8c>
    fc28:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    fc2c:	b924      	cbnz	r4, fc38 <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    fc2e:	46a1      	mov	r9, r4
}
    fc30:	4648      	mov	r0, r9
    fc32:	b005      	add	sp, #20
    fc34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fc38:	46c4      	mov	ip, r8
    fc3a:	4659      	mov	r1, fp
    fc3c:	6868      	ldr	r0, [r5, #4]
    fc3e:	2300      	movs	r3, #0
    fc40:	fbe0 c107 	umlal	ip, r1, r0, r7
    fc44:	4a11      	ldr	r2, [pc, #68]	; (fc8c <pm_policy_next_state+0x90>)
    fc46:	4660      	mov	r0, ip
    fc48:	f7f9 f952 	bl	8ef0 <__aeabi_uldivmod>
    fc4c:	46c4      	mov	ip, r8
    fc4e:	4659      	mov	r1, fp
    fc50:	9001      	str	r0, [sp, #4]
    fc52:	68a8      	ldr	r0, [r5, #8]
    fc54:	2300      	movs	r3, #0
    fc56:	fbe0 c107 	umlal	ip, r1, r0, r7
    fc5a:	4a0c      	ldr	r2, [pc, #48]	; (fc8c <pm_policy_next_state+0x90>)
    fc5c:	4660      	mov	r0, ip
    fc5e:	f7f9 f947 	bl	8ef0 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    fc62:	f1ba 3fff 	cmp.w	sl, #4294967295
		const struct pm_state_info *state = &cpu_states[i];
    fc66:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    fc68:	d001      	beq.n	fc6e <pm_policy_next_state+0x72>
    fc6a:	4582      	cmp	sl, r0
    fc6c:	d905      	bls.n	fc7a <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    fc6e:	1c73      	adds	r3, r6, #1
    fc70:	d0de      	beq.n	fc30 <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    fc72:	9b01      	ldr	r3, [sp, #4]
    fc74:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    fc76:	42b0      	cmp	r0, r6
    fc78:	d9da      	bls.n	fc30 <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    fc7a:	3c01      	subs	r4, #1
    fc7c:	b2a4      	uxth	r4, r4
    fc7e:	3d0c      	subs	r5, #12
    fc80:	e7d4      	b.n	fc2c <pm_policy_next_state+0x30>
    fc82:	bf00      	nop
    fc84:	2000842c 	.word	0x2000842c
    fc88:	000f423f 	.word	0x000f423f
    fc8c:	000f4240 	.word	0x000f4240

0000fc90 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    fc90:	b908      	cbnz	r0, fc96 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    fc92:	4b02      	ldr	r3, [pc, #8]	; (fc9c <pm_state_cpu_get_all+0xc>)
    fc94:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    fc96:	2000      	movs	r0, #0
    fc98:	4770      	bx	lr
    fc9a:	bf00      	nop
    fc9c:	0002ad88 	.word	0x0002ad88

0000fca0 <nus_ccc_cfg_changed>:
static struct bt_nus_cb nus_cb;

static void nus_ccc_cfg_changed(const struct bt_gatt_attr *attr,
				  uint16_t value)
{
	if (nus_cb.send_enabled) {
    fca0:	4b03      	ldr	r3, [pc, #12]	; (fcb0 <nus_ccc_cfg_changed+0x10>)
    fca2:	689b      	ldr	r3, [r3, #8]
    fca4:	b11b      	cbz	r3, fcae <nus_ccc_cfg_changed+0xe>
		LOG_DBG("Notification has been turned %s",
			value == BT_GATT_CCC_NOTIFY ? "on" : "off");
		nus_cb.send_enabled(value == BT_GATT_CCC_NOTIFY ?
    fca6:	1e48      	subs	r0, r1, #1
    fca8:	bf18      	it	ne
    fcaa:	2001      	movne	r0, #1
    fcac:	4718      	bx	r3
			BT_NUS_SEND_STATUS_ENABLED : BT_NUS_SEND_STATUS_DISABLED);
	}
}
    fcae:	4770      	bx	lr
    fcb0:	20020fb0 	.word	0x20020fb0

0000fcb4 <on_receive>:
			  const struct bt_gatt_attr *attr,
			  const void *buf,
			  uint16_t len,
			  uint16_t offset,
			  uint8_t flags)
{
    fcb4:	b510      	push	{r4, lr}
    fcb6:	461c      	mov	r4, r3
	LOG_DBG("Received data, handle %d, conn %p",
		attr->handle, (void *)conn);

	if (nus_cb.received) {
    fcb8:	4b03      	ldr	r3, [pc, #12]	; (fcc8 <on_receive+0x14>)
{
    fcba:	4611      	mov	r1, r2
	if (nus_cb.received) {
    fcbc:	681b      	ldr	r3, [r3, #0]
    fcbe:	b10b      	cbz	r3, fcc4 <on_receive+0x10>
		nus_cb.received(conn, buf, len);
    fcc0:	4622      	mov	r2, r4
    fcc2:	4798      	blx	r3
}
	return len;
}
    fcc4:	4620      	mov	r0, r4
    fcc6:	bd10      	pop	{r4, pc}
    fcc8:	20020fb0 	.word	0x20020fb0

0000fccc <on_sent>:
{
	ARG_UNUSED(user_data);

	LOG_DBG("Data send, conn %p", (void *)conn);

	if (nus_cb.sent) {
    fccc:	4b02      	ldr	r3, [pc, #8]	; (fcd8 <on_sent+0xc>)
    fcce:	685b      	ldr	r3, [r3, #4]
    fcd0:	b103      	cbz	r3, fcd4 <on_sent+0x8>
		nus_cb.sent(conn);
    fcd2:	4718      	bx	r3
	}
}
    fcd4:	4770      	bx	lr
    fcd6:	bf00      	nop
    fcd8:	20020fb0 	.word	0x20020fb0

0000fcdc <bt_nus_init>:
			       NULL, on_receive, NULL),
);

int bt_nus_init(struct bt_nus_cb *callbacks)
{
	if (callbacks) {
    fcdc:	b130      	cbz	r0, fcec <bt_nus_init+0x10>
		nus_cb.received = callbacks->received;
    fcde:	4b04      	ldr	r3, [pc, #16]	; (fcf0 <bt_nus_init+0x14>)
    fce0:	6802      	ldr	r2, [r0, #0]
    fce2:	601a      	str	r2, [r3, #0]
		nus_cb.sent = callbacks->sent;
    fce4:	6842      	ldr	r2, [r0, #4]
    fce6:	605a      	str	r2, [r3, #4]
		nus_cb.send_enabled = callbacks->send_enabled;
    fce8:	6882      	ldr	r2, [r0, #8]
    fcea:	609a      	str	r2, [r3, #8]
	}

	return 0;
}
    fcec:	2000      	movs	r0, #0
    fcee:	4770      	bx	lr
    fcf0:	20020fb0 	.word	0x20020fb0

0000fcf4 <bt_nus_send>:

int bt_nus_send(struct bt_conn *conn, const uint8_t *data, uint16_t len)
{
    fcf4:	b570      	push	{r4, r5, r6, lr}
    fcf6:	460e      	mov	r6, r1
    fcf8:	4615      	mov	r5, r2
    fcfa:	4604      	mov	r4, r0
    fcfc:	b086      	sub	sp, #24
	struct bt_gatt_notify_params params = {0};
    fcfe:	2100      	movs	r1, #0
    fd00:	2218      	movs	r2, #24
    fd02:	4668      	mov	r0, sp
    fd04:	f019 fd8f 	bl	29826 <memset>
	const struct bt_gatt_attr *attr = &nus_svc.attrs[2];

	params.attr = attr;
    fd08:	490b      	ldr	r1, [pc, #44]	; (fd38 <bt_nus_send+0x44>)
	params.data = data;
	params.len = len;
	params.func = on_sent;
    fd0a:	4b0c      	ldr	r3, [pc, #48]	; (fd3c <bt_nus_send+0x48>)
	params.data = data;
    fd0c:	e9cd 1601 	strd	r1, r6, [sp, #4]
	params.len = len;
    fd10:	f8ad 500c 	strh.w	r5, [sp, #12]
	params.func = on_sent;
    fd14:	9304      	str	r3, [sp, #16]

	if (!conn) {
    fd16:	b92c      	cbnz	r4, fd24 <bt_nus_send+0x30>
		LOG_DBG("Notification send to all connected peers");
		return bt_gatt_notify_cb(NULL, &params);
	} else if (bt_gatt_is_subscribed(conn, attr, BT_GATT_CCC_NOTIFY)) {
		return bt_gatt_notify_cb(conn, &params);
    fd18:	4669      	mov	r1, sp
    fd1a:	4620      	mov	r0, r4
    fd1c:	f007 f866 	bl	16dec <bt_gatt_notify_cb>
	} else {
		return -EINVAL;
	}
}
    fd20:	b006      	add	sp, #24
    fd22:	bd70      	pop	{r4, r5, r6, pc}
	} else if (bt_gatt_is_subscribed(conn, attr, BT_GATT_CCC_NOTIFY)) {
    fd24:	2201      	movs	r2, #1
    fd26:	4620      	mov	r0, r4
    fd28:	f006 fd26 	bl	16778 <bt_gatt_is_subscribed>
    fd2c:	2800      	cmp	r0, #0
    fd2e:	d1f3      	bne.n	fd18 <bt_nus_send+0x24>
		return -EINVAL;
    fd30:	f06f 0015 	mvn.w	r0, #21
    fd34:	e7f4      	b.n	fd20 <bt_nus_send+0x2c>
    fd36:	bf00      	nop
    fd38:	0002adb0 	.word	0x0002adb0
    fd3c:	0000fccd 	.word	0x0000fccd

0000fd40 <sub_bytes>:
static inline void sub_bytes(uint8_t *s)
{
	unsigned int i;

	for (i = 0; i < (Nb * Nk); ++i) {
		s[i] = sbox[s[i]];
    fd40:	4904      	ldr	r1, [pc, #16]	; (fd54 <sub_bytes+0x14>)
    fd42:	1e43      	subs	r3, r0, #1
    fd44:	300f      	adds	r0, #15
    fd46:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    fd4a:	5c8a      	ldrb	r2, [r1, r2]
	for (i = 0; i < (Nb * Nk); ++i) {
    fd4c:	4283      	cmp	r3, r0
		s[i] = sbox[s[i]];
    fd4e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb * Nk); ++i) {
    fd50:	d1f9      	bne.n	fd46 <sub_bytes+0x6>
	}
}
    fd52:	4770      	bx	lr
    fd54:	0002cbc7 	.word	0x0002cbc7

0000fd58 <tc_aes128_set_encrypt_key>:
{
    fd58:	b5f0      	push	{r4, r5, r6, r7, lr}
    fd5a:	4607      	mov	r7, r0
	const unsigned int rconst[11] = {
    fd5c:	4e26      	ldr	r6, [pc, #152]	; (fdf8 <tc_aes128_set_encrypt_key+0xa0>)
{
    fd5e:	b08d      	sub	sp, #52	; 0x34
	const unsigned int rconst[11] = {
    fd60:	ad01      	add	r5, sp, #4
{
    fd62:	460c      	mov	r4, r1
	const unsigned int rconst[11] = {
    fd64:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    fd66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    fd68:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    fd6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    fd6c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    fd70:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	if (s == (TCAesKeySched_t) 0) {
    fd74:	4638      	mov	r0, r7
    fd76:	2f00      	cmp	r7, #0
    fd78:	d039      	beq.n	fdee <tc_aes128_set_encrypt_key+0x96>
	} else if (k == (const uint8_t *) 0) {
    fd7a:	2c00      	cmp	r4, #0
    fd7c:	d039      	beq.n	fdf2 <tc_aes128_set_encrypt_key+0x9a>
    fd7e:	1f38      	subs	r0, r7, #4
    fd80:	4602      	mov	r2, r0
    fd82:	4621      	mov	r1, r4
    fd84:	3410      	adds	r4, #16
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
    fd86:	784b      	ldrb	r3, [r1, #1]
    fd88:	780d      	ldrb	r5, [r1, #0]
    fd8a:	041b      	lsls	r3, r3, #16
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fd8c:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    fd90:	78cd      	ldrb	r5, [r1, #3]
	for (i = 0; i < Nk; ++i) {
    fd92:	3104      	adds	r1, #4
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fd94:	432b      	orrs	r3, r5
    fd96:	f811 5c02 	ldrb.w	r5, [r1, #-2]
	for (i = 0; i < Nk; ++i) {
    fd9a:	428c      	cmp	r4, r1
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fd9c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
    fda0:	f842 3f04 	str.w	r3, [r2, #4]!
	for (i = 0; i < Nk; ++i) {
    fda4:	d1ef      	bne.n	fd86 <tc_aes128_set_encrypt_key+0x2e>
    fda6:	2104      	movs	r1, #4
			t = subword(rotword(t)) ^ rconst[i/Nk];
    fda8:	4c14      	ldr	r4, [pc, #80]	; (fdfc <tc_aes128_set_encrypt_key+0xa4>)
		if ((i % Nk) == 0) {
    fdaa:	078a      	lsls	r2, r1, #30
		t = s->words[i-1];
    fdac:	6903      	ldr	r3, [r0, #16]
		if ((i % Nk) == 0) {
    fdae:	d116      	bne.n	fdde <tc_aes128_set_encrypt_key+0x86>
			t = subword(rotword(t)) ^ rconst[i/Nk];
    fdb0:	f3c3 4207 	ubfx	r2, r3, #16, #8
    fdb4:	5ca5      	ldrb	r5, [r4, r2]
    fdb6:	0e1a      	lsrs	r2, r3, #24
    fdb8:	5ca2      	ldrb	r2, [r4, r2]
    fdba:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
    fdbe:	f3c3 2507 	ubfx	r5, r3, #8, #8
    fdc2:	5d65      	ldrb	r5, [r4, r5]
    fdc4:	b2db      	uxtb	r3, r3
    fdc6:	5ce3      	ldrb	r3, [r4, r3]
    fdc8:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
    fdcc:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    fdd0:	f021 0303 	bic.w	r3, r1, #3
    fdd4:	3330      	adds	r3, #48	; 0x30
    fdd6:	446b      	add	r3, sp
    fdd8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
    fddc:	4053      	eors	r3, r2
		s->words[i] = s->words[i-Nk] ^ t;
    fdde:	f850 2f04 	ldr.w	r2, [r0, #4]!
	for (; i < (Nb * (Nr + 1)); ++i) {
    fde2:	3101      	adds	r1, #1
		s->words[i] = s->words[i-Nk] ^ t;
    fde4:	4053      	eors	r3, r2
	for (; i < (Nb * (Nr + 1)); ++i) {
    fde6:	292c      	cmp	r1, #44	; 0x2c
		s->words[i] = s->words[i-Nk] ^ t;
    fde8:	6103      	str	r3, [r0, #16]
	for (; i < (Nb * (Nr + 1)); ++i) {
    fdea:	d1de      	bne.n	fdaa <tc_aes128_set_encrypt_key+0x52>
	return TC_CRYPTO_SUCCESS;
    fdec:	2001      	movs	r0, #1
}
    fdee:	b00d      	add	sp, #52	; 0x34
    fdf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
    fdf2:	4620      	mov	r0, r4
    fdf4:	e7fb      	b.n	fdee <tc_aes128_set_encrypt_key+0x96>
    fdf6:	bf00      	nop
    fdf8:	0002a82c 	.word	0x0002a82c
    fdfc:	0002cbc7 	.word	0x0002cbc7

0000fe00 <compress>:
	n |= ((unsigned int)(*((*c)++)));
	return n;
}

static void compress(unsigned int *iv, const uint8_t *data)
{
    fe00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fe04:	2700      	movs	r7, #0
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fe06:	6803      	ldr	r3, [r0, #0]
{
    fe08:	b09d      	sub	sp, #116	; 0x74
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fe0a:	9302      	str	r3, [sp, #8]
    fe0c:	6843      	ldr	r3, [r0, #4]
    fe0e:	f8df a1bc 	ldr.w	sl, [pc, #444]	; ffcc <compress+0x1cc>
    fe12:	9303      	str	r3, [sp, #12]
    fe14:	6883      	ldr	r3, [r0, #8]
    fe16:	e9dd 4602 	ldrd	r4, r6, [sp, #8]
    fe1a:	9304      	str	r3, [sp, #16]
    fe1c:	68c3      	ldr	r3, [r0, #12]
    fe1e:	9305      	str	r3, [sp, #20]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fe20:	6903      	ldr	r3, [r0, #16]
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fe22:	e9dd be04 	ldrd	fp, lr, [sp, #16]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fe26:	9306      	str	r3, [sp, #24]
    fe28:	6943      	ldr	r3, [r0, #20]
    fe2a:	9307      	str	r3, [sp, #28]
    fe2c:	6983      	ldr	r3, [r0, #24]
    fe2e:	e9dd 2c06 	ldrd	r2, ip, [sp, #24]
    fe32:	9308      	str	r3, [sp, #32]
    fe34:	69c3      	ldr	r3, [r0, #28]
    fe36:	4698      	mov	r8, r3
    fe38:	9309      	str	r3, [sp, #36]	; 0x24
    fe3a:	9b08      	ldr	r3, [sp, #32]
    fe3c:	9300      	str	r3, [sp, #0]

	for (i = 0; i < 16; ++i) {
		n = BigEndian(&data);
    fe3e:	59cd      	ldr	r5, [r1, r7]
		t1 = work_space[i] = n;
    fe40:	ab0c      	add	r3, sp, #48	; 0x30
    fe42:	ba2d      	rev	r5, r5
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fe44:	f85a 9b04 	ldr.w	r9, [sl], #4
		t1 = work_space[i] = n;
    fe48:	51dd      	str	r5, [r3, r7]
	return (((a) >> n) | ((a) << (32 - n)));
    fe4a:	ea4f 23f2 	mov.w	r3, r2, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fe4e:	44a9      	add	r9, r5
    fe50:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
    fe54:	9d00      	ldr	r5, [sp, #0]
    fe56:	ea83 6372 	eor.w	r3, r3, r2, ror #25
    fe5a:	444b      	add	r3, r9
    fe5c:	ea25 0502 	bic.w	r5, r5, r2
    fe60:	ea02 090c 	and.w	r9, r2, ip
    fe64:	ea85 0509 	eor.w	r5, r5, r9
    fe68:	442b      	add	r3, r5
    fe6a:	4443      	add	r3, r8
		t2 = Sigma0(a) + Maj(a, b, c);
    fe6c:	ea86 050b 	eor.w	r5, r6, fp
	return (((a) >> n) | ((a) << (32 - n)));
    fe70:	ea4f 3874 	mov.w	r8, r4, ror #13
		t2 = Sigma0(a) + Maj(a, b, c);
    fe74:	ea88 08b4 	eor.w	r8, r8, r4, ror #2
    fe78:	4025      	ands	r5, r4
    fe7a:	ea06 090b 	and.w	r9, r6, fp
    fe7e:	ea85 0509 	eor.w	r5, r5, r9
    fe82:	ea88 58b4 	eor.w	r8, r8, r4, ror #22
	for (i = 0; i < 16; ++i) {
    fe86:	3704      	adds	r7, #4
		t2 = Sigma0(a) + Maj(a, b, c);
    fe88:	44a8      	add	r8, r5
	for (i = 0; i < 16; ++i) {
    fe8a:	2f40      	cmp	r7, #64	; 0x40
		h = g; g = f; f = e; e = d + t1;
    fe8c:	eb03 050e 	add.w	r5, r3, lr
		d = c; c = b; b = a; a = t1 + t2;
    fe90:	4443      	add	r3, r8
	for (i = 0; i < 16; ++i) {
    fe92:	46de      	mov	lr, fp
    fe94:	f8dd 8000 	ldr.w	r8, [sp]
    fe98:	f040 8088 	bne.w	ffac <compress+0x1ac>
    fe9c:	f04f 0a10 	mov.w	sl, #16
    fea0:	494b      	ldr	r1, [pc, #300]	; (ffd0 <compress+0x1d0>)
    fea2:	910a      	str	r1, [sp, #40]	; 0x28
	}

	for ( ; i < 64; ++i) {
		s0 = work_space[(i+1)&0x0f];
    fea4:	4651      	mov	r1, sl
    fea6:	f10a 0a01 	add.w	sl, sl, #1
    feaa:	f10d 0e70 	add.w	lr, sp, #112	; 0x70
    feae:	f00a 070f 	and.w	r7, sl, #15
    feb2:	eb0e 0787 	add.w	r7, lr, r7, lsl #2
    feb6:	f857 7c40 	ldr.w	r7, [r7, #-64]
		s0 = sigma0(s0);
		s1 = work_space[(i+14)&0x0f];
		s1 = sigma1(s1);

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    feba:	f001 090f 	and.w	r9, r1, #15
	return (((a) >> n) | ((a) << (32 - n)));
    febe:	ea4f 48b7 	mov.w	r8, r7, ror #18
		s0 = work_space[(i+1)&0x0f];
    fec2:	9701      	str	r7, [sp, #4]
		s0 = sigma0(s0);
    fec4:	ea88 18f7 	eor.w	r8, r8, r7, ror #7
		s1 = work_space[(i+14)&0x0f];
    fec8:	f101 070e 	add.w	r7, r1, #14
    fecc:	f007 070f 	and.w	r7, r7, #15
    fed0:	eb0e 0787 	add.w	r7, lr, r7, lsl #2
    fed4:	f857 7c40 	ldr.w	r7, [r7, #-64]
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fed8:	3109      	adds	r1, #9
	return (((a) >> n) | ((a) << (32 - n)));
    feda:	ea4f 4ef7 	mov.w	lr, r7, ror #19
		s1 = sigma1(s1);
    fede:	ea8e 4e77 	eor.w	lr, lr, r7, ror #17
    fee2:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fee6:	f001 010f 	and.w	r1, r1, #15
    feea:	f10d 0e70 	add.w	lr, sp, #112	; 0x70
    feee:	eb0e 0181 	add.w	r1, lr, r1, lsl #2
    fef2:	eb0e 0989 	add.w	r9, lr, r9, lsl #2
    fef6:	f859 ec40 	ldr.w	lr, [r9, #-64]
    fefa:	f851 1c40 	ldr.w	r1, [r1, #-64]
	for ( ; i < 64; ++i) {
    fefe:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    ff02:	4471      	add	r1, lr
		s0 = sigma0(s0);
    ff04:	f8dd e004 	ldr.w	lr, [sp, #4]
    ff08:	ea88 08de 	eor.w	r8, r8, lr, lsr #3
		s1 = sigma1(s1);
    ff0c:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    ff10:	4441      	add	r1, r8
		s1 = sigma1(s1);
    ff12:	ea8e 2e97 	eor.w	lr, lr, r7, lsr #10
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    ff16:	4471      	add	r1, lr
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    ff18:	ea05 0802 	and.w	r8, r5, r2
	return (((a) >> n) | ((a) << (32 - n)));
    ff1c:	ea4f 2ef5 	mov.w	lr, r5, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    ff20:	ea2c 0705 	bic.w	r7, ip, r5
    ff24:	ea87 0708 	eor.w	r7, r7, r8
    ff28:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
    ff2c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
    ff30:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
    ff34:	4477      	add	r7, lr
    ff36:	f858 ef04 	ldr.w	lr, [r8, #4]!
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    ff3a:	f849 1c40 	str.w	r1, [r9, #-64]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    ff3e:	4477      	add	r7, lr
    ff40:	440f      	add	r7, r1
    ff42:	9900      	ldr	r1, [sp, #0]
	return (((a) >> n) | ((a) << (32 - n)));
    ff44:	ea4f 3e73 	mov.w	lr, r3, ror #13
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    ff48:	4439      	add	r1, r7
		t2 = Sigma0(a) + Maj(a, b, c);
    ff4a:	ea84 0706 	eor.w	r7, r4, r6
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    ff4e:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
		t2 = Sigma0(a) + Maj(a, b, c);
    ff52:	ea8e 0eb3 	eor.w	lr, lr, r3, ror #2
    ff56:	ea07 0703 	and.w	r7, r7, r3
    ff5a:	ea04 0806 	and.w	r8, r4, r6
    ff5e:	ea8e 5eb3 	eor.w	lr, lr, r3, ror #22
    ff62:	ea87 0708 	eor.w	r7, r7, r8
    ff66:	4477      	add	r7, lr
		h = g; g = f; f = e; e = d + t1;
		d = c; c = b; b = a; a = t1 + t2;
    ff68:	440f      	add	r7, r1
		h = g; g = f; f = e; e = d + t1;
    ff6a:	eb01 0e0b 	add.w	lr, r1, fp
	for ( ; i < 64; ++i) {
    ff6e:	f8cd c000 	str.w	ip, [sp]
    ff72:	46b3      	mov	fp, r6
    ff74:	d122      	bne.n	ffbc <compress+0x1bc>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
    ff76:	9902      	ldr	r1, [sp, #8]
    ff78:	4439      	add	r1, r7
    ff7a:	6001      	str	r1, [r0, #0]
    ff7c:	9903      	ldr	r1, [sp, #12]
    ff7e:	4419      	add	r1, r3
    ff80:	9b04      	ldr	r3, [sp, #16]
    ff82:	6041      	str	r1, [r0, #4]
    ff84:	4423      	add	r3, r4
    ff86:	6083      	str	r3, [r0, #8]
    ff88:	9b05      	ldr	r3, [sp, #20]
    ff8a:	4433      	add	r3, r6
    ff8c:	60c3      	str	r3, [r0, #12]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
    ff8e:	9b06      	ldr	r3, [sp, #24]
    ff90:	4473      	add	r3, lr
    ff92:	6103      	str	r3, [r0, #16]
    ff94:	9b07      	ldr	r3, [sp, #28]
    ff96:	442b      	add	r3, r5
    ff98:	6143      	str	r3, [r0, #20]
    ff9a:	9b08      	ldr	r3, [sp, #32]
    ff9c:	4413      	add	r3, r2
    ff9e:	6183      	str	r3, [r0, #24]
    ffa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ffa2:	4463      	add	r3, ip
    ffa4:	61c3      	str	r3, [r0, #28]
}
    ffa6:	b01d      	add	sp, #116	; 0x74
    ffa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ffac:	46b3      	mov	fp, r6
    ffae:	f8cd c000 	str.w	ip, [sp]
    ffb2:	4626      	mov	r6, r4
    ffb4:	4694      	mov	ip, r2
		d = c; c = b; b = a; a = t1 + t2;
    ffb6:	461c      	mov	r4, r3
		h = g; g = f; f = e; e = d + t1;
    ffb8:	462a      	mov	r2, r5
    ffba:	e740      	b.n	fe3e <compress+0x3e>
    ffbc:	4694      	mov	ip, r2
    ffbe:	4626      	mov	r6, r4
    ffc0:	462a      	mov	r2, r5
    ffc2:	461c      	mov	r4, r3
		h = g; g = f; f = e; e = d + t1;
    ffc4:	4675      	mov	r5, lr
		d = c; c = b; b = a; a = t1 + t2;
    ffc6:	463b      	mov	r3, r7
    ffc8:	e76c      	b.n	fea4 <compress+0xa4>
    ffca:	bf00      	nop
    ffcc:	0002ae00 	.word	0x0002ae00
    ffd0:	0002ae3c 	.word	0x0002ae3c

0000ffd4 <tc_sha256_init>:
{
    ffd4:	b510      	push	{r4, lr}
	if (s == (TCSha256State_t) 0) {
    ffd6:	4604      	mov	r4, r0
    ffd8:	b1c8      	cbz	r0, 1000e <CONFIG_RPMSG_NRF53_SRAM_SIZE+0xe>
	_set((uint8_t *) s, 0x00, sizeof(*s));
    ffda:	2270      	movs	r2, #112	; 0x70
    ffdc:	2100      	movs	r1, #0
    ffde:	f015 fa72 	bl	254c6 <_set>
	s->iv[1] = 0xbb67ae85;
    ffe2:	4b0b      	ldr	r3, [pc, #44]	; (10010 <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x10>)
    ffe4:	4a0b      	ldr	r2, [pc, #44]	; (10014 <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x14>)
	s->iv[3] = 0xa54ff53a;
    ffe6:	490c      	ldr	r1, [pc, #48]	; (10018 <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x18>)
	s->iv[1] = 0xbb67ae85;
    ffe8:	e9c4 2300 	strd	r2, r3, [r4]
	s->iv[3] = 0xa54ff53a;
    ffec:	4b0b      	ldr	r3, [pc, #44]	; (1001c <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x1c>)
	s->iv[5] = 0x9b05688c;
    ffee:	480c      	ldr	r0, [pc, #48]	; (10020 <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x20>)
	s->iv[3] = 0xa54ff53a;
    fff0:	e9c4 1302 	strd	r1, r3, [r4, #8]
	s->iv[5] = 0x9b05688c;
    fff4:	4b0b      	ldr	r3, [pc, #44]	; (10024 <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x24>)
    fff6:	e9c4 0304 	strd	r0, r3, [r4, #16]
	return TC_CRYPTO_SUCCESS;
    fffa:	2001      	movs	r0, #1
	s->iv[6] = 0x1f83d9ab;
    fffc:	4b0a      	ldr	r3, [pc, #40]	; (10028 <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x28>)
    fffe:	61a3      	str	r3, [r4, #24]
	s->iv[7] = 0x5be0cd19;
   10000:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
   10004:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
   10008:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
   1000c:	61e3      	str	r3, [r4, #28]
}
   1000e:	bd10      	pop	{r4, pc}
   10010:	bb67ae85 	.word	0xbb67ae85
   10014:	6a09e667 	.word	0x6a09e667
   10018:	3c6ef372 	.word	0x3c6ef372
   1001c:	a54ff53a 	.word	0xa54ff53a
   10020:	510e527f 	.word	0x510e527f
   10024:	9b05688c 	.word	0x9b05688c
   10028:	1f83d9ab 	.word	0x1f83d9ab

0001002c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
   1002c:	4901      	ldr	r1, [pc, #4]	; (10034 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
   1002e:	2210      	movs	r2, #16
	str	r2, [r1]
   10030:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
   10032:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
   10034:	e000ed10 	.word	0xe000ed10

00010038 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
   10038:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
   1003a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
   1003c:	f380 8811 	msr	BASEPRI, r0
	isb
   10040:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
   10044:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
   10048:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
   1004a:	b662      	cpsie	i
	isb
   1004c:	f3bf 8f6f 	isb	sy

	bx	lr
   10050:	4770      	bx	lr
   10052:	bf00      	nop

00010054 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
   10054:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
   10056:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
   10058:	f381 8811 	msr	BASEPRI, r1

	wfe
   1005c:	bf20      	wfe

	msr	BASEPRI, r0
   1005e:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
   10062:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
   10064:	4770      	bx	lr
   10066:	bf00      	nop

00010068 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   10068:	b570      	push	{r4, r5, r6, lr}
   1006a:	4606      	mov	r6, r0

	if (esf != NULL) {
   1006c:	460d      	mov	r5, r1
{
   1006e:	b086      	sub	sp, #24
	if (esf != NULL) {
   10070:	2900      	cmp	r1, #0
   10072:	d038      	beq.n	100e6 <z_arm_fatal_error+0x7e>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
   10074:	2400      	movs	r4, #0
   10076:	688b      	ldr	r3, [r1, #8]
   10078:	2201      	movs	r2, #1
   1007a:	9305      	str	r3, [sp, #20]
   1007c:	684b      	ldr	r3, [r1, #4]
   1007e:	4620      	mov	r0, r4
   10080:	9304      	str	r3, [sp, #16]
   10082:	680b      	ldr	r3, [r1, #0]
   10084:	491b      	ldr	r1, [pc, #108]	; (100f4 <z_arm_fatal_error+0x8c>)
   10086:	9303      	str	r3, [sp, #12]
   10088:	4b1b      	ldr	r3, [pc, #108]	; (100f8 <z_arm_fatal_error+0x90>)
   1008a:	e9cd 4400 	strd	r4, r4, [sp]
   1008e:	9302      	str	r3, [sp, #8]
   10090:	4623      	mov	r3, r4
   10092:	f015 fe56 	bl	25d42 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
   10096:	696b      	ldr	r3, [r5, #20]
   10098:	2201      	movs	r2, #1
   1009a:	9305      	str	r3, [sp, #20]
   1009c:	692b      	ldr	r3, [r5, #16]
   1009e:	4620      	mov	r0, r4
   100a0:	9304      	str	r3, [sp, #16]
   100a2:	68eb      	ldr	r3, [r5, #12]
   100a4:	4913      	ldr	r1, [pc, #76]	; (100f4 <z_arm_fatal_error+0x8c>)
   100a6:	9303      	str	r3, [sp, #12]
   100a8:	4b14      	ldr	r3, [pc, #80]	; (100fc <z_arm_fatal_error+0x94>)
   100aa:	9400      	str	r4, [sp, #0]
   100ac:	e9cd 4301 	strd	r4, r3, [sp, #4]
   100b0:	4623      	mov	r3, r4
   100b2:	f015 fe46 	bl	25d42 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
   100b6:	69eb      	ldr	r3, [r5, #28]
   100b8:	2201      	movs	r2, #1
   100ba:	9303      	str	r3, [sp, #12]
   100bc:	4b10      	ldr	r3, [pc, #64]	; (10100 <z_arm_fatal_error+0x98>)
   100be:	4620      	mov	r0, r4
   100c0:	e9cd 4301 	strd	r4, r3, [sp, #4]
   100c4:	490b      	ldr	r1, [pc, #44]	; (100f4 <z_arm_fatal_error+0x8c>)
   100c6:	4623      	mov	r3, r4
   100c8:	9400      	str	r4, [sp, #0]
   100ca:	f015 fe3a 	bl	25d42 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
   100ce:	69ab      	ldr	r3, [r5, #24]
   100d0:	2201      	movs	r2, #1
   100d2:	9303      	str	r3, [sp, #12]
   100d4:	4b0b      	ldr	r3, [pc, #44]	; (10104 <z_arm_fatal_error+0x9c>)
   100d6:	4620      	mov	r0, r4
   100d8:	e9cd 4301 	strd	r4, r3, [sp, #4]
   100dc:	4905      	ldr	r1, [pc, #20]	; (100f4 <z_arm_fatal_error+0x8c>)
   100de:	4623      	mov	r3, r4
   100e0:	9400      	str	r4, [sp, #0]
   100e2:	f015 fe2e 	bl	25d42 <z_log_msg_runtime_create.constprop.0>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
   100e6:	4629      	mov	r1, r5
   100e8:	4630      	mov	r0, r6
}
   100ea:	b006      	add	sp, #24
   100ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_fatal_error(reason, esf);
   100f0:	f00e bf46 	b.w	1ef80 <z_fatal_error>
   100f4:	0002a7c0 	.word	0x0002a7c0
   100f8:	0002ccc7 	.word	0x0002ccc7
   100fc:	0002ccf6 	.word	0x0002ccf6
   10100:	0002cd25 	.word	0x0002cd25
   10104:	0002cd34 	.word	0x0002cd34

00010108 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
   10108:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
   1010a:	2800      	cmp	r0, #0
   1010c:	db07      	blt.n	1011e <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1010e:	2301      	movs	r3, #1
   10110:	0941      	lsrs	r1, r0, #5
   10112:	4a03      	ldr	r2, [pc, #12]	; (10120 <arch_irq_enable+0x18>)
   10114:	f000 001f 	and.w	r0, r0, #31
   10118:	4083      	lsls	r3, r0
   1011a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
   1011e:	4770      	bx	lr
   10120:	e000e100 	.word	0xe000e100

00010124 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
   10124:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
   10126:	2800      	cmp	r0, #0
   10128:	db0c      	blt.n	10144 <arch_irq_disable+0x20>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1012a:	2201      	movs	r2, #1
   1012c:	4906      	ldr	r1, [pc, #24]	; (10148 <arch_irq_disable+0x24>)
   1012e:	0943      	lsrs	r3, r0, #5
   10130:	f000 001f 	and.w	r0, r0, #31
   10134:	4082      	lsls	r2, r0
   10136:	3320      	adds	r3, #32
   10138:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
   1013c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10140:	f3bf 8f6f 	isb	sy
}
   10144:	4770      	bx	lr
   10146:	bf00      	nop
   10148:	e000e100 	.word	0xe000e100

0001014c <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
   1014c:	4b05      	ldr	r3, [pc, #20]	; (10164 <arch_irq_is_enabled+0x18>)
   1014e:	0942      	lsrs	r2, r0, #5
   10150:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   10154:	2301      	movs	r3, #1
   10156:	f000 001f 	and.w	r0, r0, #31
   1015a:	fa03 f000 	lsl.w	r0, r3, r0
}
   1015e:	4010      	ands	r0, r2
   10160:	4770      	bx	lr
   10162:	bf00      	nop
   10164:	e000e100 	.word	0xe000e100

00010168 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
   10168:	b538      	push	{r3, r4, r5, lr}
			prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
		} else {
			/* Use caller supplied prio level as-is */
		}
	} else {
		prio += _IRQ_PRIO_OFFSET;
   1016a:	1c4b      	adds	r3, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
   1016c:	2b07      	cmp	r3, #7
{
   1016e:	4604      	mov	r4, r0
   10170:	460d      	mov	r5, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
   10172:	d90f      	bls.n	10194 <z_arm_irq_priority_set+0x2c>
   10174:	235b      	movs	r3, #91	; 0x5b
   10176:	4a10      	ldr	r2, [pc, #64]	; (101b8 <z_arm_irq_priority_set+0x50>)
   10178:	4910      	ldr	r1, [pc, #64]	; (101bc <z_arm_irq_priority_set+0x54>)
   1017a:	4811      	ldr	r0, [pc, #68]	; (101c0 <z_arm_irq_priority_set+0x58>)
   1017c:	f014 fdb3 	bl	24ce6 <assert_print>
   10180:	4629      	mov	r1, r5
   10182:	4810      	ldr	r0, [pc, #64]	; (101c4 <z_arm_irq_priority_set+0x5c>)
   10184:	2307      	movs	r3, #7
   10186:	4622      	mov	r2, r4
   10188:	f014 fdad 	bl	24ce6 <assert_print>
   1018c:	215b      	movs	r1, #91	; 0x5b
   1018e:	480a      	ldr	r0, [pc, #40]	; (101b8 <z_arm_irq_priority_set+0x50>)
   10190:	f014 fda2 	bl	24cd8 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
   10194:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
   10196:	2800      	cmp	r0, #0
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   10198:	bfac      	ite	ge
   1019a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1019e:	4a0a      	ldrlt	r2, [pc, #40]	; (101c8 <z_arm_irq_priority_set+0x60>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   101a0:	ea4f 1343 	mov.w	r3, r3, lsl #5
   101a4:	b2db      	uxtb	r3, r3
   101a6:	bfab      	itete	ge
   101a8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   101ac:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   101b0:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   101b4:	5413      	strblt	r3, [r2, r0]
}
   101b6:	bd38      	pop	{r3, r4, r5, pc}
   101b8:	0002cd62 	.word	0x0002cd62
   101bc:	0002cd98 	.word	0x0002cd98
   101c0:	0002b6a9 	.word	0x0002b6a9
   101c4:	0002cdb3 	.word	0x0002cdb3
   101c8:	e000ed14 	.word	0xe000ed14

000101cc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
   101cc:	bf30      	wfi
    b z_SysNmiOnReset
   101ce:	f7ff bffd 	b.w	101cc <z_SysNmiOnReset>
   101d2:	bf00      	nop

000101d4 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
   101d4:	4a0b      	ldr	r2, [pc, #44]	; (10204 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
   101d6:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
   101d8:	4b0b      	ldr	r3, [pc, #44]	; (10208 <z_arm_prep_c+0x34>)
   101da:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   101de:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
   101e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   101e4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
   101e8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
   101ec:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
   101f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
   101f4:	f00e ff7a 	bl	1f0ec <z_bss_zero>
	z_data_copy();
   101f8:	f011 fe74 	bl	21ee4 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
   101fc:	f000 fbe8 	bl	109d0 <z_arm_interrupt_init>
	z_cstart();
   10200:	f00e ffb4 	bl	1f16c <z_cstart>
   10204:	00008000 	.word	0x00008000
   10208:	e000ed00 	.word	0xe000ed00

0001020c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
   1020c:	4a09      	ldr	r2, [pc, #36]	; (10234 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
   1020e:	490a      	ldr	r1, [pc, #40]	; (10238 <arch_swap+0x2c>)
	_current->arch.basepri = key;
   10210:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
   10212:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
   10214:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
   10216:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
   10218:	4908      	ldr	r1, [pc, #32]	; (1023c <arch_swap+0x30>)
   1021a:	684b      	ldr	r3, [r1, #4]
   1021c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   10220:	604b      	str	r3, [r1, #4]
   10222:	2300      	movs	r3, #0
   10224:	f383 8811 	msr	BASEPRI, r3
   10228:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
   1022c:	6893      	ldr	r3, [r2, #8]
}
   1022e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
   10230:	4770      	bx	lr
   10232:	bf00      	nop
   10234:	20021500 	.word	0x20021500
   10238:	0002b584 	.word	0x0002b584
   1023c:	e000ed00 	.word	0xe000ed00

00010240 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
   10240:	4915      	ldr	r1, [pc, #84]	; (10298 <z_arm_pendsv+0x58>)
    ldr r2, [r1, #_kernel_offset_to_current]
   10242:	688a      	ldr	r2, [r1, #8]

#if defined(CONFIG_ARM_STORE_EXC_RETURN)
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
   10244:	f882 e081 	strb.w	lr, [r2, #129]	; 0x81
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
   10248:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
   1024c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
   1024e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
   10252:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
   10256:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
   10258:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
   1025c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
   10260:	4f0e      	ldr	r7, [pc, #56]	; (1029c <z_arm_pendsv+0x5c>)
    ldr v3, =_SCS_ICSR_UNPENDSV
   10262:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
   10266:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
   10268:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
   1026a:	603e      	str	r6, [r7, #0]

#endif

#if defined(CONFIG_ARM_STORE_EXC_RETURN)
    /* Restore EXC_RETURN value. */
    ldrsb lr, [r2, #_thread_offset_to_mode_exc_return]
   1026c:	f992 e081 	ldrsb.w	lr, [r2, #129]	; 0x81

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
   10270:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
   10272:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
   10274:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
   10276:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
   1027a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
   1027e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
   10282:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
   10286:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
   1028a:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
   1028c:	f015 fd78 	bl	25d80 <configure_builtin_stack_guard>
    pop {r2, lr}
   10290:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
   10294:	4770      	bx	lr
   10296:	0000      	.short	0x0000
    ldr r1, =_kernel
   10298:	20021500 	.word	0x20021500
    ldr v4, =_SCS_ICSR
   1029c:	e000ed04 	.word	0xe000ed04

000102a0 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
   102a0:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
   102a4:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
   102a6:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
   102aa:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
   102ae:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
   102b0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
   102b4:	2902      	cmp	r1, #2
    beq _oops
   102b6:	d0ff      	beq.n	102b8 <_oops>

000102b8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
   102b8:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
   102ba:	f015 fd52 	bl	25d62 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
   102be:	bd01      	pop	{r0, pc}

000102c0 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
   102c0:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
   102c4:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
   102c6:	490d      	ldr	r1, [pc, #52]	; (102fc <arch_new_thread+0x3c>)
	iframe->a2 = (uint32_t)p1;
   102c8:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
   102cc:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
   102ce:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
   102d2:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
   102d6:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
   102d8:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
   102dc:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
   102e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   102e4:	f842 3c04 	str.w	r3, [r2, #-4]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
   102e8:	2300      	movs	r3, #0
   102ea:	6783      	str	r3, [r0, #120]	; 0x78

#if defined(CONFIG_ARM_STORE_EXC_RETURN) || defined(CONFIG_USERSPACE)
	thread->arch.mode = 0;
   102ec:	f44f 433c 	mov.w	r3, #48128	; 0xbc00
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
   102f0:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
   102f2:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.mode = 0;
   102f4:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
   102f8:	4770      	bx	lr
   102fa:	bf00      	nop
   102fc:	00024997 	.word	0x00024997

00010300 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
   10300:	4b08      	ldr	r3, [pc, #32]	; (10324 <arch_switch_to_main_thread+0x24>)
   10302:	6098      	str	r0, [r3, #8]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   10304:	6e83      	ldr	r3, [r0, #104]	; 0x68
   10306:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
   1030a:	4610      	mov	r0, r2
   1030c:	f381 8809 	msr	PSP, r1
   10310:	2100      	movs	r1, #0
   10312:	b663      	cpsie	if
   10314:	f381 8811 	msr	BASEPRI, r1
   10318:	f3bf 8f6f 	isb	sy
   1031c:	2200      	movs	r2, #0
   1031e:	2300      	movs	r3, #0
   10320:	f014 fb39 	bl	24996 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
   10324:	20021500 	.word	0x20021500

00010328 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
   10328:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
   1032a:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
   1032c:	4a0b      	ldr	r2, [pc, #44]	; (1035c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
   1032e:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
   10330:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
   10332:	bf1e      	ittt	ne
	movne	r1, #0
   10334:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
   10336:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
   10338:	f019 f843 	blne	293c2 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
   1033c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
   1033e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
   10342:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
   10346:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
   1034a:	4905      	ldr	r1, [pc, #20]	; (10360 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
   1034c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
   1034e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
   10350:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
   10352:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
   10356:	4903      	ldr	r1, [pc, #12]	; (10364 <_isr_wrapper+0x3c>)
	bx r1
   10358:	4708      	bx	r1
   1035a:	0000      	.short	0x0000
	ldr r2, =_kernel
   1035c:	20021500 	.word	0x20021500
	ldr r1, =_sw_isr_table
   10360:	0002a250 	.word	0x0002a250
	ldr r1, =z_arm_int_exit
   10364:	00010369 	.word	0x00010369

00010368 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
   10368:	4b04      	ldr	r3, [pc, #16]	; (1037c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
   1036a:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
   1036c:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
   1036e:	4288      	cmp	r0, r1
	beq _EXIT_EXC
   10370:	d003      	beq.n	1037a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
   10372:	4903      	ldr	r1, [pc, #12]	; (10380 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
   10374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
   10378:	600a      	str	r2, [r1, #0]

0001037a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
   1037a:	4770      	bx	lr
	ldr r3, =_kernel
   1037c:	20021500 	.word	0x20021500
	ldr r1, =_SCS_ICSR
   10380:	e000ed04 	.word	0xe000ed04

00010384 <mem_manage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   10384:	b5f0      	push	{r4, r5, r6, r7, lr}
			      bool *recoverable)
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");
   10386:	2400      	movs	r4, #0
   10388:	4b48      	ldr	r3, [pc, #288]	; (104ac <mem_manage_fault.constprop.0+0x128>)
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   1038a:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** MPU FAULT *****");
   1038c:	9302      	str	r3, [sp, #8]
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   1038e:	4607      	mov	r7, r0
	PR_FAULT_INFO("***** MPU FAULT *****");
   10390:	4623      	mov	r3, r4
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   10392:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
   10394:	2201      	movs	r2, #1
   10396:	4620      	mov	r0, r4
   10398:	e9cd 4400 	strd	r4, r4, [sp]
   1039c:	4944      	ldr	r1, [pc, #272]	; (104b0 <mem_manage_fault.constprop.0+0x12c>)
   1039e:	f015 fcf3 	bl	25d88 <z_log_msg_runtime_create.constprop.0>

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
   103a2:	4b44      	ldr	r3, [pc, #272]	; (104b4 <mem_manage_fault.constprop.0+0x130>)
   103a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   103a6:	06dd      	lsls	r5, r3, #27
   103a8:	d509      	bpl.n	103be <mem_manage_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error (context area might be"
   103aa:	4b43      	ldr	r3, [pc, #268]	; (104b8 <mem_manage_fault.constprop.0+0x134>)
   103ac:	2201      	movs	r2, #1
   103ae:	e9cd 4301 	strd	r4, r3, [sp, #4]
   103b2:	4620      	mov	r0, r4
   103b4:	4623      	mov	r3, r4
   103b6:	493e      	ldr	r1, [pc, #248]	; (104b0 <mem_manage_fault.constprop.0+0x12c>)
   103b8:	9400      	str	r4, [sp, #0]
   103ba:	f015 fce5 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
   103be:	4b3d      	ldr	r3, [pc, #244]	; (104b4 <mem_manage_fault.constprop.0+0x130>)
   103c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   103c2:	0718      	lsls	r0, r3, #28
   103c4:	d509      	bpl.n	103da <mem_manage_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
   103c6:	4b3d      	ldr	r3, [pc, #244]	; (104bc <mem_manage_fault.constprop.0+0x138>)
   103c8:	2201      	movs	r2, #1
   103ca:	9302      	str	r3, [sp, #8]
   103cc:	2300      	movs	r3, #0
   103ce:	4938      	ldr	r1, [pc, #224]	; (104b0 <mem_manage_fault.constprop.0+0x12c>)
   103d0:	4618      	mov	r0, r3
   103d2:	e9cd 3300 	strd	r3, r3, [sp]
   103d6:	f015 fcd7 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
   103da:	4d36      	ldr	r5, [pc, #216]	; (104b4 <mem_manage_fault.constprop.0+0x130>)
   103dc:	6aab      	ldr	r3, [r5, #40]	; 0x28
   103de:	0799      	lsls	r1, r3, #30
   103e0:	d51e      	bpl.n	10420 <mem_manage_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Data Access Violation");
   103e2:	2400      	movs	r4, #0
   103e4:	4b36      	ldr	r3, [pc, #216]	; (104c0 <mem_manage_fault.constprop.0+0x13c>)
   103e6:	2201      	movs	r2, #1
   103e8:	9302      	str	r3, [sp, #8]
   103ea:	4620      	mov	r0, r4
   103ec:	4623      	mov	r3, r4
   103ee:	e9cd 4400 	strd	r4, r4, [sp]
   103f2:	492f      	ldr	r1, [pc, #188]	; (104b0 <mem_manage_fault.constprop.0+0x12c>)
   103f4:	f015 fcc8 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
   103f8:	6b6b      	ldr	r3, [r5, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
   103fa:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   103fc:	0612      	lsls	r2, r2, #24
   103fe:	d50f      	bpl.n	10420 <mem_manage_fault.constprop.0+0x9c>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
   10400:	9303      	str	r3, [sp, #12]
   10402:	4b30      	ldr	r3, [pc, #192]	; (104c4 <mem_manage_fault.constprop.0+0x140>)
   10404:	2201      	movs	r2, #1
   10406:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1040a:	4620      	mov	r0, r4
   1040c:	4623      	mov	r3, r4
   1040e:	4928      	ldr	r1, [pc, #160]	; (104b0 <mem_manage_fault.constprop.0+0x12c>)
   10410:	9400      	str	r4, [sp, #0]
   10412:	f015 fcb9 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
   10416:	b11f      	cbz	r7, 10420 <mem_manage_fault.constprop.0+0x9c>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
   10418:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1041a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   1041e:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
   10420:	4b24      	ldr	r3, [pc, #144]	; (104b4 <mem_manage_fault.constprop.0+0x130>)
   10422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10424:	07df      	lsls	r7, r3, #31
   10426:	d509      	bpl.n	1043c <mem_manage_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Instruction Access Violation");
   10428:	4b27      	ldr	r3, [pc, #156]	; (104c8 <mem_manage_fault.constprop.0+0x144>)
   1042a:	2201      	movs	r2, #1
   1042c:	9302      	str	r3, [sp, #8]
   1042e:	2300      	movs	r3, #0
   10430:	491f      	ldr	r1, [pc, #124]	; (104b0 <mem_manage_fault.constprop.0+0x12c>)
   10432:	4618      	mov	r0, r3
   10434:	e9cd 3300 	strd	r3, r3, [sp]
   10438:	f015 fca6 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
   1043c:	4b1d      	ldr	r3, [pc, #116]	; (104b4 <mem_manage_fault.constprop.0+0x130>)
   1043e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10440:	069d      	lsls	r5, r3, #26
   10442:	d509      	bpl.n	10458 <mem_manage_fault.constprop.0+0xd4>
		PR_FAULT_INFO(
   10444:	4b21      	ldr	r3, [pc, #132]	; (104cc <mem_manage_fault.constprop.0+0x148>)
   10446:	2201      	movs	r2, #1
   10448:	9302      	str	r3, [sp, #8]
   1044a:	2300      	movs	r3, #0
   1044c:	4918      	ldr	r1, [pc, #96]	; (104b0 <mem_manage_fault.constprop.0+0x12c>)
   1044e:	4618      	mov	r0, r3
   10450:	e9cd 3300 	strd	r3, r3, [sp]
   10454:	f015 fc98 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
   10458:	4b16      	ldr	r3, [pc, #88]	; (104b4 <mem_manage_fault.constprop.0+0x130>)
   1045a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1045c:	06d4      	lsls	r4, r2, #27
   1045e:	d402      	bmi.n	10466 <mem_manage_fault.constprop.0+0xe2>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
   10460:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
   10462:	0790      	lsls	r0, r2, #30
   10464:	d511      	bpl.n	1048a <mem_manage_fault.constprop.0+0x106>
					"Stacking error not a stack fail\n");
			}
		}
#else
	(void)mmfar;
	__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
   10466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10468:	06d9      	lsls	r1, r3, #27
   1046a:	d50e      	bpl.n	1048a <mem_manage_fault.constprop.0+0x106>
   1046c:	4918      	ldr	r1, [pc, #96]	; (104d0 <mem_manage_fault.constprop.0+0x14c>)
   1046e:	f44f 73ae 	mov.w	r3, #348	; 0x15c
   10472:	4a18      	ldr	r2, [pc, #96]	; (104d4 <mem_manage_fault.constprop.0+0x150>)
   10474:	4818      	ldr	r0, [pc, #96]	; (104d8 <mem_manage_fault.constprop.0+0x154>)
   10476:	f014 fc36 	bl	24ce6 <assert_print>
   1047a:	4818      	ldr	r0, [pc, #96]	; (104dc <mem_manage_fault.constprop.0+0x158>)
   1047c:	f014 fc33 	bl	24ce6 <assert_print>
   10480:	f44f 71ae 	mov.w	r1, #348	; 0x15c
   10484:	4813      	ldr	r0, [pc, #76]	; (104d4 <mem_manage_fault.constprop.0+0x150>)
   10486:	f014 fc27 	bl	24cd8 <assert_post_action>

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
   1048a:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
   1048c:	4b09      	ldr	r3, [pc, #36]	; (104b4 <mem_manage_fault.constprop.0+0x130>)
   1048e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   10490:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
   10492:	bf42      	ittt	mi
   10494:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
   10496:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
   1049a:	625a      	strmi	r2, [r3, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
   1049c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1049e:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
   104a2:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
   104a4:	7030      	strb	r0, [r6, #0]

	return reason;
}
   104a6:	b005      	add	sp, #20
   104a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   104aa:	bf00      	nop
   104ac:	0002cdf3 	.word	0x0002cdf3
   104b0:	0002a7c0 	.word	0x0002a7c0
   104b4:	e000ed00 	.word	0xe000ed00
   104b8:	0002ce09 	.word	0x0002ce09
   104bc:	0002ce3c 	.word	0x0002ce3c
   104c0:	0002ce4f 	.word	0x0002ce4f
   104c4:	0002ce67 	.word	0x0002ce67
   104c8:	0002ce7d 	.word	0x0002ce7d
   104cc:	0002ce9c 	.word	0x0002ce9c
   104d0:	0002cf05 	.word	0x0002cf05
   104d4:	0002cecb 	.word	0x0002cecb
   104d8:	0002b6a9 	.word	0x0002b6a9
   104dc:	0002cf4f 	.word	0x0002cf4f

000104e0 <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   104e0:	b5f0      	push	{r4, r5, r6, r7, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
   104e2:	2400      	movs	r4, #0
   104e4:	4b3b      	ldr	r3, [pc, #236]	; (105d4 <bus_fault.constprop.0+0xf4>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   104e6:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** BUS FAULT *****");
   104e8:	9302      	str	r3, [sp, #8]
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   104ea:	4607      	mov	r7, r0
	PR_FAULT_INFO("***** BUS FAULT *****");
   104ec:	4623      	mov	r3, r4
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   104ee:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
   104f0:	2201      	movs	r2, #1
   104f2:	4620      	mov	r0, r4
   104f4:	e9cd 4400 	strd	r4, r4, [sp]
   104f8:	4937      	ldr	r1, [pc, #220]	; (105d8 <bus_fault.constprop.0+0xf8>)
   104fa:	f015 fc45 	bl	25d88 <z_log_msg_runtime_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
   104fe:	4b37      	ldr	r3, [pc, #220]	; (105dc <bus_fault.constprop.0+0xfc>)
   10500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10502:	04db      	lsls	r3, r3, #19
   10504:	d509      	bpl.n	1051a <bus_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error");
   10506:	4b36      	ldr	r3, [pc, #216]	; (105e0 <bus_fault.constprop.0+0x100>)
   10508:	2201      	movs	r2, #1
   1050a:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1050e:	4620      	mov	r0, r4
   10510:	4623      	mov	r3, r4
   10512:	4931      	ldr	r1, [pc, #196]	; (105d8 <bus_fault.constprop.0+0xf8>)
   10514:	9400      	str	r4, [sp, #0]
   10516:	f015 fc37 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
   1051a:	4b30      	ldr	r3, [pc, #192]	; (105dc <bus_fault.constprop.0+0xfc>)
   1051c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1051e:	051d      	lsls	r5, r3, #20
   10520:	d509      	bpl.n	10536 <bus_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
   10522:	4b30      	ldr	r3, [pc, #192]	; (105e4 <bus_fault.constprop.0+0x104>)
   10524:	2201      	movs	r2, #1
   10526:	9302      	str	r3, [sp, #8]
   10528:	2300      	movs	r3, #0
   1052a:	492b      	ldr	r1, [pc, #172]	; (105d8 <bus_fault.constprop.0+0xf8>)
   1052c:	4618      	mov	r0, r3
   1052e:	e9cd 3300 	strd	r3, r3, [sp]
   10532:	f015 fc29 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
   10536:	4d29      	ldr	r5, [pc, #164]	; (105dc <bus_fault.constprop.0+0xfc>)
   10538:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1053a:	059c      	lsls	r4, r3, #22
   1053c:	d51e      	bpl.n	1057c <bus_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Precise data bus error");
   1053e:	2400      	movs	r4, #0
   10540:	4b29      	ldr	r3, [pc, #164]	; (105e8 <bus_fault.constprop.0+0x108>)
   10542:	2201      	movs	r2, #1
   10544:	4620      	mov	r0, r4
   10546:	9302      	str	r3, [sp, #8]
   10548:	e9cd 4400 	strd	r4, r4, [sp]
   1054c:	4623      	mov	r3, r4
   1054e:	4922      	ldr	r1, [pc, #136]	; (105d8 <bus_fault.constprop.0+0xf8>)
   10550:	f015 fc1a 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
   10554:	6bab      	ldr	r3, [r5, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
   10556:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   10558:	0410      	lsls	r0, r2, #16
   1055a:	d50f      	bpl.n	1057c <bus_fault.constprop.0+0x9c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
   1055c:	9303      	str	r3, [sp, #12]
   1055e:	4b23      	ldr	r3, [pc, #140]	; (105ec <bus_fault.constprop.0+0x10c>)
   10560:	2201      	movs	r2, #1
   10562:	e9cd 4301 	strd	r4, r3, [sp, #4]
   10566:	4620      	mov	r0, r4
   10568:	4623      	mov	r3, r4
   1056a:	491b      	ldr	r1, [pc, #108]	; (105d8 <bus_fault.constprop.0+0xf8>)
   1056c:	9400      	str	r4, [sp, #0]
   1056e:	f015 fc0b 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
   10572:	b11f      	cbz	r7, 1057c <bus_fault.constprop.0+0x9c>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
   10574:	6aab      	ldr	r3, [r5, #40]	; 0x28
   10576:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
   1057a:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
   1057c:	4b17      	ldr	r3, [pc, #92]	; (105dc <bus_fault.constprop.0+0xfc>)
   1057e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10580:	0559      	lsls	r1, r3, #21
   10582:	d509      	bpl.n	10598 <bus_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Imprecise data bus error");
   10584:	4b1a      	ldr	r3, [pc, #104]	; (105f0 <bus_fault.constprop.0+0x110>)
   10586:	2201      	movs	r2, #1
   10588:	9302      	str	r3, [sp, #8]
   1058a:	2300      	movs	r3, #0
   1058c:	4912      	ldr	r1, [pc, #72]	; (105d8 <bus_fault.constprop.0+0xf8>)
   1058e:	4618      	mov	r0, r3
   10590:	e9cd 3300 	strd	r3, r3, [sp]
   10594:	f015 fbf8 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
   10598:	4a10      	ldr	r2, [pc, #64]	; (105dc <bus_fault.constprop.0+0xfc>)
   1059a:	6a93      	ldr	r3, [r2, #40]	; 0x28
   1059c:	f413 7380 	ands.w	r3, r3, #256	; 0x100
   105a0:	d012      	beq.n	105c8 <bus_fault.constprop.0+0xe8>
		PR_FAULT_INFO("  Instruction bus error");
   105a2:	4b14      	ldr	r3, [pc, #80]	; (105f4 <bus_fault.constprop.0+0x114>)
   105a4:	9302      	str	r3, [sp, #8]
   105a6:	2300      	movs	r3, #0
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
   105a8:	2201      	movs	r2, #1
   105aa:	4618      	mov	r0, r3
   105ac:	e9cd 3300 	strd	r3, r3, [sp]
   105b0:	4909      	ldr	r1, [pc, #36]	; (105d8 <bus_fault.constprop.0+0xf8>)
   105b2:	f015 fbe9 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf, true);
   105b6:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
   105b8:	4a08      	ldr	r2, [pc, #32]	; (105dc <bus_fault.constprop.0+0xfc>)
   105ba:	6a93      	ldr	r3, [r2, #40]	; 0x28
   105bc:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
   105c0:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
   105c2:	7030      	strb	r0, [r6, #0]

	return reason;
}
   105c4:	b005      	add	sp, #20
   105c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
   105c8:	6a92      	ldr	r2, [r2, #40]	; 0x28
   105ca:	0492      	lsls	r2, r2, #18
   105cc:	d5f3      	bpl.n	105b6 <bus_fault.constprop.0+0xd6>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
   105ce:	4a0a      	ldr	r2, [pc, #40]	; (105f8 <bus_fault.constprop.0+0x118>)
   105d0:	9202      	str	r2, [sp, #8]
   105d2:	e7e9      	b.n	105a8 <bus_fault.constprop.0+0xc8>
   105d4:	0002cfb3 	.word	0x0002cfb3
   105d8:	0002a7c0 	.word	0x0002a7c0
   105dc:	e000ed00 	.word	0xe000ed00
   105e0:	0002cfc9 	.word	0x0002cfc9
   105e4:	0002ce3c 	.word	0x0002ce3c
   105e8:	0002cfda 	.word	0x0002cfda
   105ec:	0002cff3 	.word	0x0002cff3
   105f0:	0002d008 	.word	0x0002d008
   105f4:	0002d023 	.word	0x0002d023
   105f8:	0002ce9c 	.word	0x0002ce9c

000105fc <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
   105fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
   105fe:	2400      	movs	r4, #0
   10600:	4b3b      	ldr	r3, [pc, #236]	; (106f0 <usage_fault.constprop.0+0xf4>)
   10602:	2201      	movs	r2, #1
   10604:	9302      	str	r3, [sp, #8]
   10606:	4620      	mov	r0, r4
   10608:	4623      	mov	r3, r4
   1060a:	e9cd 4400 	strd	r4, r4, [sp]
   1060e:	4939      	ldr	r1, [pc, #228]	; (106f4 <usage_fault.constprop.0+0xf8>)
   10610:	f015 fbba 	bl	25d88 <z_log_msg_runtime_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
   10614:	4b38      	ldr	r3, [pc, #224]	; (106f8 <usage_fault.constprop.0+0xfc>)
   10616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10618:	019b      	lsls	r3, r3, #6
   1061a:	d509      	bpl.n	10630 <usage_fault.constprop.0+0x34>
		PR_FAULT_INFO("  Division by zero");
   1061c:	4b37      	ldr	r3, [pc, #220]	; (106fc <usage_fault.constprop.0+0x100>)
   1061e:	2201      	movs	r2, #1
   10620:	e9cd 4301 	strd	r4, r3, [sp, #4]
   10624:	4620      	mov	r0, r4
   10626:	4623      	mov	r3, r4
   10628:	4932      	ldr	r1, [pc, #200]	; (106f4 <usage_fault.constprop.0+0xf8>)
   1062a:	9400      	str	r4, [sp, #0]
   1062c:	f015 fbac 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
   10630:	4b31      	ldr	r3, [pc, #196]	; (106f8 <usage_fault.constprop.0+0xfc>)
   10632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10634:	01dc      	lsls	r4, r3, #7
   10636:	d509      	bpl.n	1064c <usage_fault.constprop.0+0x50>
		PR_FAULT_INFO("  Unaligned memory access");
   10638:	4b31      	ldr	r3, [pc, #196]	; (10700 <usage_fault.constprop.0+0x104>)
   1063a:	2201      	movs	r2, #1
   1063c:	9302      	str	r3, [sp, #8]
   1063e:	2300      	movs	r3, #0
   10640:	492c      	ldr	r1, [pc, #176]	; (106f4 <usage_fault.constprop.0+0xf8>)
   10642:	4618      	mov	r0, r3
   10644:	e9cd 3300 	strd	r3, r3, [sp]
   10648:	f015 fb9e 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
   1064c:	4b2a      	ldr	r3, [pc, #168]	; (106f8 <usage_fault.constprop.0+0xfc>)
   1064e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
   10650:	f414 1480 	ands.w	r4, r4, #1048576	; 0x100000
   10654:	d00a      	beq.n	1066c <usage_fault.constprop.0+0x70>
		PR_FAULT_INFO("  Stack overflow (context area not valid)");
   10656:	4b2b      	ldr	r3, [pc, #172]	; (10704 <usage_fault.constprop.0+0x108>)
   10658:	2201      	movs	r2, #1
   1065a:	9302      	str	r3, [sp, #8]
   1065c:	2300      	movs	r3, #0
   1065e:	4925      	ldr	r1, [pc, #148]	; (106f4 <usage_fault.constprop.0+0xf8>)
   10660:	4618      	mov	r0, r3
   10662:	e9cd 3300 	strd	r3, r3, [sp]
   10666:	f015 fb8f 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
		 * prevents the context area to be loaded on the stack upon
		 * UsageFault exception entry. As a result, we cannot rely
		 * on the reported faulty instruction address, to determine
		 * the instruction that triggered the stack overflow.
		 */
		reason = K_ERR_STACK_CHK_FAIL;
   1066a:	2402      	movs	r4, #2
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
   1066c:	4b22      	ldr	r3, [pc, #136]	; (106f8 <usage_fault.constprop.0+0xfc>)
   1066e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10670:	0318      	lsls	r0, r3, #12
   10672:	d509      	bpl.n	10688 <usage_fault.constprop.0+0x8c>
		PR_FAULT_INFO("  No coprocessor instructions");
   10674:	4b24      	ldr	r3, [pc, #144]	; (10708 <usage_fault.constprop.0+0x10c>)
   10676:	2201      	movs	r2, #1
   10678:	9302      	str	r3, [sp, #8]
   1067a:	2300      	movs	r3, #0
   1067c:	491d      	ldr	r1, [pc, #116]	; (106f4 <usage_fault.constprop.0+0xf8>)
   1067e:	4618      	mov	r0, r3
   10680:	e9cd 3300 	strd	r3, r3, [sp]
   10684:	f015 fb80 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
   10688:	4b1b      	ldr	r3, [pc, #108]	; (106f8 <usage_fault.constprop.0+0xfc>)
   1068a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1068c:	0359      	lsls	r1, r3, #13
   1068e:	d509      	bpl.n	106a4 <usage_fault.constprop.0+0xa8>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
   10690:	4b1e      	ldr	r3, [pc, #120]	; (1070c <usage_fault.constprop.0+0x110>)
   10692:	2201      	movs	r2, #1
   10694:	9302      	str	r3, [sp, #8]
   10696:	2300      	movs	r3, #0
   10698:	4916      	ldr	r1, [pc, #88]	; (106f4 <usage_fault.constprop.0+0xf8>)
   1069a:	4618      	mov	r0, r3
   1069c:	e9cd 3300 	strd	r3, r3, [sp]
   106a0:	f015 fb72 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
   106a4:	4b14      	ldr	r3, [pc, #80]	; (106f8 <usage_fault.constprop.0+0xfc>)
   106a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   106a8:	039a      	lsls	r2, r3, #14
   106aa:	d509      	bpl.n	106c0 <usage_fault.constprop.0+0xc4>
		PR_FAULT_INFO("  Illegal use of the EPSR");
   106ac:	4b18      	ldr	r3, [pc, #96]	; (10710 <usage_fault.constprop.0+0x114>)
   106ae:	2201      	movs	r2, #1
   106b0:	9302      	str	r3, [sp, #8]
   106b2:	2300      	movs	r3, #0
   106b4:	490f      	ldr	r1, [pc, #60]	; (106f4 <usage_fault.constprop.0+0xf8>)
   106b6:	4618      	mov	r0, r3
   106b8:	e9cd 3300 	strd	r3, r3, [sp]
   106bc:	f015 fb64 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
   106c0:	4b0d      	ldr	r3, [pc, #52]	; (106f8 <usage_fault.constprop.0+0xfc>)
   106c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   106c4:	03db      	lsls	r3, r3, #15
   106c6:	d509      	bpl.n	106dc <usage_fault.constprop.0+0xe0>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
   106c8:	4b12      	ldr	r3, [pc, #72]	; (10714 <usage_fault.constprop.0+0x118>)
   106ca:	2201      	movs	r2, #1
   106cc:	9302      	str	r3, [sp, #8]
   106ce:	2300      	movs	r3, #0
   106d0:	4908      	ldr	r1, [pc, #32]	; (106f4 <usage_fault.constprop.0+0xf8>)
   106d2:	4618      	mov	r0, r3
   106d4:	e9cd 3300 	strd	r3, r3, [sp]
   106d8:	f015 fb56 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
   106dc:	4a06      	ldr	r2, [pc, #24]	; (106f8 <usage_fault.constprop.0+0xfc>)

	return reason;
}
   106de:	4620      	mov	r0, r4
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
   106e0:	6a93      	ldr	r3, [r2, #40]	; 0x28
   106e2:	ea6f 4303 	mvn.w	r3, r3, lsl #16
   106e6:	ea6f 4313 	mvn.w	r3, r3, lsr #16
   106ea:	6293      	str	r3, [r2, #40]	; 0x28
}
   106ec:	b004      	add	sp, #16
   106ee:	bd10      	pop	{r4, pc}
   106f0:	0002d03b 	.word	0x0002d03b
   106f4:	0002a7c0 	.word	0x0002a7c0
   106f8:	e000ed00 	.word	0xe000ed00
   106fc:	0002d053 	.word	0x0002d053
   10700:	0002d066 	.word	0x0002d066
   10704:	0002d080 	.word	0x0002d080
   10708:	0002d0aa 	.word	0x0002d0aa
   1070c:	0002d0c8 	.word	0x0002d0c8
   10710:	0002d0ed 	.word	0x0002d0ed
   10714:	0002d107 	.word	0x0002d107

00010718 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
   10718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
   1071c:	4b8e      	ldr	r3, [pc, #568]	; (10958 <z_arm_fault+0x240>)
{
   1071e:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
   10720:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
   10724:	4688      	mov	r8, r1
   10726:	4616      	mov	r6, r2
   10728:	2300      	movs	r3, #0
   1072a:	b090      	sub	sp, #64	; 0x40
   1072c:	f3ca 0708 	ubfx	r7, sl, #0, #9
   10730:	f383 8811 	msr	BASEPRI, r3
   10734:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
   10738:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
   1073c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
   10740:	d00e      	beq.n	10760 <z_arm_fault+0x48>

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
   10742:	4986      	ldr	r1, [pc, #536]	; (1095c <z_arm_fault+0x244>)
   10744:	f44f 6384 	mov.w	r3, #1056	; 0x420
   10748:	4a85      	ldr	r2, [pc, #532]	; (10960 <z_arm_fault+0x248>)
   1074a:	4886      	ldr	r0, [pc, #536]	; (10964 <z_arm_fault+0x24c>)
   1074c:	f014 facb 	bl	24ce6 <assert_print>
   10750:	4885      	ldr	r0, [pc, #532]	; (10968 <z_arm_fault+0x250>)
   10752:	f014 fac8 	bl	24ce6 <assert_print>
   10756:	f44f 6184 	mov.w	r1, #1056	; 0x420
			__ASSERT(0,
   1075a:	4881      	ldr	r0, [pc, #516]	; (10960 <z_arm_fault+0x248>)
   1075c:	f014 fabc 	bl	24cd8 <assert_post_action>
	if (exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) {
   10760:	f012 0401 	ands.w	r4, r2, #1
   10764:	d1ed      	bne.n	10742 <z_arm_fault+0x2a>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
   10766:	0650      	lsls	r0, r2, #25
   10768:	d404      	bmi.n	10774 <z_arm_fault+0x5c>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
   1076a:	0711      	lsls	r1, r2, #28
   1076c:	d40e      	bmi.n	1078c <z_arm_fault+0x74>
			*nested_exc = true;
   1076e:	f04f 0901 	mov.w	r9, #1
   10772:	e00e      	b.n	10792 <z_arm_fault+0x7a>
		PR_FAULT_INFO("Exception occurred in Secure State");
   10774:	4b7d      	ldr	r3, [pc, #500]	; (1096c <z_arm_fault+0x254>)
   10776:	2201      	movs	r2, #1
   10778:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1077c:	4620      	mov	r0, r4
   1077e:	4623      	mov	r3, r4
   10780:	497b      	ldr	r1, [pc, #492]	; (10970 <z_arm_fault+0x258>)
   10782:	9400      	str	r4, [sp, #0]
   10784:	f015 fb00 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
   10788:	0772      	lsls	r2, r6, #29
   1078a:	d500      	bpl.n	1078e <z_arm_fault+0x76>
			ptr_esf = (z_arch_esf_t *)psp;
   1078c:	4645      	mov	r5, r8
	*nested_exc = false;
   1078e:	f04f 0900 	mov.w	r9, #0
	__ASSERT(esf != NULL,
   10792:	2d00      	cmp	r5, #0
   10794:	d0d5      	beq.n	10742 <z_arm_fault+0x2a>
	*recoverable = false;
   10796:	f04f 0800 	mov.w	r8, #0
	switch (fault) {
   1079a:	1efb      	subs	r3, r7, #3
	*recoverable = false;
   1079c:	f88d 801f 	strb.w	r8, [sp, #31]
	switch (fault) {
   107a0:	2b09      	cmp	r3, #9
   107a2:	f200 80bf 	bhi.w	10924 <z_arm_fault+0x20c>
   107a6:	e8df f003 	tbb	[pc, r3]
   107aa:	b305      	.short	0xb305
   107ac:	bdbd96b7 	.word	0xbdbd96b7
   107b0:	bbbdbdbd 	.word	0xbbbdbdbd
	PR_FAULT_INFO("***** HARD FAULT *****");
   107b4:	4b6f      	ldr	r3, [pc, #444]	; (10974 <z_arm_fault+0x25c>)
   107b6:	2201      	movs	r2, #1
   107b8:	e9cd 8301 	strd	r8, r3, [sp, #4]
   107bc:	2300      	movs	r3, #0
   107be:	496c      	ldr	r1, [pc, #432]	; (10970 <z_arm_fault+0x258>)
   107c0:	4618      	mov	r0, r3
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
   107c2:	4f65      	ldr	r7, [pc, #404]	; (10958 <z_arm_fault+0x240>)
	PR_FAULT_INFO("***** HARD FAULT *****");
   107c4:	f8cd 8000 	str.w	r8, [sp]
   107c8:	f015 fade 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	*recoverable = false;
   107cc:	f88d 801f 	strb.w	r8, [sp, #31]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
   107d0:	6afe      	ldr	r6, [r7, #44]	; 0x2c
   107d2:	f016 0602 	ands.w	r6, r6, #2
   107d6:	d005      	beq.n	107e4 <z_arm_fault+0xcc>
		PR_EXC("  Bus fault on vector table read");
   107d8:	4b67      	ldr	r3, [pc, #412]	; (10978 <z_arm_fault+0x260>)
	PR_FAULT_INFO(
   107da:	e9cd 8301 	strd	r8, r3, [sp, #4]
   107de:	f8cd 8000 	str.w	r8, [sp]
   107e2:	e006      	b.n	107f2 <z_arm_fault+0xda>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
   107e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   107e6:	2b00      	cmp	r3, #0
   107e8:	da0a      	bge.n	10800 <z_arm_fault+0xe8>
		PR_EXC("  Debug event");
   107ea:	4b64      	ldr	r3, [pc, #400]	; (1097c <z_arm_fault+0x264>)
   107ec:	9600      	str	r6, [sp, #0]
   107ee:	e9cd 6301 	strd	r6, r3, [sp, #4]
	PR_FAULT_INFO(
   107f2:	2300      	movs	r3, #0
   107f4:	2201      	movs	r2, #1
   107f6:	4618      	mov	r0, r3
   107f8:	495d      	ldr	r1, [pc, #372]	; (10970 <z_arm_fault+0x258>)
   107fa:	f015 fac5 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
}
   107fe:	e03b      	b.n	10878 <z_arm_fault+0x160>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
   10800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10802:	005b      	lsls	r3, r3, #1
   10804:	d577      	bpl.n	108f6 <z_arm_fault+0x1de>
		PR_EXC("  Fault escalation (see below)");
   10806:	4b5e      	ldr	r3, [pc, #376]	; (10980 <z_arm_fault+0x268>)
   10808:	2201      	movs	r2, #1
   1080a:	e9cd 6301 	strd	r6, r3, [sp, #4]
   1080e:	4630      	mov	r0, r6
   10810:	4633      	mov	r3, r6
   10812:	4957      	ldr	r1, [pc, #348]	; (10970 <z_arm_fault+0x258>)
   10814:	9600      	str	r6, [sp, #0]
   10816:	f015 fab7 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
   1081a:	697b      	ldr	r3, [r7, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
   1081c:	69aa      	ldr	r2, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
   1081e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   10822:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
   10824:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10828:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
   1082c:	697b      	ldr	r3, [r7, #20]
	uint16_t fault_insn = *(ret_addr - 1);
   1082e:	f832 2c02 	ldrh.w	r2, [r2, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
   10832:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   10836:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
   10838:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   1083c:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
   10840:	f64d 7302 	movw	r3, #57090	; 0xdf02
   10844:	429a      	cmp	r2, r3
   10846:	d00a      	beq.n	1085e <z_arm_fault+0x146>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
   10848:	6abb      	ldr	r3, [r7, #40]	; 0x28
   1084a:	b2db      	uxtb	r3, r3
   1084c:	2b00      	cmp	r3, #0
   1084e:	d034      	beq.n	108ba <z_arm_fault+0x1a2>
			reason = mem_manage_fault(esf, 1, recoverable);
   10850:	2001      	movs	r0, #1
   10852:	f10d 011f 	add.w	r1, sp, #31
		reason = mem_manage_fault(esf, 0, recoverable);
   10856:	f7ff fd95 	bl	10384 <mem_manage_fault.constprop.0>
   1085a:	4604      	mov	r4, r0
		break;
   1085c:	e00c      	b.n	10878 <z_arm_fault+0x160>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
   1085e:	682b      	ldr	r3, [r5, #0]
   10860:	2201      	movs	r2, #1
   10862:	9303      	str	r3, [sp, #12]
   10864:	4b47      	ldr	r3, [pc, #284]	; (10984 <z_arm_fault+0x26c>)
   10866:	4630      	mov	r0, r6
   10868:	e9cd 6301 	strd	r6, r3, [sp, #4]
   1086c:	4940      	ldr	r1, [pc, #256]	; (10970 <z_arm_fault+0x258>)
   1086e:	4633      	mov	r3, r6
   10870:	9600      	str	r6, [sp, #0]
   10872:	f015 fa89 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
			reason = esf->basic.r0;
   10876:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
   10878:	f89d 301f 	ldrb.w	r3, [sp, #31]
   1087c:	b9d3      	cbnz	r3, 108b4 <z_arm_fault+0x19c>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
   1087e:	aa08      	add	r2, sp, #32
   10880:	f105 0620 	add.w	r6, r5, #32
   10884:	4613      	mov	r3, r2
   10886:	6828      	ldr	r0, [r5, #0]
   10888:	6869      	ldr	r1, [r5, #4]
   1088a:	3508      	adds	r5, #8
   1088c:	c303      	stmia	r3!, {r0, r1}
   1088e:	42b5      	cmp	r5, r6
   10890:	461a      	mov	r2, r3
   10892:	d1f7      	bne.n	10884 <z_arm_fault+0x16c>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
   10894:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   10896:	f1b9 0f00 	cmp.w	r9, #0
   1089a:	d057      	beq.n	1094c <z_arm_fault+0x234>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
   1089c:	f3c3 0208 	ubfx	r2, r3, #0, #9
   108a0:	b922      	cbnz	r2, 108ac <z_arm_fault+0x194>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
   108a2:	ea6f 2353 	mvn.w	r3, r3, lsr #9
   108a6:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
   108aa:	930f      	str	r3, [sp, #60]	; 0x3c
	}

	z_arm_fatal_error(reason, &esf_copy);
   108ac:	4620      	mov	r0, r4
   108ae:	a908      	add	r1, sp, #32
   108b0:	f7ff fbda 	bl	10068 <z_arm_fatal_error>
}
   108b4:	b010      	add	sp, #64	; 0x40
   108b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
   108ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
   108bc:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
   108c0:	d005      	beq.n	108ce <z_arm_fault+0x1b6>
			reason = bus_fault(esf, 1, recoverable);
   108c2:	2001      	movs	r0, #1
   108c4:	f10d 011f 	add.w	r1, sp, #31
		reason = bus_fault(esf, 0, recoverable);
   108c8:	f7ff fe0a 	bl	104e0 <bus_fault.constprop.0>
   108cc:	e7c5      	b.n	1085a <z_arm_fault+0x142>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
   108ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
   108d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   108d4:	d302      	bcc.n	108dc <z_arm_fault+0x1c4>
		reason = usage_fault(esf);
   108d6:	f7ff fe91 	bl	105fc <usage_fault.constprop.0>
   108da:	e7be      	b.n	1085a <z_arm_fault+0x142>
			__ASSERT(0,
   108dc:	492a      	ldr	r1, [pc, #168]	; (10988 <z_arm_fault+0x270>)
   108de:	f240 23f2 	movw	r3, #754	; 0x2f2
   108e2:	4a1f      	ldr	r2, [pc, #124]	; (10960 <z_arm_fault+0x248>)
   108e4:	481f      	ldr	r0, [pc, #124]	; (10964 <z_arm_fault+0x24c>)
   108e6:	f014 f9fe 	bl	24ce6 <assert_print>
   108ea:	4828      	ldr	r0, [pc, #160]	; (1098c <z_arm_fault+0x274>)
   108ec:	f014 f9fb 	bl	24ce6 <assert_print>
   108f0:	f240 21f2 	movw	r1, #754	; 0x2f2
   108f4:	e731      	b.n	1075a <z_arm_fault+0x42>
		__ASSERT(0,
   108f6:	4924      	ldr	r1, [pc, #144]	; (10988 <z_arm_fault+0x270>)
   108f8:	f240 23f6 	movw	r3, #758	; 0x2f6
   108fc:	4a18      	ldr	r2, [pc, #96]	; (10960 <z_arm_fault+0x248>)
   108fe:	4819      	ldr	r0, [pc, #100]	; (10964 <z_arm_fault+0x24c>)
   10900:	f014 f9f1 	bl	24ce6 <assert_print>
   10904:	4822      	ldr	r0, [pc, #136]	; (10990 <z_arm_fault+0x278>)
   10906:	f014 f9ee 	bl	24ce6 <assert_print>
   1090a:	f240 21f6 	movw	r1, #758	; 0x2f6
   1090e:	e724      	b.n	1075a <z_arm_fault+0x42>
		reason = mem_manage_fault(esf, 0, recoverable);
   10910:	2000      	movs	r0, #0
   10912:	f10d 011f 	add.w	r1, sp, #31
   10916:	e79e      	b.n	10856 <z_arm_fault+0x13e>
		reason = bus_fault(esf, 0, recoverable);
   10918:	2000      	movs	r0, #0
   1091a:	f10d 011f 	add.w	r1, sp, #31
   1091e:	e7d3      	b.n	108c8 <z_arm_fault+0x1b0>
	PR_FAULT_INFO(
   10920:	4b1c      	ldr	r3, [pc, #112]	; (10994 <z_arm_fault+0x27c>)
   10922:	e75a      	b.n	107da <z_arm_fault+0xc2>
	PR_FAULT_INFO("***** %s %d) *****",
   10924:	4a1c      	ldr	r2, [pc, #112]	; (10998 <z_arm_fault+0x280>)
   10926:	f41a 7ff8 	tst.w	sl, #496	; 0x1f0
   1092a:	4b1c      	ldr	r3, [pc, #112]	; (1099c <z_arm_fault+0x284>)
   1092c:	bf18      	it	ne
   1092e:	4613      	movne	r3, r2
   10930:	3f10      	subs	r7, #16
   10932:	e9cd 3703 	strd	r3, r7, [sp, #12]
   10936:	4b1a      	ldr	r3, [pc, #104]	; (109a0 <z_arm_fault+0x288>)
   10938:	2201      	movs	r2, #1
   1093a:	9302      	str	r3, [sp, #8]
   1093c:	2300      	movs	r3, #0
   1093e:	490c      	ldr	r1, [pc, #48]	; (10970 <z_arm_fault+0x258>)
   10940:	4618      	mov	r0, r3
   10942:	e9cd 3300 	strd	r3, r3, [sp]
   10946:	f015 fa1f 	bl	25d88 <z_log_msg_runtime_create.constprop.0>
}
   1094a:	e795      	b.n	10878 <z_arm_fault+0x160>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
   1094c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
   10950:	f023 0301 	bic.w	r3, r3, #1
   10954:	e7a9      	b.n	108aa <z_arm_fault+0x192>
   10956:	bf00      	nop
   10958:	e000ed00 	.word	0xe000ed00
   1095c:	0002d160 	.word	0x0002d160
   10960:	0002cecb 	.word	0x0002cecb
   10964:	0002b6a9 	.word	0x0002b6a9
   10968:	0002d173 	.word	0x0002d173
   1096c:	0002d1b1 	.word	0x0002d1b1
   10970:	0002a7c0 	.word	0x0002a7c0
   10974:	0002d1d4 	.word	0x0002d1d4
   10978:	0002d1eb 	.word	0x0002d1eb
   1097c:	0002d20c 	.word	0x0002d20c
   10980:	0002d21a 	.word	0x0002d21a
   10984:	0002d239 	.word	0x0002d239
   10988:	00030f1d 	.word	0x00030f1d
   1098c:	0002d255 	.word	0x0002d255
   10990:	0002d279 	.word	0x0002d279
   10994:	0002d2a9 	.word	0x0002d2a9
   10998:	0002d147 	.word	0x0002d147
   1099c:	0002d132 	.word	0x0002d132
   109a0:	0002d2cd 	.word	0x0002d2cd

000109a4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
   109a4:	4b04      	ldr	r3, [pc, #16]	; (109b8 <z_arm_fault_init+0x14>)
   109a6:	695a      	ldr	r2, [r3, #20]
   109a8:	f042 0210 	orr.w	r2, r2, #16
   109ac:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
   109ae:	695a      	ldr	r2, [r3, #20]
   109b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   109b4:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
   109b6:	4770      	bx	lr
   109b8:	e000ed00 	.word	0xe000ed00

000109bc <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
   109bc:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
   109c0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
   109c4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
   109c6:	4672      	mov	r2, lr
	bl z_arm_fault
   109c8:	f7ff fea6 	bl	10718 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
   109cc:	bd01      	pop	{r0, pc}
   109ce:	bf00      	nop

000109d0 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
   109d0:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   109d2:	2120      	movs	r1, #32
   109d4:	4803      	ldr	r0, [pc, #12]	; (109e4 <z_arm_interrupt_init+0x14>)
   109d6:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
   109d8:	3301      	adds	r3, #1
   109da:	2b45      	cmp	r3, #69	; 0x45
   109dc:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
   109e0:	d1f9      	bne.n	109d6 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
   109e2:	4770      	bx	lr
   109e4:	e000e100 	.word	0xe000e100

000109e8 <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
   109e8:	2000      	movs	r0, #0
    msr CONTROL, r0
   109ea:	f380 8814 	msr	CONTROL, r0
    isb
   109ee:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
   109f2:	2000      	movs	r0, #0
    msr MSPLIM, r0
   109f4:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
   109f8:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
   109fc:	f7fd fb0a 	bl	e014 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
   10a00:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
   10a02:	490e      	ldr	r1, [pc, #56]	; (10a3c <__start+0x54>)
    str r0, [r1]
   10a04:	6008      	str	r0, [r1, #0]
    dsb
   10a06:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
   10a0a:	480d      	ldr	r0, [pc, #52]	; (10a40 <__start+0x58>)
    msr msp, r0
   10a0c:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
   10a10:	f000 f83e 	bl	10a90 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
   10a14:	2020      	movs	r0, #32
    msr BASEPRI, r0
   10a16:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
   10a1a:	480a      	ldr	r0, [pc, #40]	; (10a44 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
   10a1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
   10a20:	1840      	adds	r0, r0, r1
    msr PSP, r0
   10a22:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
   10a26:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
   10a2a:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
   10a2c:	4308      	orrs	r0, r1
    msr CONTROL, r0
   10a2e:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
   10a32:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
   10a36:	f7ff fbcd 	bl	101d4 <z_arm_prep_c>
   10a3a:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
   10a3c:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
   10a40:	200334f0 	.word	0x200334f0
    ldr r0, =z_interrupt_stacks
   10a44:	200327b0 	.word	0x200327b0

00010a48 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
   10a48:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   10a4c:	4905      	ldr	r1, [pc, #20]	; (10a64 <sys_arch_reboot+0x1c>)
   10a4e:	4b06      	ldr	r3, [pc, #24]	; (10a68 <sys_arch_reboot+0x20>)
   10a50:	68ca      	ldr	r2, [r1, #12]
   10a52:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   10a56:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   10a58:	60cb      	str	r3, [r1, #12]
   10a5a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
   10a5e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
   10a60:	e7fd      	b.n	10a5e <sys_arch_reboot+0x16>
   10a62:	bf00      	nop
   10a64:	e000ed00 	.word	0xe000ed00
   10a68:	05fa0004 	.word	0x05fa0004

00010a6c <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
   10a6c:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
   10a6e:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
   10a70:	4906      	ldr	r1, [pc, #24]	; (10a8c <z_arm_clear_arm_mpu_config+0x20>)
   10a72:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
	int num_regions =
   10a76:	f3c2 2207 	ubfx	r2, r2, #8, #8
	for (i = 0; i < num_regions; i++) {
   10a7a:	4293      	cmp	r3, r2
   10a7c:	db00      	blt.n	10a80 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
   10a7e:	4770      	bx	lr
  mpu->RNR = rnr;
   10a80:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  mpu->RLAR = 0U;
   10a84:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
   10a88:	3301      	adds	r3, #1
   10a8a:	e7f6      	b.n	10a7a <z_arm_clear_arm_mpu_config+0xe>
   10a8c:	e000ed00 	.word	0xe000ed00

00010a90 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
   10a90:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
   10a92:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
   10a94:	2400      	movs	r4, #0
   10a96:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
   10a9a:	f7ff ffe7 	bl	10a6c <z_arm_clear_arm_mpu_config>
   10a9e:	4623      	mov	r3, r4
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
   10aa0:	f04f 30ff 	mov.w	r0, #4294967295
   10aa4:	4a0c      	ldr	r2, [pc, #48]	; (10ad8 <z_arm_init_arch_hw_at_boot+0x48>)
   10aa6:	f103 0120 	add.w	r1, r3, #32
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
   10aaa:	3301      	adds	r3, #1
   10aac:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
   10aae:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
   10ab2:	d1f8      	bne.n	10aa6 <z_arm_init_arch_hw_at_boot+0x16>
   10ab4:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
   10ab6:	f04f 30ff 	mov.w	r0, #4294967295
   10aba:	4a07      	ldr	r2, [pc, #28]	; (10ad8 <z_arm_init_arch_hw_at_boot+0x48>)
   10abc:	f103 0160 	add.w	r1, r3, #96	; 0x60
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
   10ac0:	3301      	adds	r3, #1
   10ac2:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
   10ac4:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
   10ac8:	d1f8      	bne.n	10abc <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
   10aca:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
   10acc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10ad0:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
   10ad4:	bd10      	pop	{r4, pc}
   10ad6:	bf00      	nop
   10ad8:	e000e100 	.word	0xe000e100

00010adc <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
   10adc:	4b08      	ldr	r3, [pc, #32]	; (10b00 <z_impl_k_thread_abort+0x24>)
   10ade:	689b      	ldr	r3, [r3, #8]
   10ae0:	4283      	cmp	r3, r0
   10ae2:	d10b      	bne.n	10afc <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   10ae4:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
   10ae8:	b143      	cbz	r3, 10afc <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
   10aea:	4b06      	ldr	r3, [pc, #24]	; (10b04 <z_impl_k_thread_abort+0x28>)
   10aec:	685a      	ldr	r2, [r3, #4]
   10aee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   10af2:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
   10af4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   10af6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
   10afa:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
   10afc:	f011 b8ba 	b.w	21c74 <z_thread_abort>
   10b00:	20021500 	.word	0x20021500
   10b04:	e000ed00 	.word	0xe000ed00

00010b08 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
   10b08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
   10b0a:	4c09      	ldr	r4, [pc, #36]	; (10b30 <z_arm_configure_static_mpu_regions+0x28>)
   10b0c:	4a09      	ldr	r2, [pc, #36]	; (10b34 <z_arm_configure_static_mpu_regions+0x2c>)
   10b0e:	4623      	mov	r3, r4
   10b10:	2101      	movs	r1, #1
   10b12:	4809      	ldr	r0, [pc, #36]	; (10b38 <z_arm_configure_static_mpu_regions+0x30>)
   10b14:	f000 f918 	bl	10d48 <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
   10b18:	2300      	movs	r3, #0
   10b1a:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
   10b1c:	4b07      	ldr	r3, [pc, #28]	; (10b3c <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   10b1e:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
   10b20:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   10b22:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
   10b24:	9301      	str	r3, [sp, #4]
   10b26:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   10b28:	f000 f932 	bl	10d90 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
   10b2c:	b004      	add	sp, #16
   10b2e:	bd10      	pop	{r4, pc}
   10b30:	20070000 	.word	0x20070000
   10b34:	20008000 	.word	0x20008000
   10b38:	0002af00 	.word	0x0002af00
   10b3c:	20008d70 	.word	0x20008d70

00010b40 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
   10b40:	b510      	push	{r4, lr}
	mpu_set_region(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
		| (region_conf->attr.rbar &
   10b42:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
   10b44:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
   10b46:	f004 021f 	and.w	r2, r4, #31
		(region_conf->base & MPU_RBAR_BASE_Msk)
   10b4a:	f023 031f 	bic.w	r3, r3, #31
		| (region_conf->attr.rbar &
   10b4e:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
   10b50:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
   10b52:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
   10b54:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = rnr;
   10b58:	4905      	ldr	r1, [pc, #20]	; (10b70 <region_init+0x30>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
   10b5a:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
   10b5e:	f043 0301 	orr.w	r3, r3, #1
	MPU->RNR = rnr;
   10b62:	f8c1 0098 	str.w	r0, [r1, #152]	; 0x98
	MPU->RBAR = rbar;
   10b66:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
	MPU->RLAR = rlar;
   10b6a:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
   10b6e:	bd10      	pop	{r4, pc}
   10b70:	e000ed00 	.word	0xe000ed00

00010b74 <region_allocate_and_init>:

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
   10b74:	2807      	cmp	r0, #7
{
   10b76:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   10b78:	4604      	mov	r4, r0
	if (index > (get_num_regions() - 1U)) {
   10b7a:	d90f      	bls.n	10b9c <region_allocate_and_init+0x28>

		/* No available MPU region index. */
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
   10b7c:	4b09      	ldr	r3, [pc, #36]	; (10ba4 <region_allocate_and_init+0x30>)
   10b7e:	9003      	str	r0, [sp, #12]
   10b80:	9302      	str	r3, [sp, #8]
   10b82:	2300      	movs	r3, #0
   10b84:	2201      	movs	r2, #1
   10b86:	4618      	mov	r0, r3
   10b88:	e9cd 3300 	strd	r3, r3, [sp]
   10b8c:	4906      	ldr	r1, [pc, #24]	; (10ba8 <region_allocate_and_init+0x34>)
   10b8e:	f015 f916 	bl	25dbe <z_log_msg_runtime_create.constprop.0>
   10b92:	f06f 0415 	mvn.w	r4, #21

	/* Program region */
	region_init(index, region_conf);

	return index;
}
   10b96:	4620      	mov	r0, r4
   10b98:	b004      	add	sp, #16
   10b9a:	bd10      	pop	{r4, pc}
	region_init(index, region_conf);
   10b9c:	f7ff ffd0 	bl	10b40 <region_init>
	return index;
   10ba0:	e7f9      	b.n	10b96 <region_allocate_and_init+0x22>
   10ba2:	bf00      	nop
   10ba4:	0002d2e4 	.word	0x0002d2e4
   10ba8:	0002a7a8 	.word	0x0002a7a8

00010bac <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
   10bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10bb0:	4689      	mov	r9, r1
   10bb2:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
   10bb4:	4606      	mov	r6, r0
   10bb6:	f04f 0800 	mov.w	r8, #0
	MPU->RNR = rnr;
   10bba:	4d54      	ldr	r5, [pc, #336]	; (10d0c <mpu_configure_regions_and_partition.constprop.0+0x160>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
   10bbc:	b089      	sub	sp, #36	; 0x24
	for (i = 0; i < regions_num; i++) {
   10bbe:	45c8      	cmp	r8, r9
   10bc0:	da2d      	bge.n	10c1e <mpu_configure_regions_and_partition.constprop.0+0x72>
		if (regions[i].size == 0U) {
   10bc2:	f8d6 a004 	ldr.w	sl, [r6, #4]
   10bc6:	f1ba 0f00 	cmp.w	sl, #0
   10bca:	d04a      	beq.n	10c62 <mpu_configure_regions_and_partition.constprop.0+0xb6>
		&&
   10bcc:	f1ba 0f1f 	cmp.w	sl, #31
   10bd0:	d917      	bls.n	10c02 <mpu_configure_regions_and_partition.constprop.0+0x56>
		&&
   10bd2:	f01a 0f1f 	tst.w	sl, #31
   10bd6:	d114      	bne.n	10c02 <mpu_configure_regions_and_partition.constprop.0+0x56>
		((part->start &
   10bd8:	f8d6 b000 	ldr.w	fp, [r6]
		&&
   10bdc:	f01b 0f1f 	tst.w	fp, #31
   10be0:	d10f      	bne.n	10c02 <mpu_configure_regions_and_partition.constprop.0+0x56>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   10be2:	4658      	mov	r0, fp
   10be4:	f015 f8e2 	bl	25dac <arm_cmse_mpu_region_get>
   10be8:	4607      	mov	r7, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10bea:	eb0a 000b 	add.w	r0, sl, fp
   10bee:	3801      	subs	r0, #1
   10bf0:	f015 f8dc 	bl	25dac <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
   10bf4:	4287      	cmp	r7, r0
   10bf6:	d016      	beq.n	10c26 <mpu_configure_regions_and_partition.constprop.0+0x7a>

		/* Derive the index of the underlying MPU region,
		 * inside which the new region will be configured.
		 */
		int u_reg_index =
			get_region_index(regions[i].start, regions[i].size);
   10bf8:	f06f 0715 	mvn.w	r7, #21

		if ((u_reg_index == -EINVAL) ||
			(u_reg_index > (reg_index - 1))) {
			LOG_ERR("Invalid underlying region index %u",
   10bfc:	4b44      	ldr	r3, [pc, #272]	; (10d10 <mpu_configure_regions_and_partition.constprop.0+0x164>)
   10bfe:	9703      	str	r7, [sp, #12]
   10c00:	e002      	b.n	10c08 <mpu_configure_regions_and_partition.constprop.0+0x5c>
			LOG_ERR("Partition %u: sanity check failed.", i);
   10c02:	4b44      	ldr	r3, [pc, #272]	; (10d14 <mpu_configure_regions_and_partition.constprop.0+0x168>)
   10c04:	f8cd 800c 	str.w	r8, [sp, #12]
			LOG_ERR("Invalid underlying region index %u",
   10c08:	9302      	str	r3, [sp, #8]
   10c0a:	2300      	movs	r3, #0
   10c0c:	2201      	movs	r2, #1
   10c0e:	4618      	mov	r0, r3
   10c10:	e9cd 3300 	strd	r3, r3, [sp]
   10c14:	4940      	ldr	r1, [pc, #256]	; (10d18 <mpu_configure_regions_and_partition.constprop.0+0x16c>)
   10c16:	f015 f8d2 	bl	25dbe <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   10c1a:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
   10c1e:	4620      	mov	r0, r4
   10c20:	b009      	add	sp, #36	; 0x24
   10c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((u_reg_index == -EINVAL) ||
   10c26:	f117 0f16 	cmn.w	r7, #22
   10c2a:	d0e7      	beq.n	10bfc <mpu_configure_regions_and_partition.constprop.0+0x50>
   10c2c:	42bc      	cmp	r4, r7
   10c2e:	dde5      	ble.n	10bfc <mpu_configure_regions_and_partition.constprop.0+0x50>
	MPU->RNR = rnr;
   10c30:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   10c34:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
	MPU->RNR = rnr;
   10c38:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RLAR;
   10c3c:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return mpu_get_rbar() & MPU_RBAR_BASE_Msk;
   10c40:	f021 011f 	bic.w	r1, r1, #31
	return (mpu_get_rlar() & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
   10c44:	f043 0b1f 	orr.w	fp, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
   10c48:	e9d6 3200 	ldrd	r3, r2, [r6]
   10c4c:	441a      	add	r2, r3
		if ((regions[i].start == u_reg_base) &&
   10c4e:	4299      	cmp	r1, r3
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
   10c50:	f102 3aff 	add.w	sl, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
   10c54:	d11d      	bne.n	10c92 <mpu_configure_regions_and_partition.constprop.0+0xe6>
   10c56:	45d3      	cmp	fp, sl
   10c58:	d107      	bne.n	10c6a <mpu_configure_regions_and_partition.constprop.0+0xbe>
			mpu_configure_region(u_reg_index, &regions[i]);
   10c5a:	4631      	mov	r1, r6
   10c5c:	b2f8      	uxtb	r0, r7
   10c5e:	f015 f8be 	bl	25dde <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
   10c62:	f108 0801 	add.w	r8, r8, #1
   10c66:	360c      	adds	r6, #12
   10c68:	e7a9      	b.n	10bbe <mpu_configure_regions_and_partition.constprop.0+0x12>
				mpu_configure_region(reg_index, &regions[i]);
   10c6a:	4631      	mov	r1, r6
	MPU->RNR = rnr;
   10c6c:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   10c70:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
		     | (base & MPU_RBAR_BASE_Msk));
   10c74:	f022 021f 	bic.w	r2, r2, #31
	mpu_set_rbar((mpu_get_rbar() & (~MPU_RBAR_BASE_Msk))
   10c78:	f003 031f 	and.w	r3, r3, #31
		     | (base & MPU_RBAR_BASE_Msk));
   10c7c:	4313      	orrs	r3, r2
	MPU->RBAR = rbar;
   10c7e:	f8c5 309c 	str.w	r3, [r5, #156]	; 0x9c
				mpu_configure_region(reg_index, &regions[i]);
   10c82:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, &regions[i]);
   10c84:	f015 f8ab 	bl	25dde <mpu_configure_region>
			if (reg_index == -EINVAL) {
   10c88:	f110 0f16 	cmn.w	r0, #22
   10c8c:	d0c5      	beq.n	10c1a <mpu_configure_regions_and_partition.constprop.0+0x6e>
			reg_index++;
   10c8e:	1c44      	adds	r4, r0, #1
   10c90:	e7e7      	b.n	10c62 <mpu_configure_regions_and_partition.constprop.0+0xb6>
	MPU->RNR = rnr;
   10c92:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RLAR;
   10c96:	f8d5 20a0 	ldr.w	r2, [r5, #160]	; 0xa0
				regions[i].start - 1);
   10c9a:	3b01      	subs	r3, #1
		     | (limit & MPU_RLAR_LIMIT_Msk));
   10c9c:	f023 031f 	bic.w	r3, r3, #31
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
   10ca0:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
   10ca4:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
   10ca6:	45d3      	cmp	fp, sl
				mpu_configure_region(reg_index, &regions[i]);
   10ca8:	4631      	mov	r1, r6
				mpu_configure_region(reg_index, &regions[i]);
   10caa:	b2e0      	uxtb	r0, r4
	MPU->RLAR = rlar;
   10cac:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
		} else if (reg_last == u_reg_last) {
   10cb0:	d0e8      	beq.n	10c84 <mpu_configure_regions_and_partition.constprop.0+0xd8>
				mpu_configure_region(reg_index, &regions[i]);
   10cb2:	f015 f894 	bl	25dde <mpu_configure_region>
			if (reg_index == -EINVAL) {
   10cb6:	f110 0f16 	cmn.w	r0, #22
   10cba:	d0ae      	beq.n	10c1a <mpu_configure_regions_and_partition.constprop.0+0x6e>
	MPU->RNR = rnr;
   10cbc:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   10cc0:	f8d5 209c 	ldr.w	r2, [r5, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
   10cc4:	f89d 3018 	ldrb.w	r3, [sp, #24]
			REGION_LIMIT_ADDR((regions[i].start +
   10cc8:	f10b 3bff 	add.w	fp, fp, #4294967295
	attr->rbar = mpu_get_rbar() &
   10ccc:	f362 0304 	bfi	r3, r2, #0, #5
   10cd0:	f88d 3018 	strb.w	r3, [sp, #24]
	return MPU->RLAR;
   10cd4:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
   10cd8:	f89d 2018 	ldrb.w	r2, [sp, #24]
   10cdc:	085b      	lsrs	r3, r3, #1
   10cde:	f363 1247 	bfi	r2, r3, #5, #3
   10ce2:	f88d 2018 	strb.w	r2, [sp, #24]
			fill_region.base = regions[i].start +
   10ce6:	e9d6 3200 	ldrd	r3, r2, [r6]
   10cea:	4413      	add	r3, r2
   10cec:	9304      	str	r3, [sp, #16]
			REGION_LIMIT_ADDR((regions[i].start +
   10cee:	f023 031f 	bic.w	r3, r3, #31
   10cf2:	445b      	add	r3, fp
   10cf4:	eba3 030a 	sub.w	r3, r3, sl
			reg_index++;
   10cf8:	3001      	adds	r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
   10cfa:	f023 031f 	bic.w	r3, r3, #31
				region_allocate_and_init(reg_index,
   10cfe:	a904      	add	r1, sp, #16
   10d00:	b2c0      	uxtb	r0, r0
			fill_region.attr.r_limit =
   10d02:	9307      	str	r3, [sp, #28]
				region_allocate_and_init(reg_index,
   10d04:	f7ff ff36 	bl	10b74 <region_allocate_and_init>
   10d08:	e7be      	b.n	10c88 <mpu_configure_regions_and_partition.constprop.0+0xdc>
   10d0a:	bf00      	nop
   10d0c:	e000ed00 	.word	0xe000ed00
   10d10:	0002d32d 	.word	0x0002d32d
   10d14:	0002d30a 	.word	0x0002d30a
   10d18:	0002a7a8 	.word	0x0002a7a8

00010d1c <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
   10d1c:	2205      	movs	r2, #5
   10d1e:	4b04      	ldr	r3, [pc, #16]	; (10d30 <arm_core_mpu_enable+0x14>)
   10d20:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
   10d24:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10d28:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
   10d2c:	4770      	bx	lr
   10d2e:	bf00      	nop
   10d30:	e000ed00 	.word	0xe000ed00

00010d34 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
   10d34:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
   10d38:	2200      	movs	r2, #0
   10d3a:	4b02      	ldr	r3, [pc, #8]	; (10d44 <arm_core_mpu_disable+0x10>)
   10d3c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
   10d40:	4770      	bx	lr
   10d42:	bf00      	nop
   10d44:	e000ed00 	.word	0xe000ed00

00010d48 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
   10d48:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
   10d4a:	4d0c      	ldr	r5, [pc, #48]	; (10d7c <arm_core_mpu_configure_static_mpu_regions+0x34>)
   10d4c:	460c      	mov	r4, r1
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
   10d4e:	782a      	ldrb	r2, [r5, #0]
   10d50:	f7ff ff2c 	bl	10bac <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
   10d54:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
   10d56:	3016      	adds	r0, #22
   10d58:	d10f      	bne.n	10d7a <arm_core_mpu_configure_static_mpu_regions+0x32>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
   10d5a:	f44f 738d 	mov.w	r3, #282	; 0x11a
   10d5e:	4a08      	ldr	r2, [pc, #32]	; (10d80 <arm_core_mpu_configure_static_mpu_regions+0x38>)
   10d60:	4908      	ldr	r1, [pc, #32]	; (10d84 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
   10d62:	4809      	ldr	r0, [pc, #36]	; (10d88 <arm_core_mpu_configure_static_mpu_regions+0x40>)
   10d64:	f013 ffbf 	bl	24ce6 <assert_print>
   10d68:	4621      	mov	r1, r4
   10d6a:	4808      	ldr	r0, [pc, #32]	; (10d8c <arm_core_mpu_configure_static_mpu_regions+0x44>)
   10d6c:	f013 ffbb 	bl	24ce6 <assert_print>
   10d70:	f44f 718d 	mov.w	r1, #282	; 0x11a
   10d74:	4802      	ldr	r0, [pc, #8]	; (10d80 <arm_core_mpu_configure_static_mpu_regions+0x38>)
   10d76:	f013 ffaf 	bl	24cd8 <assert_post_action>
			regions_num);
	}
}
   10d7a:	bd38      	pop	{r3, r4, r5, pc}
   10d7c:	20021d7f 	.word	0x20021d7f
   10d80:	0002d350 	.word	0x0002d350
   10d84:	00030f1d 	.word	0x00030f1d
   10d88:	0002b6a9 	.word	0x0002b6a9
   10d8c:	0002d387 	.word	0x0002d387

00010d90 <arm_core_mpu_mark_areas_for_dynamic_regions>:
 * @brief mark memory areas for dynamic region configuration
 */
void arm_core_mpu_mark_areas_for_dynamic_regions(
	const struct z_arm_mpu_partition dyn_region_areas[],
	const uint8_t dyn_region_areas_num)
{
   10d90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d94:	4e31      	ldr	r6, [pc, #196]	; (10e5c <arm_core_mpu_mark_areas_for_dynamic_regions+0xcc>)
   10d96:	4689      	mov	r9, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10d98:	4605      	mov	r5, r0
   10d9a:	f04f 0800 	mov.w	r8, #0
   10d9e:	46b3      	mov	fp, r6
	MPU->RNR = rnr;
   10da0:	4f2f      	ldr	r7, [pc, #188]	; (10e60 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10da2:	45c8      	cmp	r8, r9
   10da4:	db02      	blt.n	10dac <arm_core_mpu_mark_areas_for_dynamic_regions+0x1c>
						 dyn_region_areas_num) == -EINVAL) {

		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
			dyn_region_areas_num);
	}
}
   10da6:	b003      	add	sp, #12
   10da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dyn_region_areas[i].size == 0U) {
   10dac:	f8d5 a004 	ldr.w	sl, [r5, #4]
   10db0:	f1ba 0f00 	cmp.w	sl, #0
   10db4:	d04c      	beq.n	10e50 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc0>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
   10db6:	6829      	ldr	r1, [r5, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   10db8:	4608      	mov	r0, r1
   10dba:	9101      	str	r1, [sp, #4]
   10dbc:	f014 fff6 	bl	25dac <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10dc0:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   10dc2:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10dc4:	eb0a 0001 	add.w	r0, sl, r1
   10dc8:	3801      	subs	r0, #1
   10dca:	f014 ffef 	bl	25dac <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
   10dce:	4284      	cmp	r4, r0
   10dd0:	f04f 0214 	mov.w	r2, #20
   10dd4:	4b23      	ldr	r3, [pc, #140]	; (10e64 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd4>)
   10dd6:	d015      	beq.n	10e04 <arm_core_mpu_mark_areas_for_dynamic_regions+0x74>
		dyn_reg_info[i].index =
   10dd8:	fb02 f308 	mul.w	r3, r2, r8
   10ddc:	f06f 0215 	mvn.w	r2, #21
   10de0:	f84b 2003 	str.w	r2, [fp, r3]
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
   10de4:	f44f 7395 	mov.w	r3, #298	; 0x12a
   10de8:	4a1f      	ldr	r2, [pc, #124]	; (10e68 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd8>)
   10dea:	4920      	ldr	r1, [pc, #128]	; (10e6c <arm_core_mpu_mark_areas_for_dynamic_regions+0xdc>)
   10dec:	4820      	ldr	r0, [pc, #128]	; (10e70 <arm_core_mpu_mark_areas_for_dynamic_regions+0xe0>)
   10dee:	f013 ff7a 	bl	24ce6 <assert_print>
   10df2:	4649      	mov	r1, r9
   10df4:	481f      	ldr	r0, [pc, #124]	; (10e74 <arm_core_mpu_mark_areas_for_dynamic_regions+0xe4>)
   10df6:	f013 ff76 	bl	24ce6 <assert_print>
   10dfa:	f44f 7195 	mov.w	r1, #298	; 0x12a
   10dfe:	481a      	ldr	r0, [pc, #104]	; (10e68 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd8>)
   10e00:	f013 ff6a 	bl	24cd8 <assert_post_action>
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
   10e04:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
   10e08:	6034      	str	r4, [r6, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
   10e0a:	d0eb      	beq.n	10de4 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
   10e0c:	7819      	ldrb	r1, [r3, #0]
   10e0e:	42a1      	cmp	r1, r4
   10e10:	dde8      	ble.n	10de4 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
	attr->rbar = mpu_get_rbar() &
   10e12:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = rnr;
   10e16:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
   10e1a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
	return MPU->RBAR;
   10e1e:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
   10e22:	f100 0108 	add.w	r1, r0, #8
   10e26:	7b00      	ldrb	r0, [r0, #12]
   10e28:	f364 0004 	bfi	r0, r4, #0, #5
   10e2c:	7108      	strb	r0, [r1, #4]
	return MPU->RLAR;
   10e2e:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
   10e32:	790c      	ldrb	r4, [r1, #4]
   10e34:	0840      	lsrs	r0, r0, #1
   10e36:	f360 1447 	bfi	r4, r0, #5, #3
   10e3a:	710c      	strb	r4, [r1, #4]
	return MPU->RBAR;
   10e3c:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
	region_conf->base = mpu_get_rbar() & MPU_RBAR_BASE_Msk;
   10e40:	f021 011f 	bic.w	r1, r1, #31
   10e44:	6071      	str	r1, [r6, #4]
	return MPU->RLAR;
   10e46:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
	region_conf->attr.r_limit = mpu_get_rlar() & MPU_RLAR_LIMIT_Msk;
   10e4a:	f021 011f 	bic.w	r1, r1, #31
   10e4e:	6131      	str	r1, [r6, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10e50:	f108 0801 	add.w	r8, r8, #1
   10e54:	3614      	adds	r6, #20
   10e56:	350c      	adds	r5, #12
   10e58:	e7a3      	b.n	10da2 <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
   10e5a:	bf00      	nop
   10e5c:	20020fbc 	.word	0x20020fbc
   10e60:	e000ed00 	.word	0xe000ed00
   10e64:	20021d7f 	.word	0x20021d7f
   10e68:	0002d350 	.word	0x0002d350
   10e6c:	00030f1d 	.word	0x00030f1d
   10e70:	0002b6a9 	.word	0x0002b6a9
   10e74:	0002d3b3 	.word	0x0002d3b3

00010e78 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
   10e78:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
   10e7a:	4d1f      	ldr	r5, [pc, #124]	; (10ef8 <z_arm_mpu_init+0x80>)
   10e7c:	682c      	ldr	r4, [r5, #0]
   10e7e:	2c08      	cmp	r4, #8
   10e80:	d910      	bls.n	10ea4 <z_arm_mpu_init+0x2c>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
   10e82:	f240 1351 	movw	r3, #337	; 0x151
   10e86:	4a1d      	ldr	r2, [pc, #116]	; (10efc <z_arm_mpu_init+0x84>)
   10e88:	491d      	ldr	r1, [pc, #116]	; (10f00 <z_arm_mpu_init+0x88>)
   10e8a:	481e      	ldr	r0, [pc, #120]	; (10f04 <z_arm_mpu_init+0x8c>)
   10e8c:	f013 ff2b 	bl	24ce6 <assert_print>
   10e90:	4621      	mov	r1, r4
   10e92:	2208      	movs	r2, #8
   10e94:	481c      	ldr	r0, [pc, #112]	; (10f08 <z_arm_mpu_init+0x90>)
   10e96:	f013 ff26 	bl	24ce6 <assert_print>
   10e9a:	f240 1151 	movw	r1, #337	; 0x151
	defined(CONFIG_CPU_CORTEX_M4)
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos == 8,
		"Invalid number of MPU regions\n");
#elif defined(NUM_MPU_REGIONS)
	__ASSERT(
   10e9e:	4817      	ldr	r0, [pc, #92]	; (10efc <z_arm_mpu_init+0x84>)
   10ea0:	f013 ff1a 	bl	24cd8 <assert_post_action>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10ea4:	2000      	movs	r0, #0
	arm_core_mpu_disable();
   10ea6:	f7ff ff45 	bl	10d34 <arm_core_mpu_disable>
	MPU->MAIR0 = mair0;
   10eaa:	4b18      	ldr	r3, [pc, #96]	; (10f0c <z_arm_mpu_init+0x94>)
   10eac:	4a18      	ldr	r2, [pc, #96]	; (10f10 <z_arm_mpu_init+0x98>)
   10eae:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10eb2:	4284      	cmp	r4, r0
   10eb4:	d117      	bne.n	10ee6 <z_arm_mpu_init+0x6e>
	static_regions_num = mpu_config.num_regions;
   10eb6:	4b17      	ldr	r3, [pc, #92]	; (10f14 <z_arm_mpu_init+0x9c>)
   10eb8:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
   10eba:	f7ff ff2f 	bl	10d1c <arm_core_mpu_enable>
	__ASSERT(
   10ebe:	4b13      	ldr	r3, [pc, #76]	; (10f0c <z_arm_mpu_init+0x94>)
   10ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
   10ec4:	f3c3 2307 	ubfx	r3, r3, #8, #8
   10ec8:	2b08      	cmp	r3, #8
   10eca:	d013      	beq.n	10ef4 <z_arm_mpu_init+0x7c>
   10ecc:	4912      	ldr	r1, [pc, #72]	; (10f18 <z_arm_mpu_init+0xa0>)
   10ece:	f240 13bb 	movw	r3, #443	; 0x1bb
   10ed2:	4a0a      	ldr	r2, [pc, #40]	; (10efc <z_arm_mpu_init+0x84>)
   10ed4:	480b      	ldr	r0, [pc, #44]	; (10f04 <z_arm_mpu_init+0x8c>)
   10ed6:	f013 ff06 	bl	24ce6 <assert_print>
   10eda:	4810      	ldr	r0, [pc, #64]	; (10f1c <z_arm_mpu_init+0xa4>)
   10edc:	f013 ff03 	bl	24ce6 <assert_print>
   10ee0:	f240 11bb 	movw	r1, #443	; 0x1bb
   10ee4:	e7db      	b.n	10e9e <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
   10ee6:	6869      	ldr	r1, [r5, #4]
   10ee8:	eb01 1100 	add.w	r1, r1, r0, lsl #4
   10eec:	f7ff fe28 	bl	10b40 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10ef0:	3001      	adds	r0, #1
   10ef2:	e7de      	b.n	10eb2 <z_arm_mpu_init+0x3a>
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
   10ef4:	2000      	movs	r0, #0
   10ef6:	bd38      	pop	{r3, r4, r5, pc}
   10ef8:	0002af0c 	.word	0x0002af0c
   10efc:	0002d350 	.word	0x0002d350
   10f00:	00030f1d 	.word	0x00030f1d
   10f04:	0002b6a9 	.word	0x0002b6a9
   10f08:	0002d3e2 	.word	0x0002d3e2
   10f0c:	e000ed00 	.word	0xe000ed00
   10f10:	0044ffaa 	.word	0x0044ffaa
   10f14:	20021d7f 	.word	0x20021d7f
   10f18:	0002d416 	.word	0x0002d416
   10f1c:	0002d466 	.word	0x0002d466

00010f20 <malloc_prepare>:
					 CONFIG_SRAM_BASE_ADDRESS))
	#endif /* CONFIG_XTENSA */
#endif

static int malloc_prepare(const struct device *unused)
{
   10f20:	b508      	push	{r3, lr}

	/*
	 * Validate that the memory space available for the newlib heap is
	 * greater than the minimum required size.
	 */
	__ASSERT(MAX_HEAP_SIZE >= CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE,
   10f22:	4b0b      	ldr	r3, [pc, #44]	; (10f50 <malloc_prepare+0x30>)
   10f24:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
   10f28:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
   10f2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   10f30:	d20c      	bcs.n	10f4c <malloc_prepare+0x2c>
   10f32:	4908      	ldr	r1, [pc, #32]	; (10f54 <malloc_prepare+0x34>)
   10f34:	2381      	movs	r3, #129	; 0x81
   10f36:	4a08      	ldr	r2, [pc, #32]	; (10f58 <malloc_prepare+0x38>)
   10f38:	4808      	ldr	r0, [pc, #32]	; (10f5c <malloc_prepare+0x3c>)
   10f3a:	f013 fed4 	bl	24ce6 <assert_print>
   10f3e:	4808      	ldr	r0, [pc, #32]	; (10f60 <malloc_prepare+0x40>)
   10f40:	f013 fed1 	bl	24ce6 <assert_print>
   10f44:	2181      	movs	r1, #129	; 0x81
   10f46:	4804      	ldr	r0, [pc, #16]	; (10f58 <malloc_prepare+0x38>)
   10f48:	f013 fec6 	bl	24cd8 <assert_post_action>
		 "memory space available for newlib heap is less than the "
		 "minimum required size specified by "
		 "CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE");

	return 0;
}
   10f4c:	2000      	movs	r0, #0
   10f4e:	bd08      	pop	{r3, pc}
   10f50:	20037c60 	.word	0x20037c60
   10f54:	0002d4b7 	.word	0x0002d4b7
   10f58:	0002d487 	.word	0x0002d487
   10f5c:	0002b6a9 	.word	0x0002b6a9
   10f60:	0002d4fe 	.word	0x0002d4fe

00010f64 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
   10f64:	4b01      	ldr	r3, [pc, #4]	; (10f6c <__stdout_hook_install+0x8>)
   10f66:	6018      	str	r0, [r3, #0]
}
   10f68:	4770      	bx	lr
   10f6a:	bf00      	nop
   10f6c:	20008468 	.word	0x20008468

00010f70 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
   10f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10f72:	4606      	mov	r6, r0
   10f74:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
   10f76:	2400      	movs	r4, #0
		*(buf + i) = _stdin_hook();
   10f78:	4f06      	ldr	r7, [pc, #24]	; (10f94 <z_impl_zephyr_read_stdin+0x24>)
	for (i = 0; i < nbytes; i++) {
   10f7a:	42ac      	cmp	r4, r5
   10f7c:	da08      	bge.n	10f90 <z_impl_zephyr_read_stdin+0x20>
		*(buf + i) = _stdin_hook();
   10f7e:	683b      	ldr	r3, [r7, #0]
   10f80:	4798      	blx	r3
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
   10f82:	280a      	cmp	r0, #10
		*(buf + i) = _stdin_hook();
   10f84:	5530      	strb	r0, [r6, r4]
	for (i = 0; i < nbytes; i++) {
   10f86:	f104 0401 	add.w	r4, r4, #1
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
   10f8a:	d001      	beq.n	10f90 <z_impl_zephyr_read_stdin+0x20>
   10f8c:	280d      	cmp	r0, #13
   10f8e:	d1f4      	bne.n	10f7a <z_impl_zephyr_read_stdin+0xa>
			i++;
			break;
		}
	}
	return i;
}
   10f90:	4620      	mov	r0, r4
   10f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10f94:	20008464 	.word	0x20008464

00010f98 <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
   10f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10f9a:	460d      	mov	r5, r1
   10f9c:	4f09      	ldr	r7, [pc, #36]	; (10fc4 <z_impl_zephyr_write_stdout+0x2c>)
   10f9e:	1e46      	subs	r6, r0, #1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
   10fa0:	f1c0 0401 	rsb	r4, r0, #1
   10fa4:	19a3      	adds	r3, r4, r6
   10fa6:	429d      	cmp	r5, r3
   10fa8:	dc01      	bgt.n	10fae <z_impl_zephyr_write_stdout+0x16>
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
	}
	return nbytes;
}
   10faa:	4628      	mov	r0, r5
   10fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (*(buf + i) == '\n') {
   10fae:	7873      	ldrb	r3, [r6, #1]
   10fb0:	2b0a      	cmp	r3, #10
   10fb2:	d102      	bne.n	10fba <z_impl_zephyr_write_stdout+0x22>
			_stdout_hook('\r');
   10fb4:	200d      	movs	r0, #13
   10fb6:	683b      	ldr	r3, [r7, #0]
   10fb8:	4798      	blx	r3
		_stdout_hook(*(buf + i));
   10fba:	683b      	ldr	r3, [r7, #0]
   10fbc:	f816 0f01 	ldrb.w	r0, [r6, #1]!
   10fc0:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
   10fc2:	e7ef      	b.n	10fa4 <z_impl_zephyr_write_stdout+0xc>
   10fc4:	20008468 	.word	0x20008468

00010fc8 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
   10fc8:	b508      	push	{r3, lr}
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
   10fca:	2105      	movs	r1, #5
   10fcc:	4801      	ldr	r0, [pc, #4]	; (10fd4 <_exit+0xc>)
   10fce:	f7ff ffe3 	bl	10f98 <z_impl_zephyr_write_stdout>
	_write(1, "exit\n", 5);
	while (1) {
   10fd2:	e7fe      	b.n	10fd2 <_exit+0xa>
   10fd4:	0002d585 	.word	0x0002d585

00010fd8 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
   10fd8:	b510      	push	{r4, lr}
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
   10fda:	4c07      	ldr	r4, [pc, #28]	; (10ff8 <_sbrk+0x20>)
   10fdc:	6823      	ldr	r3, [r4, #0]

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
   10fde:	18c2      	adds	r2, r0, r3
   10fe0:	4806      	ldr	r0, [pc, #24]	; (10ffc <_sbrk+0x24>)
   10fe2:	f1c0 5100 	rsb	r1, r0, #536870912	; 0x20000000
   10fe6:	f501 21e0 	add.w	r1, r1, #458752	; 0x70000
   10fea:	428a      	cmp	r2, r1
		heap_sz += count;
   10fec:	bf36      	itet	cc
   10fee:	6022      	strcc	r2, [r4, #0]

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
   10ff0:	f04f 30ff 	movcs.w	r0, #4294967295
	ptr = ((char *)HEAP_BASE) + heap_sz;
   10ff4:	18c0      	addcc	r0, r0, r3
	}

	return ret;
}
   10ff6:	bd10      	pop	{r4, pc}
   10ff8:	20020fd0 	.word	0x20020fd0
   10ffc:	20037c60 	.word	0x20037c60

00011000 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
   11000:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(lock != NULL);
   11002:	4604      	mov	r4, r0
   11004:	b958      	cbnz	r0, 1101e <__retarget_lock_init_recursive+0x1e>
   11006:	4911      	ldr	r1, [pc, #68]	; (1104c <__retarget_lock_init_recursive+0x4c>)
   11008:	f240 137b 	movw	r3, #379	; 0x17b
   1100c:	4a10      	ldr	r2, [pc, #64]	; (11050 <__retarget_lock_init_recursive+0x50>)
   1100e:	4811      	ldr	r0, [pc, #68]	; (11054 <__retarget_lock_init_recursive+0x54>)
   11010:	f013 fe69 	bl	24ce6 <assert_print>
   11014:	f240 117b 	movw	r1, #379	; 0x17b
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
#else
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
   11018:	480d      	ldr	r0, [pc, #52]	; (11050 <__retarget_lock_init_recursive+0x50>)
   1101a:	f013 fe5d 	bl	24cd8 <assert_post_action>
	*lock = malloc(sizeof(struct k_mutex));
   1101e:	2014      	movs	r0, #20
   11020:	f011 ff70 	bl	22f04 <malloc>
   11024:	6020      	str	r0, [r4, #0]
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
   11026:	b960      	cbnz	r0, 11042 <__retarget_lock_init_recursive+0x42>
   11028:	490b      	ldr	r1, [pc, #44]	; (11058 <__retarget_lock_init_recursive+0x58>)
   1102a:	f240 1383 	movw	r3, #387	; 0x183
   1102e:	4a08      	ldr	r2, [pc, #32]	; (11050 <__retarget_lock_init_recursive+0x50>)
   11030:	4808      	ldr	r0, [pc, #32]	; (11054 <__retarget_lock_init_recursive+0x54>)
   11032:	f013 fe58 	bl	24ce6 <assert_print>
   11036:	4809      	ldr	r0, [pc, #36]	; (1105c <__retarget_lock_init_recursive+0x5c>)
   11038:	f013 fe55 	bl	24ce6 <assert_print>
   1103c:	f240 1183 	movw	r1, #387	; 0x183
   11040:	e7ea      	b.n	11018 <__retarget_lock_init_recursive+0x18>

	k_mutex_init((struct k_mutex *)*lock);
}
   11042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return z_impl_k_mutex_init(mutex);
   11046:	f018 b9cb 	b.w	293e0 <z_impl_k_mutex_init>
   1104a:	bf00      	nop
   1104c:	0002d58c 	.word	0x0002d58c
   11050:	0002d487 	.word	0x0002d487
   11054:	0002b6a9 	.word	0x0002b6a9
   11058:	0002d58b 	.word	0x0002d58b
   1105c:	0002d5c7 	.word	0x0002d5c7

00011060 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
   11060:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(lock != NULL);
   11062:	b958      	cbnz	r0, 1107c <__retarget_lock_acquire_recursive+0x1c>
   11064:	4909      	ldr	r1, [pc, #36]	; (1108c <__retarget_lock_acquire_recursive+0x2c>)
   11066:	480a      	ldr	r0, [pc, #40]	; (11090 <__retarget_lock_acquire_recursive+0x30>)
   11068:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
   1106c:	4a09      	ldr	r2, [pc, #36]	; (11094 <__retarget_lock_acquire_recursive+0x34>)
   1106e:	f013 fe3a 	bl	24ce6 <assert_print>
   11072:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
   11076:	4807      	ldr	r0, [pc, #28]	; (11094 <__retarget_lock_acquire_recursive+0x34>)
   11078:	f013 fe2e 	bl	24cd8 <assert_post_action>
	return z_impl_k_mutex_lock(mutex, timeout);
   1107c:	f04f 32ff 	mov.w	r2, #4294967295
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
   11080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   11084:	f04f 33ff 	mov.w	r3, #4294967295
   11088:	f00e bc64 	b.w	1f954 <z_impl_k_mutex_lock>
   1108c:	0002d58c 	.word	0x0002d58c
   11090:	0002b6a9 	.word	0x0002b6a9
   11094:	0002d487 	.word	0x0002d487

00011098 <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
   11098:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(lock != NULL);
   1109a:	b958      	cbnz	r0, 110b4 <__retarget_lock_release_recursive+0x1c>
   1109c:	4907      	ldr	r1, [pc, #28]	; (110bc <__retarget_lock_release_recursive+0x24>)
   1109e:	4808      	ldr	r0, [pc, #32]	; (110c0 <__retarget_lock_release_recursive+0x28>)
   110a0:	f44f 73e2 	mov.w	r3, #452	; 0x1c4
   110a4:	4a07      	ldr	r2, [pc, #28]	; (110c4 <__retarget_lock_release_recursive+0x2c>)
   110a6:	f013 fe1e 	bl	24ce6 <assert_print>
   110aa:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
   110ae:	4805      	ldr	r0, [pc, #20]	; (110c4 <__retarget_lock_release_recursive+0x2c>)
   110b0:	f013 fe12 	bl	24cd8 <assert_post_action>
	k_mutex_unlock((struct k_mutex *)lock);
}
   110b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return z_impl_k_mutex_unlock(mutex);
   110b8:	f00e bd1c 	b.w	1faf4 <z_impl_k_mutex_unlock>
   110bc:	0002d58c 	.word	0x0002d58c
   110c0:	0002b6a9 	.word	0x0002b6a9
   110c4:	0002d487 	.word	0x0002d487

000110c8 <__chk_fail>:
/* This function gets called if static buffer overflow detection is enabled
 * on stdlib side (Newlib here), in case such an overflow is detected. Newlib
 * provides an implementation not suitable for us, so we override it here.
 */
__weak FUNC_NORETURN void __chk_fail(void)
{
   110c8:	b508      	push	{r3, lr}
   110ca:	211d      	movs	r1, #29
   110cc:	4804      	ldr	r0, [pc, #16]	; (110e0 <__chk_fail+0x18>)
   110ce:	f7ff ff63 	bl	10f98 <z_impl_zephyr_write_stdout>
	static const char chk_fail_msg[] = "* buffer overflow detected *\n";
	_write(2, chk_fail_msg, sizeof(chk_fail_msg) - 1);
	k_oops();
   110d2:	4040      	eors	r0, r0
   110d4:	f380 8811 	msr	BASEPRI, r0
   110d8:	f04f 0003 	mov.w	r0, #3
   110dc:	df02      	svc	2
	CODE_UNREACHABLE;
   110de:	bf00      	nop
   110e0:	0002d5ea 	.word	0x0002d5ea

000110e4 <remoteproc_mgr_boot>:
	 * this case do the remainder of actions to properly configure and
	 * boot the Network MCU.
	 */

	/* Release the Network MCU, 'Release force off signal' */
	NRF_RESET->NETWORK.FORCEOFF = RESET_NETWORK_FORCEOFF_FORCEOFF_Release;
   110e4:	2000      	movs	r0, #0
   110e6:	4b02      	ldr	r3, [pc, #8]	; (110f0 <remoteproc_mgr_boot+0xc>)
   110e8:	f8c3 0614 	str.w	r0, [r3, #1556]	; 0x614

	LOG_DBG("Network MCU released.");
#endif /* !CONFIG_TRUSTED_EXECUTION_SECURE */

	return 0;
}
   110ec:	4770      	bx	lr
   110ee:	bf00      	nop
   110f0:	40005000 	.word	0x40005000

000110f4 <bt_hex>:
	static const char hex[] = "0123456789abcdef";
	static char str[129];
	const uint8_t *b = buf;
	size_t i;

	len = MIN(len, (sizeof(str) - 1) / 2);
   110f4:	4b0e      	ldr	r3, [pc, #56]	; (11130 <bt_hex+0x3c>)
   110f6:	2940      	cmp	r1, #64	; 0x40
   110f8:	bf28      	it	cs
   110fa:	2140      	movcs	r1, #64	; 0x40
{
   110fc:	b570      	push	{r4, r5, r6, lr}
   110fe:	461d      	mov	r5, r3

	for (i = 0; i < len; i++) {
		str[i * 2] = hex[b[i] >> 4];
   11100:	4c0c      	ldr	r4, [pc, #48]	; (11134 <bt_hex+0x40>)
   11102:	1846      	adds	r6, r0, r1
	for (i = 0; i < len; i++) {
   11104:	42b0      	cmp	r0, r6
   11106:	f103 0302 	add.w	r3, r3, #2
   1110a:	d104      	bne.n	11116 <bt_hex+0x22>
		str[i * 2 + 1] = hex[b[i] & 0xf];
	}

	str[i * 2] = '\0';
   1110c:	2300      	movs	r3, #0
   1110e:	f805 3011 	strb.w	r3, [r5, r1, lsl #1]

	return str;
}
   11112:	4807      	ldr	r0, [pc, #28]	; (11130 <bt_hex+0x3c>)
   11114:	bd70      	pop	{r4, r5, r6, pc}
		str[i * 2] = hex[b[i] >> 4];
   11116:	7802      	ldrb	r2, [r0, #0]
   11118:	0912      	lsrs	r2, r2, #4
   1111a:	5ca2      	ldrb	r2, [r4, r2]
   1111c:	f803 2c02 	strb.w	r2, [r3, #-2]
		str[i * 2 + 1] = hex[b[i] & 0xf];
   11120:	f810 2b01 	ldrb.w	r2, [r0], #1
   11124:	f002 020f 	and.w	r2, r2, #15
   11128:	5ca2      	ldrb	r2, [r4, r2]
   1112a:	f803 2c01 	strb.w	r2, [r3, #-1]
	for (i = 0; i < len; i++) {
   1112e:	e7e9      	b.n	11104 <bt_hex+0x10>
   11130:	20021d9e 	.word	0x20021d9e
   11134:	0002d64a 	.word	0x0002d64a

00011138 <bt_addr_le_str>:

	return str;
}

const char *bt_addr_le_str(const bt_addr_le_t *addr)
{
   11138:	b530      	push	{r4, r5, lr}
	switch (addr->type) {
   1113a:	7803      	ldrb	r3, [r0, #0]
   1113c:	b08b      	sub	sp, #44	; 0x2c
   1113e:	4604      	mov	r4, r0
   11140:	ad07      	add	r5, sp, #28
   11142:	2b03      	cmp	r3, #3
   11144:	d821      	bhi.n	1118a <bt_addr_le_str+0x52>
   11146:	e8df f003 	tbb	[pc, r3]
   1114a:	1a02      	.short	0x1a02
   1114c:	1e1c      	.short	0x1e1c
		strcpy(type, "public");
   1114e:	4912      	ldr	r1, [pc, #72]	; (11198 <bt_addr_le_str+0x60>)
		strcpy(type, "random");
   11150:	4628      	mov	r0, r5
   11152:	f018 fc90 	bl	29a76 <strcpy>
	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
   11156:	9505      	str	r5, [sp, #20]
   11158:	7863      	ldrb	r3, [r4, #1]
   1115a:	211e      	movs	r1, #30
   1115c:	9304      	str	r3, [sp, #16]
   1115e:	78a3      	ldrb	r3, [r4, #2]
   11160:	4a0e      	ldr	r2, [pc, #56]	; (1119c <bt_addr_le_str+0x64>)
   11162:	9303      	str	r3, [sp, #12]
   11164:	78e3      	ldrb	r3, [r4, #3]
   11166:	480e      	ldr	r0, [pc, #56]	; (111a0 <bt_addr_le_str+0x68>)
   11168:	9302      	str	r3, [sp, #8]
   1116a:	7923      	ldrb	r3, [r4, #4]
   1116c:	9301      	str	r3, [sp, #4]
   1116e:	7963      	ldrb	r3, [r4, #5]
   11170:	9300      	str	r3, [sp, #0]
   11172:	79a3      	ldrb	r3, [r4, #6]
   11174:	f013 fc02 	bl	2497c <snprintk>
	static char str[BT_ADDR_LE_STR_LEN];

	bt_addr_le_to_str(addr, str, sizeof(str));

	return str;
}
   11178:	4809      	ldr	r0, [pc, #36]	; (111a0 <bt_addr_le_str+0x68>)
   1117a:	b00b      	add	sp, #44	; 0x2c
   1117c:	bd30      	pop	{r4, r5, pc}
		strcpy(type, "random");
   1117e:	4909      	ldr	r1, [pc, #36]	; (111a4 <bt_addr_le_str+0x6c>)
   11180:	e7e6      	b.n	11150 <bt_addr_le_str+0x18>
		strcpy(type, "public-id");
   11182:	4909      	ldr	r1, [pc, #36]	; (111a8 <bt_addr_le_str+0x70>)
   11184:	e7e4      	b.n	11150 <bt_addr_le_str+0x18>
		strcpy(type, "random-id");
   11186:	4909      	ldr	r1, [pc, #36]	; (111ac <bt_addr_le_str+0x74>)
   11188:	e7e2      	b.n	11150 <bt_addr_le_str+0x18>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
   1118a:	210a      	movs	r1, #10
   1118c:	4628      	mov	r0, r5
   1118e:	4a08      	ldr	r2, [pc, #32]	; (111b0 <bt_addr_le_str+0x78>)
   11190:	f013 fbf4 	bl	2497c <snprintk>
		break;
   11194:	e7df      	b.n	11156 <bt_addr_le_str+0x1e>
   11196:	bf00      	nop
   11198:	0002b797 	.word	0x0002b797
   1119c:	0002b7b9 	.word	0x0002b7b9
   111a0:	20021d80 	.word	0x20021d80
   111a4:	0002b79e 	.word	0x0002b79e
   111a8:	0002b7a5 	.word	0x0002b7a5
   111ac:	0002b7af 	.word	0x0002b7af
   111b0:	0002efba 	.word	0x0002efba

000111b4 <long_wq_init>:
{
	return k_work_submit_to_queue(&bt_long_wq, work);
}

static int long_wq_init(const struct device *d)
{
   111b4:	b530      	push	{r4, r5, lr}
	ARG_UNUSED(d);

	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   111b6:	2400      	movs	r4, #0

	k_work_queue_init(&bt_long_wq);
   111b8:	4d09      	ldr	r5, [pc, #36]	; (111e0 <long_wq_init+0x2c>)
	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   111ba:	4b0a      	ldr	r3, [pc, #40]	; (111e4 <long_wq_init+0x30>)
{
   111bc:	b085      	sub	sp, #20
	k_work_queue_init(&bt_long_wq);
   111be:	4628      	mov	r0, r5
	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   111c0:	9302      	str	r3, [sp, #8]
   111c2:	9403      	str	r4, [sp, #12]
	k_work_queue_init(&bt_long_wq);
   111c4:	f00f f99c 	bl	20500 <k_work_queue_init>

	k_work_queue_start(&bt_long_wq, bt_lw_stack_area,
   111c8:	ab02      	add	r3, sp, #8
   111ca:	4628      	mov	r0, r5
   111cc:	9300      	str	r3, [sp, #0]
   111ce:	f44f 62a3 	mov.w	r2, #1304	; 0x518
   111d2:	230a      	movs	r3, #10
   111d4:	4904      	ldr	r1, [pc, #16]	; (111e8 <long_wq_init+0x34>)
   111d6:	f00f f9ad 	bl	20534 <k_work_queue_start>
			   K_THREAD_STACK_SIZEOF(bt_lw_stack_area),
			   CONFIG_BT_LONG_WQ_PRIO, &cfg);

	return 0;
}
   111da:	4620      	mov	r0, r4
   111dc:	b005      	add	sp, #20
   111de:	bd30      	pop	{r4, r5, pc}
   111e0:	20009588 	.word	0x20009588
   111e4:	0002d662 	.word	0x0002d662
   111e8:	200318f0 	.word	0x200318f0

000111ec <bt_long_wq_schedule>:
{
   111ec:	4601      	mov	r1, r0
	return k_work_schedule_for_queue(&bt_long_wq, dwork, timeout);
   111ee:	4801      	ldr	r0, [pc, #4]	; (111f4 <bt_long_wq_schedule+0x8>)
   111f0:	f00f bac2 	b.w	20778 <k_work_schedule_for_queue>
   111f4:	20009588 	.word	0x20009588

000111f8 <uuid_to_uuid128>:
		0x00000000, 0x0000, 0x1000, 0x8000, 0x00805F9B34FB) }
};

static void uuid_to_uuid128(const struct bt_uuid *src, struct bt_uuid_128 *dst)
{
	switch (src->type) {
   111f8:	7803      	ldrb	r3, [r0, #0]
{
   111fa:	b530      	push	{r4, r5, lr}
	switch (src->type) {
   111fc:	2b01      	cmp	r3, #1
   111fe:	d013      	beq.n	11228 <uuid_to_uuid128+0x30>
   11200:	2b02      	cmp	r3, #2
   11202:	d027      	beq.n	11254 <uuid_to_uuid128+0x5c>
   11204:	b97b      	cbnz	r3, 11226 <uuid_to_uuid128+0x2e>
	case BT_UUID_TYPE_16:
		*dst = uuid128_base;
   11206:	460a      	mov	r2, r1
   11208:	4b18      	ldr	r3, [pc, #96]	; (1126c <uuid_to_uuid128+0x74>)
   1120a:	f103 0410 	add.w	r4, r3, #16
   1120e:	f853 5b04 	ldr.w	r5, [r3], #4
   11212:	42a3      	cmp	r3, r4
   11214:	f842 5b04 	str.w	r5, [r2], #4
   11218:	d1f9      	bne.n	1120e <uuid_to_uuid128+0x16>
   1121a:	781b      	ldrb	r3, [r3, #0]
   1121c:	7013      	strb	r3, [r2, #0]
		sys_put_le16(BT_UUID_16(src)->val,
   1121e:	8843      	ldrh	r3, [r0, #2]
	dst[0] = val;
   11220:	734b      	strb	r3, [r1, #13]
	dst[1] = val >> 8;
   11222:	0a1b      	lsrs	r3, r3, #8
   11224:	738b      	strb	r3, [r1, #14]
		return;
	case BT_UUID_TYPE_128:
		memcpy(dst, src, sizeof(*dst));
		return;
	}
}
   11226:	bd30      	pop	{r4, r5, pc}
		*dst = uuid128_base;
   11228:	460a      	mov	r2, r1
   1122a:	4b10      	ldr	r3, [pc, #64]	; (1126c <uuid_to_uuid128+0x74>)
   1122c:	f103 0410 	add.w	r4, r3, #16
   11230:	f853 5b04 	ldr.w	r5, [r3], #4
   11234:	42a3      	cmp	r3, r4
   11236:	f842 5b04 	str.w	r5, [r2], #4
   1123a:	d1f9      	bne.n	11230 <uuid_to_uuid128+0x38>
   1123c:	781b      	ldrb	r3, [r3, #0]
   1123e:	7013      	strb	r3, [r2, #0]
		sys_put_le32(BT_UUID_32(src)->val,
   11240:	6843      	ldr	r3, [r0, #4]
   11242:	f3c3 2207 	ubfx	r2, r3, #8, #8
	dst[0] = val;
   11246:	734b      	strb	r3, [r1, #13]
	sys_put_le16(val >> 16, &dst[2]);
   11248:	0c1b      	lsrs	r3, r3, #16
	dst[0] = val;
   1124a:	73cb      	strb	r3, [r1, #15]
	dst[1] = val >> 8;
   1124c:	0a1b      	lsrs	r3, r3, #8
   1124e:	738a      	strb	r2, [r1, #14]
   11250:	740b      	strb	r3, [r1, #16]
}
   11252:	e7e8      	b.n	11226 <uuid_to_uuid128+0x2e>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   11254:	f100 0310 	add.w	r3, r0, #16
   11258:	f850 2b04 	ldr.w	r2, [r0], #4
   1125c:	4298      	cmp	r0, r3
   1125e:	f841 2b04 	str.w	r2, [r1], #4
   11262:	d1f9      	bne.n	11258 <uuid_to_uuid128+0x60>
   11264:	7803      	ldrb	r3, [r0, #0]
   11266:	700b      	strb	r3, [r1, #0]
   11268:	e7dd      	b.n	11226 <uuid_to_uuid128+0x2e>
   1126a:	bf00      	nop
   1126c:	0002d66b 	.word	0x0002d66b

00011270 <bt_buf_get_rx>:
			  BT_BUF_RX_SIZE, 8,
			  NULL);
#endif /* CONFIG_BT_HCI_ACL_FLOW_CONTROL */

struct net_buf *bt_buf_get_rx(enum bt_buf_type type, k_timeout_t timeout)
{
   11270:	b538      	push	{r3, r4, r5, lr}
   11272:	4605      	mov	r5, r0
	struct net_buf *buf;

	__ASSERT(type == BT_BUF_EVT || type == BT_BUF_ACL_IN ||
   11274:	2d01      	cmp	r5, #1
{
   11276:	4610      	mov	r0, r2
   11278:	4619      	mov	r1, r3
	__ASSERT(type == BT_BUF_EVT || type == BT_BUF_ACL_IN ||
   1127a:	d010      	beq.n	1129e <bt_buf_get_rx+0x2e>
   1127c:	2d03      	cmp	r5, #3
   1127e:	d01a      	beq.n	112b6 <bt_buf_get_rx+0x46>
   11280:	2d05      	cmp	r5, #5
   11282:	d018      	beq.n	112b6 <bt_buf_get_rx+0x46>
   11284:	490e      	ldr	r1, [pc, #56]	; (112c0 <bt_buf_get_rx+0x50>)
   11286:	233d      	movs	r3, #61	; 0x3d
   11288:	4a0e      	ldr	r2, [pc, #56]	; (112c4 <bt_buf_get_rx+0x54>)
   1128a:	480f      	ldr	r0, [pc, #60]	; (112c8 <bt_buf_get_rx+0x58>)
   1128c:	f013 fd2b 	bl	24ce6 <assert_print>
   11290:	480e      	ldr	r0, [pc, #56]	; (112cc <bt_buf_get_rx+0x5c>)
   11292:	f013 fd28 	bl	24ce6 <assert_print>
   11296:	213d      	movs	r1, #61	; 0x3d
   11298:	480a      	ldr	r0, [pc, #40]	; (112c4 <bt_buf_get_rx+0x54>)
   1129a:	f013 fd1d 	bl	24cd8 <assert_post_action>
	return net_buf_alloc_fixed(pool, timeout);
   1129e:	480c      	ldr	r0, [pc, #48]	; (112d0 <bt_buf_get_rx+0x60>)
   112a0:	f016 fced 	bl	27c7e <net_buf_alloc_fixed>
   112a4:	4604      	mov	r4, r0
	}
#else
	buf = net_buf_alloc(&hci_rx_pool, timeout);
#endif

	if (buf) {
   112a6:	b120      	cbz	r0, 112b2 <bt_buf_get_rx+0x42>
	net_buf_simple_reserve(&buf->b, reserve);
   112a8:	2101      	movs	r1, #1
   112aa:	300c      	adds	r0, #12
   112ac:	f007 ff44 	bl	19138 <net_buf_simple_reserve>
 *  @param buf   Bluetooth buffer
 *  @param type  The BT_* type to set the buffer to
 */
static inline void bt_buf_set_type(struct net_buf *buf, enum bt_buf_type type)
{
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   112b0:	7625      	strb	r5, [r4, #24]
		net_buf_reserve(buf, BT_BUF_RESERVE);
		bt_buf_set_type(buf, type);
	}

	return buf;
}
   112b2:	4620      	mov	r0, r4
   112b4:	bd38      	pop	{r3, r4, r5, pc}
	return net_buf_alloc_fixed(pool, timeout);
   112b6:	4602      	mov	r2, r0
   112b8:	460b      	mov	r3, r1
   112ba:	4806      	ldr	r0, [pc, #24]	; (112d4 <bt_buf_get_rx+0x64>)
   112bc:	e7f0      	b.n	112a0 <bt_buf_get_rx+0x30>
   112be:	bf00      	nop
   112c0:	0002d6ab 	.word	0x0002d6ab
   112c4:	0002d67c 	.word	0x0002d67c
   112c8:	0002b6a9 	.word	0x0002b6a9
   112cc:	0002d6f0 	.word	0x0002d6f0
   112d0:	20008ca0 	.word	0x20008ca0
   112d4:	20008c04 	.word	0x20008c04

000112d8 <bt_buf_get_cmd_complete>:

struct net_buf *bt_buf_get_cmd_complete(k_timeout_t timeout)
{
   112d8:	b510      	push	{r4, lr}
   112da:	460b      	mov	r3, r1
	struct net_buf *buf;

	if (bt_dev.sent_cmd) {
   112dc:	490a      	ldr	r1, [pc, #40]	; (11308 <bt_buf_get_cmd_complete+0x30>)
{
   112de:	4602      	mov	r2, r0
	if (bt_dev.sent_cmd) {
   112e0:	f8d1 0138 	ldr.w	r0, [r1, #312]	; 0x138
   112e4:	b920      	cbnz	r0, 112f0 <bt_buf_get_cmd_complete+0x18>

		return buf;
	}

	return bt_buf_get_rx(BT_BUF_EVT, timeout);
}
   112e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return bt_buf_get_rx(BT_BUF_EVT, timeout);
   112ea:	2001      	movs	r0, #1
   112ec:	f7ff bfc0 	b.w	11270 <bt_buf_get_rx>
		buf = net_buf_ref(bt_dev.sent_cmd);
   112f0:	f008 f878 	bl	193e4 <net_buf_ref>
   112f4:	2101      	movs	r1, #1
		buf->len = 0U;
   112f6:	2300      	movs	r3, #0
		buf = net_buf_ref(bt_dev.sent_cmd);
   112f8:	4604      	mov	r4, r0
   112fa:	7601      	strb	r1, [r0, #24]
		buf->len = 0U;
   112fc:	8203      	strh	r3, [r0, #16]
	net_buf_simple_reserve(&buf->b, reserve);
   112fe:	300c      	adds	r0, #12
   11300:	f007 ff1a 	bl	19138 <net_buf_simple_reserve>
}
   11304:	4620      	mov	r0, r4
   11306:	bd10      	pop	{r4, pc}
   11308:	20008000 	.word	0x20008000

0001130c <bt_buf_get_evt>:

struct net_buf *bt_buf_get_evt(uint8_t evt, bool discardable,
			       k_timeout_t timeout)
{
   1130c:	b570      	push	{r4, r5, r6, lr}
   1130e:	4604      	mov	r4, r0
	switch (evt) {
   11310:	2c0f      	cmp	r4, #15
{
   11312:	460d      	mov	r5, r1
   11314:	4610      	mov	r0, r2
   11316:	4619      	mov	r1, r3
	switch (evt) {
   11318:	d805      	bhi.n	11326 <bt_buf_get_evt+0x1a>
   1131a:	2c0d      	cmp	r4, #13
   1131c:	d90d      	bls.n	1133a <bt_buf_get_evt+0x2e>
			return buf;
		}

		return bt_buf_get_rx(BT_BUF_EVT, timeout);
	}
}
   1131e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_buf_get_cmd_complete(timeout);
   11322:	f7ff bfd9 	b.w	112d8 <bt_buf_get_cmd_complete>
	switch (evt) {
   11326:	2c13      	cmp	r4, #19
   11328:	d107      	bne.n	1133a <bt_buf_get_evt+0x2e>
	return net_buf_alloc_fixed(pool, timeout);
   1132a:	480c      	ldr	r0, [pc, #48]	; (1135c <bt_buf_get_evt+0x50>)
   1132c:	f016 fca7 	bl	27c7e <net_buf_alloc_fixed>
			if (buf) {
   11330:	4604      	mov	r4, r0
   11332:	b938      	cbnz	r0, 11344 <bt_buf_get_evt+0x38>
{
   11334:	2400      	movs	r4, #0
}
   11336:	4620      	mov	r0, r4
   11338:	bd70      	pop	{r4, r5, r6, pc}
   1133a:	4602      	mov	r2, r0
   1133c:	460b      	mov	r3, r1
		if (discardable) {
   1133e:	b145      	cbz	r5, 11352 <bt_buf_get_evt+0x46>
   11340:	4807      	ldr	r0, [pc, #28]	; (11360 <bt_buf_get_evt+0x54>)
   11342:	e7f3      	b.n	1132c <bt_buf_get_evt+0x20>
	net_buf_simple_reserve(&buf->b, reserve);
   11344:	2101      	movs	r1, #1
   11346:	300c      	adds	r0, #12
   11348:	f007 fef6 	bl	19138 <net_buf_simple_reserve>
   1134c:	2301      	movs	r3, #1
   1134e:	7623      	strb	r3, [r4, #24]
}
   11350:	e7f1      	b.n	11336 <bt_buf_get_evt+0x2a>
		return bt_buf_get_rx(BT_BUF_EVT, timeout);
   11352:	2001      	movs	r0, #1
}
   11354:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_buf_get_rx(BT_BUF_EVT, timeout);
   11358:	f7ff bf8a 	b.w	11270 <bt_buf_get_rx>
   1135c:	20008d3c 	.word	0x20008d3c
   11360:	20008c6c 	.word	0x20008c6c

00011364 <hci_disconn_complete_prio>:
{
   11364:	b538      	push	{r3, r4, r5, lr}
	struct bt_hci_evt_disconn_complete *evt = (void *)buf->data;
   11366:	68c3      	ldr	r3, [r0, #12]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11368:	f8b3 4001 	ldrh.w	r4, [r3, #1]
	if (evt->status) {
   1136c:	781b      	ldrb	r3, [r3, #0]
   1136e:	b963      	cbnz	r3, 1138a <hci_disconn_complete_prio+0x26>
	conn = bt_conn_lookup_handle(handle);
   11370:	4620      	mov	r0, r4
   11372:	f002 ff09 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   11376:	4605      	mov	r5, r0
   11378:	b940      	cbnz	r0, 1138c <hci_disconn_complete_prio+0x28>
		if (!disconnected_handles[i]) {
   1137a:	4b08      	ldr	r3, [pc, #32]	; (1139c <hci_disconn_complete_prio+0x38>)
   1137c:	881a      	ldrh	r2, [r3, #0]
   1137e:	b922      	cbnz	r2, 1138a <hci_disconn_complete_prio+0x26>
			disconnected_handles[i] = ~BT_ACL_HANDLE_MASK | handle;
   11380:	ea6f 5004 	mvn.w	r0, r4, lsl #20
   11384:	ea6f 5010 	mvn.w	r0, r0, lsr #20
   11388:	8018      	strh	r0, [r3, #0]
}
   1138a:	bd38      	pop	{r3, r4, r5, pc}
	bt_conn_set_state(conn, BT_CONN_DISCONNECT_COMPLETE);
   1138c:	2101      	movs	r1, #1
   1138e:	f002 ff03 	bl	14198 <bt_conn_set_state>
	bt_conn_unref(conn);
   11392:	4628      	mov	r0, r5
}
   11394:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	bt_conn_unref(conn);
   11398:	f002 bec6 	b.w	14128 <bt_conn_unref>
   1139c:	2002158a 	.word	0x2002158a

000113a0 <find_pending_connect.part.0>:
static struct bt_conn *find_pending_connect(uint8_t role, bt_addr_le_t *peer_addr)
   113a0:	b510      	push	{r4, lr}
		conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id, peer_addr,
   113a2:	4c08      	ldr	r4, [pc, #32]	; (113c4 <find_pending_connect.part.0+0x24>)
static struct bt_conn *find_pending_connect(uint8_t role, bt_addr_le_t *peer_addr)
   113a4:	4601      	mov	r1, r0
		conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id, peer_addr,
   113a6:	2205      	movs	r2, #5
   113a8:	f894 0067 	ldrb.w	r0, [r4, #103]	; 0x67
   113ac:	f003 f9c8 	bl	14740 <bt_conn_lookup_state_le>
		if (!conn) {
   113b0:	b938      	cbnz	r0, 113c2 <find_pending_connect.part.0+0x22>
			conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id,
   113b2:	f894 0067 	ldrb.w	r0, [r4, #103]	; 0x67
   113b6:	2204      	movs	r2, #4
}
   113b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id,
   113bc:	4902      	ldr	r1, [pc, #8]	; (113c8 <find_pending_connect.part.0+0x28>)
   113be:	f003 b9bf 	b.w	14740 <bt_conn_lookup_state_le>
}
   113c2:	bd10      	pop	{r4, pc}
   113c4:	20008000 	.word	0x20008000
   113c8:	0002d630 	.word	0x0002d630

000113cc <hci_data_buf_overflow>:
{
   113cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_WRN("Data buffer overflow (link type 0x%02x)", evt->link_type);
   113ce:	68c3      	ldr	r3, [r0, #12]
   113d0:	2202      	movs	r2, #2
   113d2:	781b      	ldrb	r3, [r3, #0]
   113d4:	4906      	ldr	r1, [pc, #24]	; (113f0 <hci_data_buf_overflow+0x24>)
   113d6:	9303      	str	r3, [sp, #12]
   113d8:	4b06      	ldr	r3, [pc, #24]	; (113f4 <hci_data_buf_overflow+0x28>)
   113da:	9302      	str	r3, [sp, #8]
   113dc:	2300      	movs	r3, #0
   113de:	4618      	mov	r0, r3
   113e0:	e9cd 3300 	strd	r3, r3, [sp]
   113e4:	f014 fdfd 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   113e8:	b005      	add	sp, #20
   113ea:	f85d fb04 	ldr.w	pc, [sp], #4
   113ee:	bf00      	nop
   113f0:	0002a708 	.word	0x0002a708
   113f4:	0002d710 	.word	0x0002d710

000113f8 <rx_queue_put>:
{
   113f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   113fa:	4601      	mov	r1, r0
	net_buf_slist_put(&bt_dev.rx_queue, buf);
   113fc:	480b      	ldr	r0, [pc, #44]	; (1142c <rx_queue_put+0x34>)
   113fe:	f007 fec1 	bl	19184 <net_buf_slist_put>
	const int err = k_work_submit_to_queue(&bt_workq, &rx_work);
   11402:	490b      	ldr	r1, [pc, #44]	; (11430 <rx_queue_put+0x38>)
   11404:	480b      	ldr	r0, [pc, #44]	; (11434 <rx_queue_put+0x3c>)
   11406:	f018 f883 	bl	29510 <k_work_submit_to_queue>
	if (err < 0) {
   1140a:	2800      	cmp	r0, #0
   1140c:	da0a      	bge.n	11424 <rx_queue_put+0x2c>
		LOG_ERR("Could not submit rx_work: %d", err);
   1140e:	4b0a      	ldr	r3, [pc, #40]	; (11438 <rx_queue_put+0x40>)
   11410:	9003      	str	r0, [sp, #12]
   11412:	9302      	str	r3, [sp, #8]
   11414:	2300      	movs	r3, #0
   11416:	2201      	movs	r2, #1
   11418:	4618      	mov	r0, r3
   1141a:	e9cd 3300 	strd	r3, r3, [sp]
   1141e:	4907      	ldr	r1, [pc, #28]	; (1143c <rx_queue_put+0x44>)
   11420:	f014 fddf 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11424:	b005      	add	sp, #20
   11426:	f85d fb04 	ldr.w	pc, [sp], #4
   1142a:	bf00      	nop
   1142c:	2000813c 	.word	0x2000813c
   11430:	200084a8 	.word	0x200084a8
   11434:	200096b8 	.word	0x200096b8
   11438:	0002d738 	.word	0x0002d738
   1143c:	0002a708 	.word	0x0002a708

00011440 <hci_hardware_error>:
{
   11440:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 *
 * @return Pointer to the old beginning of the buffer data.
 */
static inline void *net_buf_pull_mem(struct net_buf *buf, size_t len)
{
	return net_buf_simple_pull_mem(&buf->b, len);
   11442:	2101      	movs	r1, #1
   11444:	300c      	adds	r0, #12
   11446:	f008 f88d 	bl	19564 <net_buf_simple_pull_mem>
	LOG_ERR("Hardware error, hardware code: %d", evt->hardware_code);
   1144a:	7803      	ldrb	r3, [r0, #0]
   1144c:	2201      	movs	r2, #1
   1144e:	9303      	str	r3, [sp, #12]
   11450:	4b05      	ldr	r3, [pc, #20]	; (11468 <hci_hardware_error+0x28>)
   11452:	4906      	ldr	r1, [pc, #24]	; (1146c <hci_hardware_error+0x2c>)
   11454:	9302      	str	r3, [sp, #8]
   11456:	2300      	movs	r3, #0
   11458:	4618      	mov	r0, r3
   1145a:	e9cd 3300 	strd	r3, r3, [sp]
   1145e:	f014 fdc0 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11462:	b005      	add	sp, #20
   11464:	f85d fb04 	ldr.w	pc, [sp], #4
   11468:	0002d755 	.word	0x0002d755
   1146c:	0002a708 	.word	0x0002a708

00011470 <le_data_len_change>:
{
   11470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11472:	68c3      	ldr	r3, [r0, #12]
   11474:	881c      	ldrh	r4, [r3, #0]
	conn = bt_conn_lookup_handle(handle);
   11476:	4620      	mov	r0, r4
   11478:	f002 fe86 	bl	14188 <bt_conn_lookup_handle>
   1147c:	4603      	mov	r3, r0
	if (!conn) {
   1147e:	b950      	cbnz	r0, 11496 <le_data_len_change+0x26>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   11480:	4a07      	ldr	r2, [pc, #28]	; (114a0 <le_data_len_change+0x30>)
   11482:	4908      	ldr	r1, [pc, #32]	; (114a4 <le_data_len_change+0x34>)
   11484:	e9cd 0201 	strd	r0, r2, [sp, #4]
   11488:	9403      	str	r4, [sp, #12]
   1148a:	2201      	movs	r2, #1
   1148c:	9000      	str	r0, [sp, #0]
   1148e:	f014 fda8 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11492:	b004      	add	sp, #16
   11494:	bd10      	pop	{r4, pc}
   11496:	b004      	add	sp, #16
   11498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_conn_unref(conn);
   1149c:	f002 be44 	b.w	14128 <bt_conn_unref>
   114a0:	0002d777 	.word	0x0002d777
   114a4:	0002a708 	.word	0x0002a708

000114a8 <le_phy_update_complete>:
{
   114a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   114aa:	68c3      	ldr	r3, [r0, #12]
   114ac:	f8b3 4001 	ldrh.w	r4, [r3, #1]
	conn = bt_conn_lookup_handle(handle);
   114b0:	4620      	mov	r0, r4
   114b2:	f002 fe69 	bl	14188 <bt_conn_lookup_handle>
   114b6:	4603      	mov	r3, r0
	if (!conn) {
   114b8:	b950      	cbnz	r0, 114d0 <le_phy_update_complete+0x28>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   114ba:	4a08      	ldr	r2, [pc, #32]	; (114dc <le_phy_update_complete+0x34>)
   114bc:	4908      	ldr	r1, [pc, #32]	; (114e0 <le_phy_update_complete+0x38>)
   114be:	e9cd 0201 	strd	r0, r2, [sp, #4]
   114c2:	9403      	str	r4, [sp, #12]
   114c4:	2201      	movs	r2, #1
   114c6:	9000      	str	r0, [sp, #0]
   114c8:	f014 fd8b 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   114cc:	b004      	add	sp, #16
   114ce:	bd10      	pop	{r4, pc}
   114d0:	b004      	add	sp, #16
   114d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_conn_unref(conn);
   114d6:	f002 be27 	b.w	14128 <bt_conn_unref>
   114da:	bf00      	nop
   114dc:	0002d777 	.word	0x0002d777
   114e0:	0002a708 	.word	0x0002a708

000114e4 <hci_disconn_complete>:
{
   114e4:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_disconn_complete *evt = (void *)buf->data;
   114e6:	68c5      	ldr	r5, [r0, #12]
{
   114e8:	b085      	sub	sp, #20
	if (evt->status) {
   114ea:	782e      	ldrb	r6, [r5, #0]
   114ec:	b986      	cbnz	r6, 11510 <hci_disconn_complete+0x2c>
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   114ee:	f8b5 7001 	ldrh.w	r7, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   114f2:	4638      	mov	r0, r7
   114f4:	f002 fe48 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   114f8:	4604      	mov	r4, r0
   114fa:	b958      	cbnz	r0, 11514 <hci_disconn_complete+0x30>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   114fc:	4b0b      	ldr	r3, [pc, #44]	; (1152c <hci_disconn_complete+0x48>)
   114fe:	2201      	movs	r2, #1
   11500:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11504:	490a      	ldr	r1, [pc, #40]	; (11530 <hci_disconn_complete+0x4c>)
   11506:	4603      	mov	r3, r0
   11508:	9703      	str	r7, [sp, #12]
   1150a:	9000      	str	r0, [sp, #0]
   1150c:	f014 fd69 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11510:	b005      	add	sp, #20
   11512:	bdf0      	pop	{r4, r5, r6, r7, pc}
	conn->err = evt->reason;
   11514:	78eb      	ldrb	r3, [r5, #3]
	bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   11516:	4631      	mov	r1, r6
	conn->err = evt->reason;
   11518:	7303      	strb	r3, [r0, #12]
	bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   1151a:	f002 fe3d 	bl	14198 <bt_conn_set_state>
		bt_conn_unref(conn);
   1151e:	4620      	mov	r0, r4
}
   11520:	b005      	add	sp, #20
   11522:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   11526:	f002 bdff 	b.w	14128 <bt_conn_unref>
   1152a:	bf00      	nop
   1152c:	0002d79b 	.word	0x0002d79b
   11530:	0002a708 	.word	0x0002a708

00011534 <handle_event>:
{
   11534:	b530      	push	{r4, r5, lr}
   11536:	4604      	mov	r4, r0
   11538:	4608      	mov	r0, r1
   1153a:	b087      	sub	sp, #28
   1153c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	for (i = 0; i < num_handlers; i++) {
   11540:	4293      	cmp	r3, r2
   11542:	d112      	bne.n	1156a <handle_event+0x36>
		LOG_WRN("Unhandled event 0x%02x len %u: %s", event, buf->len,
   11544:	8a05      	ldrh	r5, [r0, #16]
   11546:	68c0      	ldr	r0, [r0, #12]
   11548:	4629      	mov	r1, r5
   1154a:	f7ff fdd3 	bl	110f4 <bt_hex>
   1154e:	4b16      	ldr	r3, [pc, #88]	; (115a8 <handle_event+0x74>)
   11550:	e9cd 5004 	strd	r5, r0, [sp, #16]
   11554:	9302      	str	r3, [sp, #8]
   11556:	2300      	movs	r3, #0
   11558:	2202      	movs	r2, #2
   1155a:	4618      	mov	r0, r3
   1155c:	e9cd 3300 	strd	r3, r3, [sp]
   11560:	4912      	ldr	r1, [pc, #72]	; (115ac <handle_event+0x78>)
   11562:	9403      	str	r4, [sp, #12]
   11564:	f014 fd3d 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11568:	e014      	b.n	11594 <handle_event+0x60>
		if (handler->event != event) {
   1156a:	4611      	mov	r1, r2
   1156c:	f811 5b08 	ldrb.w	r5, [r1], #8
   11570:	42a5      	cmp	r5, r4
   11572:	d116      	bne.n	115a2 <handle_event+0x6e>
		if (buf->len < handler->min_len) {
   11574:	8a03      	ldrh	r3, [r0, #16]
   11576:	7851      	ldrb	r1, [r2, #1]
   11578:	4299      	cmp	r1, r3
   1157a:	d90d      	bls.n	11598 <handle_event+0x64>
			LOG_ERR("Too small (%u bytes) event 0x%02x", buf->len, event);
   1157c:	e9cd 3403 	strd	r3, r4, [sp, #12]
   11580:	4b0b      	ldr	r3, [pc, #44]	; (115b0 <handle_event+0x7c>)
   11582:	2201      	movs	r2, #1
   11584:	9302      	str	r3, [sp, #8]
   11586:	2300      	movs	r3, #0
   11588:	4908      	ldr	r1, [pc, #32]	; (115ac <handle_event+0x78>)
   1158a:	4618      	mov	r0, r3
   1158c:	e9cd 3300 	strd	r3, r3, [sp]
   11590:	f014 fd27 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11594:	b007      	add	sp, #28
   11596:	bd30      	pop	{r4, r5, pc}
		handler->handler(buf);
   11598:	6853      	ldr	r3, [r2, #4]
}
   1159a:	b007      	add	sp, #28
   1159c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		handler->handler(buf);
   115a0:	4718      	bx	r3
   115a2:	460a      	mov	r2, r1
   115a4:	e7cc      	b.n	11540 <handle_event+0xc>
   115a6:	bf00      	nop
   115a8:	0002d7e3 	.word	0x0002d7e3
   115ac:	0002a708 	.word	0x0002a708
   115b0:	0002d7c1 	.word	0x0002d7c1

000115b4 <rx_work_handler>:
	}
}

#if !defined(CONFIG_BT_RECV_BLOCKING)
static void rx_work_handler(struct k_work *work)
{
   115b4:	b570      	push	{r4, r5, r6, lr}
	int err;

	struct net_buf *buf;

	LOG_DBG("Getting net_buf from queue");
	buf = net_buf_slist_get(&bt_dev.rx_queue);
   115b6:	4853      	ldr	r0, [pc, #332]	; (11704 <rx_work_handler+0x150>)
{
   115b8:	b086      	sub	sp, #24
	buf = net_buf_slist_get(&bt_dev.rx_queue);
   115ba:	f007 fe4d 	bl	19258 <net_buf_slist_get>
	if (!buf) {
   115be:	4604      	mov	r4, r0
   115c0:	2800      	cmp	r0, #0
   115c2:	d064      	beq.n	1168e <rx_work_handler+0xda>
 *
 *  @return The BT_* type to of the buffer
 */
static inline enum bt_buf_type bt_buf_get_type(struct net_buf *buf)
{
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   115c4:	7e03      	ldrb	r3, [r0, #24]
		return;
	}

	LOG_DBG("buf %p type %u len %u", buf, bt_buf_get_type(buf), buf->len);

	switch (bt_buf_get_type(buf)) {
   115c6:	2b01      	cmp	r3, #1
   115c8:	d063      	beq.n	11692 <rx_work_handler+0xde>
   115ca:	2b03      	cmp	r3, #3
   115cc:	f040 8090 	bne.w	116f0 <rx_work_handler+0x13c>
	BT_ASSERT(buf->len >= sizeof(*hdr));
   115d0:	8a03      	ldrh	r3, [r0, #16]
   115d2:	2b03      	cmp	r3, #3
   115d4:	d80c      	bhi.n	115f0 <rx_work_handler+0x3c>
   115d6:	f240 13ed 	movw	r3, #493	; 0x1ed
   115da:	4a4b      	ldr	r2, [pc, #300]	; (11708 <rx_work_handler+0x154>)
   115dc:	494b      	ldr	r1, [pc, #300]	; (1170c <rx_work_handler+0x158>)
   115de:	484c      	ldr	r0, [pc, #304]	; (11710 <rx_work_handler+0x15c>)
   115e0:	f013 fb81 	bl	24ce6 <assert_print>
   115e4:	4040      	eors	r0, r0
   115e6:	f380 8811 	msr	BASEPRI, r0
   115ea:	f04f 0003 	mov.w	r0, #3
   115ee:	df02      	svc	2
   115f0:	2104      	movs	r1, #4
   115f2:	f104 000c 	add.w	r0, r4, #12
   115f6:	f007 ffb5 	bl	19564 <net_buf_simple_pull_mem>
	acl(buf)->index = BT_CONN_INDEX_INVALID;
   115fa:	23ff      	movs	r3, #255	; 0xff
	len = sys_le16_to_cpu(hdr->len);
   115fc:	8842      	ldrh	r2, [r0, #2]
	handle = sys_le16_to_cpu(hdr->handle);
   115fe:	8806      	ldrh	r6, [r0, #0]
	acl(buf)->index = BT_CONN_INDEX_INVALID;
   11600:	7663      	strb	r3, [r4, #25]
	if (buf->len != len) {
   11602:	8a23      	ldrh	r3, [r4, #16]
	acl(buf)->handle = bt_acl_handle(handle);
   11604:	f3c6 000b 	ubfx	r0, r6, #0, #12
	if (buf->len != len) {
   11608:	429a      	cmp	r2, r3
	acl(buf)->handle = bt_acl_handle(handle);
   1160a:	8360      	strh	r0, [r4, #26]
	if (buf->len != len) {
   1160c:	d00f      	beq.n	1162e <rx_work_handler+0x7a>
		LOG_ERR("ACL data length mismatch (%u != %u)", buf->len, len);
   1160e:	e9cd 3203 	strd	r3, r2, [sp, #12]
   11612:	4b40      	ldr	r3, [pc, #256]	; (11714 <rx_work_handler+0x160>)
   11614:	2201      	movs	r2, #1
   11616:	9302      	str	r3, [sp, #8]
   11618:	2300      	movs	r3, #0
   1161a:	493f      	ldr	r1, [pc, #252]	; (11718 <rx_work_handler+0x164>)
   1161c:	4618      	mov	r0, r3
   1161e:	e9cd 3300 	strd	r3, r3, [sp]
   11622:	f014 fcde 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	case BT_BUF_EVT:
		hci_event(buf);
		break;
	default:
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
		net_buf_unref(buf);
   11626:	4620      	mov	r0, r4
   11628:	f007 fe98 	bl	1935c <net_buf_unref>
		break;
   1162c:	e01a      	b.n	11664 <rx_work_handler+0xb0>
	conn = bt_conn_lookup_handle(acl(buf)->handle);
   1162e:	f002 fdab 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   11632:	4605      	mov	r5, r0
   11634:	b958      	cbnz	r0, 1164e <rx_work_handler+0x9a>
		LOG_ERR("Unable to find conn for handle %u", acl(buf)->handle);
   11636:	8b63      	ldrh	r3, [r4, #26]
   11638:	2201      	movs	r2, #1
   1163a:	9303      	str	r3, [sp, #12]
   1163c:	4b37      	ldr	r3, [pc, #220]	; (1171c <rx_work_handler+0x168>)
   1163e:	4936      	ldr	r1, [pc, #216]	; (11718 <rx_work_handler+0x164>)
   11640:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11644:	4603      	mov	r3, r0
   11646:	9000      	str	r0, [sp, #0]
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
   11648:	f014 fccb 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
   1164c:	e7eb      	b.n	11626 <rx_work_handler+0x72>
	acl(buf)->index = bt_conn_index(conn);
   1164e:	f002 fe87 	bl	14360 <bt_conn_index>
	bt_conn_recv(conn, buf, flags);
   11652:	4621      	mov	r1, r4
	acl(buf)->index = bt_conn_index(conn);
   11654:	7660      	strb	r0, [r4, #25]
	bt_conn_recv(conn, buf, flags);
   11656:	0b32      	lsrs	r2, r6, #12
   11658:	4628      	mov	r0, r5
   1165a:	f002 fc09 	bl	13e70 <bt_conn_recv>
	bt_conn_unref(conn);
   1165e:	4628      	mov	r0, r5
   11660:	f002 fd62 	bl	14128 <bt_conn_unref>
	return list->head;
   11664:	4b2e      	ldr	r3, [pc, #184]	; (11720 <rx_work_handler+0x16c>)
	/* Schedule the work handler to be executed again if there are
	 * additional items in the queue. This allows for other users of the
	 * work queue to get a chance at running, which wouldn't be possible if
	 * we used a while() loop with a k_yield() statement.
	 */
	if (!sys_slist_is_empty(&bt_dev.rx_queue)) {
   11666:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
   1166a:	b183      	cbz	r3, 1168e <rx_work_handler+0xda>

#if defined(CONFIG_BT_RECV_WORKQ_SYS)
		err = k_work_submit(&rx_work);
#elif defined(CONFIG_BT_RECV_WORKQ_BT)
		err = k_work_submit_to_queue(&bt_workq, &rx_work);
   1166c:	492d      	ldr	r1, [pc, #180]	; (11724 <rx_work_handler+0x170>)
   1166e:	482e      	ldr	r0, [pc, #184]	; (11728 <rx_work_handler+0x174>)
   11670:	f017 ff4e 	bl	29510 <k_work_submit_to_queue>
#endif
		if (err < 0) {
   11674:	2800      	cmp	r0, #0
   11676:	da0a      	bge.n	1168e <rx_work_handler+0xda>
			LOG_ERR("Could not submit rx_work: %d", err);
   11678:	4b2c      	ldr	r3, [pc, #176]	; (1172c <rx_work_handler+0x178>)
   1167a:	9003      	str	r0, [sp, #12]
   1167c:	9302      	str	r3, [sp, #8]
   1167e:	2300      	movs	r3, #0
   11680:	2201      	movs	r2, #1
   11682:	4618      	mov	r0, r3
   11684:	e9cd 3300 	strd	r3, r3, [sp]
   11688:	4923      	ldr	r1, [pc, #140]	; (11718 <rx_work_handler+0x164>)
   1168a:	f014 fcaa 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		}
	}
}
   1168e:	b006      	add	sp, #24
   11690:	bd70      	pop	{r4, r5, r6, pc}
	BT_ASSERT(buf->len >= sizeof(*hdr));
   11692:	8a03      	ldrh	r3, [r0, #16]
   11694:	2b01      	cmp	r3, #1
   11696:	d80c      	bhi.n	116b2 <rx_work_handler+0xfe>
   11698:	f640 136d 	movw	r3, #2413	; 0x96d
   1169c:	4a1a      	ldr	r2, [pc, #104]	; (11708 <rx_work_handler+0x154>)
   1169e:	491b      	ldr	r1, [pc, #108]	; (1170c <rx_work_handler+0x158>)
   116a0:	481b      	ldr	r0, [pc, #108]	; (11710 <rx_work_handler+0x15c>)
   116a2:	f013 fb20 	bl	24ce6 <assert_print>
   116a6:	4040      	eors	r0, r0
   116a8:	f380 8811 	msr	BASEPRI, r0
   116ac:	f04f 0003 	mov.w	r0, #3
   116b0:	df02      	svc	2
   116b2:	2102      	movs	r1, #2
   116b4:	f104 000c 	add.w	r0, r4, #12
   116b8:	f007 ff54 	bl	19564 <net_buf_simple_pull_mem>
   116bc:	4605      	mov	r5, r0
	BT_ASSERT(bt_hci_evt_get_flags(hdr->evt) & BT_HCI_EVT_FLAG_RECV);
   116be:	7800      	ldrb	r0, [r0, #0]
   116c0:	f014 fc4d 	bl	25f5e <bt_hci_evt_get_flags>
   116c4:	0783      	lsls	r3, r0, #30
   116c6:	d40c      	bmi.n	116e2 <rx_work_handler+0x12e>
   116c8:	f640 1371 	movw	r3, #2417	; 0x971
   116cc:	4a0e      	ldr	r2, [pc, #56]	; (11708 <rx_work_handler+0x154>)
   116ce:	4918      	ldr	r1, [pc, #96]	; (11730 <rx_work_handler+0x17c>)
   116d0:	480f      	ldr	r0, [pc, #60]	; (11710 <rx_work_handler+0x15c>)
   116d2:	f013 fb08 	bl	24ce6 <assert_print>
   116d6:	4040      	eors	r0, r0
   116d8:	f380 8811 	msr	BASEPRI, r0
   116dc:	f04f 0003 	mov.w	r0, #3
   116e0:	df02      	svc	2
	handle_event(hdr->evt, buf, normal_events, ARRAY_SIZE(normal_events));
   116e2:	2306      	movs	r3, #6
   116e4:	4621      	mov	r1, r4
   116e6:	4a13      	ldr	r2, [pc, #76]	; (11734 <rx_work_handler+0x180>)
   116e8:	7828      	ldrb	r0, [r5, #0]
   116ea:	f7ff ff23 	bl	11534 <handle_event>
	net_buf_unref(buf);
   116ee:	e79a      	b.n	11626 <rx_work_handler+0x72>
	switch (bt_buf_get_type(buf)) {
   116f0:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
   116f2:	4b11      	ldr	r3, [pc, #68]	; (11738 <rx_work_handler+0x184>)
   116f4:	2201      	movs	r2, #1
   116f6:	9302      	str	r3, [sp, #8]
   116f8:	2300      	movs	r3, #0
   116fa:	4907      	ldr	r1, [pc, #28]	; (11718 <rx_work_handler+0x164>)
   116fc:	4618      	mov	r0, r3
   116fe:	e9cd 3300 	strd	r3, r3, [sp]
   11702:	e7a1      	b.n	11648 <rx_work_handler+0x94>
   11704:	2000813c 	.word	0x2000813c
   11708:	0002d805 	.word	0x0002d805
   1170c:	0002d839 	.word	0x0002d839
   11710:	0002b6a9 	.word	0x0002b6a9
   11714:	0002d852 	.word	0x0002d852
   11718:	0002a708 	.word	0x0002a708
   1171c:	0002d876 	.word	0x0002d876
   11720:	20008000 	.word	0x20008000
   11724:	200084a8 	.word	0x200084a8
   11728:	200096b8 	.word	0x200096b8
   1172c:	0002d738 	.word	0x0002d738
   11730:	0002d898 	.word	0x0002d898
   11734:	0002af9c 	.word	0x0002af9c
   11738:	0002d8c6 	.word	0x0002d8c6

0001173c <hci_le_meta_event>:
{
   1173c:	b510      	push	{r4, lr}
   1173e:	2101      	movs	r1, #1
   11740:	4604      	mov	r4, r0
   11742:	300c      	adds	r0, #12
   11744:	f007 ff0e 	bl	19564 <net_buf_simple_pull_mem>
	handle_event(evt->subevent, buf, meta_events, ARRAY_SIZE(meta_events));
   11748:	4621      	mov	r1, r4
}
   1174a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	handle_event(evt->subevent, buf, meta_events, ARRAY_SIZE(meta_events));
   1174e:	230a      	movs	r3, #10
   11750:	4a01      	ldr	r2, [pc, #4]	; (11758 <hci_le_meta_event+0x1c>)
   11752:	7800      	ldrb	r0, [r0, #0]
   11754:	f7ff beee 	b.w	11534 <handle_event>
   11758:	0002afcc 	.word	0x0002afcc

0001175c <le_remote_feat_complete>:
{
   1175c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct bt_hci_evt_le_remote_feat_complete *evt = (void *)buf->data;
   1175e:	68c5      	ldr	r5, [r0, #12]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11760:	f8b5 6001 	ldrh.w	r6, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   11764:	4630      	mov	r0, r6
   11766:	f002 fd0f 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   1176a:	4604      	mov	r4, r0
   1176c:	b958      	cbnz	r0, 11786 <le_remote_feat_complete+0x2a>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   1176e:	4b10      	ldr	r3, [pc, #64]	; (117b0 <le_remote_feat_complete+0x54>)
   11770:	2201      	movs	r2, #1
   11772:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11776:	490f      	ldr	r1, [pc, #60]	; (117b4 <le_remote_feat_complete+0x58>)
   11778:	4603      	mov	r3, r0
   1177a:	9603      	str	r6, [sp, #12]
   1177c:	9000      	str	r0, [sp, #0]
   1177e:	f014 fc30 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11782:	b004      	add	sp, #16
   11784:	bd70      	pop	{r4, r5, r6, pc}
	if (!evt->status) {
   11786:	782b      	ldrb	r3, [r5, #0]
   11788:	b93b      	cbnz	r3, 1179a <le_remote_feat_complete+0x3e>
   1178a:	f8d5 3003 	ldr.w	r3, [r5, #3]
   1178e:	f8c0 30b5 	str.w	r3, [r0, #181]	; 0xb5
   11792:	f8d5 3007 	ldr.w	r3, [r5, #7]
   11796:	f8c0 30b9 	str.w	r3, [r0, #185]	; 0xb9
	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   1179a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   1179e:	1d20      	adds	r0, r4, #4
   117a0:	f014 fc08 	bl	25fb4 <atomic_or>
	bt_conn_unref(conn);
   117a4:	4620      	mov	r0, r4
}
   117a6:	b004      	add	sp, #16
   117a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   117ac:	f002 bcbc 	b.w	14128 <bt_conn_unref>
   117b0:	0002d777 	.word	0x0002d777
   117b4:	0002a708 	.word	0x0002a708

000117b8 <hci_cmd_done>:
{
   117b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   117bc:	4606      	mov	r6, r0
   117be:	b088      	sub	sp, #32
	if (net_buf_pool_get(buf->pool_id) != &hci_cmd_pool) {
   117c0:	7a90      	ldrb	r0, [r2, #10]
{
   117c2:	460f      	mov	r7, r1
   117c4:	4614      	mov	r4, r2
	if (net_buf_pool_get(buf->pool_id) != &hci_cmd_pool) {
   117c6:	f007 fb8f 	bl	18ee8 <net_buf_pool_get>
   117ca:	4d3d      	ldr	r5, [pc, #244]	; (118c0 <hci_cmd_done+0x108>)
   117cc:	4285      	cmp	r5, r0
   117ce:	d014      	beq.n	117fa <hci_cmd_done+0x42>
		LOG_WRN("opcode 0x%04x pool id %u pool %p != &hci_cmd_pool %p", opcode,
   117d0:	7aa4      	ldrb	r4, [r4, #10]
   117d2:	4620      	mov	r0, r4
   117d4:	f007 fb88 	bl	18ee8 <net_buf_pool_get>
   117d8:	4b3a      	ldr	r3, [pc, #232]	; (118c4 <hci_cmd_done+0x10c>)
   117da:	e9cd 0505 	strd	r0, r5, [sp, #20]
   117de:	9302      	str	r3, [sp, #8]
   117e0:	2300      	movs	r3, #0
   117e2:	2202      	movs	r2, #2
   117e4:	4618      	mov	r0, r3
   117e6:	e9cd 6403 	strd	r6, r4, [sp, #12]
   117ea:	e9cd 3300 	strd	r3, r3, [sp]
   117ee:	4936      	ldr	r1, [pc, #216]	; (118c8 <hci_cmd_done+0x110>)
   117f0:	f014 fbf7 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   117f4:	b008      	add	sp, #32
   117f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (cmd(buf)->opcode != opcode) {
   117fa:	4620      	mov	r0, r4
   117fc:	f007 fb7c 	bl	18ef8 <net_buf_id>
   11800:	f04f 080c 	mov.w	r8, #12
   11804:	4d31      	ldr	r5, [pc, #196]	; (118cc <hci_cmd_done+0x114>)
   11806:	fb08 5000 	mla	r0, r8, r0, r5
   1180a:	8843      	ldrh	r3, [r0, #2]
   1180c:	42b3      	cmp	r3, r6
   1180e:	d012      	beq.n	11836 <hci_cmd_done+0x7e>
		LOG_WRN("OpCode 0x%04x completed instead of expected 0x%04x", opcode,
   11810:	4620      	mov	r0, r4
   11812:	f007 fb71 	bl	18ef8 <net_buf_id>
   11816:	fb08 5000 	mla	r0, r8, r0, r5
   1181a:	8843      	ldrh	r3, [r0, #2]
   1181c:	2202      	movs	r2, #2
   1181e:	e9cd 6303 	strd	r6, r3, [sp, #12]
   11822:	4b2b      	ldr	r3, [pc, #172]	; (118d0 <hci_cmd_done+0x118>)
   11824:	4928      	ldr	r1, [pc, #160]	; (118c8 <hci_cmd_done+0x110>)
   11826:	9302      	str	r3, [sp, #8]
   11828:	2300      	movs	r3, #0
   1182a:	4618      	mov	r0, r3
   1182c:	e9cd 3300 	strd	r3, r3, [sp]
   11830:	f014 fbd7 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		return;
   11834:	e7de      	b.n	117f4 <hci_cmd_done+0x3c>
	if (bt_dev.sent_cmd) {
   11836:	4e27      	ldr	r6, [pc, #156]	; (118d4 <hci_cmd_done+0x11c>)
   11838:	f8d6 0138 	ldr.w	r0, [r6, #312]	; 0x138
   1183c:	b120      	cbz	r0, 11848 <hci_cmd_done+0x90>
		net_buf_unref(bt_dev.sent_cmd);
   1183e:	f007 fd8d 	bl	1935c <net_buf_unref>
		bt_dev.sent_cmd = NULL;
   11842:	2300      	movs	r3, #0
   11844:	f8c6 3138 	str.w	r3, [r6, #312]	; 0x138
	if (cmd(buf)->state && !status) {
   11848:	4620      	mov	r0, r4
   1184a:	f007 fb55 	bl	18ef8 <net_buf_id>
   1184e:	260c      	movs	r6, #12
   11850:	fb06 5000 	mla	r0, r6, r0, r5
   11854:	6843      	ldr	r3, [r0, #4]
   11856:	b19b      	cbz	r3, 11880 <hci_cmd_done+0xc8>
   11858:	b997      	cbnz	r7, 11880 <hci_cmd_done+0xc8>
		struct bt_hci_cmd_state_set *update = cmd(buf)->state;
   1185a:	4620      	mov	r0, r4
   1185c:	f007 fb4c 	bl	18ef8 <net_buf_id>
 * @param bit Bit number (starting from 0).
 * @param val true for 1, false for 0.
 */
static inline void atomic_set_bit_to(atomic_t *target, int bit, bool val)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
   11860:	2101      	movs	r1, #1
   11862:	fb06 5000 	mla	r0, r6, r0, r5
   11866:	6842      	ldr	r2, [r0, #4]
		atomic_set_bit_to(update->target, update->bit, update->val);
   11868:	e9d2 0300 	ldrd	r0, r3, [r2]

	if (val) {
   1186c:	7a12      	ldrb	r2, [r2, #8]
	atomic_val_t mask = ATOMIC_MASK(bit);
   1186e:	f003 061f 	and.w	r6, r3, #31
   11872:	40b1      	lsls	r1, r6
	if (val) {
   11874:	095b      	lsrs	r3, r3, #5
   11876:	b1e2      	cbz	r2, 118b2 <hci_cmd_done+0xfa>
		(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   11878:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1187c:	f014 fb9a 	bl	25fb4 <atomic_or>
	if (cmd(buf)->sync) {
   11880:	4620      	mov	r0, r4
   11882:	f007 fb39 	bl	18ef8 <net_buf_id>
   11886:	260c      	movs	r6, #12
   11888:	fb06 5000 	mla	r0, r6, r0, r5
   1188c:	6883      	ldr	r3, [r0, #8]
   1188e:	2b00      	cmp	r3, #0
   11890:	d0b0      	beq.n	117f4 <hci_cmd_done+0x3c>
		cmd(buf)->status = status;
   11892:	4620      	mov	r0, r4
   11894:	f007 fb30 	bl	18ef8 <net_buf_id>
   11898:	4370      	muls	r0, r6
   1189a:	542f      	strb	r7, [r5, r0]
		k_sem_give(cmd(buf)->sync);
   1189c:	4620      	mov	r0, r4
   1189e:	f007 fb2b 	bl	18ef8 <net_buf_id>
   118a2:	fb06 5500 	mla	r5, r6, r0, r5
   118a6:	68a8      	ldr	r0, [r5, #8]
}
   118a8:	b008      	add	sp, #32
   118aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	z_impl_k_sem_give(sem);
   118ae:	f00e bab3 	b.w	1fe18 <z_impl_k_sem_give>
	} else {
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   118b2:	43c9      	mvns	r1, r1
   118b4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   118b8:	f014 fba2 	bl	26000 <atomic_and.isra.0>
   118bc:	e7e0      	b.n	11880 <hci_cmd_done+0xc8>
   118be:	bf00      	nop
   118c0:	20008d08 	.word	0x20008d08
   118c4:	0002d8da 	.word	0x0002d8da
   118c8:	0002a708 	.word	0x0002a708
   118cc:	20020fd4 	.word	0x20020fd4
   118d0:	0002d90f 	.word	0x0002d90f
   118d4:	20008000 	.word	0x20008000

000118d8 <hci_cmd_status>:
{
   118d8:	b538      	push	{r3, r4, r5, lr}
   118da:	2104      	movs	r1, #4
   118dc:	4604      	mov	r4, r0
   118de:	300c      	adds	r0, #12
   118e0:	f007 fe40 	bl	19564 <net_buf_simple_pull_mem>
	ncmd = evt->ncmd;
   118e4:	7845      	ldrb	r5, [r0, #1]
	hci_cmd_done(opcode, evt->status, buf);
   118e6:	7801      	ldrb	r1, [r0, #0]
   118e8:	4622      	mov	r2, r4
   118ea:	8840      	ldrh	r0, [r0, #2]
   118ec:	f7ff ff64 	bl	117b8 <hci_cmd_done>
	if (ncmd) {
   118f0:	b125      	cbz	r5, 118fc <hci_cmd_status+0x24>
}
   118f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   118f6:	4802      	ldr	r0, [pc, #8]	; (11900 <hci_cmd_status+0x28>)
   118f8:	f00e ba8e 	b.w	1fe18 <z_impl_k_sem_give>
   118fc:	bd38      	pop	{r3, r4, r5, pc}
   118fe:	bf00      	nop
   11900:	20008120 	.word	0x20008120

00011904 <hci_cmd_complete>:
{
   11904:	b538      	push	{r3, r4, r5, lr}
   11906:	2103      	movs	r1, #3
   11908:	4604      	mov	r4, r0
   1190a:	300c      	adds	r0, #12
   1190c:	f007 fe2a 	bl	19564 <net_buf_simple_pull_mem>
	status = buf->data[0];
   11910:	68e3      	ldr	r3, [r4, #12]
	ncmd = evt->ncmd;
   11912:	7805      	ldrb	r5, [r0, #0]
	hci_cmd_done(opcode, status, buf);
   11914:	4622      	mov	r2, r4
   11916:	7819      	ldrb	r1, [r3, #0]
   11918:	f8b0 0001 	ldrh.w	r0, [r0, #1]
   1191c:	f7ff ff4c 	bl	117b8 <hci_cmd_done>
	if (ncmd) {
   11920:	b125      	cbz	r5, 1192c <hci_cmd_complete+0x28>
}
   11922:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   11926:	4802      	ldr	r0, [pc, #8]	; (11930 <hci_cmd_complete+0x2c>)
   11928:	f00e ba76 	b.w	1fe18 <z_impl_k_sem_give>
   1192c:	bd38      	pop	{r3, r4, r5, pc}
   1192e:	bf00      	nop
   11930:	20008120 	.word	0x20008120

00011934 <hci_num_completed_packets>:
{
   11934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	for (i = 0; i < evt->num_handles; i++) {
   11938:	2500      	movs	r5, #0
			tx->pending_no_cb = 0U;
   1193a:	46a8      	mov	r8, r5
	struct bt_hci_evt_num_completed_packets *evt = (void *)buf->data;
   1193c:	68c7      	ldr	r7, [r0, #12]
				LOG_ERR("packets count mismatch");
   1193e:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 11a28 <hci_num_completed_packets+0xf4>
	for (i = 0; i < evt->num_handles; i++) {
   11942:	783b      	ldrb	r3, [r7, #0]
   11944:	429d      	cmp	r5, r3
   11946:	db02      	blt.n	1194e <hci_num_completed_packets+0x1a>
}
   11948:	b004      	add	sp, #16
   1194a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		handle = sys_le16_to_cpu(evt->h[i].handle);
   1194e:	eb07 0385 	add.w	r3, r7, r5, lsl #2
   11952:	f8b3 a001 	ldrh.w	sl, [r3, #1]
		count = sys_le16_to_cpu(evt->h[i].count);
   11956:	f8b3 6003 	ldrh.w	r6, [r3, #3]
		conn = bt_conn_lookup_handle(handle);
   1195a:	4650      	mov	r0, sl
   1195c:	f002 fc14 	bl	14188 <bt_conn_lookup_handle>
		if (!conn) {
   11960:	4604      	mov	r4, r0
   11962:	b1d8      	cbz	r0, 1199c <hci_num_completed_packets+0x68>
			k_work_submit(&conn->tx_complete_work);
   11964:	f100 0a28 	add.w	sl, r0, #40	; 0x28
		while (count--) {
   11968:	2e00      	cmp	r6, #0
   1196a:	d032      	beq.n	119d2 <hci_num_completed_packets+0x9e>
	__asm__ volatile(
   1196c:	f04f 0320 	mov.w	r3, #32
   11970:	f3ef 8211 	mrs	r2, BASEPRI
   11974:	f383 8812 	msr	BASEPRI_MAX, r3
   11978:	f3bf 8f6f 	isb	sy
			if (conn->pending_no_cb) {
   1197c:	69e3      	ldr	r3, [r4, #28]
   1197e:	b1d3      	cbz	r3, 119b6 <hci_num_completed_packets+0x82>
				conn->pending_no_cb--;
   11980:	3b01      	subs	r3, #1
   11982:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
   11984:	f382 8811 	msr	BASEPRI, r2
   11988:	f3bf 8f6f 	isb	sy
			k_sem_give(bt_conn_get_pkts(conn));
   1198c:	4620      	mov	r0, r4
   1198e:	f002 f9f3 	bl	13d78 <bt_conn_get_pkts>
   11992:	3e01      	subs	r6, #1
   11994:	f00e fa40 	bl	1fe18 <z_impl_k_sem_give>
   11998:	b2b6      	uxth	r6, r6
   1199a:	e7e5      	b.n	11968 <hci_num_completed_packets+0x34>
			LOG_ERR("No connection for handle %u", handle);
   1199c:	4b23      	ldr	r3, [pc, #140]	; (11a2c <hci_num_completed_packets+0xf8>)
   1199e:	2201      	movs	r2, #1
   119a0:	e9cd 0301 	strd	r0, r3, [sp, #4]
   119a4:	4922      	ldr	r1, [pc, #136]	; (11a30 <hci_num_completed_packets+0xfc>)
   119a6:	4603      	mov	r3, r0
   119a8:	f8cd a00c 	str.w	sl, [sp, #12]
   119ac:	9000      	str	r0, [sp, #0]
   119ae:	f014 fb18 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	for (i = 0; i < evt->num_handles; i++) {
   119b2:	3501      	adds	r5, #1
   119b4:	e7c5      	b.n	11942 <hci_num_completed_packets+0xe>
   119b6:	6963      	ldr	r3, [r4, #20]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
   119b8:	b97b      	cbnz	r3, 119da <hci_num_completed_packets+0xa6>
   119ba:	f382 8811 	msr	BASEPRI, r2
   119be:	f3bf 8f6f 	isb	sy
				LOG_ERR("packets count mismatch");
   119c2:	2201      	movs	r2, #1
   119c4:	4618      	mov	r0, r3
   119c6:	e9cd 3901 	strd	r3, r9, [sp, #4]
   119ca:	4919      	ldr	r1, [pc, #100]	; (11a30 <hci_num_completed_packets+0xfc>)
   119cc:	9300      	str	r3, [sp, #0]
   119ce:	f014 fb08 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   119d2:	4620      	mov	r0, r4
   119d4:	f002 fba8 	bl	14128 <bt_conn_unref>
   119d8:	e7eb      	b.n	119b2 <hci_num_completed_packets+0x7e>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   119da:	69a0      	ldr	r0, [r4, #24]
	return node->next;
   119dc:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   119de:	4283      	cmp	r3, r0
	list->head = node;
   119e0:	6161      	str	r1, [r4, #20]
	list->tail = node;
   119e2:	bf08      	it	eq
   119e4:	61a1      	streq	r1, [r4, #24]
   119e6:	f382 8811 	msr	BASEPRI, r2
   119ea:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   119ee:	f04f 0220 	mov.w	r2, #32
   119f2:	f3ef 8111 	mrs	r1, BASEPRI
   119f6:	f382 8812 	msr	BASEPRI_MAX, r2
   119fa:	f3bf 8f6f 	isb	sy
			conn->pending_no_cb = tx->pending_no_cb;
   119fe:	68da      	ldr	r2, [r3, #12]
   11a00:	61e2      	str	r2, [r4, #28]
			tx->pending_no_cb = 0U;
   11a02:	f8c3 800c 	str.w	r8, [r3, #12]
	parent->next = child;
   11a06:	f8c3 8000 	str.w	r8, [r3]
	return list->tail;
   11a0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
Z_GENLIST_APPEND(slist, snode)
   11a0c:	b94a      	cbnz	r2, 11a22 <hci_num_completed_packets+0xee>
	list->head = node;
   11a0e:	e9c4 3308 	strd	r3, r3, [r4, #32]
	__asm__ volatile(
   11a12:	f381 8811 	msr	BASEPRI, r1
   11a16:	f3bf 8f6f 	isb	sy
			k_work_submit(&conn->tx_complete_work);
   11a1a:	4650      	mov	r0, sl
   11a1c:	f00e fd6a 	bl	204f4 <k_work_submit>
   11a20:	e7b4      	b.n	1198c <hci_num_completed_packets+0x58>
	parent->next = child;
   11a22:	6013      	str	r3, [r2, #0]
	list->tail = node;
   11a24:	6263      	str	r3, [r4, #36]	; 0x24
}
   11a26:	e7f4      	b.n	11a12 <hci_num_completed_packets+0xde>
   11a28:	0002d95e 	.word	0x0002d95e
   11a2c:	0002d942 	.word	0x0002d942
   11a30:	0002a708 	.word	0x0002a708

00011a34 <le_conn_update_complete>:
{
   11a34:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_evt_le_conn_update_complete *evt = (void *)buf->data;
   11a36:	68c5      	ldr	r5, [r0, #12]
{
   11a38:	b086      	sub	sp, #24
	handle = sys_le16_to_cpu(evt->handle);
   11a3a:	f8b5 6001 	ldrh.w	r6, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   11a3e:	4630      	mov	r0, r6
   11a40:	f002 fba2 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   11a44:	4604      	mov	r4, r0
   11a46:	b958      	cbnz	r0, 11a60 <le_conn_update_complete+0x2c>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   11a48:	4b2b      	ldr	r3, [pc, #172]	; (11af8 <le_conn_update_complete+0xc4>)
   11a4a:	2201      	movs	r2, #1
   11a4c:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11a50:	492a      	ldr	r1, [pc, #168]	; (11afc <le_conn_update_complete+0xc8>)
   11a52:	4603      	mov	r3, r0
   11a54:	9603      	str	r6, [sp, #12]
   11a56:	9000      	str	r0, [sp, #0]
   11a58:	f014 fac3 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11a5c:	b006      	add	sp, #24
   11a5e:	bd70      	pop	{r4, r5, r6, pc}
	if (evt->status == BT_HCI_ERR_UNSUPP_REMOTE_FEATURE &&
   11a60:	782b      	ldrb	r3, [r5, #0]
	    !atomic_test_and_set_bit(conn->flags,
   11a62:	1d06      	adds	r6, r0, #4
	if (evt->status == BT_HCI_ERR_UNSUPP_REMOTE_FEATURE &&
   11a64:	2b1a      	cmp	r3, #26
   11a66:	d119      	bne.n	11a9c <le_conn_update_complete+0x68>
   11a68:	78c3      	ldrb	r3, [r0, #3]
   11a6a:	2b01      	cmp	r3, #1
   11a6c:	d12a      	bne.n	11ac4 <le_conn_update_complete+0x90>
	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
   11a6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
   11a72:	4630      	mov	r0, r6
   11a74:	f014 fa9e 	bl	25fb4 <atomic_or>
	    conn->role == BT_HCI_ROLE_PERIPHERAL &&
   11a78:	0542      	lsls	r2, r0, #21
   11a7a:	d40f      	bmi.n	11a9c <le_conn_update_complete+0x68>
		param.interval_min = conn->le.interval_min;
   11a7c:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
		bt_l2cap_update_conn_param(conn, &param);
   11a80:	4620      	mov	r0, r4
		param.interval_min = conn->le.interval_min;
   11a82:	9304      	str	r3, [sp, #16]
		param.latency = conn->le.pending_latency;
   11a84:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
		bt_l2cap_update_conn_param(conn, &param);
   11a88:	a904      	add	r1, sp, #16
		param.latency = conn->le.pending_latency;
   11a8a:	9305      	str	r3, [sp, #20]
		bt_l2cap_update_conn_param(conn, &param);
   11a8c:	f003 f98a 	bl	14da4 <bt_l2cap_update_conn_param>
	bt_conn_unref(conn);
   11a90:	4620      	mov	r0, r4
}
   11a92:	b006      	add	sp, #24
   11a94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   11a98:	f002 bb46 	b.w	14128 <bt_conn_unref>
		if (!evt->status) {
   11a9c:	782b      	ldrb	r3, [r5, #0]
   11a9e:	b98b      	cbnz	r3, 11ac4 <le_conn_update_complete+0x90>
			conn->le.interval = sys_le16_to_cpu(evt->interval);
   11aa0:	f8b5 3003 	ldrh.w	r3, [r5, #3]
   11aa4:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
			conn->le.latency = sys_le16_to_cpu(evt->latency);
   11aa8:	f8b5 3005 	ldrh.w	r3, [r5, #5]
   11aac:	f8a4 30ac 	strh.w	r3, [r4, #172]	; 0xac
			conn->le.timeout = sys_le16_to_cpu(evt->supv_timeout);
   11ab0:	f8b5 3007 	ldrh.w	r3, [r5, #7]
   11ab4:	f8a4 30ae 	strh.w	r3, [r4, #174]	; 0xae
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   11ab8:	f46f 7180 	mvn.w	r1, #256	; 0x100
   11abc:	4630      	mov	r0, r6
   11abe:	f014 fa9f 	bl	26000 <atomic_and.isra.0>
}
   11ac2:	e014      	b.n	11aee <le_conn_update_complete+0xba>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   11ac4:	e8d6 3faf 	lda	r3, [r6]
		} else if (atomic_test_bit(conn->flags,
   11ac8:	05db      	lsls	r3, r3, #23
   11aca:	d5f5      	bpl.n	11ab8 <le_conn_update_complete+0x84>
					   BT_CONN_PERIPHERAL_PARAM_AUTO_UPDATE) &&
   11acc:	782b      	ldrb	r3, [r5, #0]
   11ace:	2b20      	cmp	r3, #32
   11ad0:	d1f2      	bne.n	11ab8 <le_conn_update_complete+0x84>
			   conn->le.conn_param_retry_countdown) {
   11ad2:	f894 30b4 	ldrb.w	r3, [r4, #180]	; 0xb4
			   evt->status == BT_HCI_ERR_UNSUPP_LL_PARAM_VAL &&
   11ad6:	2b00      	cmp	r3, #0
   11ad8:	d0ee      	beq.n	11ab8 <le_conn_update_complete+0x84>
			conn->le.conn_param_retry_countdown--;
   11ada:	3b01      	subs	r3, #1
   11adc:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
			k_work_schedule(&conn->deferred_work,
   11ae0:	f44f 3220 	mov.w	r2, #163840	; 0x28000
   11ae4:	2300      	movs	r3, #0
   11ae6:	f104 0060 	add.w	r0, r4, #96	; 0x60
   11aea:	f00e febb 	bl	20864 <k_work_schedule>
		notify_le_param_updated(conn);
   11aee:	4620      	mov	r0, r4
   11af0:	f002 fc9a 	bl	14428 <notify_le_param_updated>
   11af4:	e7cc      	b.n	11a90 <le_conn_update_complete+0x5c>
   11af6:	bf00      	nop
   11af8:	0002d777 	.word	0x0002d777
   11afc:	0002a708 	.word	0x0002a708

00011b00 <bt_hci_cmd_state_set_init>:
{
   11b00:	b510      	push	{r4, lr}
	state->bit = bit;
   11b02:	e9c1 2300 	strd	r2, r3, [r1]
	state->val = val;
   11b06:	f89d 3008 	ldrb.w	r3, [sp, #8]
{
   11b0a:	460c      	mov	r4, r1
	state->val = val;
   11b0c:	720b      	strb	r3, [r1, #8]
	cmd(buf)->state = state;
   11b0e:	f007 f9f3 	bl	18ef8 <net_buf_id>
   11b12:	220c      	movs	r2, #12
   11b14:	4b02      	ldr	r3, [pc, #8]	; (11b20 <bt_hci_cmd_state_set_init+0x20>)
   11b16:	fb02 3300 	mla	r3, r2, r0, r3
   11b1a:	605c      	str	r4, [r3, #4]
}
   11b1c:	bd10      	pop	{r4, pc}
   11b1e:	bf00      	nop
   11b20:	20020fd4 	.word	0x20020fd4

00011b24 <bt_hci_cmd_create>:
{
   11b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return net_buf_alloc_fixed(pool, timeout);
   11b28:	f04f 32ff 	mov.w	r2, #4294967295
   11b2c:	4606      	mov	r6, r0
   11b2e:	f04f 33ff 	mov.w	r3, #4294967295
   11b32:	481e      	ldr	r0, [pc, #120]	; (11bac <bt_hci_cmd_create+0x88>)
   11b34:	460f      	mov	r7, r1
   11b36:	f016 f8a2 	bl	27c7e <net_buf_alloc_fixed>
	__ASSERT_NO_MSG(buf);
   11b3a:	4604      	mov	r4, r0
   11b3c:	b958      	cbnz	r0, 11b56 <bt_hci_cmd_create+0x32>
   11b3e:	491c      	ldr	r1, [pc, #112]	; (11bb0 <bt_hci_cmd_create+0x8c>)
   11b40:	481c      	ldr	r0, [pc, #112]	; (11bb4 <bt_hci_cmd_create+0x90>)
   11b42:	f240 1301 	movw	r3, #257	; 0x101
   11b46:	4a1c      	ldr	r2, [pc, #112]	; (11bb8 <bt_hci_cmd_create+0x94>)
   11b48:	f013 f8cd 	bl	24ce6 <assert_print>
   11b4c:	f240 1101 	movw	r1, #257	; 0x101
   11b50:	4819      	ldr	r0, [pc, #100]	; (11bb8 <bt_hci_cmd_create+0x94>)
   11b52:	f013 f8c1 	bl	24cd8 <assert_post_action>
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   11b56:	f04f 0800 	mov.w	r8, #0
	net_buf_simple_reserve(&buf->b, reserve);
   11b5a:	f100 0a0c 	add.w	sl, r0, #12
   11b5e:	2101      	movs	r1, #1
   11b60:	4650      	mov	r0, sl
   11b62:	f007 fae9 	bl	19138 <net_buf_simple_reserve>
	cmd(buf)->opcode = opcode;
   11b66:	4620      	mov	r0, r4
   11b68:	f884 8018 	strb.w	r8, [r4, #24]
   11b6c:	f007 f9c4 	bl	18ef8 <net_buf_id>
   11b70:	f04f 090c 	mov.w	r9, #12
   11b74:	4d11      	ldr	r5, [pc, #68]	; (11bbc <bt_hci_cmd_create+0x98>)
   11b76:	fb09 5000 	mla	r0, r9, r0, r5
   11b7a:	8046      	strh	r6, [r0, #2]
	cmd(buf)->sync = NULL;
   11b7c:	4620      	mov	r0, r4
   11b7e:	f007 f9bb 	bl	18ef8 <net_buf_id>
   11b82:	fb09 5000 	mla	r0, r9, r0, r5
   11b86:	f8c0 8008 	str.w	r8, [r0, #8]
	cmd(buf)->state = NULL;
   11b8a:	4620      	mov	r0, r4
   11b8c:	f007 f9b4 	bl	18ef8 <net_buf_id>
   11b90:	fb09 5500 	mla	r5, r9, r0, r5
	return net_buf_simple_add(&buf->b, len);
   11b94:	2103      	movs	r1, #3
   11b96:	4650      	mov	r0, sl
   11b98:	f8c5 8004 	str.w	r8, [r5, #4]
   11b9c:	f007 fd00 	bl	195a0 <net_buf_simple_add>
	hdr->opcode = sys_cpu_to_le16(opcode);
   11ba0:	8006      	strh	r6, [r0, #0]
	hdr->param_len = param_len;
   11ba2:	7087      	strb	r7, [r0, #2]
}
   11ba4:	4620      	mov	r0, r4
   11ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   11baa:	bf00      	nop
   11bac:	20008d08 	.word	0x20008d08
   11bb0:	0002f33f 	.word	0x0002f33f
   11bb4:	0002b6a9 	.word	0x0002b6a9
   11bb8:	0002d805 	.word	0x0002d805
   11bbc:	20020fd4 	.word	0x20020fd4

00011bc0 <bt_hci_cmd_send_sync>:
{
   11bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11bc4:	4607      	mov	r7, r0
   11bc6:	4615      	mov	r5, r2
	if (!buf) {
   11bc8:	460c      	mov	r4, r1
{
   11bca:	b08c      	sub	sp, #48	; 0x30
	if (!buf) {
   11bcc:	b921      	cbnz	r1, 11bd8 <bt_hci_cmd_send_sync+0x18>
		buf = bt_hci_cmd_create(opcode, 0);
   11bce:	f7ff ffa9 	bl	11b24 <bt_hci_cmd_create>
		if (!buf) {
   11bd2:	4604      	mov	r4, r0
   11bd4:	2800      	cmp	r0, #0
   11bd6:	d056      	beq.n	11c86 <bt_hci_cmd_send_sync+0xc6>
	return z_impl_k_sem_init(sem, initial_count, limit);
   11bd8:	ae06      	add	r6, sp, #24
   11bda:	2201      	movs	r2, #1
   11bdc:	2100      	movs	r1, #0
   11bde:	4630      	mov	r0, r6
   11be0:	f017 fc33 	bl	2944a <z_impl_k_sem_init>
	cmd(buf)->sync = &sync_sem;
   11be4:	4620      	mov	r0, r4
   11be6:	f007 f987 	bl	18ef8 <net_buf_id>
   11bea:	230c      	movs	r3, #12
   11bec:	f8df 809c 	ldr.w	r8, [pc, #156]	; 11c8c <bt_hci_cmd_send_sync+0xcc>
   11bf0:	fb03 8000 	mla	r0, r3, r0, r8
   11bf4:	6086      	str	r6, [r0, #8]
	net_buf_put(&bt_dev.cmd_tx_queue, net_buf_ref(buf));
   11bf6:	4620      	mov	r0, r4
   11bf8:	f007 fbf4 	bl	193e4 <net_buf_ref>
   11bfc:	4601      	mov	r1, r0
   11bfe:	4824      	ldr	r0, [pc, #144]	; (11c90 <bt_hci_cmd_send_sync+0xd0>)
   11c00:	f007 fb86 	bl	19310 <net_buf_put>
	return z_impl_k_sem_take(sem, timeout);
   11c04:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
   11c08:	4630      	mov	r0, r6
   11c0a:	2300      	movs	r3, #0
   11c0c:	f00e f948 	bl	1fea0 <z_impl_k_sem_take>
	BT_ASSERT_MSG(err == 0, "k_sem_take failed with err %d", err);
   11c10:	4606      	mov	r6, r0
   11c12:	b180      	cbz	r0, 11c36 <bt_hci_cmd_send_sync+0x76>
   11c14:	f240 1349 	movw	r3, #329	; 0x149
   11c18:	4a1e      	ldr	r2, [pc, #120]	; (11c94 <bt_hci_cmd_send_sync+0xd4>)
   11c1a:	491f      	ldr	r1, [pc, #124]	; (11c98 <bt_hci_cmd_send_sync+0xd8>)
   11c1c:	481f      	ldr	r0, [pc, #124]	; (11c9c <bt_hci_cmd_send_sync+0xdc>)
   11c1e:	f013 f862 	bl	24ce6 <assert_print>
   11c22:	4631      	mov	r1, r6
   11c24:	481e      	ldr	r0, [pc, #120]	; (11ca0 <bt_hci_cmd_send_sync+0xe0>)
   11c26:	f013 f85e 	bl	24ce6 <assert_print>
   11c2a:	4040      	eors	r0, r0
   11c2c:	f380 8811 	msr	BASEPRI, r0
   11c30:	f04f 0003 	mov.w	r0, #3
   11c34:	df02      	svc	2
	status = cmd(buf)->status;
   11c36:	4620      	mov	r0, r4
   11c38:	f007 f95e 	bl	18ef8 <net_buf_id>
   11c3c:	230c      	movs	r3, #12
   11c3e:	4358      	muls	r0, r3
   11c40:	f818 6000 	ldrb.w	r6, [r8, r0]
	if (status) {
   11c44:	b1be      	cbz	r6, 11c76 <bt_hci_cmd_send_sync+0xb6>
		LOG_WRN("opcode 0x%04x status 0x%02x", opcode, status);
   11c46:	4b17      	ldr	r3, [pc, #92]	; (11ca4 <bt_hci_cmd_send_sync+0xe4>)
   11c48:	2202      	movs	r2, #2
   11c4a:	9302      	str	r3, [sp, #8]
   11c4c:	2300      	movs	r3, #0
   11c4e:	4916      	ldr	r1, [pc, #88]	; (11ca8 <bt_hci_cmd_send_sync+0xe8>)
   11c50:	4618      	mov	r0, r3
   11c52:	e9cd 3300 	strd	r3, r3, [sp]
   11c56:	e9cd 7603 	strd	r7, r6, [sp, #12]
   11c5a:	f014 f9c2 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   11c5e:	4620      	mov	r0, r4
   11c60:	f007 fb7c 	bl	1935c <net_buf_unref>
			return -ECONNREFUSED;
   11c64:	2e09      	cmp	r6, #9
   11c66:	bf14      	ite	ne
   11c68:	f06f 0004 	mvnne.w	r0, #4
   11c6c:	f06f 006e 	mvneq.w	r0, #110	; 0x6e
}
   11c70:	b00c      	add	sp, #48	; 0x30
   11c72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (rsp) {
   11c76:	b115      	cbz	r5, 11c7e <bt_hci_cmd_send_sync+0xbe>
		*rsp = buf;
   11c78:	602c      	str	r4, [r5, #0]
	return 0;
   11c7a:	2000      	movs	r0, #0
   11c7c:	e7f8      	b.n	11c70 <bt_hci_cmd_send_sync+0xb0>
		net_buf_unref(buf);
   11c7e:	4620      	mov	r0, r4
   11c80:	f007 fb6c 	bl	1935c <net_buf_unref>
   11c84:	e7f9      	b.n	11c7a <bt_hci_cmd_send_sync+0xba>
			return -ENOBUFS;
   11c86:	f06f 0068 	mvn.w	r0, #104	; 0x68
   11c8a:	e7f1      	b.n	11c70 <bt_hci_cmd_send_sync+0xb0>
   11c8c:	20020fd4 	.word	0x20020fd4
   11c90:	20008144 	.word	0x20008144
   11c94:	0002d805 	.word	0x0002d805
   11c98:	0002c66d 	.word	0x0002c66d
   11c9c:	0002b6a9 	.word	0x0002b6a9
   11ca0:	0002d975 	.word	0x0002d975
   11ca4:	0002d995 	.word	0x0002d995
   11ca8:	0002a708 	.word	0x0002a708

00011cac <hci_le_read_max_data_len>:
{
   11cac:	b570      	push	{r4, r5, r6, lr}
   11cae:	b086      	sub	sp, #24
   11cb0:	4606      	mov	r6, r0
   11cb2:	460d      	mov	r5, r1
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_MAX_DATA_LEN, NULL, &rsp);
   11cb4:	f242 002f 	movw	r0, #8239	; 0x202f
   11cb8:	2100      	movs	r1, #0
   11cba:	aa05      	add	r2, sp, #20
   11cbc:	f7ff ff80 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   11cc0:	4604      	mov	r4, r0
   11cc2:	b160      	cbz	r0, 11cde <hci_le_read_max_data_len+0x32>
		LOG_ERR("Failed to read DLE max data len");
   11cc4:	4b0b      	ldr	r3, [pc, #44]	; (11cf4 <hci_le_read_max_data_len+0x48>)
   11cc6:	2201      	movs	r2, #1
   11cc8:	9302      	str	r3, [sp, #8]
   11cca:	2300      	movs	r3, #0
   11ccc:	490a      	ldr	r1, [pc, #40]	; (11cf8 <hci_le_read_max_data_len+0x4c>)
   11cce:	4618      	mov	r0, r3
   11cd0:	e9cd 3300 	strd	r3, r3, [sp]
   11cd4:	f014 f985 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11cd8:	4620      	mov	r0, r4
   11cda:	b006      	add	sp, #24
   11cdc:	bd70      	pop	{r4, r5, r6, pc}
	rp = (void *)rsp->data;
   11cde:	9805      	ldr	r0, [sp, #20]
   11ce0:	68c3      	ldr	r3, [r0, #12]
	*tx_octets = sys_le16_to_cpu(rp->max_tx_octets);
   11ce2:	f8b3 2001 	ldrh.w	r2, [r3, #1]
   11ce6:	8032      	strh	r2, [r6, #0]
	*tx_time = sys_le16_to_cpu(rp->max_tx_time);
   11ce8:	f8b3 3003 	ldrh.w	r3, [r3, #3]
   11cec:	802b      	strh	r3, [r5, #0]
	net_buf_unref(rsp);
   11cee:	f007 fb35 	bl	1935c <net_buf_unref>
	return 0;
   11cf2:	e7f1      	b.n	11cd8 <hci_le_read_max_data_len+0x2c>
   11cf4:	0002d9b1 	.word	0x0002d9b1
   11cf8:	0002a708 	.word	0x0002a708

00011cfc <bt_hci_le_rand>:
{
   11cfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11cfe:	4b14      	ldr	r3, [pc, #80]	; (11d50 <bt_hci_le_rand+0x54>)
{
   11d00:	4605      	mov	r5, r0
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11d02:	f993 3093 	ldrsb.w	r3, [r3, #147]	; 0x93
{
   11d06:	460c      	mov	r4, r1
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11d08:	2b00      	cmp	r3, #0
   11d0a:	da1d      	bge.n	11d48 <bt_hci_le_rand+0x4c>
	while (len > 0) {
   11d0c:	b914      	cbnz	r4, 11d14 <bt_hci_le_rand+0x18>
	return 0;
   11d0e:	4620      	mov	r0, r4
}
   11d10:	b003      	add	sp, #12
   11d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
		count = MIN(len, sizeof(rp->rand));
   11d14:	2c08      	cmp	r4, #8
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_RAND, NULL, &rsp);
   11d16:	f04f 0100 	mov.w	r1, #0
   11d1a:	f242 0018 	movw	r0, #8216	; 0x2018
   11d1e:	aa01      	add	r2, sp, #4
		count = MIN(len, sizeof(rp->rand));
   11d20:	4626      	mov	r6, r4
   11d22:	bf28      	it	cs
   11d24:	2608      	movcs	r6, #8
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_RAND, NULL, &rsp);
   11d26:	f7ff ff4b 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
   11d2a:	2800      	cmp	r0, #0
   11d2c:	d1f0      	bne.n	11d10 <bt_hci_le_rand+0x14>
		rp = (void *)rsp->data;
   11d2e:	9f01      	ldr	r7, [sp, #4]
   11d30:	4632      	mov	r2, r6
   11d32:	68f9      	ldr	r1, [r7, #12]
   11d34:	4628      	mov	r0, r5
   11d36:	3101      	adds	r1, #1
   11d38:	f017 fd3b 	bl	297b2 <memcpy>
		net_buf_unref(rsp);
   11d3c:	4638      	mov	r0, r7
   11d3e:	f007 fb0d 	bl	1935c <net_buf_unref>
		buffer = (uint8_t *)buffer + count;
   11d42:	4435      	add	r5, r6
		len -= count;
   11d44:	1ba4      	subs	r4, r4, r6
   11d46:	e7e1      	b.n	11d0c <bt_hci_le_rand+0x10>
		return -ENOTSUP;
   11d48:	f06f 0085 	mvn.w	r0, #133	; 0x85
   11d4c:	e7e0      	b.n	11d10 <bt_hci_le_rand+0x14>
   11d4e:	bf00      	nop
   11d50:	20008000 	.word	0x20008000

00011d54 <bt_hci_le_enh_conn_complete>:
{
   11d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11d58:	f8b0 8001 	ldrh.w	r8, [r0, #1]
   11d5c:	2700      	movs	r7, #0
	handle |= ~BT_ACL_HANDLE_MASK;
   11d5e:	ea6f 5308 	mvn.w	r3, r8, lsl #20
   11d62:	ea6f 5313 	mvn.w	r3, r3, lsr #20
{
   11d66:	4605      	mov	r5, r0
		if (disconnected_handles[i] == handle) {
   11d68:	4a9f      	ldr	r2, [pc, #636]	; (11fe8 <bt_hci_le_enh_conn_complete+0x294>)
   11d6a:	b29b      	uxth	r3, r3
   11d6c:	8811      	ldrh	r1, [r2, #0]
{
   11d6e:	b08a      	sub	sp, #40	; 0x28
		if (disconnected_handles[i] == handle) {
   11d70:	4299      	cmp	r1, r3
			disconnected_handles[i] = 0;
   11d72:	bf04      	itt	eq
   11d74:	8017      	strheq	r7, [r2, #0]
			return true;
   11d76:	2701      	moveq	r7, #1
	bt_id_pending_keys_update();
   11d78:	f000 fe96 	bl	12aa8 <bt_id_pending_keys_update>
	if (evt->status) {
   11d7c:	782e      	ldrb	r6, [r5, #0]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11d7e:	fa1f f988 	uxth.w	r9, r8
	if (evt->status) {
   11d82:	b37e      	cbz	r6, 11de4 <bt_hci_le_enh_conn_complete+0x90>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11d84:	2e3c      	cmp	r6, #60	; 0x3c
   11d86:	d121      	bne.n	11dcc <bt_hci_le_enh_conn_complete+0x78>
		struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11d88:	f001 fada 	bl	13340 <bt_le_adv_lookup_legacy>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   11d8c:	f06f 0180 	mvn.w	r1, #128	; 0x80
   11d90:	3010      	adds	r0, #16
   11d92:	f014 f935 	bl	26000 <atomic_and.isra.0>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && role == BT_HCI_ROLE_PERIPHERAL) {
   11d96:	2000      	movs	r0, #0
   11d98:	f7ff fb02 	bl	113a0 <find_pending_connect.part.0>
		if (!conn) {
   11d9c:	4604      	mov	r4, r0
   11d9e:	b958      	cbnz	r0, 11db8 <bt_hci_le_enh_conn_complete+0x64>
			LOG_ERR("No pending peripheral connection");
   11da0:	4b92      	ldr	r3, [pc, #584]	; (11fec <bt_hci_le_enh_conn_complete+0x298>)
   11da2:	2201      	movs	r2, #1
   11da4:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11da8:	4991      	ldr	r1, [pc, #580]	; (11ff0 <bt_hci_le_enh_conn_complete+0x29c>)
   11daa:	4603      	mov	r3, r0
   11dac:	9000      	str	r0, [sp, #0]
   11dae:	f014 f918 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   11db2:	b00a      	add	sp, #40	; 0x28
   11db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		conn->err = BT_HCI_ERR_ADV_TIMEOUT;
   11db8:	7306      	strb	r6, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   11dba:	2100      	movs	r1, #0
   11dbc:	f002 f9ec 	bl	14198 <bt_conn_set_state>
		bt_conn_unref(conn);
   11dc0:	4620      	mov	r0, r4
}
   11dc2:	b00a      	add	sp, #40	; 0x28
   11dc4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		bt_conn_unref(conn);
   11dc8:	f002 b9ae 	b.w	14128 <bt_conn_unref>
		LOG_WRN("Unexpected status 0x%02x", evt->status);
   11dcc:	4b89      	ldr	r3, [pc, #548]	; (11ff4 <bt_hci_le_enh_conn_complete+0x2a0>)
   11dce:	2202      	movs	r2, #2
   11dd0:	9302      	str	r3, [sp, #8]
   11dd2:	2300      	movs	r3, #0
   11dd4:	4986      	ldr	r1, [pc, #536]	; (11ff0 <bt_hci_le_enh_conn_complete+0x29c>)
   11dd6:	4618      	mov	r0, r3
   11dd8:	e9cd 3300 	strd	r3, r3, [sp]
   11ddc:	9603      	str	r6, [sp, #12]
   11dde:	f014 f900 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		return;
   11de2:	e7e6      	b.n	11db2 <bt_hci_le_enh_conn_complete+0x5e>
	if (evt->peer_addr.type == BT_ADDR_LE_PUBLIC_ID ||
   11de4:	792b      	ldrb	r3, [r5, #4]
		bt_addr_le_copy(&id_addr, &evt->peer_addr);
   11de6:	f105 0a04 	add.w	sl, r5, #4
	if (evt->peer_addr.type == BT_ADDR_LE_PUBLIC_ID ||
   11dea:	3b02      	subs	r3, #2
   11dec:	2b01      	cmp	r3, #1
   11dee:	d827      	bhi.n	11e40 <bt_hci_le_enh_conn_complete+0xec>
		bt_addr_le_copy(&id_addr, &evt->peer_addr);
   11df0:	4651      	mov	r1, sl
   11df2:	a808      	add	r0, sp, #32
   11df4:	f014 f8ee 	bl	25fd4 <bt_addr_le_copy>
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11df8:	f89d 3020 	ldrb.w	r3, [sp, #32]
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11dfc:	f105 0111 	add.w	r1, r5, #17
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11e00:	3b02      	subs	r3, #2
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11e02:	f10d 0019 	add.w	r0, sp, #25
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11e06:	f88d 3020 	strb.w	r3, [sp, #32]
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11e0a:	f014 f8de 	bl	25fca <bt_addr_copy>
		peer_addr.type = BT_ADDR_LE_RANDOM;
   11e0e:	2301      	movs	r3, #1
   11e10:	f88d 3018 	strb.w	r3, [sp, #24]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && role == BT_HCI_ROLE_PERIPHERAL) {
   11e14:	78eb      	ldrb	r3, [r5, #3]
   11e16:	2b01      	cmp	r3, #1
   11e18:	d025      	beq.n	11e66 <bt_hci_le_enh_conn_complete+0x112>
		LOG_ERR("No pending conn for peer %s", bt_addr_le_str(&evt->peer_addr));
   11e1a:	4650      	mov	r0, sl
   11e1c:	f7ff f98c 	bl	11138 <bt_addr_le_str>
   11e20:	4b75      	ldr	r3, [pc, #468]	; (11ff8 <bt_hci_le_enh_conn_complete+0x2a4>)
   11e22:	9003      	str	r0, [sp, #12]
   11e24:	9302      	str	r3, [sp, #8]
   11e26:	2300      	movs	r3, #0
   11e28:	2201      	movs	r2, #1
   11e2a:	4618      	mov	r0, r3
   11e2c:	e9cd 3300 	strd	r3, r3, [sp]
   11e30:	496f      	ldr	r1, [pc, #444]	; (11ff0 <bt_hci_le_enh_conn_complete+0x29c>)
   11e32:	f014 f8d6 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		bt_hci_disconnect(handle, BT_HCI_ERR_UNSPECIFIED);
   11e36:	211f      	movs	r1, #31
   11e38:	4648      	mov	r0, r9
   11e3a:	f014 f8f9 	bl	26030 <bt_hci_disconnect>
		return;
   11e3e:	e7b8      	b.n	11db2 <bt_hci_le_enh_conn_complete+0x5e>
		uint8_t id = evt->role == BT_HCI_ROLE_PERIPHERAL ? bt_dev.adv_conn_id :
   11e40:	78eb      	ldrb	r3, [r5, #3]
		bt_addr_le_copy(&id_addr,
   11e42:	4651      	mov	r1, sl
		uint8_t id = evt->role == BT_HCI_ROLE_PERIPHERAL ? bt_dev.adv_conn_id :
   11e44:	2b01      	cmp	r3, #1
   11e46:	bf04      	itt	eq
   11e48:	4b6c      	ldreq	r3, [pc, #432]	; (11ffc <bt_hci_le_enh_conn_complete+0x2a8>)
   11e4a:	f893 6067 	ldrbeq.w	r6, [r3, #103]	; 0x67
		bt_addr_le_copy(&id_addr,
   11e4e:	4630      	mov	r0, r6
   11e50:	f014 fa1b 	bl	2628a <bt_lookup_id_addr>
   11e54:	4601      	mov	r1, r0
   11e56:	a808      	add	r0, sp, #32
   11e58:	f014 f8bc 	bl	25fd4 <bt_addr_le_copy>
		bt_addr_le_copy(&peer_addr, &evt->peer_addr);
   11e5c:	4651      	mov	r1, sl
   11e5e:	a806      	add	r0, sp, #24
   11e60:	f014 f8b8 	bl	25fd4 <bt_addr_le_copy>
   11e64:	e7d6      	b.n	11e14 <bt_hci_le_enh_conn_complete+0xc0>
   11e66:	a808      	add	r0, sp, #32
   11e68:	f7ff fa9a 	bl	113a0 <find_pending_connect.part.0>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11e6c:	78eb      	ldrb	r3, [r5, #3]
   11e6e:	4604      	mov	r4, r0
   11e70:	2b01      	cmp	r3, #1
   11e72:	d10a      	bne.n	11e8a <bt_hci_le_enh_conn_complete+0x136>
		struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11e74:	f001 fa64 	bl	13340 <bt_le_adv_lookup_legacy>
   11e78:	4606      	mov	r6, r0
   11e7a:	f06f 0180 	mvn.w	r1, #128	; 0x80
   11e7e:	3010      	adds	r0, #16
   11e80:	f014 f8be 	bl	26000 <atomic_and.isra.0>
		(void)bt_le_lim_adv_cancel_timeout(adv);
   11e84:	4630      	mov	r0, r6
   11e86:	f014 fb2e 	bl	264e6 <bt_le_lim_adv_cancel_timeout>
	if (!conn) {
   11e8a:	2c00      	cmp	r4, #0
   11e8c:	d0c5      	beq.n	11e1a <bt_hci_le_enh_conn_complete+0xc6>
	conn->handle = handle;
   11e8e:	4620      	mov	r0, r4
	conn->err = 0U;
   11e90:	2200      	movs	r2, #0
	conn->handle = handle;
   11e92:	f820 8b90 	strh.w	r8, [r0], #144
	bt_addr_le_copy(&conn->le.dst, &id_addr);
   11e96:	a908      	add	r1, sp, #32
   11e98:	f014 f89c 	bl	25fd4 <bt_addr_le_copy>
	conn->le.interval = sys_le16_to_cpu(evt->interval);
   11e9c:	f8b5 3017 	ldrh.w	r3, [r5, #23]
   11ea0:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
	conn->le.latency = sys_le16_to_cpu(evt->latency);
   11ea4:	f8b5 3019 	ldrh.w	r3, [r5, #25]
   11ea8:	f8a4 30ac 	strh.w	r3, [r4, #172]	; 0xac
	conn->le.timeout = sys_le16_to_cpu(evt->supv_timeout);
   11eac:	f8b5 301b 	ldrh.w	r3, [r5, #27]
   11eb0:	f8a4 30ae 	strh.w	r3, [r4, #174]	; 0xae
	conn->role = evt->role;
   11eb4:	78eb      	ldrb	r3, [r5, #3]
	conn->err = 0U;
   11eb6:	7322      	strb	r2, [r4, #12]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11eb8:	2b01      	cmp	r3, #1
	conn->role = evt->role;
   11eba:	70e3      	strb	r3, [r4, #3]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11ebc:	d115      	bne.n	11eea <bt_hci_le_enh_conn_complete+0x196>
		bt_addr_le_copy(&conn->le.init_addr, &peer_addr);
   11ebe:	a906      	add	r1, sp, #24
   11ec0:	f104 0097 	add.w	r0, r4, #151	; 0x97
   11ec4:	f014 f886 	bl	25fd4 <bt_addr_le_copy>
			struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11ec8:	f001 fa3a 	bl	13340 <bt_le_adv_lookup_legacy>
						&bt_dev.id_addr[conn->id]);
   11ecc:	7a21      	ldrb	r1, [r4, #8]
   11ece:	4a4b      	ldr	r2, [pc, #300]	; (11ffc <bt_hci_le_enh_conn_complete+0x2a8>)
   11ed0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
				bt_addr_le_copy(&conn->le.resp_addr,
   11ed4:	4411      	add	r1, r2
   11ed6:	f104 009e 	add.w	r0, r4, #158	; 0x9e
   11eda:	f014 f87b 	bl	25fd4 <bt_addr_le_copy>
		if (BT_LE_STATES_PER_CONN_ADV(bt_dev.le.states)) {
   11ede:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
   11ee2:	065d      	lsls	r5, r3, #25
   11ee4:	d501      	bpl.n	11eea <bt_hci_le_enh_conn_complete+0x196>
			bt_le_adv_resume();
   11ee6:	f001 fbef 	bl	136c8 <bt_le_adv_resume>
	bt_conn_set_state(conn, BT_CONN_CONNECTED);
   11eea:	2107      	movs	r1, #7
   11eec:	4620      	mov	r0, r4
   11eee:	f002 f953 	bl	14198 <bt_conn_set_state>
	if (is_disconnected) {
   11ef2:	b11f      	cbz	r7, 11efc <bt_hci_le_enh_conn_complete+0x1a8>
		bt_conn_set_state(conn, BT_CONN_DISCONNECT_COMPLETE);
   11ef4:	2101      	movs	r1, #1
   11ef6:	4620      	mov	r0, r4
   11ef8:	f002 f94e 	bl	14198 <bt_conn_set_state>
	bt_conn_connected(conn);
   11efc:	4620      	mov	r0, r4
   11efe:	f014 fba3 	bl	26648 <bt_conn_connected>
	if (conn->state != BT_CONN_CONNECTED) {
   11f02:	7b63      	ldrb	r3, [r4, #13]
   11f04:	2b07      	cmp	r3, #7
   11f06:	d167      	bne.n	11fd8 <bt_hci_le_enh_conn_complete+0x284>
   11f08:	1d23      	adds	r3, r4, #4
   11f0a:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(conn->flags, BT_CONN_AUTO_FEATURE_EXCH) &&
   11f0e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   11f12:	4e3a      	ldr	r6, [pc, #232]	; (11ffc <bt_hci_le_enh_conn_complete+0x2a8>)
   11f14:	d125      	bne.n	11f62 <bt_hci_le_enh_conn_complete+0x20e>
   11f16:	78e3      	ldrb	r3, [r4, #3]
   11f18:	b11b      	cbz	r3, 11f22 <bt_hci_le_enh_conn_complete+0x1ce>
	    ((conn->role == BT_HCI_ROLE_CENTRAL) ||
   11f1a:	f896 30d0 	ldrb.w	r3, [r6, #208]	; 0xd0
   11f1e:	0718      	lsls	r0, r3, #28
   11f20:	d51f      	bpl.n	11f62 <bt_hci_le_enh_conn_complete+0x20e>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_READ_REMOTE_FEATURES,
   11f22:	2102      	movs	r1, #2
   11f24:	f242 0016 	movw	r0, #8214	; 0x2016
   11f28:	f7ff fdfc 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   11f2c:	4605      	mov	r5, r0
   11f2e:	2800      	cmp	r0, #0
   11f30:	d056      	beq.n	11fe0 <bt_hci_le_enh_conn_complete+0x28c>
   11f32:	2102      	movs	r1, #2
   11f34:	300c      	adds	r0, #12
   11f36:	f007 fb33 	bl	195a0 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   11f3a:	8823      	ldrh	r3, [r4, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_REMOTE_FEATURES, buf, NULL);
   11f3c:	2200      	movs	r2, #0
	cp->handle = sys_cpu_to_le16(conn->handle);
   11f3e:	8003      	strh	r3, [r0, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_REMOTE_FEATURES, buf, NULL);
   11f40:	4629      	mov	r1, r5
   11f42:	f242 0016 	movw	r0, #8214	; 0x2016
   11f46:	f7ff fe3b 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
   11f4a:	b150      	cbz	r0, 11f62 <bt_hci_le_enh_conn_complete+0x20e>
			LOG_ERR("Failed read remote features (%d)", err);
   11f4c:	4b2c      	ldr	r3, [pc, #176]	; (12000 <bt_hci_le_enh_conn_complete+0x2ac>)
   11f4e:	9003      	str	r0, [sp, #12]
   11f50:	9302      	str	r3, [sp, #8]
   11f52:	2300      	movs	r3, #0
   11f54:	2201      	movs	r2, #1
   11f56:	4618      	mov	r0, r3
   11f58:	e9cd 3300 	strd	r3, r3, [sp]
   11f5c:	4924      	ldr	r1, [pc, #144]	; (11ff0 <bt_hci_le_enh_conn_complete+0x29c>)
   11f5e:	f014 f840 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	if (IS_ENABLED(CONFIG_BT_AUTO_PHY_UPDATE) &&
   11f62:	f896 30d1 	ldrb.w	r3, [r6, #209]	; 0xd1
   11f66:	07d9      	lsls	r1, r3, #31
   11f68:	d513      	bpl.n	11f92 <bt_hci_le_enh_conn_complete+0x23e>
		err = bt_le_set_phy(conn, 0U, BT_HCI_LE_PHY_PREFER_2M,
   11f6a:	2500      	movs	r5, #0
   11f6c:	2302      	movs	r3, #2
   11f6e:	4629      	mov	r1, r5
   11f70:	461a      	mov	r2, r3
   11f72:	4620      	mov	r0, r4
   11f74:	9500      	str	r5, [sp, #0]
   11f76:	f014 f894 	bl	260a2 <bt_le_set_phy>
		if (err) {
   11f7a:	b150      	cbz	r0, 11f92 <bt_hci_le_enh_conn_complete+0x23e>
			LOG_ERR("Failed LE Set PHY (%d)", err);
   11f7c:	4b21      	ldr	r3, [pc, #132]	; (12004 <bt_hci_le_enh_conn_complete+0x2b0>)
   11f7e:	9003      	str	r0, [sp, #12]
   11f80:	e9cd 5301 	strd	r5, r3, [sp, #4]
   11f84:	2201      	movs	r2, #1
   11f86:	462b      	mov	r3, r5
   11f88:	4628      	mov	r0, r5
   11f8a:	4919      	ldr	r1, [pc, #100]	; (11ff0 <bt_hci_le_enh_conn_complete+0x29c>)
   11f8c:	9500      	str	r5, [sp, #0]
   11f8e:	f014 f828 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	if (IS_ENABLED(CONFIG_BT_AUTO_DATA_LEN_UPDATE) &&
   11f92:	f896 30d0 	ldrb.w	r3, [r6, #208]	; 0xd0
   11f96:	069a      	lsls	r2, r3, #26
   11f98:	d51e      	bpl.n	11fd8 <bt_hci_le_enh_conn_complete+0x284>
		if (IS_BT_QUIRK_NO_AUTO_DLE(&bt_dev)) {
   11f9a:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
   11f9e:	689b      	ldr	r3, [r3, #8]
   11fa0:	079b      	lsls	r3, r3, #30
   11fa2:	d519      	bpl.n	11fd8 <bt_hci_le_enh_conn_complete+0x284>
			err = hci_le_read_max_data_len(&tx_octets, &tx_time);
   11fa4:	f10d 0116 	add.w	r1, sp, #22
   11fa8:	a805      	add	r0, sp, #20
   11faa:	f7ff fe7f 	bl	11cac <hci_le_read_max_data_len>
			if (!err) {
   11fae:	4605      	mov	r5, r0
   11fb0:	b990      	cbnz	r0, 11fd8 <bt_hci_le_enh_conn_complete+0x284>
				err = bt_le_set_data_len(conn,
   11fb2:	4620      	mov	r0, r4
   11fb4:	f8bd 2016 	ldrh.w	r2, [sp, #22]
   11fb8:	f8bd 1014 	ldrh.w	r1, [sp, #20]
   11fbc:	f014 f853 	bl	26066 <bt_le_set_data_len>
				if (err) {
   11fc0:	b150      	cbz	r0, 11fd8 <bt_hci_le_enh_conn_complete+0x284>
					LOG_ERR("Failed to set data len (%d)", err);
   11fc2:	4b11      	ldr	r3, [pc, #68]	; (12008 <bt_hci_le_enh_conn_complete+0x2b4>)
   11fc4:	9003      	str	r0, [sp, #12]
   11fc6:	e9cd 5301 	strd	r5, r3, [sp, #4]
   11fca:	2201      	movs	r2, #1
   11fcc:	462b      	mov	r3, r5
   11fce:	4628      	mov	r0, r5
   11fd0:	4907      	ldr	r1, [pc, #28]	; (11ff0 <bt_hci_le_enh_conn_complete+0x29c>)
   11fd2:	9500      	str	r5, [sp, #0]
   11fd4:	f014 f805 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	bt_conn_unref(conn);
   11fd8:	4620      	mov	r0, r4
   11fda:	f002 f8a5 	bl	14128 <bt_conn_unref>
	if (IS_ENABLED(CONFIG_BT_CENTRAL) &&
   11fde:	e6e8      	b.n	11db2 <bt_hci_le_enh_conn_complete+0x5e>
		return -ENOBUFS;
   11fe0:	f06f 0068 	mvn.w	r0, #104	; 0x68
   11fe4:	e7b2      	b.n	11f4c <bt_hci_le_enh_conn_complete+0x1f8>
   11fe6:	bf00      	nop
   11fe8:	2002158a 	.word	0x2002158a
   11fec:	0002d9d1 	.word	0x0002d9d1
   11ff0:	0002a708 	.word	0x0002a708
   11ff4:	0002d9f2 	.word	0x0002d9f2
   11ff8:	0002da0b 	.word	0x0002da0b
   11ffc:	20008000 	.word	0x20008000
   12000:	0002da27 	.word	0x0002da27
   12004:	0002da48 	.word	0x0002da48
   12008:	0002da5f 	.word	0x0002da5f

0001200c <le_legacy_conn_complete>:
{
   1200c:	b500      	push	{lr}
	struct bt_hci_evt_le_conn_complete *evt = (void *)buf->data;
   1200e:	68c1      	ldr	r1, [r0, #12]
{
   12010:	b089      	sub	sp, #36	; 0x24
	enh.status         = evt->status;
   12012:	780b      	ldrb	r3, [r1, #0]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   12014:	a801      	add	r0, sp, #4
	enh.status         = evt->status;
   12016:	f88d 3000 	strb.w	r3, [sp]
	enh.handle         = evt->handle;
   1201a:	f8b1 3001 	ldrh.w	r3, [r1, #1]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   1201e:	3104      	adds	r1, #4
	enh.handle         = evt->handle;
   12020:	f8ad 3001 	strh.w	r3, [sp, #1]
	enh.role           = evt->role;
   12024:	f811 3c01 	ldrb.w	r3, [r1, #-1]
   12028:	f88d 3003 	strb.w	r3, [sp, #3]
	enh.interval       = evt->interval;
   1202c:	f8b1 3007 	ldrh.w	r3, [r1, #7]
   12030:	f8ad 3017 	strh.w	r3, [sp, #23]
	enh.latency        = evt->latency;
   12034:	f8b1 3009 	ldrh.w	r3, [r1, #9]
   12038:	f8ad 3019 	strh.w	r3, [sp, #25]
	enh.supv_timeout   = evt->supv_timeout;
   1203c:	f8b1 300b 	ldrh.w	r3, [r1, #11]
   12040:	f8ad 301b 	strh.w	r3, [sp, #27]
	enh.clock_accuracy = evt->clock_accuracy;
   12044:	7b4b      	ldrb	r3, [r1, #13]
   12046:	f88d 301d 	strb.w	r3, [sp, #29]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   1204a:	f013 ffc3 	bl	25fd4 <bt_addr_le_copy>
		bt_addr_copy(&enh.local_rpa, BT_ADDR_ANY);
   1204e:	4907      	ldr	r1, [pc, #28]	; (1206c <le_legacy_conn_complete+0x60>)
   12050:	f10d 000b 	add.w	r0, sp, #11
   12054:	f013 ffb9 	bl	25fca <bt_addr_copy>
	bt_addr_copy(&enh.peer_rpa, BT_ADDR_ANY);
   12058:	f10d 0011 	add.w	r0, sp, #17
   1205c:	f013 ffb5 	bl	25fca <bt_addr_copy>
	bt_hci_le_enh_conn_complete(evt);
   12060:	4668      	mov	r0, sp
   12062:	f7ff fe77 	bl	11d54 <bt_hci_le_enh_conn_complete>
}
   12066:	b009      	add	sp, #36	; 0x24
   12068:	f85d fb04 	ldr.w	pc, [sp], #4
   1206c:	0002d644 	.word	0x0002d644

00012070 <bt_security_err_get>:
	switch (hci_err) {
   12070:	2829      	cmp	r0, #41	; 0x29
   12072:	bf9a      	itte	ls
   12074:	4b01      	ldrls	r3, [pc, #4]	; (1207c <bt_security_err_get+0xc>)
   12076:	5c18      	ldrbls	r0, [r3, r0]
{
   12078:	2009      	movhi	r0, #9
}
   1207a:	4770      	bx	lr
   1207c:	0002dd01 	.word	0x0002dd01

00012080 <hci_encrypt_key_refresh_complete>:
{
   12080:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_encrypt_key_refresh_complete *evt = (void *)buf->data;
   12082:	68c3      	ldr	r3, [r0, #12]
{
   12084:	b085      	sub	sp, #20
	handle = sys_le16_to_cpu(evt->handle);
   12086:	f8b3 6001 	ldrh.w	r6, [r3, #1]
	uint8_t status = evt->status;
   1208a:	781d      	ldrb	r5, [r3, #0]
	conn = bt_conn_lookup_handle(handle);
   1208c:	4630      	mov	r0, r6
   1208e:	f002 f87b 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   12092:	4604      	mov	r4, r0
   12094:	b958      	cbnz	r0, 120ae <hci_encrypt_key_refresh_complete+0x2e>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   12096:	4b1e      	ldr	r3, [pc, #120]	; (12110 <hci_encrypt_key_refresh_complete+0x90>)
   12098:	2201      	movs	r2, #1
   1209a:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1209e:	491d      	ldr	r1, [pc, #116]	; (12114 <hci_encrypt_key_refresh_complete+0x94>)
   120a0:	4603      	mov	r3, r0
   120a2:	9603      	str	r6, [sp, #12]
   120a4:	9000      	str	r0, [sp, #0]
   120a6:	f013 ff9c 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   120aa:	b005      	add	sp, #20
   120ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (status) {
   120ae:	b16d      	cbz	r5, 120cc <hci_encrypt_key_refresh_complete+0x4c>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   120b0:	4628      	mov	r0, r5
   120b2:	f7ff ffdd 	bl	12070 <bt_security_err_get>
   120b6:	4629      	mov	r1, r5
   120b8:	4602      	mov	r2, r0
   120ba:	4620      	mov	r0, r4
   120bc:	f002 faa4 	bl	14608 <bt_conn_security_changed>
	bt_conn_unref(conn);
   120c0:	4620      	mov	r0, r4
}
   120c2:	b005      	add	sp, #20
   120c4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   120c8:	f002 b82e 	b.w	14128 <bt_conn_unref>
	if (conn->type == BT_CONN_TYPE_LE) {
   120cc:	7887      	ldrb	r7, [r0, #2]
   120ce:	2f01      	cmp	r7, #1
   120d0:	d1ee      	bne.n	120b0 <hci_encrypt_key_refresh_complete+0x30>
		bt_smp_update_keys(conn);
   120d2:	f006 fc2b 	bl	1892c <bt_smp_update_keys>
		if (!update_sec_level(conn)) {
   120d6:	4620      	mov	r0, r4
   120d8:	f013 ff53 	bl	25f82 <update_sec_level>
   120dc:	4606      	mov	r6, r0
   120de:	2800      	cmp	r0, #0
   120e0:	d1e6      	bne.n	120b0 <hci_encrypt_key_refresh_complete+0x30>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   120e2:	2005      	movs	r0, #5
   120e4:	f7ff ffc4 	bl	12070 <bt_security_err_get>
   120e8:	2105      	movs	r1, #5
   120ea:	4602      	mov	r2, r0
   120ec:	4620      	mov	r0, r4
   120ee:	f002 fa8b 	bl	14608 <bt_conn_security_changed>
		LOG_ERR("Failed to set required security level");
   120f2:	4b09      	ldr	r3, [pc, #36]	; (12118 <hci_encrypt_key_refresh_complete+0x98>)
   120f4:	4630      	mov	r0, r6
   120f6:	e9cd 6301 	strd	r6, r3, [sp, #4]
   120fa:	463a      	mov	r2, r7
   120fc:	4633      	mov	r3, r6
   120fe:	4905      	ldr	r1, [pc, #20]	; (12114 <hci_encrypt_key_refresh_complete+0x94>)
   12100:	9600      	str	r6, [sp, #0]
   12102:	f013 ff6e 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(conn, status);
   12106:	2105      	movs	r1, #5
   12108:	4620      	mov	r0, r4
   1210a:	f014 faa6 	bl	2665a <bt_conn_disconnect>
   1210e:	e7d7      	b.n	120c0 <hci_encrypt_key_refresh_complete+0x40>
   12110:	0002d79b 	.word	0x0002d79b
   12114:	0002a708 	.word	0x0002a708
   12118:	0002da7b 	.word	0x0002da7b

0001211c <hci_encrypt_change>:
{
   1211c:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_encrypt_change *evt = (void *)buf->data;
   1211e:	68c6      	ldr	r6, [r0, #12]
{
   12120:	b085      	sub	sp, #20
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   12122:	f8b6 7001 	ldrh.w	r7, [r6, #1]
	uint8_t status = evt->status;
   12126:	7835      	ldrb	r5, [r6, #0]
	conn = bt_conn_lookup_handle(handle);
   12128:	4638      	mov	r0, r7
   1212a:	f002 f82d 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   1212e:	4604      	mov	r4, r0
   12130:	b958      	cbnz	r0, 1214a <hci_encrypt_change+0x2e>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   12132:	4b23      	ldr	r3, [pc, #140]	; (121c0 <hci_encrypt_change+0xa4>)
   12134:	2201      	movs	r2, #1
   12136:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1213a:	4922      	ldr	r1, [pc, #136]	; (121c4 <hci_encrypt_change+0xa8>)
   1213c:	4603      	mov	r3, r0
   1213e:	9703      	str	r7, [sp, #12]
   12140:	9000      	str	r0, [sp, #0]
   12142:	f013 ff4e 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   12146:	b005      	add	sp, #20
   12148:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (status) {
   1214a:	b16d      	cbz	r5, 12168 <hci_encrypt_change+0x4c>
		bt_conn_security_changed(conn, status,
   1214c:	4628      	mov	r0, r5
   1214e:	f7ff ff8f 	bl	12070 <bt_security_err_get>
   12152:	4629      	mov	r1, r5
   12154:	4602      	mov	r2, r0
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   12156:	4620      	mov	r0, r4
   12158:	f002 fa56 	bl	14608 <bt_conn_security_changed>
	bt_conn_unref(conn);
   1215c:	4620      	mov	r0, r4
}
   1215e:	b005      	add	sp, #20
   12160:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   12164:	f001 bfe0 	b.w	14128 <bt_conn_unref>
	if (conn->type == BT_CONN_TYPE_LE) {
   12168:	7882      	ldrb	r2, [r0, #2]
	conn->encrypt = evt->encrypt;
   1216a:	78f3      	ldrb	r3, [r6, #3]
	if (conn->type == BT_CONN_TYPE_LE) {
   1216c:	2a01      	cmp	r2, #1
	conn->encrypt = evt->encrypt;
   1216e:	72c3      	strb	r3, [r0, #11]
	if (conn->type == BT_CONN_TYPE_LE) {
   12170:	d005      	beq.n	1217e <hci_encrypt_change+0x62>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   12172:	2000      	movs	r0, #0
   12174:	f7ff ff7c 	bl	12070 <bt_security_err_get>
   12178:	2100      	movs	r1, #0
   1217a:	4602      	mov	r2, r0
   1217c:	e7eb      	b.n	12156 <hci_encrypt_change+0x3a>
		if (conn->encrypt) {
   1217e:	b10b      	cbz	r3, 12184 <hci_encrypt_change+0x68>
			bt_smp_update_keys(conn);
   12180:	f006 fbd4 	bl	1892c <bt_smp_update_keys>
		if (!update_sec_level(conn)) {
   12184:	4620      	mov	r0, r4
   12186:	f013 fefc 	bl	25f82 <update_sec_level>
   1218a:	4605      	mov	r5, r0
   1218c:	2800      	cmp	r0, #0
   1218e:	d1f0      	bne.n	12172 <hci_encrypt_change+0x56>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   12190:	2005      	movs	r0, #5
   12192:	f7ff ff6d 	bl	12070 <bt_security_err_get>
   12196:	2105      	movs	r1, #5
   12198:	4602      	mov	r2, r0
   1219a:	4620      	mov	r0, r4
   1219c:	f002 fa34 	bl	14608 <bt_conn_security_changed>
		LOG_ERR("Failed to set required security level");
   121a0:	4b09      	ldr	r3, [pc, #36]	; (121c8 <hci_encrypt_change+0xac>)
   121a2:	4628      	mov	r0, r5
   121a4:	e9cd 5301 	strd	r5, r3, [sp, #4]
   121a8:	2201      	movs	r2, #1
   121aa:	462b      	mov	r3, r5
   121ac:	4905      	ldr	r1, [pc, #20]	; (121c4 <hci_encrypt_change+0xa8>)
   121ae:	9500      	str	r5, [sp, #0]
   121b0:	f013 ff17 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(conn, status);
   121b4:	2105      	movs	r1, #5
   121b6:	4620      	mov	r0, r4
   121b8:	f014 fa4f 	bl	2665a <bt_conn_disconnect>
   121bc:	e7ce      	b.n	1215c <hci_encrypt_change+0x40>
   121be:	bf00      	nop
   121c0:	0002d79b 	.word	0x0002d79b
   121c4:	0002a708 	.word	0x0002a708
   121c8:	0002da7b 	.word	0x0002da7b

000121cc <bt_send>:
	return bt_dev.drv->send(buf);
   121cc:	4b02      	ldr	r3, [pc, #8]	; (121d8 <bt_send+0xc>)
   121ce:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
   121d2:	695b      	ldr	r3, [r3, #20]
   121d4:	4718      	bx	r3
   121d6:	bf00      	nop
   121d8:	20008000 	.word	0x20008000

000121dc <bt_hci_cmd_send>:
{
   121dc:	b530      	push	{r4, r5, lr}
   121de:	4605      	mov	r5, r0
	if (!buf) {
   121e0:	460c      	mov	r4, r1
{
   121e2:	b085      	sub	sp, #20
	if (!buf) {
   121e4:	b919      	cbnz	r1, 121ee <bt_hci_cmd_send+0x12>
		buf = bt_hci_cmd_create(opcode, 0);
   121e6:	f7ff fc9d 	bl	11b24 <bt_hci_cmd_create>
		if (!buf) {
   121ea:	4604      	mov	r4, r0
   121ec:	b1f8      	cbz	r0, 1222e <bt_hci_cmd_send+0x52>
	if (opcode == BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS) {
   121ee:	f640 4335 	movw	r3, #3125	; 0xc35
   121f2:	429d      	cmp	r5, r3
   121f4:	d115      	bne.n	12222 <bt_hci_cmd_send+0x46>
		err = bt_send(buf);
   121f6:	4620      	mov	r0, r4
   121f8:	f7ff ffe8 	bl	121cc <bt_send>
		if (err) {
   121fc:	4605      	mov	r5, r0
   121fe:	b1a0      	cbz	r0, 1222a <bt_hci_cmd_send+0x4e>
			LOG_ERR("Unable to send to driver (err %d)", err);
   12200:	4b0c      	ldr	r3, [pc, #48]	; (12234 <bt_hci_cmd_send+0x58>)
   12202:	9003      	str	r0, [sp, #12]
   12204:	9302      	str	r3, [sp, #8]
   12206:	2300      	movs	r3, #0
   12208:	2201      	movs	r2, #1
   1220a:	4618      	mov	r0, r3
   1220c:	e9cd 3300 	strd	r3, r3, [sp]
   12210:	4909      	ldr	r1, [pc, #36]	; (12238 <bt_hci_cmd_send+0x5c>)
   12212:	f013 fee6 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
			net_buf_unref(buf);
   12216:	4620      	mov	r0, r4
   12218:	f007 f8a0 	bl	1935c <net_buf_unref>
}
   1221c:	4628      	mov	r0, r5
   1221e:	b005      	add	sp, #20
   12220:	bd30      	pop	{r4, r5, pc}
	net_buf_put(&bt_dev.cmd_tx_queue, buf);
   12222:	4621      	mov	r1, r4
   12224:	4805      	ldr	r0, [pc, #20]	; (1223c <bt_hci_cmd_send+0x60>)
   12226:	f007 f873 	bl	19310 <net_buf_put>
	return 0;
   1222a:	2500      	movs	r5, #0
   1222c:	e7f6      	b.n	1221c <bt_hci_cmd_send+0x40>
			return -ENOBUFS;
   1222e:	f06f 0568 	mvn.w	r5, #104	; 0x68
   12232:	e7f3      	b.n	1221c <bt_hci_cmd_send+0x40>
   12234:	0002daa1 	.word	0x0002daa1
   12238:	0002a708 	.word	0x0002a708
   1223c:	20008144 	.word	0x20008144

00012240 <bt_hci_host_num_completed_packets>:
{
   12240:	b5f0      	push	{r4, r5, r6, r7, lr}
   12242:	4604      	mov	r4, r0
	uint16_t handle = acl(buf)->handle;
   12244:	8b45      	ldrh	r5, [r0, #26]
	uint8_t index = acl(buf)->index;
   12246:	7e46      	ldrb	r6, [r0, #25]
{
   12248:	b085      	sub	sp, #20
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   1224a:	7a80      	ldrb	r0, [r0, #10]
   1224c:	f006 fe4c 	bl	18ee8 <net_buf_pool_get>
	k_lifo_put(&pool->free, buf);
   12250:	4621      	mov	r1, r4
   12252:	f017 f8f0 	bl	29436 <k_queue_prepend>
	if (!BT_CMD_TEST(bt_dev.supported_commands, 10, 5)) {
   12256:	4b2a      	ldr	r3, [pc, #168]	; (12300 <bt_hci_host_num_completed_packets+0xc0>)
   12258:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
   1225c:	069b      	lsls	r3, r3, #26
   1225e:	d50e      	bpl.n	1227e <bt_hci_host_num_completed_packets+0x3e>
	conn = bt_conn_lookup_index(index);
   12260:	4630      	mov	r0, r6
   12262:	f002 fc2f 	bl	14ac4 <bt_conn_lookup_index>
	if (!conn) {
   12266:	4604      	mov	r4, r0
   12268:	b958      	cbnz	r0, 12282 <bt_hci_host_num_completed_packets+0x42>
		LOG_WRN("Unable to look up conn with index 0x%02x", index);
   1226a:	4b26      	ldr	r3, [pc, #152]	; (12304 <bt_hci_host_num_completed_packets+0xc4>)
   1226c:	2202      	movs	r2, #2
   1226e:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12272:	4925      	ldr	r1, [pc, #148]	; (12308 <bt_hci_host_num_completed_packets+0xc8>)
   12274:	4603      	mov	r3, r0
   12276:	9603      	str	r6, [sp, #12]
   12278:	9000      	str	r0, [sp, #0]
   1227a:	f013 feb2 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   1227e:	b005      	add	sp, #20
   12280:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (conn->state != BT_CONN_CONNECTED &&
   12282:	7b43      	ldrb	r3, [r0, #13]
   12284:	3b07      	subs	r3, #7
   12286:	2b01      	cmp	r3, #1
   12288:	d90f      	bls.n	122aa <bt_hci_host_num_completed_packets+0x6a>
		LOG_WRN("Not reporting packet for non-connected conn");
   1228a:	4b20      	ldr	r3, [pc, #128]	; (1230c <bt_hci_host_num_completed_packets+0xcc>)
   1228c:	2202      	movs	r2, #2
   1228e:	9302      	str	r3, [sp, #8]
   12290:	2300      	movs	r3, #0
   12292:	491d      	ldr	r1, [pc, #116]	; (12308 <bt_hci_host_num_completed_packets+0xc8>)
   12294:	4618      	mov	r0, r3
   12296:	e9cd 3300 	strd	r3, r3, [sp]
   1229a:	f013 fea2 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   1229e:	4620      	mov	r0, r4
}
   122a0:	b005      	add	sp, #20
   122a2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   122a6:	f001 bf3f 	b.w	14128 <bt_conn_unref>
	bt_conn_unref(conn);
   122aa:	f001 ff3d 	bl	14128 <bt_conn_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS,
   122ae:	2105      	movs	r1, #5
   122b0:	f640 4035 	movw	r0, #3125	; 0xc35
   122b4:	f7ff fc36 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   122b8:	4604      	mov	r4, r0
   122ba:	b948      	cbnz	r0, 122d0 <bt_hci_host_num_completed_packets+0x90>
		LOG_ERR("Unable to allocate new HCI command");
   122bc:	4b14      	ldr	r3, [pc, #80]	; (12310 <bt_hci_host_num_completed_packets+0xd0>)
   122be:	2201      	movs	r2, #1
   122c0:	e9cd 0301 	strd	r0, r3, [sp, #4]
   122c4:	4910      	ldr	r1, [pc, #64]	; (12308 <bt_hci_host_num_completed_packets+0xc8>)
   122c6:	4603      	mov	r3, r0
   122c8:	9000      	str	r0, [sp, #0]
   122ca:	f013 fe8a 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		return;
   122ce:	e7d6      	b.n	1227e <bt_hci_host_num_completed_packets+0x3e>
	return net_buf_simple_add(&buf->b, len);
   122d0:	f100 070c 	add.w	r7, r0, #12
   122d4:	2101      	movs	r1, #1
   122d6:	4638      	mov	r0, r7
   122d8:	f007 f962 	bl	195a0 <net_buf_simple_add>
	cp->num_handles = sys_cpu_to_le16(1);
   122dc:	2601      	movs	r6, #1
   122de:	2104      	movs	r1, #4
   122e0:	7006      	strb	r6, [r0, #0]
   122e2:	4638      	mov	r0, r7
   122e4:	f007 f95c 	bl	195a0 <net_buf_simple_add>
	hc->count  = sys_cpu_to_le16(1);
   122e8:	2300      	movs	r3, #0
	hc->handle = sys_cpu_to_le16(handle);
   122ea:	8005      	strh	r5, [r0, #0]
	hc->count  = sys_cpu_to_le16(1);
   122ec:	7086      	strb	r6, [r0, #2]
   122ee:	70c3      	strb	r3, [r0, #3]
	bt_hci_cmd_send(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS, buf);
   122f0:	4621      	mov	r1, r4
   122f2:	f640 4035 	movw	r0, #3125	; 0xc35
}
   122f6:	b005      	add	sp, #20
   122f8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_hci_cmd_send(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS, buf);
   122fc:	f7ff bf6e 	b.w	121dc <bt_hci_cmd_send>
   12300:	20008000 	.word	0x20008000
   12304:	0002dac3 	.word	0x0002dac3
   12308:	0002a708 	.word	0x0002a708
   1230c:	0002daec 	.word	0x0002daec
   12310:	0002db18 	.word	0x0002db18

00012314 <le_ltk_request>:
{
   12314:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_le_ltk_request *evt = (void *)buf->data;
   12316:	68c6      	ldr	r6, [r0, #12]
{
   12318:	b089      	sub	sp, #36	; 0x24
	handle = sys_le16_to_cpu(evt->handle);
   1231a:	8837      	ldrh	r7, [r6, #0]
   1231c:	b2bd      	uxth	r5, r7
	conn = bt_conn_lookup_handle(handle);
   1231e:	4628      	mov	r0, r5
   12320:	f001 ff32 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   12324:	4604      	mov	r4, r0
   12326:	b958      	cbnz	r0, 12340 <le_ltk_request+0x2c>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   12328:	4b2a      	ldr	r3, [pc, #168]	; (123d4 <le_ltk_request+0xc0>)
   1232a:	2201      	movs	r2, #1
   1232c:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12330:	4929      	ldr	r1, [pc, #164]	; (123d8 <le_ltk_request+0xc4>)
   12332:	4603      	mov	r3, r0
   12334:	9503      	str	r5, [sp, #12]
   12336:	9000      	str	r0, [sp, #0]
   12338:	f013 fe53 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   1233c:	b009      	add	sp, #36	; 0x24
   1233e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (bt_smp_request_ltk(conn, evt->rand, evt->ediv, ltk)) {
   12340:	ad04      	add	r5, sp, #16
   12342:	f8d6 2002 	ldr.w	r2, [r6, #2]
   12346:	f8d6 3006 	ldr.w	r3, [r6, #6]
   1234a:	9501      	str	r5, [sp, #4]
   1234c:	8971      	ldrh	r1, [r6, #10]
   1234e:	9100      	str	r1, [sp, #0]
   12350:	f015 faec 	bl	2792c <bt_smp_request_ltk>
   12354:	b360      	cbz	r0, 123b0 <le_ltk_request+0x9c>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_LTK_REQ_REPLY,
   12356:	2112      	movs	r1, #18
   12358:	f242 001a 	movw	r0, #8218	; 0x201a
   1235c:	f7ff fbe2 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   12360:	4606      	mov	r6, r0
   12362:	b968      	cbnz	r0, 12380 <le_ltk_request+0x6c>
		LOG_ERR("Out of command buffers");
   12364:	4b1d      	ldr	r3, [pc, #116]	; (123dc <le_ltk_request+0xc8>)
   12366:	2201      	movs	r2, #1
   12368:	9302      	str	r3, [sp, #8]
   1236a:	2300      	movs	r3, #0
   1236c:	491a      	ldr	r1, [pc, #104]	; (123d8 <le_ltk_request+0xc4>)
   1236e:	4618      	mov	r0, r3
   12370:	e9cd 3300 	strd	r3, r3, [sp]
   12374:	f013 fe35 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	bt_conn_unref(conn);
   12378:	4620      	mov	r0, r4
   1237a:	f001 fed5 	bl	14128 <bt_conn_unref>
   1237e:	e7dd      	b.n	1233c <le_ltk_request+0x28>
   12380:	2112      	movs	r1, #18
   12382:	300c      	adds	r0, #12
   12384:	f007 f90c 	bl	195a0 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(handle);
   12388:	4602      	mov	r2, r0
   1238a:	462b      	mov	r3, r5
   1238c:	f822 7b02 	strh.w	r7, [r2], #2
   12390:	af08      	add	r7, sp, #32
   12392:	461d      	mov	r5, r3
   12394:	cd03      	ldmia	r5!, {r0, r1}
   12396:	42bd      	cmp	r5, r7
   12398:	6010      	str	r0, [r2, #0]
   1239a:	6051      	str	r1, [r2, #4]
   1239c:	462b      	mov	r3, r5
   1239e:	f102 0208 	add.w	r2, r2, #8
   123a2:	d1f6      	bne.n	12392 <le_ltk_request+0x7e>
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_REPLY, buf);
   123a4:	4631      	mov	r1, r6
   123a6:	f242 001a 	movw	r0, #8218	; 0x201a
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   123aa:	f7ff ff17 	bl	121dc <bt_hci_cmd_send>
   123ae:	e7e3      	b.n	12378 <le_ltk_request+0x64>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, sizeof(*cp));
   123b0:	2102      	movs	r1, #2
   123b2:	f242 001b 	movw	r0, #8219	; 0x201b
   123b6:	f7ff fbb5 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   123ba:	4605      	mov	r5, r0
   123bc:	2800      	cmp	r0, #0
   123be:	d0d1      	beq.n	12364 <le_ltk_request+0x50>
   123c0:	2102      	movs	r1, #2
   123c2:	300c      	adds	r0, #12
   123c4:	f007 f8ec 	bl	195a0 <net_buf_simple_add>
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   123c8:	4629      	mov	r1, r5
	cp->handle = sys_cpu_to_le16(handle);
   123ca:	8007      	strh	r7, [r0, #0]
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   123cc:	f242 001b 	movw	r0, #8219	; 0x201b
   123d0:	e7eb      	b.n	123aa <le_ltk_request+0x96>
   123d2:	bf00      	nop
   123d4:	0002d777 	.word	0x0002d777
   123d8:	0002a708 	.word	0x0002a708
   123dc:	0002db3b 	.word	0x0002db3b

000123e0 <le_conn_param_neg_reply>:
{
   123e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   123e2:	4606      	mov	r6, r0
   123e4:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY,
   123e6:	f242 0021 	movw	r0, #8225	; 0x2021
   123ea:	2103      	movs	r1, #3
   123ec:	f7ff fb9a 	bl	11b24 <bt_hci_cmd_create>
   123f0:	4604      	mov	r4, r0
	if (!buf) {
   123f2:	b950      	cbnz	r0, 1240a <le_conn_param_neg_reply+0x2a>
		LOG_ERR("Unable to allocate buffer");
   123f4:	4b0c      	ldr	r3, [pc, #48]	; (12428 <le_conn_param_neg_reply+0x48>)
   123f6:	2201      	movs	r2, #1
   123f8:	e9cd 0301 	strd	r0, r3, [sp, #4]
   123fc:	490b      	ldr	r1, [pc, #44]	; (1242c <le_conn_param_neg_reply+0x4c>)
   123fe:	4603      	mov	r3, r0
   12400:	9000      	str	r0, [sp, #0]
   12402:	f013 fdee 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
}
   12406:	b004      	add	sp, #16
   12408:	bd70      	pop	{r4, r5, r6, pc}
   1240a:	2103      	movs	r1, #3
   1240c:	300c      	adds	r0, #12
   1240e:	f007 f8c7 	bl	195a0 <net_buf_simple_add>
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   12412:	4621      	mov	r1, r4
	cp->handle = sys_cpu_to_le16(handle);
   12414:	8006      	strh	r6, [r0, #0]
	cp->reason = sys_cpu_to_le16(reason);
   12416:	7085      	strb	r5, [r0, #2]
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   12418:	f242 0021 	movw	r0, #8225	; 0x2021
}
   1241c:	b004      	add	sp, #16
   1241e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   12422:	f7ff bedb 	b.w	121dc <bt_hci_cmd_send>
   12426:	bf00      	nop
   12428:	0002db52 	.word	0x0002db52
   1242c:	0002a708 	.word	0x0002a708

00012430 <le_conn_param_req>:
{
   12430:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_evt_le_conn_param_req *evt = (void *)buf->data;
   12432:	68c3      	ldr	r3, [r0, #12]
{
   12434:	b086      	sub	sp, #24
	param.interval_min = sys_le16_to_cpu(evt->interval_min);
   12436:	78d9      	ldrb	r1, [r3, #3]
   12438:	789a      	ldrb	r2, [r3, #2]
	handle = sys_le16_to_cpu(evt->handle);
   1243a:	881e      	ldrh	r6, [r3, #0]
	param.interval_min = sys_le16_to_cpu(evt->interval_min);
   1243c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   12440:	f8ad 2010 	strh.w	r2, [sp, #16]
	param.interval_max = sys_le16_to_cpu(evt->interval_max);
   12444:	7959      	ldrb	r1, [r3, #5]
   12446:	791a      	ldrb	r2, [r3, #4]
	handle = sys_le16_to_cpu(evt->handle);
   12448:	b2b5      	uxth	r5, r6
	param.interval_max = sys_le16_to_cpu(evt->interval_max);
   1244a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   1244e:	f8ad 2012 	strh.w	r2, [sp, #18]
	param.latency = sys_le16_to_cpu(evt->latency);
   12452:	799a      	ldrb	r2, [r3, #6]
   12454:	79d9      	ldrb	r1, [r3, #7]
	conn = bt_conn_lookup_handle(handle);
   12456:	4628      	mov	r0, r5
	param.latency = sys_le16_to_cpu(evt->latency);
   12458:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   1245c:	f8ad 2014 	strh.w	r2, [sp, #20]
	param.timeout = sys_le16_to_cpu(evt->timeout);
   12460:	7a1a      	ldrb	r2, [r3, #8]
   12462:	7a5b      	ldrb	r3, [r3, #9]
   12464:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   12468:	f8ad 3016 	strh.w	r3, [sp, #22]
	conn = bt_conn_lookup_handle(handle);
   1246c:	f001 fe8c 	bl	14188 <bt_conn_lookup_handle>
	if (!conn) {
   12470:	4604      	mov	r4, r0
   12472:	b978      	cbnz	r0, 12494 <le_conn_param_req+0x64>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   12474:	4b1e      	ldr	r3, [pc, #120]	; (124f0 <le_conn_param_req+0xc0>)
   12476:	491f      	ldr	r1, [pc, #124]	; (124f4 <le_conn_param_req+0xc4>)
   12478:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1247c:	9000      	str	r0, [sp, #0]
   1247e:	4603      	mov	r3, r0
   12480:	2201      	movs	r2, #1
   12482:	9503      	str	r5, [sp, #12]
   12484:	f013 fdad 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		le_conn_param_neg_reply(handle, BT_HCI_ERR_UNKNOWN_CONN_ID);
   12488:	2102      	movs	r1, #2
   1248a:	4628      	mov	r0, r5
   1248c:	f7ff ffa8 	bl	123e0 <le_conn_param_neg_reply>
}
   12490:	b006      	add	sp, #24
   12492:	bd70      	pop	{r4, r5, r6, pc}
	if (!le_param_req(conn, &param)) {
   12494:	a904      	add	r1, sp, #16
   12496:	f002 f81f 	bl	144d8 <le_param_req>
   1249a:	b938      	cbnz	r0, 124ac <le_conn_param_req+0x7c>
		le_conn_param_neg_reply(handle, BT_HCI_ERR_INVALID_LL_PARAM);
   1249c:	211e      	movs	r1, #30
   1249e:	4628      	mov	r0, r5
   124a0:	f7ff ff9e 	bl	123e0 <le_conn_param_neg_reply>
	bt_conn_unref(conn);
   124a4:	4620      	mov	r0, r4
   124a6:	f001 fe3f 	bl	14128 <bt_conn_unref>
   124aa:	e7f1      	b.n	12490 <le_conn_param_req+0x60>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, sizeof(*cp));
   124ac:	210e      	movs	r1, #14
   124ae:	f242 0020 	movw	r0, #8224	; 0x2020
   124b2:	f7ff fb37 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   124b6:	4605      	mov	r5, r0
   124b8:	2800      	cmp	r0, #0
   124ba:	d0f3      	beq.n	124a4 <le_conn_param_req+0x74>
   124bc:	210e      	movs	r1, #14
   124be:	300c      	adds	r0, #12
   124c0:	f007 f86e 	bl	195a0 <net_buf_simple_add>
__ssp_bos_icheck3(memset, void *, int)
   124c4:	2300      	movs	r3, #0
	cp->handle = sys_cpu_to_le16(handle);
   124c6:	8006      	strh	r6, [r0, #0]
   124c8:	f8c0 300a 	str.w	r3, [r0, #10]
	cp->interval_min = sys_cpu_to_le16(param->interval_min);
   124cc:	f8bd 3010 	ldrh.w	r3, [sp, #16]
	return bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, buf);
   124d0:	4629      	mov	r1, r5
	cp->interval_min = sys_cpu_to_le16(param->interval_min);
   124d2:	8043      	strh	r3, [r0, #2]
	cp->interval_max = sys_cpu_to_le16(param->interval_max);
   124d4:	f8bd 3012 	ldrh.w	r3, [sp, #18]
   124d8:	8083      	strh	r3, [r0, #4]
	cp->latency = sys_cpu_to_le16(param->latency);
   124da:	f8bd 3014 	ldrh.w	r3, [sp, #20]
   124de:	80c3      	strh	r3, [r0, #6]
	cp->timeout = sys_cpu_to_le16(param->timeout);
   124e0:	f8bd 3016 	ldrh.w	r3, [sp, #22]
   124e4:	8103      	strh	r3, [r0, #8]
	return bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, buf);
   124e6:	f242 0020 	movw	r0, #8224	; 0x2020
   124ea:	f7ff fe77 	bl	121dc <bt_hci_cmd_send>
   124ee:	e7d9      	b.n	124a4 <le_conn_param_req+0x74>
   124f0:	0002d777 	.word	0x0002d777
   124f4:	0002a708 	.word	0x0002a708

000124f8 <hci_tx_thread>:
{
   124f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		events[0].state = K_POLL_STATE_NOT_READY;
   124fc:	f8df 8148 	ldr.w	r8, [pc, #328]	; 12648 <hci_tx_thread+0x150>
		BT_ASSERT(err == 0);
   12500:	f8df 9148 	ldr.w	r9, [pc, #328]	; 1264c <hci_tx_thread+0x154>
{
   12504:	b085      	sub	sp, #20
			ev_count += bt_conn_prepare_events(&events[1]);
   12506:	f108 0b14 	add.w	fp, r8, #20
		events[0].state = K_POLL_STATE_NOT_READY;
   1250a:	f8d8 300c 	ldr.w	r3, [r8, #12]
			ev_count += bt_conn_prepare_events(&events[1]);
   1250e:	4658      	mov	r0, fp
		events[0].state = K_POLL_STATE_NOT_READY;
   12510:	f36f 3394 	bfc	r3, #14, #7
   12514:	f8c8 300c 	str.w	r3, [r8, #12]
			ev_count += bt_conn_prepare_events(&events[1]);
   12518:	f001 fda6 	bl	14068 <bt_conn_prepare_events>
   1251c:	1c45      	adds	r5, r0, #1
	return z_impl_k_poll(events, num_events, timeout);
   1251e:	f04f 32ff 	mov.w	r2, #4294967295
   12522:	f04f 33ff 	mov.w	r3, #4294967295
   12526:	4629      	mov	r1, r5
   12528:	4847      	ldr	r0, [pc, #284]	; (12648 <hci_tx_thread+0x150>)
   1252a:	f010 fae7 	bl	22afc <z_impl_k_poll>
		BT_ASSERT(err == 0);
   1252e:	b160      	cbz	r0, 1254a <hci_tx_thread+0x52>
   12530:	f640 13e6 	movw	r3, #2534	; 0x9e6
   12534:	464a      	mov	r2, r9
   12536:	4946      	ldr	r1, [pc, #280]	; (12650 <hci_tx_thread+0x158>)
   12538:	4846      	ldr	r0, [pc, #280]	; (12654 <hci_tx_thread+0x15c>)
   1253a:	f012 fbd4 	bl	24ce6 <assert_print>
   1253e:	4040      	eors	r0, r0
   12540:	f380 8811 	msr	BASEPRI, r0
   12544:	f04f 0003 	mov.w	r0, #3
   12548:	df02      	svc	2
			LOG_WRN("Unexpected k_poll event state %u", ev->state);
   1254a:	f04f 0a00 	mov.w	sl, #0
{
   1254e:	4e3e      	ldr	r6, [pc, #248]	; (12648 <hci_tx_thread+0x150>)
	for (; count; ev++, count--) {
   12550:	b915      	cbnz	r5, 12558 <hci_tx_thread+0x60>
	z_impl_k_yield();
   12552:	f00f fa1b 	bl	2198c <z_impl_k_yield>
	while (1) {
   12556:	e7d8      	b.n	1250a <hci_tx_thread+0x12>
		switch (ev->state) {
   12558:	68f3      	ldr	r3, [r6, #12]
   1255a:	f3c3 3386 	ubfx	r3, r3, #14, #7
   1255e:	2b01      	cmp	r3, #1
   12560:	d95a      	bls.n	12618 <hci_tx_thread+0x120>
   12562:	2b04      	cmp	r3, #4
   12564:	d162      	bne.n	1262c <hci_tx_thread+0x134>
			if (ev->tag == BT_EVENT_CMD_TX) {
   12566:	7b33      	ldrb	r3, [r6, #12]
   12568:	2b00      	cmp	r3, #0
   1256a:	d158      	bne.n	1261e <hci_tx_thread+0x126>
	buf = net_buf_get(&bt_dev.cmd_tx_queue, K_NO_WAIT);
   1256c:	2200      	movs	r2, #0
   1256e:	2300      	movs	r3, #0
   12570:	4839      	ldr	r0, [pc, #228]	; (12658 <hci_tx_thread+0x160>)
   12572:	f015 fb89 	bl	27c88 <net_buf_get>
	BT_ASSERT(buf);
   12576:	4604      	mov	r4, r0
   12578:	b960      	cbnz	r0, 12594 <hci_tx_thread+0x9c>
   1257a:	f44f 6318 	mov.w	r3, #2432	; 0x980
   1257e:	464a      	mov	r2, r9
   12580:	4936      	ldr	r1, [pc, #216]	; (1265c <hci_tx_thread+0x164>)
   12582:	4834      	ldr	r0, [pc, #208]	; (12654 <hci_tx_thread+0x15c>)
   12584:	f012 fbaf 	bl	24ce6 <assert_print>
   12588:	4040      	eors	r0, r0
   1258a:	f380 8811 	msr	BASEPRI, r0
   1258e:	f04f 0003 	mov.w	r0, #3
   12592:	df02      	svc	2
	if (bt_dev.sent_cmd) {
   12594:	4f32      	ldr	r7, [pc, #200]	; (12660 <hci_tx_thread+0x168>)
	return z_impl_k_sem_take(sem, timeout);
   12596:	f04f 33ff 	mov.w	r3, #4294967295
   1259a:	f04f 32ff 	mov.w	r2, #4294967295
   1259e:	4831      	ldr	r0, [pc, #196]	; (12664 <hci_tx_thread+0x16c>)
   125a0:	f00d fc7e 	bl	1fea0 <z_impl_k_sem_take>
   125a4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
   125a8:	b183      	cbz	r3, 125cc <hci_tx_thread+0xd4>
		LOG_ERR("Uncleared pending sent_cmd");
   125aa:	4b2f      	ldr	r3, [pc, #188]	; (12668 <hci_tx_thread+0x170>)
   125ac:	2201      	movs	r2, #1
   125ae:	9302      	str	r3, [sp, #8]
   125b0:	2300      	movs	r3, #0
   125b2:	492e      	ldr	r1, [pc, #184]	; (1266c <hci_tx_thread+0x174>)
   125b4:	4618      	mov	r0, r3
   125b6:	e9cd 3300 	strd	r3, r3, [sp]
   125ba:	f013 fd12 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(bt_dev.sent_cmd);
   125be:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
   125c2:	f006 fecb 	bl	1935c <net_buf_unref>
		bt_dev.sent_cmd = NULL;
   125c6:	2300      	movs	r3, #0
   125c8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	bt_dev.sent_cmd = net_buf_ref(buf);
   125cc:	4620      	mov	r0, r4
   125ce:	f006 ff09 	bl	193e4 <net_buf_ref>
   125d2:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	err = bt_send(buf);
   125d6:	4620      	mov	r0, r4
   125d8:	f7ff fdf8 	bl	121cc <bt_send>
	if (err) {
   125dc:	b1e0      	cbz	r0, 12618 <hci_tx_thread+0x120>
		LOG_ERR("Unable to send to driver (err %d)", err);
   125de:	4b24      	ldr	r3, [pc, #144]	; (12670 <hci_tx_thread+0x178>)
   125e0:	9003      	str	r0, [sp, #12]
   125e2:	9302      	str	r3, [sp, #8]
   125e4:	2300      	movs	r3, #0
   125e6:	2201      	movs	r2, #1
   125e8:	4618      	mov	r0, r3
   125ea:	e9cd 3300 	strd	r3, r3, [sp]
   125ee:	491f      	ldr	r1, [pc, #124]	; (1266c <hci_tx_thread+0x174>)
   125f0:	f013 fcf7 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
	z_impl_k_sem_give(sem);
   125f4:	481b      	ldr	r0, [pc, #108]	; (12664 <hci_tx_thread+0x16c>)
   125f6:	f00d fc0f 	bl	1fe18 <z_impl_k_sem_give>
		hci_cmd_done(cmd(buf)->opcode, BT_HCI_ERR_UNSPECIFIED, buf);
   125fa:	4620      	mov	r0, r4
   125fc:	f006 fc7c 	bl	18ef8 <net_buf_id>
   12600:	220c      	movs	r2, #12
   12602:	4b1c      	ldr	r3, [pc, #112]	; (12674 <hci_tx_thread+0x17c>)
   12604:	211f      	movs	r1, #31
   12606:	fb02 3000 	mla	r0, r2, r0, r3
   1260a:	4622      	mov	r2, r4
   1260c:	8840      	ldrh	r0, [r0, #2]
   1260e:	f7ff f8d3 	bl	117b8 <hci_cmd_done>
		net_buf_unref(buf);
   12612:	4620      	mov	r0, r4
   12614:	f006 fea2 	bl	1935c <net_buf_unref>
	for (; count; ev++, count--) {
   12618:	3614      	adds	r6, #20
   1261a:	3d01      	subs	r5, #1
   1261c:	e798      	b.n	12550 <hci_tx_thread+0x58>
				if (ev->tag == BT_EVENT_CONN_TX_QUEUE) {
   1261e:	2b01      	cmp	r3, #1
   12620:	d1fa      	bne.n	12618 <hci_tx_thread+0x120>
					conn = CONTAINER_OF(ev->fifo,
   12622:	6930      	ldr	r0, [r6, #16]
					bt_conn_process_tx(conn);
   12624:	3838      	subs	r0, #56	; 0x38
   12626:	f002 f9b7 	bl	14998 <bt_conn_process_tx>
   1262a:	e7f5      	b.n	12618 <hci_tx_thread+0x120>
		switch (ev->state) {
   1262c:	9303      	str	r3, [sp, #12]
			LOG_WRN("Unexpected k_poll event state %u", ev->state);
   1262e:	4b12      	ldr	r3, [pc, #72]	; (12678 <hci_tx_thread+0x180>)
   12630:	2202      	movs	r2, #2
   12632:	e9cd a301 	strd	sl, r3, [sp, #4]
   12636:	2300      	movs	r3, #0
   12638:	490c      	ldr	r1, [pc, #48]	; (1266c <hci_tx_thread+0x174>)
   1263a:	4618      	mov	r0, r3
   1263c:	f8cd a000 	str.w	sl, [sp]
   12640:	f013 fccf 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
   12644:	e7e8      	b.n	12618 <hci_tx_thread+0x120>
   12646:	bf00      	nop
   12648:	2000846c 	.word	0x2000846c
   1264c:	0002d805 	.word	0x0002d805
   12650:	0002c66d 	.word	0x0002c66d
   12654:	0002b6a9 	.word	0x0002b6a9
   12658:	20008144 	.word	0x20008144
   1265c:	0002f33f 	.word	0x0002f33f
   12660:	20008000 	.word	0x20008000
   12664:	20008120 	.word	0x20008120
   12668:	0002db6c 	.word	0x0002db6c
   1266c:	0002a708 	.word	0x0002a708
   12670:	0002daa1 	.word	0x0002daa1
   12674:	20020fd4 	.word	0x20020fd4
   12678:	0002db87 	.word	0x0002db87

0001267c <hci_event_prio>:
{
   1267c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12680:	4604      	mov	r4, r0
	net_buf_simple_save(&buf->b, &state);
   12682:	f100 060c 	add.w	r6, r0, #12
	state->offset = net_buf_simple_headroom(buf);
   12686:	4630      	mov	r0, r6
   12688:	f015 fb0f 	bl	27caa <net_buf_simple_headroom>
	state->len = buf->len;
   1268c:	f8b4 8010 	ldrh.w	r8, [r4, #16]
	state->offset = net_buf_simple_headroom(buf);
   12690:	4605      	mov	r5, r0
	BT_ASSERT(buf->len >= sizeof(*hdr));
   12692:	f1b8 0f01 	cmp.w	r8, #1
   12696:	d80c      	bhi.n	126b2 <hci_event_prio+0x36>
   12698:	f640 537b 	movw	r3, #3451	; 0xd7b
   1269c:	4a1b      	ldr	r2, [pc, #108]	; (1270c <hci_event_prio+0x90>)
   1269e:	491c      	ldr	r1, [pc, #112]	; (12710 <hci_event_prio+0x94>)
   126a0:	481c      	ldr	r0, [pc, #112]	; (12714 <hci_event_prio+0x98>)
   126a2:	f012 fb20 	bl	24ce6 <assert_print>
   126a6:	4040      	eors	r0, r0
   126a8:	f380 8811 	msr	BASEPRI, r0
   126ac:	f04f 0003 	mov.w	r0, #3
   126b0:	df02      	svc	2
	return net_buf_simple_pull_mem(&buf->b, len);
   126b2:	4630      	mov	r0, r6
   126b4:	2102      	movs	r1, #2
   126b6:	f006 ff55 	bl	19564 <net_buf_simple_pull_mem>
   126ba:	4607      	mov	r7, r0
	evt_flags = bt_hci_evt_get_flags(hdr->evt);
   126bc:	7800      	ldrb	r0, [r0, #0]
   126be:	f013 fc4e 	bl	25f5e <bt_hci_evt_get_flags>
	BT_ASSERT(evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO);
   126c2:	07c2      	lsls	r2, r0, #31
	evt_flags = bt_hci_evt_get_flags(hdr->evt);
   126c4:	4606      	mov	r6, r0
	BT_ASSERT(evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO);
   126c6:	d40c      	bmi.n	126e2 <hci_event_prio+0x66>
   126c8:	f640 537f 	movw	r3, #3455	; 0xd7f
   126cc:	4a0f      	ldr	r2, [pc, #60]	; (1270c <hci_event_prio+0x90>)
   126ce:	4912      	ldr	r1, [pc, #72]	; (12718 <hci_event_prio+0x9c>)
   126d0:	4810      	ldr	r0, [pc, #64]	; (12714 <hci_event_prio+0x98>)
   126d2:	f012 fb08 	bl	24ce6 <assert_print>
   126d6:	4040      	eors	r0, r0
   126d8:	f380 8811 	msr	BASEPRI, r0
   126dc:	f04f 0003 	mov.w	r0, #3
   126e0:	df02      	svc	2
	handle_event(hdr->evt, buf, prio_events, ARRAY_SIZE(prio_events));
   126e2:	2305      	movs	r3, #5
   126e4:	4621      	mov	r1, r4
   126e6:	4a0d      	ldr	r2, [pc, #52]	; (1271c <hci_event_prio+0xa0>)
   126e8:	7838      	ldrb	r0, [r7, #0]
   126ea:	f7fe ff23 	bl	11534 <handle_event>
	if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
   126ee:	07b3      	lsls	r3, r6, #30
   126f0:	d507      	bpl.n	12702 <hci_event_prio+0x86>
	buf->data = buf->__buf + state->offset;
   126f2:	6963      	ldr	r3, [r4, #20]
	buf->len = state->len;
   126f4:	f8a4 8010 	strh.w	r8, [r4, #16]
	buf->data = buf->__buf + state->offset;
   126f8:	fa13 f585 	uxtah	r5, r3, r5
   126fc:	60e5      	str	r5, [r4, #12]
}
   126fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		net_buf_unref(buf);
   12702:	4620      	mov	r0, r4
}
   12704:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		net_buf_unref(buf);
   12708:	f006 be28 	b.w	1935c <net_buf_unref>
   1270c:	0002d805 	.word	0x0002d805
   12710:	0002d839 	.word	0x0002d839
   12714:	0002b6a9 	.word	0x0002b6a9
   12718:	0002dba8 	.word	0x0002dba8
   1271c:	0002af74 	.word	0x0002af74

00012720 <bt_recv>:
{
   12720:	b530      	push	{r4, r5, lr}
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   12722:	7e03      	ldrb	r3, [r0, #24]
   12724:	4604      	mov	r4, r0
	switch (bt_buf_get_type(buf)) {
   12726:	2b01      	cmp	r3, #1
{
   12728:	b085      	sub	sp, #20
	switch (bt_buf_get_type(buf)) {
   1272a:	d006      	beq.n	1273a <bt_recv+0x1a>
   1272c:	2b03      	cmp	r3, #3
   1272e:	d112      	bne.n	12756 <bt_recv+0x36>
			rx_queue_put(buf);
   12730:	f7fe fe62 	bl	113f8 <rx_queue_put>
		return 0;
   12734:	2000      	movs	r0, #0
}
   12736:	b005      	add	sp, #20
   12738:	bd30      	pop	{r4, r5, pc}
		uint8_t evt_flags = bt_hci_evt_get_flags(hdr->evt);
   1273a:	68c3      	ldr	r3, [r0, #12]
   1273c:	7818      	ldrb	r0, [r3, #0]
   1273e:	f013 fc0e 	bl	25f5e <bt_hci_evt_get_flags>
		if (evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO) {
   12742:	07c2      	lsls	r2, r0, #31
		uint8_t evt_flags = bt_hci_evt_get_flags(hdr->evt);
   12744:	4605      	mov	r5, r0
		if (evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO) {
   12746:	d502      	bpl.n	1274e <bt_recv+0x2e>
			hci_event_prio(buf);
   12748:	4620      	mov	r0, r4
   1274a:	f7ff ff97 	bl	1267c <hci_event_prio>
		if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
   1274e:	07ab      	lsls	r3, r5, #30
   12750:	d5f0      	bpl.n	12734 <bt_recv+0x14>
			rx_queue_put(buf);
   12752:	4620      	mov	r0, r4
   12754:	e7ec      	b.n	12730 <bt_recv+0x10>
	switch (bt_buf_get_type(buf)) {
   12756:	9303      	str	r3, [sp, #12]
		LOG_ERR("Invalid buf type %u", bt_buf_get_type(buf));
   12758:	4b07      	ldr	r3, [pc, #28]	; (12778 <bt_recv+0x58>)
   1275a:	2201      	movs	r2, #1
   1275c:	9302      	str	r3, [sp, #8]
   1275e:	2300      	movs	r3, #0
   12760:	4906      	ldr	r1, [pc, #24]	; (1277c <bt_recv+0x5c>)
   12762:	4618      	mov	r0, r3
   12764:	e9cd 3300 	strd	r3, r3, [sp]
   12768:	f013 fc3b 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   1276c:	4620      	mov	r0, r4
   1276e:	f006 fdf5 	bl	1935c <net_buf_unref>
		return -EINVAL;
   12772:	f06f 0015 	mvn.w	r0, #21
   12776:	e7de      	b.n	12736 <bt_recv+0x16>
   12778:	0002dbc1 	.word	0x0002dbc1
   1277c:	0002a708 	.word	0x0002a708

00012780 <bt_hci_driver_register>:
	if (bt_dev.drv) {
   12780:	4a08      	ldr	r2, [pc, #32]	; (127a4 <bt_hci_driver_register+0x24>)
{
   12782:	4603      	mov	r3, r0
	if (bt_dev.drv) {
   12784:	f8d2 0160 	ldr.w	r0, [r2, #352]	; 0x160
   12788:	b930      	cbnz	r0, 12798 <bt_hci_driver_register+0x18>
	if (!drv->open || !drv->send) {
   1278a:	68d9      	ldr	r1, [r3, #12]
   1278c:	b139      	cbz	r1, 1279e <bt_hci_driver_register+0x1e>
   1278e:	6959      	ldr	r1, [r3, #20]
   12790:	b129      	cbz	r1, 1279e <bt_hci_driver_register+0x1e>
	bt_dev.drv = drv;
   12792:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
	return 0;
   12796:	4770      	bx	lr
		return -EALREADY;
   12798:	f06f 0077 	mvn.w	r0, #119	; 0x77
   1279c:	4770      	bx	lr
		return -EINVAL;
   1279e:	f06f 0015 	mvn.w	r0, #21
}
   127a2:	4770      	bx	lr
   127a4:	20008000 	.word	0x20008000

000127a8 <bt_finalize_init>:
	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   127a8:	2104      	movs	r1, #4
   127aa:	4801      	ldr	r0, [pc, #4]	; (127b0 <bt_finalize_init+0x8>)
   127ac:	f013 bc02 	b.w	25fb4 <atomic_or>
   127b0:	200080cc 	.word	0x200080cc

000127b4 <init_work>:
{
   127b4:	b510      	push	{r4, lr}
	err = bt_init();
   127b6:	f7f6 fe43 	bl	9440 <bt_init>
	if (ready_cb) {
   127ba:	4b03      	ldr	r3, [pc, #12]	; (127c8 <init_work+0x14>)
   127bc:	681b      	ldr	r3, [r3, #0]
   127be:	b113      	cbz	r3, 127c6 <init_work+0x12>
}
   127c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ready_cb(err);
   127c4:	4718      	bx	r3
}
   127c6:	bd10      	pop	{r4, pc}
   127c8:	2002104c 	.word	0x2002104c

000127cc <bt_enable>:
#endif /* !CONFIG_BT_RECV_BLOCKING */

int bt_enable(bt_ready_cb_t cb)
{
   127cc:	b5f0      	push	{r4, r5, r6, r7, lr}
	int err;

	if (!bt_dev.drv) {
   127ce:	4e38      	ldr	r6, [pc, #224]	; (128b0 <bt_enable+0xe4>)
{
   127d0:	4607      	mov	r7, r0
	if (!bt_dev.drv) {
   127d2:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
{
   127d6:	b089      	sub	sp, #36	; 0x24
	if (!bt_dev.drv) {
   127d8:	b96b      	cbnz	r3, 127f6 <bt_enable+0x2a>
		LOG_ERR("No HCI driver registered");
   127da:	4a36      	ldr	r2, [pc, #216]	; (128b4 <bt_enable+0xe8>)
   127dc:	4618      	mov	r0, r3
   127de:	e9cd 3201 	strd	r3, r2, [sp, #4]
   127e2:	4935      	ldr	r1, [pc, #212]	; (128b8 <bt_enable+0xec>)
   127e4:	2201      	movs	r2, #1
   127e6:	9300      	str	r3, [sp, #0]
   127e8:	f013 fbfb 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
   127ec:	f06f 0512 	mvn.w	r5, #18
		return bt_init();
	}

	k_work_submit(&bt_dev.init);
	return 0;
}
   127f0:	4628      	mov	r0, r5
   127f2:	b009      	add	sp, #36	; 0x24
   127f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   127f6:	f06f 0102 	mvn.w	r1, #2
   127fa:	f106 00cc 	add.w	r0, r6, #204	; 0xcc
   127fe:	f013 fbff 	bl	26000 <atomic_and.isra.0>
	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
   12802:	2101      	movs	r1, #1
   12804:	f013 fbd6 	bl	25fb4 <atomic_or>
	if (atomic_test_and_set_bit(bt_dev.flags, BT_DEV_ENABLE)) {
   12808:	ea10 0401 	ands.w	r4, r0, r1
   1280c:	d14d      	bne.n	128aa <bt_enable+0xde>
	ready_cb = cb;
   1280e:	4b2b      	ldr	r3, [pc, #172]	; (128bc <bt_enable+0xf0>)
   12810:	601f      	str	r7, [r3, #0]
	return z_impl_k_sem_init(sem, initial_count, limit);
   12812:	460a      	mov	r2, r1
   12814:	f506 7090 	add.w	r0, r6, #288	; 0x120
   12818:	f016 fe17 	bl	2944a <z_impl_k_sem_init>
	z_impl_k_queue_init(queue);
   1281c:	f506 70a2 	add.w	r0, r6, #324	; 0x144
   12820:	f016 fdf1 	bl	29406 <z_impl_k_queue_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
   12824:	2200      	movs	r2, #0
   12826:	2300      	movs	r3, #0
   12828:	e9cd 2306 	strd	r2, r3, [sp, #24]
   1282c:	f06f 0308 	mvn.w	r3, #8
   12830:	f44f 6280 	mov.w	r2, #1024	; 0x400
   12834:	e9cd 4302 	strd	r4, r3, [sp, #8]
   12838:	e9cd 4400 	strd	r4, r4, [sp]
   1283c:	4b20      	ldr	r3, [pc, #128]	; (128c0 <bt_enable+0xf4>)
   1283e:	4921      	ldr	r1, [pc, #132]	; (128c4 <bt_enable+0xf8>)
   12840:	9404      	str	r4, [sp, #16]
   12842:	4821      	ldr	r0, [pc, #132]	; (128c8 <bt_enable+0xfc>)
   12844:	f00c ff66 	bl	1f714 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
   12848:	4920      	ldr	r1, [pc, #128]	; (128cc <bt_enable+0x100>)
   1284a:	481f      	ldr	r0, [pc, #124]	; (128c8 <bt_enable+0xfc>)
   1284c:	f016 fdb2 	bl	293b4 <z_impl_k_thread_name_set>
	k_work_queue_init(&bt_workq);
   12850:	481f      	ldr	r0, [pc, #124]	; (128d0 <bt_enable+0x104>)
   12852:	f00d fe55 	bl	20500 <k_work_queue_init>
	k_work_queue_start(&bt_workq, rx_thread_stack,
   12856:	f06f 0307 	mvn.w	r3, #7
   1285a:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
   1285e:	491d      	ldr	r1, [pc, #116]	; (128d4 <bt_enable+0x108>)
   12860:	481b      	ldr	r0, [pc, #108]	; (128d0 <bt_enable+0x104>)
   12862:	9400      	str	r4, [sp, #0]
   12864:	f00d fe66 	bl	20534 <k_work_queue_start>
   12868:	491b      	ldr	r1, [pc, #108]	; (128d8 <bt_enable+0x10c>)
   1286a:	4819      	ldr	r0, [pc, #100]	; (128d0 <bt_enable+0x104>)
   1286c:	f016 fda2 	bl	293b4 <z_impl_k_thread_name_set>
	err = bt_dev.drv->open();
   12870:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
   12874:	68db      	ldr	r3, [r3, #12]
   12876:	4798      	blx	r3
	if (err) {
   12878:	4605      	mov	r5, r0
   1287a:	b158      	cbz	r0, 12894 <bt_enable+0xc8>
		LOG_ERR("HCI driver open failed (%d)", err);
   1287c:	4b17      	ldr	r3, [pc, #92]	; (128dc <bt_enable+0x110>)
   1287e:	9003      	str	r0, [sp, #12]
   12880:	e9cd 4301 	strd	r4, r3, [sp, #4]
   12884:	2201      	movs	r2, #1
   12886:	4623      	mov	r3, r4
   12888:	4620      	mov	r0, r4
   1288a:	490b      	ldr	r1, [pc, #44]	; (128b8 <bt_enable+0xec>)
   1288c:	9400      	str	r4, [sp, #0]
   1288e:	f013 fba8 	bl	25fe2 <z_log_msg_runtime_create.constprop.0>
		return err;
   12892:	e7ad      	b.n	127f0 <bt_enable+0x24>
	if (!cb) {
   12894:	b927      	cbnz	r7, 128a0 <bt_enable+0xd4>
}
   12896:	b009      	add	sp, #36	; 0x24
   12898:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		return bt_init();
   1289c:	f7f6 bdd0 	b.w	9440 <bt_init>
	k_work_submit(&bt_dev.init);
   128a0:	f106 00bc 	add.w	r0, r6, #188	; 0xbc
   128a4:	f00d fe26 	bl	204f4 <k_work_submit>
	return 0;
   128a8:	e7a2      	b.n	127f0 <bt_enable+0x24>
		return -EALREADY;
   128aa:	f06f 0577 	mvn.w	r5, #119	; 0x77
   128ae:	e79f      	b.n	127f0 <bt_enable+0x24>
   128b0:	20008000 	.word	0x20008000
   128b4:	0002dcc0 	.word	0x0002dcc0
   128b8:	0002a708 	.word	0x0002a708
   128bc:	2002104c 	.word	0x2002104c
   128c0:	000124f9 	.word	0x000124f9
   128c4:	20031e08 	.word	0x20031e08
   128c8:	20009630 	.word	0x20009630
   128cc:	0002dcd9 	.word	0x0002dcd9
   128d0:	200096b8 	.word	0x200096b8
   128d4:	20032208 	.word	0x20032208
   128d8:	0002dcdf 	.word	0x0002dcdf
   128dc:	0002dce5 	.word	0x0002dce5

000128e0 <bt_is_ready>:
   128e0:	4b02      	ldr	r3, [pc, #8]	; (128ec <bt_is_ready+0xc>)
   128e2:	e8d3 0faf 	lda	r0, [r3]
}

bool bt_is_ready(void)
{
	return atomic_test_bit(bt_dev.flags, BT_DEV_READY);
}
   128e6:	f3c0 0080 	ubfx	r0, r0, #2, #1
   128ea:	4770      	bx	lr
   128ec:	200080cc 	.word	0x200080cc

000128f0 <bt_get_name>:
#if defined(CONFIG_BT_DEVICE_NAME_DYNAMIC)
	return bt_dev.name;
#else
	return CONFIG_BT_DEVICE_NAME;
#endif
}
   128f0:	4800      	ldr	r0, [pc, #0]	; (128f4 <bt_get_name+0x4>)
   128f2:	4770      	bx	lr
   128f4:	0002bf91 	.word	0x0002bf91

000128f8 <id_find>:
		*count = bt_dev.id_count;
	}
}

static int id_find(const bt_addr_le_t *addr)
{
   128f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   128fa:	4606      	mov	r6, r0
	uint8_t id;

	for (id = 0U; id < bt_dev.id_count; id++) {
   128fc:	2500      	movs	r5, #0
   128fe:	4f09      	ldr	r7, [pc, #36]	; (12924 <id_find+0x2c>)
   12900:	79fb      	ldrb	r3, [r7, #7]
   12902:	b2ec      	uxtb	r4, r5
   12904:	42a3      	cmp	r3, r4
   12906:	d802      	bhi.n	1290e <id_find+0x16>
		if (bt_addr_le_eq(addr, &bt_dev.id_addr[id])) {
			return id;
		}
	}

	return -ENOENT;
   12908:	f06f 0001 	mvn.w	r0, #1
   1290c:	e009      	b.n	12922 <id_find+0x2a>
		if (bt_addr_le_eq(addr, &bt_dev.id_addr[id])) {
   1290e:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
   12912:	4630      	mov	r0, r6
   12914:	4439      	add	r1, r7
   12916:	f013 fc1c 	bl	26152 <bt_addr_le_eq>
   1291a:	3501      	adds	r5, #1
   1291c:	2800      	cmp	r0, #0
   1291e:	d0ef      	beq.n	12900 <id_find+0x8>
   12920:	4620      	mov	r0, r4
}
   12922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12924:	20008000 	.word	0x20008000

00012928 <id_create.constprop.0>:

static int id_create(uint8_t id, bt_addr_le_t *addr, uint8_t *irk)
   12928:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1292a:	4604      	mov	r4, r0
{
	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   1292c:	460d      	mov	r5, r1
   1292e:	b171      	cbz	r1, 1294e <id_create.constprop.0+0x26>
   12930:	4628      	mov	r0, r5
   12932:	4912      	ldr	r1, [pc, #72]	; (1297c <id_create.constprop.0+0x54>)
   12934:	f013 fc0d 	bl	26152 <bt_addr_le_eq>
   12938:	b948      	cbnz	r0, 1294e <id_create.constprop.0+0x26>
		bt_addr_le_copy(&bt_dev.id_addr[id], addr);
   1293a:	4629      	mov	r1, r5
   1293c:	4810      	ldr	r0, [pc, #64]	; (12980 <id_create.constprop.0+0x58>)
   1293e:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
   12942:	4420      	add	r0, r4
		} while (id_find(&new_addr) >= 0);

		bt_addr_le_copy(&bt_dev.id_addr[id], &new_addr);

		if (addr) {
			bt_addr_le_copy(addr, &bt_dev.id_addr[id]);
   12944:	f013 fc12 	bl	2616c <bt_addr_le_copy>
	if (IS_ENABLED(CONFIG_BT_SETTINGS) &&
	    atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
		bt_settings_save_id();
	}

	return 0;
   12948:	2000      	movs	r0, #0
}
   1294a:	b003      	add	sp, #12
   1294c:	bd30      	pop	{r4, r5, pc}
			err = bt_addr_le_create_static(&new_addr);
   1294e:	4668      	mov	r0, sp
   12950:	f013 faf7 	bl	25f42 <bt_addr_le_create_static>
			if (err) {
   12954:	2800      	cmp	r0, #0
   12956:	d1f8      	bne.n	1294a <id_create.constprop.0+0x22>
		} while (id_find(&new_addr) >= 0);
   12958:	4668      	mov	r0, sp
   1295a:	f7ff ffcd 	bl	128f8 <id_find>
   1295e:	2800      	cmp	r0, #0
   12960:	daf5      	bge.n	1294e <id_create.constprop.0+0x26>
		bt_addr_le_copy(&bt_dev.id_addr[id], &new_addr);
   12962:	4b07      	ldr	r3, [pc, #28]	; (12980 <id_create.constprop.0+0x58>)
   12964:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
   12968:	4669      	mov	r1, sp
   1296a:	4418      	add	r0, r3
   1296c:	f013 fbfe 	bl	2616c <bt_addr_le_copy>
		if (addr) {
   12970:	2d00      	cmp	r5, #0
   12972:	d0e9      	beq.n	12948 <id_create.constprop.0+0x20>
			bt_addr_le_copy(addr, &bt_dev.id_addr[id]);
   12974:	4601      	mov	r1, r0
   12976:	4628      	mov	r0, r5
   12978:	e7e4      	b.n	12944 <id_create.constprop.0+0x1c>
   1297a:	bf00      	nop
   1297c:	0002d637 	.word	0x0002d637
   12980:	20008000 	.word	0x20008000

00012984 <set_random_address>:
{
   12984:	b538      	push	{r3, r4, r5, lr}
	return memcmp(a, b, sizeof(*a));
   12986:	2206      	movs	r2, #6
   12988:	4911      	ldr	r1, [pc, #68]	; (129d0 <set_random_address+0x4c>)
   1298a:	4605      	mov	r5, r0
   1298c:	f016 ff01 	bl	29792 <memcmp>
	if (!bt_addr_cmp(addr, &bt_dev.random_addr.a)) {
   12990:	b1c8      	cbz	r0, 129c6 <set_random_address+0x42>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_RANDOM_ADDRESS, sizeof(*addr));
   12992:	2106      	movs	r1, #6
   12994:	f242 0005 	movw	r0, #8197	; 0x2005
   12998:	f7ff f8c4 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   1299c:	4604      	mov	r4, r0
   1299e:	b1a0      	cbz	r0, 129ca <set_random_address+0x46>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   129a0:	2206      	movs	r2, #6
   129a2:	4629      	mov	r1, r5
   129a4:	300c      	adds	r0, #12
   129a6:	f015 f98c 	bl	27cc2 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_RANDOM_ADDRESS, buf, NULL);
   129aa:	2200      	movs	r2, #0
   129ac:	4621      	mov	r1, r4
   129ae:	f242 0005 	movw	r0, #8197	; 0x2005
   129b2:	f7ff f905 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   129b6:	b938      	cbnz	r0, 129c8 <set_random_address+0x44>
	bt_addr_copy(&bt_dev.random_addr.a, addr);
   129b8:	4805      	ldr	r0, [pc, #20]	; (129d0 <set_random_address+0x4c>)
   129ba:	4629      	mov	r1, r5
   129bc:	f013 fbd1 	bl	26162 <bt_addr_copy>
	bt_dev.random_addr.type = BT_ADDR_LE_RANDOM;
   129c0:	2301      	movs	r3, #1
   129c2:	f800 3c01 	strb.w	r3, [r0, #-1]
		return 0;
   129c6:	2000      	movs	r0, #0
}
   129c8:	bd38      	pop	{r3, r4, r5, pc}
		return -ENOBUFS;
   129ca:	f06f 0068 	mvn.w	r0, #104	; 0x68
   129ce:	e7fb      	b.n	129c8 <set_random_address+0x44>
   129d0:	20008061 	.word	0x20008061

000129d4 <find_rl_conflict>:
{
   129d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   129d8:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(conflict != NULL);
   129da:	460c      	mov	r4, r1
{
   129dc:	b086      	sub	sp, #24
	__ASSERT_NO_MSG(conflict != NULL);
   129de:	b959      	cbnz	r1, 129f8 <find_rl_conflict+0x24>
   129e0:	492b      	ldr	r1, [pc, #172]	; (12a90 <find_rl_conflict+0xbc>)
   129e2:	f44f 7357 	mov.w	r3, #860	; 0x35c
   129e6:	4a2b      	ldr	r2, [pc, #172]	; (12a94 <find_rl_conflict+0xc0>)
   129e8:	482b      	ldr	r0, [pc, #172]	; (12a98 <find_rl_conflict+0xc4>)
   129ea:	f012 f97c 	bl	24ce6 <assert_print>
   129ee:	f44f 7157 	mov.w	r1, #860	; 0x35c
	__ASSERT_NO_MSG(conflict->candidate != NULL);
   129f2:	4828      	ldr	r0, [pc, #160]	; (12a94 <find_rl_conflict+0xc0>)
   129f4:	f012 f970 	bl	24cd8 <assert_post_action>
   129f8:	6808      	ldr	r0, [r1, #0]
   129fa:	b948      	cbnz	r0, 12a10 <find_rl_conflict+0x3c>
   129fc:	4927      	ldr	r1, [pc, #156]	; (12a9c <find_rl_conflict+0xc8>)
   129fe:	f240 335d 	movw	r3, #861	; 0x35d
   12a02:	4a24      	ldr	r2, [pc, #144]	; (12a94 <find_rl_conflict+0xc0>)
   12a04:	4824      	ldr	r0, [pc, #144]	; (12a98 <find_rl_conflict+0xc4>)
   12a06:	f012 f96e 	bl	24ce6 <assert_print>
   12a0a:	f240 315d 	movw	r1, #861	; 0x35d
   12a0e:	e7f0      	b.n	129f2 <find_rl_conflict+0x1e>
	__ASSERT_NO_MSG(resident != NULL);
   12a10:	b94d      	cbnz	r5, 12a26 <find_rl_conflict+0x52>
   12a12:	4923      	ldr	r1, [pc, #140]	; (12aa0 <find_rl_conflict+0xcc>)
   12a14:	f240 335e 	movw	r3, #862	; 0x35e
   12a18:	4a1e      	ldr	r2, [pc, #120]	; (12a94 <find_rl_conflict+0xc0>)
   12a1a:	481f      	ldr	r0, [pc, #124]	; (12a98 <find_rl_conflict+0xc4>)
   12a1c:	f012 f963 	bl	24ce6 <assert_print>
   12a20:	f240 315e 	movw	r1, #862	; 0x35e
   12a24:	e7e5      	b.n	129f2 <find_rl_conflict+0x1e>
	__ASSERT_NO_MSG((conflict->candidate->state & BT_KEYS_ID_ADDED) == 0);
   12a26:	7a03      	ldrb	r3, [r0, #8]
   12a28:	075a      	lsls	r2, r3, #29
   12a2a:	d509      	bpl.n	12a40 <find_rl_conflict+0x6c>
   12a2c:	491d      	ldr	r1, [pc, #116]	; (12aa4 <find_rl_conflict+0xd0>)
   12a2e:	f44f 7358 	mov.w	r3, #864	; 0x360
   12a32:	4a18      	ldr	r2, [pc, #96]	; (12a94 <find_rl_conflict+0xc0>)
   12a34:	4818      	ldr	r0, [pc, #96]	; (12a98 <find_rl_conflict+0xc4>)
   12a36:	f012 f956 	bl	24ce6 <assert_print>
   12a3a:	f44f 7158 	mov.w	r1, #864	; 0x360
   12a3e:	e7d8      	b.n	129f2 <find_rl_conflict+0x1e>
	if (conflict->found) {
   12a40:	684f      	ldr	r7, [r1, #4]
   12a42:	b9f7      	cbnz	r7, 12a82 <find_rl_conflict+0xae>
	if ((resident->state & BT_KEYS_ID_ADDED) == 0) {
   12a44:	7a2b      	ldrb	r3, [r5, #8]
   12a46:	075b      	lsls	r3, r3, #29
   12a48:	d51b      	bpl.n	12a82 <find_rl_conflict+0xae>
	addr_conflict = bt_addr_le_eq(&conflict->candidate->addr, &resident->addr);
   12a4a:	1c69      	adds	r1, r5, #1
   12a4c:	3001      	adds	r0, #1
   12a4e:	f013 fb80 	bl	26152 <bt_addr_le_eq>
	irk_conflict = (!bt_irk_eq(&conflict->candidate->irk, &(struct bt_irk){}) &&
   12a52:	f8d4 8000 	ldr.w	r8, [r4]
   12a56:	2216      	movs	r2, #22
   12a58:	4639      	mov	r1, r7
	addr_conflict = bt_addr_le_eq(&conflict->candidate->addr, &resident->addr);
   12a5a:	4606      	mov	r6, r0
	irk_conflict = (!bt_irk_eq(&conflict->candidate->irk, &(struct bt_irk){}) &&
   12a5c:	4668      	mov	r0, sp
   12a5e:	f016 fee2 	bl	29826 <memset>
	bt_addr_t               rpa;
};

static inline bool bt_irk_eq(struct bt_irk const *a, struct bt_irk const *b)
{
	return (memcmp(a->val, b->val, sizeof(a->val)) == 0);
   12a62:	2210      	movs	r2, #16
   12a64:	4669      	mov	r1, sp
   12a66:	f108 002a 	add.w	r0, r8, #42	; 0x2a
   12a6a:	f016 fe92 	bl	29792 <memcmp>
   12a6e:	b158      	cbz	r0, 12a88 <find_rl_conflict+0xb4>
   12a70:	6820      	ldr	r0, [r4, #0]
   12a72:	2210      	movs	r2, #16
   12a74:	f105 012a 	add.w	r1, r5, #42	; 0x2a
   12a78:	302a      	adds	r0, #42	; 0x2a
   12a7a:	f016 fe8a 	bl	29792 <memcmp>
   12a7e:	b918      	cbnz	r0, 12a88 <find_rl_conflict+0xb4>
		conflict->found = resident;
   12a80:	6065      	str	r5, [r4, #4]
}
   12a82:	b006      	add	sp, #24
   12a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (addr_conflict || irk_conflict) {
   12a88:	2e00      	cmp	r6, #0
   12a8a:	d1f9      	bne.n	12a80 <find_rl_conflict+0xac>
   12a8c:	e7f9      	b.n	12a82 <find_rl_conflict+0xae>
   12a8e:	bf00      	nop
   12a90:	0002dd65 	.word	0x0002dd65
   12a94:	0002dd37 	.word	0x0002dd37
   12a98:	0002b6a9 	.word	0x0002b6a9
   12a9c:	0002dd7d 	.word	0x0002dd7d
   12aa0:	0002dda0 	.word	0x0002dda0
   12aa4:	0002ddb8 	.word	0x0002ddb8

00012aa8 <bt_id_pending_keys_update>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   12aa8:	4b08      	ldr	r3, [pc, #32]	; (12acc <bt_id_pending_keys_update+0x24>)
   12aaa:	e8d3 2fef 	ldaex	r2, [r3]
   12aae:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
   12ab2:	e8c3 1fe0 	stlex	r0, r1, [r3]
   12ab6:	2800      	cmp	r0, #0
   12ab8:	d1f7      	bne.n	12aaa <bt_id_pending_keys_update+0x2>
	if (atomic_test_and_clear_bit(bt_dev.flags, BT_DEV_ID_PENDING)) {
   12aba:	0413      	lsls	r3, r2, #16
   12abc:	d504      	bpl.n	12ac8 <bt_id_pending_keys_update+0x20>
			bt_keys_foreach_type(BT_KEYS_IRK, pending_id_update, NULL);
   12abe:	2200      	movs	r2, #0
   12ac0:	2002      	movs	r0, #2
   12ac2:	4903      	ldr	r1, [pc, #12]	; (12ad0 <bt_id_pending_keys_update+0x28>)
   12ac4:	f006 b818 	b.w	18af8 <bt_keys_foreach_type>
}
   12ac8:	4770      	bx	lr
   12aca:	bf00      	nop
   12acc:	200080cc 	.word	0x200080cc
   12ad0:	000262e9 	.word	0x000262e9

00012ad4 <bt_id_find_conflict>:
	struct bt_id_conflict conflict = {
   12ad4:	2300      	movs	r3, #0
{
   12ad6:	b507      	push	{r0, r1, r2, lr}
	bt_keys_foreach_type(BT_KEYS_IRK, find_rl_conflict, &conflict);
   12ad8:	4905      	ldr	r1, [pc, #20]	; (12af0 <bt_id_find_conflict+0x1c>)
	struct bt_id_conflict conflict = {
   12ada:	e9cd 0300 	strd	r0, r3, [sp]
	bt_keys_foreach_type(BT_KEYS_IRK, find_rl_conflict, &conflict);
   12ade:	466a      	mov	r2, sp
   12ae0:	2002      	movs	r0, #2
   12ae2:	f006 f809 	bl	18af8 <bt_keys_foreach_type>
}
   12ae6:	9801      	ldr	r0, [sp, #4]
   12ae8:	b003      	add	sp, #12
   12aea:	f85d fb04 	ldr.w	pc, [sp], #4
   12aee:	bf00      	nop
   12af0:	000129d5 	.word	0x000129d5

00012af4 <bt_id_add>:
{
   12af4:	b5f0      	push	{r4, r5, r6, r7, lr}
	CHECKIF(keys == NULL) {
   12af6:	4605      	mov	r5, r0
{
   12af8:	b087      	sub	sp, #28
	CHECKIF(keys == NULL) {
   12afa:	b170      	cbz	r0, 12b1a <bt_id_add+0x26>
	if (!bt_dev.le.rl_size || bt_dev.le.rl_entries > bt_dev.le.rl_size) {
   12afc:	4c59      	ldr	r4, [pc, #356]	; (12c64 <bt_id_add+0x170>)
   12afe:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
   12b02:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12b06:	b10a      	cbz	r2, 12b0c <bt_id_add+0x18>
   12b08:	429a      	cmp	r2, r3
   12b0a:	d208      	bcs.n	12b1e <bt_id_add+0x2a>
		bt_dev.le.rl_entries++;
   12b0c:	3301      	adds	r3, #1
   12b0e:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state |= BT_KEYS_ID_ADDED;
   12b12:	7a2b      	ldrb	r3, [r5, #8]
   12b14:	f043 0304 	orr.w	r3, r3, #4
   12b18:	722b      	strb	r3, [r5, #8]
}
   12b1a:	b007      	add	sp, #28
   12b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	conn = bt_conn_lookup_state_le(BT_ID_DEFAULT, NULL, BT_CONN_CONNECTING);
   12b1e:	2100      	movs	r1, #0
   12b20:	2206      	movs	r2, #6
   12b22:	4608      	mov	r0, r1
   12b24:	f001 fe0c 	bl	14740 <bt_conn_lookup_state_le>
	if (conn) {
   12b28:	4606      	mov	r6, r0
   12b2a:	b188      	cbz	r0, 12b50 <bt_id_add+0x5c>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   12b2c:	34cc      	adds	r4, #204	; 0xcc
   12b2e:	e8d4 3fef 	ldaex	r3, [r4]
   12b32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   12b36:	e8c4 3fe2 	stlex	r2, r3, [r4]
   12b3a:	2a00      	cmp	r2, #0
   12b3c:	d1f7      	bne.n	12b2e <bt_id_add+0x3a>
	keys->state |= flag;
   12b3e:	7a2b      	ldrb	r3, [r5, #8]
   12b40:	f043 0301 	orr.w	r3, r3, #1
   12b44:	722b      	strb	r3, [r5, #8]
}
   12b46:	b007      	add	sp, #28
   12b48:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   12b4c:	f001 baec 	b.w	14128 <bt_conn_unref>
		bt_le_ext_adv_foreach(adv_pause_enabled, NULL);
   12b50:	4601      	mov	r1, r0
   12b52:	4845      	ldr	r0, [pc, #276]	; (12c68 <bt_id_add+0x174>)
   12b54:	f000 fbee 	bl	13334 <bt_le_ext_adv_foreach>
	if (bt_dev.le.rl_entries) {
   12b58:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12b5c:	b163      	cbz	r3, 12b78 <bt_id_add+0x84>
		err = addr_res_enable(BT_HCI_ADDR_RES_DISABLE);
   12b5e:	4630      	mov	r0, r6
   12b60:	f013 fb56 	bl	26210 <addr_res_enable>
		if (err) {
   12b64:	b140      	cbz	r0, 12b78 <bt_id_add+0x84>
			LOG_WRN("Failed to disable address resolution");
   12b66:	4b41      	ldr	r3, [pc, #260]	; (12c6c <bt_id_add+0x178>)
   12b68:	2202      	movs	r2, #2
   12b6a:	e9cd 6301 	strd	r6, r3, [sp, #4]
   12b6e:	4633      	mov	r3, r6
   12b70:	9600      	str	r6, [sp, #0]
		LOG_ERR("Failed to set privacy mode");
   12b72:	4618      	mov	r0, r3
   12b74:	493e      	ldr	r1, [pc, #248]	; (12c70 <bt_id_add+0x17c>)
   12b76:	e054      	b.n	12c22 <bt_id_add+0x12e>
	if (bt_dev.le.rl_entries == bt_dev.le.rl_size) {
   12b78:	f894 2119 	ldrb.w	r2, [r4, #281]	; 0x119
   12b7c:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
   12b80:	429a      	cmp	r2, r3
   12b82:	d12b      	bne.n	12bdc <bt_id_add+0xe8>
		LOG_WRN("Resolving list size exceeded. Switching to host.");
   12b84:	2600      	movs	r6, #0
   12b86:	4b3b      	ldr	r3, [pc, #236]	; (12c74 <bt_id_add+0x180>)
   12b88:	2202      	movs	r2, #2
   12b8a:	4630      	mov	r0, r6
   12b8c:	4938      	ldr	r1, [pc, #224]	; (12c70 <bt_id_add+0x17c>)
   12b8e:	9302      	str	r3, [sp, #8]
   12b90:	e9cd 6600 	strd	r6, r6, [sp]
   12b94:	4633      	mov	r3, r6
   12b96:	f013 fb2c 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_CLEAR_RL, NULL, NULL);
   12b9a:	4632      	mov	r2, r6
   12b9c:	4631      	mov	r1, r6
   12b9e:	f242 0029 	movw	r0, #8233	; 0x2029
   12ba2:	f7ff f80d 	bl	11bc0 <bt_hci_cmd_send_sync>
		if (err) {
   12ba6:	b130      	cbz	r0, 12bb6 <bt_id_add+0xc2>
			LOG_ERR("Failed to clear resolution list");
   12ba8:	4b33      	ldr	r3, [pc, #204]	; (12c78 <bt_id_add+0x184>)
   12baa:	9600      	str	r6, [sp, #0]
   12bac:	e9cd 6301 	strd	r6, r3, [sp, #4]
   12bb0:	4633      	mov	r3, r6
		LOG_ERR("Failed to set privacy mode");
   12bb2:	2201      	movs	r2, #1
   12bb4:	e7dd      	b.n	12b72 <bt_id_add+0x7e>
		bt_dev.le.rl_entries++;
   12bb6:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12bba:	3301      	adds	r3, #1
   12bbc:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state |= BT_KEYS_ID_ADDED;
   12bc0:	7a2b      	ldrb	r3, [r5, #8]
   12bc2:	f043 0304 	orr.w	r3, r3, #4
   12bc6:	722b      	strb	r3, [r5, #8]
	addr_res_enable(BT_HCI_ADDR_RES_ENABLE);
   12bc8:	2001      	movs	r0, #1
   12bca:	f013 fb21 	bl	26210 <addr_res_enable>
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12bce:	2100      	movs	r1, #0
   12bd0:	482a      	ldr	r0, [pc, #168]	; (12c7c <bt_id_add+0x188>)
}
   12bd2:	b007      	add	sp, #28
   12bd4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12bd8:	f000 bbac 	b.w	13334 <bt_le_ext_adv_foreach>
	err = hci_id_add(keys->id, &keys->addr, keys->irk.val);
   12bdc:	462a      	mov	r2, r5
   12bde:	1c6f      	adds	r7, r5, #1
   12be0:	4639      	mov	r1, r7
   12be2:	f812 0b2a 	ldrb.w	r0, [r2], #42
   12be6:	f013 fac8 	bl	2617a <hci_id_add>
	if (err) {
   12bea:	4606      	mov	r6, r0
   12bec:	b128      	cbz	r0, 12bfa <bt_id_add+0x106>
		LOG_ERR("Failed to add IRK to controller");
   12bee:	4b24      	ldr	r3, [pc, #144]	; (12c80 <bt_id_add+0x18c>)
		LOG_ERR("Failed to set privacy mode");
   12bf0:	9302      	str	r3, [sp, #8]
   12bf2:	2300      	movs	r3, #0
   12bf4:	e9cd 3300 	strd	r3, r3, [sp]
   12bf8:	e7db      	b.n	12bb2 <bt_id_add+0xbe>
	bt_dev.le.rl_entries++;
   12bfa:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12bfe:	3301      	adds	r3, #1
   12c00:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
	keys->state |= BT_KEYS_ID_ADDED;
   12c04:	7a2b      	ldrb	r3, [r5, #8]
   12c06:	f043 0304 	orr.w	r3, r3, #4
   12c0a:	722b      	strb	r3, [r5, #8]
	if (!BT_CMD_TEST(bt_dev.supported_commands, 39, 2)) {
   12c0c:	f894 309f 	ldrb.w	r3, [r4, #159]	; 0x9f
   12c10:	f013 0304 	ands.w	r3, r3, #4
   12c14:	d108      	bne.n	12c28 <bt_id_add+0x134>
		LOG_WRN("Set privacy mode command is not supported");
   12c16:	4a1b      	ldr	r2, [pc, #108]	; (12c84 <bt_id_add+0x190>)
   12c18:	4915      	ldr	r1, [pc, #84]	; (12c70 <bt_id_add+0x17c>)
   12c1a:	e9cd 3201 	strd	r3, r2, [sp, #4]
   12c1e:	2202      	movs	r2, #2
   12c20:	9300      	str	r3, [sp, #0]
		LOG_ERR("Failed to set privacy mode");
   12c22:	f013 fae6 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
		goto done;
   12c26:	e7cf      	b.n	12bc8 <bt_id_add+0xd4>
	bt_addr_le_copy(&cp.id_addr, addr);
   12c28:	4639      	mov	r1, r7
   12c2a:	a804      	add	r0, sp, #16
   12c2c:	f013 fa9e 	bl	2616c <bt_addr_le_copy>
	cp.mode = mode;
   12c30:	2301      	movs	r3, #1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PRIVACY_MODE, sizeof(cp));
   12c32:	2108      	movs	r1, #8
   12c34:	f242 004e 	movw	r0, #8270	; 0x204e
	cp.mode = mode;
   12c38:	f88d 3017 	strb.w	r3, [sp, #23]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PRIVACY_MODE, sizeof(cp));
   12c3c:	f7fe ff72 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   12c40:	4604      	mov	r4, r0
   12c42:	b160      	cbz	r0, 12c5e <bt_id_add+0x16a>
   12c44:	2208      	movs	r2, #8
   12c46:	a904      	add	r1, sp, #16
   12c48:	300c      	adds	r0, #12
   12c4a:	f015 f83a 	bl	27cc2 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PRIVACY_MODE, buf, NULL);
   12c4e:	4632      	mov	r2, r6
   12c50:	4621      	mov	r1, r4
   12c52:	f242 004e 	movw	r0, #8270	; 0x204e
   12c56:	f7fe ffb3 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   12c5a:	2800      	cmp	r0, #0
   12c5c:	d0b4      	beq.n	12bc8 <bt_id_add+0xd4>
		LOG_ERR("Failed to set privacy mode");
   12c5e:	4b0a      	ldr	r3, [pc, #40]	; (12c88 <bt_id_add+0x194>)
   12c60:	e7c6      	b.n	12bf0 <bt_id_add+0xfc>
   12c62:	bf00      	nop
   12c64:	20008000 	.word	0x20008000
   12c68:	00026267 	.word	0x00026267
   12c6c:	0002dded 	.word	0x0002dded
   12c70:	0002a720 	.word	0x0002a720
   12c74:	0002de12 	.word	0x0002de12
   12c78:	0002de43 	.word	0x0002de43
   12c7c:	00026241 	.word	0x00026241
   12c80:	0002de63 	.word	0x0002de63
   12c84:	0002de83 	.word	0x0002de83
   12c88:	0002dead 	.word	0x0002dead

00012c8c <bt_id_del>:
{
   12c8c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	CHECKIF(keys == NULL) {
   12c90:	4605      	mov	r5, r0
   12c92:	b3a8      	cbz	r0, 12d00 <bt_id_del+0x74>
	if (!bt_dev.le.rl_size ||
   12c94:	4c4c      	ldr	r4, [pc, #304]	; (12dc8 <bt_id_del+0x13c>)
   12c96:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
	    bt_dev.le.rl_entries > bt_dev.le.rl_size + 1) {
   12c9a:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
	if (!bt_dev.le.rl_size ||
   12c9e:	b1da      	cbz	r2, 12cd8 <bt_id_del+0x4c>
	    bt_dev.le.rl_entries > bt_dev.le.rl_size + 1) {
   12ca0:	3201      	adds	r2, #1
	if (!bt_dev.le.rl_size ||
   12ca2:	4293      	cmp	r3, r2
   12ca4:	dc25      	bgt.n	12cf2 <bt_id_del+0x66>
	conn = bt_conn_lookup_state_le(BT_ID_DEFAULT, NULL, BT_CONN_CONNECTING);
   12ca6:	2100      	movs	r1, #0
   12ca8:	2206      	movs	r2, #6
   12caa:	4608      	mov	r0, r1
   12cac:	f001 fd48 	bl	14740 <bt_conn_lookup_state_le>
	if (conn) {
   12cb0:	4606      	mov	r6, r0
   12cb2:	b340      	cbz	r0, 12d06 <bt_id_del+0x7a>
   12cb4:	34cc      	adds	r4, #204	; 0xcc
   12cb6:	e8d4 3fef 	ldaex	r3, [r4]
   12cba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   12cbe:	e8c4 3fe2 	stlex	r2, r3, [r4]
   12cc2:	2a00      	cmp	r2, #0
   12cc4:	d1f7      	bne.n	12cb6 <bt_id_del+0x2a>
	keys->state |= flag;
   12cc6:	7a2b      	ldrb	r3, [r5, #8]
   12cc8:	f043 0302 	orr.w	r3, r3, #2
   12ccc:	722b      	strb	r3, [r5, #8]
}
   12cce:	b004      	add	sp, #16
   12cd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		bt_conn_unref(conn);
   12cd4:	f001 ba28 	b.w	14128 <bt_conn_unref>
		__ASSERT_NO_MSG(bt_dev.le.rl_entries > 0);
   12cd8:	b95b      	cbnz	r3, 12cf2 <bt_id_del+0x66>
   12cda:	493c      	ldr	r1, [pc, #240]	; (12dcc <bt_id_del+0x140>)
   12cdc:	483c      	ldr	r0, [pc, #240]	; (12dd0 <bt_id_del+0x144>)
   12cde:	f240 4323 	movw	r3, #1059	; 0x423
   12ce2:	4a3c      	ldr	r2, [pc, #240]	; (12dd4 <bt_id_del+0x148>)
   12ce4:	f011 ffff 	bl	24ce6 <assert_print>
   12ce8:	f240 4123 	movw	r1, #1059	; 0x423
   12cec:	4839      	ldr	r0, [pc, #228]	; (12dd4 <bt_id_del+0x148>)
   12cee:	f011 fff3 	bl	24cd8 <assert_post_action>
			bt_dev.le.rl_entries--;
   12cf2:	3b01      	subs	r3, #1
   12cf4:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state &= ~BT_KEYS_ID_ADDED;
   12cf8:	7a2b      	ldrb	r3, [r5, #8]
   12cfa:	f023 0304 	bic.w	r3, r3, #4
   12cfe:	722b      	strb	r3, [r5, #8]
}
   12d00:	b004      	add	sp, #16
   12d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bt_le_ext_adv_foreach(adv_pause_enabled, NULL);
   12d06:	4601      	mov	r1, r0
   12d08:	4833      	ldr	r0, [pc, #204]	; (12dd8 <bt_id_del+0x14c>)
   12d0a:	f000 fb13 	bl	13334 <bt_le_ext_adv_foreach>
	err = addr_res_enable(BT_HCI_ADDR_RES_DISABLE);
   12d0e:	4630      	mov	r0, r6
   12d10:	f013 fa7e 	bl	26210 <addr_res_enable>
	if (err) {
   12d14:	4607      	mov	r7, r0
   12d16:	b1b8      	cbz	r0, 12d48 <bt_id_del+0xbc>
		LOG_ERR("Disabling address resolution failed (err %d)", err);
   12d18:	4b30      	ldr	r3, [pc, #192]	; (12ddc <bt_id_del+0x150>)
   12d1a:	9003      	str	r0, [sp, #12]
   12d1c:	e9cd 6301 	strd	r6, r3, [sp, #4]
   12d20:	2201      	movs	r2, #1
   12d22:	4633      	mov	r3, r6
   12d24:	4630      	mov	r0, r6
   12d26:	492e      	ldr	r1, [pc, #184]	; (12de0 <bt_id_del+0x154>)
   12d28:	9600      	str	r6, [sp, #0]
   12d2a:	f013 fa62 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
	if (bt_dev.le.rl_entries) {
   12d2e:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12d32:	b113      	cbz	r3, 12d3a <bt_id_del+0xae>
		addr_res_enable(BT_HCI_ADDR_RES_ENABLE);
   12d34:	2001      	movs	r0, #1
   12d36:	f013 fa6b 	bl	26210 <addr_res_enable>
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12d3a:	2100      	movs	r1, #0
   12d3c:	4829      	ldr	r0, [pc, #164]	; (12de4 <bt_id_del+0x158>)
}
   12d3e:	b004      	add	sp, #16
   12d40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12d44:	f000 baf6 	b.w	13334 <bt_le_ext_adv_foreach>
	if (bt_dev.le.rl_entries > bt_dev.le.rl_size) {
   12d48:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12d4c:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
   12d50:	429a      	cmp	r2, r3
   12d52:	d20c      	bcs.n	12d6e <bt_id_del+0xe2>
		bt_dev.le.rl_entries--;
   12d54:	3b01      	subs	r3, #1
   12d56:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state &= ~BT_KEYS_ID_ADDED;
   12d5a:	7a2b      	ldrb	r3, [r5, #8]
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12d5c:	4602      	mov	r2, r0
		keys->state &= ~BT_KEYS_ID_ADDED;
   12d5e:	f023 0304 	bic.w	r3, r3, #4
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12d62:	2002      	movs	r0, #2
   12d64:	4920      	ldr	r1, [pc, #128]	; (12de8 <bt_id_del+0x15c>)
		keys->state &= ~BT_KEYS_ID_ADDED;
   12d66:	722b      	strb	r3, [r5, #8]
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12d68:	f005 fec6 	bl	18af8 <bt_keys_foreach_type>
		goto done;
   12d6c:	e7df      	b.n	12d2e <bt_id_del+0xa2>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_REM_DEV_FROM_RL, sizeof(*cp));
   12d6e:	2107      	movs	r1, #7
   12d70:	f242 0028 	movw	r0, #8232	; 0x2028
   12d74:	f7fe fed6 	bl	11b24 <bt_hci_cmd_create>
	err = hci_id_del(&keys->addr);
   12d78:	f105 0801 	add.w	r8, r5, #1
	if (!buf) {
   12d7c:	4606      	mov	r6, r0
   12d7e:	b950      	cbnz	r0, 12d96 <bt_id_del+0x10a>
		LOG_ERR("Failed to remove IRK from controller");
   12d80:	4b1a      	ldr	r3, [pc, #104]	; (12dec <bt_id_del+0x160>)
   12d82:	2201      	movs	r2, #1
   12d84:	9302      	str	r3, [sp, #8]
   12d86:	2300      	movs	r3, #0
   12d88:	4915      	ldr	r1, [pc, #84]	; (12de0 <bt_id_del+0x154>)
   12d8a:	4618      	mov	r0, r3
   12d8c:	e9cd 3300 	strd	r3, r3, [sp]
   12d90:	f013 fa2f 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
		goto done;
   12d94:	e7cb      	b.n	12d2e <bt_id_del+0xa2>
	return net_buf_simple_add(&buf->b, len);
   12d96:	2107      	movs	r1, #7
   12d98:	300c      	adds	r0, #12
   12d9a:	f006 fc01 	bl	195a0 <net_buf_simple_add>
	bt_addr_le_copy(&cp->peer_id_addr, addr);
   12d9e:	4641      	mov	r1, r8
   12da0:	f013 f9e4 	bl	2616c <bt_addr_le_copy>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_REM_DEV_FROM_RL, buf, NULL);
   12da4:	463a      	mov	r2, r7
   12da6:	4631      	mov	r1, r6
   12da8:	f242 0028 	movw	r0, #8232	; 0x2028
   12dac:	f7fe ff08 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   12db0:	2800      	cmp	r0, #0
   12db2:	d1e5      	bne.n	12d80 <bt_id_del+0xf4>
	bt_dev.le.rl_entries--;
   12db4:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12db8:	3b01      	subs	r3, #1
   12dba:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
	keys->state &= ~BT_KEYS_ID_ADDED;
   12dbe:	7a2b      	ldrb	r3, [r5, #8]
   12dc0:	f023 0304 	bic.w	r3, r3, #4
   12dc4:	722b      	strb	r3, [r5, #8]
   12dc6:	e7b2      	b.n	12d2e <bt_id_del+0xa2>
   12dc8:	20008000 	.word	0x20008000
   12dcc:	0002dec8 	.word	0x0002dec8
   12dd0:	0002b6a9 	.word	0x0002b6a9
   12dd4:	0002dd37 	.word	0x0002dd37
   12dd8:	00026267 	.word	0x00026267
   12ddc:	0002dee1 	.word	0x0002dee1
   12de0:	0002a720 	.word	0x0002a720
   12de4:	00026241 	.word	0x00026241
   12de8:	000261dd 	.word	0x000261dd
   12dec:	0002df0e 	.word	0x0002df0e

00012df0 <bt_id_create>:

int bt_id_create(bt_addr_le_t *addr, uint8_t *irk)
{
   12df0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   12df2:	460d      	mov	r5, r1
	int new_id, err;

	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   12df4:	4604      	mov	r4, r0
   12df6:	b920      	cbnz	r0, 12e02 <bt_id_create+0x12>
		if (id_find(addr) >= 0) {
			return -EALREADY;
		}
	}

	if (!IS_ENABLED(CONFIG_BT_PRIVACY) && irk) {
   12df8:	b31d      	cbz	r5, 12e42 <bt_id_create+0x52>
			return -EINVAL;
   12dfa:	f06f 0015 	mvn.w	r0, #21
	} else {
		bt_dev.id_count++;
	}

	return new_id;
}
   12dfe:	b004      	add	sp, #16
   12e00:	bd70      	pop	{r4, r5, r6, pc}
	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   12e02:	4921      	ldr	r1, [pc, #132]	; (12e88 <bt_id_create+0x98>)
   12e04:	f013 f9a5 	bl	26152 <bt_addr_le_eq>
   12e08:	2800      	cmp	r0, #0
   12e0a:	d1f5      	bne.n	12df8 <bt_id_create+0x8>
		if (addr->type != BT_ADDR_LE_RANDOM ||
   12e0c:	7823      	ldrb	r3, [r4, #0]
   12e0e:	2b01      	cmp	r3, #1
   12e10:	d104      	bne.n	12e1c <bt_id_create+0x2c>
   12e12:	79a3      	ldrb	r3, [r4, #6]
   12e14:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   12e18:	2bc0      	cmp	r3, #192	; 0xc0
   12e1a:	d00a      	beq.n	12e32 <bt_id_create+0x42>
			LOG_ERR("Only static random identity address supported");
   12e1c:	4b1b      	ldr	r3, [pc, #108]	; (12e8c <bt_id_create+0x9c>)
   12e1e:	2201      	movs	r2, #1
   12e20:	9302      	str	r3, [sp, #8]
   12e22:	2300      	movs	r3, #0
   12e24:	491a      	ldr	r1, [pc, #104]	; (12e90 <bt_id_create+0xa0>)
   12e26:	4618      	mov	r0, r3
   12e28:	e9cd 3300 	strd	r3, r3, [sp]
   12e2c:	f013 f9e1 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   12e30:	e7e3      	b.n	12dfa <bt_id_create+0xa>
		if (id_find(addr) >= 0) {
   12e32:	4620      	mov	r0, r4
   12e34:	f7ff fd60 	bl	128f8 <id_find>
   12e38:	2800      	cmp	r0, #0
   12e3a:	dbdd      	blt.n	12df8 <bt_id_create+0x8>
			return -EALREADY;
   12e3c:	f06f 0077 	mvn.w	r0, #119	; 0x77
   12e40:	e7dd      	b.n	12dfe <bt_id_create+0xe>
	if (bt_dev.id_count == ARRAY_SIZE(bt_dev.id_addr)) {
   12e42:	4d14      	ldr	r5, [pc, #80]	; (12e94 <bt_id_create+0xa4>)
   12e44:	79eb      	ldrb	r3, [r5, #7]
   12e46:	2b01      	cmp	r3, #1
   12e48:	d01a      	beq.n	12e80 <bt_id_create+0x90>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   12e4a:	f105 03cc 	add.w	r3, r5, #204	; 0xcc
   12e4e:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_ENABLE)) {
   12e52:	07db      	lsls	r3, r3, #31
   12e54:	d50b      	bpl.n	12e6e <bt_id_create+0x7e>
	new_id = bt_dev.id_count;
   12e56:	79ee      	ldrb	r6, [r5, #7]
	err = id_create(new_id, addr, irk);
   12e58:	4621      	mov	r1, r4
   12e5a:	4630      	mov	r0, r6
   12e5c:	f7ff fd64 	bl	12928 <id_create.constprop.0>
	if (err) {
   12e60:	2800      	cmp	r0, #0
   12e62:	d1cc      	bne.n	12dfe <bt_id_create+0xe>
		bt_dev.id_count++;
   12e64:	79eb      	ldrb	r3, [r5, #7]
	new_id = bt_dev.id_count;
   12e66:	4630      	mov	r0, r6
		bt_dev.id_count++;
   12e68:	3301      	adds	r3, #1
   12e6a:	71eb      	strb	r3, [r5, #7]
	return new_id;
   12e6c:	e7c7      	b.n	12dfe <bt_id_create+0xe>
		if (!(addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY))) {
   12e6e:	2c00      	cmp	r4, #0
   12e70:	d0c3      	beq.n	12dfa <bt_id_create+0xa>
   12e72:	4620      	mov	r0, r4
   12e74:	4904      	ldr	r1, [pc, #16]	; (12e88 <bt_id_create+0x98>)
   12e76:	f013 f96c 	bl	26152 <bt_addr_le_eq>
   12e7a:	2800      	cmp	r0, #0
   12e7c:	d0eb      	beq.n	12e56 <bt_id_create+0x66>
   12e7e:	e7bc      	b.n	12dfa <bt_id_create+0xa>
		return -ENOMEM;
   12e80:	f06f 000b 	mvn.w	r0, #11
   12e84:	e7bb      	b.n	12dfe <bt_id_create+0xe>
   12e86:	bf00      	nop
   12e88:	0002d637 	.word	0x0002d637
   12e8c:	0002df33 	.word	0x0002df33
   12e90:	0002a720 	.word	0x0002a720
   12e94:	20008000 	.word	0x20008000

00012e98 <bt_id_read_public_addr>:
#endif /* defined(CONFIG_BT_HCI_VS_EXT) */
}
#endif /* defined(CONFIG_BT_PRIVACY) */

uint8_t bt_id_read_public_addr(bt_addr_le_t *addr)
{
   12e98:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_rp_read_bd_addr *rp;
	struct net_buf *rsp;
	int err;

	CHECKIF(addr == NULL) {
   12e9a:	4604      	mov	r4, r0
{
   12e9c:	b086      	sub	sp, #24
	CHECKIF(addr == NULL) {
   12e9e:	b958      	cbnz	r0, 12eb8 <bt_id_read_public_addr+0x20>
		LOG_WRN("Invalid input parameters");
   12ea0:	4b1d      	ldr	r3, [pc, #116]	; (12f18 <bt_id_read_public_addr+0x80>)
   12ea2:	2202      	movs	r2, #2
   12ea4:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12ea8:	4603      	mov	r3, r0
   12eaa:	491c      	ldr	r1, [pc, #112]	; (12f1c <bt_id_read_public_addr+0x84>)
   12eac:	9000      	str	r0, [sp, #0]
	}

	/* Read Bluetooth Address */
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BD_ADDR, NULL, &rsp);
	if (err) {
		LOG_WRN("Failed to read public address");
   12eae:	f013 f9a0 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
		return 0U;
   12eb2:	2000      	movs	r0, #0
	bt_addr_copy(&addr->a, &rp->bdaddr);
	addr->type = BT_ADDR_LE_PUBLIC;

	net_buf_unref(rsp);
	return 1U;
}
   12eb4:	b006      	add	sp, #24
   12eb6:	bd70      	pop	{r4, r5, r6, pc}
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BD_ADDR, NULL, &rsp);
   12eb8:	2100      	movs	r1, #0
   12eba:	f241 0009 	movw	r0, #4105	; 0x1009
   12ebe:	aa05      	add	r2, sp, #20
   12ec0:	f7fe fe7e 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   12ec4:	4606      	mov	r6, r0
   12ec6:	b140      	cbz	r0, 12eda <bt_id_read_public_addr+0x42>
		LOG_WRN("Failed to read public address");
   12ec8:	4b15      	ldr	r3, [pc, #84]	; (12f20 <bt_id_read_public_addr+0x88>)
   12eca:	2202      	movs	r2, #2
   12ecc:	9302      	str	r3, [sp, #8]
   12ece:	2300      	movs	r3, #0
   12ed0:	4912      	ldr	r1, [pc, #72]	; (12f1c <bt_id_read_public_addr+0x84>)
   12ed2:	4618      	mov	r0, r3
   12ed4:	e9cd 3300 	strd	r3, r3, [sp]
   12ed8:	e7e9      	b.n	12eae <bt_id_read_public_addr+0x16>
	rp = (void *)rsp->data;
   12eda:	9b05      	ldr	r3, [sp, #20]
   12edc:	2206      	movs	r2, #6
	if (!bt_addr_cmp(&rp->bdaddr, BT_ADDR_ANY) ||
   12ede:	68dd      	ldr	r5, [r3, #12]
   12ee0:	4910      	ldr	r1, [pc, #64]	; (12f24 <bt_id_read_public_addr+0x8c>)
   12ee2:	3501      	adds	r5, #1
   12ee4:	4628      	mov	r0, r5
   12ee6:	f016 fc54 	bl	29792 <memcmp>
   12eea:	b918      	cbnz	r0, 12ef4 <bt_id_read_public_addr+0x5c>
		net_buf_unref(rsp);
   12eec:	9805      	ldr	r0, [sp, #20]
   12eee:	f006 fa35 	bl	1935c <net_buf_unref>
		return 0U;
   12ef2:	e7de      	b.n	12eb2 <bt_id_read_public_addr+0x1a>
   12ef4:	2206      	movs	r2, #6
   12ef6:	4628      	mov	r0, r5
   12ef8:	490b      	ldr	r1, [pc, #44]	; (12f28 <bt_id_read_public_addr+0x90>)
   12efa:	f016 fc4a 	bl	29792 <memcmp>
	if (!bt_addr_cmp(&rp->bdaddr, BT_ADDR_ANY) ||
   12efe:	2800      	cmp	r0, #0
   12f00:	d0f4      	beq.n	12eec <bt_id_read_public_addr+0x54>
	bt_addr_copy(&addr->a, &rp->bdaddr);
   12f02:	4629      	mov	r1, r5
   12f04:	1c60      	adds	r0, r4, #1
   12f06:	f013 f92c 	bl	26162 <bt_addr_copy>
	net_buf_unref(rsp);
   12f0a:	9805      	ldr	r0, [sp, #20]
	addr->type = BT_ADDR_LE_PUBLIC;
   12f0c:	7026      	strb	r6, [r4, #0]
	net_buf_unref(rsp);
   12f0e:	f006 fa25 	bl	1935c <net_buf_unref>
	return 1U;
   12f12:	2001      	movs	r0, #1
   12f14:	e7ce      	b.n	12eb4 <bt_id_read_public_addr+0x1c>
   12f16:	bf00      	nop
   12f18:	0002df61 	.word	0x0002df61
   12f1c:	0002a720 	.word	0x0002a720
   12f20:	0002df7a 	.word	0x0002df7a
   12f24:	0002d644 	.word	0x0002d644
   12f28:	0002d63e 	.word	0x0002d63e

00012f2c <bt_setup_public_id_addr>:

int bt_setup_public_id_addr(void)
{
   12f2c:	b507      	push	{r0, r1, r2, lr}
	bt_addr_le_t addr;
	uint8_t *irk = NULL;

	bt_dev.id_count = bt_id_read_public_addr(&addr);
   12f2e:	4668      	mov	r0, sp
   12f30:	f7ff ffb2 	bl	12e98 <bt_id_read_public_addr>
   12f34:	4b04      	ldr	r3, [pc, #16]	; (12f48 <bt_setup_public_id_addr+0x1c>)
   12f36:	71d8      	strb	r0, [r3, #7]

	if (!bt_dev.id_count) {
   12f38:	b118      	cbz	r0, 12f42 <bt_setup_public_id_addr+0x16>
		if (IS_ENABLED(CONFIG_BT_SETTINGS)) {
			atomic_set_bit(bt_dev.flags, BT_DEV_STORE_ID);
		}
	}

	return id_create(BT_ID_DEFAULT, &addr, irk);
   12f3a:	4669      	mov	r1, sp
   12f3c:	2000      	movs	r0, #0
   12f3e:	f7ff fcf3 	bl	12928 <id_create.constprop.0>
}
   12f42:	b003      	add	sp, #12
   12f44:	f85d fb04 	ldr.w	pc, [sp], #4
   12f48:	20008000 	.word	0x20008000

00012f4c <bt_read_static_addr>:

#if defined(CONFIG_BT_HCI_VS_EXT)
uint8_t bt_read_static_addr(struct bt_hci_vs_static_addr addrs[], uint8_t size)
{
   12f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_rp_vs_read_static_addrs *rp;
	struct net_buf *rsp;
	int err, i;
	uint8_t cnt;

	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12f4e:	4b25      	ldr	r3, [pc, #148]	; (12fe4 <bt_read_static_addr+0x98>)
{
   12f50:	4605      	mov	r5, r0
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12f52:	f893 30ba 	ldrb.w	r3, [r3, #186]	; 0xba
{
   12f56:	460e      	mov	r6, r1
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12f58:	f013 0301 	ands.w	r3, r3, #1
{
   12f5c:	b087      	sub	sp, #28
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12f5e:	d10c      	bne.n	12f7a <bt_read_static_addr+0x2e>
		LOG_WRN("Read Static Addresses command not available");
   12f60:	4a21      	ldr	r2, [pc, #132]	; (12fe8 <bt_read_static_addr+0x9c>)
   12f62:	9202      	str	r2, [sp, #8]
		return 0;
	}

	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_STATIC_ADDRS, NULL, &rsp);
	if (err) {
		LOG_WRN("Failed to read static addresses");
   12f64:	2202      	movs	r2, #2
   12f66:	4618      	mov	r0, r3
   12f68:	e9cd 3300 	strd	r3, r3, [sp]
   12f6c:	491f      	ldr	r1, [pc, #124]	; (12fec <bt_read_static_addr+0xa0>)
   12f6e:	f013 f940 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
		return 0;
   12f72:	2400      	movs	r4, #0
	if (!cnt) {
		LOG_WRN("No static addresses stored in controller");
	}

	return cnt;
}
   12f74:	4620      	mov	r0, r4
   12f76:	b007      	add	sp, #28
   12f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_STATIC_ADDRS, NULL, &rsp);
   12f7a:	2100      	movs	r1, #0
   12f7c:	f64f 4009 	movw	r0, #64521	; 0xfc09
   12f80:	aa05      	add	r2, sp, #20
   12f82:	f7fe fe1d 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   12f86:	4603      	mov	r3, r0
   12f88:	b118      	cbz	r0, 12f92 <bt_read_static_addr+0x46>
		LOG_WRN("Failed to read static addresses");
   12f8a:	4b19      	ldr	r3, [pc, #100]	; (12ff0 <bt_read_static_addr+0xa4>)
   12f8c:	9302      	str	r3, [sp, #8]
   12f8e:	2300      	movs	r3, #0
   12f90:	e7e8      	b.n	12f64 <bt_read_static_addr+0x18>
	rp = (void *)rsp->data;
   12f92:	9805      	ldr	r0, [sp, #20]
		memcpy(&addrs[i], &rp->a[i], sizeof(struct bt_hci_vs_static_addr));
   12f94:	2716      	movs	r7, #22
	rp = (void *)rsp->data;
   12f96:	68c2      	ldr	r2, [r0, #12]
	cnt = MIN(rp->num_addrs, size);
   12f98:	7854      	ldrb	r4, [r2, #1]
   12f9a:	3202      	adds	r2, #2
   12f9c:	42b4      	cmp	r4, r6
   12f9e:	bf28      	it	cs
   12fa0:	4634      	movcs	r4, r6
	for (i = 0; i < cnt; i++) {
   12fa2:	429c      	cmp	r4, r3
   12fa4:	dc0e      	bgt.n	12fc4 <bt_read_static_addr+0x78>
	net_buf_unref(rsp);
   12fa6:	f006 f9d9 	bl	1935c <net_buf_unref>
	if (!cnt) {
   12faa:	2c00      	cmp	r4, #0
   12fac:	d1e2      	bne.n	12f74 <bt_read_static_addr+0x28>
		LOG_WRN("No static addresses stored in controller");
   12fae:	4b11      	ldr	r3, [pc, #68]	; (12ff4 <bt_read_static_addr+0xa8>)
   12fb0:	2202      	movs	r2, #2
   12fb2:	e9cd 4301 	strd	r4, r3, [sp, #4]
   12fb6:	4620      	mov	r0, r4
   12fb8:	4623      	mov	r3, r4
   12fba:	490c      	ldr	r1, [pc, #48]	; (12fec <bt_read_static_addr+0xa0>)
   12fbc:	9400      	str	r4, [sp, #0]
   12fbe:	f013 f918 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
   12fc2:	e7d7      	b.n	12f74 <bt_read_static_addr+0x28>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   12fc4:	4611      	mov	r1, r2
   12fc6:	fb07 5603 	mla	r6, r7, r3, r5
   12fca:	f102 0c14 	add.w	ip, r2, #20
   12fce:	f851 eb04 	ldr.w	lr, [r1], #4
   12fd2:	4561      	cmp	r1, ip
   12fd4:	f846 eb04 	str.w	lr, [r6], #4
   12fd8:	d1f9      	bne.n	12fce <bt_read_static_addr+0x82>
   12fda:	8809      	ldrh	r1, [r1, #0]
	for (i = 0; i < cnt; i++) {
   12fdc:	3301      	adds	r3, #1
   12fde:	8031      	strh	r1, [r6, #0]
   12fe0:	3216      	adds	r2, #22
   12fe2:	e7de      	b.n	12fa2 <bt_read_static_addr+0x56>
   12fe4:	20008000 	.word	0x20008000
   12fe8:	0002df98 	.word	0x0002df98
   12fec:	0002a720 	.word	0x0002a720
   12ff0:	0002dfc4 	.word	0x0002dfc4
   12ff4:	0002dfe4 	.word	0x0002dfe4

00012ff8 <bt_setup_random_id_addr>:
#endif /* CONFIG_BT_HCI_VS_EXT */

int bt_setup_random_id_addr(void)
{
   12ff8:	b570      	push	{r4, r5, r6, lr}
#if defined(CONFIG_BT_HCI_VS_EXT) || defined(CONFIG_BT_CTLR)
	/* Only read the addresses if the user has not already configured one or
	 * more identities (!bt_dev.id_count).
	 */
	if (!bt_dev.id_count) {
   12ffa:	4d15      	ldr	r5, [pc, #84]	; (13050 <bt_setup_random_id_addr+0x58>)
{
   12ffc:	b088      	sub	sp, #32
	if (!bt_dev.id_count) {
   12ffe:	79ec      	ldrb	r4, [r5, #7]
   13000:	b92c      	cbnz	r4, 1300e <bt_setup_random_id_addr+0x16>
		struct bt_hci_vs_static_addr addrs[CONFIG_BT_ID_MAX];

		bt_dev.id_count = bt_read_static_addr(addrs, CONFIG_BT_ID_MAX);
   13002:	2101      	movs	r1, #1
   13004:	a802      	add	r0, sp, #8
   13006:	f7ff ffa1 	bl	12f4c <bt_read_static_addr>
   1300a:	71e8      	strb	r0, [r5, #7]

		if (bt_dev.id_count) {
   1300c:	b9c0      	cbnz	r0, 13040 <bt_setup_random_id_addr+0x48>

	if (IS_ENABLED(CONFIG_BT_PRIVACY) && IS_ENABLED(CONFIG_BT_SETTINGS)) {
		atomic_set_bit(bt_dev.flags, BT_DEV_STORE_ID);
	}

	return bt_id_create(NULL, NULL);
   1300e:	2100      	movs	r1, #0
   13010:	4608      	mov	r0, r1
}
   13012:	b008      	add	sp, #32
   13014:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return bt_id_create(NULL, NULL);
   13018:	f7ff beea 	b.w	12df0 <bt_id_create>
				bt_addr_copy(&addr.a, &addrs[i].bdaddr);
   1301c:	ab02      	add	r3, sp, #8
   1301e:	fb06 3102 	mla	r1, r6, r2, r3
   13022:	f10d 0001 	add.w	r0, sp, #1
   13026:	f013 f89c 	bl	26162 <bt_addr_copy>
				addr.type = BT_ADDR_LE_RANDOM;
   1302a:	2301      	movs	r3, #1
				err = id_create(i, &addr, irk);
   1302c:	4669      	mov	r1, sp
   1302e:	4610      	mov	r0, r2
				addr.type = BT_ADDR_LE_RANDOM;
   13030:	f88d 3000 	strb.w	r3, [sp]
				err = id_create(i, &addr, irk);
   13034:	f7ff fc78 	bl	12928 <id_create.constprop.0>
				if (err) {
   13038:	3401      	adds	r4, #1
   1303a:	b110      	cbz	r0, 13042 <bt_setup_random_id_addr+0x4a>
}
   1303c:	b008      	add	sp, #32
   1303e:	bd70      	pop	{r4, r5, r6, pc}
				bt_addr_copy(&addr.a, &addrs[i].bdaddr);
   13040:	2616      	movs	r6, #22
			for (uint8_t i = 0; i < bt_dev.id_count; i++) {
   13042:	79eb      	ldrb	r3, [r5, #7]
   13044:	b2e2      	uxtb	r2, r4
   13046:	4293      	cmp	r3, r2
   13048:	d8e8      	bhi.n	1301c <bt_setup_random_id_addr+0x24>
			return 0;
   1304a:	2000      	movs	r0, #0
   1304c:	e7f6      	b.n	1303c <bt_setup_random_id_addr+0x44>
   1304e:	bf00      	nop
   13050:	20008000 	.word	0x20008000

00013054 <bt_id_set_adv_own_addr>:
}
#endif /* defined(CONFIG_BT_OBSERVER) */

int bt_id_set_adv_own_addr(struct bt_le_ext_adv *adv, uint32_t options,
			   bool dir_adv, uint8_t *own_addr_type)
{
   13054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13058:	4690      	mov	r8, r2
   1305a:	460e      	mov	r6, r1
   1305c:	461d      	mov	r5, r3
	const bt_addr_le_t *id_addr;
	int err = 0;

	CHECKIF(adv == NULL || own_addr_type == NULL) {
   1305e:	4602      	mov	r2, r0
   13060:	2800      	cmp	r0, #0
   13062:	d04b      	beq.n	130fc <bt_id_set_adv_own_addr+0xa8>
   13064:	2b00      	cmp	r3, #0
   13066:	d049      	beq.n	130fc <bt_id_set_adv_own_addr+0xa8>
	}

	/* Set which local identity address we're advertising with */
	id_addr = &bt_dev.id_addr[adv->id];

	if (options & BT_LE_ADV_OPT_CONNECTABLE) {
   13068:	07cf      	lsls	r7, r1, #31
	id_addr = &bt_dev.id_addr[adv->id];
   1306a:	7804      	ldrb	r4, [r0, #0]
	if (options & BT_LE_ADV_OPT_CONNECTABLE) {
   1306c:	d531      	bpl.n	130d2 <bt_id_set_adv_own_addr+0x7e>
		if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA) &&
   1306e:	4f25      	ldr	r7, [pc, #148]	; (13104 <bt_id_set_adv_own_addr+0xb0>)
   13070:	f1b8 0f00 	cmp.w	r8, #0
   13074:	d013      	beq.n	1309e <bt_id_set_adv_own_addr+0x4a>
   13076:	0688      	lsls	r0, r1, #26
   13078:	d40a      	bmi.n	13090 <bt_id_set_adv_own_addr+0x3c>
			 * If Static Random address is used as Identity
			 * address we need to restore it before advertising
			 * is enabled. Otherwise NRPA used for active scan
			 * could be used for advertising.
			 */
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   1307a:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
   1307e:	5cfb      	ldrb	r3, [r7, r3]
   13080:	2b01      	cmp	r3, #1
   13082:	d015      	beq.n	130b0 <bt_id_set_adv_own_addr+0x5c>
				if (err) {
					return err;
				}
			}

			*own_addr_type = id_addr->type;
   13084:	702b      	strb	r3, [r5, #0]

			if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA)) {
   13086:	06b2      	lsls	r2, r6, #26
   13088:	d50f      	bpl.n	130aa <bt_id_set_adv_own_addr+0x56>
				*own_addr_type |= BT_HCI_OWN_ADDR_RPA_MASK;
   1308a:	f043 0302 	orr.w	r3, r3, #2
   1308e:	e00b      	b.n	130a8 <bt_id_set_adv_own_addr+0x54>
		if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA) &&
   13090:	f897 30d0 	ldrb.w	r3, [r7, #208]	; 0xd0
   13094:	0659      	lsls	r1, r3, #25
   13096:	d4f0      	bmi.n	1307a <bt_id_set_adv_own_addr+0x26>
			return -ENOTSUP;
   13098:	f06f 0085 	mvn.w	r0, #133	; 0x85
   1309c:	e006      	b.n	130ac <bt_id_set_adv_own_addr+0x58>
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   1309e:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
   130a2:	5cfb      	ldrb	r3, [r7, r3]
   130a4:	2b01      	cmp	r3, #1
   130a6:	d003      	beq.n	130b0 <bt_id_set_adv_own_addr+0x5c>
			*own_addr_type = id_addr->type;
   130a8:	702b      	strb	r3, [r5, #0]
		if (err) {
			return err;
		}
	}

	return 0;
   130aa:	2000      	movs	r0, #0
}
   130ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				err = bt_id_set_adv_random_addr(adv, &id_addr->a);
   130b0:	2107      	movs	r1, #7
   130b2:	fb01 7104 	mla	r1, r1, r4, r7
   130b6:	4610      	mov	r0, r2
   130b8:	3101      	adds	r1, #1
   130ba:	f013 f8f2 	bl	262a2 <bt_id_set_adv_random_addr>
				if (err) {
   130be:	2800      	cmp	r0, #0
   130c0:	d1f4      	bne.n	130ac <bt_id_set_adv_own_addr+0x58>
			*own_addr_type = id_addr->type;
   130c2:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
   130c6:	5d3b      	ldrb	r3, [r7, r4]
   130c8:	702b      	strb	r3, [r5, #0]
			if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA)) {
   130ca:	f1b8 0f00 	cmp.w	r8, #0
   130ce:	d0ec      	beq.n	130aa <bt_id_set_adv_own_addr+0x56>
   130d0:	e7d9      	b.n	13086 <bt_id_set_adv_own_addr+0x32>
		if (options & BT_LE_ADV_OPT_USE_IDENTITY) {
   130d2:	074b      	lsls	r3, r1, #29
   130d4:	d50e      	bpl.n	130f4 <bt_id_set_adv_own_addr+0xa0>
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   130d6:	4e0b      	ldr	r6, [pc, #44]	; (13104 <bt_id_set_adv_own_addr+0xb0>)
   130d8:	ebc4 07c4 	rsb	r7, r4, r4, lsl #3
   130dc:	5df3      	ldrb	r3, [r6, r7]
   130de:	2b01      	cmp	r3, #1
   130e0:	d1e2      	bne.n	130a8 <bt_id_set_adv_own_addr+0x54>
				err = bt_id_set_adv_random_addr(adv, &id_addr->a);
   130e2:	2107      	movs	r1, #7
   130e4:	fb11 3104 	smlabb	r1, r1, r4, r3
   130e8:	4431      	add	r1, r6
   130ea:	f013 f8da 	bl	262a2 <bt_id_set_adv_random_addr>
			*own_addr_type = id_addr->type;
   130ee:	5df3      	ldrb	r3, [r6, r7]
   130f0:	702b      	strb	r3, [r5, #0]
		if (err) {
   130f2:	e7db      	b.n	130ac <bt_id_set_adv_own_addr+0x58>
			err = bt_id_set_adv_private_addr(adv);
   130f4:	f013 f8dd 	bl	262b2 <bt_id_set_adv_private_addr>
			*own_addr_type = BT_ADDR_LE_RANDOM;
   130f8:	2301      	movs	r3, #1
   130fa:	e7f9      	b.n	130f0 <bt_id_set_adv_own_addr+0x9c>
		return -EINVAL;
   130fc:	f06f 0015 	mvn.w	r0, #21
   13100:	e7d4      	b.n	130ac <bt_id_set_adv_own_addr+0x58>
   13102:	bf00      	nop
   13104:	20008000 	.word	0x20008000

00013108 <bt_id_init>:
}
#endif /* !defined(CONFIG_BT_SMP_OOB_LEGACY_PAIR_ONLY) */
#endif /* defined(CONFIG_BT_SMP) */

int bt_id_init(void)
{
   13108:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int err;

	if (!IS_ENABLED(CONFIG_BT_SETTINGS) && !bt_dev.id_count) {
   1310a:	4e13      	ldr	r6, [pc, #76]	; (13158 <bt_id_init+0x50>)
   1310c:	79f5      	ldrb	r5, [r6, #7]
   1310e:	b11d      	cbz	r5, 13118 <bt_id_init+0x10>

#if defined(CONFIG_BT_PRIVACY)
	k_work_init_delayable(&bt_dev.rpa_update, rpa_timeout);
#endif

	return 0;
   13110:	2400      	movs	r4, #0
}
   13112:	4620      	mov	r0, r4
   13114:	b004      	add	sp, #16
   13116:	bd70      	pop	{r4, r5, r6, pc}
		err = bt_setup_public_id_addr();
   13118:	f7ff ff08 	bl	12f2c <bt_setup_public_id_addr>
		if (err) {
   1311c:	4604      	mov	r4, r0
   1311e:	b150      	cbz	r0, 13136 <bt_id_init+0x2e>
			LOG_ERR("Unable to set identity address");
   13120:	4b0e      	ldr	r3, [pc, #56]	; (1315c <bt_id_init+0x54>)
			LOG_ERR("Unable to set random address");
   13122:	e9cd 5301 	strd	r5, r3, [sp, #4]
   13126:	2201      	movs	r2, #1
   13128:	462b      	mov	r3, r5
   1312a:	4628      	mov	r0, r5
   1312c:	490c      	ldr	r1, [pc, #48]	; (13160 <bt_id_init+0x58>)
   1312e:	9500      	str	r5, [sp, #0]
   13130:	f013 f85f 	bl	261f2 <z_log_msg_runtime_create.constprop.0>
			return err;
   13134:	e7ed      	b.n	13112 <bt_id_init+0xa>
	if (!IS_ENABLED(CONFIG_BT_SETTINGS) && !bt_dev.id_count) {
   13136:	79f5      	ldrb	r5, [r6, #7]
   13138:	2d00      	cmp	r5, #0
   1313a:	d1e9      	bne.n	13110 <bt_id_init+0x8>
		err = bt_setup_random_id_addr();
   1313c:	f7ff ff5c 	bl	12ff8 <bt_setup_random_id_addr>
		if (err) {
   13140:	4604      	mov	r4, r0
   13142:	2800      	cmp	r0, #0
   13144:	d1ec      	bne.n	13120 <bt_id_init+0x18>
		err = set_random_address(&bt_dev.id_addr[0].a);
   13146:	1c70      	adds	r0, r6, #1
   13148:	f7ff fc1c 	bl	12984 <set_random_address>
		if (err) {
   1314c:	4604      	mov	r4, r0
   1314e:	2800      	cmp	r0, #0
   13150:	d0de      	beq.n	13110 <bt_id_init+0x8>
			LOG_ERR("Unable to set random address");
   13152:	4b04      	ldr	r3, [pc, #16]	; (13164 <bt_id_init+0x5c>)
   13154:	e7e5      	b.n	13122 <bt_id_init+0x1a>
   13156:	bf00      	nop
   13158:	20008000 	.word	0x20008000
   1315c:	0002e00d 	.word	0x0002e00d
   13160:	0002a720 	.word	0x0002a720
   13164:	0002e02c 	.word	0x0002e02c

00013168 <hci_set_ad>:
	*data_len = set_data_len;
	return 0;
}

static int hci_set_ad(uint16_t hci_op, const struct bt_ad *ad, size_t ad_len)
{
   13168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1316c:	460c      	mov	r4, r1
   1316e:	b087      	sub	sp, #28
	struct bt_hci_cp_le_set_adv_data *set_data;
	struct net_buf *buf;
	int err;

	buf = bt_hci_cmd_create(hci_op, sizeof(*set_data));
   13170:	2120      	movs	r1, #32
{
   13172:	4692      	mov	sl, r2
   13174:	9004      	str	r0, [sp, #16]
	buf = bt_hci_cmd_create(hci_op, sizeof(*set_data));
   13176:	f7fe fcd5 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   1317a:	4605      	mov	r5, r0
   1317c:	2800      	cmp	r0, #0
   1317e:	d05a      	beq.n	13236 <hci_set_ad+0xce>
   13180:	2120      	movs	r1, #32
   13182:	300c      	adds	r0, #12
   13184:	f006 fa0c 	bl	195a0 <net_buf_simple_add>
__ssp_bos_icheck3(memset, void *, int)
   13188:	2220      	movs	r2, #32
   1318a:	4681      	mov	r9, r0
   1318c:	2100      	movs	r1, #0
   1318e:	f016 fb4a 	bl	29826 <memset>
	uint8_t set_data_len = 0;
   13192:	2600      	movs	r6, #0
	}

	set_data = net_buf_add(buf, sizeof(*set_data));
	(void)memset(set_data, 0, sizeof(*set_data));

	err = set_data_add_complete(set_data->data, BT_GAP_ADV_MAX_ADV_DATA_LEN,
   13194:	f109 0b01 	add.w	fp, r9, #1
	for (size_t i = 0; i < ad_len; i++) {
   13198:	eb04 0aca 	add.w	sl, r4, sl, lsl #3
		for (size_t j = 0; j < ad[i].len; j++) {
   1319c:	2300      	movs	r3, #0
   1319e:	f8d4 8000 	ldr.w	r8, [r4]
   131a2:	6862      	ldr	r2, [r4, #4]
   131a4:	4293      	cmp	r3, r2
   131a6:	d30c      	bcc.n	131c2 <hci_set_ad+0x5a>
	for (size_t i = 0; i < ad_len; i++) {
   131a8:	3408      	adds	r4, #8
   131aa:	45a2      	cmp	sl, r4
   131ac:	d1f6      	bne.n	1319c <hci_set_ad+0x34>
	if (err) {
		net_buf_unref(buf);
		return err;
	}

	return bt_hci_cmd_send_sync(hci_op, buf, NULL);
   131ae:	2200      	movs	r2, #0
   131b0:	4629      	mov	r1, r5
   131b2:	9804      	ldr	r0, [sp, #16]
	*data_len = set_data_len;
   131b4:	f889 6000 	strb.w	r6, [r9]
}
   131b8:	b007      	add	sp, #28
   131ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return bt_hci_cmd_send_sync(hci_op, buf, NULL);
   131be:	f7fe bcff 	b.w	11bc0 <bt_hci_cmd_send_sync>
			size_t len = data[j].data_len;
   131c2:	f898 2001 	ldrb.w	r2, [r8, #1]
			uint8_t type = data[j].type;
   131c6:	1cb0      	adds	r0, r6, #2
			if ((set_data_len + len + 2) > set_data_len_max) {
   131c8:	1811      	adds	r1, r2, r0
   131ca:	291f      	cmp	r1, #31
			uint8_t type = data[j].type;
   131cc:	f898 c000 	ldrb.w	ip, [r8]
			if ((set_data_len + len + 2) > set_data_len_max) {
   131d0:	d91a      	bls.n	13208 <hci_set_ad+0xa0>
				if (!(type == BT_DATA_NAME_COMPLETE &&
   131d2:	f1bc 0f09 	cmp.w	ip, #9
				ssize_t shortened_len = set_data_len_max -
   131d6:	f1c0 021f 	rsb	r2, r0, #31
				if (!(type == BT_DATA_NAME_COMPLETE &&
   131da:	d101      	bne.n	131e0 <hci_set_ad+0x78>
   131dc:	2a00      	cmp	r2, #0
   131de:	dc11      	bgt.n	13204 <hci_set_ad+0x9c>
					LOG_ERR("Too big advertising data");
   131e0:	4b16      	ldr	r3, [pc, #88]	; (1323c <hci_set_ad+0xd4>)
   131e2:	2201      	movs	r2, #1
   131e4:	9302      	str	r3, [sp, #8]
   131e6:	2300      	movs	r3, #0
   131e8:	4915      	ldr	r1, [pc, #84]	; (13240 <hci_set_ad+0xd8>)
   131ea:	4618      	mov	r0, r3
   131ec:	e9cd 3300 	strd	r3, r3, [sp]
   131f0:	f013 f8ae 	bl	26350 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   131f4:	4628      	mov	r0, r5
   131f6:	f006 f8b1 	bl	1935c <net_buf_unref>
					return -EINVAL;
   131fa:	f06f 0015 	mvn.w	r0, #21
}
   131fe:	b007      	add	sp, #28
   13200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				type = BT_DATA_NAME_SHORTENED;
   13204:	f04f 0c08 	mov.w	ip, #8
			set_data[set_data_len++] = len + 1;
   13208:	b2d7      	uxtb	r7, r2
   1320a:	1c79      	adds	r1, r7, #1
   1320c:	f80b 1006 	strb.w	r1, [fp, r6]
   13210:	1c71      	adds	r1, r6, #1
			set_data[set_data_len++] = type;
   13212:	b2c9      	uxtb	r1, r1
   13214:	f80b c001 	strb.w	ip, [fp, r1]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   13218:	f8d8 1004 	ldr.w	r1, [r8, #4]
   1321c:	fa5b f080 	uxtab	r0, fp, r0
   13220:	9305      	str	r3, [sp, #20]
			set_data_len += len;
   13222:	3702      	adds	r7, #2
   13224:	f016 fac5 	bl	297b2 <memcpy>
		for (size_t j = 0; j < ad[i].len; j++) {
   13228:	9b05      	ldr	r3, [sp, #20]
			set_data_len += len;
   1322a:	4437      	add	r7, r6
   1322c:	b2fe      	uxtb	r6, r7
		for (size_t j = 0; j < ad[i].len; j++) {
   1322e:	3301      	adds	r3, #1
   13230:	f108 0808 	add.w	r8, r8, #8
   13234:	e7b5      	b.n	131a2 <hci_set_ad+0x3a>
		return -ENOBUFS;
   13236:	f06f 0068 	mvn.w	r0, #104	; 0x68
   1323a:	e7e0      	b.n	131fe <hci_set_ad+0x96>
   1323c:	0002e04f 	.word	0x0002e04f
   13240:	0002a6d8 	.word	0x0002a6d8

00013244 <le_adv_start_add_conn>:
	return channel_map;
}

static int le_adv_start_add_conn(const struct bt_le_ext_adv *adv,
				 struct bt_conn **out_conn)
{
   13244:	b570      	push	{r4, r5, r6, lr}
	struct bt_conn *conn;

	bt_dev.adv_conn_id = adv->id;
   13246:	4605      	mov	r5, r0
   13248:	4b16      	ldr	r3, [pc, #88]	; (132a4 <le_adv_start_add_conn+0x60>)
   1324a:	f815 2b09 	ldrb.w	r2, [r5], #9
{
   1324e:	4604      	mov	r4, r0
	bt_dev.adv_conn_id = adv->id;
   13250:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
{
   13254:	460e      	mov	r6, r1
	return memcmp(a, b, sizeof(*a));
   13256:	2207      	movs	r2, #7
   13258:	4628      	mov	r0, r5
   1325a:	4913      	ldr	r1, [pc, #76]	; (132a8 <le_adv_start_add_conn+0x64>)
   1325c:	f016 fa99 	bl	29792 <memcmp>
   13260:	4603      	mov	r3, r0
   13262:	7820      	ldrb	r0, [r4, #0]

	if (bt_addr_le_eq(&adv->target_addr, BT_ADDR_LE_ANY)) {
   13264:	b96b      	cbnz	r3, 13282 <le_adv_start_add_conn+0x3e>
		/* Undirected advertising */
		conn = bt_conn_add_le(adv->id, BT_ADDR_LE_NONE);
   13266:	4911      	ldr	r1, [pc, #68]	; (132ac <le_adv_start_add_conn+0x68>)
   13268:	f001 fa0c 	bl	14684 <bt_conn_add_le>
		if (!conn) {
   1326c:	4604      	mov	r4, r0
   1326e:	b910      	cbnz	r0, 13276 <le_adv_start_add_conn+0x32>
			return -ENOMEM;
   13270:	f06f 000b 	mvn.w	r0, #11
	}

	bt_conn_set_state(conn, BT_CONN_CONNECTING_DIR_ADV);
	*out_conn = conn;
	return 0;
}
   13274:	bd70      	pop	{r4, r5, r6, pc}
		bt_conn_set_state(conn, BT_CONN_CONNECTING_ADV);
   13276:	2104      	movs	r1, #4
   13278:	f000 ff8e 	bl	14198 <bt_conn_set_state>
		return 0;
   1327c:	2000      	movs	r0, #0
		*out_conn = conn;
   1327e:	6034      	str	r4, [r6, #0]
   13280:	e7f8      	b.n	13274 <le_adv_start_add_conn+0x30>
	if (bt_conn_exists_le(adv->id, &adv->target_addr)) {
   13282:	4629      	mov	r1, r5
   13284:	f001 fa36 	bl	146f4 <bt_conn_exists_le>
   13288:	b940      	cbnz	r0, 1329c <le_adv_start_add_conn+0x58>
	conn = bt_conn_add_le(adv->id, &adv->target_addr);
   1328a:	7820      	ldrb	r0, [r4, #0]
   1328c:	4629      	mov	r1, r5
   1328e:	f001 f9f9 	bl	14684 <bt_conn_add_le>
	if (!conn) {
   13292:	4604      	mov	r4, r0
   13294:	2800      	cmp	r0, #0
   13296:	d0eb      	beq.n	13270 <le_adv_start_add_conn+0x2c>
	bt_conn_set_state(conn, BT_CONN_CONNECTING_DIR_ADV);
   13298:	2105      	movs	r1, #5
   1329a:	e7ed      	b.n	13278 <le_adv_start_add_conn+0x34>
		return -EINVAL;
   1329c:	f06f 0015 	mvn.w	r0, #21
   132a0:	e7e8      	b.n	13274 <le_adv_start_add_conn+0x30>
   132a2:	bf00      	nop
   132a4:	20008000 	.word	0x20008000
   132a8:	0002d637 	.word	0x0002d637
   132ac:	0002d630 	.word	0x0002d630

000132b0 <valid_adv_param>:
{
   132b0:	b538      	push	{r3, r4, r5, lr}
	if (param->options & BT_LE_ADV_OPT_EXT_ADV) {
   132b2:	6843      	ldr	r3, [r0, #4]
{
   132b4:	4604      	mov	r4, r0
	if (param->options & BT_LE_ADV_OPT_EXT_ADV) {
   132b6:	0558      	lsls	r0, r3, #21
   132b8:	d501      	bpl.n	132be <valid_adv_param+0xe>
		return false;
   132ba:	2000      	movs	r0, #0
}
   132bc:	bd38      	pop	{r3, r4, r5, pc}
	if (param->peer && !(param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   132be:	6922      	ldr	r2, [r4, #16]
   132c0:	b10a      	cbz	r2, 132c6 <valid_adv_param+0x16>
   132c2:	07d9      	lsls	r1, r3, #31
   132c4:	d5f9      	bpl.n	132ba <valid_adv_param+0xa>
	if (param->id >= bt_dev.id_count ||
   132c6:	4d19      	ldr	r5, [pc, #100]	; (1332c <valid_adv_param+0x7c>)
   132c8:	7820      	ldrb	r0, [r4, #0]
   132ca:	79eb      	ldrb	r3, [r5, #7]
   132cc:	4283      	cmp	r3, r0
   132ce:	d9f4      	bls.n	132ba <valid_adv_param+0xa>
	    bt_addr_le_eq(&bt_dev.id_addr[param->id], BT_ADDR_LE_ANY)) {
   132d0:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   132d4:	2207      	movs	r2, #7
   132d6:	4916      	ldr	r1, [pc, #88]	; (13330 <valid_adv_param+0x80>)
   132d8:	4428      	add	r0, r5
   132da:	f016 fa5a 	bl	29792 <memcmp>
	if (param->id >= bt_dev.id_count ||
   132de:	2800      	cmp	r0, #0
   132e0:	d0eb      	beq.n	132ba <valid_adv_param+0xa>
	if (!(param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   132e2:	6860      	ldr	r0, [r4, #4]
   132e4:	07c2      	lsls	r2, r0, #31
   132e6:	d406      	bmi.n	132f6 <valid_adv_param+0x46>
		if (bt_dev.hci_version < BT_HCI_VERSION_5_0 &&
   132e8:	f895 3068 	ldrb.w	r3, [r5, #104]	; 0x68
   132ec:	2b08      	cmp	r3, #8
   132ee:	d802      	bhi.n	132f6 <valid_adv_param+0x46>
   132f0:	68a3      	ldr	r3, [r4, #8]
   132f2:	2b9f      	cmp	r3, #159	; 0x9f
   132f4:	d9e1      	bls.n	132ba <valid_adv_param+0xa>
	if ((param->options & (BT_LE_ADV_OPT_DIR_MODE_LOW_DUTY |
   132f6:	f010 0f30 	tst.w	r0, #48	; 0x30
   132fa:	d002      	beq.n	13302 <valid_adv_param+0x52>
			       BT_LE_ADV_OPT_DIR_ADDR_RPA)) &&
   132fc:	6923      	ldr	r3, [r4, #16]
   132fe:	2b00      	cmp	r3, #0
   13300:	d0db      	beq.n	132ba <valid_adv_param+0xa>
	if ((param->options & BT_LE_ADV_OPT_DIR_MODE_LOW_DUTY) ||
   13302:	06c3      	lsls	r3, r0, #27
   13304:	d401      	bmi.n	1330a <valid_adv_param+0x5a>
   13306:	6923      	ldr	r3, [r4, #16]
   13308:	b943      	cbnz	r3, 1331c <valid_adv_param+0x6c>
		if (param->interval_min > param->interval_max ||
   1330a:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
   1330e:	429a      	cmp	r2, r3
   13310:	d8d3      	bhi.n	132ba <valid_adv_param+0xa>
   13312:	2a1f      	cmp	r2, #31
   13314:	d9d1      	bls.n	132ba <valid_adv_param+0xa>
		    param->interval_min < 0x0020 ||
   13316:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
   1331a:	d8ce      	bhi.n	132ba <valid_adv_param+0xa>
	    (param->options & BT_LE_ADV_OPT_DISABLE_CHAN_38) &&
   1331c:	f400 3060 	and.w	r0, r0, #229376	; 0x38000
	if ((param->options & BT_LE_ADV_OPT_DISABLE_CHAN_37) &&
   13320:	f5b0 3060 	subs.w	r0, r0, #229376	; 0x38000
   13324:	bf18      	it	ne
   13326:	2001      	movne	r0, #1
   13328:	e7c8      	b.n	132bc <valid_adv_param+0xc>
   1332a:	bf00      	nop
   1332c:	20008000 	.word	0x20008000
   13330:	0002d637 	.word	0x0002d637

00013334 <bt_le_ext_adv_foreach>:
{
   13334:	4603      	mov	r3, r0
	func(&bt_dev.adv, data);
   13336:	4801      	ldr	r0, [pc, #4]	; (1333c <bt_le_ext_adv_foreach+0x8>)
   13338:	4718      	bx	r3
   1333a:	bf00      	nop
   1333c:	20008018 	.word	0x20008018

00013340 <bt_le_adv_lookup_legacy>:
}
   13340:	4800      	ldr	r0, [pc, #0]	; (13344 <bt_le_adv_lookup_legacy+0x4>)
   13342:	4770      	bx	lr
   13344:	20008018 	.word	0x20008018

00013348 <bt_le_adv_start_legacy>:

int bt_le_adv_start_legacy(struct bt_le_ext_adv *adv,
			   const struct bt_le_adv_param *param,
			   const struct bt_data *ad, size_t ad_len,
			   const struct bt_data *sd, size_t sd_len)
{
   13348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1334c:	b08d      	sub	sp, #52	; 0x34
   1334e:	9305      	str	r3, [sp, #20]
	struct bt_hci_cp_le_set_adv_param set_param;
	struct bt_conn *conn = NULL;
   13350:	2300      	movs	r3, #0
	struct net_buf *buf;
	bool dir_adv = (param->peer != NULL), scannable = false;
   13352:	f8d1 a010 	ldr.w	sl, [r1, #16]
{
   13356:	4606      	mov	r6, r0
	bool dir_adv = (param->peer != NULL), scannable = false;
   13358:	ebba 0403 	subs.w	r4, sl, r3
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
   1335c:	4890      	ldr	r0, [pc, #576]	; (135a0 <bt_le_adv_start_legacy+0x258>)
   1335e:	bf18      	it	ne
   13360:	2401      	movne	r4, #1
	struct bt_conn *conn = NULL;
   13362:	9307      	str	r3, [sp, #28]
   13364:	f012 ffdf 	bl	26326 <atomic_get>
	enum adv_name_type name_type;

	int err;

	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   13368:	0747      	lsls	r7, r0, #29
{
   1336a:	460d      	mov	r5, r1
   1336c:	4693      	mov	fp, r2
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   1336e:	f140 810d 	bpl.w	1358c <bt_le_adv_start_legacy+0x244>
		return -EAGAIN;
	}

	if (!valid_adv_param(param)) {
   13372:	4608      	mov	r0, r1
   13374:	f7ff ff9c 	bl	132b0 <valid_adv_param>
   13378:	b928      	cbnz	r0, 13386 <bt_le_adv_start_legacy+0x3e>
		return -EINVAL;
   1337a:	f06f 0415 	mvn.w	r4, #21

	atomic_set_bit_to(adv->flags, BT_ADV_USE_IDENTITY,
			  param->options & BT_LE_ADV_OPT_USE_IDENTITY);

	return 0;
}
   1337e:	4620      	mov	r0, r4
   13380:	b00d      	add	sp, #52	; 0x34
   13382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!bt_id_adv_random_addr_check(param)) {
   13386:	4628      	mov	r0, r5
   13388:	f012 ffaa 	bl	262e0 <bt_id_adv_random_addr_check>
   1338c:	4681      	mov	r9, r0
   1338e:	2800      	cmp	r0, #0
   13390:	d0f3      	beq.n	1337a <bt_le_adv_start_legacy+0x32>
	if (atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   13392:	f106 0810 	add.w	r8, r6, #16
   13396:	4640      	mov	r0, r8
   13398:	f012 ffc5 	bl	26326 <atomic_get>
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   1339c:	f3c0 13c0 	ubfx	r3, r0, #7, #1
   133a0:	0600      	lsls	r0, r0, #24
   133a2:	f100 80f6 	bmi.w	13592 <bt_le_adv_start_legacy+0x24a>
	(void)memset(&set_param, 0, sizeof(set_param));
   133a6:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
   133aa:	f8cd 302b 	str.w	r3, [sp, #43]	; 0x2b
	set_param.min_interval = sys_cpu_to_le16(param->interval_min);
   133ae:	68ab      	ldr	r3, [r5, #8]
	set_param.channel_map  = get_adv_channel_map(param->options);
   133b0:	6868      	ldr	r0, [r5, #4]
	set_param.min_interval = sys_cpu_to_le16(param->interval_min);
   133b2:	f8ad 3020 	strh.w	r3, [sp, #32]
	set_param.max_interval = sys_cpu_to_le16(param->interval_max);
   133b6:	68eb      	ldr	r3, [r5, #12]
   133b8:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
	set_param.channel_map  = get_adv_channel_map(param->options);
   133bc:	f012 ffa4 	bl	26308 <get_adv_channel_map>
	if (adv->id != param->id) {
   133c0:	7832      	ldrb	r2, [r6, #0]
   133c2:	782b      	ldrb	r3, [r5, #0]
	set_param.channel_map  = get_adv_channel_map(param->options);
   133c4:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
	if (adv->id != param->id) {
   133c8:	429a      	cmp	r2, r3
   133ca:	d004      	beq.n	133d6 <bt_le_adv_start_legacy+0x8e>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   133cc:	f46f 5100 	mvn.w	r1, #8192	; 0x2000
   133d0:	4873      	ldr	r0, [pc, #460]	; (135a0 <bt_le_adv_start_legacy+0x258>)
   133d2:	f012 ffab 	bl	2632c <atomic_and>
	adv->id = param->id;
   133d6:	782b      	ldrb	r3, [r5, #0]
	bt_dev.adv_conn_id = adv->id;
   133d8:	4a72      	ldr	r2, [pc, #456]	; (135a4 <bt_le_adv_start_legacy+0x25c>)
	adv->id = param->id;
   133da:	7033      	strb	r3, [r6, #0]
	bt_dev.adv_conn_id = adv->id;
   133dc:	f882 3067 	strb.w	r3, [r2, #103]	; 0x67
	err = bt_id_set_adv_own_addr(adv, param->options, dir_adv,
   133e0:	4630      	mov	r0, r6
   133e2:	4622      	mov	r2, r4
   133e4:	6869      	ldr	r1, [r5, #4]
   133e6:	f10d 0325 	add.w	r3, sp, #37	; 0x25
   133ea:	f7ff fe33 	bl	13054 <bt_id_set_adv_own_addr>
	if (err) {
   133ee:	4604      	mov	r4, r0
   133f0:	2800      	cmp	r0, #0
   133f2:	d1c4      	bne.n	1337e <bt_le_adv_start_legacy+0x36>
		bt_addr_le_copy(&adv->target_addr, param->peer);
   133f4:	f106 0009 	add.w	r0, r6, #9
	if (dir_adv) {
   133f8:	f1ba 0f00 	cmp.w	sl, #0
   133fc:	d013      	beq.n	13426 <bt_le_adv_start_legacy+0xde>
		bt_addr_le_copy(&adv->target_addr, param->peer);
   133fe:	6929      	ldr	r1, [r5, #16]
   13400:	f012 ff9f 	bl	26342 <bt_addr_le_copy>
	name_type = get_adv_name_type_param(param);
   13404:	4628      	mov	r0, r5
   13406:	f013 f837 	bl	26478 <get_adv_name_type_param>
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   1340a:	686b      	ldr	r3, [r5, #4]
	name_type = get_adv_name_type_param(param);
   1340c:	4607      	mov	r7, r0
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   1340e:	07d9      	lsls	r1, r3, #31
   13410:	d416      	bmi.n	13440 <bt_le_adv_start_legacy+0xf8>
	} else if ((param->options & BT_LE_ADV_OPT_SCANNABLE) || sd ||
   13412:	059b      	lsls	r3, r3, #22
   13414:	d403      	bmi.n	1341e <bt_le_adv_start_legacy+0xd6>
   13416:	9b16      	ldr	r3, [sp, #88]	; 0x58
   13418:	b90b      	cbnz	r3, 1341e <bt_le_adv_start_legacy+0xd6>
   1341a:	2f02      	cmp	r7, #2
   1341c:	d159      	bne.n	134d2 <bt_le_adv_start_legacy+0x18a>
		set_param.type = BT_HCI_ADV_SCAN_IND;
   1341e:	2302      	movs	r3, #2
   13420:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   13424:	e019      	b.n	1345a <bt_le_adv_start_legacy+0x112>
		bt_addr_le_copy(&adv->target_addr, BT_ADDR_LE_ANY);
   13426:	4960      	ldr	r1, [pc, #384]	; (135a8 <bt_le_adv_start_legacy+0x260>)
   13428:	f012 ff8b 	bl	26342 <bt_addr_le_copy>
	name_type = get_adv_name_type_param(param);
   1342c:	4628      	mov	r0, r5
   1342e:	f013 f823 	bl	26478 <get_adv_name_type_param>
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   13432:	686b      	ldr	r3, [r5, #4]
	name_type = get_adv_name_type_param(param);
   13434:	4607      	mov	r7, r0
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   13436:	07da      	lsls	r2, r3, #31
   13438:	d5eb      	bpl.n	13412 <bt_le_adv_start_legacy+0xca>
			set_param.type = BT_HCI_ADV_IND;
   1343a:	f88d a024 	strb.w	sl, [sp, #36]	; 0x24
   1343e:	e00c      	b.n	1345a <bt_le_adv_start_legacy+0x112>
				set_param.type = BT_HCI_ADV_DIRECT_IND_LOW_DUTY;
   13440:	f013 0f10 	tst.w	r3, #16
   13444:	bf0c      	ite	eq
   13446:	2301      	moveq	r3, #1
   13448:	2304      	movne	r3, #4
			bt_addr_le_copy(&set_param.direct_addr, param->peer);
   1344a:	6929      	ldr	r1, [r5, #16]
   1344c:	f10d 0026 	add.w	r0, sp, #38	; 0x26
   13450:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	bool dir_adv = (param->peer != NULL), scannable = false;
   13454:	46a1      	mov	r9, r4
			bt_addr_le_copy(&set_param.direct_addr, param->peer);
   13456:	f012 ff74 	bl	26342 <bt_addr_le_copy>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_PARAM, sizeof(set_param));
   1345a:	210f      	movs	r1, #15
   1345c:	f242 0006 	movw	r0, #8198	; 0x2006
   13460:	f7fe fb60 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   13464:	4604      	mov	r4, r0
   13466:	2800      	cmp	r0, #0
   13468:	f000 8096 	beq.w	13598 <bt_le_adv_start_legacy+0x250>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1346c:	220f      	movs	r2, #15
   1346e:	a908      	add	r1, sp, #32
   13470:	300c      	adds	r0, #12
   13472:	f014 fc26 	bl	27cc2 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADV_PARAM, buf, NULL);
   13476:	4621      	mov	r1, r4
   13478:	2200      	movs	r2, #0
   1347a:	f242 0006 	movw	r0, #8198	; 0x2006
   1347e:	f7fe fb9f 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   13482:	4604      	mov	r4, r0
   13484:	2800      	cmp	r0, #0
   13486:	f47f af7a 	bne.w	1337e <bt_le_adv_start_legacy+0x36>
	if (!dir_adv) {
   1348a:	f1ba 0f00 	cmp.w	sl, #0
   1348e:	d026      	beq.n	134de <bt_le_adv_start_legacy+0x196>
	    (param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   13490:	686b      	ldr	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   13492:	07dc      	lsls	r4, r3, #31
   13494:	d431      	bmi.n	134fa <bt_le_adv_start_legacy+0x1b2>
	return bt_le_adv_set_enable_legacy(adv, enable);
   13496:	4630      	mov	r0, r6
   13498:	2101      	movs	r1, #1
   1349a:	f012 fffd 	bl	26498 <bt_le_adv_set_enable_legacy>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   1349e:	9e07      	ldr	r6, [sp, #28]
	if (err) {
   134a0:	4604      	mov	r4, r0
   134a2:	2800      	cmp	r0, #0
   134a4:	d06a      	beq.n	1357c <bt_le_adv_start_legacy+0x234>
		LOG_ERR("Failed to start advertiser");
   134a6:	2500      	movs	r5, #0
   134a8:	4b40      	ldr	r3, [pc, #256]	; (135ac <bt_le_adv_start_legacy+0x264>)
   134aa:	2201      	movs	r2, #1
   134ac:	9302      	str	r3, [sp, #8]
   134ae:	4628      	mov	r0, r5
   134b0:	462b      	mov	r3, r5
   134b2:	e9cd 5500 	strd	r5, r5, [sp]
   134b6:	493e      	ldr	r1, [pc, #248]	; (135b0 <bt_le_adv_start_legacy+0x268>)
   134b8:	f012 ff4a 	bl	26350 <z_log_msg_runtime_create.constprop.0>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   134bc:	2e00      	cmp	r6, #0
   134be:	f43f af5e 	beq.w	1337e <bt_le_adv_start_legacy+0x36>
			bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   134c2:	4630      	mov	r0, r6
   134c4:	4629      	mov	r1, r5
   134c6:	f000 fe67 	bl	14198 <bt_conn_set_state>
			bt_conn_unref(conn);
   134ca:	4630      	mov	r0, r6
   134cc:	f000 fe2c 	bl	14128 <bt_conn_unref>
   134d0:	e755      	b.n	1337e <bt_le_adv_start_legacy+0x36>
		set_param.type = BT_HCI_ADV_NONCONN_IND;
   134d2:	2303      	movs	r3, #3
	bool dir_adv = (param->peer != NULL), scannable = false;
   134d4:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
		set_param.type = BT_HCI_ADV_NONCONN_IND;
   134d8:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   134dc:	e7bd      	b.n	1345a <bt_le_adv_start_legacy+0x112>
		err = le_adv_update(adv, ad, ad_len, sd, sd_len, false,
   134de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   134e0:	4659      	mov	r1, fp
   134e2:	9300      	str	r3, [sp, #0]
   134e4:	4630      	mov	r0, r6
   134e6:	e9cd 9701 	strd	r9, r7, [sp, #4]
   134ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
   134ec:	9a05      	ldr	r2, [sp, #20]
   134ee:	f012 ff51 	bl	26394 <le_adv_update.constprop.0>
		if (err) {
   134f2:	4604      	mov	r4, r0
   134f4:	2800      	cmp	r0, #0
   134f6:	d0cb      	beq.n	13490 <bt_le_adv_start_legacy+0x148>
   134f8:	e741      	b.n	1337e <bt_le_adv_start_legacy+0x36>
		err = le_adv_start_add_conn(adv, &conn);
   134fa:	4630      	mov	r0, r6
   134fc:	a907      	add	r1, sp, #28
   134fe:	f7ff fea1 	bl	13244 <le_adv_start_add_conn>
		if (err) {
   13502:	4604      	mov	r4, r0
   13504:	2800      	cmp	r0, #0
   13506:	d0c6      	beq.n	13496 <bt_le_adv_start_legacy+0x14e>
			if (err == -ENOMEM && !dir_adv &&
   13508:	f110 0f0c 	cmn.w	r0, #12
   1350c:	f47f af37 	bne.w	1337e <bt_le_adv_start_legacy+0x36>
   13510:	f1ba 0f00 	cmp.w	sl, #0
   13514:	f47f af33 	bne.w	1337e <bt_le_adv_start_legacy+0x36>
			    !(param->options & BT_LE_ADV_OPT_ONE_TIME)) {
   13518:	686b      	ldr	r3, [r5, #4]
			if (err == -ENOMEM && !dir_adv &&
   1351a:	0798      	lsls	r0, r3, #30
   1351c:	f53f af2f 	bmi.w	1337e <bt_le_adv_start_legacy+0x36>
	atomic_set_bit_to(adv->flags, BT_ADV_PERSIST, !dir_adv &&
   13520:	686c      	ldr	r4, [r5, #4]
   13522:	f084 0402 	eor.w	r4, r4, #2
   13526:	f3c4 0440 	ubfx	r4, r4, #1, #1
   1352a:	f004 0201 	and.w	r2, r4, #1
   1352e:	210e      	movs	r1, #14
   13530:	4640      	mov	r0, r8
   13532:	f012 ff1c 	bl	2636e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_INCLUDE_NAME_AD,
   13536:	1e7b      	subs	r3, r7, #1
   13538:	425a      	negs	r2, r3
   1353a:	415a      	adcs	r2, r3
   1353c:	2108      	movs	r1, #8
   1353e:	4640      	mov	r0, r8
   13540:	f012 ff15 	bl	2636e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_INCLUDE_NAME_SD,
   13544:	1eb9      	subs	r1, r7, #2
   13546:	424a      	negs	r2, r1
   13548:	414a      	adcs	r2, r1
   1354a:	4640      	mov	r0, r8
   1354c:	2109      	movs	r1, #9
   1354e:	f012 ff0e 	bl	2636e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_CONNECTABLE,
   13552:	686a      	ldr	r2, [r5, #4]
   13554:	210a      	movs	r1, #10
   13556:	4640      	mov	r0, r8
   13558:	f002 0201 	and.w	r2, r2, #1
   1355c:	f012 ff07 	bl	2636e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_SCANNABLE, scannable);
   13560:	464a      	mov	r2, r9
   13562:	210b      	movs	r1, #11
   13564:	4640      	mov	r0, r8
   13566:	f012 ff02 	bl	2636e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_USE_IDENTITY,
   1356a:	686a      	ldr	r2, [r5, #4]
   1356c:	210d      	movs	r1, #13
   1356e:	4640      	mov	r0, r8
   13570:	f3c2 0280 	ubfx	r2, r2, #2, #1
   13574:	f012 fefb 	bl	2636e <atomic_set_bit_to>
	return 0;
   13578:	2400      	movs	r4, #0
   1357a:	e700      	b.n	1337e <bt_le_adv_start_legacy+0x36>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   1357c:	b116      	cbz	r6, 13584 <bt_le_adv_start_legacy+0x23c>
		bt_conn_unref(conn);
   1357e:	4630      	mov	r0, r6
   13580:	f000 fdd2 	bl	14128 <bt_conn_unref>
	atomic_set_bit_to(adv->flags, BT_ADV_PERSIST, !dir_adv &&
   13584:	f1ba 0f00 	cmp.w	sl, #0
   13588:	d1cf      	bne.n	1352a <bt_le_adv_start_legacy+0x1e2>
   1358a:	e7c9      	b.n	13520 <bt_le_adv_start_legacy+0x1d8>
		return -EAGAIN;
   1358c:	f06f 040a 	mvn.w	r4, #10
   13590:	e6f5      	b.n	1337e <bt_le_adv_start_legacy+0x36>
		return -EALREADY;
   13592:	f06f 0477 	mvn.w	r4, #119	; 0x77
   13596:	e6f2      	b.n	1337e <bt_le_adv_start_legacy+0x36>
		return -ENOBUFS;
   13598:	f06f 0468 	mvn.w	r4, #104	; 0x68
   1359c:	e6ef      	b.n	1337e <bt_le_adv_start_legacy+0x36>
   1359e:	bf00      	nop
   135a0:	200080cc 	.word	0x200080cc
   135a4:	20008000 	.word	0x20008000
   135a8:	0002d637 	.word	0x0002d637
   135ac:	0002e068 	.word	0x0002e068
   135b0:	0002a6d8 	.word	0x0002a6d8

000135b4 <bt_le_adv_start>:
}

int bt_le_adv_start(const struct bt_le_adv_param *param,
		    const struct bt_data *ad, size_t ad_len,
		    const struct bt_data *sd, size_t sd_len)
{
   135b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
   135b6:	4615      	mov	r5, r2

	if (IS_ENABLED(CONFIG_BT_EXT_ADV) &&
	    BT_DEV_FEAT_LE_EXT_ADV(bt_dev.le.features)) {
		err = bt_le_adv_start_ext(adv, param, ad, ad_len, sd, sd_len);
	} else {
		err = bt_le_adv_start_legacy(adv, param, ad, ad_len, sd, sd_len);
   135b8:	9a06      	ldr	r2, [sp, #24]
{
   135ba:	460c      	mov	r4, r1
		err = bt_le_adv_start_legacy(adv, param, ad, ad_len, sd, sd_len);
   135bc:	e9cd 3200 	strd	r3, r2, [sp]
   135c0:	462b      	mov	r3, r5
   135c2:	460a      	mov	r2, r1
   135c4:	4601      	mov	r1, r0
   135c6:	4811      	ldr	r0, [pc, #68]	; (1360c <bt_le_adv_start+0x58>)
   135c8:	f7ff febe 	bl	13348 <bt_le_adv_start_legacy>
   135cc:	4621      	mov	r1, r4
   135ce:	4606      	mov	r6, r0
	for (i = 0; i < ad_len; i++) {
   135d0:	2300      	movs	r3, #0
		if (ad[i].type == BT_DATA_FLAGS &&
   135d2:	f240 1001 	movw	r0, #257	; 0x101
	for (i = 0; i < ad_len; i++) {
   135d6:	429d      	cmp	r5, r3
   135d8:	d102      	bne.n	135e0 <bt_le_adv_start+0x2c>
		k_work_reschedule(&adv->lim_adv_timeout_work,
				  K_SECONDS(CONFIG_BT_LIM_ADV_TIMEOUT));
	}

	return err;
}
   135da:	4630      	mov	r0, r6
   135dc:	b002      	add	sp, #8
   135de:	bd70      	pop	{r4, r5, r6, pc}
		if (ad[i].type == BT_DATA_FLAGS &&
   135e0:	880a      	ldrh	r2, [r1, #0]
   135e2:	4282      	cmp	r2, r0
   135e4:	d104      	bne.n	135f0 <bt_le_adv_start+0x3c>
		    ad[i].data != NULL) {
   135e6:	684a      	ldr	r2, [r1, #4]
		    ad[i].data_len == sizeof(uint8_t) &&
   135e8:	b112      	cbz	r2, 135f0 <bt_le_adv_start+0x3c>
			if (ad[i].data[0] & BT_LE_AD_LIMITED) {
   135ea:	7812      	ldrb	r2, [r2, #0]
   135ec:	07d2      	lsls	r2, r2, #31
   135ee:	d402      	bmi.n	135f6 <bt_le_adv_start+0x42>
	for (i = 0; i < ad_len; i++) {
   135f0:	3301      	adds	r3, #1
   135f2:	3108      	adds	r1, #8
   135f4:	e7ef      	b.n	135d6 <bt_le_adv_start+0x22>
		k_work_init_delayable(&adv->lim_adv_timeout_work, adv_timeout);
   135f6:	4906      	ldr	r1, [pc, #24]	; (13610 <bt_le_adv_start+0x5c>)
   135f8:	4806      	ldr	r0, [pc, #24]	; (13614 <bt_le_adv_start+0x60>)
   135fa:	f00d f891 	bl	20720 <k_work_init_delayable>
		k_work_reschedule(&adv->lim_adv_timeout_work,
   135fe:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   13602:	2300      	movs	r3, #0
   13604:	4803      	ldr	r0, [pc, #12]	; (13614 <bt_le_adv_start+0x60>)
   13606:	f00d f9a7 	bl	20958 <k_work_reschedule>
   1360a:	e7e6      	b.n	135da <bt_le_adv_start+0x26>
   1360c:	20008018 	.word	0x20008018
   13610:	0001369d 	.word	0x0001369d
   13614:	20008030 	.word	0x20008030

00013618 <bt_le_adv_stop>:

int bt_le_adv_stop(void)
{
   13618:	b510      	push	{r4, lr}
	if (!adv) {
		LOG_ERR("No valid legacy adv");
		return 0;
	}

	(void)bt_le_lim_adv_cancel_timeout(adv);
   1361a:	481a      	ldr	r0, [pc, #104]	; (13684 <bt_le_adv_stop+0x6c>)
   1361c:	f012 ff63 	bl	264e6 <bt_le_lim_adv_cancel_timeout>
   13620:	f46f 4180 	mvn.w	r1, #16384	; 0x4000
   13624:	4818      	ldr	r0, [pc, #96]	; (13688 <bt_le_adv_stop+0x70>)
   13626:	f012 fe81 	bl	2632c <atomic_and>
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
   1362a:	4817      	ldr	r0, [pc, #92]	; (13688 <bt_le_adv_stop+0x70>)
   1362c:	f012 fe7b 	bl	26326 <atomic_get>
   13630:	4603      	mov	r3, r0
	/* Make sure advertising is not re-enabled later even if it's not
	 * currently enabled (i.e. BT_DEV_ADVERTISING is not set).
	 */
	atomic_clear_bit(adv->flags, BT_ADV_PERSIST);

	if (!atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   13632:	061a      	lsls	r2, r3, #24
   13634:	f3c0 10c0 	ubfx	r0, r0, #7, #1
   13638:	d523      	bpl.n	13682 <bt_le_adv_stop+0x6a>
   1363a:	4813      	ldr	r0, [pc, #76]	; (13688 <bt_le_adv_stop+0x70>)
   1363c:	f012 fe73 	bl	26326 <atomic_get>
		 */
		bt_le_adv_delete_legacy();
		return 0;
	}

	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   13640:	0543      	lsls	r3, r0, #21
   13642:	d514      	bpl.n	1366e <bt_le_adv_stop+0x56>
   13644:	2207      	movs	r2, #7
   13646:	4911      	ldr	r1, [pc, #68]	; (1368c <bt_le_adv_stop+0x74>)
   13648:	4811      	ldr	r0, [pc, #68]	; (13690 <bt_le_adv_stop+0x78>)
   1364a:	f016 f8a2 	bl	29792 <memcmp>
   1364e:	4b11      	ldr	r3, [pc, #68]	; (13694 <bt_le_adv_stop+0x7c>)
	if (bt_addr_le_eq(&adv->target_addr, BT_ADDR_LE_ANY)) {
   13650:	b998      	cbnz	r0, 1367a <bt_le_adv_stop+0x62>
		conn = bt_conn_lookup_state_le(adv->id, BT_ADDR_LE_NONE,
   13652:	2204      	movs	r2, #4
   13654:	4910      	ldr	r1, [pc, #64]	; (13698 <bt_le_adv_stop+0x80>)
		conn = bt_conn_lookup_state_le(adv->id, &adv->target_addr,
   13656:	7e18      	ldrb	r0, [r3, #24]
   13658:	f001 f872 	bl	14740 <bt_conn_lookup_state_le>
   1365c:	4604      	mov	r4, r0
	if (conn) {
   1365e:	b130      	cbz	r0, 1366e <bt_le_adv_stop+0x56>
		conn->err = status;
   13660:	2100      	movs	r1, #0
   13662:	7301      	strb	r1, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   13664:	f000 fd98 	bl	14198 <bt_conn_set_state>
		bt_conn_unref(conn);
   13668:	4620      	mov	r0, r4
   1366a:	f000 fd5d 	bl	14128 <bt_conn_unref>
		}
	}
#endif /* defined(CONFIG_BT_OBSERVER) */

	return 0;
}
   1366e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		err = bt_le_adv_set_enable_legacy(adv, false);
   13672:	2100      	movs	r1, #0
   13674:	4803      	ldr	r0, [pc, #12]	; (13684 <bt_le_adv_stop+0x6c>)
   13676:	f012 bf0f 	b.w	26498 <bt_le_adv_set_enable_legacy>
		conn = bt_conn_lookup_state_le(adv->id, &adv->target_addr,
   1367a:	2205      	movs	r2, #5
   1367c:	f103 0121 	add.w	r1, r3, #33	; 0x21
   13680:	e7e9      	b.n	13656 <bt_le_adv_stop+0x3e>
}
   13682:	bd10      	pop	{r4, pc}
   13684:	20008018 	.word	0x20008018
   13688:	20008028 	.word	0x20008028
   1368c:	0002d637 	.word	0x0002d637
   13690:	20008021 	.word	0x20008021
   13694:	20008000 	.word	0x20008000
   13698:	0002d630 	.word	0x0002d630

0001369c <adv_timeout>:
}
#endif /* defined(CONFIG_BT_EXT_ADV) */


static void adv_timeout(struct k_work *work)
{
   1369c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		err = bt_le_adv_stop();
	} else {
		err = bt_le_ext_adv_stop(adv);
	}
#else
	err = bt_le_adv_stop();
   1369e:	f7ff ffbb 	bl	13618 <bt_le_adv_stop>
#endif
	LOG_WRN("Failed to stop advertising: %d", err);
   136a2:	4b07      	ldr	r3, [pc, #28]	; (136c0 <adv_timeout+0x24>)
   136a4:	9003      	str	r0, [sp, #12]
   136a6:	9302      	str	r3, [sp, #8]
   136a8:	2300      	movs	r3, #0
   136aa:	2202      	movs	r2, #2
   136ac:	4618      	mov	r0, r3
   136ae:	e9cd 3300 	strd	r3, r3, [sp]
   136b2:	4904      	ldr	r1, [pc, #16]	; (136c4 <adv_timeout+0x28>)
   136b4:	f012 fe4c 	bl	26350 <z_log_msg_runtime_create.constprop.0>
}
   136b8:	b005      	add	sp, #20
   136ba:	f85d fb04 	ldr.w	pc, [sp], #4
   136be:	bf00      	nop
   136c0:	0002e083 	.word	0x0002e083
   136c4:	0002a6d8 	.word	0x0002a6d8

000136c8 <bt_le_adv_resume>:
{
   136c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
   136ca:	4c1e      	ldr	r4, [pc, #120]	; (13744 <bt_le_adv_resume+0x7c>)
   136cc:	4620      	mov	r0, r4
   136ce:	f012 fe2a 	bl	26326 <atomic_get>
	if (!(atomic_test_bit(adv->flags, BT_ADV_PERSIST) &&
   136d2:	0440      	lsls	r0, r0, #17
   136d4:	d534      	bpl.n	13740 <bt_le_adv_resume+0x78>
   136d6:	4620      	mov	r0, r4
   136d8:	f012 fe25 	bl	26326 <atomic_get>
   136dc:	0601      	lsls	r1, r0, #24
   136de:	d42f      	bmi.n	13740 <bt_le_adv_resume+0x78>
   136e0:	4620      	mov	r0, r4
   136e2:	f012 fe20 	bl	26326 <atomic_get>
	if (!atomic_test_bit(adv->flags, BT_ADV_CONNECTABLE)) {
   136e6:	0542      	lsls	r2, r0, #21
   136e8:	d52a      	bpl.n	13740 <bt_le_adv_resume+0x78>
	err = le_adv_start_add_conn(adv, &conn);
   136ea:	a901      	add	r1, sp, #4
   136ec:	f1a4 0010 	sub.w	r0, r4, #16
   136f0:	f7ff fda8 	bl	13244 <le_adv_start_add_conn>
	if (err) {
   136f4:	4605      	mov	r5, r0
   136f6:	bb18      	cbnz	r0, 13740 <bt_le_adv_resume+0x78>
	return bt_le_adv_set_enable_legacy(adv, enable);
   136f8:	2101      	movs	r1, #1
   136fa:	f1a4 0010 	sub.w	r0, r4, #16
   136fe:	f012 fecb 	bl	26498 <bt_le_adv_set_enable_legacy>
	bt_conn_unref(conn);
   13702:	9e01      	ldr	r6, [sp, #4]
	if (err) {
   13704:	b928      	cbnz	r0, 13712 <bt_le_adv_resume+0x4a>
	bt_conn_unref(conn);
   13706:	4630      	mov	r0, r6
}
   13708:	b002      	add	sp, #8
   1370a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   1370e:	f000 bd0b 	b.w	14128 <bt_conn_unref>
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   13712:	4629      	mov	r1, r5
   13714:	4630      	mov	r0, r6
   13716:	f000 fd3f 	bl	14198 <bt_conn_set_state>
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   1371a:	f46f 4180 	mvn.w	r1, #16384	; 0x4000
   1371e:	4620      	mov	r0, r4
   13720:	f012 fe04 	bl	2632c <atomic_and>
   13724:	4605      	mov	r5, r0
	bt_conn_unref(conn);
   13726:	4630      	mov	r0, r6
   13728:	f000 fcfe 	bl	14128 <bt_conn_unref>
	if (persist_paused) {
   1372c:	046b      	lsls	r3, r5, #17
   1372e:	d507      	bpl.n	13740 <bt_le_adv_resume+0x78>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   13730:	e8d4 3fef 	ldaex	r3, [r4]
   13734:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   13738:	e8c4 3fe2 	stlex	r2, r3, [r4]
   1373c:	2a00      	cmp	r2, #0
   1373e:	d1f7      	bne.n	13730 <bt_le_adv_resume+0x68>
}
   13740:	b002      	add	sp, #8
   13742:	bd70      	pop	{r4, r5, r6, pc}
   13744:	20008028 	.word	0x20008028

00013748 <prng_reseed.constprop.0>:
#include <zephyr/logging/log.h>
LOG_MODULE_REGISTER(bt_host_crypto);

static struct tc_hmac_prng_struct prng;

static int prng_reseed(struct tc_hmac_prng_struct *h)
   13748:	b530      	push	{r4, r5, lr}
   1374a:	b08f      	sub	sp, #60	; 0x3c
{
	uint8_t seed[32];
	int64_t extra;
	int ret;

	ret = bt_hci_le_rand(seed, sizeof(seed));
   1374c:	2120      	movs	r1, #32
   1374e:	a806      	add	r0, sp, #24
   13750:	f7fe fad4 	bl	11cfc <bt_hci_le_rand>
	if (ret) {
   13754:	4604      	mov	r4, r0
   13756:	bb08      	cbnz	r0, 1379c <prng_reseed.constprop.0+0x54>
	return z_impl_k_uptime_ticks();
   13758:	f015 ff20 	bl	2959c <z_impl_k_uptime_ticks>
			return ((t * to_hz + off) / from_hz);
   1375c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
   13760:	fba0 2305 	umull	r2, r3, r0, r5
   13764:	fb05 3101 	mla	r1, r5, r1, r3
		return ret;
	}

	extra = k_uptime_get();

	ret = tc_hmac_prng_reseed(h, seed, sizeof(seed), (uint8_t *)&extra,
   13768:	2308      	movs	r3, #8
   1376a:	0bd2      	lsrs	r2, r2, #15
   1376c:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
   13770:	0bc9      	lsrs	r1, r1, #15
	extra = k_uptime_get();
   13772:	e9cd 2104 	strd	r2, r1, [sp, #16]
	ret = tc_hmac_prng_reseed(h, seed, sizeof(seed), (uint8_t *)&extra,
   13776:	9300      	str	r3, [sp, #0]
   13778:	2220      	movs	r2, #32
   1377a:	480a      	ldr	r0, [pc, #40]	; (137a4 <prng_reseed.constprop.0+0x5c>)
   1377c:	ab04      	add	r3, sp, #16
   1377e:	a906      	add	r1, sp, #24
   13780:	f012 fa7f 	bl	25c82 <tc_hmac_prng_reseed>
				  sizeof(extra));
	if (ret == TC_CRYPTO_FAIL) {
   13784:	b950      	cbnz	r0, 1379c <prng_reseed.constprop.0+0x54>
		LOG_ERR("Failed to re-seed PRNG");
   13786:	4b08      	ldr	r3, [pc, #32]	; (137a8 <prng_reseed.constprop.0+0x60>)
   13788:	9400      	str	r4, [sp, #0]
   1378a:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1378e:	2201      	movs	r2, #1
   13790:	4623      	mov	r3, r4
   13792:	4906      	ldr	r1, [pc, #24]	; (137ac <prng_reseed.constprop.0+0x64>)
   13794:	f012 feaa 	bl	264ec <z_log_msg_runtime_create.constprop.0>
   13798:	f06f 0404 	mvn.w	r4, #4
		return -EIO;
	}

	return 0;
}
   1379c:	4620      	mov	r0, r4
   1379e:	b00f      	add	sp, #60	; 0x3c
   137a0:	bd30      	pop	{r4, r5, pc}
   137a2:	bf00      	nop
   137a4:	20009760 	.word	0x20009760
   137a8:	0002e0a9 	.word	0x0002e0a9
   137ac:	0002a718 	.word	0x0002a718

000137b0 <sys_memcpy_swap.constprop.0>:
static inline void sys_memcpy_swap(void *dst, const void *src, size_t length)
{
	uint8_t *pdst = (uint8_t *)dst;
	const uint8_t *psrc = (const uint8_t *)src;

	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   137b0:	4288      	cmp	r0, r1
static inline void sys_memcpy_swap(void *dst, const void *src, size_t length)
   137b2:	b508      	push	{r3, lr}
   137b4:	f101 0310 	add.w	r3, r1, #16
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   137b8:	d910      	bls.n	137dc <sys_memcpy_swap.constprop.0+0x2c>
   137ba:	4298      	cmp	r0, r3
   137bc:	d213      	bcs.n	137e6 <sys_memcpy_swap.constprop.0+0x36>
   137be:	490e      	ldr	r1, [pc, #56]	; (137f8 <sys_memcpy_swap.constprop.0+0x48>)
   137c0:	f240 2315 	movw	r3, #533	; 0x215
   137c4:	4a0d      	ldr	r2, [pc, #52]	; (137fc <sys_memcpy_swap.constprop.0+0x4c>)
   137c6:	480e      	ldr	r0, [pc, #56]	; (13800 <sys_memcpy_swap.constprop.0+0x50>)
   137c8:	f011 fa8d 	bl	24ce6 <assert_print>
   137cc:	480d      	ldr	r0, [pc, #52]	; (13804 <sys_memcpy_swap.constprop.0+0x54>)
   137ce:	f011 fa8a 	bl	24ce6 <assert_print>
   137d2:	f240 2115 	movw	r1, #533	; 0x215
   137d6:	4809      	ldr	r0, [pc, #36]	; (137fc <sys_memcpy_swap.constprop.0+0x4c>)
   137d8:	f011 fa7e 	bl	24cd8 <assert_post_action>
   137dc:	d0ef      	beq.n	137be <sys_memcpy_swap.constprop.0+0xe>
   137de:	f100 0210 	add.w	r2, r0, #16
   137e2:	4291      	cmp	r1, r2
   137e4:	e7ea      	b.n	137bc <sys_memcpy_swap.constprop.0+0xc>
		  (psrc > pdst && (pdst + length) <= psrc)),
		 "Source and destination buffers must not overlap");

	psrc += length - 1;

	for (; length > 0; length--) {
   137e6:	3801      	subs	r0, #1
		*pdst++ = *psrc--;
   137e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
	for (; length > 0; length--) {
   137ec:	428b      	cmp	r3, r1
		*pdst++ = *psrc--;
   137ee:	f800 2f01 	strb.w	r2, [r0, #1]!
	for (; length > 0; length--) {
   137f2:	d1f9      	bne.n	137e8 <sys_memcpy_swap.constprop.0+0x38>
	}
}
   137f4:	bd08      	pop	{r3, pc}
   137f6:	bf00      	nop
   137f8:	0002e0f2 	.word	0x0002e0f2
   137fc:	0002e0c0 	.word	0x0002e0c0
   13800:	0002b6a9 	.word	0x0002b6a9
   13804:	0002e149 	.word	0x0002e149

00013808 <prng_init>:

int prng_init(void)
{
   13808:	b510      	push	{r4, lr}
   1380a:	b086      	sub	sp, #24
	uint8_t perso[8];
	int ret;

	ret = bt_hci_le_rand(perso, sizeof(perso));
   1380c:	2108      	movs	r1, #8
   1380e:	a804      	add	r0, sp, #16
   13810:	f7fe fa74 	bl	11cfc <bt_hci_le_rand>
	if (ret) {
   13814:	4604      	mov	r4, r0
   13816:	b980      	cbnz	r0, 1383a <prng_init+0x32>
		return ret;
	}

	ret = tc_hmac_prng_init(&prng, perso, sizeof(perso));
   13818:	2208      	movs	r2, #8
   1381a:	480b      	ldr	r0, [pc, #44]	; (13848 <prng_init+0x40>)
   1381c:	a904      	add	r1, sp, #16
   1381e:	f012 fa10 	bl	25c42 <tc_hmac_prng_init>
	if (ret == TC_CRYPTO_FAIL) {
   13822:	b968      	cbnz	r0, 13840 <prng_init+0x38>
		LOG_ERR("Failed to initialize PRNG");
   13824:	4b09      	ldr	r3, [pc, #36]	; (1384c <prng_init+0x44>)
   13826:	9400      	str	r4, [sp, #0]
   13828:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1382c:	2201      	movs	r2, #1
   1382e:	4623      	mov	r3, r4
   13830:	4907      	ldr	r1, [pc, #28]	; (13850 <prng_init+0x48>)
   13832:	f012 fe5b 	bl	264ec <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   13836:	f06f 0404 	mvn.w	r4, #4
	}

	/* re-seed is needed after init */
	return prng_reseed(&prng);
}
   1383a:	4620      	mov	r0, r4
   1383c:	b006      	add	sp, #24
   1383e:	bd10      	pop	{r4, pc}
	return prng_reseed(&prng);
   13840:	f7ff ff82 	bl	13748 <prng_reseed.constprop.0>
   13844:	4604      	mov	r4, r0
   13846:	e7f8      	b.n	1383a <prng_init+0x32>
   13848:	20009760 	.word	0x20009760
   1384c:	0002e17b 	.word	0x0002e17b
   13850:	0002a718 	.word	0x0002a718

00013854 <bt_rand>:

#if defined(CONFIG_BT_HOST_CRYPTO_PRNG)
int bt_rand(void *buf, size_t len)
{
   13854:	b538      	push	{r3, r4, r5, lr}
   13856:	460d      	mov	r5, r1
	int ret;

	CHECKIF(buf == NULL || len == 0) {
   13858:	4604      	mov	r4, r0
   1385a:	b198      	cbz	r0, 13884 <bt_rand+0x30>
   1385c:	b191      	cbz	r1, 13884 <bt_rand+0x30>
		return -EINVAL;
	}

	ret = tc_hmac_prng_generate(buf, len, &prng);
   1385e:	4a0b      	ldr	r2, [pc, #44]	; (1388c <bt_rand+0x38>)
   13860:	f012 fa28 	bl	25cb4 <tc_hmac_prng_generate>
	if (ret == TC_HMAC_PRNG_RESEED_REQ) {
   13864:	1c43      	adds	r3, r0, #1
   13866:	d107      	bne.n	13878 <bt_rand+0x24>
		ret = prng_reseed(&prng);
   13868:	f7ff ff6e 	bl	13748 <prng_reseed.constprop.0>
		if (ret) {
   1386c:	b948      	cbnz	r0, 13882 <bt_rand+0x2e>
			return ret;
		}

		ret = tc_hmac_prng_generate(buf, len, &prng);
   1386e:	4629      	mov	r1, r5
   13870:	4620      	mov	r0, r4
   13872:	4a06      	ldr	r2, [pc, #24]	; (1388c <bt_rand+0x38>)
   13874:	f012 fa1e 	bl	25cb4 <tc_hmac_prng_generate>

	if (ret == TC_CRYPTO_SUCCESS) {
		return 0;
	}

	return -EIO;
   13878:	2801      	cmp	r0, #1
   1387a:	bf0c      	ite	eq
   1387c:	2000      	moveq	r0, #0
   1387e:	f06f 0004 	mvnne.w	r0, #4
}
   13882:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   13884:	f06f 0015 	mvn.w	r0, #21
   13888:	e7fb      	b.n	13882 <bt_rand+0x2e>
   1388a:	bf00      	nop
   1388c:	20009760 	.word	0x20009760

00013890 <bt_pub_key_is_debug>:
	0x6d, 0xeb, 0x2a, 0x65, 0x49, 0x9c, 0x80, 0xdc
};

bool bt_pub_key_is_debug(uint8_t *pub_key)
{
	return memcmp(pub_key, debug_public_key, BT_PUB_KEY_LEN) == 0;
   13890:	2240      	movs	r2, #64	; 0x40
{
   13892:	b508      	push	{r3, lr}
	return memcmp(pub_key, debug_public_key, BT_PUB_KEY_LEN) == 0;
   13894:	4903      	ldr	r1, [pc, #12]	; (138a4 <bt_pub_key_is_debug+0x14>)
   13896:	f015 ff7c 	bl	29792 <memcmp>
}
   1389a:	fab0 f080 	clz	r0, r0
   1389e:	0940      	lsrs	r0, r0, #5
   138a0:	bd08      	pop	{r3, pc}
   138a2:	bf00      	nop
   138a4:	0002e22b 	.word	0x0002e22b

000138a8 <bt_pub_key_gen>:

int bt_pub_key_gen(struct bt_pub_key_cb *new_cb)
{
   138a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	 * We check for both "LE Read Local P-256 Public Key" and
	 * "LE Generate DH Key" support here since both commands are needed for
	 * ECC support. If "LE Generate DH Key" is not supported then there
	 * is no point in reading local public key.
	 */
	if (!BT_CMD_TEST(bt_dev.supported_commands, 34, 1) ||
   138aa:	4b3c      	ldr	r3, [pc, #240]	; (1399c <bt_pub_key_gen+0xf4>)
{
   138ac:	b085      	sub	sp, #20
	if (!BT_CMD_TEST(bt_dev.supported_commands, 34, 1) ||
   138ae:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
   138b2:	f003 0306 	and.w	r3, r3, #6
   138b6:	2b06      	cmp	r3, #6
   138b8:	d00e      	beq.n	138d8 <bt_pub_key_gen+0x30>
	    !BT_CMD_TEST(bt_dev.supported_commands, 34, 2)) {
		LOG_WRN("ECC HCI commands not available");
   138ba:	4b39      	ldr	r3, [pc, #228]	; (139a0 <bt_pub_key_gen+0xf8>)
   138bc:	2202      	movs	r2, #2
   138be:	9302      	str	r3, [sp, #8]
   138c0:	2300      	movs	r3, #0
   138c2:	4938      	ldr	r1, [pc, #224]	; (139a4 <bt_pub_key_gen+0xfc>)
   138c4:	4618      	mov	r0, r3
   138c6:	e9cd 3300 	strd	r3, r3, [sp]
   138ca:	f012 fe4b 	bl	26564 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
   138ce:	f06f 0585 	mvn.w	r5, #133	; 0x85
		sys_slist_init(&pub_key_cb_slist);
		return err;
	}

	return 0;
}
   138d2:	4628      	mov	r0, r5
   138d4:	b005      	add	sp, #20
   138d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!new_cb) {
   138d8:	2800      	cmp	r0, #0
   138da:	d05b      	beq.n	13994 <bt_pub_key_gen+0xec>
	return list->head;
   138dc:	4e32      	ldr	r6, [pc, #200]	; (139a8 <bt_pub_key_gen+0x100>)
   138de:	6832      	ldr	r2, [r6, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   138e0:	b19a      	cbz	r2, 1390a <bt_pub_key_gen+0x62>
   138e2:	1f13      	subs	r3, r2, #4
		if (cb == new_cb) {
   138e4:	4283      	cmp	r3, r0
   138e6:	d10c      	bne.n	13902 <bt_pub_key_gen+0x5a>
			LOG_WRN("Callback already registered");
   138e8:	4b30      	ldr	r3, [pc, #192]	; (139ac <bt_pub_key_gen+0x104>)
   138ea:	2202      	movs	r2, #2
   138ec:	9302      	str	r3, [sp, #8]
   138ee:	2300      	movs	r3, #0
   138f0:	492c      	ldr	r1, [pc, #176]	; (139a4 <bt_pub_key_gen+0xfc>)
   138f2:	4618      	mov	r0, r3
   138f4:	e9cd 3300 	strd	r3, r3, [sp]
   138f8:	f012 fe34 	bl	26564 <z_log_msg_runtime_create.constprop.0>
			return -EALREADY;
   138fc:	f06f 0577 	mvn.w	r5, #119	; 0x77
   13900:	e7e7      	b.n	138d2 <bt_pub_key_gen+0x2a>
	return node->next;
   13902:	685b      	ldr	r3, [r3, #4]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   13904:	b10b      	cbz	r3, 1390a <bt_pub_key_gen+0x62>
   13906:	3b04      	subs	r3, #4
   13908:	e7ec      	b.n	138e4 <bt_pub_key_gen+0x3c>
	parent->next = child;
   1390a:	6042      	str	r2, [r0, #4]
Z_GENLIST_PREPEND(slist, snode)
   1390c:	6872      	ldr	r2, [r6, #4]
	sys_slist_prepend(&pub_key_cb_slist, &new_cb->node);
   1390e:	1d03      	adds	r3, r0, #4
	list->head = node;
   13910:	6033      	str	r3, [r6, #0]
Z_GENLIST_PREPEND(slist, snode)
   13912:	b902      	cbnz	r2, 13916 <bt_pub_key_gen+0x6e>
	list->tail = node;
   13914:	6073      	str	r3, [r6, #4]
   13916:	4f26      	ldr	r7, [pc, #152]	; (139b0 <bt_pub_key_gen+0x108>)
   13918:	e8d7 4fef 	ldaex	r4, [r7]
   1391c:	f044 0320 	orr.w	r3, r4, #32
   13920:	e8c7 3fe2 	stlex	r2, r3, [r7]
   13924:	2a00      	cmp	r2, #0
   13926:	d1f7      	bne.n	13918 <bt_pub_key_gen+0x70>
	if (atomic_test_and_set_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   13928:	f014 0420 	ands.w	r4, r4, #32
   1392c:	d001      	beq.n	13932 <bt_pub_key_gen+0x8a>
	return 0;
   1392e:	2500      	movs	r5, #0
   13930:	e7cf      	b.n	138d2 <bt_pub_key_gen+0x2a>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   13932:	e8d7 3fef 	ldaex	r3, [r7]
   13936:	f023 0310 	bic.w	r3, r3, #16
   1393a:	e8c7 3fe2 	stlex	r2, r3, [r7]
   1393e:	2a00      	cmp	r2, #0
   13940:	d1f7      	bne.n	13932 <bt_pub_key_gen+0x8a>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_P256_PUBLIC_KEY, NULL, NULL);
   13942:	4622      	mov	r2, r4
   13944:	4621      	mov	r1, r4
   13946:	f242 0025 	movw	r0, #8229	; 0x2025
   1394a:	f7fe f939 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   1394e:	4605      	mov	r5, r0
   13950:	2800      	cmp	r0, #0
   13952:	d0ec      	beq.n	1392e <bt_pub_key_gen+0x86>
		LOG_ERR("Sending LE P256 Public Key command failed");
   13954:	4b17      	ldr	r3, [pc, #92]	; (139b4 <bt_pub_key_gen+0x10c>)
   13956:	2201      	movs	r2, #1
   13958:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1395c:	4620      	mov	r0, r4
   1395e:	4623      	mov	r3, r4
   13960:	4910      	ldr	r1, [pc, #64]	; (139a4 <bt_pub_key_gen+0xfc>)
   13962:	9400      	str	r4, [sp, #0]
   13964:	f012 fdfe 	bl	26564 <z_log_msg_runtime_create.constprop.0>
   13968:	e8d7 3fef 	ldaex	r3, [r7]
   1396c:	f023 0320 	bic.w	r3, r3, #32
   13970:	e8c7 3fe2 	stlex	r2, r3, [r7]
   13974:	2a00      	cmp	r2, #0
   13976:	d1f7      	bne.n	13968 <bt_pub_key_gen+0xc0>
	return list->head;
   13978:	6834      	ldr	r4, [r6, #0]
		SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   1397a:	b13c      	cbz	r4, 1398c <bt_pub_key_gen+0xe4>
			if (cb->func) {
   1397c:	f854 3c04 	ldr.w	r3, [r4, #-4]
		SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   13980:	3c04      	subs	r4, #4
			if (cb->func) {
   13982:	b10b      	cbz	r3, 13988 <bt_pub_key_gen+0xe0>
				cb->func(NULL);
   13984:	2000      	movs	r0, #0
   13986:	4798      	blx	r3
	return node->next;
   13988:	6864      	ldr	r4, [r4, #4]
   1398a:	e7f6      	b.n	1397a <bt_pub_key_gen+0xd2>
	list->head = NULL;
   1398c:	2300      	movs	r3, #0
	list->tail = NULL;
   1398e:	e9c6 3300 	strd	r3, r3, [r6]
		return err;
   13992:	e79e      	b.n	138d2 <bt_pub_key_gen+0x2a>
		return -EINVAL;
   13994:	f06f 0515 	mvn.w	r5, #21
   13998:	e79b      	b.n	138d2 <bt_pub_key_gen+0x2a>
   1399a:	bf00      	nop
   1399c:	20008000 	.word	0x20008000
   139a0:	0002e1a4 	.word	0x0002e1a4
   139a4:	0002a6f8 	.word	0x0002a6f8
   139a8:	20021054 	.word	0x20021054
   139ac:	0002e1c3 	.word	0x0002e1c3
   139b0:	200080cc 	.word	0x200080cc
   139b4:	0002e1df 	.word	0x0002e1df

000139b8 <bt_pub_key_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   139b8:	4b04      	ldr	r3, [pc, #16]	; (139cc <bt_pub_key_get+0x14>)
   139ba:	e8d3 3faf 	lda	r3, [r3]

	if (atomic_test_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY)) {
		return pub_key;
	}

	return NULL;
   139be:	f013 0f10 	tst.w	r3, #16
}
   139c2:	4803      	ldr	r0, [pc, #12]	; (139d0 <bt_pub_key_get+0x18>)
   139c4:	bf08      	it	eq
   139c6:	2000      	moveq	r0, #0
   139c8:	4770      	bx	lr
   139ca:	bf00      	nop
   139cc:	200080cc 	.word	0x200080cc
   139d0:	20021e1f 	.word	0x20021e1f

000139d4 <bt_dh_key_gen>:

	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_GENERATE_DHKEY_V2, buf, NULL);
}

int bt_dh_key_gen(const uint8_t remote_pk[BT_PUB_KEY_LEN], bt_dh_key_cb_t cb)
{
   139d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int err;

	if (dh_key_cb == cb) {
   139d6:	4e24      	ldr	r6, [pc, #144]	; (13a68 <bt_dh_key_gen+0x94>)
{
   139d8:	4604      	mov	r4, r0
	if (dh_key_cb == cb) {
   139da:	6833      	ldr	r3, [r6, #0]
   139dc:	428b      	cmp	r3, r1
   139de:	d03c      	beq.n	13a5a <bt_dh_key_gen+0x86>
		return -EALREADY;
	}

	if (dh_key_cb || atomic_test_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   139e0:	b123      	cbz	r3, 139ec <bt_dh_key_gen+0x18>
		return -EBUSY;
   139e2:	f06f 040f 	mvn.w	r4, #15
		LOG_WRN("Failed to generate DHKey (err %d)", err);
		return err;
	}

	return 0;
}
   139e6:	4620      	mov	r0, r4
   139e8:	b004      	add	sp, #16
   139ea:	bd70      	pop	{r4, r5, r6, pc}
   139ec:	4b1f      	ldr	r3, [pc, #124]	; (13a6c <bt_dh_key_gen+0x98>)
   139ee:	e8d3 2faf 	lda	r2, [r3]
	if (dh_key_cb || atomic_test_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   139f2:	0692      	lsls	r2, r2, #26
   139f4:	d4f5      	bmi.n	139e2 <bt_dh_key_gen+0xe>
   139f6:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY)) {
   139fa:	06db      	lsls	r3, r3, #27
   139fc:	d530      	bpl.n	13a60 <bt_dh_key_gen+0x8c>
	dh_key_cb = cb;
   139fe:	6031      	str	r1, [r6, #0]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_GENERATE_DHKEY, sizeof(*cp));
   13a00:	f242 0026 	movw	r0, #8230	; 0x2026
   13a04:	2140      	movs	r1, #64	; 0x40
   13a06:	f7fe f88d 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   13a0a:	4605      	mov	r5, r0
   13a0c:	b310      	cbz	r0, 13a54 <bt_dh_key_gen+0x80>
	return net_buf_simple_add(&buf->b, len);
   13a0e:	2140      	movs	r1, #64	; 0x40
   13a10:	300c      	adds	r0, #12
   13a12:	f005 fdc5 	bl	195a0 <net_buf_simple_add>
   13a16:	4623      	mov	r3, r4
   13a18:	f104 0240 	add.w	r2, r4, #64	; 0x40
   13a1c:	f853 1b04 	ldr.w	r1, [r3], #4
   13a20:	4293      	cmp	r3, r2
   13a22:	f840 1b04 	str.w	r1, [r0], #4
   13a26:	d1f9      	bne.n	13a1c <bt_dh_key_gen+0x48>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_GENERATE_DHKEY, buf, NULL);
   13a28:	2200      	movs	r2, #0
   13a2a:	4629      	mov	r1, r5
   13a2c:	f242 0026 	movw	r0, #8230	; 0x2026
   13a30:	f7fe f8c6 	bl	11bc0 <bt_hci_cmd_send_sync>
	if (err) {
   13a34:	4604      	mov	r4, r0
   13a36:	2800      	cmp	r0, #0
   13a38:	d0d5      	beq.n	139e6 <bt_dh_key_gen+0x12>
		dh_key_cb = NULL;
   13a3a:	2300      	movs	r3, #0
		LOG_WRN("Failed to generate DHKey (err %d)", err);
   13a3c:	4a0c      	ldr	r2, [pc, #48]	; (13a70 <bt_dh_key_gen+0x9c>)
		dh_key_cb = NULL;
   13a3e:	6033      	str	r3, [r6, #0]
		LOG_WRN("Failed to generate DHKey (err %d)", err);
   13a40:	4618      	mov	r0, r3
   13a42:	e9cd 3201 	strd	r3, r2, [sp, #4]
   13a46:	490b      	ldr	r1, [pc, #44]	; (13a74 <bt_dh_key_gen+0xa0>)
   13a48:	2202      	movs	r2, #2
   13a4a:	9403      	str	r4, [sp, #12]
   13a4c:	9300      	str	r3, [sp, #0]
   13a4e:	f012 fd89 	bl	26564 <z_log_msg_runtime_create.constprop.0>
		return err;
   13a52:	e7c8      	b.n	139e6 <bt_dh_key_gen+0x12>
		return -ENOBUFS;
   13a54:	f06f 0468 	mvn.w	r4, #104	; 0x68
   13a58:	e7ef      	b.n	13a3a <bt_dh_key_gen+0x66>
		return -EALREADY;
   13a5a:	f06f 0477 	mvn.w	r4, #119	; 0x77
   13a5e:	e7c2      	b.n	139e6 <bt_dh_key_gen+0x12>
		return -EADDRNOTAVAIL;
   13a60:	f06f 047c 	mvn.w	r4, #124	; 0x7c
   13a64:	e7bf      	b.n	139e6 <bt_dh_key_gen+0x12>
   13a66:	bf00      	nop
   13a68:	20021050 	.word	0x20021050
   13a6c:	200080cc 	.word	0x200080cc
   13a70:	0002e209 	.word	0x0002e209
   13a74:	0002a6f8 	.word	0x0002a6f8

00013a78 <bt_hci_evt_le_pkey_complete>:

void bt_hci_evt_le_pkey_complete(struct net_buf *buf)
{
   13a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   13a7a:	4b19      	ldr	r3, [pc, #100]	; (13ae0 <bt_hci_evt_le_pkey_complete+0x68>)
	struct bt_hci_evt_le_p256_public_key_complete *evt = (void *)buf->data;
   13a7c:	68c5      	ldr	r5, [r0, #12]
   13a7e:	e8d3 2fef 	ldaex	r2, [r3]
   13a82:	f022 0220 	bic.w	r2, r2, #32
   13a86:	e8c3 2fe1 	stlex	r1, r2, [r3]
   13a8a:	2900      	cmp	r1, #0
   13a8c:	d1f7      	bne.n	13a7e <bt_hci_evt_le_pkey_complete+0x6>

	LOG_DBG("status: 0x%02x", evt->status);

	atomic_clear_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY);

	if (!evt->status) {
   13a8e:	782a      	ldrb	r2, [r5, #0]
   13a90:	b98a      	cbnz	r2, 13ab6 <bt_hci_evt_le_pkey_complete+0x3e>
		memcpy(pub_key, evt->key, BT_PUB_KEY_LEN);
   13a92:	4914      	ldr	r1, [pc, #80]	; (13ae4 <bt_hci_evt_le_pkey_complete+0x6c>)
   13a94:	1c6a      	adds	r2, r5, #1
   13a96:	f105 0041 	add.w	r0, r5, #65	; 0x41
   13a9a:	f852 4b04 	ldr.w	r4, [r2], #4
   13a9e:	4282      	cmp	r2, r0
   13aa0:	f841 4b04 	str.w	r4, [r1], #4
   13aa4:	d1f9      	bne.n	13a9a <bt_hci_evt_le_pkey_complete+0x22>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   13aa6:	e8d3 1fef 	ldaex	r1, [r3]
   13aaa:	f041 0110 	orr.w	r1, r1, #16
   13aae:	e8c3 1fe2 	stlex	r2, r1, [r3]
   13ab2:	2a00      	cmp	r2, #0
   13ab4:	d1f7      	bne.n	13aa6 <bt_hci_evt_le_pkey_complete+0x2e>
	return list->head;
   13ab6:	4e0c      	ldr	r6, [pc, #48]	; (13ae8 <bt_hci_evt_le_pkey_complete+0x70>)
   13ab8:	6834      	ldr	r4, [r6, #0]
		atomic_set_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY);
	}

	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   13aba:	b16c      	cbz	r4, 13ad8 <bt_hci_evt_le_pkey_complete+0x60>
		if (cb->func) {
			cb->func(evt->status ? NULL : pub_key);
   13abc:	4f09      	ldr	r7, [pc, #36]	; (13ae4 <bt_hci_evt_le_pkey_complete+0x6c>)
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   13abe:	3c04      	subs	r4, #4
		if (cb->func) {
   13ac0:	6823      	ldr	r3, [r4, #0]
   13ac2:	b12b      	cbz	r3, 13ad0 <bt_hci_evt_le_pkey_complete+0x58>
			cb->func(evt->status ? NULL : pub_key);
   13ac4:	782a      	ldrb	r2, [r5, #0]
   13ac6:	2a00      	cmp	r2, #0
   13ac8:	bf0c      	ite	eq
   13aca:	4638      	moveq	r0, r7
   13acc:	2000      	movne	r0, #0
   13ace:	4798      	blx	r3
	return node->next;
   13ad0:	6864      	ldr	r4, [r4, #4]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   13ad2:	b10c      	cbz	r4, 13ad8 <bt_hci_evt_le_pkey_complete+0x60>
   13ad4:	3c04      	subs	r4, #4
   13ad6:	e7f3      	b.n	13ac0 <bt_hci_evt_le_pkey_complete+0x48>
	list->head = NULL;
   13ad8:	2300      	movs	r3, #0
	list->tail = NULL;
   13ada:	e9c6 3300 	strd	r3, r3, [r6]
		}
	}

	sys_slist_init(&pub_key_cb_slist);
}
   13ade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13ae0:	200080cc 	.word	0x200080cc
   13ae4:	20021e1f 	.word	0x20021e1f
   13ae8:	20021054 	.word	0x20021054

00013aec <bt_hci_evt_le_dhkey_complete>:
{
	struct bt_hci_evt_le_generate_dhkey_complete *evt = (void *)buf->data;

	LOG_DBG("status: 0x%02x", evt->status);

	if (dh_key_cb) {
   13aec:	4905      	ldr	r1, [pc, #20]	; (13b04 <bt_hci_evt_le_dhkey_complete+0x18>)
   13aee:	680b      	ldr	r3, [r1, #0]
   13af0:	b133      	cbz	r3, 13b00 <bt_hci_evt_le_dhkey_complete+0x14>
	struct bt_hci_evt_le_generate_dhkey_complete *evt = (void *)buf->data;
   13af2:	68c2      	ldr	r2, [r0, #12]
		bt_dh_key_cb_t cb = dh_key_cb;

		dh_key_cb = NULL;
   13af4:	2000      	movs	r0, #0
   13af6:	6008      	str	r0, [r1, #0]
		cb(evt->status ? NULL : evt->dhkey);
   13af8:	7811      	ldrb	r1, [r2, #0]
   13afa:	b901      	cbnz	r1, 13afe <bt_hci_evt_le_dhkey_complete+0x12>
   13afc:	1c50      	adds	r0, r2, #1
   13afe:	4718      	bx	r3
	}
}
   13b00:	4770      	bx	lr
   13b02:	bf00      	nop
   13b04:	20021050 	.word	0x20021050

00013b08 <notify_connected>:
		return -ENOTCONN;
	}
}

static void notify_connected(struct bt_conn *conn)
{
   13b08:	b570      	push	{r4, r5, r6, lr}
   13b0a:	4604      	mov	r4, r0
	struct bt_conn_cb *cb;

	for (cb = callback_list; cb; cb = cb->_next) {
   13b0c:	4b12      	ldr	r3, [pc, #72]	; (13b58 <notify_connected+0x50>)
   13b0e:	681d      	ldr	r5, [r3, #0]
   13b10:	b995      	cbnz	r5, 13b38 <notify_connected+0x30>
		if (cb->connected) {
			cb->connected(conn, conn->err);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   13b12:	4d12      	ldr	r5, [pc, #72]	; (13b5c <notify_connected+0x54>)
   13b14:	4e12      	ldr	r6, [pc, #72]	; (13b60 <notify_connected+0x58>)
   13b16:	42b5      	cmp	r5, r6
   13b18:	d91c      	bls.n	13b54 <notify_connected+0x4c>
   13b1a:	4912      	ldr	r1, [pc, #72]	; (13b64 <notify_connected+0x5c>)
   13b1c:	f240 535b 	movw	r3, #1371	; 0x55b
   13b20:	4a11      	ldr	r2, [pc, #68]	; (13b68 <notify_connected+0x60>)
   13b22:	4812      	ldr	r0, [pc, #72]	; (13b6c <notify_connected+0x64>)
   13b24:	f011 f8df 	bl	24ce6 <assert_print>
   13b28:	4811      	ldr	r0, [pc, #68]	; (13b70 <notify_connected+0x68>)
   13b2a:	f011 f8dc 	bl	24ce6 <assert_print>
   13b2e:	f240 515b 	movw	r1, #1371	; 0x55b
   13b32:	480d      	ldr	r0, [pc, #52]	; (13b68 <notify_connected+0x60>)
   13b34:	f011 f8d0 	bl	24cd8 <assert_post_action>
		if (cb->connected) {
   13b38:	682b      	ldr	r3, [r5, #0]
   13b3a:	b113      	cbz	r3, 13b42 <notify_connected+0x3a>
			cb->connected(conn, conn->err);
   13b3c:	4620      	mov	r0, r4
   13b3e:	7b21      	ldrb	r1, [r4, #12]
   13b40:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   13b42:	69ad      	ldr	r5, [r5, #24]
   13b44:	e7e4      	b.n	13b10 <notify_connected+0x8>
		if (cb->connected) {
   13b46:	682b      	ldr	r3, [r5, #0]
   13b48:	b113      	cbz	r3, 13b50 <notify_connected+0x48>
			cb->connected(conn, conn->err);
   13b4a:	4620      	mov	r0, r4
   13b4c:	7b21      	ldrb	r1, [r4, #12]
   13b4e:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   13b50:	351c      	adds	r5, #28
   13b52:	e7e0      	b.n	13b16 <notify_connected+0xe>
   13b54:	d3f7      	bcc.n	13b46 <notify_connected+0x3e>
		}
	}
}
   13b56:	bd70      	pop	{r4, r5, r6, pc}
   13b58:	2002107c 	.word	0x2002107c
   13b5c:	0002a674 	.word	0x0002a674
   13b60:	0002a690 	.word	0x0002a690
   13b64:	0002e2a2 	.word	0x0002e2a2
   13b68:	0002e272 	.word	0x0002e272
   13b6c:	0002b6a9 	.word	0x0002b6a9
   13b70:	0002c78b 	.word	0x0002c78b

00013b74 <tx_notify>:
{
   13b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13b78:	4604      	mov	r4, r0
	tx->cb = NULL;
   13b7a:	f04f 0800 	mov.w	r8, #0
	k_fifo_put(&free_tx, tx);
   13b7e:	4f14      	ldr	r7, [pc, #80]	; (13bd0 <tx_notify+0x5c>)
	__asm__ volatile(
   13b80:	f04f 0220 	mov.w	r2, #32
   13b84:	f3ef 8311 	mrs	r3, BASEPRI
   13b88:	f382 8812 	msr	BASEPRI_MAX, r2
   13b8c:	f3bf 8f6f 	isb	sy
	return list->head;
   13b90:	6a21      	ldr	r1, [r4, #32]
		if (!sys_slist_is_empty(&conn->tx_complete)) {
   13b92:	b929      	cbnz	r1, 13ba0 <tx_notify+0x2c>
	__asm__ volatile(
   13b94:	f383 8811 	msr	BASEPRI, r3
   13b98:	f3bf 8f6f 	isb	sy
}
   13b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   13ba0:	6a60      	ldr	r0, [r4, #36]	; 0x24
	return node->next;
   13ba2:	680a      	ldr	r2, [r1, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   13ba4:	4281      	cmp	r1, r0
	list->tail = node;
   13ba6:	bf08      	it	eq
   13ba8:	6262      	streq	r2, [r4, #36]	; 0x24
	list->head = node;
   13baa:	6222      	str	r2, [r4, #32]
   13bac:	f383 8811 	msr	BASEPRI, r3
   13bb0:	f3bf 8f6f 	isb	sy
		user_data = tx->user_data;
   13bb4:	e9d1 5601 	ldrd	r5, r6, [r1, #4]
	k_fifo_put(&free_tx, tx);
   13bb8:	4638      	mov	r0, r7
	tx->user_data = NULL;
   13bba:	e9c1 8801 	strd	r8, r8, [r1, #4]
	tx->pending_no_cb = 0U;
   13bbe:	f8c1 800c 	str.w	r8, [r1, #12]
	k_fifo_put(&free_tx, tx);
   13bc2:	f015 fc2d 	bl	29420 <k_queue_append>
		cb(conn, user_data, 0);
   13bc6:	2200      	movs	r2, #0
   13bc8:	4631      	mov	r1, r6
   13bca:	4620      	mov	r0, r4
   13bcc:	47a8      	blx	r5
	while (1) {
   13bce:	e7d7      	b.n	13b80 <tx_notify+0xc>
   13bd0:	20008be8 	.word	0x20008be8

00013bd4 <conn_tx_destroy>:
{
   13bd4:	b570      	push	{r4, r5, r6, lr}
   13bd6:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(tx);
   13bd8:	b949      	cbnz	r1, 13bee <conn_tx_destroy+0x1a>
   13bda:	490d      	ldr	r1, [pc, #52]	; (13c10 <conn_tx_destroy+0x3c>)
   13bdc:	480d      	ldr	r0, [pc, #52]	; (13c14 <conn_tx_destroy+0x40>)
   13bde:	2339      	movs	r3, #57	; 0x39
   13be0:	4a0d      	ldr	r2, [pc, #52]	; (13c18 <conn_tx_destroy+0x44>)
   13be2:	f011 f880 	bl	24ce6 <assert_print>
   13be6:	2139      	movs	r1, #57	; 0x39
   13be8:	480b      	ldr	r0, [pc, #44]	; (13c18 <conn_tx_destroy+0x44>)
   13bea:	f011 f875 	bl	24cd8 <assert_post_action>
	tx->cb = NULL;
   13bee:	2200      	movs	r2, #0
	void *user_data = tx->user_data;
   13bf0:	e9d1 5601 	ldrd	r5, r6, [r1, #4]
	tx->pending_no_cb = 0U;
   13bf4:	60ca      	str	r2, [r1, #12]
	tx->user_data = NULL;
   13bf6:	e9c1 2201 	strd	r2, r2, [r1, #4]
	k_fifo_put(&free_tx, tx);
   13bfa:	4808      	ldr	r0, [pc, #32]	; (13c1c <conn_tx_destroy+0x48>)
   13bfc:	f015 fc10 	bl	29420 <k_queue_append>
	cb(conn, user_data, -ESHUTDOWN);
   13c00:	4631      	mov	r1, r6
   13c02:	4620      	mov	r0, r4
   13c04:	462b      	mov	r3, r5
}
   13c06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	cb(conn, user_data, -ESHUTDOWN);
   13c0a:	f06f 026d 	mvn.w	r2, #109	; 0x6d
   13c0e:	4718      	bx	r3
   13c10:	0002e2bd 	.word	0x0002e2bd
   13c14:	0002b6a9 	.word	0x0002b6a9
   13c18:	0002e272 	.word	0x0002e272
   13c1c:	20008be8 	.word	0x20008be8

00013c20 <send_frag>:
{
   13c20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13c24:	4604      	mov	r4, r0
   13c26:	460e      	mov	r6, r1
   13c28:	4617      	mov	r7, r2
   13c2a:	4699      	mov	r9, r3
	struct bt_conn_tx *tx = tx_data(buf)->tx;
   13c2c:	698d      	ldr	r5, [r1, #24]
{
   13c2e:	b085      	sub	sp, #20
	return z_impl_k_sem_take(sem, timeout);
   13c30:	f04f 33ff 	mov.w	r3, #4294967295
   13c34:	f04f 32ff 	mov.w	r2, #4294967295
   13c38:	4849      	ldr	r0, [pc, #292]	; (13d60 <send_frag+0x140>)
   13c3a:	f00c f931 	bl	1fea0 <z_impl_k_sem_take>
	if (conn->state != BT_CONN_CONNECTED) {
   13c3e:	7b63      	ldrb	r3, [r4, #13]
   13c40:	2b07      	cmp	r3, #7
   13c42:	f040 8081 	bne.w	13d48 <send_frag+0x128>
	__asm__ volatile(
   13c46:	f04f 0320 	mov.w	r3, #32
   13c4a:	f3ef 8211 	mrs	r2, BASEPRI
   13c4e:	f383 8812 	msr	BASEPRI_MAX, r3
   13c52:	f3bf 8f6f 	isb	sy
	if (tx) {
   13c56:	2d00      	cmp	r5, #0
   13c58:	d049      	beq.n	13cee <send_frag+0xce>
	parent->next = child;
   13c5a:	2300      	movs	r3, #0
   13c5c:	602b      	str	r3, [r5, #0]
	return list->tail;
   13c5e:	69a3      	ldr	r3, [r4, #24]
Z_GENLIST_APPEND(slist, snode)
   13c60:	2b00      	cmp	r3, #0
   13c62:	d141      	bne.n	13ce8 <send_frag+0xc8>
	list->head = node;
   13c64:	e9c4 5505 	strd	r5, r5, [r4, #20]
	__asm__ volatile(
   13c68:	f382 8811 	msr	BASEPRI, r2
   13c6c:	f3bf 8f6f 	isb	sy
	return net_buf_simple_push(&buf->b, len);
   13c70:	2104      	movs	r1, #4
   13c72:	f106 000c 	add.w	r0, r6, #12
   13c76:	f005 fc37 	bl	194e8 <net_buf_simple_push>
	hdr->handle = sys_cpu_to_le16(bt_acl_handle_pack(conn->handle, flags));
   13c7a:	8823      	ldrh	r3, [r4, #0]
   13c7c:	f007 07fd 	and.w	r7, r7, #253	; 0xfd
   13c80:	ea43 3707 	orr.w	r7, r3, r7, lsl #12
   13c84:	8007      	strh	r7, [r0, #0]
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   13c86:	8a33      	ldrh	r3, [r6, #16]
   13c88:	3b04      	subs	r3, #4
   13c8a:	8043      	strh	r3, [r0, #2]
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   13c8c:	2302      	movs	r3, #2
	return bt_send(buf);
   13c8e:	4630      	mov	r0, r6
   13c90:	7633      	strb	r3, [r6, #24]
   13c92:	f7fe fa9b 	bl	121cc <bt_send>
	if (err) {
   13c96:	2800      	cmp	r0, #0
   13c98:	d060      	beq.n	13d5c <send_frag+0x13c>
		LOG_ERR("Unable to send to driver (err %d)", err);
   13c9a:	4b32      	ldr	r3, [pc, #200]	; (13d64 <send_frag+0x144>)
   13c9c:	9003      	str	r0, [sp, #12]
   13c9e:	9302      	str	r3, [sp, #8]
   13ca0:	2300      	movs	r3, #0
   13ca2:	2201      	movs	r2, #1
   13ca4:	4618      	mov	r0, r3
   13ca6:	e9cd 3300 	strd	r3, r3, [sp]
   13caa:	492f      	ldr	r1, [pc, #188]	; (13d68 <send_frag+0x148>)
   13cac:	f012 fc8f 	bl	265ce <z_log_msg_runtime_create.constprop.0>
	__asm__ volatile(
   13cb0:	f04f 0320 	mov.w	r3, #32
   13cb4:	f3ef 8711 	mrs	r7, BASEPRI
   13cb8:	f383 8812 	msr	BASEPRI_MAX, r3
   13cbc:	f3bf 8f6f 	isb	sy
		if (tx) {
   13cc0:	b315      	cbz	r5, 13d08 <send_frag+0xe8>
			sys_slist_find_and_remove(&conn->tx_pending, &tx->node);
   13cc2:	4629      	mov	r1, r5
   13cc4:	f104 0014 	add.w	r0, r4, #20
   13cc8:	f012 fc5b 	bl	26582 <sys_slist_find_and_remove>
	__asm__ volatile(
   13ccc:	f387 8811 	msr	BASEPRI, r7
   13cd0:	f3bf 8f6f 	isb	sy
	z_impl_k_sem_give(sem);
   13cd4:	4822      	ldr	r0, [pc, #136]	; (13d60 <send_frag+0x140>)
   13cd6:	f00c f89f 	bl	1fe18 <z_impl_k_sem_give>
		tx_data(buf)->tx = NULL;
   13cda:	2300      	movs	r3, #0
		conn_tx_destroy(conn, tx);
   13cdc:	4629      	mov	r1, r5
   13cde:	4620      	mov	r0, r4
		tx_data(buf)->tx = NULL;
   13ce0:	61b3      	str	r3, [r6, #24]
		conn_tx_destroy(conn, tx);
   13ce2:	f7ff ff77 	bl	13bd4 <conn_tx_destroy>
   13ce6:	e028      	b.n	13d3a <send_frag+0x11a>
	parent->next = child;
   13ce8:	601d      	str	r5, [r3, #0]
	list->tail = node;
   13cea:	61a5      	str	r5, [r4, #24]
}
   13cec:	e7bc      	b.n	13c68 <send_frag+0x48>
	return list->tail;
   13cee:	69a3      	ldr	r3, [r4, #24]
		if (tail_tx) {
   13cf0:	b133      	cbz	r3, 13d00 <send_frag+0xe0>
			pending_no_cb = &tail_tx->pending_no_cb;
   13cf2:	f103 080c 	add.w	r8, r3, #12
   13cf6:	68db      	ldr	r3, [r3, #12]
		(*pending_no_cb)++;
   13cf8:	3301      	adds	r3, #1
   13cfa:	f8c8 3000 	str.w	r3, [r8]
   13cfe:	e7b3      	b.n	13c68 <send_frag+0x48>
			pending_no_cb = &conn->pending_no_cb;
   13d00:	69e3      	ldr	r3, [r4, #28]
   13d02:	f104 081c 	add.w	r8, r4, #28
   13d06:	e7f7      	b.n	13cf8 <send_frag+0xd8>
			__ASSERT_NO_MSG(*pending_no_cb > 0);
   13d08:	f8d8 2000 	ldr.w	r2, [r8]
   13d0c:	b95a      	cbnz	r2, 13d26 <send_frag+0x106>
   13d0e:	4917      	ldr	r1, [pc, #92]	; (13d6c <send_frag+0x14c>)
   13d10:	4817      	ldr	r0, [pc, #92]	; (13d70 <send_frag+0x150>)
   13d12:	f240 2327 	movw	r3, #551	; 0x227
   13d16:	4a17      	ldr	r2, [pc, #92]	; (13d74 <send_frag+0x154>)
   13d18:	f010 ffe5 	bl	24ce6 <assert_print>
   13d1c:	f240 2127 	movw	r1, #551	; 0x227
   13d20:	4814      	ldr	r0, [pc, #80]	; (13d74 <send_frag+0x154>)
   13d22:	f010 ffd9 	bl	24cd8 <assert_post_action>
			(*pending_no_cb)--;
   13d26:	3a01      	subs	r2, #1
   13d28:	f8c8 2000 	str.w	r2, [r8]
   13d2c:	f387 8811 	msr	BASEPRI, r7
   13d30:	f3bf 8f6f 	isb	sy
   13d34:	480a      	ldr	r0, [pc, #40]	; (13d60 <send_frag+0x140>)
   13d36:	f00c f86f 	bl	1fe18 <z_impl_k_sem_give>
	if (always_consume) {
   13d3a:	f1b9 0f00 	cmp.w	r9, #0
   13d3e:	d109      	bne.n	13d54 <send_frag+0x134>
	return false;
   13d40:	2000      	movs	r0, #0
}
   13d42:	b005      	add	sp, #20
   13d44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   13d48:	4805      	ldr	r0, [pc, #20]	; (13d60 <send_frag+0x140>)
   13d4a:	f00c f865 	bl	1fe18 <z_impl_k_sem_give>
	if (tx) {
   13d4e:	2d00      	cmp	r5, #0
   13d50:	d1c3      	bne.n	13cda <send_frag+0xba>
   13d52:	e7f2      	b.n	13d3a <send_frag+0x11a>
		net_buf_unref(buf);
   13d54:	4630      	mov	r0, r6
   13d56:	f005 fb01 	bl	1935c <net_buf_unref>
   13d5a:	e7f1      	b.n	13d40 <send_frag+0x120>
	return true;
   13d5c:	2001      	movs	r0, #1
   13d5e:	e7f0      	b.n	13d42 <send_frag+0x122>
   13d60:	20008100 	.word	0x20008100
   13d64:	0002daa1 	.word	0x0002daa1
   13d68:	0002a6e8 	.word	0x0002a6e8
   13d6c:	0002e2c0 	.word	0x0002e2c0
   13d70:	0002b6a9 	.word	0x0002b6a9
   13d74:	0002e272 	.word	0x0002e272

00013d78 <bt_conn_get_pkts>:
}
   13d78:	4800      	ldr	r0, [pc, #0]	; (13d7c <bt_conn_get_pkts+0x4>)
   13d7a:	4770      	bx	lr
   13d7c:	20008100 	.word	0x20008100

00013d80 <bt_conn_new>:
{
   13d80:	b538      	push	{r3, r4, r5, lr}
	for (i = 0; i < size; i++) {
   13d82:	2200      	movs	r2, #0
   13d84:	4604      	mov	r4, r0
   13d86:	428a      	cmp	r2, r1
   13d88:	d102      	bne.n	13d90 <bt_conn_new+0x10>
		if (atomic_cas(&conns[i].ref, 0, 1)) {
   13d8a:	2400      	movs	r4, #0
}
   13d8c:	4620      	mov	r0, r4
   13d8e:	bd38      	pop	{r3, r4, r5, pc}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   13d90:	2001      	movs	r0, #1
   13d92:	f104 03c4 	add.w	r3, r4, #196	; 0xc4
   13d96:	e8d3 5fef 	ldaex	r5, [r3]
   13d9a:	2d00      	cmp	r5, #0
   13d9c:	d104      	bne.n	13da8 <bt_conn_new+0x28>
   13d9e:	e8c3 0fec 	stlex	ip, r0, [r3]
   13da2:	f1bc 0f00 	cmp.w	ip, #0
   13da6:	d1f6      	bne.n	13d96 <bt_conn_new+0x16>
		if (atomic_cas(&conns[i].ref, 0, 1)) {
   13da8:	d002      	beq.n	13db0 <bt_conn_new+0x30>
   13daa:	34c8      	adds	r4, #200	; 0xc8
	for (i = 0; i < size; i++) {
   13dac:	4402      	add	r2, r0
   13dae:	e7ea      	b.n	13d86 <bt_conn_new+0x6>
	if (!conn) {
   13db0:	2c00      	cmp	r4, #0
   13db2:	d0ea      	beq.n	13d8a <bt_conn_new+0xa>
__ssp_bos_icheck3(memset, void *, int)
   13db4:	22c4      	movs	r2, #196	; 0xc4
   13db6:	2100      	movs	r1, #0
   13db8:	4620      	mov	r0, r4
   13dba:	f015 fd34 	bl	29826 <memset>
	k_work_init_delayable(&conn->deferred_work, deferred_work);
   13dbe:	f104 0060 	add.w	r0, r4, #96	; 0x60
   13dc2:	4904      	ldr	r1, [pc, #16]	; (13dd4 <bt_conn_new+0x54>)
   13dc4:	f00c fcac 	bl	20720 <k_work_init_delayable>
	k_work_init(&conn->tx_complete_work, tx_complete_work);
   13dc8:	4903      	ldr	r1, [pc, #12]	; (13dd8 <bt_conn_new+0x58>)
   13dca:	f104 0028 	add.w	r0, r4, #40	; 0x28
   13dce:	f00c facb 	bl	20368 <k_work_init>
	return conn;
   13dd2:	e7db      	b.n	13d8c <bt_conn_new+0xc>
   13dd4:	000147ed 	.word	0x000147ed
   13dd8:	000265ed 	.word	0x000265ed

00013ddc <conn_cleanup>:
{
   13ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13de0:	4604      	mov	r4, r0
		tx_data(buf)->tx = NULL;
   13de2:	2700      	movs	r7, #0
	while ((buf = net_buf_get(&conn->tx_queue, K_NO_WAIT))) {
   13de4:	f104 0638 	add.w	r6, r4, #56	; 0x38
   13de8:	2300      	movs	r3, #0
   13dea:	2200      	movs	r2, #0
   13dec:	4630      	mov	r0, r6
   13dee:	f013 ff4b 	bl	27c88 <net_buf_get>
   13df2:	4603      	mov	r3, r0
   13df4:	b980      	cbnz	r0, 13e18 <conn_cleanup+0x3c>
	__ASSERT(sys_slist_is_empty(&conn->tx_pending), "Pending TX packets");
   13df6:	6963      	ldr	r3, [r4, #20]
   13df8:	b1cb      	cbz	r3, 13e2e <conn_cleanup+0x52>
   13dfa:	4918      	ldr	r1, [pc, #96]	; (13e5c <conn_cleanup+0x80>)
   13dfc:	f44f 732d 	mov.w	r3, #692	; 0x2b4
   13e00:	4a17      	ldr	r2, [pc, #92]	; (13e60 <conn_cleanup+0x84>)
   13e02:	4818      	ldr	r0, [pc, #96]	; (13e64 <conn_cleanup+0x88>)
   13e04:	f010 ff6f 	bl	24ce6 <assert_print>
   13e08:	4817      	ldr	r0, [pc, #92]	; (13e68 <conn_cleanup+0x8c>)
   13e0a:	f010 ff6c 	bl	24ce6 <assert_print>
   13e0e:	f44f 712d 	mov.w	r1, #692	; 0x2b4
	__ASSERT_NO_MSG(conn->pending_no_cb == 0);
   13e12:	4813      	ldr	r0, [pc, #76]	; (13e60 <conn_cleanup+0x84>)
   13e14:	f010 ff60 	bl	24cd8 <assert_post_action>
		struct bt_conn_tx *tx = tx_data(buf)->tx;
   13e18:	699d      	ldr	r5, [r3, #24]
		tx_data(buf)->tx = NULL;
   13e1a:	619f      	str	r7, [r3, #24]
		net_buf_unref(buf);
   13e1c:	f005 fa9e 	bl	1935c <net_buf_unref>
		if (tx) {
   13e20:	2d00      	cmp	r5, #0
   13e22:	d0e1      	beq.n	13de8 <conn_cleanup+0xc>
			conn_tx_destroy(conn, tx);
   13e24:	4629      	mov	r1, r5
   13e26:	4620      	mov	r0, r4
   13e28:	f7ff fed4 	bl	13bd4 <conn_tx_destroy>
   13e2c:	e7da      	b.n	13de4 <conn_cleanup+0x8>
	__ASSERT_NO_MSG(conn->pending_no_cb == 0);
   13e2e:	69e3      	ldr	r3, [r4, #28]
   13e30:	b14b      	cbz	r3, 13e46 <conn_cleanup+0x6a>
   13e32:	490e      	ldr	r1, [pc, #56]	; (13e6c <conn_cleanup+0x90>)
   13e34:	f240 23b5 	movw	r3, #693	; 0x2b5
   13e38:	4a09      	ldr	r2, [pc, #36]	; (13e60 <conn_cleanup+0x84>)
   13e3a:	480a      	ldr	r0, [pc, #40]	; (13e64 <conn_cleanup+0x88>)
   13e3c:	f010 ff53 	bl	24ce6 <assert_print>
   13e40:	f240 21b5 	movw	r1, #693	; 0x2b5
   13e44:	e7e5      	b.n	13e12 <conn_cleanup+0x36>
	bt_conn_reset_rx_state(conn);
   13e46:	4620      	mov	r0, r4
   13e48:	f012 fbd3 	bl	265f2 <bt_conn_reset_rx_state>
	k_work_reschedule(&conn->deferred_work, K_NO_WAIT);
   13e4c:	f104 0060 	add.w	r0, r4, #96	; 0x60
   13e50:	2200      	movs	r2, #0
}
   13e52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	k_work_reschedule(&conn->deferred_work, K_NO_WAIT);
   13e56:	2300      	movs	r3, #0
   13e58:	f00c bd7e 	b.w	20958 <k_work_reschedule>
   13e5c:	0002e2d3 	.word	0x0002e2d3
   13e60:	0002e272 	.word	0x0002e272
   13e64:	0002b6a9 	.word	0x0002b6a9
   13e68:	0002e2f9 	.word	0x0002e2f9
   13e6c:	0002e30e 	.word	0x0002e30e

00013e70 <bt_conn_recv>:
{
   13e70:	b5f0      	push	{r4, r5, r6, r7, lr}
   13e72:	4616      	mov	r6, r2
   13e74:	b087      	sub	sp, #28
   13e76:	4604      	mov	r4, r0
   13e78:	460d      	mov	r5, r1
	tx_notify(conn);
   13e7a:	f7ff fe7b 	bl	13b74 <tx_notify>
	switch (flags) {
   13e7e:	2e01      	cmp	r6, #1
   13e80:	d02e      	beq.n	13ee0 <bt_conn_recv+0x70>
   13e82:	2e02      	cmp	r6, #2
   13e84:	d165      	bne.n	13f52 <bt_conn_recv+0xe2>
		if (conn->rx) {
   13e86:	6923      	ldr	r3, [r4, #16]
   13e88:	b163      	cbz	r3, 13ea4 <bt_conn_recv+0x34>
			LOG_ERR("Unexpected first L2CAP frame");
   13e8a:	4b3d      	ldr	r3, [pc, #244]	; (13f80 <bt_conn_recv+0x110>)
   13e8c:	2201      	movs	r2, #1
   13e8e:	9302      	str	r3, [sp, #8]
   13e90:	2300      	movs	r3, #0
   13e92:	493c      	ldr	r1, [pc, #240]	; (13f84 <bt_conn_recv+0x114>)
   13e94:	4618      	mov	r0, r3
   13e96:	e9cd 3300 	strd	r3, r3, [sp]
   13e9a:	f012 fb98 	bl	265ce <z_log_msg_runtime_create.constprop.0>
			bt_conn_reset_rx_state(conn);
   13e9e:	4620      	mov	r0, r4
   13ea0:	f012 fba7 	bl	265f2 <bt_conn_reset_rx_state>
		conn->rx = buf;
   13ea4:	6125      	str	r5, [r4, #16]
	if (conn->rx->len < sizeof(uint16_t)) {
   13ea6:	6921      	ldr	r1, [r4, #16]
   13ea8:	8a0a      	ldrh	r2, [r1, #16]
   13eaa:	2a01      	cmp	r2, #1
   13eac:	d966      	bls.n	13f7c <bt_conn_recv+0x10c>
	acl_total_len = sys_get_le16(conn->rx->data) + sizeof(struct bt_l2cap_hdr);
   13eae:	68cb      	ldr	r3, [r1, #12]
   13eb0:	881b      	ldrh	r3, [r3, #0]
   13eb2:	3304      	adds	r3, #4
   13eb4:	b29b      	uxth	r3, r3
	if (conn->rx->len < acl_total_len) {
   13eb6:	429a      	cmp	r2, r3
   13eb8:	d360      	bcc.n	13f7c <bt_conn_recv+0x10c>
	if (conn->rx->len > acl_total_len) {
   13eba:	d956      	bls.n	13f6a <bt_conn_recv+0xfa>
		LOG_ERR("ACL len mismatch (%u > %u)", conn->rx->len, acl_total_len);
   13ebc:	e9cd 2303 	strd	r2, r3, [sp, #12]
   13ec0:	4b31      	ldr	r3, [pc, #196]	; (13f88 <bt_conn_recv+0x118>)
   13ec2:	2201      	movs	r2, #1
   13ec4:	9302      	str	r3, [sp, #8]
   13ec6:	2300      	movs	r3, #0
   13ec8:	492e      	ldr	r1, [pc, #184]	; (13f84 <bt_conn_recv+0x114>)
   13eca:	4618      	mov	r0, r3
   13ecc:	e9cd 3300 	strd	r3, r3, [sp]
   13ed0:	f012 fb7d 	bl	265ce <z_log_msg_runtime_create.constprop.0>
		bt_conn_reset_rx_state(conn);
   13ed4:	4620      	mov	r0, r4
}
   13ed6:	b007      	add	sp, #28
   13ed8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_reset_rx_state(conn);
   13edc:	f012 bb89 	b.w	265f2 <bt_conn_reset_rx_state>
		if (!conn->rx) {
   13ee0:	6923      	ldr	r3, [r4, #16]
   13ee2:	b963      	cbnz	r3, 13efe <bt_conn_recv+0x8e>
			LOG_ERR("Unexpected L2CAP continuation");
   13ee4:	4a29      	ldr	r2, [pc, #164]	; (13f8c <bt_conn_recv+0x11c>)
   13ee6:	4618      	mov	r0, r3
   13ee8:	e9cd 3201 	strd	r3, r2, [sp, #4]
   13eec:	4925      	ldr	r1, [pc, #148]	; (13f84 <bt_conn_recv+0x114>)
   13eee:	4632      	mov	r2, r6
   13ef0:	9300      	str	r3, [sp, #0]
   13ef2:	f012 fb6c 	bl	265ce <z_log_msg_runtime_create.constprop.0>
		bt_conn_reset_rx_state(conn);
   13ef6:	4620      	mov	r0, r4
   13ef8:	f012 fb7b 	bl	265f2 <bt_conn_reset_rx_state>
		net_buf_unref(buf);
   13efc:	e001      	b.n	13f02 <bt_conn_recv+0x92>
		if (!buf->len) {
   13efe:	8a2f      	ldrh	r7, [r5, #16]
   13f00:	b92f      	cbnz	r7, 13f0e <bt_conn_recv+0x9e>
			net_buf_unref(buf);
   13f02:	4628      	mov	r0, r5
}
   13f04:	b007      	add	sp, #28
   13f06:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			net_buf_unref(buf);
   13f0a:	f005 ba27 	b.w	1935c <net_buf_unref>
 *
 * @return Number of bytes available at the end of the buffer.
 */
static inline size_t net_buf_tailroom(struct net_buf *buf)
{
	return net_buf_simple_tailroom(&buf->b);
   13f0e:	f103 000c 	add.w	r0, r3, #12
   13f12:	f013 fece 	bl	27cb2 <net_buf_simple_tailroom>
		if (buf->len > net_buf_tailroom(conn->rx)) {
   13f16:	4287      	cmp	r7, r0
   13f18:	d911      	bls.n	13f3e <bt_conn_recv+0xce>
			LOG_ERR("Not enough buffer space for L2CAP data");
   13f1a:	2700      	movs	r7, #0
   13f1c:	4b1c      	ldr	r3, [pc, #112]	; (13f90 <bt_conn_recv+0x120>)
   13f1e:	4632      	mov	r2, r6
   13f20:	4638      	mov	r0, r7
   13f22:	4918      	ldr	r1, [pc, #96]	; (13f84 <bt_conn_recv+0x114>)
   13f24:	9302      	str	r3, [sp, #8]
   13f26:	e9cd 7700 	strd	r7, r7, [sp]
   13f2a:	463b      	mov	r3, r7
   13f2c:	f012 fb4f 	bl	265ce <z_log_msg_runtime_create.constprop.0>
			bt_l2cap_recv(conn, conn->rx, false);
   13f30:	463a      	mov	r2, r7
   13f32:	4620      	mov	r0, r4
   13f34:	6921      	ldr	r1, [r4, #16]
   13f36:	f000 fefd 	bl	14d34 <bt_l2cap_recv>
			conn->rx = NULL;
   13f3a:	6127      	str	r7, [r4, #16]
   13f3c:	e7e1      	b.n	13f02 <bt_conn_recv+0x92>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   13f3e:	6920      	ldr	r0, [r4, #16]
   13f40:	8a2a      	ldrh	r2, [r5, #16]
   13f42:	68e9      	ldr	r1, [r5, #12]
   13f44:	300c      	adds	r0, #12
   13f46:	f013 febc 	bl	27cc2 <net_buf_simple_add_mem>
		net_buf_unref(buf);
   13f4a:	4628      	mov	r0, r5
   13f4c:	f005 fa06 	bl	1935c <net_buf_unref>
		break;
   13f50:	e7a9      	b.n	13ea6 <bt_conn_recv+0x36>
		LOG_ERR("Unexpected ACL flags (0x%02x)", flags);
   13f52:	4b10      	ldr	r3, [pc, #64]	; (13f94 <bt_conn_recv+0x124>)
   13f54:	2201      	movs	r2, #1
   13f56:	9302      	str	r3, [sp, #8]
   13f58:	2300      	movs	r3, #0
   13f5a:	490a      	ldr	r1, [pc, #40]	; (13f84 <bt_conn_recv+0x114>)
   13f5c:	4618      	mov	r0, r3
   13f5e:	e9cd 3300 	strd	r3, r3, [sp]
	switch (flags) {
   13f62:	9603      	str	r6, [sp, #12]
		LOG_ERR("Unexpected ACL flags (0x%02x)", flags);
   13f64:	f012 fb33 	bl	265ce <z_log_msg_runtime_create.constprop.0>
   13f68:	e7c5      	b.n	13ef6 <bt_conn_recv+0x86>
	conn->rx = NULL;
   13f6a:	2300      	movs	r3, #0
	bt_l2cap_recv(conn, buf, true);
   13f6c:	2201      	movs	r2, #1
   13f6e:	4620      	mov	r0, r4
	conn->rx = NULL;
   13f70:	6123      	str	r3, [r4, #16]
}
   13f72:	b007      	add	sp, #28
   13f74:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_l2cap_recv(conn, buf, true);
   13f78:	f000 bedc 	b.w	14d34 <bt_l2cap_recv>
}
   13f7c:	b007      	add	sp, #28
   13f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13f80:	0002e327 	.word	0x0002e327
   13f84:	0002a6e8 	.word	0x0002a6e8
   13f88:	0002e3a7 	.word	0x0002e3a7
   13f8c:	0002e344 	.word	0x0002e344
   13f90:	0002e362 	.word	0x0002e362
   13f94:	0002e389 	.word	0x0002e389

00013f98 <bt_conn_send_cb>:
{
   13f98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13f9c:	4699      	mov	r9, r3
	if (conn->state != BT_CONN_CONNECTED) {
   13f9e:	7b43      	ldrb	r3, [r0, #13]
{
   13fa0:	4606      	mov	r6, r0
	if (conn->state != BT_CONN_CONNECTED) {
   13fa2:	2b07      	cmp	r3, #7
{
   13fa4:	4688      	mov	r8, r1
   13fa6:	4617      	mov	r7, r2
   13fa8:	b085      	sub	sp, #20
	if (conn->state != BT_CONN_CONNECTED) {
   13faa:	d00c      	beq.n	13fc6 <bt_conn_send_cb+0x2e>
		LOG_ERR("not connected!");
   13fac:	4b28      	ldr	r3, [pc, #160]	; (14050 <bt_conn_send_cb+0xb8>)
   13fae:	2201      	movs	r2, #1
   13fb0:	9302      	str	r3, [sp, #8]
   13fb2:	2300      	movs	r3, #0
   13fb4:	4927      	ldr	r1, [pc, #156]	; (14054 <bt_conn_send_cb+0xbc>)
   13fb6:	4618      	mov	r0, r3
   13fb8:	e9cd 3300 	strd	r3, r3, [sp]
   13fbc:	f012 fb07 	bl	265ce <z_log_msg_runtime_create.constprop.0>
		return -ENOTCONN;
   13fc0:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   13fc4:	e01c      	b.n	14000 <bt_conn_send_cb+0x68>
	if (cb) {
   13fc6:	2a00      	cmp	r2, #0
   13fc8:	d03f      	beq.n	1404a <bt_conn_send_cb+0xb2>
	return z_impl_z_current_get();
   13fca:	f00d fe4d 	bl	21c68 <z_impl_z_current_get>
	if (k_current_get() == &k_sys_work_q.thread) {
   13fce:	4b22      	ldr	r3, [pc, #136]	; (14058 <bt_conn_send_cb+0xc0>)
   13fd0:	4283      	cmp	r3, r0
	return z_impl_k_queue_get(queue, timeout);
   13fd2:	4822      	ldr	r0, [pc, #136]	; (1405c <bt_conn_send_cb+0xc4>)
   13fd4:	bf07      	ittee	eq
   13fd6:	2200      	moveq	r2, #0
   13fd8:	2300      	moveq	r3, #0
   13fda:	f04f 32ff 	movne.w	r2, #4294967295
   13fde:	f04f 33ff 	movne.w	r3, #4294967295
   13fe2:	f00b feaf 	bl	1fd44 <z_impl_k_queue_get>
   13fe6:	4604      	mov	r4, r0
		if (!tx) {
   13fe8:	b968      	cbnz	r0, 14006 <bt_conn_send_cb+0x6e>
			LOG_ERR("Unable to allocate TX context");
   13fea:	4b1d      	ldr	r3, [pc, #116]	; (14060 <bt_conn_send_cb+0xc8>)
   13fec:	9000      	str	r0, [sp, #0]
   13fee:	e9cd 0301 	strd	r0, r3, [sp, #4]
   13ff2:	2201      	movs	r2, #1
   13ff4:	4603      	mov	r3, r0
   13ff6:	4917      	ldr	r1, [pc, #92]	; (14054 <bt_conn_send_cb+0xbc>)
   13ff8:	f012 fae9 	bl	265ce <z_log_msg_runtime_create.constprop.0>
			return -ENOBUFS;
   13ffc:	f06f 0068 	mvn.w	r0, #104	; 0x68
}
   14000:	b005      	add	sp, #20
   14002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (conn->state != BT_CONN_CONNECTED) {
   14006:	7b73      	ldrb	r3, [r6, #13]
   14008:	2500      	movs	r5, #0
   1400a:	2b07      	cmp	r3, #7
   1400c:	d011      	beq.n	14032 <bt_conn_send_cb+0x9a>
			LOG_WRN("Disconnected while allocating context");
   1400e:	4b15      	ldr	r3, [pc, #84]	; (14064 <bt_conn_send_cb+0xcc>)
   14010:	4628      	mov	r0, r5
   14012:	e9cd 5301 	strd	r5, r3, [sp, #4]
   14016:	2202      	movs	r2, #2
   14018:	462b      	mov	r3, r5
   1401a:	490e      	ldr	r1, [pc, #56]	; (14054 <bt_conn_send_cb+0xbc>)
   1401c:	9500      	str	r5, [sp, #0]
   1401e:	f012 fad6 	bl	265ce <z_log_msg_runtime_create.constprop.0>
	k_fifo_put(&free_tx, tx);
   14022:	4621      	mov	r1, r4
	tx->user_data = NULL;
   14024:	e9c4 5501 	strd	r5, r5, [r4, #4]
	k_fifo_put(&free_tx, tx);
   14028:	480c      	ldr	r0, [pc, #48]	; (1405c <bt_conn_send_cb+0xc4>)
	tx->pending_no_cb = 0U;
   1402a:	60e5      	str	r5, [r4, #12]
	k_fifo_put(&free_tx, tx);
   1402c:	f015 f9f8 	bl	29420 <k_queue_append>
}
   14030:	e7c6      	b.n	13fc0 <bt_conn_send_cb+0x28>
		tx->user_data = user_data;
   14032:	e9c0 7901 	strd	r7, r9, [r0, #4]
		tx->pending_no_cb = 0U;
   14036:	60c5      	str	r5, [r0, #12]
	net_buf_put(&conn->tx_queue, buf);
   14038:	f106 0038 	add.w	r0, r6, #56	; 0x38
   1403c:	4641      	mov	r1, r8
		tx_data(buf)->tx = tx;
   1403e:	f8c8 4018 	str.w	r4, [r8, #24]
	net_buf_put(&conn->tx_queue, buf);
   14042:	f005 f965 	bl	19310 <net_buf_put>
	return 0;
   14046:	2000      	movs	r0, #0
   14048:	e7da      	b.n	14000 <bt_conn_send_cb+0x68>
   1404a:	4614      	mov	r4, r2
   1404c:	e7f4      	b.n	14038 <bt_conn_send_cb+0xa0>
   1404e:	bf00      	nop
   14050:	0002e3c2 	.word	0x0002e3c2
   14054:	0002a6e8 	.word	0x0002a6e8
   14058:	20009d18 	.word	0x20009d18
   1405c:	20008be8 	.word	0x20008be8
   14060:	0002e3d1 	.word	0x0002e3d1
   14064:	0002e3ef 	.word	0x0002e3ef

00014068 <bt_conn_prepare_events>:
{
   14068:	b570      	push	{r4, r5, r6, lr}
   1406a:	4604      	mov	r4, r0
	z_impl_k_poll_signal_init(sig);
   1406c:	4817      	ldr	r0, [pc, #92]	; (140cc <bt_conn_prepare_events+0x64>)
   1406e:	f015 fb7f 	bl	29770 <z_impl_k_poll_signal_init>
	k_poll_event_init(&events[ev_count++], K_POLL_TYPE_SIGNAL,
   14072:	2200      	movs	r2, #0
   14074:	2101      	movs	r1, #1
   14076:	4620      	mov	r0, r4
   14078:	4b14      	ldr	r3, [pc, #80]	; (140cc <bt_conn_prepare_events+0x64>)
   1407a:	f00e fcfd 	bl	22a78 <k_poll_event_init>
		if (!conn_prepare_events(conn, &events[ev_count])) {
   1407e:	f104 0614 	add.w	r6, r4, #20
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   14082:	4b13      	ldr	r3, [pc, #76]	; (140d0 <bt_conn_prepare_events+0x68>)
   14084:	e8d3 2faf 	lda	r2, [r3]
	if (!atomic_get(&conn->ref)) {
   14088:	b90a      	cbnz	r2, 1408e <bt_conn_prepare_events+0x26>
	k_poll_event_init(&events[ev_count++], K_POLL_TYPE_SIGNAL,
   1408a:	2001      	movs	r0, #1
}
   1408c:	bd70      	pop	{r4, r5, r6, pc}
	if (conn->state == BT_CONN_DISCONNECTED &&
   1408e:	f1a3 05c4 	sub.w	r5, r3, #196	; 0xc4
   14092:	f813 3cb7 	ldrb.w	r3, [r3, #-183]
   14096:	b953      	cbnz	r3, 140ae <bt_conn_prepare_events+0x46>
   14098:	f06f 0140 	mvn.w	r1, #64	; 0x40
   1409c:	1d28      	adds	r0, r5, #4
   1409e:	f012 fa8b 	bl	265b8 <atomic_and>
   140a2:	0643      	lsls	r3, r0, #25
   140a4:	d503      	bpl.n	140ae <bt_conn_prepare_events+0x46>
		conn_cleanup(conn);
   140a6:	4628      	mov	r0, r5
   140a8:	f7ff fe98 	bl	13ddc <conn_cleanup>
		return -ENOTCONN;
   140ac:	e7ed      	b.n	1408a <bt_conn_prepare_events+0x22>
	if (conn->state != BT_CONN_CONNECTED) {
   140ae:	7b6b      	ldrb	r3, [r5, #13]
   140b0:	2b07      	cmp	r3, #7
   140b2:	d1ea      	bne.n	1408a <bt_conn_prepare_events+0x22>
	k_poll_event_init(&events[0],
   140b4:	4630      	mov	r0, r6
   140b6:	4b07      	ldr	r3, [pc, #28]	; (140d4 <bt_conn_prepare_events+0x6c>)
   140b8:	2200      	movs	r2, #0
   140ba:	2104      	movs	r1, #4
   140bc:	f00e fcdc 	bl	22a78 <k_poll_event_init>
	events[0].tag = BT_EVENT_CONN_TX_QUEUE;
   140c0:	2301      	movs	r3, #1
			ev_count++;
   140c2:	2002      	movs	r0, #2
	events[0].tag = BT_EVENT_CONN_TX_QUEUE;
   140c4:	f884 3020 	strb.w	r3, [r4, #32]
	return ev_count;
   140c8:	e7e0      	b.n	1408c <bt_conn_prepare_events+0x24>
   140ca:	bf00      	nop
   140cc:	200084b8 	.word	0x200084b8
   140d0:	2000995c 	.word	0x2000995c
   140d4:	200098d0 	.word	0x200098d0

000140d8 <bt_conn_ref>:
{
   140d8:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(conn);
   140da:	b180      	cbz	r0, 140fe <bt_conn_ref+0x26>
		old = atomic_get(&conn->ref);
   140dc:	f100 02c4 	add.w	r2, r0, #196	; 0xc4
   140e0:	e8d2 3faf 	lda	r3, [r2]
		if (!old) {
   140e4:	b1bb      	cbz	r3, 14116 <bt_conn_ref+0x3e>
	} while (!atomic_cas(&conn->ref, old, old + 1));
   140e6:	1c59      	adds	r1, r3, #1
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   140e8:	e8d2 4fef 	ldaex	r4, [r2]
   140ec:	429c      	cmp	r4, r3
   140ee:	d104      	bne.n	140fa <bt_conn_ref+0x22>
   140f0:	e8c2 1fec 	stlex	ip, r1, [r2]
   140f4:	f1bc 0f00 	cmp.w	ip, #0
   140f8:	d1f6      	bne.n	140e8 <bt_conn_ref+0x10>
   140fa:	d1f1      	bne.n	140e0 <bt_conn_ref+0x8>
}
   140fc:	bd10      	pop	{r4, pc}
	__ASSERT_NO_MSG(conn);
   140fe:	4907      	ldr	r1, [pc, #28]	; (1411c <bt_conn_ref+0x44>)
   14100:	4807      	ldr	r0, [pc, #28]	; (14120 <bt_conn_ref+0x48>)
   14102:	f240 437c 	movw	r3, #1148	; 0x47c
   14106:	4a07      	ldr	r2, [pc, #28]	; (14124 <bt_conn_ref+0x4c>)
   14108:	f010 fded 	bl	24ce6 <assert_print>
   1410c:	f240 417c 	movw	r1, #1148	; 0x47c
   14110:	4804      	ldr	r0, [pc, #16]	; (14124 <bt_conn_ref+0x4c>)
   14112:	f010 fde1 	bl	24cd8 <assert_post_action>
			return NULL;
   14116:	4618      	mov	r0, r3
   14118:	e7f0      	b.n	140fc <bt_conn_ref+0x24>
   1411a:	bf00      	nop
   1411c:	0002db13 	.word	0x0002db13
   14120:	0002b6a9 	.word	0x0002b6a9
   14124:	0002e272 	.word	0x0002e272

00014128 <bt_conn_unref>:
{
   14128:	b510      	push	{r4, lr}
	old = atomic_dec(&conn->ref);
   1412a:	f100 03c4 	add.w	r3, r0, #196	; 0xc4
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
   1412e:	e8d3 2fef 	ldaex	r2, [r3]
   14132:	1e51      	subs	r1, r2, #1
   14134:	e8c3 1fe4 	stlex	r4, r1, [r3]
   14138:	2c00      	cmp	r4, #0
   1413a:	d1f8      	bne.n	1412e <bt_conn_unref+0x6>
	__ASSERT(old > 0, "Conn reference counter is 0");
   1413c:	2a00      	cmp	r2, #0
   1413e:	dc0e      	bgt.n	1415e <bt_conn_unref+0x36>
   14140:	490d      	ldr	r1, [pc, #52]	; (14178 <bt_conn_unref+0x50>)
   14142:	f44f 6393 	mov.w	r3, #1176	; 0x498
   14146:	4a0d      	ldr	r2, [pc, #52]	; (1417c <bt_conn_unref+0x54>)
   14148:	480d      	ldr	r0, [pc, #52]	; (14180 <bt_conn_unref+0x58>)
   1414a:	f010 fdcc 	bl	24ce6 <assert_print>
   1414e:	480d      	ldr	r0, [pc, #52]	; (14184 <bt_conn_unref+0x5c>)
   14150:	f010 fdc9 	bl	24ce6 <assert_print>
   14154:	f44f 6193 	mov.w	r1, #1176	; 0x498
   14158:	4808      	ldr	r0, [pc, #32]	; (1417c <bt_conn_unref+0x54>)
   1415a:	f010 fdbd 	bl	24cd8 <assert_post_action>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn->type == BT_CONN_TYPE_LE &&
   1415e:	f240 1201 	movw	r2, #257	; 0x101
   14162:	8841      	ldrh	r1, [r0, #2]
   14164:	4291      	cmp	r1, r2
   14166:	d106      	bne.n	14176 <bt_conn_unref+0x4e>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   14168:	e8d3 3faf 	lda	r3, [r3]
	    conn->role == BT_CONN_ROLE_PERIPHERAL && atomic_get(&conn->ref) == 0) {
   1416c:	b91b      	cbnz	r3, 14176 <bt_conn_unref+0x4e>
}
   1416e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		bt_le_adv_resume();
   14172:	f7ff baa9 	b.w	136c8 <bt_le_adv_resume>
}
   14176:	bd10      	pop	{r4, pc}
   14178:	0002e415 	.word	0x0002e415
   1417c:	0002e272 	.word	0x0002e272
   14180:	0002b6a9 	.word	0x0002b6a9
   14184:	0002e41d 	.word	0x0002e41d

00014188 <bt_conn_lookup_handle>:
{
   14188:	4602      	mov	r2, r0
	conn = conn_lookup_handle(acl_conns, ARRAY_SIZE(acl_conns), handle);
   1418a:	2101      	movs	r1, #1
   1418c:	4801      	ldr	r0, [pc, #4]	; (14194 <bt_conn_lookup_handle+0xc>)
   1418e:	f012 ba39 	b.w	26604 <conn_lookup_handle>
   14192:	bf00      	nop
   14194:	20009898 	.word	0x20009898

00014198 <bt_conn_set_state>:
{
   14198:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	if (conn->state == state) {
   1419a:	7b46      	ldrb	r6, [r0, #13]
{
   1419c:	4604      	mov	r4, r0
	if (conn->state == state) {
   1419e:	428e      	cmp	r6, r1
{
   141a0:	460d      	mov	r5, r1
	if (conn->state == state) {
   141a2:	d111      	bne.n	141c8 <bt_conn_set_state+0x30>
	switch (state) {
   141a4:	2e08      	cmp	r6, #8
   141a6:	bf96      	itet	ls
   141a8:	4b65      	ldrls	r3, [pc, #404]	; (14340 <bt_conn_set_state+0x1a8>)
	if (conn->state == state) {
   141aa:	4b66      	ldrhi	r3, [pc, #408]	; (14344 <bt_conn_set_state+0x1ac>)
   141ac:	f853 3026 	ldrls.w	r3, [r3, r6, lsl #2]
		LOG_WRN("no transition %s", state2str(state));
   141b0:	9303      	str	r3, [sp, #12]
   141b2:	4b65      	ldr	r3, [pc, #404]	; (14348 <bt_conn_set_state+0x1b0>)
		LOG_WRN("no valid (%u) state was set", state);
   141b4:	9302      	str	r3, [sp, #8]
   141b6:	2300      	movs	r3, #0
   141b8:	2202      	movs	r2, #2
   141ba:	4618      	mov	r0, r3
   141bc:	e9cd 3300 	strd	r3, r3, [sp]
   141c0:	4962      	ldr	r1, [pc, #392]	; (1434c <bt_conn_set_state+0x1b4>)
   141c2:	f012 fa04 	bl	265ce <z_log_msg_runtime_create.constprop.0>
   141c6:	e098      	b.n	142fa <bt_conn_set_state+0x162>
	conn->state = state;
   141c8:	7341      	strb	r1, [r0, #13]
	switch (old_state) {
   141ca:	b926      	cbnz	r6, 141d6 <bt_conn_set_state+0x3e>
		if (conn->type != BT_CONN_TYPE_ISO) {
   141cc:	7883      	ldrb	r3, [r0, #2]
   141ce:	2b08      	cmp	r3, #8
   141d0:	d001      	beq.n	141d6 <bt_conn_set_state+0x3e>
			bt_conn_ref(conn);
   141d2:	f7ff ff81 	bl	140d8 <bt_conn_ref>
	switch (conn->state) {
   141d6:	7b63      	ldrb	r3, [r4, #13]
   141d8:	2b08      	cmp	r3, #8
   141da:	f200 80ad 	bhi.w	14338 <bt_conn_set_state+0x1a0>
   141de:	e8df f003 	tbb	[pc, r3]
   141e2:	053a      	.short	0x053a
   141e4:	8c8c8c8c 	.word	0x8c8c8c8c
   141e8:	1c8c      	.short	0x1c8c
   141ea:	8c          	.byte	0x8c
   141eb:	00          	.byte	0x00
		tx->pending_no_cb = 0U;
   141ec:	2600      	movs	r6, #0
	z_impl_k_sem_give(sem);
   141ee:	4d58      	ldr	r5, [pc, #352]	; (14350 <bt_conn_set_state+0x1b8>)
	__asm__ volatile(
   141f0:	f04f 0220 	mov.w	r2, #32
   141f4:	f3ef 8311 	mrs	r3, BASEPRI
   141f8:	f382 8812 	msr	BASEPRI_MAX, r2
   141fc:	f3bf 8f6f 	isb	sy
		if (conn->pending_no_cb) {
   14200:	69e2      	ldr	r2, [r4, #28]
   14202:	2a00      	cmp	r2, #0
   14204:	d073      	beq.n	142ee <bt_conn_set_state+0x156>
			conn->pending_no_cb--;
   14206:	3a01      	subs	r2, #1
   14208:	61e2      	str	r2, [r4, #28]
	__asm__ volatile(
   1420a:	f383 8811 	msr	BASEPRI, r3
   1420e:	f3bf 8f6f 	isb	sy
   14212:	4628      	mov	r0, r5
   14214:	f00b fe00 	bl	1fe18 <z_impl_k_sem_give>
}
   14218:	e7ea      	b.n	141f0 <bt_conn_set_state+0x58>
		if (conn->type == BT_CONN_TYPE_SCO) {
   1421a:	78a3      	ldrb	r3, [r4, #2]
   1421c:	2b04      	cmp	r3, #4
   1421e:	d06c      	beq.n	142fa <bt_conn_set_state+0x162>
	z_impl_k_queue_init(queue);
   14220:	f104 0038 	add.w	r0, r4, #56	; 0x38
   14224:	f015 f8ef 	bl	29406 <z_impl_k_queue_init>
	return z_impl_k_poll_signal_raise(sig, result);
   14228:	2100      	movs	r1, #0
   1422a:	484a      	ldr	r0, [pc, #296]	; (14354 <bt_conn_set_state+0x1bc>)
   1422c:	f00e fd42 	bl	22cb4 <z_impl_k_poll_signal_raise>
	list->head = NULL;
   14230:	2300      	movs	r3, #0
	list->tail = NULL;
   14232:	e9c4 3315 	strd	r3, r3, [r4, #84]	; 0x54
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   14236:	78e3      	ldrb	r3, [r4, #3]
   14238:	2b01      	cmp	r3, #1
   1423a:	d15e      	bne.n	142fa <bt_conn_set_state+0x162>
			conn->le.conn_param_retry_countdown =
   1423c:	2303      	movs	r3, #3
			k_work_schedule(&conn->deferred_work,
   1423e:	f44f 3220 	mov.w	r2, #163840	; 0x28000
			conn->le.conn_param_retry_countdown =
   14242:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
			k_work_schedule(&conn->deferred_work,
   14246:	2300      	movs	r3, #0
   14248:	f104 0060 	add.w	r0, r4, #96	; 0x60
}
   1424c:	b004      	add	sp, #16
   1424e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			k_work_schedule(&conn->deferred_work,
   14252:	f00c bb07 	b.w	20864 <k_work_schedule>
		if (conn->type == BT_CONN_TYPE_SCO) {
   14256:	78a3      	ldrb	r3, [r4, #2]
   14258:	2b04      	cmp	r3, #4
   1425a:	d105      	bne.n	14268 <bt_conn_set_state+0xd0>
			bt_conn_unref(conn);
   1425c:	4620      	mov	r0, r4
}
   1425e:	b004      	add	sp, #16
   14260:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			bt_conn_unref(conn);
   14264:	f7ff bf60 	b.w	14128 <bt_conn_unref>
		switch (old_state) {
   14268:	2e08      	cmp	r6, #8
   1426a:	d846      	bhi.n	142fa <bt_conn_set_state+0x162>
   1426c:	a301      	add	r3, pc, #4	; (adr r3, 14274 <bt_conn_set_state+0xdc>)
   1426e:	f853 f026 	ldr.w	pc, [r3, r6, lsl #2]
   14272:	bf00      	nop
   14274:	000142e9 	.word	0x000142e9
   14278:	00014299 	.word	0x00014299
   1427c:	000142db 	.word	0x000142db
   14280:	0001425d 	.word	0x0001425d
   14284:	0001425d 	.word	0x0001425d
   14288:	000142db 	.word	0x000142db
   1428c:	000142db 	.word	0x000142db
   14290:	000142fb 	.word	0x000142fb
   14294:	000142e9 	.word	0x000142e9
			tx_notify(conn);
   14298:	4620      	mov	r0, r4
   1429a:	f7ff fc6b 	bl	13b74 <tx_notify>
			if ((conn->type == BT_CONN_TYPE_LE) &&
   1429e:	78a3      	ldrb	r3, [r4, #2]
   142a0:	2b01      	cmp	r3, #1
   142a2:	d10a      	bne.n	142ba <bt_conn_set_state+0x122>
			    (k_work_delayable_busy_get(&conn->deferred_work) &
   142a4:	f104 0560 	add.w	r5, r4, #96	; 0x60
   142a8:	4628      	mov	r0, r5
   142aa:	f015 f942 	bl	29532 <k_work_delayable_busy_get>
			if ((conn->type == BT_CONN_TYPE_LE) &&
   142ae:	f010 0f0c 	tst.w	r0, #12
   142b2:	d002      	beq.n	142ba <bt_conn_set_state+0x122>
				k_work_cancel_delayable(&conn->deferred_work);
   142b4:	4628      	mov	r0, r5
   142b6:	f00c fb55 	bl	20964 <k_work_cancel_delayable>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   142ba:	3404      	adds	r4, #4
   142bc:	e8d4 3fef 	ldaex	r3, [r4]
   142c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   142c4:	e8c4 3fe2 	stlex	r2, r3, [r4]
   142c8:	2a00      	cmp	r2, #0
   142ca:	d1f7      	bne.n	142bc <bt_conn_set_state+0x124>
   142cc:	2100      	movs	r1, #0
   142ce:	4821      	ldr	r0, [pc, #132]	; (14354 <bt_conn_set_state+0x1bc>)
}
   142d0:	b004      	add	sp, #16
   142d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   142d6:	f00e bced 	b.w	22cb4 <z_impl_k_poll_signal_raise>
			if (conn->err) {
   142da:	7b23      	ldrb	r3, [r4, #12]
   142dc:	2b00      	cmp	r3, #0
   142de:	d0bd      	beq.n	1425c <bt_conn_set_state+0xc4>
				notify_connected(conn);
   142e0:	4620      	mov	r0, r4
   142e2:	f7ff fc11 	bl	13b08 <notify_connected>
   142e6:	e7b9      	b.n	1425c <bt_conn_set_state+0xc4>
			LOG_WRN("Invalid (%u) old state", state);
   142e8:	4b1b      	ldr	r3, [pc, #108]	; (14358 <bt_conn_set_state+0x1c0>)
   142ea:	9503      	str	r5, [sp, #12]
   142ec:	e762      	b.n	141b4 <bt_conn_set_state+0x1c>
	return list->head;
   142ee:	6961      	ldr	r1, [r4, #20]
Z_GENLIST_GET(slist, snode)
   142f0:	b929      	cbnz	r1, 142fe <bt_conn_set_state+0x166>
   142f2:	f383 8811 	msr	BASEPRI, r3
   142f6:	f3bf 8f6f 	isb	sy
}
   142fa:	b004      	add	sp, #16
   142fc:	bd70      	pop	{r4, r5, r6, pc}
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   142fe:	69a0      	ldr	r0, [r4, #24]
	return node->next;
   14300:	680a      	ldr	r2, [r1, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   14302:	4281      	cmp	r1, r0
	list->tail = node;
   14304:	bf08      	it	eq
   14306:	61a2      	streq	r2, [r4, #24]
	list->head = node;
   14308:	6162      	str	r2, [r4, #20]
   1430a:	f383 8811 	msr	BASEPRI, r3
   1430e:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   14312:	f04f 0220 	mov.w	r2, #32
   14316:	f3ef 8311 	mrs	r3, BASEPRI
   1431a:	f382 8812 	msr	BASEPRI_MAX, r2
   1431e:	f3bf 8f6f 	isb	sy
		conn->pending_no_cb = tx->pending_no_cb;
   14322:	68ca      	ldr	r2, [r1, #12]
   14324:	61e2      	str	r2, [r4, #28]
		tx->pending_no_cb = 0U;
   14326:	60ce      	str	r6, [r1, #12]
	__asm__ volatile(
   14328:	f383 8811 	msr	BASEPRI, r3
   1432c:	f3bf 8f6f 	isb	sy
		conn_tx_destroy(conn, tx);
   14330:	4620      	mov	r0, r4
   14332:	f7ff fc4f 	bl	13bd4 <conn_tx_destroy>
   14336:	e76c      	b.n	14212 <bt_conn_set_state+0x7a>
		LOG_WRN("no valid (%u) state was set", state);
   14338:	4b08      	ldr	r3, [pc, #32]	; (1435c <bt_conn_set_state+0x1c4>)
   1433a:	9503      	str	r5, [sp, #12]
   1433c:	e73a      	b.n	141b4 <bt_conn_set_state+0x1c>
   1433e:	bf00      	nop
   14340:	0002b02c 	.word	0x0002b02c
   14344:	0002e43b 	.word	0x0002e43b
   14348:	0002e445 	.word	0x0002e445
   1434c:	0002a6e8 	.word	0x0002a6e8
   14350:	20008100 	.word	0x20008100
   14354:	200084b8 	.word	0x200084b8
   14358:	0002e456 	.word	0x0002e456
   1435c:	0002e46d 	.word	0x0002e46d

00014360 <bt_conn_index>:
		index = conn - acl_conns;
   14360:	4a0c      	ldr	r2, [pc, #48]	; (14394 <bt_conn_index+0x34>)
{
   14362:	b508      	push	{r3, lr}
		index = conn - acl_conns;
   14364:	490c      	ldr	r1, [pc, #48]	; (14398 <bt_conn_index+0x38>)
   14366:	1a83      	subs	r3, r0, r2
   14368:	10db      	asrs	r3, r3, #3
		__ASSERT(index >= 0 && index < ARRAY_SIZE(acl_conns),
   1436a:	4290      	cmp	r0, r2
		index = conn - acl_conns;
   1436c:	fb01 f303 	mul.w	r3, r1, r3
		__ASSERT(index >= 0 && index < ARRAY_SIZE(acl_conns),
   14370:	d00e      	beq.n	14390 <bt_conn_index+0x30>
   14372:	490a      	ldr	r1, [pc, #40]	; (1439c <bt_conn_index+0x3c>)
   14374:	f240 43b6 	movw	r3, #1206	; 0x4b6
   14378:	4a09      	ldr	r2, [pc, #36]	; (143a0 <bt_conn_index+0x40>)
   1437a:	480a      	ldr	r0, [pc, #40]	; (143a4 <bt_conn_index+0x44>)
   1437c:	f010 fcb3 	bl	24ce6 <assert_print>
   14380:	4809      	ldr	r0, [pc, #36]	; (143a8 <bt_conn_index+0x48>)
   14382:	f010 fcb0 	bl	24ce6 <assert_print>
   14386:	f240 41b6 	movw	r1, #1206	; 0x4b6
   1438a:	4805      	ldr	r0, [pc, #20]	; (143a0 <bt_conn_index+0x40>)
   1438c:	f010 fca4 	bl	24cd8 <assert_post_action>
}
   14390:	b2d8      	uxtb	r0, r3
   14392:	bd08      	pop	{r3, pc}
   14394:	20009898 	.word	0x20009898
   14398:	c28f5c29 	.word	0xc28f5c29
   1439c:	0002e489 	.word	0x0002e489
   143a0:	0002e272 	.word	0x0002e272
   143a4:	0002b6a9 	.word	0x0002b6a9
   143a8:	0002e552 	.word	0x0002e552

000143ac <bt_conn_create_pdu_timeout>:
{
   143ac:	b5f0      	push	{r4, r5, r6, r7, lr}
   143ae:	b085      	sub	sp, #20
   143b0:	4604      	mov	r4, r0
   143b2:	460d      	mov	r5, r1
   143b4:	4617      	mov	r7, r2
   143b6:	461e      	mov	r6, r3
	__ASSERT_NO_MSG(!k_is_in_isr());
   143b8:	f014 fff6 	bl	293a8 <k_is_in_isr>
   143bc:	b158      	cbz	r0, 143d6 <bt_conn_create_pdu_timeout+0x2a>
   143be:	4914      	ldr	r1, [pc, #80]	; (14410 <bt_conn_create_pdu_timeout+0x64>)
   143c0:	4814      	ldr	r0, [pc, #80]	; (14414 <bt_conn_create_pdu_timeout+0x68>)
   143c2:	f240 43d2 	movw	r3, #1234	; 0x4d2
   143c6:	4a14      	ldr	r2, [pc, #80]	; (14418 <bt_conn_create_pdu_timeout+0x6c>)
   143c8:	f010 fc8d 	bl	24ce6 <assert_print>
   143cc:	f240 41d2 	movw	r1, #1234	; 0x4d2
   143d0:	4811      	ldr	r0, [pc, #68]	; (14418 <bt_conn_create_pdu_timeout+0x6c>)
   143d2:	f010 fc81 	bl	24cd8 <assert_post_action>
	return net_buf_alloc_fixed(pool, timeout);
   143d6:	4911      	ldr	r1, [pc, #68]	; (1441c <bt_conn_create_pdu_timeout+0x70>)
   143d8:	463a      	mov	r2, r7
   143da:	2c00      	cmp	r4, #0
   143dc:	bf14      	ite	ne
   143de:	4620      	movne	r0, r4
   143e0:	4608      	moveq	r0, r1
   143e2:	4633      	mov	r3, r6
   143e4:	f013 fc4b 	bl	27c7e <net_buf_alloc_fixed>
	if (!buf) {
   143e8:	4604      	mov	r4, r0
   143ea:	b958      	cbnz	r0, 14404 <bt_conn_create_pdu_timeout+0x58>
		LOG_WRN("Unable to allocate buffer within timeout");
   143ec:	4b0c      	ldr	r3, [pc, #48]	; (14420 <bt_conn_create_pdu_timeout+0x74>)
   143ee:	2202      	movs	r2, #2
   143f0:	e9cd 0301 	strd	r0, r3, [sp, #4]
   143f4:	490b      	ldr	r1, [pc, #44]	; (14424 <bt_conn_create_pdu_timeout+0x78>)
   143f6:	4603      	mov	r3, r0
   143f8:	9000      	str	r0, [sp, #0]
   143fa:	f012 f8e8 	bl	265ce <z_log_msg_runtime_create.constprop.0>
}
   143fe:	4620      	mov	r0, r4
   14400:	b005      	add	sp, #20
   14402:	bdf0      	pop	{r4, r5, r6, r7, pc}
	net_buf_simple_reserve(&buf->b, reserve);
   14404:	1d69      	adds	r1, r5, #5
   14406:	300c      	adds	r0, #12
   14408:	f004 fe96 	bl	19138 <net_buf_simple_reserve>
	return buf;
   1440c:	e7f7      	b.n	143fe <bt_conn_create_pdu_timeout+0x52>
   1440e:	bf00      	nop
   14410:	0002e56c 	.word	0x0002e56c
   14414:	0002b6a9 	.word	0x0002b6a9
   14418:	0002e272 	.word	0x0002e272
   1441c:	20008c38 	.word	0x20008c38
   14420:	0002e57b 	.word	0x0002e57b
   14424:	0002a6e8 	.word	0x0002a6e8

00014428 <notify_le_param_updated>:
	}
}
#endif /* defined(CONFIG_BT_REMOTE_INFO) */

void notify_le_param_updated(struct bt_conn *conn)
{
   14428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1442a:	4604      	mov	r4, r0
	struct bt_conn_cb *cb;

	/* If new connection parameters meet requirement of pending
	 * parameters don't send peripheral conn param request anymore on timeout
	 */
	if (atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET) &&
   1442c:	3004      	adds	r0, #4
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1442e:	e8d0 3faf 	lda	r3, [r0]
   14432:	059b      	lsls	r3, r3, #22
   14434:	d511      	bpl.n	1445a <notify_le_param_updated+0x32>
	    conn->le.interval >= conn->le.interval_min &&
   14436:	f8b4 30a6 	ldrh.w	r3, [r4, #166]	; 0xa6
	if (atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET) &&
   1443a:	f8b4 20a8 	ldrh.w	r2, [r4, #168]	; 0xa8
   1443e:	429a      	cmp	r2, r3
   14440:	d80b      	bhi.n	1445a <notify_le_param_updated+0x32>
	    conn->le.interval >= conn->le.interval_min &&
   14442:	f8b4 20aa 	ldrh.w	r2, [r4, #170]	; 0xaa
   14446:	429a      	cmp	r2, r3
   14448:	d307      	bcc.n	1445a <notify_le_param_updated+0x32>
	    conn->le.interval <= conn->le.interval_max &&
	    conn->le.latency == conn->le.pending_latency &&
   1444a:	e9d4 232b 	ldrd	r2, r3, [r4, #172]	; 0xac
   1444e:	429a      	cmp	r2, r3
   14450:	d103      	bne.n	1445a <notify_le_param_updated+0x32>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   14452:	f46f 7100 	mvn.w	r1, #512	; 0x200
   14456:	f012 f8af 	bl	265b8 <atomic_and>
	    conn->le.timeout == conn->le.pending_timeout) {
		atomic_clear_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET);
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   1445a:	4b18      	ldr	r3, [pc, #96]	; (144bc <notify_le_param_updated+0x94>)
   1445c:	681d      	ldr	r5, [r3, #0]
   1445e:	b995      	cbnz	r5, 14486 <notify_le_param_updated+0x5e>
					     conn->le.latency,
					     conn->le.timeout);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14460:	4d17      	ldr	r5, [pc, #92]	; (144c0 <notify_le_param_updated+0x98>)
   14462:	4f18      	ldr	r7, [pc, #96]	; (144c4 <notify_le_param_updated+0x9c>)
   14464:	42bd      	cmp	r5, r7
   14466:	d926      	bls.n	144b6 <notify_le_param_updated+0x8e>
   14468:	4917      	ldr	r1, [pc, #92]	; (144c8 <notify_le_param_updated+0xa0>)
   1446a:	f240 53a5 	movw	r3, #1445	; 0x5a5
   1446e:	4a17      	ldr	r2, [pc, #92]	; (144cc <notify_le_param_updated+0xa4>)
   14470:	4817      	ldr	r0, [pc, #92]	; (144d0 <notify_le_param_updated+0xa8>)
   14472:	f010 fc38 	bl	24ce6 <assert_print>
   14476:	4817      	ldr	r0, [pc, #92]	; (144d4 <notify_le_param_updated+0xac>)
   14478:	f010 fc35 	bl	24ce6 <assert_print>
   1447c:	f240 51a5 	movw	r1, #1445	; 0x5a5
   14480:	4812      	ldr	r0, [pc, #72]	; (144cc <notify_le_param_updated+0xa4>)
   14482:	f010 fc29 	bl	24cd8 <assert_post_action>
		if (cb->le_param_updated) {
   14486:	68ee      	ldr	r6, [r5, #12]
   14488:	b13e      	cbz	r6, 1449a <notify_le_param_updated+0x72>
			cb->le_param_updated(conn, conn->le.interval,
   1448a:	4620      	mov	r0, r4
   1448c:	f8b4 30ae 	ldrh.w	r3, [r4, #174]	; 0xae
   14490:	f8b4 20ac 	ldrh.w	r2, [r4, #172]	; 0xac
   14494:	f8b4 10a6 	ldrh.w	r1, [r4, #166]	; 0xa6
   14498:	47b0      	blx	r6
	for (cb = callback_list; cb; cb = cb->_next) {
   1449a:	69ad      	ldr	r5, [r5, #24]
   1449c:	e7df      	b.n	1445e <notify_le_param_updated+0x36>
		if (cb->le_param_updated) {
   1449e:	68ee      	ldr	r6, [r5, #12]
   144a0:	b13e      	cbz	r6, 144b2 <notify_le_param_updated+0x8a>
			cb->le_param_updated(conn, conn->le.interval,
   144a2:	4620      	mov	r0, r4
   144a4:	f8b4 30ae 	ldrh.w	r3, [r4, #174]	; 0xae
   144a8:	f8b4 20ac 	ldrh.w	r2, [r4, #172]	; 0xac
   144ac:	f8b4 10a6 	ldrh.w	r1, [r4, #166]	; 0xa6
   144b0:	47b0      	blx	r6
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   144b2:	351c      	adds	r5, #28
   144b4:	e7d6      	b.n	14464 <notify_le_param_updated+0x3c>
   144b6:	d3f2      	bcc.n	1449e <notify_le_param_updated+0x76>
					     conn->le.latency,
					     conn->le.timeout);
		}
	}
}
   144b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   144ba:	bf00      	nop
   144bc:	2002107c 	.word	0x2002107c
   144c0:	0002a674 	.word	0x0002a674
   144c4:	0002a690 	.word	0x0002a690
   144c8:	0002e2a2 	.word	0x0002e2a2
   144cc:	0002e272 	.word	0x0002e272
   144d0:	0002b6a9 	.word	0x0002b6a9
   144d4:	0002c78b 	.word	0x0002c78b

000144d8 <le_param_req>:
	}
}
#endif

bool le_param_req(struct bt_conn *conn, struct bt_le_conn_param *param)
{
   144d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   144dc:	4607      	mov	r7, r0
	struct bt_conn_cb *cb;

	if (!bt_le_conn_params_valid(param)) {
   144de:	4608      	mov	r0, r1
{
   144e0:	460c      	mov	r4, r1
	if (!bt_le_conn_params_valid(param)) {
   144e2:	f011 fe09 	bl	260f8 <bt_le_conn_params_valid>
   144e6:	4605      	mov	r5, r0
   144e8:	b918      	cbnz	r0, 144f2 <le_param_req+0x1a>
		return false;
   144ea:	2500      	movs	r5, #0
		}
	}

	/* Default to accepting if there's no app callback */
	return true;
}
   144ec:	4628      	mov	r0, r5
   144ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (cb = callback_list; cb; cb = cb->_next) {
   144f2:	4b1b      	ldr	r3, [pc, #108]	; (14560 <le_param_req+0x88>)
   144f4:	681e      	ldr	r6, [r3, #0]
   144f6:	b99e      	cbnz	r6, 14520 <le_param_req+0x48>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   144f8:	4e1a      	ldr	r6, [pc, #104]	; (14564 <le_param_req+0x8c>)
   144fa:	f8df 806c 	ldr.w	r8, [pc, #108]	; 14568 <le_param_req+0x90>
   144fe:	4546      	cmp	r6, r8
   14500:	d927      	bls.n	14552 <le_param_req+0x7a>
   14502:	491a      	ldr	r1, [pc, #104]	; (1456c <le_param_req+0x94>)
   14504:	f240 53ed 	movw	r3, #1517	; 0x5ed
   14508:	4a19      	ldr	r2, [pc, #100]	; (14570 <le_param_req+0x98>)
   1450a:	481a      	ldr	r0, [pc, #104]	; (14574 <le_param_req+0x9c>)
   1450c:	f010 fbeb 	bl	24ce6 <assert_print>
   14510:	4819      	ldr	r0, [pc, #100]	; (14578 <le_param_req+0xa0>)
   14512:	f010 fbe8 	bl	24ce6 <assert_print>
   14516:	f240 51ed 	movw	r1, #1517	; 0x5ed
   1451a:	4815      	ldr	r0, [pc, #84]	; (14570 <le_param_req+0x98>)
   1451c:	f010 fbdc 	bl	24cd8 <assert_post_action>
		if (!cb->le_param_req) {
   14520:	68b3      	ldr	r3, [r6, #8]
   14522:	b90b      	cbnz	r3, 14528 <le_param_req+0x50>
	for (cb = callback_list; cb; cb = cb->_next) {
   14524:	69b6      	ldr	r6, [r6, #24]
   14526:	e7e6      	b.n	144f6 <le_param_req+0x1e>
		if (!cb->le_param_req(conn, param)) {
   14528:	4621      	mov	r1, r4
   1452a:	4638      	mov	r0, r7
   1452c:	4798      	blx	r3
   1452e:	2800      	cmp	r0, #0
   14530:	d0db      	beq.n	144ea <le_param_req+0x12>
		if (!bt_le_conn_params_valid(param)) {
   14532:	4620      	mov	r0, r4
   14534:	f011 fde0 	bl	260f8 <bt_le_conn_params_valid>
   14538:	2800      	cmp	r0, #0
   1453a:	d1f3      	bne.n	14524 <le_param_req+0x4c>
   1453c:	e7d5      	b.n	144ea <le_param_req+0x12>
		if (!cb->le_param_req(conn, param)) {
   1453e:	4621      	mov	r1, r4
   14540:	4638      	mov	r0, r7
   14542:	4798      	blx	r3
   14544:	2800      	cmp	r0, #0
   14546:	d0d0      	beq.n	144ea <le_param_req+0x12>
		if (!bt_le_conn_params_valid(param)) {
   14548:	4620      	mov	r0, r4
   1454a:	f011 fdd5 	bl	260f8 <bt_le_conn_params_valid>
   1454e:	b920      	cbnz	r0, 1455a <le_param_req+0x82>
   14550:	e7cb      	b.n	144ea <le_param_req+0x12>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14552:	d2cb      	bcs.n	144ec <le_param_req+0x14>
		if (!cb->le_param_req) {
   14554:	68b3      	ldr	r3, [r6, #8]
   14556:	2b00      	cmp	r3, #0
   14558:	d1f1      	bne.n	1453e <le_param_req+0x66>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1455a:	361c      	adds	r6, #28
   1455c:	e7cf      	b.n	144fe <le_param_req+0x26>
   1455e:	bf00      	nop
   14560:	2002107c 	.word	0x2002107c
   14564:	0002a674 	.word	0x0002a674
   14568:	0002a690 	.word	0x0002a690
   1456c:	0002e2a2 	.word	0x0002e2a2
   14570:	0002e272 	.word	0x0002e272
   14574:	0002b6a9 	.word	0x0002b6a9
   14578:	0002c78b 	.word	0x0002c78b

0001457c <bt_conn_identity_resolved>:

#endif /* CONFIG_BT_BREDR */

#if defined(CONFIG_BT_SMP)
void bt_conn_identity_resolved(struct bt_conn *conn)
{
   1457c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const bt_addr_le_t *rpa;
	struct bt_conn_cb *cb;

	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   14580:	78c3      	ldrb	r3, [r0, #3]
{
   14582:	4604      	mov	r4, r0
	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   14584:	b9db      	cbnz	r3, 145be <bt_conn_identity_resolved+0x42>
		rpa = &conn->le.resp_addr;
   14586:	f100 069e 	add.w	r6, r0, #158	; 0x9e
	} else {
		rpa = &conn->le.init_addr;
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   1458a:	4b18      	ldr	r3, [pc, #96]	; (145ec <bt_conn_identity_resolved+0x70>)
		if (cb->identity_resolved) {
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   1458c:	f104 0790 	add.w	r7, r4, #144	; 0x90
	for (cb = callback_list; cb; cb = cb->_next) {
   14590:	681d      	ldr	r5, [r3, #0]
   14592:	b9bd      	cbnz	r5, 145c4 <bt_conn_identity_resolved+0x48>
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14594:	4d16      	ldr	r5, [pc, #88]	; (145f0 <bt_conn_identity_resolved+0x74>)
   14596:	4f17      	ldr	r7, [pc, #92]	; (145f4 <bt_conn_identity_resolved+0x78>)
		if (cb->identity_resolved) {
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   14598:	f104 0890 	add.w	r8, r4, #144	; 0x90
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1459c:	42bd      	cmp	r5, r7
   1459e:	d921      	bls.n	145e4 <bt_conn_identity_resolved+0x68>
   145a0:	4915      	ldr	r1, [pc, #84]	; (145f8 <bt_conn_identity_resolved+0x7c>)
   145a2:	f240 73bc 	movw	r3, #1980	; 0x7bc
   145a6:	4a15      	ldr	r2, [pc, #84]	; (145fc <bt_conn_identity_resolved+0x80>)
   145a8:	4815      	ldr	r0, [pc, #84]	; (14600 <bt_conn_identity_resolved+0x84>)
   145aa:	f010 fb9c 	bl	24ce6 <assert_print>
   145ae:	4815      	ldr	r0, [pc, #84]	; (14604 <bt_conn_identity_resolved+0x88>)
   145b0:	f010 fb99 	bl	24ce6 <assert_print>
   145b4:	f240 71bc 	movw	r1, #1980	; 0x7bc
   145b8:	4810      	ldr	r0, [pc, #64]	; (145fc <bt_conn_identity_resolved+0x80>)
   145ba:	f010 fb8d 	bl	24cd8 <assert_post_action>
		rpa = &conn->le.init_addr;
   145be:	f100 0697 	add.w	r6, r0, #151	; 0x97
   145c2:	e7e2      	b.n	1458a <bt_conn_identity_resolved+0xe>
		if (cb->identity_resolved) {
   145c4:	692b      	ldr	r3, [r5, #16]
   145c6:	b11b      	cbz	r3, 145d0 <bt_conn_identity_resolved+0x54>
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   145c8:	463a      	mov	r2, r7
   145ca:	4631      	mov	r1, r6
   145cc:	4620      	mov	r0, r4
   145ce:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   145d0:	69ad      	ldr	r5, [r5, #24]
   145d2:	e7de      	b.n	14592 <bt_conn_identity_resolved+0x16>
		if (cb->identity_resolved) {
   145d4:	692b      	ldr	r3, [r5, #16]
   145d6:	b11b      	cbz	r3, 145e0 <bt_conn_identity_resolved+0x64>
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   145d8:	4642      	mov	r2, r8
   145da:	4631      	mov	r1, r6
   145dc:	4620      	mov	r0, r4
   145de:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   145e0:	351c      	adds	r5, #28
   145e2:	e7db      	b.n	1459c <bt_conn_identity_resolved+0x20>
   145e4:	d3f6      	bcc.n	145d4 <bt_conn_identity_resolved+0x58>
		}
	}
}
   145e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   145ea:	bf00      	nop
   145ec:	2002107c 	.word	0x2002107c
   145f0:	0002a674 	.word	0x0002a674
   145f4:	0002a690 	.word	0x0002a690
   145f8:	0002e2a2 	.word	0x0002e2a2
   145fc:	0002e272 	.word	0x0002e272
   14600:	0002b6a9 	.word	0x0002b6a9
   14604:	0002c78b 	.word	0x0002c78b

00014608 <bt_conn_security_changed>:
	conn->required_sec_level = conn->sec_level;
}

void bt_conn_security_changed(struct bt_conn *conn, uint8_t hci_err,
			      enum bt_security_err err)
{
   14608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	conn->required_sec_level = conn->sec_level;
   1460a:	7a43      	ldrb	r3, [r0, #9]
{
   1460c:	4604      	mov	r4, r0
	conn->required_sec_level = conn->sec_level;
   1460e:	7283      	strb	r3, [r0, #10]
{
   14610:	4616      	mov	r6, r2
	struct bt_conn_cb *cb;

	reset_pairing(conn);
	bt_l2cap_security_changed(conn, hci_err);
   14612:	f012 f8f8 	bl	26806 <bt_l2cap_security_changed>
	if (IS_ENABLED(CONFIG_BT_ISO_CENTRAL)) {
		bt_iso_security_changed(conn, hci_err);
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   14616:	4b14      	ldr	r3, [pc, #80]	; (14668 <bt_conn_security_changed+0x60>)
   14618:	681d      	ldr	r5, [r3, #0]
   1461a:	b995      	cbnz	r5, 14642 <bt_conn_security_changed+0x3a>
		if (cb->security_changed) {
			cb->security_changed(conn, conn->sec_level, err);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1461c:	4d13      	ldr	r5, [pc, #76]	; (1466c <bt_conn_security_changed+0x64>)
   1461e:	4f14      	ldr	r7, [pc, #80]	; (14670 <bt_conn_security_changed+0x68>)
   14620:	42bd      	cmp	r5, r7
   14622:	d91e      	bls.n	14662 <bt_conn_security_changed+0x5a>
   14624:	4913      	ldr	r1, [pc, #76]	; (14674 <bt_conn_security_changed+0x6c>)
   14626:	f640 0328 	movw	r3, #2088	; 0x828
   1462a:	4a13      	ldr	r2, [pc, #76]	; (14678 <bt_conn_security_changed+0x70>)
   1462c:	4813      	ldr	r0, [pc, #76]	; (1467c <bt_conn_security_changed+0x74>)
   1462e:	f010 fb5a 	bl	24ce6 <assert_print>
   14632:	4813      	ldr	r0, [pc, #76]	; (14680 <bt_conn_security_changed+0x78>)
   14634:	f010 fb57 	bl	24ce6 <assert_print>
   14638:	f640 0128 	movw	r1, #2088	; 0x828
   1463c:	480e      	ldr	r0, [pc, #56]	; (14678 <bt_conn_security_changed+0x70>)
   1463e:	f010 fb4b 	bl	24cd8 <assert_post_action>
		if (cb->security_changed) {
   14642:	696b      	ldr	r3, [r5, #20]
   14644:	b11b      	cbz	r3, 1464e <bt_conn_security_changed+0x46>
			cb->security_changed(conn, conn->sec_level, err);
   14646:	4632      	mov	r2, r6
   14648:	4620      	mov	r0, r4
   1464a:	7a61      	ldrb	r1, [r4, #9]
   1464c:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   1464e:	69ad      	ldr	r5, [r5, #24]
   14650:	e7e3      	b.n	1461a <bt_conn_security_changed+0x12>
		if (cb->security_changed) {
   14652:	696b      	ldr	r3, [r5, #20]
   14654:	b11b      	cbz	r3, 1465e <bt_conn_security_changed+0x56>
			cb->security_changed(conn, conn->sec_level, err);
   14656:	4632      	mov	r2, r6
   14658:	4620      	mov	r0, r4
   1465a:	7a61      	ldrb	r1, [r4, #9]
   1465c:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1465e:	351c      	adds	r5, #28
   14660:	e7de      	b.n	14620 <bt_conn_security_changed+0x18>
   14662:	d3f6      	bcc.n	14652 <bt_conn_security_changed+0x4a>
		}
#endif /* CONFIG_BT_BREDR */

	}
#endif
}
   14664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14666:	bf00      	nop
   14668:	2002107c 	.word	0x2002107c
   1466c:	0002a674 	.word	0x0002a674
   14670:	0002a690 	.word	0x0002a690
   14674:	0002e2a2 	.word	0x0002e2a2
   14678:	0002e272 	.word	0x0002e272
   1467c:	0002b6a9 	.word	0x0002b6a9
   14680:	0002c78b 	.word	0x0002c78b

00014684 <bt_conn_add_le>:

	return false;
}

struct bt_conn *bt_conn_add_le(uint8_t id, const bt_addr_le_t *peer)
{
   14684:	b538      	push	{r3, r4, r5, lr}
   14686:	4605      	mov	r5, r0
   14688:	460c      	mov	r4, r1
	return bt_conn_new(acl_conns, ARRAY_SIZE(acl_conns));
   1468a:	480b      	ldr	r0, [pc, #44]	; (146b8 <bt_conn_add_le+0x34>)
   1468c:	2101      	movs	r1, #1
   1468e:	f7ff fb77 	bl	13d80 <bt_conn_new>
	struct bt_conn *conn = acl_conn_new();

	if (!conn) {
   14692:	b180      	cbz	r0, 146b6 <bt_conn_add_le+0x32>
		return NULL;
	}

	conn->id = id;
   14694:	7205      	strb	r5, [r0, #8]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   14696:	6823      	ldr	r3, [r4, #0]
   14698:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
   1469c:	88a3      	ldrh	r3, [r4, #4]
   1469e:	f8a0 3094 	strh.w	r3, [r0, #148]	; 0x94
   146a2:	79a3      	ldrb	r3, [r4, #6]
   146a4:	f880 3096 	strb.w	r3, [r0, #150]	; 0x96
	bt_addr_le_copy(&conn->le.dst, peer);
#if defined(CONFIG_BT_SMP)
	conn->sec_level = BT_SECURITY_L1;
   146a8:	2301      	movs	r3, #1
   146aa:	7243      	strb	r3, [r0, #9]
	conn->required_sec_level = BT_SECURITY_L1;
   146ac:	7283      	strb	r3, [r0, #10]
#endif /* CONFIG_BT_SMP */
	conn->type = BT_CONN_TYPE_LE;
   146ae:	7083      	strb	r3, [r0, #2]
	conn->le.interval_min = BT_GAP_INIT_CONN_INT_MIN;
   146b0:	4b02      	ldr	r3, [pc, #8]	; (146bc <bt_conn_add_le+0x38>)
   146b2:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
	conn->le.interval_max = BT_GAP_INIT_CONN_INT_MAX;

	return conn;
}
   146b6:	bd38      	pop	{r3, r4, r5, pc}
   146b8:	20009898 	.word	0x20009898
   146bc:	00280018 	.word	0x00280018

000146c0 <bt_conn_lookup_addr_le>:

	return bt_addr_le_eq(peer, &conn->le.init_addr);
}

struct bt_conn *bt_conn_lookup_addr_le(uint8_t id, const bt_addr_le_t *peer)
{
   146c0:	b570      	push	{r4, r5, r6, lr}
   146c2:	4605      	mov	r5, r0
	int i;

	for (i = 0; i < ARRAY_SIZE(acl_conns); i++) {
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   146c4:	480a      	ldr	r0, [pc, #40]	; (146f0 <bt_conn_lookup_addr_le+0x30>)
{
   146c6:	460e      	mov	r6, r1
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   146c8:	f7ff fd06 	bl	140d8 <bt_conn_ref>
   146cc:	4604      	mov	r4, r0

		if (!conn) {
   146ce:	b120      	cbz	r0, 146da <bt_conn_lookup_addr_le+0x1a>
			continue;
		}

		if (conn->type != BT_CONN_TYPE_LE) {
   146d0:	7883      	ldrb	r3, [r0, #2]
   146d2:	2b01      	cmp	r3, #1
   146d4:	d004      	beq.n	146e0 <bt_conn_lookup_addr_le+0x20>
			bt_conn_unref(conn);
			continue;
		}

		if (!bt_conn_is_peer_addr_le(conn, id, peer)) {
			bt_conn_unref(conn);
   146d6:	f7ff fd27 	bl	14128 <bt_conn_unref>
		}

		return conn;
	}

	return NULL;
   146da:	2400      	movs	r4, #0
}
   146dc:	4620      	mov	r0, r4
   146de:	bd70      	pop	{r4, r5, r6, pc}
		if (!bt_conn_is_peer_addr_le(conn, id, peer)) {
   146e0:	4632      	mov	r2, r6
   146e2:	4629      	mov	r1, r5
   146e4:	f012 f807 	bl	266f6 <bt_conn_is_peer_addr_le>
   146e8:	2800      	cmp	r0, #0
   146ea:	d1f7      	bne.n	146dc <bt_conn_lookup_addr_le+0x1c>
			bt_conn_unref(conn);
   146ec:	4620      	mov	r0, r4
   146ee:	e7f2      	b.n	146d6 <bt_conn_lookup_addr_le+0x16>
   146f0:	20009898 	.word	0x20009898

000146f4 <bt_conn_exists_le>:
{
   146f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct bt_conn *conn = bt_conn_lookup_addr_le(id, peer);
   146f6:	f7ff ffe3 	bl	146c0 <bt_conn_lookup_addr_le>
	if (conn) {
   146fa:	4604      	mov	r4, r0
   146fc:	b1a8      	cbz	r0, 1472a <bt_conn_exists_le+0x36>
		LOG_WRN("Found valid connection in %s state", state2str(conn->state));
   146fe:	7b43      	ldrb	r3, [r0, #13]
   14700:	490b      	ldr	r1, [pc, #44]	; (14730 <bt_conn_exists_le+0x3c>)
   14702:	2b08      	cmp	r3, #8
   14704:	bf96      	itet	ls
   14706:	4a0b      	ldrls	r2, [pc, #44]	; (14734 <bt_conn_exists_le+0x40>)
   14708:	4b0b      	ldrhi	r3, [pc, #44]	; (14738 <bt_conn_exists_le+0x44>)
   1470a:	f852 3023 	ldrls.w	r3, [r2, r3, lsl #2]
   1470e:	2202      	movs	r2, #2
   14710:	9303      	str	r3, [sp, #12]
   14712:	4b0a      	ldr	r3, [pc, #40]	; (1473c <bt_conn_exists_le+0x48>)
   14714:	9302      	str	r3, [sp, #8]
   14716:	2300      	movs	r3, #0
   14718:	4618      	mov	r0, r3
   1471a:	e9cd 3300 	strd	r3, r3, [sp]
   1471e:	f011 ff56 	bl	265ce <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   14722:	4620      	mov	r0, r4
   14724:	f7ff fd00 	bl	14128 <bt_conn_unref>
		return true;
   14728:	2001      	movs	r0, #1
}
   1472a:	b004      	add	sp, #16
   1472c:	bd10      	pop	{r4, pc}
   1472e:	bf00      	nop
   14730:	0002a6e8 	.word	0x0002a6e8
   14734:	0002b02c 	.word	0x0002b02c
   14738:	0002e43b 	.word	0x0002e43b
   1473c:	0002e5a4 	.word	0x0002e5a4

00014740 <bt_conn_lookup_state_le>:

struct bt_conn *bt_conn_lookup_state_le(uint8_t id, const bt_addr_le_t *peer,
					const bt_conn_state_t state)
{
   14740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14742:	4605      	mov	r5, r0
	int i;

	for (i = 0; i < ARRAY_SIZE(acl_conns); i++) {
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   14744:	480e      	ldr	r0, [pc, #56]	; (14780 <bt_conn_lookup_state_le+0x40>)
{
   14746:	460e      	mov	r6, r1
   14748:	4617      	mov	r7, r2
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   1474a:	f7ff fcc5 	bl	140d8 <bt_conn_ref>

		if (!conn) {
   1474e:	4604      	mov	r4, r0
   14750:	b120      	cbz	r0, 1475c <bt_conn_lookup_state_le+0x1c>
			continue;
		}

		if (conn->type != BT_CONN_TYPE_LE) {
   14752:	7883      	ldrb	r3, [r0, #2]
   14754:	2b01      	cmp	r3, #1
   14756:	d003      	beq.n	14760 <bt_conn_lookup_state_le+0x20>
			bt_conn_unref(conn);
			continue;
		}

		if (!(conn->state == state && conn->id == id)) {
			bt_conn_unref(conn);
   14758:	f7ff fce6 	bl	14128 <bt_conn_unref>
		}

		return conn;
	}

	return NULL;
   1475c:	2400      	movs	r4, #0
   1475e:	e00d      	b.n	1477c <bt_conn_lookup_state_le+0x3c>
		if (peer && !bt_conn_is_peer_addr_le(conn, id, peer)) {
   14760:	b136      	cbz	r6, 14770 <bt_conn_lookup_state_le+0x30>
   14762:	4632      	mov	r2, r6
   14764:	4629      	mov	r1, r5
   14766:	f011 ffc6 	bl	266f6 <bt_conn_is_peer_addr_le>
   1476a:	b908      	cbnz	r0, 14770 <bt_conn_lookup_state_le+0x30>
			bt_conn_unref(conn);
   1476c:	4620      	mov	r0, r4
   1476e:	e7f3      	b.n	14758 <bt_conn_lookup_state_le+0x18>
		if (!(conn->state == state && conn->id == id)) {
   14770:	7b63      	ldrb	r3, [r4, #13]
   14772:	42bb      	cmp	r3, r7
   14774:	d1fa      	bne.n	1476c <bt_conn_lookup_state_le+0x2c>
   14776:	7a23      	ldrb	r3, [r4, #8]
   14778:	42ab      	cmp	r3, r5
   1477a:	d1f7      	bne.n	1476c <bt_conn_lookup_state_le+0x2c>
}
   1477c:	4620      	mov	r0, r4
   1477e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14780:	20009898 	.word	0x20009898

00014784 <send_conn_le_param_update>:
{
   14784:	b538      	push	{r3, r4, r5, lr}
   14786:	4604      	mov	r4, r0
	if (!bt_le_conn_params_valid(param)) {
   14788:	4608      	mov	r0, r1
{
   1478a:	460d      	mov	r5, r1
	if (!bt_le_conn_params_valid(param)) {
   1478c:	f011 fcb4 	bl	260f8 <bt_le_conn_params_valid>
   14790:	b338      	cbz	r0, 147e2 <send_conn_le_param_update+0x5e>
	if ((BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features) &&
   14792:	4b15      	ldr	r3, [pc, #84]	; (147e8 <send_conn_le_param_update+0x64>)
   14794:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
   14798:	0799      	lsls	r1, r3, #30
   1479a:	d407      	bmi.n	147ac <send_conn_le_param_update+0x28>
	     !atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_L2CAP)) ||
   1479c:	78e3      	ldrb	r3, [r4, #3]
   1479e:	b173      	cbz	r3, 147be <send_conn_le_param_update+0x3a>
	return bt_l2cap_update_conn_param(conn, param);
   147a0:	4629      	mov	r1, r5
   147a2:	4620      	mov	r0, r4
}
   147a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_l2cap_update_conn_param(conn, param);
   147a8:	f000 bafc 	b.w	14da4 <bt_l2cap_update_conn_param>
	if ((BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features) &&
   147ac:	f894 30b5 	ldrb.w	r3, [r4, #181]	; 0xb5
   147b0:	079a      	lsls	r2, r3, #30
   147b2:	d5f3      	bpl.n	1479c <send_conn_le_param_update+0x18>
   147b4:	1d23      	adds	r3, r4, #4
   147b6:	e8d3 3faf 	lda	r3, [r3]
	     BT_FEAT_LE_CONN_PARAM_REQ_PROC(conn->le.features) &&
   147ba:	055b      	lsls	r3, r3, #21
   147bc:	d4ee      	bmi.n	1479c <send_conn_le_param_update+0x18>
		rc = bt_conn_le_conn_update(conn, param);
   147be:	4629      	mov	r1, r5
   147c0:	4620      	mov	r0, r4
   147c2:	f011 ffba 	bl	2673a <bt_conn_le_conn_update>
		if (rc == 0) {
   147c6:	b958      	cbnz	r0, 147e0 <send_conn_le_param_update+0x5c>
			conn->le.interval_min = param->interval_min;
   147c8:	882b      	ldrh	r3, [r5, #0]
   147ca:	f8a4 30a8 	strh.w	r3, [r4, #168]	; 0xa8
			conn->le.interval_max = param->interval_max;
   147ce:	886b      	ldrh	r3, [r5, #2]
   147d0:	f8a4 30aa 	strh.w	r3, [r4, #170]	; 0xaa
			conn->le.pending_latency = param->latency;
   147d4:	88ab      	ldrh	r3, [r5, #4]
   147d6:	f8a4 30b0 	strh.w	r3, [r4, #176]	; 0xb0
			conn->le.pending_timeout = param->timeout;
   147da:	88eb      	ldrh	r3, [r5, #6]
   147dc:	f8a4 30b2 	strh.w	r3, [r4, #178]	; 0xb2
}
   147e0:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   147e2:	f06f 0015 	mvn.w	r0, #21
   147e6:	e7fb      	b.n	147e0 <send_conn_le_param_update+0x5c>
   147e8:	20008000 	.word	0x20008000

000147ec <deferred_work>:
{
   147ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (conn->state == BT_CONN_DISCONNECTED) {
   147ee:	f810 3c53 	ldrb.w	r3, [r0, #-83]
{
   147f2:	4604      	mov	r4, r0
   147f4:	b087      	sub	sp, #28
	struct bt_conn *conn = CONTAINER_OF(dwork, struct bt_conn, deferred_work);
   147f6:	f1a0 0760 	sub.w	r7, r0, #96	; 0x60
	if (conn->state == BT_CONN_DISCONNECTED) {
   147fa:	bb7b      	cbnz	r3, 1485c <deferred_work+0x70>
		bt_l2cap_disconnected(conn);
   147fc:	4638      	mov	r0, r7
   147fe:	f011 ffea 	bl	267d6 <bt_l2cap_disconnected>
	for (cb = callback_list; cb; cb = cb->_next) {
   14802:	4b3c      	ldr	r3, [pc, #240]	; (148f4 <deferred_work+0x108>)
   14804:	681d      	ldr	r5, [r3, #0]
   14806:	b995      	cbnz	r5, 1482e <deferred_work+0x42>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14808:	4d3b      	ldr	r5, [pc, #236]	; (148f8 <deferred_work+0x10c>)
   1480a:	4e3c      	ldr	r6, [pc, #240]	; (148fc <deferred_work+0x110>)
   1480c:	42b5      	cmp	r5, r6
   1480e:	d91e      	bls.n	1484e <deferred_work+0x62>
   14810:	493b      	ldr	r1, [pc, #236]	; (14900 <deferred_work+0x114>)
   14812:	f240 536c 	movw	r3, #1388	; 0x56c
   14816:	4a3b      	ldr	r2, [pc, #236]	; (14904 <deferred_work+0x118>)
   14818:	483b      	ldr	r0, [pc, #236]	; (14908 <deferred_work+0x11c>)
   1481a:	f010 fa64 	bl	24ce6 <assert_print>
   1481e:	483b      	ldr	r0, [pc, #236]	; (1490c <deferred_work+0x120>)
   14820:	f010 fa61 	bl	24ce6 <assert_print>
   14824:	f240 516c 	movw	r1, #1388	; 0x56c
   14828:	4836      	ldr	r0, [pc, #216]	; (14904 <deferred_work+0x118>)
   1482a:	f010 fa55 	bl	24cd8 <assert_post_action>
		if (cb->disconnected) {
   1482e:	686b      	ldr	r3, [r5, #4]
   14830:	b11b      	cbz	r3, 1483a <deferred_work+0x4e>
			cb->disconnected(conn, conn->err);
   14832:	4638      	mov	r0, r7
   14834:	f814 1c54 	ldrb.w	r1, [r4, #-84]
   14838:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   1483a:	69ad      	ldr	r5, [r5, #24]
   1483c:	e7e3      	b.n	14806 <deferred_work+0x1a>
		if (cb->disconnected) {
   1483e:	686b      	ldr	r3, [r5, #4]
   14840:	b11b      	cbz	r3, 1484a <deferred_work+0x5e>
			cb->disconnected(conn, conn->err);
   14842:	4638      	mov	r0, r7
   14844:	f814 1c54 	ldrb.w	r1, [r4, #-84]
   14848:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1484a:	351c      	adds	r5, #28
   1484c:	e7de      	b.n	1480c <deferred_work+0x20>
   1484e:	d3f6      	bcc.n	1483e <deferred_work+0x52>
		bt_conn_unref(conn);
   14850:	4638      	mov	r0, r7
}
   14852:	b007      	add	sp, #28
   14854:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   14858:	f7ff bc66 	b.w	14128 <bt_conn_unref>
	if (conn->type != BT_CONN_TYPE_LE) {
   1485c:	f810 3c5e 	ldrb.w	r3, [r0, #-94]
   14860:	2b01      	cmp	r3, #1
   14862:	d11f      	bne.n	148a4 <deferred_work+0xb8>
	if (atomic_test_and_clear_bit(conn->flags,
   14864:	f1a0 055c 	sub.w	r5, r0, #92	; 0x5c
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   14868:	f46f 7100 	mvn.w	r1, #512	; 0x200
   1486c:	4628      	mov	r0, r5
   1486e:	f011 fea3 	bl	265b8 <atomic_and>
   14872:	f410 7600 	ands.w	r6, r0, #512	; 0x200
   14876:	d023      	beq.n	148c0 <deferred_work+0xd4>
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   14878:	6ca3      	ldr	r3, [r4, #72]	; 0x48
		err = send_conn_le_param_update(conn, param);
   1487a:	4638      	mov	r0, r7
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   1487c:	9304      	str	r3, [sp, #16]
   1487e:	6d23      	ldr	r3, [r4, #80]	; 0x50
		err = send_conn_le_param_update(conn, param);
   14880:	a904      	add	r1, sp, #16
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   14882:	9305      	str	r3, [sp, #20]
		err = send_conn_le_param_update(conn, param);
   14884:	f7ff ff7e 	bl	14784 <send_conn_le_param_update>
		if (!err) {
   14888:	b970      	cbnz	r0, 148a8 <deferred_work+0xbc>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   1488a:	f46f 7180 	mvn.w	r1, #256	; 0x100
   1488e:	4628      	mov	r0, r5
   14890:	f011 fe92 	bl	265b8 <atomic_and>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   14894:	e8d5 3fef 	ldaex	r3, [r5]
   14898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1489c:	e8c5 3fe2 	stlex	r2, r3, [r5]
   148a0:	2a00      	cmp	r2, #0
   148a2:	d1f7      	bne.n	14894 <deferred_work+0xa8>
}
   148a4:	b007      	add	sp, #28
   148a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			LOG_WRN("Send LE param update failed (err %d)", err);
   148a8:	4b19      	ldr	r3, [pc, #100]	; (14910 <deferred_work+0x124>)
   148aa:	9003      	str	r0, [sp, #12]
   148ac:	9302      	str	r3, [sp, #8]
   148ae:	2300      	movs	r3, #0
   148b0:	e9cd 3300 	strd	r3, r3, [sp]
			LOG_WRN("Send auto LE param update failed (err %d)",
   148b4:	2202      	movs	r2, #2
   148b6:	4618      	mov	r0, r3
   148b8:	4916      	ldr	r1, [pc, #88]	; (14914 <deferred_work+0x128>)
   148ba:	f011 fe88 	bl	265ce <z_log_msg_runtime_create.constprop.0>
   148be:	e7e9      	b.n	14894 <deferred_work+0xa8>
		param = BT_LE_CONN_PARAM(
   148c0:	4a15      	ldr	r2, [pc, #84]	; (14918 <deferred_work+0x12c>)
   148c2:	ab04      	add	r3, sp, #16
   148c4:	6810      	ldr	r0, [r2, #0]
   148c6:	6851      	ldr	r1, [r2, #4]
   148c8:	c303      	stmia	r3!, {r0, r1}
		err = send_conn_le_param_update(conn, param);
   148ca:	4638      	mov	r0, r7
   148cc:	a904      	add	r1, sp, #16
   148ce:	f7ff ff59 	bl	14784 <send_conn_le_param_update>
		if (!err) {
   148d2:	b940      	cbnz	r0, 148e6 <deferred_work+0xfa>
   148d4:	e8d5 3fef 	ldaex	r3, [r5]
   148d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   148dc:	e8c5 3fe2 	stlex	r2, r3, [r5]
   148e0:	2a00      	cmp	r2, #0
   148e2:	d0d7      	beq.n	14894 <deferred_work+0xa8>
   148e4:	e7f6      	b.n	148d4 <deferred_work+0xe8>
			LOG_WRN("Send auto LE param update failed (err %d)",
   148e6:	4b0d      	ldr	r3, [pc, #52]	; (1491c <deferred_work+0x130>)
   148e8:	9003      	str	r0, [sp, #12]
   148ea:	e9cd 6301 	strd	r6, r3, [sp, #4]
   148ee:	9600      	str	r6, [sp, #0]
   148f0:	4633      	mov	r3, r6
   148f2:	e7df      	b.n	148b4 <deferred_work+0xc8>
   148f4:	2002107c 	.word	0x2002107c
   148f8:	0002a674 	.word	0x0002a674
   148fc:	0002a690 	.word	0x0002a690
   14900:	0002e2a2 	.word	0x0002e2a2
   14904:	0002e272 	.word	0x0002e272
   14908:	0002b6a9 	.word	0x0002b6a9
   1490c:	0002c78b 	.word	0x0002c78b
   14910:	0002e5c7 	.word	0x0002e5c7
   14914:	0002a6e8 	.word	0x0002a6e8
   14918:	0002a864 	.word	0x0002a864
   1491c:	0002e5ec 	.word	0x0002e5ec

00014920 <bt_conn_create_frag_timeout>:
						  k_timeout_t timeout,
						  const char *func, int line)
#else
struct net_buf *bt_conn_create_frag_timeout(size_t reserve, k_timeout_t timeout)
#endif
{
   14920:	4601      	mov	r1, r0

#if defined(CONFIG_NET_BUF_LOG)
	return bt_conn_create_pdu_timeout_debug(pool, reserve, timeout,
						func, line);
#else
	return bt_conn_create_pdu_timeout(pool, reserve, timeout);
   14922:	4801      	ldr	r0, [pc, #4]	; (14928 <bt_conn_create_frag_timeout+0x8>)
   14924:	f7ff bd42 	b.w	143ac <bt_conn_create_pdu_timeout>
   14928:	20008cd4 	.word	0x20008cd4

0001492c <create_frag>:
{
   1492c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14930:	4606      	mov	r6, r0
		frag = bt_conn_create_frag(0);
   14932:	f04f 33ff 	mov.w	r3, #4294967295
   14936:	f04f 32ff 	mov.w	r2, #4294967295
   1493a:	2000      	movs	r0, #0
{
   1493c:	460c      	mov	r4, r1
		frag = bt_conn_create_frag(0);
   1493e:	f7ff ffef 	bl	14920 <bt_conn_create_frag_timeout>
	if (conn->state != BT_CONN_CONNECTED) {
   14942:	7b73      	ldrb	r3, [r6, #13]
		frag = bt_conn_create_frag(0);
   14944:	4605      	mov	r5, r0
	if (conn->state != BT_CONN_CONNECTED) {
   14946:	2b07      	cmp	r3, #7
   14948:	f04f 0600 	mov.w	r6, #0
   1494c:	d005      	beq.n	1495a <create_frag+0x2e>
		net_buf_unref(frag);
   1494e:	f004 fd05 	bl	1935c <net_buf_unref>
		return NULL;
   14952:	4635      	mov	r5, r6
}
   14954:	4628      	mov	r0, r5
   14956:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	tx_data(frag)->tx = NULL;
   1495a:	6186      	str	r6, [r0, #24]
	return net_buf_simple_tailroom(&buf->b);
   1495c:	f100 070c 	add.w	r7, r0, #12
	return bt_dev.le.acl_mtu;
   14960:	4e0c      	ldr	r6, [pc, #48]	; (14994 <create_frag+0x68>)
   14962:	4638      	mov	r0, r7
	frag_len = MIN(conn_mtu(conn), net_buf_tailroom(frag));
   14964:	f8b6 80fc 	ldrh.w	r8, [r6, #252]	; 0xfc
   14968:	f013 f9a3 	bl	27cb2 <net_buf_simple_tailroom>
   1496c:	4580      	cmp	r8, r0
   1496e:	d20c      	bcs.n	1498a <create_frag+0x5e>
	return bt_dev.le.acl_mtu;
   14970:	f8b6 60fc 	ldrh.w	r6, [r6, #252]	; 0xfc
	return net_buf_simple_add_mem(&buf->b, mem, len);
   14974:	f854 1f0c 	ldr.w	r1, [r4, #12]!
   14978:	4632      	mov	r2, r6
   1497a:	4638      	mov	r0, r7
   1497c:	f013 f9a1 	bl	27cc2 <net_buf_simple_add_mem>
	return net_buf_simple_pull(&buf->b, len);
   14980:	4631      	mov	r1, r6
   14982:	4620      	mov	r0, r4
   14984:	f004 fdd0 	bl	19528 <net_buf_simple_pull>
   14988:	e7e4      	b.n	14954 <create_frag+0x28>
	return net_buf_simple_tailroom(&buf->b);
   1498a:	4638      	mov	r0, r7
   1498c:	f013 f991 	bl	27cb2 <net_buf_simple_tailroom>
	frag_len = MIN(conn_mtu(conn), net_buf_tailroom(frag));
   14990:	b286      	uxth	r6, r0
   14992:	e7ef      	b.n	14974 <create_frag+0x48>
   14994:	20008000 	.word	0x20008000

00014998 <bt_conn_process_tx>:
{
   14998:	b570      	push	{r4, r5, r6, lr}
	if (conn->state == BT_CONN_DISCONNECTED &&
   1499a:	7b43      	ldrb	r3, [r0, #13]
{
   1499c:	4604      	mov	r4, r0
	if (conn->state == BT_CONN_DISCONNECTED &&
   1499e:	b95b      	cbnz	r3, 149b8 <bt_conn_process_tx+0x20>
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   149a0:	f06f 0140 	mvn.w	r1, #64	; 0x40
   149a4:	3004      	adds	r0, #4
   149a6:	f011 fe07 	bl	265b8 <atomic_and>
   149aa:	0643      	lsls	r3, r0, #25
   149ac:	d504      	bpl.n	149b8 <bt_conn_process_tx+0x20>
		conn_cleanup(conn);
   149ae:	4620      	mov	r0, r4
}
   149b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		conn_cleanup(conn);
   149b4:	f7ff ba12 	b.w	13ddc <conn_cleanup>
	buf = net_buf_get(&conn->tx_queue, K_NO_WAIT);
   149b8:	2200      	movs	r2, #0
   149ba:	2300      	movs	r3, #0
   149bc:	f104 0038 	add.w	r0, r4, #56	; 0x38
   149c0:	f013 f962 	bl	27c88 <net_buf_get>
	BT_ASSERT(buf);
   149c4:	4605      	mov	r5, r0
   149c6:	b960      	cbnz	r0, 149e2 <bt_conn_process_tx+0x4a>
   149c8:	f240 331a 	movw	r3, #794	; 0x31a
   149cc:	4a22      	ldr	r2, [pc, #136]	; (14a58 <bt_conn_process_tx+0xc0>)
   149ce:	4923      	ldr	r1, [pc, #140]	; (14a5c <bt_conn_process_tx+0xc4>)
   149d0:	4823      	ldr	r0, [pc, #140]	; (14a60 <bt_conn_process_tx+0xc8>)
   149d2:	f010 f988 	bl	24ce6 <assert_print>
   149d6:	4040      	eors	r0, r0
   149d8:	f380 8811 	msr	BASEPRI, r0
   149dc:	f04f 0003 	mov.w	r0, #3
   149e0:	df02      	svc	2
	return bt_dev.le.acl_mtu;
   149e2:	4e20      	ldr	r6, [pc, #128]	; (14a64 <bt_conn_process_tx+0xcc>)
	if (buf->len <= conn_mtu(conn)) {
   149e4:	8a2a      	ldrh	r2, [r5, #16]
   149e6:	f8b6 30fc 	ldrh.w	r3, [r6, #252]	; 0xfc
   149ea:	429a      	cmp	r2, r3
   149ec:	d807      	bhi.n	149fe <bt_conn_process_tx+0x66>
		return send_frag(conn, buf, FRAG_SINGLE, false);
   149ee:	2300      	movs	r3, #0
   149f0:	2202      	movs	r2, #2
	return send_frag(conn, buf, FRAG_END, false);
   149f2:	4629      	mov	r1, r5
   149f4:	4620      	mov	r0, r4
   149f6:	f7ff f913 	bl	13c20 <send_frag>
	if (!send_buf(conn, buf)) {
   149fa:	b968      	cbnz	r0, 14a18 <bt_conn_process_tx+0x80>
   149fc:	e005      	b.n	14a0a <bt_conn_process_tx+0x72>
	frag = create_frag(conn, buf);
   149fe:	4629      	mov	r1, r5
   14a00:	4620      	mov	r0, r4
   14a02:	f7ff ff93 	bl	1492c <create_frag>
	if (!frag) {
   14a06:	4601      	mov	r1, r0
   14a08:	b938      	cbnz	r0, 14a1a <bt_conn_process_tx+0x82>
		tx_data(buf)->tx = NULL;
   14a0a:	2300      	movs	r3, #0
		struct bt_conn_tx *tx = tx_data(buf)->tx;
   14a0c:	69ae      	ldr	r6, [r5, #24]
		net_buf_unref(buf);
   14a0e:	4628      	mov	r0, r5
		tx_data(buf)->tx = NULL;
   14a10:	61ab      	str	r3, [r5, #24]
		net_buf_unref(buf);
   14a12:	f004 fca3 	bl	1935c <net_buf_unref>
		if (tx) {
   14a16:	b9ce      	cbnz	r6, 14a4c <bt_conn_process_tx+0xb4>
}
   14a18:	bd70      	pop	{r4, r5, r6, pc}
	if (!send_frag(conn, frag, FRAG_START, true)) {
   14a1a:	2301      	movs	r3, #1
   14a1c:	2200      	movs	r2, #0
		if (!send_frag(conn, frag, FRAG_CONT, true)) {
   14a1e:	4620      	mov	r0, r4
   14a20:	f7ff f8fe 	bl	13c20 <send_frag>
   14a24:	2800      	cmp	r0, #0
   14a26:	d0f0      	beq.n	14a0a <bt_conn_process_tx+0x72>
	while (buf->len > conn_mtu(conn)) {
   14a28:	8a2a      	ldrh	r2, [r5, #16]
   14a2a:	f8b6 30fc 	ldrh.w	r3, [r6, #252]	; 0xfc
   14a2e:	429a      	cmp	r2, r3
   14a30:	d802      	bhi.n	14a38 <bt_conn_process_tx+0xa0>
	return send_frag(conn, buf, FRAG_END, false);
   14a32:	2300      	movs	r3, #0
   14a34:	2203      	movs	r2, #3
   14a36:	e7dc      	b.n	149f2 <bt_conn_process_tx+0x5a>
		frag = create_frag(conn, buf);
   14a38:	4629      	mov	r1, r5
   14a3a:	4620      	mov	r0, r4
   14a3c:	f7ff ff76 	bl	1492c <create_frag>
		if (!frag) {
   14a40:	4601      	mov	r1, r0
   14a42:	2800      	cmp	r0, #0
   14a44:	d0e1      	beq.n	14a0a <bt_conn_process_tx+0x72>
		if (!send_frag(conn, frag, FRAG_CONT, true)) {
   14a46:	2301      	movs	r3, #1
   14a48:	461a      	mov	r2, r3
   14a4a:	e7e8      	b.n	14a1e <bt_conn_process_tx+0x86>
			conn_tx_destroy(conn, tx);
   14a4c:	4631      	mov	r1, r6
   14a4e:	4620      	mov	r0, r4
}
   14a50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			conn_tx_destroy(conn, tx);
   14a54:	f7ff b8be 	b.w	13bd4 <conn_tx_destroy>
   14a58:	0002e272 	.word	0x0002e272
   14a5c:	0002f33f 	.word	0x0002f33f
   14a60:	0002b6a9 	.word	0x0002b6a9
   14a64:	20008000 	.word	0x20008000

00014a68 <bt_conn_auth_cb_register>:
}

#if defined(CONFIG_BT_SMP) || defined(CONFIG_BT_BREDR)
int bt_conn_auth_cb_register(const struct bt_conn_auth_cb *cb)
{
	if (!cb) {
   14a68:	4b0b      	ldr	r3, [pc, #44]	; (14a98 <bt_conn_auth_cb_register+0x30>)
   14a6a:	b158      	cbz	r0, 14a84 <bt_conn_auth_cb_register+0x1c>
		bt_auth = NULL;
		return 0;
	}

	if (bt_auth) {
   14a6c:	681a      	ldr	r2, [r3, #0]
   14a6e:	b962      	cbnz	r2, 14a8a <bt_conn_auth_cb_register+0x22>
	}

	/* The cancel callback must always be provided if the app provides
	 * interactive callbacks.
	 */
	if (!cb->cancel &&
   14a70:	6902      	ldr	r2, [r0, #16]
   14a72:	b93a      	cbnz	r2, 14a84 <bt_conn_auth_cb_register+0x1c>
   14a74:	6802      	ldr	r2, [r0, #0]
   14a76:	b95a      	cbnz	r2, 14a90 <bt_conn_auth_cb_register+0x28>
	    (cb->passkey_display || cb->passkey_entry || cb->passkey_confirm ||
   14a78:	6842      	ldr	r2, [r0, #4]
   14a7a:	b94a      	cbnz	r2, 14a90 <bt_conn_auth_cb_register+0x28>
   14a7c:	6882      	ldr	r2, [r0, #8]
   14a7e:	b93a      	cbnz	r2, 14a90 <bt_conn_auth_cb_register+0x28>
   14a80:	6942      	ldr	r2, [r0, #20]
   14a82:	b92a      	cbnz	r2, 14a90 <bt_conn_auth_cb_register+0x28>
#endif
	     cb->pairing_confirm)) {
		return -EINVAL;
	}

	bt_auth = cb;
   14a84:	6018      	str	r0, [r3, #0]
		return 0;
   14a86:	2000      	movs	r0, #0
   14a88:	4770      	bx	lr
		return -EALREADY;
   14a8a:	f06f 0077 	mvn.w	r0, #119	; 0x77
   14a8e:	4770      	bx	lr
		return -EINVAL;
   14a90:	f06f 0015 	mvn.w	r0, #21
	return 0;
}
   14a94:	4770      	bx	lr
   14a96:	bf00      	nop
   14a98:	20021088 	.word	0x20021088

00014a9c <bt_conn_auth_info_cb_register>:
}
#endif

int bt_conn_auth_info_cb_register(struct bt_conn_auth_info_cb *cb)
{
	CHECKIF(cb == NULL) {
   14a9c:	b168      	cbz	r0, 14aba <bt_conn_auth_info_cb_register+0x1e>
	parent->next = child;
   14a9e:	2300      	movs	r3, #0
   14aa0:	60c3      	str	r3, [r0, #12]
	return list->tail;
   14aa2:	4b07      	ldr	r3, [pc, #28]	; (14ac0 <bt_conn_auth_info_cb_register+0x24>)
		return -EINVAL;
	}

	sys_slist_append(&bt_auth_info_cbs, &cb->node);
   14aa4:	f100 020c 	add.w	r2, r0, #12
   14aa8:	6859      	ldr	r1, [r3, #4]
Z_GENLIST_APPEND(slist, snode)
   14aaa:	b919      	cbnz	r1, 14ab4 <bt_conn_auth_info_cb_register+0x18>
	list->head = node;
   14aac:	e9c3 2200 	strd	r2, r2, [r3]

	return 0;
   14ab0:	2000      	movs	r0, #0
   14ab2:	4770      	bx	lr
	parent->next = child;
   14ab4:	600a      	str	r2, [r1, #0]
	list->tail = node;
   14ab6:	605a      	str	r2, [r3, #4]
}
   14ab8:	e7fa      	b.n	14ab0 <bt_conn_auth_info_cb_register+0x14>
		return -EINVAL;
   14aba:	f06f 0015 	mvn.w	r0, #21
}
   14abe:	4770      	bx	lr
   14ac0:	20021080 	.word	0x20021080

00014ac4 <bt_conn_lookup_index>:
}
#endif /* CONFIG_BT_SMP || CONFIG_BT_BREDR */

struct bt_conn *bt_conn_lookup_index(uint8_t index)
{
	if (index >= ARRAY_SIZE(acl_conns)) {
   14ac4:	b910      	cbnz	r0, 14acc <bt_conn_lookup_index+0x8>
		return NULL;
	}

	return bt_conn_ref(&acl_conns[index]);
   14ac6:	4802      	ldr	r0, [pc, #8]	; (14ad0 <bt_conn_lookup_index+0xc>)
   14ac8:	f7ff bb06 	b.w	140d8 <bt_conn_ref>
}
   14acc:	2000      	movs	r0, #0
   14ace:	4770      	bx	lr
   14ad0:	20009898 	.word	0x20009898

00014ad4 <bt_conn_init>:

int bt_conn_init(void)
{
   14ad4:	b510      	push	{r4, lr}
	z_impl_k_queue_init(queue);
   14ad6:	480a      	ldr	r0, [pc, #40]	; (14b00 <bt_conn_init+0x2c>)
   14ad8:	f014 fc95 	bl	29406 <z_impl_k_queue_init>
	int err, i;

	k_fifo_init(&free_tx);
	for (i = 0; i < ARRAY_SIZE(conn_tx); i++) {
		k_fifo_put(&free_tx, &conn_tx[i]);
   14adc:	4909      	ldr	r1, [pc, #36]	; (14b04 <bt_conn_init+0x30>)
   14ade:	4808      	ldr	r0, [pc, #32]	; (14b00 <bt_conn_init+0x2c>)
   14ae0:	f014 fc9e 	bl	29420 <k_queue_append>
   14ae4:	4908      	ldr	r1, [pc, #32]	; (14b08 <bt_conn_init+0x34>)
   14ae6:	4806      	ldr	r0, [pc, #24]	; (14b00 <bt_conn_init+0x2c>)
   14ae8:	f014 fc9a 	bl	29420 <k_queue_append>
	}

	bt_att_init();
   14aec:	f001 f8e4 	bl	15cb8 <bt_att_init>

	err = bt_smp_init();
   14af0:	f003 ffb4 	bl	18a5c <bt_smp_init>
	if (err) {
   14af4:	4604      	mov	r4, r0
   14af6:	b908      	cbnz	r0, 14afc <bt_conn_init+0x28>
		return err;
	}

	bt_l2cap_init();
   14af8:	f011 fed0 	bl	2689c <bt_l2cap_init>
			bt_conn_unref(conn);
		}
	}

	return 0;
}
   14afc:	4620      	mov	r0, r4
   14afe:	bd10      	pop	{r4, pc}
   14b00:	20008be8 	.word	0x20008be8
   14b04:	2002105c 	.word	0x2002105c
   14b08:	2002106c 	.word	0x2002106c

00014b0c <l2cap_create_le_sig_pdu.constprop.0>:
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
		bt_l2cap_chan_del(chan);
	}
}

static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   14b0c:	b5f0      	push	{r4, r5, r6, r7, lr}

struct net_buf *bt_l2cap_create_pdu_timeout(struct net_buf_pool *pool,
					    size_t reserve,
					    k_timeout_t timeout)
{
	return bt_conn_create_pdu_timeout(pool,
   14b0e:	2300      	movs	r3, #0
static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   14b10:	4605      	mov	r5, r0
   14b12:	460f      	mov	r7, r1
   14b14:	4616      	mov	r6, r2
	return bt_conn_create_pdu_timeout(pool,
   14b16:	2104      	movs	r1, #4
   14b18:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   14b1c:	2000      	movs	r0, #0
static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   14b1e:	b085      	sub	sp, #20
	return bt_conn_create_pdu_timeout(pool,
   14b20:	f7ff fc44 	bl	143ac <bt_conn_create_pdu_timeout>
	if (!buf) {
   14b24:	4604      	mov	r4, r0
   14b26:	b960      	cbnz	r0, 14b42 <l2cap_create_le_sig_pdu.constprop.0+0x36>
		LOG_ERR("Unable to allocate buffer for op 0x%02x", code);
   14b28:	4b0a      	ldr	r3, [pc, #40]	; (14b54 <l2cap_create_le_sig_pdu.constprop.0+0x48>)
   14b2a:	2201      	movs	r2, #1
   14b2c:	e9cd 0301 	strd	r0, r3, [sp, #4]
   14b30:	4909      	ldr	r1, [pc, #36]	; (14b58 <l2cap_create_le_sig_pdu.constprop.0+0x4c>)
   14b32:	4603      	mov	r3, r0
   14b34:	9503      	str	r5, [sp, #12]
   14b36:	9000      	str	r0, [sp, #0]
   14b38:	f011 fe28 	bl	2678c <z_log_msg_runtime_create.constprop.0>
}
   14b3c:	4620      	mov	r0, r4
   14b3e:	b005      	add	sp, #20
   14b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return net_buf_simple_add(&buf->b, len);
   14b42:	2104      	movs	r1, #4
   14b44:	300c      	adds	r0, #12
   14b46:	f004 fd2b 	bl	195a0 <net_buf_simple_add>
	hdr->code = code;
   14b4a:	7005      	strb	r5, [r0, #0]
	hdr->ident = ident;
   14b4c:	7047      	strb	r7, [r0, #1]
	hdr->len = sys_cpu_to_le16(len);
   14b4e:	8046      	strh	r6, [r0, #2]
	return buf;
   14b50:	e7f4      	b.n	14b3c <l2cap_create_le_sig_pdu.constprop.0+0x30>
   14b52:	bf00      	nop
   14b54:	0002e68f 	.word	0x0002e68f
   14b58:	0002a730 	.word	0x0002a730

00014b5c <l2cap_accept>:
	(void)k_work_cancel_delayable(&le_chan->rtx_work);
#endif /* CONFIG_BT_L2CAP_DYNAMIC_CHANNEL */
}

static int l2cap_accept(struct bt_conn *conn, struct bt_l2cap_chan **chan)
{
   14b5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_DBG("conn %p handle %u", conn, conn->handle);

	for (i = 0; i < ARRAY_SIZE(bt_l2cap_pool); i++) {
		struct bt_l2cap *l2cap = &bt_l2cap_pool[i];

		if (l2cap->chan.chan.conn) {
   14b5e:	4c0b      	ldr	r4, [pc, #44]	; (14b8c <l2cap_accept+0x30>)
   14b60:	2300      	movs	r3, #0
   14b62:	6822      	ldr	r2, [r4, #0]
   14b64:	b92a      	cbnz	r2, 14b72 <l2cap_accept+0x16>
		}

		l2cap->chan.chan.ops = &ops;
		*chan = &l2cap->chan.chan;

		return 0;
   14b66:	4610      	mov	r0, r2
		l2cap->chan.chan.ops = &ops;
   14b68:	4b09      	ldr	r3, [pc, #36]	; (14b90 <l2cap_accept+0x34>)
   14b6a:	6063      	str	r3, [r4, #4]
		*chan = &l2cap->chan.chan;
   14b6c:	600c      	str	r4, [r1, #0]
	}

	LOG_ERR("No available L2CAP context for conn %p", conn);

	return -ENOMEM;
}
   14b6e:	b004      	add	sp, #16
   14b70:	bd10      	pop	{r4, pc}
	LOG_ERR("No available L2CAP context for conn %p", conn);
   14b72:	4a08      	ldr	r2, [pc, #32]	; (14b94 <l2cap_accept+0x38>)
   14b74:	9003      	str	r0, [sp, #12]
   14b76:	e9cd 3201 	strd	r3, r2, [sp, #4]
   14b7a:	4618      	mov	r0, r3
   14b7c:	2201      	movs	r2, #1
   14b7e:	4906      	ldr	r1, [pc, #24]	; (14b98 <l2cap_accept+0x3c>)
   14b80:	9300      	str	r3, [sp, #0]
   14b82:	f011 fe03 	bl	2678c <z_log_msg_runtime_create.constprop.0>
   14b86:	f06f 000b 	mvn.w	r0, #11
   14b8a:	e7f0      	b.n	14b6e <l2cap_accept+0x12>
   14b8c:	2002108c 	.word	0x2002108c
   14b90:	0002b070 	.word	0x0002b070
   14b94:	0002e6b7 	.word	0x0002e6b7
   14b98:	0002a730 	.word	0x0002a730

00014b9c <bt_l2cap_connected>:
{
   14b9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   14b9e:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   14ba0:	2600      	movs	r6, #0
	STRUCT_SECTION_FOREACH(bt_l2cap_fixed_chan, fchan) {
   14ba2:	4d27      	ldr	r5, [pc, #156]	; (14c40 <bt_l2cap_connected+0xa4>)
   14ba4:	4f27      	ldr	r7, [pc, #156]	; (14c44 <bt_l2cap_connected+0xa8>)
   14ba6:	42bd      	cmp	r5, r7
   14ba8:	d946      	bls.n	14c38 <bt_l2cap_connected+0x9c>
   14baa:	4927      	ldr	r1, [pc, #156]	; (14c48 <bt_l2cap_connected+0xac>)
   14bac:	f240 1381 	movw	r3, #385	; 0x181
   14bb0:	4a26      	ldr	r2, [pc, #152]	; (14c4c <bt_l2cap_connected+0xb0>)
   14bb2:	4827      	ldr	r0, [pc, #156]	; (14c50 <bt_l2cap_connected+0xb4>)
   14bb4:	f010 f897 	bl	24ce6 <assert_print>
   14bb8:	4826      	ldr	r0, [pc, #152]	; (14c54 <bt_l2cap_connected+0xb8>)
   14bba:	f010 f894 	bl	24ce6 <assert_print>
   14bbe:	f240 1181 	movw	r1, #385	; 0x181
   14bc2:	4822      	ldr	r0, [pc, #136]	; (14c4c <bt_l2cap_connected+0xb0>)
   14bc4:	f010 f888 	bl	24cd8 <assert_post_action>
		if (fchan->accept(conn, &chan) < 0) {
   14bc8:	4620      	mov	r0, r4
   14bca:	686b      	ldr	r3, [r5, #4]
   14bcc:	a901      	add	r1, sp, #4
   14bce:	4798      	blx	r3
   14bd0:	2800      	cmp	r0, #0
   14bd2:	db2c      	blt.n	14c2e <bt_l2cap_connected+0x92>
		le_chan = BT_L2CAP_LE_CHAN(chan);
   14bd4:	9b01      	ldr	r3, [sp, #4]
		le_chan->rx.cid = fchan->cid;
   14bd6:	882a      	ldrh	r2, [r5, #0]
   14bd8:	829a      	strh	r2, [r3, #20]
		le_chan->tx.cid = fchan->cid;
   14bda:	849a      	strh	r2, [r3, #36]	; 0x24
		if (!l2cap_chan_add(conn, chan, fchan->destroy)) {
   14bdc:	68a8      	ldr	r0, [r5, #8]
   14bde:	f103 0210 	add.w	r2, r3, #16
   14be2:	e8d2 1fef 	ldaex	r1, [r2]
   14be6:	e8c2 6fec 	stlex	ip, r6, [r2]
   14bea:	f1bc 0f00 	cmp.w	ip, #0
   14bee:	d1f8      	bne.n	14be2 <bt_l2cap_connected+0x46>
	parent->next = child;
   14bf0:	609e      	str	r6, [r3, #8]
	return list->tail;
   14bf2:	6da1      	ldr	r1, [r4, #88]	; 0x58
	sys_slist_append(&conn->channels, &chan->node);
   14bf4:	f103 0208 	add.w	r2, r3, #8
Z_GENLIST_APPEND(slist, snode)
   14bf8:	b9d9      	cbnz	r1, 14c32 <bt_l2cap_connected+0x96>
	list->head = node;
   14bfa:	e9c4 2215 	strd	r2, r2, [r4, #84]	; 0x54
	chan->conn = conn;
   14bfe:	601c      	str	r4, [r3, #0]
	chan->destroy = destroy;
   14c00:	60d8      	str	r0, [r3, #12]
		if (chan->ops->connected) {
   14c02:	9801      	ldr	r0, [sp, #4]
   14c04:	6843      	ldr	r3, [r0, #4]
   14c06:	681b      	ldr	r3, [r3, #0]
   14c08:	b103      	cbz	r3, 14c0c <bt_l2cap_connected+0x70>
			chan->ops->connected(chan);
   14c0a:	4798      	blx	r3
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   14c0c:	9b01      	ldr	r3, [sp, #4]
   14c0e:	3310      	adds	r3, #16
   14c10:	e8d3 1fef 	ldaex	r1, [r3]
   14c14:	f041 0101 	orr.w	r1, r1, #1
   14c18:	e8c3 1fe2 	stlex	r2, r1, [r3]
   14c1c:	2a00      	cmp	r2, #0
   14c1e:	d1f7      	bne.n	14c10 <bt_l2cap_connected+0x74>
		if (chan->ops->status) {
   14c20:	9801      	ldr	r0, [sp, #4]
   14c22:	6843      	ldr	r3, [r0, #4]
   14c24:	69db      	ldr	r3, [r3, #28]
   14c26:	b113      	cbz	r3, 14c2e <bt_l2cap_connected+0x92>
			chan->ops->status(chan, chan->status);
   14c28:	f100 0110 	add.w	r1, r0, #16
   14c2c:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_l2cap_fixed_chan, fchan) {
   14c2e:	350c      	adds	r5, #12
   14c30:	e7b9      	b.n	14ba6 <bt_l2cap_connected+0xa>
	parent->next = child;
   14c32:	600a      	str	r2, [r1, #0]
	list->tail = node;
   14c34:	65a2      	str	r2, [r4, #88]	; 0x58
}
   14c36:	e7e2      	b.n	14bfe <bt_l2cap_connected+0x62>
   14c38:	d3c6      	bcc.n	14bc8 <bt_l2cap_connected+0x2c>
}
   14c3a:	b003      	add	sp, #12
   14c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14c3e:	bf00      	nop
   14c40:	0002a650 	.word	0x0002a650
   14c44:	0002a674 	.word	0x0002a674
   14c48:	0002e70f 	.word	0x0002e70f
   14c4c:	0002e6de 	.word	0x0002e6de
   14c50:	0002b6a9 	.word	0x0002b6a9
   14c54:	0002c78b 	.word	0x0002c78b

00014c58 <l2cap_recv>:
{
   14c58:	b570      	push	{r4, r5, r6, lr}
	if (buf->len < sizeof(*hdr)) {
   14c5a:	8a0b      	ldrh	r3, [r1, #16]
{
   14c5c:	4606      	mov	r6, r0
	if (buf->len < sizeof(*hdr)) {
   14c5e:	2b03      	cmp	r3, #3
{
   14c60:	460c      	mov	r4, r1
   14c62:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   14c64:	d803      	bhi.n	14c6e <l2cap_recv+0x16>
		LOG_ERR("Too small L2CAP signaling PDU");
   14c66:	4b2d      	ldr	r3, [pc, #180]	; (14d1c <l2cap_recv+0xc4>)
		LOG_ERR("Too small LE conn param rsp");
   14c68:	9302      	str	r3, [sp, #8]
   14c6a:	2300      	movs	r3, #0
   14c6c:	e01c      	b.n	14ca8 <l2cap_recv+0x50>
	return net_buf_simple_pull_mem(&buf->b, len);
   14c6e:	2104      	movs	r1, #4
   14c70:	f104 000c 	add.w	r0, r4, #12
   14c74:	f004 fc76 	bl	19564 <net_buf_simple_pull_mem>
	if (buf->len != len) {
   14c78:	8a23      	ldrh	r3, [r4, #16]
	len = sys_le16_to_cpu(hdr->len);
   14c7a:	8842      	ldrh	r2, [r0, #2]
   14c7c:	4605      	mov	r5, r0
	if (buf->len != len) {
   14c7e:	429a      	cmp	r2, r3
   14c80:	d00e      	beq.n	14ca0 <l2cap_recv+0x48>
		LOG_ERR("L2CAP length mismatch (%u != %u)", buf->len, len);
   14c82:	e9cd 3203 	strd	r3, r2, [sp, #12]
   14c86:	4b26      	ldr	r3, [pc, #152]	; (14d20 <l2cap_recv+0xc8>)
   14c88:	2201      	movs	r2, #1
   14c8a:	9302      	str	r3, [sp, #8]
   14c8c:	2300      	movs	r3, #0
   14c8e:	4925      	ldr	r1, [pc, #148]	; (14d24 <l2cap_recv+0xcc>)
   14c90:	4618      	mov	r0, r3
   14c92:	e9cd 3300 	strd	r3, r3, [sp]
   14c96:	f011 fd79 	bl	2678c <z_log_msg_runtime_create.constprop.0>
}
   14c9a:	2000      	movs	r0, #0
   14c9c:	b006      	add	sp, #24
   14c9e:	bd70      	pop	{r4, r5, r6, pc}
	if (!hdr->ident) {
   14ca0:	7843      	ldrb	r3, [r0, #1]
   14ca2:	b94b      	cbnz	r3, 14cb8 <l2cap_recv+0x60>
		LOG_ERR("Invalid ident value in L2CAP PDU");
   14ca4:	4a20      	ldr	r2, [pc, #128]	; (14d28 <l2cap_recv+0xd0>)
   14ca6:	9202      	str	r2, [sp, #8]
   14ca8:	2201      	movs	r2, #1
   14caa:	4618      	mov	r0, r3
   14cac:	e9cd 3300 	strd	r3, r3, [sp]
   14cb0:	491c      	ldr	r1, [pc, #112]	; (14d24 <l2cap_recv+0xcc>)
   14cb2:	f011 fd6b 	bl	2678c <z_log_msg_runtime_create.constprop.0>
		return 0;
   14cb6:	e7f0      	b.n	14c9a <l2cap_recv+0x42>
	switch (hdr->code) {
   14cb8:	7803      	ldrb	r3, [r0, #0]
   14cba:	2b01      	cmp	r3, #1
   14cbc:	d0ed      	beq.n	14c9a <l2cap_recv+0x42>
   14cbe:	2b13      	cmp	r3, #19
   14cc0:	d103      	bne.n	14cca <l2cap_recv+0x72>
	if (buf->len < sizeof(*rsp)) {
   14cc2:	2a01      	cmp	r2, #1
   14cc4:	d8e9      	bhi.n	14c9a <l2cap_recv+0x42>
		LOG_ERR("Too small LE conn param rsp");
   14cc6:	4b19      	ldr	r3, [pc, #100]	; (14d2c <l2cap_recv+0xd4>)
   14cc8:	e7ce      	b.n	14c68 <l2cap_recv+0x10>
		LOG_WRN("Rejecting unknown L2CAP PDU code 0x%02x", hdr->code);
   14cca:	2400      	movs	r4, #0
	switch (hdr->code) {
   14ccc:	9303      	str	r3, [sp, #12]
		LOG_WRN("Rejecting unknown L2CAP PDU code 0x%02x", hdr->code);
   14cce:	4b18      	ldr	r3, [pc, #96]	; (14d30 <l2cap_recv+0xd8>)
   14cd0:	2202      	movs	r2, #2
   14cd2:	4620      	mov	r0, r4
   14cd4:	4913      	ldr	r1, [pc, #76]	; (14d24 <l2cap_recv+0xcc>)
   14cd6:	9302      	str	r3, [sp, #8]
   14cd8:	e9cd 4400 	strd	r4, r4, [sp]
   14cdc:	4623      	mov	r3, r4
   14cde:	f011 fd55 	bl	2678c <z_log_msg_runtime_create.constprop.0>
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CMD_REJECT, ident,
   14ce2:	7869      	ldrb	r1, [r5, #1]
   14ce4:	2202      	movs	r2, #2
   14ce6:	2001      	movs	r0, #1
		l2cap_send_reject(chan->conn, hdr->ident,
   14ce8:	6836      	ldr	r6, [r6, #0]
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CMD_REJECT, ident,
   14cea:	f7ff ff0f 	bl	14b0c <l2cap_create_le_sig_pdu.constprop.0>
	if (!buf) {
   14cee:	4605      	mov	r5, r0
   14cf0:	2800      	cmp	r0, #0
   14cf2:	d0d2      	beq.n	14c9a <l2cap_recv+0x42>
	return net_buf_simple_add(&buf->b, len);
   14cf4:	2102      	movs	r1, #2
   14cf6:	300c      	adds	r0, #12
   14cf8:	f004 fc52 	bl	195a0 <net_buf_simple_add>
		     bt_conn_tx_cb_t cb, void *user_data);

static inline int bt_l2cap_send(struct bt_conn *conn, uint16_t cid,
				struct net_buf *buf)
{
	return bt_l2cap_send_cb(conn, cid, buf, NULL, NULL);
   14cfc:	4623      	mov	r3, r4
	rej->reason = sys_cpu_to_le16(reason);
   14cfe:	7004      	strb	r4, [r0, #0]
   14d00:	7044      	strb	r4, [r0, #1]
   14d02:	462a      	mov	r2, r5
   14d04:	2105      	movs	r1, #5
   14d06:	4630      	mov	r0, r6
   14d08:	9400      	str	r4, [sp, #0]
   14d0a:	f011 fd9c 	bl	26846 <bt_l2cap_send_cb>
	if (bt_l2cap_send(conn, cid, buf)) {
   14d0e:	2800      	cmp	r0, #0
   14d10:	d0c3      	beq.n	14c9a <l2cap_recv+0x42>
		net_buf_unref(buf);
   14d12:	4628      	mov	r0, r5
   14d14:	f004 fb22 	bl	1935c <net_buf_unref>
   14d18:	e7bf      	b.n	14c9a <l2cap_recv+0x42>
   14d1a:	bf00      	nop
   14d1c:	0002e736 	.word	0x0002e736
   14d20:	0002e754 	.word	0x0002e754
   14d24:	0002a730 	.word	0x0002a730
   14d28:	0002e775 	.word	0x0002e775
   14d2c:	0002e796 	.word	0x0002e796
   14d30:	0002e7b2 	.word	0x0002e7b2

00014d34 <bt_l2cap_recv>:
{
   14d34:	b530      	push	{r4, r5, lr}
	if (buf->len < sizeof(*hdr)) {
   14d36:	8a0b      	ldrh	r3, [r1, #16]
{
   14d38:	4605      	mov	r5, r0
	if (buf->len < sizeof(*hdr)) {
   14d3a:	2b03      	cmp	r3, #3
{
   14d3c:	460c      	mov	r4, r1
   14d3e:	b085      	sub	sp, #20
	if (buf->len < sizeof(*hdr)) {
   14d40:	d80f      	bhi.n	14d62 <bt_l2cap_recv+0x2e>
		LOG_ERR("Too small L2CAP PDU received");
   14d42:	4b15      	ldr	r3, [pc, #84]	; (14d98 <bt_l2cap_recv+0x64>)
   14d44:	2201      	movs	r2, #1
   14d46:	9302      	str	r3, [sp, #8]
   14d48:	2300      	movs	r3, #0
   14d4a:	4914      	ldr	r1, [pc, #80]	; (14d9c <bt_l2cap_recv+0x68>)
   14d4c:	4618      	mov	r0, r3
   14d4e:	e9cd 3300 	strd	r3, r3, [sp]
   14d52:	f011 fd1b 	bl	2678c <z_log_msg_runtime_create.constprop.0>
	net_buf_unref(buf);
   14d56:	4620      	mov	r0, r4
}
   14d58:	b005      	add	sp, #20
   14d5a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	net_buf_unref(buf);
   14d5e:	f004 bafd 	b.w	1935c <net_buf_unref>
	return net_buf_simple_pull_mem(&buf->b, len);
   14d62:	2104      	movs	r1, #4
   14d64:	f104 000c 	add.w	r0, r4, #12
   14d68:	f004 fbfc 	bl	19564 <net_buf_simple_pull_mem>
	cid = sys_le16_to_cpu(hdr->cid);
   14d6c:	8841      	ldrh	r1, [r0, #2]
	chan = bt_l2cap_le_lookup_rx_cid(conn, cid);
   14d6e:	4628      	mov	r0, r5
   14d70:	f011 fd8b 	bl	2688a <bt_l2cap_le_lookup_rx_cid>
   14d74:	4603      	mov	r3, r0
	if (!chan) {
   14d76:	b948      	cbnz	r0, 14d8c <bt_l2cap_recv+0x58>
		LOG_WRN("Ignoring data for unknown channel ID 0x%04x", cid);
   14d78:	4a09      	ldr	r2, [pc, #36]	; (14da0 <bt_l2cap_recv+0x6c>)
   14d7a:	9103      	str	r1, [sp, #12]
   14d7c:	e9cd 0201 	strd	r0, r2, [sp, #4]
   14d80:	4906      	ldr	r1, [pc, #24]	; (14d9c <bt_l2cap_recv+0x68>)
   14d82:	2202      	movs	r2, #2
   14d84:	9000      	str	r0, [sp, #0]
   14d86:	f011 fd01 	bl	2678c <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   14d8a:	e7e4      	b.n	14d56 <bt_l2cap_recv+0x22>
	chan->ops->recv(chan, buf);
   14d8c:	6843      	ldr	r3, [r0, #4]
   14d8e:	4621      	mov	r1, r4
   14d90:	695b      	ldr	r3, [r3, #20]
   14d92:	4798      	blx	r3
   14d94:	e7df      	b.n	14d56 <bt_l2cap_recv+0x22>
   14d96:	bf00      	nop
   14d98:	0002e7da 	.word	0x0002e7da
   14d9c:	0002a730 	.word	0x0002a730
   14da0:	0002e7f7 	.word	0x0002e7f7

00014da4 <bt_l2cap_update_conn_param>:
{
   14da4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ident++;
   14da6:	4b17      	ldr	r3, [pc, #92]	; (14e04 <bt_l2cap_update_conn_param+0x60>)
{
   14da8:	460e      	mov	r6, r1
	ident++;
   14daa:	7819      	ldrb	r1, [r3, #0]
{
   14dac:	4605      	mov	r5, r0
	ident++;
   14dae:	3101      	adds	r1, #1
   14db0:	b2c9      	uxtb	r1, r1
   14db2:	2901      	cmp	r1, #1
   14db4:	bf38      	it	cc
   14db6:	2101      	movcc	r1, #1
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CONN_PARAM_REQ,
   14db8:	2208      	movs	r2, #8
   14dba:	2012      	movs	r0, #18
	ident++;
   14dbc:	7019      	strb	r1, [r3, #0]
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CONN_PARAM_REQ,
   14dbe:	f7ff fea5 	bl	14b0c <l2cap_create_le_sig_pdu.constprop.0>
	if (!buf) {
   14dc2:	4604      	mov	r4, r0
   14dc4:	b1d0      	cbz	r0, 14dfc <bt_l2cap_update_conn_param+0x58>
	return net_buf_simple_add(&buf->b, len);
   14dc6:	2108      	movs	r1, #8
   14dc8:	300c      	adds	r0, #12
   14dca:	f004 fbe9 	bl	195a0 <net_buf_simple_add>
	req->min_interval = sys_cpu_to_le16(param->interval_min);
   14dce:	8833      	ldrh	r3, [r6, #0]
   14dd0:	4622      	mov	r2, r4
   14dd2:	8003      	strh	r3, [r0, #0]
	req->max_interval = sys_cpu_to_le16(param->interval_max);
   14dd4:	8873      	ldrh	r3, [r6, #2]
   14dd6:	2105      	movs	r1, #5
   14dd8:	8043      	strh	r3, [r0, #2]
	req->latency = sys_cpu_to_le16(param->latency);
   14dda:	88b3      	ldrh	r3, [r6, #4]
   14ddc:	8083      	strh	r3, [r0, #4]
	req->timeout = sys_cpu_to_le16(param->timeout);
   14dde:	88f3      	ldrh	r3, [r6, #6]
   14de0:	80c3      	strh	r3, [r0, #6]
   14de2:	2300      	movs	r3, #0
   14de4:	4628      	mov	r0, r5
   14de6:	9300      	str	r3, [sp, #0]
   14de8:	f011 fd2d 	bl	26846 <bt_l2cap_send_cb>
	if (err) {
   14dec:	4605      	mov	r5, r0
   14dee:	b110      	cbz	r0, 14df6 <bt_l2cap_update_conn_param+0x52>
		net_buf_unref(buf);
   14df0:	4620      	mov	r0, r4
   14df2:	f004 fab3 	bl	1935c <net_buf_unref>
}
   14df6:	4628      	mov	r0, r5
   14df8:	b002      	add	sp, #8
   14dfa:	bd70      	pop	{r4, r5, r6, pc}
		return -ENOMEM;
   14dfc:	f06f 050b 	mvn.w	r5, #11
   14e00:	e7f9      	b.n	14df6 <bt_l2cap_update_conn_param+0x52>
   14e02:	bf00      	nop
   14e04:	20021e5f 	.word	0x20021e5f

00014e08 <att_op_get_type>:
#endif /* CONFIG_BT_GATT_CLIENT */
};

static att_type_t att_op_get_type(uint8_t op)
{
	switch (op) {
   14e08:	2823      	cmp	r0, #35	; 0x23
   14e0a:	d81f      	bhi.n	14e4c <att_op_get_type+0x44>
   14e0c:	281a      	cmp	r0, #26
   14e0e:	d804      	bhi.n	14e1a <att_op_get_type+0x12>
   14e10:	1e43      	subs	r3, r0, #1
   14e12:	2b18      	cmp	r3, #24
   14e14:	d90e      	bls.n	14e34 <att_op_get_type+0x2c>

	if (op & ATT_CMD_MASK) {
		return ATT_COMMAND;
	}

	return ATT_UNKNOWN;
   14e16:	2006      	movs	r0, #6
   14e18:	4770      	bx	lr
	switch (op) {
   14e1a:	f1a0 031b 	sub.w	r3, r0, #27
   14e1e:	2b08      	cmp	r3, #8
   14e20:	d81e      	bhi.n	14e60 <att_op_get_type+0x58>
   14e22:	e8df f003 	tbb	[pc, r3]
   14e26:	1d05      	.short	0x1d05
   14e28:	191d231b 	.word	0x191d231b
   14e2c:	1d25      	.short	0x1d25
   14e2e:	05          	.byte	0x05
   14e2f:	00          	.byte	0x00
		return ATT_NOTIFICATION;
   14e30:	2003      	movs	r0, #3
   14e32:	4770      	bx	lr
   14e34:	2301      	movs	r3, #1
	switch (op) {
   14e36:	4a0f      	ldr	r2, [pc, #60]	; (14e74 <att_op_get_type+0x6c>)
   14e38:	4083      	lsls	r3, r0
   14e3a:	401a      	ands	r2, r3
   14e3c:	b9c2      	cbnz	r2, 14e70 <att_op_get_type+0x68>
   14e3e:	4a0e      	ldr	r2, [pc, #56]	; (14e78 <att_op_get_type+0x70>)
   14e40:	401a      	ands	r2, r3
	return ATT_UNKNOWN;
   14e42:	2a00      	cmp	r2, #0
   14e44:	bf14      	ite	ne
   14e46:	2001      	movne	r0, #1
   14e48:	2006      	moveq	r0, #6
   14e4a:	4770      	bx	lr
	switch (op) {
   14e4c:	f000 037f 	and.w	r3, r0, #127	; 0x7f
   14e50:	2b52      	cmp	r3, #82	; 0x52
   14e52:	d105      	bne.n	14e60 <att_op_get_type+0x58>
		return ATT_COMMAND;
   14e54:	2000      	movs	r0, #0
}
   14e56:	4770      	bx	lr
		return ATT_REQUEST;
   14e58:	2001      	movs	r0, #1
   14e5a:	4770      	bx	lr
		return ATT_INDICATION;
   14e5c:	2005      	movs	r0, #5
   14e5e:	4770      	bx	lr
		return ATT_COMMAND;
   14e60:	f010 0f40 	tst.w	r0, #64	; 0x40
   14e64:	bf0c      	ite	eq
   14e66:	2006      	moveq	r0, #6
   14e68:	2000      	movne	r0, #0
   14e6a:	4770      	bx	lr
	switch (op) {
   14e6c:	2004      	movs	r0, #4
   14e6e:	4770      	bx	lr
		return ATT_RESPONSE;
   14e70:	2002      	movs	r0, #2
   14e72:	4770      	bx	lr
   14e74:	028aaaaa 	.word	0x028aaaaa
   14e78:	01455554 	.word	0x01455554

00014e7c <bt_att_released>:
	/* Prepend back to the list as it could not be sent */
	sys_slist_prepend(&chan->att->reqs, node);
}

static void bt_att_released(struct bt_l2cap_chan *ch)
{
   14e7c:	b507      	push	{r0, r1, r2, lr}
	struct bt_att_chan *chan = ATT_CHAN(ch);
   14e7e:	3804      	subs	r0, #4
   14e80:	9001      	str	r0, [sp, #4]

	LOG_DBG("chan %p", chan);

	k_mem_slab_free(&chan_slab, (void **)&chan);
   14e82:	a901      	add	r1, sp, #4
   14e84:	4802      	ldr	r0, [pc, #8]	; (14e90 <bt_att_released+0x14>)
   14e86:	f00a fb8f 	bl	1f5a8 <k_mem_slab_free>
}
   14e8a:	b003      	add	sp, #12
   14e8c:	f85d fb04 	ldr.w	pc, [sp], #4
   14e90:	20008a28 	.word	0x20008a28

00014e94 <tx_meta_data_free>:
{
   14e94:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(data);
   14e96:	4604      	mov	r4, r0
   14e98:	b948      	cbnz	r0, 14eae <tx_meta_data_free+0x1a>
   14e9a:	490a      	ldr	r1, [pc, #40]	; (14ec4 <tx_meta_data_free+0x30>)
   14e9c:	480a      	ldr	r0, [pc, #40]	; (14ec8 <tx_meta_data_free+0x34>)
   14e9e:	23a6      	movs	r3, #166	; 0xa6
   14ea0:	4a0a      	ldr	r2, [pc, #40]	; (14ecc <tx_meta_data_free+0x38>)
   14ea2:	f00f ff20 	bl	24ce6 <assert_print>
   14ea6:	21a6      	movs	r1, #166	; 0xa6
   14ea8:	4808      	ldr	r0, [pc, #32]	; (14ecc <tx_meta_data_free+0x38>)
   14eaa:	f00f ff15 	bl	24cd8 <assert_post_action>
__ssp_bos_icheck3(memset, void *, int)
   14eae:	2100      	movs	r1, #0
   14eb0:	2214      	movs	r2, #20
   14eb2:	f014 fcb8 	bl	29826 <memset>
	k_fifo_put(&free_att_tx_meta_data, data);
   14eb6:	4621      	mov	r1, r4
}
   14eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_fifo_put(&free_att_tx_meta_data, data);
   14ebc:	4804      	ldr	r0, [pc, #16]	; (14ed0 <tx_meta_data_free+0x3c>)
   14ebe:	f014 baaf 	b.w	29420 <k_queue_append>
   14ec2:	bf00      	nop
   14ec4:	0002e384 	.word	0x0002e384
   14ec8:	0002b6a9 	.word	0x0002b6a9
   14ecc:	0002e82c 	.word	0x0002e82c
   14ed0:	20008bcc 	.word	0x20008bcc

00014ed4 <find_type_cb>:
{
   14ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14ed8:	f642 0301 	movw	r3, #10241	; 0x2801
   14edc:	2500      	movs	r5, #0
{
   14ede:	b093      	sub	sp, #76	; 0x4c
	struct bt_att_chan *chan = data->chan;
   14ee0:	f8d2 9000 	ldr.w	r9, [r2]
{
   14ee4:	4607      	mov	r7, r0
   14ee6:	460e      	mov	r6, r1
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14ee8:	6800      	ldr	r0, [r0, #0]
   14eea:	a90d      	add	r1, sp, #52	; 0x34
	struct bt_conn *conn = chan->chan.chan.conn;
   14eec:	f8d9 8004 	ldr.w	r8, [r9, #4]
{
   14ef0:	4614      	mov	r4, r2
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14ef2:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
   14ef6:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
   14efa:	f010 ffd4 	bl	25ea6 <bt_uuid_cmp>
   14efe:	2800      	cmp	r0, #0
   14f00:	d067      	beq.n	14fd2 <find_type_cb+0xfe>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY)) {
   14f02:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   14f06:	6838      	ldr	r0, [r7, #0]
   14f08:	a90d      	add	r1, sp, #52	; 0x34
   14f0a:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
   14f0e:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
   14f12:	f010 ffc8 	bl	25ea6 <bt_uuid_cmp>
   14f16:	b138      	cbz	r0, 14f28 <find_type_cb+0x54>
		if (data->group &&
   14f18:	68a3      	ldr	r3, [r4, #8]
   14f1a:	b11b      	cbz	r3, 14f24 <find_type_cb+0x50>
   14f1c:	885a      	ldrh	r2, [r3, #2]
   14f1e:	42b2      	cmp	r2, r6
   14f20:	d200      	bcs.n	14f24 <find_type_cb+0x50>
	data->group->end_handle = sys_cpu_to_le16(handle);
   14f22:	805e      	strh	r6, [r3, #2]
		return BT_GATT_ITER_CONTINUE;
   14f24:	2001      	movs	r0, #1
   14f26:	e009      	b.n	14f3c <find_type_cb+0x68>
	if (chan->chan.tx.mtu - net_buf_frags_len(data->buf) <
   14f28:	6861      	ldr	r1, [r4, #4]
   14f2a:	4608      	mov	r0, r1
   14f2c:	f011 fcc1 	bl	268b2 <net_buf_frags_len>
   14f30:	f8b9 302a 	ldrh.w	r3, [r9, #42]	; 0x2a
   14f34:	1a1b      	subs	r3, r3, r0
   14f36:	2b03      	cmp	r3, #3
   14f38:	d803      	bhi.n	14f42 <find_type_cb+0x6e>
		return BT_GATT_ITER_STOP;
   14f3a:	2000      	movs	r0, #0
}
   14f3c:	b013      	add	sp, #76	; 0x4c
   14f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	frag = net_buf_frag_last(data->buf);
   14f42:	4608      	mov	r0, r1
   14f44:	f004 fa66 	bl	19414 <net_buf_frag_last>
   14f48:	4605      	mov	r5, r0
	len = MIN(chan->chan.tx.mtu - net_buf_frags_len(data->buf),
   14f4a:	6860      	ldr	r0, [r4, #4]
   14f4c:	f011 fcb1 	bl	268b2 <net_buf_frags_len>
   14f50:	f8b9 a02a 	ldrh.w	sl, [r9, #42]	; 0x2a
	return net_buf_simple_tailroom(&buf->b);
   14f54:	f105 0b0c 	add.w	fp, r5, #12
   14f58:	ebaa 0a00 	sub.w	sl, sl, r0
   14f5c:	4658      	mov	r0, fp
   14f5e:	f012 fea8 	bl	27cb2 <net_buf_simple_tailroom>
   14f62:	4582      	cmp	sl, r0
   14f64:	d238      	bcs.n	14fd8 <find_type_cb+0x104>
   14f66:	6860      	ldr	r0, [r4, #4]
   14f68:	f011 fca3 	bl	268b2 <net_buf_frags_len>
   14f6c:	f8b9 302a 	ldrh.w	r3, [r9, #42]	; 0x2a
   14f70:	1a18      	subs	r0, r3, r0
	if (!len) {
   14f72:	b970      	cbnz	r0, 14f92 <find_type_cb+0xbe>
		frag = net_buf_alloc(net_buf_pool_get(data->buf->pool_id),
   14f74:	6863      	ldr	r3, [r4, #4]
   14f76:	7a98      	ldrb	r0, [r3, #10]
   14f78:	f003 ffb6 	bl	18ee8 <net_buf_pool_get>
	return net_buf_alloc_fixed(pool, timeout);
   14f7c:	2200      	movs	r2, #0
   14f7e:	2300      	movs	r3, #0
   14f80:	f012 fe7d 	bl	27c7e <net_buf_alloc_fixed>
		if (!frag) {
   14f84:	4605      	mov	r5, r0
   14f86:	2800      	cmp	r0, #0
   14f88:	d0d7      	beq.n	14f3a <find_type_cb+0x66>
		net_buf_frag_add(data->buf, frag);
   14f8a:	4601      	mov	r1, r0
   14f8c:	6860      	ldr	r0, [r4, #4]
   14f8e:	f004 fa87 	bl	194a0 <net_buf_frag_add>
	read = attr->read(conn, attr, uuid, sizeof(uuid), 0);
   14f92:	2300      	movs	r3, #0
   14f94:	9300      	str	r3, [sp, #0]
   14f96:	2310      	movs	r3, #16
   14f98:	4639      	mov	r1, r7
   14f9a:	f8d7 9004 	ldr.w	r9, [r7, #4]
   14f9e:	4640      	mov	r0, r8
   14fa0:	eb0d 0203 	add.w	r2, sp, r3
   14fa4:	47c8      	blx	r9
	if (read < 0) {
   14fa6:	1e07      	subs	r7, r0, #0
   14fa8:	db13      	blt.n	14fd2 <find_type_cb+0xfe>
	if (read != data->value_len) {
   14faa:	7c22      	ldrb	r2, [r4, #16]
		if (!bt_uuid_create(&recvd_uuid.uuid, data->value, data->value_len)) {
   14fac:	68e0      	ldr	r0, [r4, #12]
	if (read != data->value_len) {
   14fae:	42ba      	cmp	r2, r7
   14fb0:	d031      	beq.n	15016 <find_type_cb+0x142>
		if (!bt_uuid_create(&recvd_uuid.uuid, data->value, data->value_len)) {
   14fb2:	4601      	mov	r1, r0
   14fb4:	a80d      	add	r0, sp, #52	; 0x34
   14fb6:	f010 ffa4 	bl	25f02 <bt_uuid_create>
   14fba:	4603      	mov	r3, r0
   14fbc:	b980      	cbnz	r0, 14fe0 <find_type_cb+0x10c>
			LOG_WRN("Unable to create UUID: size %u", data->value_len);
   14fbe:	7c22      	ldrb	r2, [r4, #16]
   14fc0:	9203      	str	r2, [sp, #12]
   14fc2:	4a17      	ldr	r2, [pc, #92]	; (15020 <find_type_cb+0x14c>)
			LOG_WRN("Unable to create UUID: size %d", read);
   14fc4:	e9cd 3201 	strd	r3, r2, [sp, #4]
   14fc8:	4916      	ldr	r1, [pc, #88]	; (15024 <find_type_cb+0x150>)
   14fca:	2202      	movs	r2, #2
   14fcc:	9300      	str	r3, [sp, #0]
   14fce:	f011 fd5f 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
	data->group = NULL;
   14fd2:	2300      	movs	r3, #0
   14fd4:	60a3      	str	r3, [r4, #8]
	return BT_GATT_ITER_CONTINUE;
   14fd6:	e7a5      	b.n	14f24 <find_type_cb+0x50>
	return net_buf_simple_tailroom(&buf->b);
   14fd8:	4658      	mov	r0, fp
   14fda:	f012 fe6a 	bl	27cb2 <net_buf_simple_tailroom>
   14fde:	e7c8      	b.n	14f72 <find_type_cb+0x9e>
		if (!bt_uuid_create(&ref_uuid.uuid, uuid, read)) {
   14fe0:	b2fa      	uxtb	r2, r7
   14fe2:	a904      	add	r1, sp, #16
   14fe4:	a808      	add	r0, sp, #32
   14fe6:	f010 ff8c 	bl	25f02 <bt_uuid_create>
   14fea:	4603      	mov	r3, r0
   14fec:	b910      	cbnz	r0, 14ff4 <find_type_cb+0x120>
			LOG_WRN("Unable to create UUID: size %d", read);
   14fee:	4a0e      	ldr	r2, [pc, #56]	; (15028 <find_type_cb+0x154>)
   14ff0:	9703      	str	r7, [sp, #12]
   14ff2:	e7e7      	b.n	14fc4 <find_type_cb+0xf0>
		if (bt_uuid_cmp(&recvd_uuid.uuid, &ref_uuid.uuid)) {
   14ff4:	a908      	add	r1, sp, #32
   14ff6:	a80d      	add	r0, sp, #52	; 0x34
   14ff8:	f010 ff55 	bl	25ea6 <bt_uuid_cmp>
	} else if (memcmp(data->value, uuid, read)) {
   14ffc:	2800      	cmp	r0, #0
   14ffe:	d1e8      	bne.n	14fd2 <find_type_cb+0xfe>
	data->err = 0x00;
   15000:	2300      	movs	r3, #0
	return net_buf_simple_add(&buf->b, len);
   15002:	2104      	movs	r1, #4
   15004:	7463      	strb	r3, [r4, #17]
   15006:	f105 000c 	add.w	r0, r5, #12
   1500a:	f004 fac9 	bl	195a0 <net_buf_simple_add>
	data->group = net_buf_add(frag, sizeof(*data->group));
   1500e:	60a0      	str	r0, [r4, #8]
	data->group->start_handle = sys_cpu_to_le16(handle);
   15010:	8006      	strh	r6, [r0, #0]
	data->group->end_handle = sys_cpu_to_le16(handle);
   15012:	68a3      	ldr	r3, [r4, #8]
   15014:	e785      	b.n	14f22 <find_type_cb+0x4e>
	} else if (memcmp(data->value, uuid, read)) {
   15016:	a904      	add	r1, sp, #16
   15018:	f014 fbbb 	bl	29792 <memcmp>
   1501c:	e7ee      	b.n	14ffc <find_type_cb+0x128>
   1501e:	bf00      	nop
   15020:	0002e85b 	.word	0x0002e85b
   15024:	0002a6e0 	.word	0x0002a6e0
   15028:	0002e87a 	.word	0x0002e87a

0001502c <chan_send>:
{
   1502c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   15030:	4606      	mov	r6, r0
   15032:	460c      	mov	r4, r1
	struct bt_att_tx_meta_data *data = bt_att_tx_meta_data(buf);
   15034:	f8d1 9018 	ldr.w	r9, [r1, #24]
	hdr = (void *)buf->data;
   15038:	68cb      	ldr	r3, [r1, #12]
{
   1503a:	b085      	sub	sp, #20
	if (!atomic_test_bit(chan->flags, ATT_CONNECTED)) {
   1503c:	2102      	movs	r1, #2
   1503e:	3098      	adds	r0, #152	; 0x98
   15040:	f011 fc51 	bl	268e6 <atomic_test_bit>
   15044:	2800      	cmp	r0, #0
   15046:	d053      	beq.n	150f0 <chan_send+0xc4>
	if (hdr->code == BT_ATT_OP_SIGNED_WRITE_CMD) {
   15048:	781b      	ldrb	r3, [r3, #0]
   1504a:	2bd2      	cmp	r3, #210	; 0xd2
   1504c:	d11a      	bne.n	15084 <chan_send+0x58>
		err = bt_smp_sign(chan->att->conn, buf);
   1504e:	6833      	ldr	r3, [r6, #0]
   15050:	4621      	mov	r1, r4
   15052:	6818      	ldr	r0, [r3, #0]
   15054:	f012 fcf4 	bl	27a40 <bt_smp_sign>
		if (err) {
   15058:	4605      	mov	r5, r0
   1505a:	b198      	cbz	r0, 15084 <chan_send+0x58>
			LOG_ERR("Error signing data");
   1505c:	4b26      	ldr	r3, [pc, #152]	; (150f8 <chan_send+0xcc>)
   1505e:	2201      	movs	r2, #1
   15060:	9302      	str	r3, [sp, #8]
   15062:	2300      	movs	r3, #0
   15064:	4925      	ldr	r1, [pc, #148]	; (150fc <chan_send+0xd0>)
   15066:	4618      	mov	r0, r3
   15068:	e9cd 3300 	strd	r3, r3, [sp]
   1506c:	f011 fd10 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
			tx_meta_data_free(bt_att_tx_meta_data(buf));
   15070:	69a0      	ldr	r0, [r4, #24]
   15072:	f7ff ff0f 	bl	14e94 <tx_meta_data_free>
			net_buf_unref(buf);
   15076:	4620      	mov	r0, r4
   15078:	f004 f970 	bl	1935c <net_buf_unref>
}
   1507c:	4628      	mov	r0, r5
   1507e:	b005      	add	sp, #20
   15080:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	state->offset = net_buf_simple_headroom(buf);
   15084:	f104 000c 	add.w	r0, r4, #12
   15088:	f012 fe0f 	bl	27caa <net_buf_simple_headroom>
	state->len = buf->len;
   1508c:	f8b4 8010 	ldrh.w	r8, [r4, #16]
	data->att_chan = chan;
   15090:	f8c9 6000 	str.w	r6, [r9]
	err = bt_l2cap_send_cb(chan->att->conn, BT_L2CAP_CID_ATT,
   15094:	6833      	ldr	r3, [r6, #0]
	state->offset = net_buf_simple_headroom(buf);
   15096:	4607      	mov	r7, r0
   15098:	681e      	ldr	r6, [r3, #0]
	const att_type_t op_type = att_op_get_type(buf->data[0]);
   1509a:	68e3      	ldr	r3, [r4, #12]
   1509c:	7818      	ldrb	r0, [r3, #0]
   1509e:	f7ff feb3 	bl	14e08 <att_op_get_type>
   150a2:	2805      	cmp	r0, #5
   150a4:	4605      	mov	r5, r0
	switch (op_type) {
   150a6:	d813      	bhi.n	150d0 <chan_send+0xa4>
	err = bt_l2cap_send_cb(chan->att->conn, BT_L2CAP_CID_ATT,
   150a8:	4b15      	ldr	r3, [pc, #84]	; (15100 <chan_send+0xd4>)
   150aa:	4622      	mov	r2, r4
   150ac:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
   150b0:	2104      	movs	r1, #4
   150b2:	4630      	mov	r0, r6
   150b4:	f8cd 9000 	str.w	r9, [sp]
   150b8:	f011 fbc5 	bl	26846 <bt_l2cap_send_cb>
	if (err) {
   150bc:	4605      	mov	r5, r0
   150be:	2800      	cmp	r0, #0
   150c0:	d0dc      	beq.n	1507c <chan_send+0x50>
	buf->data = buf->__buf + state->offset;
   150c2:	6963      	ldr	r3, [r4, #20]
	buf->len = state->len;
   150c4:	f8a4 8010 	strh.w	r8, [r4, #16]
	buf->data = buf->__buf + state->offset;
   150c8:	fa13 f787 	uxtah	r7, r3, r7
   150cc:	60e7      	str	r7, [r4, #12]
}
   150ce:	e7d5      	b.n	1507c <chan_send+0x50>
		__ASSERT(false, "Unknown op type 0x%02X", op_type);
   150d0:	f240 2357 	movw	r3, #599	; 0x257
   150d4:	4a0b      	ldr	r2, [pc, #44]	; (15104 <chan_send+0xd8>)
   150d6:	490c      	ldr	r1, [pc, #48]	; (15108 <chan_send+0xdc>)
   150d8:	480c      	ldr	r0, [pc, #48]	; (1510c <chan_send+0xe0>)
   150da:	f00f fe04 	bl	24ce6 <assert_print>
   150de:	4629      	mov	r1, r5
   150e0:	480b      	ldr	r0, [pc, #44]	; (15110 <chan_send+0xe4>)
   150e2:	f00f fe00 	bl	24ce6 <assert_print>
   150e6:	f240 2157 	movw	r1, #599	; 0x257
   150ea:	4806      	ldr	r0, [pc, #24]	; (15104 <chan_send+0xd8>)
   150ec:	f00f fdf4 	bl	24cd8 <assert_post_action>
		return -EINVAL;
   150f0:	f06f 0515 	mvn.w	r5, #21
   150f4:	e7c2      	b.n	1507c <chan_send+0x50>
   150f6:	bf00      	nop
   150f8:	0002e899 	.word	0x0002e899
   150fc:	0002a6e0 	.word	0x0002a6e0
   15100:	0002b098 	.word	0x0002b098
   15104:	0002e82c 	.word	0x0002e82c
   15108:	00030f1d 	.word	0x00030f1d
   1510c:	0002b6a9 	.word	0x0002b6a9
   15110:	0002e8ac 	.word	0x0002e8ac

00015114 <bt_att_chan_req_send>:
{
   15114:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan);
   15116:	b958      	cbnz	r0, 15130 <bt_att_chan_req_send+0x1c>
   15118:	4919      	ldr	r1, [pc, #100]	; (15180 <bt_att_chan_req_send+0x6c>)
   1511a:	f44f 7346 	mov.w	r3, #792	; 0x318
   1511e:	4a19      	ldr	r2, [pc, #100]	; (15184 <bt_att_chan_req_send+0x70>)
   15120:	4819      	ldr	r0, [pc, #100]	; (15188 <bt_att_chan_req_send+0x74>)
   15122:	f00f fde0 	bl	24ce6 <assert_print>
   15126:	f44f 7146 	mov.w	r1, #792	; 0x318
	__ASSERT_NO_MSG(req);
   1512a:	4816      	ldr	r0, [pc, #88]	; (15184 <bt_att_chan_req_send+0x70>)
   1512c:	f00f fdd4 	bl	24cd8 <assert_post_action>
   15130:	b949      	cbnz	r1, 15146 <bt_att_chan_req_send+0x32>
   15132:	4916      	ldr	r1, [pc, #88]	; (1518c <bt_att_chan_req_send+0x78>)
   15134:	f240 3319 	movw	r3, #793	; 0x319
   15138:	4a12      	ldr	r2, [pc, #72]	; (15184 <bt_att_chan_req_send+0x70>)
   1513a:	4813      	ldr	r0, [pc, #76]	; (15188 <bt_att_chan_req_send+0x74>)
   1513c:	f00f fdd3 	bl	24ce6 <assert_print>
   15140:	f240 3119 	movw	r1, #793	; 0x319
   15144:	e7f1      	b.n	1512a <bt_att_chan_req_send+0x16>
	__ASSERT_NO_MSG(req->func);
   15146:	684a      	ldr	r2, [r1, #4]
   15148:	b94a      	cbnz	r2, 1515e <bt_att_chan_req_send+0x4a>
   1514a:	4911      	ldr	r1, [pc, #68]	; (15190 <bt_att_chan_req_send+0x7c>)
   1514c:	f240 331a 	movw	r3, #794	; 0x31a
   15150:	4a0c      	ldr	r2, [pc, #48]	; (15184 <bt_att_chan_req_send+0x70>)
   15152:	480d      	ldr	r0, [pc, #52]	; (15188 <bt_att_chan_req_send+0x74>)
   15154:	f00f fdc7 	bl	24ce6 <assert_print>
   15158:	f240 311a 	movw	r1, #794	; 0x31a
   1515c:	e7e5      	b.n	1512a <bt_att_chan_req_send+0x16>
	__ASSERT_NO_MSG(!chan->req);
   1515e:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
   15162:	b14b      	cbz	r3, 15178 <bt_att_chan_req_send+0x64>
   15164:	490b      	ldr	r1, [pc, #44]	; (15194 <bt_att_chan_req_send+0x80>)
   15166:	f240 331b 	movw	r3, #795	; 0x31b
   1516a:	4a06      	ldr	r2, [pc, #24]	; (15184 <bt_att_chan_req_send+0x70>)
   1516c:	4806      	ldr	r0, [pc, #24]	; (15188 <bt_att_chan_req_send+0x74>)
   1516e:	f00f fdba 	bl	24ce6 <assert_print>
   15172:	f240 311b 	movw	r1, #795	; 0x31b
   15176:	e7d8      	b.n	1512a <bt_att_chan_req_send+0x16>
}
   15178:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return chan_req_send(chan, req);
   1517c:	f011 bc97 	b.w	26aae <chan_req_send>
   15180:	0002e8c5 	.word	0x0002e8c5
   15184:	0002e82c 	.word	0x0002e82c
   15188:	0002b6a9 	.word	0x0002b6a9
   1518c:	0002e8db 	.word	0x0002e8db
   15190:	0002e8ca 	.word	0x0002e8ca
   15194:	0002e8d4 	.word	0x0002e8d4

00015198 <att_get>:
{
   15198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (conn->state != BT_CONN_CONNECTED) {
   1519a:	7b43      	ldrb	r3, [r0, #13]
   1519c:	2b07      	cmp	r3, #7
   1519e:	d00d      	beq.n	151bc <att_get+0x24>
		LOG_WRN("Not connected");
   151a0:	4b18      	ldr	r3, [pc, #96]	; (15204 <att_get+0x6c>)
   151a2:	2202      	movs	r2, #2
   151a4:	9302      	str	r3, [sp, #8]
   151a6:	2300      	movs	r3, #0
   151a8:	4618      	mov	r0, r3
   151aa:	e9cd 3300 	strd	r3, r3, [sp]
   151ae:	4916      	ldr	r1, [pc, #88]	; (15208 <att_get+0x70>)
		LOG_ERR("Unable to find ATT channel");
   151b0:	f011 fc6e 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   151b4:	2000      	movs	r0, #0
}
   151b6:	b005      	add	sp, #20
   151b8:	f85d fb04 	ldr.w	pc, [sp], #4
	chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_ATT);
   151bc:	2104      	movs	r1, #4
   151be:	f011 fb64 	bl	2688a <bt_l2cap_le_lookup_rx_cid>
   151c2:	4603      	mov	r3, r0
	if (!chan) {
   151c4:	b930      	cbnz	r0, 151d4 <att_get+0x3c>
		LOG_ERR("Unable to find ATT channel");
   151c6:	4a11      	ldr	r2, [pc, #68]	; (1520c <att_get+0x74>)
   151c8:	490f      	ldr	r1, [pc, #60]	; (15208 <att_get+0x70>)
   151ca:	e9cd 0201 	strd	r0, r2, [sp, #4]
   151ce:	9000      	str	r0, [sp, #0]
   151d0:	2201      	movs	r2, #1
   151d2:	e7ed      	b.n	151b0 <att_get+0x18>
	__ASSERT(atomic_test_bit(att_chan->flags, ATT_CONNECTED),
   151d4:	2102      	movs	r1, #2
   151d6:	3094      	adds	r0, #148	; 0x94
   151d8:	f011 fb85 	bl	268e6 <atomic_test_bit>
   151dc:	b970      	cbnz	r0, 151fc <att_get+0x64>
   151de:	490c      	ldr	r1, [pc, #48]	; (15210 <att_get+0x78>)
   151e0:	f640 332a 	movw	r3, #2858	; 0xb2a
   151e4:	4a0b      	ldr	r2, [pc, #44]	; (15214 <att_get+0x7c>)
   151e6:	480c      	ldr	r0, [pc, #48]	; (15218 <att_get+0x80>)
   151e8:	f00f fd7d 	bl	24ce6 <assert_print>
   151ec:	480b      	ldr	r0, [pc, #44]	; (1521c <att_get+0x84>)
   151ee:	f00f fd7a 	bl	24ce6 <assert_print>
   151f2:	f640 312a 	movw	r1, #2858	; 0xb2a
   151f6:	4807      	ldr	r0, [pc, #28]	; (15214 <att_get+0x7c>)
   151f8:	f00f fd6e 	bl	24cd8 <assert_post_action>
	return att_chan->att;
   151fc:	f853 0c04 	ldr.w	r0, [r3, #-4]
   15200:	e7d9      	b.n	151b6 <att_get+0x1e>
   15202:	bf00      	nop
   15204:	0002e8df 	.word	0x0002e8df
   15208:	0002a6e0 	.word	0x0002a6e0
   1520c:	0002e8ed 	.word	0x0002e8ed
   15210:	0002e908 	.word	0x0002e908
   15214:	0002e82c 	.word	0x0002e82c
   15218:	0002b6a9 	.word	0x0002b6a9
   1521c:	0002e938 	.word	0x0002e938

00015220 <bt_att_connected>:
{
   15220:	b510      	push	{r4, lr}
   15222:	4604      	mov	r4, r0
   15224:	f100 0394 	add.w	r3, r0, #148	; 0x94
   15228:	e8d3 1fef 	ldaex	r1, [r3]
   1522c:	f041 0104 	orr.w	r1, r1, #4
   15230:	e8c3 1fe2 	stlex	r2, r1, [r3]
   15234:	2a00      	cmp	r2, #0
   15236:	d1f7      	bne.n	15228 <bt_att_connected+0x8>
		le_chan->tx.mtu = BT_ATT_DEFAULT_LE_MTU;
   15238:	2317      	movs	r3, #23
	att_chan_mtu_updated(att_chan);
   1523a:	1f20      	subs	r0, r4, #4
		le_chan->tx.mtu = BT_ATT_DEFAULT_LE_MTU;
   1523c:	84e3      	strh	r3, [r4, #38]	; 0x26
		le_chan->rx.mtu = BT_ATT_DEFAULT_LE_MTU;
   1523e:	82e3      	strh	r3, [r4, #22]
	att_chan_mtu_updated(att_chan);
   15240:	f011 fb93 	bl	2696a <att_chan_mtu_updated>
	k_work_init_delayable(&att_chan->timeout_work, att_timeout);
   15244:	f104 00bc 	add.w	r0, r4, #188	; 0xbc
   15248:	4903      	ldr	r1, [pc, #12]	; (15258 <bt_att_connected+0x38>)
   1524a:	f00b fa69 	bl	20720 <k_work_init_delayable>
	bt_gatt_connected(le_chan->chan.conn);
   1524e:	6820      	ldr	r0, [r4, #0]
}
   15250:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_gatt_connected(le_chan->chan.conn);
   15254:	f001 bf04 	b.w	17060 <bt_gatt_connected>
   15258:	00015eb5 	.word	0x00015eb5

0001525c <read_group_cb>:
{
   1525c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   15260:	f04f 0800 	mov.w	r8, #0
   15264:	f44f 5320 	mov.w	r3, #10240	; 0x2800
{
   15268:	4605      	mov	r5, r0
   1526a:	460e      	mov	r6, r1
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   1526c:	6800      	ldr	r0, [r0, #0]
   1526e:	a902      	add	r1, sp, #8
{
   15270:	4614      	mov	r4, r2
	struct bt_att_chan *chan = data->chan;
   15272:	6817      	ldr	r7, [r2, #0]
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   15274:	f88d 8008 	strb.w	r8, [sp, #8]
   15278:	f8ad 300a 	strh.w	r3, [sp, #10]
   1527c:	f010 fe13 	bl	25ea6 <bt_uuid_cmp>
   15280:	b1a0      	cbz	r0, 152ac <read_group_cb+0x50>
	    bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   15282:	f642 0301 	movw	r3, #10241	; 0x2801
   15286:	6828      	ldr	r0, [r5, #0]
   15288:	a903      	add	r1, sp, #12
   1528a:	f88d 800c 	strb.w	r8, [sp, #12]
   1528e:	f8ad 300e 	strh.w	r3, [sp, #14]
   15292:	f010 fe08 	bl	25ea6 <bt_uuid_cmp>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   15296:	b148      	cbz	r0, 152ac <read_group_cb+0x50>
		if (data->group &&
   15298:	6923      	ldr	r3, [r4, #16]
   1529a:	b11b      	cbz	r3, 152a4 <read_group_cb+0x48>
   1529c:	885a      	ldrh	r2, [r3, #2]
   1529e:	42b2      	cmp	r2, r6
   152a0:	d200      	bcs.n	152a4 <read_group_cb+0x48>
			data->group->end_handle = sys_cpu_to_le16(handle);
   152a2:	805e      	strh	r6, [r3, #2]
		return BT_GATT_ITER_CONTINUE;
   152a4:	2001      	movs	r0, #1
}
   152a6:	b004      	add	sp, #16
   152a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   152ac:	6861      	ldr	r1, [r4, #4]
   152ae:	6828      	ldr	r0, [r5, #0]
   152b0:	f010 fdf9 	bl	25ea6 <bt_uuid_cmp>
   152b4:	b110      	cbz	r0, 152bc <read_group_cb+0x60>
		data->group = NULL;
   152b6:	2300      	movs	r3, #0
   152b8:	6123      	str	r3, [r4, #16]
		return BT_GATT_ITER_CONTINUE;
   152ba:	e7f3      	b.n	152a4 <read_group_cb+0x48>
	if (data->rsp->len &&
   152bc:	68e3      	ldr	r3, [r4, #12]
	    chan->chan.tx.mtu - data->buf->len < data->rsp->len) {
   152be:	68a0      	ldr	r0, [r4, #8]
	if (data->rsp->len &&
   152c0:	781a      	ldrb	r2, [r3, #0]
   152c2:	b132      	cbz	r2, 152d2 <read_group_cb+0x76>
	    chan->chan.tx.mtu - data->buf->len < data->rsp->len) {
   152c4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
   152c6:	8a01      	ldrh	r1, [r0, #16]
   152c8:	1a5b      	subs	r3, r3, r1
	if (data->rsp->len &&
   152ca:	4293      	cmp	r3, r2
   152cc:	da01      	bge.n	152d2 <read_group_cb+0x76>
		return BT_GATT_ITER_STOP;
   152ce:	2000      	movs	r0, #0
   152d0:	e7e9      	b.n	152a6 <read_group_cb+0x4a>
	return net_buf_simple_add(&buf->b, len);
   152d2:	2104      	movs	r1, #4
   152d4:	300c      	adds	r0, #12
   152d6:	f004 f963 	bl	195a0 <net_buf_simple_add>
	data->group = net_buf_add(data->buf, sizeof(*data->group));
   152da:	6120      	str	r0, [r4, #16]
	data->group->start_handle = sys_cpu_to_le16(handle);
   152dc:	8006      	strh	r6, [r0, #0]
	data->group->end_handle = sys_cpu_to_le16(handle);
   152de:	6923      	ldr	r3, [r4, #16]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_group_cb,
   152e0:	4629      	mov	r1, r5
	data->group->end_handle = sys_cpu_to_le16(handle);
   152e2:	805e      	strh	r6, [r3, #2]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_group_cb,
   152e4:	4b07      	ldr	r3, [pc, #28]	; (15304 <read_group_cb+0xa8>)
   152e6:	9401      	str	r4, [sp, #4]
   152e8:	9300      	str	r3, [sp, #0]
   152ea:	4638      	mov	r0, r7
   152ec:	2300      	movs	r3, #0
   152ee:	68a2      	ldr	r2, [r4, #8]
   152f0:	f011 fc1e 	bl	26b30 <att_chan_read>
	if (read < 0) {
   152f4:	2800      	cmp	r0, #0
   152f6:	dbea      	blt.n	152ce <read_group_cb+0x72>
	if (!data->group) {
   152f8:	6920      	ldr	r0, [r4, #16]
   152fa:	3800      	subs	r0, #0
   152fc:	bf18      	it	ne
   152fe:	2001      	movne	r0, #1
   15300:	e7d1      	b.n	152a6 <read_group_cb+0x4a>
   15302:	bf00      	nop
   15304:	000269d1 	.word	0x000269d1

00015308 <read_type_cb>:
{
   15308:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	struct bt_att_chan *chan = data->chan;
   1530c:	6817      	ldr	r7, [r2, #0]
{
   1530e:	4605      	mov	r5, r0
   15310:	4688      	mov	r8, r1
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   15312:	6800      	ldr	r0, [r0, #0]
   15314:	6851      	ldr	r1, [r2, #4]
{
   15316:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   15318:	687e      	ldr	r6, [r7, #4]
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   1531a:	f010 fdc4 	bl	25ea6 <bt_uuid_cmp>
   1531e:	4681      	mov	r9, r0
   15320:	2800      	cmp	r0, #0
   15322:	d13c      	bne.n	1539e <read_type_cb+0x96>
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   15324:	4630      	mov	r0, r6
   15326:	2295      	movs	r2, #149	; 0x95
   15328:	4629      	mov	r1, r5
   1532a:	f012 f8c7 	bl	274bc <bt_gatt_check_perm>
   1532e:	4606      	mov	r6, r0
   15330:	7520      	strb	r0, [r4, #20]
	if (data->err) {
   15332:	b140      	cbz	r0, 15346 <read_type_cb+0x3e>
		if (data->rsp->len) {
   15334:	68e3      	ldr	r3, [r4, #12]
   15336:	781b      	ldrb	r3, [r3, #0]
   15338:	b10b      	cbz	r3, 1533e <read_type_cb+0x36>
			data->err = 0x00;
   1533a:	f884 9014 	strb.w	r9, [r4, #20]
		return BT_GATT_ITER_STOP;
   1533e:	2000      	movs	r0, #0
}
   15340:	b003      	add	sp, #12
   15342:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	data->item = net_buf_add(net_buf_frag_last(data->buf),
   15346:	68a0      	ldr	r0, [r4, #8]
   15348:	f004 f864 	bl	19414 <net_buf_frag_last>
   1534c:	2102      	movs	r1, #2
   1534e:	300c      	adds	r0, #12
   15350:	f004 f926 	bl	195a0 <net_buf_simple_add>
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_type_cb, data);
   15354:	4b13      	ldr	r3, [pc, #76]	; (153a4 <read_type_cb+0x9c>)
	data->item = net_buf_add(net_buf_frag_last(data->buf),
   15356:	6120      	str	r0, [r4, #16]
	data->item->handle = sys_cpu_to_le16(handle);
   15358:	f8a0 8000 	strh.w	r8, [r0]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_type_cb, data);
   1535c:	9300      	str	r3, [sp, #0]
   1535e:	9401      	str	r4, [sp, #4]
   15360:	4633      	mov	r3, r6
   15362:	4629      	mov	r1, r5
   15364:	4638      	mov	r0, r7
   15366:	68a2      	ldr	r2, [r4, #8]
   15368:	f011 fbe2 	bl	26b30 <att_chan_read>
	if (read < 0) {
   1536c:	2800      	cmp	r0, #0
   1536e:	da07      	bge.n	15380 <read_type_cb+0x78>
	if (err < 0 && err >= -0xff) {
   15370:	f110 0fff 	cmn.w	r0, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   15374:	bf32      	itee	cc
   15376:	200e      	movcc	r0, #14
		return -err;
   15378:	4240      	negcs	r0, r0
   1537a:	b2c0      	uxtbcs	r0, r0
		data->err = err_to_att(read);
   1537c:	7520      	strb	r0, [r4, #20]
		return BT_GATT_ITER_STOP;
   1537e:	e7de      	b.n	1533e <read_type_cb+0x36>
	if (!data->item) {
   15380:	6923      	ldr	r3, [r4, #16]
   15382:	2b00      	cmp	r3, #0
   15384:	d0db      	beq.n	1533e <read_type_cb+0x36>
	return chan->chan.tx.mtu - net_buf_frags_len(data->buf) >
   15386:	68a0      	ldr	r0, [r4, #8]
   15388:	f011 fa93 	bl	268b2 <net_buf_frags_len>
   1538c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
   1538e:	1a18      	subs	r0, r3, r0
	       data->rsp->len ? BT_GATT_ITER_CONTINUE : BT_GATT_ITER_STOP;
   15390:	68e3      	ldr	r3, [r4, #12]
   15392:	781b      	ldrb	r3, [r3, #0]
   15394:	4298      	cmp	r0, r3
   15396:	bf94      	ite	ls
   15398:	2000      	movls	r0, #0
   1539a:	2001      	movhi	r0, #1
   1539c:	e7d0      	b.n	15340 <read_type_cb+0x38>
		return BT_GATT_ITER_CONTINUE;
   1539e:	2001      	movs	r0, #1
   153a0:	e7ce      	b.n	15340 <read_type_cb+0x38>
   153a2:	bf00      	nop
   153a4:	000268c3 	.word	0x000268c3

000153a8 <bt_att_accept>:

}
#endif /* CONFIG_BT_EATT */

static int bt_att_accept(struct bt_conn *conn, struct bt_l2cap_chan **ch)
{
   153a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   153aa:	b087      	sub	sp, #28
   153ac:	4604      	mov	r4, r0
   153ae:	460f      	mov	r7, r1
	struct bt_att *att;
	struct bt_att_chan *chan;

	LOG_DBG("conn %p handle %u", conn, conn->handle);

	if (k_mem_slab_alloc(&att_slab, (void **)&att, K_NO_WAIT)) {
   153b0:	2200      	movs	r2, #0
   153b2:	2300      	movs	r3, #0
   153b4:	4831      	ldr	r0, [pc, #196]	; (1547c <bt_att_accept+0xd4>)
   153b6:	a904      	add	r1, sp, #16
   153b8:	f00a f88c 	bl	1f4d4 <k_mem_slab_alloc>
   153bc:	4605      	mov	r5, r0
   153be:	b178      	cbz	r0, 153e0 <bt_att_accept+0x38>
		LOG_ERR("No available ATT context for conn %p", conn);
   153c0:	4b2f      	ldr	r3, [pc, #188]	; (15480 <bt_att_accept+0xd8>)
   153c2:	2201      	movs	r2, #1
   153c4:	9302      	str	r3, [sp, #8]
   153c6:	2300      	movs	r3, #0
   153c8:	e9cd 3300 	strd	r3, r3, [sp]
   153cc:	9403      	str	r4, [sp, #12]
		LOG_WRN("No available ATT channel for conn %p", att->conn);
   153ce:	4618      	mov	r0, r3
   153d0:	492c      	ldr	r1, [pc, #176]	; (15484 <bt_att_accept+0xdc>)
   153d2:	f011 fb5d 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   153d6:	f06f 060b 	mvn.w	r6, #11
	}

	*ch = &chan->chan.chan;

	return 0;
}
   153da:	4630      	mov	r0, r6
   153dc:	b007      	add	sp, #28
   153de:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return z_impl_z_current_get();
   153e0:	f00c fc42 	bl	21c68 <z_impl_z_current_get>
	(void)memset(att, 0, sizeof(*att));
   153e4:	9e04      	ldr	r6, [sp, #16]
	att_handle_rsp_thread = k_current_get();
   153e6:	4b28      	ldr	r3, [pc, #160]	; (15488 <bt_att_accept+0xe0>)
   153e8:	222c      	movs	r2, #44	; 0x2c
   153ea:	6018      	str	r0, [r3, #0]
   153ec:	4629      	mov	r1, r5
   153ee:	1d30      	adds	r0, r6, #4
   153f0:	f014 fa19 	bl	29826 <memset>
	att->conn = conn;
   153f4:	6034      	str	r4, [r6, #0]
	sys_slist_init(&att->reqs);
   153f6:	9c04      	ldr	r4, [sp, #16]
	if (k_mem_slab_alloc(&chan_slab, (void **)&chan, K_NO_WAIT)) {
   153f8:	2200      	movs	r2, #0
   153fa:	2300      	movs	r3, #0
	list->tail = NULL;
   153fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
   15400:	e9c4 550a 	strd	r5, r5, [r4, #40]	; 0x28
   15404:	4821      	ldr	r0, [pc, #132]	; (1548c <bt_att_accept+0xe4>)
   15406:	a905      	add	r1, sp, #20
	SYS_SLIST_FOR_EACH_CONTAINER(&att->chans, chan, node) {
   15408:	9505      	str	r5, [sp, #20]
	if (k_mem_slab_alloc(&chan_slab, (void **)&chan, K_NO_WAIT)) {
   1540a:	f00a f863 	bl	1f4d4 <k_mem_slab_alloc>
   1540e:	4606      	mov	r6, r0
   15410:	b140      	cbz	r0, 15424 <bt_att_accept+0x7c>
		LOG_WRN("No available ATT channel for conn %p", att->conn);
   15412:	6823      	ldr	r3, [r4, #0]
   15414:	2202      	movs	r2, #2
   15416:	9303      	str	r3, [sp, #12]
   15418:	4b1d      	ldr	r3, [pc, #116]	; (15490 <bt_att_accept+0xe8>)
   1541a:	9500      	str	r5, [sp, #0]
   1541c:	e9cd 5301 	strd	r5, r3, [sp, #4]
   15420:	462b      	mov	r3, r5
   15422:	e7d4      	b.n	153ce <bt_att_accept+0x26>
	(void)memset(chan, 0, sizeof(*chan));
   15424:	9b05      	ldr	r3, [sp, #20]
   15426:	4601      	mov	r1, r0
   15428:	22f8      	movs	r2, #248	; 0xf8
   1542a:	4618      	mov	r0, r3
   1542c:	f014 f9fb 	bl	29826 <memset>
	chan->chan.chan.ops = &ops;
   15430:	4a18      	ldr	r2, [pc, #96]	; (15494 <bt_att_accept+0xec>)
   15432:	6082      	str	r2, [r0, #8]
	z_impl_k_queue_init(queue);
   15434:	30a0      	adds	r0, #160	; 0xa0
   15436:	f013 ffe6 	bl	29406 <z_impl_k_queue_init>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   1543a:	9b05      	ldr	r3, [sp, #20]
   1543c:	3398      	adds	r3, #152	; 0x98
   1543e:	e8d3 2fef 	ldaex	r2, [r3]
   15442:	e8c3 6fe1 	stlex	r1, r6, [r3]
   15446:	2900      	cmp	r1, #0
   15448:	d1f9      	bne.n	1543e <bt_att_accept+0x96>
	chan->att = att;
   1544a:	9b05      	ldr	r3, [sp, #20]
   1544c:	601c      	str	r4, [r3, #0]
	if (sys_slist_is_empty(&att->chans)) {
   1544e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	att_chan_attach(att, chan);
   15450:	9d05      	ldr	r5, [sp, #20]
	if (sys_slist_is_empty(&att->chans)) {
   15452:	b91b      	cbnz	r3, 1545c <bt_att_accept+0xb4>
   15454:	f104 000c 	add.w	r0, r4, #12
   15458:	f013 ffd5 	bl	29406 <z_impl_k_queue_init>
	return list->head;
   1545c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
	sys_slist_prepend(&att->chans, &chan->node);
   1545e:	f105 03f0 	add.w	r3, r5, #240	; 0xf0
	parent->next = child;
   15462:	f8c5 20f0 	str.w	r2, [r5, #240]	; 0xf0
Z_GENLIST_PREPEND(slist, snode)
   15466:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
	list->head = node;
   15468:	62a3      	str	r3, [r4, #40]	; 0x28
Z_GENLIST_PREPEND(slist, snode)
   1546a:	b902      	cbnz	r2, 1546e <bt_att_accept+0xc6>
	list->tail = node;
   1546c:	62e3      	str	r3, [r4, #44]	; 0x2c
	return chan;
   1546e:	9b05      	ldr	r3, [sp, #20]
	if (!chan) {
   15470:	2b00      	cmp	r3, #0
   15472:	d0b0      	beq.n	153d6 <bt_att_accept+0x2e>
	*ch = &chan->chan.chan;
   15474:	3304      	adds	r3, #4
   15476:	603b      	str	r3, [r7, #0]
	return 0;
   15478:	e7af      	b.n	153da <bt_att_accept+0x32>
   1547a:	bf00      	nop
   1547c:	20008a08 	.word	0x20008a08
   15480:	0002e954 	.word	0x0002e954
   15484:	0002a6e0 	.word	0x0002a6e0
   15488:	20021148 	.word	0x20021148
   1548c:	20008a28 	.word	0x20008a28
   15490:	0002e979 	.word	0x0002e979
   15494:	200084c8 	.word	0x200084c8

00015498 <bt_att_chan_create_pdu>:
{
   15498:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (len + sizeof(op) > chan->chan.tx.mtu) {
   1549a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
   1549c:	3201      	adds	r2, #1
   1549e:	429a      	cmp	r2, r3
{
   154a0:	460d      	mov	r5, r1
   154a2:	b087      	sub	sp, #28
	if (len + sizeof(op) > chan->chan.tx.mtu) {
   154a4:	d90f      	bls.n	154c6 <bt_att_chan_create_pdu+0x2e>
		LOG_WRN("ATT MTU exceeded, max %u, wanted %zu", chan->chan.tx.mtu,
   154a6:	e9cd 3203 	strd	r3, r2, [sp, #12]
   154aa:	4b25      	ldr	r3, [pc, #148]	; (15540 <bt_att_chan_create_pdu+0xa8>)
   154ac:	2202      	movs	r2, #2
   154ae:	9302      	str	r3, [sp, #8]
   154b0:	2300      	movs	r3, #0
   154b2:	4924      	ldr	r1, [pc, #144]	; (15544 <bt_att_chan_create_pdu+0xac>)
   154b4:	4618      	mov	r0, r3
   154b6:	e9cd 3300 	strd	r3, r3, [sp]
   154ba:	f011 fae9 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   154be:	2400      	movs	r4, #0
}
   154c0:	4620      	mov	r0, r4
   154c2:	b007      	add	sp, #28
   154c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch (att_op_get_type(op)) {
   154c6:	4608      	mov	r0, r1
   154c8:	f7ff fc9e 	bl	14e08 <att_op_get_type>
   154cc:	2802      	cmp	r0, #2
   154ce:	d018      	beq.n	15502 <bt_att_chan_create_pdu+0x6a>
   154d0:	2804      	cmp	r0, #4
   154d2:	d016      	beq.n	15502 <bt_att_chan_create_pdu+0x6a>
		timeout = K_FOREVER;
   154d4:	f04f 36ff 	mov.w	r6, #4294967295
   154d8:	f04f 37ff 	mov.w	r7, #4294967295
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   154dc:	2100      	movs	r1, #0
   154de:	4632      	mov	r2, r6
   154e0:	463b      	mov	r3, r7
   154e2:	4608      	mov	r0, r1
   154e4:	f011 f9ac 	bl	26840 <bt_l2cap_create_pdu_timeout>
	if (!buf) {
   154e8:	4604      	mov	r4, r0
   154ea:	b970      	cbnz	r0, 1550a <bt_att_chan_create_pdu+0x72>
		LOG_ERR("Unable to allocate buffer for op 0x%02x", op);
   154ec:	4b16      	ldr	r3, [pc, #88]	; (15548 <bt_att_chan_create_pdu+0xb0>)
   154ee:	2201      	movs	r2, #1
   154f0:	e9cd 0301 	strd	r0, r3, [sp, #4]
   154f4:	4913      	ldr	r1, [pc, #76]	; (15544 <bt_att_chan_create_pdu+0xac>)
   154f6:	4603      	mov	r3, r0
   154f8:	9503      	str	r5, [sp, #12]
   154fa:	9000      	str	r0, [sp, #0]
   154fc:	f011 fac8 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   15500:	e7dd      	b.n	154be <bt_att_chan_create_pdu+0x26>
	switch (att_op_get_type(op)) {
   15502:	f44f 2670 	mov.w	r6, #983040	; 0xf0000
   15506:	2700      	movs	r7, #0
   15508:	e7e8      	b.n	154dc <bt_att_chan_create_pdu+0x44>
	return z_impl_k_queue_get(queue, timeout);
   1550a:	4810      	ldr	r0, [pc, #64]	; (1554c <bt_att_chan_create_pdu+0xb4>)
   1550c:	463b      	mov	r3, r7
   1550e:	4632      	mov	r2, r6
   15510:	f00a fc18 	bl	1fd44 <z_impl_k_queue_get>
   15514:	4603      	mov	r3, r0
	if (!data) {
   15516:	b958      	cbnz	r0, 15530 <bt_att_chan_create_pdu+0x98>
		LOG_WRN("Unable to allocate ATT TX meta");
   15518:	4a0d      	ldr	r2, [pc, #52]	; (15550 <bt_att_chan_create_pdu+0xb8>)
   1551a:	9000      	str	r0, [sp, #0]
   1551c:	e9cd 0201 	strd	r0, r2, [sp, #4]
   15520:	4908      	ldr	r1, [pc, #32]	; (15544 <bt_att_chan_create_pdu+0xac>)
   15522:	2202      	movs	r2, #2
   15524:	f011 fab4 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   15528:	4620      	mov	r0, r4
   1552a:	f003 ff17 	bl	1935c <net_buf_unref>
		return NULL;
   1552e:	e7c6      	b.n	154be <bt_att_chan_create_pdu+0x26>
	bt_att_tx_meta_data(buf) = data;
   15530:	61a0      	str	r0, [r4, #24]
   15532:	2101      	movs	r1, #1
   15534:	f104 000c 	add.w	r0, r4, #12
   15538:	f004 f832 	bl	195a0 <net_buf_simple_add>
	hdr->code = op;
   1553c:	7005      	strb	r5, [r0, #0]
	return buf;
   1553e:	e7bf      	b.n	154c0 <bt_att_chan_create_pdu+0x28>
   15540:	0002e99e 	.word	0x0002e99e
   15544:	0002a6e0 	.word	0x0002a6e0
   15548:	0002e68f 	.word	0x0002e68f
   1554c:	20008bcc 	.word	0x20008bcc
   15550:	0002e9c3 	.word	0x0002e9c3

00015554 <bt_att_recv>:
{
   15554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (buf->len < sizeof(*hdr)) {
   15558:	8a0b      	ldrh	r3, [r1, #16]
{
   1555a:	4607      	mov	r7, r0
   1555c:	460d      	mov	r5, r1
   1555e:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   15560:	b963      	cbnz	r3, 1557c <bt_att_recv+0x28>
		LOG_ERR("Too small ATT PDU received");
   15562:	4a42      	ldr	r2, [pc, #264]	; (1566c <bt_att_recv+0x118>)
   15564:	9300      	str	r3, [sp, #0]
   15566:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1556a:	2201      	movs	r2, #1
			LOG_WRN("Ignoring unexpected request");
   1556c:	4618      	mov	r0, r3
   1556e:	4940      	ldr	r1, [pc, #256]	; (15670 <bt_att_recv+0x11c>)
   15570:	f011 fa8e 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
}
   15574:	2000      	movs	r0, #0
   15576:	b006      	add	sp, #24
   15578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return net_buf_simple_pull_mem(&buf->b, len);
   1557c:	2101      	movs	r1, #1
   1557e:	f105 000c 	add.w	r0, r5, #12
   15582:	f003 ffef 	bl	19564 <net_buf_simple_pull_mem>
	if (!att_chan->att) {
   15586:	f857 3c04 	ldr.w	r3, [r7, #-4]
   1558a:	4604      	mov	r4, r0
   1558c:	2b00      	cmp	r3, #0
   1558e:	d0f1      	beq.n	15574 <bt_att_recv+0x20>
	for (i = 0, handler = NULL; i < ARRAY_SIZE(handlers); i++) {
   15590:	2300      	movs	r3, #0
		if (hdr->code == handlers[i].op) {
   15592:	7802      	ldrb	r2, [r0, #0]
   15594:	4e37      	ldr	r6, [pc, #220]	; (15674 <bt_att_recv+0x120>)
	struct bt_att_chan *att_chan = ATT_CHAN(chan);
   15596:	f1a7 0804 	sub.w	r8, r7, #4
		if (hdr->code == handlers[i].op) {
   1559a:	f816 0033 	ldrb.w	r0, [r6, r3, lsl #3]
   1559e:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
   155a2:	4290      	cmp	r0, r2
   155a4:	eb06 01c3 	add.w	r1, r6, r3, lsl #3
   155a8:	d111      	bne.n	155ce <bt_att_recv+0x7a>
		if (handler->type == ATT_REQUEST &&
   155aa:	f891 9002 	ldrb.w	r9, [r1, #2]
   155ae:	f1b9 0f01 	cmp.w	r9, #1
   155b2:	d12b      	bne.n	1560c <bt_att_recv+0xb8>
		    atomic_test_and_set_bit(att_chan->flags, ATT_PENDING_RSP)) {
   155b4:	2100      	movs	r1, #0
   155b6:	f107 0094 	add.w	r0, r7, #148	; 0x94
   155ba:	f011 fb5f 	bl	26c7c <atomic_test_and_set_bit>
		if (handler->type == ATT_REQUEST &&
   155be:	b380      	cbz	r0, 15622 <bt_att_recv+0xce>
			LOG_WRN("Ignoring unexpected request");
   155c0:	4b2d      	ldr	r3, [pc, #180]	; (15678 <bt_att_recv+0x124>)
   155c2:	9302      	str	r3, [sp, #8]
   155c4:	2300      	movs	r3, #0
   155c6:	2202      	movs	r2, #2
   155c8:	e9cd 3300 	strd	r3, r3, [sp]
   155cc:	e7ce      	b.n	1556c <bt_att_recv+0x18>
	for (i = 0, handler = NULL; i < ARRAY_SIZE(handlers); i++) {
   155ce:	3301      	adds	r3, #1
   155d0:	2b0e      	cmp	r3, #14
   155d2:	d1e2      	bne.n	1559a <bt_att_recv+0x46>
		LOG_WRN("Unhandled ATT code 0x%02x", hdr->code);
   155d4:	2500      	movs	r5, #0
   155d6:	4b29      	ldr	r3, [pc, #164]	; (1567c <bt_att_recv+0x128>)
   155d8:	4628      	mov	r0, r5
   155da:	4925      	ldr	r1, [pc, #148]	; (15670 <bt_att_recv+0x11c>)
   155dc:	9203      	str	r2, [sp, #12]
   155de:	9302      	str	r3, [sp, #8]
   155e0:	2202      	movs	r2, #2
   155e2:	462b      	mov	r3, r5
   155e4:	e9cd 5500 	strd	r5, r5, [sp]
   155e8:	f011 fa52 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
		if (att_op_get_type(hdr->code) != ATT_COMMAND &&
   155ec:	7821      	ldrb	r1, [r4, #0]
   155ee:	4608      	mov	r0, r1
   155f0:	f7ff fc0a 	bl	14e08 <att_op_get_type>
   155f4:	2800      	cmp	r0, #0
   155f6:	d0bd      	beq.n	15574 <bt_att_recv+0x20>
   155f8:	2805      	cmp	r0, #5
   155fa:	d0bb      	beq.n	15574 <bt_att_recv+0x20>
	if (!req) {
   155fc:	2900      	cmp	r1, #0
   155fe:	d0b9      	beq.n	15574 <bt_att_recv+0x20>
   15600:	2306      	movs	r3, #6
   15602:	2200      	movs	r2, #0
   15604:	4640      	mov	r0, r8
   15606:	f011 fc9d 	bl	26f44 <send_err_rsp.part.0>
   1560a:	e7b3      	b.n	15574 <bt_att_recv+0x20>
		} else if (handler->type == ATT_INDICATION &&
   1560c:	f1b9 0f05 	cmp.w	r9, #5
   15610:	d107      	bne.n	15622 <bt_att_recv+0xce>
			   atomic_test_and_set_bit(att_chan->flags,
   15612:	2101      	movs	r1, #1
   15614:	f107 0094 	add.w	r0, r7, #148	; 0x94
   15618:	f011 fb30 	bl	26c7c <atomic_test_and_set_bit>
		} else if (handler->type == ATT_INDICATION &&
   1561c:	b108      	cbz	r0, 15622 <bt_att_recv+0xce>
			LOG_WRN("Ignoring unexpected indication");
   1561e:	4b18      	ldr	r3, [pc, #96]	; (15680 <bt_att_recv+0x12c>)
   15620:	e7cf      	b.n	155c2 <bt_att_recv+0x6e>
	if (buf->len < handler->expect_len) {
   15622:	4456      	add	r6, sl
   15624:	8a2b      	ldrh	r3, [r5, #16]
   15626:	7872      	ldrb	r2, [r6, #1]
   15628:	429a      	cmp	r2, r3
   1562a:	d911      	bls.n	15650 <bt_att_recv+0xfc>
		LOG_ERR("Invalid len %u for code 0x%02x", buf->len, hdr->code);
   1562c:	7822      	ldrb	r2, [r4, #0]
   1562e:	4910      	ldr	r1, [pc, #64]	; (15670 <bt_att_recv+0x11c>)
   15630:	e9cd 3203 	strd	r3, r2, [sp, #12]
   15634:	4b13      	ldr	r3, [pc, #76]	; (15684 <bt_att_recv+0x130>)
   15636:	2201      	movs	r2, #1
   15638:	9302      	str	r3, [sp, #8]
   1563a:	2300      	movs	r3, #0
   1563c:	4618      	mov	r0, r3
   1563e:	e9cd 3300 	strd	r3, r3, [sp]
   15642:	f011 fa25 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
	if (handler->type == ATT_REQUEST && err) {
   15646:	f1b9 0f01 	cmp.w	r9, #1
   1564a:	d193      	bne.n	15574 <bt_att_recv+0x20>
		err = BT_ATT_ERR_INVALID_PDU;
   1564c:	2304      	movs	r3, #4
   1564e:	e009      	b.n	15664 <bt_att_recv+0x110>
		err = handler->func(att_chan, buf);
   15650:	6873      	ldr	r3, [r6, #4]
   15652:	4629      	mov	r1, r5
   15654:	4640      	mov	r0, r8
   15656:	4798      	blx	r3
	if (handler->type == ATT_REQUEST && err) {
   15658:	f1b9 0f01 	cmp.w	r9, #1
		err = handler->func(att_chan, buf);
   1565c:	4603      	mov	r3, r0
	if (handler->type == ATT_REQUEST && err) {
   1565e:	d189      	bne.n	15574 <bt_att_recv+0x20>
   15660:	2800      	cmp	r0, #0
   15662:	d087      	beq.n	15574 <bt_att_recv+0x20>
		send_err_rsp(att_chan, hdr->code, 0, err);
   15664:	7821      	ldrb	r1, [r4, #0]
	if (!req) {
   15666:	2900      	cmp	r1, #0
   15668:	d084      	beq.n	15574 <bt_att_recv+0x20>
   1566a:	e7ca      	b.n	15602 <bt_att_recv+0xae>
   1566c:	0002e9e2 	.word	0x0002e9e2
   15670:	0002a6e0 	.word	0x0002a6e0
   15674:	0002b0b0 	.word	0x0002b0b0
   15678:	0002ea17 	.word	0x0002ea17
   1567c:	0002e9fd 	.word	0x0002e9fd
   15680:	0002ea33 	.word	0x0002ea33
   15684:	0002ea52 	.word	0x0002ea52

00015688 <att_write_rsp.constprop.0>:
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   15688:	b5f0      	push	{r4, r5, r6, r7, lr}
   1568a:	461e      	mov	r6, r3
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   1568c:	6803      	ldr	r3, [r0, #0]
   1568e:	460d      	mov	r5, r1
   15690:	3900      	subs	r1, #0
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   15692:	4604      	mov	r4, r0
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   15694:	bf18      	it	ne
   15696:	2101      	movne	r1, #1
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   15698:	b087      	sub	sp, #28
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   1569a:	6818      	ldr	r0, [r3, #0]
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   1569c:	4617      	mov	r7, r2
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   1569e:	f011 ff41 	bl	27524 <bt_gatt_change_aware>
   156a2:	b948      	cbnz	r0, 156b8 <att_write_rsp.constprop.0+0x30>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   156a4:	2105      	movs	r1, #5
   156a6:	f104 0098 	add.w	r0, r4, #152	; 0x98
   156aa:	f011 fae7 	bl	26c7c <atomic_test_and_set_bit>
   156ae:	2800      	cmp	r0, #0
   156b0:	d048      	beq.n	15744 <att_write_rsp.constprop.0+0xbc>
			return 0;
   156b2:	2000      	movs	r0, #0
}
   156b4:	b007      	add	sp, #28
   156b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!handle) {
   156b8:	2e00      	cmp	r6, #0
   156ba:	d045      	beq.n	15748 <att_write_rsp.constprop.0+0xc0>
	(void)memset(&data, 0, sizeof(data));
   156bc:	2218      	movs	r2, #24
   156be:	2100      	movs	r1, #0
   156c0:	4668      	mov	r0, sp
   156c2:	f014 f8b0 	bl	29826 <memset>
	if (rsp) {
   156c6:	bb67      	cbnz	r7, 15722 <att_write_rsp.constprop.0+0x9a>
	data.conn = chan->att->conn;
   156c8:	6823      	ldr	r3, [r4, #0]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   156ca:	4631      	mov	r1, r6
	data.conn = chan->att->conn;
   156cc:	681b      	ldr	r3, [r3, #0]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   156ce:	4630      	mov	r0, r6
	data.conn = chan->att->conn;
   156d0:	9300      	str	r3, [sp, #0]
	data.offset = offset;
   156d2:	2300      	movs	r3, #0
   156d4:	f8ad 3012 	strh.w	r3, [sp, #18]
	data.value = value;
   156d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   156da:	4a1c      	ldr	r2, [pc, #112]	; (1574c <att_write_rsp.constprop.0+0xc4>)
	data.value = value;
   156dc:	9303      	str	r3, [sp, #12]
	data.len = len;
   156de:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
	data.req = req;
   156e2:	f88d 5008 	strb.w	r5, [sp, #8]
	data.len = len;
   156e6:	f8ad 3010 	strh.w	r3, [sp, #16]
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   156ea:	2301      	movs	r3, #1
   156ec:	f88d 3014 	strb.w	r3, [sp, #20]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   156f0:	466b      	mov	r3, sp
   156f2:	f011 f92f 	bl	26954 <bt_gatt_foreach_attr>
	if (data.err) {
   156f6:	f89d 3014 	ldrb.w	r3, [sp, #20]
   156fa:	b1e3      	cbz	r3, 15736 <att_write_rsp.constprop.0+0xae>
		if (rsp) {
   156fc:	2f00      	cmp	r7, #0
   156fe:	d0d8      	beq.n	156b2 <att_write_rsp.constprop.0+0x2a>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15700:	9b01      	ldr	r3, [sp, #4]
   15702:	6998      	ldr	r0, [r3, #24]
   15704:	f7ff fbc6 	bl	14e94 <tx_meta_data_free>
			net_buf_unref(data.buf);
   15708:	9801      	ldr	r0, [sp, #4]
   1570a:	f003 fe27 	bl	1935c <net_buf_unref>
			send_err_rsp(chan, req, handle, data.err);
   1570e:	f89d 3014 	ldrb.w	r3, [sp, #20]
	if (!req) {
   15712:	2d00      	cmp	r5, #0
   15714:	d0cd      	beq.n	156b2 <att_write_rsp.constprop.0+0x2a>
   15716:	4632      	mov	r2, r6
   15718:	4629      	mov	r1, r5
   1571a:	4620      	mov	r0, r4
   1571c:	f011 fc12 	bl	26f44 <send_err_rsp.part.0>
   15720:	e7c7      	b.n	156b2 <att_write_rsp.constprop.0+0x2a>
		data.buf = bt_att_chan_create_pdu(chan, rsp, 0);
   15722:	2200      	movs	r2, #0
   15724:	4639      	mov	r1, r7
   15726:	4620      	mov	r0, r4
   15728:	f7ff feb6 	bl	15498 <bt_att_chan_create_pdu>
   1572c:	9001      	str	r0, [sp, #4]
		if (!data.buf) {
   1572e:	2800      	cmp	r0, #0
   15730:	d1ca      	bne.n	156c8 <att_write_rsp.constprop.0+0x40>
			return BT_ATT_ERR_UNLIKELY;
   15732:	200e      	movs	r0, #14
   15734:	e7be      	b.n	156b4 <att_write_rsp.constprop.0+0x2c>
	if (data.buf) {
   15736:	9901      	ldr	r1, [sp, #4]
   15738:	2900      	cmp	r1, #0
   1573a:	d0ba      	beq.n	156b2 <att_write_rsp.constprop.0+0x2a>
		bt_att_chan_send_rsp(chan, data.buf);
   1573c:	4620      	mov	r0, r4
   1573e:	f011 f9e9 	bl	26b14 <bt_att_chan_send_rsp>
   15742:	e7b6      	b.n	156b2 <att_write_rsp.constprop.0+0x2a>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   15744:	2012      	movs	r0, #18
   15746:	e7b5      	b.n	156b4 <att_write_rsp.constprop.0+0x2c>
		return BT_ATT_ERR_INVALID_HANDLE;
   15748:	2001      	movs	r0, #1
   1574a:	e7b3      	b.n	156b4 <att_write_rsp.constprop.0+0x2c>
   1574c:	000268f3 	.word	0x000268f3

00015750 <bt_att_create_pdu>:
{
   15750:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   15752:	460e      	mov	r6, r1
   15754:	4615      	mov	r5, r2
	att = att_get(conn);
   15756:	f7ff fd1f 	bl	15198 <att_get>
	if (!att) {
   1575a:	b1c0      	cbz	r0, 1578e <bt_att_create_pdu+0x3e>
	return list->head;
   1575c:	6a83      	ldr	r3, [r0, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   1575e:	4618      	mov	r0, r3
   15760:	b11b      	cbz	r3, 1576a <bt_att_create_pdu+0x1a>
	return node->next;
   15762:	f850 39f0 	ldr.w	r3, [r0], #-240
   15766:	b103      	cbz	r3, 1576a <bt_att_create_pdu+0x1a>
   15768:	3bf0      	subs	r3, #240	; 0xf0
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   1576a:	1c6c      	adds	r4, r5, #1
   1576c:	4622      	mov	r2, r4
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   1576e:	b118      	cbz	r0, 15778 <bt_att_create_pdu+0x28>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   15770:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
   15772:	42a1      	cmp	r1, r4
   15774:	d216      	bcs.n	157a4 <bt_att_create_pdu+0x54>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15776:	b96b      	cbnz	r3, 15794 <bt_att_create_pdu+0x44>
	LOG_WRN("No ATT channel for MTU %zu", len + sizeof(op));
   15778:	4b0f      	ldr	r3, [pc, #60]	; (157b8 <bt_att_create_pdu+0x68>)
   1577a:	2202      	movs	r2, #2
   1577c:	9302      	str	r3, [sp, #8]
   1577e:	2300      	movs	r3, #0
   15780:	490e      	ldr	r1, [pc, #56]	; (157bc <bt_att_create_pdu+0x6c>)
   15782:	4618      	mov	r0, r3
   15784:	e9cd 3300 	strd	r3, r3, [sp]
   15788:	9403      	str	r4, [sp, #12]
   1578a:	f011 f981 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
}
   1578e:	2000      	movs	r0, #0
   15790:	b004      	add	sp, #16
   15792:	bd70      	pop	{r4, r5, r6, pc}
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15794:	4618      	mov	r0, r3
   15796:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   1579a:	b153      	cbz	r3, 157b2 <bt_att_create_pdu+0x62>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   1579c:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   1579e:	3bf0      	subs	r3, #240	; 0xf0
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   157a0:	428a      	cmp	r2, r1
   157a2:	d8f7      	bhi.n	15794 <bt_att_create_pdu+0x44>
		return bt_att_chan_create_pdu(chan, op, len);
   157a4:	462a      	mov	r2, r5
   157a6:	4631      	mov	r1, r6
}
   157a8:	b004      	add	sp, #16
   157aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_att_chan_create_pdu(chan, op, len);
   157ae:	f7ff be73 	b.w	15498 <bt_att_chan_create_pdu>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   157b2:	4614      	mov	r4, r2
   157b4:	e7dc      	b.n	15770 <bt_att_create_pdu+0x20>
   157b6:	bf00      	nop
   157b8:	0002ea71 	.word	0x0002ea71
   157bc:	0002a6e0 	.word	0x0002a6e0

000157c0 <att_read_group_req>:
{
   157c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t uuid_len = buf->len - sizeof(*req);
   157c4:	8a0e      	ldrh	r6, [r1, #16]
{
   157c6:	4604      	mov	r4, r0
	uint8_t uuid_len = buf->len - sizeof(*req);
   157c8:	3e04      	subs	r6, #4
   157ca:	b2f6      	uxtb	r6, r6
	if (uuid_len != 2 && uuid_len != 16) {
   157cc:	2e02      	cmp	r6, #2
{
   157ce:	4608      	mov	r0, r1
   157d0:	b08c      	sub	sp, #48	; 0x30
	if (uuid_len != 2 && uuid_len != 16) {
   157d2:	d001      	beq.n	157d8 <att_read_group_req+0x18>
   157d4:	2e10      	cmp	r6, #16
   157d6:	d16a      	bne.n	158ae <att_read_group_req+0xee>
   157d8:	2104      	movs	r1, #4
   157da:	300c      	adds	r0, #12
   157dc:	f003 fec2 	bl	19564 <net_buf_simple_pull_mem>
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   157e0:	f10d 0808 	add.w	r8, sp, #8
	start_handle = sys_le16_to_cpu(req->start_handle);
   157e4:	8805      	ldrh	r5, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   157e6:	8847      	ldrh	r7, [r0, #2]
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   157e8:	1d01      	adds	r1, r0, #4
   157ea:	4632      	mov	r2, r6
   157ec:	4640      	mov	r0, r8
   157ee:	f010 fb88 	bl	25f02 <bt_uuid_create>
   157f2:	2800      	cmp	r0, #0
   157f4:	d05d      	beq.n	158b2 <att_read_group_req+0xf2>
	if (!start || !end) {
   157f6:	2d00      	cmp	r5, #0
   157f8:	d03a      	beq.n	15870 <att_read_group_req+0xb0>
   157fa:	2600      	movs	r6, #0
   157fc:	2f00      	cmp	r7, #0
   157fe:	d036      	beq.n	1586e <att_read_group_req+0xae>
	if (start > end) {
   15800:	42bd      	cmp	r5, r7
   15802:	d835      	bhi.n	15870 <att_read_group_req+0xb0>
	if (bt_uuid_cmp(&u.uuid, BT_UUID_GATT_PRIMARY) &&
   15804:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   15808:	4640      	mov	r0, r8
   1580a:	a901      	add	r1, sp, #4
   1580c:	f88d 6004 	strb.w	r6, [sp, #4]
   15810:	f8ad 3006 	strh.w	r3, [sp, #6]
   15814:	f010 fb47 	bl	25ea6 <bt_uuid_cmp>
   15818:	bb70      	cbnz	r0, 15878 <att_read_group_req+0xb8>
	struct bt_conn *conn = chan->chan.chan.conn;
   1581a:	6866      	ldr	r6, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   1581c:	2214      	movs	r2, #20
   1581e:	2100      	movs	r1, #0
   15820:	a807      	add	r0, sp, #28
   15822:	f014 f800 	bl	29826 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_GROUP_RSP,
   15826:	2201      	movs	r2, #1
   15828:	2111      	movs	r1, #17
   1582a:	4630      	mov	r0, r6
   1582c:	f7ff ff90 	bl	15750 <bt_att_create_pdu>
   15830:	9009      	str	r0, [sp, #36]	; 0x24
	if (!data.buf) {
   15832:	2800      	cmp	r0, #0
   15834:	d03d      	beq.n	158b2 <att_read_group_req+0xf2>
	return net_buf_simple_add(&buf->b, len);
   15836:	2101      	movs	r1, #1
   15838:	300c      	adds	r0, #12
	data.uuid = uuid;
   1583a:	e9cd 4807 	strd	r4, r8, [sp, #28]
   1583e:	f003 feaf 	bl	195a0 <net_buf_simple_add>
	data.rsp->len = 0U;
   15842:	2300      	movs	r3, #0
	data.rsp = net_buf_add(data.buf, sizeof(*data.rsp));
   15844:	900a      	str	r0, [sp, #40]	; 0x28
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   15846:	4639      	mov	r1, r7
	data.rsp->len = 0U;
   15848:	7003      	strb	r3, [r0, #0]
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   1584a:	4a1b      	ldr	r2, [pc, #108]	; (158b8 <att_read_group_req+0xf8>)
	data.group = NULL;
   1584c:	930b      	str	r3, [sp, #44]	; 0x2c
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   1584e:	4628      	mov	r0, r5
   15850:	ab07      	add	r3, sp, #28
   15852:	f011 f87f 	bl	26954 <bt_gatt_foreach_attr>
	if (!data.rsp->len) {
   15856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15858:	781b      	ldrb	r3, [r3, #0]
   1585a:	bb1b      	cbnz	r3, 158a4 <att_read_group_req+0xe4>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   1585c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1585e:	6998      	ldr	r0, [r3, #24]
   15860:	f7ff fb18 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15864:	9809      	ldr	r0, [sp, #36]	; 0x24
   15866:	f003 fd79 	bl	1935c <net_buf_unref>
	if (!req) {
   1586a:	230a      	movs	r3, #10
   1586c:	e001      	b.n	15872 <att_read_group_req+0xb2>
			*err = 0U;
   1586e:	463d      	mov	r5, r7
	if (!req) {
   15870:	2301      	movs	r3, #1
   15872:	462a      	mov	r2, r5
   15874:	2110      	movs	r1, #16
   15876:	e00e      	b.n	15896 <att_read_group_req+0xd6>
	    bt_uuid_cmp(&u.uuid, BT_UUID_GATT_SECONDARY)) {
   15878:	f642 0301 	movw	r3, #10241	; 0x2801
   1587c:	4640      	mov	r0, r8
   1587e:	a907      	add	r1, sp, #28
   15880:	f88d 601c 	strb.w	r6, [sp, #28]
   15884:	f8ad 301e 	strh.w	r3, [sp, #30]
   15888:	f010 fb0d 	bl	25ea6 <bt_uuid_cmp>
	if (bt_uuid_cmp(&u.uuid, BT_UUID_GATT_PRIMARY) &&
   1588c:	2800      	cmp	r0, #0
   1588e:	d0c4      	beq.n	1581a <att_read_group_req+0x5a>
	if (!req) {
   15890:	2310      	movs	r3, #16
   15892:	462a      	mov	r2, r5
   15894:	4619      	mov	r1, r3
   15896:	4620      	mov	r0, r4
   15898:	f011 fb54 	bl	26f44 <send_err_rsp.part.0>
		return 0;
   1589c:	2000      	movs	r0, #0
}
   1589e:	b00c      	add	sp, #48	; 0x30
   158a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	bt_att_chan_send_rsp(chan, data.buf);
   158a4:	4620      	mov	r0, r4
   158a6:	9909      	ldr	r1, [sp, #36]	; 0x24
   158a8:	f011 f934 	bl	26b14 <bt_att_chan_send_rsp>
	return 0;
   158ac:	e7f6      	b.n	1589c <att_read_group_req+0xdc>
		return BT_ATT_ERR_INVALID_PDU;
   158ae:	2004      	movs	r0, #4
   158b0:	e7f5      	b.n	1589e <att_read_group_req+0xde>
		return BT_ATT_ERR_UNLIKELY;
   158b2:	200e      	movs	r0, #14
   158b4:	e7f3      	b.n	1589e <att_read_group_req+0xde>
   158b6:	bf00      	nop
   158b8:	0001525d 	.word	0x0001525d

000158bc <att_read_mult_vl_req>:
{
   158bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   158c0:	6846      	ldr	r6, [r0, #4]
{
   158c2:	4604      	mov	r4, r0
   158c4:	460d      	mov	r5, r1
   158c6:	b085      	sub	sp, #20
	if (!bt_gatt_change_aware(conn, true)) {
   158c8:	2101      	movs	r1, #1
   158ca:	4630      	mov	r0, r6
   158cc:	f011 fe2a 	bl	27524 <bt_gatt_change_aware>
   158d0:	b950      	cbnz	r0, 158e8 <att_read_mult_vl_req+0x2c>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   158d2:	2105      	movs	r1, #5
   158d4:	f104 0098 	add.w	r0, r4, #152	; 0x98
   158d8:	f011 f9d0 	bl	26c7c <atomic_test_and_set_bit>
   158dc:	2800      	cmp	r0, #0
   158de:	d13b      	bne.n	15958 <att_read_mult_vl_req+0x9c>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   158e0:	2012      	movs	r0, #18
}
   158e2:	b005      	add	sp, #20
   158e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	(void)memset(&data, 0, sizeof(data));
   158e8:	2210      	movs	r2, #16
   158ea:	2100      	movs	r1, #0
   158ec:	4668      	mov	r0, sp
   158ee:	f013 ff9a 	bl	29826 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_MULT_VL_RSP, 0);
   158f2:	2200      	movs	r2, #0
   158f4:	2121      	movs	r1, #33	; 0x21
   158f6:	4630      	mov	r0, r6
   158f8:	f7ff ff2a 	bl	15750 <bt_att_create_pdu>
   158fc:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   158fe:	b368      	cbz	r0, 1595c <att_read_mult_vl_req+0xa0>
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   15900:	f04f 0801 	mov.w	r8, #1
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   15904:	f8df 9058 	ldr.w	r9, [pc, #88]	; 15960 <att_read_mult_vl_req+0xa4>
	data.chan = chan;
   15908:	9400      	str	r4, [sp, #0]
	return net_buf_simple_pull_le16(&buf->b);
   1590a:	f105 070c 	add.w	r7, r5, #12
	while (buf->len >= sizeof(uint16_t)) {
   1590e:	8a2b      	ldrh	r3, [r5, #16]
   15910:	2b01      	cmp	r3, #1
   15912:	d804      	bhi.n	1591e <att_read_mult_vl_req+0x62>
	bt_att_chan_send_rsp(chan, data.buf);
   15914:	4620      	mov	r0, r4
   15916:	9902      	ldr	r1, [sp, #8]
   15918:	f011 f8fc 	bl	26b14 <bt_att_chan_send_rsp>
	return 0;
   1591c:	e01c      	b.n	15958 <att_read_mult_vl_req+0x9c>
   1591e:	4638      	mov	r0, r7
   15920:	f012 f9bb 	bl	27c9a <net_buf_simple_pull_le16>
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   15924:	466b      	mov	r3, sp
   15926:	464a      	mov	r2, r9
   15928:	4601      	mov	r1, r0
   1592a:	4606      	mov	r6, r0
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   1592c:	f88d 800c 	strb.w	r8, [sp, #12]
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   15930:	f011 f810 	bl	26954 <bt_gatt_foreach_attr>
		if (data.err) {
   15934:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15938:	2b00      	cmp	r3, #0
   1593a:	d0e8      	beq.n	1590e <att_read_mult_vl_req+0x52>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   1593c:	9b02      	ldr	r3, [sp, #8]
   1593e:	6998      	ldr	r0, [r3, #24]
   15940:	f7ff faa8 	bl	14e94 <tx_meta_data_free>
			net_buf_unref(data.buf);
   15944:	9802      	ldr	r0, [sp, #8]
   15946:	f003 fd09 	bl	1935c <net_buf_unref>
	if (!req) {
   1594a:	4632      	mov	r2, r6
   1594c:	2120      	movs	r1, #32
   1594e:	4620      	mov	r0, r4
   15950:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15954:	f011 faf6 	bl	26f44 <send_err_rsp.part.0>
			return 0;
   15958:	2000      	movs	r0, #0
   1595a:	e7c2      	b.n	158e2 <att_read_mult_vl_req+0x26>
		return BT_ATT_ERR_UNLIKELY;
   1595c:	200e      	movs	r0, #14
   1595e:	e7c0      	b.n	158e2 <att_read_mult_vl_req+0x26>
   15960:	00026ce5 	.word	0x00026ce5

00015964 <att_read_mult_req>:
{
   15964:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   15968:	6846      	ldr	r6, [r0, #4]
{
   1596a:	4604      	mov	r4, r0
   1596c:	460d      	mov	r5, r1
   1596e:	b085      	sub	sp, #20
	if (!bt_gatt_change_aware(conn, true)) {
   15970:	2101      	movs	r1, #1
   15972:	4630      	mov	r0, r6
   15974:	f011 fdd6 	bl	27524 <bt_gatt_change_aware>
   15978:	b950      	cbnz	r0, 15990 <att_read_mult_req+0x2c>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   1597a:	2105      	movs	r1, #5
   1597c:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15980:	f011 f97c 	bl	26c7c <atomic_test_and_set_bit>
   15984:	2800      	cmp	r0, #0
   15986:	d13b      	bne.n	15a00 <att_read_mult_req+0x9c>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   15988:	2012      	movs	r0, #18
}
   1598a:	b005      	add	sp, #20
   1598c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	(void)memset(&data, 0, sizeof(data));
   15990:	2210      	movs	r2, #16
   15992:	2100      	movs	r1, #0
   15994:	4668      	mov	r0, sp
   15996:	f013 ff46 	bl	29826 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_MULT_RSP, 0);
   1599a:	2200      	movs	r2, #0
   1599c:	210f      	movs	r1, #15
   1599e:	4630      	mov	r0, r6
   159a0:	f7ff fed6 	bl	15750 <bt_att_create_pdu>
   159a4:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   159a6:	b368      	cbz	r0, 15a04 <att_read_mult_req+0xa0>
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   159a8:	f04f 0801 	mov.w	r8, #1
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   159ac:	f8df 9058 	ldr.w	r9, [pc, #88]	; 15a08 <att_read_mult_req+0xa4>
	data.chan = chan;
   159b0:	9400      	str	r4, [sp, #0]
   159b2:	f105 070c 	add.w	r7, r5, #12
	while (buf->len >= sizeof(uint16_t)) {
   159b6:	8a2b      	ldrh	r3, [r5, #16]
   159b8:	2b01      	cmp	r3, #1
   159ba:	d804      	bhi.n	159c6 <att_read_mult_req+0x62>
	bt_att_chan_send_rsp(chan, data.buf);
   159bc:	4620      	mov	r0, r4
   159be:	9902      	ldr	r1, [sp, #8]
   159c0:	f011 f8a8 	bl	26b14 <bt_att_chan_send_rsp>
	return 0;
   159c4:	e01c      	b.n	15a00 <att_read_mult_req+0x9c>
   159c6:	4638      	mov	r0, r7
   159c8:	f012 f967 	bl	27c9a <net_buf_simple_pull_le16>
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   159cc:	466b      	mov	r3, sp
   159ce:	464a      	mov	r2, r9
   159d0:	4601      	mov	r1, r0
   159d2:	4606      	mov	r6, r0
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   159d4:	f88d 800c 	strb.w	r8, [sp, #12]
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   159d8:	f010 ffbc 	bl	26954 <bt_gatt_foreach_attr>
		if (data.err) {
   159dc:	f89d 300c 	ldrb.w	r3, [sp, #12]
   159e0:	2b00      	cmp	r3, #0
   159e2:	d0e8      	beq.n	159b6 <att_read_mult_req+0x52>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   159e4:	9b02      	ldr	r3, [sp, #8]
   159e6:	6998      	ldr	r0, [r3, #24]
   159e8:	f7ff fa54 	bl	14e94 <tx_meta_data_free>
			net_buf_unref(data.buf);
   159ec:	9802      	ldr	r0, [sp, #8]
   159ee:	f003 fcb5 	bl	1935c <net_buf_unref>
	if (!req) {
   159f2:	4632      	mov	r2, r6
   159f4:	210e      	movs	r1, #14
   159f6:	4620      	mov	r0, r4
   159f8:	f89d 300c 	ldrb.w	r3, [sp, #12]
   159fc:	f011 faa2 	bl	26f44 <send_err_rsp.part.0>
			return 0;
   15a00:	2000      	movs	r0, #0
   15a02:	e7c2      	b.n	1598a <att_read_mult_req+0x26>
		return BT_ATT_ERR_UNLIKELY;
   15a04:	200e      	movs	r0, #14
   15a06:	e7c0      	b.n	1598a <att_read_mult_req+0x26>
   15a08:	00026c9f 	.word	0x00026c9f

00015a0c <att_read_rsp>:
{
   15a0c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   15a10:	f8d0 8004 	ldr.w	r8, [r0, #4]
{
   15a14:	4604      	mov	r4, r0
   15a16:	460e      	mov	r6, r1
	if (!bt_gatt_change_aware(conn, true)) {
   15a18:	4640      	mov	r0, r8
   15a1a:	2101      	movs	r1, #1
{
   15a1c:	4617      	mov	r7, r2
   15a1e:	461d      	mov	r5, r3
	if (!bt_gatt_change_aware(conn, true)) {
   15a20:	f011 fd80 	bl	27524 <bt_gatt_change_aware>
   15a24:	b948      	cbnz	r0, 15a3a <att_read_rsp+0x2e>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   15a26:	2105      	movs	r1, #5
   15a28:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15a2c:	f011 f926 	bl	26c7c <atomic_test_and_set_bit>
   15a30:	bb78      	cbnz	r0, 15a92 <att_read_rsp+0x86>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   15a32:	2012      	movs	r0, #18
}
   15a34:	b004      	add	sp, #16
   15a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!handle) {
   15a3a:	b38d      	cbz	r5, 15aa0 <att_read_rsp+0x94>
	(void)memset(&data, 0, sizeof(data));
   15a3c:	2210      	movs	r2, #16
   15a3e:	2100      	movs	r1, #0
   15a40:	4668      	mov	r0, sp
   15a42:	f013 fef0 	bl	29826 <memset>
	data.buf = bt_att_create_pdu(conn, rsp, 0);
   15a46:	2200      	movs	r2, #0
   15a48:	4639      	mov	r1, r7
   15a4a:	4640      	mov	r0, r8
   15a4c:	f7ff fe80 	bl	15750 <bt_att_create_pdu>
   15a50:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   15a52:	b338      	cbz	r0, 15aa4 <att_read_rsp+0x98>
	data.offset = offset;
   15a54:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15a58:	4629      	mov	r1, r5
	data.offset = offset;
   15a5a:	f8ad 3004 	strh.w	r3, [sp, #4]
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   15a5e:	2301      	movs	r3, #1
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15a60:	4628      	mov	r0, r5
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   15a62:	f88d 300c 	strb.w	r3, [sp, #12]
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15a66:	4a10      	ldr	r2, [pc, #64]	; (15aa8 <att_read_rsp+0x9c>)
   15a68:	466b      	mov	r3, sp
	data.chan = chan;
   15a6a:	9400      	str	r4, [sp, #0]
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15a6c:	f010 ff72 	bl	26954 <bt_gatt_foreach_attr>
	if (data.err) {
   15a70:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15a74:	b17b      	cbz	r3, 15a96 <att_read_rsp+0x8a>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15a76:	9b02      	ldr	r3, [sp, #8]
   15a78:	6998      	ldr	r0, [r3, #24]
   15a7a:	f7ff fa0b 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15a7e:	9802      	ldr	r0, [sp, #8]
   15a80:	f003 fc6c 	bl	1935c <net_buf_unref>
	if (!req) {
   15a84:	462a      	mov	r2, r5
   15a86:	4631      	mov	r1, r6
   15a88:	4620      	mov	r0, r4
   15a8a:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15a8e:	f011 fa59 	bl	26f44 <send_err_rsp.part.0>
			return 0;
   15a92:	2000      	movs	r0, #0
   15a94:	e7ce      	b.n	15a34 <att_read_rsp+0x28>
	bt_att_chan_send_rsp(chan, data.buf);
   15a96:	4620      	mov	r0, r4
   15a98:	9902      	ldr	r1, [sp, #8]
   15a9a:	f011 f83b 	bl	26b14 <bt_att_chan_send_rsp>
	return 0;
   15a9e:	e7f8      	b.n	15a92 <att_read_rsp+0x86>
		return BT_ATT_ERR_INVALID_HANDLE;
   15aa0:	2001      	movs	r0, #1
   15aa2:	e7c7      	b.n	15a34 <att_read_rsp+0x28>
		return BT_ATT_ERR_UNLIKELY;
   15aa4:	200e      	movs	r0, #14
   15aa6:	e7c5      	b.n	15a34 <att_read_rsp+0x28>
   15aa8:	00026c9f 	.word	0x00026c9f

00015aac <att_read_type_req>:
{
   15aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t uuid_len = buf->len - sizeof(*req);
   15ab0:	8a0d      	ldrh	r5, [r1, #16]
{
   15ab2:	4604      	mov	r4, r0
	uint8_t uuid_len = buf->len - sizeof(*req);
   15ab4:	3d04      	subs	r5, #4
   15ab6:	b2ed      	uxtb	r5, r5
	if (uuid_len != 2 && uuid_len != 16) {
   15ab8:	2d02      	cmp	r5, #2
{
   15aba:	4608      	mov	r0, r1
   15abc:	b08c      	sub	sp, #48	; 0x30
	if (uuid_len != 2 && uuid_len != 16) {
   15abe:	d001      	beq.n	15ac4 <att_read_type_req+0x18>
   15ac0:	2d10      	cmp	r5, #16
   15ac2:	d150      	bne.n	15b66 <att_read_type_req+0xba>
	return net_buf_simple_pull_mem(&buf->b, len);
   15ac4:	2104      	movs	r1, #4
   15ac6:	300c      	adds	r0, #12
   15ac8:	f003 fd4c 	bl	19564 <net_buf_simple_pull_mem>
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   15acc:	f10d 0804 	add.w	r8, sp, #4
	start_handle = sys_le16_to_cpu(req->start_handle);
   15ad0:	8806      	ldrh	r6, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   15ad2:	8847      	ldrh	r7, [r0, #2]
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   15ad4:	1d01      	adds	r1, r0, #4
   15ad6:	462a      	mov	r2, r5
   15ad8:	4640      	mov	r0, r8
   15ada:	f010 fa12 	bl	25f02 <bt_uuid_create>
   15ade:	b188      	cbz	r0, 15b04 <att_read_type_req+0x58>
	if (!start || !end) {
   15ae0:	b19e      	cbz	r6, 15b0a <att_read_type_req+0x5e>
   15ae2:	b18f      	cbz	r7, 15b08 <att_read_type_req+0x5c>
	if (start > end) {
   15ae4:	42be      	cmp	r6, r7
   15ae6:	d810      	bhi.n	15b0a <att_read_type_req+0x5e>
	(void)memset(&data, 0, sizeof(data));
   15ae8:	2218      	movs	r2, #24
	struct bt_conn *conn = chan->chan.chan.conn;
   15aea:	6865      	ldr	r5, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   15aec:	2100      	movs	r1, #0
   15aee:	eb0d 0002 	add.w	r0, sp, r2
   15af2:	f013 fe98 	bl	29826 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_TYPE_RSP,
   15af6:	2201      	movs	r2, #1
   15af8:	2109      	movs	r1, #9
   15afa:	4628      	mov	r0, r5
   15afc:	f7ff fe28 	bl	15750 <bt_att_create_pdu>
   15b00:	9008      	str	r0, [sp, #32]
	if (!data.buf) {
   15b02:	b960      	cbnz	r0, 15b1e <att_read_type_req+0x72>
		return BT_ATT_ERR_UNLIKELY;
   15b04:	200e      	movs	r0, #14
   15b06:	e007      	b.n	15b18 <att_read_type_req+0x6c>
			*err = 0U;
   15b08:	463e      	mov	r6, r7
	if (!req) {
   15b0a:	2301      	movs	r3, #1
   15b0c:	4632      	mov	r2, r6
   15b0e:	2108      	movs	r1, #8
   15b10:	4620      	mov	r0, r4
   15b12:	f011 fa17 	bl	26f44 <send_err_rsp.part.0>
		return 0;
   15b16:	2000      	movs	r0, #0
}
   15b18:	b00c      	add	sp, #48	; 0x30
   15b1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return net_buf_simple_add(&buf->b, len);
   15b1e:	2101      	movs	r1, #1
   15b20:	300c      	adds	r0, #12
	data.uuid = uuid;
   15b22:	e9cd 4806 	strd	r4, r8, [sp, #24]
   15b26:	f003 fd3b 	bl	195a0 <net_buf_simple_add>
	data.rsp->len = 0U;
   15b2a:	2300      	movs	r3, #0
	data.rsp = net_buf_add(data.buf, sizeof(*data.rsp));
   15b2c:	9009      	str	r0, [sp, #36]	; 0x24
	data.rsp->len = 0U;
   15b2e:	7003      	strb	r3, [r0, #0]
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15b30:	230a      	movs	r3, #10
	bt_gatt_foreach_attr(start_handle, end_handle, read_type_cb, &data);
   15b32:	4639      	mov	r1, r7
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15b34:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	bt_gatt_foreach_attr(start_handle, end_handle, read_type_cb, &data);
   15b38:	4630      	mov	r0, r6
   15b3a:	ab06      	add	r3, sp, #24
   15b3c:	4a0b      	ldr	r2, [pc, #44]	; (15b6c <att_read_type_req+0xc0>)
   15b3e:	f010 ff09 	bl	26954 <bt_gatt_foreach_attr>
	if (data.err) {
   15b42:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
   15b46:	b14b      	cbz	r3, 15b5c <att_read_type_req+0xb0>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15b48:	9b08      	ldr	r3, [sp, #32]
   15b4a:	6998      	ldr	r0, [r3, #24]
   15b4c:	f7ff f9a2 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15b50:	9808      	ldr	r0, [sp, #32]
   15b52:	f003 fc03 	bl	1935c <net_buf_unref>
	if (!req) {
   15b56:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
   15b5a:	e7d7      	b.n	15b0c <att_read_type_req+0x60>
	bt_att_chan_send_rsp(chan, data.buf);
   15b5c:	4620      	mov	r0, r4
   15b5e:	9908      	ldr	r1, [sp, #32]
   15b60:	f010 ffd8 	bl	26b14 <bt_att_chan_send_rsp>
	return 0;
   15b64:	e7d7      	b.n	15b16 <att_read_type_req+0x6a>
		return BT_ATT_ERR_INVALID_PDU;
   15b66:	2004      	movs	r0, #4
   15b68:	e7d6      	b.n	15b18 <att_read_type_req+0x6c>
   15b6a:	bf00      	nop
   15b6c:	00015309 	.word	0x00015309

00015b70 <att_find_type_req>:
{
   15b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   15b74:	460f      	mov	r7, r1
   15b76:	4604      	mov	r4, r0
	return net_buf_simple_pull_mem(&buf->b, len);
   15b78:	2106      	movs	r1, #6
   15b7a:	b086      	sub	sp, #24
   15b7c:	f107 000c 	add.w	r0, r7, #12
   15b80:	f003 fcf0 	bl	19564 <net_buf_simple_pull_mem>
	start_handle = sys_le16_to_cpu(req->start_handle);
   15b84:	8805      	ldrh	r5, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   15b86:	f8b0 8002 	ldrh.w	r8, [r0, #2]
	type = sys_le16_to_cpu(req->type);
   15b8a:	8882      	ldrh	r2, [r0, #4]
	value = buf->data;
   15b8c:	f8d7 900c 	ldr.w	r9, [r7, #12]
	if (!start || !end) {
   15b90:	b1c5      	cbz	r5, 15bc4 <att_find_type_req+0x54>
   15b92:	2300      	movs	r3, #0
   15b94:	f1b8 0f00 	cmp.w	r8, #0
   15b98:	d013      	beq.n	15bc2 <att_find_type_req+0x52>
	if (start > end) {
   15b9a:	4545      	cmp	r5, r8
   15b9c:	d812      	bhi.n	15bc4 <att_find_type_req+0x54>
	if (bt_uuid_cmp(BT_UUID_DECLARE_16(type), BT_UUID_GATT_PRIMARY)) {
   15b9e:	f88d 3000 	strb.w	r3, [sp]
   15ba2:	f88d 3004 	strb.w	r3, [sp, #4]
   15ba6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   15baa:	4668      	mov	r0, sp
   15bac:	a901      	add	r1, sp, #4
   15bae:	f8ad 2002 	strh.w	r2, [sp, #2]
   15bb2:	f8ad 3006 	strh.w	r3, [sp, #6]
   15bb6:	f010 f976 	bl	25ea6 <bt_uuid_cmp>
   15bba:	4606      	mov	r6, r0
   15bbc:	b160      	cbz	r0, 15bd8 <att_find_type_req+0x68>
	if (!req) {
   15bbe:	230a      	movs	r3, #10
   15bc0:	e001      	b.n	15bc6 <att_find_type_req+0x56>
			*err = 0U;
   15bc2:	4645      	mov	r5, r8
	if (!req) {
   15bc4:	2301      	movs	r3, #1
   15bc6:	462a      	mov	r2, r5
   15bc8:	2106      	movs	r1, #6
   15bca:	4620      	mov	r0, r4
   15bcc:	f011 f9ba 	bl	26f44 <send_err_rsp.part.0>
		return 0;
   15bd0:	2000      	movs	r0, #0
}
   15bd2:	b006      	add	sp, #24
   15bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	struct bt_conn *conn = chan->chan.chan.conn;
   15bd8:	f8d4 a004 	ldr.w	sl, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   15bdc:	4601      	mov	r1, r0
   15bde:	2214      	movs	r2, #20
   15be0:	a801      	add	r0, sp, #4
	return att_find_type_rsp(chan, start_handle, end_handle, value,
   15be2:	7c3f      	ldrb	r7, [r7, #16]
	(void)memset(&data, 0, sizeof(data));
   15be4:	f013 fe1f 	bl	29826 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_FIND_TYPE_RSP, 0);
   15be8:	4632      	mov	r2, r6
   15bea:	2107      	movs	r1, #7
   15bec:	4650      	mov	r0, sl
   15bee:	f7ff fdaf 	bl	15750 <bt_att_create_pdu>
   15bf2:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   15bf4:	b1f8      	cbz	r0, 15c36 <att_find_type_req+0xc6>
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15bf6:	230a      	movs	r3, #10
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15bf8:	4641      	mov	r1, r8
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15bfa:	f88d 3015 	strb.w	r3, [sp, #21]
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15bfe:	4628      	mov	r0, r5
   15c00:	ab01      	add	r3, sp, #4
   15c02:	4a0e      	ldr	r2, [pc, #56]	; (15c3c <att_find_type_req+0xcc>)
	data.value = value;
   15c04:	e9cd 6903 	strd	r6, r9, [sp, #12]
	data.chan = chan;
   15c08:	9401      	str	r4, [sp, #4]
	data.value_len = value_len;
   15c0a:	f88d 7014 	strb.w	r7, [sp, #20]
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15c0e:	f010 fea1 	bl	26954 <bt_gatt_foreach_attr>
	if (data.err) {
   15c12:	f89d 3015 	ldrb.w	r3, [sp, #21]
   15c16:	b14b      	cbz	r3, 15c2c <att_find_type_req+0xbc>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15c18:	9b02      	ldr	r3, [sp, #8]
   15c1a:	6998      	ldr	r0, [r3, #24]
   15c1c:	f7ff f93a 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15c20:	9802      	ldr	r0, [sp, #8]
   15c22:	f003 fb9b 	bl	1935c <net_buf_unref>
	if (!req) {
   15c26:	f89d 3015 	ldrb.w	r3, [sp, #21]
   15c2a:	e7cc      	b.n	15bc6 <att_find_type_req+0x56>
	bt_att_chan_send_rsp(chan, data.buf);
   15c2c:	4620      	mov	r0, r4
   15c2e:	9902      	ldr	r1, [sp, #8]
   15c30:	f010 ff70 	bl	26b14 <bt_att_chan_send_rsp>
	return 0;
   15c34:	e7cc      	b.n	15bd0 <att_find_type_req+0x60>
		return BT_ATT_ERR_UNLIKELY;
   15c36:	200e      	movs	r0, #14
	return att_find_type_rsp(chan, start_handle, end_handle, value,
   15c38:	e7cb      	b.n	15bd2 <att_find_type_req+0x62>
   15c3a:	bf00      	nop
   15c3c:	00014ed5 	.word	0x00014ed5

00015c40 <att_find_info_req>:
{
   15c40:	b5f0      	push	{r4, r5, r6, r7, lr}
	req = (void *)buf->data;
   15c42:	68cb      	ldr	r3, [r1, #12]
{
   15c44:	4604      	mov	r4, r0
	start_handle = sys_le16_to_cpu(req->start_handle);
   15c46:	881d      	ldrh	r5, [r3, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   15c48:	885e      	ldrh	r6, [r3, #2]
{
   15c4a:	b085      	sub	sp, #20
	if (!start || !end) {
   15c4c:	b195      	cbz	r5, 15c74 <att_find_info_req+0x34>
   15c4e:	b186      	cbz	r6, 15c72 <att_find_info_req+0x32>
	if (start > end) {
   15c50:	42ae      	cmp	r6, r5
   15c52:	d30f      	bcc.n	15c74 <att_find_info_req+0x34>
	struct bt_conn *conn = chan->chan.chan.conn;
   15c54:	6847      	ldr	r7, [r0, #4]
	(void)memset(&data, 0, sizeof(data));
   15c56:	2210      	movs	r2, #16
   15c58:	2100      	movs	r1, #0
   15c5a:	4668      	mov	r0, sp
   15c5c:	f013 fde3 	bl	29826 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_FIND_INFO_RSP, 0);
   15c60:	2200      	movs	r2, #0
   15c62:	2105      	movs	r1, #5
   15c64:	4638      	mov	r0, r7
   15c66:	f7ff fd73 	bl	15750 <bt_att_create_pdu>
   15c6a:	9001      	str	r0, [sp, #4]
	if (!data.buf) {
   15c6c:	b958      	cbnz	r0, 15c86 <att_find_info_req+0x46>
		return BT_ATT_ERR_UNLIKELY;
   15c6e:	200e      	movs	r0, #14
	return att_find_info_rsp(chan, start_handle, end_handle);
   15c70:	e007      	b.n	15c82 <att_find_info_req+0x42>
			*err = 0U;
   15c72:	4635      	mov	r5, r6
	if (!req) {
   15c74:	2301      	movs	r3, #1
   15c76:	462a      	mov	r2, r5
   15c78:	2104      	movs	r1, #4
   15c7a:	4620      	mov	r0, r4
   15c7c:	f011 f962 	bl	26f44 <send_err_rsp.part.0>
		return 0;
   15c80:	2000      	movs	r0, #0
}
   15c82:	b005      	add	sp, #20
   15c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
	bt_gatt_foreach_attr(start_handle, end_handle, find_info_cb, &data);
   15c86:	466b      	mov	r3, sp
   15c88:	4631      	mov	r1, r6
   15c8a:	4628      	mov	r0, r5
   15c8c:	4a09      	ldr	r2, [pc, #36]	; (15cb4 <att_find_info_req+0x74>)
	data.chan = chan;
   15c8e:	9400      	str	r4, [sp, #0]
	bt_gatt_foreach_attr(start_handle, end_handle, find_info_cb, &data);
   15c90:	f010 fe60 	bl	26954 <bt_gatt_foreach_attr>
	if (!data.rsp) {
   15c94:	9b02      	ldr	r3, [sp, #8]
   15c96:	b943      	cbnz	r3, 15caa <att_find_info_req+0x6a>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15c98:	9b01      	ldr	r3, [sp, #4]
   15c9a:	6998      	ldr	r0, [r3, #24]
   15c9c:	f7ff f8fa 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15ca0:	9801      	ldr	r0, [sp, #4]
   15ca2:	f003 fb5b 	bl	1935c <net_buf_unref>
	if (!req) {
   15ca6:	230a      	movs	r3, #10
   15ca8:	e7e5      	b.n	15c76 <att_find_info_req+0x36>
	bt_att_chan_send_rsp(chan, data.buf);
   15caa:	4620      	mov	r0, r4
   15cac:	9901      	ldr	r1, [sp, #4]
   15cae:	f010 ff31 	bl	26b14 <bt_att_chan_send_rsp>
	return 0;
   15cb2:	e7e5      	b.n	15c80 <att_find_info_req+0x40>
   15cb4:	000269f1 	.word	0x000269f1

00015cb8 <bt_att_init>:
	bt_l2cap_register_ecred_cb(&cb);
#endif /* CONFIG_BT_EATT */
}

void bt_att_init(void)
{
   15cb8:	b538      	push	{r3, r4, r5, lr}
	z_impl_k_queue_init(queue);
   15cba:	4c09      	ldr	r4, [pc, #36]	; (15ce0 <bt_att_init+0x28>)
	k_fifo_init(&free_att_tx_meta_data);
	for (size_t i = 0; i < ARRAY_SIZE(tx_meta_data); i++) {
		k_fifo_put(&free_att_tx_meta_data, &tx_meta_data[i]);
   15cbc:	4d09      	ldr	r5, [pc, #36]	; (15ce4 <bt_att_init+0x2c>)
   15cbe:	4620      	mov	r0, r4
   15cc0:	f013 fba1 	bl	29406 <z_impl_k_queue_init>
   15cc4:	4629      	mov	r1, r5
   15cc6:	4620      	mov	r0, r4
   15cc8:	f013 fbaa 	bl	29420 <k_queue_append>
   15ccc:	4620      	mov	r0, r4
   15cce:	f105 0114 	add.w	r1, r5, #20
   15cd2:	f013 fba5 	bl	29420 <k_queue_append>
	bt_gatt_init();

	if (IS_ENABLED(CONFIG_BT_EATT)) {
		bt_eatt_init();
	}
}
   15cd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	bt_gatt_init();
   15cda:	f000 bb9f 	b.w	1641c <bt_gatt_init>
   15cde:	bf00      	nop
   15ce0:	20008bcc 	.word	0x20008bcc
   15ce4:	20021120 	.word	0x20021120

00015ce8 <bt_att_req_alloc>:
	}
}

struct bt_att_req *bt_att_req_alloc(k_timeout_t timeout)
{
	struct bt_att_req *req = NULL;
   15ce8:	2300      	movs	r3, #0
{
   15cea:	b537      	push	{r0, r1, r2, r4, r5, lr}
   15cec:	4605      	mov	r5, r0
   15cee:	460c      	mov	r4, r1
	struct bt_att_req *req = NULL;
   15cf0:	9301      	str	r3, [sp, #4]
	return z_impl_z_current_get();
   15cf2:	f00b ffb9 	bl	21c68 <z_impl_z_current_get>

	if (k_current_get() == att_handle_rsp_thread) {
   15cf6:	4b0c      	ldr	r3, [pc, #48]	; (15d28 <bt_att_req_alloc+0x40>)
		 */
		timeout = K_NO_WAIT;
	}

	/* Reserve space for request */
	if (k_mem_slab_alloc(&req_slab, (void **)&req, timeout)) {
   15cf8:	a901      	add	r1, sp, #4
	if (k_current_get() == att_handle_rsp_thread) {
   15cfa:	681b      	ldr	r3, [r3, #0]
   15cfc:	4283      	cmp	r3, r0
		timeout = K_NO_WAIT;
   15cfe:	bf04      	itt	eq
   15d00:	2500      	moveq	r5, #0
   15d02:	462c      	moveq	r4, r5
	if (k_mem_slab_alloc(&req_slab, (void **)&req, timeout)) {
   15d04:	462a      	mov	r2, r5
   15d06:	4623      	mov	r3, r4
   15d08:	4808      	ldr	r0, [pc, #32]	; (15d2c <bt_att_req_alloc+0x44>)
   15d0a:	f009 fbe3 	bl	1f4d4 <k_mem_slab_alloc>
   15d0e:	4601      	mov	r1, r0
   15d10:	b940      	cbnz	r0, 15d24 <bt_att_req_alloc+0x3c>
		return NULL;
	}

	LOG_DBG("req %p", req);

	memset(req, 0, sizeof(*req));
   15d12:	9b01      	ldr	r3, [sp, #4]
   15d14:	221c      	movs	r2, #28
   15d16:	4618      	mov	r0, r3
   15d18:	f013 fd85 	bl	29826 <memset>
   15d1c:	4603      	mov	r3, r0

	return req;
}
   15d1e:	4618      	mov	r0, r3
   15d20:	b003      	add	sp, #12
   15d22:	bd30      	pop	{r4, r5, pc}
		return NULL;
   15d24:	2300      	movs	r3, #0
   15d26:	e7fa      	b.n	15d1e <bt_att_req_alloc+0x36>
   15d28:	20021148 	.word	0x20021148
   15d2c:	20008a48 	.word	0x20008a48

00015d30 <bt_att_req_free>:

void bt_att_req_free(struct bt_att_req *req)
{
   15d30:	b507      	push	{r0, r1, r2, lr}
	LOG_DBG("req %p", req);

	if (req->buf) {
   15d32:	6883      	ldr	r3, [r0, #8]
{
   15d34:	9001      	str	r0, [sp, #4]
	if (req->buf) {
   15d36:	b14b      	cbz	r3, 15d4c <bt_att_req_free+0x1c>
		tx_meta_data_free(bt_att_tx_meta_data(req->buf));
   15d38:	6998      	ldr	r0, [r3, #24]
   15d3a:	f7ff f8ab 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(req->buf);
   15d3e:	9b01      	ldr	r3, [sp, #4]
   15d40:	6898      	ldr	r0, [r3, #8]
   15d42:	f003 fb0b 	bl	1935c <net_buf_unref>
		req->buf = NULL;
   15d46:	2200      	movs	r2, #0
   15d48:	9b01      	ldr	r3, [sp, #4]
   15d4a:	609a      	str	r2, [r3, #8]
	}

	k_mem_slab_free(&req_slab, (void **)&req);
   15d4c:	4803      	ldr	r0, [pc, #12]	; (15d5c <bt_att_req_free+0x2c>)
   15d4e:	a901      	add	r1, sp, #4
   15d50:	f009 fc2a 	bl	1f5a8 <k_mem_slab_free>
}
   15d54:	b003      	add	sp, #12
   15d56:	f85d fb04 	ldr.w	pc, [sp], #4
   15d5a:	bf00      	nop
   15d5c:	20008a48 	.word	0x20008a48

00015d60 <att_handle_rsp>:
{
   15d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   15d64:	4604      	mov	r4, r0
	k_work_cancel_delayable(&chan->timeout_work);
   15d66:	30c0      	adds	r0, #192	; 0xc0
{
   15d68:	461d      	mov	r5, r3
   15d6a:	460e      	mov	r6, r1
   15d6c:	4617      	mov	r7, r2
	k_work_cancel_delayable(&chan->timeout_work);
   15d6e:	f00a fdf9 	bl	20964 <k_work_cancel_delayable>
	if (!chan->req) {
   15d72:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
   15d76:	b97b      	cbnz	r3, 15d98 <att_handle_rsp+0x38>
		LOG_WRN("No pending ATT request");
   15d78:	4a19      	ldr	r2, [pc, #100]	; (15de0 <att_handle_rsp+0x80>)
   15d7a:	4618      	mov	r0, r3
   15d7c:	e9cd 3201 	strd	r3, r2, [sp, #4]
   15d80:	4918      	ldr	r1, [pc, #96]	; (15de4 <att_handle_rsp+0x84>)
   15d82:	2202      	movs	r2, #2
   15d84:	9300      	str	r3, [sp, #0]
   15d86:	f010 fe83 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
	att_req_send_process(chan->att);
   15d8a:	6820      	ldr	r0, [r4, #0]
   15d8c:	f011 f812 	bl	26db4 <att_req_send_process>
}
   15d90:	2000      	movs	r0, #0
   15d92:	b004      	add	sp, #16
   15d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (chan->req == &cancel) {
   15d98:	4a13      	ldr	r2, [pc, #76]	; (15de8 <att_handle_rsp+0x88>)
   15d9a:	f04f 0800 	mov.w	r8, #0
   15d9e:	4293      	cmp	r3, r2
   15da0:	d102      	bne.n	15da8 <att_handle_rsp+0x48>
		chan->req = NULL;
   15da2:	f8c4 809c 	str.w	r8, [r4, #156]	; 0x9c
   15da6:	e7f0      	b.n	15d8a <att_handle_rsp+0x2a>
	func = chan->req->func;
   15da8:	f8d3 9004 	ldr.w	r9, [r3, #4]
	chan->req->func = NULL;
   15dac:	f8c3 8004 	str.w	r8, [r3, #4]
	params = chan->req->user_data;
   15db0:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
   15db4:	f8d0 a018 	ldr.w	sl, [r0, #24]
	bt_att_req_free(chan->req);
   15db8:	f7ff ffba 	bl	15d30 <bt_att_req_free>
	att_req_send_process(chan->att);
   15dbc:	6820      	ldr	r0, [r4, #0]
	chan->req = NULL;
   15dbe:	f8c4 809c 	str.w	r8, [r4, #156]	; 0x9c
	att_req_send_process(chan->att);
   15dc2:	f010 fff7 	bl	26db4 <att_req_send_process>
	if (func) {
   15dc6:	f1b9 0f00 	cmp.w	r9, #0
   15dca:	d0e1      	beq.n	15d90 <att_handle_rsp+0x30>
		func(chan->att->conn, err, pdu, len, params);
   15dcc:	6820      	ldr	r0, [r4, #0]
   15dce:	f8cd a000 	str.w	sl, [sp]
   15dd2:	463b      	mov	r3, r7
   15dd4:	4632      	mov	r2, r6
   15dd6:	4629      	mov	r1, r5
   15dd8:	6800      	ldr	r0, [r0, #0]
   15dda:	47c8      	blx	r9
   15ddc:	e7d8      	b.n	15d90 <att_handle_rsp+0x30>
   15dde:	bf00      	nop
   15de0:	0002ea8c 	.word	0x0002ea8c
   15de4:	0002a6e0 	.word	0x0002a6e0
   15de8:	2002114c 	.word	0x2002114c

00015dec <bt_att_disconnected>:
{
   15dec:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct bt_att *att = att_chan->att;
   15df0:	f850 6c04 	ldr.w	r6, [r0, #-4]
{
   15df4:	4604      	mov	r4, r0
	if (!att_chan->att) {
   15df6:	2e00      	cmp	r6, #0
   15df8:	d056      	beq.n	15ea8 <bt_att_disconnected+0xbc>
	sys_slist_find_and_remove(&chan->att->chans, &chan->node);
   15dfa:	f100 01ec 	add.w	r1, r0, #236	; 0xec
   15dfe:	f106 0028 	add.w	r0, r6, #40	; 0x28
   15e02:	f010 ff20 	bl	26c46 <sys_slist_find_and_remove.isra.0>
	while ((buf = net_buf_get(&chan->tx_queue, K_NO_WAIT))) {
   15e06:	1f27      	subs	r7, r4, #4
   15e08:	f104 089c 	add.w	r8, r4, #156	; 0x9c
   15e0c:	2200      	movs	r2, #0
   15e0e:	2300      	movs	r3, #0
   15e10:	4640      	mov	r0, r8
   15e12:	f011 ff39 	bl	27c88 <net_buf_get>
   15e16:	4605      	mov	r5, r0
   15e18:	bb28      	cbnz	r0, 15e66 <bt_att_disconnected+0x7a>
	if (chan->req) {
   15e1a:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   15e1e:	b12b      	cbz	r3, 15e2c <bt_att_disconnected+0x40>
		att_handle_rsp(chan, NULL, 0, BT_ATT_ERR_UNLIKELY);
   15e20:	4602      	mov	r2, r0
   15e22:	4601      	mov	r1, r0
   15e24:	230e      	movs	r3, #14
   15e26:	4638      	mov	r0, r7
   15e28:	f7ff ff9a 	bl	15d60 <att_handle_rsp>
	chan->att = NULL;
   15e2c:	2300      	movs	r3, #0
   15e2e:	f844 3c04 	str.w	r3, [r4, #-4]
	if (!sys_slist_is_empty(&att->chans)) {
   15e32:	6ab3      	ldr	r3, [r6, #40]	; 0x28
   15e34:	2b00      	cmp	r3, #0
   15e36:	d137      	bne.n	15ea8 <bt_att_disconnected+0xbc>
	att_reset(att);
   15e38:	9603      	str	r6, [sp, #12]
	while ((buf = net_buf_get(&att->tx_queue, K_NO_WAIT))) {
   15e3a:	9803      	ldr	r0, [sp, #12]
   15e3c:	2200      	movs	r2, #0
   15e3e:	2300      	movs	r3, #0
   15e40:	300c      	adds	r0, #12
   15e42:	f011 ff21 	bl	27c88 <net_buf_get>
   15e46:	4605      	mov	r5, r0
   15e48:	b9a0      	cbnz	r0, 15e74 <bt_att_disconnected+0x88>
	while (!sys_slist_is_empty(&att->reqs)) {
   15e4a:	9803      	ldr	r0, [sp, #12]
	return list->head;
   15e4c:	6845      	ldr	r5, [r0, #4]
   15e4e:	b9c5      	cbnz	r5, 15e82 <bt_att_disconnected+0x96>
	att->conn = NULL;
   15e50:	6005      	str	r5, [r0, #0]
	k_mem_slab_free(&att_slab, (void **)&att);
   15e52:	a903      	add	r1, sp, #12
   15e54:	4816      	ldr	r0, [pc, #88]	; (15eb0 <bt_att_disconnected+0xc4>)
   15e56:	f009 fba7 	bl	1f5a8 <k_mem_slab_free>
	bt_gatt_disconnected(le_chan->chan.conn);
   15e5a:	6820      	ldr	r0, [r4, #0]
}
   15e5c:	b004      	add	sp, #16
   15e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	bt_gatt_disconnected(le_chan->chan.conn);
   15e62:	f001 b94d 	b.w	17100 <bt_gatt_disconnected>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15e66:	69a8      	ldr	r0, [r5, #24]
   15e68:	f7ff f814 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(buf);
   15e6c:	4628      	mov	r0, r5
   15e6e:	f003 fa75 	bl	1935c <net_buf_unref>
   15e72:	e7cb      	b.n	15e0c <bt_att_disconnected+0x20>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15e74:	69a8      	ldr	r0, [r5, #24]
   15e76:	f7ff f80d 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(buf);
   15e7a:	4628      	mov	r0, r5
   15e7c:	f003 fa6e 	bl	1935c <net_buf_unref>
   15e80:	e7db      	b.n	15e3a <bt_att_disconnected+0x4e>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   15e82:	6882      	ldr	r2, [r0, #8]
	return node->next;
   15e84:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   15e86:	4295      	cmp	r5, r2
	list->head = node;
   15e88:	6043      	str	r3, [r0, #4]
	list->tail = node;
   15e8a:	bf08      	it	eq
   15e8c:	6083      	streq	r3, [r0, #8]
		if (req->func) {
   15e8e:	686e      	ldr	r6, [r5, #4]
   15e90:	b136      	cbz	r6, 15ea0 <bt_att_disconnected+0xb4>
			req->func(att->conn, BT_ATT_ERR_UNLIKELY, NULL, 0,
   15e92:	69ab      	ldr	r3, [r5, #24]
   15e94:	210e      	movs	r1, #14
   15e96:	9300      	str	r3, [sp, #0]
   15e98:	2300      	movs	r3, #0
   15e9a:	6800      	ldr	r0, [r0, #0]
   15e9c:	461a      	mov	r2, r3
   15e9e:	47b0      	blx	r6
		bt_att_req_free(req);
   15ea0:	4628      	mov	r0, r5
   15ea2:	f7ff ff45 	bl	15d30 <bt_att_req_free>
   15ea6:	e7d0      	b.n	15e4a <bt_att_disconnected+0x5e>
}
   15ea8:	b004      	add	sp, #16
   15eaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   15eae:	bf00      	nop
   15eb0:	20008a08 	.word	0x20008a08

00015eb4 <att_timeout>:
{
   15eb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_ERR("ATT Timeout");
   15eb6:	4b09      	ldr	r3, [pc, #36]	; (15edc <att_timeout+0x28>)
{
   15eb8:	4604      	mov	r4, r0
	LOG_ERR("ATT Timeout");
   15eba:	9302      	str	r3, [sp, #8]
   15ebc:	2300      	movs	r3, #0
   15ebe:	2201      	movs	r2, #1
   15ec0:	4618      	mov	r0, r3
   15ec2:	e9cd 3300 	strd	r3, r3, [sp]
   15ec6:	4906      	ldr	r1, [pc, #24]	; (15ee0 <att_timeout+0x2c>)
   15ec8:	f010 fde2 	bl	26a90 <z_log_msg_runtime_create.constprop.0>
	bt_att_disconnected(&chan->chan.chan);
   15ecc:	f1a4 00bc 	sub.w	r0, r4, #188	; 0xbc
}
   15ed0:	b004      	add	sp, #16
   15ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_att_disconnected(&chan->chan.chan);
   15ed6:	f7ff bf89 	b.w	15dec <bt_att_disconnected>
   15eda:	bf00      	nop
   15edc:	0002eaa3 	.word	0x0002eaa3
   15ee0:	0002a6e0 	.word	0x0002a6e0

00015ee4 <bt_att_send>:

int bt_att_send(struct bt_conn *conn, struct net_buf *buf)
{
   15ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15ee6:	460c      	mov	r4, r1
	struct bt_att *att;

	__ASSERT_NO_MSG(conn);
   15ee8:	b958      	cbnz	r0, 15f02 <bt_att_send+0x1e>
   15eea:	4929      	ldr	r1, [pc, #164]	; (15f90 <bt_att_send+0xac>)
   15eec:	f640 63a4 	movw	r3, #3748	; 0xea4
   15ef0:	4a28      	ldr	r2, [pc, #160]	; (15f94 <bt_att_send+0xb0>)
   15ef2:	4829      	ldr	r0, [pc, #164]	; (15f98 <bt_att_send+0xb4>)
   15ef4:	f00e fef7 	bl	24ce6 <assert_print>
   15ef8:	f640 61a4 	movw	r1, #3748	; 0xea4
	__ASSERT_NO_MSG(buf);
   15efc:	4825      	ldr	r0, [pc, #148]	; (15f94 <bt_att_send+0xb0>)
   15efe:	f00e feeb 	bl	24cd8 <assert_post_action>
   15f02:	b949      	cbnz	r1, 15f18 <bt_att_send+0x34>
   15f04:	4925      	ldr	r1, [pc, #148]	; (15f9c <bt_att_send+0xb8>)
   15f06:	f640 63a5 	movw	r3, #3749	; 0xea5
   15f0a:	4a22      	ldr	r2, [pc, #136]	; (15f94 <bt_att_send+0xb0>)
   15f0c:	4822      	ldr	r0, [pc, #136]	; (15f98 <bt_att_send+0xb4>)
   15f0e:	f00e feea 	bl	24ce6 <assert_print>
   15f12:	f640 61a5 	movw	r1, #3749	; 0xea5
   15f16:	e7f1      	b.n	15efc <bt_att_send+0x18>

	att = att_get(conn);
   15f18:	f7ff f93e 	bl	15198 <att_get>
	if (!att) {
   15f1c:	4605      	mov	r5, r0
   15f1e:	b940      	cbnz	r0, 15f32 <bt_att_send+0x4e>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15f20:	69a0      	ldr	r0, [r4, #24]
   15f22:	f7fe ffb7 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(buf);
   15f26:	4620      	mov	r0, r4
   15f28:	f003 fa18 	bl	1935c <net_buf_unref>
		return -ENOTCONN;
   15f2c:	f06f 007f 	mvn.w	r0, #127	; 0x7f

	net_buf_put(&att->tx_queue, buf);
	att_send_process(att);

	return 0;
}
   15f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	net_buf_put(&att->tx_queue, buf);
   15f32:	f100 060c 	add.w	r6, r0, #12
   15f36:	4621      	mov	r1, r4
   15f38:	4630      	mov	r0, r6
   15f3a:	f003 f9e9 	bl	19310 <net_buf_put>
	return list->head;
   15f3e:	6aad      	ldr	r5, [r5, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15f40:	b14d      	cbz	r5, 15f56 <bt_att_send+0x72>
	return node->next;
   15f42:	f855 49f0 	ldr.w	r4, [r5], #-240
   15f46:	b104      	cbz	r4, 15f4a <bt_att_send+0x66>
   15f48:	3cf0      	subs	r4, #240	; 0xf0
		err = process_queue(chan, &att->tx_queue);
   15f4a:	4631      	mov	r1, r6
   15f4c:	4628      	mov	r0, r5
   15f4e:	f010 fdc8 	bl	26ae2 <process_queue>
		if (!err) {
   15f52:	4603      	mov	r3, r0
   15f54:	b980      	cbnz	r0, 15f78 <bt_att_send+0x94>
	return 0;
   15f56:	2000      	movs	r0, #0
   15f58:	e7ea      	b.n	15f30 <bt_att_send+0x4c>
		    (atomic_test_bit(chan->flags, ATT_ENHANCED) ==
   15f5a:	2103      	movs	r1, #3
   15f5c:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15f60:	f010 fcc1 	bl	268e6 <atomic_test_bit>
   15f64:	4607      	mov	r7, r0
		     atomic_test_bit(prev->flags, ATT_ENHANCED))) {
   15f66:	f105 0098 	add.w	r0, r5, #152	; 0x98
   15f6a:	f010 fcbc 	bl	268e6 <atomic_test_bit>
		if (err == -ENOENT && prev &&
   15f6e:	4287      	cmp	r7, r0
   15f70:	f06f 0301 	mvn.w	r3, #1
   15f74:	d107      	bne.n	15f86 <bt_att_send+0xa2>
   15f76:	4614      	mov	r4, r2
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15f78:	2c00      	cmp	r4, #0
   15f7a:	d0ec      	beq.n	15f56 <bt_att_send+0x72>
   15f7c:	f8d4 20f0 	ldr.w	r2, [r4, #240]	; 0xf0
   15f80:	b922      	cbnz	r2, 15f8c <bt_att_send+0xa8>
		if (err == -ENOENT && prev &&
   15f82:	3302      	adds	r3, #2
   15f84:	d0e9      	beq.n	15f5a <bt_att_send+0x76>
{
   15f86:	4625      	mov	r5, r4
   15f88:	4614      	mov	r4, r2
   15f8a:	e7de      	b.n	15f4a <bt_att_send+0x66>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15f8c:	3af0      	subs	r2, #240	; 0xf0
   15f8e:	e7f8      	b.n	15f82 <bt_att_send+0x9e>
   15f90:	0002db13 	.word	0x0002db13
   15f94:	0002e82c 	.word	0x0002e82c
   15f98:	0002b6a9 	.word	0x0002b6a9
   15f9c:	0002f33f 	.word	0x0002f33f

00015fa0 <bt_att_req_send>:

int bt_att_req_send(struct bt_conn *conn, struct bt_att_req *req)
{
   15fa0:	b510      	push	{r4, lr}
   15fa2:	460c      	mov	r4, r1
	struct bt_att *att;

	LOG_DBG("conn %p req %p", conn, req);

	__ASSERT_NO_MSG(conn);
   15fa4:	b958      	cbnz	r0, 15fbe <bt_att_req_send+0x1e>
   15fa6:	4915      	ldr	r1, [pc, #84]	; (15ffc <bt_att_req_send+0x5c>)
   15fa8:	f640 63ba 	movw	r3, #3770	; 0xeba
   15fac:	4a14      	ldr	r2, [pc, #80]	; (16000 <bt_att_req_send+0x60>)
   15fae:	4815      	ldr	r0, [pc, #84]	; (16004 <bt_att_req_send+0x64>)
   15fb0:	f00e fe99 	bl	24ce6 <assert_print>
   15fb4:	f640 61ba 	movw	r1, #3770	; 0xeba
	__ASSERT_NO_MSG(req);
   15fb8:	4811      	ldr	r0, [pc, #68]	; (16000 <bt_att_req_send+0x60>)
   15fba:	f00e fe8d 	bl	24cd8 <assert_post_action>
   15fbe:	b949      	cbnz	r1, 15fd4 <bt_att_req_send+0x34>
   15fc0:	4911      	ldr	r1, [pc, #68]	; (16008 <bt_att_req_send+0x68>)
   15fc2:	f640 63bb 	movw	r3, #3771	; 0xebb
   15fc6:	4a0e      	ldr	r2, [pc, #56]	; (16000 <bt_att_req_send+0x60>)
   15fc8:	480e      	ldr	r0, [pc, #56]	; (16004 <bt_att_req_send+0x64>)
   15fca:	f00e fe8c 	bl	24ce6 <assert_print>
   15fce:	f640 61bb 	movw	r1, #3771	; 0xebb
   15fd2:	e7f1      	b.n	15fb8 <bt_att_req_send+0x18>

	att = att_get(conn);
   15fd4:	f7ff f8e0 	bl	15198 <att_get>
	if (!att) {
   15fd8:	b160      	cbz	r0, 15ff4 <bt_att_req_send+0x54>
	parent->next = child;
   15fda:	2300      	movs	r3, #0
   15fdc:	6023      	str	r3, [r4, #0]
	return list->tail;
   15fde:	6883      	ldr	r3, [r0, #8]
Z_GENLIST_APPEND(slist, snode)
   15fe0:	b92b      	cbnz	r3, 15fee <bt_att_req_send+0x4e>
	list->head = node;
   15fe2:	e9c0 4401 	strd	r4, r4, [r0, #4]
		return -ENOTCONN;
	}

	sys_slist_append(&att->reqs, &req->node);
	att_req_send_process(att);
   15fe6:	f010 fee5 	bl	26db4 <att_req_send_process>

	return 0;
   15fea:	2000      	movs	r0, #0
}
   15fec:	bd10      	pop	{r4, pc}
	parent->next = child;
   15fee:	601c      	str	r4, [r3, #0]
	list->tail = node;
   15ff0:	6084      	str	r4, [r0, #8]
}
   15ff2:	e7f8      	b.n	15fe6 <bt_att_req_send+0x46>
		return -ENOTCONN;
   15ff4:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   15ff8:	e7f8      	b.n	15fec <bt_att_req_send+0x4c>
   15ffa:	bf00      	nop
   15ffc:	0002db13 	.word	0x0002db13
   16000:	0002e82c 	.word	0x0002e82c
   16004:	0002b6a9 	.word	0x0002b6a9
   16008:	0002e8db 	.word	0x0002e8db

0001600c <find_cf_cfg>:
	atomic_set(cfg->flags, 0);
}

#if defined(CONFIG_BT_GATT_CACHING)
static struct gatt_cf_cfg *find_cf_cfg(struct bt_conn *conn)
{
   1600c:	b570      	push	{r4, r5, r6, lr}
	int i;

	for (i = 0; i < ARRAY_SIZE(cf_cfg); i++) {
		struct gatt_cf_cfg *cfg = &cf_cfg[i];

		if (!conn) {
   1600e:	4606      	mov	r6, r0
   16010:	4d13      	ldr	r5, [pc, #76]	; (16060 <find_cf_cfg+0x54>)
   16012:	b140      	cbz	r0, 16026 <find_cf_cfg+0x1a>
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
				return cfg;
			}
		} else if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   16014:	462a      	mov	r2, r5
   16016:	f815 1c01 	ldrb.w	r1, [r5, #-1]
   1601a:	1e6c      	subs	r4, r5, #1
   1601c:	f010 fb6b 	bl	266f6 <bt_conn_is_peer_addr_le>
   16020:	b198      	cbz	r0, 1604a <find_cf_cfg+0x3e>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   16022:	4620      	mov	r0, r4
   16024:	e00c      	b.n	16040 <find_cf_cfg+0x34>
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   16026:	4628      	mov	r0, r5
   16028:	490e      	ldr	r1, [pc, #56]	; (16064 <find_cf_cfg+0x58>)
   1602a:	f011 f903 	bl	27234 <bt_addr_le_eq>
   1602e:	b940      	cbnz	r0, 16042 <find_cf_cfg+0x36>
   16030:	490c      	ldr	r1, [pc, #48]	; (16064 <find_cf_cfg+0x58>)
   16032:	f105 0010 	add.w	r0, r5, #16
   16036:	f011 f8fd 	bl	27234 <bt_addr_le_eq>
   1603a:	b120      	cbz	r0, 16046 <find_cf_cfg+0x3a>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   1603c:	f105 000f 	add.w	r0, r5, #15
			return cfg;
		}
	}

	return NULL;
}
   16040:	bd70      	pop	{r4, r5, r6, pc}
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   16042:	1e68      	subs	r0, r5, #1
   16044:	e7fc      	b.n	16040 <find_cf_cfg+0x34>
	return NULL;
   16046:	2000      	movs	r0, #0
   16048:	e7fa      	b.n	16040 <find_cf_cfg+0x34>
		} else if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   1604a:	4630      	mov	r0, r6
   1604c:	7c21      	ldrb	r1, [r4, #16]
   1604e:	f104 0211 	add.w	r2, r4, #17
   16052:	f010 fb50 	bl	266f6 <bt_conn_is_peer_addr_le>
   16056:	2800      	cmp	r0, #0
   16058:	d0f5      	beq.n	16046 <find_cf_cfg+0x3a>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   1605a:	f104 0010 	add.w	r0, r4, #16
   1605e:	e7ef      	b.n	16040 <find_cf_cfg+0x34>
   16060:	20021181 	.word	0x20021181
   16064:	0002d637 	.word	0x0002d637

00016068 <find_sc_cfg>:
{
   16068:	b570      	push	{r4, r5, r6, lr}
		if (id == sc_cfg[i].id &&
   1606a:	4c0e      	ldr	r4, [pc, #56]	; (160a4 <find_sc_cfg+0x3c>)
{
   1606c:	4605      	mov	r5, r0
		if (id == sc_cfg[i].id &&
   1606e:	7823      	ldrb	r3, [r4, #0]
{
   16070:	460e      	mov	r6, r1
		if (id == sc_cfg[i].id &&
   16072:	4283      	cmp	r3, r0
   16074:	d00c      	beq.n	16090 <find_sc_cfg+0x28>
   16076:	7b23      	ldrb	r3, [r4, #12]
   16078:	42ab      	cmp	r3, r5
   1607a:	d110      	bne.n	1609e <find_sc_cfg+0x36>
		    bt_addr_le_eq(&sc_cfg[i].peer, addr)) {
   1607c:	4631      	mov	r1, r6
   1607e:	480a      	ldr	r0, [pc, #40]	; (160a8 <find_sc_cfg+0x40>)
   16080:	f011 f8d8 	bl	27234 <bt_addr_le_eq>
		if (id == sc_cfg[i].id &&
   16084:	b158      	cbz	r0, 1609e <find_sc_cfg+0x36>
	for (size_t i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16086:	2301      	movs	r3, #1
			return &sc_cfg[i];
   16088:	220c      	movs	r2, #12
   1608a:	fb02 4003 	mla	r0, r2, r3, r4
   1608e:	e007      	b.n	160a0 <find_sc_cfg+0x38>
		    bt_addr_le_eq(&sc_cfg[i].peer, addr)) {
   16090:	1c60      	adds	r0, r4, #1
   16092:	f011 f8cf 	bl	27234 <bt_addr_le_eq>
		if (id == sc_cfg[i].id &&
   16096:	2800      	cmp	r0, #0
   16098:	d0ed      	beq.n	16076 <find_sc_cfg+0xe>
	for (size_t i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   1609a:	2300      	movs	r3, #0
   1609c:	e7f4      	b.n	16088 <find_sc_cfg+0x20>
	return NULL;
   1609e:	2000      	movs	r0, #0
}
   160a0:	bd70      	pop	{r4, r5, r6, pc}
   160a2:	bf00      	nop
   160a4:	2002158c 	.word	0x2002158c
   160a8:	20021599 	.word	0x20021599

000160ac <find_ccc_cfg>:
	return next;
}

static struct bt_gatt_ccc_cfg *find_ccc_cfg(const struct bt_conn *conn,
					    struct _bt_gatt_ccc *ccc)
{
   160ac:	b538      	push	{r3, r4, r5, lr}
	for (size_t i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];

		if (conn) {
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
						    &cfg->peer)) {
   160ae:	1c4a      	adds	r2, r1, #1
{
   160b0:	460c      	mov	r4, r1
		if (conn) {
   160b2:	4605      	mov	r5, r0
   160b4:	b968      	cbnz	r0, 160d2 <find_ccc_cfg+0x26>
				return cfg;
			}
		} else if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   160b6:	4610      	mov	r0, r2
   160b8:	490d      	ldr	r1, [pc, #52]	; (160f0 <find_ccc_cfg+0x44>)
   160ba:	f011 f8bb 	bl	27234 <bt_addr_le_eq>
   160be:	b930      	cbnz	r0, 160ce <find_ccc_cfg+0x22>
   160c0:	490b      	ldr	r1, [pc, #44]	; (160f0 <find_ccc_cfg+0x44>)
   160c2:	f104 000b 	add.w	r0, r4, #11
   160c6:	f011 f8b5 	bl	27234 <bt_addr_le_eq>
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
   160ca:	b170      	cbz	r0, 160ea <find_ccc_cfg+0x3e>
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];
   160cc:	340a      	adds	r4, #10
   160ce:	4620      	mov	r0, r4
   160d0:	e00c      	b.n	160ec <find_ccc_cfg+0x40>
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
   160d2:	7809      	ldrb	r1, [r1, #0]
   160d4:	f010 fb0f 	bl	266f6 <bt_conn_is_peer_addr_le>
   160d8:	2800      	cmp	r0, #0
   160da:	d1f8      	bne.n	160ce <find_ccc_cfg+0x22>
   160dc:	4628      	mov	r0, r5
   160de:	7aa1      	ldrb	r1, [r4, #10]
   160e0:	f104 020b 	add.w	r2, r4, #11
   160e4:	f010 fb07 	bl	266f6 <bt_conn_is_peer_addr_le>
   160e8:	e7ef      	b.n	160ca <find_ccc_cfg+0x1e>
			return cfg;
		}
	}

	return NULL;
   160ea:	2000      	movs	r0, #0
}
   160ec:	bd38      	pop	{r3, r4, r5, pc}
   160ee:	bf00      	nop
   160f0:	0002d637 	.word	0x0002d637

000160f4 <read_ppcp>:
{
   160f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   160f6:	4619      	mov	r1, r3
	ppcp.latency = sys_cpu_to_le16(CONFIG_BT_PERIPHERAL_PREF_LATENCY);
   160f8:	f44f 1328 	mov.w	r3, #2752512	; 0x2a0000
{
   160fc:	4610      	mov	r0, r2
	ppcp.latency = sys_cpu_to_le16(CONFIG_BT_PERIPHERAL_PREF_LATENCY);
   160fe:	4a06      	ldr	r2, [pc, #24]	; (16118 <read_ppcp+0x24>)
   16100:	e9cd 2302 	strd	r2, r3, [sp, #8]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &ppcp,
   16104:	2308      	movs	r3, #8
   16106:	f8bd 2018 	ldrh.w	r2, [sp, #24]
   1610a:	9300      	str	r3, [sp, #0]
   1610c:	446b      	add	r3, sp
   1610e:	f011 f8a5 	bl	2725c <bt_gatt_attr_read.constprop.0>
}
   16112:	b005      	add	sp, #20
   16114:	f85d fb04 	ldr.w	pc, [sp], #4
   16118:	00280018 	.word	0x00280018

0001611c <bt_gatt_attr_write_ccc>:
}

ssize_t bt_gatt_attr_write_ccc(struct bt_conn *conn,
			       const struct bt_gatt_attr *attr, const void *buf,
			       uint16_t len, uint16_t offset, uint8_t flags)
{
   1611c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   16120:	b085      	sub	sp, #20
   16122:	461e      	mov	r6, r3
   16124:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
   16128:	4681      	mov	r9, r0
   1612a:	460f      	mov	r7, r1
	struct _bt_gatt_ccc *ccc = attr->user_data;
   1612c:	f8d1 800c 	ldr.w	r8, [r1, #12]
	struct bt_gatt_ccc_cfg *cfg;
	bool value_changed;
	uint16_t value;

	if (offset) {
   16130:	2b00      	cmp	r3, #0
   16132:	d14a      	bne.n	161ca <bt_gatt_attr_write_ccc+0xae>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
	}

	if (!len || len > sizeof(uint16_t)) {
   16134:	1e73      	subs	r3, r6, #1
   16136:	2b01      	cmp	r3, #1
   16138:	d84a      	bhi.n	161d0 <bt_gatt_attr_write_ccc+0xb4>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
	}

	if (len < sizeof(uint16_t)) {
   1613a:	2e01      	cmp	r6, #1
		value = *(uint8_t *)buf;
	} else {
		value = sys_get_le16(buf);
	}

	cfg = find_ccc_cfg(conn, ccc);
   1613c:	4641      	mov	r1, r8
		value = *(uint8_t *)buf;
   1613e:	7815      	ldrb	r5, [r2, #0]
   16140:	bf18      	it	ne
   16142:	8815      	ldrhne	r5, [r2, #0]
	cfg = find_ccc_cfg(conn, ccc);
   16144:	f7ff ffb2 	bl	160ac <find_ccc_cfg>
	if (!cfg) {
   16148:	4604      	mov	r4, r0
   1614a:	b9e8      	cbnz	r0, 16188 <bt_gatt_attr_write_ccc+0x6c>
		/* If there's no existing entry, but the new value is zero,
		 * we don't need to do anything, since a disabled CCC is
		 * behaviorally the same as no written CCC.
		 */
		if (!value) {
   1614c:	b91d      	cbnz	r5, 16156 <bt_gatt_attr_write_ccc+0x3a>
			return len;
   1614e:	4630      	mov	r0, r6
	if (!value) {
		clear_ccc_cfg(cfg);
	}

	return len;
}
   16150:	b005      	add	sp, #20
   16152:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		cfg = find_ccc_cfg(NULL, ccc);
   16156:	4641      	mov	r1, r8
   16158:	f7ff ffa8 	bl	160ac <find_ccc_cfg>
		if (!cfg) {
   1615c:	4604      	mov	r4, r0
   1615e:	b958      	cbnz	r0, 16178 <bt_gatt_attr_write_ccc+0x5c>
			LOG_WRN("No space to store CCC cfg");
   16160:	4b1d      	ldr	r3, [pc, #116]	; (161d8 <bt_gatt_attr_write_ccc+0xbc>)
   16162:	9000      	str	r0, [sp, #0]
   16164:	e9cd 0301 	strd	r0, r3, [sp, #4]
   16168:	2202      	movs	r2, #2
   1616a:	4603      	mov	r3, r0
   1616c:	491b      	ldr	r1, [pc, #108]	; (161dc <bt_gatt_attr_write_ccc+0xc0>)
   1616e:	f011 f8fd 	bl	2736c <z_log_msg_runtime_create.constprop.0>
			return BT_GATT_ERR(BT_ATT_ERR_INSUFFICIENT_RESOURCES);
   16172:	f06f 0010 	mvn.w	r0, #16
   16176:	e7eb      	b.n	16150 <bt_gatt_attr_write_ccc+0x34>
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   16178:	f109 0190 	add.w	r1, r9, #144	; 0x90
   1617c:	3001      	adds	r0, #1
   1617e:	f011 f861 	bl	27244 <bt_addr_le_copy>
		cfg->id = conn->id;
   16182:	f899 3008 	ldrb.w	r3, [r9, #8]
   16186:	7023      	strb	r3, [r4, #0]
	if (ccc->cfg_write) {
   16188:	f8d8 301c 	ldr.w	r3, [r8, #28]
   1618c:	b98b      	cbnz	r3, 161b2 <bt_gatt_attr_write_ccc+0x96>
	cfg->value = value;
   1618e:	8125      	strh	r5, [r4, #8]
	if (cfg->value != ccc->value) {
   16190:	f8b8 3014 	ldrh.w	r3, [r8, #20]
   16194:	42ab      	cmp	r3, r5
   16196:	d003      	beq.n	161a0 <bt_gatt_attr_write_ccc+0x84>
		gatt_ccc_changed(attr, ccc);
   16198:	4641      	mov	r1, r8
   1619a:	4638      	mov	r0, r7
   1619c:	f010 ffd2 	bl	27144 <gatt_ccc_changed>
	if (!value) {
   161a0:	2d00      	cmp	r5, #0
   161a2:	d1d4      	bne.n	1614e <bt_gatt_attr_write_ccc+0x32>
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   161a4:	490e      	ldr	r1, [pc, #56]	; (161e0 <bt_gatt_attr_write_ccc+0xc4>)
   161a6:	1c60      	adds	r0, r4, #1
   161a8:	f011 f84c 	bl	27244 <bt_addr_le_copy>
	cfg->id = 0U;
   161ac:	7025      	strb	r5, [r4, #0]
	cfg->value = 0U;
   161ae:	8125      	strh	r5, [r4, #8]
}
   161b0:	e7cd      	b.n	1614e <bt_gatt_attr_write_ccc+0x32>
		ssize_t write = ccc->cfg_write(conn, attr, value);
   161b2:	462a      	mov	r2, r5
   161b4:	4639      	mov	r1, r7
   161b6:	4648      	mov	r0, r9
   161b8:	4798      	blx	r3
		if (write < 0) {
   161ba:	2800      	cmp	r0, #0
   161bc:	dbc8      	blt.n	16150 <bt_gatt_attr_write_ccc+0x34>
		if (write != sizeof(value) && write != 1) {
   161be:	3801      	subs	r0, #1
   161c0:	2801      	cmp	r0, #1
   161c2:	d9e4      	bls.n	1618e <bt_gatt_attr_write_ccc+0x72>
			return BT_GATT_ERR(BT_ATT_ERR_UNLIKELY);
   161c4:	f06f 000d 	mvn.w	r0, #13
   161c8:	e7c2      	b.n	16150 <bt_gatt_attr_write_ccc+0x34>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   161ca:	f06f 0006 	mvn.w	r0, #6
   161ce:	e7bf      	b.n	16150 <bt_gatt_attr_write_ccc+0x34>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
   161d0:	f06f 000c 	mvn.w	r0, #12
   161d4:	e7bc      	b.n	16150 <bt_gatt_attr_write_ccc+0x34>
   161d6:	bf00      	nop
   161d8:	0002eab6 	.word	0x0002eab6
   161dc:	0002a700 	.word	0x0002a700
   161e0:	0002d637 	.word	0x0002d637

000161e4 <clear_cf_cfg>:
{
   161e4:	4602      	mov	r2, r0
   161e6:	b508      	push	{r3, lr}
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   161e8:	4907      	ldr	r1, [pc, #28]	; (16208 <clear_cf_cfg+0x24>)
   161ea:	3001      	adds	r0, #1
   161ec:	f011 f82a 	bl	27244 <bt_addr_le_copy>
   161f0:	2300      	movs	r3, #0
   161f2:	320c      	adds	r2, #12
   161f4:	f802 3c04 	strb.w	r3, [r2, #-4]
   161f8:	e8d2 1fef 	ldaex	r1, [r2]
   161fc:	e8c2 3fe0 	stlex	r0, r3, [r2]
   16200:	2800      	cmp	r0, #0
   16202:	d1f9      	bne.n	161f8 <clear_cf_cfg+0x14>
}
   16204:	bd08      	pop	{r3, pc}
   16206:	bf00      	nop
   16208:	0002d637 	.word	0x0002d637

0001620c <sc_save>:
{
   1620c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   16210:	4680      	mov	r8, r0
   16212:	460f      	mov	r7, r1
   16214:	4616      	mov	r6, r2
   16216:	461d      	mov	r5, r3
	cfg = find_sc_cfg(id, peer);
   16218:	f7ff ff26 	bl	16068 <find_sc_cfg>
	if (!cfg) {
   1621c:	4604      	mov	r4, r0
   1621e:	b9a8      	cbnz	r0, 1624c <sc_save+0x40>
		cfg = find_sc_cfg(BT_ID_DEFAULT, BT_ADDR_LE_ANY);
   16220:	4911      	ldr	r1, [pc, #68]	; (16268 <sc_save+0x5c>)
   16222:	f7ff ff21 	bl	16068 <find_sc_cfg>
		if (!cfg) {
   16226:	4604      	mov	r4, r0
   16228:	b958      	cbnz	r0, 16242 <sc_save+0x36>
			LOG_ERR("unable to save SC: no cfg left");
   1622a:	4b10      	ldr	r3, [pc, #64]	; (1626c <sc_save+0x60>)
   1622c:	2201      	movs	r2, #1
   1622e:	e9cd 0301 	strd	r0, r3, [sp, #4]
   16232:	490f      	ldr	r1, [pc, #60]	; (16270 <sc_save+0x64>)
   16234:	4603      	mov	r3, r0
   16236:	9000      	str	r0, [sp, #0]
   16238:	f011 f898 	bl	2736c <z_log_msg_runtime_create.constprop.0>
}
   1623c:	b004      	add	sp, #16
   1623e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bt_addr_le_copy(&cfg->peer, peer);
   16242:	4639      	mov	r1, r7
		cfg->id = id;
   16244:	f800 8b01 	strb.w	r8, [r0], #1
		bt_addr_le_copy(&cfg->peer, peer);
   16248:	f010 fffc 	bl	27244 <bt_addr_le_copy>
	if (!(cfg->data.start || cfg->data.end)) {
   1624c:	8922      	ldrh	r2, [r4, #8]
   1624e:	8963      	ldrh	r3, [r4, #10]
   16250:	b91a      	cbnz	r2, 1625a <sc_save+0x4e>
   16252:	b92b      	cbnz	r3, 16260 <sc_save+0x54>
		cfg->data.start = start;
   16254:	8126      	strh	r6, [r4, #8]
		*end = new_end;
   16256:	8165      	strh	r5, [r4, #10]
   16258:	e7f0      	b.n	1623c <sc_save+0x30>
	if (new_start >= *start && new_end <= *end) {
   1625a:	42b2      	cmp	r2, r6
		*start = new_start;
   1625c:	bf88      	it	hi
   1625e:	8126      	strhhi	r6, [r4, #8]
	if (new_start >= *start && new_end <= *end) {
   16260:	42ab      	cmp	r3, r5
   16262:	d2eb      	bcs.n	1623c <sc_save+0x30>
   16264:	e7f7      	b.n	16256 <sc_save+0x4a>
   16266:	bf00      	nop
   16268:	0002d637 	.word	0x0002d637
   1626c:	0002ead0 	.word	0x0002ead0
   16270:	0002a700 	.word	0x0002a700

00016274 <cf_write>:
{
   16274:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   16278:	461f      	mov	r7, r3
   1627a:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
   1627e:	4606      	mov	r6, r0
	if (offset > sizeof(cfg->data)) {
   16280:	2b01      	cmp	r3, #1
{
   16282:	4690      	mov	r8, r2
	if (offset > sizeof(cfg->data)) {
   16284:	d83b      	bhi.n	162fe <cf_write+0x8a>
	if (offset + len > sizeof(cfg->data)) {
   16286:	443b      	add	r3, r7
   16288:	2b01      	cmp	r3, #1
   1628a:	463d      	mov	r5, r7
   1628c:	dc3a      	bgt.n	16304 <cf_write+0x90>
	cfg = find_cf_cfg(conn);
   1628e:	f7ff febd 	bl	1600c <find_cf_cfg>
	if (!cfg) {
   16292:	4604      	mov	r4, r0
   16294:	b990      	cbnz	r0, 162bc <cf_write+0x48>
		cfg = find_cf_cfg(NULL);
   16296:	f7ff feb9 	bl	1600c <find_cf_cfg>
	if (!cfg) {
   1629a:	4604      	mov	r4, r0
   1629c:	b970      	cbnz	r0, 162bc <cf_write+0x48>
		LOG_WRN("No space to store Client Supported Features");
   1629e:	4b1c      	ldr	r3, [pc, #112]	; (16310 <cf_write+0x9c>)
   162a0:	2202      	movs	r2, #2
   162a2:	e9cd 0301 	strd	r0, r3, [sp, #4]
   162a6:	491b      	ldr	r1, [pc, #108]	; (16314 <cf_write+0xa0>)
   162a8:	4603      	mov	r3, r0
   162aa:	9000      	str	r0, [sp, #0]
   162ac:	f011 f85e 	bl	2736c <z_log_msg_runtime_create.constprop.0>
		return BT_GATT_ERR(BT_ATT_ERR_INSUFFICIENT_RESOURCES);
   162b0:	f06f 0510 	mvn.w	r5, #16
}
   162b4:	4628      	mov	r0, r5
   162b6:	b004      	add	sp, #16
   162b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (i = 0U; i <= CF_BIT_LAST && (i / 8) < len; i++) {
   162bc:	b197      	cbz	r7, 162e4 <cf_write+0x70>
		    !(value[i / 8] & BIT(i % 8))) {
   162be:	2300      	movs	r3, #0
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   162c0:	7a21      	ldrb	r1, [r4, #8]
		    !(value[i / 8] & BIT(i % 8))) {
   162c2:	f898 2000 	ldrb.w	r2, [r8]
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   162c6:	fa21 f003 	lsr.w	r0, r1, r3
   162ca:	07c7      	lsls	r7, r0, #31
   162cc:	d503      	bpl.n	162d6 <cf_write+0x62>
		    !(value[i / 8] & BIT(i % 8))) {
   162ce:	fa22 f003 	lsr.w	r0, r2, r3
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   162d2:	07c0      	lsls	r0, r0, #31
   162d4:	d519      	bpl.n	1630a <cf_write+0x96>
	for (i = 0U; i <= CF_BIT_LAST && (i / 8) < len; i++) {
   162d6:	3301      	adds	r3, #1
   162d8:	2b03      	cmp	r3, #3
   162da:	d1f4      	bne.n	162c6 <cf_write+0x52>
			cfg->data[i] |= value[i] & BIT_MASK(CF_NUM_BITS % 8);
   162dc:	f002 0207 	and.w	r2, r2, #7
   162e0:	4311      	orrs	r1, r2
   162e2:	7221      	strb	r1, [r4, #8]
	bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   162e4:	f106 0190 	add.w	r1, r6, #144	; 0x90
   162e8:	1c60      	adds	r0, r4, #1
   162ea:	f010 ffab 	bl	27244 <bt_addr_le_copy>
	cfg->id = conn->id;
   162ee:	4620      	mov	r0, r4
   162f0:	7a33      	ldrb	r3, [r6, #8]
	atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   162f2:	2100      	movs	r1, #0
	cfg->id = conn->id;
   162f4:	f800 3b0c 	strb.w	r3, [r0], #12
	atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   162f8:	f011 f868 	bl	273cc <atomic_set_bit>
	return len;
   162fc:	e7da      	b.n	162b4 <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   162fe:	f06f 0506 	mvn.w	r5, #6
   16302:	e7d7      	b.n	162b4 <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
   16304:	f06f 050c 	mvn.w	r5, #12
   16308:	e7d4      	b.n	162b4 <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_VALUE_NOT_ALLOWED);
   1630a:	f06f 0512 	mvn.w	r5, #18
   1630e:	e7d1      	b.n	162b4 <cf_write+0x40>
   16310:	0002eaef 	.word	0x0002eaef
   16314:	0002a700 	.word	0x0002a700

00016318 <disconnected_cb>:
	return BT_GATT_ITER_CONTINUE;
}

static uint8_t disconnected_cb(const struct bt_gatt_attr *attr, uint16_t handle,
			       void *user_data)
{
   16318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct _bt_gatt_ccc *ccc;
	bool value_used;
	size_t i;

	/* Check attribute user_data must be of type struct _bt_gatt_ccc */
	if (attr->write != bt_gatt_attr_write_ccc) {
   1631c:	4b28      	ldr	r3, [pc, #160]	; (163c0 <disconnected_cb+0xa8>)
{
   1631e:	4616      	mov	r6, r2
	if (attr->write != bt_gatt_attr_write_ccc) {
   16320:	6882      	ldr	r2, [r0, #8]
{
   16322:	4607      	mov	r7, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   16324:	429a      	cmp	r2, r3
   16326:	d12b      	bne.n	16380 <disconnected_cb+0x68>
		return BT_GATT_ITER_CONTINUE;
	}

	ccc = attr->user_data;
   16328:	68c5      	ldr	r5, [r0, #12]

	/* If already disabled skip */
	if (!ccc->value) {
   1632a:	8aab      	ldrh	r3, [r5, #20]
   1632c:	b343      	cbz	r3, 16380 <disconnected_cb+0x68>
		return BT_GATT_ITER_CONTINUE;
	}

	/* Checking if all values are disabled */
	value_used = false;
   1632e:	f04f 0800 	mov.w	r8, #0
   16332:	1c6c      	adds	r4, r5, #1
   16334:	f105 0915 	add.w	r9, r5, #21

	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];

		/* Ignore configurations with disabled value */
		if (!cfg->value) {
   16338:	f8b4 3007 	ldrh.w	r3, [r4, #7]
   1633c:	b19b      	cbz	r3, 16366 <disconnected_cb+0x4e>
			continue;
		}

		if (!bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   1633e:	4622      	mov	r2, r4
   16340:	4630      	mov	r0, r6
   16342:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   16346:	f010 f9d6 	bl	266f6 <bt_conn_is_peer_addr_le>
   1634a:	b9e0      	cbnz	r0, 16386 <disconnected_cb+0x6e>
			struct bt_conn *tmp;

			/* Skip if there is another peer connected */
			tmp = bt_conn_lookup_addr_le(cfg->id, &cfg->peer);
   1634c:	4621      	mov	r1, r4
   1634e:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   16352:	f7fe f9b5 	bl	146c0 <bt_conn_lookup_addr_le>
			if (tmp) {
   16356:	b130      	cbz	r0, 16366 <disconnected_cb+0x4e>
				if (tmp->state == BT_CONN_CONNECTED) {
   16358:	7b43      	ldrb	r3, [r0, #13]
					value_used = true;
   1635a:	2b07      	cmp	r3, #7
   1635c:	bf08      	it	eq
   1635e:	f04f 0801 	moveq.w	r8, #1
				}

				bt_conn_unref(tmp);
   16362:	f7fd fee1 	bl	14128 <bt_conn_unref>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16366:	340a      	adds	r4, #10
   16368:	454c      	cmp	r4, r9
   1636a:	d1e5      	bne.n	16338 <disconnected_cb+0x20>
			}
		}
	}

	/* If all values are now disabled, reset value while disconnected */
	if (!value_used) {
   1636c:	f1b8 0f00 	cmp.w	r8, #0
   16370:	d106      	bne.n	16380 <disconnected_cb+0x68>
		ccc->value = 0U;
		if (ccc->cfg_changed) {
   16372:	69ab      	ldr	r3, [r5, #24]
		ccc->value = 0U;
   16374:	f8a5 8014 	strh.w	r8, [r5, #20]
		if (ccc->cfg_changed) {
   16378:	b113      	cbz	r3, 16380 <disconnected_cb+0x68>
			ccc->cfg_changed(attr, ccc->value);
   1637a:	4641      	mov	r1, r8
   1637c:	4638      	mov	r0, r7
   1637e:	4798      	blx	r3

		LOG_DBG("ccc %p reseted", ccc);
	}

	return BT_GATT_ITER_CONTINUE;
}
   16380:	2001      	movs	r0, #1
   16382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (!bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   16386:	f106 0a90 	add.w	sl, r6, #144	; 0x90
   1638a:	4651      	mov	r1, sl
   1638c:	7a30      	ldrb	r0, [r6, #8]
   1638e:	f00f fed7 	bl	26140 <bt_addr_le_is_bonded>
   16392:	b978      	cbnz	r0, 163b4 <disconnected_cb+0x9c>
				if (ccc == &sc_ccc) {
   16394:	4b0b      	ldr	r3, [pc, #44]	; (163c4 <disconnected_cb+0xac>)
   16396:	429d      	cmp	r5, r3
   16398:	d102      	bne.n	163a0 <disconnected_cb+0x88>
					sc_clear(conn);
   1639a:	4630      	mov	r0, r6
   1639c:	f010 fff5 	bl	2738a <sc_clear>
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   163a0:	4620      	mov	r0, r4
   163a2:	4909      	ldr	r1, [pc, #36]	; (163c8 <disconnected_cb+0xb0>)
   163a4:	f010 ff4e 	bl	27244 <bt_addr_le_copy>
	cfg->id = 0U;
   163a8:	2300      	movs	r3, #0
   163aa:	f804 3c01 	strb.w	r3, [r4, #-1]
	cfg->value = 0U;
   163ae:	f8a4 3007 	strh.w	r3, [r4, #7]
}
   163b2:	e7d8      	b.n	16366 <disconnected_cb+0x4e>
				bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   163b4:	4651      	mov	r1, sl
   163b6:	4620      	mov	r0, r4
   163b8:	f010 ff44 	bl	27244 <bt_addr_le_copy>
   163bc:	e7d3      	b.n	16366 <disconnected_cb+0x4e>
   163be:	bf00      	nop
   163c0:	0001611d 	.word	0x0001611d
   163c4:	20008508 	.word	0x20008508
   163c8:	0002d637 	.word	0x0002d637

000163cc <sc_indicate_rsp>:
{
   163cc:	b510      	push	{r4, lr}
   163ce:	4604      	mov	r4, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   163d0:	4811      	ldr	r0, [pc, #68]	; (16418 <sc_indicate_rsp+0x4c>)
   163d2:	e8d0 3fef 	ldaex	r3, [r0]
   163d6:	f023 0302 	bic.w	r3, r3, #2
   163da:	e8c0 3fe2 	stlex	r2, r3, [r0]
   163de:	2a00      	cmp	r2, #0
   163e0:	d1f7      	bne.n	163d2 <sc_indicate_rsp+0x6>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   163e2:	e8d0 3faf 	lda	r3, [r0]
	if (atomic_test_bit(gatt_sc.flags, SC_RANGE_CHANGED)) {
   163e6:	07da      	lsls	r2, r3, #31
   163e8:	d504      	bpl.n	163f4 <sc_indicate_rsp+0x28>
	k_work_reschedule(&gatt_sc.work, timeout);
   163ea:	2200      	movs	r2, #0
   163ec:	2300      	movs	r3, #0
   163ee:	3830      	subs	r0, #48	; 0x30
   163f0:	f00a fab2 	bl	20958 <k_work_reschedule>
	if (bt_att_fixed_chan_only(conn)) {
   163f4:	4620      	mov	r0, r4
   163f6:	f010 fe78 	bl	270ea <bt_att_fixed_chan_only>
   163fa:	b160      	cbz	r0, 16416 <sc_indicate_rsp+0x4a>
		cfg = find_cf_cfg(conn);
   163fc:	4620      	mov	r0, r4
   163fe:	f7ff fe05 	bl	1600c <find_cf_cfg>
		if (cfg && CF_ROBUST_CACHING(cfg)) {
   16402:	b140      	cbz	r0, 16416 <sc_indicate_rsp+0x4a>
   16404:	7a03      	ldrb	r3, [r0, #8]
   16406:	07db      	lsls	r3, r3, #31
   16408:	d505      	bpl.n	16416 <sc_indicate_rsp+0x4a>
}
   1640a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   1640e:	2100      	movs	r1, #0
   16410:	300c      	adds	r0, #12
   16412:	f010 bfdb 	b.w	273cc <atomic_set_bit>
}
   16416:	bd10      	pop	{r4, pc}
   16418:	20009a18 	.word	0x20009a18

0001641c <bt_gatt_init>:
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   1641c:	2201      	movs	r2, #1
{
   1641e:	b510      	push	{r4, lr}
   16420:	4b24      	ldr	r3, [pc, #144]	; (164b4 <bt_gatt_init+0x98>)
   16422:	e8d3 1fef 	ldaex	r1, [r3]
   16426:	2900      	cmp	r1, #0
   16428:	d103      	bne.n	16432 <bt_gatt_init+0x16>
   1642a:	e8c3 2fe0 	stlex	r0, r2, [r3]
   1642e:	2800      	cmp	r0, #0
   16430:	d1f7      	bne.n	16422 <bt_gatt_init+0x6>
	if (!atomic_cas(&init, 0, 1)) {
   16432:	d13e      	bne.n	164b2 <bt_gatt_init+0x96>
   16434:	4b20      	ldr	r3, [pc, #128]	; (164b8 <bt_gatt_init+0x9c>)
   16436:	e8d3 1fef 	ldaex	r1, [r3]
   1643a:	2900      	cmp	r1, #0
   1643c:	d103      	bne.n	16446 <bt_gatt_init+0x2a>
   1643e:	e8c3 2fe0 	stlex	r0, r2, [r3]
   16442:	2800      	cmp	r0, #0
   16444:	d1f7      	bne.n	16436 <bt_gatt_init+0x1a>
	if (!atomic_cas(&service_init, 0, 1)) {
   16446:	d120      	bne.n	1648a <bt_gatt_init+0x6e>
   16448:	2000      	movs	r0, #0
   1644a:	491c      	ldr	r1, [pc, #112]	; (164bc <bt_gatt_init+0xa0>)
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   1644c:	4a1c      	ldr	r2, [pc, #112]	; (164c0 <bt_gatt_init+0xa4>)
   1644e:	880b      	ldrh	r3, [r1, #0]
   16450:	4c1c      	ldr	r4, [pc, #112]	; (164c4 <bt_gatt_init+0xa8>)
   16452:	42a2      	cmp	r2, r4
   16454:	d916      	bls.n	16484 <bt_gatt_init+0x68>
   16456:	b100      	cbz	r0, 1645a <bt_gatt_init+0x3e>
   16458:	800b      	strh	r3, [r1, #0]
   1645a:	491b      	ldr	r1, [pc, #108]	; (164c8 <bt_gatt_init+0xac>)
   1645c:	f44f 63a1 	mov.w	r3, #1288	; 0x508
   16460:	4a1a      	ldr	r2, [pc, #104]	; (164cc <bt_gatt_init+0xb0>)
   16462:	481b      	ldr	r0, [pc, #108]	; (164d0 <bt_gatt_init+0xb4>)
   16464:	f00e fc3f 	bl	24ce6 <assert_print>
   16468:	481a      	ldr	r0, [pc, #104]	; (164d4 <bt_gatt_init+0xb8>)
   1646a:	f00e fc3c 	bl	24ce6 <assert_print>
   1646e:	f44f 61a1 	mov.w	r1, #1288	; 0x508
   16472:	4816      	ldr	r0, [pc, #88]	; (164cc <bt_gatt_init+0xb0>)
   16474:	f00e fc30 	bl	24cd8 <assert_post_action>
		last_static_handle += svc->attr_count;
   16478:	6850      	ldr	r0, [r2, #4]
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   1647a:	3208      	adds	r2, #8
		last_static_handle += svc->attr_count;
   1647c:	4403      	add	r3, r0
   1647e:	b29b      	uxth	r3, r3
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   16480:	2001      	movs	r0, #1
   16482:	e7e6      	b.n	16452 <bt_gatt_init+0x36>
   16484:	d3f8      	bcc.n	16478 <bt_gatt_init+0x5c>
   16486:	b100      	cbz	r0, 1648a <bt_gatt_init+0x6e>
   16488:	800b      	strh	r3, [r1, #0]
	list->head = NULL;
   1648a:	2200      	movs	r2, #0
   1648c:	4b12      	ldr	r3, [pc, #72]	; (164d8 <bt_gatt_init+0xbc>)
	k_work_init_delayable(&db_hash.work, db_hash_process);
   1648e:	4913      	ldr	r1, [pc, #76]	; (164dc <bt_gatt_init+0xc0>)
   16490:	4813      	ldr	r0, [pc, #76]	; (164e0 <bt_gatt_init+0xc4>)
	list->tail = NULL;
   16492:	e9c3 2200 	strd	r2, r2, [r3]
   16496:	f00a f943 	bl	20720 <k_work_init_delayable>
		bt_long_wq_schedule(&db_hash.work, DB_HASH_TIMEOUT);
   1649a:	f44f 72a4 	mov.w	r2, #328	; 0x148
   1649e:	2300      	movs	r3, #0
   164a0:	480f      	ldr	r0, [pc, #60]	; (164e0 <bt_gatt_init+0xc4>)
   164a2:	f7fa fea3 	bl	111ec <bt_long_wq_schedule>
}
   164a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_work_init_delayable(&gatt_sc.work, sc_process);
   164aa:	490e      	ldr	r1, [pc, #56]	; (164e4 <bt_gatt_init+0xc8>)
   164ac:	480e      	ldr	r0, [pc, #56]	; (164e8 <bt_gatt_init+0xcc>)
   164ae:	f00a b937 	b.w	20720 <k_work_init_delayable>
}
   164b2:	bd10      	pop	{r4, pc}
   164b4:	200211a4 	.word	0x200211a4
   164b8:	200211a0 	.word	0x200211a0
   164bc:	200215a4 	.word	0x200215a4
   164c0:	0002a690 	.word	0x0002a690
   164c4:	0002a6a8 	.word	0x0002a6a8
   164c8:	0002eb52 	.word	0x0002eb52
   164cc:	0002eb1b 	.word	0x0002eb1b
   164d0:	0002b6a9 	.word	0x0002b6a9
   164d4:	0002c78b 	.word	0x0002c78b
   164d8:	200211a8 	.word	0x200211a8
   164dc:	000274b9 	.word	0x000274b9
   164e0:	20009970 	.word	0x20009970
   164e4:	00016b65 	.word	0x00016b65
   164e8:	200099e8 	.word	0x200099e8

000164ec <bt_gatt_attr_get_handle>:
	if (!attr) {
   164ec:	4603      	mov	r3, r0
{
   164ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (!attr) {
   164f2:	b398      	cbz	r0, 1655c <bt_gatt_attr_get_handle+0x70>
	if (attr->handle) {
   164f4:	8a00      	ldrh	r0, [r0, #16]
   164f6:	bb88      	cbnz	r0, 1655c <bt_gatt_attr_get_handle+0x70>
	uint16_t handle = 1;
   164f8:	2401      	movs	r4, #1
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   164fa:	f04f 0c14 	mov.w	ip, #20
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   164fe:	4919      	ldr	r1, [pc, #100]	; (16564 <bt_gatt_attr_get_handle+0x78>)
   16500:	f8df e064 	ldr.w	lr, [pc, #100]	; 16568 <bt_gatt_attr_get_handle+0x7c>
   16504:	4571      	cmp	r1, lr
   16506:	d928      	bls.n	1655a <bt_gatt_attr_get_handle+0x6e>
   16508:	4918      	ldr	r1, [pc, #96]	; (1656c <bt_gatt_attr_get_handle+0x80>)
   1650a:	f240 635d 	movw	r3, #1629	; 0x65d
   1650e:	4a18      	ldr	r2, [pc, #96]	; (16570 <bt_gatt_attr_get_handle+0x84>)
   16510:	4818      	ldr	r0, [pc, #96]	; (16574 <bt_gatt_attr_get_handle+0x88>)
   16512:	f00e fbe8 	bl	24ce6 <assert_print>
   16516:	4818      	ldr	r0, [pc, #96]	; (16578 <bt_gatt_attr_get_handle+0x8c>)
   16518:	f00e fbe5 	bl	24ce6 <assert_print>
   1651c:	f240 615d 	movw	r1, #1629	; 0x65d
   16520:	4813      	ldr	r0, [pc, #76]	; (16570 <bt_gatt_attr_get_handle+0x84>)
   16522:	f00e fbd9 	bl	24cd8 <assert_post_action>
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   16526:	e9d1 7600 	ldrd	r7, r6, [r1]
		if ((attr < &static_svc->attrs[0]) ||
   1652a:	42bb      	cmp	r3, r7
   1652c:	d304      	bcc.n	16538 <bt_gatt_attr_get_handle+0x4c>
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   1652e:	fb0c 7206 	mla	r2, ip, r6, r7
   16532:	3a14      	subs	r2, #20
		if ((attr < &static_svc->attrs[0]) ||
   16534:	4293      	cmp	r3, r2
   16536:	d90e      	bls.n	16556 <bt_gatt_attr_get_handle+0x6a>
			handle += static_svc->attr_count;
   16538:	4434      	add	r4, r6
   1653a:	b2a2      	uxth	r2, r4
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   1653c:	4614      	mov	r4, r2
   1653e:	3108      	adds	r1, #8
   16540:	e7e0      	b.n	16504 <bt_gatt_attr_get_handle+0x18>
			if (attr == &static_svc->attrs[i]) {
   16542:	fb0c 7805 	mla	r8, ip, r5, r7
   16546:	4543      	cmp	r3, r8
   16548:	d00a      	beq.n	16560 <bt_gatt_attr_get_handle+0x74>
		for (size_t i = 0; i < static_svc->attr_count; i++, handle++) {
   1654a:	3501      	adds	r5, #1
   1654c:	1962      	adds	r2, r4, r5
   1654e:	42b5      	cmp	r5, r6
   16550:	b292      	uxth	r2, r2
   16552:	d1f6      	bne.n	16542 <bt_gatt_attr_get_handle+0x56>
   16554:	e7f2      	b.n	1653c <bt_gatt_attr_get_handle+0x50>
   16556:	2500      	movs	r5, #0
   16558:	e7f8      	b.n	1654c <bt_gatt_attr_get_handle+0x60>
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   1655a:	d3e4      	bcc.n	16526 <bt_gatt_attr_get_handle+0x3a>
}
   1655c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16560:	4610      	mov	r0, r2
   16562:	e7fb      	b.n	1655c <bt_gatt_attr_get_handle+0x70>
   16564:	0002a690 	.word	0x0002a690
   16568:	0002a6a8 	.word	0x0002a6a8
   1656c:	0002eb4b 	.word	0x0002eb4b
   16570:	0002eb1b 	.word	0x0002eb1b
   16574:	0002b6a9 	.word	0x0002b6a9
   16578:	0002c78b 	.word	0x0002c78b

0001657c <bt_gatt_foreach_attr_type>:
{
   1657c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16580:	4699      	mov	r9, r3
		num_matches = UINT16_MAX;
   16582:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
   16586:	f8bd 5030 	ldrh.w	r5, [sp, #48]	; 0x30
   1658a:	4607      	mov	r7, r0
		num_matches = UINT16_MAX;
   1658c:	2d00      	cmp	r5, #0
   1658e:	bf08      	it	eq
   16590:	461d      	moveq	r5, r3
	if (start_handle <= last_static_handle) {
   16592:	4b2b      	ldr	r3, [pc, #172]	; (16640 <bt_gatt_foreach_attr_type+0xc4>)
{
   16594:	4690      	mov	r8, r2
	if (start_handle <= last_static_handle) {
   16596:	881b      	ldrh	r3, [r3, #0]
{
   16598:	9100      	str	r1, [sp, #0]
	if (start_handle <= last_static_handle) {
   1659a:	4283      	cmp	r3, r0
   1659c:	d232      	bcs.n	16604 <bt_gatt_foreach_attr_type+0x88>
}
   1659e:	b003      	add	sp, #12
   165a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (uuid && bt_uuid_cmp(uuid, attr->uuid)) {
   165a4:	4640      	mov	r0, r8
   165a6:	5889      	ldr	r1, [r1, r2]
   165a8:	9301      	str	r3, [sp, #4]
   165aa:	f00f fc7c 	bl	25ea6 <bt_uuid_cmp>
   165ae:	9b01      	ldr	r3, [sp, #4]
   165b0:	b190      	cbz	r0, 165d8 <bt_gatt_foreach_attr_type+0x5c>
			for (i = 0; i < static_svc->attr_count; i++, handle++) {
   165b2:	3401      	adds	r4, #1
   165b4:	f10a 0a01 	add.w	sl, sl, #1
   165b8:	b2a4      	uxth	r4, r4
   165ba:	6873      	ldr	r3, [r6, #4]
   165bc:	4553      	cmp	r3, sl
   165be:	d92c      	bls.n	1661a <bt_gatt_foreach_attr_type+0x9e>
	if (handle > end_handle) {
   165c0:	9b00      	ldr	r3, [sp, #0]
				if (gatt_foreach_iter(&static_svc->attrs[i],
   165c2:	6831      	ldr	r1, [r6, #0]
	if (handle > end_handle) {
   165c4:	429c      	cmp	r4, r3
   165c6:	d8ea      	bhi.n	1659e <bt_gatt_foreach_attr_type+0x22>
	if (handle < start_handle) {
   165c8:	42bc      	cmp	r4, r7
   165ca:	d3f2      	bcc.n	165b2 <bt_gatt_foreach_attr_type+0x36>
				if (gatt_foreach_iter(&static_svc->attrs[i],
   165cc:	fb0b f20a 	mul.w	r2, fp, sl
   165d0:	188b      	adds	r3, r1, r2
	if (uuid && bt_uuid_cmp(uuid, attr->uuid)) {
   165d2:	f1b8 0f00 	cmp.w	r8, #0
   165d6:	d1e5      	bne.n	165a4 <bt_gatt_foreach_attr_type+0x28>
	if (attr_data && attr_data != attr->user_data) {
   165d8:	f1b9 0f00 	cmp.w	r9, #0
   165dc:	d10b      	bne.n	165f6 <bt_gatt_foreach_attr_type+0x7a>
	*num_matches -= 1;
   165de:	3d01      	subs	r5, #1
	result = func(attr, handle, user_data);
   165e0:	4618      	mov	r0, r3
	*num_matches -= 1;
   165e2:	b2ad      	uxth	r5, r5
	result = func(attr, handle, user_data);
   165e4:	4621      	mov	r1, r4
   165e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   165e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   165ea:	4798      	blx	r3
	if (!*num_matches) {
   165ec:	2d00      	cmp	r5, #0
   165ee:	d0d6      	beq.n	1659e <bt_gatt_foreach_attr_type+0x22>
				if (gatt_foreach_iter(&static_svc->attrs[i],
   165f0:	2800      	cmp	r0, #0
   165f2:	d1de      	bne.n	165b2 <bt_gatt_foreach_attr_type+0x36>
   165f4:	e7d3      	b.n	1659e <bt_gatt_foreach_attr_type+0x22>
	if (attr_data && attr_data != attr->user_data) {
   165f6:	68da      	ldr	r2, [r3, #12]
   165f8:	4591      	cmp	r9, r2
   165fa:	d1da      	bne.n	165b2 <bt_gatt_foreach_attr_type+0x36>
   165fc:	e7ef      	b.n	165de <bt_gatt_foreach_attr_type+0x62>
			for (i = 0; i < static_svc->attr_count; i++, handle++) {
   165fe:	f04f 0a00 	mov.w	sl, #0
   16602:	e7da      	b.n	165ba <bt_gatt_foreach_attr_type+0x3e>
		uint16_t handle = 1;
   16604:	2401      	movs	r4, #1
				if (gatt_foreach_iter(&static_svc->attrs[i],
   16606:	f04f 0b14 	mov.w	fp, #20
		STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   1660a:	4e0e      	ldr	r6, [pc, #56]	; (16644 <bt_gatt_foreach_attr_type+0xc8>)
   1660c:	e006      	b.n	1661c <bt_gatt_foreach_attr_type+0xa0>
   1660e:	d2c6      	bcs.n	1659e <bt_gatt_foreach_attr_type+0x22>
			if (handle + static_svc->attr_count < start_handle) {
   16610:	6873      	ldr	r3, [r6, #4]
   16612:	4423      	add	r3, r4
   16614:	42bb      	cmp	r3, r7
   16616:	d2f2      	bcs.n	165fe <bt_gatt_foreach_attr_type+0x82>
				handle += static_svc->attr_count;
   16618:	b29c      	uxth	r4, r3
		STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   1661a:	3608      	adds	r6, #8
   1661c:	4b0a      	ldr	r3, [pc, #40]	; (16648 <bt_gatt_foreach_attr_type+0xcc>)
   1661e:	429e      	cmp	r6, r3
   16620:	d9f5      	bls.n	1660e <bt_gatt_foreach_attr_type+0x92>
   16622:	490a      	ldr	r1, [pc, #40]	; (1664c <bt_gatt_foreach_attr_type+0xd0>)
   16624:	f240 7321 	movw	r3, #1825	; 0x721
   16628:	4a09      	ldr	r2, [pc, #36]	; (16650 <bt_gatt_foreach_attr_type+0xd4>)
   1662a:	480a      	ldr	r0, [pc, #40]	; (16654 <bt_gatt_foreach_attr_type+0xd8>)
   1662c:	f00e fb5b 	bl	24ce6 <assert_print>
   16630:	4809      	ldr	r0, [pc, #36]	; (16658 <bt_gatt_foreach_attr_type+0xdc>)
   16632:	f00e fb58 	bl	24ce6 <assert_print>
   16636:	f240 7121 	movw	r1, #1825	; 0x721
   1663a:	4805      	ldr	r0, [pc, #20]	; (16650 <bt_gatt_foreach_attr_type+0xd4>)
   1663c:	f00e fb4c 	bl	24cd8 <assert_post_action>
   16640:	200215a4 	.word	0x200215a4
   16644:	0002a690 	.word	0x0002a690
   16648:	0002a6a8 	.word	0x0002a6a8
   1664c:	0002eb4b 	.word	0x0002eb4b
   16650:	0002eb1b 	.word	0x0002eb1b
   16654:	0002b6a9 	.word	0x0002b6a9
   16658:	0002c78b 	.word	0x0002c78b

0001665c <db_hash_gen.constprop.0>:
	uint8_t key[16] = {};
   1665c:	2300      	movs	r3, #0
static void db_hash_gen(bool store)
   1665e:	b510      	push	{r4, lr}
   16660:	b0cc      	sub	sp, #304	; 0x130
	if (tc_cmac_setup(&state.state, key, &sched) == TC_CRYPTO_FAIL) {
   16662:	aa20      	add	r2, sp, #128	; 0x80
   16664:	a904      	add	r1, sp, #16
   16666:	a808      	add	r0, sp, #32
	uint8_t key[16] = {};
   16668:	e9cd 3304 	strd	r3, r3, [sp, #16]
   1666c:	e9cd 3306 	strd	r3, r3, [sp, #24]
	if (tc_cmac_setup(&state.state, key, &sched) == TC_CRYPTO_FAIL) {
   16670:	f00f f87c 	bl	2576c <tc_cmac_setup>
   16674:	4603      	mov	r3, r0
   16676:	b948      	cbnz	r0, 1668c <db_hash_gen.constprop.0+0x30>
		LOG_ERR("Unable to setup AES CMAC");
   16678:	4a17      	ldr	r2, [pc, #92]	; (166d8 <db_hash_gen.constprop.0+0x7c>)
		LOG_ERR("Unable to calculate hash");
   1667a:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1667e:	4917      	ldr	r1, [pc, #92]	; (166dc <db_hash_gen.constprop.0+0x80>)
   16680:	2201      	movs	r2, #1
   16682:	9300      	str	r3, [sp, #0]
   16684:	f010 fe72 	bl	2736c <z_log_msg_runtime_create.constprop.0>
}
   16688:	b04c      	add	sp, #304	; 0x130
   1668a:	bd10      	pop	{r4, pc}
	bt_gatt_foreach_attr(0x0001, 0xffff, gen_hash_m, &state);
   1668c:	ab08      	add	r3, sp, #32
   1668e:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16692:	2001      	movs	r0, #1
   16694:	4a12      	ldr	r2, [pc, #72]	; (166e0 <db_hash_gen.constprop.0+0x84>)
   16696:	f010 ff04 	bl	274a2 <bt_gatt_foreach_attr>
	if (tc_cmac_final(db_hash.hash, &state.state) == TC_CRYPTO_FAIL) {
   1669a:	4812      	ldr	r0, [pc, #72]	; (166e4 <db_hash_gen.constprop.0+0x88>)
   1669c:	a908      	add	r1, sp, #32
   1669e:	f00f f8fa 	bl	25896 <tc_cmac_final>
   166a2:	4603      	mov	r3, r0
   166a4:	b908      	cbnz	r0, 166aa <db_hash_gen.constprop.0+0x4e>
		LOG_ERR("Unable to calculate hash");
   166a6:	4a10      	ldr	r2, [pc, #64]	; (166e8 <db_hash_gen.constprop.0+0x8c>)
   166a8:	e7e7      	b.n	1667a <db_hash_gen.constprop.0+0x1e>
	if (tc_cmac_final(db_hash.hash, &state.state) == TC_CRYPTO_FAIL) {
   166aa:	2208      	movs	r2, #8
   166ac:	4b0d      	ldr	r3, [pc, #52]	; (166e4 <db_hash_gen.constprop.0+0x88>)
   166ae:	f103 0110 	add.w	r1, r3, #16
static inline void sys_mem_swap(void *buf, size_t length)
{
	size_t i;

	for (i = 0; i < (length/2); i++) {
		uint8_t tmp = ((uint8_t *)buf)[i];
   166b2:	7818      	ldrb	r0, [r3, #0]

		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   166b4:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
	for (i = 0; i < (length/2); i++) {
   166b8:	3a01      	subs	r2, #1
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   166ba:	f803 4b01 	strb.w	r4, [r3], #1
		((uint8_t *)buf)[length - 1 - i] = tmp;
   166be:	7008      	strb	r0, [r1, #0]
	for (i = 0; i < (length/2); i++) {
   166c0:	d1f7      	bne.n	166b2 <db_hash_gen.constprop.0+0x56>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   166c2:	4b0a      	ldr	r3, [pc, #40]	; (166ec <db_hash_gen.constprop.0+0x90>)
   166c4:	e8d3 1fef 	ldaex	r1, [r3]
   166c8:	f041 0104 	orr.w	r1, r1, #4
   166cc:	e8c3 1fe2 	stlex	r2, r1, [r3]
   166d0:	2a00      	cmp	r2, #0
   166d2:	d0d9      	beq.n	16688 <db_hash_gen.constprop.0+0x2c>
   166d4:	e7f6      	b.n	166c4 <db_hash_gen.constprop.0+0x68>
   166d6:	bf00      	nop
   166d8:	0002eb7a 	.word	0x0002eb7a
   166dc:	0002a700 	.word	0x0002a700
   166e0:	0002718f 	.word	0x0002718f
   166e4:	20009960 	.word	0x20009960
   166e8:	0002eb93 	.word	0x0002eb93
   166ec:	20009a18 	.word	0x20009a18

000166f0 <db_hash_read>:
{
   166f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   166f4:	4914      	ldr	r1, [pc, #80]	; (16748 <db_hash_read+0x58>)
{
   166f6:	4606      	mov	r6, r0
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   166f8:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
{
   166fc:	4614      	mov	r4, r2
   166fe:	461d      	mov	r5, r3
   16700:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   16704:	f00a f988 	bl	20a18 <k_work_cancel_delayable_sync>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   16708:	4b10      	ldr	r3, [pc, #64]	; (1674c <db_hash_read+0x5c>)
   1670a:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(gatt_sc.flags, DB_HASH_VALID)) {
   1670e:	0759      	lsls	r1, r3, #29
   16710:	d401      	bmi.n	16716 <db_hash_read+0x26>
		db_hash_gen(true);
   16712:	f7ff ffa3 	bl	1665c <db_hash_gen.constprop.0>
	cfg = find_cf_cfg(conn);
   16716:	4630      	mov	r0, r6
   16718:	f7ff fc78 	bl	1600c <find_cf_cfg>
	if (cfg &&
   1671c:	b150      	cbz	r0, 16734 <db_hash_read+0x44>
   1671e:	7a03      	ldrb	r3, [r0, #8]
   16720:	07da      	lsls	r2, r3, #31
   16722:	d507      	bpl.n	16734 <db_hash_read+0x44>
	    !atomic_test_bit(cfg->flags, CF_CHANGE_AWARE)) {
   16724:	300c      	adds	r0, #12
   16726:	e8d0 3faf 	lda	r3, [r0]
	    CF_ROBUST_CACHING(cfg) &&
   1672a:	07db      	lsls	r3, r3, #31
   1672c:	d402      	bmi.n	16734 <db_hash_read+0x44>
		atomic_set_bit(cfg->flags, CF_DB_HASH_READ);
   1672e:	2101      	movs	r1, #1
   16730:	f010 fe4c 	bl	273cc <atomic_set_bit>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, db_hash.hash,
   16734:	2310      	movs	r3, #16
   16736:	463a      	mov	r2, r7
   16738:	9306      	str	r3, [sp, #24]
   1673a:	4629      	mov	r1, r5
   1673c:	4620      	mov	r0, r4
}
   1673e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset, db_hash.hash,
   16742:	4b03      	ldr	r3, [pc, #12]	; (16750 <db_hash_read+0x60>)
   16744:	f010 bd8a 	b.w	2725c <bt_gatt_attr_read.constprop.0>
   16748:	200099a0 	.word	0x200099a0
   1674c:	20009a18 	.word	0x20009a18
   16750:	20009960 	.word	0x20009960

00016754 <bt_gatt_attr_next>:
	struct bt_gatt_attr *next = NULL;
   16754:	2300      	movs	r3, #0
{
   16756:	b507      	push	{r0, r1, r2, lr}
	struct bt_gatt_attr *next = NULL;
   16758:	9301      	str	r3, [sp, #4]
	uint16_t handle = bt_gatt_attr_get_handle(attr);
   1675a:	f7ff fec7 	bl	164ec <bt_gatt_attr_get_handle>
	bt_gatt_foreach_attr(handle + 1, handle + 1, find_next, &next);
   1675e:	1c41      	adds	r1, r0, #1
   16760:	b289      	uxth	r1, r1
   16762:	4608      	mov	r0, r1
   16764:	4a03      	ldr	r2, [pc, #12]	; (16774 <bt_gatt_attr_next+0x20>)
   16766:	ab01      	add	r3, sp, #4
   16768:	f010 fe9b 	bl	274a2 <bt_gatt_foreach_attr>
}
   1676c:	9801      	ldr	r0, [sp, #4]
   1676e:	b003      	add	sp, #12
   16770:	f85d fb04 	ldr.w	pc, [sp], #4
   16774:	0002713f 	.word	0x0002713f

00016778 <bt_gatt_is_subscribed>:

bool bt_gatt_is_subscribed(struct bt_conn *conn,
			   const struct bt_gatt_attr *attr, uint16_t ccc_type)
{
   16778:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   1677c:	460c      	mov	r4, r1
   1677e:	4616      	mov	r6, r2
	const struct _bt_gatt_ccc *ccc;

	__ASSERT(conn, "invalid parameter\n");
   16780:	4605      	mov	r5, r0
   16782:	b970      	cbnz	r0, 167a2 <bt_gatt_is_subscribed+0x2a>
   16784:	4960      	ldr	r1, [pc, #384]	; (16908 <bt_gatt_is_subscribed+0x190>)
   16786:	f640 434d 	movw	r3, #3149	; 0xc4d
   1678a:	4a60      	ldr	r2, [pc, #384]	; (1690c <bt_gatt_is_subscribed+0x194>)
   1678c:	4860      	ldr	r0, [pc, #384]	; (16910 <bt_gatt_is_subscribed+0x198>)
   1678e:	f00e faaa 	bl	24ce6 <assert_print>
   16792:	4860      	ldr	r0, [pc, #384]	; (16914 <bt_gatt_is_subscribed+0x19c>)
   16794:	f00e faa7 	bl	24ce6 <assert_print>
   16798:	f640 414d 	movw	r1, #3149	; 0xc4d
	__ASSERT(attr, "invalid parameter\n");
   1679c:	485b      	ldr	r0, [pc, #364]	; (1690c <bt_gatt_is_subscribed+0x194>)
   1679e:	f00e fa9b 	bl	24cd8 <assert_post_action>
   167a2:	b961      	cbnz	r1, 167be <bt_gatt_is_subscribed+0x46>
   167a4:	495c      	ldr	r1, [pc, #368]	; (16918 <bt_gatt_is_subscribed+0x1a0>)
   167a6:	f640 434e 	movw	r3, #3150	; 0xc4e
   167aa:	4a58      	ldr	r2, [pc, #352]	; (1690c <bt_gatt_is_subscribed+0x194>)
   167ac:	4858      	ldr	r0, [pc, #352]	; (16910 <bt_gatt_is_subscribed+0x198>)
   167ae:	f00e fa9a 	bl	24ce6 <assert_print>
   167b2:	4858      	ldr	r0, [pc, #352]	; (16914 <bt_gatt_is_subscribed+0x19c>)
   167b4:	f00e fa97 	bl	24ce6 <assert_print>
   167b8:	f640 414e 	movw	r1, #3150	; 0xc4e
   167bc:	e7ee      	b.n	1679c <bt_gatt_is_subscribed+0x24>

	if (conn->state != BT_CONN_CONNECTED) {
   167be:	7b43      	ldrb	r3, [r0, #13]
   167c0:	2b07      	cmp	r3, #7
   167c2:	d110      	bne.n	167e6 <bt_gatt_is_subscribed+0x6e>
		return false;
	}

	/* Check if attribute is a characteristic declaration */
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC)) {
   167c4:	2300      	movs	r3, #0
   167c6:	f88d 300c 	strb.w	r3, [sp, #12]
   167ca:	f642 0303 	movw	r3, #10243	; 0x2803
   167ce:	6820      	ldr	r0, [r4, #0]
   167d0:	a903      	add	r1, sp, #12
   167d2:	f8ad 300e 	strh.w	r3, [sp, #14]
   167d6:	f00f fb66 	bl	25ea6 <bt_uuid_cmp>
   167da:	b9d0      	cbnz	r0, 16812 <bt_gatt_is_subscribed+0x9a>
		struct bt_gatt_chrc *chrc = attr->user_data;

		if (!(chrc->properties &
   167dc:	68e3      	ldr	r3, [r4, #12]
   167de:	799b      	ldrb	r3, [r3, #6]
   167e0:	f013 0f30 	tst.w	r3, #48	; 0x30
   167e4:	d103      	bne.n	167ee <bt_gatt_is_subscribed+0x76>
		return false;
   167e6:	2000      	movs	r0, #0
			return true;
		}
	}

	return false;
}
   167e8:	b004      	add	sp, #16
   167ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		attr = bt_gatt_attr_next(attr);
   167ee:	4620      	mov	r0, r4
   167f0:	f7ff ffb0 	bl	16754 <bt_gatt_attr_next>
		__ASSERT(attr, "No more attributes\n");
   167f4:	4604      	mov	r4, r0
   167f6:	b960      	cbnz	r0, 16812 <bt_gatt_is_subscribed+0x9a>
   167f8:	4947      	ldr	r1, [pc, #284]	; (16918 <bt_gatt_is_subscribed+0x1a0>)
   167fa:	f640 435f 	movw	r3, #3167	; 0xc5f
   167fe:	4a43      	ldr	r2, [pc, #268]	; (1690c <bt_gatt_is_subscribed+0x194>)
   16800:	4843      	ldr	r0, [pc, #268]	; (16910 <bt_gatt_is_subscribed+0x198>)
   16802:	f00e fa70 	bl	24ce6 <assert_print>
   16806:	4845      	ldr	r0, [pc, #276]	; (1691c <bt_gatt_is_subscribed+0x1a4>)
   16808:	f00e fa6d 	bl	24ce6 <assert_print>
   1680c:	f640 415f 	movw	r1, #3167	; 0xc5f
   16810:	e7c4      	b.n	1679c <bt_gatt_is_subscribed+0x24>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) != 0) {
   16812:	2300      	movs	r3, #0
   16814:	6820      	ldr	r0, [r4, #0]
   16816:	f88d 300c 	strb.w	r3, [sp, #12]
   1681a:	f642 1302 	movw	r3, #10498	; 0x2902
   1681e:	a903      	add	r1, sp, #12
   16820:	f8ad 300e 	strh.w	r3, [sp, #14]
   16824:	f00f fb3f 	bl	25ea6 <bt_uuid_cmp>
   16828:	b188      	cbz	r0, 1684e <bt_gatt_is_subscribed+0xd6>
		attr = bt_gatt_attr_next(attr);
   1682a:	4620      	mov	r0, r4
   1682c:	f7ff ff92 	bl	16754 <bt_gatt_attr_next>
		__ASSERT(attr, "No more attributes\n");
   16830:	4604      	mov	r4, r0
   16832:	b960      	cbnz	r0, 1684e <bt_gatt_is_subscribed+0xd6>
   16834:	4938      	ldr	r1, [pc, #224]	; (16918 <bt_gatt_is_subscribed+0x1a0>)
   16836:	f640 4365 	movw	r3, #3173	; 0xc65
   1683a:	4a34      	ldr	r2, [pc, #208]	; (1690c <bt_gatt_is_subscribed+0x194>)
   1683c:	4834      	ldr	r0, [pc, #208]	; (16910 <bt_gatt_is_subscribed+0x198>)
   1683e:	f00e fa52 	bl	24ce6 <assert_print>
   16842:	4836      	ldr	r0, [pc, #216]	; (1691c <bt_gatt_is_subscribed+0x1a4>)
   16844:	f00e fa4f 	bl	24ce6 <assert_print>
   16848:	f640 4165 	movw	r1, #3173	; 0xc65
   1684c:	e7a6      	b.n	1679c <bt_gatt_is_subscribed+0x24>
	while (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) &&
   1684e:	2700      	movs	r7, #0
   16850:	f642 1802 	movw	r8, #10498	; 0x2902
   16854:	6820      	ldr	r0, [r4, #0]
   16856:	4669      	mov	r1, sp
   16858:	f88d 7000 	strb.w	r7, [sp]
   1685c:	f8ad 8002 	strh.w	r8, [sp, #2]
   16860:	f00f fb21 	bl	25ea6 <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   16864:	bb20      	cbnz	r0, 168b0 <bt_gatt_is_subscribed+0x138>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) != 0) {
   16866:	2300      	movs	r3, #0
   16868:	6820      	ldr	r0, [r4, #0]
   1686a:	f88d 300c 	strb.w	r3, [sp, #12]
   1686e:	f642 1302 	movw	r3, #10498	; 0x2902
   16872:	a903      	add	r1, sp, #12
   16874:	f8ad 300e 	strh.w	r3, [sp, #14]
   16878:	f00f fb15 	bl	25ea6 <bt_uuid_cmp>
   1687c:	2800      	cmp	r0, #0
   1687e:	d1b2      	bne.n	167e6 <bt_gatt_is_subscribed+0x6e>
	ccc = attr->user_data;
   16880:	68e4      	ldr	r4, [r4, #12]
		if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer) &&
   16882:	4628      	mov	r0, r5
   16884:	4622      	mov	r2, r4
   16886:	f812 1b01 	ldrb.w	r1, [r2], #1
   1688a:	f00f ff34 	bl	266f6 <bt_conn_is_peer_addr_le>
   1688e:	b110      	cbz	r0, 16896 <bt_gatt_is_subscribed+0x11e>
   16890:	8923      	ldrh	r3, [r4, #8]
   16892:	421e      	tst	r6, r3
   16894:	d10a      	bne.n	168ac <bt_gatt_is_subscribed+0x134>
   16896:	4628      	mov	r0, r5
   16898:	7aa1      	ldrb	r1, [r4, #10]
   1689a:	f104 020b 	add.w	r2, r4, #11
   1689e:	f00f ff2a 	bl	266f6 <bt_conn_is_peer_addr_le>
   168a2:	2800      	cmp	r0, #0
   168a4:	d09f      	beq.n	167e6 <bt_gatt_is_subscribed+0x6e>
   168a6:	8a63      	ldrh	r3, [r4, #18]
   168a8:	421e      	tst	r6, r3
   168aa:	d09c      	beq.n	167e6 <bt_gatt_is_subscribed+0x6e>
			return true;
   168ac:	2001      	movs	r0, #1
   168ae:	e79b      	b.n	167e8 <bt_gatt_is_subscribed+0x70>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) &&
   168b0:	f642 0303 	movw	r3, #10243	; 0x2803
   168b4:	6820      	ldr	r0, [r4, #0]
   168b6:	a901      	add	r1, sp, #4
   168b8:	f88d 7004 	strb.w	r7, [sp, #4]
   168bc:	f8ad 3006 	strh.w	r3, [sp, #6]
   168c0:	f00f faf1 	bl	25ea6 <bt_uuid_cmp>
	while (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) &&
   168c4:	2800      	cmp	r0, #0
   168c6:	d0ce      	beq.n	16866 <bt_gatt_is_subscribed+0xee>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   168c8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   168cc:	6820      	ldr	r0, [r4, #0]
   168ce:	a902      	add	r1, sp, #8
   168d0:	f88d 7008 	strb.w	r7, [sp, #8]
   168d4:	f8ad 300a 	strh.w	r3, [sp, #10]
   168d8:	f00f fae5 	bl	25ea6 <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) &&
   168dc:	2800      	cmp	r0, #0
   168de:	d0c2      	beq.n	16866 <bt_gatt_is_subscribed+0xee>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   168e0:	f642 0301 	movw	r3, #10241	; 0x2801
   168e4:	6820      	ldr	r0, [r4, #0]
   168e6:	a903      	add	r1, sp, #12
   168e8:	f88d 700c 	strb.w	r7, [sp, #12]
   168ec:	f8ad 300e 	strh.w	r3, [sp, #14]
   168f0:	f00f fad9 	bl	25ea6 <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   168f4:	2800      	cmp	r0, #0
   168f6:	d0b6      	beq.n	16866 <bt_gatt_is_subscribed+0xee>
		attr = bt_gatt_attr_next(attr);
   168f8:	4620      	mov	r0, r4
   168fa:	f7ff ff2b 	bl	16754 <bt_gatt_attr_next>
		if (!attr) {
   168fe:	4604      	mov	r4, r0
   16900:	2800      	cmp	r0, #0
   16902:	d1a7      	bne.n	16854 <bt_gatt_is_subscribed+0xdc>
   16904:	e76f      	b.n	167e6 <bt_gatt_is_subscribed+0x6e>
   16906:	bf00      	nop
   16908:	0002db13 	.word	0x0002db13
   1690c:	0002eb1b 	.word	0x0002eb1b
   16910:	0002b6a9 	.word	0x0002b6a9
   16914:	0002ebac 	.word	0x0002ebac
   16918:	0002ebc1 	.word	0x0002ebc1
   1691c:	0002ebc6 	.word	0x0002ebc6

00016920 <gatt_indicate>:
{
   16920:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   16924:	4615      	mov	r5, r2
   16926:	4689      	mov	r9, r1
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16928:	2294      	movs	r2, #148	; 0x94
   1692a:	6869      	ldr	r1, [r5, #4]
{
   1692c:	4607      	mov	r7, r0
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   1692e:	f010 fdc5 	bl	274bc <bt_gatt_check_perm>
   16932:	4680      	mov	r8, r0
   16934:	b178      	cbz	r0, 16956 <gatt_indicate+0x36>
		LOG_WRN("Link is not encrypted");
   16936:	4b35      	ldr	r3, [pc, #212]	; (16a0c <gatt_indicate+0xec>)
   16938:	2202      	movs	r2, #2
   1693a:	9302      	str	r3, [sp, #8]
   1693c:	2300      	movs	r3, #0
   1693e:	4934      	ldr	r1, [pc, #208]	; (16a10 <gatt_indicate+0xf0>)
   16940:	4618      	mov	r0, r3
   16942:	e9cd 3300 	strd	r3, r3, [sp]
   16946:	f010 fd11 	bl	2736c <z_log_msg_runtime_create.constprop.0>
		return -EPERM;
   1694a:	f04f 35ff 	mov.w	r5, #4294967295
}
   1694e:	4628      	mov	r0, r5
   16950:	b004      	add	sp, #16
   16952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (!bt_gatt_is_subscribed(conn, params->attr, BT_GATT_CCC_INDICATE)) {
   16956:	2202      	movs	r2, #2
   16958:	4638      	mov	r0, r7
   1695a:	6869      	ldr	r1, [r5, #4]
   1695c:	f7ff ff0c 	bl	16778 <bt_gatt_is_subscribed>
   16960:	4603      	mov	r3, r0
   16962:	b950      	cbnz	r0, 1697a <gatt_indicate+0x5a>
			LOG_WRN("Device is not subscribed to characteristic");
   16964:	4a2b      	ldr	r2, [pc, #172]	; (16a14 <gatt_indicate+0xf4>)
   16966:	492a      	ldr	r1, [pc, #168]	; (16a10 <gatt_indicate+0xf0>)
   16968:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1696c:	9000      	str	r0, [sp, #0]
   1696e:	2202      	movs	r2, #2
   16970:	f010 fcfc 	bl	2736c <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   16974:	f06f 0515 	mvn.w	r5, #21
   16978:	e7e9      	b.n	1694e <gatt_indicate+0x2e>
	req = bt_att_req_alloc(BT_ATT_TIMEOUT);
   1697a:	f44f 2070 	mov.w	r0, #983040	; 0xf0000
   1697e:	2100      	movs	r1, #0
	len = sizeof(*ind) + params->len;
   16980:	8aae      	ldrh	r6, [r5, #20]
	req = bt_att_req_alloc(BT_ATT_TIMEOUT);
   16982:	f7ff f9b1 	bl	15ce8 <bt_att_req_alloc>
	len = sizeof(*ind) + params->len;
   16986:	3602      	adds	r6, #2
	if (!req) {
   16988:	4604      	mov	r4, r0
   1698a:	b1c8      	cbz	r0, 169c0 <gatt_indicate+0xa0>
	req->att_op = op;
   1698c:	211d      	movs	r1, #29
	req->func = func;
   1698e:	4b22      	ldr	r3, [pc, #136]	; (16a18 <gatt_indicate+0xf8>)
	req->len = len;
   16990:	6146      	str	r6, [r0, #20]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_INDICATE, len);
   16992:	4632      	mov	r2, r6
	req->att_op = op;
   16994:	7441      	strb	r1, [r0, #17]
	req->encode = encode;
   16996:	f8c0 800c 	str.w	r8, [r0, #12]
	req->func = func;
   1699a:	6043      	str	r3, [r0, #4]
	req->user_data = params;
   1699c:	6185      	str	r5, [r0, #24]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_INDICATE, len);
   1699e:	4638      	mov	r0, r7
   169a0:	f7fe fed6 	bl	15750 <bt_att_create_pdu>
	if (!buf) {
   169a4:	4606      	mov	r6, r0
   169a6:	b970      	cbnz	r0, 169c6 <gatt_indicate+0xa6>
		LOG_WRN("No buffer available to send indication");
   169a8:	4b1c      	ldr	r3, [pc, #112]	; (16a1c <gatt_indicate+0xfc>)
   169aa:	9000      	str	r0, [sp, #0]
   169ac:	e9cd 0301 	strd	r0, r3, [sp, #4]
   169b0:	2202      	movs	r2, #2
   169b2:	4603      	mov	r3, r0
   169b4:	4916      	ldr	r1, [pc, #88]	; (16a10 <gatt_indicate+0xf0>)
   169b6:	f010 fcd9 	bl	2736c <z_log_msg_runtime_create.constprop.0>
		bt_att_req_free(req);
   169ba:	4620      	mov	r0, r4
   169bc:	f7ff f9b8 	bl	15d30 <bt_att_req_free>
		return -ENOMEM;
   169c0:	f06f 050b 	mvn.w	r5, #11
   169c4:	e7c3      	b.n	1694e <gatt_indicate+0x2e>
	bt_att_set_tx_meta_data(buf, NULL, NULL, BT_ATT_CHAN_OPT(params));
   169c6:	2301      	movs	r3, #1
   169c8:	4642      	mov	r2, r8
   169ca:	4641      	mov	r1, r8
	return net_buf_simple_add(&buf->b, len);
   169cc:	f106 0a0c 	add.w	sl, r6, #12
   169d0:	f010 fbae 	bl	27130 <bt_att_set_tx_meta_data>
   169d4:	2102      	movs	r1, #2
   169d6:	4650      	mov	r0, sl
   169d8:	f002 fde2 	bl	195a0 <net_buf_simple_add>
	ind->handle = sys_cpu_to_le16(handle);
   169dc:	4680      	mov	r8, r0
   169de:	f828 9b02 	strh.w	r9, [r8], #2
   169e2:	8aa9      	ldrh	r1, [r5, #20]
   169e4:	4650      	mov	r0, sl
   169e6:	f002 fddb 	bl	195a0 <net_buf_simple_add>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   169ea:	8aaa      	ldrh	r2, [r5, #20]
   169ec:	6929      	ldr	r1, [r5, #16]
   169ee:	4640      	mov	r0, r8
   169f0:	f012 fedf 	bl	297b2 <memcpy>
	err = bt_att_req_send(conn, req);
   169f4:	4621      	mov	r1, r4
   169f6:	4638      	mov	r0, r7
	req->buf = buf;
   169f8:	60a6      	str	r6, [r4, #8]
	err = bt_att_req_send(conn, req);
   169fa:	f7ff fad1 	bl	15fa0 <bt_att_req_send>
	if (err) {
   169fe:	4605      	mov	r5, r0
   16a00:	2800      	cmp	r0, #0
   16a02:	d0a4      	beq.n	1694e <gatt_indicate+0x2e>
		bt_att_req_free(req);
   16a04:	4620      	mov	r0, r4
   16a06:	f7ff f993 	bl	15d30 <bt_att_req_free>
   16a0a:	e7a0      	b.n	1694e <gatt_indicate+0x2e>
   16a0c:	0002ebdc 	.word	0x0002ebdc
   16a10:	0002a700 	.word	0x0002a700
   16a14:	0002ebf2 	.word	0x0002ebf2
   16a18:	00027161 	.word	0x00027161
   16a1c:	0002ec1d 	.word	0x0002ec1d

00016a20 <bt_gatt_indicate>:
{
   16a20:	b530      	push	{r4, r5, lr}
   16a22:	4605      	mov	r5, r0
	__ASSERT(params, "invalid parameters\n");
   16a24:	460c      	mov	r4, r1
{
   16a26:	b08b      	sub	sp, #44	; 0x2c
	__ASSERT(params, "invalid parameters\n");
   16a28:	b971      	cbnz	r1, 16a48 <bt_gatt_indicate+0x28>
   16a2a:	4946      	ldr	r1, [pc, #280]	; (16b44 <bt_gatt_indicate+0x124>)
   16a2c:	f640 330d 	movw	r3, #2829	; 0xb0d
   16a30:	4a45      	ldr	r2, [pc, #276]	; (16b48 <bt_gatt_indicate+0x128>)
   16a32:	4846      	ldr	r0, [pc, #280]	; (16b4c <bt_gatt_indicate+0x12c>)
   16a34:	f00e f957 	bl	24ce6 <assert_print>
   16a38:	4845      	ldr	r0, [pc, #276]	; (16b50 <bt_gatt_indicate+0x130>)
   16a3a:	f00e f954 	bl	24ce6 <assert_print>
   16a3e:	f640 310d 	movw	r1, #2829	; 0xb0d
	__ASSERT(params->attr || params->uuid, "invalid parameters\n");
   16a42:	4841      	ldr	r0, [pc, #260]	; (16b48 <bt_gatt_indicate+0x128>)
   16a44:	f00e f948 	bl	24cd8 <assert_post_action>
   16a48:	684b      	ldr	r3, [r1, #4]
   16a4a:	b973      	cbnz	r3, 16a6a <bt_gatt_indicate+0x4a>
   16a4c:	680b      	ldr	r3, [r1, #0]
   16a4e:	b963      	cbnz	r3, 16a6a <bt_gatt_indicate+0x4a>
   16a50:	4940      	ldr	r1, [pc, #256]	; (16b54 <bt_gatt_indicate+0x134>)
   16a52:	f640 330e 	movw	r3, #2830	; 0xb0e
   16a56:	4a3c      	ldr	r2, [pc, #240]	; (16b48 <bt_gatt_indicate+0x128>)
   16a58:	483c      	ldr	r0, [pc, #240]	; (16b4c <bt_gatt_indicate+0x12c>)
   16a5a:	f00e f944 	bl	24ce6 <assert_print>
   16a5e:	483c      	ldr	r0, [pc, #240]	; (16b50 <bt_gatt_indicate+0x130>)
   16a60:	f00e f941 	bl	24ce6 <assert_print>
   16a64:	f640 310e 	movw	r1, #2830	; 0xb0e
   16a68:	e7eb      	b.n	16a42 <bt_gatt_indicate+0x22>
   16a6a:	4b3b      	ldr	r3, [pc, #236]	; (16b58 <bt_gatt_indicate+0x138>)
   16a6c:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   16a70:	075a      	lsls	r2, r3, #29
   16a72:	d561      	bpl.n	16b38 <bt_gatt_indicate+0x118>
	if (conn && conn->state != BT_CONN_CONNECTED) {
   16a74:	b115      	cbz	r5, 16a7c <bt_gatt_indicate+0x5c>
   16a76:	7b6b      	ldrb	r3, [r5, #13]
   16a78:	2b07      	cmp	r3, #7
   16a7a:	d160      	bne.n	16b3e <bt_gatt_indicate+0x11e>
	data.attr = params->attr;
   16a7c:	6860      	ldr	r0, [r4, #4]
   16a7e:	9005      	str	r0, [sp, #20]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16a80:	f7ff fd34 	bl	164ec <bt_gatt_attr_get_handle>
	if (params->uuid) {
   16a84:	6822      	ldr	r2, [r4, #0]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16a86:	f8ad 0018 	strh.w	r0, [sp, #24]
	if (params->uuid) {
   16a8a:	b33a      	cbz	r2, 16adc <bt_gatt_indicate+0xbc>
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16a8c:	a905      	add	r1, sp, #20
   16a8e:	9102      	str	r1, [sp, #8]
   16a90:	4932      	ldr	r1, [pc, #200]	; (16b5c <bt_gatt_indicate+0x13c>)
	found->attr = NULL;
   16a92:	2300      	movs	r3, #0
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16a94:	9101      	str	r1, [sp, #4]
   16a96:	2101      	movs	r1, #1
   16a98:	9100      	str	r1, [sp, #0]
   16a9a:	f64f 71ff 	movw	r1, #65535	; 0xffff
	found->attr = NULL;
   16a9e:	9305      	str	r3, [sp, #20]
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16aa0:	f7ff fd6c 	bl	1657c <bt_gatt_foreach_attr_type>
	return found->attr ? true : false;
   16aa4:	9b05      	ldr	r3, [sp, #20]
		if (!gatt_find_by_uuid(&data, params->uuid)) {
   16aa6:	b91b      	cbnz	r3, 16ab0 <bt_gatt_indicate+0x90>
			return -ENOENT;
   16aa8:	f06f 0001 	mvn.w	r0, #1
}
   16aac:	b00b      	add	sp, #44	; 0x2c
   16aae:	bd30      	pop	{r4, r5, pc}
		params->attr = data.attr;
   16ab0:	6063      	str	r3, [r4, #4]
	if (!bt_uuid_cmp(data.attr->uuid, BT_UUID_GATT_CHRC)) {
   16ab2:	9b05      	ldr	r3, [sp, #20]
   16ab4:	a904      	add	r1, sp, #16
   16ab6:	6818      	ldr	r0, [r3, #0]
   16ab8:	2300      	movs	r3, #0
   16aba:	f88d 3010 	strb.w	r3, [sp, #16]
   16abe:	f642 0303 	movw	r3, #10243	; 0x2803
   16ac2:	f8ad 3012 	strh.w	r3, [sp, #18]
   16ac6:	f00f f9ee 	bl	25ea6 <bt_uuid_cmp>
   16aca:	b970      	cbnz	r0, 16aea <bt_gatt_indicate+0xca>
		struct bt_gatt_chrc *chrc = data.attr->user_data;
   16acc:	9805      	ldr	r0, [sp, #20]
		if (!(chrc->properties & BT_GATT_CHRC_INDICATE)) {
   16ace:	68c3      	ldr	r3, [r0, #12]
   16ad0:	799b      	ldrb	r3, [r3, #6]
   16ad2:	069b      	lsls	r3, r3, #26
   16ad4:	d405      	bmi.n	16ae2 <bt_gatt_indicate+0xc2>
			return -EINVAL;
   16ad6:	f06f 0015 	mvn.w	r0, #21
   16ada:	e7e7      	b.n	16aac <bt_gatt_indicate+0x8c>
		if (!data.handle) {
   16adc:	2800      	cmp	r0, #0
   16ade:	d1e8      	bne.n	16ab2 <bt_gatt_indicate+0x92>
   16ae0:	e7e2      	b.n	16aa8 <bt_gatt_indicate+0x88>
		data.handle = bt_gatt_attr_value_handle(data.attr);
   16ae2:	f010 fc97 	bl	27414 <bt_gatt_attr_value_handle>
   16ae6:	f8ad 0018 	strh.w	r0, [sp, #24]
		return gatt_indicate(conn, data.handle, params);
   16aea:	f8bd 0018 	ldrh.w	r0, [sp, #24]
	if (conn) {
   16aee:	b13d      	cbz	r5, 16b00 <bt_gatt_indicate+0xe0>
		params->_ref = 1;
   16af0:	2301      	movs	r3, #1
		return gatt_indicate(conn, data.handle, params);
   16af2:	4601      	mov	r1, r0
   16af4:	4622      	mov	r2, r4
   16af6:	4628      	mov	r0, r5
		params->_ref = 1;
   16af8:	75a3      	strb	r3, [r4, #22]
		return gatt_indicate(conn, data.handle, params);
   16afa:	f7ff ff11 	bl	16920 <gatt_indicate>
   16afe:	e7d5      	b.n	16aac <bt_gatt_indicate+0x8c>
	data.err = -ENOTCONN;
   16b00:	f06f 037f 	mvn.w	r3, #127	; 0x7f
   16b04:	9307      	str	r3, [sp, #28]
	data.type = BT_GATT_CCC_INDICATE;
   16b06:	2302      	movs	r3, #2
   16b08:	f8ad 3020 	strh.w	r3, [sp, #32]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16b0c:	f642 1302 	movw	r3, #10498	; 0x2902
   16b10:	f8ad 3012 	strh.w	r3, [sp, #18]
   16b14:	ab05      	add	r3, sp, #20
	params->_ref = 0;
   16b16:	75a5      	strb	r5, [r4, #22]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16b18:	9302      	str	r3, [sp, #8]
   16b1a:	4b11      	ldr	r3, [pc, #68]	; (16b60 <bt_gatt_indicate+0x140>)
   16b1c:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16b20:	9301      	str	r3, [sp, #4]
   16b22:	2301      	movs	r3, #1
   16b24:	aa04      	add	r2, sp, #16
   16b26:	9300      	str	r3, [sp, #0]
   16b28:	462b      	mov	r3, r5
	data.ind_params = params;
   16b2a:	9409      	str	r4, [sp, #36]	; 0x24
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16b2c:	f88d 5010 	strb.w	r5, [sp, #16]
   16b30:	f7ff fd24 	bl	1657c <bt_gatt_foreach_attr_type>
	return data.err;
   16b34:	9807      	ldr	r0, [sp, #28]
   16b36:	e7b9      	b.n	16aac <bt_gatt_indicate+0x8c>
		return -EAGAIN;
   16b38:	f06f 000a 	mvn.w	r0, #10
   16b3c:	e7b6      	b.n	16aac <bt_gatt_indicate+0x8c>
		return -ENOTCONN;
   16b3e:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   16b42:	e7b3      	b.n	16aac <bt_gatt_indicate+0x8c>
   16b44:	0002ec44 	.word	0x0002ec44
   16b48:	0002eb1b 	.word	0x0002eb1b
   16b4c:	0002b6a9 	.word	0x0002b6a9
   16b50:	0002ec4b 	.word	0x0002ec4b
   16b54:	0002ec61 	.word	0x0002ec61
   16b58:	200080cc 	.word	0x200080cc
   16b5c:	00027187 	.word	0x00027187
   16b60:	00016f29 	.word	0x00016f29

00016b64 <sc_process>:
{
   16b64:	b537      	push	{r0, r1, r2, r4, r5, lr}
   16b66:	4603      	mov	r3, r0
	__ASSERT(!atomic_test_bit(sc->flags, SC_INDICATE_PENDING),
   16b68:	f1a0 0120 	sub.w	r1, r0, #32
   16b6c:	f100 0430 	add.w	r4, r0, #48	; 0x30
   16b70:	e8d4 2faf 	lda	r2, [r4]
   16b74:	f3c2 0040 	ubfx	r0, r2, #1, #1
   16b78:	0792      	lsls	r2, r2, #30
   16b7a:	d50e      	bpl.n	16b9a <sc_process+0x36>
   16b7c:	4919      	ldr	r1, [pc, #100]	; (16be4 <sc_process+0x80>)
   16b7e:	f240 439a 	movw	r3, #1178	; 0x49a
   16b82:	4a19      	ldr	r2, [pc, #100]	; (16be8 <sc_process+0x84>)
   16b84:	4819      	ldr	r0, [pc, #100]	; (16bec <sc_process+0x88>)
   16b86:	f00e f8ae 	bl	24ce6 <assert_print>
   16b8a:	4819      	ldr	r0, [pc, #100]	; (16bf0 <sc_process+0x8c>)
   16b8c:	f00e f8ab 	bl	24ce6 <assert_print>
   16b90:	f240 419a 	movw	r1, #1178	; 0x49a
   16b94:	4814      	ldr	r0, [pc, #80]	; (16be8 <sc_process+0x84>)
   16b96:	f00e f89f 	bl	24cd8 <assert_post_action>
	sc_range[0] = sys_cpu_to_le16(sc->start);
   16b9a:	f853 2c08 	ldr.w	r2, [r3, #-8]
   16b9e:	9201      	str	r2, [sp, #4]
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   16ba0:	e8d4 2fef 	ldaex	r2, [r4]
   16ba4:	f022 0201 	bic.w	r2, r2, #1
   16ba8:	e8c4 2fe5 	stlex	r5, r2, [r4]
   16bac:	2d00      	cmp	r5, #0
   16bae:	d1f7      	bne.n	16ba0 <sc_process+0x3c>
	sc->params.attr = &_1_gatt_svc.attrs[2];
   16bb0:	4a10      	ldr	r2, [pc, #64]	; (16bf4 <sc_process+0x90>)
	sc->start = 0U;
   16bb2:	f823 0c08 	strh.w	r0, [r3, #-8]
	sc->params.attr = &_1_gatt_svc.attrs[2];
   16bb6:	f843 2c1c 	str.w	r2, [r3, #-28]
	sc->params.func = sc_indicate_rsp;
   16bba:	4a0f      	ldr	r2, [pc, #60]	; (16bf8 <sc_process+0x94>)
	sc->end = 0U;
   16bbc:	f823 0c06 	strh.w	r0, [r3, #-6]
	sc->params.func = sc_indicate_rsp;
   16bc0:	f843 2c18 	str.w	r2, [r3, #-24]
	sc->params.data = &sc_range[0];
   16bc4:	aa01      	add	r2, sp, #4
   16bc6:	f843 2c10 	str.w	r2, [r3, #-16]
	sc->params.len = sizeof(sc_range);
   16bca:	2204      	movs	r2, #4
   16bcc:	f823 2c0c 	strh.w	r2, [r3, #-12]
	if (bt_gatt_indicate(NULL, &sc->params)) {
   16bd0:	f7ff ff26 	bl	16a20 <bt_gatt_indicate>
   16bd4:	b918      	cbnz	r0, 16bde <sc_process+0x7a>
	atomic_set_bit(sc->flags, SC_INDICATE_PENDING);
   16bd6:	2101      	movs	r1, #1
   16bd8:	4620      	mov	r0, r4
   16bda:	f010 fbf7 	bl	273cc <atomic_set_bit>
}
   16bde:	b003      	add	sp, #12
   16be0:	bd30      	pop	{r4, r5, pc}
   16be2:	bf00      	nop
   16be4:	0002ec7e 	.word	0x0002ec7e
   16be8:	0002eb1b 	.word	0x0002eb1b
   16bec:	0002b6a9 	.word	0x0002b6a9
   16bf0:	0002ecaf 	.word	0x0002ecaf
   16bf4:	0002b148 	.word	0x0002b148
   16bf8:	000163cd 	.word	0x000163cd

00016bfc <update_ccc>:
{
   16bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (attr->write != bt_gatt_attr_write_ccc) {
   16c00:	4b3e      	ldr	r3, [pc, #248]	; (16cfc <update_ccc+0x100>)
{
   16c02:	4617      	mov	r7, r2
	struct bt_conn *conn = data->conn;
   16c04:	6814      	ldr	r4, [r2, #0]
	if (attr->write != bt_gatt_attr_write_ccc) {
   16c06:	6882      	ldr	r2, [r0, #8]
{
   16c08:	4605      	mov	r5, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   16c0a:	429a      	cmp	r2, r3
{
   16c0c:	b086      	sub	sp, #24
	if (attr->write != bt_gatt_attr_write_ccc) {
   16c0e:	d170      	bne.n	16cf2 <update_ccc+0xf6>
	ccc = attr->user_data;
   16c10:	f8d0 800c 	ldr.w	r8, [r0, #12]
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16c14:	f108 0601 	add.w	r6, r8, #1
   16c18:	f108 0915 	add.w	r9, r8, #21
		if (!cfg->value ||
   16c1c:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   16c20:	b1d3      	cbz	r3, 16c58 <update_ccc+0x5c>
		    !bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   16c22:	4632      	mov	r2, r6
   16c24:	4620      	mov	r0, r4
   16c26:	f816 1c01 	ldrb.w	r1, [r6, #-1]
   16c2a:	f00f fd64 	bl	266f6 <bt_conn_is_peer_addr_le>
		if (!cfg->value ||
   16c2e:	b198      	cbz	r0, 16c58 <update_ccc+0x5c>
		err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_WRITE_MASK);
   16c30:	f44f 7295 	mov.w	r2, #298	; 0x12a
   16c34:	4629      	mov	r1, r5
   16c36:	4620      	mov	r0, r4
   16c38:	f010 fc40 	bl	274bc <bt_gatt_check_perm>
		if (err) {
   16c3c:	b308      	cbz	r0, 16c82 <update_ccc+0x86>
			if (err == BT_ATT_ERR_WRITE_NOT_PERMITTED) {
   16c3e:	2803      	cmp	r0, #3
   16c40:	d10e      	bne.n	16c60 <update_ccc+0x64>
				LOG_WRN("CCC %p not writable", attr);
   16c42:	4b2f      	ldr	r3, [pc, #188]	; (16d00 <update_ccc+0x104>)
   16c44:	2202      	movs	r2, #2
   16c46:	9302      	str	r3, [sp, #8]
   16c48:	2300      	movs	r3, #0
   16c4a:	492e      	ldr	r1, [pc, #184]	; (16d04 <update_ccc+0x108>)
   16c4c:	4618      	mov	r0, r3
   16c4e:	e9cd 3300 	strd	r3, r3, [sp]
   16c52:	9503      	str	r5, [sp, #12]
   16c54:	f010 fb8a 	bl	2736c <z_log_msg_runtime_create.constprop.0>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16c58:	360a      	adds	r6, #10
   16c5a:	454e      	cmp	r6, r9
   16c5c:	d1de      	bne.n	16c1c <update_ccc+0x20>
   16c5e:	e048      	b.n	16cf2 <update_ccc+0xf6>
			sec = BT_SECURITY_L2;
   16c60:	2805      	cmp	r0, #5
			    bt_conn_get_security(conn) < sec) {
   16c62:	4620      	mov	r0, r4
			sec = BT_SECURITY_L2;
   16c64:	bf0c      	ite	eq
   16c66:	f04f 0a03 	moveq.w	sl, #3
   16c6a:	f04f 0a02 	movne.w	sl, #2
			    bt_conn_get_security(conn) < sec) {
   16c6e:	f00f fd40 	bl	266f2 <bt_conn_get_security>
			if (IS_ENABLED(CONFIG_BT_SMP) &&
   16c72:	4582      	cmp	sl, r0
   16c74:	d905      	bls.n	16c82 <update_ccc+0x86>
				if (data->sec < sec) {
   16c76:	793b      	ldrb	r3, [r7, #4]
   16c78:	4553      	cmp	r3, sl
   16c7a:	d2ed      	bcs.n	16c58 <update_ccc+0x5c>
					data->sec = sec;
   16c7c:	f887 a004 	strb.w	sl, [r7, #4]
   16c80:	e7ea      	b.n	16c58 <update_ccc+0x5c>
		gatt_ccc_changed(attr, ccc);
   16c82:	4641      	mov	r1, r8
   16c84:	4628      	mov	r0, r5
   16c86:	f010 fa5d 	bl	27144 <gatt_ccc_changed>
		if (IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED) &&
   16c8a:	4b1f      	ldr	r3, [pc, #124]	; (16d08 <update_ccc+0x10c>)
   16c8c:	4598      	cmp	r8, r3
   16c8e:	d130      	bne.n	16cf2 <update_ccc+0xf6>
	cfg = find_sc_cfg(conn->id, &conn->le.dst);
   16c90:	7a20      	ldrb	r0, [r4, #8]
   16c92:	f104 0190 	add.w	r1, r4, #144	; 0x90
   16c96:	f7ff f9e7 	bl	16068 <find_sc_cfg>
	if (!cfg) {
   16c9a:	b350      	cbz	r0, 16cf2 <update_ccc+0xf6>
	if (!(cfg->data.start || cfg->data.end)) {
   16c9c:	8902      	ldrh	r2, [r0, #8]
   16c9e:	8943      	ldrh	r3, [r0, #10]
   16ca0:	ea52 0103 	orrs.w	r1, r2, r3
   16ca4:	d025      	beq.n	16cf2 <update_ccc+0xf6>
	index = bt_conn_index(conn);
   16ca6:	4620      	mov	r0, r4
	sc_range[0] = sys_cpu_to_le16(cfg->data.start);
   16ca8:	f8ad 2014 	strh.w	r2, [sp, #20]
	sc_range[1] = sys_cpu_to_le16(cfg->data.end);
   16cac:	f8ad 3016 	strh.w	r3, [sp, #22]
	index = bt_conn_index(conn);
   16cb0:	f7fd fb56 	bl	14360 <bt_conn_index>
	sc_restore_params[index].attr = &_1_gatt_svc.attrs[2];
   16cb4:	2318      	movs	r3, #24
   16cb6:	4915      	ldr	r1, [pc, #84]	; (16d0c <update_ccc+0x110>)
   16cb8:	4a15      	ldr	r2, [pc, #84]	; (16d10 <update_ccc+0x114>)
   16cba:	fb03 1300 	mla	r3, r3, r0, r1
   16cbe:	605a      	str	r2, [r3, #4]
	sc_restore_params[index].func = sc_restore_rsp;
   16cc0:	4a14      	ldr	r2, [pc, #80]	; (16d14 <update_ccc+0x118>)
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   16cc2:	b200      	sxth	r0, r0
	sc_restore_params[index].func = sc_restore_rsp;
   16cc4:	609a      	str	r2, [r3, #8]
	sc_restore_params[index].data = &sc_range[0];
   16cc6:	aa05      	add	r2, sp, #20
   16cc8:	611a      	str	r2, [r3, #16]
	sc_restore_params[index].len = sizeof(sc_range);
   16cca:	2204      	movs	r2, #4
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   16ccc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   16cd0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
	sc_restore_params[index].len = sizeof(sc_range);
   16cd4:	829a      	strh	r2, [r3, #20]
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   16cd6:	4620      	mov	r0, r4
   16cd8:	f7ff fea2 	bl	16a20 <bt_gatt_indicate>
   16cdc:	b148      	cbz	r0, 16cf2 <update_ccc+0xf6>
		LOG_ERR("SC restore indication failed");
   16cde:	4b0e      	ldr	r3, [pc, #56]	; (16d18 <update_ccc+0x11c>)
   16ce0:	2201      	movs	r2, #1
   16ce2:	9302      	str	r3, [sp, #8]
   16ce4:	2300      	movs	r3, #0
   16ce6:	4907      	ldr	r1, [pc, #28]	; (16d04 <update_ccc+0x108>)
   16ce8:	4618      	mov	r0, r3
   16cea:	e9cd 3300 	strd	r3, r3, [sp]
   16cee:	f010 fb3d 	bl	2736c <z_log_msg_runtime_create.constprop.0>
}
   16cf2:	2001      	movs	r0, #1
   16cf4:	b006      	add	sp, #24
   16cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   16cfa:	bf00      	nop
   16cfc:	0001611d 	.word	0x0001611d
   16d00:	0002ecca 	.word	0x0002ecca
   16d04:	0002a700 	.word	0x0002a700
   16d08:	20008508 	.word	0x20008508
   16d0c:	20021168 	.word	0x20021168
   16d10:	0002b148 	.word	0x0002b148
   16d14:	000273e1 	.word	0x000273e1
   16d18:	0002ecde 	.word	0x0002ecde

00016d1c <gatt_notify>:
{
   16d1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   16d20:	4614      	mov	r4, r2
   16d22:	4688      	mov	r8, r1
   16d24:	b085      	sub	sp, #20
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16d26:	2294      	movs	r2, #148	; 0x94
   16d28:	6861      	ldr	r1, [r4, #4]
{
   16d2a:	4606      	mov	r6, r0
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16d2c:	f010 fbc6 	bl	274bc <bt_gatt_check_perm>
   16d30:	b170      	cbz	r0, 16d50 <gatt_notify+0x34>
		LOG_WRN("Link is not encrypted");
   16d32:	4b2a      	ldr	r3, [pc, #168]	; (16ddc <gatt_notify+0xc0>)
   16d34:	2202      	movs	r2, #2
   16d36:	9302      	str	r3, [sp, #8]
   16d38:	2300      	movs	r3, #0
   16d3a:	4929      	ldr	r1, [pc, #164]	; (16de0 <gatt_notify+0xc4>)
   16d3c:	4618      	mov	r0, r3
   16d3e:	e9cd 3300 	strd	r3, r3, [sp]
   16d42:	f010 fb13 	bl	2736c <z_log_msg_runtime_create.constprop.0>
		return -EPERM;
   16d46:	f04f 30ff 	mov.w	r0, #4294967295
}
   16d4a:	b005      	add	sp, #20
   16d4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (!bt_gatt_is_subscribed(conn, params->attr, BT_GATT_CCC_NOTIFY)) {
   16d50:	2201      	movs	r2, #1
   16d52:	4630      	mov	r0, r6
   16d54:	6861      	ldr	r1, [r4, #4]
   16d56:	f7ff fd0f 	bl	16778 <bt_gatt_is_subscribed>
   16d5a:	4603      	mov	r3, r0
   16d5c:	b950      	cbnz	r0, 16d74 <gatt_notify+0x58>
			LOG_WRN("Device is not subscribed to characteristic");
   16d5e:	4a21      	ldr	r2, [pc, #132]	; (16de4 <gatt_notify+0xc8>)
   16d60:	9000      	str	r0, [sp, #0]
   16d62:	e9cd 0201 	strd	r0, r2, [sp, #4]
   16d66:	491e      	ldr	r1, [pc, #120]	; (16de0 <gatt_notify+0xc4>)
   16d68:	2202      	movs	r2, #2
   16d6a:	f010 faff 	bl	2736c <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   16d6e:	f06f 0015 	mvn.w	r0, #21
   16d72:	e7ea      	b.n	16d4a <gatt_notify+0x2e>
				sizeof(*nfy) + params->len);
   16d74:	89a2      	ldrh	r2, [r4, #12]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_NOTIFY,
   16d76:	211b      	movs	r1, #27
   16d78:	4630      	mov	r0, r6
   16d7a:	3202      	adds	r2, #2
   16d7c:	f7fe fce8 	bl	15750 <bt_att_create_pdu>
	if (!buf) {
   16d80:	4605      	mov	r5, r0
   16d82:	b958      	cbnz	r0, 16d9c <gatt_notify+0x80>
		LOG_WRN("No buffer available to send notification");
   16d84:	4b18      	ldr	r3, [pc, #96]	; (16de8 <gatt_notify+0xcc>)
   16d86:	9000      	str	r0, [sp, #0]
   16d88:	e9cd 0301 	strd	r0, r3, [sp, #4]
   16d8c:	2202      	movs	r2, #2
   16d8e:	4603      	mov	r3, r0
   16d90:	4913      	ldr	r1, [pc, #76]	; (16de0 <gatt_notify+0xc4>)
   16d92:	f010 faeb 	bl	2736c <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   16d96:	f06f 000b 	mvn.w	r0, #11
   16d9a:	e7d6      	b.n	16d4a <gatt_notify+0x2e>
   16d9c:	f100 090c 	add.w	r9, r0, #12
   16da0:	2102      	movs	r1, #2
   16da2:	4648      	mov	r0, r9
   16da4:	f002 fbfc 	bl	195a0 <net_buf_simple_add>
	nfy->handle = sys_cpu_to_le16(handle);
   16da8:	4607      	mov	r7, r0
   16daa:	f827 8b02 	strh.w	r8, [r7], #2
   16dae:	89a1      	ldrh	r1, [r4, #12]
   16db0:	4648      	mov	r0, r9
   16db2:	f002 fbf5 	bl	195a0 <net_buf_simple_add>
   16db6:	89a2      	ldrh	r2, [r4, #12]
   16db8:	68a1      	ldr	r1, [r4, #8]
   16dba:	4638      	mov	r0, r7
   16dbc:	f012 fcf9 	bl	297b2 <memcpy>
	bt_att_set_tx_meta_data(buf, params->func, params->user_data, BT_ATT_CHAN_OPT(params));
   16dc0:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
   16dc4:	4628      	mov	r0, r5
   16dc6:	2301      	movs	r3, #1
   16dc8:	f010 f9b2 	bl	27130 <bt_att_set_tx_meta_data>
	return bt_att_send(conn, buf);
   16dcc:	4629      	mov	r1, r5
   16dce:	4630      	mov	r0, r6
}
   16dd0:	b005      	add	sp, #20
   16dd2:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return bt_att_send(conn, buf);
   16dd6:	f7ff b885 	b.w	15ee4 <bt_att_send>
   16dda:	bf00      	nop
   16ddc:	0002ebdc 	.word	0x0002ebdc
   16de0:	0002a700 	.word	0x0002a700
   16de4:	0002ebf2 	.word	0x0002ebf2
   16de8:	0002ecfb 	.word	0x0002ecfb

00016dec <bt_gatt_notify_cb>:
{
   16dec:	b530      	push	{r4, r5, lr}
   16dee:	4605      	mov	r5, r0
	__ASSERT(params, "invalid parameters\n");
   16df0:	460c      	mov	r4, r1
{
   16df2:	b08b      	sub	sp, #44	; 0x2c
	__ASSERT(params, "invalid parameters\n");
   16df4:	b971      	cbnz	r1, 16e14 <bt_gatt_notify_cb+0x28>
   16df6:	4944      	ldr	r1, [pc, #272]	; (16f08 <bt_gatt_notify_cb+0x11c>)
   16df8:	f640 232d 	movw	r3, #2605	; 0xa2d
   16dfc:	4a43      	ldr	r2, [pc, #268]	; (16f0c <bt_gatt_notify_cb+0x120>)
   16dfe:	4844      	ldr	r0, [pc, #272]	; (16f10 <bt_gatt_notify_cb+0x124>)
   16e00:	f00d ff71 	bl	24ce6 <assert_print>
   16e04:	4843      	ldr	r0, [pc, #268]	; (16f14 <bt_gatt_notify_cb+0x128>)
   16e06:	f00d ff6e 	bl	24ce6 <assert_print>
   16e0a:	f640 212d 	movw	r1, #2605	; 0xa2d
	__ASSERT(params->attr || params->uuid, "invalid parameters\n");
   16e0e:	483f      	ldr	r0, [pc, #252]	; (16f0c <bt_gatt_notify_cb+0x120>)
   16e10:	f00d ff62 	bl	24cd8 <assert_post_action>
   16e14:	684b      	ldr	r3, [r1, #4]
   16e16:	b973      	cbnz	r3, 16e36 <bt_gatt_notify_cb+0x4a>
   16e18:	680b      	ldr	r3, [r1, #0]
   16e1a:	b963      	cbnz	r3, 16e36 <bt_gatt_notify_cb+0x4a>
   16e1c:	493e      	ldr	r1, [pc, #248]	; (16f18 <bt_gatt_notify_cb+0x12c>)
   16e1e:	f640 232e 	movw	r3, #2606	; 0xa2e
   16e22:	4a3a      	ldr	r2, [pc, #232]	; (16f0c <bt_gatt_notify_cb+0x120>)
   16e24:	483a      	ldr	r0, [pc, #232]	; (16f10 <bt_gatt_notify_cb+0x124>)
   16e26:	f00d ff5e 	bl	24ce6 <assert_print>
   16e2a:	483a      	ldr	r0, [pc, #232]	; (16f14 <bt_gatt_notify_cb+0x128>)
   16e2c:	f00d ff5b 	bl	24ce6 <assert_print>
   16e30:	f640 212e 	movw	r1, #2606	; 0xa2e
   16e34:	e7eb      	b.n	16e0e <bt_gatt_notify_cb+0x22>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   16e36:	4b39      	ldr	r3, [pc, #228]	; (16f1c <bt_gatt_notify_cb+0x130>)
   16e38:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   16e3c:	075a      	lsls	r2, r3, #29
   16e3e:	d55d      	bpl.n	16efc <bt_gatt_notify_cb+0x110>
	if (conn && conn->state != BT_CONN_CONNECTED) {
   16e40:	b115      	cbz	r5, 16e48 <bt_gatt_notify_cb+0x5c>
   16e42:	7b6b      	ldrb	r3, [r5, #13]
   16e44:	2b07      	cmp	r3, #7
   16e46:	d15c      	bne.n	16f02 <bt_gatt_notify_cb+0x116>
	data.attr = params->attr;
   16e48:	6860      	ldr	r0, [r4, #4]
   16e4a:	9005      	str	r0, [sp, #20]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16e4c:	f7ff fb4e 	bl	164ec <bt_gatt_attr_get_handle>
	if (params->uuid) {
   16e50:	6822      	ldr	r2, [r4, #0]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16e52:	f8ad 0018 	strh.w	r0, [sp, #24]
	if (params->uuid) {
   16e56:	b33a      	cbz	r2, 16ea8 <bt_gatt_notify_cb+0xbc>
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16e58:	a905      	add	r1, sp, #20
   16e5a:	9102      	str	r1, [sp, #8]
   16e5c:	4930      	ldr	r1, [pc, #192]	; (16f20 <bt_gatt_notify_cb+0x134>)
	found->attr = NULL;
   16e5e:	2300      	movs	r3, #0
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16e60:	9101      	str	r1, [sp, #4]
   16e62:	2101      	movs	r1, #1
   16e64:	9100      	str	r1, [sp, #0]
   16e66:	f64f 71ff 	movw	r1, #65535	; 0xffff
	found->attr = NULL;
   16e6a:	9305      	str	r3, [sp, #20]
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16e6c:	f7ff fb86 	bl	1657c <bt_gatt_foreach_attr_type>
	return found->attr ? true : false;
   16e70:	9b05      	ldr	r3, [sp, #20]
		if (!gatt_find_by_uuid(&data, params->uuid)) {
   16e72:	b91b      	cbnz	r3, 16e7c <bt_gatt_notify_cb+0x90>
			return -ENOENT;
   16e74:	f06f 0001 	mvn.w	r0, #1
}
   16e78:	b00b      	add	sp, #44	; 0x2c
   16e7a:	bd30      	pop	{r4, r5, pc}
		params->attr = data.attr;
   16e7c:	6063      	str	r3, [r4, #4]
	if (!bt_uuid_cmp(data.attr->uuid, BT_UUID_GATT_CHRC)) {
   16e7e:	9b05      	ldr	r3, [sp, #20]
   16e80:	a904      	add	r1, sp, #16
   16e82:	6818      	ldr	r0, [r3, #0]
   16e84:	2300      	movs	r3, #0
   16e86:	f88d 3010 	strb.w	r3, [sp, #16]
   16e8a:	f642 0303 	movw	r3, #10243	; 0x2803
   16e8e:	f8ad 3012 	strh.w	r3, [sp, #18]
   16e92:	f00f f808 	bl	25ea6 <bt_uuid_cmp>
   16e96:	b970      	cbnz	r0, 16eb6 <bt_gatt_notify_cb+0xca>
		struct bt_gatt_chrc *chrc = data.attr->user_data;
   16e98:	9805      	ldr	r0, [sp, #20]
		if (!(chrc->properties & BT_GATT_CHRC_NOTIFY)) {
   16e9a:	68c3      	ldr	r3, [r0, #12]
   16e9c:	799b      	ldrb	r3, [r3, #6]
   16e9e:	06db      	lsls	r3, r3, #27
   16ea0:	d405      	bmi.n	16eae <bt_gatt_notify_cb+0xc2>
			return -EINVAL;
   16ea2:	f06f 0015 	mvn.w	r0, #21
   16ea6:	e7e7      	b.n	16e78 <bt_gatt_notify_cb+0x8c>
		if (!data.handle) {
   16ea8:	2800      	cmp	r0, #0
   16eaa:	d1e8      	bne.n	16e7e <bt_gatt_notify_cb+0x92>
   16eac:	e7e2      	b.n	16e74 <bt_gatt_notify_cb+0x88>
		data.handle = bt_gatt_attr_value_handle(data.attr);
   16eae:	f010 fab1 	bl	27414 <bt_gatt_attr_value_handle>
   16eb2:	f8ad 0018 	strh.w	r0, [sp, #24]
		return gatt_notify(conn, data.handle, params);
   16eb6:	f8bd 0018 	ldrh.w	r0, [sp, #24]
	if (conn) {
   16eba:	b12d      	cbz	r5, 16ec8 <bt_gatt_notify_cb+0xdc>
		return gatt_notify(conn, data.handle, params);
   16ebc:	4601      	mov	r1, r0
   16ebe:	4622      	mov	r2, r4
   16ec0:	4628      	mov	r0, r5
   16ec2:	f7ff ff2b 	bl	16d1c <gatt_notify>
   16ec6:	e7d7      	b.n	16e78 <bt_gatt_notify_cb+0x8c>
	data.err = -ENOTCONN;
   16ec8:	f06f 037f 	mvn.w	r3, #127	; 0x7f
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16ecc:	f642 1202 	movw	r2, #10498	; 0x2902
	data.err = -ENOTCONN;
   16ed0:	9307      	str	r3, [sp, #28]
	data.type = BT_GATT_CCC_NOTIFY;
   16ed2:	2301      	movs	r3, #1
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16ed4:	f8ad 2012 	strh.w	r2, [sp, #18]
   16ed8:	aa05      	add	r2, sp, #20
   16eda:	9202      	str	r2, [sp, #8]
   16edc:	4a11      	ldr	r2, [pc, #68]	; (16f24 <bt_gatt_notify_cb+0x138>)
	data.type = BT_GATT_CCC_NOTIFY;
   16ede:	f8ad 3020 	strh.w	r3, [sp, #32]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16ee2:	e9cd 3200 	strd	r3, r2, [sp]
   16ee6:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16eea:	462b      	mov	r3, r5
   16eec:	aa04      	add	r2, sp, #16
	data.nfy_params = params;
   16eee:	9409      	str	r4, [sp, #36]	; 0x24
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16ef0:	f88d 5010 	strb.w	r5, [sp, #16]
   16ef4:	f7ff fb42 	bl	1657c <bt_gatt_foreach_attr_type>
	return data.err;
   16ef8:	9807      	ldr	r0, [sp, #28]
   16efa:	e7bd      	b.n	16e78 <bt_gatt_notify_cb+0x8c>
		return -EAGAIN;
   16efc:	f06f 000a 	mvn.w	r0, #10
   16f00:	e7ba      	b.n	16e78 <bt_gatt_notify_cb+0x8c>
		return -ENOTCONN;
   16f02:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   16f06:	e7b7      	b.n	16e78 <bt_gatt_notify_cb+0x8c>
   16f08:	0002ec44 	.word	0x0002ec44
   16f0c:	0002eb1b 	.word	0x0002eb1b
   16f10:	0002b6a9 	.word	0x0002b6a9
   16f14:	0002ec4b 	.word	0x0002ec4b
   16f18:	0002ec61 	.word	0x0002ec61
   16f1c:	200080cc 	.word	0x200080cc
   16f20:	00027187 	.word	0x00027187
   16f24:	00016f29 	.word	0x00016f29

00016f28 <notify_cb>:
{
   16f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (attr->write != bt_gatt_attr_write_ccc) {
   16f2c:	4b46      	ldr	r3, [pc, #280]	; (17048 <notify_cb+0x120>)
{
   16f2e:	4615      	mov	r5, r2
	if (attr->write != bt_gatt_attr_write_ccc) {
   16f30:	6882      	ldr	r2, [r0, #8]
{
   16f32:	4680      	mov	r8, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   16f34:	429a      	cmp	r2, r3
{
   16f36:	b085      	sub	sp, #20
	if (attr->write != bt_gatt_attr_write_ccc) {
   16f38:	d136      	bne.n	16fa8 <notify_cb+0x80>
	ccc = attr->user_data;
   16f3a:	f8d0 a00c 	ldr.w	sl, [r0, #12]
	if (IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED) && ccc == &sc_ccc) {
   16f3e:	4b43      	ldr	r3, [pc, #268]	; (1704c <notify_cb+0x124>)
   16f40:	459a      	cmp	sl, r3
   16f42:	d119      	bne.n	16f78 <notify_cb+0x50>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16f44:	2600      	movs	r6, #0
   16f46:	4c42      	ldr	r4, [pc, #264]	; (17050 <notify_cb+0x128>)
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   16f48:	4f42      	ldr	r7, [pc, #264]	; (17054 <notify_cb+0x12c>)
   16f4a:	4639      	mov	r1, r7
   16f4c:	4620      	mov	r0, r4
   16f4e:	f010 f971 	bl	27234 <bt_addr_le_eq>
   16f52:	b978      	cbnz	r0, 16f74 <notify_cb+0x4c>
			conn = bt_conn_lookup_state_le(cfg->id, &cfg->peer,
   16f54:	2207      	movs	r2, #7
   16f56:	4621      	mov	r1, r4
   16f58:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   16f5c:	f7fd fbf0 	bl	14740 <bt_conn_lookup_state_le>
			if (!conn) {
   16f60:	bb38      	cbnz	r0, 16fb2 <notify_cb+0x8a>
				sc = (struct sc_data *)data->ind_params->data;
   16f62:	692b      	ldr	r3, [r5, #16]
				sc_save(cfg->id, &cfg->peer,
   16f64:	4621      	mov	r1, r4
				sc = (struct sc_data *)data->ind_params->data;
   16f66:	691a      	ldr	r2, [r3, #16]
				sc_save(cfg->id, &cfg->peer,
   16f68:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   16f6c:	8853      	ldrh	r3, [r2, #2]
   16f6e:	8812      	ldrh	r2, [r2, #0]
   16f70:	f7ff f94c 	bl	1620c <sc_save>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16f74:	340c      	adds	r4, #12
   16f76:	b1d6      	cbz	r6, 16fae <notify_cb+0x86>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16f78:	f10a 0601 	add.w	r6, sl, #1
   16f7c:	f10a 0b15 	add.w	fp, sl, #21
		if (cfg->value != data->type) {
   16f80:	f8b6 2007 	ldrh.w	r2, [r6, #7]
   16f84:	89ab      	ldrh	r3, [r5, #12]
   16f86:	429a      	cmp	r2, r3
   16f88:	d10b      	bne.n	16fa2 <notify_cb+0x7a>
		conn = bt_conn_lookup_addr_le(cfg->id, &cfg->peer);
   16f8a:	4631      	mov	r1, r6
   16f8c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
   16f90:	f7fd fb96 	bl	146c0 <bt_conn_lookup_addr_le>
		if (!conn) {
   16f94:	4604      	mov	r4, r0
   16f96:	b120      	cbz	r0, 16fa2 <notify_cb+0x7a>
		if (conn->state != BT_CONN_CONNECTED) {
   16f98:	7b43      	ldrb	r3, [r0, #13]
   16f9a:	2b07      	cmp	r3, #7
   16f9c:	d00c      	beq.n	16fb8 <notify_cb+0x90>
			bt_conn_unref(conn);
   16f9e:	f7fd f8c3 	bl	14128 <bt_conn_unref>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16fa2:	360a      	adds	r6, #10
   16fa4:	45b3      	cmp	fp, r6
   16fa6:	d1eb      	bne.n	16f80 <notify_cb+0x58>
		return BT_GATT_ITER_CONTINUE;
   16fa8:	f04f 0901 	mov.w	r9, #1
   16fac:	e048      	b.n	17040 <notify_cb+0x118>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16fae:	2601      	movs	r6, #1
   16fb0:	e7cb      	b.n	16f4a <notify_cb+0x22>
			bt_conn_unref(conn);
   16fb2:	f7fd f8b9 	bl	14128 <bt_conn_unref>
   16fb6:	e7dd      	b.n	16f74 <notify_cb+0x4c>
		if (ccc->cfg_match && !ccc->cfg_match(conn, attr)) {
   16fb8:	f8da 3020 	ldr.w	r3, [sl, #32]
   16fbc:	b123      	cbz	r3, 16fc8 <notify_cb+0xa0>
   16fbe:	4641      	mov	r1, r8
   16fc0:	4798      	blx	r3
   16fc2:	b908      	cbnz	r0, 16fc8 <notify_cb+0xa0>
			bt_conn_unref(conn);
   16fc4:	4620      	mov	r0, r4
   16fc6:	e7ea      	b.n	16f9e <notify_cb+0x76>
		if (bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16fc8:	2294      	movs	r2, #148	; 0x94
   16fca:	4641      	mov	r1, r8
   16fcc:	4620      	mov	r0, r4
   16fce:	f010 fa75 	bl	274bc <bt_gatt_check_perm>
   16fd2:	4681      	mov	r9, r0
   16fd4:	b150      	cbz	r0, 16fec <notify_cb+0xc4>
			LOG_WRN("Link is not encrypted");
   16fd6:	4b20      	ldr	r3, [pc, #128]	; (17058 <notify_cb+0x130>)
   16fd8:	2202      	movs	r2, #2
   16fda:	9302      	str	r3, [sp, #8]
   16fdc:	2300      	movs	r3, #0
   16fde:	491f      	ldr	r1, [pc, #124]	; (1705c <notify_cb+0x134>)
   16fe0:	4618      	mov	r0, r3
   16fe2:	e9cd 3300 	strd	r3, r3, [sp]
   16fe6:	f010 f9c1 	bl	2736c <z_log_msg_runtime_create.constprop.0>
			bt_conn_unref(conn);
   16fea:	e7eb      	b.n	16fc4 <notify_cb+0x9c>
		if ((data->type == BT_GATT_CCC_INDICATE) &&
   16fec:	89ab      	ldrh	r3, [r5, #12]
   16fee:	2b02      	cmp	r3, #2
   16ff0:	d115      	bne.n	1701e <notify_cb+0xf6>
   16ff2:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   16ff6:	079a      	lsls	r2, r3, #30
   16ff8:	d405      	bmi.n	17006 <notify_cb+0xde>
		bt_conn_unref(conn);
   16ffa:	4620      	mov	r0, r4
   16ffc:	f7fd f894 	bl	14128 <bt_conn_unref>
		data->err = 0;
   17000:	2300      	movs	r3, #0
   17002:	60ab      	str	r3, [r5, #8]
   17004:	e7cd      	b.n	16fa2 <notify_cb+0x7a>
			err = gatt_indicate(conn, data->handle, data->ind_params);
   17006:	4620      	mov	r0, r4
   17008:	692a      	ldr	r2, [r5, #16]
   1700a:	88a9      	ldrh	r1, [r5, #4]
   1700c:	f7ff fc88 	bl	16920 <gatt_indicate>
			if (err == 0) {
   17010:	4607      	mov	r7, r0
   17012:	b980      	cbnz	r0, 17036 <notify_cb+0x10e>
				data->ind_params->_ref++;
   17014:	692a      	ldr	r2, [r5, #16]
   17016:	7d93      	ldrb	r3, [r2, #22]
   17018:	3301      	adds	r3, #1
   1701a:	7593      	strb	r3, [r2, #22]
		bt_conn_unref(conn);
   1701c:	e7ed      	b.n	16ffa <notify_cb+0xd2>
		} else if ((data->type == BT_GATT_CCC_NOTIFY) &&
   1701e:	2b01      	cmp	r3, #1
   17020:	d1eb      	bne.n	16ffa <notify_cb+0xd2>
   17022:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   17026:	07db      	lsls	r3, r3, #31
   17028:	d5e7      	bpl.n	16ffa <notify_cb+0xd2>
			err = gatt_notify(conn, data->handle, data->nfy_params);
   1702a:	4620      	mov	r0, r4
   1702c:	692a      	ldr	r2, [r5, #16]
   1702e:	88a9      	ldrh	r1, [r5, #4]
   17030:	f7ff fe74 	bl	16d1c <gatt_notify>
   17034:	4607      	mov	r7, r0
		bt_conn_unref(conn);
   17036:	4620      	mov	r0, r4
   17038:	f7fd f876 	bl	14128 <bt_conn_unref>
		if (err < 0) {
   1703c:	2f00      	cmp	r7, #0
   1703e:	dadf      	bge.n	17000 <notify_cb+0xd8>
}
   17040:	4648      	mov	r0, r9
   17042:	b005      	add	sp, #20
   17044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17048:	0001611d 	.word	0x0001611d
   1704c:	20008508 	.word	0x20008508
   17050:	2002158d 	.word	0x2002158d
   17054:	0002d637 	.word	0x0002d637
   17058:	0002ebdc 	.word	0x0002ebdc
   1705c:	0002a700 	.word	0x0002a700

00017060 <bt_gatt_connected>:
	}
	return 0;
}

void bt_gatt_connected(struct bt_conn *conn)
{
   17060:	b510      	push	{r4, lr}
   17062:	b086      	sub	sp, #24
   17064:	4604      	mov	r4, r0
	struct conn_data data;

	LOG_DBG("conn %p", conn);

	data.conn = conn;
   17066:	9004      	str	r0, [sp, #16]
	data.sec = BT_SECURITY_L1;
   17068:	2001      	movs	r0, #1
		}

		settings_load_subtree_direct(key, ccc_set_direct, (void *)key);
	}

	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   1706a:	f64f 71ff 	movw	r1, #65535	; 0xffff
   1706e:	4a0f      	ldr	r2, [pc, #60]	; (170ac <bt_gatt_connected+0x4c>)
   17070:	ab04      	add	r3, sp, #16
	data.sec = BT_SECURITY_L1;
   17072:	f88d 0014 	strb.w	r0, [sp, #20]
	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   17076:	f010 fa14 	bl	274a2 <bt_gatt_foreach_attr>
	 * enabling encryption will fail.
	 */
	if (IS_ENABLED(CONFIG_BT_SMP) &&
	    (conn->role == BT_HCI_ROLE_CENTRAL ||
	     IS_ENABLED(CONFIG_BT_GATT_AUTO_SEC_REQ)) &&
	    bt_conn_get_security(conn) < data.sec) {
   1707a:	4620      	mov	r0, r4
   1707c:	f00f fb39 	bl	266f2 <bt_conn_get_security>
   17080:	f89d 1014 	ldrb.w	r1, [sp, #20]
	if (IS_ENABLED(CONFIG_BT_SMP) &&
   17084:	4288      	cmp	r0, r1
   17086:	d20e      	bcs.n	170a6 <bt_gatt_connected+0x46>
		int err = bt_conn_set_security(conn, data.sec);
   17088:	4620      	mov	r0, r4
   1708a:	f00f fb06 	bl	2669a <bt_conn_set_security>

		if (err) {
   1708e:	b150      	cbz	r0, 170a6 <bt_gatt_connected+0x46>
			LOG_WRN("Failed to set security for bonded peer (%d)", err);
   17090:	4b07      	ldr	r3, [pc, #28]	; (170b0 <bt_gatt_connected+0x50>)
   17092:	9003      	str	r0, [sp, #12]
   17094:	9302      	str	r3, [sp, #8]
   17096:	2300      	movs	r3, #0
   17098:	2202      	movs	r2, #2
   1709a:	4618      	mov	r0, r3
   1709c:	e9cd 3300 	strd	r3, r3, [sp]
   170a0:	4904      	ldr	r1, [pc, #16]	; (170b4 <bt_gatt_connected+0x54>)
   170a2:	f010 f963 	bl	2736c <z_log_msg_runtime_create.constprop.0>
	if (err) {
		LOG_WRN("MTU Exchange failed (err %d)", err);
	}
#endif /* CONFIG_BT_GATT_AUTO_UPDATE_MTU */
#endif /* CONFIG_BT_GATT_CLIENT */
}
   170a6:	b006      	add	sp, #24
   170a8:	bd10      	pop	{r4, pc}
   170aa:	bf00      	nop
   170ac:	00016bfd 	.word	0x00016bfd
   170b0:	0002ed24 	.word	0x0002ed24
   170b4:	0002a700 	.word	0x0002a700

000170b8 <bt_gatt_att_max_mtu_changed>:

void bt_gatt_att_max_mtu_changed(struct bt_conn *conn, uint16_t tx, uint16_t rx)
{
   170b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   170ba:	4605      	mov	r5, r0
   170bc:	460e      	mov	r6, r1
   170be:	4617      	mov	r7, r2
	return list->head;
   170c0:	4b06      	ldr	r3, [pc, #24]	; (170dc <bt_gatt_att_max_mtu_changed+0x24>)
   170c2:	681c      	ldr	r4, [r3, #0]
	struct bt_gatt_cb *cb;

	SYS_SLIST_FOR_EACH_CONTAINER(&callback_list, cb, node) {
   170c4:	b14c      	cbz	r4, 170da <bt_gatt_att_max_mtu_changed+0x22>
		if (cb->att_mtu_updated) {
   170c6:	f854 3c04 	ldr.w	r3, [r4, #-4]
	SYS_SLIST_FOR_EACH_CONTAINER(&callback_list, cb, node) {
   170ca:	3c04      	subs	r4, #4
		if (cb->att_mtu_updated) {
   170cc:	b11b      	cbz	r3, 170d6 <bt_gatt_att_max_mtu_changed+0x1e>
			cb->att_mtu_updated(conn, tx, rx);
   170ce:	463a      	mov	r2, r7
   170d0:	4631      	mov	r1, r6
   170d2:	4628      	mov	r0, r5
   170d4:	4798      	blx	r3
	return node->next;
   170d6:	6864      	ldr	r4, [r4, #4]
   170d8:	e7f4      	b.n	170c4 <bt_gatt_att_max_mtu_changed+0xc>
		}
	}
}
   170da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   170dc:	200211a8 	.word	0x200211a8

000170e0 <bt_gatt_encrypt_change>:

void bt_gatt_encrypt_change(struct bt_conn *conn)
{
   170e0:	b507      	push	{r0, r1, r2, lr}
	struct conn_data data;

	LOG_DBG("conn %p", conn);

	data.conn = conn;
   170e2:	9000      	str	r0, [sp, #0]
	data.sec = BT_SECURITY_L1;
   170e4:	2001      	movs	r0, #1

	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   170e6:	466b      	mov	r3, sp
   170e8:	f64f 71ff 	movw	r1, #65535	; 0xffff
   170ec:	4a03      	ldr	r2, [pc, #12]	; (170fc <bt_gatt_encrypt_change+0x1c>)
	data.sec = BT_SECURITY_L1;
   170ee:	f88d 0004 	strb.w	r0, [sp, #4]
	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   170f2:	f010 f9d6 	bl	274a2 <bt_gatt_foreach_attr>
}
   170f6:	b003      	add	sp, #12
   170f8:	f85d fb04 	ldr.w	pc, [sp], #4
   170fc:	00016bfd 	.word	0x00016bfd

00017100 <bt_gatt_disconnected>:

	return 0;
}

void bt_gatt_disconnected(struct bt_conn *conn)
{
   17100:	b570      	push	{r4, r5, r6, lr}
   17102:	4604      	mov	r4, r0
	LOG_DBG("conn %p", conn);
	bt_gatt_foreach_attr(0x0001, 0xffff, disconnected_cb, conn);
   17104:	4603      	mov	r3, r0
   17106:	f64f 71ff 	movw	r1, #65535	; 0xffff
   1710a:	2001      	movs	r0, #1
   1710c:	4a0d      	ldr	r2, [pc, #52]	; (17144 <bt_gatt_disconnected+0x44>)
   1710e:	f010 f9c8 	bl	274a2 <bt_gatt_foreach_attr>
	cfg = find_cf_cfg(conn);
   17112:	4620      	mov	r0, r4
   17114:	f7fe ff7a 	bl	1600c <find_cf_cfg>
	if (!cfg) {
   17118:	4605      	mov	r5, r0
   1711a:	b188      	cbz	r0, 17140 <bt_gatt_disconnected+0x40>
	if (!bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   1711c:	f104 0690 	add.w	r6, r4, #144	; 0x90
   17120:	4631      	mov	r1, r6
   17122:	7a20      	ldrb	r0, [r4, #8]
   17124:	f00f f80c 	bl	26140 <bt_addr_le_is_bonded>
   17128:	b920      	cbnz	r0, 17134 <bt_gatt_disconnected+0x34>
		clear_cf_cfg(cfg);
   1712a:	4628      	mov	r0, r5
#endif /* CONFIG_BT_GATT_CLIENT */

#if defined(CONFIG_BT_GATT_CACHING)
	remove_cf_cfg(conn);
#endif
}
   1712c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		clear_cf_cfg(cfg);
   17130:	f7ff b858 	b.w	161e4 <clear_cf_cfg>
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   17134:	4631      	mov	r1, r6
   17136:	1c68      	adds	r0, r5, #1
}
   17138:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   1713c:	f010 b882 	b.w	27244 <bt_addr_le_copy>
}
   17140:	bd70      	pop	{r4, r5, r6, pc}
   17142:	bf00      	nop
   17144:	00016319 	.word	0x00016319

00017148 <smp_find>:

	return 0;
}

static struct bt_smp *smp_find(int flag)
{
   17148:	b508      	push	{r3, lr}
	for (int i = 0; i < ARRAY_SIZE(bt_smp_pool); i++) {
		if (atomic_test_bit(bt_smp_pool[i].flags, flag)) {
   1714a:	4b05      	ldr	r3, [pc, #20]	; (17160 <smp_find+0x18>)
{
   1714c:	4601      	mov	r1, r0
		if (atomic_test_bit(bt_smp_pool[i].flags, flag)) {
   1714e:	4618      	mov	r0, r3
   17150:	f010 fa26 	bl	275a0 <atomic_test_bit>
			return &bt_smp_pool[i];
		}
	}

	return NULL;
   17154:	3b04      	subs	r3, #4
   17156:	2800      	cmp	r0, #0
}
   17158:	bf14      	ite	ne
   1715a:	4618      	movne	r0, r3
   1715c:	2000      	moveq	r0, #0
   1715e:	bd08      	pop	{r3, pc}
   17160:	20009a24 	.word	0x20009a24

00017164 <latch_auth_cb>:
	atomic_ptr_cas(&smp->auth_cb, BT_SMP_AUTH_CB_UNINITIALIZED, (atomic_ptr_val_t)bt_auth);
   17164:	4b08      	ldr	r3, [pc, #32]	; (17188 <latch_auth_cb+0x24>)
   17166:	f500 70d8 	add.w	r0, r0, #432	; 0x1b0
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   1716a:	681a      	ldr	r2, [r3, #0]
   1716c:	4b07      	ldr	r3, [pc, #28]	; (1718c <latch_auth_cb+0x28>)
   1716e:	e8d0 1fef 	ldaex	r1, [r0]
   17172:	4299      	cmp	r1, r3
   17174:	d104      	bne.n	17180 <latch_auth_cb+0x1c>
   17176:	e8c0 2fec 	stlex	ip, r2, [r0]
   1717a:	f1bc 0f00 	cmp.w	ip, #0
   1717e:	d1f6      	bne.n	1716e <latch_auth_cb+0xa>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   17180:	e8d0 0faf 	lda	r0, [r0]
}
   17184:	4770      	bx	lr
   17186:	bf00      	nop
   17188:	20021088 	.word	0x20021088
   1718c:	20009a20 	.word	0x20009a20

00017190 <get_io_capa>:
{
   17190:	b508      	push	{r3, lr}
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17192:	f7ff ffe7 	bl	17164 <latch_auth_cb>
	if (!smp_auth_cb) {
   17196:	4603      	mov	r3, r0
   17198:	b1c8      	cbz	r0, 171ce <get_io_capa+0x3e>
	if (smp_auth_cb->passkey_display && smp_auth_cb->passkey_entry &&
   1719a:	e9d0 1200 	ldrd	r1, r2, [r0]
   1719e:	b921      	cbnz	r1, 171aa <get_io_capa+0x1a>
			return BT_SMP_IO_KEYBOARD_ONLY;
   171a0:	2a00      	cmp	r2, #0
   171a2:	bf0c      	ite	eq
   171a4:	2003      	moveq	r0, #3
   171a6:	2002      	movne	r0, #2
   171a8:	e010      	b.n	171cc <get_io_capa+0x3c>
	if (smp_auth_cb->passkey_display && smp_auth_cb->passkey_entry &&
   171aa:	b132      	cbz	r2, 171ba <get_io_capa+0x2a>
   171ac:	6883      	ldr	r3, [r0, #8]
   171ae:	b913      	cbnz	r3, 171b6 <get_io_capa+0x26>
	    (smp_auth_cb->passkey_confirm || !sc_supported)) {
   171b0:	4b09      	ldr	r3, [pc, #36]	; (171d8 <get_io_capa+0x48>)
   171b2:	781b      	ldrb	r3, [r3, #0]
   171b4:	b933      	cbnz	r3, 171c4 <get_io_capa+0x34>
		return BT_SMP_IO_KEYBOARD_DISPLAY;
   171b6:	2004      	movs	r0, #4
   171b8:	e008      	b.n	171cc <get_io_capa+0x3c>
	if (sc_supported && smp_auth_cb->passkey_display &&
   171ba:	4907      	ldr	r1, [pc, #28]	; (171d8 <get_io_capa+0x48>)
   171bc:	7808      	ldrb	r0, [r1, #0]
   171be:	b128      	cbz	r0, 171cc <get_io_capa+0x3c>
   171c0:	689b      	ldr	r3, [r3, #8]
   171c2:	b933      	cbnz	r3, 171d2 <get_io_capa+0x42>
	if (smp_auth_cb->passkey_entry) {
   171c4:	3a00      	subs	r2, #0
   171c6:	bf18      	it	ne
   171c8:	2201      	movne	r2, #1
   171ca:	0050      	lsls	r0, r2, #1
}
   171cc:	bd08      	pop	{r3, pc}
		return BT_SMP_IO_NO_INPUT_OUTPUT;
   171ce:	2003      	movs	r0, #3
   171d0:	e7fc      	b.n	171cc <get_io_capa+0x3c>
		return BT_SMP_IO_DISPLAY_YESNO;
   171d2:	2001      	movs	r0, #1
   171d4:	e7fa      	b.n	171cc <get_io_capa+0x3c>
   171d6:	bf00      	nop
   171d8:	20021e60 	.word	0x20021e60

000171dc <get_auth>:
{
   171dc:	b510      	push	{r4, lr}
	if (sc_supported) {
   171de:	4b0c      	ldr	r3, [pc, #48]	; (17210 <get_auth+0x34>)
   171e0:	781b      	ldrb	r3, [r3, #0]
   171e2:	b17b      	cbz	r3, 17204 <get_auth+0x28>
		auth &= BT_SMP_AUTH_MASK_SC;
   171e4:	f001 040f 	and.w	r4, r1, #15
	if ((get_io_capa(smp) == BT_SMP_IO_NO_INPUT_OUTPUT) ||
   171e8:	f7ff ffd2 	bl	17190 <get_io_capa>
	if (bondable) {
   171ec:	4b09      	ldr	r3, [pc, #36]	; (17214 <get_auth+0x38>)
	if ((get_io_capa(smp) == BT_SMP_IO_NO_INPUT_OUTPUT) ||
   171ee:	2803      	cmp	r0, #3
	if (bondable) {
   171f0:	781b      	ldrb	r3, [r3, #0]
		auth &= ~(BT_SMP_AUTH_MITM);
   171f2:	bf0c      	ite	eq
   171f4:	f004 040b 	andeq.w	r4, r4, #11
		auth |= BT_SMP_AUTH_MITM;
   171f8:	f044 0404 	orrne.w	r4, r4, #4
	if (bondable) {
   171fc:	b12b      	cbz	r3, 1720a <get_auth+0x2e>
		auth |= BT_SMP_AUTH_BONDING;
   171fe:	f044 0001 	orr.w	r0, r4, #1
}
   17202:	bd10      	pop	{r4, pc}
		auth &= BT_SMP_AUTH_MASK;
   17204:	f001 0407 	and.w	r4, r1, #7
   17208:	e7ee      	b.n	171e8 <get_auth+0xc>
		auth &= ~BT_SMP_AUTH_BONDING;
   1720a:	f004 00fe 	and.w	r0, r4, #254	; 0xfe
   1720e:	e7f8      	b.n	17202 <get_auth+0x26>
   17210:	20021e60 	.word	0x20021e60
   17214:	200089e6 	.word	0x200089e6

00017218 <bt_smp_accept>:
		conn->le.keys->flags &= ~BT_KEYS_SC;
	}
}

static int bt_smp_accept(struct bt_conn *conn, struct bt_l2cap_chan **chan)
{
   17218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_DBG("conn %p handle %u", conn, conn->handle);

	for (i = 0; i < ARRAY_SIZE(bt_smp_pool); i++) {
		struct bt_smp *smp = &bt_smp_pool[i];

		if (smp->chan.chan.conn) {
   1721a:	4b0d      	ldr	r3, [pc, #52]	; (17250 <bt_smp_accept+0x38>)
{
   1721c:	4602      	mov	r2, r0
		if (smp->chan.chan.conn) {
   1721e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
   17222:	b930      	cbnz	r0, 17232 <bt_smp_accept+0x1a>
			continue;
		}

		smp->chan.chan.ops = &ops;
   17224:	4a0b      	ldr	r2, [pc, #44]	; (17254 <bt_smp_accept+0x3c>)

		*chan = &smp->chan.chan;
   17226:	33ec      	adds	r3, #236	; 0xec
		smp->chan.chan.ops = &ops;
   17228:	605a      	str	r2, [r3, #4]
		*chan = &smp->chan.chan;
   1722a:	600b      	str	r3, [r1, #0]
	}

	LOG_ERR("No available SMP context for conn %p", conn);

	return -ENOMEM;
}
   1722c:	b005      	add	sp, #20
   1722e:	f85d fb04 	ldr.w	pc, [sp], #4
	LOG_ERR("No available SMP context for conn %p", conn);
   17232:	4b09      	ldr	r3, [pc, #36]	; (17258 <bt_smp_accept+0x40>)
   17234:	9203      	str	r2, [sp, #12]
   17236:	9302      	str	r3, [sp, #8]
   17238:	2300      	movs	r3, #0
   1723a:	2201      	movs	r2, #1
   1723c:	4618      	mov	r0, r3
   1723e:	e9cd 3300 	strd	r3, r3, [sp]
   17242:	4906      	ldr	r1, [pc, #24]	; (1725c <bt_smp_accept+0x44>)
   17244:	f010 fa04 	bl	27650 <z_log_msg_runtime_create.constprop.0>
   17248:	f06f 000b 	mvn.w	r0, #11
   1724c:	e7ee      	b.n	1722c <bt_smp_accept+0x14>
   1724e:	bf00      	nop
   17250:	20009a20 	.word	0x20009a20
   17254:	0002b24c 	.word	0x0002b24c
   17258:	0002ed5f 	.word	0x0002ed5f
   1725c:	0002a748 	.word	0x0002a748

00017260 <smp_chan_get>:
{
   17260:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_SMP);
   17262:	2106      	movs	r1, #6
   17264:	f00f fb11 	bl	2688a <bt_l2cap_le_lookup_rx_cid>
	if (!chan) {
   17268:	4604      	mov	r4, r0
   1726a:	b958      	cbnz	r0, 17284 <smp_chan_get+0x24>
		LOG_ERR("Unable to find SMP channel");
   1726c:	4b07      	ldr	r3, [pc, #28]	; (1728c <smp_chan_get+0x2c>)
   1726e:	2201      	movs	r2, #1
   17270:	e9cd 0301 	strd	r0, r3, [sp, #4]
   17274:	4906      	ldr	r1, [pc, #24]	; (17290 <smp_chan_get+0x30>)
   17276:	4603      	mov	r3, r0
   17278:	9000      	str	r0, [sp, #0]
   1727a:	f010 f9e9 	bl	27650 <z_log_msg_runtime_create.constprop.0>
}
   1727e:	4620      	mov	r0, r4
   17280:	b004      	add	sp, #16
   17282:	bd10      	pop	{r4, pc}
	return CONTAINER_OF(chan, struct bt_smp, chan);
   17284:	f1a0 04ec 	sub.w	r4, r0, #236	; 0xec
   17288:	e7f9      	b.n	1727e <smp_chan_get+0x1e>
   1728a:	bf00      	nop
   1728c:	0002ed84 	.word	0x0002ed84
   17290:	0002a748 	.word	0x0002a748

00017294 <smp_init>:
{
   17294:	b538      	push	{r3, r4, r5, lr}
   17296:	4605      	mov	r5, r0
__ssp_bos_icheck3(memset, void *, int)
   17298:	22ec      	movs	r2, #236	; 0xec
   1729a:	2100      	movs	r1, #0
   1729c:	f012 fac3 	bl	29826 <memset>
	if (bt_rand(smp->prnd, 16)) {
   172a0:	2110      	movs	r1, #16
   172a2:	f105 0027 	add.w	r0, r5, #39	; 0x27
   172a6:	f7fc fad5 	bl	13854 <bt_rand>
   172aa:	4604      	mov	r4, r0
   172ac:	b948      	cbnz	r0, 172c2 <smp_init+0x2e>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_FAIL);
   172ae:	2105      	movs	r1, #5
   172b0:	4628      	mov	r0, r5
   172b2:	f010 f9dc 	bl	2766e <atomic_set_bit>
	sc_public_key = bt_pub_key_get();
   172b6:	f7fc fb7f 	bl	139b8 <bt_pub_key_get>
   172ba:	4b03      	ldr	r3, [pc, #12]	; (172c8 <smp_init+0x34>)
   172bc:	6018      	str	r0, [r3, #0]
}
   172be:	4620      	mov	r0, r4
   172c0:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   172c2:	2408      	movs	r4, #8
   172c4:	e7fb      	b.n	172be <smp_init+0x2a>
   172c6:	bf00      	nop
   172c8:	200211b0 	.word	0x200211b0

000172cc <smp_dhkey_generate>:
{
   172cc:	b530      	push	{r4, r5, lr}
   172ce:	4604      	mov	r4, r0
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   172d0:	1d05      	adds	r5, r0, #4
   172d2:	2108      	movs	r1, #8
   172d4:	4628      	mov	r0, r5
{
   172d6:	b085      	sub	sp, #20
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   172d8:	f010 f9c9 	bl	2766e <atomic_set_bit>
	err = bt_dh_key_gen(smp->pkey, bt_smp_dhkey_ready);
   172dc:	490b      	ldr	r1, [pc, #44]	; (1730c <smp_dhkey_generate+0x40>)
   172de:	f104 0057 	add.w	r0, r4, #87	; 0x57
   172e2:	f7fc fb77 	bl	139d4 <bt_dh_key_gen>
	if (err) {
   172e6:	b170      	cbz	r0, 17306 <smp_dhkey_generate+0x3a>
		atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   172e8:	2108      	movs	r1, #8
   172ea:	4628      	mov	r0, r5
   172ec:	f010 f97f 	bl	275ee <atomic_clear_bit>
		LOG_ERR("Failed to generate DHKey");
   172f0:	4b07      	ldr	r3, [pc, #28]	; (17310 <smp_dhkey_generate+0x44>)
   172f2:	2201      	movs	r2, #1
   172f4:	9302      	str	r3, [sp, #8]
   172f6:	2300      	movs	r3, #0
   172f8:	4906      	ldr	r1, [pc, #24]	; (17314 <smp_dhkey_generate+0x48>)
   172fa:	4618      	mov	r0, r3
   172fc:	e9cd 3300 	strd	r3, r3, [sp]
   17300:	f010 f9a6 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17304:	2008      	movs	r0, #8
}
   17306:	b005      	add	sp, #20
   17308:	bd30      	pop	{r4, r5, pc}
   1730a:	bf00      	nop
   1730c:	00027a47 	.word	0x00027a47
   17310:	0002ed9f 	.word	0x0002ed9f
   17314:	0002a748 	.word	0x0002a748

00017318 <smp_ident_info>:
{
   17318:	b5f0      	push	{r4, r5, r6, r7, lr}
   1731a:	460b      	mov	r3, r1
   1731c:	4606      	mov	r6, r0
   1731e:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   17320:	210d      	movs	r1, #13
   17322:	3004      	adds	r0, #4
   17324:	f010 f93c 	bl	275a0 <atomic_test_bit>
   17328:	b330      	cbz	r0, 17378 <smp_ident_info+0x60>
		struct bt_smp_ident_info *req = (void *)buf->data;
   1732a:	68dd      	ldr	r5, [r3, #12]
		struct bt_conn *conn = smp->chan.chan.conn;
   1732c:	f8d6 30ec 	ldr.w	r3, [r6, #236]	; 0xec
		keys = bt_keys_get_type(BT_KEYS_IRK, conn->id, &conn->le.dst);
   17330:	2002      	movs	r0, #2
   17332:	f103 0790 	add.w	r7, r3, #144	; 0x90
   17336:	463a      	mov	r2, r7
   17338:	7a19      	ldrb	r1, [r3, #8]
   1733a:	f001 fcbf 	bl	18cbc <bt_keys_get_type>
		if (!keys) {
   1733e:	4604      	mov	r4, r0
   17340:	b980      	cbnz	r0, 17364 <smp_ident_info+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   17342:	4638      	mov	r0, r7
   17344:	f7f9 fef8 	bl	11138 <bt_addr_le_str>
   17348:	4b0e      	ldr	r3, [pc, #56]	; (17384 <smp_ident_info+0x6c>)
   1734a:	9003      	str	r0, [sp, #12]
   1734c:	e9cd 4301 	strd	r4, r3, [sp, #4]
   17350:	4620      	mov	r0, r4
   17352:	4623      	mov	r3, r4
   17354:	2201      	movs	r2, #1
   17356:	490c      	ldr	r1, [pc, #48]	; (17388 <smp_ident_info+0x70>)
   17358:	9400      	str	r4, [sp, #0]
   1735a:	f010 f979 	bl	27650 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   1735e:	2008      	movs	r0, #8
}
   17360:	b005      	add	sp, #20
   17362:	bdf0      	pop	{r4, r5, r6, r7, pc}
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   17364:	462b      	mov	r3, r5
   17366:	342a      	adds	r4, #42	; 0x2a
   17368:	f105 0210 	add.w	r2, r5, #16
   1736c:	f853 1b04 	ldr.w	r1, [r3], #4
   17370:	4293      	cmp	r3, r2
   17372:	f844 1b04 	str.w	r1, [r4], #4
   17376:	d1f9      	bne.n	1736c <smp_ident_info+0x54>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_ADDR_INFO);
   17378:	4630      	mov	r0, r6
   1737a:	2109      	movs	r1, #9
   1737c:	f010 f977 	bl	2766e <atomic_set_bit>
	return 0;
   17380:	2000      	movs	r0, #0
   17382:	e7ed      	b.n	17360 <smp_ident_info+0x48>
   17384:	0002edb8 	.word	0x0002edb8
   17388:	0002a748 	.word	0x0002a748

0001738c <smp_encrypt_info>:
{
   1738c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1738e:	460b      	mov	r3, r1
   17390:	4606      	mov	r6, r0
   17392:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   17394:	210d      	movs	r1, #13
   17396:	3004      	adds	r0, #4
   17398:	f010 f902 	bl	275a0 <atomic_test_bit>
   1739c:	b330      	cbz	r0, 173ec <smp_encrypt_info+0x60>
		struct bt_smp_encrypt_info *req = (void *)buf->data;
   1739e:	68dd      	ldr	r5, [r3, #12]
		struct bt_conn *conn = smp->chan.chan.conn;
   173a0:	f8d6 30ec 	ldr.w	r3, [r6, #236]	; 0xec
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   173a4:	2004      	movs	r0, #4
   173a6:	f103 0790 	add.w	r7, r3, #144	; 0x90
   173aa:	463a      	mov	r2, r7
   173ac:	7a19      	ldrb	r1, [r3, #8]
   173ae:	f001 fc85 	bl	18cbc <bt_keys_get_type>
		if (!keys) {
   173b2:	4604      	mov	r4, r0
   173b4:	b980      	cbnz	r0, 173d8 <smp_encrypt_info+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   173b6:	4638      	mov	r0, r7
   173b8:	f7f9 febe 	bl	11138 <bt_addr_le_str>
   173bc:	4b0e      	ldr	r3, [pc, #56]	; (173f8 <smp_encrypt_info+0x6c>)
   173be:	9003      	str	r0, [sp, #12]
   173c0:	e9cd 4301 	strd	r4, r3, [sp, #4]
   173c4:	4620      	mov	r0, r4
   173c6:	4623      	mov	r3, r4
   173c8:	2201      	movs	r2, #1
   173ca:	490c      	ldr	r1, [pc, #48]	; (173fc <smp_encrypt_info+0x70>)
   173cc:	9400      	str	r4, [sp, #0]
   173ce:	f010 f93f 	bl	27650 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   173d2:	2008      	movs	r0, #8
}
   173d4:	b005      	add	sp, #20
   173d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   173d8:	462b      	mov	r3, r5
   173da:	341a      	adds	r4, #26
   173dc:	f105 0210 	add.w	r2, r5, #16
   173e0:	f853 1b04 	ldr.w	r1, [r3], #4
   173e4:	4293      	cmp	r3, r2
   173e6:	f844 1b04 	str.w	r1, [r4], #4
   173ea:	d1f9      	bne.n	173e0 <smp_encrypt_info+0x54>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_CENTRAL_IDENT);
   173ec:	4630      	mov	r0, r6
   173ee:	2107      	movs	r1, #7
   173f0:	f010 f93d 	bl	2766e <atomic_set_bit>
	return 0;
   173f4:	2000      	movs	r0, #0
   173f6:	e7ed      	b.n	173d4 <smp_encrypt_info+0x48>
   173f8:	0002edb8 	.word	0x0002edb8
   173fc:	0002a748 	.word	0x0002a748

00017400 <smp_send_pairing_confirm>:
{
   17400:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	switch (smp->method) {
   17402:	7a04      	ldrb	r4, [r0, #8]
{
   17404:	4605      	mov	r5, r0
	switch (smp->method) {
   17406:	2c02      	cmp	r4, #2
   17408:	d823      	bhi.n	17452 <smp_send_pairing_confirm+0x52>
   1740a:	b144      	cbz	r4, 1741e <smp_send_pairing_confirm+0x1e>
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   1740c:	f890 30dc 	ldrb.w	r3, [r0, #220]	; 0xdc
   17410:	f8d0 40d8 	ldr.w	r4, [r0, #216]	; 0xd8
   17414:	40dc      	lsrs	r4, r3
   17416:	f004 0401 	and.w	r4, r4, #1
		r |= 0x80;
   1741a:	f044 0480 	orr.w	r4, r4, #128	; 0x80
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   1741e:	2103      	movs	r1, #3
   17420:	4628      	mov	r0, r5
   17422:	f010 f934 	bl	2768e <smp_create_pdu.constprop.0>
	if (!buf) {
   17426:	4606      	mov	r6, r0
   17428:	b308      	cbz	r0, 1746e <smp_send_pairing_confirm+0x6e>
   1742a:	2110      	movs	r1, #16
   1742c:	300c      	adds	r0, #12
   1742e:	f002 f8b7 	bl	195a0 <net_buf_simple_add>
	if (bt_crypto_f4(sc_public_key, smp->pkey, smp->prnd, r, req->val)) {
   17432:	9000      	str	r0, [sp, #0]
   17434:	4816      	ldr	r0, [pc, #88]	; (17490 <smp_send_pairing_confirm+0x90>)
   17436:	4623      	mov	r3, r4
   17438:	6800      	ldr	r0, [r0, #0]
   1743a:	f105 0227 	add.w	r2, r5, #39	; 0x27
   1743e:	f105 0157 	add.w	r1, r5, #87	; 0x57
   17442:	f010 fba6 	bl	27b92 <bt_crypto_f4>
   17446:	4604      	mov	r4, r0
   17448:	b1b0      	cbz	r0, 17478 <smp_send_pairing_confirm+0x78>
		net_buf_unref(buf);
   1744a:	4630      	mov	r0, r6
   1744c:	f001 ff86 	bl	1935c <net_buf_unref>
		return BT_SMP_ERR_UNSPECIFIED;
   17450:	e00d      	b.n	1746e <smp_send_pairing_confirm+0x6e>
	switch (smp->method) {
   17452:	2c03      	cmp	r4, #3
   17454:	f04f 0300 	mov.w	r3, #0
   17458:	d00c      	beq.n	17474 <smp_send_pairing_confirm+0x74>
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   1745a:	4a0e      	ldr	r2, [pc, #56]	; (17494 <smp_send_pairing_confirm+0x94>)
   1745c:	4618      	mov	r0, r3
   1745e:	e9cd 3201 	strd	r3, r2, [sp, #4]
   17462:	490d      	ldr	r1, [pc, #52]	; (17498 <smp_send_pairing_confirm+0x98>)
   17464:	2201      	movs	r2, #1
	switch (smp->method) {
   17466:	9403      	str	r4, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17468:	9300      	str	r3, [sp, #0]
   1746a:	f010 f8f1 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   1746e:	2008      	movs	r0, #8
}
   17470:	b004      	add	sp, #16
   17472:	bd70      	pop	{r4, r5, r6, pc}
	switch (smp->method) {
   17474:	461c      	mov	r4, r3
   17476:	e7d2      	b.n	1741e <smp_send_pairing_confirm+0x1e>
	smp_send(smp, buf, NULL, NULL);
   17478:	4602      	mov	r2, r0
   1747a:	4631      	mov	r1, r6
   1747c:	4628      	mov	r0, r5
   1747e:	f010 f8ca 	bl	27616 <smp_send.constprop.0>
	atomic_clear_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   17482:	1d28      	adds	r0, r5, #4
   17484:	4621      	mov	r1, r4
   17486:	f010 f8b2 	bl	275ee <atomic_clear_bit>
	return 0;
   1748a:	4620      	mov	r0, r4
   1748c:	e7f0      	b.n	17470 <smp_send_pairing_confirm+0x70>
   1748e:	bf00      	nop
   17490:	200211b0 	.word	0x200211b0
   17494:	0002edd2 	.word	0x0002edd2
   17498:	0002a748 	.word	0x0002a748

0001749c <smp_public_key_periph>:
{
   1749c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1749e:	4604      	mov	r4, r0
   174a0:	b085      	sub	sp, #20
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   174a2:	f7ff fe5f 	bl	17164 <latch_auth_cb>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   174a6:	1d25      	adds	r5, r4, #4
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   174a8:	4606      	mov	r6, r0
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   174aa:	210e      	movs	r1, #14
   174ac:	4628      	mov	r0, r5
   174ae:	f010 f877 	bl	275a0 <atomic_test_bit>
   174b2:	b990      	cbnz	r0, 174da <smp_public_key_periph+0x3e>
	    memcmp(smp->pkey, sc_public_key, BT_PUB_KEY_COORD_LEN) == 0) {
   174b4:	4b51      	ldr	r3, [pc, #324]	; (175fc <smp_public_key_periph+0x160>)
   174b6:	2220      	movs	r2, #32
   174b8:	6819      	ldr	r1, [r3, #0]
   174ba:	f104 0057 	add.w	r0, r4, #87	; 0x57
   174be:	f012 f968 	bl	29792 <memcmp>
   174c2:	4603      	mov	r3, r0
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   174c4:	b948      	cbnz	r0, 174da <smp_public_key_periph+0x3e>
		LOG_WRN("Remote public key rejected");
   174c6:	4a4e      	ldr	r2, [pc, #312]	; (17600 <smp_public_key_periph+0x164>)
   174c8:	494e      	ldr	r1, [pc, #312]	; (17604 <smp_public_key_periph+0x168>)
   174ca:	e9cd 0201 	strd	r0, r2, [sp, #4]
   174ce:	9000      	str	r0, [sp, #0]
   174d0:	2202      	movs	r2, #2
   174d2:	f010 f8bd 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   174d6:	2008      	movs	r0, #8
   174d8:	e034      	b.n	17544 <smp_public_key_periph+0xa8>
	req_buf = smp_create_pdu(smp, BT_SMP_CMD_PUBLIC_KEY, sizeof(*req));
   174da:	210c      	movs	r1, #12
   174dc:	4620      	mov	r0, r4
   174de:	f010 f8d6 	bl	2768e <smp_create_pdu.constprop.0>
	if (!req_buf) {
   174e2:	4607      	mov	r7, r0
   174e4:	2800      	cmp	r0, #0
   174e6:	d0f6      	beq.n	174d6 <smp_public_key_periph+0x3a>
   174e8:	2140      	movs	r1, #64	; 0x40
   174ea:	300c      	adds	r0, #12
   174ec:	f002 f858 	bl	195a0 <net_buf_simple_add>
	memcpy(req->x, sc_public_key, sizeof(req->x));
   174f0:	4b42      	ldr	r3, [pc, #264]	; (175fc <smp_public_key_periph+0x160>)
   174f2:	4602      	mov	r2, r0
   174f4:	681b      	ldr	r3, [r3, #0]
   174f6:	4601      	mov	r1, r0
   174f8:	f103 0020 	add.w	r0, r3, #32
   174fc:	f853 cb04 	ldr.w	ip, [r3], #4
   17500:	4283      	cmp	r3, r0
   17502:	f841 cb04 	str.w	ip, [r1], #4
   17506:	d1f9      	bne.n	174fc <smp_public_key_periph+0x60>
   17508:	3220      	adds	r2, #32
   1750a:	f103 0120 	add.w	r1, r3, #32
   1750e:	f853 0b04 	ldr.w	r0, [r3], #4
   17512:	428b      	cmp	r3, r1
   17514:	f842 0b04 	str.w	r0, [r2], #4
   17518:	d1f9      	bne.n	1750e <smp_public_key_periph+0x72>
	smp_send(smp, req_buf, NULL, NULL);
   1751a:	2200      	movs	r2, #0
   1751c:	4639      	mov	r1, r7
   1751e:	4620      	mov	r0, r4
   17520:	f010 f879 	bl	27616 <smp_send.constprop.0>
	switch (smp->method) {
   17524:	7a23      	ldrb	r3, [r4, #8]
   17526:	2b05      	cmp	r3, #5
   17528:	d85a      	bhi.n	175e0 <smp_public_key_periph+0x144>
   1752a:	e8df f003 	tbb	[pc, r3]
   1752e:	3903      	.short	0x3903
   17530:	5659030d 	.word	0x5659030d
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   17534:	2104      	movs	r1, #4
   17536:	4620      	mov	r0, r4
   17538:	f010 f899 	bl	2766e <atomic_set_bit>
		err = smp_send_pairing_confirm(smp);
   1753c:	f7ff ff60 	bl	17400 <smp_send_pairing_confirm>
		if (err) {
   17540:	2800      	cmp	r0, #0
   17542:	d03c      	beq.n	175be <smp_public_key_periph+0x122>
}
   17544:	b005      	add	sp, #20
   17546:	bdf0      	pop	{r4, r5, r6, r7, pc}
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17548:	4620      	mov	r0, r4
	struct bt_conn *conn = smp->chan.chan.conn;
   1754a:	f8d4 70ec 	ldr.w	r7, [r4, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   1754e:	f7ff fe09 	bl	17164 <latch_auth_cb>
		if (bt_rand(&smp->passkey, sizeof(smp->passkey))) {
   17552:	2104      	movs	r1, #4
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17554:	4606      	mov	r6, r0
		if (bt_rand(&smp->passkey, sizeof(smp->passkey))) {
   17556:	f104 00d8 	add.w	r0, r4, #216	; 0xd8
   1755a:	f7fc f97b 	bl	13854 <bt_rand>
   1755e:	2800      	cmp	r0, #0
   17560:	d1b9      	bne.n	174d6 <smp_public_key_periph+0x3a>
		smp->passkey %= 1000000;
   17562:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
   17566:	4a28      	ldr	r2, [pc, #160]	; (17608 <smp_public_key_periph+0x16c>)
	smp->passkey_round = 0U;
   17568:	f884 00dc 	strb.w	r0, [r4, #220]	; 0xdc
		smp->passkey %= 1000000;
   1756c:	fbb3 f1f2 	udiv	r1, r3, r2
   17570:	fb02 3311 	mls	r3, r2, r1, r3
   17574:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
	if (smp_auth_cb && smp_auth_cb->passkey_display) {
   17578:	b156      	cbz	r6, 17590 <smp_public_key_periph+0xf4>
   1757a:	6833      	ldr	r3, [r6, #0]
   1757c:	b143      	cbz	r3, 17590 <smp_public_key_periph+0xf4>
		atomic_set_bit(smp->flags, SMP_FLAG_DISPLAY);
   1757e:	210b      	movs	r1, #11
   17580:	4628      	mov	r0, r5
   17582:	f010 f874 	bl	2766e <atomic_set_bit>
		smp_auth_cb->passkey_display(conn, smp->passkey);
   17586:	4638      	mov	r0, r7
   17588:	6833      	ldr	r3, [r6, #0]
   1758a:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
   1758e:	4798      	blx	r3
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   17590:	2103      	movs	r1, #3
   17592:	4620      	mov	r0, r4
   17594:	f010 f86b 	bl	2766e <atomic_set_bit>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   17598:	210e      	movs	r1, #14
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   1759a:	f010 f868 	bl	2766e <atomic_set_bit>
		break;
   1759e:	e00e      	b.n	175be <smp_public_key_periph+0x122>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   175a0:	4620      	mov	r0, r4
   175a2:	2103      	movs	r1, #3
   175a4:	f010 f863 	bl	2766e <atomic_set_bit>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   175a8:	210e      	movs	r1, #14
   175aa:	f010 f860 	bl	2766e <atomic_set_bit>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   175ae:	4628      	mov	r0, r5
   175b0:	210a      	movs	r1, #10
   175b2:	f010 f85c 	bl	2766e <atomic_set_bit>
		smp_auth_cb->passkey_entry(smp->chan.chan.conn);
   175b6:	6873      	ldr	r3, [r6, #4]
   175b8:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   175bc:	4798      	blx	r3
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_PENDING);
   175be:	4628      	mov	r0, r5
   175c0:	2107      	movs	r1, #7
   175c2:	f010 f854 	bl	2766e <atomic_set_bit>
	if (!smp_find(SMP_FLAG_DHKEY_GEN)) {
   175c6:	2008      	movs	r0, #8
   175c8:	f7ff fdbe 	bl	17148 <smp_find>
   175cc:	b9a0      	cbnz	r0, 175f8 <smp_public_key_periph+0x15c>
		return smp_dhkey_generate(smp);
   175ce:	4620      	mov	r0, r4
}
   175d0:	b005      	add	sp, #20
   175d2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		return smp_dhkey_generate(smp);
   175d6:	f7ff be79 	b.w	172cc <smp_dhkey_generate>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   175da:	2104      	movs	r1, #4
   175dc:	4620      	mov	r0, r4
   175de:	e7dc      	b.n	1759a <smp_public_key_periph+0xfe>
	switch (smp->method) {
   175e0:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   175e2:	4b0a      	ldr	r3, [pc, #40]	; (1760c <smp_public_key_periph+0x170>)
   175e4:	2201      	movs	r2, #1
   175e6:	9302      	str	r3, [sp, #8]
   175e8:	2300      	movs	r3, #0
   175ea:	4906      	ldr	r1, [pc, #24]	; (17604 <smp_public_key_periph+0x168>)
   175ec:	4618      	mov	r0, r3
   175ee:	e9cd 3300 	strd	r3, r3, [sp]
   175f2:	f010 f82d 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   175f6:	e76e      	b.n	174d6 <smp_public_key_periph+0x3a>
	return 0;
   175f8:	2000      	movs	r0, #0
   175fa:	e7a3      	b.n	17544 <smp_public_key_periph+0xa8>
   175fc:	200211b0 	.word	0x200211b0
   17600:	0002edee 	.word	0x0002edee
   17604:	0002a748 	.word	0x0002a748
   17608:	000f4240 	.word	0x000f4240
   1760c:	0002edd2 	.word	0x0002edd2

00017610 <smp_public_key>:
{
   17610:	b530      	push	{r4, r5, lr}
   17612:	4604      	mov	r4, r0
   17614:	460d      	mov	r5, r1
   17616:	b085      	sub	sp, #20
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17618:	f7ff fda4 	bl	17164 <latch_auth_cb>
	memcpy(smp->pkey, req->x, BT_PUB_KEY_COORD_LEN);
   1761c:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17620:	4602      	mov	r2, r0
   17622:	68eb      	ldr	r3, [r5, #12]
   17624:	f103 0120 	add.w	r1, r3, #32
   17628:	f853 5b04 	ldr.w	r5, [r3], #4
   1762c:	428b      	cmp	r3, r1
   1762e:	f842 5b04 	str.w	r5, [r2], #4
   17632:	d1f9      	bne.n	17628 <smp_public_key+0x18>
   17634:	f104 0277 	add.w	r2, r4, #119	; 0x77
   17638:	f103 0120 	add.w	r1, r3, #32
   1763c:	f853 5b04 	ldr.w	r5, [r3], #4
   17640:	428b      	cmp	r3, r1
   17642:	f842 5b04 	str.w	r5, [r2], #4
   17646:	d1f9      	bne.n	1763c <smp_public_key+0x2c>
	if (bt_pub_key_is_debug(smp->pkey)) {
   17648:	f7fc f922 	bl	13890 <bt_pub_key_is_debug>
   1764c:	b940      	cbnz	r0, 17660 <smp_public_key+0x50>
	if (!sc_public_key) {
   1764e:	4b1c      	ldr	r3, [pc, #112]	; (176c0 <smp_public_key+0xb0>)
   17650:	681d      	ldr	r5, [r3, #0]
   17652:	bb75      	cbnz	r5, 176b2 <smp_public_key+0xa2>
		atomic_set_bit(smp->flags, SMP_FLAG_PKEY_SEND);
   17654:	1d20      	adds	r0, r4, #4
   17656:	2106      	movs	r1, #6
   17658:	f010 f809 	bl	2766e <atomic_set_bit>
	return 0;
   1765c:	4628      	mov	r0, r5
		return 0;
   1765e:	e026      	b.n	176ae <smp_public_key+0x9e>
		LOG_INF("Remote is using Debug Public key");
   17660:	4b18      	ldr	r3, [pc, #96]	; (176c4 <smp_public_key+0xb4>)
   17662:	2203      	movs	r2, #3
   17664:	9302      	str	r3, [sp, #8]
   17666:	2300      	movs	r3, #0
   17668:	4917      	ldr	r1, [pc, #92]	; (176c8 <smp_public_key+0xb8>)
   1766a:	4618      	mov	r0, r3
   1766c:	e9cd 3300 	strd	r3, r3, [sp]
   17670:	f00f ffee 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		atomic_set_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY);
   17674:	210e      	movs	r1, #14
   17676:	1d20      	adds	r0, r4, #4
   17678:	f00f fff9 	bl	2766e <atomic_set_bit>
		if (!update_debug_keys_check(smp)) {
   1767c:	f8d4 50ec 	ldr.w	r5, [r4, #236]	; 0xec
	if (!conn->le.keys) {
   17680:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   17684:	b933      	cbnz	r3, 17694 <smp_public_key+0x84>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   17686:	7a28      	ldrb	r0, [r5, #8]
   17688:	f105 0190 	add.w	r1, r5, #144	; 0x90
   1768c:	f001 f9fc 	bl	18a88 <bt_keys_get_addr>
   17690:	f8c5 00c0 	str.w	r0, [r5, #192]	; 0xc0
	if (!conn->le.keys ||
   17694:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   17698:	2b00      	cmp	r3, #0
   1769a:	d0d8      	beq.n	1764e <smp_public_key+0x3e>
   1769c:	89da      	ldrh	r2, [r3, #14]
   1769e:	f002 0224 	and.w	r2, r2, #36	; 0x24
   176a2:	2a00      	cmp	r2, #0
   176a4:	d0d3      	beq.n	1764e <smp_public_key+0x3e>
	if (conn->le.keys->flags & BT_KEYS_DEBUG) {
   176a6:	7b5b      	ldrb	r3, [r3, #13]
   176a8:	079b      	lsls	r3, r3, #30
   176aa:	d4d0      	bmi.n	1764e <smp_public_key+0x3e>
			return BT_SMP_ERR_AUTH_REQUIREMENTS;
   176ac:	2003      	movs	r0, #3
}
   176ae:	b005      	add	sp, #20
   176b0:	bd30      	pop	{r4, r5, pc}
	err = smp_public_key_periph(smp);
   176b2:	4620      	mov	r0, r4
}
   176b4:	b005      	add	sp, #20
   176b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	err = smp_public_key_periph(smp);
   176ba:	f7ff beef 	b.w	1749c <smp_public_key_periph>
   176be:	bf00      	nop
   176c0:	200211b0 	.word	0x200211b0
   176c4:	0002ee09 	.word	0x0002ee09
   176c8:	0002a748 	.word	0x0002a748

000176cc <smp_pairing_req>:
{
   176cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   176d0:	460d      	mov	r5, r1
   176d2:	b086      	sub	sp, #24
   176d4:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   176d6:	f8d0 60ec 	ldr.w	r6, [r0, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   176da:	f7ff fd43 	bl	17164 <latch_auth_cb>
	struct bt_smp_pairing *req = (void *)buf->data;
   176de:	f8d5 800c 	ldr.w	r8, [r5, #12]
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   176e2:	4607      	mov	r7, r0
	if ((req->max_key_size > BT_SMP_MAX_ENC_KEY_SIZE) ||
   176e4:	f898 3003 	ldrb.w	r3, [r8, #3]
   176e8:	3b07      	subs	r3, #7
   176ea:	2b09      	cmp	r3, #9
   176ec:	d903      	bls.n	176f6 <smp_pairing_req+0x2a>
		return BT_SMP_ERR_ENC_KEY_SIZE;
   176ee:	2006      	movs	r0, #6
}
   176f0:	b006      	add	sp, #24
   176f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!conn->le.keys) {
   176f6:	f8d6 30c0 	ldr.w	r3, [r6, #192]	; 0xc0
   176fa:	b15b      	cbz	r3, 17714 <smp_pairing_req+0x48>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   176fc:	1d25      	adds	r5, r4, #4
   176fe:	210f      	movs	r1, #15
   17700:	4628      	mov	r0, r5
   17702:	f00f ff4d 	bl	275a0 <atomic_test_bit>
   17706:	b980      	cbnz	r0, 1772a <smp_pairing_req+0x5e>
		int ret = smp_init(smp);
   17708:	4620      	mov	r0, r4
   1770a:	f7ff fdc3 	bl	17294 <smp_init>
		if (ret) {
   1770e:	b160      	cbz	r0, 1772a <smp_pairing_req+0x5e>
			return ret;
   17710:	b2c0      	uxtb	r0, r0
   17712:	e7ed      	b.n	176f0 <smp_pairing_req+0x24>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   17714:	7a30      	ldrb	r0, [r6, #8]
   17716:	f106 0190 	add.w	r1, r6, #144	; 0x90
   1771a:	f001 f9b5 	bl	18a88 <bt_keys_get_addr>
   1771e:	f8c6 00c0 	str.w	r0, [r6, #192]	; 0xc0
		if (!conn->le.keys) {
   17722:	2800      	cmp	r0, #0
   17724:	d1ea      	bne.n	176fc <smp_pairing_req+0x30>
			return BT_SMP_ERR_UNSPECIFIED;
   17726:	2008      	movs	r0, #8
   17728:	e7e2      	b.n	176f0 <smp_pairing_req+0x24>
	smp->preq[0] = BT_SMP_CMD_PAIRING_REQ;
   1772a:	2301      	movs	r3, #1
   1772c:	7263      	strb	r3, [r4, #9]
   1772e:	f8d8 3000 	ldr.w	r3, [r8]
	rsp->auth_req = get_auth(smp, req->auth_req);
   17732:	4620      	mov	r0, r4
   17734:	f8c4 300a 	str.w	r3, [r4, #10]
   17738:	f8b8 3004 	ldrh.w	r3, [r8, #4]
   1773c:	81e3      	strh	r3, [r4, #14]
	smp->prsp[0] = BT_SMP_CMD_PAIRING_RSP;
   1773e:	2302      	movs	r3, #2
   17740:	7423      	strb	r3, [r4, #16]
	rsp->auth_req = get_auth(smp, req->auth_req);
   17742:	f898 1002 	ldrb.w	r1, [r8, #2]
   17746:	f7ff fd49 	bl	171dc <get_auth>
   1774a:	74e0      	strb	r0, [r4, #19]
	rsp->io_capability = get_io_capa(smp);
   1774c:	4620      	mov	r0, r4
   1774e:	f7ff fd1f 	bl	17190 <get_io_capa>
	rsp->oob_flag = oobd_present ? BT_SMP_OOB_PRESENT :
   17752:	4ba9      	ldr	r3, [pc, #676]	; (179f8 <smp_pairing_req+0x32c>)
	rsp->io_capability = get_io_capa(smp);
   17754:	7460      	strb	r0, [r4, #17]
	rsp->oob_flag = oobd_present ? BT_SMP_OOB_PRESENT :
   17756:	781b      	ldrb	r3, [r3, #0]
   17758:	74a3      	strb	r3, [r4, #18]
	rsp->max_key_size = BT_SMP_MAX_ENC_KEY_SIZE;
   1775a:	2310      	movs	r3, #16
   1775c:	7523      	strb	r3, [r4, #20]
	rsp->init_key_dist = (req->init_key_dist & RECV_KEYS);
   1775e:	f898 3004 	ldrb.w	r3, [r8, #4]
   17762:	f003 0303 	and.w	r3, r3, #3
   17766:	7563      	strb	r3, [r4, #21]
	rsp->resp_key_dist = (req->resp_key_dist & SEND_KEYS);
   17768:	f898 3005 	ldrb.w	r3, [r8, #5]
   1776c:	f003 0301 	and.w	r3, r3, #1
   17770:	75a3      	strb	r3, [r4, #22]
	if ((rsp->auth_req & BT_SMP_AUTH_SC) &&
   17772:	7ce3      	ldrb	r3, [r4, #19]
   17774:	071b      	lsls	r3, r3, #28
   17776:	d50d      	bpl.n	17794 <smp_pairing_req+0xc8>
   17778:	f898 3002 	ldrb.w	r3, [r8, #2]
   1777c:	0718      	lsls	r0, r3, #28
   1777e:	d509      	bpl.n	17794 <smp_pairing_req+0xc8>
		atomic_set_bit(smp->flags, SMP_FLAG_SC);
   17780:	2105      	movs	r1, #5
   17782:	4628      	mov	r0, r5
   17784:	f00f ff73 	bl	2766e <atomic_set_bit>
		rsp->init_key_dist &= RECV_KEYS_SC;
   17788:	7d63      	ldrb	r3, [r4, #21]
   1778a:	f003 0302 	and.w	r3, r3, #2
   1778e:	7563      	strb	r3, [r4, #21]
		rsp->resp_key_dist &= SEND_KEYS_SC;
   17790:	2300      	movs	r3, #0
   17792:	75a3      	strb	r3, [r4, #22]
	if ((rsp->auth_req & BT_SMP_AUTH_CT2) &&
   17794:	7ce3      	ldrb	r3, [r4, #19]
   17796:	0699      	lsls	r1, r3, #26
   17798:	d507      	bpl.n	177aa <smp_pairing_req+0xde>
   1779a:	f898 3002 	ldrb.w	r3, [r8, #2]
   1779e:	069a      	lsls	r2, r3, #26
   177a0:	d503      	bpl.n	177aa <smp_pairing_req+0xde>
		atomic_set_bit(smp->flags, SMP_FLAG_CT2);
   177a2:	2114      	movs	r1, #20
   177a4:	4628      	mov	r0, r5
   177a6:	f00f ff62 	bl	2766e <atomic_set_bit>
	smp->local_dist = rsp->resp_key_dist;
   177aa:	7da3      	ldrb	r3, [r4, #22]
   177ac:	f884 30e8 	strb.w	r3, [r4, #232]	; 0xe8
	smp->remote_dist = rsp->init_key_dist;
   177b0:	7d63      	ldrb	r3, [r4, #21]
   177b2:	f884 30e9 	strb.w	r3, [r4, #233]	; 0xe9
	if ((rsp->auth_req & BT_SMP_AUTH_BONDING) &&
   177b6:	7ce3      	ldrb	r3, [r4, #19]
   177b8:	07db      	lsls	r3, r3, #31
   177ba:	d507      	bpl.n	177cc <smp_pairing_req+0x100>
   177bc:	f898 3002 	ldrb.w	r3, [r8, #2]
   177c0:	07d8      	lsls	r0, r3, #31
   177c2:	d503      	bpl.n	177cc <smp_pairing_req+0x100>
		atomic_set_bit(smp->flags, SMP_FLAG_BOND);
   177c4:	210d      	movs	r1, #13
   177c6:	4628      	mov	r0, r5
   177c8:	f00f ff51 	bl	2766e <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_PAIRING);
   177cc:	2103      	movs	r1, #3
   177ce:	4628      	mov	r0, r5
   177d0:	f00f ff4d 	bl	2766e <atomic_set_bit>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   177d4:	2105      	movs	r1, #5
	smp->method = get_pair_method(smp, req->io_capability);
   177d6:	f898 8000 	ldrb.w	r8, [r8]
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   177da:	f00f fee1 	bl	275a0 <atomic_test_bit>
   177de:	bb40      	cbnz	r0, 17832 <smp_pairing_req+0x166>
	if (remote_io > BT_SMP_IO_KEYBOARD_DISPLAY) {
   177e0:	f1b8 0f04 	cmp.w	r8, #4
   177e4:	d845      	bhi.n	17872 <smp_pairing_req+0x1a6>
	if ((req->oob_flag & rsp->oob_flag) & BT_SMP_OOB_DATA_MASK) {
   177e6:	7ae3      	ldrb	r3, [r4, #11]
   177e8:	7ca2      	ldrb	r2, [r4, #18]
   177ea:	4013      	ands	r3, r2
   177ec:	07d9      	lsls	r1, r3, #31
   177ee:	d43e      	bmi.n	1786e <smp_pairing_req+0x1a2>
	if (!((req->auth_req | rsp->auth_req) & BT_SMP_AUTH_MITM)) {
   177f0:	7b21      	ldrb	r1, [r4, #12]
   177f2:	7ce3      	ldrb	r3, [r4, #19]
   177f4:	4319      	orrs	r1, r3
   177f6:	f011 0104 	ands.w	r1, r1, #4
   177fa:	d011      	beq.n	17820 <smp_pairing_req+0x154>
	method = gen_method_legacy[remote_io][get_io_capa(smp)];
   177fc:	4620      	mov	r0, r4
   177fe:	f7ff fcc7 	bl	17190 <get_io_capa>
   17802:	4b7e      	ldr	r3, [pc, #504]	; (179fc <smp_pairing_req+0x330>)
   17804:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   17808:	4498      	add	r8, r3
   1780a:	f818 1000 	ldrb.w	r1, [r8, r0]
	if (method == PASSKEY_ROLE) {
   1780e:	2904      	cmp	r1, #4
   17810:	d106      	bne.n	17820 <smp_pairing_req+0x154>
		if (smp->chan.chan.conn->role == BT_HCI_ROLE_CENTRAL) {
   17812:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
   17816:	78db      	ldrb	r3, [r3, #3]
			method = PASSKEY_DISPLAY;
   17818:	2b00      	cmp	r3, #0
   1781a:	bf14      	ite	ne
   1781c:	2101      	movne	r1, #1
   1781e:	2102      	moveq	r1, #2
	smp->method = get_pair_method(smp, req->io_capability);
   17820:	7221      	strb	r1, [r4, #8]
	if (!update_keys_check(smp, conn->le.keys)) {
   17822:	4620      	mov	r0, r4
   17824:	f8d6 10c0 	ldr.w	r1, [r6, #192]	; 0xc0
   17828:	f00f fec0 	bl	275ac <update_keys_check>
   1782c:	bb18      	cbnz	r0, 17876 <smp_pairing_req+0x1aa>
		return BT_SMP_ERR_AUTH_REQUIREMENTS;
   1782e:	2003      	movs	r0, #3
   17830:	e75e      	b.n	176f0 <smp_pairing_req+0x24>
	if ((req->auth_req & rsp->auth_req) & BT_SMP_AUTH_SC) {
   17832:	7b23      	ldrb	r3, [r4, #12]
   17834:	7ce0      	ldrb	r0, [r4, #19]
   17836:	ea03 0200 	and.w	r2, r3, r0
   1783a:	0712      	lsls	r2, r2, #28
   1783c:	d506      	bpl.n	1784c <smp_pairing_req+0x180>
		if ((req->oob_flag | rsp->oob_flag) & BT_SMP_OOB_DATA_MASK) {
   1783e:	7ae2      	ldrb	r2, [r4, #11]
   17840:	f894 c012 	ldrb.w	ip, [r4, #18]
   17844:	ea42 020c 	orr.w	r2, r2, ip
   17848:	07d2      	lsls	r2, r2, #31
   1784a:	d4e9      	bmi.n	17820 <smp_pairing_req+0x154>
	if (remote_io > BT_SMP_IO_KEYBOARD_DISPLAY) {
   1784c:	f1b8 0f04 	cmp.w	r8, #4
   17850:	d80f      	bhi.n	17872 <smp_pairing_req+0x1a6>
	if (!((req->auth_req | rsp->auth_req) & BT_SMP_AUTH_MITM)) {
   17852:	ea43 0100 	orr.w	r1, r3, r0
   17856:	f011 0104 	ands.w	r1, r1, #4
   1785a:	d0e1      	beq.n	17820 <smp_pairing_req+0x154>
	return gen_method_sc[remote_io][get_io_capa(smp)];
   1785c:	4620      	mov	r0, r4
   1785e:	f7ff fc97 	bl	17190 <get_io_capa>
   17862:	4b67      	ldr	r3, [pc, #412]	; (17a00 <smp_pairing_req+0x334>)
   17864:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   17868:	4443      	add	r3, r8
   1786a:	5c19      	ldrb	r1, [r3, r0]
   1786c:	e7d8      	b.n	17820 <smp_pairing_req+0x154>
		return LEGACY_OOB;
   1786e:	2106      	movs	r1, #6
   17870:	e7d6      	b.n	17820 <smp_pairing_req+0x154>
		return JUST_WORKS;
   17872:	2100      	movs	r1, #0
   17874:	e7d4      	b.n	17820 <smp_pairing_req+0x154>
	bt_security_t sec = smp->chan.chan.conn->required_sec_level;
   17876:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
   1787a:	7a9b      	ldrb	r3, [r3, #10]
	switch (sec) {
   1787c:	2b03      	cmp	r3, #3
   1787e:	d03c      	beq.n	178fa <smp_pairing_req+0x22e>
   17880:	d82a      	bhi.n	178d8 <smp_pairing_req+0x20c>
   17882:	3b01      	subs	r3, #1
   17884:	2b01      	cmp	r3, #1
   17886:	f63f af4e 	bhi.w	17726 <smp_pairing_req+0x5a>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   1788a:	2105      	movs	r1, #5
   1788c:	4628      	mov	r0, r5
   1788e:	f00f fe87 	bl	275a0 <atomic_test_bit>
   17892:	2800      	cmp	r0, #0
   17894:	f040 80be 	bne.w	17a14 <smp_pairing_req+0x348>
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17898:	4620      	mov	r0, r4
   1789a:	f7ff fc63 	bl	17164 <latch_auth_cb>
   1789e:	4607      	mov	r7, r0
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   178a0:	4620      	mov	r0, r4
	struct bt_conn *conn = smp->chan.chan.conn;
   178a2:	f8d4 80ec 	ldr.w	r8, [r4, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   178a6:	f7ff fc5d 	bl	17164 <latch_auth_cb>
	keys = bt_keys_find_addr(conn->id, &conn->le.dst);
   178aa:	f108 0190 	add.w	r1, r8, #144	; 0x90
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   178ae:	4606      	mov	r6, r0
	keys = bt_keys_find_addr(conn->id, &conn->le.dst);
   178b0:	f898 0008 	ldrb.w	r0, [r8, #8]
   178b4:	f001 f9c6 	bl	18c44 <bt_keys_find_addr>
	if (keys && (keys->flags & BT_KEYS_AUTHENTICATED) &&
   178b8:	7a23      	ldrb	r3, [r4, #8]
   178ba:	b310      	cbz	r0, 17902 <smp_pairing_req+0x236>
   178bc:	7b42      	ldrb	r2, [r0, #13]
   178be:	07d2      	lsls	r2, r2, #31
   178c0:	d51f      	bpl.n	17902 <smp_pairing_req+0x236>
   178c2:	b9f3      	cbnz	r3, 17902 <smp_pairing_req+0x236>
		LOG_ERR("JustWorks failed, authenticated keys present");
   178c4:	4a4f      	ldr	r2, [pc, #316]	; (17a04 <smp_pairing_req+0x338>)
   178c6:	4618      	mov	r0, r3
   178c8:	e9cd 3201 	strd	r3, r2, [sp, #4]
   178cc:	494e      	ldr	r1, [pc, #312]	; (17a08 <smp_pairing_req+0x33c>)
   178ce:	2201      	movs	r2, #1
   178d0:	9300      	str	r3, [sp, #0]
   178d2:	f00f febd 	bl	27650 <z_log_msg_runtime_create.constprop.0>
	if (ret) {
   178d6:	e726      	b.n	17726 <smp_pairing_req+0x5a>
	switch (sec) {
   178d8:	2b04      	cmp	r3, #4
   178da:	f47f af24 	bne.w	17726 <smp_pairing_req+0x5a>
	return MIN(req->max_key_size, rsp->max_key_size);
   178de:	7d23      	ldrb	r3, [r4, #20]
   178e0:	7b62      	ldrb	r2, [r4, #13]
		if (get_encryption_key_size(smp) != BT_SMP_MAX_ENC_KEY_SIZE) {
   178e2:	4293      	cmp	r3, r2
   178e4:	bf28      	it	cs
   178e6:	4613      	movcs	r3, r2
   178e8:	2b10      	cmp	r3, #16
   178ea:	f47f af00 	bne.w	176ee <smp_pairing_req+0x22>
		if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   178ee:	2105      	movs	r1, #5
   178f0:	4628      	mov	r0, r5
   178f2:	f00f fe55 	bl	275a0 <atomic_test_bit>
   178f6:	2800      	cmp	r0, #0
   178f8:	d099      	beq.n	1782e <smp_pairing_req+0x162>
		if (smp->method == JUST_WORKS) {
   178fa:	7a23      	ldrb	r3, [r4, #8]
   178fc:	2b00      	cmp	r3, #0
   178fe:	d1c4      	bne.n	1788a <smp_pairing_req+0x1be>
   17900:	e795      	b.n	1782e <smp_pairing_req+0x162>
	switch (smp->method) {
   17902:	2b06      	cmp	r3, #6
   17904:	d85d      	bhi.n	179c2 <smp_pairing_req+0x2f6>
   17906:	e8df f003 	tbb	[pc, r3]
   1790a:	5418      	.short	0x5418
   1790c:	5c5c5c2d 	.word	0x5c5c5c2d
   17910:	04          	.byte	0x04
   17911:	00          	.byte	0x00
		if (smp_auth_cb && smp_auth_cb->oob_data_request) {
   17912:	2e00      	cmp	r6, #0
   17914:	d061      	beq.n	179da <smp_pairing_req+0x30e>
   17916:	68f3      	ldr	r3, [r6, #12]
   17918:	2b00      	cmp	r3, #0
   1791a:	d05e      	beq.n	179da <smp_pairing_req+0x30e>
			struct bt_conn_oob_info info = {
   1791c:	2300      	movs	r3, #0
			atomic_set_bit(smp->flags, SMP_FLAG_USER);
   1791e:	210a      	movs	r1, #10
   17920:	4628      	mov	r0, r5
			struct bt_conn_oob_info info = {
   17922:	f8ad 3014 	strh.w	r3, [sp, #20]
			atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17926:	f00f fea2 	bl	2766e <atomic_set_bit>
			smp_auth_cb->oob_data_request(smp->chan.chan.conn, &info);
   1792a:	68f3      	ldr	r3, [r6, #12]
   1792c:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17930:	a905      	add	r1, sp, #20
   17932:	4798      	blx	r3
	if ((DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   17934:	7a23      	ldrb	r3, [r4, #8]
   17936:	2b00      	cmp	r3, #0
   17938:	d151      	bne.n	179de <smp_pairing_req+0x312>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   1793a:	210f      	movs	r1, #15
   1793c:	4628      	mov	r0, r5
   1793e:	f00f fe2f 	bl	275a0 <atomic_test_bit>
	if ((DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   17942:	2800      	cmp	r0, #0
   17944:	d14b      	bne.n	179de <smp_pairing_req+0x312>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   17946:	2f00      	cmp	r7, #0
   17948:	d049      	beq.n	179de <smp_pairing_req+0x312>
	    smp_auth_cb && smp_auth_cb->pairing_confirm) {
   1794a:	697b      	ldr	r3, [r7, #20]
   1794c:	2b00      	cmp	r3, #0
   1794e:	d046      	beq.n	179de <smp_pairing_req+0x312>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17950:	4628      	mov	r0, r5
   17952:	210a      	movs	r1, #10
   17954:	f00f fe8b 	bl	2766e <atomic_set_bit>
		smp_auth_cb->pairing_confirm(smp->chan.chan.conn);
   17958:	697b      	ldr	r3, [r7, #20]
   1795a:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
		smp_auth_cb->pairing_confirm(conn);
   1795e:	4798      	blx	r3
		return 0;
   17960:	2000      	movs	r0, #0
   17962:	e6c5      	b.n	176f0 <smp_pairing_req+0x24>
			if (bt_rand(&passkey, sizeof(passkey))) {
   17964:	2104      	movs	r1, #4
   17966:	a805      	add	r0, sp, #20
   17968:	f7fb ff74 	bl	13854 <bt_rand>
   1796c:	2800      	cmp	r0, #0
   1796e:	f47f aeda 	bne.w	17726 <smp_pairing_req+0x5a>
			passkey %= 1000000;
   17972:	9b05      	ldr	r3, [sp, #20]
   17974:	4a25      	ldr	r2, [pc, #148]	; (17a0c <smp_pairing_req+0x340>)
   17976:	fbb3 f1f2 	udiv	r1, r3, r2
   1797a:	fb02 3311 	mls	r3, r2, r1, r3
   1797e:	9305      	str	r3, [sp, #20]
		if (smp_auth_cb && smp_auth_cb->passkey_display) {
   17980:	b14e      	cbz	r6, 17996 <smp_pairing_req+0x2ca>
   17982:	6833      	ldr	r3, [r6, #0]
   17984:	b13b      	cbz	r3, 17996 <smp_pairing_req+0x2ca>
			atomic_set_bit(smp->flags, SMP_FLAG_DISPLAY);
   17986:	210b      	movs	r1, #11
   17988:	4628      	mov	r0, r5
   1798a:	f00f fe70 	bl	2766e <atomic_set_bit>
			smp_auth_cb->passkey_display(conn, passkey);
   1798e:	4640      	mov	r0, r8
   17990:	6833      	ldr	r3, [r6, #0]
   17992:	9905      	ldr	r1, [sp, #20]
   17994:	4798      	blx	r3
		sys_put_le32(passkey, smp->tk);
   17996:	9b05      	ldr	r3, [sp, #20]
	dst[1] = val >> 8;
   17998:	f3c3 2207 	ubfx	r2, r3, #8, #8
	dst[0] = val;
   1799c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
	sys_put_le16(val >> 16, &dst[2]);
   179a0:	0c1b      	lsrs	r3, r3, #16
	dst[0] = val;
   179a2:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
	dst[1] = val >> 8;
   179a6:	0a1b      	lsrs	r3, r3, #8
   179a8:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
   179ac:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a
	if (ret) {
   179b0:	e7c0      	b.n	17934 <smp_pairing_req+0x268>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   179b2:	4628      	mov	r0, r5
   179b4:	210a      	movs	r1, #10
   179b6:	f00f fe5a 	bl	2766e <atomic_set_bit>
		smp_auth_cb->passkey_entry(conn);
   179ba:	4640      	mov	r0, r8
   179bc:	6873      	ldr	r3, [r6, #4]
   179be:	4798      	blx	r3
	if (ret) {
   179c0:	e7b8      	b.n	17934 <smp_pairing_req+0x268>
	switch (smp->method) {
   179c2:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   179c4:	4b12      	ldr	r3, [pc, #72]	; (17a10 <smp_pairing_req+0x344>)
   179c6:	2201      	movs	r2, #1
   179c8:	9302      	str	r3, [sp, #8]
   179ca:	2300      	movs	r3, #0
   179cc:	490e      	ldr	r1, [pc, #56]	; (17a08 <smp_pairing_req+0x33c>)
   179ce:	4618      	mov	r0, r3
   179d0:	e9cd 3300 	strd	r3, r3, [sp]
   179d4:	f00f fe3c 	bl	27650 <z_log_msg_runtime_create.constprop.0>
	if (ret) {
   179d8:	e6a5      	b.n	17726 <smp_pairing_req+0x5a>
			return BT_SMP_ERR_OOB_NOT_AVAIL;
   179da:	2002      	movs	r0, #2
   179dc:	e688      	b.n	176f0 <smp_pairing_req+0x24>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   179de:	2103      	movs	r1, #3
   179e0:	4620      	mov	r0, r4
   179e2:	f00f fe44 	bl	2766e <atomic_set_bit>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   179e6:	210e      	movs	r1, #14
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PUBLIC_KEY);
   179e8:	f00f fe41 	bl	2766e <atomic_set_bit>
}
   179ec:	b006      	add	sp, #24
   179ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return send_pairing_rsp(smp);
   179f2:	f00f be6b 	b.w	276cc <send_pairing_rsp>
   179f6:	bf00      	nop
   179f8:	20021e61 	.word	0x20021e61
   179fc:	0002f1aa 	.word	0x0002f1aa
   17a00:	0002f191 	.word	0x0002f191
   17a04:	0002ee2a 	.word	0x0002ee2a
   17a08:	0002a748 	.word	0x0002a748
   17a0c:	000f4240 	.word	0x000f4240
   17a10:	0002edd2 	.word	0x0002edd2
	if (!IS_ENABLED(CONFIG_BT_SMP_SC_PAIR_ONLY) &&
   17a14:	7a23      	ldrb	r3, [r4, #8]
   17a16:	b973      	cbnz	r3, 17a36 <smp_pairing_req+0x36a>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   17a18:	210f      	movs	r1, #15
   17a1a:	4628      	mov	r0, r5
   17a1c:	f00f fdc0 	bl	275a0 <atomic_test_bit>
	    (DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   17a20:	b948      	cbnz	r0, 17a36 <smp_pairing_req+0x36a>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   17a22:	b147      	cbz	r7, 17a36 <smp_pairing_req+0x36a>
	    smp_auth_cb && smp_auth_cb->pairing_confirm) {
   17a24:	697b      	ldr	r3, [r7, #20]
   17a26:	b133      	cbz	r3, 17a36 <smp_pairing_req+0x36a>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17a28:	4628      	mov	r0, r5
   17a2a:	210a      	movs	r1, #10
   17a2c:	f00f fe1f 	bl	2766e <atomic_set_bit>
		smp_auth_cb->pairing_confirm(conn);
   17a30:	4630      	mov	r0, r6
   17a32:	697b      	ldr	r3, [r7, #20]
   17a34:	e793      	b.n	1795e <smp_pairing_req+0x292>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PUBLIC_KEY);
   17a36:	210c      	movs	r1, #12
   17a38:	4620      	mov	r0, r4
   17a3a:	e7d5      	b.n	179e8 <smp_pairing_req+0x31c>

00017a3c <compute_and_check_and_send_periph_dhcheck>:
{
   17a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   17a40:	4604      	mov	r4, r0
   17a42:	b090      	sub	sp, #64	; 0x40
	(void)memset(r, 0, sizeof(r));
   17a44:	ad0c      	add	r5, sp, #48	; 0x30
   17a46:	2210      	movs	r2, #16
   17a48:	2100      	movs	r1, #0
   17a4a:	4628      	mov	r0, r5
   17a4c:	f011 feeb 	bl	29826 <memset>
	switch (smp->method) {
   17a50:	7a23      	ldrb	r3, [r4, #8]
   17a52:	2b05      	cmp	r3, #5
   17a54:	d83a      	bhi.n	17acc <compute_and_check_and_send_periph_dhcheck+0x90>
   17a56:	e8df f003 	tbb	[pc, r3]
   17a5a:	0306      	.short	0x0306
   17a5c:	29390603 	.word	0x29390603
		memcpy(r, &smp->passkey, sizeof(smp->passkey));
   17a60:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
   17a64:	930c      	str	r3, [sp, #48]	; 0x30
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   17a66:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
			 &smp->chan.chan.conn->le.resp_addr, smp->mackey, smp->tk)) {
   17a6a:	f104 0247 	add.w	r2, r4, #71	; 0x47
   17a6e:	f104 07c7 	add.w	r7, r4, #199	; 0xc7
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   17a72:	e9cd 7201 	strd	r7, r2, [sp, #4]
   17a76:	f104 0837 	add.w	r8, r4, #55	; 0x37
			 &smp->chan.chan.conn->le.resp_addr, smp->mackey, smp->tk)) {
   17a7a:	f103 029e 	add.w	r2, r3, #158	; 0x9e
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   17a7e:	f104 0927 	add.w	r9, r4, #39	; 0x27
   17a82:	9200      	str	r2, [sp, #0]
   17a84:	4641      	mov	r1, r8
   17a86:	464a      	mov	r2, r9
   17a88:	3397      	adds	r3, #151	; 0x97
   17a8a:	f104 0097 	add.w	r0, r4, #151	; 0x97
   17a8e:	f001 f987 	bl	18da0 <bt_crypto_f5>
   17a92:	4682      	mov	sl, r0
   17a94:	b348      	cbz	r0, 17aea <compute_and_check_and_send_periph_dhcheck+0xae>
		LOG_ERR("Calculate LTK failed");
   17a96:	4b4e      	ldr	r3, [pc, #312]	; (17bd0 <compute_and_check_and_send_periph_dhcheck+0x194>)
   17a98:	9302      	str	r3, [sp, #8]
   17a9a:	2300      	movs	r3, #0
   17a9c:	e9cd 3300 	strd	r3, r3, [sp]
   17aa0:	2201      	movs	r2, #1
   17aa2:	4618      	mov	r0, r3
   17aa4:	494b      	ldr	r1, [pc, #300]	; (17bd4 <compute_and_check_and_send_periph_dhcheck+0x198>)
   17aa6:	f00f fdd3 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17aaa:	e01a      	b.n	17ae2 <compute_and_check_and_send_periph_dhcheck+0xa6>
		if (smp->oobd_remote) {
   17aac:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
   17ab0:	2b00      	cmp	r3, #0
   17ab2:	d0d8      	beq.n	17a66 <compute_and_check_and_send_periph_dhcheck+0x2a>
			memcpy(r, smp->oobd_remote->r, sizeof(r));
   17ab4:	462e      	mov	r6, r5
   17ab6:	f103 0710 	add.w	r7, r3, #16
   17aba:	4632      	mov	r2, r6
   17abc:	6818      	ldr	r0, [r3, #0]
   17abe:	6859      	ldr	r1, [r3, #4]
   17ac0:	3308      	adds	r3, #8
   17ac2:	c203      	stmia	r2!, {r0, r1}
   17ac4:	42bb      	cmp	r3, r7
   17ac6:	4616      	mov	r6, r2
   17ac8:	d1f7      	bne.n	17aba <compute_and_check_and_send_periph_dhcheck+0x7e>
   17aca:	e7cc      	b.n	17a66 <compute_and_check_and_send_periph_dhcheck+0x2a>
	switch (smp->method) {
   17acc:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17ace:	4b42      	ldr	r3, [pc, #264]	; (17bd8 <compute_and_check_and_send_periph_dhcheck+0x19c>)
   17ad0:	2201      	movs	r2, #1
   17ad2:	9302      	str	r3, [sp, #8]
   17ad4:	2300      	movs	r3, #0
   17ad6:	493f      	ldr	r1, [pc, #252]	; (17bd4 <compute_and_check_and_send_periph_dhcheck+0x198>)
   17ad8:	4618      	mov	r0, r3
   17ada:	e9cd 3300 	strd	r3, r3, [sp]
   17ade:	f00f fdb7 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17ae2:	2008      	movs	r0, #8
}
   17ae4:	b010      	add	sp, #64	; 0x40
   17ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			 &smp->chan.chan.conn->le.resp_addr, &smp->chan.chan.conn->le.init_addr,
   17aea:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	if (bt_crypto_f6(smp->mackey, smp->prnd, smp->rrnd, r, &smp->prsp[1],
   17aee:	ae08      	add	r6, sp, #32
			 &smp->chan.chan.conn->le.resp_addr, &smp->chan.chan.conn->le.init_addr,
   17af0:	f103 0297 	add.w	r2, r3, #151	; 0x97
   17af4:	339e      	adds	r3, #158	; 0x9e
	if (bt_crypto_f6(smp->mackey, smp->prnd, smp->rrnd, r, &smp->prsp[1],
   17af6:	9301      	str	r3, [sp, #4]
   17af8:	f104 0311 	add.w	r3, r4, #17
   17afc:	9202      	str	r2, [sp, #8]
   17afe:	9300      	str	r3, [sp, #0]
   17b00:	4642      	mov	r2, r8
   17b02:	462b      	mov	r3, r5
   17b04:	4649      	mov	r1, r9
   17b06:	4638      	mov	r0, r7
   17b08:	9603      	str	r6, [sp, #12]
   17b0a:	f010 f867 	bl	27bdc <bt_crypto_f6>
   17b0e:	b130      	cbz	r0, 17b1e <compute_and_check_and_send_periph_dhcheck+0xe2>
		LOG_ERR("Calculate local DHKey check failed");
   17b10:	4b32      	ldr	r3, [pc, #200]	; (17bdc <compute_and_check_and_send_periph_dhcheck+0x1a0>)
   17b12:	f8cd a000 	str.w	sl, [sp]
   17b16:	e9cd a301 	strd	sl, r3, [sp, #4]
   17b1a:	4653      	mov	r3, sl
   17b1c:	e7c0      	b.n	17aa0 <compute_and_check_and_send_periph_dhcheck+0x64>
	if (smp->method == LE_SC_OOB) {
   17b1e:	7a23      	ldrb	r3, [r4, #8]
   17b20:	2b05      	cmp	r3, #5
   17b22:	d10e      	bne.n	17b42 <compute_and_check_and_send_periph_dhcheck+0x106>
		if (smp->oobd_local) {
   17b24:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
   17b28:	b311      	cbz	r1, 17b70 <compute_and_check_and_send_periph_dhcheck+0x134>
			memcpy(r, smp->oobd_local->r, sizeof(r));
   17b2a:	460b      	mov	r3, r1
   17b2c:	46ac      	mov	ip, r5
   17b2e:	f101 0e10 	add.w	lr, r1, #16
   17b32:	4662      	mov	r2, ip
   17b34:	6818      	ldr	r0, [r3, #0]
   17b36:	6859      	ldr	r1, [r3, #4]
   17b38:	3308      	adds	r3, #8
   17b3a:	c203      	stmia	r2!, {r0, r1}
   17b3c:	4573      	cmp	r3, lr
   17b3e:	4694      	mov	ip, r2
   17b40:	d1f7      	bne.n	17b32 <compute_and_check_and_send_periph_dhcheck+0xf6>
			 &smp->chan.chan.conn->le.init_addr, &smp->chan.chan.conn->le.resp_addr,
   17b42:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	if (bt_crypto_f6(smp->mackey, smp->rrnd, smp->prnd, r, &smp->preq[1],
   17b46:	f10d 0a10 	add.w	sl, sp, #16
			 &smp->chan.chan.conn->le.init_addr, &smp->chan.chan.conn->le.resp_addr,
   17b4a:	f103 029e 	add.w	r2, r3, #158	; 0x9e
   17b4e:	3397      	adds	r3, #151	; 0x97
	if (bt_crypto_f6(smp->mackey, smp->rrnd, smp->prnd, r, &smp->preq[1],
   17b50:	9301      	str	r3, [sp, #4]
   17b52:	f104 030a 	add.w	r3, r4, #10
   17b56:	9202      	str	r2, [sp, #8]
   17b58:	9300      	str	r3, [sp, #0]
   17b5a:	464a      	mov	r2, r9
   17b5c:	462b      	mov	r3, r5
   17b5e:	4641      	mov	r1, r8
   17b60:	4638      	mov	r0, r7
   17b62:	f8cd a00c 	str.w	sl, [sp, #12]
   17b66:	f010 f839 	bl	27bdc <bt_crypto_f6>
   17b6a:	b130      	cbz	r0, 17b7a <compute_and_check_and_send_periph_dhcheck+0x13e>
		LOG_ERR("Calculate remote DHKey check failed");
   17b6c:	4b1c      	ldr	r3, [pc, #112]	; (17be0 <compute_and_check_and_send_periph_dhcheck+0x1a4>)
   17b6e:	e793      	b.n	17a98 <compute_and_check_and_send_periph_dhcheck+0x5c>
			memset(r, 0, sizeof(r));
   17b70:	2210      	movs	r2, #16
   17b72:	4628      	mov	r0, r5
   17b74:	f011 fe57 	bl	29826 <memset>
   17b78:	e7e3      	b.n	17b42 <compute_and_check_and_send_periph_dhcheck+0x106>
	if (memcmp(smp->e, re, 16)) {
   17b7a:	2210      	movs	r2, #16
   17b7c:	4651      	mov	r1, sl
   17b7e:	f104 00b7 	add.w	r0, r4, #183	; 0xb7
   17b82:	f011 fe06 	bl	29792 <memcmp>
   17b86:	bb00      	cbnz	r0, 17bca <compute_and_check_and_send_periph_dhcheck+0x18e>
	buf = smp_create_pdu(smp, BT_SMP_DHKEY_CHECK, sizeof(*req));
   17b88:	210d      	movs	r1, #13
   17b8a:	4620      	mov	r0, r4
   17b8c:	f00f fd7f 	bl	2768e <smp_create_pdu.constprop.0>
	if (!buf) {
   17b90:	4607      	mov	r7, r0
   17b92:	2800      	cmp	r0, #0
   17b94:	d0a5      	beq.n	17ae2 <compute_and_check_and_send_periph_dhcheck+0xa6>
   17b96:	2110      	movs	r1, #16
   17b98:	300c      	adds	r0, #12
   17b9a:	f001 fd01 	bl	195a0 <net_buf_simple_add>
   17b9e:	4632      	mov	r2, r6
   17ba0:	4603      	mov	r3, r0
   17ba2:	4616      	mov	r6, r2
   17ba4:	ce03      	ldmia	r6!, {r0, r1}
   17ba6:	42ae      	cmp	r6, r5
   17ba8:	6018      	str	r0, [r3, #0]
   17baa:	6059      	str	r1, [r3, #4]
   17bac:	4632      	mov	r2, r6
   17bae:	f103 0308 	add.w	r3, r3, #8
   17bb2:	d1f6      	bne.n	17ba2 <compute_and_check_and_send_periph_dhcheck+0x166>
	smp_send(smp, buf, NULL, NULL);
   17bb4:	2200      	movs	r2, #0
   17bb6:	4639      	mov	r1, r7
   17bb8:	4620      	mov	r0, r4
   17bba:	f00f fd2c 	bl	27616 <smp_send.constprop.0>
	atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   17bbe:	1d20      	adds	r0, r4, #4
   17bc0:	2101      	movs	r1, #1
   17bc2:	f00f fd54 	bl	2766e <atomic_set_bit>
	return 0;
   17bc6:	2000      	movs	r0, #0
   17bc8:	e78c      	b.n	17ae4 <compute_and_check_and_send_periph_dhcheck+0xa8>
		return BT_SMP_ERR_DHKEY_CHECK_FAILED;
   17bca:	200b      	movs	r0, #11
   17bcc:	e78a      	b.n	17ae4 <compute_and_check_and_send_periph_dhcheck+0xa8>
   17bce:	bf00      	nop
   17bd0:	0002ee57 	.word	0x0002ee57
   17bd4:	0002a748 	.word	0x0002a748
   17bd8:	0002edd2 	.word	0x0002edd2
   17bdc:	0002ee6c 	.word	0x0002ee6c
   17be0:	0002ee8f 	.word	0x0002ee8f

00017be4 <bt_smp_connected>:
{
   17be4:	b538      	push	{r3, r4, r5, lr}
   17be6:	4604      	mov	r4, r0
	k_work_init_delayable(&smp->work, smp_timeout);
   17be8:	4908      	ldr	r1, [pc, #32]	; (17c0c <bt_smp_connected+0x28>)
   17bea:	f1a0 05ec 	sub.w	r5, r0, #236	; 0xec
   17bee:	3094      	adds	r0, #148	; 0x94
   17bf0:	f008 fd96 	bl	20720 <k_work_init_delayable>
	smp_reset(smp);
   17bf4:	4628      	mov	r0, r5
   17bf6:	f00f fde3 	bl	277c0 <smp_reset>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   17bfa:	4b05      	ldr	r3, [pc, #20]	; (17c10 <bt_smp_connected+0x2c>)
   17bfc:	34c4      	adds	r4, #196	; 0xc4
   17bfe:	e8d4 2fef 	ldaex	r2, [r4]
   17c02:	e8c4 3fe1 	stlex	r1, r3, [r4]
   17c06:	2900      	cmp	r1, #0
   17c08:	d1f9      	bne.n	17bfe <bt_smp_connected+0x1a>
}
   17c0a:	bd38      	pop	{r3, r4, r5, pc}
   17c0c:	00018891 	.word	0x00018891
   17c10:	20009a20 	.word	0x20009a20

00017c14 <smp_pairing_confirm>:
{
   17c14:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	atomic_clear_bit(smp->flags, SMP_FLAG_DISPLAY);
   17c16:	1d06      	adds	r6, r0, #4
	struct bt_smp_pairing_confirm *req = (void *)buf->data;
   17c18:	68cd      	ldr	r5, [r1, #12]
{
   17c1a:	4604      	mov	r4, r0
	atomic_clear_bit(smp->flags, SMP_FLAG_DISPLAY);
   17c1c:	210b      	movs	r1, #11
   17c1e:	4630      	mov	r0, r6
   17c20:	f00f fce5 	bl	275ee <atomic_clear_bit>
   17c24:	462b      	mov	r3, r5
   17c26:	f104 0217 	add.w	r2, r4, #23
   17c2a:	f105 0110 	add.w	r1, r5, #16
   17c2e:	f853 0b04 	ldr.w	r0, [r3], #4
   17c32:	428b      	cmp	r3, r1
   17c34:	f842 0b04 	str.w	r0, [r2], #4
   17c38:	d1f9      	bne.n	17c2e <smp_pairing_confirm+0x1a>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   17c3a:	2105      	movs	r1, #5
   17c3c:	4630      	mov	r0, r6
   17c3e:	f00f fcaf 	bl	275a0 <atomic_test_bit>
   17c42:	b928      	cbnz	r0, 17c50 <smp_pairing_confirm+0x3c>
		return legacy_pairing_confirm(smp);
   17c44:	4620      	mov	r0, r4
}
   17c46:	b004      	add	sp, #16
   17c48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return legacy_pairing_confirm(smp);
   17c4c:	f00f be2e 	b.w	278ac <legacy_pairing_confirm>
	switch (smp->method) {
   17c50:	7a23      	ldrb	r3, [r4, #8]
   17c52:	2b01      	cmp	r3, #1
   17c54:	d00a      	beq.n	17c6c <smp_pairing_confirm+0x58>
   17c56:	2b02      	cmp	r3, #2
   17c58:	d115      	bne.n	17c86 <smp_pairing_confirm+0x72>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   17c5a:	2104      	movs	r1, #4
   17c5c:	4620      	mov	r0, r4
   17c5e:	f00f fd06 	bl	2766e <atomic_set_bit>
}
   17c62:	b004      	add	sp, #16
   17c64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return smp_send_pairing_confirm(smp);
   17c68:	f7ff bbca 	b.w	17400 <smp_send_pairing_confirm>
		if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   17c6c:	210a      	movs	r1, #10
   17c6e:	4630      	mov	r0, r6
   17c70:	f00f fc96 	bl	275a0 <atomic_test_bit>
   17c74:	2800      	cmp	r0, #0
   17c76:	d0f0      	beq.n	17c5a <smp_pairing_confirm+0x46>
			atomic_set_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   17c78:	4630      	mov	r0, r6
   17c7a:	2100      	movs	r1, #0
   17c7c:	f00f fcf7 	bl	2766e <atomic_set_bit>
			return 0;
   17c80:	2000      	movs	r0, #0
}
   17c82:	b004      	add	sp, #16
   17c84:	bd70      	pop	{r4, r5, r6, pc}
	switch (smp->method) {
   17c86:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17c88:	4b05      	ldr	r3, [pc, #20]	; (17ca0 <smp_pairing_confirm+0x8c>)
   17c8a:	2201      	movs	r2, #1
   17c8c:	9302      	str	r3, [sp, #8]
   17c8e:	2300      	movs	r3, #0
   17c90:	4904      	ldr	r1, [pc, #16]	; (17ca4 <smp_pairing_confirm+0x90>)
   17c92:	4618      	mov	r0, r3
   17c94:	e9cd 3300 	strd	r3, r3, [sp]
   17c98:	f00f fcda 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17c9c:	2008      	movs	r0, #8
   17c9e:	e7f0      	b.n	17c82 <smp_pairing_confirm+0x6e>
   17ca0:	0002edd2 	.word	0x0002edd2
   17ca4:	0002a748 	.word	0x0002a748

00017ca8 <smp_pairing_random>:
{
   17ca8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   17cac:	4604      	mov	r4, r0
   17cae:	b089      	sub	sp, #36	; 0x24
   17cb0:	460e      	mov	r6, r1
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17cb2:	f7ff fa57 	bl	17164 <latch_auth_cb>
	memcpy(smp->rrnd, req->val, sizeof(smp->rrnd));
   17cb6:	f104 0937 	add.w	r9, r4, #55	; 0x37
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17cba:	4605      	mov	r5, r0
   17cbc:	464a      	mov	r2, r9
   17cbe:	68f3      	ldr	r3, [r6, #12]
   17cc0:	f103 0110 	add.w	r1, r3, #16
   17cc4:	f853 0b04 	ldr.w	r0, [r3], #4
   17cc8:	428b      	cmp	r3, r1
   17cca:	f842 0b04 	str.w	r0, [r2], #4
   17cce:	d1f9      	bne.n	17cc4 <smp_pairing_random+0x1c>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   17cd0:	1d27      	adds	r7, r4, #4
   17cd2:	2105      	movs	r1, #5
   17cd4:	4638      	mov	r0, r7
   17cd6:	f00f fc63 	bl	275a0 <atomic_test_bit>
   17cda:	2800      	cmp	r0, #0
   17cdc:	d14f      	bne.n	17d7e <smp_pairing_random+0xd6>
	struct bt_conn *conn = smp->chan.chan.conn;
   17cde:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17ce2:	f104 0647 	add.w	r6, r4, #71	; 0x47
		     &conn->le.init_addr, &conn->le.resp_addr, tmp);
   17ce6:	f103 029e 	add.w	r2, r3, #158	; 0x9e
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17cea:	ad04      	add	r5, sp, #16
		     &conn->le.init_addr, &conn->le.resp_addr, tmp);
   17cec:	3397      	adds	r3, #151	; 0x97
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17cee:	9201      	str	r2, [sp, #4]
   17cf0:	9300      	str	r3, [sp, #0]
   17cf2:	4649      	mov	r1, r9
   17cf4:	4630      	mov	r0, r6
   17cf6:	9502      	str	r5, [sp, #8]
   17cf8:	f104 0310 	add.w	r3, r4, #16
   17cfc:	f104 0209 	add.w	r2, r4, #9
   17d00:	f00f fd79 	bl	277f6 <smp_c1>
	if (err) {
   17d04:	bb20      	cbnz	r0, 17d50 <smp_pairing_random+0xa8>
	if (memcmp(smp->pcnf, tmp, sizeof(smp->pcnf))) {
   17d06:	2210      	movs	r2, #16
   17d08:	4629      	mov	r1, r5
   17d0a:	f104 0017 	add.w	r0, r4, #23
   17d0e:	f011 fd40 	bl	29792 <memcmp>
   17d12:	4680      	mov	r8, r0
   17d14:	2800      	cmp	r0, #0
   17d16:	d177      	bne.n	17e08 <smp_pairing_random+0x160>
	memcpy(out, r2, 8);
   17d18:	462b      	mov	r3, r5
   17d1a:	f8d4 0037 	ldr.w	r0, [r4, #55]	; 0x37
   17d1e:	f8d9 1004 	ldr.w	r1, [r9, #4]
	return bt_encrypt_le(k, out, out);
   17d22:	462a      	mov	r2, r5
	memcpy(out, r2, 8);
   17d24:	c303      	stmia	r3!, {r0, r1}
	memcpy(out + 8, r1, 8);
   17d26:	f8d4 0027 	ldr.w	r0, [r4, #39]	; 0x27
   17d2a:	f8d4 102b 	ldr.w	r1, [r4, #43]	; 0x2b
   17d2e:	c303      	stmia	r3!, {r0, r1}
	return bt_encrypt_le(k, out, out);
   17d30:	4629      	mov	r1, r5
   17d32:	4630      	mov	r0, r6
   17d34:	f00e fbea 	bl	2650c <bt_encrypt_le>
		if (err) {
   17d38:	b170      	cbz	r0, 17d58 <smp_pairing_random+0xb0>
			LOG_ERR("Calculate STK failed");
   17d3a:	4b62      	ldr	r3, [pc, #392]	; (17ec4 <smp_pairing_random+0x21c>)
   17d3c:	f8cd 8000 	str.w	r8, [sp]
   17d40:	e9cd 8301 	strd	r8, r3, [sp, #4]
   17d44:	4643      	mov	r3, r8
		LOG_ERR("Calculate confirm failed");
   17d46:	2201      	movs	r2, #1
   17d48:	4618      	mov	r0, r3
   17d4a:	495f      	ldr	r1, [pc, #380]	; (17ec8 <smp_pairing_random+0x220>)
   17d4c:	f00f fc80 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17d50:	2008      	movs	r0, #8
}
   17d52:	b009      	add	sp, #36	; 0x24
   17d54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   17d58:	4633      	mov	r3, r6
   17d5a:	ae08      	add	r6, sp, #32
   17d5c:	462a      	mov	r2, r5
   17d5e:	ca03      	ldmia	r2!, {r0, r1}
   17d60:	42b2      	cmp	r2, r6
   17d62:	6018      	str	r0, [r3, #0]
   17d64:	6059      	str	r1, [r3, #4]
   17d66:	4615      	mov	r5, r2
   17d68:	f103 0308 	add.w	r3, r3, #8
   17d6c:	d1f6      	bne.n	17d5c <smp_pairing_random+0xb4>
		atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   17d6e:	2101      	movs	r1, #1
	atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17d70:	4638      	mov	r0, r7
   17d72:	f00f fc7c 	bl	2766e <atomic_set_bit>
	return smp_send_pairing_random(smp);
   17d76:	4620      	mov	r0, r4
   17d78:	f00f fcc2 	bl	27700 <smp_send_pairing_random>
   17d7c:	e7e9      	b.n	17d52 <smp_pairing_random+0xaa>
	switch (smp->method) {
   17d7e:	7a23      	ldrb	r3, [r4, #8]
   17d80:	2b05      	cmp	r3, #5
   17d82:	f200 8091 	bhi.w	17ea8 <smp_pairing_random+0x200>
   17d86:	e8df f003 	tbb	[pc, r3]
   17d8a:	1f19      	.short	0x1f19
   17d8c:	658f031f 	.word	0x658f031f
		if (bt_crypto_g2(smp->pkey, sc_public_key, smp->rrnd, smp->prnd, &passkey)) {
   17d90:	ab04      	add	r3, sp, #16
   17d92:	494e      	ldr	r1, [pc, #312]	; (17ecc <smp_pairing_random+0x224>)
   17d94:	9300      	str	r3, [sp, #0]
   17d96:	464a      	mov	r2, r9
   17d98:	6809      	ldr	r1, [r1, #0]
   17d9a:	f104 0327 	add.w	r3, r4, #39	; 0x27
   17d9e:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17da2:	f001 f865 	bl	18e70 <bt_crypto_g2>
   17da6:	2800      	cmp	r0, #0
   17da8:	d1d2      	bne.n	17d50 <smp_pairing_random+0xa8>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17daa:	210a      	movs	r1, #10
   17dac:	4638      	mov	r0, r7
   17dae:	f00f fc5e 	bl	2766e <atomic_set_bit>
		smp_auth_cb->passkey_confirm(smp->chan.chan.conn, passkey);
   17db2:	68ab      	ldr	r3, [r5, #8]
   17db4:	9904      	ldr	r1, [sp, #16]
   17db6:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17dba:	4798      	blx	r3
	atomic_set_bit(smp->allowed_cmds, BT_SMP_DHKEY_CHECK);
   17dbc:	210d      	movs	r1, #13
   17dbe:	4620      	mov	r0, r4
   17dc0:	f00f fc55 	bl	2766e <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17dc4:	2110      	movs	r1, #16
   17dc6:	e7d3      	b.n	17d70 <smp_pairing_random+0xc8>
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17dc8:	f894 20dc 	ldrb.w	r2, [r4, #220]	; 0xdc
   17dcc:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17dd0:	493e      	ldr	r1, [pc, #248]	; (17ecc <smp_pairing_random+0x224>)
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17dd2:	40d3      	lsrs	r3, r2
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17dd4:	ad04      	add	r5, sp, #16
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17dd6:	f003 0301 	and.w	r3, r3, #1
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17dda:	9500      	str	r5, [sp, #0]
   17ddc:	464a      	mov	r2, r9
   17dde:	6809      	ldr	r1, [r1, #0]
   17de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   17de4:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17de8:	f00f fed3 	bl	27b92 <bt_crypto_f4>
   17dec:	b128      	cbz	r0, 17dfa <smp_pairing_random+0x152>
		LOG_ERR("Calculate confirm failed");
   17dee:	4b38      	ldr	r3, [pc, #224]	; (17ed0 <smp_pairing_random+0x228>)
   17df0:	9302      	str	r3, [sp, #8]
   17df2:	2300      	movs	r3, #0
   17df4:	e9cd 3300 	strd	r3, r3, [sp]
   17df8:	e7a5      	b.n	17d46 <smp_pairing_random+0x9e>
	if (memcmp(smp->pcnf, cfm, 16)) {
   17dfa:	2210      	movs	r2, #16
   17dfc:	4629      	mov	r1, r5
   17dfe:	f104 0017 	add.w	r0, r4, #23
   17e02:	f011 fcc6 	bl	29792 <memcmp>
   17e06:	b108      	cbz	r0, 17e0c <smp_pairing_random+0x164>
		return BT_SMP_ERR_CONFIRM_FAILED;
   17e08:	2004      	movs	r0, #4
   17e0a:	e7a2      	b.n	17d52 <smp_pairing_random+0xaa>
		atomic_set_bit(smp->allowed_cmds,
   17e0c:	2103      	movs	r1, #3
   17e0e:	4620      	mov	r0, r4
   17e10:	f00f fc2d 	bl	2766e <atomic_set_bit>
		err = smp_send_pairing_random(smp);
   17e14:	f00f fc74 	bl	27700 <smp_send_pairing_random>
		if (err) {
   17e18:	2800      	cmp	r0, #0
   17e1a:	d19a      	bne.n	17d52 <smp_pairing_random+0xaa>
		smp->passkey_round++;
   17e1c:	f894 30dc 	ldrb.w	r3, [r4, #220]	; 0xdc
   17e20:	3301      	adds	r3, #1
   17e22:	b2db      	uxtb	r3, r3
		if (smp->passkey_round == 20U) {
   17e24:	2b14      	cmp	r3, #20
		smp->passkey_round++;
   17e26:	f884 30dc 	strb.w	r3, [r4, #220]	; 0xdc
		if (smp->passkey_round == 20U) {
   17e2a:	d109      	bne.n	17e40 <smp_pairing_random+0x198>
			atomic_set_bit(smp->allowed_cmds, BT_SMP_DHKEY_CHECK);
   17e2c:	210d      	movs	r1, #13
   17e2e:	4620      	mov	r0, r4
   17e30:	f00f fc1d 	bl	2766e <atomic_set_bit>
			atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17e34:	2110      	movs	r1, #16
   17e36:	4638      	mov	r0, r7
   17e38:	f00f fc19 	bl	2766e <atomic_set_bit>
			return 0;
   17e3c:	2000      	movs	r0, #0
   17e3e:	e788      	b.n	17d52 <smp_pairing_random+0xaa>
		if (bt_rand(smp->prnd, 16)) {
   17e40:	2110      	movs	r1, #16
   17e42:	f104 0027 	add.w	r0, r4, #39	; 0x27
   17e46:	f7fb fd05 	bl	13854 <bt_rand>
   17e4a:	3800      	subs	r0, #0
   17e4c:	bf18      	it	ne
   17e4e:	2001      	movne	r0, #1
   17e50:	00c0      	lsls	r0, r0, #3
   17e52:	e77e      	b.n	17d52 <smp_pairing_random+0xaa>
		if (bt_rand(smp->prnd, 16)) {
   17e54:	2110      	movs	r1, #16
   17e56:	f104 0027 	add.w	r0, r4, #39	; 0x27
   17e5a:	f7fb fcfb 	bl	13854 <bt_rand>
   17e5e:	2800      	cmp	r0, #0
   17e60:	f47f af76 	bne.w	17d50 <smp_pairing_random+0xa8>
		if (smp_auth_cb && smp_auth_cb->oob_data_request) {
   17e64:	b365      	cbz	r5, 17ec0 <smp_pairing_random+0x218>
   17e66:	68eb      	ldr	r3, [r5, #12]
   17e68:	b353      	cbz	r3, 17ec0 <smp_pairing_random+0x218>
			struct bt_conn_oob_info info = {
   17e6a:	4b1a      	ldr	r3, [pc, #104]	; (17ed4 <smp_pairing_random+0x22c>)
	return ((req->oob_flag & BT_SMP_OOB_DATA_MASK) == BT_SMP_OOB_PRESENT);
   17e6c:	7ae2      	ldrb	r2, [r4, #11]
			struct bt_conn_oob_info info = {
   17e6e:	881b      	ldrh	r3, [r3, #0]
		oob_config = req_oob_present ? BT_CONN_OOB_LOCAL_ONLY :
   17e70:	07d2      	lsls	r2, r2, #31
			struct bt_conn_oob_info info = {
   17e72:	f8ad 3010 	strh.w	r3, [sp, #16]
	return ((rsp->oob_flag & BT_SMP_OOB_DATA_MASK) == BT_SMP_OOB_PRESENT);
   17e76:	7ca3      	ldrb	r3, [r4, #18]
   17e78:	f003 0301 	and.w	r3, r3, #1
		oob_config = req_oob_present ? BT_CONN_OOB_LOCAL_ONLY :
   17e7c:	d412      	bmi.n	17ea4 <smp_pairing_random+0x1fc>
   17e7e:	2b00      	cmp	r3, #0
   17e80:	bf14      	ite	ne
   17e82:	2301      	movne	r3, #1
   17e84:	2303      	moveq	r3, #3
	info->lesc.oob_config = oob_config;
   17e86:	f88d 3011 	strb.w	r3, [sp, #17]
			smp->oobd_local = NULL;
   17e8a:	2300      	movs	r3, #0
			atomic_set_bit(smp->flags, SMP_FLAG_OOB_PENDING);
   17e8c:	4638      	mov	r0, r7
			smp->oobd_remote = NULL;
   17e8e:	e9c4 3338 	strd	r3, r3, [r4, #224]	; 0xe0
			atomic_set_bit(smp->flags, SMP_FLAG_OOB_PENDING);
   17e92:	210c      	movs	r1, #12
   17e94:	f00f fbeb 	bl	2766e <atomic_set_bit>
			smp_auth_cb->oob_data_request(smp->chan.chan.conn, &info);
   17e98:	68eb      	ldr	r3, [r5, #12]
   17e9a:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17e9e:	a904      	add	r1, sp, #16
   17ea0:	4798      	blx	r3
			return 0;
   17ea2:	e7cb      	b.n	17e3c <smp_pairing_random+0x194>
		if (rsp_oob_present) {
   17ea4:	005b      	lsls	r3, r3, #1
   17ea6:	e7ee      	b.n	17e86 <smp_pairing_random+0x1de>
	switch (smp->method) {
   17ea8:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17eaa:	4b0b      	ldr	r3, [pc, #44]	; (17ed8 <smp_pairing_random+0x230>)
   17eac:	2201      	movs	r2, #1
   17eae:	9302      	str	r3, [sp, #8]
   17eb0:	2300      	movs	r3, #0
   17eb2:	4905      	ldr	r1, [pc, #20]	; (17ec8 <smp_pairing_random+0x220>)
   17eb4:	4618      	mov	r0, r3
   17eb6:	e9cd 3300 	strd	r3, r3, [sp]
   17eba:	f00f fbc9 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17ebe:	e747      	b.n	17d50 <smp_pairing_random+0xa8>
			return BT_SMP_ERR_OOB_NOT_AVAIL;
   17ec0:	2002      	movs	r0, #2
   17ec2:	e746      	b.n	17d52 <smp_pairing_random+0xaa>
   17ec4:	0002eeb3 	.word	0x0002eeb3
   17ec8:	0002a748 	.word	0x0002a748
   17ecc:	200211b0 	.word	0x200211b0
   17ed0:	0002eec8 	.word	0x0002eec8
   17ed4:	0002a88a 	.word	0x0002a88a
   17ed8:	0002edd2 	.word	0x0002edd2

00017edc <bt_smp_start_security>:
{
   17edc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	switch (conn->role) {
   17ee0:	78c6      	ldrb	r6, [r0, #3]
{
   17ee2:	4604      	mov	r4, r0
	switch (conn->role) {
   17ee4:	2e01      	cmp	r6, #1
   17ee6:	d005      	beq.n	17ef4 <bt_smp_start_security+0x18>
		return -EINVAL;
   17ee8:	f06f 0415 	mvn.w	r4, #21
}
   17eec:	4620      	mov	r0, r4
   17eee:	b003      	add	sp, #12
   17ef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	smp = smp_chan_get(conn);
   17ef4:	f7ff f9b4 	bl	17260 <smp_chan_get>
	if (!smp) {
   17ef8:	4605      	mov	r5, r0
   17efa:	2800      	cmp	r0, #0
   17efc:	f000 80ac 	beq.w	18058 <bt_smp_start_security+0x17c>
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   17f00:	1d07      	adds	r7, r0, #4
   17f02:	2104      	movs	r1, #4
   17f04:	4638      	mov	r0, r7
   17f06:	f00f fb4b 	bl	275a0 <atomic_test_bit>
   17f0a:	2800      	cmp	r0, #0
   17f0c:	f040 80a7 	bne.w	1805e <bt_smp_start_security+0x182>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   17f10:	2103      	movs	r1, #3
   17f12:	4638      	mov	r0, r7
   17f14:	f00f fb44 	bl	275a0 <atomic_test_bit>
   17f18:	b110      	cbz	r0, 17f20 <bt_smp_start_security+0x44>
		return -EBUSY;
   17f1a:	f06f 040f 	mvn.w	r4, #15
   17f1e:	e7e5      	b.n	17eec <bt_smp_start_security+0x10>
	if (atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   17f20:	4631      	mov	r1, r6
   17f22:	4638      	mov	r0, r7
   17f24:	f00f fb3c 	bl	275a0 <atomic_test_bit>
   17f28:	2800      	cmp	r0, #0
   17f2a:	d1f6      	bne.n	17f1a <bt_smp_start_security+0x3e>
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17f2c:	4628      	mov	r0, r5
   17f2e:	f7ff f919 	bl	17164 <latch_auth_cb>
	switch (smp->chan.chan.conn->required_sec_level) {
   17f32:	f8d5 30ec 	ldr.w	r3, [r5, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17f36:	4606      	mov	r6, r0
	switch (smp->chan.chan.conn->required_sec_level) {
   17f38:	7a9b      	ldrb	r3, [r3, #10]
   17f3a:	2b03      	cmp	r3, #3
   17f3c:	d042      	beq.n	17fc4 <bt_smp_start_security+0xe8>
   17f3e:	d832      	bhi.n	17fa6 <bt_smp_start_security+0xca>
   17f40:	3b01      	subs	r3, #1
   17f42:	2b01      	cmp	r3, #1
   17f44:	d948      	bls.n	17fd8 <bt_smp_start_security+0xfc>
	if (atomic_test_bit(conn->flags, BT_CONN_FORCE_PAIR)) {
   17f46:	210b      	movs	r1, #11
   17f48:	1d20      	adds	r0, r4, #4
   17f4a:	f00f fb29 	bl	275a0 <atomic_test_bit>
   17f4e:	2800      	cmp	r0, #0
   17f50:	d1ca      	bne.n	17ee8 <bt_smp_start_security+0xc>
	if (!conn->le.keys) {
   17f52:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17f56:	b983      	cbnz	r3, 17f7a <bt_smp_start_security+0x9e>
						     conn->id, &conn->le.dst);
   17f58:	f104 0690 	add.w	r6, r4, #144	; 0x90
		conn->le.keys = bt_keys_find(BT_KEYS_LTK_P256,
   17f5c:	4632      	mov	r2, r6
   17f5e:	2020      	movs	r0, #32
   17f60:	7a21      	ldrb	r1, [r4, #8]
   17f62:	f000 fde9 	bl	18b38 <bt_keys_find>
   17f66:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   17f6a:	b930      	cbnz	r0, 17f7a <bt_smp_start_security+0x9e>
			conn->le.keys = bt_keys_find(BT_KEYS_LTK,
   17f6c:	4632      	mov	r2, r6
   17f6e:	2004      	movs	r0, #4
   17f70:	7a21      	ldrb	r1, [r4, #8]
   17f72:	f000 fde1 	bl	18b38 <bt_keys_find>
   17f76:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (!conn->le.keys ||
   17f7a:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17f7e:	2b00      	cmp	r3, #0
   17f80:	d0b2      	beq.n	17ee8 <bt_smp_start_security+0xc>
	    !(conn->le.keys->keys & (BT_KEYS_LTK | BT_KEYS_LTK_P256))) {
   17f82:	89da      	ldrh	r2, [r3, #14]
	if (!conn->le.keys ||
   17f84:	f012 0f24 	tst.w	r2, #36	; 0x24
   17f88:	d0ae      	beq.n	17ee8 <bt_smp_start_security+0xc>
	if (conn->required_sec_level >= BT_SECURITY_L3 &&
   17f8a:	7aa1      	ldrb	r1, [r4, #10]
   17f8c:	2902      	cmp	r1, #2
   17f8e:	d923      	bls.n	17fd8 <bt_smp_start_security+0xfc>
   17f90:	7b58      	ldrb	r0, [r3, #13]
   17f92:	07c0      	lsls	r0, r0, #31
   17f94:	d5a8      	bpl.n	17ee8 <bt_smp_start_security+0xc>
	if (conn->required_sec_level >= BT_SECURITY_L4 &&
   17f96:	2903      	cmp	r1, #3
   17f98:	d01e      	beq.n	17fd8 <bt_smp_start_security+0xfc>
	    !((conn->le.keys->flags & BT_KEYS_AUTHENTICATED) &&
   17f9a:	0692      	lsls	r2, r2, #26
   17f9c:	d5a4      	bpl.n	17ee8 <bt_smp_start_security+0xc>
   17f9e:	7b1b      	ldrb	r3, [r3, #12]
   17fa0:	2b10      	cmp	r3, #16
   17fa2:	d1a1      	bne.n	17ee8 <bt_smp_start_security+0xc>
   17fa4:	e018      	b.n	17fd8 <bt_smp_start_security+0xfc>
	switch (smp->chan.chan.conn->required_sec_level) {
   17fa6:	2b04      	cmp	r3, #4
   17fa8:	d1cd      	bne.n	17f46 <bt_smp_start_security+0x6a>
		return (get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17faa:	4628      	mov	r0, r5
   17fac:	f7ff f8f0 	bl	17190 <get_io_capa>
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17fb0:	2803      	cmp	r0, #3
   17fb2:	d104      	bne.n	17fbe <bt_smp_start_security+0xe2>
		return (get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17fb4:	2e00      	cmp	r6, #0
   17fb6:	d0c6      	beq.n	17f46 <bt_smp_start_security+0x6a>
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17fb8:	68f3      	ldr	r3, [r6, #12]
   17fba:	2b00      	cmp	r3, #0
   17fbc:	d0c3      	beq.n	17f46 <bt_smp_start_security+0x6a>
   17fbe:	4b29      	ldr	r3, [pc, #164]	; (18064 <bt_smp_start_security+0x188>)
   17fc0:	781b      	ldrb	r3, [r3, #0]
   17fc2:	e007      	b.n	17fd4 <bt_smp_start_security+0xf8>
		return get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17fc4:	4628      	mov	r0, r5
   17fc6:	f7ff f8e3 	bl	17190 <get_io_capa>
   17fca:	2803      	cmp	r0, #3
   17fcc:	d104      	bne.n	17fd8 <bt_smp_start_security+0xfc>
   17fce:	2e00      	cmp	r6, #0
   17fd0:	d0b9      	beq.n	17f46 <bt_smp_start_security+0x6a>
		       (smp_auth_cb && smp_auth_cb->oob_data_request);
   17fd2:	68f3      	ldr	r3, [r6, #12]
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17fd4:	2b00      	cmp	r3, #0
   17fd6:	d0b6      	beq.n	17f46 <bt_smp_start_security+0x6a>
	if (!conn->le.keys) {
   17fd8:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17fdc:	b13b      	cbz	r3, 17fee <bt_smp_start_security+0x112>
	if (smp_init(smp) != 0) {
   17fde:	4628      	mov	r0, r5
   17fe0:	f7ff f958 	bl	17294 <smp_init>
   17fe4:	4680      	mov	r8, r0
   17fe6:	b170      	cbz	r0, 18006 <bt_smp_start_security+0x12a>
		return -ENOBUFS;
   17fe8:	f06f 0468 	mvn.w	r4, #104	; 0x68
   17fec:	e77e      	b.n	17eec <bt_smp_start_security+0x10>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   17fee:	7a20      	ldrb	r0, [r4, #8]
   17ff0:	f104 0190 	add.w	r1, r4, #144	; 0x90
   17ff4:	f000 fd48 	bl	18a88 <bt_keys_get_addr>
   17ff8:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   17ffc:	2800      	cmp	r0, #0
   17ffe:	d1ee      	bne.n	17fde <bt_smp_start_security+0x102>
			return -ENOMEM;
   18000:	f06f 040b 	mvn.w	r4, #11
   18004:	e772      	b.n	17eec <bt_smp_start_security+0x10>
	req_buf = smp_create_pdu(smp, BT_SMP_CMD_SECURITY_REQUEST,
   18006:	210b      	movs	r1, #11
   18008:	4628      	mov	r0, r5
   1800a:	f00f fb40 	bl	2768e <smp_create_pdu.constprop.0>
	if (!req_buf) {
   1800e:	4606      	mov	r6, r0
   18010:	2800      	cmp	r0, #0
   18012:	d0e9      	beq.n	17fe8 <bt_smp_start_security+0x10c>
   18014:	2101      	movs	r1, #1
   18016:	300c      	adds	r0, #12
   18018:	f001 fac2 	bl	195a0 <net_buf_simple_add>
	req->auth_req = get_auth(smp, BT_SMP_AUTH_DEFAULT);
   1801c:	2109      	movs	r1, #9
   1801e:	4681      	mov	r9, r0
   18020:	4628      	mov	r0, r5
   18022:	f7ff f8db 	bl	171dc <get_auth>
   18026:	4643      	mov	r3, r8
   18028:	f889 0000 	strb.w	r0, [r9]
   1802c:	4632      	mov	r2, r6
   1802e:	4620      	mov	r0, r4
   18030:	2106      	movs	r1, #6
   18032:	f8cd 8000 	str.w	r8, [sp]
   18036:	f00e fc06 	bl	26846 <bt_l2cap_send_cb>
	if (err) {
   1803a:	4604      	mov	r4, r0
   1803c:	b118      	cbz	r0, 18046 <bt_smp_start_security+0x16a>
		net_buf_unref(req_buf);
   1803e:	4630      	mov	r0, r6
   18040:	f001 f98c 	bl	1935c <net_buf_unref>
		return err;
   18044:	e752      	b.n	17eec <bt_smp_start_security+0x10>
	atomic_set_bit(smp->flags, SMP_FLAG_SEC_REQ);
   18046:	4638      	mov	r0, r7
   18048:	210f      	movs	r1, #15
   1804a:	f00f fb10 	bl	2766e <atomic_set_bit>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   1804e:	2101      	movs	r1, #1
   18050:	4628      	mov	r0, r5
   18052:	f00f fb0c 	bl	2766e <atomic_set_bit>
	return 0;
   18056:	e749      	b.n	17eec <bt_smp_start_security+0x10>
		return -ENOTCONN;
   18058:	f06f 047f 	mvn.w	r4, #127	; 0x7f
   1805c:	e746      	b.n	17eec <bt_smp_start_security+0x10>
		return -EIO;
   1805e:	f06f 0404 	mvn.w	r4, #4
   18062:	e743      	b.n	17eec <bt_smp_start_security+0x10>
   18064:	20021e60 	.word	0x20021e60

00018068 <smp_pairing_complete>:
{
   18068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1806a:	4606      	mov	r6, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   1806c:	f8d0 50ec 	ldr.w	r5, [r0, #236]	; 0xec
		bool bond_flag = atomic_test_bit(smp->flags, SMP_FLAG_BOND);
   18070:	1d04      	adds	r4, r0, #4
	if (!status) {
   18072:	bb39      	cbnz	r1, 180c4 <smp_pairing_complete+0x5c>
		bool bond_flag = atomic_test_bit(smp->flags, SMP_FLAG_BOND);
   18074:	210d      	movs	r1, #13
   18076:	4620      	mov	r0, r4
   18078:	f00f fa92 	bl	275a0 <atomic_test_bit>
	return list->head;
   1807c:	4b36      	ldr	r3, [pc, #216]	; (18158 <smp_pairing_complete+0xf0>)
   1807e:	4607      	mov	r7, r0
   18080:	681b      	ldr	r3, [r3, #0]
		SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs, listener,
   18082:	b19b      	cbz	r3, 180ac <smp_pairing_complete+0x44>
	return node->next;
   18084:	681c      	ldr	r4, [r3, #0]
   18086:	b104      	cbz	r4, 1808a <smp_pairing_complete+0x22>
   18088:	3c0c      	subs	r4, #12
			if (listener->pairing_complete) {
   1808a:	f853 3c0c 	ldr.w	r3, [r3, #-12]
   1808e:	b113      	cbz	r3, 18096 <smp_pairing_complete+0x2e>
				listener->pairing_complete(conn, bond_flag);
   18090:	4639      	mov	r1, r7
   18092:	4628      	mov	r0, r5
   18094:	4798      	blx	r3
		SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs, listener,
   18096:	b14c      	cbz	r4, 180ac <smp_pairing_complete+0x44>
   18098:	4623      	mov	r3, r4
   1809a:	68e4      	ldr	r4, [r4, #12]
   1809c:	681b      	ldr	r3, [r3, #0]
   1809e:	b11c      	cbz	r4, 180a8 <smp_pairing_complete+0x40>
   180a0:	3c0c      	subs	r4, #12
			if (listener->pairing_complete) {
   180a2:	2b00      	cmp	r3, #0
   180a4:	d1f4      	bne.n	18090 <smp_pairing_complete+0x28>
   180a6:	e7f7      	b.n	18098 <smp_pairing_complete+0x30>
   180a8:	2b00      	cmp	r3, #0
   180aa:	d1f1      	bne.n	18090 <smp_pairing_complete+0x28>
	smp_reset(smp);
   180ac:	4630      	mov	r0, r6
   180ae:	f00f fb87 	bl	277c0 <smp_reset>
	if (conn->sec_level != conn->required_sec_level) {
   180b2:	7a6a      	ldrb	r2, [r5, #9]
   180b4:	7aab      	ldrb	r3, [r5, #10]
   180b6:	429a      	cmp	r2, r3
   180b8:	d04d      	beq.n	18156 <smp_pairing_complete+0xee>
		bt_smp_start_security(conn);
   180ba:	4628      	mov	r0, r5
}
   180bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		bt_smp_start_security(conn);
   180c0:	f7ff bf0c 	b.w	17edc <bt_smp_start_security>
	switch (smp_err) {
   180c4:	3901      	subs	r1, #1
   180c6:	b2c9      	uxtb	r1, r1
   180c8:	290e      	cmp	r1, #14
   180ca:	bf96      	itet	ls
   180cc:	4b23      	ldrls	r3, [pc, #140]	; (1815c <smp_pairing_complete+0xf4>)
	if (!status) {
   180ce:	2709      	movhi	r7, #9
   180d0:	5c5f      	ldrbls	r7, [r3, r1]
		if (conn->le.keys &&
   180d2:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   180d6:	b143      	cbz	r3, 180ea <smp_pairing_complete+0x82>
   180d8:	7b1b      	ldrb	r3, [r3, #12]
   180da:	bb33      	cbnz	r3, 1812a <smp_pairing_complete+0xc2>
			bt_keys_clear(conn->le.keys);
   180dc:	f8d5 00c0 	ldr.w	r0, [r5, #192]	; 0xc0
   180e0:	f000 fe10 	bl	18d04 <bt_keys_clear>
			conn->le.keys = NULL;
   180e4:	2300      	movs	r3, #0
   180e6:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
		if (!atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR)) {
   180ea:	2102      	movs	r1, #2
   180ec:	4620      	mov	r0, r4
   180ee:	f00f fa57 	bl	275a0 <atomic_test_bit>
   180f2:	b948      	cbnz	r0, 18108 <smp_pairing_complete+0xa0>
	switch (err) {
   180f4:	2f07      	cmp	r7, #7
   180f6:	bf94      	ite	ls
   180f8:	4b19      	ldrls	r3, [pc, #100]	; (18160 <smp_pairing_complete+0xf8>)
		if (!atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR)) {
   180fa:	211f      	movhi	r1, #31
			bt_conn_security_changed(conn,
   180fc:	463a      	mov	r2, r7
   180fe:	4628      	mov	r0, r5
   18100:	bf98      	it	ls
   18102:	5dd9      	ldrbls	r1, [r3, r7]
   18104:	f7fc fa80 	bl	14608 <bt_conn_security_changed>
		if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   18108:	2103      	movs	r1, #3
   1810a:	4620      	mov	r0, r4
   1810c:	f00f fa48 	bl	275a0 <atomic_test_bit>
   18110:	2800      	cmp	r0, #0
   18112:	d0cb      	beq.n	180ac <smp_pairing_complete+0x44>
	return list->head;
   18114:	4b10      	ldr	r3, [pc, #64]	; (18158 <smp_pairing_complete+0xf0>)
   18116:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   18118:	2b00      	cmp	r3, #0
   1811a:	d0c7      	beq.n	180ac <smp_pairing_complete+0x44>
	return node->next;
   1811c:	681c      	ldr	r4, [r3, #0]
   1811e:	b104      	cbz	r4, 18122 <smp_pairing_complete+0xba>
   18120:	3c0c      	subs	r4, #12
				if (listener->pairing_failed) {
   18122:	f853 3c08 	ldr.w	r3, [r3, #-8]
   18126:	b94b      	cbnz	r3, 1813c <smp_pairing_complete+0xd4>
   18128:	e00b      	b.n	18142 <smp_pairing_complete+0xda>
		     atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR))) {
   1812a:	2102      	movs	r1, #2
   1812c:	4620      	mov	r0, r4
   1812e:	f00f fa37 	bl	275a0 <atomic_test_bit>
		    (!conn->le.keys->enc_size ||
   18132:	2800      	cmp	r0, #0
   18134:	d1d2      	bne.n	180dc <smp_pairing_complete+0x74>
   18136:	e7d8      	b.n	180ea <smp_pairing_complete+0x82>
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   18138:	3c0c      	subs	r4, #12
				if (listener->pairing_failed) {
   1813a:	b123      	cbz	r3, 18146 <smp_pairing_complete+0xde>
					listener->pairing_failed(conn, security_err);
   1813c:	4639      	mov	r1, r7
   1813e:	4628      	mov	r0, r5
   18140:	4798      	blx	r3
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   18142:	2c00      	cmp	r4, #0
   18144:	d0b2      	beq.n	180ac <smp_pairing_complete+0x44>
   18146:	4623      	mov	r3, r4
   18148:	68e4      	ldr	r4, [r4, #12]
   1814a:	685b      	ldr	r3, [r3, #4]
   1814c:	2c00      	cmp	r4, #0
   1814e:	d1f3      	bne.n	18138 <smp_pairing_complete+0xd0>
				if (listener->pairing_failed) {
   18150:	2b00      	cmp	r3, #0
   18152:	d1f3      	bne.n	1813c <smp_pairing_complete+0xd4>
   18154:	e7aa      	b.n	180ac <smp_pairing_complete+0x44>
}
   18156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18158:	20021080 	.word	0x20021080
   1815c:	0002f182 	.word	0x0002f182
   18160:	0002f171 	.word	0x0002f171

00018164 <smp_error>:
{
   18164:	b5f0      	push	{r4, r5, r6, r7, lr}
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   18166:	1d03      	adds	r3, r0, #4
{
   18168:	4606      	mov	r6, r0
   1816a:	460f      	mov	r7, r1
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   1816c:	4618      	mov	r0, r3
   1816e:	2102      	movs	r1, #2
{
   18170:	b085      	sub	sp, #20
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   18172:	f00f fa15 	bl	275a0 <atomic_test_bit>
				    !smp->local_dist && !smp->remote_dist);
   18176:	4604      	mov	r4, r0
   18178:	b120      	cbz	r0, 18184 <smp_error+0x20>
   1817a:	f8b6 40e8 	ldrh.w	r4, [r6, #232]	; 0xe8
   1817e:	fab4 f484 	clz	r4, r4
   18182:	0964      	lsrs	r4, r4, #5
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   18184:	2103      	movs	r1, #3
   18186:	4618      	mov	r0, r3
   18188:	f00f fa0a 	bl	275a0 <atomic_test_bit>
   1818c:	b1b0      	cbz	r0, 181bc <smp_error+0x58>
		smp_pairing_complete(smp, reason);
   1818e:	4639      	mov	r1, r7
   18190:	4630      	mov	r0, r6
   18192:	f7ff ff69 	bl	18068 <smp_pairing_complete>
	if (remote_already_completed) {
   18196:	b1f4      	cbz	r4, 181d6 <smp_error+0x72>
		LOG_WRN("SMP does not allow a pairing failure at this point. Known issue. "
   18198:	4b1d      	ldr	r3, [pc, #116]	; (18210 <smp_error+0xac>)
   1819a:	491e      	ldr	r1, [pc, #120]	; (18214 <smp_error+0xb0>)
   1819c:	9302      	str	r3, [sp, #8]
   1819e:	2300      	movs	r3, #0
   181a0:	2202      	movs	r2, #2
   181a2:	4618      	mov	r0, r3
   181a4:	e9cd 3300 	strd	r3, r3, [sp]
   181a8:	f00f fa52 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(smp->chan.chan.conn, BT_HCI_ERR_AUTH_FAIL);
   181ac:	2105      	movs	r1, #5
   181ae:	f8d6 00ec 	ldr.w	r0, [r6, #236]	; 0xec
   181b2:	f00e fa52 	bl	2665a <bt_conn_disconnect>
		return 0;
   181b6:	2000      	movs	r0, #0
}
   181b8:	b005      	add	sp, #20
   181ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   181bc:	2101      	movs	r1, #1
   181be:	4618      	mov	r0, r3
   181c0:	f00f f9ee 	bl	275a0 <atomic_test_bit>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   181c4:	2800      	cmp	r0, #0
   181c6:	d1e2      	bne.n	1818e <smp_error+0x2a>
	    atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   181c8:	210f      	movs	r1, #15
   181ca:	4618      	mov	r0, r3
   181cc:	f00f f9e8 	bl	275a0 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   181d0:	2800      	cmp	r0, #0
   181d2:	d1dc      	bne.n	1818e <smp_error+0x2a>
   181d4:	e7df      	b.n	18196 <smp_error+0x32>
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_FAIL, sizeof(*rsp));
   181d6:	2105      	movs	r1, #5
   181d8:	4630      	mov	r0, r6
   181da:	f00f fa58 	bl	2768e <smp_create_pdu.constprop.0>
	if (!buf) {
   181de:	4605      	mov	r5, r0
   181e0:	b190      	cbz	r0, 18208 <smp_error+0xa4>
   181e2:	2101      	movs	r1, #1
   181e4:	300c      	adds	r0, #12
   181e6:	f001 f9db 	bl	195a0 <net_buf_simple_add>
	rsp->reason = reason;
   181ea:	7007      	strb	r7, [r0, #0]
   181ec:	9400      	str	r4, [sp, #0]
   181ee:	4623      	mov	r3, r4
   181f0:	462a      	mov	r2, r5
   181f2:	2106      	movs	r1, #6
   181f4:	f8d6 00ec 	ldr.w	r0, [r6, #236]	; 0xec
   181f8:	f00e fb25 	bl	26846 <bt_l2cap_send_cb>
	if (bt_l2cap_send(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf)) {
   181fc:	2800      	cmp	r0, #0
   181fe:	d0da      	beq.n	181b6 <smp_error+0x52>
		net_buf_unref(buf);
   18200:	4628      	mov	r0, r5
   18202:	f001 f8ab 	bl	1935c <net_buf_unref>
   18206:	e7d6      	b.n	181b6 <smp_error+0x52>
		return -ENOBUFS;
   18208:	f06f 0068 	mvn.w	r0, #104	; 0x68
   1820c:	e7d4      	b.n	181b8 <smp_error+0x54>
   1820e:	bf00      	nop
   18210:	0002eee1 	.word	0x0002eee1
   18214:	0002a748 	.word	0x0002a748

00018218 <bt_smp_recv>:
{
   18218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (buf->len < sizeof(*hdr)) {
   1821c:	8a0b      	ldrh	r3, [r1, #16]
{
   1821e:	4604      	mov	r4, r0
   18220:	460e      	mov	r6, r1
   18222:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   18224:	b963      	cbnz	r3, 18240 <bt_smp_recv+0x28>
		LOG_ERR("Too small SMP PDU received");
   18226:	4a3c      	ldr	r2, [pc, #240]	; (18318 <bt_smp_recv+0x100>)
   18228:	4618      	mov	r0, r3
   1822a:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1822e:	493b      	ldr	r1, [pc, #236]	; (1831c <bt_smp_recv+0x104>)
   18230:	2201      	movs	r2, #1
   18232:	9300      	str	r3, [sp, #0]
   18234:	f00f fa0c 	bl	27650 <z_log_msg_runtime_create.constprop.0>
}
   18238:	2000      	movs	r0, #0
   1823a:	b006      	add	sp, #24
   1823c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return net_buf_simple_pull_mem(&buf->b, len);
   18240:	2101      	movs	r1, #1
   18242:	f106 000c 	add.w	r0, r6, #12
   18246:	f001 f98d 	bl	19564 <net_buf_simple_pull_mem>
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   1824a:	2104      	movs	r1, #4
   1824c:	4607      	mov	r7, r0
   1824e:	f1a4 00e8 	sub.w	r0, r4, #232	; 0xe8
   18252:	f00f f9a5 	bl	275a0 <atomic_test_bit>
   18256:	f1a4 05ec 	sub.w	r5, r4, #236	; 0xec
   1825a:	7839      	ldrb	r1, [r7, #0]
   1825c:	4604      	mov	r4, r0
   1825e:	b158      	cbz	r0, 18278 <bt_smp_recv+0x60>
		LOG_WRN("SMP command (code 0x%02x) received after timeout", hdr->code);
   18260:	4b2f      	ldr	r3, [pc, #188]	; (18320 <bt_smp_recv+0x108>)
   18262:	2202      	movs	r2, #2
   18264:	9302      	str	r3, [sp, #8]
   18266:	2300      	movs	r3, #0
   18268:	4618      	mov	r0, r3
   1826a:	e9cd 3300 	strd	r3, r3, [sp]
   1826e:	9103      	str	r1, [sp, #12]
   18270:	492a      	ldr	r1, [pc, #168]	; (1831c <bt_smp_recv+0x104>)
		LOG_WRN("Received reserved SMP code 0x%02x", hdr->code);
   18272:	f00f f9ed 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return 0;
   18276:	e7df      	b.n	18238 <bt_smp_recv+0x20>
	if (hdr->code >= ARRAY_SIZE(handlers)) {
   18278:	290e      	cmp	r1, #14
   1827a:	d908      	bls.n	1828e <bt_smp_recv+0x76>
		LOG_WRN("Received reserved SMP code 0x%02x", hdr->code);
   1827c:	4b29      	ldr	r3, [pc, #164]	; (18324 <bt_smp_recv+0x10c>)
   1827e:	9103      	str	r1, [sp, #12]
   18280:	e9cd 0301 	strd	r0, r3, [sp, #4]
   18284:	2202      	movs	r2, #2
   18286:	4603      	mov	r3, r0
   18288:	4924      	ldr	r1, [pc, #144]	; (1831c <bt_smp_recv+0x104>)
   1828a:	9000      	str	r0, [sp, #0]
   1828c:	e7f1      	b.n	18272 <bt_smp_recv+0x5a>
	if (!handlers[hdr->code].func) {
   1828e:	f8df 8098 	ldr.w	r8, [pc, #152]	; 18328 <bt_smp_recv+0x110>
   18292:	f858 3031 	ldr.w	r3, [r8, r1, lsl #3]
   18296:	b96b      	cbnz	r3, 182b4 <bt_smp_recv+0x9c>
		LOG_WRN("Unhandled SMP code 0x%02x", hdr->code);
   18298:	4a24      	ldr	r2, [pc, #144]	; (1832c <bt_smp_recv+0x114>)
   1829a:	9103      	str	r1, [sp, #12]
   1829c:	e9cd 3201 	strd	r3, r2, [sp, #4]
   182a0:	491e      	ldr	r1, [pc, #120]	; (1831c <bt_smp_recv+0x104>)
   182a2:	2202      	movs	r2, #2
   182a4:	9300      	str	r3, [sp, #0]
   182a6:	f00f f9d3 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_CMD_NOTSUPP);
   182aa:	2107      	movs	r1, #7
		smp_error(smp, err);
   182ac:	4628      	mov	r0, r5
   182ae:	f7ff ff59 	bl	18164 <smp_error>
   182b2:	e7c1      	b.n	18238 <bt_smp_recv+0x20>
	if (!atomic_test_and_clear_bit(smp->allowed_cmds, hdr->code)) {
   182b4:	4628      	mov	r0, r5
   182b6:	f00f fa71 	bl	2779c <atomic_test_and_clear_bit>
   182ba:	783a      	ldrb	r2, [r7, #0]
   182bc:	4603      	mov	r3, r0
   182be:	b968      	cbnz	r0, 182dc <bt_smp_recv+0xc4>
		LOG_WRN("Unexpected SMP code 0x%02x", hdr->code);
   182c0:	9203      	str	r2, [sp, #12]
   182c2:	4a1b      	ldr	r2, [pc, #108]	; (18330 <bt_smp_recv+0x118>)
   182c4:	4915      	ldr	r1, [pc, #84]	; (1831c <bt_smp_recv+0x104>)
   182c6:	e9cd 0201 	strd	r0, r2, [sp, #4]
   182ca:	9000      	str	r0, [sp, #0]
   182cc:	2202      	movs	r2, #2
   182ce:	f00f f9bf 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		if (hdr->code != BT_SMP_CMD_PAIRING_FAIL) {
   182d2:	783b      	ldrb	r3, [r7, #0]
   182d4:	2b05      	cmp	r3, #5
   182d6:	d0af      	beq.n	18238 <bt_smp_recv+0x20>
			smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   182d8:	2108      	movs	r1, #8
   182da:	e7e7      	b.n	182ac <bt_smp_recv+0x94>
	if (buf->len != handlers[hdr->code].expect_len) {
   182dc:	eb08 01c2 	add.w	r1, r8, r2, lsl #3
   182e0:	8a33      	ldrh	r3, [r6, #16]
   182e2:	7909      	ldrb	r1, [r1, #4]
   182e4:	4299      	cmp	r1, r3
   182e6:	d00d      	beq.n	18304 <bt_smp_recv+0xec>
		LOG_ERR("Invalid len %u for code 0x%02x", buf->len, hdr->code);
   182e8:	e9cd 3203 	strd	r3, r2, [sp, #12]
   182ec:	4b11      	ldr	r3, [pc, #68]	; (18334 <bt_smp_recv+0x11c>)
   182ee:	490b      	ldr	r1, [pc, #44]	; (1831c <bt_smp_recv+0x104>)
   182f0:	e9cd 4301 	strd	r4, r3, [sp, #4]
   182f4:	2201      	movs	r2, #1
   182f6:	4623      	mov	r3, r4
   182f8:	4620      	mov	r0, r4
   182fa:	9400      	str	r4, [sp, #0]
   182fc:	f00f f9a8 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_INVALID_PARAMS);
   18300:	210a      	movs	r1, #10
   18302:	e7d3      	b.n	182ac <bt_smp_recv+0x94>
	err = handlers[hdr->code].func(smp, buf);
   18304:	4631      	mov	r1, r6
   18306:	4628      	mov	r0, r5
   18308:	f858 3032 	ldr.w	r3, [r8, r2, lsl #3]
   1830c:	4798      	blx	r3
	if (err) {
   1830e:	4601      	mov	r1, r0
   18310:	2800      	cmp	r0, #0
   18312:	d091      	beq.n	18238 <bt_smp_recv+0x20>
   18314:	e7ca      	b.n	182ac <bt_smp_recv+0x94>
   18316:	bf00      	nop
   18318:	0002ef39 	.word	0x0002ef39
   1831c:	0002a748 	.word	0x0002a748
   18320:	0002ef54 	.word	0x0002ef54
   18324:	0002ef85 	.word	0x0002ef85
   18328:	0002b274 	.word	0x0002b274
   1832c:	0002efa7 	.word	0x0002efa7
   18330:	0002efc1 	.word	0x0002efc1
   18334:	0002ea52 	.word	0x0002ea52

00018338 <bt_smp_pkey_ready>:
{
   18338:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	sc_public_key = pkey;
   1833a:	4a10      	ldr	r2, [pc, #64]	; (1837c <bt_smp_pkey_ready+0x44>)
{
   1833c:	4603      	mov	r3, r0
	sc_public_key = pkey;
   1833e:	6010      	str	r0, [r2, #0]
	if (!pkey) {
   18340:	b948      	cbnz	r0, 18356 <bt_smp_pkey_ready+0x1e>
		LOG_WRN("Public key not available");
   18342:	4a0f      	ldr	r2, [pc, #60]	; (18380 <bt_smp_pkey_ready+0x48>)
   18344:	490f      	ldr	r1, [pc, #60]	; (18384 <bt_smp_pkey_ready+0x4c>)
   18346:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1834a:	9000      	str	r0, [sp, #0]
   1834c:	2202      	movs	r2, #2
   1834e:	f00f f97f 	bl	27650 <z_log_msg_runtime_create.constprop.0>
}
   18352:	b004      	add	sp, #16
   18354:	bd10      	pop	{r4, pc}
	z_impl_k_sem_give(sem);
   18356:	480c      	ldr	r0, [pc, #48]	; (18388 <bt_smp_pkey_ready+0x50>)
   18358:	f007 fd5e 	bl	1fe18 <z_impl_k_sem_give>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1835c:	4b0b      	ldr	r3, [pc, #44]	; (1838c <bt_smp_pkey_ready+0x54>)
		err = smp_public_key_periph(smp);
   1835e:	1f1c      	subs	r4, r3, #4
   18360:	e8d3 3faf 	lda	r3, [r3]
		if (!atomic_test_bit(smp->flags, SMP_FLAG_PKEY_SEND)) {
   18364:	065b      	lsls	r3, r3, #25
   18366:	d5f4      	bpl.n	18352 <bt_smp_pkey_ready+0x1a>
		err = smp_public_key_periph(smp);
   18368:	4620      	mov	r0, r4
   1836a:	f7ff f897 	bl	1749c <smp_public_key_periph>
		if (err) {
   1836e:	4601      	mov	r1, r0
   18370:	2800      	cmp	r0, #0
   18372:	d0ee      	beq.n	18352 <bt_smp_pkey_ready+0x1a>
			smp_error(smp, err);
   18374:	4620      	mov	r0, r4
   18376:	f7ff fef5 	bl	18164 <smp_error>
   1837a:	e7ea      	b.n	18352 <bt_smp_pkey_ready+0x1a>
   1837c:	200211b0 	.word	0x200211b0
   18380:	0002efdc 	.word	0x0002efdc
   18384:	0002a748 	.word	0x0002a748
   18388:	20008b48 	.word	0x20008b48
   1838c:	20009a24 	.word	0x20009a24

00018390 <smp_ident_addr_info>:
{
   18390:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	smp->remote_dist &= ~BT_SMP_DIST_ID_KEY;
   18394:	f890 30e9 	ldrb.w	r3, [r0, #233]	; 0xe9
	struct bt_smp_ident_addr_info *req = (void *)buf->data;
   18398:	68cf      	ldr	r7, [r1, #12]
	smp->remote_dist &= ~BT_SMP_DIST_ID_KEY;
   1839a:	f023 0302 	bic.w	r3, r3, #2
   1839e:	f880 30e9 	strb.w	r3, [r0, #233]	; 0xe9
	struct bt_conn *conn = smp->chan.chan.conn;
   183a2:	f8d0 60ec 	ldr.w	r6, [r0, #236]	; 0xec
	if (addr->type == BT_ADDR_LE_PUBLIC) {
   183a6:	783b      	ldrb	r3, [r7, #0]
{
   183a8:	4604      	mov	r4, r0
		LOG_ERR(" for %s", bt_addr_le_str(&conn->le.dst));
   183aa:	f106 0890 	add.w	r8, r6, #144	; 0x90
   183ae:	b32b      	cbz	r3, 183fc <smp_ident_addr_info+0x6c>
	if (!bt_addr_le_is_identity(&req->addr)) {
   183b0:	79bb      	ldrb	r3, [r7, #6]
   183b2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   183b6:	2bc0      	cmp	r3, #192	; 0xc0
   183b8:	d020      	beq.n	183fc <smp_ident_addr_info+0x6c>
		LOG_ERR("Invalid identity %s", bt_addr_le_str(&req->addr));
   183ba:	4638      	mov	r0, r7
   183bc:	f7f8 febc 	bl	11138 <bt_addr_le_str>
   183c0:	2400      	movs	r4, #0
   183c2:	4b5d      	ldr	r3, [pc, #372]	; (18538 <smp_ident_addr_info+0x1a8>)
   183c4:	2201      	movs	r2, #1
   183c6:	495d      	ldr	r1, [pc, #372]	; (1853c <smp_ident_addr_info+0x1ac>)
   183c8:	9003      	str	r0, [sp, #12]
   183ca:	9302      	str	r3, [sp, #8]
   183cc:	4620      	mov	r0, r4
   183ce:	4623      	mov	r3, r4
   183d0:	e9cd 4400 	strd	r4, r4, [sp]
   183d4:	f00f f93c 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		LOG_ERR(" for %s", bt_addr_le_str(&conn->le.dst));
   183d8:	4640      	mov	r0, r8
   183da:	f7f8 fead 	bl	11138 <bt_addr_le_str>
   183de:	4b58      	ldr	r3, [pc, #352]	; (18540 <smp_ident_addr_info+0x1b0>)
   183e0:	9003      	str	r0, [sp, #12]
   183e2:	e9cd 4301 	strd	r4, r3, [sp, #4]
   183e6:	4620      	mov	r0, r4
   183e8:	4623      	mov	r3, r4
   183ea:	2201      	movs	r2, #1
   183ec:	4953      	ldr	r1, [pc, #332]	; (1853c <smp_ident_addr_info+0x1ac>)
   183ee:	9400      	str	r4, [sp, #0]
   183f0:	f00f f92e 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_INVALID_PARAMS;
   183f4:	200a      	movs	r0, #10
}
   183f6:	b004      	add	sp, #16
   183f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return memcmp(a, b, sizeof(*a));
   183fc:	2207      	movs	r2, #7
   183fe:	4639      	mov	r1, r7
   18400:	4640      	mov	r0, r8
   18402:	f011 f9c6 	bl	29792 <memcmp>
	if (!bt_addr_le_eq(&conn->le.dst, &req->addr)) {
   18406:	b168      	cbz	r0, 18424 <smp_ident_addr_info+0x94>
		struct bt_keys *keys = bt_keys_find_addr(conn->id, &req->addr);
   18408:	4639      	mov	r1, r7
   1840a:	7a30      	ldrb	r0, [r6, #8]
   1840c:	f000 fc1a 	bl	18c44 <bt_keys_find_addr>
		if (keys) {
   18410:	4605      	mov	r5, r0
   18412:	b138      	cbz	r0, 18424 <smp_ident_addr_info+0x94>
			if (!update_keys_check(smp, keys)) {
   18414:	4601      	mov	r1, r0
   18416:	4620      	mov	r0, r4
   18418:	f00f f8c8 	bl	275ac <update_keys_check>
   1841c:	b1e8      	cbz	r0, 1845a <smp_ident_addr_info+0xca>
			bt_keys_clear(keys);
   1841e:	4628      	mov	r0, r5
   18420:	f000 fc70 	bl	18d04 <bt_keys_clear>
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   18424:	210d      	movs	r1, #13
   18426:	1d20      	adds	r0, r4, #4
   18428:	f00f f8ba 	bl	275a0 <atomic_test_bit>
   1842c:	2800      	cmp	r0, #0
   1842e:	d071      	beq.n	18514 <smp_ident_addr_info+0x184>
		keys = bt_keys_get_type(BT_KEYS_IRK, conn->id, &conn->le.dst);
   18430:	4642      	mov	r2, r8
   18432:	2002      	movs	r0, #2
   18434:	7a31      	ldrb	r1, [r6, #8]
   18436:	f000 fc41 	bl	18cbc <bt_keys_get_type>
		if (!keys) {
   1843a:	4605      	mov	r5, r0
   1843c:	b978      	cbnz	r0, 1845e <smp_ident_addr_info+0xce>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   1843e:	4640      	mov	r0, r8
   18440:	f7f8 fe7a 	bl	11138 <bt_addr_le_str>
   18444:	4b3f      	ldr	r3, [pc, #252]	; (18544 <smp_ident_addr_info+0x1b4>)
   18446:	9003      	str	r0, [sp, #12]
   18448:	e9cd 5301 	strd	r5, r3, [sp, #4]
   1844c:	2201      	movs	r2, #1
   1844e:	462b      	mov	r3, r5
   18450:	4628      	mov	r0, r5
   18452:	493a      	ldr	r1, [pc, #232]	; (1853c <smp_ident_addr_info+0x1ac>)
   18454:	9500      	str	r5, [sp, #0]
   18456:	f00f f8fb 	bl	27650 <z_log_msg_runtime_create.constprop.0>
				return BT_SMP_ERR_UNSPECIFIED;
   1845a:	2008      	movs	r0, #8
   1845c:	e7cb      	b.n	183f6 <smp_ident_addr_info+0x66>
		if (conn->role == BT_HCI_ROLE_CENTRAL) {
   1845e:	78f3      	ldrb	r3, [r6, #3]
   18460:	bba3      	cbnz	r3, 184cc <smp_ident_addr_info+0x13c>
			dst = &conn->le.resp_addr;
   18462:	f106 039e 	add.w	r3, r6, #158	; 0x9e
	if (addr->type != BT_ADDR_LE_RANDOM) {
   18466:	781a      	ldrb	r2, [r3, #0]
   18468:	2a01      	cmp	r2, #1
   1846a:	d11e      	bne.n	184aa <smp_ident_addr_info+0x11a>
		if (bt_addr_le_is_rpa(dst)) {
   1846c:	799a      	ldrb	r2, [r3, #6]
   1846e:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
   18472:	2a40      	cmp	r2, #64	; 0x40
   18474:	d119      	bne.n	184aa <smp_ident_addr_info+0x11a>
   18476:	f8d3 2001 	ldr.w	r2, [r3, #1]
   1847a:	f8c5 203a 	str.w	r2, [r5, #58]	; 0x3a
   1847e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
   18482:	87eb      	strh	r3, [r5, #62]	; 0x3e
	if (addr->type == BT_ADDR_LE_PUBLIC) {
   18484:	f896 3090 	ldrb.w	r3, [r6, #144]	; 0x90
   18488:	b17b      	cbz	r3, 184aa <smp_ident_addr_info+0x11a>
			if (!bt_addr_le_is_identity(&conn->le.dst)) {
   1848a:	f896 3096 	ldrb.w	r3, [r6, #150]	; 0x96
   1848e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   18492:	2bc0      	cmp	r3, #192	; 0xc0
   18494:	d009      	beq.n	184aa <smp_ident_addr_info+0x11a>
				bt_addr_le_copy(&keys->addr, &req->addr);
   18496:	4639      	mov	r1, r7
   18498:	1c68      	adds	r0, r5, #1
   1849a:	f00f f8b3 	bl	27604 <bt_addr_le_copy>
				bt_addr_le_copy(&conn->le.dst, &req->addr);
   1849e:	4640      	mov	r0, r8
   184a0:	f00f f8b0 	bl	27604 <bt_addr_le_copy>
				bt_conn_identity_resolved(conn);
   184a4:	4630      	mov	r0, r6
   184a6:	f7fc f869 	bl	1457c <bt_conn_identity_resolved>
	__ASSERT_NO_MSG(!(smp->remote_dist & BT_SMP_DIST_ID_KEY));
   184aa:	f894 60e9 	ldrb.w	r6, [r4, #233]	; 0xe9
   184ae:	f016 0602 	ands.w	r6, r6, #2
   184b2:	d00e      	beq.n	184d2 <smp_ident_addr_info+0x142>
   184b4:	4924      	ldr	r1, [pc, #144]	; (18548 <smp_ident_addr_info+0x1b8>)
   184b6:	f640 6363 	movw	r3, #3683	; 0xe63
   184ba:	4a24      	ldr	r2, [pc, #144]	; (1854c <smp_ident_addr_info+0x1bc>)
   184bc:	4824      	ldr	r0, [pc, #144]	; (18550 <smp_ident_addr_info+0x1c0>)
   184be:	f00c fc12 	bl	24ce6 <assert_print>
   184c2:	f640 6163 	movw	r1, #3683	; 0xe63
	__ASSERT_NO_MSG(!bt_id_find_conflict(new_bond));
   184c6:	4821      	ldr	r0, [pc, #132]	; (1854c <smp_ident_addr_info+0x1bc>)
   184c8:	f00c fc06 	bl	24cd8 <assert_post_action>
			dst = &conn->le.init_addr;
   184cc:	f106 0397 	add.w	r3, r6, #151	; 0x97
   184d0:	e7c9      	b.n	18466 <smp_ident_addr_info+0xd6>
	conflict = bt_id_find_conflict(new_bond);
   184d2:	4628      	mov	r0, r5
   184d4:	f7fa fafe 	bl	12ad4 <bt_id_find_conflict>
	if (conflict) {
   184d8:	b158      	cbz	r0, 184f2 <smp_ident_addr_info+0x162>
		LOG_WRN("Refusing new pairing. The old bond must be unpaired first.");
   184da:	4b1e      	ldr	r3, [pc, #120]	; (18554 <smp_ident_addr_info+0x1c4>)
   184dc:	4630      	mov	r0, r6
   184de:	e9cd 6301 	strd	r6, r3, [sp, #4]
   184e2:	2202      	movs	r2, #2
   184e4:	4633      	mov	r3, r6
   184e6:	4915      	ldr	r1, [pc, #84]	; (1853c <smp_ident_addr_info+0x1ac>)
   184e8:	9600      	str	r6, [sp, #0]
   184ea:	f00f f8b1 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_AUTH_REQUIREMENTS;
   184ee:	2003      	movs	r0, #3
   184f0:	e781      	b.n	183f6 <smp_ident_addr_info+0x66>
	__ASSERT_NO_MSG(!bt_id_find_conflict(new_bond));
   184f2:	4628      	mov	r0, r5
   184f4:	f7fa faee 	bl	12ad4 <bt_id_find_conflict>
   184f8:	b148      	cbz	r0, 1850e <smp_ident_addr_info+0x17e>
   184fa:	4917      	ldr	r1, [pc, #92]	; (18558 <smp_ident_addr_info+0x1c8>)
   184fc:	f640 637f 	movw	r3, #3711	; 0xe7f
   18500:	4a12      	ldr	r2, [pc, #72]	; (1854c <smp_ident_addr_info+0x1bc>)
   18502:	4813      	ldr	r0, [pc, #76]	; (18550 <smp_ident_addr_info+0x1c0>)
   18504:	f00c fbef 	bl	24ce6 <assert_print>
   18508:	f640 617f 	movw	r1, #3711	; 0xe7f
   1850c:	e7db      	b.n	184c6 <smp_ident_addr_info+0x136>
	bt_id_add(new_bond);
   1850e:	4628      	mov	r0, r5
   18510:	f7fa faf0 	bl	12af4 <bt_id_add>
	if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   18514:	f894 30e9 	ldrb.w	r3, [r4, #233]	; 0xe9
   18518:	075b      	lsls	r3, r3, #29
   1851a:	d503      	bpl.n	18524 <smp_ident_addr_info+0x194>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   1851c:	210a      	movs	r1, #10
   1851e:	4620      	mov	r0, r4
   18520:	f00f f8a5 	bl	2766e <atomic_set_bit>
	if (!smp->local_dist && !smp->remote_dist) {
   18524:	f8b4 10e8 	ldrh.w	r1, [r4, #232]	; 0xe8
   18528:	b109      	cbz	r1, 1852e <smp_ident_addr_info+0x19e>
	return 0;
   1852a:	2000      	movs	r0, #0
   1852c:	e763      	b.n	183f6 <smp_ident_addr_info+0x66>
		smp_pairing_complete(smp, 0);
   1852e:	4620      	mov	r0, r4
   18530:	f7ff fd9a 	bl	18068 <smp_pairing_complete>
   18534:	e7f9      	b.n	1852a <smp_ident_addr_info+0x19a>
   18536:	bf00      	nop
   18538:	0002eff5 	.word	0x0002eff5
   1853c:	0002a748 	.word	0x0002a748
   18540:	0002f0dc 	.word	0x0002f0dc
   18544:	0002edb8 	.word	0x0002edb8
   18548:	0002f038 	.word	0x0002f038
   1854c:	0002f009 	.word	0x0002f009
   18550:	0002b6a9 	.word	0x0002b6a9
   18554:	0002f053 	.word	0x0002f053
   18558:	0002f08e 	.word	0x0002f08e

0001855c <smp_central_ident>:
{
   1855c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1855e:	460b      	mov	r3, r1
   18560:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   18562:	f8d0 50ec 	ldr.w	r5, [r0, #236]	; 0xec
{
   18566:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   18568:	210d      	movs	r1, #13
   1856a:	3004      	adds	r0, #4
   1856c:	f00f f818 	bl	275a0 <atomic_test_bit>
   18570:	b318      	cbz	r0, 185ba <smp_central_ident+0x5e>
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   18572:	f105 0790 	add.w	r7, r5, #144	; 0x90
   18576:	7a29      	ldrb	r1, [r5, #8]
   18578:	463a      	mov	r2, r7
   1857a:	2004      	movs	r0, #4
		struct bt_smp_central_ident *req = (void *)buf->data;
   1857c:	68de      	ldr	r6, [r3, #12]
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   1857e:	f000 fb9d 	bl	18cbc <bt_keys_get_type>
		if (!keys) {
   18582:	4605      	mov	r5, r0
   18584:	b980      	cbnz	r0, 185a8 <smp_central_ident+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   18586:	4638      	mov	r0, r7
   18588:	f7f8 fdd6 	bl	11138 <bt_addr_le_str>
   1858c:	4b17      	ldr	r3, [pc, #92]	; (185ec <smp_central_ident+0x90>)
   1858e:	9003      	str	r0, [sp, #12]
   18590:	e9cd 5301 	strd	r5, r3, [sp, #4]
   18594:	4628      	mov	r0, r5
   18596:	462b      	mov	r3, r5
   18598:	2201      	movs	r2, #1
   1859a:	4915      	ldr	r1, [pc, #84]	; (185f0 <smp_central_ident+0x94>)
   1859c:	9500      	str	r5, [sp, #0]
   1859e:	f00f f857 	bl	27650 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   185a2:	2008      	movs	r0, #8
}
   185a4:	b005      	add	sp, #20
   185a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   185a8:	4632      	mov	r2, r6
   185aa:	f832 3b02 	ldrh.w	r3, [r2], #2
   185ae:	8303      	strh	r3, [r0, #24]
   185b0:	f8d6 3002 	ldr.w	r3, [r6, #2]
   185b4:	6103      	str	r3, [r0, #16]
   185b6:	6853      	ldr	r3, [r2, #4]
   185b8:	6143      	str	r3, [r0, #20]
	smp->remote_dist &= ~BT_SMP_DIST_ENC_KEY;
   185ba:	f894 30e9 	ldrb.w	r3, [r4, #233]	; 0xe9
   185be:	f023 0201 	bic.w	r2, r3, #1
   185c2:	f884 20e9 	strb.w	r2, [r4, #233]	; 0xe9
	if (smp->remote_dist & BT_SMP_DIST_ID_KEY) {
   185c6:	079a      	lsls	r2, r3, #30
   185c8:	d508      	bpl.n	185dc <smp_central_ident+0x80>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_INFO);
   185ca:	2108      	movs	r1, #8
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   185cc:	4620      	mov	r0, r4
   185ce:	f00f f84e 	bl	2766e <atomic_set_bit>
	if (!smp->local_dist && !smp->remote_dist) {
   185d2:	f8b4 10e8 	ldrh.w	r1, [r4, #232]	; 0xe8
   185d6:	b129      	cbz	r1, 185e4 <smp_central_ident+0x88>
	return 0;
   185d8:	2000      	movs	r0, #0
   185da:	e7e3      	b.n	185a4 <smp_central_ident+0x48>
	} else if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   185dc:	075b      	lsls	r3, r3, #29
   185de:	d5f8      	bpl.n	185d2 <smp_central_ident+0x76>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   185e0:	210a      	movs	r1, #10
   185e2:	e7f3      	b.n	185cc <smp_central_ident+0x70>
		smp_pairing_complete(smp, 0);
   185e4:	4620      	mov	r0, r4
   185e6:	f7ff fd3f 	bl	18068 <smp_pairing_complete>
   185ea:	e7f5      	b.n	185d8 <smp_central_ident+0x7c>
   185ec:	0002edb8 	.word	0x0002edb8
   185f0:	0002a748 	.word	0x0002a748

000185f4 <smp_pairing_failed>:
{
   185f4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   185f8:	460e      	mov	r6, r1
   185fa:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   185fc:	f8d0 80ec 	ldr.w	r8, [r0, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   18600:	f7fe fdb0 	bl	17164 <latch_auth_cb>
	struct bt_smp_pairing_fail *req = (void *)buf->data;
   18604:	68f6      	ldr	r6, [r6, #12]
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   18606:	4914      	ldr	r1, [pc, #80]	; (18658 <smp_pairing_failed+0x64>)
   18608:	7833      	ldrb	r3, [r6, #0]
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   1860a:	4605      	mov	r5, r0
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   1860c:	9303      	str	r3, [sp, #12]
   1860e:	4b13      	ldr	r3, [pc, #76]	; (1865c <smp_pairing_failed+0x68>)
   18610:	2201      	movs	r2, #1
   18612:	9302      	str	r3, [sp, #8]
   18614:	2300      	movs	r3, #0
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   18616:	1d27      	adds	r7, r4, #4
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   18618:	4618      	mov	r0, r3
   1861a:	e9cd 3300 	strd	r3, r3, [sp]
   1861e:	f00f f817 	bl	27650 <z_log_msg_runtime_create.constprop.0>
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   18622:	210a      	movs	r1, #10
   18624:	4638      	mov	r0, r7
   18626:	f00f f8b9 	bl	2779c <atomic_test_and_clear_bit>
   1862a:	b140      	cbz	r0, 1863e <smp_pairing_failed+0x4a>
		if (smp_auth_cb && smp_auth_cb->cancel) {
   1862c:	b975      	cbnz	r5, 1864c <smp_pairing_failed+0x58>
	smp_pairing_complete(smp, req->reason);
   1862e:	4620      	mov	r0, r4
   18630:	7831      	ldrb	r1, [r6, #0]
   18632:	f7ff fd19 	bl	18068 <smp_pairing_complete>
}
   18636:	2000      	movs	r0, #0
   18638:	b004      	add	sp, #16
   1863a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	    atomic_test_and_clear_bit(smp->flags, SMP_FLAG_DISPLAY)) {
   1863e:	210b      	movs	r1, #11
   18640:	4638      	mov	r0, r7
   18642:	f00f f8ab 	bl	2779c <atomic_test_and_clear_bit>
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   18646:	2800      	cmp	r0, #0
   18648:	d1f0      	bne.n	1862c <smp_pairing_failed+0x38>
   1864a:	e7f0      	b.n	1862e <smp_pairing_failed+0x3a>
		if (smp_auth_cb && smp_auth_cb->cancel) {
   1864c:	692b      	ldr	r3, [r5, #16]
   1864e:	2b00      	cmp	r3, #0
   18650:	d0ed      	beq.n	1862e <smp_pairing_failed+0x3a>
			smp_auth_cb->cancel(conn);
   18652:	4640      	mov	r0, r8
   18654:	4798      	blx	r3
   18656:	e7ea      	b.n	1862e <smp_pairing_failed+0x3a>
   18658:	0002a748 	.word	0x0002a748
   1865c:	0002f0ad 	.word	0x0002f0ad

00018660 <bt_smp_encrypt_change>:
{
   18660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct bt_conn *conn = chan->conn;
   18664:	4605      	mov	r5, r0
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   18666:	f1a0 06e8 	sub.w	r6, r0, #232	; 0xe8
{
   1866a:	4604      	mov	r4, r0
   1866c:	460f      	mov	r7, r1
   1866e:	b08c      	sub	sp, #48	; 0x30
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   18670:	2101      	movs	r1, #1
   18672:	4630      	mov	r0, r6
	struct bt_conn *conn = chan->conn;
   18674:	f855 89ec 	ldr.w	r8, [r5], #-236
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   18678:	f00f f890 	bl	2779c <atomic_test_and_clear_bit>
   1867c:	2800      	cmp	r0, #0
   1867e:	d068      	beq.n	18752 <bt_smp_encrypt_change+0xf2>
	if (hci_status) {
   18680:	b1e7      	cbz	r7, 186bc <bt_smp_encrypt_change+0x5c>
		if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   18682:	2103      	movs	r1, #3
   18684:	4630      	mov	r0, r6
   18686:	f00e ff8b 	bl	275a0 <atomic_test_bit>
   1868a:	2800      	cmp	r0, #0
   1868c:	d061      	beq.n	18752 <bt_smp_encrypt_change+0xf2>
			uint8_t smp_err = smp_err_get(
   1868e:	4638      	mov	r0, r7
   18690:	f7f9 fcee 	bl	12070 <bt_security_err_get>
	switch (auth_err) {
   18694:	3801      	subs	r0, #1
   18696:	b2c0      	uxtb	r0, r0
   18698:	2808      	cmp	r0, #8
			uint8_t smp_err = smp_err_get(
   1869a:	bf8c      	ite	hi
   1869c:	2400      	movhi	r4, #0
   1869e:	4b75      	ldrls	r3, [pc, #468]	; (18874 <bt_smp_encrypt_change+0x214>)
			atomic_set_bit(smp->flags, SMP_FLAG_KEYS_DISTR);
   186a0:	f04f 0102 	mov.w	r1, #2
   186a4:	bf98      	it	ls
   186a6:	5c1c      	ldrbls	r4, [r3, r0]
   186a8:	4630      	mov	r0, r6
   186aa:	f00e ffe0 	bl	2766e <atomic_set_bit>
			smp_pairing_complete(smp, smp_err);
   186ae:	4621      	mov	r1, r4
		smp_pairing_complete(smp, 0);
   186b0:	4628      	mov	r0, r5
}
   186b2:	b00c      	add	sp, #48	; 0x30
   186b4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		smp_pairing_complete(smp, 0);
   186b8:	f7ff bcd6 	b.w	18068 <smp_pairing_complete>
	if (!conn->encrypt) {
   186bc:	f898 300b 	ldrb.w	r3, [r8, #11]
   186c0:	2b00      	cmp	r3, #0
   186c2:	d046      	beq.n	18752 <bt_smp_encrypt_change+0xf2>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   186c4:	2103      	movs	r1, #3
   186c6:	4630      	mov	r0, r6
   186c8:	f00e ff6a 	bl	275a0 <atomic_test_bit>
   186cc:	b928      	cbnz	r0, 186da <bt_smp_encrypt_change+0x7a>
		smp_reset(smp);
   186ce:	4628      	mov	r0, r5
}
   186d0:	b00c      	add	sp, #48	; 0x30
   186d2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		smp_reset(smp);
   186d6:	f00f b873 	b.w	277c0 <smp_reset>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   186da:	2105      	movs	r1, #5
   186dc:	4630      	mov	r0, r6
   186de:	f00e ff5f 	bl	275a0 <atomic_test_bit>
   186e2:	b1b8      	cbz	r0, 18714 <bt_smp_encrypt_change+0xb4>
		if ((smp->local_dist & BT_SMP_DIST_LINK_KEY) &&
   186e4:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   186e8:	071b      	lsls	r3, r3, #28
   186ea:	d507      	bpl.n	186fc <bt_smp_encrypt_change+0x9c>
   186ec:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   186f0:	071f      	lsls	r7, r3, #28
   186f2:	d503      	bpl.n	186fc <bt_smp_encrypt_change+0x9c>
			atomic_set_bit(smp->flags, SMP_FLAG_DERIVE_LK);
   186f4:	2111      	movs	r1, #17
   186f6:	4630      	mov	r0, r6
   186f8:	f00e ffb9 	bl	2766e <atomic_set_bit>
		smp->local_dist &= ~BT_SMP_DIST_LINK_KEY;
   186fc:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   18700:	f023 0308 	bic.w	r3, r3, #8
   18704:	f804 3c04 	strb.w	r3, [r4, #-4]
		smp->remote_dist &= ~BT_SMP_DIST_LINK_KEY;
   18708:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   1870c:	f023 0308 	bic.w	r3, r3, #8
   18710:	f804 3c03 	strb.w	r3, [r4, #-3]
	if (smp->remote_dist & BT_SMP_DIST_ENC_KEY) {
   18714:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   18718:	07d8      	lsls	r0, r3, #31
   1871a:	d51d      	bpl.n	18758 <bt_smp_encrypt_change+0xf8>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_ENCRYPT_INFO);
   1871c:	2106      	movs	r1, #6
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   1871e:	4628      	mov	r0, r5
   18720:	f00e ffa5 	bl	2766e <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_KEYS_DISTR);
   18724:	2102      	movs	r1, #2
   18726:	4630      	mov	r0, r6
   18728:	f00e ffa1 	bl	2766e <atomic_set_bit>
	struct bt_conn *conn = smp->chan.chan.conn;
   1872c:	6823      	ldr	r3, [r4, #0]
	if (!keys) {
   1872e:	f8d3 70c0 	ldr.w	r7, [r3, #192]	; 0xc0
   18732:	b9cf      	cbnz	r7, 18768 <bt_smp_encrypt_change+0x108>
		LOG_ERR("No keys space for %s", bt_addr_le_str(&conn->le.dst));
   18734:	f103 0090 	add.w	r0, r3, #144	; 0x90
   18738:	f7f8 fcfe 	bl	11138 <bt_addr_le_str>
   1873c:	4b4e      	ldr	r3, [pc, #312]	; (18878 <bt_smp_encrypt_change+0x218>)
   1873e:	9003      	str	r0, [sp, #12]
   18740:	e9cd 7301 	strd	r7, r3, [sp, #4]
   18744:	2201      	movs	r2, #1
   18746:	463b      	mov	r3, r7
   18748:	4638      	mov	r0, r7
   1874a:	494c      	ldr	r1, [pc, #304]	; (1887c <bt_smp_encrypt_change+0x21c>)
   1874c:	9700      	str	r7, [sp, #0]
   1874e:	f00e ff7f 	bl	27650 <z_log_msg_runtime_create.constprop.0>
}
   18752:	b00c      	add	sp, #48	; 0x30
   18754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (smp->remote_dist & BT_SMP_DIST_ID_KEY) {
   18758:	0799      	lsls	r1, r3, #30
   1875a:	d501      	bpl.n	18760 <bt_smp_encrypt_change+0x100>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_INFO);
   1875c:	2108      	movs	r1, #8
   1875e:	e7de      	b.n	1871e <bt_smp_encrypt_change+0xbe>
	} else if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   18760:	075a      	lsls	r2, r3, #29
   18762:	d5df      	bpl.n	18724 <bt_smp_encrypt_change+0xc4>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   18764:	210a      	movs	r1, #10
   18766:	e7da      	b.n	1871e <bt_smp_encrypt_change+0xbe>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   18768:	2105      	movs	r1, #5
   1876a:	f00e ff19 	bl	275a0 <atomic_test_bit>
   1876e:	4607      	mov	r7, r0
   18770:	b9b0      	cbnz	r0, 187a0 <bt_smp_encrypt_change+0x140>
	if (smp->local_dist & BT_SMP_DIST_ENC_KEY) {
   18772:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   18776:	07db      	lsls	r3, r3, #31
   18778:	d512      	bpl.n	187a0 <bt_smp_encrypt_change+0x140>
	struct bt_keys *keys = conn->le.keys;
   1877a:	6823      	ldr	r3, [r4, #0]
		if (bt_rand((void *)&rand, sizeof(rand))) {
   1877c:	211a      	movs	r1, #26
   1877e:	a805      	add	r0, sp, #20
	struct bt_keys *keys = conn->le.keys;
   18780:	f8d3 80c0 	ldr.w	r8, [r3, #192]	; 0xc0
		if (bt_rand((void *)&rand, sizeof(rand))) {
   18784:	f7fb f866 	bl	13854 <bt_rand>
   18788:	4681      	mov	r9, r0
   1878a:	b170      	cbz	r0, 187aa <bt_smp_encrypt_change+0x14a>
			LOG_ERR("Unable to get random bytes");
   1878c:	4b3c      	ldr	r3, [pc, #240]	; (18880 <bt_smp_encrypt_change+0x220>)
   1878e:	2201      	movs	r2, #1
   18790:	e9cd 7301 	strd	r7, r3, [sp, #4]
   18794:	4638      	mov	r0, r7
   18796:	463b      	mov	r3, r7
   18798:	4938      	ldr	r1, [pc, #224]	; (1887c <bt_smp_encrypt_change+0x21c>)
   1879a:	9700      	str	r7, [sp, #0]
			LOG_ERR("Unable to allocate Encrypt Info buffer");
   1879c:	f00e ff58 	bl	27650 <z_log_msg_runtime_create.constprop.0>
	if (!smp->local_dist && !smp->remote_dist) {
   187a0:	f834 1c04 	ldrh.w	r1, [r4, #-4]
   187a4:	2900      	cmp	r1, #0
   187a6:	d1d4      	bne.n	18752 <bt_smp_encrypt_change+0xf2>
   187a8:	e782      	b.n	186b0 <bt_smp_encrypt_change+0x50>
		buf = smp_create_pdu(smp, BT_SMP_CMD_ENCRYPT_INFO,
   187aa:	2106      	movs	r1, #6
   187ac:	4628      	mov	r0, r5
   187ae:	f00e ff6e 	bl	2768e <smp_create_pdu.constprop.0>
		if (!buf) {
   187b2:	4607      	mov	r7, r0
   187b4:	b938      	cbnz	r0, 187c6 <bt_smp_encrypt_change+0x166>
			LOG_ERR("Unable to allocate Encrypt Info buffer");
   187b6:	4b33      	ldr	r3, [pc, #204]	; (18884 <bt_smp_encrypt_change+0x224>)
   187b8:	e9cd 7301 	strd	r7, r3, [sp, #4]
   187bc:	2201      	movs	r2, #1
   187be:	463b      	mov	r3, r7
   187c0:	492e      	ldr	r1, [pc, #184]	; (1887c <bt_smp_encrypt_change+0x21c>)
   187c2:	9700      	str	r7, [sp, #0]
   187c4:	e7ea      	b.n	1879c <bt_smp_encrypt_change+0x13c>
	return net_buf_simple_add(&buf->b, len);
   187c6:	2110      	movs	r1, #16
   187c8:	300c      	adds	r0, #12
   187ca:	f000 fee9 	bl	195a0 <net_buf_simple_add>
   187ce:	f898 200c 	ldrb.w	r2, [r8, #12]
   187d2:	a905      	add	r1, sp, #20
   187d4:	4682      	mov	sl, r0
   187d6:	f010 ffec 	bl	297b2 <memcpy>
		if (keys->enc_size < sizeof(info->ltk)) {
   187da:	f898 000c 	ldrb.w	r0, [r8, #12]
   187de:	280f      	cmp	r0, #15
   187e0:	d805      	bhi.n	187ee <bt_smp_encrypt_change+0x18e>
__ssp_bos_icheck3(memset, void *, int)
   187e2:	f1c0 0210 	rsb	r2, r0, #16
   187e6:	4649      	mov	r1, r9
   187e8:	4450      	add	r0, sl
   187ea:	f011 f81c 	bl	29826 <memset>
		smp_send(smp, buf, NULL, NULL);
   187ee:	4639      	mov	r1, r7
   187f0:	2200      	movs	r2, #0
   187f2:	4628      	mov	r0, r5
   187f4:	f00e ff0f 	bl	27616 <smp_send.constprop.0>
		buf = smp_create_pdu(smp, BT_SMP_CMD_CENTRAL_IDENT,
   187f8:	2107      	movs	r1, #7
   187fa:	4628      	mov	r0, r5
   187fc:	f00e ff47 	bl	2768e <smp_create_pdu.constprop.0>
		if (!buf) {
   18800:	4607      	mov	r7, r0
   18802:	b908      	cbnz	r0, 18808 <bt_smp_encrypt_change+0x1a8>
			LOG_ERR("Unable to allocate Central Ident buffer");
   18804:	4b20      	ldr	r3, [pc, #128]	; (18888 <bt_smp_encrypt_change+0x228>)
   18806:	e7d7      	b.n	187b8 <bt_smp_encrypt_change+0x158>
   18808:	210a      	movs	r1, #10
   1880a:	300c      	adds	r0, #12
   1880c:	f000 fec8 	bl	195a0 <net_buf_simple_add>
   18810:	4603      	mov	r3, r0
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   18812:	aa09      	add	r2, sp, #36	; 0x24
   18814:	ca03      	ldmia	r2!, {r0, r1}
   18816:	f8c3 0002 	str.w	r0, [r3, #2]
   1881a:	f8c3 1006 	str.w	r1, [r3, #6]
   1881e:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
		smp_send(smp, buf, smp_ident_sent, NULL);
   18822:	4639      	mov	r1, r7
   18824:	4628      	mov	r0, r5
   18826:	801a      	strh	r2, [r3, #0]
   18828:	4a18      	ldr	r2, [pc, #96]	; (1888c <bt_smp_encrypt_change+0x22c>)
   1882a:	f00e fef4 	bl	27616 <smp_send.constprop.0>
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   1882e:	4630      	mov	r0, r6
   18830:	210d      	movs	r1, #13
   18832:	f00e feb5 	bl	275a0 <atomic_test_bit>
   18836:	ae09      	add	r6, sp, #36	; 0x24
   18838:	2800      	cmp	r0, #0
   1883a:	d0b1      	beq.n	187a0 <bt_smp_encrypt_change+0x140>
			bt_keys_add_type(keys, BT_KEYS_PERIPH_LTK);
   1883c:	2101      	movs	r1, #1
   1883e:	4640      	mov	r0, r8
   18840:	f000 fa24 	bl	18c8c <bt_keys_add_type>
   18844:	f108 074a 	add.w	r7, r8, #74	; 0x4a
   18848:	ab05      	add	r3, sp, #20
   1884a:	461a      	mov	r2, r3
   1884c:	ca03      	ldmia	r2!, {r0, r1}
   1884e:	42b2      	cmp	r2, r6
   18850:	6038      	str	r0, [r7, #0]
   18852:	6079      	str	r1, [r7, #4]
   18854:	4613      	mov	r3, r2
   18856:	f107 0708 	add.w	r7, r7, #8
   1885a:	d1f6      	bne.n	1884a <bt_smp_encrypt_change+0x1ea>
   1885c:	4633      	mov	r3, r6
   1885e:	cb03      	ldmia	r3!, {r0, r1}
   18860:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
   18864:	f8c8 0040 	str.w	r0, [r8, #64]	; 0x40
   18868:	f8c8 1044 	str.w	r1, [r8, #68]	; 0x44
   1886c:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
   18870:	e796      	b.n	187a0 <bt_smp_encrypt_change+0x140>
   18872:	bf00      	nop
   18874:	0002f179 	.word	0x0002f179
   18878:	0002f0cf 	.word	0x0002f0cf
   1887c:	0002a748 	.word	0x0002a748
   18880:	0002f0e4 	.word	0x0002f0e4
   18884:	0002f0ff 	.word	0x0002f0ff
   18888:	0002f126 	.word	0x0002f126
   1888c:	000188cd 	.word	0x000188cd

00018890 <smp_timeout>:
{
   18890:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_ERR("SMP Timeout");
   18892:	4b0c      	ldr	r3, [pc, #48]	; (188c4 <smp_timeout+0x34>)
{
   18894:	4604      	mov	r4, r0
	LOG_ERR("SMP Timeout");
   18896:	9302      	str	r3, [sp, #8]
   18898:	2300      	movs	r3, #0
   1889a:	2201      	movs	r2, #1
   1889c:	4618      	mov	r0, r3
   1889e:	e9cd 3300 	strd	r3, r3, [sp]
   188a2:	4909      	ldr	r1, [pc, #36]	; (188c8 <smp_timeout+0x38>)
   188a4:	f00e fed4 	bl	27650 <z_log_msg_runtime_create.constprop.0>
	smp_pairing_complete(smp, BT_SMP_ERR_UNSPECIFIED);
   188a8:	f5a4 70c0 	sub.w	r0, r4, #384	; 0x180
   188ac:	2108      	movs	r1, #8
   188ae:	f7ff fbdb 	bl	18068 <smp_pairing_complete>
	atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   188b2:	2104      	movs	r1, #4
   188b4:	f5a4 70be 	sub.w	r0, r4, #380	; 0x17c
}
   188b8:	b004      	add	sp, #16
   188ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   188be:	f00e bed6 	b.w	2766e <atomic_set_bit>
   188c2:	bf00      	nop
   188c4:	0002f14e 	.word	0x0002f14e
   188c8:	0002a748 	.word	0x0002a748

000188cc <smp_ident_sent>:
{
   188cc:	b508      	push	{r3, lr}
	if (!err) {
   188ce:	bb1a      	cbnz	r2, 18918 <smp_ident_sent+0x4c>
	if (conn->type == BT_CONN_TYPE_LE) {
   188d0:	7883      	ldrb	r3, [r0, #2]
   188d2:	2b01      	cmp	r3, #1
   188d4:	d120      	bne.n	18918 <smp_ident_sent+0x4c>
		chan = bt_l2cap_le_lookup_tx_cid(conn, BT_L2CAP_CID_SMP);
   188d6:	2106      	movs	r1, #6
   188d8:	f00d ffce 	bl	26878 <bt_l2cap_le_lookup_tx_cid>
		__ASSERT(chan, "No SMP channel found");
   188dc:	b970      	cbnz	r0, 188fc <smp_ident_sent+0x30>
   188de:	490f      	ldr	r1, [pc, #60]	; (1891c <smp_ident_sent+0x50>)
   188e0:	f240 2365 	movw	r3, #613	; 0x265
   188e4:	4a0e      	ldr	r2, [pc, #56]	; (18920 <smp_ident_sent+0x54>)
   188e6:	480f      	ldr	r0, [pc, #60]	; (18924 <smp_ident_sent+0x58>)
   188e8:	f00c f9fd 	bl	24ce6 <assert_print>
   188ec:	480e      	ldr	r0, [pc, #56]	; (18928 <smp_ident_sent+0x5c>)
   188ee:	f00c f9fa 	bl	24ce6 <assert_print>
   188f2:	f240 2165 	movw	r1, #613	; 0x265
   188f6:	480a      	ldr	r0, [pc, #40]	; (18920 <smp_ident_sent+0x54>)
   188f8:	f00c f9ee 	bl	24cd8 <assert_post_action>
		smp->local_dist &= ~dist_complete;
   188fc:	f810 3c04 	ldrb.w	r3, [r0, #-4]
   18900:	f023 0301 	bic.w	r3, r3, #1
   18904:	f800 3c04 	strb.w	r3, [r0, #-4]
		if (!smp->local_dist && !smp->remote_dist) {
   18908:	f830 1c04 	ldrh.w	r1, [r0, #-4]
   1890c:	b921      	cbnz	r1, 18918 <smp_ident_sent+0x4c>
}
   1890e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			smp_pairing_complete(smp, 0);
   18912:	38ec      	subs	r0, #236	; 0xec
   18914:	f7ff bba8 	b.w	18068 <smp_pairing_complete>
}
   18918:	bd08      	pop	{r3, pc}
   1891a:	bf00      	nop
   1891c:	0002e8c5 	.word	0x0002e8c5
   18920:	0002f009 	.word	0x0002f009
   18924:	0002b6a9 	.word	0x0002b6a9
   18928:	0002f15a 	.word	0x0002f15a

0001892c <bt_smp_update_keys>:
{
   1892c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   18930:	4604      	mov	r4, r0
	smp = smp_chan_get(conn);
   18932:	f7fe fc95 	bl	17260 <smp_chan_get>
	if (!smp) {
   18936:	4605      	mov	r5, r0
   18938:	2800      	cmp	r0, #0
   1893a:	d074      	beq.n	18a26 <bt_smp_update_keys+0xfa>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   1893c:	1d07      	adds	r7, r0, #4
   1893e:	2103      	movs	r1, #3
   18940:	4638      	mov	r0, r7
   18942:	f00e fe2d 	bl	275a0 <atomic_test_bit>
   18946:	2800      	cmp	r0, #0
   18948:	d06d      	beq.n	18a26 <bt_smp_update_keys+0xfa>
	if (conn->le.keys) {
   1894a:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   1894e:	b108      	cbz	r0, 18954 <bt_smp_update_keys+0x28>
		bt_keys_clear(conn->le.keys);
   18950:	f000 f9d8 	bl	18d04 <bt_keys_clear>
	conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   18954:	f104 0890 	add.w	r8, r4, #144	; 0x90
   18958:	4641      	mov	r1, r8
   1895a:	7a20      	ldrb	r0, [r4, #8]
   1895c:	f000 f894 	bl	18a88 <bt_keys_get_addr>
   18960:	4606      	mov	r6, r0
   18962:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (!conn->le.keys) {
   18966:	b9a0      	cbnz	r0, 18992 <bt_smp_update_keys+0x66>
		LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   18968:	4640      	mov	r0, r8
   1896a:	f7f8 fbe5 	bl	11138 <bt_addr_le_str>
   1896e:	4b39      	ldr	r3, [pc, #228]	; (18a54 <bt_smp_update_keys+0x128>)
   18970:	9003      	str	r0, [sp, #12]
   18972:	e9cd 6301 	strd	r6, r3, [sp, #4]
   18976:	4630      	mov	r0, r6
   18978:	4633      	mov	r3, r6
   1897a:	2201      	movs	r2, #1
   1897c:	4936      	ldr	r1, [pc, #216]	; (18a58 <bt_smp_update_keys+0x12c>)
   1897e:	9600      	str	r6, [sp, #0]
   18980:	f00e fe66 	bl	27650 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   18984:	2108      	movs	r1, #8
   18986:	4628      	mov	r0, r5
}
   18988:	b004      	add	sp, #16
   1898a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   1898e:	f7ff bbe9 	b.w	18164 <smp_error>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY)) {
   18992:	210e      	movs	r1, #14
   18994:	4638      	mov	r0, r7
   18996:	f00e fe03 	bl	275a0 <atomic_test_bit>
   1899a:	b128      	cbz	r0, 189a8 <bt_smp_update_keys+0x7c>
		conn->le.keys->flags |= BT_KEYS_DEBUG;
   1899c:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   189a0:	7b53      	ldrb	r3, [r2, #13]
   189a2:	f043 0302 	orr.w	r3, r3, #2
   189a6:	7353      	strb	r3, [r2, #13]
	switch (smp->method) {
   189a8:	7a2a      	ldrb	r2, [r5, #8]
		conn->le.keys->flags |= BT_KEYS_OOB;
   189aa:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
	switch (smp->method) {
   189ae:	2a03      	cmp	r2, #3
		conn->le.keys->flags |= BT_KEYS_OOB;
   189b0:	7b4b      	ldrb	r3, [r1, #13]
	switch (smp->method) {
   189b2:	d83b      	bhi.n	18a2c <bt_smp_update_keys+0x100>
   189b4:	2a00      	cmp	r2, #0
   189b6:	d040      	beq.n	18a3a <bt_smp_update_keys+0x10e>
		conn->le.keys->flags |= BT_KEYS_AUTHENTICATED;
   189b8:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   189bc:	7b53      	ldrb	r3, [r2, #13]
   189be:	f043 0301 	orr.w	r3, r3, #1
		conn->le.keys->flags &= ~BT_KEYS_AUTHENTICATED;
   189c2:	7353      	strb	r3, [r2, #13]
	return MIN(req->max_key_size, rsp->max_key_size);
   189c4:	7d2b      	ldrb	r3, [r5, #20]
   189c6:	7b69      	ldrb	r1, [r5, #13]
	conn->le.keys->enc_size = get_encryption_key_size(smp);
   189c8:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
	return MIN(req->max_key_size, rsp->max_key_size);
   189cc:	428b      	cmp	r3, r1
   189ce:	bf28      	it	cs
   189d0:	460b      	movcs	r3, r1
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   189d2:	4638      	mov	r0, r7
	conn->le.keys->enc_size = get_encryption_key_size(smp);
   189d4:	7313      	strb	r3, [r2, #12]
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   189d6:	2105      	movs	r1, #5
   189d8:	f00e fde2 	bl	275a0 <atomic_test_bit>
   189dc:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
		conn->le.keys->flags |= BT_KEYS_SC;
   189e0:	7b5a      	ldrb	r2, [r3, #13]
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   189e2:	b398      	cbz	r0, 18a4c <bt_smp_update_keys+0x120>
		conn->le.keys->flags |= BT_KEYS_SC;
   189e4:	f042 0210 	orr.w	r2, r2, #16
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   189e8:	210d      	movs	r1, #13
   189ea:	4638      	mov	r0, r7
		conn->le.keys->flags |= BT_KEYS_SC;
   189ec:	735a      	strb	r2, [r3, #13]
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   189ee:	f00e fdd7 	bl	275a0 <atomic_test_bit>
   189f2:	b1c0      	cbz	r0, 18a26 <bt_smp_update_keys+0xfa>
			bt_keys_add_type(conn->le.keys, BT_KEYS_LTK_P256);
   189f4:	2120      	movs	r1, #32
   189f6:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   189fa:	f000 f947 	bl	18c8c <bt_keys_add_type>
   189fe:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   18a02:	f105 0247 	add.w	r2, r5, #71	; 0x47
   18a06:	331a      	adds	r3, #26
   18a08:	3557      	adds	r5, #87	; 0x57
   18a0a:	f852 1b04 	ldr.w	r1, [r2], #4
   18a0e:	42aa      	cmp	r2, r5
   18a10:	f843 1b04 	str.w	r1, [r3], #4
   18a14:	d1f9      	bne.n	18a0a <bt_smp_update_keys+0xde>
__ssp_bos_icheck3(memset, void *, int)
   18a16:	2300      	movs	r3, #0
   18a18:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   18a1c:	6113      	str	r3, [r2, #16]
   18a1e:	6153      	str	r3, [r2, #20]
   18a20:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   18a24:	8313      	strh	r3, [r2, #24]
}
   18a26:	b004      	add	sp, #16
   18a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (smp->method) {
   18a2c:	3a05      	subs	r2, #5
   18a2e:	2a01      	cmp	r2, #1
   18a30:	d803      	bhi.n	18a3a <bt_smp_update_keys+0x10e>
		conn->le.keys->flags |= BT_KEYS_OOB;
   18a32:	f043 0320 	orr.w	r3, r3, #32
   18a36:	734b      	strb	r3, [r1, #13]
   18a38:	e7be      	b.n	189b8 <bt_smp_update_keys+0x8c>
		conn->le.keys->flags &= ~BT_KEYS_OOB;
   18a3a:	f023 0320 	bic.w	r3, r3, #32
   18a3e:	734b      	strb	r3, [r1, #13]
		conn->le.keys->flags &= ~BT_KEYS_AUTHENTICATED;
   18a40:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   18a44:	7b53      	ldrb	r3, [r2, #13]
   18a46:	f023 0301 	bic.w	r3, r3, #1
   18a4a:	e7ba      	b.n	189c2 <bt_smp_update_keys+0x96>
		conn->le.keys->flags &= ~BT_KEYS_SC;
   18a4c:	f022 0210 	bic.w	r2, r2, #16
   18a50:	735a      	strb	r2, [r3, #13]
   18a52:	e7e8      	b.n	18a26 <bt_smp_update_keys+0xfa>
   18a54:	0002edb8 	.word	0x0002edb8
   18a58:	0002a748 	.word	0x0002a748

00018a5c <bt_smp_init>:
BT_L2CAP_CHANNEL_DEFINE(smp_br_fixed_chan, BT_L2CAP_CID_BR_SMP,
			bt_smp_br_accept, NULL);
#endif /* CONFIG_BT_BREDR */

int bt_smp_init(void)
{
   18a5c:	b508      	push	{r3, lr}
	return BT_CMD_TEST(bt_dev.supported_commands, 34, 1) &&
   18a5e:	4b07      	ldr	r3, [pc, #28]	; (18a7c <bt_smp_init+0x20>)
	}

	LOG_DBG("LE SC %s", sc_supported ? "enabled" : "disabled");

	if (!IS_ENABLED(CONFIG_BT_SMP_OOB_LEGACY_PAIR_ONLY)) {
		bt_pub_key_gen(&pub_key_cb);
   18a60:	4807      	ldr	r0, [pc, #28]	; (18a80 <bt_smp_init+0x24>)
	return BT_CMD_TEST(bt_dev.supported_commands, 34, 1) &&
   18a62:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
   18a66:	f003 0306 	and.w	r3, r3, #6
   18a6a:	1f9a      	subs	r2, r3, #6
   18a6c:	4253      	negs	r3, r2
   18a6e:	4153      	adcs	r3, r2
   18a70:	4a04      	ldr	r2, [pc, #16]	; (18a84 <bt_smp_init+0x28>)
   18a72:	7013      	strb	r3, [r2, #0]
		bt_pub_key_gen(&pub_key_cb);
   18a74:	f7fa ff18 	bl	138a8 <bt_pub_key_gen>
	}

	return smp_self_test();
}
   18a78:	2000      	movs	r0, #0
   18a7a:	bd08      	pop	{r3, pc}
   18a7c:	20008000 	.word	0x20008000
   18a80:	20008544 	.word	0x20008544
   18a84:	20021e60 	.word	0x20021e60

00018a88 <bt_keys_get_addr>:
	return kdata.in_use;
}
#endif /* CONFIG_BT_KEYS_OVERWRITE_OLDEST */

struct bt_keys *bt_keys_get_addr(uint8_t id, const bt_addr_le_t *addr)
{
   18a88:	b570      	push	{r4, r5, r6, lr}
   18a8a:	4606      	mov	r6, r0
	struct bt_keys *keys;
	int i;
	size_t first_free_slot = ARRAY_SIZE(key_pool);

	__ASSERT_NO_MSG(addr != NULL);
   18a8c:	460d      	mov	r5, r1
   18a8e:	b959      	cbnz	r1, 18aa8 <bt_keys_get_addr+0x20>
   18a90:	4913      	ldr	r1, [pc, #76]	; (18ae0 <bt_keys_get_addr+0x58>)
   18a92:	4814      	ldr	r0, [pc, #80]	; (18ae4 <bt_keys_get_addr+0x5c>)
   18a94:	2359      	movs	r3, #89	; 0x59
   18a96:	4a14      	ldr	r2, [pc, #80]	; (18ae8 <bt_keys_get_addr+0x60>)
   18a98:	f00c f925 	bl	24ce6 <assert_print>
   18a9c:	2159      	movs	r1, #89	; 0x59
   18a9e:	4812      	ldr	r0, [pc, #72]	; (18ae8 <bt_keys_get_addr+0x60>)
   18aa0:	f00c f91a 	bl	24cd8 <assert_post_action>
		return keys;
	}

	LOG_DBG("unable to create keys for %s", bt_addr_le_str(addr));

	return NULL;
   18aa4:	2000      	movs	r0, #0
   18aa6:	e019      	b.n	18adc <bt_keys_get_addr+0x54>
		if (keys->id == id && bt_addr_le_eq(&keys->addr, addr)) {
   18aa8:	4c10      	ldr	r4, [pc, #64]	; (18aec <bt_keys_get_addr+0x64>)
   18aaa:	f814 3b01 	ldrb.w	r3, [r4], #1
   18aae:	4283      	cmp	r3, r0
   18ab0:	d104      	bne.n	18abc <bt_keys_get_addr+0x34>
	return memcmp(a, b, sizeof(*a));
   18ab2:	2207      	movs	r2, #7
   18ab4:	4620      	mov	r0, r4
   18ab6:	f010 fe6c 	bl	29792 <memcmp>
   18aba:	b170      	cbz	r0, 18ada <bt_keys_get_addr+0x52>
   18abc:	2207      	movs	r2, #7
   18abe:	490c      	ldr	r1, [pc, #48]	; (18af0 <bt_keys_get_addr+0x68>)
   18ac0:	480c      	ldr	r0, [pc, #48]	; (18af4 <bt_keys_get_addr+0x6c>)
   18ac2:	f010 fe66 	bl	29792 <memcmp>
	if (first_free_slot < ARRAY_SIZE(key_pool)) {
   18ac6:	2800      	cmp	r0, #0
   18ac8:	d1ec      	bne.n	18aa4 <bt_keys_get_addr+0x1c>
		keys->id = id;
   18aca:	f804 6c01 	strb.w	r6, [r4, #-1]
	memcpy(dst, src, sizeof(*dst));
   18ace:	682b      	ldr	r3, [r5, #0]
   18ad0:	6023      	str	r3, [r4, #0]
   18ad2:	88ab      	ldrh	r3, [r5, #4]
   18ad4:	80a3      	strh	r3, [r4, #4]
   18ad6:	79ab      	ldrb	r3, [r5, #6]
   18ad8:	71a3      	strb	r3, [r4, #6]
		keys = &key_pool[i];
   18ada:	4804      	ldr	r0, [pc, #16]	; (18aec <bt_keys_get_addr+0x64>)
}
   18adc:	bd70      	pop	{r4, r5, r6, pc}
   18ade:	bf00      	nop
   18ae0:	0002f1fa 	.word	0x0002f1fa
   18ae4:	0002b6a9 	.word	0x0002b6a9
   18ae8:	0002f1ca 	.word	0x0002f1ca
   18aec:	200211b4 	.word	0x200211b4
   18af0:	0002d637 	.word	0x0002d637
   18af4:	200211b5 	.word	0x200211b5

00018af8 <bt_keys_foreach_type>:
	}
}

void bt_keys_foreach_type(enum bt_keys_type type, void (*func)(struct bt_keys *keys, void *data),
			  void *data)
{
   18af8:	460b      	mov	r3, r1
   18afa:	b510      	push	{r4, lr}
   18afc:	4611      	mov	r1, r2
   18afe:	4604      	mov	r4, r0
	int i;

	__ASSERT_NO_MSG(func != NULL);
   18b00:	b963      	cbnz	r3, 18b1c <bt_keys_foreach_type+0x24>
   18b02:	4909      	ldr	r1, [pc, #36]	; (18b28 <bt_keys_foreach_type+0x30>)
   18b04:	4809      	ldr	r0, [pc, #36]	; (18b2c <bt_keys_foreach_type+0x34>)
   18b06:	23b3      	movs	r3, #179	; 0xb3
   18b08:	4a09      	ldr	r2, [pc, #36]	; (18b30 <bt_keys_foreach_type+0x38>)
   18b0a:	f00c f8ec 	bl	24ce6 <assert_print>
   18b0e:	21b3      	movs	r1, #179	; 0xb3
   18b10:	4807      	ldr	r0, [pc, #28]	; (18b30 <bt_keys_foreach_type+0x38>)
   18b12:	f00c f8e1 	bl	24cd8 <assert_post_action>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if ((key_pool[i].keys & type)) {
			func(&key_pool[i], data);
		}
	}
}
   18b16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			func(&key_pool[i], data);
   18b1a:	4718      	bx	r3
		if ((key_pool[i].keys & type)) {
   18b1c:	4805      	ldr	r0, [pc, #20]	; (18b34 <bt_keys_foreach_type+0x3c>)
   18b1e:	89c2      	ldrh	r2, [r0, #14]
   18b20:	4222      	tst	r2, r4
   18b22:	d1f8      	bne.n	18b16 <bt_keys_foreach_type+0x1e>
}
   18b24:	bd10      	pop	{r4, pc}
   18b26:	bf00      	nop
   18b28:	0002f20e 	.word	0x0002f20e
   18b2c:	0002b6a9 	.word	0x0002b6a9
   18b30:	0002f1ca 	.word	0x0002f1ca
   18b34:	200211b4 	.word	0x200211b4

00018b38 <bt_keys_find>:

struct bt_keys *bt_keys_find(enum bt_keys_type type, uint8_t id, const bt_addr_le_t *addr)
{
   18b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18b3a:	4605      	mov	r5, r0
   18b3c:	460e      	mov	r6, r1
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   18b3e:	4614      	mov	r4, r2
   18b40:	b9aa      	cbnz	r2, 18b6e <bt_keys_find+0x36>
   18b42:	490f      	ldr	r1, [pc, #60]	; (18b80 <bt_keys_find+0x48>)
   18b44:	480f      	ldr	r0, [pc, #60]	; (18b84 <bt_keys_find+0x4c>)
   18b46:	23c0      	movs	r3, #192	; 0xc0
   18b48:	4a0f      	ldr	r2, [pc, #60]	; (18b88 <bt_keys_find+0x50>)
   18b4a:	f00c f8cc 	bl	24ce6 <assert_print>
   18b4e:	21c0      	movs	r1, #192	; 0xc0
   18b50:	480d      	ldr	r0, [pc, #52]	; (18b88 <bt_keys_find+0x50>)
   18b52:	f00c f8c1 	bl	24cd8 <assert_post_action>

	LOG_DBG("type %d %s", type, bt_addr_le_str(addr));

	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   18b56:	b18a      	cbz	r2, 18b7c <bt_keys_find+0x44>
   18b58:	42b1      	cmp	r1, r6
   18b5a:	d10f      	bne.n	18b7c <bt_keys_find+0x44>
	return memcmp(a, b, sizeof(*a));
   18b5c:	2207      	movs	r2, #7
   18b5e:	4621      	mov	r1, r4
   18b60:	480a      	ldr	r0, [pc, #40]	; (18b8c <bt_keys_find+0x54>)
   18b62:	f010 fe16 	bl	29792 <memcmp>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18b66:	2301      	movs	r3, #1
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   18b68:	b918      	cbnz	r0, 18b72 <bt_keys_find+0x3a>
		    bt_addr_le_eq(&key_pool[i].addr, addr)) {
			return &key_pool[i];
   18b6a:	4809      	ldr	r0, [pc, #36]	; (18b90 <bt_keys_find+0x58>)
   18b6c:	e007      	b.n	18b7e <bt_keys_find+0x46>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18b6e:	2300      	movs	r3, #0
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   18b70:	4f07      	ldr	r7, [pc, #28]	; (18b90 <bt_keys_find+0x58>)
   18b72:	89fa      	ldrh	r2, [r7, #14]
   18b74:	7839      	ldrb	r1, [r7, #0]
   18b76:	402a      	ands	r2, r5
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18b78:	2b00      	cmp	r3, #0
   18b7a:	d0ec      	beq.n	18b56 <bt_keys_find+0x1e>
		}
	}

	return NULL;
   18b7c:	2000      	movs	r0, #0
}
   18b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18b80:	0002f1fa 	.word	0x0002f1fa
   18b84:	0002b6a9 	.word	0x0002b6a9
   18b88:	0002f1ca 	.word	0x0002f1ca
   18b8c:	200211b5 	.word	0x200211b5
   18b90:	200211b4 	.word	0x200211b4

00018b94 <bt_keys_find_irk>:

	return keys;
}

struct bt_keys *bt_keys_find_irk(uint8_t id, const bt_addr_le_t *addr)
{
   18b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18b96:	4606      	mov	r6, r0
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   18b98:	460c      	mov	r4, r1
   18b9a:	b949      	cbnz	r1, 18bb0 <bt_keys_find_irk+0x1c>
   18b9c:	4923      	ldr	r1, [pc, #140]	; (18c2c <bt_keys_find_irk+0x98>)
   18b9e:	4824      	ldr	r0, [pc, #144]	; (18c30 <bt_keys_find_irk+0x9c>)
   18ba0:	23e9      	movs	r3, #233	; 0xe9
   18ba2:	4a24      	ldr	r2, [pc, #144]	; (18c34 <bt_keys_find_irk+0xa0>)
   18ba4:	f00c f89f 	bl	24ce6 <assert_print>
   18ba8:	21e9      	movs	r1, #233	; 0xe9
   18baa:	4822      	ldr	r0, [pc, #136]	; (18c34 <bt_keys_find_irk+0xa0>)
   18bac:	f00c f894 	bl	24cd8 <assert_post_action>
	if (addr->type != BT_ADDR_LE_RANDOM) {
   18bb0:	780b      	ldrb	r3, [r1, #0]
   18bb2:	2b01      	cmp	r3, #1
   18bb4:	d001      	beq.n	18bba <bt_keys_find_irk+0x26>

	LOG_DBG("%s", bt_addr_le_str(addr));

	if (!bt_addr_le_is_rpa(addr)) {
		return NULL;
   18bb6:	2000      	movs	r0, #0
	}

	LOG_DBG("No IRK for %s", bt_addr_le_str(addr));

	return NULL;
}
   18bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!bt_addr_le_is_rpa(addr)) {
   18bba:	798b      	ldrb	r3, [r1, #6]
   18bbc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   18bc0:	2b40      	cmp	r3, #64	; 0x40
   18bc2:	d1f8      	bne.n	18bb6 <bt_keys_find_irk+0x22>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18bc4:	2300      	movs	r3, #0
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   18bc6:	4d1c      	ldr	r5, [pc, #112]	; (18c38 <bt_keys_find_irk+0xa4>)
	return memcmp(a, b, sizeof(*a));
   18bc8:	f105 073a 	add.w	r7, r5, #58	; 0x3a
   18bcc:	89ea      	ldrh	r2, [r5, #14]
		if (key_pool[i].id == id &&
   18bce:	7828      	ldrb	r0, [r5, #0]
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18bd0:	f002 0202 	and.w	r2, r2, #2
   18bd4:	b1db      	cbz	r3, 18c0e <bt_keys_find_irk+0x7a>
   18bd6:	2300      	movs	r3, #0
   18bd8:	89ea      	ldrh	r2, [r5, #14]
		if (key_pool[i].id != id) {
   18bda:	7829      	ldrb	r1, [r5, #0]
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18bdc:	f002 0202 	and.w	r2, r2, #2
   18be0:	2b00      	cmp	r3, #0
   18be2:	d1e8      	bne.n	18bb6 <bt_keys_find_irk+0x22>
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   18be4:	2a00      	cmp	r2, #0
   18be6:	d0e6      	beq.n	18bb6 <bt_keys_find_irk+0x22>
		if (key_pool[i].id != id) {
   18be8:	42b1      	cmp	r1, r6
   18bea:	d1e4      	bne.n	18bb6 <bt_keys_find_irk+0x22>
		if (bt_rpa_irk_matches(key_pool[i].irk.val, &addr->a)) {
   18bec:	1c67      	adds	r7, r4, #1
   18bee:	4639      	mov	r1, r7
   18bf0:	4812      	ldr	r0, [pc, #72]	; (18c3c <bt_keys_find_irk+0xa8>)
   18bf2:	f00d f92f 	bl	25e54 <bt_rpa_irk_matches>
   18bf6:	2301      	movs	r3, #1
   18bf8:	2800      	cmp	r0, #0
   18bfa:	d0ed      	beq.n	18bd8 <bt_keys_find_irk+0x44>
	memcpy(dst, src, sizeof(*dst));
   18bfc:	f8d4 3001 	ldr.w	r3, [r4, #1]
   18c00:	f8c5 303a 	str.w	r3, [r5, #58]	; 0x3a
   18c04:	f8b4 2005 	ldrh.w	r2, [r4, #5]
   18c08:	4b0d      	ldr	r3, [pc, #52]	; (18c40 <bt_keys_find_irk+0xac>)
   18c0a:	809a      	strh	r2, [r3, #4]
}
   18c0c:	e00b      	b.n	18c26 <bt_keys_find_irk+0x92>
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   18c0e:	2a00      	cmp	r2, #0
   18c10:	d0e2      	beq.n	18bd8 <bt_keys_find_irk+0x44>
		if (key_pool[i].id == id &&
   18c12:	42b0      	cmp	r0, r6
   18c14:	d1e0      	bne.n	18bd8 <bt_keys_find_irk+0x44>
	return memcmp(a, b, sizeof(*a));
   18c16:	2206      	movs	r2, #6
   18c18:	4639      	mov	r1, r7
   18c1a:	1c60      	adds	r0, r4, #1
   18c1c:	f010 fdb9 	bl	29792 <memcmp>
   18c20:	2301      	movs	r3, #1
   18c22:	2800      	cmp	r0, #0
   18c24:	d1d2      	bne.n	18bcc <bt_keys_find_irk+0x38>
			return &key_pool[i];
   18c26:	4804      	ldr	r0, [pc, #16]	; (18c38 <bt_keys_find_irk+0xa4>)
   18c28:	e7c6      	b.n	18bb8 <bt_keys_find_irk+0x24>
   18c2a:	bf00      	nop
   18c2c:	0002f1fa 	.word	0x0002f1fa
   18c30:	0002b6a9 	.word	0x0002b6a9
   18c34:	0002f1ca 	.word	0x0002f1ca
   18c38:	200211b4 	.word	0x200211b4
   18c3c:	200211de 	.word	0x200211de
   18c40:	200211ee 	.word	0x200211ee

00018c44 <bt_keys_find_addr>:

struct bt_keys *bt_keys_find_addr(uint8_t id, const bt_addr_le_t *addr)
{
   18c44:	b510      	push	{r4, lr}
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   18c46:	b959      	cbnz	r1, 18c60 <bt_keys_find_addr+0x1c>
   18c48:	490c      	ldr	r1, [pc, #48]	; (18c7c <bt_keys_find_addr+0x38>)
   18c4a:	480d      	ldr	r0, [pc, #52]	; (18c80 <bt_keys_find_addr+0x3c>)
   18c4c:	f44f 738d 	mov.w	r3, #282	; 0x11a
   18c50:	4a0c      	ldr	r2, [pc, #48]	; (18c84 <bt_keys_find_addr+0x40>)
   18c52:	f00c f848 	bl	24ce6 <assert_print>
   18c56:	f44f 718d 	mov.w	r1, #282	; 0x11a
   18c5a:	480a      	ldr	r0, [pc, #40]	; (18c84 <bt_keys_find_addr+0x40>)
   18c5c:	f00c f83c 	bl	24cd8 <assert_post_action>

	LOG_DBG("%s", bt_addr_le_str(addr));

	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if (key_pool[i].id == id &&
   18c60:	4c09      	ldr	r4, [pc, #36]	; (18c88 <bt_keys_find_addr+0x44>)
   18c62:	7823      	ldrb	r3, [r4, #0]
   18c64:	4283      	cmp	r3, r0
   18c66:	d104      	bne.n	18c72 <bt_keys_find_addr+0x2e>
	return memcmp(a, b, sizeof(*a));
   18c68:	2207      	movs	r2, #7
   18c6a:	1c60      	adds	r0, r4, #1
   18c6c:	f010 fd91 	bl	29792 <memcmp>
   18c70:	b108      	cbz	r0, 18c76 <bt_keys_find_addr+0x32>
		    bt_addr_le_eq(&key_pool[i].addr, addr)) {
			return &key_pool[i];
		}
	}

	return NULL;
   18c72:	2000      	movs	r0, #0
}
   18c74:	bd10      	pop	{r4, pc}
			return &key_pool[i];
   18c76:	4620      	mov	r0, r4
   18c78:	e7fc      	b.n	18c74 <bt_keys_find_addr+0x30>
   18c7a:	bf00      	nop
   18c7c:	0002f1fa 	.word	0x0002f1fa
   18c80:	0002b6a9 	.word	0x0002b6a9
   18c84:	0002f1ca 	.word	0x0002f1ca
   18c88:	200211b4 	.word	0x200211b4

00018c8c <bt_keys_add_type>:

void bt_keys_add_type(struct bt_keys *keys, enum bt_keys_type type)
{
   18c8c:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(keys != NULL);
   18c8e:	b958      	cbnz	r0, 18ca8 <bt_keys_add_type+0x1c>
   18c90:	4907      	ldr	r1, [pc, #28]	; (18cb0 <bt_keys_add_type+0x24>)
   18c92:	4808      	ldr	r0, [pc, #32]	; (18cb4 <bt_keys_add_type+0x28>)
   18c94:	f44f 7395 	mov.w	r3, #298	; 0x12a
   18c98:	4a07      	ldr	r2, [pc, #28]	; (18cb8 <bt_keys_add_type+0x2c>)
   18c9a:	f00c f824 	bl	24ce6 <assert_print>
   18c9e:	f44f 7195 	mov.w	r1, #298	; 0x12a
   18ca2:	4805      	ldr	r0, [pc, #20]	; (18cb8 <bt_keys_add_type+0x2c>)
   18ca4:	f00c f818 	bl	24cd8 <assert_post_action>

	keys->keys |= type;
   18ca8:	89c3      	ldrh	r3, [r0, #14]
   18caa:	4319      	orrs	r1, r3
   18cac:	81c1      	strh	r1, [r0, #14]
}
   18cae:	bd08      	pop	{r3, pc}
   18cb0:	0002f222 	.word	0x0002f222
   18cb4:	0002b6a9 	.word	0x0002b6a9
   18cb8:	0002f1ca 	.word	0x0002f1ca

00018cbc <bt_keys_get_type>:
{
   18cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18cbe:	4606      	mov	r6, r0
   18cc0:	460f      	mov	r7, r1
	__ASSERT_NO_MSG(addr != NULL);
   18cc2:	4615      	mov	r5, r2
   18cc4:	b94a      	cbnz	r2, 18cda <bt_keys_get_type+0x1e>
   18cc6:	490c      	ldr	r1, [pc, #48]	; (18cf8 <bt_keys_get_type+0x3c>)
   18cc8:	480c      	ldr	r0, [pc, #48]	; (18cfc <bt_keys_get_type+0x40>)
   18cca:	23d2      	movs	r3, #210	; 0xd2
   18ccc:	4a0c      	ldr	r2, [pc, #48]	; (18d00 <bt_keys_get_type+0x44>)
   18cce:	f00c f80a 	bl	24ce6 <assert_print>
   18cd2:	21d2      	movs	r1, #210	; 0xd2
   18cd4:	480a      	ldr	r0, [pc, #40]	; (18d00 <bt_keys_get_type+0x44>)
   18cd6:	f00b ffff 	bl	24cd8 <assert_post_action>
	keys = bt_keys_find(type, id, addr);
   18cda:	f7ff ff2d 	bl	18b38 <bt_keys_find>
	if (keys) {
   18cde:	4604      	mov	r4, r0
   18ce0:	b940      	cbnz	r0, 18cf4 <bt_keys_get_type+0x38>
	keys = bt_keys_get_addr(id, addr);
   18ce2:	4629      	mov	r1, r5
   18ce4:	4638      	mov	r0, r7
   18ce6:	f7ff fecf 	bl	18a88 <bt_keys_get_addr>
	if (!keys) {
   18cea:	4604      	mov	r4, r0
   18cec:	b110      	cbz	r0, 18cf4 <bt_keys_get_type+0x38>
	bt_keys_add_type(keys, type);
   18cee:	4631      	mov	r1, r6
   18cf0:	f7ff ffcc 	bl	18c8c <bt_keys_add_type>
}
   18cf4:	4620      	mov	r0, r4
   18cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18cf8:	0002f1fa 	.word	0x0002f1fa
   18cfc:	0002b6a9 	.word	0x0002b6a9
   18d00:	0002f1ca 	.word	0x0002f1ca

00018d04 <bt_keys_clear>:

void bt_keys_clear(struct bt_keys *keys)
{
   18d04:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(keys != NULL);
   18d06:	4604      	mov	r4, r0
   18d08:	b958      	cbnz	r0, 18d22 <bt_keys_clear+0x1e>
   18d0a:	490c      	ldr	r1, [pc, #48]	; (18d3c <bt_keys_clear+0x38>)
   18d0c:	480c      	ldr	r0, [pc, #48]	; (18d40 <bt_keys_clear+0x3c>)
   18d0e:	f240 1331 	movw	r3, #305	; 0x131
   18d12:	4a0c      	ldr	r2, [pc, #48]	; (18d44 <bt_keys_clear+0x40>)
   18d14:	f00b ffe7 	bl	24ce6 <assert_print>
   18d18:	f240 1131 	movw	r1, #305	; 0x131
   18d1c:	4809      	ldr	r0, [pc, #36]	; (18d44 <bt_keys_clear+0x40>)
   18d1e:	f00b ffdb 	bl	24cd8 <assert_post_action>

	LOG_DBG("%s (keys 0x%04x)", bt_addr_le_str(&keys->addr), keys->keys);

	if (keys->state & BT_KEYS_ID_ADDED) {
   18d22:	7a03      	ldrb	r3, [r0, #8]
   18d24:	075b      	lsls	r3, r3, #29
   18d26:	d501      	bpl.n	18d2c <bt_keys_clear+0x28>
		bt_id_del(keys);
   18d28:	f7f9 ffb0 	bl	12c8c <bt_id_del>
   18d2c:	4620      	mov	r0, r4
		LOG_DBG("Deleting key %s", key);
		settings_delete(key);
	}

	(void)memset(keys, 0, sizeof(*keys));
}
   18d2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   18d32:	225c      	movs	r2, #92	; 0x5c
   18d34:	2100      	movs	r1, #0
   18d36:	f010 bd76 	b.w	29826 <memset>
   18d3a:	bf00      	nop
   18d3c:	0002f222 	.word	0x0002f222
   18d40:	0002b6a9 	.word	0x0002b6a9
   18d44:	0002f1ca 	.word	0x0002f1ca

00018d48 <sys_memcpy_swap>:
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   18d48:	4288      	cmp	r0, r1
{
   18d4a:	b510      	push	{r4, lr}
   18d4c:	eb00 0302 	add.w	r3, r0, r2
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   18d50:	d911      	bls.n	18d76 <sys_memcpy_swap+0x2e>
   18d52:	188c      	adds	r4, r1, r2
   18d54:	42a0      	cmp	r0, r4
   18d56:	d211      	bcs.n	18d7c <sys_memcpy_swap+0x34>
   18d58:	490d      	ldr	r1, [pc, #52]	; (18d90 <sys_memcpy_swap+0x48>)
   18d5a:	f240 2315 	movw	r3, #533	; 0x215
   18d5e:	4a0d      	ldr	r2, [pc, #52]	; (18d94 <sys_memcpy_swap+0x4c>)
   18d60:	480d      	ldr	r0, [pc, #52]	; (18d98 <sys_memcpy_swap+0x50>)
   18d62:	f00b ffc0 	bl	24ce6 <assert_print>
   18d66:	480d      	ldr	r0, [pc, #52]	; (18d9c <sys_memcpy_swap+0x54>)
   18d68:	f00b ffbd 	bl	24ce6 <assert_print>
   18d6c:	f240 2115 	movw	r1, #533	; 0x215
   18d70:	4808      	ldr	r0, [pc, #32]	; (18d94 <sys_memcpy_swap+0x4c>)
   18d72:	f00b ffb1 	bl	24cd8 <assert_post_action>
   18d76:	d0ef      	beq.n	18d58 <sys_memcpy_swap+0x10>
   18d78:	4299      	cmp	r1, r3
   18d7a:	e7ec      	b.n	18d56 <sys_memcpy_swap+0xe>
	psrc += length - 1;
   18d7c:	3a01      	subs	r2, #1
   18d7e:	4411      	add	r1, r2
		*pdst++ = *psrc--;
   18d80:	f811 2901 	ldrb.w	r2, [r1], #-1
   18d84:	f800 2b01 	strb.w	r2, [r0], #1
	for (; length > 0; length--) {
   18d88:	4283      	cmp	r3, r0
   18d8a:	d1f9      	bne.n	18d80 <sys_memcpy_swap+0x38>
}
   18d8c:	bd10      	pop	{r4, pc}
   18d8e:	bf00      	nop
   18d90:	0002e0f2 	.word	0x0002e0f2
   18d94:	0002e0c0 	.word	0x0002e0c0
   18d98:	0002b6a9 	.word	0x0002b6a9
   18d9c:	0002e149 	.word	0x0002e149

00018da0 <bt_crypto_f5>:
	return err;
}

int bt_crypto_f5(const uint8_t *w, const uint8_t *n1, const uint8_t *n2, const bt_addr_le_t *a1,
		 const bt_addr_le_t *a2, uint8_t *mackey, uint8_t *ltk)
{
   18da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   18da4:	b09a      	sub	sp, #104	; 0x68
   18da6:	4616      	mov	r6, r2
   18da8:	e9dd 9723 	ldrd	r9, r7, [sp, #140]	; 0x8c
	static const uint8_t salt[16] = {0x6c, 0x88, 0x83, 0x91, 0xaa, 0xf5, 0xa5, 0x38,
					 0x60, 0x37, 0x0b, 0xdb, 0x5a, 0x60, 0x83, 0xbe};
	uint8_t m[53] = {0x00,						 /* counter */
   18dac:	aa0c      	add	r2, sp, #48	; 0x30
{
   18dae:	4684      	mov	ip, r0
   18db0:	468a      	mov	sl, r1
   18db2:	4690      	mov	r8, r2
   18db4:	461d      	mov	r5, r3
	uint8_t m[53] = {0x00,						 /* counter */
   18db6:	4b2c      	ldr	r3, [pc, #176]	; (18e68 <bt_crypto_f5+0xc8>)
   18db8:	f103 0e30 	add.w	lr, r3, #48	; 0x30
   18dbc:	4614      	mov	r4, r2
   18dbe:	6818      	ldr	r0, [r3, #0]
   18dc0:	6859      	ldr	r1, [r3, #4]
   18dc2:	3308      	adds	r3, #8
   18dc4:	c403      	stmia	r4!, {r0, r1}
   18dc6:	4573      	cmp	r3, lr
   18dc8:	4622      	mov	r2, r4
   18dca:	d1f7      	bne.n	18dbc <bt_crypto_f5+0x1c>
   18dcc:	6818      	ldr	r0, [r3, #0]
   18dce:	791b      	ldrb	r3, [r3, #4]

	LOG_DBG("w %s", bt_hex(w, 32));
	LOG_DBG("n1 %s", bt_hex(n1, 16));
	LOG_DBG("n2 %s", bt_hex(n2, 16));

	sys_memcpy_swap(ws, w, 32);
   18dd0:	4661      	mov	r1, ip
	uint8_t m[53] = {0x00,						 /* counter */
   18dd2:	6020      	str	r0, [r4, #0]
   18dd4:	7123      	strb	r3, [r4, #4]
	sys_memcpy_swap(ws, w, 32);
   18dd6:	2220      	movs	r2, #32
   18dd8:	a804      	add	r0, sp, #16
   18dda:	f7ff ffb5 	bl	18d48 <sys_memcpy_swap>

	err = bt_crypto_aes_cmac(salt, ws, 32, t);
   18dde:	466b      	mov	r3, sp
   18de0:	2220      	movs	r2, #32
   18de2:	4822      	ldr	r0, [pc, #136]	; (18e6c <bt_crypto_f5+0xcc>)
   18de4:	a904      	add	r1, sp, #16
   18de6:	f00e feb6 	bl	27b56 <bt_crypto_aes_cmac>
	if (err) {
   18dea:	4604      	mov	r4, r0
   18dec:	bbc0      	cbnz	r0, 18e60 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("t %s", bt_hex(t, 16));

	sys_memcpy_swap(m + 5, n1, 16);
   18dee:	2210      	movs	r2, #16
   18df0:	4651      	mov	r1, sl
   18df2:	f10d 0035 	add.w	r0, sp, #53	; 0x35
   18df6:	f7ff ffa7 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(m + 21, n2, 16);
   18dfa:	2210      	movs	r2, #16
   18dfc:	4631      	mov	r1, r6
   18dfe:	f10d 0045 	add.w	r0, sp, #69	; 0x45
   18e02:	f7ff ffa1 	bl	18d48 <sys_memcpy_swap>
	m[37] = a1->type;
   18e06:	4629      	mov	r1, r5
   18e08:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 38, a1->a.val, 6);
   18e0c:	2206      	movs	r2, #6
   18e0e:	f10d 0056 	add.w	r0, sp, #86	; 0x56
	m[37] = a1->type;
   18e12:	f88d 3055 	strb.w	r3, [sp, #85]	; 0x55
	sys_memcpy_swap(m + 38, a1->a.val, 6);
   18e16:	f7ff ff97 	bl	18d48 <sys_memcpy_swap>
	m[44] = a2->type;
   18e1a:	9922      	ldr	r1, [sp, #136]	; 0x88
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18e1c:	2206      	movs	r2, #6
	m[44] = a2->type;
   18e1e:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18e22:	f10d 005d 	add.w	r0, sp, #93	; 0x5d
	m[44] = a2->type;
   18e26:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18e2a:	f7ff ff8d 	bl	18d48 <sys_memcpy_swap>

	err = bt_crypto_aes_cmac(t, m, sizeof(m), mackey);
   18e2e:	464b      	mov	r3, r9
   18e30:	2235      	movs	r2, #53	; 0x35
   18e32:	4641      	mov	r1, r8
   18e34:	4668      	mov	r0, sp
   18e36:	f00e fe8e 	bl	27b56 <bt_crypto_aes_cmac>
	if (err) {
   18e3a:	4604      	mov	r4, r0
   18e3c:	b980      	cbnz	r0, 18e60 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("mackey %1s", bt_hex(mackey, 16));

	sys_mem_swap(mackey, 16);
   18e3e:	4648      	mov	r0, r9
   18e40:	f00e fe7b 	bl	27b3a <sys_mem_swap.constprop.0>

	/* counter for ltk is 1 */
	m[0] = 0x01;
   18e44:	2301      	movs	r3, #1

	err = bt_crypto_aes_cmac(t, m, sizeof(m), ltk);
   18e46:	2235      	movs	r2, #53	; 0x35
	m[0] = 0x01;
   18e48:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	err = bt_crypto_aes_cmac(t, m, sizeof(m), ltk);
   18e4c:	4641      	mov	r1, r8
   18e4e:	463b      	mov	r3, r7
   18e50:	4668      	mov	r0, sp
   18e52:	f00e fe80 	bl	27b56 <bt_crypto_aes_cmac>
	if (err) {
   18e56:	4604      	mov	r4, r0
   18e58:	b910      	cbnz	r0, 18e60 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("ltk %s", bt_hex(ltk, 16));

	sys_mem_swap(ltk, 16);
   18e5a:	4638      	mov	r0, r7
   18e5c:	f00e fe6d 	bl	27b3a <sys_mem_swap.constprop.0>

	return 0;
}
   18e60:	4620      	mov	r0, r4
   18e62:	b01a      	add	sp, #104	; 0x68
   18e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   18e68:	0002a88c 	.word	0x0002a88c
   18e6c:	0002f23e 	.word	0x0002f23e

00018e70 <bt_crypto_g2>:
	return 0;
}

int bt_crypto_g2(const uint8_t u[32], const uint8_t v[32], const uint8_t x[16], const uint8_t y[16],
		 uint32_t *passkey)
{
   18e70:	b570      	push	{r4, r5, r6, lr}
   18e72:	460e      	mov	r6, r1
   18e74:	461d      	mov	r5, r3
   18e76:	4614      	mov	r4, r2
   18e78:	b098      	sub	sp, #96	; 0x60
	LOG_DBG("u %s", bt_hex(u, 32));
	LOG_DBG("v %s", bt_hex(v, 32));
	LOG_DBG("x %s", bt_hex(x, 16));
	LOG_DBG("y %s", bt_hex(y, 16));

	sys_memcpy_swap(m, u, 32);
   18e7a:	4601      	mov	r1, r0
   18e7c:	2220      	movs	r2, #32
   18e7e:	a804      	add	r0, sp, #16
   18e80:	f7ff ff62 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, v, 32);
   18e84:	2220      	movs	r2, #32
   18e86:	4631      	mov	r1, r6
   18e88:	a80c      	add	r0, sp, #48	; 0x30
   18e8a:	f7ff ff5d 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(m + 64, y, 16);
   18e8e:	2210      	movs	r2, #16
   18e90:	4629      	mov	r1, r5
   18e92:	a814      	add	r0, sp, #80	; 0x50
   18e94:	f7ff ff58 	bl	18d48 <sys_memcpy_swap>

	sys_memcpy_swap(xs, x, 16);
   18e98:	2210      	movs	r2, #16
   18e9a:	4621      	mov	r1, r4
   18e9c:	4668      	mov	r0, sp
   18e9e:	f7ff ff53 	bl	18d48 <sys_memcpy_swap>

	/* reuse xs (key) as buffer for result */
	err = bt_crypto_aes_cmac(xs, m, sizeof(m), xs);
   18ea2:	466b      	mov	r3, sp
   18ea4:	2250      	movs	r2, #80	; 0x50
   18ea6:	4618      	mov	r0, r3
   18ea8:	a904      	add	r1, sp, #16
   18eaa:	f00e fe54 	bl	27b56 <bt_crypto_aes_cmac>
	if (err) {
   18eae:	b940      	cbnz	r0, 18ec2 <bt_crypto_g2+0x52>
		return err;
	}
	LOG_DBG("res %s", bt_hex(xs, 16));

	memcpy(passkey, xs + 12, 4);
   18eb0:	9b03      	ldr	r3, [sp, #12]
	*passkey = sys_be32_to_cpu(*passkey) % 1000000;
   18eb2:	4a05      	ldr	r2, [pc, #20]	; (18ec8 <bt_crypto_g2+0x58>)
   18eb4:	ba1b      	rev	r3, r3
   18eb6:	fbb3 f1f2 	udiv	r1, r3, r2
   18eba:	fb02 3311 	mls	r3, r2, r1, r3
   18ebe:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   18ec0:	6013      	str	r3, [r2, #0]

	LOG_DBG("passkey %u", *passkey);

	return 0;
}
   18ec2:	b018      	add	sp, #96	; 0x60
   18ec4:	bd70      	pop	{r4, r5, r6, pc}
   18ec6:	bf00      	nop
   18ec8:	000f4240 	.word	0x000f4240

00018ecc <fs_init>:
	LOG_DBG("fs unregister %d: %d", type, rc);
	return rc;
}

static int fs_init(const struct device *dev)
{
   18ecc:	b508      	push	{r3, lr}
	return z_impl_k_mutex_init(mutex);
   18ece:	4804      	ldr	r0, [pc, #16]	; (18ee0 <fs_init+0x14>)
   18ed0:	f010 fa86 	bl	293e0 <z_impl_k_mutex_init>
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
   18ed4:	4b03      	ldr	r3, [pc, #12]	; (18ee4 <fs_init+0x18>)
	k_mutex_init(&mutex);
	sys_dlist_init(&fs_mnt_list);
	return 0;
}
   18ed6:	2000      	movs	r0, #0
	list->tail = (sys_dnode_t *)list;
   18ed8:	e9c3 3300 	strd	r3, r3, [r3]
   18edc:	bd08      	pop	{r3, pc}
   18ede:	bf00      	nop
   18ee0:	20021210 	.word	0x20021210
   18ee4:	20021224 	.word	0x20021224

00018ee8 <net_buf_pool_get>:
extern struct net_buf_pool _net_buf_pool_list[];

struct net_buf_pool *net_buf_pool_get(int id)
{
	return &_net_buf_pool_list[id];
}
   18ee8:	2234      	movs	r2, #52	; 0x34
   18eea:	4b02      	ldr	r3, [pc, #8]	; (18ef4 <net_buf_pool_get+0xc>)
   18eec:	fb02 3000 	mla	r0, r2, r0, r3
   18ef0:	4770      	bx	lr
   18ef2:	bf00      	nop
   18ef4:	20008c04 	.word	0x20008c04

00018ef8 <net_buf_id>:
int net_buf_id(struct net_buf *buf)
{
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
				__alignof__(struct net_buf));
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18ef8:	2134      	movs	r1, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   18efa:	7a82      	ldrb	r2, [r0, #10]
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18efc:	4b06      	ldr	r3, [pc, #24]	; (18f18 <net_buf_id+0x20>)
   18efe:	fb01 3302 	mla	r3, r1, r2, r3
   18f02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18f04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18f08:	1a80      	subs	r0, r0, r2
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18f0a:	331b      	adds	r3, #27
   18f0c:	f023 0303 	bic.w	r3, r3, #3

	return offset / struct_size;
}
   18f10:	fbb0 f0f3 	udiv	r0, r0, r3
   18f14:	4770      	bx	lr
   18f16:	bf00      	nop
   18f18:	20008c04 	.word	0x20008c04

00018f1c <fixed_data_alloc>:
	.unref = mem_pool_data_unref,
};

static uint8_t *fixed_data_alloc(struct net_buf *buf, size_t *size,
			      k_timeout_t timeout)
{
   18f1c:	b538      	push	{r3, r4, r5, lr}
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18f1e:	2434      	movs	r4, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   18f20:	7a82      	ldrb	r2, [r0, #10]
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18f22:	4b09      	ldr	r3, [pc, #36]	; (18f48 <fixed_data_alloc+0x2c>)
   18f24:	fb04 3302 	mla	r3, r4, r2, r3
   18f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c

	*size = MIN(fixed->data_size, *size);
   18f2a:	680c      	ldr	r4, [r1, #0]
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18f2c:	685b      	ldr	r3, [r3, #4]
	*size = MIN(fixed->data_size, *size);
   18f2e:	681a      	ldr	r2, [r3, #0]
   18f30:	4294      	cmp	r4, r2
   18f32:	bf94      	ite	ls
   18f34:	600c      	strls	r4, [r1, #0]
   18f36:	600a      	strhi	r2, [r1, #0]

	return fixed->data_pool + fixed->data_size * net_buf_id(buf);
   18f38:	e9d3 5400 	ldrd	r5, r4, [r3]
   18f3c:	f7ff ffdc 	bl	18ef8 <net_buf_id>
}
   18f40:	fb05 4000 	mla	r0, r5, r0, r4
   18f44:	bd38      	pop	{r3, r4, r5, pc}
   18f46:	bf00      	nop
   18f48:	20008c04 	.word	0x20008c04

00018f4c <net_buf_alloc_len>:
					int line)
#else
struct net_buf *net_buf_alloc_len(struct net_buf_pool *pool, size_t size,
				  k_timeout_t timeout)
#endif
{
   18f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f50:	b085      	sub	sp, #20
   18f52:	9103      	str	r1, [sp, #12]
   18f54:	4605      	mov	r5, r0
	uint64_t end = sys_clock_timeout_end_calc(timeout);
   18f56:	4619      	mov	r1, r3
   18f58:	4610      	mov	r0, r2
{
   18f5a:	4692      	mov	sl, r2
   18f5c:	4699      	mov	r9, r3
   18f5e:	4690      	mov	r8, r2
   18f60:	461f      	mov	r7, r3
	uint64_t end = sys_clock_timeout_end_calc(timeout);
   18f62:	f010 fb21 	bl	295a8 <sys_clock_timeout_end_calc>
   18f66:	e9cd 0101 	strd	r0, r1, [sp, #4]
	struct net_buf *buf;
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(pool);
   18f6a:	b945      	cbnz	r5, 18f7e <net_buf_alloc_len+0x32>
   18f6c:	4966      	ldr	r1, [pc, #408]	; (19108 <net_buf_alloc_len+0x1bc>)
   18f6e:	23f4      	movs	r3, #244	; 0xf4
   18f70:	4a66      	ldr	r2, [pc, #408]	; (1910c <net_buf_alloc_len+0x1c0>)
   18f72:	4867      	ldr	r0, [pc, #412]	; (19110 <net_buf_alloc_len+0x1c4>)
   18f74:	f00b feb7 	bl	24ce6 <assert_print>
   18f78:	21f4      	movs	r1, #244	; 0xf4
			net_buf_destroy(buf);
			return NULL;
		}

#if __ASSERT_ON
		NET_BUF_ASSERT(req_size <= size);
   18f7a:	4864      	ldr	r0, [pc, #400]	; (1910c <net_buf_alloc_len+0x1c0>)
   18f7c:	e019      	b.n	18fb2 <net_buf_alloc_len+0x66>
	key = k_spin_lock(&pool->lock);
   18f7e:	f105 061c 	add.w	r6, r5, #28
	__asm__ volatile(
   18f82:	f04f 0320 	mov.w	r3, #32
   18f86:	f3ef 8b11 	mrs	fp, BASEPRI
   18f8a:	f383 8812 	msr	BASEPRI_MAX, r3
   18f8e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   18f92:	4630      	mov	r0, r6
   18f94:	f006 fc88 	bl	1f8a8 <z_spin_lock_valid>
   18f98:	b968      	cbnz	r0, 18fb6 <net_buf_alloc_len+0x6a>
   18f9a:	2394      	movs	r3, #148	; 0x94
   18f9c:	4a5d      	ldr	r2, [pc, #372]	; (19114 <net_buf_alloc_len+0x1c8>)
   18f9e:	495e      	ldr	r1, [pc, #376]	; (19118 <net_buf_alloc_len+0x1cc>)
   18fa0:	485b      	ldr	r0, [pc, #364]	; (19110 <net_buf_alloc_len+0x1c4>)
   18fa2:	f00b fea0 	bl	24ce6 <assert_print>
   18fa6:	4631      	mov	r1, r6
   18fa8:	485c      	ldr	r0, [pc, #368]	; (1911c <net_buf_alloc_len+0x1d0>)
   18faa:	f00b fe9c 	bl	24ce6 <assert_print>
   18fae:	2194      	movs	r1, #148	; 0x94
   18fb0:	4858      	ldr	r0, [pc, #352]	; (19114 <net_buf_alloc_len+0x1c8>)
   18fb2:	f00b fe91 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   18fb6:	4630      	mov	r0, r6
   18fb8:	f006 fc92 	bl	1f8e0 <z_spin_lock_set_owner>
	if (pool->uninit_count) {
   18fbc:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
   18fbe:	2b00      	cmp	r3, #0
   18fc0:	d070      	beq.n	190a4 <net_buf_alloc_len+0x158>
		if (pool->uninit_count < pool->buf_count) {
   18fc2:	8c2a      	ldrh	r2, [r5, #32]
   18fc4:	429a      	cmp	r2, r3
   18fc6:	d94d      	bls.n	19064 <net_buf_alloc_len+0x118>
	return z_impl_k_queue_get(queue, timeout);
   18fc8:	2200      	movs	r2, #0
   18fca:	2300      	movs	r3, #0
   18fcc:	4628      	mov	r0, r5
   18fce:	f006 feb9 	bl	1fd44 <z_impl_k_queue_get>
			if (buf) {
   18fd2:	4604      	mov	r4, r0
   18fd4:	2800      	cmp	r0, #0
   18fd6:	d045      	beq.n	19064 <net_buf_alloc_len+0x118>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   18fd8:	4630      	mov	r0, r6
   18fda:	f006 fc73 	bl	1f8c4 <z_spin_unlock_valid>
   18fde:	b958      	cbnz	r0, 18ff8 <net_buf_alloc_len+0xac>
   18fe0:	23c2      	movs	r3, #194	; 0xc2
   18fe2:	4a4c      	ldr	r2, [pc, #304]	; (19114 <net_buf_alloc_len+0x1c8>)
   18fe4:	494e      	ldr	r1, [pc, #312]	; (19120 <net_buf_alloc_len+0x1d4>)
   18fe6:	484a      	ldr	r0, [pc, #296]	; (19110 <net_buf_alloc_len+0x1c4>)
   18fe8:	f00b fe7d 	bl	24ce6 <assert_print>
   18fec:	4631      	mov	r1, r6
   18fee:	484d      	ldr	r0, [pc, #308]	; (19124 <net_buf_alloc_len+0x1d8>)
   18ff0:	f00b fe79 	bl	24ce6 <assert_print>
   18ff4:	21c2      	movs	r1, #194	; 0xc2
   18ff6:	e7db      	b.n	18fb0 <net_buf_alloc_len+0x64>
	__asm__ volatile(
   18ff8:	f38b 8811 	msr	BASEPRI, fp
   18ffc:	f3bf 8f6f 	isb	sy
	if (size) {
   19000:	9d03      	ldr	r5, [sp, #12]
   19002:	2d00      	cmp	r5, #0
   19004:	d074      	beq.n	190f0 <net_buf_alloc_len+0x1a4>
		if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
   19006:	ea59 030a 	orrs.w	r3, r9, sl
   1900a:	d012      	beq.n	19032 <net_buf_alloc_len+0xe6>
   1900c:	f1b9 3fff 	cmp.w	r9, #4294967295
   19010:	bf08      	it	eq
   19012:	f1ba 3fff 	cmpeq.w	sl, #4294967295
   19016:	d00c      	beq.n	19032 <net_buf_alloc_len+0xe6>
			int64_t remaining = end - sys_clock_tick_get();
   19018:	f009 fa14 	bl	22444 <sys_clock_tick_get>
   1901c:	9b01      	ldr	r3, [sp, #4]
   1901e:	ebb3 0800 	subs.w	r8, r3, r0
   19022:	9b02      	ldr	r3, [sp, #8]
   19024:	eb63 0701 	sbc.w	r7, r3, r1
			if (remaining <= 0) {
   19028:	2f00      	cmp	r7, #0
   1902a:	bfbc      	itt	lt
   1902c:	f04f 0800 	movlt.w	r8, #0
   19030:	4647      	movlt	r7, r8
	return pool->alloc->cb->alloc(buf, size, timeout);
   19032:	f04f 0934 	mov.w	r9, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   19036:	7aa3      	ldrb	r3, [r4, #10]
	return pool->alloc->cb->alloc(buf, size, timeout);
   19038:	4e3b      	ldr	r6, [pc, #236]	; (19128 <net_buf_alloc_len+0x1dc>)
   1903a:	4642      	mov	r2, r8
   1903c:	fb09 6303 	mla	r3, r9, r3, r6
   19040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   19042:	4620      	mov	r0, r4
   19044:	681b      	ldr	r3, [r3, #0]
   19046:	a903      	add	r1, sp, #12
   19048:	f8d3 a000 	ldr.w	sl, [r3]
   1904c:	463b      	mov	r3, r7
   1904e:	47d0      	blx	sl
		buf->__buf = data_alloc(buf, &size, timeout);
   19050:	6160      	str	r0, [r4, #20]
		if (!buf->__buf) {
   19052:	2800      	cmp	r0, #0
   19054:	d13c      	bne.n	190d0 <net_buf_alloc_len+0x184>
	k_lifo_put(&pool->free, buf);
   19056:	7aa0      	ldrb	r0, [r4, #10]
   19058:	4621      	mov	r1, r4
   1905a:	fb00 6009 	mla	r0, r0, r9, r6
   1905e:	f010 f9ea 	bl	29436 <k_queue_prepend>
}
   19062:	e030      	b.n	190c6 <net_buf_alloc_len+0x17a>
		uninit_count = pool->uninit_count--;
   19064:	8c6c      	ldrh	r4, [r5, #34]	; 0x22
   19066:	4630      	mov	r0, r6
   19068:	1e63      	subs	r3, r4, #1
   1906a:	846b      	strh	r3, [r5, #34]	; 0x22
   1906c:	f006 fc2a 	bl	1f8c4 <z_spin_unlock_valid>
   19070:	2800      	cmp	r0, #0
   19072:	d0b5      	beq.n	18fe0 <net_buf_alloc_len+0x94>
   19074:	f38b 8811 	msr	BASEPRI, fp
   19078:	f3bf 8f6f 	isb	sy
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   1907c:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
	size_t byte_offset = (pool->buf_count - uninit_count) * struct_size;
   19080:	8c2a      	ldrh	r2, [r5, #32]
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   19082:	331b      	adds	r3, #27
	size_t byte_offset = (pool->buf_count - uninit_count) * struct_size;
   19084:	1b12      	subs	r2, r2, r4
	buf = (struct net_buf *)(((uint8_t *)pool->__bufs) + byte_offset);
   19086:	6b2c      	ldr	r4, [r5, #48]	; 0x30
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   19088:	f023 0303 	bic.w	r3, r3, #3
	buf = (struct net_buf *)(((uint8_t *)pool->__bufs) + byte_offset);
   1908c:	fb02 4403 	mla	r4, r2, r3, r4
	return pool - _net_buf_pool_list;
   19090:	4b25      	ldr	r3, [pc, #148]	; (19128 <net_buf_alloc_len+0x1dc>)
   19092:	4a26      	ldr	r2, [pc, #152]	; (1912c <net_buf_alloc_len+0x1e0>)
   19094:	1aeb      	subs	r3, r5, r3
   19096:	109b      	asrs	r3, r3, #2
   19098:	4353      	muls	r3, r2
	buf->pool_id = pool_id(pool);
   1909a:	72a3      	strb	r3, [r4, #10]
	buf->user_data_size = pool->user_data_size;
   1909c:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
   190a0:	72e3      	strb	r3, [r4, #11]
		goto success;
   190a2:	e7ad      	b.n	19000 <net_buf_alloc_len+0xb4>
   190a4:	4630      	mov	r0, r6
   190a6:	f006 fc0d 	bl	1f8c4 <z_spin_unlock_valid>
   190aa:	2800      	cmp	r0, #0
   190ac:	d098      	beq.n	18fe0 <net_buf_alloc_len+0x94>
   190ae:	f38b 8811 	msr	BASEPRI, fp
   190b2:	f3bf 8f6f 	isb	sy
   190b6:	4652      	mov	r2, sl
   190b8:	464b      	mov	r3, r9
   190ba:	4628      	mov	r0, r5
   190bc:	f006 fe42 	bl	1fd44 <z_impl_k_queue_get>
	if (!buf) {
   190c0:	4604      	mov	r4, r0
   190c2:	2800      	cmp	r0, #0
   190c4:	d19c      	bne.n	19000 <net_buf_alloc_len+0xb4>
		return NULL;
   190c6:	2400      	movs	r4, #0
#if defined(CONFIG_NET_BUF_POOL_USAGE)
	atomic_dec(&pool->avail_count);
	__ASSERT_NO_MSG(atomic_get(&pool->avail_count) >= 0);
#endif
	return buf;
}
   190c8:	4620      	mov	r0, r4
   190ca:	b005      	add	sp, #20
   190cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		NET_BUF_ASSERT(req_size <= size);
   190d0:	9b03      	ldr	r3, [sp, #12]
   190d2:	429d      	cmp	r5, r3
   190d4:	d90d      	bls.n	190f2 <net_buf_alloc_len+0x1a6>
   190d6:	4916      	ldr	r1, [pc, #88]	; (19130 <net_buf_alloc_len+0x1e4>)
   190d8:	f240 1355 	movw	r3, #341	; 0x155
   190dc:	4a0b      	ldr	r2, [pc, #44]	; (1910c <net_buf_alloc_len+0x1c0>)
   190de:	480c      	ldr	r0, [pc, #48]	; (19110 <net_buf_alloc_len+0x1c4>)
   190e0:	f00b fe01 	bl	24ce6 <assert_print>
   190e4:	4813      	ldr	r0, [pc, #76]	; (19134 <net_buf_alloc_len+0x1e8>)
   190e6:	f00b fdfe 	bl	24ce6 <assert_print>
   190ea:	f240 1155 	movw	r1, #341	; 0x155
   190ee:	e744      	b.n	18f7a <net_buf_alloc_len+0x2e>
		buf->__buf = NULL;
   190f0:	6165      	str	r5, [r4, #20]
	buf->frags = NULL;
   190f2:	2300      	movs	r3, #0
	buf->ref   = 1U;
   190f4:	2201      	movs	r2, #1
	buf->frags = NULL;
   190f6:	6063      	str	r3, [r4, #4]
	buf->ref   = 1U;
   190f8:	8122      	strh	r2, [r4, #8]
	buf->len  = 0U;
   190fa:	8223      	strh	r3, [r4, #16]
	buf->size  = size;
   190fc:	9a03      	ldr	r2, [sp, #12]
	buf->data = buf->__buf;
   190fe:	6963      	ldr	r3, [r4, #20]
   19100:	8262      	strh	r2, [r4, #18]
   19102:	60e3      	str	r3, [r4, #12]
}
   19104:	e7e0      	b.n	190c8 <net_buf_alloc_len+0x17c>
   19106:	bf00      	nop
   19108:	0002f2aa 	.word	0x0002f2aa
   1910c:	0002f25b 	.word	0x0002f25b
   19110:	0002b6a9 	.word	0x0002b6a9
   19114:	0002c4ba 	.word	0x0002c4ba
   19118:	0002c513 	.word	0x0002c513
   1911c:	0002c528 	.word	0x0002c528
   19120:	0002c4e7 	.word	0x0002c4e7
   19124:	0002c4fe 	.word	0x0002c4fe
   19128:	20008c04 	.word	0x20008c04
   1912c:	c4ec4ec5 	.word	0xc4ec4ec5
   19130:	0002f2af 	.word	0x0002f2af
   19134:	0002f2c0 	.word	0x0002f2c0

00019138 <net_buf_simple_reserve>:
	buf->size  = size;
	buf->len   = size;
}

void net_buf_simple_reserve(struct net_buf_simple *buf, size_t reserve)
{
   19138:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   1913a:	b958      	cbnz	r0, 19154 <net_buf_simple_reserve+0x1c>
   1913c:	490d      	ldr	r1, [pc, #52]	; (19174 <net_buf_simple_reserve+0x3c>)
   1913e:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
   19142:	4a0d      	ldr	r2, [pc, #52]	; (19178 <net_buf_simple_reserve+0x40>)
   19144:	480d      	ldr	r0, [pc, #52]	; (1917c <net_buf_simple_reserve+0x44>)
   19146:	f00b fdce 	bl	24ce6 <assert_print>
   1914a:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
	__ASSERT_NO_MSG(buf->len == 0U);
   1914e:	480a      	ldr	r0, [pc, #40]	; (19178 <net_buf_simple_reserve+0x40>)
   19150:	f00b fdc2 	bl	24cd8 <assert_post_action>
   19154:	8883      	ldrh	r3, [r0, #4]
   19156:	b14b      	cbz	r3, 1916c <net_buf_simple_reserve+0x34>
   19158:	4909      	ldr	r1, [pc, #36]	; (19180 <net_buf_simple_reserve+0x48>)
   1915a:	f240 13b9 	movw	r3, #441	; 0x1b9
   1915e:	4a06      	ldr	r2, [pc, #24]	; (19178 <net_buf_simple_reserve+0x40>)
   19160:	4806      	ldr	r0, [pc, #24]	; (1917c <net_buf_simple_reserve+0x44>)
   19162:	f00b fdc0 	bl	24ce6 <assert_print>
   19166:	f240 11b9 	movw	r1, #441	; 0x1b9
   1916a:	e7f0      	b.n	1914e <net_buf_simple_reserve+0x16>
	NET_BUF_DBG("buf %p reserve %zu", buf, reserve);

	buf->data = buf->__buf + reserve;
   1916c:	6883      	ldr	r3, [r0, #8]
   1916e:	440b      	add	r3, r1
   19170:	6003      	str	r3, [r0, #0]
}
   19172:	bd08      	pop	{r3, pc}
   19174:	0002f33f 	.word	0x0002f33f
   19178:	0002f25b 	.word	0x0002f25b
   1917c:	0002b6a9 	.word	0x0002b6a9
   19180:	0002f2c3 	.word	0x0002f2c3

00019184 <net_buf_slist_put>:

static struct k_spinlock net_buf_slist_lock;

void net_buf_slist_put(sys_slist_t *list, struct net_buf *buf)
{
   19184:	b570      	push	{r4, r5, r6, lr}
   19186:	460c      	mov	r4, r1
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(list);
   19188:	4605      	mov	r5, r0
   1918a:	b958      	cbnz	r0, 191a4 <net_buf_slist_put+0x20>
   1918c:	4928      	ldr	r1, [pc, #160]	; (19230 <net_buf_slist_put+0xac>)
   1918e:	f240 13c5 	movw	r3, #453	; 0x1c5
   19192:	4a28      	ldr	r2, [pc, #160]	; (19234 <net_buf_slist_put+0xb0>)
   19194:	4828      	ldr	r0, [pc, #160]	; (19238 <net_buf_slist_put+0xb4>)
   19196:	f00b fda6 	bl	24ce6 <assert_print>
   1919a:	f240 11c5 	movw	r1, #453	; 0x1c5
	__ASSERT_NO_MSG(buf);
   1919e:	4825      	ldr	r0, [pc, #148]	; (19234 <net_buf_slist_put+0xb0>)
   191a0:	f00b fd9a 	bl	24cd8 <assert_post_action>
   191a4:	b949      	cbnz	r1, 191ba <net_buf_slist_put+0x36>
   191a6:	4925      	ldr	r1, [pc, #148]	; (1923c <net_buf_slist_put+0xb8>)
   191a8:	f44f 73e3 	mov.w	r3, #454	; 0x1c6
   191ac:	4a21      	ldr	r2, [pc, #132]	; (19234 <net_buf_slist_put+0xb0>)
   191ae:	4822      	ldr	r0, [pc, #136]	; (19238 <net_buf_slist_put+0xb4>)
   191b0:	f00b fd99 	bl	24ce6 <assert_print>
   191b4:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
   191b8:	e7f1      	b.n	1919e <net_buf_slist_put+0x1a>
	__asm__ volatile(
   191ba:	f04f 0320 	mov.w	r3, #32
   191be:	f3ef 8611 	mrs	r6, BASEPRI
   191c2:	f383 8812 	msr	BASEPRI_MAX, r3
   191c6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   191ca:	481d      	ldr	r0, [pc, #116]	; (19240 <net_buf_slist_put+0xbc>)
   191cc:	f006 fb6c 	bl	1f8a8 <z_spin_lock_valid>
   191d0:	b960      	cbnz	r0, 191ec <net_buf_slist_put+0x68>
   191d2:	2394      	movs	r3, #148	; 0x94
   191d4:	4a1b      	ldr	r2, [pc, #108]	; (19244 <net_buf_slist_put+0xc0>)
   191d6:	491c      	ldr	r1, [pc, #112]	; (19248 <net_buf_slist_put+0xc4>)
   191d8:	4817      	ldr	r0, [pc, #92]	; (19238 <net_buf_slist_put+0xb4>)
   191da:	f00b fd84 	bl	24ce6 <assert_print>
   191de:	4918      	ldr	r1, [pc, #96]	; (19240 <net_buf_slist_put+0xbc>)
   191e0:	481a      	ldr	r0, [pc, #104]	; (1924c <net_buf_slist_put+0xc8>)
   191e2:	f00b fd80 	bl	24ce6 <assert_print>
   191e6:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   191e8:	4816      	ldr	r0, [pc, #88]	; (19244 <net_buf_slist_put+0xc0>)
   191ea:	e7d9      	b.n	191a0 <net_buf_slist_put+0x1c>
	z_spin_lock_set_owner(l);
   191ec:	4814      	ldr	r0, [pc, #80]	; (19240 <net_buf_slist_put+0xbc>)
   191ee:	f006 fb77 	bl	1f8e0 <z_spin_lock_set_owner>
	parent->next = child;
   191f2:	2300      	movs	r3, #0
   191f4:	6023      	str	r3, [r4, #0]
	return list->tail;
   191f6:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
   191f8:	b98b      	cbnz	r3, 1921e <net_buf_slist_put+0x9a>
	list->head = node;
   191fa:	e9c5 4400 	strd	r4, r4, [r5]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   191fe:	4810      	ldr	r0, [pc, #64]	; (19240 <net_buf_slist_put+0xbc>)
   19200:	f006 fb60 	bl	1f8c4 <z_spin_unlock_valid>
   19204:	b970      	cbnz	r0, 19224 <net_buf_slist_put+0xa0>
   19206:	23c2      	movs	r3, #194	; 0xc2
   19208:	4a0e      	ldr	r2, [pc, #56]	; (19244 <net_buf_slist_put+0xc0>)
   1920a:	4911      	ldr	r1, [pc, #68]	; (19250 <net_buf_slist_put+0xcc>)
   1920c:	480a      	ldr	r0, [pc, #40]	; (19238 <net_buf_slist_put+0xb4>)
   1920e:	f00b fd6a 	bl	24ce6 <assert_print>
   19212:	490b      	ldr	r1, [pc, #44]	; (19240 <net_buf_slist_put+0xbc>)
   19214:	480f      	ldr	r0, [pc, #60]	; (19254 <net_buf_slist_put+0xd0>)
   19216:	f00b fd66 	bl	24ce6 <assert_print>
   1921a:	21c2      	movs	r1, #194	; 0xc2
   1921c:	e7e4      	b.n	191e8 <net_buf_slist_put+0x64>
	parent->next = child;
   1921e:	601c      	str	r4, [r3, #0]
	list->tail = node;
   19220:	606c      	str	r4, [r5, #4]
}
   19222:	e7ec      	b.n	191fe <net_buf_slist_put+0x7a>
	__asm__ volatile(
   19224:	f386 8811 	msr	BASEPRI, r6
   19228:	f3bf 8f6f 	isb	sy

	key = k_spin_lock(&net_buf_slist_lock);
	sys_slist_append(list, &buf->node);
	k_spin_unlock(&net_buf_slist_lock, key);
}
   1922c:	bd70      	pop	{r4, r5, r6, pc}
   1922e:	bf00      	nop
   19230:	0002de5e 	.word	0x0002de5e
   19234:	0002f25b 	.word	0x0002f25b
   19238:	0002b6a9 	.word	0x0002b6a9
   1923c:	0002f33f 	.word	0x0002f33f
   19240:	2002122c 	.word	0x2002122c
   19244:	0002c4ba 	.word	0x0002c4ba
   19248:	0002c513 	.word	0x0002c513
   1924c:	0002c528 	.word	0x0002c528
   19250:	0002c4e7 	.word	0x0002c4e7
   19254:	0002c4fe 	.word	0x0002c4fe

00019258 <net_buf_slist_get>:

struct net_buf *net_buf_slist_get(sys_slist_t *list)
{
   19258:	b570      	push	{r4, r5, r6, lr}
	struct net_buf *buf;
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(list);
   1925a:	4604      	mov	r4, r0
   1925c:	b958      	cbnz	r0, 19276 <net_buf_slist_get+0x1e>
   1925e:	4923      	ldr	r1, [pc, #140]	; (192ec <net_buf_slist_get+0x94>)
   19260:	4823      	ldr	r0, [pc, #140]	; (192f0 <net_buf_slist_get+0x98>)
   19262:	f44f 73e9 	mov.w	r3, #466	; 0x1d2
   19266:	4a23      	ldr	r2, [pc, #140]	; (192f4 <net_buf_slist_get+0x9c>)
   19268:	f00b fd3d 	bl	24ce6 <assert_print>
   1926c:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
   19270:	4820      	ldr	r0, [pc, #128]	; (192f4 <net_buf_slist_get+0x9c>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   19272:	f00b fd31 	bl	24cd8 <assert_post_action>
	__asm__ volatile(
   19276:	f04f 0320 	mov.w	r3, #32
   1927a:	f3ef 8611 	mrs	r6, BASEPRI
   1927e:	f383 8812 	msr	BASEPRI_MAX, r3
   19282:	f3bf 8f6f 	isb	sy
   19286:	481c      	ldr	r0, [pc, #112]	; (192f8 <net_buf_slist_get+0xa0>)
   19288:	f006 fb0e 	bl	1f8a8 <z_spin_lock_valid>
   1928c:	b960      	cbnz	r0, 192a8 <net_buf_slist_get+0x50>
   1928e:	2394      	movs	r3, #148	; 0x94
   19290:	4a1a      	ldr	r2, [pc, #104]	; (192fc <net_buf_slist_get+0xa4>)
   19292:	491b      	ldr	r1, [pc, #108]	; (19300 <net_buf_slist_get+0xa8>)
   19294:	4816      	ldr	r0, [pc, #88]	; (192f0 <net_buf_slist_get+0x98>)
   19296:	f00b fd26 	bl	24ce6 <assert_print>
   1929a:	4917      	ldr	r1, [pc, #92]	; (192f8 <net_buf_slist_get+0xa0>)
   1929c:	4819      	ldr	r0, [pc, #100]	; (19304 <net_buf_slist_get+0xac>)
   1929e:	f00b fd22 	bl	24ce6 <assert_print>
   192a2:	2194      	movs	r1, #148	; 0x94
   192a4:	4815      	ldr	r0, [pc, #84]	; (192fc <net_buf_slist_get+0xa4>)
   192a6:	e7e4      	b.n	19272 <net_buf_slist_get+0x1a>
	z_spin_lock_set_owner(l);
   192a8:	4813      	ldr	r0, [pc, #76]	; (192f8 <net_buf_slist_get+0xa0>)
   192aa:	f006 fb19 	bl	1f8e0 <z_spin_lock_set_owner>
	return list->head;
   192ae:	6825      	ldr	r5, [r4, #0]
Z_GENLIST_GET(slist, snode)
   192b0:	b12d      	cbz	r5, 192be <net_buf_slist_get+0x66>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   192b2:	6862      	ldr	r2, [r4, #4]
	return node->next;
   192b4:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   192b6:	4295      	cmp	r5, r2
	list->head = node;
   192b8:	6023      	str	r3, [r4, #0]
	list->tail = node;
   192ba:	bf08      	it	eq
   192bc:	6063      	streq	r3, [r4, #4]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   192be:	480e      	ldr	r0, [pc, #56]	; (192f8 <net_buf_slist_get+0xa0>)
   192c0:	f006 fb00 	bl	1f8c4 <z_spin_unlock_valid>
   192c4:	b958      	cbnz	r0, 192de <net_buf_slist_get+0x86>
   192c6:	23c2      	movs	r3, #194	; 0xc2
   192c8:	4a0c      	ldr	r2, [pc, #48]	; (192fc <net_buf_slist_get+0xa4>)
   192ca:	490f      	ldr	r1, [pc, #60]	; (19308 <net_buf_slist_get+0xb0>)
   192cc:	4808      	ldr	r0, [pc, #32]	; (192f0 <net_buf_slist_get+0x98>)
   192ce:	f00b fd0a 	bl	24ce6 <assert_print>
   192d2:	4909      	ldr	r1, [pc, #36]	; (192f8 <net_buf_slist_get+0xa0>)
   192d4:	480d      	ldr	r0, [pc, #52]	; (1930c <net_buf_slist_get+0xb4>)
   192d6:	f00b fd06 	bl	24ce6 <assert_print>
   192da:	21c2      	movs	r1, #194	; 0xc2
   192dc:	e7e2      	b.n	192a4 <net_buf_slist_get+0x4c>
	__asm__ volatile(
   192de:	f386 8811 	msr	BASEPRI, r6
   192e2:	f3bf 8f6f 	isb	sy
	buf = (void *)sys_slist_get(list);

	k_spin_unlock(&net_buf_slist_lock, key);

	return buf;
}
   192e6:	4628      	mov	r0, r5
   192e8:	bd70      	pop	{r4, r5, r6, pc}
   192ea:	bf00      	nop
   192ec:	0002de5e 	.word	0x0002de5e
   192f0:	0002b6a9 	.word	0x0002b6a9
   192f4:	0002f25b 	.word	0x0002f25b
   192f8:	2002122c 	.word	0x2002122c
   192fc:	0002c4ba 	.word	0x0002c4ba
   19300:	0002c513 	.word	0x0002c513
   19304:	0002c528 	.word	0x0002c528
   19308:	0002c4e7 	.word	0x0002c4e7
   1930c:	0002c4fe 	.word	0x0002c4fe

00019310 <net_buf_put>:

void net_buf_put(struct k_fifo *fifo, struct net_buf *buf)
{
   19310:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(fifo);
   19312:	b958      	cbnz	r0, 1932c <net_buf_put+0x1c>
   19314:	490d      	ldr	r1, [pc, #52]	; (1934c <net_buf_put+0x3c>)
   19316:	f240 13df 	movw	r3, #479	; 0x1df
   1931a:	4a0d      	ldr	r2, [pc, #52]	; (19350 <net_buf_put+0x40>)
   1931c:	480d      	ldr	r0, [pc, #52]	; (19354 <net_buf_put+0x44>)
   1931e:	f00b fce2 	bl	24ce6 <assert_print>
   19322:	f240 11df 	movw	r1, #479	; 0x1df
	__ASSERT_NO_MSG(buf);
   19326:	480a      	ldr	r0, [pc, #40]	; (19350 <net_buf_put+0x40>)
   19328:	f00b fcd6 	bl	24cd8 <assert_post_action>
   1932c:	b949      	cbnz	r1, 19342 <net_buf_put+0x32>
   1932e:	490a      	ldr	r1, [pc, #40]	; (19358 <net_buf_put+0x48>)
   19330:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
   19334:	4a06      	ldr	r2, [pc, #24]	; (19350 <net_buf_put+0x40>)
   19336:	4807      	ldr	r0, [pc, #28]	; (19354 <net_buf_put+0x44>)
   19338:	f00b fcd5 	bl	24ce6 <assert_print>
   1933c:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
   19340:	e7f1      	b.n	19326 <net_buf_put+0x16>

	k_fifo_put(fifo, buf);
}
   19342:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	k_fifo_put(fifo, buf);
   19346:	f010 b86b 	b.w	29420 <k_queue_append>
   1934a:	bf00      	nop
   1934c:	0002f2d2 	.word	0x0002f2d2
   19350:	0002f25b 	.word	0x0002f25b
   19354:	0002b6a9 	.word	0x0002b6a9
   19358:	0002f33f 	.word	0x0002f33f

0001935c <net_buf_unref>:
#if defined(CONFIG_NET_BUF_LOG)
void net_buf_unref_debug(struct net_buf *buf, const char *func, int line)
#else
void net_buf_unref(struct net_buf *buf)
#endif
{
   1935c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__ASSERT_NO_MSG(buf);
   19360:	4605      	mov	r5, r0
   19362:	b328      	cbz	r0, 193b0 <net_buf_unref+0x54>
			return;
		}

		if (buf->__buf) {
			data_unref(buf, buf->__buf);
			buf->__buf = NULL;
   19364:	2700      	movs	r7, #0
	pool->alloc->cb->unref(buf, data);
   19366:	f04f 0834 	mov.w	r8, #52	; 0x34
   1936a:	4e1a      	ldr	r6, [pc, #104]	; (193d4 <net_buf_unref+0x78>)
		struct net_buf *frags = buf->frags;
   1936c:	462c      	mov	r4, r5
		if (--buf->ref > 0) {
   1936e:	7a23      	ldrb	r3, [r4, #8]
		struct net_buf *frags = buf->frags;
   19370:	686d      	ldr	r5, [r5, #4]
		if (--buf->ref > 0) {
   19372:	3b01      	subs	r3, #1
   19374:	b2db      	uxtb	r3, r3
   19376:	7223      	strb	r3, [r4, #8]
   19378:	b9c3      	cbnz	r3, 193ac <net_buf_unref+0x50>
		if (buf->__buf) {
   1937a:	6961      	ldr	r1, [r4, #20]
   1937c:	b159      	cbz	r1, 19396 <net_buf_unref+0x3a>
	if (buf->flags & NET_BUF_EXTERNAL_DATA) {
   1937e:	7a63      	ldrb	r3, [r4, #9]
   19380:	07db      	lsls	r3, r3, #31
   19382:	d407      	bmi.n	19394 <net_buf_unref+0x38>
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   19384:	7aa3      	ldrb	r3, [r4, #10]
	pool->alloc->cb->unref(buf, data);
   19386:	4620      	mov	r0, r4
   19388:	fb08 6303 	mla	r3, r8, r3, r6
   1938c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1938e:	681b      	ldr	r3, [r3, #0]
   19390:	689b      	ldr	r3, [r3, #8]
   19392:	4798      	blx	r3
			buf->__buf = NULL;
   19394:	6167      	str	r7, [r4, #20]
		}

		buf->data = NULL;
		buf->frags = NULL;

		pool = net_buf_pool_get(buf->pool_id);
   19396:	7aa0      	ldrb	r0, [r4, #10]
		buf->data = NULL;
   19398:	60e7      	str	r7, [r4, #12]
#if defined(CONFIG_NET_BUF_POOL_USAGE)
		atomic_inc(&pool->avail_count);
		__ASSERT_NO_MSG(atomic_get(&pool->avail_count) <= pool->buf_count);
#endif

		if (pool->destroy) {
   1939a:	fb08 6300 	mla	r3, r8, r0, r6
		buf->frags = NULL;
   1939e:	6067      	str	r7, [r4, #4]
		if (pool->destroy) {
   193a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   193a2:	b18b      	cbz	r3, 193c8 <net_buf_unref+0x6c>
			pool->destroy(buf);
   193a4:	4620      	mov	r0, r4
   193a6:	4798      	blx	r3
	while (buf) {
   193a8:	2d00      	cmp	r5, #0
   193aa:	d1df      	bne.n	1936c <net_buf_unref+0x10>
			net_buf_destroy(buf);
		}

		buf = frags;
	}
}
   193ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT_NO_MSG(buf);
   193b0:	4909      	ldr	r1, [pc, #36]	; (193d8 <net_buf_unref+0x7c>)
   193b2:	480a      	ldr	r0, [pc, #40]	; (193dc <net_buf_unref+0x80>)
   193b4:	f240 13eb 	movw	r3, #491	; 0x1eb
   193b8:	4a09      	ldr	r2, [pc, #36]	; (193e0 <net_buf_unref+0x84>)
   193ba:	f00b fc94 	bl	24ce6 <assert_print>
   193be:	f240 11eb 	movw	r1, #491	; 0x1eb
   193c2:	4807      	ldr	r0, [pc, #28]	; (193e0 <net_buf_unref+0x84>)
   193c4:	f00b fc88 	bl	24cd8 <assert_post_action>
	k_lifo_put(&pool->free, buf);
   193c8:	4621      	mov	r1, r4
   193ca:	fb00 6008 	mla	r0, r0, r8, r6
   193ce:	f010 f832 	bl	29436 <k_queue_prepend>
}
   193d2:	e7e9      	b.n	193a8 <net_buf_unref+0x4c>
   193d4:	20008c04 	.word	0x20008c04
   193d8:	0002f33f 	.word	0x0002f33f
   193dc:	0002b6a9 	.word	0x0002b6a9
   193e0:	0002f25b 	.word	0x0002f25b

000193e4 <net_buf_ref>:

struct net_buf *net_buf_ref(struct net_buf *buf)
{
   193e4:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   193e6:	b958      	cbnz	r0, 19400 <net_buf_ref+0x1c>
   193e8:	4907      	ldr	r1, [pc, #28]	; (19408 <net_buf_ref+0x24>)
   193ea:	4808      	ldr	r0, [pc, #32]	; (1940c <net_buf_ref+0x28>)
   193ec:	f240 231a 	movw	r3, #538	; 0x21a
   193f0:	4a07      	ldr	r2, [pc, #28]	; (19410 <net_buf_ref+0x2c>)
   193f2:	f00b fc78 	bl	24ce6 <assert_print>
   193f6:	f240 211a 	movw	r1, #538	; 0x21a
   193fa:	4805      	ldr	r0, [pc, #20]	; (19410 <net_buf_ref+0x2c>)
   193fc:	f00b fc6c 	bl	24cd8 <assert_post_action>

	NET_BUF_DBG("buf %p (old) ref %u pool_id %u",
		    buf, buf->ref, buf->pool_id);
	buf->ref++;
   19400:	7a02      	ldrb	r2, [r0, #8]
   19402:	3201      	adds	r2, #1
   19404:	7202      	strb	r2, [r0, #8]
	return buf;
}
   19406:	bd08      	pop	{r3, pc}
   19408:	0002f33f 	.word	0x0002f33f
   1940c:	0002b6a9 	.word	0x0002b6a9
   19410:	0002f25b 	.word	0x0002f25b

00019414 <net_buf_frag_last>:

	return clone;
}

struct net_buf *net_buf_frag_last(struct net_buf *buf)
{
   19414:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   19416:	4603      	mov	r3, r0
   19418:	b958      	cbnz	r0, 19432 <net_buf_frag_last+0x1e>
   1941a:	4908      	ldr	r1, [pc, #32]	; (1943c <net_buf_frag_last+0x28>)
   1941c:	4808      	ldr	r0, [pc, #32]	; (19440 <net_buf_frag_last+0x2c>)
   1941e:	f240 2357 	movw	r3, #599	; 0x257
   19422:	4a08      	ldr	r2, [pc, #32]	; (19444 <net_buf_frag_last+0x30>)
   19424:	f00b fc5f 	bl	24ce6 <assert_print>
   19428:	f240 2157 	movw	r1, #599	; 0x257
   1942c:	4805      	ldr	r0, [pc, #20]	; (19444 <net_buf_frag_last+0x30>)
   1942e:	f00b fc53 	bl	24cd8 <assert_post_action>

	while (buf->frags) {
   19432:	4618      	mov	r0, r3
   19434:	685b      	ldr	r3, [r3, #4]
   19436:	2b00      	cmp	r3, #0
   19438:	d1fb      	bne.n	19432 <net_buf_frag_last+0x1e>
		buf = buf->frags;
	}

	return buf;
}
   1943a:	bd08      	pop	{r3, pc}
   1943c:	0002f33f 	.word	0x0002f33f
   19440:	0002b6a9 	.word	0x0002b6a9
   19444:	0002f25b 	.word	0x0002f25b

00019448 <net_buf_frag_insert>:

void net_buf_frag_insert(struct net_buf *parent, struct net_buf *frag)
{
   19448:	b570      	push	{r4, r5, r6, lr}
   1944a:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(parent);
   1944c:	4604      	mov	r4, r0
   1944e:	b958      	cbnz	r0, 19468 <net_buf_frag_insert+0x20>
   19450:	490f      	ldr	r1, [pc, #60]	; (19490 <net_buf_frag_insert+0x48>)
   19452:	f240 2362 	movw	r3, #610	; 0x262
   19456:	4a0f      	ldr	r2, [pc, #60]	; (19494 <net_buf_frag_insert+0x4c>)
   19458:	480f      	ldr	r0, [pc, #60]	; (19498 <net_buf_frag_insert+0x50>)
   1945a:	f00b fc44 	bl	24ce6 <assert_print>
   1945e:	f240 2162 	movw	r1, #610	; 0x262
	__ASSERT_NO_MSG(frag);
   19462:	480c      	ldr	r0, [pc, #48]	; (19494 <net_buf_frag_insert+0x4c>)
   19464:	f00b fc38 	bl	24cd8 <assert_post_action>
   19468:	b949      	cbnz	r1, 1947e <net_buf_frag_insert+0x36>
   1946a:	490c      	ldr	r1, [pc, #48]	; (1949c <net_buf_frag_insert+0x54>)
   1946c:	f240 2363 	movw	r3, #611	; 0x263
   19470:	4a08      	ldr	r2, [pc, #32]	; (19494 <net_buf_frag_insert+0x4c>)
   19472:	4809      	ldr	r0, [pc, #36]	; (19498 <net_buf_frag_insert+0x50>)
   19474:	f00b fc37 	bl	24ce6 <assert_print>
   19478:	f240 2163 	movw	r1, #611	; 0x263
   1947c:	e7f1      	b.n	19462 <net_buf_frag_insert+0x1a>

	if (parent->frags) {
   1947e:	6846      	ldr	r6, [r0, #4]
   19480:	b11e      	cbz	r6, 1948a <net_buf_frag_insert+0x42>
		net_buf_frag_last(frag)->frags = parent->frags;
   19482:	4608      	mov	r0, r1
   19484:	f7ff ffc6 	bl	19414 <net_buf_frag_last>
   19488:	6046      	str	r6, [r0, #4]
	}
	/* Take ownership of the fragment reference */
	parent->frags = frag;
   1948a:	6065      	str	r5, [r4, #4]
}
   1948c:	bd70      	pop	{r4, r5, r6, pc}
   1948e:	bf00      	nop
   19490:	0002f2d7 	.word	0x0002f2d7
   19494:	0002f25b 	.word	0x0002f25b
   19498:	0002b6a9 	.word	0x0002b6a9
   1949c:	0002f2de 	.word	0x0002f2de

000194a0 <net_buf_frag_add>:

struct net_buf *net_buf_frag_add(struct net_buf *head, struct net_buf *frag)
{
   194a0:	b538      	push	{r3, r4, r5, lr}
   194a2:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(frag);
   194a4:	460c      	mov	r4, r1
   194a6:	b959      	cbnz	r1, 194c0 <net_buf_frag_add+0x20>
   194a8:	490c      	ldr	r1, [pc, #48]	; (194dc <net_buf_frag_add+0x3c>)
   194aa:	480d      	ldr	r0, [pc, #52]	; (194e0 <net_buf_frag_add+0x40>)
   194ac:	f240 236e 	movw	r3, #622	; 0x26e
   194b0:	4a0c      	ldr	r2, [pc, #48]	; (194e4 <net_buf_frag_add+0x44>)
   194b2:	f00b fc18 	bl	24ce6 <assert_print>
   194b6:	f240 216e 	movw	r1, #622	; 0x26e
   194ba:	480a      	ldr	r0, [pc, #40]	; (194e4 <net_buf_frag_add+0x44>)
   194bc:	f00b fc0c 	bl	24cd8 <assert_post_action>

	if (!head) {
   194c0:	b920      	cbnz	r0, 194cc <net_buf_frag_add+0x2c>
	}

	net_buf_frag_insert(net_buf_frag_last(head), frag);

	return head;
}
   194c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return net_buf_ref(frag);
   194c6:	4608      	mov	r0, r1
   194c8:	f7ff bf8c 	b.w	193e4 <net_buf_ref>
	net_buf_frag_insert(net_buf_frag_last(head), frag);
   194cc:	f7ff ffa2 	bl	19414 <net_buf_frag_last>
   194d0:	4621      	mov	r1, r4
   194d2:	f7ff ffb9 	bl	19448 <net_buf_frag_insert>
}
   194d6:	4628      	mov	r0, r5
   194d8:	bd38      	pop	{r3, r4, r5, pc}
   194da:	bf00      	nop
   194dc:	0002f2de 	.word	0x0002f2de
   194e0:	0002b6a9 	.word	0x0002b6a9
   194e4:	0002f25b 	.word	0x0002f25b

000194e8 <net_buf_simple_push>:

	return sys_be64_to_cpu(val);
}

void *net_buf_simple_push(struct net_buf_simple *buf, size_t len)
{
   194e8:	b508      	push	{r3, lr}
   194ea:	4603      	mov	r3, r0
	return sys_be64_to_cpu(val);
}

size_t net_buf_simple_headroom(struct net_buf_simple *buf)
{
	return buf->data - buf->__buf;
   194ec:	6800      	ldr	r0, [r0, #0]
   194ee:	689a      	ldr	r2, [r3, #8]
   194f0:	1a82      	subs	r2, r0, r2
	__ASSERT_NO_MSG(net_buf_simple_headroom(buf) >= len);
   194f2:	4291      	cmp	r1, r2
   194f4:	d90b      	bls.n	1950e <net_buf_simple_push+0x26>
   194f6:	4909      	ldr	r1, [pc, #36]	; (1951c <net_buf_simple_push+0x34>)
   194f8:	4809      	ldr	r0, [pc, #36]	; (19520 <net_buf_simple_push+0x38>)
   194fa:	f240 33f2 	movw	r3, #1010	; 0x3f2
   194fe:	4a09      	ldr	r2, [pc, #36]	; (19524 <net_buf_simple_push+0x3c>)
   19500:	f00b fbf1 	bl	24ce6 <assert_print>
   19504:	f240 31f2 	movw	r1, #1010	; 0x3f2
   19508:	4806      	ldr	r0, [pc, #24]	; (19524 <net_buf_simple_push+0x3c>)
   1950a:	f00b fbe5 	bl	24cd8 <assert_post_action>
	buf->len += len;
   1950e:	889a      	ldrh	r2, [r3, #4]
	buf->data -= len;
   19510:	1a40      	subs	r0, r0, r1
	buf->len += len;
   19512:	4411      	add	r1, r2
	buf->data -= len;
   19514:	6018      	str	r0, [r3, #0]
	buf->len += len;
   19516:	8099      	strh	r1, [r3, #4]
}
   19518:	bd08      	pop	{r3, pc}
   1951a:	bf00      	nop
   1951c:	0002f2f3 	.word	0x0002f2f3
   19520:	0002b6a9 	.word	0x0002b6a9
   19524:	0002f25b 	.word	0x0002f25b

00019528 <net_buf_simple_pull>:
{
   19528:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf->len >= len);
   1952a:	8882      	ldrh	r2, [r0, #4]
{
   1952c:	4603      	mov	r3, r0
	__ASSERT_NO_MSG(buf->len >= len);
   1952e:	428a      	cmp	r2, r1
   19530:	d20b      	bcs.n	1954a <net_buf_simple_pull+0x22>
   19532:	4909      	ldr	r1, [pc, #36]	; (19558 <net_buf_simple_pull+0x30>)
   19534:	4809      	ldr	r0, [pc, #36]	; (1955c <net_buf_simple_pull+0x34>)
   19536:	f240 4352 	movw	r3, #1106	; 0x452
   1953a:	4a09      	ldr	r2, [pc, #36]	; (19560 <net_buf_simple_pull+0x38>)
   1953c:	f00b fbd3 	bl	24ce6 <assert_print>
   19540:	f240 4152 	movw	r1, #1106	; 0x452
   19544:	4806      	ldr	r0, [pc, #24]	; (19560 <net_buf_simple_pull+0x38>)
   19546:	f00b fbc7 	bl	24cd8 <assert_post_action>
	buf->len -= len;
   1954a:	1a52      	subs	r2, r2, r1
   1954c:	8082      	strh	r2, [r0, #4]
	return buf->data += len;
   1954e:	6800      	ldr	r0, [r0, #0]
   19550:	4408      	add	r0, r1
   19552:	6018      	str	r0, [r3, #0]
}
   19554:	bd08      	pop	{r3, pc}
   19556:	bf00      	nop
   19558:	0002f2e3 	.word	0x0002f2e3
   1955c:	0002b6a9 	.word	0x0002b6a9
   19560:	0002f25b 	.word	0x0002f25b

00019564 <net_buf_simple_pull_mem>:
{
   19564:	b508      	push	{r3, lr}
   19566:	4603      	mov	r3, r0
	__ASSERT_NO_MSG(buf->len >= len);
   19568:	889a      	ldrh	r2, [r3, #4]
	void *data = buf->data;
   1956a:	6800      	ldr	r0, [r0, #0]
	__ASSERT_NO_MSG(buf->len >= len);
   1956c:	428a      	cmp	r2, r1
   1956e:	d20b      	bcs.n	19588 <net_buf_simple_pull_mem+0x24>
   19570:	4908      	ldr	r1, [pc, #32]	; (19594 <net_buf_simple_pull_mem+0x30>)
   19572:	4809      	ldr	r0, [pc, #36]	; (19598 <net_buf_simple_pull_mem+0x34>)
   19574:	f240 435e 	movw	r3, #1118	; 0x45e
   19578:	4a08      	ldr	r2, [pc, #32]	; (1959c <net_buf_simple_pull_mem+0x38>)
   1957a:	f00b fbb4 	bl	24ce6 <assert_print>
   1957e:	f240 415e 	movw	r1, #1118	; 0x45e
   19582:	4806      	ldr	r0, [pc, #24]	; (1959c <net_buf_simple_pull_mem+0x38>)
   19584:	f00b fba8 	bl	24cd8 <assert_post_action>
	buf->len -= len;
   19588:	1a52      	subs	r2, r2, r1
	buf->data += len;
   1958a:	4401      	add	r1, r0
	buf->len -= len;
   1958c:	809a      	strh	r2, [r3, #4]
	buf->data += len;
   1958e:	6019      	str	r1, [r3, #0]
}
   19590:	bd08      	pop	{r3, pc}
   19592:	bf00      	nop
   19594:	0002f2e3 	.word	0x0002f2e3
   19598:	0002b6a9 	.word	0x0002b6a9
   1959c:	0002f25b 	.word	0x0002f25b

000195a0 <net_buf_simple_add>:
{
   195a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return buf->data + buf->len;
   195a2:	8885      	ldrh	r5, [r0, #4]
   195a4:	6803      	ldr	r3, [r0, #0]
   195a6:	460e      	mov	r6, r1
   195a8:	4604      	mov	r4, r0
   195aa:	195f      	adds	r7, r3, r5
	__ASSERT_NO_MSG(net_buf_simple_tailroom(buf) >= len);
   195ac:	f00e fb81 	bl	27cb2 <net_buf_simple_tailroom>
   195b0:	42b0      	cmp	r0, r6
   195b2:	d20b      	bcs.n	195cc <net_buf_simple_add+0x2c>
   195b4:	4907      	ldr	r1, [pc, #28]	; (195d4 <net_buf_simple_add+0x34>)
   195b6:	4808      	ldr	r0, [pc, #32]	; (195d8 <net_buf_simple_add+0x38>)
   195b8:	f240 3303 	movw	r3, #771	; 0x303
   195bc:	4a07      	ldr	r2, [pc, #28]	; (195dc <net_buf_simple_add+0x3c>)
   195be:	f00b fb92 	bl	24ce6 <assert_print>
   195c2:	f240 3103 	movw	r1, #771	; 0x303
   195c6:	4805      	ldr	r0, [pc, #20]	; (195dc <net_buf_simple_add+0x3c>)
   195c8:	f00b fb86 	bl	24cd8 <assert_post_action>
	buf->len += len;
   195cc:	4435      	add	r5, r6
   195ce:	80a5      	strh	r5, [r4, #4]
}
   195d0:	4638      	mov	r0, r7
   195d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   195d4:	0002f317 	.word	0x0002f317
   195d8:	0002b6a9 	.word	0x0002b6a9
   195dc:	0002f25b 	.word	0x0002f25b

000195e0 <xoshiro128_initialize>:
{
	return (x << k) | (x >> (32 - k));
}

static int xoshiro128_initialize(const struct device *dev)
{
   195e0:	b508      	push	{r3, lr}
   195e2:	4804      	ldr	r0, [pc, #16]	; (195f4 <xoshiro128_initialize+0x14>)
   195e4:	f00f fea3 	bl	2932e <z_device_is_ready>
	if (!device_is_ready(entropy_driver)) {
		return -ENODEV;
	}
	return 0;
   195e8:	2800      	cmp	r0, #0
}
   195ea:	bf0c      	ite	eq
   195ec:	f06f 0012 	mvneq.w	r0, #18
   195f0:	2000      	movne	r0, #0
   195f2:	bd08      	pop	{r3, pc}
   195f4:	0002a178 	.word	0x0002a178

000195f8 <adc_gain_invert>:
		[ADC_GAIN_64] = {.mul = 1, .div = 64},
		[ADC_GAIN_128] = {.mul = 1, .div = 128},
	};
	int rv = -EINVAL;

	if ((uint8_t)gain < ARRAY_SIZE(gains)) {
   195f8:	2813      	cmp	r0, #19
   195fa:	d80e      	bhi.n	1961a <adc_gain_invert+0x22>
		const struct gain_desc *gdp = &gains[gain];

		if ((gdp->mul != 0) && (gdp->div != 0)) {
   195fc:	4a08      	ldr	r2, [pc, #32]	; (19620 <adc_gain_invert+0x28>)
   195fe:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
   19602:	b153      	cbz	r3, 1961a <adc_gain_invert+0x22>
   19604:	eb02 0240 	add.w	r2, r2, r0, lsl #1
   19608:	7852      	ldrb	r2, [r2, #1]
   1960a:	b132      	cbz	r2, 1961a <adc_gain_invert+0x22>
			*value = (gdp->mul * *value) / gdp->div;
   1960c:	6808      	ldr	r0, [r1, #0]
   1960e:	4343      	muls	r3, r0
   19610:	fb93 f3f2 	sdiv	r3, r3, r2
			rv = 0;
   19614:	2000      	movs	r0, #0
			*value = (gdp->mul * *value) / gdp->div;
   19616:	600b      	str	r3, [r1, #0]
			rv = 0;
   19618:	4770      	bx	lr
	int rv = -EINVAL;
   1961a:	f06f 0015 	mvn.w	r0, #21
		}
	}

	return rv;
}
   1961e:	4770      	bx	lr
   19620:	0002f343 	.word	0x0002f343

00019624 <adc_context_start_sampling>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
   19624:	2201      	movs	r2, #1
   19626:	4b05      	ldr	r3, [pc, #20]	; (1963c <adc_context_start_sampling+0x18>)
   19628:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
   1962c:	f890 1086 	ldrb.w	r1, [r0, #134]	; 0x86
   19630:	b109      	cbz	r1, 19636 <adc_context_start_sampling+0x12>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   19632:	60da      	str	r2, [r3, #12]
}
   19634:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   19636:	601a      	str	r2, [r3, #0]
   19638:	605a      	str	r2, [r3, #4]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
   1963a:	4770      	bx	lr
   1963c:	4000e000 	.word	0x4000e000

00019640 <adc_nrfx_channel_setup>:
{
   19640:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
   19642:	790d      	ldrb	r5, [r1, #4]
   19644:	f005 041f 	and.w	r4, r5, #31
	if (channel_id >= SAADC_CH_NUM) {
   19648:	2c07      	cmp	r4, #7
   1964a:	d825      	bhi.n	19698 <adc_nrfx_channel_setup+0x58>
	switch (channel_cfg->gain) {
   1964c:	780a      	ldrb	r2, [r1, #0]
   1964e:	2a0b      	cmp	r2, #11
   19650:	d818      	bhi.n	19684 <adc_nrfx_channel_setup+0x44>
   19652:	e8df f002 	tbb	[pc, r2]
   19656:	0707      	.short	0x0707
   19658:	06170707 	.word	0x06170707
   1965c:	13111717 	.word	0x13111717
   19660:	1517      	.short	0x1517
		config.gain = NRF_SAADC_GAIN1_2;
   19662:	2204      	movs	r2, #4
	switch (channel_cfg->reference) {
   19664:	784b      	ldrb	r3, [r1, #1]
   19666:	2b03      	cmp	r3, #3
   19668:	d01a      	beq.n	196a0 <adc_nrfx_channel_setup+0x60>
   1966a:	2b04      	cmp	r3, #4
   1966c:	f04f 0300 	mov.w	r3, #0
   19670:	d017      	beq.n	196a2 <adc_nrfx_channel_setup+0x62>
		LOG_ERR("Selected ADC reference is not valid");
   19672:	4a30      	ldr	r2, [pc, #192]	; (19734 <adc_nrfx_channel_setup+0xf4>)
   19674:	9202      	str	r2, [sp, #8]
   19676:	e008      	b.n	1968a <adc_nrfx_channel_setup+0x4a>
		config.gain = NRF_SAADC_GAIN1;
   19678:	2205      	movs	r2, #5
		break;
   1967a:	e7f3      	b.n	19664 <adc_nrfx_channel_setup+0x24>
		config.gain = NRF_SAADC_GAIN2;
   1967c:	2206      	movs	r2, #6
		break;
   1967e:	e7f1      	b.n	19664 <adc_nrfx_channel_setup+0x24>
		config.gain = NRF_SAADC_GAIN4;
   19680:	2207      	movs	r2, #7
		break;
   19682:	e7ef      	b.n	19664 <adc_nrfx_channel_setup+0x24>
		LOG_ERR("Selected ADC gain is not valid");
   19684:	4b2c      	ldr	r3, [pc, #176]	; (19738 <adc_nrfx_channel_setup+0xf8>)
   19686:	9302      	str	r3, [sp, #8]
   19688:	2300      	movs	r3, #0
   1968a:	2201      	movs	r2, #1
   1968c:	4618      	mov	r0, r3
   1968e:	e9cd 3300 	strd	r3, r3, [sp]
   19692:	492a      	ldr	r1, [pc, #168]	; (1973c <adc_nrfx_channel_setup+0xfc>)
   19694:	f00e fb28 	bl	27ce8 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   19698:	f06f 0015 	mvn.w	r0, #21
}
   1969c:	b004      	add	sp, #16
   1969e:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->reference) {
   196a0:	2301      	movs	r3, #1
	switch (channel_cfg->acquisition_time) {
   196a2:	f244 060a 	movw	r6, #16394	; 0x400a
   196a6:	8848      	ldrh	r0, [r1, #2]
   196a8:	42b0      	cmp	r0, r6
   196aa:	d03d      	beq.n	19728 <adc_nrfx_channel_setup+0xe8>
   196ac:	d80a      	bhi.n	196c4 <adc_nrfx_channel_setup+0x84>
   196ae:	f244 0603 	movw	r6, #16387	; 0x4003
   196b2:	42b0      	cmp	r0, r6
   196b4:	d014      	beq.n	196e0 <adc_nrfx_channel_setup+0xa0>
   196b6:	f244 0605 	movw	r6, #16389	; 0x4005
   196ba:	42b0      	cmp	r0, r6
   196bc:	d032      	beq.n	19724 <adc_nrfx_channel_setup+0xe4>
   196be:	b398      	cbz	r0, 19728 <adc_nrfx_channel_setup+0xe8>
		LOG_ERR("Selected ADC acquisition time is not valid");
   196c0:	4b1f      	ldr	r3, [pc, #124]	; (19740 <adc_nrfx_channel_setup+0x100>)
   196c2:	e7e0      	b.n	19686 <adc_nrfx_channel_setup+0x46>
	switch (channel_cfg->acquisition_time) {
   196c4:	f244 0614 	movw	r6, #16404	; 0x4014
   196c8:	42b0      	cmp	r0, r6
   196ca:	d02f      	beq.n	1972c <adc_nrfx_channel_setup+0xec>
   196cc:	f244 0628 	movw	r6, #16424	; 0x4028
   196d0:	42b0      	cmp	r0, r6
   196d2:	d02d      	beq.n	19730 <adc_nrfx_channel_setup+0xf0>
   196d4:	f244 060f 	movw	r6, #16399	; 0x400f
   196d8:	42b0      	cmp	r0, r6
   196da:	d1f1      	bne.n	196c0 <adc_nrfx_channel_setup+0x80>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
   196dc:	2003      	movs	r0, #3
   196de:	e000      	b.n	196e2 <adc_nrfx_channel_setup+0xa2>
	nrf_saadc_channel_config_t config = {
   196e0:	2000      	movs	r0, #0
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
   196e2:	f3c5 1540 	ubfx	r5, r5, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
   196e6:	0212      	lsls	r2, r2, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
   196e8:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
   196ec:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
   196f0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    p_reg->CH[channel].PSELP = pselp;
   196f4:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
   196f6:	0123      	lsls	r3, r4, #4
   196f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   196fc:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
   19700:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
   19704:	0123      	lsls	r3, r4, #4
   19706:	798a      	ldrb	r2, [r1, #6]
   19708:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1970c:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
   19710:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
   19714:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
   19718:	4b0a      	ldr	r3, [pc, #40]	; (19744 <adc_nrfx_channel_setup+0x104>)
   1971a:	794a      	ldrb	r2, [r1, #5]
   1971c:	4423      	add	r3, r4
   1971e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	return 0;
   19722:	e7bb      	b.n	1969c <adc_nrfx_channel_setup+0x5c>
	switch (channel_cfg->acquisition_time) {
   19724:	2001      	movs	r0, #1
   19726:	e7dc      	b.n	196e2 <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
   19728:	2002      	movs	r0, #2
   1972a:	e7da      	b.n	196e2 <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
   1972c:	2004      	movs	r0, #4
   1972e:	e7d8      	b.n	196e2 <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
   19730:	2005      	movs	r0, #5
   19732:	e7d6      	b.n	196e2 <adc_nrfx_channel_setup+0xa2>
   19734:	0002f38a 	.word	0x0002f38a
   19738:	0002f36b 	.word	0x0002f36b
   1973c:	0002a6d0 	.word	0x0002a6d0
   19740:	0002f3ae 	.word	0x0002f3ae
   19744:	20008168 	.word	0x20008168

00019748 <adc_nrfx_read>:
}

/* Implementation of the ADC driver API function: adc_read. */
static int adc_nrfx_read(const struct device *dev,
			 const struct adc_sequence *sequence)
{
   19748:	b5f0      	push	{r4, r5, r6, r7, lr}
   1974a:	460c      	mov	r4, r1
   1974c:	b087      	sub	sp, #28
	return z_impl_k_sem_take(sem, timeout);
   1974e:	f04f 33ff 	mov.w	r3, #4294967295
   19752:	f04f 32ff 	mov.w	r2, #4294967295
   19756:	486d      	ldr	r0, [pc, #436]	; (1990c <adc_nrfx_read+0x1c4>)
   19758:	f006 fba2 	bl	1fea0 <z_impl_k_sem_take>
	uint32_t selected_channels = sequence->channels;
   1975c:	6866      	ldr	r6, [r4, #4]
	if (!selected_channels ||
   1975e:	1e73      	subs	r3, r6, #1
   19760:	2bfe      	cmp	r3, #254	; 0xfe
   19762:	f04f 0300 	mov.w	r3, #0
   19766:	d909      	bls.n	1977c <adc_nrfx_read+0x34>
		LOG_ERR("Invalid selection of channels");
   19768:	4a69      	ldr	r2, [pc, #420]	; (19910 <adc_nrfx_read+0x1c8>)
   1976a:	9202      	str	r2, [sp, #8]
		LOG_ERR(
   1976c:	2201      	movs	r2, #1
   1976e:	4618      	mov	r0, r3
   19770:	e9cd 3300 	strd	r3, r3, [sp]
   19774:	4967      	ldr	r1, [pc, #412]	; (19914 <adc_nrfx_read+0x1cc>)
   19776:	f00e fab7 	bl	27ce8 <z_log_msg_runtime_create.constprop.0>
	if (error) {
   1977a:	e014      	b.n	197a6 <adc_nrfx_read+0x5e>
   1977c:	461a      	mov	r2, r3
	active_channels = 0U;
   1977e:	4618      	mov	r0, r3
    p_reg->CH[channel].PSELP = pselp;
   19780:	4d65      	ldr	r5, [pc, #404]	; (19918 <adc_nrfx_read+0x1d0>)
			if (m_data.positive_inputs[channel_id] == 0U) {
   19782:	4f66      	ldr	r7, [pc, #408]	; (1991c <adc_nrfx_read+0x1d4>)
		if (selected_channels & BIT(channel_id)) {
   19784:	fa26 f302 	lsr.w	r3, r6, r2
   19788:	f013 0301 	ands.w	r3, r3, #1
   1978c:	d039      	beq.n	19802 <adc_nrfx_read+0xba>
			if (m_data.positive_inputs[channel_id] == 0U) {
   1978e:	5cbb      	ldrb	r3, [r7, r2]
   19790:	b98b      	cbnz	r3, 197b6 <adc_nrfx_read+0x6e>
				LOG_ERR("Channel %u not configured",
   19792:	9203      	str	r2, [sp, #12]
   19794:	4a62      	ldr	r2, [pc, #392]	; (19920 <adc_nrfx_read+0x1d8>)
   19796:	9202      	str	r2, [sp, #8]
   19798:	e9cd 3300 	strd	r3, r3, [sp]
   1979c:	2201      	movs	r2, #1
   1979e:	4618      	mov	r0, r3
   197a0:	495c      	ldr	r1, [pc, #368]	; (19914 <adc_nrfx_read+0x1cc>)
   197a2:	f00e faa1 	bl	27ce8 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   197a6:	f06f 0415 	mvn.w	r4, #21
	z_impl_k_sem_give(sem);
   197aa:	4858      	ldr	r0, [pc, #352]	; (1990c <adc_nrfx_read+0x1c4>)
   197ac:	f006 fb34 	bl	1fe18 <z_impl_k_sem_give>
	adc_context_lock(&m_data.ctx, false, NULL);
	error = start_read(dev, sequence);
	adc_context_release(&m_data.ctx, error);

	return error;
}
   197b0:	4620      	mov	r0, r4
   197b2:	b007      	add	sp, #28
   197b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
   197b6:	f894 c011 	ldrb.w	ip, [r4, #17]

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
   197ba:	eb05 1e02 	add.w	lr, r5, r2, lsl #4
   197be:	f1bc 0c00 	subs.w	ip, ip, #0
   197c2:	bf18      	it	ne
   197c4:	f04f 0c01 	movne.w	ip, #1
   197c8:	f8de 1518 	ldr.w	r1, [lr, #1304]	; 0x518
			++active_channels;
   197cc:	3001      	adds	r0, #1
   197ce:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
   197d2:	ea41 610c 	orr.w	r1, r1, ip, lsl #24
   197d6:	f8ce 1518 	str.w	r1, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
   197da:	f102 0151 	add.w	r1, r2, #81	; 0x51
   197de:	0109      	lsls	r1, r1, #4
   197e0:	506b      	str	r3, [r5, r1]
   197e2:	b2c0      	uxtb	r0, r0
	} while (++channel_id < SAADC_CH_NUM);
   197e4:	3201      	adds	r2, #1
   197e6:	2a08      	cmp	r2, #8
   197e8:	d1cc      	bne.n	19784 <adc_nrfx_read+0x3c>
	error = set_resolution(sequence);
   197ea:	7c22      	ldrb	r2, [r4, #16]
	switch (sequence->resolution) {
   197ec:	2300      	movs	r3, #0
   197ee:	f1a2 0108 	sub.w	r1, r2, #8
   197f2:	2906      	cmp	r1, #6
   197f4:	d818      	bhi.n	19828 <adc_nrfx_read+0xe0>
   197f6:	e8df f001 	tbb	[pc, r1]
   197fa:	171e      	.short	0x171e
   197fc:	17091720 	.word	0x17091720
   19800:	15          	.byte	0x15
   19801:	00          	.byte	0x00
   19802:	f102 0151 	add.w	r1, r2, #81	; 0x51
   19806:	0109      	lsls	r1, r1, #4
   19808:	506b      	str	r3, [r5, r1]
}
   1980a:	e7eb      	b.n	197e4 <adc_nrfx_read+0x9c>
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
   1980c:	2302      	movs	r3, #2
    p_reg->RESOLUTION = resolution;
   1980e:	4a42      	ldr	r2, [pc, #264]	; (19918 <adc_nrfx_read+0x1d0>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
   19810:	2801      	cmp	r0, #1
   19812:	f8c2 35f0 	str.w	r3, [r2, #1520]	; 0x5f0
	error = set_oversampling(sequence, active_channels);
   19816:	7c63      	ldrb	r3, [r4, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
   19818:	d911      	bls.n	1983e <adc_nrfx_read+0xf6>
   1981a:	b193      	cbz	r3, 19842 <adc_nrfx_read+0xfa>
		LOG_ERR(
   1981c:	4b41      	ldr	r3, [pc, #260]	; (19924 <adc_nrfx_read+0x1dc>)
   1981e:	9302      	str	r3, [sp, #8]
   19820:	2300      	movs	r3, #0
   19822:	e7a3      	b.n	1976c <adc_nrfx_read+0x24>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
   19824:	2303      	movs	r3, #3
		break;
   19826:	e7f2      	b.n	1980e <adc_nrfx_read+0xc6>
	switch (sequence->resolution) {
   19828:	9203      	str	r2, [sp, #12]
		LOG_ERR("ADC resolution value %d is not valid",
   1982a:	4a3f      	ldr	r2, [pc, #252]	; (19928 <adc_nrfx_read+0x1e0>)
   1982c:	9300      	str	r3, [sp, #0]
   1982e:	e9cd 3201 	strd	r3, r2, [sp, #4]
   19832:	2300      	movs	r3, #0
   19834:	e7b2      	b.n	1979c <adc_nrfx_read+0x54>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
   19836:	2300      	movs	r3, #0
   19838:	e7e9      	b.n	1980e <adc_nrfx_read+0xc6>
	switch (sequence->resolution) {
   1983a:	2301      	movs	r3, #1
   1983c:	e7e7      	b.n	1980e <adc_nrfx_read+0xc6>
	switch (sequence->oversampling) {
   1983e:	2b08      	cmp	r3, #8
   19840:	d816      	bhi.n	19870 <adc_nrfx_read+0x128>
    p_reg->OVERSAMPLE = oversample;
   19842:	f8c2 35f4 	str.w	r3, [r2, #1524]	; 0x5f4
	if (sequence->options) {
   19846:	6822      	ldr	r2, [r4, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
   19848:	0043      	lsls	r3, r0, #1
	if (sequence->options) {
   1984a:	b9b2      	cbnz	r2, 1987a <adc_nrfx_read+0x132>
	if (sequence->buffer_size < needed_buffer_size) {
   1984c:	68e2      	ldr	r2, [r4, #12]
   1984e:	429a      	cmp	r2, r3
   19850:	d217      	bcs.n	19882 <adc_nrfx_read+0x13a>
		LOG_ERR("Provided buffer is too small (%u/%u)",
   19852:	e9cd 2303 	strd	r2, r3, [sp, #12]
   19856:	4b35      	ldr	r3, [pc, #212]	; (1992c <adc_nrfx_read+0x1e4>)
   19858:	2201      	movs	r2, #1
   1985a:	9302      	str	r3, [sp, #8]
   1985c:	2300      	movs	r3, #0
   1985e:	492d      	ldr	r1, [pc, #180]	; (19914 <adc_nrfx_read+0x1cc>)
   19860:	4618      	mov	r0, r3
   19862:	e9cd 3300 	strd	r3, r3, [sp]
   19866:	f00e fa3f 	bl	27ce8 <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   1986a:	f06f 040b 	mvn.w	r4, #11
   1986e:	e79c      	b.n	197aa <adc_nrfx_read+0x62>
	switch (sequence->oversampling) {
   19870:	9303      	str	r3, [sp, #12]
		LOG_ERR("Oversampling value %d is not valid",
   19872:	4b2f      	ldr	r3, [pc, #188]	; (19930 <adc_nrfx_read+0x1e8>)
   19874:	9302      	str	r3, [sp, #8]
   19876:	2300      	movs	r3, #0
   19878:	e78e      	b.n	19798 <adc_nrfx_read+0x50>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
   1987a:	8992      	ldrh	r2, [r2, #12]
   1987c:	fb02 3303 	mla	r3, r2, r3, r3
   19880:	e7e4      	b.n	1984c <adc_nrfx_read+0x104>
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
   19882:	4626      	mov	r6, r4
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
   19884:	68a2      	ldr	r2, [r4, #8]
   19886:	4b24      	ldr	r3, [pc, #144]	; (19918 <adc_nrfx_read+0x1d0>)
   19888:	4f2a      	ldr	r7, [pc, #168]	; (19934 <adc_nrfx_read+0x1ec>)
   1988a:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
   1988e:	f107 0574 	add.w	r5, r7, #116	; 0x74
    p_reg->RESULT.MAXCNT = size;
   19892:	f8c3 0630 	str.w	r0, [r3, #1584]	; 0x630
   19896:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   19898:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   1989a:	6833      	ldr	r3, [r6, #0]
   1989c:	463e      	mov	r6, r7
   1989e:	602b      	str	r3, [r5, #0]
	ctx->status = 0;
   198a0:	2500      	movs	r5, #0
   198a2:	673d      	str	r5, [r7, #112]	; 0x70

	if (sequence->options) {
   198a4:	6823      	ldr	r3, [r4, #0]
   198a6:	b36b      	cbz	r3, 19904 <adc_nrfx_read+0x1bc>
		ctx->options = *sequence->options;
   198a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   198aa:	f107 0488 	add.w	r4, r7, #136	; 0x88
   198ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
   198b2:	677c      	str	r4, [r7, #116]	; 0x74
		ctx->sampling_index = 0U;
   198b4:	f8a7 5098 	strh.w	r5, [r7, #152]	; 0x98

		if (ctx->options.interval_us != 0U) {
   198b8:	b320      	cbz	r0, 19904 <adc_nrfx_read+0x1bc>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   198ba:	e8d6 3fef 	ldaex	r3, [r6]
   198be:	e8c6 5fe2 	stlex	r2, r5, [r6]
   198c2:	2a00      	cmp	r2, #0
   198c4:	d1f9      	bne.n	198ba <adc_nrfx_read+0x172>
   198c6:	491c      	ldr	r1, [pc, #112]	; (19938 <adc_nrfx_read+0x1f0>)
   198c8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   198cc:	460e      	mov	r6, r1
   198ce:	4629      	mov	r1, r5
   198d0:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
   198d4:	2300      	movs	r3, #0
   198d6:	fbe4 6100 	umlal	r6, r1, r4, r0
   198da:	4a18      	ldr	r2, [pc, #96]	; (1993c <adc_nrfx_read+0x1f4>)
   198dc:	4630      	mov	r0, r6
   198de:	f7ef fb07 	bl	8ef0 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
   198e2:	2200      	movs	r2, #0
   198e4:	e9cd 0100 	strd	r0, r1, [sp]
   198e8:	2300      	movs	r3, #0
   198ea:	f107 0008 	add.w	r0, r7, #8
   198ee:	f008 fea5 	bl	2263c <z_impl_k_timer_start>
	return z_impl_k_sem_take(sem, timeout);
   198f2:	f04f 32ff 	mov.w	r2, #4294967295
   198f6:	f04f 33ff 	mov.w	r3, #4294967295
   198fa:	4811      	ldr	r0, [pc, #68]	; (19940 <adc_nrfx_read+0x1f8>)
   198fc:	f006 fad0 	bl	1fea0 <z_impl_k_sem_take>
	return ctx->status;
   19900:	6f3c      	ldr	r4, [r7, #112]	; 0x70
	return error;
   19902:	e752      	b.n	197aa <adc_nrfx_read+0x62>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
   19904:	480b      	ldr	r0, [pc, #44]	; (19934 <adc_nrfx_read+0x1ec>)
   19906:	f7ff fe8d 	bl	19624 <adc_context_start_sampling>
   1990a:	e7f2      	b.n	198f2 <adc_nrfx_read+0x1aa>
   1990c:	200081a8 	.word	0x200081a8
   19910:	0002f3d9 	.word	0x0002f3d9
   19914:	0002a6d0 	.word	0x0002a6d0
   19918:	4000e000 	.word	0x4000e000
   1991c:	20008208 	.word	0x20008208
   19920:	0002f3f7 	.word	0x0002f3f7
   19924:	0002f436 	.word	0x0002f436
   19928:	0002f411 	.word	0x0002f411
   1992c:	0002f48b 	.word	0x0002f48b
   19930:	0002f468 	.word	0x0002f468
   19934:	20008168 	.word	0x20008168
   19938:	000f423f 	.word	0x000f423f
   1993c:	000f4240 	.word	0x000f4240
   19940:	200081c0 	.word	0x200081c0

00019944 <init_saadc>:
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
   19944:	b510      	push	{r4, lr}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19946:	2400      	movs	r4, #0
   19948:	4b0d      	ldr	r3, [pc, #52]	; (19980 <init_saadc+0x3c>)
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
   1994a:	200e      	movs	r0, #14
   1994c:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
   19950:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   19954:	f8c3 4110 	str.w	r4, [r3, #272]	; 0x110
   19958:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    p_reg->INTENSET = mask;
   1995c:	2212      	movs	r2, #18
   1995e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
   19962:	f7f6 fbd1 	bl	10108 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   19966:	4622      	mov	r2, r4
   19968:	2101      	movs	r1, #1
   1996a:	200e      	movs	r0, #14
   1996c:	f7f6 fbfc 	bl	10168 <z_arm_irq_priority_set>
/**
 * @internal
 */
static inline unsigned int z_impl_k_sem_count_get(struct k_sem *sem)
{
	return sem->count;
   19970:	4804      	ldr	r0, [pc, #16]	; (19984 <init_saadc+0x40>)
	if (!k_sem_count_get(&ctx->lock)) {
   19972:	6c83      	ldr	r3, [r0, #72]	; 0x48
   19974:	b913      	cbnz	r3, 1997c <init_saadc+0x38>
	z_impl_k_sem_give(sem);
   19976:	3040      	adds	r0, #64	; 0x40
   19978:	f006 fa4e 	bl	1fe18 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
   1997c:	2000      	movs	r0, #0
   1997e:	bd10      	pop	{r4, pc}
   19980:	4000e000 	.word	0x4000e000
   19984:	20008168 	.word	0x20008168

00019988 <saadc_irq_handler>:
{
   19988:	b538      	push	{r3, r4, r5, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1998a:	4b2d      	ldr	r3, [pc, #180]	; (19a40 <saadc_irq_handler+0xb8>)
   1998c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
   19990:	2a00      	cmp	r2, #0
   19992:	d048      	beq.n	19a26 <saadc_irq_handler+0x9e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19994:	2200      	movs	r2, #0
   19996:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1999a:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1999e:	2101      	movs	r1, #1
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
   199a0:	4c28      	ldr	r4, [pc, #160]	; (19a44 <saadc_irq_handler+0xbc>)
   199a2:	6099      	str	r1, [r3, #8]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
   199a4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
   199a8:	6f63      	ldr	r3, [r4, #116]	; 0x74
   199aa:	4625      	mov	r5, r4
   199ac:	b3b3      	cbz	r3, 19a1c <saadc_irq_handler+0x94>
		adc_sequence_callback callback = ctx->options.callback;
   199ae:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
			action = callback(dev,
   199b2:	f8b4 2098 	ldrh.w	r2, [r4, #152]	; 0x98
		if (callback) {
   199b6:	b133      	cbz	r3, 199c6 <saadc_irq_handler+0x3e>
			action = callback(dev,
   199b8:	f104 0174 	add.w	r1, r4, #116	; 0x74
   199bc:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
   199be:	2801      	cmp	r0, #1
   199c0:	d014      	beq.n	199ec <saadc_irq_handler+0x64>
   199c2:	2802      	cmp	r0, #2
   199c4:	d024      	beq.n	19a10 <saadc_irq_handler+0x88>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
   199c6:	f8b4 3098 	ldrh.w	r3, [r4, #152]	; 0x98
   199ca:	f8b4 2094 	ldrh.w	r2, [r4, #148]	; 0x94
   199ce:	429a      	cmp	r2, r3
   199d0:	d91e      	bls.n	19a10 <saadc_irq_handler+0x88>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
   199d2:	3301      	adds	r3, #1
   199d4:	f8a4 3098 	strh.w	r3, [r4, #152]	; 0x98
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
   199d8:	4b19      	ldr	r3, [pc, #100]	; (19a40 <saadc_irq_handler+0xb8>)
   199da:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
   199de:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
   199e2:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
   199e4:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
   199e8:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
   199ec:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
   199f0:	b923      	cbnz	r3, 199fc <saadc_irq_handler+0x74>
}
   199f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				adc_context_start_sampling(ctx);
   199f6:	4813      	ldr	r0, [pc, #76]	; (19a44 <saadc_irq_handler+0xbc>)
   199f8:	f7ff be14 	b.w	19624 <adc_context_start_sampling>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
   199fc:	e8d5 3fef 	ldaex	r3, [r5]
   19a00:	1e5a      	subs	r2, r3, #1
   19a02:	e8c5 2fe1 	stlex	r1, r2, [r5]
   19a06:	2900      	cmp	r1, #0
   19a08:	d1f8      	bne.n	199fc <saadc_irq_handler+0x74>
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
   19a0a:	2b01      	cmp	r3, #1
   19a0c:	dcf1      	bgt.n	199f2 <saadc_irq_handler+0x6a>
   19a0e:	bd38      	pop	{r3, r4, r5, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
   19a10:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
   19a14:	b113      	cbz	r3, 19a1c <saadc_irq_handler+0x94>
	z_impl_k_timer_stop(timer);
   19a16:	480c      	ldr	r0, [pc, #48]	; (19a48 <saadc_irq_handler+0xc0>)
   19a18:	f00f fdf4 	bl	29604 <z_impl_k_timer_stop>
   19a1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_sem_give(sem);
   19a20:	480a      	ldr	r0, [pc, #40]	; (19a4c <saadc_irq_handler+0xc4>)
   19a22:	f006 b9f9 	b.w	1fe18 <z_impl_k_sem_give>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   19a26:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
	} else if (nrf_saadc_event_check(NRF_SAADC,
   19a2a:	2900      	cmp	r1, #0
   19a2c:	d0ef      	beq.n	19a0e <saadc_irq_handler+0x86>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19a2e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   19a32:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   19a36:	2201      	movs	r2, #1
   19a38:	609a      	str	r2, [r3, #8]
   19a3a:	601a      	str	r2, [r3, #0]
   19a3c:	605a      	str	r2, [r3, #4]
}
   19a3e:	e7e6      	b.n	19a0e <saadc_irq_handler+0x86>
   19a40:	4000e000 	.word	0x4000e000
   19a44:	20008168 	.word	0x20008168
   19a48:	20008170 	.word	0x20008170
   19a4c:	200081c0 	.word	0x200081c0

00019a50 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
   19a50:	b537      	push	{r0, r1, r2, r4, r5, lr}
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19a52:	2340      	movs	r3, #64	; 0x40
{
   19a54:	460c      	mov	r4, r1
	size_t offset = (size_t)(mgr - data->mgr);
   19a56:	490a      	ldr	r1, [pc, #40]	; (19a80 <onoff_start+0x30>)
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19a58:	9300      	str	r3, [sp, #0]
	size_t offset = (size_t)(mgr - data->mgr);
   19a5a:	1a41      	subs	r1, r0, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19a5c:	1149      	asrs	r1, r1, #5
{
   19a5e:	4605      	mov	r5, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19a60:	4623      	mov	r3, r4
   19a62:	4a08      	ldr	r2, [pc, #32]	; (19a84 <onoff_start+0x34>)
   19a64:	4808      	ldr	r0, [pc, #32]	; (19a88 <onoff_start+0x38>)
   19a66:	f00e f975 	bl	27d54 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
   19a6a:	1e01      	subs	r1, r0, #0
   19a6c:	da05      	bge.n	19a7a <onoff_start+0x2a>
		notify(mgr, err);
   19a6e:	4628      	mov	r0, r5
   19a70:	4623      	mov	r3, r4
	}
}
   19a72:	b003      	add	sp, #12
   19a74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		notify(mgr, err);
   19a78:	4718      	bx	r3
}
   19a7a:	b003      	add	sp, #12
   19a7c:	bd30      	pop	{r4, r5, pc}
   19a7e:	bf00      	nop
   19a80:	20021244 	.word	0x20021244
   19a84:	00027dc3 	.word	0x00027dc3
   19a88:	0002a118 	.word	0x0002a118

00019a8c <get_status>:
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   19a8c:	b2c9      	uxtb	r1, r1
   19a8e:	2903      	cmp	r1, #3
{
   19a90:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   19a92:	d909      	bls.n	19aa8 <get_status+0x1c>
   19a94:	4909      	ldr	r1, [pc, #36]	; (19abc <get_status+0x30>)
   19a96:	480a      	ldr	r0, [pc, #40]	; (19ac0 <get_status+0x34>)
   19a98:	237a      	movs	r3, #122	; 0x7a
   19a9a:	4a0a      	ldr	r2, [pc, #40]	; (19ac4 <get_status+0x38>)
   19a9c:	f00b f923 	bl	24ce6 <assert_print>
   19aa0:	217a      	movs	r1, #122	; 0x7a
   19aa2:	4808      	ldr	r0, [pc, #32]	; (19ac4 <get_status+0x38>)
   19aa4:	f00b f918 	bl	24cd8 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
   19aa8:	220c      	movs	r2, #12
   19aaa:	6903      	ldr	r3, [r0, #16]
   19aac:	fb01 3302 	mla	r3, r1, r2, r3
   19ab0:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
}
   19ab4:	f000 0007 	and.w	r0, r0, #7
   19ab8:	bd08      	pop	{r3, pc}
   19aba:	bf00      	nop
   19abc:	0002f505 	.word	0x0002f505
   19ac0:	0002b6a9 	.word	0x0002b6a9
   19ac4:	0002f4c8 	.word	0x0002f4c8

00019ac8 <stop>:
{
   19ac8:	b570      	push	{r4, r5, r6, lr}
   19aca:	b2c9      	uxtb	r1, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   19acc:	2903      	cmp	r1, #3
	struct nrf_clock_control_data *data = dev->data;
   19ace:	6903      	ldr	r3, [r0, #16]
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   19ad0:	d90b      	bls.n	19aea <stop+0x22>
   19ad2:	491a      	ldr	r1, [pc, #104]	; (19b3c <stop+0x74>)
   19ad4:	481a      	ldr	r0, [pc, #104]	; (19b40 <stop+0x78>)
   19ad6:	f240 135d 	movw	r3, #349	; 0x15d
   19ada:	4a1a      	ldr	r2, [pc, #104]	; (19b44 <stop+0x7c>)
   19adc:	f00b f903 	bl	24ce6 <assert_print>
   19ae0:	f240 115d 	movw	r1, #349	; 0x15d
   19ae4:	4817      	ldr	r0, [pc, #92]	; (19b44 <stop+0x7c>)
   19ae6:	f00b f8f7 	bl	24cd8 <assert_post_action>
	__asm__ volatile(
   19aea:	f04f 0420 	mov.w	r4, #32
   19aee:	f3ef 8511 	mrs	r5, BASEPRI
   19af2:	f384 8812 	msr	BASEPRI_MAX, r4
   19af6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   19afa:	260c      	movs	r6, #12
   19afc:	fb06 3401 	mla	r4, r6, r1, r3
   19b00:	f8d4 4088 	ldr.w	r4, [r4, #136]	; 0x88
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   19b04:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
   19b08:	d008      	beq.n	19b1c <stop+0x54>
   19b0a:	42a2      	cmp	r2, r4
   19b0c:	d006      	beq.n	19b1c <stop+0x54>
	__asm__ volatile(
   19b0e:	f385 8811 	msr	BASEPRI, r5
   19b12:	f3bf 8f6f 	isb	sy
		err = -EPERM;
   19b16:	f04f 30ff 	mov.w	r0, #4294967295
}
   19b1a:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
   19b1c:	2201      	movs	r2, #1
   19b1e:	4371      	muls	r1, r6
   19b20:	440b      	add	r3, r1
   19b22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
   19b26:	f385 8811 	msr	BASEPRI, r5
   19b2a:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
   19b2e:	6843      	ldr	r3, [r0, #4]
   19b30:	440b      	add	r3, r1
   19b32:	685b      	ldr	r3, [r3, #4]
   19b34:	4798      	blx	r3
	return 0;
   19b36:	2000      	movs	r0, #0
   19b38:	e7ef      	b.n	19b1a <stop+0x52>
   19b3a:	bf00      	nop
   19b3c:	0002f505 	.word	0x0002f505
   19b40:	0002b6a9 	.word	0x0002b6a9
   19b44:	0002f4c8 	.word	0x0002f4c8

00019b48 <onoff_stop>:
{
   19b48:	b570      	push	{r4, r5, r6, lr}
   19b4a:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
   19b4c:	4906      	ldr	r1, [pc, #24]	; (19b68 <onoff_stop+0x20>)
{
   19b4e:	4604      	mov	r4, r0
	size_t offset = (size_t)(mgr - data->mgr);
   19b50:	1a41      	subs	r1, r0, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   19b52:	1149      	asrs	r1, r1, #5
   19b54:	2240      	movs	r2, #64	; 0x40
   19b56:	4805      	ldr	r0, [pc, #20]	; (19b6c <onoff_stop+0x24>)
   19b58:	f7ff ffb6 	bl	19ac8 <stop>
	notify(mgr, res);
   19b5c:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   19b5e:	4601      	mov	r1, r0
	notify(mgr, res);
   19b60:	4620      	mov	r0, r4
}
   19b62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
   19b66:	4718      	bx	r3
   19b68:	20021244 	.word	0x20021244
   19b6c:	0002a118 	.word	0x0002a118

00019b70 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
   19b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   19b74:	2200      	movs	r2, #0
   19b76:	2101      	movs	r1, #1
{
   19b78:	4606      	mov	r6, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   19b7a:	2005      	movs	r0, #5
   19b7c:	f7f6 faf4 	bl	10168 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
   19b80:	4811      	ldr	r0, [pc, #68]	; (19bc8 <clk_init+0x58>)
   19b82:	f002 ff81 	bl	1ca88 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
   19b86:	4b11      	ldr	r3, [pc, #68]	; (19bcc <clk_init+0x5c>)
   19b88:	4298      	cmp	r0, r3
   19b8a:	d119      	bne.n	19bc0 <clk_init+0x50>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
   19b8c:	f002 ffa0 	bl	1cad0 <nrfx_clock_enable>
   19b90:	2400      	movs	r4, #0
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   19b92:	f04f 080c 	mov.w	r8, #12
   19b96:	2701      	movs	r7, #1
		err = onoff_manager_init(get_onoff_manager(dev, i),
   19b98:	f8df 9034 	ldr.w	r9, [pc, #52]	; 19bd0 <clk_init+0x60>
	struct nrf_clock_control_data *data = dev->data;
   19b9c:	6935      	ldr	r5, [r6, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
   19b9e:	4649      	mov	r1, r9
   19ba0:	eb05 1044 	add.w	r0, r5, r4, lsl #5
   19ba4:	f00b f85a 	bl	24c5c <onoff_manager_init>
		if (err < 0) {
   19ba8:	2800      	cmp	r0, #0
   19baa:	db07      	blt.n	19bbc <clk_init+0x4c>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   19bac:	fb08 5504 	mla	r5, r8, r4, r5
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
   19bb0:	3401      	adds	r4, #1
   19bb2:	2c04      	cmp	r4, #4
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   19bb4:	f8c5 7088 	str.w	r7, [r5, #136]	; 0x88
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
   19bb8:	d1f0      	bne.n	19b9c <clk_init+0x2c>
	}

	return 0;
   19bba:	2000      	movs	r0, #0
}
   19bbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
   19bc0:	f06f 0004 	mvn.w	r0, #4
   19bc4:	e7fa      	b.n	19bbc <clk_init+0x4c>
   19bc6:	bf00      	nop
   19bc8:	00019c0d 	.word	0x00019c0d
   19bcc:	0bad0000 	.word	0x0bad0000
   19bd0:	0002b304 	.word	0x0002b304

00019bd4 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
   19bd4:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
   19bd6:	230c      	movs	r3, #12
	sub_data->cb = NULL;
   19bd8:	2200      	movs	r2, #0
static void clkstarted_handle(const struct device *dev,
   19bda:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
   19bdc:	434b      	muls	r3, r1
   19bde:	4809      	ldr	r0, [pc, #36]	; (19c04 <clkstarted_handle.constprop.0+0x30>)
   19be0:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
   19be2:	3388      	adds	r3, #136	; 0x88
	void *user_data = sub_data->user_data;
   19be4:	e9d4 5620 	ldrd	r5, r6, [r4, #128]	; 0x80
	set_on_state(&sub_data->flags);
   19be8:	4418      	add	r0, r3
	sub_data->cb = NULL;
   19bea:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	set_on_state(&sub_data->flags);
   19bee:	f00e f89e 	bl	27d2e <set_on_state>
	if (callback) {
   19bf2:	b12d      	cbz	r5, 19c00 <clkstarted_handle.constprop.0+0x2c>
		callback(dev, (clock_control_subsys_t)type, user_data);
   19bf4:	4632      	mov	r2, r6
   19bf6:	462b      	mov	r3, r5
}
   19bf8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
   19bfc:	4802      	ldr	r0, [pc, #8]	; (19c08 <clkstarted_handle.constprop.0+0x34>)
   19bfe:	4718      	bx	r3
}
   19c00:	bd70      	pop	{r4, r5, r6, pc}
   19c02:	bf00      	nop
   19c04:	20021244 	.word	0x20021244
   19c08:	0002a118 	.word	0x0002a118

00019c0c <clock_event_handler>:
{
   19c0c:	b508      	push	{r3, lr}
	switch (event) {
   19c0e:	2805      	cmp	r0, #5
   19c10:	d820      	bhi.n	19c54 <clock_event_handler+0x48>
   19c12:	e8df f000 	tbb	[pc, r0]
   19c16:	1103      	.short	0x1103
   19c18:	0d0f131f 	.word	0x0d0f131f
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
   19c1c:	4b13      	ldr	r3, [pc, #76]	; (19c6c <clock_event_handler+0x60>)
   19c1e:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
   19c22:	f010 0007 	ands.w	r0, r0, #7
   19c26:	d11f      	bne.n	19c68 <clock_event_handler+0x5c>
}
   19c28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
   19c2c:	f7ff bfd2 	b.w	19bd4 <clkstarted_handle.constprop.0>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
   19c30:	2002      	movs	r0, #2
   19c32:	e7f9      	b.n	19c28 <clock_event_handler+0x1c>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
   19c34:	2003      	movs	r0, #3
   19c36:	e7f7      	b.n	19c28 <clock_event_handler+0x1c>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
   19c38:	2001      	movs	r0, #1
   19c3a:	e7f5      	b.n	19c28 <clock_event_handler+0x1c>
			__ASSERT_NO_MSG(false);
   19c3c:	490c      	ldr	r1, [pc, #48]	; (19c70 <clock_event_handler+0x64>)
   19c3e:	f240 236e 	movw	r3, #622	; 0x26e
   19c42:	4a0c      	ldr	r2, [pc, #48]	; (19c74 <clock_event_handler+0x68>)
   19c44:	480c      	ldr	r0, [pc, #48]	; (19c78 <clock_event_handler+0x6c>)
   19c46:	f00b f84e 	bl	24ce6 <assert_print>
   19c4a:	f240 216e 	movw	r1, #622	; 0x26e
		__ASSERT_NO_MSG(0);
   19c4e:	4809      	ldr	r0, [pc, #36]	; (19c74 <clock_event_handler+0x68>)
   19c50:	f00b f842 	bl	24cd8 <assert_post_action>
   19c54:	4906      	ldr	r1, [pc, #24]	; (19c70 <clock_event_handler+0x64>)
   19c56:	f240 2372 	movw	r3, #626	; 0x272
   19c5a:	4a06      	ldr	r2, [pc, #24]	; (19c74 <clock_event_handler+0x68>)
   19c5c:	4806      	ldr	r0, [pc, #24]	; (19c78 <clock_event_handler+0x6c>)
   19c5e:	f00b f842 	bl	24ce6 <assert_print>
   19c62:	f240 2172 	movw	r1, #626	; 0x272
   19c66:	e7f2      	b.n	19c4e <clock_event_handler+0x42>
}
   19c68:	bd08      	pop	{r3, pc}
   19c6a:	bf00      	nop
   19c6c:	20021244 	.word	0x20021244
   19c70:	00030f1d 	.word	0x00030f1d
   19c74:	0002f4c8 	.word	0x0002f4c8
   19c78:	0002b6a9 	.word	0x0002b6a9

00019c7c <generic_hfclk_start>:
{
   19c7c:	b508      	push	{r3, lr}
	__asm__ volatile(
   19c7e:	f04f 0320 	mov.w	r3, #32
   19c82:	f3ef 8111 	mrs	r1, BASEPRI
   19c86:	f383 8812 	msr	BASEPRI_MAX, r3
   19c8a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
   19c8e:	4a11      	ldr	r2, [pc, #68]	; (19cd4 <generic_hfclk_start+0x58>)
   19c90:	6813      	ldr	r3, [r2, #0]
   19c92:	f043 0002 	orr.w	r0, r3, #2
   19c96:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
   19c98:	07da      	lsls	r2, r3, #31
   19c9a:	d408      	bmi.n	19cae <generic_hfclk_start+0x32>
	__asm__ volatile(
   19c9c:	f381 8811 	msr	BASEPRI, r1
   19ca0:	f3bf 8f6f 	isb	sy
}
   19ca4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   19ca8:	2001      	movs	r0, #1
   19caa:	f002 bf3b 	b.w	1cb24 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   19cae:	4b0a      	ldr	r3, [pc, #40]	; (19cd8 <generic_hfclk_start+0x5c>)
   19cb0:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   19cb4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
   19cb8:	07d3      	lsls	r3, r2, #31
   19cba:	d5ef      	bpl.n	19c9c <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
   19cbc:	4807      	ldr	r0, [pc, #28]	; (19cdc <generic_hfclk_start+0x60>)
   19cbe:	f00e f836 	bl	27d2e <set_on_state>
   19cc2:	f381 8811 	msr	BASEPRI, r1
   19cc6:	f3bf 8f6f 	isb	sy
}
   19cca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
   19cce:	2000      	movs	r0, #0
   19cd0:	f7ff bf80 	b.w	19bd4 <clkstarted_handle.constprop.0>
   19cd4:	200212f4 	.word	0x200212f4
   19cd8:	40005000 	.word	0x40005000
   19cdc:	200212cc 	.word	0x200212cc

00019ce0 <api_blocking_start>:
{
   19ce0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   19ce2:	2200      	movs	r2, #0
   19ce4:	2301      	movs	r3, #1
   19ce6:	e9cd 2302 	strd	r2, r3, [sp, #8]
   19cea:	ab04      	add	r3, sp, #16
   19cec:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   19cf0:	4a09      	ldr	r2, [pc, #36]	; (19d18 <api_blocking_start+0x38>)
   19cf2:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   19cf4:	f8cd d000 	str.w	sp, [sp]
   19cf8:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   19cfc:	f00e f85a 	bl	27db4 <api_start>
	if (err < 0) {
   19d00:	2800      	cmp	r0, #0
   19d02:	db05      	blt.n	19d10 <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
   19d04:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   19d08:	2300      	movs	r3, #0
   19d0a:	4668      	mov	r0, sp
   19d0c:	f006 f8c8 	bl	1fea0 <z_impl_k_sem_take>
}
   19d10:	b007      	add	sp, #28
   19d12:	f85d fb04 	ldr.w	pc, [sp], #4
   19d16:	bf00      	nop
   19d18:	00027df3 	.word	0x00027df3

00019d1c <generic_hfclk_stop>:
{
   19d1c:	b510      	push	{r4, lr}
	__asm__ volatile(
   19d1e:	f04f 0320 	mov.w	r3, #32
   19d22:	f3ef 8411 	mrs	r4, BASEPRI
   19d26:	f383 8812 	msr	BASEPRI_MAX, r3
   19d2a:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
   19d2e:	4a07      	ldr	r2, [pc, #28]	; (19d4c <generic_hfclk_stop+0x30>)
   19d30:	6813      	ldr	r3, [r2, #0]
   19d32:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
   19d36:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
   19d38:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
   19d3a:	d402      	bmi.n	19d42 <generic_hfclk_stop+0x26>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
   19d3c:	2001      	movs	r0, #1
   19d3e:	f002 ff6f 	bl	1cc20 <nrfx_clock_stop>
	__asm__ volatile(
   19d42:	f384 8811 	msr	BASEPRI, r4
   19d46:	f3bf 8f6f 	isb	sy
}
   19d4a:	bd10      	pop	{r4, pc}
   19d4c:	200212f4 	.word	0x200212f4

00019d50 <z_nrf_clock_control_lf_on>:
{
   19d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   19d54:	2201      	movs	r2, #1
   19d56:	4606      	mov	r6, r0
   19d58:	4941      	ldr	r1, [pc, #260]	; (19e60 <z_nrf_clock_control_lf_on+0x110>)
   19d5a:	e8d1 3fef 	ldaex	r3, [r1]
   19d5e:	e8c1 2fe0 	stlex	r0, r2, [r1]
   19d62:	2800      	cmp	r0, #0
   19d64:	d1f9      	bne.n	19d5a <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
   19d66:	b9a3      	cbnz	r3, 19d92 <z_nrf_clock_control_lf_on+0x42>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
   19d68:	493e      	ldr	r1, [pc, #248]	; (19e64 <z_nrf_clock_control_lf_on+0x114>)
		err = onoff_request(mgr, &cli);
   19d6a:	483f      	ldr	r0, [pc, #252]	; (19e68 <z_nrf_clock_control_lf_on+0x118>)
   19d6c:	604b      	str	r3, [r1, #4]
   19d6e:	60cb      	str	r3, [r1, #12]
   19d70:	608a      	str	r2, [r1, #8]
   19d72:	f7f3 fae3 	bl	d33c <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
   19d76:	2800      	cmp	r0, #0
   19d78:	da0b      	bge.n	19d92 <z_nrf_clock_control_lf_on+0x42>
   19d7a:	493c      	ldr	r1, [pc, #240]	; (19e6c <z_nrf_clock_control_lf_on+0x11c>)
   19d7c:	f44f 730c 	mov.w	r3, #560	; 0x230
   19d80:	4a3b      	ldr	r2, [pc, #236]	; (19e70 <z_nrf_clock_control_lf_on+0x120>)
   19d82:	483c      	ldr	r0, [pc, #240]	; (19e74 <z_nrf_clock_control_lf_on+0x124>)
   19d84:	f00a ffaf 	bl	24ce6 <assert_print>
   19d88:	f44f 710c 	mov.w	r1, #560	; 0x230
		__ASSERT_NO_MSG(false);
   19d8c:	4838      	ldr	r0, [pc, #224]	; (19e70 <z_nrf_clock_control_lf_on+0x120>)
   19d8e:	f00a ffa3 	bl	24cd8 <assert_post_action>
	switch (start_mode) {
   19d92:	b35e      	cbz	r6, 19dec <z_nrf_clock_control_lf_on+0x9c>
   19d94:	1e73      	subs	r3, r6, #1
   19d96:	2b01      	cmp	r3, #1
   19d98:	d858      	bhi.n	19e4c <z_nrf_clock_control_lf_on+0xfc>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
   19d9a:	2e01      	cmp	r6, #1
   19d9c:	d106      	bne.n	19dac <z_nrf_clock_control_lf_on+0x5c>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   19d9e:	4b36      	ldr	r3, [pc, #216]	; (19e78 <z_nrf_clock_control_lf_on+0x128>)
   19da0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
   19da4:	f003 0303 	and.w	r3, r3, #3
   19da8:	2b02      	cmp	r3, #2
   19daa:	d01f      	beq.n	19dec <z_nrf_clock_control_lf_on+0x9c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   19dac:	f00f fafc 	bl	293a8 <k_is_in_isr>
   19db0:	4605      	mov	r5, r0
   19db2:	b9e8      	cbnz	r0, 19df0 <z_nrf_clock_control_lf_on+0xa0>
	return !z_sys_post_kernel;
   19db4:	4b31      	ldr	r3, [pc, #196]	; (19e7c <z_nrf_clock_control_lf_on+0x12c>)
   19db6:	781b      	ldrb	r3, [r3, #0]
   19db8:	b1d3      	cbz	r3, 19df0 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENCLR = mask;
   19dba:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
   19dbc:	4607      	mov	r7, r0
   19dbe:	4b2e      	ldr	r3, [pc, #184]	; (19e78 <z_nrf_clock_control_lf_on+0x128>)
   19dc0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   19dc4:	4c2c      	ldr	r4, [pc, #176]	; (19e78 <z_nrf_clock_control_lf_on+0x128>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   19dc6:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 19e80 <z_nrf_clock_control_lf_on+0x130>
   19dca:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   19dce:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
   19dd2:	03d2      	lsls	r2, r2, #15
   19dd4:	d516      	bpl.n	19e04 <z_nrf_clock_control_lf_on+0xb4>
	while (!(nrfx_clock_is_running(d, (void *)&type)
   19dd6:	f003 0303 	and.w	r3, r3, #3
   19dda:	2b02      	cmp	r3, #2
   19ddc:	d001      	beq.n	19de2 <z_nrf_clock_control_lf_on+0x92>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
   19dde:	2e01      	cmp	r6, #1
   19de0:	d110      	bne.n	19e04 <z_nrf_clock_control_lf_on+0xb4>
	if (isr_mode) {
   19de2:	b375      	cbz	r5, 19e42 <z_nrf_clock_control_lf_on+0xf2>
   19de4:	f387 8811 	msr	BASEPRI, r7
   19de8:	f3bf 8f6f 	isb	sy
}
   19dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
   19df0:	f04f 0320 	mov.w	r3, #32
   19df4:	f3ef 8711 	mrs	r7, BASEPRI
   19df8:	f383 8812 	msr	BASEPRI_MAX, r3
   19dfc:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   19e00:	2501      	movs	r5, #1
   19e02:	e7df      	b.n	19dc4 <z_nrf_clock_control_lf_on+0x74>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
   19e04:	b1c5      	cbz	r5, 19e38 <z_nrf_clock_control_lf_on+0xe8>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
   19e06:	4638      	mov	r0, r7
   19e08:	f7f6 f924 	bl	10054 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
   19e0c:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
   19e10:	b2db      	uxtb	r3, r3
   19e12:	2b01      	cmp	r3, #1
   19e14:	d1d9      	bne.n	19dca <z_nrf_clock_control_lf_on+0x7a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   19e16:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
   19e1a:	2a00      	cmp	r2, #0
   19e1c:	d0d5      	beq.n	19dca <z_nrf_clock_control_lf_on+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19e1e:	2200      	movs	r2, #0
   19e20:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
   19e24:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
   19e28:	2202      	movs	r2, #2
   19e2a:	f8c4 2518 	str.w	r2, [r4, #1304]	; 0x518
   19e2e:	2220      	movs	r2, #32
   19e30:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   19e34:	60a3      	str	r3, [r4, #8]
}
   19e36:	e7c8      	b.n	19dca <z_nrf_clock_control_lf_on+0x7a>
	return z_impl_k_sleep(timeout);
   19e38:	2100      	movs	r1, #0
   19e3a:	2021      	movs	r0, #33	; 0x21
   19e3c:	f007 fee0 	bl	21c00 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
   19e40:	e7e4      	b.n	19e0c <z_nrf_clock_control_lf_on+0xbc>
    p_reg->INTENSET = mask;
   19e42:	2202      	movs	r2, #2
   19e44:	4b0c      	ldr	r3, [pc, #48]	; (19e78 <z_nrf_clock_control_lf_on+0x128>)
   19e46:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   19e4a:	e7cf      	b.n	19dec <z_nrf_clock_control_lf_on+0x9c>
		__ASSERT_NO_MSG(false);
   19e4c:	490d      	ldr	r1, [pc, #52]	; (19e84 <z_nrf_clock_control_lf_on+0x134>)
   19e4e:	f240 2342 	movw	r3, #578	; 0x242
   19e52:	4a07      	ldr	r2, [pc, #28]	; (19e70 <z_nrf_clock_control_lf_on+0x120>)
   19e54:	4807      	ldr	r0, [pc, #28]	; (19e74 <z_nrf_clock_control_lf_on+0x124>)
   19e56:	f00a ff46 	bl	24ce6 <assert_print>
   19e5a:	f240 2142 	movw	r1, #578	; 0x242
   19e5e:	e795      	b.n	19d8c <z_nrf_clock_control_lf_on+0x3c>
   19e60:	20021240 	.word	0x20021240
   19e64:	20021230 	.word	0x20021230
   19e68:	20021264 	.word	0x20021264
   19e6c:	0002c8f0 	.word	0x0002c8f0
   19e70:	0002f4c8 	.word	0x0002f4c8
   19e74:	0002b6a9 	.word	0x0002b6a9
   19e78:	40005000 	.word	0x40005000
   19e7c:	2002228f 	.word	0x2002228f
   19e80:	e000e100 	.word	0xe000e100
   19e84:	00030f1d 	.word	0x00030f1d

00019e88 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
   19e88:	b508      	push	{r3, lr}
   19e8a:	4807      	ldr	r0, [pc, #28]	; (19ea8 <uart_console_init+0x20>)
   19e8c:	f00f fa4f 	bl	2932e <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
   19e90:	b138      	cbz	r0, 19ea2 <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
   19e92:	4806      	ldr	r0, [pc, #24]	; (19eac <uart_console_init+0x24>)
   19e94:	f7f7 f866 	bl	10f64 <__stdout_hook_install>
	__printk_hook_install(console_out);
   19e98:	4804      	ldr	r0, [pc, #16]	; (19eac <uart_console_init+0x24>)
   19e9a:	f7f2 fecd 	bl	cc38 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
   19e9e:	2000      	movs	r0, #0
}
   19ea0:	bd08      	pop	{r3, pc}
		return -ENODEV;
   19ea2:	f06f 0012 	mvn.w	r0, #18
   19ea6:	e7fb      	b.n	19ea0 <uart_console_init+0x18>
   19ea8:	0002a1a8 	.word	0x0002a1a8
   19eac:	00019eb1 	.word	0x00019eb1

00019eb0 <console_out>:
	if ('\n' == c) {
   19eb0:	280a      	cmp	r0, #10
{
   19eb2:	b538      	push	{r3, r4, r5, lr}
   19eb4:	4604      	mov	r4, r0
   19eb6:	4d07      	ldr	r5, [pc, #28]	; (19ed4 <console_out+0x24>)
	if ('\n' == c) {
   19eb8:	d104      	bne.n	19ec4 <console_out+0x14>
	api->poll_out(dev, out_char);
   19eba:	68ab      	ldr	r3, [r5, #8]
   19ebc:	210d      	movs	r1, #13
   19ebe:	4628      	mov	r0, r5
   19ec0:	69db      	ldr	r3, [r3, #28]
   19ec2:	4798      	blx	r3
   19ec4:	68ab      	ldr	r3, [r5, #8]
   19ec6:	4803      	ldr	r0, [pc, #12]	; (19ed4 <console_out+0x24>)
   19ec8:	69db      	ldr	r3, [r3, #28]
   19eca:	b2e1      	uxtb	r1, r4
   19ecc:	4798      	blx	r3
}
   19ece:	4620      	mov	r0, r4
   19ed0:	bd38      	pop	{r3, r4, r5, pc}
   19ed2:	bf00      	nop
   19ed4:	0002a1a8 	.word	0x0002a1a8

00019ed8 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
   19ed8:	b510      	push	{r4, lr}
	return port->data;
   19eda:	6903      	ldr	r3, [r0, #16]
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
   19edc:	b961      	cbnz	r1, 19ef8 <gpio_nrfx_manage_callback+0x20>
   19ede:	4920      	ldr	r1, [pc, #128]	; (19f60 <gpio_nrfx_manage_callback+0x88>)
   19ee0:	232a      	movs	r3, #42	; 0x2a
   19ee2:	4a20      	ldr	r2, [pc, #128]	; (19f64 <gpio_nrfx_manage_callback+0x8c>)
   19ee4:	4820      	ldr	r0, [pc, #128]	; (19f68 <gpio_nrfx_manage_callback+0x90>)
   19ee6:	f00a fefe 	bl	24ce6 <assert_print>
   19eea:	4820      	ldr	r0, [pc, #128]	; (19f6c <gpio_nrfx_manage_callback+0x94>)
   19eec:	f00a fefb 	bl	24ce6 <assert_print>
   19ef0:	212a      	movs	r1, #42	; 0x2a
	__ASSERT(callback->handler, "No callback handler!");
   19ef2:	481c      	ldr	r0, [pc, #112]	; (19f64 <gpio_nrfx_manage_callback+0x8c>)
   19ef4:	f00a fef0 	bl	24cd8 <assert_post_action>
   19ef8:	6848      	ldr	r0, [r1, #4]
   19efa:	b950      	cbnz	r0, 19f12 <gpio_nrfx_manage_callback+0x3a>
   19efc:	491c      	ldr	r1, [pc, #112]	; (19f70 <gpio_nrfx_manage_callback+0x98>)
   19efe:	232b      	movs	r3, #43	; 0x2b
   19f00:	4a18      	ldr	r2, [pc, #96]	; (19f64 <gpio_nrfx_manage_callback+0x8c>)
   19f02:	4819      	ldr	r0, [pc, #100]	; (19f68 <gpio_nrfx_manage_callback+0x90>)
   19f04:	f00a feef 	bl	24ce6 <assert_print>
   19f08:	481a      	ldr	r0, [pc, #104]	; (19f74 <gpio_nrfx_manage_callback+0x9c>)
   19f0a:	f00a feec 	bl	24ce6 <assert_print>
   19f0e:	212b      	movs	r1, #43	; 0x2b
   19f10:	e7ef      	b.n	19ef2 <gpio_nrfx_manage_callback+0x1a>
	return list->head;
   19f12:	6858      	ldr	r0, [r3, #4]

	if (!sys_slist_is_empty(callbacks)) {
   19f14:	b1f8      	cbz	r0, 19f56 <gpio_nrfx_manage_callback+0x7e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19f16:	4288      	cmp	r0, r1
   19f18:	d119      	bne.n	19f4e <gpio_nrfx_manage_callback+0x76>
Z_GENLIST_REMOVE(slist, snode)
   19f1a:	689c      	ldr	r4, [r3, #8]
	return node->next;
   19f1c:	6808      	ldr	r0, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   19f1e:	42a1      	cmp	r1, r4
	list->head = node;
   19f20:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
   19f22:	d100      	bne.n	19f26 <gpio_nrfx_manage_callback+0x4e>
	list->tail = node;
   19f24:	6098      	str	r0, [r3, #8]
	parent->next = child;
   19f26:	2000      	movs	r0, #0
   19f28:	6008      	str	r0, [r1, #0]
		}
	} else if (!set) {
		return -EINVAL;
	}

	if (set) {
   19f2a:	b12a      	cbz	r2, 19f38 <gpio_nrfx_manage_callback+0x60>
	return list->head;
   19f2c:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
   19f2e:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
   19f30:	689a      	ldr	r2, [r3, #8]
	list->head = node;
   19f32:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
   19f34:	b902      	cbnz	r2, 19f38 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
   19f36:	6099      	str	r1, [r3, #8]
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
   19f38:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
   19f3a:	e010      	b.n	19f5e <gpio_nrfx_manage_callback+0x86>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19f3c:	4281      	cmp	r1, r0
   19f3e:	d106      	bne.n	19f4e <gpio_nrfx_manage_callback+0x76>
	return node->next;
   19f40:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
   19f42:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
   19f44:	6898      	ldr	r0, [r3, #8]
   19f46:	4281      	cmp	r1, r0
   19f48:	d1ed      	bne.n	19f26 <gpio_nrfx_manage_callback+0x4e>
	list->tail = node;
   19f4a:	609c      	str	r4, [r3, #8]
}
   19f4c:	e7eb      	b.n	19f26 <gpio_nrfx_manage_callback+0x4e>
	return node->next;
   19f4e:	4604      	mov	r4, r0
   19f50:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19f52:	2800      	cmp	r0, #0
   19f54:	d1f2      	bne.n	19f3c <gpio_nrfx_manage_callback+0x64>
			if (!set) {
   19f56:	2a00      	cmp	r2, #0
   19f58:	d1e8      	bne.n	19f2c <gpio_nrfx_manage_callback+0x54>
				return -EINVAL;
   19f5a:	f06f 0015 	mvn.w	r0, #21
				     callback, set);
}
   19f5e:	bd10      	pop	{r4, pc}
   19f60:	0002bda1 	.word	0x0002bda1
   19f64:	0002f563 	.word	0x0002f563
   19f68:	0002b6a9 	.word	0x0002b6a9
   19f6c:	0002f59f 	.word	0x0002f59f
   19f70:	0002f5ae 	.word	0x0002f5ae
   19f74:	0002f5c0 	.word	0x0002f5c0

00019f78 <gpio_nrfx_pin_interrupt_configure>:
{
   19f78:	b530      	push	{r4, r5, lr}
	return port->config;
   19f7a:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   19f7c:	f001 041f 	and.w	r4, r1, #31
   19f80:	7b05      	ldrb	r5, [r0, #12]
	if (mode == GPIO_INT_MODE_DISABLED) {
   19f82:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
   19f86:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   19f88:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
   19f8c:	d105      	bne.n	19f9a <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
   19f8e:	4620      	mov	r0, r4
   19f90:	f003 f990 	bl	1d2b4 <nrfx_gpiote_trigger_disable>
		return 0;
   19f94:	2000      	movs	r0, #0
}
   19f96:	b005      	add	sp, #20
   19f98:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
   19f9a:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
   19f9c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
   19fa0:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
   19fa4:	d114      	bne.n	19fd0 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
   19fa6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
   19faa:	bf0c      	ite	eq
   19fac:	2304      	moveq	r3, #4
   19fae:	2305      	movne	r3, #5
   19fb0:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   19fb4:	2300      	movs	r3, #0
   19fb6:	4620      	mov	r0, r4
   19fb8:	4619      	mov	r1, r3
   19fba:	aa02      	add	r2, sp, #8
   19fbc:	f002 ff84 	bl	1cec8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   19fc0:	4b2a      	ldr	r3, [pc, #168]	; (1a06c <gpio_nrfx_pin_interrupt_configure+0xf4>)
   19fc2:	4298      	cmp	r0, r3
   19fc4:	d14f      	bne.n	1a066 <gpio_nrfx_pin_interrupt_configure+0xee>
	nrfx_gpiote_trigger_enable(abs_pin, true);
   19fc6:	2101      	movs	r1, #1
   19fc8:	4620      	mov	r0, r4
   19fca:	f003 f909 	bl	1d1e0 <nrfx_gpiote_trigger_enable>
	return 0;
   19fce:	e7e1      	b.n	19f94 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   19fd0:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
   19fd4:	d024      	beq.n	1a020 <gpio_nrfx_pin_interrupt_configure+0xa8>
   19fd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
   19fda:	bf14      	ite	ne
   19fdc:	2301      	movne	r3, #1
   19fde:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
   19fe0:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
   19fe4:	6883      	ldr	r3, [r0, #8]
   19fe6:	40cb      	lsrs	r3, r1
   19fe8:	07d8      	lsls	r0, r3, #31
   19fea:	d4e3      	bmi.n	19fb4 <gpio_nrfx_pin_interrupt_configure+0x3c>
   19fec:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
   19ff0:	d1e0      	bne.n	19fb4 <gpio_nrfx_pin_interrupt_configure+0x3c>
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
   19ff2:	0962      	lsrs	r2, r4, #5
   19ff4:	f004 031f 	and.w	r3, r4, #31
   19ff8:	d014      	beq.n	1a024 <gpio_nrfx_pin_interrupt_configure+0xac>
   19ffa:	2a01      	cmp	r2, #1
   19ffc:	d104      	bne.n	1a008 <gpio_nrfx_pin_interrupt_configure+0x90>
#endif
    }

    pin_number &= 0x1F;

    return (mask & (1UL << pin_number)) ? true : false;
   19ffe:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1a002:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1a004:	07d1      	lsls	r1, r2, #31
   1a006:	d414      	bmi.n	1a032 <gpio_nrfx_pin_interrupt_configure+0xba>
   1a008:	4919      	ldr	r1, [pc, #100]	; (1a070 <gpio_nrfx_pin_interrupt_configure+0xf8>)
   1a00a:	481a      	ldr	r0, [pc, #104]	; (1a074 <gpio_nrfx_pin_interrupt_configure+0xfc>)
   1a00c:	f240 2347 	movw	r3, #583	; 0x247
   1a010:	4a19      	ldr	r2, [pc, #100]	; (1a078 <gpio_nrfx_pin_interrupt_configure+0x100>)
   1a012:	f00a fe68 	bl	24ce6 <assert_print>
   1a016:	f240 2147 	movw	r1, #583	; 0x247
   1a01a:	4817      	ldr	r0, [pc, #92]	; (1a078 <gpio_nrfx_pin_interrupt_configure+0x100>)
   1a01c:	f00a fe5c 	bl	24cd8 <assert_post_action>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   1a020:	2303      	movs	r3, #3
   1a022:	e7dd      	b.n	19fe0 <gpio_nrfx_pin_interrupt_configure+0x68>
    return (mask & (1UL << pin_number)) ? true : false;
   1a024:	f04f 32ff 	mov.w	r2, #4294967295
   1a028:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1a02a:	07d2      	lsls	r2, r2, #31
   1a02c:	d5ec      	bpl.n	1a008 <gpio_nrfx_pin_interrupt_configure+0x90>
        case 0: return NRF_P0;
   1a02e:	4a13      	ldr	r2, [pc, #76]	; (1a07c <gpio_nrfx_pin_interrupt_configure+0x104>)
   1a030:	e000      	b.n	1a034 <gpio_nrfx_pin_interrupt_configure+0xbc>
        case 1: return NRF_P1;
   1a032:	4a13      	ldr	r2, [pc, #76]	; (1a080 <gpio_nrfx_pin_interrupt_configure+0x108>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
   1a034:	3380      	adds	r3, #128	; 0x80
   1a036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
   1a03a:	07db      	lsls	r3, r3, #31
   1a03c:	d4ba      	bmi.n	19fb4 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
   1a03e:	f10d 0507 	add.w	r5, sp, #7
   1a042:	4629      	mov	r1, r5
   1a044:	4620      	mov	r0, r4
   1a046:	f003 f865 	bl	1d114 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
   1a04a:	4b0e      	ldr	r3, [pc, #56]	; (1a084 <gpio_nrfx_pin_interrupt_configure+0x10c>)
   1a04c:	4298      	cmp	r0, r3
   1a04e:	d001      	beq.n	1a054 <gpio_nrfx_pin_interrupt_configure+0xdc>
		trigger_config.p_in_channel = &ch;
   1a050:	9503      	str	r5, [sp, #12]
   1a052:	e7af      	b.n	19fb4 <gpio_nrfx_pin_interrupt_configure+0x3c>
			err = nrfx_gpiote_channel_alloc(&ch);
   1a054:	4628      	mov	r0, r5
   1a056:	f003 f8bd 	bl	1d1d4 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
   1a05a:	4b04      	ldr	r3, [pc, #16]	; (1a06c <gpio_nrfx_pin_interrupt_configure+0xf4>)
   1a05c:	4298      	cmp	r0, r3
   1a05e:	d0f7      	beq.n	1a050 <gpio_nrfx_pin_interrupt_configure+0xd8>
				return -ENOMEM;
   1a060:	f06f 000b 	mvn.w	r0, #11
   1a064:	e797      	b.n	19f96 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
   1a066:	f06f 0015 	mvn.w	r0, #21
   1a06a:	e794      	b.n	19f96 <gpio_nrfx_pin_interrupt_configure+0x1e>
   1a06c:	0bad0000 	.word	0x0bad0000
   1a070:	0002f60a 	.word	0x0002f60a
   1a074:	0002b6a9 	.word	0x0002b6a9
   1a078:	0002f5d7 	.word	0x0002f5d7
   1a07c:	40842500 	.word	0x40842500
   1a080:	40842800 	.word	0x40842800
   1a084:	0bad0004 	.word	0x0bad0004

0001a088 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
   1a088:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
   1a08a:	f003 f893 	bl	1d1b4 <nrfx_gpiote_is_init>
   1a08e:	4604      	mov	r4, r0
   1a090:	b968      	cbnz	r0, 1a0ae <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
   1a092:	f003 f867 	bl	1d164 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
   1a096:	4b08      	ldr	r3, [pc, #32]	; (1a0b8 <gpio_nrfx_init+0x30>)
   1a098:	4298      	cmp	r0, r3
   1a09a:	d10a      	bne.n	1a0b2 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
   1a09c:	4621      	mov	r1, r4
   1a09e:	4807      	ldr	r0, [pc, #28]	; (1a0bc <gpio_nrfx_init+0x34>)
   1a0a0:	f003 f832 	bl	1d108 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
   1a0a4:	4622      	mov	r2, r4
   1a0a6:	2105      	movs	r1, #5
   1a0a8:	202f      	movs	r0, #47	; 0x2f
   1a0aa:	f7f6 f85d 	bl	10168 <z_arm_irq_priority_set>
		return 0;
   1a0ae:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
   1a0b0:	bd10      	pop	{r4, pc}
		return -EIO;
   1a0b2:	f06f 0004 	mvn.w	r0, #4
   1a0b6:	e7fb      	b.n	1a0b0 <gpio_nrfx_init+0x28>
   1a0b8:	0bad0000 	.word	0x0bad0000
   1a0bc:	0001a0c1 	.word	0x0001a0c1

0001a0c0 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   1a0c0:	0942      	lsrs	r2, r0, #5
{
   1a0c2:	4603      	mov	r3, r0
   1a0c4:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   1a0c6:	d002      	beq.n	1a0ce <nrfx_gpio_handler+0xe>
   1a0c8:	2a01      	cmp	r2, #1
   1a0ca:	d01e      	beq.n	1a10a <nrfx_gpio_handler+0x4a>
}
   1a0cc:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   1a0ce:	4e14      	ldr	r6, [pc, #80]	; (1a120 <nrfx_gpio_handler+0x60>)
	gpio_fire_callbacks(list, port, BIT(pin));
   1a0d0:	6932      	ldr	r2, [r6, #16]
   1a0d2:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   1a0d4:	2900      	cmp	r1, #0
   1a0d6:	d0f9      	beq.n	1a0cc <nrfx_gpio_handler+0xc>
   1a0d8:	2501      	movs	r5, #1
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
   1a0da:	f003 031f 	and.w	r3, r3, #31
	return node->next;
   1a0de:	680c      	ldr	r4, [r1, #0]
   1a0e0:	409d      	lsls	r5, r3
   1a0e2:	2900      	cmp	r1, #0
   1a0e4:	d0f2      	beq.n	1a0cc <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
   1a0e6:	688a      	ldr	r2, [r1, #8]
   1a0e8:	402a      	ands	r2, r5
   1a0ea:	d012      	beq.n	1a112 <nrfx_gpio_handler+0x52>
			__ASSERT(cb->handler, "No callback handler!");
   1a0ec:	684b      	ldr	r3, [r1, #4]
   1a0ee:	b973      	cbnz	r3, 1a10e <nrfx_gpio_handler+0x4e>
   1a0f0:	490c      	ldr	r1, [pc, #48]	; (1a124 <nrfx_gpio_handler+0x64>)
   1a0f2:	234d      	movs	r3, #77	; 0x4d
   1a0f4:	4a0c      	ldr	r2, [pc, #48]	; (1a128 <nrfx_gpio_handler+0x68>)
   1a0f6:	480d      	ldr	r0, [pc, #52]	; (1a12c <nrfx_gpio_handler+0x6c>)
   1a0f8:	f00a fdf5 	bl	24ce6 <assert_print>
   1a0fc:	480c      	ldr	r0, [pc, #48]	; (1a130 <nrfx_gpio_handler+0x70>)
   1a0fe:	f00a fdf2 	bl	24ce6 <assert_print>
   1a102:	214d      	movs	r1, #77	; 0x4d
   1a104:	4808      	ldr	r0, [pc, #32]	; (1a128 <nrfx_gpio_handler+0x68>)
   1a106:	f00a fde7 	bl	24cd8 <assert_post_action>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   1a10a:	4e0a      	ldr	r6, [pc, #40]	; (1a134 <nrfx_gpio_handler+0x74>)
   1a10c:	e7e0      	b.n	1a0d0 <nrfx_gpio_handler+0x10>
			cb->handler(port, cb, cb->pin_mask & pins);
   1a10e:	4630      	mov	r0, r6
   1a110:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   1a112:	b11c      	cbz	r4, 1a11c <nrfx_gpio_handler+0x5c>
   1a114:	6823      	ldr	r3, [r4, #0]
   1a116:	4621      	mov	r1, r4
   1a118:	461c      	mov	r4, r3
   1a11a:	e7e2      	b.n	1a0e2 <nrfx_gpio_handler+0x22>
   1a11c:	4623      	mov	r3, r4
   1a11e:	e7fa      	b.n	1a116 <nrfx_gpio_handler+0x56>
   1a120:	0002a148 	.word	0x0002a148
   1a124:	00030339 	.word	0x00030339
   1a128:	0002f563 	.word	0x0002f563
   1a12c:	0002b6a9 	.word	0x0002b6a9
   1a130:	0002f5c0 	.word	0x0002f5c0
   1a134:	0002a130 	.word	0x0002a130

0001a138 <gpio_nrfx_pin_configure>:
{
   1a138:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
   1a13c:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   1a140:	f001 051f 	and.w	r5, r1, #31
   1a144:	f898 300c 	ldrb.w	r3, [r8, #12]
{
   1a148:	4614      	mov	r4, r2
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   1a14a:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
   1a14e:	460f      	mov	r7, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
   1a150:	4628      	mov	r0, r5
   1a152:	f10d 0103 	add.w	r1, sp, #3
   1a156:	f002 ffdd 	bl	1d114 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
   1a15a:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
   1a15e:	4606      	mov	r6, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
   1a160:	d115      	bne.n	1a18e <gpio_nrfx_pin_configure+0x56>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
   1a162:	4628      	mov	r0, r5
   1a164:	f003 f8d0 	bl	1d308 <nrfx_gpiote_pin_uninit>
		if (free_ch) {
   1a168:	4b48      	ldr	r3, [pc, #288]	; (1a28c <gpio_nrfx_pin_configure+0x154>)
   1a16a:	429e      	cmp	r6, r3
   1a16c:	d170      	bne.n	1a250 <gpio_nrfx_pin_configure+0x118>
			err = nrfx_gpiote_channel_free(ch);
   1a16e:	f89d 0003 	ldrb.w	r0, [sp, #3]
   1a172:	f003 f829 	bl	1d1c8 <nrfx_gpiote_channel_free>
			__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   1a176:	42b0      	cmp	r0, r6
   1a178:	d06a      	beq.n	1a250 <gpio_nrfx_pin_configure+0x118>
   1a17a:	4945      	ldr	r1, [pc, #276]	; (1a290 <gpio_nrfx_pin_configure+0x158>)
   1a17c:	236a      	movs	r3, #106	; 0x6a
   1a17e:	4a45      	ldr	r2, [pc, #276]	; (1a294 <gpio_nrfx_pin_configure+0x15c>)
   1a180:	4845      	ldr	r0, [pc, #276]	; (1a298 <gpio_nrfx_pin_configure+0x160>)
   1a182:	f00a fdb0 	bl	24ce6 <assert_print>
   1a186:	216a      	movs	r1, #106	; 0x6a
		__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   1a188:	4842      	ldr	r0, [pc, #264]	; (1a294 <gpio_nrfx_pin_configure+0x15c>)
   1a18a:	f00a fda5 	bl	24cd8 <assert_post_action>
	nrfx_gpiote_trigger_config_t trigger_config = {
   1a18e:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   1a190:	4628      	mov	r0, r5
   1a192:	4619      	mov	r1, r3
   1a194:	aa02      	add	r2, sp, #8
	nrfx_gpiote_trigger_config_t trigger_config = {
   1a196:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   1a19a:	f002 fe95 	bl	1cec8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   1a19e:	4b3b      	ldr	r3, [pc, #236]	; (1a28c <gpio_nrfx_pin_configure+0x154>)
   1a1a0:	4298      	cmp	r0, r3
   1a1a2:	d004      	beq.n	1a1ae <gpio_nrfx_pin_configure+0x76>
		return NRF_GPIO_PIN_PULLUP;
   1a1a4:	f06f 0015 	mvn.w	r0, #21
}
   1a1a8:	b004      	add	sp, #16
   1a1aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
   1a1ae:	4286      	cmp	r6, r0
   1a1b0:	d10d      	bne.n	1a1ce <gpio_nrfx_pin_configure+0x96>
		err = nrfx_gpiote_channel_free(ch);
   1a1b2:	f89d 0003 	ldrb.w	r0, [sp, #3]
   1a1b6:	f003 f807 	bl	1d1c8 <nrfx_gpiote_channel_free>
		__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   1a1ba:	42b0      	cmp	r0, r6
   1a1bc:	d007      	beq.n	1a1ce <gpio_nrfx_pin_configure+0x96>
   1a1be:	4934      	ldr	r1, [pc, #208]	; (1a290 <gpio_nrfx_pin_configure+0x158>)
   1a1c0:	237c      	movs	r3, #124	; 0x7c
   1a1c2:	4a34      	ldr	r2, [pc, #208]	; (1a294 <gpio_nrfx_pin_configure+0x15c>)
   1a1c4:	4834      	ldr	r0, [pc, #208]	; (1a298 <gpio_nrfx_pin_configure+0x160>)
   1a1c6:	f00a fd8e 	bl	24ce6 <assert_print>
   1a1ca:	217c      	movs	r1, #124	; 0x7c
   1a1cc:	e7dc      	b.n	1a188 <gpio_nrfx_pin_configure+0x50>
	if (flags & GPIO_OUTPUT) {
   1a1ce:	03a6      	lsls	r6, r4, #14
   1a1d0:	d54c      	bpl.n	1a26c <gpio_nrfx_pin_configure+0x134>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   1a1d2:	f240 3306 	movw	r3, #774	; 0x306
   1a1d6:	4023      	ands	r3, r4
   1a1d8:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
   1a1dc:	d019      	beq.n	1a212 <gpio_nrfx_pin_configure+0xda>
   1a1de:	d80c      	bhi.n	1a1fa <gpio_nrfx_pin_configure+0xc2>
   1a1e0:	2b06      	cmp	r3, #6
   1a1e2:	d017      	beq.n	1a214 <gpio_nrfx_pin_configure+0xdc>
   1a1e4:	d804      	bhi.n	1a1f0 <gpio_nrfx_pin_configure+0xb8>
   1a1e6:	b1ab      	cbz	r3, 1a214 <gpio_nrfx_pin_configure+0xdc>
   1a1e8:	2b02      	cmp	r3, #2
   1a1ea:	d1db      	bne.n	1a1a4 <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_D0S1;
   1a1ec:	2304      	movs	r3, #4
   1a1ee:	e011      	b.n	1a214 <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   1a1f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   1a1f4:	d1d6      	bne.n	1a1a4 <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_H0S1;
   1a1f6:	2301      	movs	r3, #1
   1a1f8:	e00c      	b.n	1a214 <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   1a1fa:	f240 2202 	movw	r2, #514	; 0x202
   1a1fe:	4293      	cmp	r3, r2
   1a200:	d028      	beq.n	1a254 <gpio_nrfx_pin_configure+0x11c>
   1a202:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
   1a206:	d027      	beq.n	1a258 <gpio_nrfx_pin_configure+0x120>
   1a208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   1a20c:	d1ca      	bne.n	1a1a4 <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_S0H1;
   1a20e:	2302      	movs	r3, #2
   1a210:	e000      	b.n	1a214 <gpio_nrfx_pin_configure+0xdc>
		*drive = NRF_GPIO_PIN_H0D1;
   1a212:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
   1a214:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
   1a218:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
   1a21c:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
   1a220:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
   1a222:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLUP;
   1a226:	bf4c      	ite	mi
   1a228:	2303      	movmi	r3, #3
	} else if (flags & GPIO_PULL_DOWN) {
   1a22a:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   1a22e:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
   1a230:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   1a234:	d512      	bpl.n	1a25c <gpio_nrfx_pin_configure+0x124>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
   1a236:	2301      	movs	r3, #1
   1a238:	f8d8 2004 	ldr.w	r2, [r8, #4]
   1a23c:	40bb      	lsls	r3, r7
    p_reg->OUTSET = set_mask;
   1a23e:	6093      	str	r3, [r2, #8]
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
   1a240:	2200      	movs	r2, #0
   1a242:	4628      	mov	r0, r5
   1a244:	a901      	add	r1, sp, #4
   1a246:	f002 fee7 	bl	1d018 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
   1a24a:	4b10      	ldr	r3, [pc, #64]	; (1a28c <gpio_nrfx_pin_configure+0x154>)
   1a24c:	4298      	cmp	r0, r3
   1a24e:	d1a9      	bne.n	1a1a4 <gpio_nrfx_pin_configure+0x6c>
   1a250:	2000      	movs	r0, #0
   1a252:	e7a9      	b.n	1a1a8 <gpio_nrfx_pin_configure+0x70>
		*drive = NRF_GPIO_PIN_D0H1;
   1a254:	2305      	movs	r3, #5
   1a256:	e7dd      	b.n	1a214 <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   1a258:	2303      	movs	r3, #3
   1a25a:	e7db      	b.n	1a214 <gpio_nrfx_pin_configure+0xdc>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
   1a25c:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
   1a25e:	bf41      	itttt	mi
   1a260:	2301      	movmi	r3, #1
   1a262:	f8d8 2004 	ldrmi.w	r2, [r8, #4]
   1a266:	40bb      	lslmi	r3, r7
    p_reg->OUTCLR = clr_mask;
   1a268:	60d3      	strmi	r3, [r2, #12]
}
   1a26a:	e7e9      	b.n	1a240 <gpio_nrfx_pin_configure+0x108>
	if (flags & GPIO_PULL_UP) {
   1a26c:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   1a26e:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
   1a272:	bf4c      	ite	mi
   1a274:	2403      	movmi	r4, #3
	} else if (flags & GPIO_PULL_DOWN) {
   1a276:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   1a27a:	461a      	mov	r2, r3
   1a27c:	4628      	mov	r0, r5
   1a27e:	a901      	add	r1, sp, #4
	nrfx_gpiote_input_config_t input_config = {
   1a280:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   1a284:	f002 fe20 	bl	1cec8 <nrfx_gpiote_input_configure>
   1a288:	e7df      	b.n	1a24a <gpio_nrfx_pin_configure+0x112>
   1a28a:	bf00      	nop
   1a28c:	0bad0000 	.word	0x0bad0000
   1a290:	0002c659 	.word	0x0002c659
   1a294:	0002f62d 	.word	0x0002f62d
   1a298:	0002b6a9 	.word	0x0002b6a9

0001a29c <gpio_pin_set_dt.isra.0>:
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
   1a29c:	4603      	mov	r3, r0
   1a29e:	b510      	push	{r4, lr}
   1a2a0:	460a      	mov	r2, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a2a2:	7919      	ldrb	r1, [r3, #4]
   1a2a4:	2301      	movs	r3, #1
	return gpio_pin_set(spec->port, spec->pin, value);
   1a2a6:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a2a8:	fa03 f101 	lsl.w	r1, r3, r1
   1a2ac:	6843      	ldr	r3, [r0, #4]
	const struct gpio_driver_data *const data =
   1a2ae:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a2b0:	681b      	ldr	r3, [r3, #0]
   1a2b2:	4219      	tst	r1, r3
   1a2b4:	d10e      	bne.n	1a2d4 <gpio_pin_set_dt.isra.0+0x38>
   1a2b6:	490e      	ldr	r1, [pc, #56]	; (1a2f0 <gpio_pin_set_dt.isra.0+0x54>)
   1a2b8:	f240 533d 	movw	r3, #1341	; 0x53d
   1a2bc:	4a0d      	ldr	r2, [pc, #52]	; (1a2f4 <gpio_pin_set_dt.isra.0+0x58>)
   1a2be:	480e      	ldr	r0, [pc, #56]	; (1a2f8 <gpio_pin_set_dt.isra.0+0x5c>)
   1a2c0:	f00a fd11 	bl	24ce6 <assert_print>
   1a2c4:	480d      	ldr	r0, [pc, #52]	; (1a2fc <gpio_pin_set_dt.isra.0+0x60>)
   1a2c6:	f00a fd0e 	bl	24ce6 <assert_print>
   1a2ca:	f240 513d 	movw	r1, #1341	; 0x53d
   1a2ce:	4809      	ldr	r0, [pc, #36]	; (1a2f4 <gpio_pin_set_dt.isra.0+0x58>)
   1a2d0:	f00a fd02 	bl	24cd8 <assert_post_action>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
   1a2d4:	6823      	ldr	r3, [r4, #0]
   1a2d6:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
   1a2d8:	bf18      	it	ne
   1a2da:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
   1a2de:	b122      	cbz	r2, 1a2ea <gpio_pin_set_dt.isra.0+0x4e>
	return api->port_set_bits_raw(port, pins);
   1a2e0:	6883      	ldr	r3, [r0, #8]
   1a2e2:	68db      	ldr	r3, [r3, #12]
}
   1a2e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return api->port_clear_bits_raw(port, pins);
   1a2e8:	4718      	bx	r3
   1a2ea:	6883      	ldr	r3, [r0, #8]
   1a2ec:	691b      	ldr	r3, [r3, #16]
   1a2ee:	e7f9      	b.n	1a2e4 <gpio_pin_set_dt.isra.0+0x48>
   1a2f0:	0002b66b 	.word	0x0002b66b
   1a2f4:	0002b63a 	.word	0x0002b63a
   1a2f8:	0002b6a9 	.word	0x0002b6a9
   1a2fc:	0002b6c6 	.word	0x0002b6c6

0001a300 <spi_nrfx_init>:
}
#endif /* CONFIG_PM_DEVICE */


static int spi_nrfx_init(const struct device *dev)
{
   1a300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct spi_nrfx_config *dev_config = dev->config;
   1a304:	6844      	ldr	r4, [r0, #4]
{
   1a306:	b088      	sub	sp, #32
	struct spi_nrfx_data *dev_data = dev->data;
	int err;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1a308:	6aa6      	ldr	r6, [r4, #40]	; 0x28
	struct spi_nrfx_data *dev_data = dev->data;
   1a30a:	6905      	ldr	r5, [r0, #16]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
   1a30c:	2100      	movs	r1, #0
   1a30e:	4630      	mov	r0, r6
   1a310:	aa07      	add	r2, sp, #28
   1a312:	f00e f900 	bl	28516 <pinctrl_lookup_state>
	if (ret < 0) {
   1a316:	2800      	cmp	r0, #0
   1a318:	db2a      	blt.n	1a370 <spi_nrfx_init+0x70>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
   1a31a:	9b07      	ldr	r3, [sp, #28]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1a31c:	6832      	ldr	r2, [r6, #0]
   1a31e:	7919      	ldrb	r1, [r3, #4]
   1a320:	6818      	ldr	r0, [r3, #0]
   1a322:	f00e f90b 	bl	2853c <pinctrl_configure_pins>
	if (err < 0) {
   1a326:	2800      	cmp	r0, #0
   1a328:	db22      	blt.n	1a370 <spi_nrfx_init+0x70>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a32a:	2601      	movs	r6, #1
		return err;
	}
#endif

	dev_config->irq_connect();
   1a32c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1a32e:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
   1a330:	68ac      	ldr	r4, [r5, #8]
   1a332:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
   1a336:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1a33a:	429c      	cmp	r4, r3
   1a33c:	d304      	bcc.n	1a348 <spi_nrfx_init+0x48>
	err = spi_context_cs_configure_all(&dev_data->ctx);
	if (err < 0) {
		return err;
	}

	spi_context_unlock_unconditionally(&dev_data->ctx);
   1a33e:	4628      	mov	r0, r5
   1a340:	f00d fdcb 	bl	27eda <spi_context_unlock_unconditionally>
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
   1a344:	2000      	movs	r0, #0

#ifdef CONFIG_SOC_NRF52832_ALLOW_SPIM_DESPITE_PAN_58
	return anomaly_58_workaround_init(dev);
#else
	return 0;
   1a346:	e013      	b.n	1a370 <spi_nrfx_init+0x70>
		if (!device_is_ready(cs_gpio->port)) {
   1a348:	6820      	ldr	r0, [r4, #0]
   1a34a:	f00e fff0 	bl	2932e <z_device_is_ready>
   1a34e:	4603      	mov	r3, r0
   1a350:	b988      	cbnz	r0, 1a376 <spi_nrfx_init+0x76>
			LOG_ERR("CS GPIO port %s pin %d is not ready",
   1a352:	7922      	ldrb	r2, [r4, #4]
   1a354:	4932      	ldr	r1, [pc, #200]	; (1a420 <spi_nrfx_init+0x120>)
   1a356:	9204      	str	r2, [sp, #16]
   1a358:	6822      	ldr	r2, [r4, #0]
   1a35a:	6812      	ldr	r2, [r2, #0]
   1a35c:	9000      	str	r0, [sp, #0]
   1a35e:	9203      	str	r2, [sp, #12]
   1a360:	4a30      	ldr	r2, [pc, #192]	; (1a424 <spi_nrfx_init+0x124>)
   1a362:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1a366:	2201      	movs	r2, #1
   1a368:	f00d fd85 	bl	27e76 <z_log_msg_runtime_create.constprop.0>
			return -ENODEV;
   1a36c:	f06f 0012 	mvn.w	r0, #18
#endif
}
   1a370:	b008      	add	sp, #32
   1a372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return gpio_pin_configure(spec->port,
   1a376:	6820      	ldr	r0, [r4, #0]
				  spec->pin,
   1a378:	7921      	ldrb	r1, [r4, #4]
				  spec->dt_flags | extra_flags);
   1a37a:	88e3      	ldrh	r3, [r4, #6]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
   1a37c:	f003 0230 	and.w	r2, r3, #48	; 0x30
   1a380:	2a30      	cmp	r2, #48	; 0x30
	struct gpio_driver_data *data =
   1a382:	f8d0 e010 	ldr.w	lr, [r0, #16]
	__unused const struct gpio_driver_config *const cfg =
   1a386:	e9d0 7801 	ldrd	r7, r8, [r0, #4]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
   1a38a:	d10e      	bne.n	1a3aa <spi_nrfx_init+0xaa>
   1a38c:	4926      	ldr	r1, [pc, #152]	; (1a428 <spi_nrfx_init+0x128>)
   1a38e:	f240 23b7 	movw	r3, #695	; 0x2b7
   1a392:	4a26      	ldr	r2, [pc, #152]	; (1a42c <spi_nrfx_init+0x12c>)
   1a394:	4826      	ldr	r0, [pc, #152]	; (1a430 <spi_nrfx_init+0x130>)
   1a396:	f00a fca6 	bl	24ce6 <assert_print>
   1a39a:	4826      	ldr	r0, [pc, #152]	; (1a434 <spi_nrfx_init+0x134>)
   1a39c:	f00a fca3 	bl	24ce6 <assert_print>
   1a3a0:	f240 21b7 	movw	r1, #695	; 0x2b7
	__ASSERT_NO_MSG((flags & GPIO_SINGLE_ENDED) != 0 ||
   1a3a4:	4821      	ldr	r0, [pc, #132]	; (1a42c <spi_nrfx_init+0x12c>)
   1a3a6:	f00a fc97 	bl	24cd8 <assert_post_action>
   1a3aa:	f003 0206 	and.w	r2, r3, #6
   1a3ae:	2a04      	cmp	r2, #4
   1a3b0:	d109      	bne.n	1a3c6 <spi_nrfx_init+0xc6>
   1a3b2:	4921      	ldr	r1, [pc, #132]	; (1a438 <spi_nrfx_init+0x138>)
   1a3b4:	f240 23bf 	movw	r3, #703	; 0x2bf
   1a3b8:	4a1c      	ldr	r2, [pc, #112]	; (1a42c <spi_nrfx_init+0x12c>)
   1a3ba:	481d      	ldr	r0, [pc, #116]	; (1a430 <spi_nrfx_init+0x130>)
   1a3bc:	f00a fc93 	bl	24ce6 <assert_print>
   1a3c0:	f240 21bf 	movw	r1, #703	; 0x2bf
   1a3c4:	e7ee      	b.n	1a3a4 <spi_nrfx_init+0xa4>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a3c6:	683f      	ldr	r7, [r7, #0]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
   1a3c8:	07da      	lsls	r2, r3, #31
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a3ca:	fa06 fc01 	lsl.w	ip, r6, r1
	return gpio_pin_configure(spec->port,
   1a3ce:	bf54      	ite	pl
   1a3d0:	f443 13b0 	orrpl.w	r3, r3, #1441792	; 0x160000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
   1a3d4:	f483 13d0 	eormi.w	r3, r3, #1703936	; 0x1a0000
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a3d8:	ea1c 0f07 	tst.w	ip, r7
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
   1a3dc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a3e0:	d10c      	bne.n	1a3fc <spi_nrfx_init+0xfc>
   1a3e2:	4916      	ldr	r1, [pc, #88]	; (1a43c <spi_nrfx_init+0x13c>)
   1a3e4:	f240 23d2 	movw	r3, #722	; 0x2d2
   1a3e8:	4a10      	ldr	r2, [pc, #64]	; (1a42c <spi_nrfx_init+0x12c>)
   1a3ea:	4811      	ldr	r0, [pc, #68]	; (1a430 <spi_nrfx_init+0x130>)
   1a3ec:	f00a fc7b 	bl	24ce6 <assert_print>
   1a3f0:	4813      	ldr	r0, [pc, #76]	; (1a440 <spi_nrfx_init+0x140>)
   1a3f2:	f00a fc78 	bl	24ce6 <assert_print>
   1a3f6:	f240 21d2 	movw	r1, #722	; 0x2d2
   1a3fa:	e7d3      	b.n	1a3a4 <spi_nrfx_init+0xa4>
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a3fc:	f8de 7000 	ldr.w	r7, [lr]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
   1a400:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a402:	bf4c      	ite	mi
   1a404:	ea4c 0707 	orrmi.w	r7, ip, r7
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
   1a408:	ea27 070c 	bicpl.w	r7, r7, ip
   1a40c:	f8ce 7000 	str.w	r7, [lr]
	return api->pin_configure(port, pin, flags);
   1a410:	f8d8 3000 	ldr.w	r3, [r8]
   1a414:	4798      	blx	r3
		if (ret < 0) {
   1a416:	2800      	cmp	r0, #0
   1a418:	dbaa      	blt.n	1a370 <spi_nrfx_init+0x70>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
   1a41a:	3408      	adds	r4, #8
   1a41c:	e789      	b.n	1a332 <spi_nrfx_init+0x32>
   1a41e:	bf00      	nop
   1a420:	0002a7e8 	.word	0x0002a7e8
   1a424:	0002f671 	.word	0x0002f671
   1a428:	0002b95c 	.word	0x0002b95c
   1a42c:	0002b63a 	.word	0x0002b63a
   1a430:	0002b6a9 	.word	0x0002b6a9
   1a434:	0002b995 	.word	0x0002b995
   1a438:	0002ba59 	.word	0x0002ba59
   1a43c:	0002b66b 	.word	0x0002b66b
   1a440:	0002b6c6 	.word	0x0002b6c6

0001a444 <transfer_next_chunk>:
{
   1a444:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct spi_nrfx_data *dev_data = dev->data;
   1a446:	6904      	ldr	r4, [r0, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a448:	6846      	ldr	r6, [r0, #4]
 * directions have a continuous buffer, i.e. the maximum SPI transfer that
 * can be done with DMA that handles only non-scattered buffers.
 */
static inline size_t spi_context_max_continuous_chunk(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
   1a44a:	6da5      	ldr	r5, [r4, #88]	; 0x58
		return ctx->rx_len;
   1a44c:	6e23      	ldr	r3, [r4, #96]	; 0x60
	if (!ctx->tx_len) {
   1a44e:	b98d      	cbnz	r5, 1a474 <transfer_next_chunk+0x30>
	if (chunk_len > 0) {
   1a450:	2b00      	cmp	r3, #0
   1a452:	d137      	bne.n	1a4c4 <transfer_next_chunk+0x80>
	int error = 0;
   1a454:	461d      	mov	r5, r3
	_spi_context_cs_control(ctx, on, false);
   1a456:	2200      	movs	r2, #0
   1a458:	4620      	mov	r0, r4
   1a45a:	4611      	mov	r1, r2
   1a45c:	f00d fd1b 	bl	27e96 <_spi_context_cs_control>
	ctx->sync_status = status;
   1a460:	6425      	str	r5, [r4, #64]	; 0x40
	z_impl_k_sem_give(sem);
   1a462:	f104 0028 	add.w	r0, r4, #40	; 0x28
   1a466:	f005 fcd7 	bl	1fe18 <z_impl_k_sem_give>
	dev_data->busy = false;
   1a46a:	2300      	movs	r3, #0
   1a46c:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
   1a470:	b004      	add	sp, #16
   1a472:	bd70      	pop	{r4, r5, r6, pc}
		const uint8_t *tx_buf = ctx->tx_buf;
   1a474:	6d61      	ldr	r1, [r4, #84]	; 0x54
	} else if (!ctx->rx_len) {
   1a476:	bb0b      	cbnz	r3, 1a4bc <transfer_next_chunk+0x78>
	return !!(ctx->tx_buf && ctx->tx_len);
   1a478:	bb39      	cbnz	r1, 1a4ca <transfer_next_chunk+0x86>
		if (chunk_len > MAX_CHUNK_LEN) {
   1a47a:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1a47e:	42aa      	cmp	r2, r5
   1a480:	bf28      	it	cs
   1a482:	462a      	movcs	r2, r5
   1a484:	6d63      	ldr	r3, [r4, #84]	; 0x54
		dev_data->chunk_len = chunk_len;
   1a486:	66a2      	str	r2, [r4, #104]	; 0x68
		xfer.p_tx_buffer = tx_buf;
   1a488:	9100      	str	r1, [sp, #0]
   1a48a:	b11b      	cbz	r3, 1a494 <transfer_next_chunk+0x50>
   1a48c:	6da3      	ldr	r3, [r4, #88]	; 0x58
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
   1a48e:	2b00      	cmp	r3, #0
   1a490:	bf18      	it	ne
   1a492:	4613      	movne	r3, r2
   1a494:	9301      	str	r3, [sp, #4]
		xfer.p_rx_buffer = ctx->rx_buf;
   1a496:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   1a498:	9302      	str	r3, [sp, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
   1a49a:	b11b      	cbz	r3, 1a4a4 <transfer_next_chunk+0x60>
   1a49c:	6e23      	ldr	r3, [r4, #96]	; 0x60
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
   1a49e:	2b00      	cmp	r3, #0
   1a4a0:	bf18      	it	ne
   1a4a2:	4613      	movne	r3, r2
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
   1a4a4:	2200      	movs	r2, #0
   1a4a6:	4669      	mov	r1, sp
   1a4a8:	4630      	mov	r0, r6
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
   1a4aa:	9303      	str	r3, [sp, #12]
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
   1a4ac:	f003 fed0 	bl	1e250 <nrfx_spim_xfer>
			if (result == NRFX_SUCCESS) {
   1a4b0:	4b0d      	ldr	r3, [pc, #52]	; (1a4e8 <transfer_next_chunk+0xa4>)
   1a4b2:	4298      	cmp	r0, r3
   1a4b4:	d0dc      	beq.n	1a470 <transfer_next_chunk+0x2c>
			error = -EIO;
   1a4b6:	f06f 0504 	mvn.w	r5, #4
   1a4ba:	e7cc      	b.n	1a456 <transfer_next_chunk+0x12>
		return ctx->tx_len;
	}

	return MIN(ctx->tx_len, ctx->rx_len);
   1a4bc:	429d      	cmp	r5, r3
   1a4be:	bf28      	it	cs
   1a4c0:	461d      	movcs	r5, r3
   1a4c2:	e7d9      	b.n	1a478 <transfer_next_chunk+0x34>
		const uint8_t *tx_buf = ctx->tx_buf;
   1a4c4:	461d      	mov	r5, r3
   1a4c6:	6d61      	ldr	r1, [r4, #84]	; 0x54
	return !!(ctx->tx_buf && ctx->tx_len);
   1a4c8:	e7d7      	b.n	1a47a <transfer_next_chunk+0x36>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   1a4ca:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		if (spi_context_tx_buf_on(ctx) && !nrfx_is_in_ram(tx_buf)) {
   1a4ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1a4d2:	d0d2      	beq.n	1a47a <transfer_next_chunk+0x36>
			if (chunk_len > CONFIG_SPI_NRFX_RAM_BUFFER_SIZE) {
   1a4d4:	2d08      	cmp	r5, #8
   1a4d6:	bf28      	it	cs
   1a4d8:	2508      	movcs	r5, #8
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1a4da:	6f20      	ldr	r0, [r4, #112]	; 0x70
   1a4dc:	462a      	mov	r2, r5
   1a4de:	f00f f968 	bl	297b2 <memcpy>
			tx_buf = dev_data->buffer;
   1a4e2:	6f21      	ldr	r1, [r4, #112]	; 0x70
   1a4e4:	e7c9      	b.n	1a47a <transfer_next_chunk+0x36>
   1a4e6:	bf00      	nop
   1a4e8:	0bad0000 	.word	0x0bad0000

0001a4ec <event_handler>:
{
   1a4ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
   1a4ee:	7803      	ldrb	r3, [r0, #0]
{
   1a4f0:	460c      	mov	r4, r1
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
   1a4f2:	2b00      	cmp	r3, #0
   1a4f4:	d154      	bne.n	1a5a0 <event_handler+0xb4>
	if (!ctx->tx_len) {
   1a4f6:	6da2      	ldr	r2, [r4, #88]	; 0x58
		spi_context_update_tx(&dev_data->ctx, 1, dev_data->chunk_len);
   1a4f8:	6e89      	ldr	r1, [r1, #104]	; 0x68
   1a4fa:	b152      	cbz	r2, 1a512 <event_handler+0x26>
	if (len > ctx->tx_len) {
   1a4fc:	4291      	cmp	r1, r2
   1a4fe:	d91d      	bls.n	1a53c <event_handler+0x50>
		LOG_ERR("Update exceeds current buffer");
   1a500:	4a28      	ldr	r2, [pc, #160]	; (1a5a4 <event_handler+0xb8>)
   1a502:	4618      	mov	r0, r3
   1a504:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a508:	4927      	ldr	r1, [pc, #156]	; (1a5a8 <event_handler+0xbc>)
   1a50a:	2201      	movs	r2, #1
   1a50c:	9300      	str	r3, [sp, #0]
   1a50e:	f00d fcb2 	bl	27e76 <z_log_msg_runtime_create.constprop.0>
	if (!ctx->rx_len) {
   1a512:	6e23      	ldr	r3, [r4, #96]	; 0x60
		spi_context_update_rx(&dev_data->ctx, 1, dev_data->chunk_len);
   1a514:	6ea2      	ldr	r2, [r4, #104]	; 0x68
   1a516:	b15b      	cbz	r3, 1a530 <event_handler+0x44>
	if (len > ctx->rx_len) {
   1a518:	429a      	cmp	r2, r3
   1a51a:	d928      	bls.n	1a56e <event_handler+0x82>
		LOG_ERR("Update exceeds current buffer");
   1a51c:	4b21      	ldr	r3, [pc, #132]	; (1a5a4 <event_handler+0xb8>)
   1a51e:	2201      	movs	r2, #1
   1a520:	9302      	str	r3, [sp, #8]
   1a522:	2300      	movs	r3, #0
   1a524:	4920      	ldr	r1, [pc, #128]	; (1a5a8 <event_handler+0xbc>)
   1a526:	4618      	mov	r0, r3
   1a528:	e9cd 3300 	strd	r3, r3, [sp]
   1a52c:	f00d fca3 	bl	27e76 <z_log_msg_runtime_create.constprop.0>
		transfer_next_chunk(dev_data->dev);
   1a530:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
   1a532:	b004      	add	sp, #16
   1a534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		transfer_next_chunk(dev_data->dev);
   1a538:	f7ff bf84 	b.w	1a444 <transfer_next_chunk>
	ctx->tx_len -= len;
   1a53c:	1a52      	subs	r2, r2, r1
   1a53e:	65a2      	str	r2, [r4, #88]	; 0x58
	if (!ctx->tx_len) {
   1a540:	b97a      	cbnz	r2, 1a562 <event_handler+0x76>
		++ctx->current_tx;
   1a542:	6c63      	ldr	r3, [r4, #68]	; 0x44
			spi_context_get_next_buf(&ctx->current_tx,
   1a544:	f104 0258 	add.w	r2, r4, #88	; 0x58
		++ctx->current_tx;
   1a548:	3308      	adds	r3, #8
   1a54a:	6463      	str	r3, [r4, #68]	; 0x44
		--ctx->tx_count;
   1a54c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
   1a54e:	f104 0148 	add.w	r1, r4, #72	; 0x48
		--ctx->tx_count;
   1a552:	3b01      	subs	r3, #1
   1a554:	64a3      	str	r3, [r4, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
   1a556:	f104 0044 	add.w	r0, r4, #68	; 0x44
   1a55a:	f00d fc79 	bl	27e50 <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
   1a55e:	6560      	str	r0, [r4, #84]	; 0x54
   1a560:	e7d7      	b.n	1a512 <event_handler+0x26>
	} else if (ctx->tx_buf) {
   1a562:	6d63      	ldr	r3, [r4, #84]	; 0x54
   1a564:	2b00      	cmp	r3, #0
   1a566:	d0d4      	beq.n	1a512 <event_handler+0x26>
		ctx->tx_buf += dfs * len;
   1a568:	440b      	add	r3, r1
   1a56a:	6563      	str	r3, [r4, #84]	; 0x54
   1a56c:	e7d1      	b.n	1a512 <event_handler+0x26>
	ctx->rx_len -= len;
   1a56e:	1a9b      	subs	r3, r3, r2
   1a570:	6623      	str	r3, [r4, #96]	; 0x60
	if (!ctx->rx_len) {
   1a572:	b97b      	cbnz	r3, 1a594 <event_handler+0xa8>
		++ctx->current_rx;
   1a574:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
			spi_context_get_next_buf(&ctx->current_rx,
   1a576:	f104 0260 	add.w	r2, r4, #96	; 0x60
		++ctx->current_rx;
   1a57a:	3308      	adds	r3, #8
   1a57c:	64e3      	str	r3, [r4, #76]	; 0x4c
		--ctx->rx_count;
   1a57e:	6d23      	ldr	r3, [r4, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
   1a580:	f104 0150 	add.w	r1, r4, #80	; 0x50
		--ctx->rx_count;
   1a584:	3b01      	subs	r3, #1
   1a586:	6523      	str	r3, [r4, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
   1a588:	f104 004c 	add.w	r0, r4, #76	; 0x4c
   1a58c:	f00d fc60 	bl	27e50 <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
   1a590:	65e0      	str	r0, [r4, #92]	; 0x5c
   1a592:	e7cd      	b.n	1a530 <event_handler+0x44>
	} else if (ctx->rx_buf) {
   1a594:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   1a596:	2b00      	cmp	r3, #0
   1a598:	d0ca      	beq.n	1a530 <event_handler+0x44>
		ctx->rx_buf += dfs * len;
   1a59a:	4413      	add	r3, r2
   1a59c:	65e3      	str	r3, [r4, #92]	; 0x5c
   1a59e:	e7c7      	b.n	1a530 <event_handler+0x44>
}
   1a5a0:	b004      	add	sp, #16
   1a5a2:	bd10      	pop	{r4, pc}
   1a5a4:	0002f695 	.word	0x0002f695
   1a5a8:	0002a7e8 	.word	0x0002a7e8

0001a5ac <spi_nrfx_transceive>:
{
   1a5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a5b0:	469b      	mov	fp, r3
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
   1a5b2:	888b      	ldrh	r3, [r1, #4]
   1a5b4:	460f      	mov	r7, r1
   1a5b6:	0499      	lsls	r1, r3, #18
   1a5b8:	4680      	mov	r8, r0
   1a5ba:	4691      	mov	r9, r2
	struct spi_nrfx_data *dev_data = dev->data;
   1a5bc:	6904      	ldr	r4, [r0, #16]
{
   1a5be:	b08f      	sub	sp, #60	; 0x3c
   1a5c0:	d435      	bmi.n	1a62e <spi_nrfx_transceive+0x82>
	return z_impl_k_sem_take(sem, timeout);
   1a5c2:	f04f 32ff 	mov.w	r2, #4294967295
   1a5c6:	f04f 33ff 	mov.w	r3, #4294967295
   1a5ca:	f104 0010 	add.w	r0, r4, #16
   1a5ce:	f005 fc67 	bl	1fea0 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
   1a5d2:	6067      	str	r7, [r4, #4]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a5d4:	f8d8 3004 	ldr.w	r3, [r8, #4]
	struct spi_nrfx_data *dev_data = dev->data;
   1a5d8:	f8d8 a010 	ldr.w	sl, [r8, #16]
	uint32_t max_freq = dev_config->max_freq;
   1a5dc:	689d      	ldr	r5, [r3, #8]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a5de:	9305      	str	r3, [sp, #20]
	if (dev_data->initialized && spi_context_configured(ctx, spi_cfg)) {
   1a5e0:	f89a 306d 	ldrb.w	r3, [sl, #109]	; 0x6d
   1a5e4:	9306      	str	r3, [sp, #24]
   1a5e6:	b123      	cbz	r3, 1a5f2 <spi_nrfx_transceive+0x46>
   1a5e8:	f8da 3000 	ldr.w	r3, [sl]
   1a5ec:	429f      	cmp	r7, r3
   1a5ee:	f000 80da 	beq.w	1a7a6 <spi_nrfx_transceive+0x1fa>
	if (spi_cfg->operation & SPI_HALF_DUPLEX) {
   1a5f2:	88be      	ldrh	r6, [r7, #4]
   1a5f4:	f416 6300 	ands.w	r3, r6, #2048	; 0x800
   1a5f8:	d020      	beq.n	1a63c <spi_nrfx_transceive+0x90>
		LOG_ERR("Half-duplex not supported");
   1a5fa:	4ba1      	ldr	r3, [pc, #644]	; (1a880 <spi_nrfx_transceive+0x2d4>)
   1a5fc:	2201      	movs	r2, #1
   1a5fe:	9302      	str	r3, [sp, #8]
   1a600:	2300      	movs	r3, #0
   1a602:	49a0      	ldr	r1, [pc, #640]	; (1a884 <spi_nrfx_transceive+0x2d8>)
   1a604:	4618      	mov	r0, r3
   1a606:	e9cd 3300 	strd	r3, r3, [sp]
   1a60a:	f00d fc34 	bl	27e76 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
   1a60e:	f06f 0585 	mvn.w	r5, #133	; 0x85
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
   1a612:	6823      	ldr	r3, [r4, #0]
   1a614:	889b      	ldrh	r3, [r3, #4]
   1a616:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
   1a61a:	d104      	bne.n	1a626 <spi_nrfx_transceive+0x7a>
		ctx->owner = NULL;
   1a61c:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
   1a61e:	f104 0010 	add.w	r0, r4, #16
   1a622:	f005 fbf9 	bl	1fe18 <z_impl_k_sem_give>
}
   1a626:	4628      	mov	r0, r5
   1a628:	b00f      	add	sp, #60	; 0x3c
   1a62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
   1a62e:	69a3      	ldr	r3, [r4, #24]
   1a630:	2b00      	cmp	r3, #0
   1a632:	d1c6      	bne.n	1a5c2 <spi_nrfx_transceive+0x16>
		(k_sem_count_get(&ctx->lock) == 0) &&
   1a634:	6863      	ldr	r3, [r4, #4]
   1a636:	429f      	cmp	r7, r3
   1a638:	d1c3      	bne.n	1a5c2 <spi_nrfx_transceive+0x16>
   1a63a:	e7cb      	b.n	1a5d4 <spi_nrfx_transceive+0x28>
	if (SPI_OP_MODE_GET(spi_cfg->operation) != SPI_OP_MODE_MASTER) {
   1a63c:	f016 0201 	ands.w	r2, r6, #1
   1a640:	d00e      	beq.n	1a660 <spi_nrfx_transceive+0xb4>
		LOG_ERR("Slave mode is not supported on %s", dev->name);
   1a642:	f8d8 2000 	ldr.w	r2, [r8]
   1a646:	4618      	mov	r0, r3
   1a648:	9203      	str	r2, [sp, #12]
   1a64a:	4a8f      	ldr	r2, [pc, #572]	; (1a888 <spi_nrfx_transceive+0x2dc>)
   1a64c:	498d      	ldr	r1, [pc, #564]	; (1a884 <spi_nrfx_transceive+0x2d8>)
   1a64e:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a652:	9300      	str	r3, [sp, #0]
   1a654:	2201      	movs	r2, #1
   1a656:	f00d fc0e 	bl	27e76 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1a65a:	f06f 0515 	mvn.w	r5, #21
   1a65e:	e7d8      	b.n	1a612 <spi_nrfx_transceive+0x66>
	if (spi_cfg->operation & SPI_MODE_LOOP) {
   1a660:	f016 0308 	ands.w	r3, r6, #8
   1a664:	d00a      	beq.n	1a67c <spi_nrfx_transceive+0xd0>
		LOG_ERR("Loopback mode is not supported");
   1a666:	4b89      	ldr	r3, [pc, #548]	; (1a88c <spi_nrfx_transceive+0x2e0>)
   1a668:	9200      	str	r2, [sp, #0]
   1a66a:	e9cd 2301 	strd	r2, r3, [sp, #4]
   1a66e:	4613      	mov	r3, r2
		LOG_ERR("Word sizes other than 8 bits are not supported");
   1a670:	2201      	movs	r2, #1
   1a672:	4618      	mov	r0, r3
   1a674:	4983      	ldr	r1, [pc, #524]	; (1a884 <spi_nrfx_transceive+0x2d8>)
   1a676:	f00d fbfe 	bl	27e76 <z_log_msg_runtime_create.constprop.0>
	if (error == 0) {
   1a67a:	e7ee      	b.n	1a65a <spi_nrfx_transceive+0xae>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
   1a67c:	f3c6 1245 	ubfx	r2, r6, #5, #6
   1a680:	2a08      	cmp	r2, #8
   1a682:	d004      	beq.n	1a68e <spi_nrfx_transceive+0xe2>
		LOG_ERR("Word sizes other than 8 bits are not supported");
   1a684:	4a82      	ldr	r2, [pc, #520]	; (1a890 <spi_nrfx_transceive+0x2e4>)
   1a686:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a68a:	9300      	str	r3, [sp, #0]
   1a68c:	e7f0      	b.n	1a670 <spi_nrfx_transceive+0xc4>
	if (spi_cfg->frequency < 125000) {
   1a68e:	683a      	ldr	r2, [r7, #0]
   1a690:	9207      	str	r2, [sp, #28]
   1a692:	9907      	ldr	r1, [sp, #28]
   1a694:	4a7f      	ldr	r2, [pc, #508]	; (1a894 <spi_nrfx_transceive+0x2e8>)
   1a696:	4291      	cmp	r1, r2
   1a698:	d801      	bhi.n	1a69e <spi_nrfx_transceive+0xf2>
		LOG_ERR("Frequencies lower than 125 kHz are not supported");
   1a69a:	4a7f      	ldr	r2, [pc, #508]	; (1a898 <spi_nrfx_transceive+0x2ec>)
   1a69c:	e7f3      	b.n	1a686 <spi_nrfx_transceive+0xda>
	if (max_freq > 16000000 &&
   1a69e:	4b7f      	ldr	r3, [pc, #508]	; (1a89c <spi_nrfx_transceive+0x2f0>)
   1a6a0:	429d      	cmp	r5, r3
   1a6a2:	d906      	bls.n	1a6b2 <spi_nrfx_transceive+0x106>
                        CLOCK_HFCLKCTRL_HCLK_Msk);
}

NRF_STATIC_INLINE nrf_clock_hfclk_div_t nrf_clock_hfclk_div_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_hfclk_div_t)((p_reg->HFCLKCTRL & CLOCK_HFCLKCTRL_HCLK_Msk)
   1a6a4:	4a7e      	ldr	r2, [pc, #504]	; (1a8a0 <spi_nrfx_transceive+0x2f4>)
   1a6a6:	f8d2 2558 	ldr.w	r2, [r2, #1368]	; 0x558
		max_freq = 16000000;
   1a6aa:	f012 0f03 	tst.w	r2, #3
   1a6ae:	bf18      	it	ne
   1a6b0:	461d      	movne	r5, r3
	config = dev_config->def_config;
   1a6b2:	9b05      	ldr	r3, [sp, #20]
   1a6b4:	f10d 0c20 	add.w	ip, sp, #32
   1a6b8:	f103 0e0c 	add.w	lr, r3, #12
   1a6bc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   1a6c0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a6c4:	9b07      	ldr	r3, [sp, #28]
	config = dev_config->def_config;
   1a6c6:	e89e 0003 	ldmia.w	lr, {r0, r1}
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a6ca:	42ab      	cmp	r3, r5
   1a6cc:	bf28      	it	cs
   1a6ce:	462b      	movcs	r3, r5
   1a6d0:	461d      	mov	r5, r3
	if (frequency < 250000) {
   1a6d2:	4b74      	ldr	r3, [pc, #464]	; (1a8a4 <spi_nrfx_transceive+0x2f8>)
	config = dev_config->def_config;
   1a6d4:	e88c 0003 	stmia.w	ip, {r0, r1}
	if (frequency < 250000) {
   1a6d8:	429d      	cmp	r5, r3
   1a6da:	d946      	bls.n	1a76a <spi_nrfx_transceive+0x1be>
	} else if (frequency < 500000) {
   1a6dc:	4b72      	ldr	r3, [pc, #456]	; (1a8a8 <spi_nrfx_transceive+0x2fc>)
   1a6de:	429d      	cmp	r5, r3
   1a6e0:	d946      	bls.n	1a770 <spi_nrfx_transceive+0x1c4>
	} else if (frequency < 1000000) {
   1a6e2:	4b72      	ldr	r3, [pc, #456]	; (1a8ac <spi_nrfx_transceive+0x300>)
   1a6e4:	429d      	cmp	r5, r3
   1a6e6:	d946      	bls.n	1a776 <spi_nrfx_transceive+0x1ca>
	} else if (frequency < 2000000) {
   1a6e8:	4b71      	ldr	r3, [pc, #452]	; (1a8b0 <spi_nrfx_transceive+0x304>)
   1a6ea:	429d      	cmp	r5, r3
   1a6ec:	d946      	bls.n	1a77c <spi_nrfx_transceive+0x1d0>
	} else if (frequency < 4000000) {
   1a6ee:	4b71      	ldr	r3, [pc, #452]	; (1a8b4 <spi_nrfx_transceive+0x308>)
   1a6f0:	429d      	cmp	r5, r3
   1a6f2:	d946      	bls.n	1a782 <spi_nrfx_transceive+0x1d6>
	} else if (frequency < 8000000) {
   1a6f4:	4b70      	ldr	r3, [pc, #448]	; (1a8b8 <spi_nrfx_transceive+0x30c>)
   1a6f6:	429d      	cmp	r5, r3
   1a6f8:	d346      	bcc.n	1a788 <spi_nrfx_transceive+0x1dc>
	} else if (frequency < 16000000) {
   1a6fa:	4b68      	ldr	r3, [pc, #416]	; (1a89c <spi_nrfx_transceive+0x2f0>)
   1a6fc:	429d      	cmp	r5, r3
   1a6fe:	d346      	bcc.n	1a78e <spi_nrfx_transceive+0x1e2>
		return NRF_SPIM_FREQ_16M;
   1a700:	4b6e      	ldr	r3, [pc, #440]	; (1a8bc <spi_nrfx_transceive+0x310>)
   1a702:	429d      	cmp	r5, r3
   1a704:	bf2c      	ite	cs
   1a706:	f04f 55a0 	movcs.w	r5, #335544320	; 0x14000000
   1a70a:	f04f 6520 	movcc.w	r5, #167772160	; 0xa000000
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
   1a70e:	07b2      	lsls	r2, r6, #30
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a710:	950a      	str	r5, [sp, #40]	; 0x28
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
   1a712:	f006 0304 	and.w	r3, r6, #4
   1a716:	d53d      	bpl.n	1a794 <spi_nrfx_transceive+0x1e8>
			return NRF_SPIM_MODE_2;
   1a718:	2b00      	cmp	r3, #0
   1a71a:	bf14      	ite	ne
   1a71c:	2303      	movne	r3, #3
   1a71e:	2302      	moveq	r3, #2
	config.mode      = get_nrf_spim_mode(spi_cfg->operation);
   1a720:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	if (dev_data->initialized) {
   1a724:	9b06      	ldr	r3, [sp, #24]
	if (operation & SPI_TRANSFER_LSB) {
   1a726:	f3c6 1600 	ubfx	r6, r6, #4, #1
	config.bit_order = get_nrf_spim_bit_order(spi_cfg->operation);
   1a72a:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
	if (dev_data->initialized) {
   1a72e:	b12b      	cbz	r3, 1a73c <spi_nrfx_transceive+0x190>
		nrfx_spim_uninit(&dev_config->spim);
   1a730:	9805      	ldr	r0, [sp, #20]
   1a732:	f003 fd23 	bl	1e17c <nrfx_spim_uninit>
		dev_data->initialized = false;
   1a736:	2300      	movs	r3, #0
   1a738:	f88a 306d 	strb.w	r3, [sl, #109]	; 0x6d
	result = nrfx_spim_init(&dev_config->spim, &config,
   1a73c:	4653      	mov	r3, sl
   1a73e:	4a60      	ldr	r2, [pc, #384]	; (1a8c0 <spi_nrfx_transceive+0x314>)
   1a740:	9805      	ldr	r0, [sp, #20]
   1a742:	a908      	add	r1, sp, #32
   1a744:	f003 fbe8 	bl	1df18 <nrfx_spim_init>
	if (result != NRFX_SUCCESS) {
   1a748:	4b5e      	ldr	r3, [pc, #376]	; (1a8c4 <spi_nrfx_transceive+0x318>)
   1a74a:	4298      	cmp	r0, r3
   1a74c:	d026      	beq.n	1a79c <spi_nrfx_transceive+0x1f0>
		LOG_ERR("Failed to initialize nrfx driver: %08x", result);
   1a74e:	4b5e      	ldr	r3, [pc, #376]	; (1a8c8 <spi_nrfx_transceive+0x31c>)
   1a750:	9003      	str	r0, [sp, #12]
   1a752:	9302      	str	r3, [sp, #8]
   1a754:	2300      	movs	r3, #0
   1a756:	2201      	movs	r2, #1
   1a758:	4618      	mov	r0, r3
   1a75a:	e9cd 3300 	strd	r3, r3, [sp]
   1a75e:	4949      	ldr	r1, [pc, #292]	; (1a884 <spi_nrfx_transceive+0x2d8>)
   1a760:	f00d fb89 	bl	27e76 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   1a764:	f06f 0504 	mvn.w	r5, #4
   1a768:	e753      	b.n	1a612 <spi_nrfx_transceive+0x66>
		return NRF_SPIM_FREQ_125K;
   1a76a:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
   1a76e:	e7ce      	b.n	1a70e <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_250K;
   1a770:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
   1a774:	e7cb      	b.n	1a70e <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_500K;
   1a776:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
   1a77a:	e7c8      	b.n	1a70e <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_1M;
   1a77c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   1a780:	e7c5      	b.n	1a70e <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_2M;
   1a782:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
   1a786:	e7c2      	b.n	1a70e <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_4M;
   1a788:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
   1a78c:	e7bf      	b.n	1a70e <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_8M;
   1a78e:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
   1a792:	e7bc      	b.n	1a70e <spi_nrfx_transceive+0x162>
		if (SPI_MODE_GET(operation) & SPI_MODE_CPHA) {
   1a794:	3b00      	subs	r3, #0
   1a796:	bf18      	it	ne
   1a798:	2301      	movne	r3, #1
   1a79a:	e7c1      	b.n	1a720 <spi_nrfx_transceive+0x174>
	dev_data->initialized = true;
   1a79c:	2301      	movs	r3, #1
	ctx->config = spi_cfg;
   1a79e:	f8ca 7000 	str.w	r7, [sl]
	dev_data->initialized = true;
   1a7a2:	f88a 306d 	strb.w	r3, [sl, #109]	; 0x6d
		dev_data->busy = true;
   1a7a6:	2301      	movs	r3, #1
   1a7a8:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
   1a7ac:	f1b9 0f00 	cmp.w	r9, #0
   1a7b0:	d154      	bne.n	1a85c <spi_nrfx_transceive+0x2b0>
   1a7b2:	f8c4 9044 	str.w	r9, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
   1a7b6:	2300      	movs	r3, #0
   1a7b8:	64a3      	str	r3, [r4, #72]	; 0x48
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
   1a7ba:	f104 0258 	add.w	r2, r4, #88	; 0x58
   1a7be:	f104 0148 	add.w	r1, r4, #72	; 0x48
   1a7c2:	f104 0044 	add.w	r0, r4, #68	; 0x44
   1a7c6:	f00d fb43 	bl	27e50 <spi_context_get_next_buf.constprop.0>
	ctx->tx_buf = (const uint8_t *)
   1a7ca:	6560      	str	r0, [r4, #84]	; 0x54
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
   1a7cc:	f1bb 0f00 	cmp.w	fp, #0
   1a7d0:	d14c      	bne.n	1a86c <spi_nrfx_transceive+0x2c0>
   1a7d2:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
   1a7d6:	2300      	movs	r3, #0
   1a7d8:	6523      	str	r3, [r4, #80]	; 0x50
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
   1a7da:	f104 0260 	add.w	r2, r4, #96	; 0x60
   1a7de:	f104 0150 	add.w	r1, r4, #80	; 0x50
   1a7e2:	f104 004c 	add.w	r0, r4, #76	; 0x4c
   1a7e6:	f00d fb33 	bl	27e50 <spi_context_get_next_buf.constprop.0>
	ctx->sync_status = 0;
   1a7ea:	2600      	movs	r6, #0
	_spi_context_cs_control(ctx, on, false);
   1a7ec:	2101      	movs	r1, #1
   1a7ee:	4632      	mov	r2, r6
	ctx->rx_buf = (uint8_t *)
   1a7f0:	65e0      	str	r0, [r4, #92]	; 0x5c
	ctx->sync_status = 0;
   1a7f2:	6426      	str	r6, [r4, #64]	; 0x40
	_spi_context_cs_control(ctx, on, false);
   1a7f4:	4620      	mov	r0, r4
   1a7f6:	f00d fb4e 	bl	27e96 <_spi_context_cs_control>
		transfer_next_chunk(dev);
   1a7fa:	4640      	mov	r0, r8
   1a7fc:	f7ff fe22 	bl	1a444 <transfer_next_chunk>
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a800:	6e25      	ldr	r5, [r4, #96]	; 0x60
   1a802:	6da3      	ldr	r3, [r4, #88]	; 0x58
			     ctx->config->frequency;
   1a804:	4627      	mov	r7, r4
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a806:	429d      	cmp	r5, r3
   1a808:	bf38      	it	cc
   1a80a:	461d      	movcc	r5, r3
   1a80c:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
   1a810:	435d      	muls	r5, r3
			     ctx->config->frequency;
   1a812:	f857 3b28 	ldr.w	r3, [r7], #40
   1a816:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a81a:	681b      	ldr	r3, [r3, #0]
   1a81c:	4631      	mov	r1, r6
   1a81e:	fbb5 f5f3 	udiv	r5, r5, r3
   1a822:	f240 30e7 	movw	r0, #999	; 0x3e7
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
   1a826:	35c8      	adds	r5, #200	; 0xc8
   1a828:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1a82c:	2300      	movs	r3, #0
   1a82e:	fbe5 010c 	umlal	r0, r1, r5, ip
   1a832:	f7ee fb5d 	bl	8ef0 <__aeabi_uldivmod>
   1a836:	4602      	mov	r2, r0
   1a838:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
   1a83a:	4638      	mov	r0, r7
   1a83c:	f005 fb30 	bl	1fea0 <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, timeout)) {
   1a840:	b1e0      	cbz	r0, 1a87c <spi_nrfx_transceive+0x2d0>
		LOG_ERR("Timeout waiting for transfer complete");
   1a842:	4b22      	ldr	r3, [pc, #136]	; (1a8cc <spi_nrfx_transceive+0x320>)
   1a844:	2201      	movs	r2, #1
   1a846:	e9cd 6301 	strd	r6, r3, [sp, #4]
   1a84a:	4630      	mov	r0, r6
   1a84c:	4633      	mov	r3, r6
   1a84e:	490d      	ldr	r1, [pc, #52]	; (1a884 <spi_nrfx_transceive+0x2d8>)
   1a850:	9600      	str	r6, [sp, #0]
   1a852:	f00d fb10 	bl	27e76 <z_log_msg_runtime_create.constprop.0>
		return -ETIMEDOUT;
   1a856:	f06f 0573 	mvn.w	r5, #115	; 0x73
   1a85a:	e6da      	b.n	1a612 <spi_nrfx_transceive+0x66>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
   1a85c:	f8d9 3000 	ldr.w	r3, [r9]
   1a860:	6463      	str	r3, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
   1a862:	2b00      	cmp	r3, #0
   1a864:	d0a7      	beq.n	1a7b6 <spi_nrfx_transceive+0x20a>
   1a866:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1a86a:	e7a5      	b.n	1a7b8 <spi_nrfx_transceive+0x20c>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
   1a86c:	f8db 3000 	ldr.w	r3, [fp]
   1a870:	64e3      	str	r3, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
   1a872:	2b00      	cmp	r3, #0
   1a874:	d0af      	beq.n	1a7d6 <spi_nrfx_transceive+0x22a>
   1a876:	f8db 3004 	ldr.w	r3, [fp, #4]
   1a87a:	e7ad      	b.n	1a7d8 <spi_nrfx_transceive+0x22c>
	status = ctx->sync_status;
   1a87c:	6c25      	ldr	r5, [r4, #64]	; 0x40
	return status;
   1a87e:	e6c8      	b.n	1a612 <spi_nrfx_transceive+0x66>
   1a880:	0002f6b3 	.word	0x0002f6b3
   1a884:	0002a7e8 	.word	0x0002a7e8
   1a888:	0002f6cd 	.word	0x0002f6cd
   1a88c:	0002f6ef 	.word	0x0002f6ef
   1a890:	0002f70e 	.word	0x0002f70e
   1a894:	0001e847 	.word	0x0001e847
   1a898:	0002f73d 	.word	0x0002f73d
   1a89c:	00f42400 	.word	0x00f42400
   1a8a0:	40005000 	.word	0x40005000
   1a8a4:	0003d08f 	.word	0x0003d08f
   1a8a8:	0007a11f 	.word	0x0007a11f
   1a8ac:	000f423f 	.word	0x000f423f
   1a8b0:	001e847f 	.word	0x001e847f
   1a8b4:	003d08ff 	.word	0x003d08ff
   1a8b8:	007a1200 	.word	0x007a1200
   1a8bc:	01e84800 	.word	0x01e84800
   1a8c0:	0001a4ed 	.word	0x0001a4ed
   1a8c4:	0bad0000 	.word	0x0bad0000
   1a8c8:	0002f76e 	.word	0x0002f76e
   1a8cc:	0002f795 	.word	0x0002f795

0001a8d0 <qspi_get_zephyr_ret_code>:
/**
 * @brief Converts NRFX return codes to the zephyr ones
 */
static inline int qspi_get_zephyr_ret_code(nrfx_err_t res)
{
	switch (res) {
   1a8d0:	f100 4074 	add.w	r0, r0, #4093640704	; 0xf4000000
   1a8d4:	f500 00a6 	add.w	r0, r0, #5439488	; 0x530000
   1a8d8:	280a      	cmp	r0, #10
   1a8da:	bf9a      	itte	ls
   1a8dc:	4b02      	ldrls	r3, [pc, #8]	; (1a8e8 <qspi_get_zephyr_ret_code+0x18>)
   1a8de:	f933 0010 	ldrshls.w	r0, [r3, r0, lsl #1]
{
   1a8e2:	f06f 000f 	mvnhi.w	r0, #15
	case NRFX_ERROR_BUSY:
	case NRFX_ERROR_TIMEOUT:
	default:
		return -EBUSY;
	}
}
   1a8e6:	4770      	bx	lr
   1a8e8:	0002b624 	.word	0x0002b624

0001a8ec <qspi_nor_pages_layout>:

static void qspi_nor_pages_layout(const struct device *dev,
				  const struct flash_pages_layout **layout,
				  size_t *layout_size)
{
	*layout = &dev_layout;
   1a8ec:	4b02      	ldr	r3, [pc, #8]	; (1a8f8 <qspi_nor_pages_layout+0xc>)
   1a8ee:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
   1a8f0:	2301      	movs	r3, #1
   1a8f2:	6013      	str	r3, [r2, #0]
}
   1a8f4:	4770      	bx	lr
   1a8f6:	bf00      	nop
   1a8f8:	0002b468 	.word	0x0002b468

0001a8fc <qspi_flash_get_parameters>:
		.write_block_size = 4,
		.erase_value = 0xff,
	};

	return &qspi_flash_parameters;
}
   1a8fc:	4800      	ldr	r0, [pc, #0]	; (1a900 <qspi_flash_get_parameters+0x4>)
   1a8fe:	4770      	bx	lr
   1a900:	0002b3fc 	.word	0x0002b3fc

0001a904 <qspi_wait_for_completion.isra.0>:
	if (res == NRFX_SUCCESS) {
   1a904:	4b05      	ldr	r3, [pc, #20]	; (1a91c <qspi_wait_for_completion.isra.0+0x18>)
   1a906:	4299      	cmp	r1, r3
   1a908:	d106      	bne.n	1a918 <qspi_wait_for_completion.isra.0+0x14>
   1a90a:	f04f 32ff 	mov.w	r2, #4294967295
   1a90e:	f04f 33ff 	mov.w	r3, #4294967295
   1a912:	3030      	adds	r0, #48	; 0x30
   1a914:	f005 bac4 	b.w	1fea0 <z_impl_k_sem_take>
}
   1a918:	4770      	bx	lr
   1a91a:	bf00      	nop
   1a91c:	0bad0000 	.word	0x0bad0000

0001a920 <qspi_device_init>:
{
   1a920:	b570      	push	{r4, r5, r6, lr}
	struct qspi_nor_data *dev_data = dev->data;
   1a922:	6905      	ldr	r5, [r0, #16]
{
   1a924:	4604      	mov	r4, r0
	if (!qspi_initialized) {
   1a926:	4e0f      	ldr	r6, [pc, #60]	; (1a964 <qspi_device_init+0x44>)
	qspi_lock(dev);
   1a928:	4628      	mov	r0, r5
   1a92a:	f00d fb0f 	bl	27f4c <qspi_lock.isra.0>
	k_sem_give(&dev_data->count);
   1a92e:	f105 0048 	add.w	r0, r5, #72	; 0x48
   1a932:	f00d faf4 	bl	27f1e <k_sem_give>
	if (!qspi_initialized) {
   1a936:	7833      	ldrb	r3, [r6, #0]
   1a938:	b98b      	cbnz	r3, 1a95e <qspi_device_init+0x3e>
		res = nrfx_qspi_init(&dev_config->nrfx_cfg,
   1a93a:	462a      	mov	r2, r5
   1a93c:	490a      	ldr	r1, [pc, #40]	; (1a968 <qspi_device_init+0x48>)
   1a93e:	6860      	ldr	r0, [r4, #4]
   1a940:	f003 f86a 	bl	1da18 <nrfx_qspi_init>
		ret = qspi_get_zephyr_ret_code(res);
   1a944:	f7ff ffc4 	bl	1a8d0 <qspi_get_zephyr_ret_code>
		qspi_initialized = (ret == 0);
   1a948:	fab0 f380 	clz	r3, r0
   1a94c:	4605      	mov	r5, r0
   1a94e:	095b      	lsrs	r3, r3, #5
   1a950:	7033      	strb	r3, [r6, #0]
	k_sem_give(&dev_data->sem);
   1a952:	6920      	ldr	r0, [r4, #16]
   1a954:	3018      	adds	r0, #24
   1a956:	f00d fae2 	bl	27f1e <k_sem_give>
}
   1a95a:	4628      	mov	r0, r5
   1a95c:	bd70      	pop	{r4, r5, r6, pc}
	int ret = 0;
   1a95e:	2500      	movs	r5, #0
   1a960:	e7f7      	b.n	1a952 <qspi_device_init+0x32>
   1a962:	bf00      	nop
   1a964:	20021e6a 	.word	0x20021e6a
   1a968:	00027f23 	.word	0x00027f23

0001a96c <qspi_send_cmd>:
{
   1a96c:	b570      	push	{r4, r5, r6, lr}
	if (cmd->tx_buf) {
   1a96e:	684c      	ldr	r4, [r1, #4]
{
   1a970:	4605      	mov	r5, r0
   1a972:	b088      	sub	sp, #32
	if (cmd->tx_buf) {
   1a974:	b1ec      	cbz	r4, 1a9b2 <qspi_send_cmd+0x46>
		tx_buf = cmd->tx_buf->buf;
   1a976:	e9d4 4300 	ldrd	r4, r3, [r4]
	if (cmd->rx_buf) {
   1a97a:	6888      	ldr	r0, [r1, #8]
   1a97c:	b1d8      	cbz	r0, 1a9b6 <qspi_send_cmd+0x4a>
		rx_len = cmd->rx_buf->len;
   1a97e:	e9d0 6000 	ldrd	r6, r0, [r0]
	if ((rx_len != 0) && (tx_len != 0)) {
   1a982:	b1c8      	cbz	r0, 1a9b8 <qspi_send_cmd+0x4c>
   1a984:	b1c3      	cbz	r3, 1a9b8 <qspi_send_cmd+0x4c>
		if (rx_len != tx_len) {
   1a986:	4283      	cmp	r3, r0
   1a988:	d10f      	bne.n	1a9aa <qspi_send_cmd+0x3e>
		xfer_len += tx_len;
   1a98a:	3301      	adds	r3, #1
	if (xfer_len > NRF_QSPI_CINSTR_LEN_9B) {
   1a98c:	2b09      	cmp	r3, #9
		LOG_WRN("cinstr %02x transfer too long: %zu",
   1a98e:	7809      	ldrb	r1, [r1, #0]
	if (xfer_len > NRF_QSPI_CINSTR_LEN_9B) {
   1a990:	d915      	bls.n	1a9be <qspi_send_cmd+0x52>
		LOG_WRN("cinstr %02x transfer too long: %zu",
   1a992:	e9cd 1303 	strd	r1, r3, [sp, #12]
   1a996:	4b1a      	ldr	r3, [pc, #104]	; (1aa00 <qspi_send_cmd+0x94>)
   1a998:	2202      	movs	r2, #2
   1a99a:	9302      	str	r3, [sp, #8]
   1a99c:	2300      	movs	r3, #0
   1a99e:	4919      	ldr	r1, [pc, #100]	; (1aa04 <qspi_send_cmd+0x98>)
   1a9a0:	4618      	mov	r0, r3
   1a9a2:	e9cd 3300 	strd	r3, r3, [sp]
   1a9a6:	f00d fac2 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
}
   1a9aa:	f06f 0015 	mvn.w	r0, #21
   1a9ae:	b008      	add	sp, #32
   1a9b0:	bd70      	pop	{r4, r5, r6, pc}
	size_t tx_len = 0;
   1a9b2:	4623      	mov	r3, r4
   1a9b4:	e7e1      	b.n	1a97a <qspi_send_cmd+0xe>
	void *rx_buf = NULL;
   1a9b6:	4606      	mov	r6, r0
		xfer_len += tx_len + rx_len;
   1a9b8:	3301      	adds	r3, #1
   1a9ba:	4403      	add	r3, r0
   1a9bc:	e7e6      	b.n	1a98c <qspi_send_cmd+0x20>
	nrf_qspi_cinstr_conf_t cinstr_cfg = {
   1a9be:	f88d 3019 	strb.w	r3, [sp, #25]
   1a9c2:	f240 1301 	movw	r3, #257	; 0x101
   1a9c6:	f8ad 301a 	strh.w	r3, [sp, #26]
   1a9ca:	2300      	movs	r3, #0
	qspi_lock(dev);
   1a9cc:	6928      	ldr	r0, [r5, #16]
	nrf_qspi_cinstr_conf_t cinstr_cfg = {
   1a9ce:	f88d 301c 	strb.w	r3, [sp, #28]
   1a9d2:	f88d 1018 	strb.w	r1, [sp, #24]
   1a9d6:	f88d 201d 	strb.w	r2, [sp, #29]
	qspi_lock(dev);
   1a9da:	f00d fab7 	bl	27f4c <qspi_lock.isra.0>
	int res = nrfx_qspi_cinstr_xfer(&cinstr_cfg, tx_buf, rx_buf);
   1a9de:	4621      	mov	r1, r4
   1a9e0:	4632      	mov	r2, r6
   1a9e2:	a806      	add	r0, sp, #24
   1a9e4:	f003 f90a 	bl	1dbfc <nrfx_qspi_cinstr_xfer>
   1a9e8:	4604      	mov	r4, r0
	k_sem_give(&dev_data->sem);
   1a9ea:	6928      	ldr	r0, [r5, #16]
   1a9ec:	3018      	adds	r0, #24
   1a9ee:	f00d fa96 	bl	27f1e <k_sem_give>
	return qspi_get_zephyr_ret_code(res);
   1a9f2:	4620      	mov	r0, r4
}
   1a9f4:	b008      	add	sp, #32
   1a9f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return qspi_get_zephyr_ret_code(res);
   1a9fa:	f7ff bf69 	b.w	1a8d0 <qspi_get_zephyr_ret_code>
   1a9fe:	bf00      	nop
   1aa00:	0002f7d2 	.word	0x0002f7d2
   1aa04:	0002a7d8 	.word	0x0002a7d8

0001aa08 <qspi_device_uninit>:
{
   1aa08:	b538      	push	{r3, r4, r5, lr}
   1aa0a:	4604      	mov	r4, r0
	qspi_lock(dev);
   1aa0c:	6900      	ldr	r0, [r0, #16]
   1aa0e:	f00d fa9d 	bl	27f4c <qspi_lock.isra.0>
	struct qspi_nor_data *dev_data = dev->data;
   1aa12:	6925      	ldr	r5, [r4, #16]
   1aa14:	2200      	movs	r2, #0
   1aa16:	2300      	movs	r3, #0
   1aa18:	f105 0048 	add.w	r0, r5, #72	; 0x48
   1aa1c:	f005 fa40 	bl	1fea0 <z_impl_k_sem_take>
	if (last) {
   1aa20:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1aa22:	b94b      	cbnz	r3, 1aa38 <qspi_device_uninit+0x30>
		while (nrfx_qspi_mem_busy_check() != NRFX_SUCCESS) {
   1aa24:	4d0a      	ldr	r5, [pc, #40]	; (1aa50 <qspi_device_uninit+0x48>)
   1aa26:	f003 f94b 	bl	1dcc0 <nrfx_qspi_mem_busy_check>
   1aa2a:	42a8      	cmp	r0, r5
   1aa2c:	d10a      	bne.n	1aa44 <qspi_device_uninit+0x3c>
		nrfx_qspi_uninit();
   1aa2e:	f003 f969 	bl	1dd04 <nrfx_qspi_uninit>
		qspi_initialized = false;
   1aa32:	2200      	movs	r2, #0
   1aa34:	4b07      	ldr	r3, [pc, #28]	; (1aa54 <qspi_device_uninit+0x4c>)
   1aa36:	701a      	strb	r2, [r3, #0]
	k_sem_give(&dev_data->sem);
   1aa38:	6920      	ldr	r0, [r4, #16]
}
   1aa3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	k_sem_give(&dev_data->sem);
   1aa3e:	3018      	adds	r0, #24
   1aa40:	f00d ba6d 	b.w	27f1e <k_sem_give>
	return z_impl_k_sleep(timeout);
   1aa44:	2100      	movs	r1, #0
   1aa46:	f240 6067 	movw	r0, #1639	; 0x667
   1aa4a:	f007 f8d9 	bl	21c00 <z_impl_k_sleep>
   1aa4e:	e7ea      	b.n	1aa26 <qspi_device_uninit+0x1e>
   1aa50:	0bad0000 	.word	0x0bad0000
   1aa54:	20021e6a 	.word	0x20021e6a

0001aa58 <qspi_nor_read>:
{
   1aa58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa5c:	4681      	mov	r9, r0
   1aa5e:	460e      	mov	r6, r1
   1aa60:	461c      	mov	r4, r3
	if (!dest) {
   1aa62:	4690      	mov	r8, r2
{
   1aa64:	b08b      	sub	sp, #44	; 0x2c
	if (!dest) {
   1aa66:	b1aa      	cbz	r2, 1aa94 <qspi_nor_read+0x3c>
	if (!size) {
   1aa68:	2b00      	cmp	r3, #0
   1aa6a:	f000 809f 	beq.w	1abac <qspi_nor_read+0x154>
	if (addr < 0 ||
   1aa6e:	2900      	cmp	r1, #0
	const struct qspi_nor_config *params = dev->config;
   1aa70:	6842      	ldr	r2, [r0, #4]
	if (addr < 0 ||
   1aa72:	db03      	blt.n	1aa7c <qspi_nor_read+0x24>
   1aa74:	6992      	ldr	r2, [r2, #24]
	    (addr + size) > params->size) {
   1aa76:	18cb      	adds	r3, r1, r3
	if (addr < 0 ||
   1aa78:	4293      	cmp	r3, r2
   1aa7a:	d911      	bls.n	1aaa0 <qspi_nor_read+0x48>
		LOG_ERR("read error: address or size "
   1aa7c:	4b4c      	ldr	r3, [pc, #304]	; (1abb0 <qspi_nor_read+0x158>)
   1aa7e:	2201      	movs	r2, #1
   1aa80:	9302      	str	r3, [sp, #8]
   1aa82:	2300      	movs	r3, #0
   1aa84:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1aa88:	4618      	mov	r0, r3
   1aa8a:	e9cd 3300 	strd	r3, r3, [sp]
   1aa8e:	4949      	ldr	r1, [pc, #292]	; (1abb4 <qspi_nor_read+0x15c>)
   1aa90:	f00d fa4d 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1aa94:	f06f 0515 	mvn.w	r5, #21
}
   1aa98:	4628      	mov	r0, r5
   1aa9a:	b00b      	add	sp, #44	; 0x2c
   1aa9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	int rc = qspi_device_init(dev);
   1aaa0:	f7ff ff3e 	bl	1a920 <qspi_device_init>
	if (rc != 0) {
   1aaa4:	4605      	mov	r5, r0
   1aaa6:	2800      	cmp	r0, #0
   1aaa8:	d17c      	bne.n	1aba4 <qspi_nor_read+0x14c>
	qspi_lock(dev);
   1aaaa:	4275      	negs	r5, r6
   1aaac:	f005 0503 	and.w	r5, r5, #3
   1aab0:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1aab4:	f00d fa4a 	bl	27f4c <qspi_lock.isra.0>
	if (flash_prefix > size) {
   1aab8:	42a5      	cmp	r5, r4
   1aaba:	bf28      	it	cs
   1aabc:	4625      	movcs	r5, r4
	off_t dest_prefix = (WORD_SIZE - (off_t)dptr % WORD_SIZE) % WORD_SIZE;
   1aabe:	f1d8 0300 	rsbs	r3, r8, #0
   1aac2:	f003 0303 	and.w	r3, r3, #3
   1aac6:	f008 0703 	and.w	r7, r8, #3
   1aaca:	bf58      	it	pl
   1aacc:	425f      	negpl	r7, r3
   1aace:	427f      	negs	r7, r7
   1aad0:	f007 0703 	and.w	r7, r7, #3
   1aad4:	42a7      	cmp	r7, r4
   1aad6:	bf28      	it	cs
   1aad8:	4627      	movcs	r7, r4
	off_t flash_suffix = (size - flash_prefix) % WORD_SIZE;
   1aada:	1b63      	subs	r3, r4, r5
			    (size - dest_prefix) % WORD_SIZE;
   1aadc:	1be4      	subs	r4, r4, r7
   1aade:	f024 0403 	bic.w	r4, r4, #3
	off_t flash_middle = size - flash_prefix - flash_suffix;
   1aae2:	f023 0a03 	bic.w	sl, r3, #3
	if (flash_middle > dest_middle) {
   1aae6:	45a2      	cmp	sl, r4
		flash_suffix = size - flash_prefix - flash_middle;
   1aae8:	bfc8      	it	gt
   1aaea:	46a2      	movgt	sl, r4
   1aaec:	f003 0b03 	and.w	fp, r3, #3
   1aaf0:	bfc8      	it	gt
   1aaf2:	eba3 0b04 	subgt.w	fp, r3, r4
	if (flash_middle != 0) {
   1aaf6:	f1ba 0f00 	cmp.w	sl, #0
   1aafa:	d019      	beq.n	1ab30 <qspi_nor_read+0xd8>
		res = nrfx_qspi_read(dptr + dest_prefix, flash_middle,
   1aafc:	eb08 0307 	add.w	r3, r8, r7
   1ab00:	1972      	adds	r2, r6, r5
   1ab02:	4651      	mov	r1, sl
   1ab04:	4618      	mov	r0, r3
   1ab06:	9307      	str	r3, [sp, #28]
   1ab08:	f00d fedb 	bl	288c2 <nrfx_qspi_read>
   1ab0c:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1ab0e:	4601      	mov	r1, r0
   1ab10:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1ab14:	f7ff fef6 	bl	1a904 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1ab18:	4a27      	ldr	r2, [pc, #156]	; (1abb8 <qspi_nor_read+0x160>)
   1ab1a:	4294      	cmp	r4, r2
   1ab1c:	d139      	bne.n	1ab92 <qspi_nor_read+0x13a>
		if (flash_prefix != dest_prefix) {
   1ab1e:	42bd      	cmp	r5, r7
   1ab20:	d006      	beq.n	1ab30 <qspi_nor_read+0xd8>
__ssp_bos_icheck3(memmove, void *, const void *)
   1ab22:	9b07      	ldr	r3, [sp, #28]
   1ab24:	4652      	mov	r2, sl
   1ab26:	4619      	mov	r1, r3
   1ab28:	eb08 0005 	add.w	r0, r8, r5
   1ab2c:	f00e fe61 	bl	297f2 <memmove>
	if (flash_prefix != 0) {
   1ab30:	b1ad      	cbz	r5, 1ab5e <qspi_nor_read+0x106>
				     (WORD_SIZE - flash_prefix));
   1ab32:	f1c5 0704 	rsb	r7, r5, #4
		res = nrfx_qspi_read(buf, WORD_SIZE, addr -
   1ab36:	2104      	movs	r1, #4
   1ab38:	1bf2      	subs	r2, r6, r7
   1ab3a:	a808      	add	r0, sp, #32
   1ab3c:	f00d fec1 	bl	288c2 <nrfx_qspi_read>
   1ab40:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1ab42:	4601      	mov	r1, r0
   1ab44:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1ab48:	f7ff fedc 	bl	1a904 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1ab4c:	4b1a      	ldr	r3, [pc, #104]	; (1abb8 <qspi_nor_read+0x160>)
   1ab4e:	429c      	cmp	r4, r3
   1ab50:	d11f      	bne.n	1ab92 <qspi_nor_read+0x13a>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1ab52:	ab08      	add	r3, sp, #32
   1ab54:	462a      	mov	r2, r5
   1ab56:	4640      	mov	r0, r8
   1ab58:	19d9      	adds	r1, r3, r7
   1ab5a:	f00e fe2a 	bl	297b2 <memcpy>
	if (flash_suffix != 0) {
   1ab5e:	f1bb 0f00 	cmp.w	fp, #0
   1ab62:	d015      	beq.n	1ab90 <qspi_nor_read+0x138>
				     addr + flash_prefix + flash_middle);
   1ab64:	1972      	adds	r2, r6, r5
		res = nrfx_qspi_read(buf, WORD_SIZE * 2,
   1ab66:	2108      	movs	r1, #8
   1ab68:	4452      	add	r2, sl
   1ab6a:	a808      	add	r0, sp, #32
   1ab6c:	f00d fea9 	bl	288c2 <nrfx_qspi_read>
   1ab70:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1ab72:	4601      	mov	r1, r0
   1ab74:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1ab78:	f7ff fec4 	bl	1a904 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1ab7c:	4b0e      	ldr	r3, [pc, #56]	; (1abb8 <qspi_nor_read+0x160>)
   1ab7e:	429c      	cmp	r4, r3
   1ab80:	d107      	bne.n	1ab92 <qspi_nor_read+0x13a>
		memcpy(dptr + flash_prefix + flash_middle, buf, flash_suffix);
   1ab82:	eb0a 0005 	add.w	r0, sl, r5
   1ab86:	465a      	mov	r2, fp
   1ab88:	a908      	add	r1, sp, #32
   1ab8a:	4440      	add	r0, r8
   1ab8c:	f00e fe11 	bl	297b2 <memcpy>
	return res;
   1ab90:	4c09      	ldr	r4, [pc, #36]	; (1abb8 <qspi_nor_read+0x160>)
	k_sem_give(&dev_data->sem);
   1ab92:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1ab96:	3018      	adds	r0, #24
   1ab98:	f00d f9c1 	bl	27f1e <k_sem_give>
	rc = qspi_get_zephyr_ret_code(res);
   1ab9c:	4620      	mov	r0, r4
   1ab9e:	f7ff fe97 	bl	1a8d0 <qspi_get_zephyr_ret_code>
   1aba2:	4605      	mov	r5, r0
	qspi_device_uninit(dev);
   1aba4:	4648      	mov	r0, r9
   1aba6:	f7ff ff2f 	bl	1aa08 <qspi_device_uninit>
	return rc;
   1abaa:	e775      	b.n	1aa98 <qspi_nor_read+0x40>
		return 0;
   1abac:	461d      	mov	r5, r3
   1abae:	e773      	b.n	1aa98 <qspi_nor_read+0x40>
   1abb0:	0002f7f5 	.word	0x0002f7f5
   1abb4:	0002a7d8 	.word	0x0002a7d8
   1abb8:	0bad0000 	.word	0x0bad0000

0001abbc <qspi_nor_init>:

#if NRF_CLOCK_HAS_HFCLK192M
NRF_STATIC_INLINE
void nrf_clock_hfclk192m_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider)
{
    p_reg->HFCLK192MCTRL = (((uint8_t)(divider) << CLOCK_HFCLK192MCTRL_HCLK192M_Pos) &
   1abbc:	2202      	movs	r2, #2
{
   1abbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1abc2:	4b64      	ldr	r3, [pc, #400]	; (1ad54 <qspi_nor_init+0x198>)
   1abc4:	b090      	sub	sp, #64	; 0x40
   1abc6:	f8c3 25b8 	str.w	r2, [r3, #1464]	; 0x5b8
	int ret = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1abca:	6843      	ldr	r3, [r0, #4]
{
   1abcc:	4605      	mov	r5, r0
	int ret = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1abce:	6a1e      	ldr	r6, [r3, #32]
	ret = pinctrl_lookup_state(config, id, &state);
   1abd0:	2100      	movs	r1, #0
   1abd2:	4630      	mov	r0, r6
   1abd4:	aa0d      	add	r2, sp, #52	; 0x34
   1abd6:	f00d fc9e 	bl	28516 <pinctrl_lookup_state>
	if (ret < 0) {
   1abda:	1e04      	subs	r4, r0, #0
   1abdc:	db35      	blt.n	1ac4a <qspi_nor_init+0x8e>
	return pinctrl_apply_state_direct(config, state);
   1abde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1abe0:	6832      	ldr	r2, [r6, #0]
   1abe2:	7919      	ldrb	r1, [r3, #4]
   1abe4:	6818      	ldr	r0, [r3, #0]
   1abe6:	f00d fca9 	bl	2853c <pinctrl_configure_pins>
	if (ret < 0) {
   1abea:	1e04      	subs	r4, r0, #0
   1abec:	db2d      	blt.n	1ac4a <qspi_nor_init+0x8e>
	IRQ_CONNECT(DT_IRQN(QSPI_NODE), DT_IRQ(QSPI_NODE, priority),
   1abee:	2200      	movs	r2, #0
   1abf0:	2101      	movs	r1, #1
   1abf2:	202b      	movs	r0, #43	; 0x2b
   1abf4:	f7f5 fab8 	bl	10168 <z_arm_irq_priority_set>
	const struct qspi_nor_config *dev_config = dev->config;
   1abf8:	686e      	ldr	r6, [r5, #4]
	nrfx_err_t res = nrfx_qspi_init(&dev_config->nrfx_cfg,
   1abfa:	692a      	ldr	r2, [r5, #16]
   1abfc:	4630      	mov	r0, r6
   1abfe:	4956      	ldr	r1, [pc, #344]	; (1ad58 <qspi_nor_init+0x19c>)
   1ac00:	f002 ff0a 	bl	1da18 <nrfx_qspi_init>
	int ret = qspi_get_zephyr_ret_code(res);
   1ac04:	f7ff fe64 	bl	1a8d0 <qspi_get_zephyr_ret_code>
	if (ret < 0) {
   1ac08:	1e04      	subs	r4, r0, #0
   1ac0a:	db1e      	blt.n	1ac4a <qspi_nor_init+0x8e>
		bool qe_value = (prot_if->writeoc == NRF_QSPI_WRITEOC_PP4IO) ||
   1ac0c:	7af3      	ldrb	r3, [r6, #11]
				(prot_if->readoc == NRF_QSPI_READOC_READ4IO) ||
   1ac0e:	3b02      	subs	r3, #2
   1ac10:	2b01      	cmp	r3, #1
   1ac12:	d91e      	bls.n	1ac52 <qspi_nor_init+0x96>
				(prot_if->writeoc == NRF_QSPI_WRITEOC_PP4O)  ||
   1ac14:	f896 800a 	ldrb.w	r8, [r6, #10]
   1ac18:	f1a8 0803 	sub.w	r8, r8, #3
   1ac1c:	f1b8 0f01 	cmp.w	r8, #1
   1ac20:	bf8c      	ite	hi
   1ac22:	f04f 0800 	movhi.w	r8, #0
   1ac26:	f04f 0801 	movls.w	r8, #1
		ret = qspi_rdsr(dev, sr_num);
   1ac2a:	4628      	mov	r0, r5
   1ac2c:	f00d f9b0 	bl	27f90 <qspi_rdsr.constprop.0>
		if (ret < 0) {
   1ac30:	1e04      	subs	r4, r0, #0
   1ac32:	da11      	bge.n	1ac58 <qspi_nor_init+0x9c>
			LOG_ERR("RDSR failed: %d", ret);
   1ac34:	4b49      	ldr	r3, [pc, #292]	; (1ad5c <qspi_nor_init+0x1a0>)
   1ac36:	2201      	movs	r2, #1
   1ac38:	9302      	str	r3, [sp, #8]
   1ac3a:	2300      	movs	r3, #0
   1ac3c:	4948      	ldr	r1, [pc, #288]	; (1ad60 <qspi_nor_init+0x1a4>)
   1ac3e:	4618      	mov	r0, r3
   1ac40:	e9cd 3300 	strd	r3, r3, [sp]
   1ac44:	9403      	str	r4, [sp, #12]
   1ac46:	f00d f972 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
}
   1ac4a:	4620      	mov	r0, r4
   1ac4c:	b010      	add	sp, #64	; 0x40
   1ac4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				(prot_if->readoc == NRF_QSPI_READOC_READ4IO) ||
   1ac52:	f04f 0801 	mov.w	r8, #1
   1ac56:	e7e8      	b.n	1ac2a <qspi_nor_init+0x6e>
		uint8_t sr = (uint8_t)ret;
   1ac58:	b2e2      	uxtb	r2, r4
		if (qe_state != qe_value) {
   1ac5a:	f3c4 1480 	ubfx	r4, r4, #6, #1
   1ac5e:	45a0      	cmp	r8, r4
   1ac60:	ae0a      	add	r6, sp, #40	; 0x28
   1ac62:	af0b      	add	r7, sp, #44	; 0x2c
   1ac64:	d02f      	beq.n	1acc6 <qspi_nor_init+0x10a>
	uint8_t sr_array[2] = {0};
   1ac66:	2300      	movs	r3, #0
			sr ^= qe_mask;
   1ac68:	f082 0240 	eor.w	r2, r2, #64	; 0x40
	uint8_t sr_array[2] = {0};
   1ac6c:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
		sr_array[0] = sr_val;
   1ac70:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
	const struct qspi_buf sr_buf = {
   1ac74:	2201      	movs	r2, #1
	ret = qspi_send_cmd(dev, &cmd, true);
   1ac76:	4628      	mov	r0, r5
   1ac78:	a90d      	add	r1, sp, #52	; 0x34
	struct qspi_cmd cmd = {
   1ac7a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
	const struct qspi_buf sr_buf = {
   1ac7e:	960b      	str	r6, [sp, #44]	; 0x2c
	struct qspi_cmd cmd = {
   1ac80:	930f      	str	r3, [sp, #60]	; 0x3c
   1ac82:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
   1ac86:	970e      	str	r7, [sp, #56]	; 0x38
	ret = qspi_send_cmd(dev, &cmd, true);
   1ac88:	f7ff fe70 	bl	1a96c <qspi_send_cmd>
	if (ret == 0) {
   1ac8c:	1e04      	subs	r4, r0, #0
   1ac8e:	d013      	beq.n	1acb8 <qspi_nor_init+0xfc>
		if (ret < 0) {
   1ac90:	dadb      	bge.n	1ac4a <qspi_nor_init+0x8e>
			LOG_ERR("QE %s failed: %d", qe_value ? "set" : "clear",
   1ac92:	4a34      	ldr	r2, [pc, #208]	; (1ad64 <qspi_nor_init+0x1a8>)
   1ac94:	4b34      	ldr	r3, [pc, #208]	; (1ad68 <qspi_nor_init+0x1ac>)
   1ac96:	4932      	ldr	r1, [pc, #200]	; (1ad60 <qspi_nor_init+0x1a4>)
   1ac98:	f1b8 0f00 	cmp.w	r8, #0
   1ac9c:	bf18      	it	ne
   1ac9e:	4613      	movne	r3, r2
   1aca0:	e9cd 3403 	strd	r3, r4, [sp, #12]
   1aca4:	4b31      	ldr	r3, [pc, #196]	; (1ad6c <qspi_nor_init+0x1b0>)
   1aca6:	2201      	movs	r2, #1
   1aca8:	9302      	str	r3, [sp, #8]
   1acaa:	2300      	movs	r3, #0
   1acac:	4618      	mov	r0, r3
   1acae:	e9cd 3300 	strd	r3, r3, [sp]
   1acb2:	f00d f93c 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
	if (ret != 0) {
   1acb6:	e7c8      	b.n	1ac4a <qspi_nor_init+0x8e>
		ret = qspi_rdsr(dev, 1);
   1acb8:	4628      	mov	r0, r5
   1acba:	f00d f969 	bl	27f90 <qspi_rdsr.constprop.0>
		 && ((ret & SPI_NOR_WIP_BIT) != 0U));
   1acbe:	1e04      	subs	r4, r0, #0
   1acc0:	dbe7      	blt.n	1ac92 <qspi_nor_init+0xd6>
   1acc2:	07e3      	lsls	r3, r4, #31
   1acc4:	d4f8      	bmi.n	1acb8 <qspi_nor_init+0xfc>
	qspi_device_uninit(dev);
   1acc6:	4628      	mov	r0, r5
   1acc8:	f7ff fe9e 	bl	1aa08 <qspi_device_uninit>
	const struct qspi_cmd cmd = {
   1accc:	2403      	movs	r4, #3
   1acce:	2300      	movs	r3, #0
   1acd0:	e9cd 430c 	strd	r4, r3, [sp, #48]	; 0x30
   1acd4:	930e      	str	r3, [sp, #56]	; 0x38
   1acd6:	239f      	movs	r3, #159	; 0x9f
	int ret = qspi_device_init(dev);
   1acd8:	4628      	mov	r0, r5
	const struct qspi_buf rx_buf = {
   1acda:	960b      	str	r6, [sp, #44]	; 0x2c
	const struct qspi_cmd cmd = {
   1acdc:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
   1ace0:	970f      	str	r7, [sp, #60]	; 0x3c
	int ret = qspi_device_init(dev);
   1ace2:	f7ff fe1d 	bl	1a920 <qspi_device_init>
	if (ret == 0) {
   1ace6:	4602      	mov	r2, r0
   1ace8:	b128      	cbz	r0, 1acf6 <qspi_nor_init+0x13a>
	qspi_device_uninit(dev);
   1acea:	4628      	mov	r0, r5
   1acec:	f7ff fe8c 	bl	1aa08 <qspi_device_uninit>
		return -ENODEV;
   1acf0:	f06f 0412 	mvn.w	r4, #18
   1acf4:	e7a9      	b.n	1ac4a <qspi_nor_init+0x8e>
		ret = qspi_send_cmd(dev, &cmd, false);
   1acf6:	4628      	mov	r0, r5
   1acf8:	a90d      	add	r1, sp, #52	; 0x34
   1acfa:	f7ff fe37 	bl	1a96c <qspi_send_cmd>
   1acfe:	4607      	mov	r7, r0
	qspi_device_uninit(dev);
   1ad00:	4628      	mov	r0, r5
   1ad02:	f7ff fe81 	bl	1aa08 <qspi_device_uninit>
	if (ret != 0) {
   1ad06:	2f00      	cmp	r7, #0
   1ad08:	d1f2      	bne.n	1acf0 <qspi_nor_init+0x134>
	const struct qspi_nor_config *qnc = dev->config;
   1ad0a:	686d      	ldr	r5, [r5, #4]
	if (memcmp(qnc->id, id, SPI_NOR_MAX_ID_LEN) != 0) {
   1ad0c:	4622      	mov	r2, r4
   1ad0e:	4631      	mov	r1, r6
   1ad10:	f105 001c 	add.w	r0, r5, #28
   1ad14:	f00e fd3d 	bl	29792 <memcmp>
   1ad18:	4604      	mov	r4, r0
   1ad1a:	2800      	cmp	r0, #0
   1ad1c:	d095      	beq.n	1ac4a <qspi_nor_init+0x8e>
		LOG_ERR("JEDEC id [%02x %02x %02x] expect [%02x %02x %02x]",
   1ad1e:	7fab      	ldrb	r3, [r5, #30]
   1ad20:	2201      	movs	r2, #1
   1ad22:	9308      	str	r3, [sp, #32]
   1ad24:	7f6b      	ldrb	r3, [r5, #29]
   1ad26:	4638      	mov	r0, r7
   1ad28:	9307      	str	r3, [sp, #28]
   1ad2a:	7f2b      	ldrb	r3, [r5, #28]
   1ad2c:	490c      	ldr	r1, [pc, #48]	; (1ad60 <qspi_nor_init+0x1a4>)
   1ad2e:	9306      	str	r3, [sp, #24]
   1ad30:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   1ad34:	9700      	str	r7, [sp, #0]
   1ad36:	9305      	str	r3, [sp, #20]
   1ad38:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
   1ad3c:	9304      	str	r3, [sp, #16]
   1ad3e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
   1ad42:	9303      	str	r3, [sp, #12]
   1ad44:	4b0a      	ldr	r3, [pc, #40]	; (1ad70 <qspi_nor_init+0x1b4>)
   1ad46:	e9cd 7301 	strd	r7, r3, [sp, #4]
   1ad4a:	463b      	mov	r3, r7
   1ad4c:	f00d f8ef 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
   1ad50:	e7ce      	b.n	1acf0 <qspi_nor_init+0x134>
   1ad52:	bf00      	nop
   1ad54:	40005000 	.word	0x40005000
   1ad58:	00027f23 	.word	0x00027f23
   1ad5c:	0002f844 	.word	0x0002f844
   1ad60:	0002a7d8 	.word	0x0002a7d8
   1ad64:	0002e485 	.word	0x0002e485
   1ad68:	0002f83e 	.word	0x0002f83e
   1ad6c:	0002f854 	.word	0x0002f854
   1ad70:	0002f865 	.word	0x0002f865

0001ad74 <qspi_nor_erase>:
{
   1ad74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (addr < 0 ||
   1ad78:	2900      	cmp	r1, #0
{
   1ad7a:	4606      	mov	r6, r0
   1ad7c:	4615      	mov	r5, r2
	const struct qspi_nor_config *params = dev->config;
   1ad7e:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
   1ad82:	b087      	sub	sp, #28
	if (addr < 0 ||
   1ad84:	db05      	blt.n	1ad92 <qspi_nor_erase+0x1e>
   1ad86:	f8da 3018 	ldr.w	r3, [sl, #24]
	    (addr + size) > params->size) {
   1ad8a:	188a      	adds	r2, r1, r2
	if (addr < 0 ||
   1ad8c:	429a      	cmp	r2, r3
	    (addr + size) > params->size) {
   1ad8e:	4688      	mov	r8, r1
	if (addr < 0 ||
   1ad90:	d911      	bls.n	1adb6 <qspi_nor_erase+0x42>
		LOG_ERR("erase error: address or size "
   1ad92:	4b46      	ldr	r3, [pc, #280]	; (1aeac <qspi_nor_erase+0x138>)
   1ad94:	e9cd 1503 	strd	r1, r5, [sp, #12]
   1ad98:	9302      	str	r3, [sp, #8]
   1ad9a:	2300      	movs	r3, #0
   1ad9c:	2201      	movs	r2, #1
   1ad9e:	4618      	mov	r0, r3
   1ada0:	e9cd 3300 	strd	r3, r3, [sp]
   1ada4:	4942      	ldr	r1, [pc, #264]	; (1aeb0 <qspi_nor_erase+0x13c>)
   1ada6:	f00d f8c2 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
	int rv2 = qspi_nor_write_protection_set(dev, true);
   1adaa:	f06f 0415 	mvn.w	r4, #21
}
   1adae:	4620      	mov	r0, r4
   1adb0:	b007      	add	sp, #28
   1adb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((addr % QSPI_SECTOR_SIZE) != 0) {
   1adb6:	f3c1 020b 	ubfx	r2, r1, #0, #12
	if ((size == 0) || (size % QSPI_SECTOR_SIZE) != 0) {
   1adba:	2d00      	cmp	r5, #0
   1adbc:	d0f5      	beq.n	1adaa <qspi_nor_erase+0x36>
   1adbe:	f3c5 030b 	ubfx	r3, r5, #0, #12
   1adc2:	4313      	orrs	r3, r2
   1adc4:	d1f1      	bne.n	1adaa <qspi_nor_erase+0x36>
	rv = qspi_device_init(dev);
   1adc6:	f7ff fdab 	bl	1a920 <qspi_device_init>
	if (rv != 0) {
   1adca:	4604      	mov	r4, r0
   1adcc:	bb68      	cbnz	r0, 1ae2a <qspi_nor_erase+0xb6>
	qspi_trans_lock(dev);
   1adce:	6930      	ldr	r0, [r6, #16]
   1add0:	f00d f8c3 	bl	27f5a <qspi_trans_lock.isra.0>
	rv = qspi_nor_write_protection_set(dev, false);
   1add4:	4621      	mov	r1, r4
   1add6:	4630      	mov	r0, r6
   1add8:	f00d f8c5 	bl	27f66 <qspi_nor_write_protection_set>
	if (rv != 0) {
   1addc:	4604      	mov	r4, r0
   1adde:	bb08      	cbnz	r0, 1ae24 <qspi_nor_erase+0xb0>
	qspi_lock(dev);
   1ade0:	6930      	ldr	r0, [r6, #16]
   1ade2:	f00d f8b3 	bl	27f4c <qspi_lock.isra.0>
		if (res == NRFX_SUCCESS) {
   1ade6:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 1aeb4 <qspi_nor_erase+0x140>
		if (size == params->size) {
   1adea:	f8da 3018 	ldr.w	r3, [sl, #24]
   1adee:	42ab      	cmp	r3, r5
   1adf0:	d11f      	bne.n	1ae32 <qspi_nor_erase+0xbe>
			res = nrfx_qspi_chip_erase();
   1adf2:	f00d fd69 	bl	288c8 <nrfx_qspi_chip_erase>
   1adf6:	46a9      	mov	r9, r5
   1adf8:	4607      	mov	r7, r0
		qspi_wait_for_completion(dev, res);
   1adfa:	4639      	mov	r1, r7
   1adfc:	6930      	ldr	r0, [r6, #16]
   1adfe:	f7ff fd81 	bl	1a904 <qspi_wait_for_completion.isra.0>
		if (res == NRFX_SUCCESS) {
   1ae02:	455f      	cmp	r7, fp
   1ae04:	d141      	bne.n	1ae8a <qspi_nor_erase+0x116>
	while (size > 0) {
   1ae06:	ebb5 0509 	subs.w	r5, r5, r9
			addr += adj;
   1ae0a:	44c8      	add	r8, r9
	while (size > 0) {
   1ae0c:	d1ed      	bne.n	1adea <qspi_nor_erase+0x76>
	k_sem_give(&dev_data->sem);
   1ae0e:	6930      	ldr	r0, [r6, #16]
   1ae10:	3018      	adds	r0, #24
   1ae12:	f00d f884 	bl	27f1e <k_sem_give>
	int rv2 = qspi_nor_write_protection_set(dev, true);
   1ae16:	2101      	movs	r1, #1
   1ae18:	4630      	mov	r0, r6
   1ae1a:	f00d f8a4 	bl	27f66 <qspi_nor_write_protection_set>
   1ae1e:	2c00      	cmp	r4, #0
   1ae20:	bf08      	it	eq
   1ae22:	4604      	moveq	r4, r0
	k_sem_give(&dev_data->trans);
   1ae24:	6930      	ldr	r0, [r6, #16]
   1ae26:	f00d f87a 	bl	27f1e <k_sem_give>
	qspi_device_uninit(dev);
   1ae2a:	4630      	mov	r0, r6
   1ae2c:	f7ff fdec 	bl	1aa08 <qspi_device_uninit>
	return rv;
   1ae30:	e7bd      	b.n	1adae <qspi_nor_erase+0x3a>
		} else if ((size >= QSPI_BLOCK_SIZE) &&
   1ae32:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
   1ae36:	d30a      	bcc.n	1ae4e <qspi_nor_erase+0xda>
			   QSPI_IS_BLOCK_ALIGNED(addr)) {
   1ae38:	fa1f f388 	uxth.w	r3, r8
		} else if ((size >= QSPI_BLOCK_SIZE) &&
   1ae3c:	b953      	cbnz	r3, 1ae54 <qspi_nor_erase+0xe0>
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, addr);
   1ae3e:	4641      	mov	r1, r8
   1ae40:	2001      	movs	r0, #1
   1ae42:	f002 ffc1 	bl	1ddc8 <nrfx_qspi_erase>
			adj = QSPI_BLOCK_SIZE;
   1ae46:	f44f 3980 	mov.w	r9, #65536	; 0x10000
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, addr);
   1ae4a:	4607      	mov	r7, r0
			adj = QSPI_BLOCK_SIZE;
   1ae4c:	e7d5      	b.n	1adfa <qspi_nor_erase+0x86>
		} else if ((size >= QSPI_SECTOR_SIZE) &&
   1ae4e:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
   1ae52:	d309      	bcc.n	1ae68 <qspi_nor_erase+0xf4>
			   QSPI_IS_SECTOR_ALIGNED(addr)) {
   1ae54:	f3c8 000b 	ubfx	r0, r8, #0, #12
		} else if ((size >= QSPI_SECTOR_SIZE) &&
   1ae58:	b930      	cbnz	r0, 1ae68 <qspi_nor_erase+0xf4>
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_4KB, addr);
   1ae5a:	4641      	mov	r1, r8
   1ae5c:	f002 ffb4 	bl	1ddc8 <nrfx_qspi_erase>
			adj = QSPI_SECTOR_SIZE;
   1ae60:	f44f 5980 	mov.w	r9, #4096	; 0x1000
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_4KB, addr);
   1ae64:	4607      	mov	r7, r0
			adj = QSPI_SECTOR_SIZE;
   1ae66:	e7c8      	b.n	1adfa <qspi_nor_erase+0x86>
			LOG_ERR("unsupported at 0x%lx size %zu", (long)addr, size);
   1ae68:	4b13      	ldr	r3, [pc, #76]	; (1aeb8 <qspi_nor_erase+0x144>)
   1ae6a:	2201      	movs	r2, #1
   1ae6c:	9302      	str	r3, [sp, #8]
   1ae6e:	2300      	movs	r3, #0
   1ae70:	490f      	ldr	r1, [pc, #60]	; (1aeb0 <qspi_nor_erase+0x13c>)
   1ae72:	4618      	mov	r0, r3
   1ae74:	e9cd 3300 	strd	r3, r3, [sp]
   1ae78:	e9cd 8503 	strd	r8, r5, [sp, #12]
   1ae7c:	f00d f857 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
		qspi_wait_for_completion(dev, res);
   1ae80:	490e      	ldr	r1, [pc, #56]	; (1aebc <qspi_nor_erase+0x148>)
   1ae82:	6930      	ldr	r0, [r6, #16]
   1ae84:	f7ff fd3e 	bl	1a904 <qspi_wait_for_completion.isra.0>
			res = NRFX_ERROR_INVALID_PARAM;
   1ae88:	4f0c      	ldr	r7, [pc, #48]	; (1aebc <qspi_nor_erase+0x148>)
			LOG_ERR("erase error at 0x%lx size %zu", (long)addr, size);
   1ae8a:	4b0d      	ldr	r3, [pc, #52]	; (1aec0 <qspi_nor_erase+0x14c>)
   1ae8c:	2201      	movs	r2, #1
   1ae8e:	9302      	str	r3, [sp, #8]
   1ae90:	2300      	movs	r3, #0
   1ae92:	e9cd 8503 	strd	r8, r5, [sp, #12]
   1ae96:	4618      	mov	r0, r3
   1ae98:	e9cd 3300 	strd	r3, r3, [sp]
   1ae9c:	4904      	ldr	r1, [pc, #16]	; (1aeb0 <qspi_nor_erase+0x13c>)
   1ae9e:	f00d f846 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
			rv = qspi_get_zephyr_ret_code(res);
   1aea2:	4638      	mov	r0, r7
   1aea4:	f7ff fd14 	bl	1a8d0 <qspi_get_zephyr_ret_code>
   1aea8:	4604      	mov	r4, r0
			break;
   1aeaa:	e7b0      	b.n	1ae0e <qspi_nor_erase+0x9a>
   1aeac:	0002f897 	.word	0x0002f897
   1aeb0:	0002a7d8 	.word	0x0002a7d8
   1aeb4:	0bad0000 	.word	0x0bad0000
   1aeb8:	0002f8e1 	.word	0x0002f8e1
   1aebc:	0bad0004 	.word	0x0bad0004
   1aec0:	0002f8ff 	.word	0x0002f8ff

0001aec4 <qspi_nor_write>:
{
   1aec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1aec8:	4605      	mov	r5, r0
   1aeca:	460f      	mov	r7, r1
   1aecc:	461e      	mov	r6, r3
	if (!src) {
   1aece:	4690      	mov	r8, r2
{
   1aed0:	b088      	sub	sp, #32
	if (!src) {
   1aed2:	b1ca      	cbz	r2, 1af08 <qspi_nor_write+0x44>
	if ((size == 0)
   1aed4:	b1c3      	cbz	r3, 1af08 <qspi_nor_write+0x44>
	    || ((size > 4) && ((size % 4U) != 0))) {
   1aed6:	2b04      	cmp	r3, #4
   1aed8:	d901      	bls.n	1aede <qspi_nor_write+0x1a>
   1aeda:	079a      	lsls	r2, r3, #30
   1aedc:	d114      	bne.n	1af08 <qspi_nor_write+0x44>
	if ((addr % 4U) != 0) {
   1aede:	07bb      	lsls	r3, r7, #30
   1aee0:	d112      	bne.n	1af08 <qspi_nor_write+0x44>
	if (addr < 0 ||
   1aee2:	2f00      	cmp	r7, #0
	const struct qspi_nor_config *params = dev->config;
   1aee4:	686a      	ldr	r2, [r5, #4]
	if (addr < 0 ||
   1aee6:	db03      	blt.n	1aef0 <qspi_nor_write+0x2c>
   1aee8:	6992      	ldr	r2, [r2, #24]
	    (addr + size) > params->size) {
   1aeea:	19bb      	adds	r3, r7, r6
	if (addr < 0 ||
   1aeec:	4293      	cmp	r3, r2
   1aeee:	d911      	bls.n	1af14 <qspi_nor_write+0x50>
		LOG_ERR("write error: address or size "
   1aef0:	4b40      	ldr	r3, [pc, #256]	; (1aff4 <qspi_nor_write+0x130>)
   1aef2:	2201      	movs	r2, #1
   1aef4:	9302      	str	r3, [sp, #8]
   1aef6:	2300      	movs	r3, #0
   1aef8:	e9cd 7603 	strd	r7, r6, [sp, #12]
   1aefc:	4618      	mov	r0, r3
   1aefe:	e9cd 3300 	strd	r3, r3, [sp]
   1af02:	493d      	ldr	r1, [pc, #244]	; (1aff8 <qspi_nor_write+0x134>)
   1af04:	f00d f813 	bl	27f2e <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1af08:	f06f 0415 	mvn.w	r4, #21
}
   1af0c:	4620      	mov	r0, r4
   1af0e:	b008      	add	sp, #32
   1af10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	int rc = qspi_device_init(dev);
   1af14:	4628      	mov	r0, r5
   1af16:	f7ff fd03 	bl	1a920 <qspi_device_init>
	if (rc != 0) {
   1af1a:	4604      	mov	r4, r0
   1af1c:	2800      	cmp	r0, #0
   1af1e:	d160      	bne.n	1afe2 <qspi_nor_write+0x11e>
	qspi_trans_lock(dev);
   1af20:	6928      	ldr	r0, [r5, #16]
   1af22:	f00d f81a 	bl	27f5a <qspi_trans_lock.isra.0>
	res = qspi_nor_write_protection_set(dev, false);
   1af26:	4621      	mov	r1, r4
   1af28:	4628      	mov	r0, r5
   1af2a:	f00d f81c 	bl	27f66 <qspi_nor_write_protection_set>
   1af2e:	4604      	mov	r4, r0
	qspi_lock(dev);
   1af30:	6928      	ldr	r0, [r5, #16]
   1af32:	f00d f80b 	bl	27f4c <qspi_lock.isra.0>
	if (!res) {
   1af36:	2c00      	cmp	r4, #0
   1af38:	d140      	bne.n	1afbc <qspi_nor_write+0xf8>
		if (size < 4U) {
   1af3a:	2e03      	cmp	r6, #3
   1af3c:	d81c      	bhi.n	1af78 <qspi_nor_write+0xb4>
	res = nrfx_qspi_read(buf, sizeof(buf), addr);
   1af3e:	463a      	mov	r2, r7
   1af40:	2104      	movs	r1, #4
   1af42:	a807      	add	r0, sp, #28
   1af44:	f00d fcbd 	bl	288c2 <nrfx_qspi_read>
   1af48:	4604      	mov	r4, r0
	qspi_wait_for_completion(dev, res);
   1af4a:	4601      	mov	r1, r0
   1af4c:	6928      	ldr	r0, [r5, #16]
   1af4e:	f7ff fcd9 	bl	1a904 <qspi_wait_for_completion.isra.0>
	if (res == NRFX_SUCCESS) {
   1af52:	4b2a      	ldr	r3, [pc, #168]	; (1affc <qspi_nor_write+0x138>)
   1af54:	429c      	cmp	r4, r3
   1af56:	d131      	bne.n	1afbc <qspi_nor_write+0xf8>
		memcpy(buf, sptr, slen);
   1af58:	4632      	mov	r2, r6
   1af5a:	4641      	mov	r1, r8
   1af5c:	a807      	add	r0, sp, #28
   1af5e:	f00e fc28 	bl	297b2 <memcpy>
		res = nrfx_qspi_write(buf, sizeof(buf), addr);
   1af62:	463a      	mov	r2, r7
   1af64:	2104      	movs	r1, #4
   1af66:	a807      	add	r0, sp, #28
			res = nrfx_qspi_write(src, size, addr);
   1af68:	f00d fca8 	bl	288bc <nrfx_qspi_write>
   1af6c:	4604      	mov	r4, r0
			qspi_wait_for_completion(dev, res);
   1af6e:	4601      	mov	r1, r0
   1af70:	6928      	ldr	r0, [r5, #16]
   1af72:	f7ff fcc7 	bl	1a904 <qspi_wait_for_completion.isra.0>
   1af76:	e021      	b.n	1afbc <qspi_nor_write+0xf8>
   1af78:	f008 4360 	and.w	r3, r8, #3758096384	; 0xe0000000
		} else if (!nrfx_is_in_ram(src)) {
   1af7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1af80:	d033      	beq.n	1afea <qspi_nor_write+0x126>
			if (res == NRFX_SUCCESS) {
   1af82:	f8df a078 	ldr.w	sl, [pc, #120]	; 1affc <qspi_nor_write+0x138>
			size_t len = MIN(slen, sizeof(buf));
   1af86:	2e04      	cmp	r6, #4
   1af88:	46b1      	mov	r9, r6
   1af8a:	bf28      	it	cs
   1af8c:	f04f 0904 	movcs.w	r9, #4
			memcpy(buf, sp, len);
   1af90:	4641      	mov	r1, r8
   1af92:	464a      	mov	r2, r9
   1af94:	a807      	add	r0, sp, #28
   1af96:	f00e fc0c 	bl	297b2 <memcpy>
			res = nrfx_qspi_write(buf, sizeof(buf), addr);
   1af9a:	463a      	mov	r2, r7
   1af9c:	2104      	movs	r1, #4
   1af9e:	a807      	add	r0, sp, #28
   1afa0:	f00d fc8c 	bl	288bc <nrfx_qspi_write>
   1afa4:	4604      	mov	r4, r0
			qspi_wait_for_completion(dev, res);
   1afa6:	4601      	mov	r1, r0
   1afa8:	6928      	ldr	r0, [r5, #16]
   1afaa:	f7ff fcab 	bl	1a904 <qspi_wait_for_completion.isra.0>
			if (res == NRFX_SUCCESS) {
   1afae:	4554      	cmp	r4, sl
   1afb0:	d104      	bne.n	1afbc <qspi_nor_write+0xf8>
		while ((slen > 0) && (res == NRFX_SUCCESS)) {
   1afb2:	ebb6 0609 	subs.w	r6, r6, r9
				sp += len;
   1afb6:	44c8      	add	r8, r9
				addr += len;
   1afb8:	444f      	add	r7, r9
		while ((slen > 0) && (res == NRFX_SUCCESS)) {
   1afba:	d1e4      	bne.n	1af86 <qspi_nor_write+0xc2>
	k_sem_give(&dev_data->sem);
   1afbc:	6928      	ldr	r0, [r5, #16]
   1afbe:	3018      	adds	r0, #24
   1afc0:	f00c ffad 	bl	27f1e <k_sem_give>
	int res2 = qspi_nor_write_protection_set(dev, true);
   1afc4:	2101      	movs	r1, #1
   1afc6:	4628      	mov	r0, r5
   1afc8:	f00c ffcd 	bl	27f66 <qspi_nor_write_protection_set>
   1afcc:	4606      	mov	r6, r0
	k_sem_give(&dev_data->trans);
   1afce:	6928      	ldr	r0, [r5, #16]
   1afd0:	f00c ffa5 	bl	27f1e <k_sem_give>
	rc = qspi_get_zephyr_ret_code(res);
   1afd4:	2c00      	cmp	r4, #0
   1afd6:	bf14      	ite	ne
   1afd8:	4620      	movne	r0, r4
   1afda:	4630      	moveq	r0, r6
   1afdc:	f7ff fc78 	bl	1a8d0 <qspi_get_zephyr_ret_code>
   1afe0:	4604      	mov	r4, r0
	qspi_device_uninit(dev);
   1afe2:	4628      	mov	r0, r5
   1afe4:	f7ff fd10 	bl	1aa08 <qspi_device_uninit>
	return rc;
   1afe8:	e790      	b.n	1af0c <qspi_nor_write+0x48>
			res = nrfx_qspi_write(src, size, addr);
   1afea:	463a      	mov	r2, r7
   1afec:	4631      	mov	r1, r6
   1afee:	4640      	mov	r0, r8
   1aff0:	e7ba      	b.n	1af68 <qspi_nor_write+0xa4>
   1aff2:	bf00      	nop
   1aff4:	0002f91d 	.word	0x0002f91d
   1aff8:	0002a7d8 	.word	0x0002a7d8
   1affc:	0bad0000 	.word	0x0bad0000

0001b000 <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(const struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
   1b000:	4b02      	ldr	r3, [pc, #8]	; (1b00c <flash_nrf_pages_layout+0xc>)
   1b002:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
   1b004:	2301      	movs	r3, #1
   1b006:	6013      	str	r3, [r2, #0]
}
   1b008:	4770      	bx	lr
   1b00a:	bf00      	nop
   1b00c:	20021310 	.word	0x20021310

0001b010 <flash_nrf_get_parameters>:
flash_nrf_get_parameters(const struct device *dev)
{
	ARG_UNUSED(dev);

	return &flash_nrf_parameters;
}
   1b010:	4800      	ldr	r0, [pc, #0]	; (1b014 <flash_nrf_get_parameters+0x4>)
   1b012:	4770      	bx	lr
   1b014:	0002b484 	.word	0x0002b484

0001b018 <flash_nrf_read>:
{
   1b018:	b570      	push	{r4, r5, r6, lr}
   1b01a:	460c      	mov	r4, r1
   1b01c:	b086      	sub	sp, #24
	if (is_regular_addr_valid(addr, len)) {
   1b01e:	4619      	mov	r1, r3
   1b020:	4620      	mov	r0, r4
{
   1b022:	461d      	mov	r5, r3
   1b024:	4616      	mov	r6, r2
	if (is_regular_addr_valid(addr, len)) {
   1b026:	f00c ffce 	bl	27fc6 <is_regular_addr_valid>
   1b02a:	4603      	mov	r3, r0
   1b02c:	b968      	cbnz	r0, 1b04a <flash_nrf_read+0x32>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1b02e:	4a0f      	ldr	r2, [pc, #60]	; (1b06c <flash_nrf_read+0x54>)
   1b030:	9000      	str	r0, [sp, #0]
   1b032:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1b036:	e9cd 4503 	strd	r4, r5, [sp, #12]
   1b03a:	2201      	movs	r2, #1
   1b03c:	490c      	ldr	r1, [pc, #48]	; (1b070 <flash_nrf_read+0x58>)
   1b03e:	f00c ffd3 	bl	27fe8 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1b042:	f06f 0015 	mvn.w	r0, #21
}
   1b046:	b006      	add	sp, #24
   1b048:	bd70      	pop	{r4, r5, r6, pc}
	if (!len) {
   1b04a:	b165      	cbz	r5, 1b066 <flash_nrf_read+0x4e>
	if (addr < PM_APP_ADDRESS) {
   1b04c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
		return soc_secure_mem_read(data, (void *)addr, len);
   1b050:	462a      	mov	r2, r5
   1b052:	4621      	mov	r1, r4
   1b054:	4630      	mov	r0, r6
	if (addr < PM_APP_ADDRESS) {
   1b056:	da04      	bge.n	1b062 <flash_nrf_read+0x4a>
}
   1b058:	b006      	add	sp, #24
   1b05a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return soc_secure_mem_read(data, (void *)addr, len);
   1b05e:	f009 be8d 	b.w	24d7c <soc_secure_mem_read>
   1b062:	f00e fba6 	bl	297b2 <memcpy>
		return 0;
   1b066:	2000      	movs	r0, #0
   1b068:	e7ed      	b.n	1b046 <flash_nrf_read+0x2e>
   1b06a:	bf00      	nop
   1b06c:	0002f97d 	.word	0x0002f97d
   1b070:	0002a770 	.word	0x0002a770

0001b074 <nrf_flash_init>:
	.page_layout = flash_nrf_pages_layout,
#endif
};

static int nrf_flash_init(const struct device *dev)
{
   1b074:	b510      	push	{r4, lr}
	return z_impl_k_sem_init(sem, initial_count, limit);
   1b076:	2201      	movs	r2, #1
   1b078:	4806      	ldr	r0, [pc, #24]	; (1b094 <nrf_flash_init+0x20>)
   1b07a:	4611      	mov	r1, r2
   1b07c:	f00e f9e5 	bl	2944a <z_impl_k_sem_init>
#ifndef CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE
	nrf_flash_sync_init();
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
   1b080:	f00d fc16 	bl	288b0 <nrfx_nvmc_flash_page_count_get>
   1b084:	4c04      	ldr	r4, [pc, #16]	; (1b098 <nrf_flash_init+0x24>)
   1b086:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
   1b088:	f00d fc0f 	bl	288aa <nrfx_nvmc_flash_page_size_get>
   1b08c:	6060      	str	r0, [r4, #4]
#endif

	return 0;
}
   1b08e:	2000      	movs	r0, #0
   1b090:	bd10      	pop	{r4, pc}
   1b092:	bf00      	nop
   1b094:	20021318 	.word	0x20021318
   1b098:	20021310 	.word	0x20021310

0001b09c <flash_nrf_erase>:
{
   1b09c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b09e:	b087      	sub	sp, #28
   1b0a0:	460e      	mov	r6, r1
   1b0a2:	4614      	mov	r4, r2
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1b0a4:	f00d fc01 	bl	288aa <nrfx_nvmc_flash_page_size_get>
	if (is_regular_addr_valid(addr, size)) {
   1b0a8:	4621      	mov	r1, r4
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1b0aa:	4605      	mov	r5, r0
	if (is_regular_addr_valid(addr, size)) {
   1b0ac:	4630      	mov	r0, r6
   1b0ae:	f00c ff8a 	bl	27fc6 <is_regular_addr_valid>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
   1b0b2:	4637      	mov	r7, r6
	if (is_regular_addr_valid(addr, size)) {
   1b0b4:	4603      	mov	r3, r0
   1b0b6:	b388      	cbz	r0, 1b11c <flash_nrf_erase+0x80>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
   1b0b8:	fbb6 f3f5 	udiv	r3, r6, r5
   1b0bc:	fb05 6313 	mls	r3, r5, r3, r6
   1b0c0:	b923      	cbnz	r3, 1b0cc <flash_nrf_erase+0x30>
   1b0c2:	fbb4 f3f5 	udiv	r3, r4, r5
   1b0c6:	fb05 4313 	mls	r3, r5, r3, r4
   1b0ca:	b173      	cbz	r3, 1b0ea <flash_nrf_erase+0x4e>
			LOG_ERR("unaligned address: 0x%08lx:%zu",
   1b0cc:	4b18      	ldr	r3, [pc, #96]	; (1b130 <flash_nrf_erase+0x94>)
   1b0ce:	2201      	movs	r2, #1
   1b0d0:	9302      	str	r3, [sp, #8]
   1b0d2:	2300      	movs	r3, #0
   1b0d4:	4618      	mov	r0, r3
   1b0d6:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1b0da:	e9cd 3300 	strd	r3, r3, [sp]
   1b0de:	4915      	ldr	r1, [pc, #84]	; (1b134 <flash_nrf_erase+0x98>)
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1b0e0:	f00c ff82 	bl	27fe8 <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   1b0e4:	f06f 0015 	mvn.w	r0, #21
   1b0e8:	e002      	b.n	1b0f0 <flash_nrf_erase+0x54>
		if (!n_pages) {
   1b0ea:	42a5      	cmp	r5, r4
   1b0ec:	d902      	bls.n	1b0f4 <flash_nrf_erase+0x58>
			return 0;
   1b0ee:	2000      	movs	r0, #0
}
   1b0f0:	b007      	add	sp, #28
   1b0f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return z_impl_k_sem_take(sem, timeout);
   1b0f4:	f04f 32ff 	mov.w	r2, #4294967295
   1b0f8:	f04f 33ff 	mov.w	r3, #4294967295
   1b0fc:	480e      	ldr	r0, [pc, #56]	; (1b138 <flash_nrf_erase+0x9c>)
   1b0fe:	f004 fecf 	bl	1fea0 <z_impl_k_sem_take>

#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

static int erase_op(void *context)
{
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1b102:	f00d fbd2 	bl	288aa <nrfx_nvmc_flash_page_size_get>
   1b106:	4605      	mov	r5, r0
		if (nrfx_nvmc_page_partial_erase_continue()) {
			e_ctx->len -= pg_size;
			e_ctx->flash_addr += pg_size;
		}
#else
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
   1b108:	4638      	mov	r0, r7
   1b10a:	f002 fad5 	bl	1d6b8 <nrfx_nvmc_page_erase>
			}

		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

	} while (e_ctx->len > 0);
   1b10e:	1b64      	subs	r4, r4, r5
   1b110:	442f      	add	r7, r5
   1b112:	d1f9      	bne.n	1b108 <flash_nrf_erase+0x6c>
	z_impl_k_sem_give(sem);
   1b114:	4808      	ldr	r0, [pc, #32]	; (1b138 <flash_nrf_erase+0x9c>)
   1b116:	f004 fe7f 	bl	1fe18 <z_impl_k_sem_give>
}
   1b11a:	e7e8      	b.n	1b0ee <flash_nrf_erase+0x52>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1b11c:	4a07      	ldr	r2, [pc, #28]	; (1b13c <flash_nrf_erase+0xa0>)
   1b11e:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1b122:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1b126:	4903      	ldr	r1, [pc, #12]	; (1b134 <flash_nrf_erase+0x98>)
   1b128:	2201      	movs	r2, #1
   1b12a:	9000      	str	r0, [sp, #0]
   1b12c:	e7d8      	b.n	1b0e0 <flash_nrf_erase+0x44>
   1b12e:	bf00      	nop
   1b130:	0002f99a 	.word	0x0002f99a
   1b134:	0002a770 	.word	0x0002a770
   1b138:	20021318 	.word	0x20021318
   1b13c:	0002f97d 	.word	0x0002f97d

0001b140 <flash_nrf_write>:
{
   1b140:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b142:	460e      	mov	r6, r1
   1b144:	b087      	sub	sp, #28
	if (is_regular_addr_valid(addr, len)) {
   1b146:	4619      	mov	r1, r3
   1b148:	4630      	mov	r0, r6
{
   1b14a:	461c      	mov	r4, r3
   1b14c:	4617      	mov	r7, r2
	if (is_regular_addr_valid(addr, len)) {
   1b14e:	f00c ff3a 	bl	27fc6 <is_regular_addr_valid>
   1b152:	4603      	mov	r3, r0
   1b154:	b968      	cbnz	r0, 1b172 <flash_nrf_write+0x32>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1b156:	4a1d      	ldr	r2, [pc, #116]	; (1b1cc <flash_nrf_write+0x8c>)
   1b158:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1b15c:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1b160:	2201      	movs	r2, #1
   1b162:	491b      	ldr	r1, [pc, #108]	; (1b1d0 <flash_nrf_write+0x90>)
   1b164:	9000      	str	r0, [sp, #0]
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
   1b166:	f00c ff3f 	bl	27fe8 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1b16a:	f06f 0015 	mvn.w	r0, #21
}
   1b16e:	b007      	add	sp, #28
   1b170:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!is_aligned_32(addr) || (len % sizeof(uint32_t))) {
   1b172:	ea46 0504 	orr.w	r5, r6, r4
   1b176:	f015 0503 	ands.w	r5, r5, #3
   1b17a:	d00a      	beq.n	1b192 <flash_nrf_write+0x52>
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
   1b17c:	4b15      	ldr	r3, [pc, #84]	; (1b1d4 <flash_nrf_write+0x94>)
   1b17e:	2201      	movs	r2, #1
   1b180:	9302      	str	r3, [sp, #8]
   1b182:	2300      	movs	r3, #0
   1b184:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1b188:	4618      	mov	r0, r3
   1b18a:	e9cd 3300 	strd	r3, r3, [sp]
   1b18e:	4910      	ldr	r1, [pc, #64]	; (1b1d0 <flash_nrf_write+0x90>)
   1b190:	e7e9      	b.n	1b166 <flash_nrf_write+0x26>
	if (!len) {
   1b192:	b1a4      	cbz	r4, 1b1be <flash_nrf_write+0x7e>
	return z_impl_k_sem_take(sem, timeout);
   1b194:	f04f 32ff 	mov.w	r2, #4294967295
   1b198:	f04f 33ff 	mov.w	r3, #4294967295
   1b19c:	480e      	ldr	r0, [pc, #56]	; (1b1d8 <flash_nrf_write+0x98>)
   1b19e:	f004 fe7f 	bl	1fea0 <z_impl_k_sem_take>
	w_ctx->flash_addr += shift;
	w_ctx->data_addr += shift;
	w_ctx->len -= shift;
}

static int write_op(void *context)
   1b1a2:	f024 0403 	bic.w	r4, r4, #3
		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */
	}
#endif /* CONFIG_SOC_FLASH_NRF_EMULATE_ONE_BYTE_WRITE_ACCESS */
	/* Write all the 4-byte aligned data */
	while (w_ctx->len >= sizeof(uint32_t)) {
   1b1a6:	42a5      	cmp	r5, r4
   1b1a8:	eb05 0006 	add.w	r0, r5, r6
   1b1ac:	d109      	bne.n	1b1c2 <flash_nrf_write+0x82>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_nvmc_ready_check(NRF_NVMC_Type const * p_reg)
{
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
   1b1ae:	4a0b      	ldr	r2, [pc, #44]	; (1b1dc <flash_nrf_write+0x9c>)
   1b1b0:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
	while (!nrfx_nvmc_write_done_check()) {
   1b1b4:	07db      	lsls	r3, r3, #31
   1b1b6:	d5fb      	bpl.n	1b1b0 <flash_nrf_write+0x70>
	z_impl_k_sem_give(sem);
   1b1b8:	4807      	ldr	r0, [pc, #28]	; (1b1d8 <flash_nrf_write+0x98>)
   1b1ba:	f004 fe2d 	bl	1fe18 <z_impl_k_sem_give>
	return ret;
   1b1be:	2000      	movs	r0, #0
   1b1c0:	e7d5      	b.n	1b16e <flash_nrf_write+0x2e>
		if (SUSPEND_POFWARN()) {
			return -ECANCELED;
		}

		nrfx_nvmc_word_write(w_ctx->flash_addr,
   1b1c2:	5979      	ldr	r1, [r7, r5]
   1b1c4:	f002 faaa 	bl	1d71c <nrfx_nvmc_word_write>
	w_ctx->len -= shift;
   1b1c8:	3504      	adds	r5, #4
}
   1b1ca:	e7ec      	b.n	1b1a6 <flash_nrf_write+0x66>
   1b1cc:	0002f97d 	.word	0x0002f97d
   1b1d0:	0002a770 	.word	0x0002a770
   1b1d4:	0002f9b9 	.word	0x0002f9b9
   1b1d8:	20021318 	.word	0x20021318
   1b1dc:	40039000 	.word	0x40039000

0001b1e0 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   1b1e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   1b1e2:	ab0b      	add	r3, sp, #44	; 0x2c
   1b1e4:	9305      	str	r3, [sp, #20]
   1b1e6:	9303      	str	r3, [sp, #12]
   1b1e8:	4b05      	ldr	r3, [pc, #20]	; (1b200 <z_log_msg_runtime_create.constprop.0+0x20>)
   1b1ea:	2201      	movs	r2, #1
   1b1ec:	9302      	str	r3, [sp, #8]
   1b1ee:	2300      	movs	r3, #0
   1b1f0:	4618      	mov	r0, r3
   1b1f2:	e9cd 3300 	strd	r3, r3, [sp]
   1b1f6:	f7f3 f8a9 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   1b1fa:	b007      	add	sp, #28
   1b1fc:	f85d fb04 	ldr.w	pc, [sp], #4
   1b200:	0002f9f8 	.word	0x0002f9f8

0001b204 <uarte_nrfx_tx>:
}

static int uarte_nrfx_tx(const struct device *dev, const uint8_t *buf,
			 size_t len,
			 int32_t timeout)
{
   1b204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1b206:	461d      	mov	r5, r3
	return config->uarte_regs;
   1b208:	6843      	ldr	r3, [r0, #4]
{
   1b20a:	4606      	mov	r6, r0
	struct uarte_nrfx_data *data = dev->data;
   1b20c:	6904      	ldr	r4, [r0, #16]
	return config->uarte_regs;
   1b20e:	f8d3 c000 	ldr.w	ip, [r3]
   1b212:	f04f 0320 	mov.w	r3, #32
   1b216:	f3ef 8711 	mrs	r7, BASEPRI
   1b21a:	f383 8812 	msr	BASEPRI_MAX, r3
   1b21e:	f3bf 8f6f 	isb	sy
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	unsigned int key = irq_lock();

	if (data->async->tx_size) {
   1b222:	68e3      	ldr	r3, [r4, #12]
   1b224:	68d8      	ldr	r0, [r3, #12]
   1b226:	b138      	cbz	r0, 1b238 <uarte_nrfx_tx+0x34>
	__asm__ volatile(
   1b228:	f387 8811 	msr	BASEPRI, r7
   1b22c:	f3bf 8f6f 	isb	sy
		irq_unlock(key);
		return -EBUSY;
   1b230:	f06f 000f 	mvn.w	r0, #15
	    && timeout != SYS_FOREVER_US) {
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
			      K_NO_WAIT);
	}
	return 0;
}
   1b234:	b003      	add	sp, #12
   1b236:	bdf0      	pop	{r4, r5, r6, r7, pc}
	data->async->tx_size = len;
   1b238:	60da      	str	r2, [r3, #12]
	data->async->tx_buf = buf;
   1b23a:	68e3      	ldr	r3, [r4, #12]
   1b23c:	6099      	str	r1, [r3, #8]
    p_reg->SHORTS &= ~(mask);
}

NRF_STATIC_INLINE void nrf_uarte_int_enable(NRF_UARTE_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
   1b23e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   1b242:	f8cc 3304 	str.w	r3, [ip, #772]	; 0x304
   1b246:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
	if (nrfx_is_in_ram(buf)) {
   1b24a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1b24e:	68e3      	ldr	r3, [r4, #12]
   1b250:	d111      	bne.n	1b276 <uarte_nrfx_tx+0x72>
		data->async->xfer_buf = buf;
   1b252:	6119      	str	r1, [r3, #16]
		data->async->xfer_len = len;
   1b254:	68e3      	ldr	r3, [r4, #12]
   1b256:	615a      	str	r2, [r3, #20]
	start_tx_locked(dev, data);
   1b258:	4621      	mov	r1, r4
   1b25a:	4630      	mov	r0, r6
   1b25c:	f00d f87f 	bl	2835e <start_tx_locked>
   1b260:	f387 8811 	msr	BASEPRI, r7
   1b264:	f3bf 8f6f 	isb	sy
	if (data->uart_config.flow_ctrl == UART_CFG_FLOW_CTRL_RTS_CTS
   1b268:	7ae3      	ldrb	r3, [r4, #11]
   1b26a:	2b01      	cmp	r3, #1
   1b26c:	d101      	bne.n	1b272 <uarte_nrfx_tx+0x6e>
	    && timeout != SYS_FOREVER_US) {
   1b26e:	1c6b      	adds	r3, r5, #1
   1b270:	d106      	bne.n	1b280 <uarte_nrfx_tx+0x7c>
	return 0;
   1b272:	2000      	movs	r0, #0
   1b274:	e7de      	b.n	1b234 <uarte_nrfx_tx+0x30>
		data->async->tx_cache_offset = 0;
   1b276:	61d8      	str	r0, [r3, #28]
		(void)setup_tx_cache(data);
   1b278:	4620      	mov	r0, r4
   1b27a:	f00c ffe9 	bl	28250 <setup_tx_cache>
   1b27e:	e7eb      	b.n	1b258 <uarte_nrfx_tx+0x54>
   1b280:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   1b284:	2100      	movs	r1, #0
   1b286:	480a      	ldr	r0, [pc, #40]	; (1b2b0 <uarte_nrfx_tx+0xac>)
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
   1b288:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   1b28c:	2300      	movs	r3, #0
   1b28e:	fbc5 0106 	smlal	r0, r1, r5, r6
   1b292:	4a08      	ldr	r2, [pc, #32]	; (1b2b4 <uarte_nrfx_tx+0xb0>)
   1b294:	f7ed fe2c 	bl	8ef0 <__aeabi_uldivmod>
   1b298:	68e4      	ldr	r4, [r4, #12]
   1b29a:	4602      	mov	r2, r0
   1b29c:	460b      	mov	r3, r1
   1b29e:	3420      	adds	r4, #32
	z_impl_k_timer_start(timer, duration, period);
   1b2a0:	2000      	movs	r0, #0
   1b2a2:	2100      	movs	r1, #0
   1b2a4:	e9cd 0100 	strd	r0, r1, [sp]
   1b2a8:	4620      	mov	r0, r4
   1b2aa:	f007 f9c7 	bl	2263c <z_impl_k_timer_start>
   1b2ae:	e7e0      	b.n	1b272 <uarte_nrfx_tx+0x6e>
   1b2b0:	000f423f 	.word	0x000f423f
   1b2b4:	000f4240 	.word	0x000f4240

0001b2b8 <uarte_nrfx_configure>:
{
   1b2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch (cfg->stop_bits) {
   1b2ba:	794b      	ldrb	r3, [r1, #5]
   1b2bc:	2b01      	cmp	r3, #1
   1b2be:	d029      	beq.n	1b314 <uarte_nrfx_configure+0x5c>
   1b2c0:	2b03      	cmp	r3, #3
   1b2c2:	d124      	bne.n	1b30e <uarte_nrfx_configure+0x56>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
   1b2c4:	2710      	movs	r7, #16
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
   1b2c6:	798b      	ldrb	r3, [r1, #6]
   1b2c8:	2b03      	cmp	r3, #3
   1b2ca:	d120      	bne.n	1b30e <uarte_nrfx_configure+0x56>
	switch (cfg->flow_ctrl) {
   1b2cc:	79ce      	ldrb	r6, [r1, #7]
   1b2ce:	b10e      	cbz	r6, 1b2d4 <uarte_nrfx_configure+0x1c>
   1b2d0:	2e01      	cmp	r6, #1
   1b2d2:	d11c      	bne.n	1b30e <uarte_nrfx_configure+0x56>
	switch (cfg->parity) {
   1b2d4:	790a      	ldrb	r2, [r1, #4]
   1b2d6:	2a01      	cmp	r2, #1
   1b2d8:	d01e      	beq.n	1b318 <uarte_nrfx_configure+0x60>
   1b2da:	2a02      	cmp	r2, #2
   1b2dc:	d020      	beq.n	1b320 <uarte_nrfx_configure+0x68>
   1b2de:	b9b2      	cbnz	r2, 1b30e <uarte_nrfx_configure+0x56>
   1b2e0:	4614      	mov	r4, r2
	if (baudrate_set(dev, cfg->baudrate) != 0) {
   1b2e2:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
   1b2e4:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
   1b2e6:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
   1b2ea:	f8d5 c000 	ldr.w	ip, [r5]
	switch (baudrate) {
   1b2ee:	d06e      	beq.n	1b3ce <uarte_nrfx_configure+0x116>
   1b2f0:	d833      	bhi.n	1b35a <uarte_nrfx_configure+0xa2>
   1b2f2:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
   1b2f6:	d06d      	beq.n	1b3d4 <uarte_nrfx_configure+0x11c>
   1b2f8:	d81c      	bhi.n	1b334 <uarte_nrfx_configure+0x7c>
   1b2fa:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
   1b2fe:	d06b      	beq.n	1b3d8 <uarte_nrfx_configure+0x120>
   1b300:	d810      	bhi.n	1b324 <uarte_nrfx_configure+0x6c>
   1b302:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   1b306:	d06a      	beq.n	1b3de <uarte_nrfx_configure+0x126>
   1b308:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
   1b30c:	d06a      	beq.n	1b3e4 <uarte_nrfx_configure+0x12c>
		return -ENOTSUP;
   1b30e:	f06f 0085 	mvn.w	r0, #133	; 0x85
   1b312:	e05b      	b.n	1b3cc <uarte_nrfx_configure+0x114>
	switch (cfg->stop_bits) {
   1b314:	2700      	movs	r7, #0
   1b316:	e7d6      	b.n	1b2c6 <uarte_nrfx_configure+0xe>
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
   1b318:	f44f 7480 	mov.w	r4, #256	; 0x100
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   1b31c:	220e      	movs	r2, #14
   1b31e:	e7e0      	b.n	1b2e2 <uarte_nrfx_configure+0x2a>
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
   1b320:	2400      	movs	r4, #0
   1b322:	e7fb      	b.n	1b31c <uarte_nrfx_configure+0x64>
	switch (baudrate) {
   1b324:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
   1b328:	d05f      	beq.n	1b3ea <uarte_nrfx_configure+0x132>
   1b32a:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
   1b32e:	d1ee      	bne.n	1b30e <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
   1b330:	4b38      	ldr	r3, [pc, #224]	; (1b414 <uarte_nrfx_configure+0x15c>)
   1b332:	e03c      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b334:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
   1b338:	d05a      	beq.n	1b3f0 <uarte_nrfx_configure+0x138>
   1b33a:	d807      	bhi.n	1b34c <uarte_nrfx_configure+0x94>
   1b33c:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
   1b340:	d058      	beq.n	1b3f4 <uarte_nrfx_configure+0x13c>
   1b342:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
   1b346:	d1e2      	bne.n	1b30e <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
   1b348:	4b33      	ldr	r3, [pc, #204]	; (1b418 <uarte_nrfx_configure+0x160>)
   1b34a:	e030      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b34c:	f647 2512 	movw	r5, #31250	; 0x7a12
   1b350:	42ab      	cmp	r3, r5
   1b352:	d1dc      	bne.n	1b30e <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
   1b354:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   1b358:	e029      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b35a:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
   1b35e:	d04b      	beq.n	1b3f8 <uarte_nrfx_configure+0x140>
   1b360:	d813      	bhi.n	1b38a <uarte_nrfx_configure+0xd2>
   1b362:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
   1b366:	d04a      	beq.n	1b3fe <uarte_nrfx_configure+0x146>
   1b368:	d809      	bhi.n	1b37e <uarte_nrfx_configure+0xc6>
   1b36a:	f64d 25c0 	movw	r5, #56000	; 0xdac0
   1b36e:	42ab      	cmp	r3, r5
   1b370:	d047      	beq.n	1b402 <uarte_nrfx_configure+0x14a>
   1b372:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
   1b376:	d1ca      	bne.n	1b30e <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
   1b378:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
   1b37c:	e017      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b37e:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
   1b382:	d1c4      	bne.n	1b30e <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
   1b384:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
   1b388:	e011      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b38a:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
   1b38e:	d03b      	beq.n	1b408 <uarte_nrfx_configure+0x150>
   1b390:	d808      	bhi.n	1b3a4 <uarte_nrfx_configure+0xec>
   1b392:	4d22      	ldr	r5, [pc, #136]	; (1b41c <uarte_nrfx_configure+0x164>)
   1b394:	42ab      	cmp	r3, r5
   1b396:	d03a      	beq.n	1b40e <uarte_nrfx_configure+0x156>
   1b398:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
   1b39c:	d1b7      	bne.n	1b30e <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
   1b39e:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
   1b3a2:	e004      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b3a4:	4d1e      	ldr	r5, [pc, #120]	; (1b420 <uarte_nrfx_configure+0x168>)
   1b3a6:	42ab      	cmp	r3, r5
   1b3a8:	d1b1      	bne.n	1b30e <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
   1b3aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
   1b3ae:	6905      	ldr	r5, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
   1b3b0:	f8cc 3524 	str.w	r3, [ip, #1316]	; 0x524
	return config->uarte_regs;
   1b3b4:	6843      	ldr	r3, [r0, #4]
                    | (uint32_t)p_cfg->stop
   1b3b6:	433a      	orrs	r2, r7
   1b3b8:	681b      	ldr	r3, [r3, #0]
                    | (uint32_t)p_cfg->hwfc;
   1b3ba:	4334      	orrs	r4, r6
   1b3bc:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   1b3be:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
	data->uart_config = *cfg;
   1b3c2:	1d2b      	adds	r3, r5, #4
   1b3c4:	c903      	ldmia	r1, {r0, r1}
   1b3c6:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
   1b3ca:	2000      	movs	r0, #0
}
   1b3cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
   1b3ce:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
   1b3d2:	e7ec      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
   1b3d4:	4b13      	ldr	r3, [pc, #76]	; (1b424 <uarte_nrfx_configure+0x16c>)
   1b3d6:	e7ea      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
   1b3d8:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
   1b3dc:	e7e7      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = 0x00014000;
   1b3de:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
   1b3e2:	e7e4      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b3e4:	f44f 331c 	mov.w	r3, #159744	; 0x27000
   1b3e8:	e7e1      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
   1b3ea:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
   1b3ee:	e7de      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
   1b3f0:	4b0d      	ldr	r3, [pc, #52]	; (1b428 <uarte_nrfx_configure+0x170>)
   1b3f2:	e7dc      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
   1b3f4:	4b0d      	ldr	r3, [pc, #52]	; (1b42c <uarte_nrfx_configure+0x174>)
   1b3f6:	e7da      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
   1b3f8:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
   1b3fc:	e7d7      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
   1b3fe:	4b0c      	ldr	r3, [pc, #48]	; (1b430 <uarte_nrfx_configure+0x178>)
   1b400:	e7d5      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
   1b402:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
   1b406:	e7d2      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
   1b408:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
   1b40c:	e7cf      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
   1b40e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   1b412:	e7cc      	b.n	1b3ae <uarte_nrfx_configure+0xf6>
   1b414:	0013b000 	.word	0x0013b000
   1b418:	004ea000 	.word	0x004ea000
   1b41c:	0003d090 	.word	0x0003d090
   1b420:	000f4240 	.word	0x000f4240
   1b424:	00275000 	.word	0x00275000
   1b428:	0075c000 	.word	0x0075c000
   1b42c:	003af000 	.word	0x003af000
   1b430:	013a9000 	.word	0x013a9000

0001b434 <uarte_instance_init.constprop.0>:
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   1b434:	2100      	movs	r1, #0
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
   1b436:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
   1b43a:	f8d0 9004 	ldr.w	r9, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
   1b43e:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
   1b440:	f8d9 5000 	ldr.w	r5, [r9]
static int uarte_instance_init(const struct device *dev,
   1b444:	b087      	sub	sp, #28
   1b446:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
   1b44a:	6030      	str	r0, [r6, #0]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
   1b44c:	f8d9 800c 	ldr.w	r8, [r9, #12]
static int uarte_instance_init(const struct device *dev,
   1b450:	4607      	mov	r7, r0
	ret = pinctrl_lookup_state(config, id, &state);
   1b452:	aa05      	add	r2, sp, #20
   1b454:	4640      	mov	r0, r8
   1b456:	f00d f85e 	bl	28516 <pinctrl_lookup_state>
	if (ret < 0) {
   1b45a:	1e04      	subs	r4, r0, #0
   1b45c:	db25      	blt.n	1b4aa <uarte_instance_init.constprop.0+0x76>
	return pinctrl_apply_state_direct(config, state);
   1b45e:	9b05      	ldr	r3, [sp, #20]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1b460:	f8d8 2000 	ldr.w	r2, [r8]
   1b464:	7919      	ldrb	r1, [r3, #4]
   1b466:	6818      	ldr	r0, [r3, #0]
   1b468:	f00d f868 	bl	2853c <pinctrl_configure_pins>
	if (err < 0) {
   1b46c:	1e04      	subs	r4, r0, #0
   1b46e:	db1c      	blt.n	1b4aa <uarte_instance_init.constprop.0+0x76>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
   1b470:	4638      	mov	r0, r7
   1b472:	1d31      	adds	r1, r6, #4
   1b474:	f7ff ff20 	bl	1b2b8 <uarte_nrfx_configure>
	if (err) {
   1b478:	4604      	mov	r4, r0
   1b47a:	b9b0      	cbnz	r0, 1b4aa <uarte_instance_init.constprop.0+0x76>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
   1b47c:	f8d9 3004 	ldr.w	r3, [r9, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
   1b480:	0799      	lsls	r1, r3, #30
   1b482:	d532      	bpl.n	1b4ea <uarte_instance_init.constprop.0+0xb6>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
   1b484:	f106 001c 	add.w	r0, r6, #28
   1b488:	f001 fc3c 	bl	1cd04 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
   1b48c:	4b4f      	ldr	r3, [pc, #316]	; (1b5cc <uarte_instance_init.constprop.0+0x198>)
   1b48e:	4298      	cmp	r0, r3
   1b490:	d00f      	beq.n	1b4b2 <uarte_instance_init.constprop.0+0x7e>
		LOG_ERR("Failed to allocate PPI Channel");
   1b492:	4b4f      	ldr	r3, [pc, #316]	; (1b5d0 <uarte_instance_init.constprop.0+0x19c>)
   1b494:	4620      	mov	r0, r4
   1b496:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1b49a:	9400      	str	r4, [sp, #0]
   1b49c:	4623      	mov	r3, r4
   1b49e:	2201      	movs	r2, #1
   1b4a0:	494c      	ldr	r1, [pc, #304]	; (1b5d4 <uarte_instance_init.constprop.0+0x1a0>)
   1b4a2:	f7ff fe9d 	bl	1b1e0 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   1b4a6:	f06f 0404 	mvn.w	r4, #4

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
   1b4aa:	4620      	mov	r0, r4
   1b4ac:	b007      	add	sp, #28
   1b4ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1b4b2:	7f33      	ldrb	r3, [r6, #28]
    NRFX_ASSERT(tep);
   1b4b4:	f115 0f0c 	cmn.w	r5, #12
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
   1b4b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1b4bc:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
    NRFX_ASSERT(tep);
   1b4c0:	d10b      	bne.n	1b4da <uarte_instance_init.constprop.0+0xa6>
   1b4c2:	4945      	ldr	r1, [pc, #276]	; (1b5d8 <uarte_instance_init.constprop.0+0x1a4>)
   1b4c4:	4845      	ldr	r0, [pc, #276]	; (1b5dc <uarte_instance_init.constprop.0+0x1a8>)
   1b4c6:	f240 234e 	movw	r3, #590	; 0x24e
   1b4ca:	4a45      	ldr	r2, [pc, #276]	; (1b5e0 <uarte_instance_init.constprop.0+0x1ac>)
   1b4cc:	f009 fc0b 	bl	24ce6 <assert_print>
   1b4d0:	f240 214e 	movw	r1, #590	; 0x24e
   1b4d4:	4842      	ldr	r0, [pc, #264]	; (1b5e0 <uarte_instance_init.constprop.0+0x1ac>)
   1b4d6:	f009 fbff 	bl	24cd8 <assert_post_action>
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
   1b4da:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
   1b4de:	2301      	movs	r3, #1
   1b4e0:	7f32      	ldrb	r2, [r6, #28]
   1b4e2:	4093      	lsls	r3, r2
    p_reg->CHENSET = mask;
   1b4e4:	4a3f      	ldr	r2, [pc, #252]	; (1b5e4 <uarte_instance_init.constprop.0+0x1b0>)
   1b4e6:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	if (data->async) {
   1b4ea:	68f3      	ldr	r3, [r6, #12]
   1b4ec:	2b00      	cmp	r3, #0
   1b4ee:	d059      	beq.n	1b5a4 <uarte_instance_init.constprop.0+0x170>
    p_reg->INTENSET = mask;
   1b4f0:	2204      	movs	r2, #4
	return config->uarte_regs;
   1b4f2:	687b      	ldr	r3, [r7, #4]
	struct uarte_nrfx_data *data = dev->data;
   1b4f4:	f8d7 8010 	ldr.w	r8, [r7, #16]
	return config->uarte_regs;
   1b4f8:	681b      	ldr	r3, [r3, #0]
   1b4fa:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	data->async->low_power_mask = UARTE_LOW_POWER_TX;
   1b4fe:	2201      	movs	r2, #1
   1b500:	f8d8 100c 	ldr.w	r1, [r8, #12]
   1b504:	f8c1 20c0 	str.w	r2, [r1, #192]	; 0xc0
   1b508:	4937      	ldr	r1, [pc, #220]	; (1b5e8 <uarte_instance_init.constprop.0+0x1b4>)
   1b50a:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b50e:	2108      	movs	r1, #8
   1b510:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b514:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
   1b518:	b1a1      	cbz	r1, 1b544 <uarte_instance_init.constprop.0+0x110>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b51a:	605a      	str	r2, [r3, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b51c:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
		while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
   1b520:	b91a      	cbnz	r2, 1b52a <uarte_instance_init.constprop.0+0xf6>
   1b522:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
   1b526:	2a00      	cmp	r2, #0
   1b528:	d0f8      	beq.n	1b51c <uarte_instance_init.constprop.0+0xe8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b52a:	2200      	movs	r2, #0
   1b52c:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
   1b530:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
   1b534:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   1b538:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
   1b53c:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
   1b540:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
	k_timer_init(&data->async->rx_timeout_timer, rx_timeout, NULL);
   1b544:	f8d8 000c 	ldr.w	r0, [r8, #12]
   1b548:	2200      	movs	r2, #0
   1b54a:	4928      	ldr	r1, [pc, #160]	; (1b5ec <uarte_instance_init.constprop.0+0x1b8>)
   1b54c:	3080      	adds	r0, #128	; 0x80
   1b54e:	f00e f84d 	bl	295ec <k_timer_init>
	k_timer_user_data_set(&data->async->rx_timeout_timer, data);
   1b552:	f8d8 300c 	ldr.w	r3, [r8, #12]
	timer->user_data = user_data;
   1b556:	f8c3 80b4 	str.w	r8, [r3, #180]	; 0xb4
	k_timer_init(&data->async->tx_timeout_timer, tx_timeout, NULL);
   1b55a:	f8d8 000c 	ldr.w	r0, [r8, #12]
   1b55e:	2200      	movs	r2, #0
   1b560:	4923      	ldr	r1, [pc, #140]	; (1b5f0 <uarte_instance_init.constprop.0+0x1bc>)
   1b562:	3020      	adds	r0, #32
   1b564:	f00e f842 	bl	295ec <k_timer_init>
	k_timer_user_data_set(&data->async->tx_timeout_timer, data);
   1b568:	f8d8 300c 	ldr.w	r3, [r8, #12]
   1b56c:	f8c3 8054 	str.w	r8, [r3, #84]	; 0x54
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
   1b570:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1b574:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
   1b576:	bf5c      	itt	pl
   1b578:	f44f 7380 	movpl.w	r3, #256	; 0x100
   1b57c:	f8c5 3304 	strpl.w	r3, [r5, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b580:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1b584:	06db      	lsls	r3, r3, #27
   1b586:	bf44      	itt	mi
   1b588:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
   1b58c:	f8c5 3304 	strmi.w	r3, [r5, #772]	; 0x304

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1b590:	6973      	ldr	r3, [r6, #20]
   1b592:	f8c5 3544 	str.w	r3, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   1b596:	2300      	movs	r3, #0
   1b598:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b59c:	2301      	movs	r3, #1
   1b59e:	60ab      	str	r3, [r5, #8]
   1b5a0:	60eb      	str	r3, [r5, #12]
	return 0;
   1b5a2:	e782      	b.n	1b4aa <uarte_instance_init.constprop.0+0x76>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b5a4:	2308      	movs	r3, #8
   1b5a6:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
		if (!cfg->disable_rx) {
   1b5aa:	f899 3008 	ldrb.w	r3, [r9, #8]
   1b5ae:	2b00      	cmp	r3, #0
   1b5b0:	d1de      	bne.n	1b570 <uarte_instance_init.constprop.0+0x13c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b5b2:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
   1b5b6:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1b5ba:	69b3      	ldr	r3, [r6, #24]
   1b5bc:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1b5c0:	2301      	movs	r3, #1
   1b5c2:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b5c6:	602b      	str	r3, [r5, #0]
}
   1b5c8:	e7d2      	b.n	1b570 <uarte_instance_init.constprop.0+0x13c>
   1b5ca:	bf00      	nop
   1b5cc:	0bad0000 	.word	0x0bad0000
   1b5d0:	0002f9f8 	.word	0x0002f9f8
   1b5d4:	0002a7f8 	.word	0x0002a7f8
   1b5d8:	0002c61a 	.word	0x0002c61a
   1b5dc:	0002b6a9 	.word	0x0002b6a9
   1b5e0:	0002c5e2 	.word	0x0002c5e2
   1b5e4:	40017000 	.word	0x40017000
   1b5e8:	000a0210 	.word	0x000a0210
   1b5ec:	000283d1 	.word	0x000283d1
   1b5f0:	000284a1 	.word	0x000284a1

0001b5f4 <uarte_nrfx_poll_out>:
{
   1b5f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1b5f8:	4604      	mov	r4, r0
   1b5fa:	460e      	mov	r6, r1
	struct uarte_nrfx_data *data = dev->data;
   1b5fc:	6905      	ldr	r5, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   1b5fe:	f00d fed3 	bl	293a8 <k_is_in_isr>
   1b602:	b9b0      	cbnz	r0, 1b632 <uarte_nrfx_poll_out+0x3e>
	return !z_sys_post_kernel;
   1b604:	4b2a      	ldr	r3, [pc, #168]	; (1b6b0 <uarte_nrfx_poll_out+0xbc>)
   1b606:	781b      	ldrb	r3, [r3, #0]
   1b608:	b19b      	cbz	r3, 1b632 <uarte_nrfx_poll_out+0x3e>
{
   1b60a:	2764      	movs	r7, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
   1b60c:	6860      	ldr	r0, [r4, #4]
   1b60e:	f00c fe96 	bl	2833e <is_tx_ready.isra.0>
   1b612:	2800      	cmp	r0, #0
   1b614:	d138      	bne.n	1b688 <uarte_nrfx_poll_out+0x94>
   1b616:	2001      	movs	r0, #1
   1b618:	f00d f8ca 	bl	287b0 <nrfx_busy_wait>
   1b61c:	3f01      	subs	r7, #1
   1b61e:	d1f5      	bne.n	1b60c <uarte_nrfx_poll_out+0x18>
	return z_impl_k_sleep(timeout);
   1b620:	2100      	movs	r1, #0
   1b622:	2021      	movs	r0, #33	; 0x21
   1b624:	f006 faec 	bl	21c00 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
   1b628:	e7ef      	b.n	1b60a <uarte_nrfx_poll_out+0x16>
   1b62a:	f381 8811 	msr	BASEPRI, r1
   1b62e:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   1b632:	f04f 0320 	mov.w	r3, #32
   1b636:	f3ef 8111 	mrs	r1, BASEPRI
   1b63a:	f383 8812 	msr	BASEPRI_MAX, r3
   1b63e:	f3bf 8f6f 	isb	sy
   1b642:	f8d4 8004 	ldr.w	r8, [r4, #4]
   1b646:	460f      	mov	r7, r1
			if (is_tx_ready(dev)) {
   1b648:	4640      	mov	r0, r8
   1b64a:	f00c fe78 	bl	2833e <is_tx_ready.isra.0>
   1b64e:	2800      	cmp	r0, #0
   1b650:	d0eb      	beq.n	1b62a <uarte_nrfx_poll_out+0x36>
				if (data->async && data->async->tx_size &&
   1b652:	68eb      	ldr	r3, [r5, #12]
   1b654:	b15b      	cbz	r3, 1b66e <uarte_nrfx_poll_out+0x7a>
   1b656:	68da      	ldr	r2, [r3, #12]
   1b658:	b14a      	cbz	r2, 1b66e <uarte_nrfx_poll_out+0x7a>
					data->async->tx_amount < 0) {
   1b65a:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
				if (data->async && data->async->tx_size &&
   1b65e:	2a00      	cmp	r2, #0
   1b660:	da05      	bge.n	1b66e <uarte_nrfx_poll_out+0x7a>
	return config->uarte_regs;
   1b662:	f8d8 2000 	ldr.w	r2, [r8]
    return p_reg->TXD.AMOUNT;
   1b666:	f8d2 254c 	ldr.w	r2, [r2, #1356]	; 0x54c
					data->async->tx_amount =
   1b66a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	*data->char_out = c;
   1b66e:	696b      	ldr	r3, [r5, #20]
	tx_start(dev, data->char_out, 1);
   1b670:	2201      	movs	r2, #1
	*data->char_out = c;
   1b672:	701e      	strb	r6, [r3, #0]
	tx_start(dev, data->char_out, 1);
   1b674:	4620      	mov	r0, r4
   1b676:	6969      	ldr	r1, [r5, #20]
   1b678:	f00c fd0a 	bl	28090 <tx_start>
	__asm__ volatile(
   1b67c:	f387 8811 	msr	BASEPRI, r7
   1b680:	f3bf 8f6f 	isb	sy
}
   1b684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
   1b688:	f04f 0320 	mov.w	r3, #32
   1b68c:	f3ef 8111 	mrs	r1, BASEPRI
   1b690:	f383 8812 	msr	BASEPRI_MAX, r3
   1b694:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
   1b698:	6860      	ldr	r0, [r4, #4]
   1b69a:	460f      	mov	r7, r1
   1b69c:	f00c fe4f 	bl	2833e <is_tx_ready.isra.0>
   1b6a0:	2800      	cmp	r0, #0
   1b6a2:	d1e4      	bne.n	1b66e <uarte_nrfx_poll_out+0x7a>
	__asm__ volatile(
   1b6a4:	f381 8811 	msr	BASEPRI, r1
   1b6a8:	f3bf 8f6f 	isb	sy
}
   1b6ac:	e7b8      	b.n	1b620 <uarte_nrfx_poll_out+0x2c>
   1b6ae:	bf00      	nop
   1b6b0:	2002228f 	.word	0x2002228f

0001b6b4 <uarte_nrfx_rx_enable>:
{
   1b6b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const struct uarte_nrfx_config *cfg = dev->config;
   1b6b8:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
   1b6bc:	4617      	mov	r7, r2
	if (cfg->disable_rx) {
   1b6be:	f89a 2008 	ldrb.w	r2, [sl, #8]
{
   1b6c2:	4605      	mov	r5, r0
   1b6c4:	4688      	mov	r8, r1
	struct uarte_nrfx_data *data = dev->data;
   1b6c6:	6904      	ldr	r4, [r0, #16]
	return config->uarte_regs;
   1b6c8:	f8da 9000 	ldr.w	r9, [sl]
	if (cfg->disable_rx) {
   1b6cc:	b172      	cbz	r2, 1b6ec <uarte_nrfx_rx_enable+0x38>
		__ASSERT(false, "TX only UARTE instance");
   1b6ce:	4944      	ldr	r1, [pc, #272]	; (1b7e0 <uarte_nrfx_rx_enable+0x12c>)
   1b6d0:	f240 337d 	movw	r3, #893	; 0x37d
   1b6d4:	4a43      	ldr	r2, [pc, #268]	; (1b7e4 <uarte_nrfx_rx_enable+0x130>)
   1b6d6:	4844      	ldr	r0, [pc, #272]	; (1b7e8 <uarte_nrfx_rx_enable+0x134>)
   1b6d8:	f009 fb05 	bl	24ce6 <assert_print>
   1b6dc:	4843      	ldr	r0, [pc, #268]	; (1b7ec <uarte_nrfx_rx_enable+0x138>)
   1b6de:	f009 fb02 	bl	24ce6 <assert_print>
   1b6e2:	f240 317d 	movw	r1, #893	; 0x37d
   1b6e6:	483f      	ldr	r0, [pc, #252]	; (1b7e4 <uarte_nrfx_rx_enable+0x130>)
   1b6e8:	f009 faf6 	bl	24cd8 <assert_post_action>
	if (data->async->rx_enabled) {
   1b6ec:	68e2      	ldr	r2, [r4, #12]
   1b6ee:	f892 10ca 	ldrb.w	r1, [r2, #202]	; 0xca
   1b6f2:	2900      	cmp	r1, #0
   1b6f4:	d170      	bne.n	1b7d8 <uarte_nrfx_rx_enable+0x124>
		MAX(timeout / RX_TIMEOUT_DIV,
   1b6f6:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
	data->async->rx_timeout = timeout;
   1b6fa:	6753      	str	r3, [r2, #116]	; 0x74
		MAX(timeout / RX_TIMEOUT_DIV,
   1b6fc:	bfca      	itet	gt
   1b6fe:	2205      	movgt	r2, #5
   1b700:	235c      	movle	r3, #92	; 0x5c
   1b702:	fb93 f3f2 	sdivgt	r3, r3, r2
	data->async->rx_timeout_slab =
   1b706:	68e2      	ldr	r2, [r4, #12]
   1b708:	6793      	str	r3, [r2, #120]	; 0x78
	data->async->rx_buf = buf;
   1b70a:	68e3      	ldr	r3, [r4, #12]
   1b70c:	f8c3 8058 	str.w	r8, [r3, #88]	; 0x58
	data->async->rx_buf_len = len;
   1b710:	68e3      	ldr	r3, [r4, #12]
   1b712:	65df      	str	r7, [r3, #92]	; 0x5c
	data->async->rx_offset = 0;
   1b714:	2300      	movs	r3, #0
   1b716:	68e2      	ldr	r2, [r4, #12]
   1b718:	6613      	str	r3, [r2, #96]	; 0x60
	data->async->rx_next_buf = NULL;
   1b71a:	68e2      	ldr	r2, [r4, #12]
   1b71c:	6653      	str	r3, [r2, #100]	; 0x64
	data->async->rx_next_buf_len = 0;
   1b71e:	68e2      	ldr	r2, [r4, #12]
   1b720:	6693      	str	r3, [r2, #104]	; 0x68
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b722:	f8da 3004 	ldr.w	r3, [sl, #4]
   1b726:	06da      	lsls	r2, r3, #27
   1b728:	d523      	bpl.n	1b772 <uarte_nrfx_rx_enable+0xbe>
		if (data->async->rx_flush_cnt) {
   1b72a:	68e1      	ldr	r1, [r4, #12]
   1b72c:	f891 60c9 	ldrb.w	r6, [r1, #201]	; 0xc9
   1b730:	b1fe      	cbz	r6, 1b772 <uarte_nrfx_rx_enable+0xbe>
			int cpy_len = MIN(len, data->async->rx_flush_cnt);
   1b732:	42be      	cmp	r6, r7
   1b734:	bf28      	it	cs
   1b736:	463e      	movcs	r6, r7
   1b738:	4640      	mov	r0, r8
   1b73a:	4632      	mov	r2, r6
   1b73c:	31c4      	adds	r1, #196	; 0xc4
   1b73e:	f00e f838 	bl	297b2 <memcpy>
			if (!len) {
   1b742:	1bbf      	subs	r7, r7, r6
			buf += cpy_len;
   1b744:	44b0      	add	r8, r6
			if (!len) {
   1b746:	d114      	bne.n	1b772 <uarte_nrfx_rx_enable+0xbe>
				data->async->rx_flush_cnt -= cpy_len;
   1b748:	68e2      	ldr	r2, [r4, #12]
				notify_uart_rx_rdy(dev, cpy_len);
   1b74a:	4631      	mov	r1, r6
				data->async->rx_flush_cnt -= cpy_len;
   1b74c:	f892 30c9 	ldrb.w	r3, [r2, #201]	; 0xc9
				notify_uart_rx_rdy(dev, cpy_len);
   1b750:	4628      	mov	r0, r5
				data->async->rx_flush_cnt -= cpy_len;
   1b752:	1b9b      	subs	r3, r3, r6
   1b754:	f882 30c9 	strb.w	r3, [r2, #201]	; 0xc9
				notify_uart_rx_rdy(dev, cpy_len);
   1b758:	f00c fcc9 	bl	280ee <notify_uart_rx_rdy>
				rx_buf_release(dev, &data->async->rx_buf);
   1b75c:	68e1      	ldr	r1, [r4, #12]
   1b75e:	4628      	mov	r0, r5
   1b760:	3158      	adds	r1, #88	; 0x58
   1b762:	f00c fcdd 	bl	28120 <rx_buf_release>
				notify_rx_disable(dev);
   1b766:	4628      	mov	r0, r5
   1b768:	f00c fcf2 	bl	28150 <notify_rx_disable>
	return 0;
   1b76c:	2000      	movs	r0, #0
}
   1b76e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b772:	2300      	movs	r3, #0
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1b774:	f8c9 8534 	str.w	r8, [r9, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1b778:	f8c9 7538 	str.w	r7, [r9, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b77c:	f8c9 3110 	str.w	r3, [r9, #272]	; 0x110
   1b780:	f8d9 2110 	ldr.w	r2, [r9, #272]	; 0x110
	data->async->rx_enabled = true;
   1b784:	2201      	movs	r2, #1
   1b786:	f8c9 314c 	str.w	r3, [r9, #332]	; 0x14c
   1b78a:	f8d9 314c 	ldr.w	r3, [r9, #332]	; 0x14c
   1b78e:	68e3      	ldr	r3, [r4, #12]
   1b790:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b794:	f8da 3004 	ldr.w	r3, [sl, #4]
   1b798:	06db      	lsls	r3, r3, #27
   1b79a:	d519      	bpl.n	1b7d0 <uarte_nrfx_rx_enable+0x11c>
	__asm__ volatile(
   1b79c:	f04f 0320 	mov.w	r3, #32
   1b7a0:	f3ef 8111 	mrs	r1, BASEPRI
   1b7a4:	f383 8812 	msr	BASEPRI_MAX, r3
   1b7a8:	f3bf 8f6f 	isb	sy
	if (data->async) {
   1b7ac:	692b      	ldr	r3, [r5, #16]
   1b7ae:	68db      	ldr	r3, [r3, #12]
   1b7b0:	b12b      	cbz	r3, 1b7be <uarte_nrfx_rx_enable+0x10a>
		data->async->low_power_mask |= mask;
   1b7b2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
   1b7b6:	f042 0202 	orr.w	r2, r2, #2
   1b7ba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b7be:	2208      	movs	r2, #8
	return config->uarte_regs;
   1b7c0:	686b      	ldr	r3, [r5, #4]
   1b7c2:	681b      	ldr	r3, [r3, #0]
   1b7c4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
   1b7c8:	f381 8811 	msr	BASEPRI, r1
   1b7cc:	f3bf 8f6f 	isb	sy
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b7d0:	2301      	movs	r3, #1
   1b7d2:	f8c9 3000 	str.w	r3, [r9]
	return 0;
   1b7d6:	e7c9      	b.n	1b76c <uarte_nrfx_rx_enable+0xb8>
		return -EBUSY;
   1b7d8:	f06f 000f 	mvn.w	r0, #15
   1b7dc:	e7c7      	b.n	1b76e <uarte_nrfx_rx_enable+0xba>
   1b7de:	bf00      	nop
   1b7e0:	00030f1d 	.word	0x00030f1d
   1b7e4:	0002fa17 	.word	0x0002fa17
   1b7e8:	0002b6a9 	.word	0x0002b6a9
   1b7ec:	0002fa4b 	.word	0x0002fa4b

0001b7f0 <uarte_nrfx_isr_async>:
{
   1b7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return config->uarte_regs;
   1b7f4:	6843      	ldr	r3, [r0, #4]
{
   1b7f6:	4604      	mov	r4, r0
	return config->uarte_regs;
   1b7f8:	681d      	ldr	r5, [r3, #0]
{
   1b7fa:	b088      	sub	sp, #32
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b7fc:	f8d5 1108 	ldr.w	r1, [r5, #264]	; 0x108
	struct uarte_nrfx_data *data = dev->data;
   1b800:	6903      	ldr	r3, [r0, #16]
	if (!HW_RX_COUNTING_ENABLED(data)
   1b802:	b169      	cbz	r1, 1b820 <uarte_nrfx_isr_async+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b804:	2200      	movs	r2, #0
   1b806:	f8c5 2108 	str.w	r2, [r5, #264]	; 0x108
   1b80a:	f8d5 2108 	ldr.w	r2, [r5, #264]	; 0x108
		data->async->rx_cnt.cnt++;
   1b80e:	68da      	ldr	r2, [r3, #12]
   1b810:	f8d2 30b8 	ldr.w	r3, [r2, #184]	; 0xb8
   1b814:	3301      	adds	r3, #1
   1b816:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
}
   1b81a:	b008      	add	sp, #32
   1b81c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b820:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
   1b824:	b323      	cbz	r3, 1b870 <uarte_nrfx_isr_async+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b826:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
   1b82a:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
	return config->uarte_regs;
   1b82e:	6843      	ldr	r3, [r0, #4]
	struct uart_event evt = {
   1b830:	2214      	movs	r2, #20
	return config->uarte_regs;
   1b832:	681b      	ldr	r3, [r3, #0]
	struct uart_event evt = {
   1b834:	a803      	add	r0, sp, #12
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   1b836:	f8d3 6480 	ldr.w	r6, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   1b83a:	f8c3 6480 	str.w	r6, [r3, #1152]	; 0x480
   1b83e:	f00d fff2 	bl	29826 <memset>
   1b842:	2306      	movs	r3, #6
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1b844:	07f2      	lsls	r2, r6, #31
	struct uart_event evt = {
   1b846:	f88d 300c 	strb.w	r3, [sp, #12]
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1b84a:	f100 8103 	bmi.w	1ba54 <uarte_nrfx_isr_async+0x264>
   1b84e:	07b3      	lsls	r3, r6, #30
   1b850:	f100 8102 	bmi.w	1ba58 <uarte_nrfx_isr_async+0x268>
   1b854:	0777      	lsls	r7, r6, #29
   1b856:	f100 8101 	bmi.w	1ba5c <uarte_nrfx_isr_async+0x26c>
   1b85a:	f006 0608 	and.w	r6, r6, #8
	user_callback(dev, &evt);
   1b85e:	4620      	mov	r0, r4
   1b860:	a903      	add	r1, sp, #12
	struct uart_event evt = {
   1b862:	f88d 6010 	strb.w	r6, [sp, #16]
	user_callback(dev, &evt);
   1b866:	f00c fc3b 	bl	280e0 <user_callback>
	(void) uarte_nrfx_rx_disable(dev);
   1b86a:	4620      	mov	r0, r4
   1b86c:	f00c fcce 	bl	2820c <uarte_nrfx_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b870:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)
   1b874:	b38b      	cbz	r3, 1b8da <uarte_nrfx_isr_async+0xea>
    return p_reg->INTENSET & mask;
   1b876:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDRX_MASK)) {
   1b87a:	06d8      	lsls	r0, r3, #27
   1b87c:	d52d      	bpl.n	1b8da <uarte_nrfx_isr_async+0xea>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b87e:	f04f 0800 	mov.w	r8, #0
	data->async->is_in_irq = true;
   1b882:	2201      	movs	r2, #1
   1b884:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
	struct uarte_nrfx_data *data = dev->data;
   1b888:	6926      	ldr	r6, [r4, #16]
   1b88a:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	return config->uarte_regs;
   1b88e:	6863      	ldr	r3, [r4, #4]
   1b890:	681f      	ldr	r7, [r3, #0]
	data->async->is_in_irq = true;
   1b892:	68f3      	ldr	r3, [r6, #12]
   1b894:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	k_timer_stop(&data->async->rx_timeout_timer);
   1b898:	68f0      	ldr	r0, [r6, #12]
   1b89a:	3080      	adds	r0, #128	; 0x80
	z_impl_k_timer_stop(timer);
   1b89c:	f00d feb2 	bl	29604 <z_impl_k_timer_stop>
				data->async->rx_flush_cnt;
   1b8a0:	68f2      	ldr	r2, [r6, #12]
}

NRF_STATIC_INLINE uint32_t nrf_uarte_rx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->RXD.AMOUNT;
   1b8a2:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
   1b8a6:	f892 30c9 	ldrb.w	r3, [r2, #201]	; 0xc9
	data->async->rx_flush_cnt = 0;
   1b8aa:	f882 80c9 	strb.w	r8, [r2, #201]	; 0xc9
	int rx_len = rx_amount - data->async->rx_offset;
   1b8ae:	68f2      	ldr	r2, [r6, #12]
   1b8b0:	6e10      	ldr	r0, [r2, #96]	; 0x60
   1b8b2:	1a1b      	subs	r3, r3, r0
   1b8b4:	440b      	add	r3, r1
	data->async->rx_total_user_byte_cnt += rx_len;
   1b8b6:	6f10      	ldr	r0, [r2, #112]	; 0x70
	if (rx_len < 0) {
   1b8b8:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
	data->async->rx_total_user_byte_cnt += rx_len;
   1b8bc:	4408      	add	r0, r1
	if (rx_len > 0) {
   1b8be:	4543      	cmp	r3, r8
	data->async->rx_total_user_byte_cnt += rx_len;
   1b8c0:	6710      	str	r0, [r2, #112]	; 0x70
	if (rx_len > 0) {
   1b8c2:	dd02      	ble.n	1b8ca <uarte_nrfx_isr_async+0xda>
		notify_uart_rx_rdy(dev, rx_len);
   1b8c4:	4620      	mov	r0, r4
   1b8c6:	f00c fc12 	bl	280ee <notify_uart_rx_rdy>
	if (!data->async->rx_enabled) {
   1b8ca:	68f1      	ldr	r1, [r6, #12]
   1b8cc:	f891 30ca 	ldrb.w	r3, [r1, #202]	; 0xca
   1b8d0:	2b00      	cmp	r3, #0
   1b8d2:	f040 80c5 	bne.w	1ba60 <uarte_nrfx_isr_async+0x270>
		data->async->is_in_irq = false;
   1b8d6:	f881 30cd 	strb.w	r3, [r1, #205]	; 0xcd
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b8da:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED) &&
   1b8de:	b383      	cbz	r3, 1b942 <uarte_nrfx_isr_async+0x152>
   1b8e0:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
   1b8e4:	bb6e      	cbnz	r6, 1b942 <uarte_nrfx_isr_async+0x152>
	struct uart_event evt = {
   1b8e6:	2214      	movs	r2, #20
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b8e8:	f8c5 614c 	str.w	r6, [r5, #332]	; 0x14c
   1b8ec:	4631      	mov	r1, r6
   1b8ee:	a803      	add	r0, sp, #12
   1b8f0:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	struct uarte_nrfx_data *data = dev->data;
   1b8f4:	6927      	ldr	r7, [r4, #16]
	struct uart_event evt = {
   1b8f6:	f00d ff96 	bl	29826 <memset>
   1b8fa:	2303      	movs	r3, #3
	user_callback(dev, &evt);
   1b8fc:	a903      	add	r1, sp, #12
   1b8fe:	4620      	mov	r0, r4
	struct uart_event evt = {
   1b900:	f88d 300c 	strb.w	r3, [sp, #12]
	user_callback(dev, &evt);
   1b904:	f00c fbec 	bl	280e0 <user_callback>
	if (data->async->rx_timeout != SYS_FOREVER_US) {
   1b908:	68fb      	ldr	r3, [r7, #12]
   1b90a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
   1b90c:	1c51      	adds	r1, r2, #1
   1b90e:	d018      	beq.n	1b942 <uarte_nrfx_isr_async+0x152>
		data->async->rx_timeout_left = data->async->rx_timeout;
   1b910:	67da      	str	r2, [r3, #124]	; 0x7c
		k_timer_start(&data->async->rx_timeout_timer,
   1b912:	68ff      	ldr	r7, [r7, #12]
   1b914:	498e      	ldr	r1, [pc, #568]	; (1bb50 <uarte_nrfx_isr_async+0x360>)
			      K_USEC(data->async->rx_timeout_slab),
   1b916:	6fb8      	ldr	r0, [r7, #120]	; 0x78
   1b918:	468e      	mov	lr, r1
   1b91a:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
   1b91e:	4631      	mov	r1, r6
   1b920:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   1b924:	fbcc e100 	smlal	lr, r1, ip, r0
   1b928:	2300      	movs	r3, #0
   1b92a:	4670      	mov	r0, lr
   1b92c:	4a89      	ldr	r2, [pc, #548]	; (1bb54 <uarte_nrfx_isr_async+0x364>)
   1b92e:	f7ed fadf 	bl	8ef0 <__aeabi_uldivmod>
   1b932:	4602      	mov	r2, r0
   1b934:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
   1b936:	e9cd 0100 	strd	r0, r1, [sp]
   1b93a:	f107 0080 	add.w	r0, r7, #128	; 0x80
   1b93e:	f006 fe7d 	bl	2263c <z_impl_k_timer_start>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b942:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
   1b946:	b333      	cbz	r3, 1b996 <uarte_nrfx_isr_async+0x1a6>
   1b948:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
   1b94c:	bb1e      	cbnz	r6, 1b996 <uarte_nrfx_isr_async+0x1a6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b94e:	f8c5 6144 	str.w	r6, [r5, #324]	; 0x144
	struct uarte_nrfx_data *data = dev->data;
   1b952:	6927      	ldr	r7, [r4, #16]
	rx_buf_release(dev, &data->async->rx_buf);
   1b954:	4620      	mov	r0, r4
   1b956:	68f9      	ldr	r1, [r7, #12]
   1b958:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
   1b95c:	3158      	adds	r1, #88	; 0x58
	const struct uarte_nrfx_config *config = dev->config;
   1b95e:	f8d4 8004 	ldr.w	r8, [r4, #4]
	rx_buf_release(dev, &data->async->rx_buf);
   1b962:	f00c fbdd 	bl	28120 <rx_buf_release>
	rx_buf_release(dev, &data->async->rx_next_buf);
   1b966:	68f9      	ldr	r1, [r7, #12]
   1b968:	4620      	mov	r0, r4
   1b96a:	3164      	adds	r1, #100	; 0x64
   1b96c:	f00c fbd8 	bl	28120 <rx_buf_release>
	if (data->async->rx_enabled) {
   1b970:	68fb      	ldr	r3, [r7, #12]
   1b972:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
   1b976:	2a00      	cmp	r2, #0
   1b978:	f000 80a3 	beq.w	1bac2 <uarte_nrfx_isr_async+0x2d2>
		data->async->rx_enabled = false;
   1b97c:	f883 60ca 	strb.w	r6, [r3, #202]	; 0xca
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b980:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1b984:	06d8      	lsls	r0, r3, #27
   1b986:	d503      	bpl.n	1b990 <uarte_nrfx_isr_async+0x1a0>
		async_uart_release(dev, UARTE_LOW_POWER_RX);
   1b988:	2102      	movs	r1, #2
   1b98a:	4620      	mov	r0, r4
   1b98c:	f00c fcad 	bl	282ea <async_uart_release>
	notify_rx_disable(dev);
   1b990:	4620      	mov	r0, r4
   1b992:	f00c fbdd 	bl	28150 <notify_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b996:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)
   1b99a:	b1db      	cbz	r3, 1b9d4 <uarte_nrfx_isr_async+0x1e4>
    return p_reg->INTENSET & mask;
   1b99c:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK)) {
   1b9a0:	05d9      	lsls	r1, r3, #23
   1b9a2:	d517      	bpl.n	1b9d4 <uarte_nrfx_isr_async+0x1e4>
	return config->uarte_regs;
   1b9a4:	6863      	ldr	r3, [r4, #4]
   1b9a6:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   1b9a8:	f04f 0120 	mov.w	r1, #32
   1b9ac:	f3ef 8211 	mrs	r2, BASEPRI
   1b9b0:	f381 8812 	msr	BASEPRI_MAX, r1
   1b9b4:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b9b8:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
   1b9bc:	b131      	cbz	r1, 1b9cc <uarte_nrfx_isr_async+0x1dc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b9be:	2100      	movs	r1, #0
   1b9c0:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   1b9c4:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b9c8:	2101      	movs	r1, #1
   1b9ca:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
   1b9cc:	f382 8811 	msr	BASEPRI, r2
   1b9d0:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b9d4:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)
   1b9d8:	2b00      	cmp	r3, #0
   1b9da:	f43f af1e 	beq.w	1b81a <uarte_nrfx_isr_async+0x2a>
    return p_reg->INTENSET & mask;
   1b9de:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte,
   1b9e2:	025a      	lsls	r2, r3, #9
   1b9e4:	f57f af19 	bpl.w	1b81a <uarte_nrfx_isr_async+0x2a>
	const struct uarte_nrfx_config *config = dev->config;
   1b9e8:	6863      	ldr	r3, [r4, #4]
	struct uarte_nrfx_data *data = dev->data;
   1b9ea:	6925      	ldr	r5, [r4, #16]
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b9ec:	e9d3 7300 	ldrd	r7, r3, [r3]
   1b9f0:	06db      	lsls	r3, r3, #27
   1b9f2:	d46b      	bmi.n	1bacc <uarte_nrfx_isr_async+0x2dc>
	if (!data->async->tx_buf) {
   1b9f4:	68eb      	ldr	r3, [r5, #12]
   1b9f6:	689b      	ldr	r3, [r3, #8]
   1b9f8:	2b00      	cmp	r3, #0
   1b9fa:	f43f af0e 	beq.w	1b81a <uarte_nrfx_isr_async+0x2a>
	__asm__ volatile(
   1b9fe:	f04f 0320 	mov.w	r3, #32
   1ba02:	f3ef 8211 	mrs	r2, BASEPRI
   1ba06:	f383 8812 	msr	BASEPRI_MAX, r3
   1ba0a:	f3bf 8f6f 	isb	sy
	size_t amount = (data->async->tx_amount >= 0) ?
   1ba0e:	68eb      	ldr	r3, [r5, #12]
   1ba10:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
			data->async->tx_amount : nrf_uarte_tx_amount_get(uarte);
   1ba14:	2900      	cmp	r1, #0
   1ba16:	bfac      	ite	ge
   1ba18:	f8d3 60bc 	ldrge.w	r6, [r3, #188]	; 0xbc
    return p_reg->TXD.AMOUNT;
   1ba1c:	f8d7 654c 	ldrlt.w	r6, [r7, #1356]	; 0x54c
	__asm__ volatile(
   1ba20:	f382 8811 	msr	BASEPRI, r2
   1ba24:	f3bf 8f6f 	isb	sy
	if (data->async->pending_tx) {
   1ba28:	68eb      	ldr	r3, [r5, #12]
   1ba2a:	f893 20cc 	ldrb.w	r2, [r3, #204]	; 0xcc
   1ba2e:	2a00      	cmp	r2, #0
   1ba30:	d059      	beq.n	1bae6 <uarte_nrfx_isr_async+0x2f6>
	__asm__ volatile(
   1ba32:	f04f 0320 	mov.w	r3, #32
   1ba36:	f3ef 8611 	mrs	r6, BASEPRI
   1ba3a:	f383 8812 	msr	BASEPRI_MAX, r3
   1ba3e:	f3bf 8f6f 	isb	sy
				start_tx_locked(dev, data);
   1ba42:	4629      	mov	r1, r5
   1ba44:	4620      	mov	r0, r4
   1ba46:	f00c fc8a 	bl	2835e <start_tx_locked>
	__asm__ volatile(
   1ba4a:	f386 8811 	msr	BASEPRI, r6
   1ba4e:	f3bf 8f6f 	isb	sy
				return;
   1ba52:	e6e2      	b.n	1b81a <uarte_nrfx_isr_async+0x2a>
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1ba54:	2601      	movs	r6, #1
   1ba56:	e702      	b.n	1b85e <uarte_nrfx_isr_async+0x6e>
   1ba58:	2602      	movs	r6, #2
   1ba5a:	e700      	b.n	1b85e <uarte_nrfx_isr_async+0x6e>
   1ba5c:	2604      	movs	r6, #4
   1ba5e:	e6fe      	b.n	1b85e <uarte_nrfx_isr_async+0x6e>
	rx_buf_release(dev, &data->async->rx_buf);
   1ba60:	4620      	mov	r0, r4
   1ba62:	3158      	adds	r1, #88	; 0x58
   1ba64:	f00c fb5c 	bl	28120 <rx_buf_release>
	__asm__ volatile(
   1ba68:	f04f 0320 	mov.w	r3, #32
   1ba6c:	f3ef 8111 	mrs	r1, BASEPRI
   1ba70:	f383 8812 	msr	BASEPRI_MAX, r3
   1ba74:	f3bf 8f6f 	isb	sy
	if (data->async->rx_next_buf) {
   1ba78:	68f3      	ldr	r3, [r6, #12]
   1ba7a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
   1ba7c:	b1f2      	cbz	r2, 1babc <uarte_nrfx_isr_async+0x2cc>
		data->async->rx_buf = data->async->rx_next_buf;
   1ba7e:	659a      	str	r2, [r3, #88]	; 0x58
		data->async->rx_buf_len = data->async->rx_next_buf_len;
   1ba80:	68f3      	ldr	r3, [r6, #12]
   1ba82:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   1ba84:	65da      	str	r2, [r3, #92]	; 0x5c
		data->async->rx_next_buf = NULL;
   1ba86:	2300      	movs	r3, #0
   1ba88:	68f2      	ldr	r2, [r6, #12]
   1ba8a:	6653      	str	r3, [r2, #100]	; 0x64
		data->async->rx_next_buf_len = 0;
   1ba8c:	68f2      	ldr	r2, [r6, #12]
   1ba8e:	6693      	str	r3, [r2, #104]	; 0x68
		data->async->rx_offset = 0;
   1ba90:	68f2      	ldr	r2, [r6, #12]
   1ba92:	6613      	str	r3, [r2, #96]	; 0x60
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1ba94:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
		if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
   1ba98:	b90b      	cbnz	r3, 1ba9e <uarte_nrfx_isr_async+0x2ae>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1ba9a:	2301      	movs	r3, #1
   1ba9c:	603b      	str	r3, [r7, #0]
    p_reg->SHORTS &= ~(mask);
   1ba9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
   1baa2:	f023 0320 	bic.w	r3, r3, #32
   1baa6:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
	__asm__ volatile(
   1baaa:	f381 8811 	msr	BASEPRI, r1
   1baae:	f3bf 8f6f 	isb	sy
	data->async->is_in_irq = false;
   1bab2:	2200      	movs	r2, #0
   1bab4:	68f3      	ldr	r3, [r6, #12]
   1bab6:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
   1baba:	e70e      	b.n	1b8da <uarte_nrfx_isr_async+0xea>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1babc:	2301      	movs	r3, #1
   1babe:	607b      	str	r3, [r7, #4]
}
   1bac0:	e7f3      	b.n	1baaa <uarte_nrfx_isr_async+0x2ba>
		(void)rx_flush(dev, NULL, 0);
   1bac2:	4611      	mov	r1, r2
   1bac4:	6860      	ldr	r0, [r4, #4]
   1bac6:	f00c fbdb 	bl	28280 <rx_flush.isra.0>
   1baca:	e759      	b.n	1b980 <uarte_nrfx_isr_async+0x190>
    p_reg->INTENCLR = mask;
   1bacc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
		async_uart_release(dev, UARTE_LOW_POWER_TX);
   1bad0:	2101      	movs	r1, #1
   1bad2:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
   1bad6:	4620      	mov	r0, r4
   1bad8:	f00c fc07 	bl	282ea <async_uart_release>
		if (!data->async->tx_size) {
   1badc:	68eb      	ldr	r3, [r5, #12]
   1bade:	68db      	ldr	r3, [r3, #12]
   1bae0:	2b00      	cmp	r3, #0
   1bae2:	d187      	bne.n	1b9f4 <uarte_nrfx_isr_async+0x204>
   1bae4:	e699      	b.n	1b81a <uarte_nrfx_isr_async+0x2a>
	if (data->async->tx_buf != data->async->xfer_buf) {
   1bae6:	6899      	ldr	r1, [r3, #8]
   1bae8:	691a      	ldr	r2, [r3, #16]
   1baea:	4291      	cmp	r1, r2
   1baec:	d00c      	beq.n	1bb08 <uarte_nrfx_isr_async+0x318>
		if (amount == data->async->xfer_len) {
   1baee:	6959      	ldr	r1, [r3, #20]
			data->async->tx_cache_offset += amount;
   1baf0:	69da      	ldr	r2, [r3, #28]
		if (amount == data->async->xfer_len) {
   1baf2:	42b1      	cmp	r1, r6
			data->async->tx_cache_offset += amount;
   1baf4:	4432      	add	r2, r6
		if (amount == data->async->xfer_len) {
   1baf6:	d128      	bne.n	1bb4a <uarte_nrfx_isr_async+0x35a>
			if (setup_tx_cache(data)) {
   1baf8:	4628      	mov	r0, r5
			data->async->tx_cache_offset += amount;
   1bafa:	61da      	str	r2, [r3, #28]
			if (setup_tx_cache(data)) {
   1bafc:	f00c fba8 	bl	28250 <setup_tx_cache>
   1bb00:	2800      	cmp	r0, #0
   1bb02:	d196      	bne.n	1ba32 <uarte_nrfx_isr_async+0x242>
			amount = data->async->tx_cache_offset;
   1bb04:	68eb      	ldr	r3, [r5, #12]
   1bb06:	69de      	ldr	r6, [r3, #28]
	k_timer_stop(&data->async->tx_timeout_timer);
   1bb08:	68e8      	ldr	r0, [r5, #12]
   1bb0a:	3020      	adds	r0, #32
	z_impl_k_timer_stop(timer);
   1bb0c:	f00d fd7a 	bl	29604 <z_impl_k_timer_stop>
	struct uart_event evt = {
   1bb10:	2214      	movs	r2, #20
   1bb12:	2100      	movs	r1, #0
   1bb14:	a803      	add	r0, sp, #12
   1bb16:	f00d fe86 	bl	29826 <memset>
		.data.tx.buf = data->async->tx_buf,
   1bb1a:	68eb      	ldr	r3, [r5, #12]
	user_callback(dev, &evt);
   1bb1c:	4620      	mov	r0, r4
	struct uart_event evt = {
   1bb1e:	689a      	ldr	r2, [r3, #8]
	user_callback(dev, &evt);
   1bb20:	a903      	add	r1, sp, #12
	struct uart_event evt = {
   1bb22:	e9cd 2604 	strd	r2, r6, [sp, #16]
	if (amount == data->async->tx_size) {
   1bb26:	68db      	ldr	r3, [r3, #12]
   1bb28:	429e      	cmp	r6, r3
		evt.type = UART_TX_ABORTED;
   1bb2a:	bf1c      	itt	ne
   1bb2c:	2301      	movne	r3, #1
   1bb2e:	f88d 300c 	strbne.w	r3, [sp, #12]
   1bb32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   1bb36:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
	data->async->tx_buf = NULL;
   1bb3a:	2300      	movs	r3, #0
   1bb3c:	68ea      	ldr	r2, [r5, #12]
   1bb3e:	6093      	str	r3, [r2, #8]
	data->async->tx_size = 0;
   1bb40:	68ea      	ldr	r2, [r5, #12]
   1bb42:	60d3      	str	r3, [r2, #12]
	user_callback(dev, &evt);
   1bb44:	f00c facc 	bl	280e0 <user_callback>
   1bb48:	e667      	b.n	1b81a <uarte_nrfx_isr_async+0x2a>
			amount += data->async->tx_cache_offset;
   1bb4a:	4616      	mov	r6, r2
   1bb4c:	e7dc      	b.n	1bb08 <uarte_nrfx_isr_async+0x318>
   1bb4e:	bf00      	nop
   1bb50:	000f423f 	.word	0x000f423f
   1bb54:	000f4240 	.word	0x000f4240

0001bb58 <bt_rpmsg_send>:
		LOG_HEXDUMP_DBG(buf->data, buf->len, "RX buf payload:");
	}
}

static int bt_rpmsg_send(struct net_buf *buf)
{
   1bb58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   1bb5a:	7e01      	ldrb	r1, [r0, #24]
   1bb5c:	4604      	mov	r4, r0
	int err;
	uint8_t pkt_indicator;

	LOG_DBG("buf %p type %u len %u", buf, bt_buf_get_type(buf), buf->len);

	switch (bt_buf_get_type(buf)) {
   1bb5e:	2902      	cmp	r1, #2
   1bb60:	d014      	beq.n	1bb8c <bt_rpmsg_send+0x34>
   1bb62:	2904      	cmp	r1, #4
   1bb64:	d011      	beq.n	1bb8a <bt_rpmsg_send+0x32>
   1bb66:	b1f9      	cbz	r1, 1bba8 <bt_rpmsg_send+0x50>
		break;
	case BT_BUF_ISO_OUT:
		pkt_indicator = RPMSG_ISO;
		break;
	default:
		LOG_ERR("Unknown type %u", bt_buf_get_type(buf));
   1bb68:	4b10      	ldr	r3, [pc, #64]	; (1bbac <bt_rpmsg_send+0x54>)
	switch (bt_buf_get_type(buf)) {
   1bb6a:	9103      	str	r1, [sp, #12]
	net_buf_push_u8(buf, pkt_indicator);

	LOG_HEXDUMP_DBG(buf->data, buf->len, "Final HCI buffer:");
	err = ipc_service_send(&hci_ept, buf->data, buf->len);
	if (err < 0) {
		LOG_ERR("Failed to send (err %d)", err);
   1bb6c:	9302      	str	r3, [sp, #8]
   1bb6e:	2300      	movs	r3, #0
   1bb70:	2201      	movs	r2, #1
   1bb72:	4618      	mov	r0, r3
   1bb74:	e9cd 3300 	strd	r3, r3, [sp]
   1bb78:	490d      	ldr	r1, [pc, #52]	; (1bbb0 <bt_rpmsg_send+0x58>)
   1bb7a:	f00c fc95 	bl	284a8 <z_log_msg_runtime_create.constprop.0>
	}

done:
	net_buf_unref(buf);
   1bb7e:	4620      	mov	r0, r4
   1bb80:	f7fd fbec 	bl	1935c <net_buf_unref>
	return 0;
}
   1bb84:	2000      	movs	r0, #0
   1bb86:	b004      	add	sp, #16
   1bb88:	bd10      	pop	{r4, pc}
		pkt_indicator = RPMSG_ISO;
   1bb8a:	2105      	movs	r1, #5
	net_buf_simple_push_u8(&buf->b, val);
   1bb8c:	f104 000c 	add.w	r0, r4, #12
   1bb90:	f00c f87c 	bl	27c8c <net_buf_simple_push_u8>
	err = ipc_service_send(&hci_ept, buf->data, buf->len);
   1bb94:	8a22      	ldrh	r2, [r4, #16]
   1bb96:	68e1      	ldr	r1, [r4, #12]
   1bb98:	4806      	ldr	r0, [pc, #24]	; (1bbb4 <bt_rpmsg_send+0x5c>)
   1bb9a:	f7f3 fb77 	bl	f28c <ipc_service_send>
	if (err < 0) {
   1bb9e:	2800      	cmp	r0, #0
   1bba0:	daed      	bge.n	1bb7e <bt_rpmsg_send+0x26>
		LOG_ERR("Failed to send (err %d)", err);
   1bba2:	4b05      	ldr	r3, [pc, #20]	; (1bbb8 <bt_rpmsg_send+0x60>)
   1bba4:	9003      	str	r0, [sp, #12]
   1bba6:	e7e1      	b.n	1bb6c <bt_rpmsg_send+0x14>
	switch (bt_buf_get_type(buf)) {
   1bba8:	2101      	movs	r1, #1
   1bbaa:	e7ef      	b.n	1bb8c <bt_rpmsg_send+0x34>
   1bbac:	0002fa87 	.word	0x0002fa87
   1bbb0:	0002a710 	.word	0x0002a710
   1bbb4:	20021330 	.word	0x20021330
   1bbb8:	0002fa97 	.word	0x0002fa97

0001bbbc <bt_rpmsg_init>:
	.quirks         = BT_QUIRK_NO_AUTO_DLE,
#endif
};

static int bt_rpmsg_init(const struct device *unused)
{
   1bbbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(unused);

	int err;

	err = bt_hci_driver_register(&drv);
   1bbbe:	4809      	ldr	r0, [pc, #36]	; (1bbe4 <bt_rpmsg_init+0x28>)
   1bbc0:	f7f6 fdde 	bl	12780 <bt_hci_driver_register>
	if (err < 0) {
   1bbc4:	1e04      	subs	r4, r0, #0
   1bbc6:	da0a      	bge.n	1bbde <bt_rpmsg_init+0x22>
		LOG_ERR("Failed to register BT HIC driver (err %d)", err);
   1bbc8:	4b07      	ldr	r3, [pc, #28]	; (1bbe8 <bt_rpmsg_init+0x2c>)
   1bbca:	2201      	movs	r2, #1
   1bbcc:	9302      	str	r3, [sp, #8]
   1bbce:	2300      	movs	r3, #0
   1bbd0:	4906      	ldr	r1, [pc, #24]	; (1bbec <bt_rpmsg_init+0x30>)
   1bbd2:	4618      	mov	r0, r3
   1bbd4:	e9cd 3300 	strd	r3, r3, [sp]
   1bbd8:	9403      	str	r4, [sp, #12]
   1bbda:	f00c fc65 	bl	284a8 <z_log_msg_runtime_create.constprop.0>
	}

	return err;
}
   1bbde:	4620      	mov	r0, r4
   1bbe0:	b004      	add	sp, #16
   1bbe2:	bd10      	pop	{r4, pc}
   1bbe4:	0002b528 	.word	0x0002b528
   1bbe8:	0002faaf 	.word	0x0002faaf
   1bbec:	0002a710 	.word	0x0002a710

0001bbf0 <hci_ept_bound>:
	z_impl_k_sem_give(sem);
   1bbf0:	4801      	ldr	r0, [pc, #4]	; (1bbf8 <hci_ept_bound+0x8>)
   1bbf2:	f004 b911 	b.w	1fe18 <z_impl_k_sem_give>
   1bbf6:	bf00      	nop
   1bbf8:	20008b18 	.word	0x20008b18

0001bbfc <bt_rpmsg_open>:
{
   1bbfc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	err = ipc_service_open_instance(hci_ipc_instance);
   1bbfe:	4816      	ldr	r0, [pc, #88]	; (1bc58 <bt_rpmsg_open+0x5c>)
   1bc00:	f7f3 fae6 	bl	f1d0 <ipc_service_open_instance>
	if (err && (err != -EALREADY)) {
   1bc04:	4604      	mov	r4, r0
   1bc06:	b180      	cbz	r0, 1bc2a <bt_rpmsg_open+0x2e>
   1bc08:	f110 0f78 	cmn.w	r0, #120	; 0x78
   1bc0c:	d00d      	beq.n	1bc2a <bt_rpmsg_open+0x2e>
		LOG_ERR("IPC service instance initialization failed: %d\n", err);
   1bc0e:	4b13      	ldr	r3, [pc, #76]	; (1bc5c <bt_rpmsg_open+0x60>)
   1bc10:	9003      	str	r0, [sp, #12]
		LOG_ERR("Endpoint binding failed with %d", err);
   1bc12:	9302      	str	r3, [sp, #8]
   1bc14:	2300      	movs	r3, #0
   1bc16:	2201      	movs	r2, #1
   1bc18:	4618      	mov	r0, r3
   1bc1a:	e9cd 3300 	strd	r3, r3, [sp]
   1bc1e:	4910      	ldr	r1, [pc, #64]	; (1bc60 <bt_rpmsg_open+0x64>)
   1bc20:	f00c fc42 	bl	284a8 <z_log_msg_runtime_create.constprop.0>
}
   1bc24:	4620      	mov	r0, r4
   1bc26:	b004      	add	sp, #16
   1bc28:	bd10      	pop	{r4, pc}
	err = ipc_service_register_endpoint(hci_ipc_instance, &hci_ept, &hci_ept_cfg);
   1bc2a:	4a0e      	ldr	r2, [pc, #56]	; (1bc64 <bt_rpmsg_open+0x68>)
   1bc2c:	490e      	ldr	r1, [pc, #56]	; (1bc68 <bt_rpmsg_open+0x6c>)
   1bc2e:	480a      	ldr	r0, [pc, #40]	; (1bc58 <bt_rpmsg_open+0x5c>)
   1bc30:	f7f3 fafa 	bl	f228 <ipc_service_register_endpoint>
	if (err) {
   1bc34:	4604      	mov	r4, r0
   1bc36:	b110      	cbz	r0, 1bc3e <bt_rpmsg_open+0x42>
		LOG_ERR("Registering endpoint failed with %d", err);
   1bc38:	4b0c      	ldr	r3, [pc, #48]	; (1bc6c <bt_rpmsg_open+0x70>)
   1bc3a:	9003      	str	r0, [sp, #12]
   1bc3c:	e7e9      	b.n	1bc12 <bt_rpmsg_open+0x16>
	return z_impl_k_sem_take(sem, timeout);
   1bc3e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   1bc42:	2300      	movs	r3, #0
   1bc44:	480a      	ldr	r0, [pc, #40]	; (1bc70 <bt_rpmsg_open+0x74>)
   1bc46:	f004 f92b 	bl	1fea0 <z_impl_k_sem_take>
	if (err) {
   1bc4a:	4604      	mov	r4, r0
   1bc4c:	2800      	cmp	r0, #0
   1bc4e:	d0e9      	beq.n	1bc24 <bt_rpmsg_open+0x28>
		LOG_ERR("Endpoint binding failed with %d", err);
   1bc50:	4b08      	ldr	r3, [pc, #32]	; (1bc74 <bt_rpmsg_open+0x78>)
   1bc52:	9003      	str	r0, [sp, #12]
   1bc54:	e7dd      	b.n	1bc12 <bt_rpmsg_open+0x16>
   1bc56:	bf00      	nop
   1bc58:	0002a1c0 	.word	0x0002a1c0
   1bc5c:	0002fad9 	.word	0x0002fad9
   1bc60:	0002a710 	.word	0x0002a710
   1bc64:	20008664 	.word	0x20008664
   1bc68:	20021330 	.word	0x20021330
   1bc6c:	0002fb09 	.word	0x0002fb09
   1bc70:	20008b18 	.word	0x20008b18
   1bc74:	0002fb2d 	.word	0x0002fb2d

0001bc78 <hci_ept_recv>:
{
   1bc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc7c:	4606      	mov	r6, r0
	pkt_indicator = *data++;
   1bc7e:	7800      	ldrb	r0, [r0, #0]
{
   1bc80:	460d      	mov	r5, r1
	switch (pkt_indicator) {
   1bc82:	2804      	cmp	r0, #4
{
   1bc84:	b089      	sub	sp, #36	; 0x24
	remaining -= sizeof(pkt_indicator);
   1bc86:	f101 33ff 	add.w	r3, r1, #4294967295
	switch (pkt_indicator) {
   1bc8a:	d009      	beq.n	1bca0 <hci_ept_recv+0x28>
   1bc8c:	2805      	cmp	r0, #5
   1bc8e:	f000 8099 	beq.w	1bdc4 <hci_ept_recv+0x14c>
   1bc92:	2802      	cmp	r0, #2
   1bc94:	f040 80bd 	bne.w	1be12 <hci_ept_recv+0x19a>
	if (remaining < sizeof(hdr)) {
   1bc98:	2b03      	cmp	r3, #3
   1bc9a:	d867      	bhi.n	1bd6c <hci_ept_recv+0xf4>
		LOG_ERR("Not enough data for ACL header");
   1bc9c:	4b63      	ldr	r3, [pc, #396]	; (1be2c <hci_ept_recv+0x1b4>)
   1bc9e:	e002      	b.n	1bca6 <hci_ept_recv+0x2e>
	if (remaining < sizeof(hdr)) {
   1bca0:	2b01      	cmp	r3, #1
   1bca2:	d80c      	bhi.n	1bcbe <hci_ept_recv+0x46>
		LOG_ERR("Not enough data for event header");
   1bca4:	4b62      	ldr	r3, [pc, #392]	; (1be30 <hci_ept_recv+0x1b8>)
		LOG_ERR("Event payload length is not correct");
   1bca6:	9302      	str	r3, [sp, #8]
   1bca8:	2300      	movs	r3, #0
   1bcaa:	2201      	movs	r2, #1
   1bcac:	4618      	mov	r0, r3
   1bcae:	e9cd 3300 	strd	r3, r3, [sp]
   1bcb2:	4960      	ldr	r1, [pc, #384]	; (1be34 <hci_ept_recv+0x1bc>)
   1bcb4:	f00c fbf8 	bl	284a8 <z_log_msg_runtime_create.constprop.0>
}
   1bcb8:	b009      	add	sp, #36	; 0x24
   1bcba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (evt_type) {
   1bcbe:	7873      	ldrb	r3, [r6, #1]
   1bcc0:	2b3e      	cmp	r3, #62	; 0x3e
   1bcc2:	d136      	bne.n	1bd32 <hci_ept_recv+0xba>
		switch (subevt_type) {
   1bcc4:	78f7      	ldrb	r7, [r6, #3]
   1bcc6:	1ebb      	subs	r3, r7, #2
   1bcc8:	425f      	negs	r7, r3
   1bcca:	415f      	adcs	r7, r3
	memcpy((void *)&hdr, data, sizeof(hdr));
   1bccc:	f8b6 3001 	ldrh.w	r3, [r6, #1]
	remaining -= sizeof(hdr);
   1bcd0:	3d03      	subs	r5, #3
	if (remaining != hdr.len) {
   1bcd2:	ebb5 2f13 	cmp.w	r5, r3, lsr #8
	memcpy((void *)&hdr, data, sizeof(hdr));
   1bcd6:	f8ad 301c 	strh.w	r3, [sp, #28]
	if (remaining != hdr.len) {
   1bcda:	d12f      	bne.n	1bd3c <hci_ept_recv+0xc4>
   1bcdc:	b35f      	cbz	r7, 1bd36 <hci_ept_recv+0xbe>
   1bcde:	f04f 0800 	mov.w	r8, #0
   1bce2:	f04f 0900 	mov.w	r9, #0
			LOG_WRN("Couldn't allocate a buffer after waiting 10 seconds.");
   1bce6:	f8df b150 	ldr.w	fp, [pc, #336]	; 1be38 <hci_ept_recv+0x1c0>
   1bcea:	f8df a148 	ldr.w	sl, [pc, #328]	; 1be34 <hci_ept_recv+0x1bc>
		buf = bt_buf_get_evt(hdr.evt, discardable, discardable ? K_NO_WAIT : K_SECONDS(10));
   1bcee:	4642      	mov	r2, r8
   1bcf0:	464b      	mov	r3, r9
   1bcf2:	4639      	mov	r1, r7
   1bcf4:	f89d 001c 	ldrb.w	r0, [sp, #28]
   1bcf8:	f7f5 fb08 	bl	1130c <bt_buf_get_evt>
		if (!buf) {
   1bcfc:	4604      	mov	r4, r0
   1bcfe:	b1f8      	cbz	r0, 1bd40 <hci_ept_recv+0xc8>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1bd00:	f100 070c 	add.w	r7, r0, #12
   1bd04:	2202      	movs	r2, #2
   1bd06:	a907      	add	r1, sp, #28
   1bd08:	4638      	mov	r0, r7
   1bd0a:	f00b ffda 	bl	27cc2 <net_buf_simple_add_mem>
	return net_buf_simple_tailroom(&buf->b);
   1bd0e:	4638      	mov	r0, r7
   1bd10:	f00b ffcf 	bl	27cb2 <net_buf_simple_tailroom>
	if (buf_tailroom < remaining) {
   1bd14:	4285      	cmp	r5, r0
   1bd16:	d91e      	bls.n	1bd56 <hci_ept_recv+0xde>
		LOG_ERR("Not enough space in buffer %zu/%zu", remaining, buf_tailroom);
   1bd18:	4b48      	ldr	r3, [pc, #288]	; (1be3c <hci_ept_recv+0x1c4>)
   1bd1a:	e9cd 5003 	strd	r5, r0, [sp, #12]
   1bd1e:	9302      	str	r3, [sp, #8]
   1bd20:	2300      	movs	r3, #0
   1bd22:	2201      	movs	r2, #1
   1bd24:	4618      	mov	r0, r3
   1bd26:	e9cd 3300 	strd	r3, r3, [sp]
   1bd2a:	4942      	ldr	r1, [pc, #264]	; (1be34 <hci_ept_recv+0x1bc>)
   1bd2c:	f00c fbbc 	bl	284a8 <z_log_msg_runtime_create.constprop.0>
   1bd30:	e03c      	b.n	1bdac <hci_ept_recv+0x134>
			return false;
   1bd32:	2700      	movs	r7, #0
   1bd34:	e7ca      	b.n	1bccc <hci_ept_recv+0x54>
   1bd36:	f44f 28a0 	mov.w	r8, #327680	; 0x50000
   1bd3a:	e7d2      	b.n	1bce2 <hci_ept_recv+0x6a>
		LOG_ERR("Event payload length is not correct");
   1bd3c:	4b40      	ldr	r3, [pc, #256]	; (1be40 <hci_ept_recv+0x1c8>)
   1bd3e:	e7b2      	b.n	1bca6 <hci_ept_recv+0x2e>
			if (discardable) {
   1bd40:	2f00      	cmp	r7, #0
   1bd42:	d1b9      	bne.n	1bcb8 <hci_ept_recv+0x40>
			LOG_WRN("Couldn't allocate a buffer after waiting 10 seconds.");
   1bd44:	463b      	mov	r3, r7
   1bd46:	2202      	movs	r2, #2
   1bd48:	4651      	mov	r1, sl
   1bd4a:	e9cd 7b01 	strd	r7, fp, [sp, #4]
   1bd4e:	9700      	str	r7, [sp, #0]
   1bd50:	f00c fbaa 	bl	284a8 <z_log_msg_runtime_create.constprop.0>
	} while (!buf);
   1bd54:	e7cb      	b.n	1bcee <hci_ept_recv+0x76>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1bd56:	462a      	mov	r2, r5
   1bd58:	1cf1      	adds	r1, r6, #3
   1bd5a:	4638      	mov	r0, r7
   1bd5c:	f00b ffb1 	bl	27cc2 <net_buf_simple_add_mem>
		bt_recv(buf);
   1bd60:	4620      	mov	r0, r4
}
   1bd62:	b009      	add	sp, #36	; 0x24
   1bd64:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		bt_recv(buf);
   1bd68:	f7f6 bcda 	b.w	12720 <bt_recv>
	buf = bt_buf_get_rx(BT_BUF_ACL_IN, K_NO_WAIT);
   1bd6c:	2200      	movs	r2, #0
   1bd6e:	2300      	movs	r3, #0
   1bd70:	2003      	movs	r0, #3
   1bd72:	f7f5 fa7d 	bl	11270 <bt_buf_get_rx>
	if (buf) {
   1bd76:	4604      	mov	r4, r0
   1bd78:	b1e0      	cbz	r0, 1bdb4 <hci_ept_recv+0x13c>
		memcpy((void *)&hdr, data, sizeof(hdr));
   1bd7a:	f8d6 3001 	ldr.w	r3, [r6, #1]
   1bd7e:	f100 070c 	add.w	r7, r0, #12
   1bd82:	2204      	movs	r2, #4
   1bd84:	4638      	mov	r0, r7
   1bd86:	a907      	add	r1, sp, #28
   1bd88:	9307      	str	r3, [sp, #28]
   1bd8a:	f00b ff9a 	bl	27cc2 <net_buf_simple_add_mem>
	if (remaining != sys_le16_to_cpu(hdr.len)) {
   1bd8e:	f8bd 301e 	ldrh.w	r3, [sp, #30]
		remaining -= sizeof(hdr);
   1bd92:	3d05      	subs	r5, #5
	if (remaining != sys_le16_to_cpu(hdr.len)) {
   1bd94:	429d      	cmp	r5, r3
   1bd96:	d034      	beq.n	1be02 <hci_ept_recv+0x18a>
		LOG_ERR("ACL payload length is not correct");
   1bd98:	4b2a      	ldr	r3, [pc, #168]	; (1be44 <hci_ept_recv+0x1cc>)
		LOG_ERR("ISO payload length is not correct");
   1bd9a:	9302      	str	r3, [sp, #8]
   1bd9c:	2300      	movs	r3, #0
   1bd9e:	2201      	movs	r2, #1
   1bda0:	4618      	mov	r0, r3
   1bda2:	e9cd 3300 	strd	r3, r3, [sp]
   1bda6:	4923      	ldr	r1, [pc, #140]	; (1be34 <hci_ept_recv+0x1bc>)
   1bda8:	f00c fb7e 	bl	284a8 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   1bdac:	4620      	mov	r0, r4
   1bdae:	f7fd fad5 	bl	1935c <net_buf_unref>
	if (buf) {
   1bdb2:	e781      	b.n	1bcb8 <hci_ept_recv+0x40>
		LOG_ERR("No available ACL buffers!");
   1bdb4:	4b24      	ldr	r3, [pc, #144]	; (1be48 <hci_ept_recv+0x1d0>)
		LOG_ERR("No available ISO buffers!");
   1bdb6:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1bdba:	2201      	movs	r2, #1
   1bdbc:	4623      	mov	r3, r4
   1bdbe:	491d      	ldr	r1, [pc, #116]	; (1be34 <hci_ept_recv+0x1bc>)
   1bdc0:	9400      	str	r4, [sp, #0]
   1bdc2:	e777      	b.n	1bcb4 <hci_ept_recv+0x3c>
	if (remaining < sizeof(hdr)) {
   1bdc4:	2b03      	cmp	r3, #3
   1bdc6:	d801      	bhi.n	1bdcc <hci_ept_recv+0x154>
		LOG_ERR("Not enough data for ISO header");
   1bdc8:	4b20      	ldr	r3, [pc, #128]	; (1be4c <hci_ept_recv+0x1d4>)
   1bdca:	e76c      	b.n	1bca6 <hci_ept_recv+0x2e>
	buf = bt_buf_get_rx(BT_BUF_ISO_IN, K_NO_WAIT);
   1bdcc:	2200      	movs	r2, #0
   1bdce:	2300      	movs	r3, #0
   1bdd0:	f7f5 fa4e 	bl	11270 <bt_buf_get_rx>
	if (buf) {
   1bdd4:	4604      	mov	r4, r0
   1bdd6:	b190      	cbz	r0, 1bdfe <hci_ept_recv+0x186>
		memcpy((void *)&hdr, data, sizeof(hdr));
   1bdd8:	f8d6 3001 	ldr.w	r3, [r6, #1]
   1bddc:	f100 070c 	add.w	r7, r0, #12
   1bde0:	2204      	movs	r2, #4
   1bde2:	4638      	mov	r0, r7
   1bde4:	a907      	add	r1, sp, #28
   1bde6:	9307      	str	r3, [sp, #28]
   1bde8:	f00b ff6b 	bl	27cc2 <net_buf_simple_add_mem>
	if (remaining != bt_iso_hdr_len(sys_le16_to_cpu(hdr.len))) {
   1bdec:	f8bd 301e 	ldrh.w	r3, [sp, #30]
		remaining -= sizeof(hdr);
   1bdf0:	3d05      	subs	r5, #5
	if (remaining != bt_iso_hdr_len(sys_le16_to_cpu(hdr.len))) {
   1bdf2:	f3c3 030d 	ubfx	r3, r3, #0, #14
   1bdf6:	429d      	cmp	r5, r3
   1bdf8:	d003      	beq.n	1be02 <hci_ept_recv+0x18a>
		LOG_ERR("ISO payload length is not correct");
   1bdfa:	4b15      	ldr	r3, [pc, #84]	; (1be50 <hci_ept_recv+0x1d8>)
   1bdfc:	e7cd      	b.n	1bd9a <hci_ept_recv+0x122>
		LOG_ERR("No available ISO buffers!");
   1bdfe:	4b15      	ldr	r3, [pc, #84]	; (1be54 <hci_ept_recv+0x1dc>)
   1be00:	e7d9      	b.n	1bdb6 <hci_ept_recv+0x13e>
	return net_buf_simple_tailroom(&buf->b);
   1be02:	4638      	mov	r0, r7
   1be04:	f00b ff55 	bl	27cb2 <net_buf_simple_tailroom>
	if (buf_tailroom < remaining) {
   1be08:	4285      	cmp	r5, r0
   1be0a:	d885      	bhi.n	1bd18 <hci_ept_recv+0xa0>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1be0c:	462a      	mov	r2, r5
   1be0e:	1d71      	adds	r1, r6, #5
   1be10:	e7a3      	b.n	1bd5a <hci_ept_recv+0xe2>
		LOG_ERR("Unknown HCI type %u", pkt_indicator);
   1be12:	4b11      	ldr	r3, [pc, #68]	; (1be58 <hci_ept_recv+0x1e0>)
	switch (pkt_indicator) {
   1be14:	9003      	str	r0, [sp, #12]
		LOG_ERR("Unknown HCI type %u", pkt_indicator);
   1be16:	9302      	str	r3, [sp, #8]
   1be18:	2300      	movs	r3, #0
   1be1a:	2201      	movs	r2, #1
   1be1c:	4618      	mov	r0, r3
   1be1e:	e9cd 3300 	strd	r3, r3, [sp]
   1be22:	4904      	ldr	r1, [pc, #16]	; (1be34 <hci_ept_recv+0x1bc>)
   1be24:	f00c fb40 	bl	284a8 <z_log_msg_runtime_create.constprop.0>
   1be28:	e746      	b.n	1bcb8 <hci_ept_recv+0x40>
   1be2a:	bf00      	nop
   1be2c:	0002fbea 	.word	0x0002fbea
   1be30:	0002fb4d 	.word	0x0002fb4d
   1be34:	0002a710 	.word	0x0002a710
   1be38:	0002fb92 	.word	0x0002fb92
   1be3c:	0002fbc7 	.word	0x0002fbc7
   1be40:	0002fb6e 	.word	0x0002fb6e
   1be44:	0002fc23 	.word	0x0002fc23
   1be48:	0002fc09 	.word	0x0002fc09
   1be4c:	0002fc45 	.word	0x0002fc45
   1be50:	0002fc7e 	.word	0x0002fc7e
   1be54:	0002fc64 	.word	0x0002fc64
   1be58:	0002fca0 	.word	0x0002fca0

0001be5c <compare_int_lock>:
#endif
}

static bool compare_int_lock(int32_t chan)
{
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
   1be5c:	2301      	movs	r3, #1
   1be5e:	4083      	lsls	r3, r0
{
   1be60:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
   1be62:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1be64:	4a0b      	ldr	r2, [pc, #44]	; (1be94 <compare_int_lock+0x38>)
   1be66:	e8d2 1fef 	ldaex	r1, [r2]
   1be6a:	ea01 0504 	and.w	r5, r1, r4
   1be6e:	e8c2 5fe6 	stlex	r6, r5, [r2]
   1be72:	2e00      	cmp	r6, #0
   1be74:	d1f7      	bne.n	1be66 <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1be76:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   1be7a:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
   1be7c:	4806      	ldr	r0, [pc, #24]	; (1be98 <compare_int_lock+0x3c>)
   1be7e:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
   1be82:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
   1be86:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
   1be8a:	420b      	tst	r3, r1
}
   1be8c:	bf14      	ite	ne
   1be8e:	2001      	movne	r0, #1
   1be90:	2000      	moveq	r0, #0
   1be92:	bd70      	pop	{r4, r5, r6, pc}
   1be94:	20021340 	.word	0x20021340
   1be98:	40015000 	.word	0x40015000

0001be9c <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
   1be9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1be9e:	491b      	ldr	r1, [pc, #108]	; (1bf0c <sys_clock_timeout_handler+0x70>)
{
   1bea0:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
   1bea2:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1bea6:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
   1bea8:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
   1beac:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1beb0:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
   1beb2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
   1beb6:	d30f      	bcc.n	1bed8 <sys_clock_timeout_handler+0x3c>
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
   1beb8:	f006 fa24 	bl	22304 <sys_clock_announce>
    return p_reg->CC[ch];
   1bebc:	00a3      	lsls	r3, r4, #2
   1bebe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1bec2:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
   1bec6:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
   1beca:	4295      	cmp	r5, r2
   1becc:	d11d      	bne.n	1bf0a <sys_clock_timeout_handler+0x6e>
    p_reg->CC[ch] = cc_val;
   1bece:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   1bed2:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
}
   1bed6:	e012      	b.n	1befe <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
   1bed8:	4b0d      	ldr	r3, [pc, #52]	; (1bf10 <sys_clock_timeout_handler+0x74>)
   1beda:	681b      	ldr	r3, [r3, #0]
   1bedc:	0a1a      	lsrs	r2, r3, #8
   1bede:	061b      	lsls	r3, r3, #24
   1bee0:	195e      	adds	r6, r3, r5
   1bee2:	4b0c      	ldr	r3, [pc, #48]	; (1bf14 <sys_clock_timeout_handler+0x78>)
   1bee4:	f142 0700 	adc.w	r7, r2, #0
   1bee8:	e9c3 6700 	strd	r6, r7, [r3]
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
   1beec:	f006 fa0a 	bl	22304 <sys_clock_announce>
    return p_reg->CC[ch];
   1bef0:	4a09      	ldr	r2, [pc, #36]	; (1bf18 <sys_clock_timeout_handler+0x7c>)
   1bef2:	f504 73a8 	add.w	r3, r4, #336	; 0x150
   1bef6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	if (cc_value == get_comparator(chan)) {
   1befa:	429d      	cmp	r5, r3
   1befc:	d105      	bne.n	1bf0a <sys_clock_timeout_handler+0x6e>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1befe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
   1bf02:	4a05      	ldr	r2, [pc, #20]	; (1bf18 <sys_clock_timeout_handler+0x7c>)
   1bf04:	40a3      	lsls	r3, r4
   1bf06:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
		if (!anchor_updated) {
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
   1bf0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bf0c:	20009bf8 	.word	0x20009bf8
   1bf10:	20021344 	.word	0x20021344
   1bf14:	20009c00 	.word	0x20009c00
   1bf18:	40015000 	.word	0x40015000

0001bf1c <compare_int_unlock>:
	if (key) {
   1bf1c:	b1d9      	cbz	r1, 1bf56 <compare_int_unlock+0x3a>
		atomic_or(&int_mask, BIT(chan));
   1bf1e:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1bf20:	4a0d      	ldr	r2, [pc, #52]	; (1bf58 <compare_int_unlock+0x3c>)
   1bf22:	4083      	lsls	r3, r0
   1bf24:	e8d2 cfef 	ldaex	ip, [r2]
   1bf28:	ea4c 0c03 	orr.w	ip, ip, r3
   1bf2c:	e8c2 cfe1 	stlex	r1, ip, [r2]
   1bf30:	2900      	cmp	r1, #0
   1bf32:	d1f7      	bne.n	1bf24 <compare_int_unlock+0x8>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bf34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    p_reg->INTENSET = mask;
   1bf38:	4a08      	ldr	r2, [pc, #32]	; (1bf5c <compare_int_unlock+0x40>)
   1bf3a:	4083      	lsls	r3, r0
   1bf3c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1bf40:	4b07      	ldr	r3, [pc, #28]	; (1bf60 <compare_int_unlock+0x44>)
   1bf42:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
   1bf46:	40c3      	lsrs	r3, r0
   1bf48:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1bf4a:	bf42      	ittt	mi
   1bf4c:	f44f 1200 	movmi.w	r2, #2097152	; 0x200000
   1bf50:	4b04      	ldrmi	r3, [pc, #16]	; (1bf64 <compare_int_unlock+0x48>)
   1bf52:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
   1bf56:	4770      	bx	lr
   1bf58:	20021340 	.word	0x20021340
   1bf5c:	40015000 	.word	0x40015000
   1bf60:	20021338 	.word	0x20021338
   1bf64:	e000e100 	.word	0xe000e100

0001bf68 <z_nrf_rtc_timer_compare_evt_address_get>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bf68:	2801      	cmp	r0, #1
{
   1bf6a:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bf6c:	d909      	bls.n	1bf82 <z_nrf_rtc_timer_compare_evt_address_get+0x1a>
   1bf6e:	4907      	ldr	r1, [pc, #28]	; (1bf8c <z_nrf_rtc_timer_compare_evt_address_get+0x24>)
   1bf70:	4807      	ldr	r0, [pc, #28]	; (1bf90 <z_nrf_rtc_timer_compare_evt_address_get+0x28>)
   1bf72:	237c      	movs	r3, #124	; 0x7c
   1bf74:	4a07      	ldr	r2, [pc, #28]	; (1bf94 <z_nrf_rtc_timer_compare_evt_address_get+0x2c>)
   1bf76:	f008 feb6 	bl	24ce6 <assert_print>
   1bf7a:	217c      	movs	r1, #124	; 0x7c
   1bf7c:	4805      	ldr	r0, [pc, #20]	; (1bf94 <z_nrf_rtc_timer_compare_evt_address_get+0x2c>)
   1bf7e:	f008 feab 	bl	24cd8 <assert_post_action>
    p_reg->EVTENCLR = mask;
}

NRF_STATIC_INLINE nrf_rtc_event_t nrf_rtc_compare_event_get(uint8_t index)
{
    return (nrf_rtc_event_t)NRFX_OFFSETOF(NRF_RTC_Type, EVENTS_COMPARE[index]);
   1bf82:	0083      	lsls	r3, r0, #2
}
   1bf84:	4804      	ldr	r0, [pc, #16]	; (1bf98 <z_nrf_rtc_timer_compare_evt_address_get+0x30>)
   1bf86:	4418      	add	r0, r3
   1bf88:	bd08      	pop	{r3, pc}
   1bf8a:	bf00      	nop
   1bf8c:	0002fd1b 	.word	0x0002fd1b
   1bf90:	0002b6a9 	.word	0x0002b6a9
   1bf94:	0002fcea 	.word	0x0002fcea
   1bf98:	40015140 	.word	0x40015140

0001bf9c <z_nrf_rtc_timer_capture_task_address_get>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bf9c:	2801      	cmp	r0, #1
{
   1bf9e:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bfa0:	d909      	bls.n	1bfb6 <z_nrf_rtc_timer_capture_task_address_get+0x1a>
   1bfa2:	4907      	ldr	r1, [pc, #28]	; (1bfc0 <z_nrf_rtc_timer_capture_task_address_get+0x24>)
   1bfa4:	4807      	ldr	r0, [pc, #28]	; (1bfc4 <z_nrf_rtc_timer_capture_task_address_get+0x28>)
   1bfa6:	2383      	movs	r3, #131	; 0x83
   1bfa8:	4a07      	ldr	r2, [pc, #28]	; (1bfc8 <z_nrf_rtc_timer_capture_task_address_get+0x2c>)
   1bfaa:	f008 fe9c 	bl	24ce6 <assert_print>
   1bfae:	2183      	movs	r1, #131	; 0x83
   1bfb0:	4805      	ldr	r0, [pc, #20]	; (1bfc8 <z_nrf_rtc_timer_capture_task_address_get+0x2c>)
   1bfb2:	f008 fe91 	bl	24cd8 <assert_post_action>
	return nrf_rtc_task_address_get(RTC, task);
   1bfb6:	2800      	cmp	r0, #0
}
   1bfb8:	4804      	ldr	r0, [pc, #16]	; (1bfcc <z_nrf_rtc_timer_capture_task_address_get+0x30>)
   1bfba:	bf08      	it	eq
   1bfbc:	2000      	moveq	r0, #0
   1bfbe:	bd08      	pop	{r3, pc}
   1bfc0:	0002fd1b 	.word	0x0002fd1b
   1bfc4:	0002b6a9 	.word	0x0002b6a9
   1bfc8:	0002fcea 	.word	0x0002fcea
   1bfcc:	40015044 	.word	0x40015044

0001bfd0 <z_nrf_rtc_timer_compare_read>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bfd0:	2801      	cmp	r0, #1
{
   1bfd2:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bfd4:	d909      	bls.n	1bfea <z_nrf_rtc_timer_compare_read+0x1a>
   1bfd6:	4908      	ldr	r1, [pc, #32]	; (1bff8 <z_nrf_rtc_timer_compare_read+0x28>)
   1bfd8:	4808      	ldr	r0, [pc, #32]	; (1bffc <z_nrf_rtc_timer_compare_read+0x2c>)
   1bfda:	23b9      	movs	r3, #185	; 0xb9
   1bfdc:	4a08      	ldr	r2, [pc, #32]	; (1c000 <z_nrf_rtc_timer_compare_read+0x30>)
   1bfde:	f008 fe82 	bl	24ce6 <assert_print>
   1bfe2:	21b9      	movs	r1, #185	; 0xb9
   1bfe4:	4806      	ldr	r0, [pc, #24]	; (1c000 <z_nrf_rtc_timer_compare_read+0x30>)
   1bfe6:	f008 fe77 	bl	24cd8 <assert_post_action>
    return p_reg->CC[ch];
   1bfea:	4b06      	ldr	r3, [pc, #24]	; (1c004 <z_nrf_rtc_timer_compare_read+0x34>)
   1bfec:	f500 70a8 	add.w	r0, r0, #336	; 0x150
   1bff0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
   1bff4:	bd08      	pop	{r3, pc}
   1bff6:	bf00      	nop
   1bff8:	0002fd1b 	.word	0x0002fd1b
   1bffc:	0002b6a9 	.word	0x0002b6a9
   1c000:	0002fcea 	.word	0x0002fcea
   1c004:	40015000 	.word	0x40015000

0001c008 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
   1c008:	4b0d      	ldr	r3, [pc, #52]	; (1c040 <z_nrf_rtc_timer_read+0x38>)
   1c00a:	6818      	ldr	r0, [r3, #0]
   1c00c:	0a01      	lsrs	r1, r0, #8
   1c00e:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
   1c010:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
   1c014:	4b0b      	ldr	r3, [pc, #44]	; (1c044 <z_nrf_rtc_timer_read+0x3c>)
   1c016:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
   1c01a:	1818      	adds	r0, r3, r0
   1c01c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
   1c020:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   1c024:	d20a      	bcs.n	1c03c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
   1c026:	4b08      	ldr	r3, [pc, #32]	; (1c048 <z_nrf_rtc_timer_read+0x40>)
   1c028:	e9d3 2300 	ldrd	r2, r3, [r3]
   1c02c:	4290      	cmp	r0, r2
   1c02e:	eb71 0303 	sbcs.w	r3, r1, r3
   1c032:	d203      	bcs.n	1c03c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
   1c034:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
   1c038:	f141 0100 	adc.w	r1, r1, #0
}
   1c03c:	4770      	bx	lr
   1c03e:	bf00      	nop
   1c040:	20021344 	.word	0x20021344
   1c044:	40015000 	.word	0x40015000
   1c048:	20009c00 	.word	0x20009c00

0001c04c <compare_set>:
{
   1c04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c050:	b085      	sub	sp, #20
   1c052:	4614      	mov	r4, r2
   1c054:	461d      	mov	r5, r3
   1c056:	4607      	mov	r7, r0
	key = compare_int_lock(chan);
   1c058:	f7ff ff00 	bl	1be5c <compare_int_lock>
   1c05c:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
   1c05e:	f7ff ffd3 	bl	1c008 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
   1c062:	42a0      	cmp	r0, r4
   1c064:	eb71 0305 	sbcs.w	r3, r1, r5
   1c068:	f080 8086 	bcs.w	1c178 <compare_set+0x12c>
		if (target_time - curr_time > COUNTER_SPAN) {
   1c06c:	4b49      	ldr	r3, [pc, #292]	; (1c194 <compare_set+0x148>)
   1c06e:	1a20      	subs	r0, r4, r0
   1c070:	eb65 0101 	sbc.w	r1, r5, r1
   1c074:	4298      	cmp	r0, r3
   1c076:	f171 0100 	sbcs.w	r1, r1, #0
   1c07a:	f080 8088 	bcs.w	1c18e <compare_set+0x142>
		if (target_time != cc_data[chan].target_time) {
   1c07e:	4b46      	ldr	r3, [pc, #280]	; (1c198 <compare_set+0x14c>)
   1c080:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   1c084:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
   1c088:	429d      	cmp	r5, r3
   1c08a:	bf08      	it	eq
   1c08c:	4294      	cmpeq	r4, r2
   1c08e:	d05e      	beq.n	1c14e <compare_set+0x102>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1c090:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	return absolute_time & COUNTER_MAX;
   1c094:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
	uint32_t cc_val = abs_val & COUNTER_MAX;
   1c098:	4616      	mov	r6, r2
	uint32_t tick_inc = 2;
   1c09a:	f04f 0b02 	mov.w	fp, #2
	return (a - b) & COUNTER_MAX;
   1c09e:	f06f 0101 	mvn.w	r1, #1
   1c0a2:	ea4f 0987 	mov.w	r9, r7, lsl #2
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   1c0a6:	f107 0850 	add.w	r8, r7, #80	; 0x50
   1c0aa:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
   1c0ae:	ea4f 0888 	mov.w	r8, r8, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1c0b2:	40bb      	lsls	r3, r7
   1c0b4:	f509 39a8 	add.w	r9, r9, #86016	; 0x15000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1c0b8:	fa1f f888 	uxth.w	r8, r8
   1c0bc:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
   1c0c0:	9302      	str	r3, [sp, #8]
    return p_reg->CC[ch];
   1c0c2:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
   1c0c6:	4b35      	ldr	r3, [pc, #212]	; (1c19c <compare_set+0x150>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1c0c8:	f508 38a8 	add.w	r8, r8, #86016	; 0x15000
     return p_reg->COUNTER;
   1c0cc:	f8d3 a504 	ldr.w	sl, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
   1c0d0:	eba0 000a 	sub.w	r0, r0, sl
   1c0d4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   1c0d8:	f02a 4c7f 	bic.w	ip, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
   1c0dc:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
   1c0de:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
   1c0e2:	d107      	bne.n	1c0f4 <compare_set+0xa8>
   1c0e4:	9203      	str	r2, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
   1c0e6:	2013      	movs	r0, #19
   1c0e8:	f00d fa5a 	bl	295a0 <z_impl_k_busy_wait>
   1c0ec:	f06f 0101 	mvn.w	r1, #1
   1c0f0:	4b2a      	ldr	r3, [pc, #168]	; (1c19c <compare_set+0x150>)
   1c0f2:	9a03      	ldr	r2, [sp, #12]
	return (a - b) & COUNTER_MAX;
   1c0f4:	eba1 000a 	sub.w	r0, r1, sl
   1c0f8:	4430      	add	r0, r6
   1c0fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
   1c0fe:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1c102:	f04f 0000 	mov.w	r0, #0
   1c106:	f8c8 0000 	str.w	r0, [r8]
   1c10a:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
   1c10e:	9802      	ldr	r0, [sp, #8]
			cc_val = now + tick_inc;
   1c110:	bf88      	it	hi
   1c112:	eb0a 060b 	addhi.w	r6, sl, fp
   1c116:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   1c11a:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
   1c11e:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
   1c122:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
			tick_inc++;
   1c126:	bf88      	it	hi
   1c128:	f10b 0b01 	addhi.w	fp, fp, #1
	} while ((now2 != now) &&
   1c12c:	4582      	cmp	sl, r0
   1c12e:	d006      	beq.n	1c13e <compare_set+0xf2>
	return (a - b) & COUNTER_MAX;
   1c130:	1a08      	subs	r0, r1, r0
   1c132:	4430      	add	r0, r6
   1c134:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
   1c138:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1c13c:	d81a      	bhi.n	1c174 <compare_set+0x128>
	return (a - b) & COUNTER_MAX;
   1c13e:	1ab6      	subs	r6, r6, r2
   1c140:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
   1c144:	1936      	adds	r6, r6, r4
   1c146:	f145 0300 	adc.w	r3, r5, #0
   1c14a:	4634      	mov	r4, r6
   1c14c:	461d      	mov	r5, r3
	cc_data[chan].target_time = target_time;
   1c14e:	4912      	ldr	r1, [pc, #72]	; (1c198 <compare_set+0x14c>)
	cc_data[chan].callback = handler;
   1c150:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
   1c152:	eb01 1207 	add.w	r2, r1, r7, lsl #4
   1c156:	e9c2 4502 	strd	r4, r5, [r2, #8]
	return ret;
   1c15a:	2400      	movs	r4, #0
	cc_data[chan].target_time = target_time;
   1c15c:	013b      	lsls	r3, r7, #4
	cc_data[chan].callback = handler;
   1c15e:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
   1c160:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1c162:	6053      	str	r3, [r2, #4]
	compare_int_unlock(chan, key);
   1c164:	4638      	mov	r0, r7
   1c166:	9901      	ldr	r1, [sp, #4]
   1c168:	f7ff fed8 	bl	1bf1c <compare_int_unlock>
}
   1c16c:	4620      	mov	r0, r4
   1c16e:	b005      	add	sp, #20
   1c170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c174:	4630      	mov	r0, r6
   1c176:	e7a9      	b.n	1c0cc <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
   1c178:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1c17a:	4a09      	ldr	r2, [pc, #36]	; (1c1a0 <compare_set+0x154>)
   1c17c:	40bb      	lsls	r3, r7
   1c17e:	e8d2 0fef 	ldaex	r0, [r2]
   1c182:	4318      	orrs	r0, r3
   1c184:	e8c2 0fe1 	stlex	r1, r0, [r2]
   1c188:	2900      	cmp	r1, #0
   1c18a:	d0e0      	beq.n	1c14e <compare_set+0x102>
   1c18c:	e7f7      	b.n	1c17e <compare_set+0x132>
			return -EINVAL;
   1c18e:	f06f 0415 	mvn.w	r4, #21
   1c192:	e7e7      	b.n	1c164 <compare_set+0x118>
   1c194:	01000001 	.word	0x01000001
   1c198:	20009bd8 	.word	0x20009bd8
   1c19c:	40015000 	.word	0x40015000
   1c1a0:	20021338 	.word	0x20021338

0001c1a4 <z_nrf_rtc_timer_set>:
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c1a4:	2801      	cmp	r0, #1
{
   1c1a6:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c1a8:	d00b      	beq.n	1c1c2 <z_nrf_rtc_timer_set+0x1e>
   1c1aa:	4908      	ldr	r1, [pc, #32]	; (1c1cc <z_nrf_rtc_timer_set+0x28>)
   1c1ac:	4808      	ldr	r0, [pc, #32]	; (1c1d0 <z_nrf_rtc_timer_set+0x2c>)
   1c1ae:	f240 1353 	movw	r3, #339	; 0x153
   1c1b2:	4a08      	ldr	r2, [pc, #32]	; (1c1d4 <z_nrf_rtc_timer_set+0x30>)
   1c1b4:	f008 fd97 	bl	24ce6 <assert_print>
   1c1b8:	f240 1153 	movw	r1, #339	; 0x153
   1c1bc:	4805      	ldr	r0, [pc, #20]	; (1c1d4 <z_nrf_rtc_timer_set+0x30>)
   1c1be:	f008 fd8b 	bl	24cd8 <assert_post_action>
}
   1c1c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return compare_set(chan, target_time, handler, user_data);
   1c1c6:	f7ff bf41 	b.w	1c04c <compare_set>
   1c1ca:	bf00      	nop
   1c1cc:	0002fd37 	.word	0x0002fd37
   1c1d0:	0002b6a9 	.word	0x0002b6a9
   1c1d4:	0002fcea 	.word	0x0002fcea

0001c1d8 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
   1c1d8:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENSET = mask;
   1c1da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    p_reg->PRESCALER = val;
   1c1de:	2500      	movs	r5, #0
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c1e0:	f04f 30ff 	mov.w	r0, #4294967295
   1c1e4:	f04f 31ff 	mov.w	r1, #4294967295
   1c1e8:	4c19      	ldr	r4, [pc, #100]	; (1c250 <sys_clock_driver_init+0x78>)
   1c1ea:	4b1a      	ldr	r3, [pc, #104]	; (1c254 <sys_clock_driver_init+0x7c>)
   1c1ec:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
   1c1f0:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
   1c1f4:	f8c4 2304 	str.w	r2, [r4, #772]	; 0x304
   1c1f8:	e9c3 0106 	strd	r0, r1, [r3, #24]
   1c1fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
   1c200:	2602      	movs	r6, #2
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1c202:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1c206:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
   1c20a:	4b13      	ldr	r3, [pc, #76]	; (1c258 <sys_clock_driver_init+0x80>)

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
   1c20c:	2101      	movs	r1, #1
   1c20e:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
   1c212:	2015      	movs	r0, #21
   1c214:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   1c218:	462a      	mov	r2, r5
   1c21a:	f7f3 ffa5 	bl	10168 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
   1c21e:	2015      	movs	r0, #21
   1c220:	f7f3 ff72 	bl	10108 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
   1c224:	2301      	movs	r3, #1

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
   1c226:	2203      	movs	r2, #3
   1c228:	60a3      	str	r3, [r4, #8]
   1c22a:	6023      	str	r3, [r4, #0]
   1c22c:	4b0b      	ldr	r3, [pc, #44]	; (1c25c <sys_clock_driver_init+0x84>)
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_TICKS : (counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1c22e:	4628      	mov	r0, r5
	int_mask = BIT_MASK(CHAN_COUNT);
   1c230:	601a      	str	r2, [r3, #0]
		alloc_mask = BIT_MASK(EXT_CHAN_COUNT) << 1;
   1c232:	4b0b      	ldr	r3, [pc, #44]	; (1c260 <sys_clock_driver_init+0x88>)
	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1c234:	4a0b      	ldr	r2, [pc, #44]	; (1c264 <sys_clock_driver_init+0x8c>)
		alloc_mask = BIT_MASK(EXT_CHAN_COUNT) << 1;
   1c236:	601e      	str	r6, [r3, #0]
	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1c238:	4b0b      	ldr	r3, [pc, #44]	; (1c268 <sys_clock_driver_init+0x90>)
   1c23a:	9501      	str	r5, [sp, #4]
   1c23c:	9300      	str	r3, [sp, #0]
   1c23e:	2300      	movs	r3, #0
   1c240:	f7ff ff04 	bl	1c04c <compare_set>

	z_nrf_clock_control_lf_on(mode);
   1c244:	4630      	mov	r0, r6
   1c246:	f7fd fd83 	bl	19d50 <z_nrf_clock_control_lf_on>

	return 0;
}
   1c24a:	4628      	mov	r0, r5
   1c24c:	b002      	add	sp, #8
   1c24e:	bd70      	pop	{r4, r5, r6, pc}
   1c250:	40015000 	.word	0x40015000
   1c254:	20009bd8 	.word	0x20009bd8
   1c258:	e000e100 	.word	0xe000e100
   1c25c:	20021340 	.word	0x20021340
   1c260:	2002133c 	.word	0x2002133c
   1c264:	007fffff 	.word	0x007fffff
   1c268:	0001be9d 	.word	0x0001be9d

0001c26c <rtc_nrf_isr>:
{
   1c26c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return p_reg->INTENSET & mask;
   1c270:	4b3f      	ldr	r3, [pc, #252]	; (1c370 <rtc_nrf_isr+0x104>)
   1c272:	b085      	sub	sp, #20
   1c274:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
   1c278:	0792      	lsls	r2, r2, #30
   1c27a:	d50b      	bpl.n	1c294 <rtc_nrf_isr+0x28>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1c27c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   1c280:	b142      	cbz	r2, 1c294 <rtc_nrf_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1c282:	2200      	movs	r2, #0
   1c284:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		overflow_cnt++;
   1c288:	4a3a      	ldr	r2, [pc, #232]	; (1c374 <rtc_nrf_isr+0x108>)
   1c28a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
   1c28e:	6813      	ldr	r3, [r2, #0]
   1c290:	3301      	adds	r3, #1
   1c292:	6013      	str	r3, [r2, #0]
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1c294:	4d38      	ldr	r5, [pc, #224]	; (1c378 <rtc_nrf_isr+0x10c>)
   1c296:	2400      	movs	r4, #0
   1c298:	462f      	mov	r7, r5
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
   1c29a:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    return p_reg->INTENSET & mask;
   1c29e:	4e34      	ldr	r6, [pc, #208]	; (1c370 <rtc_nrf_isr+0x104>)
	__asm__ volatile(
   1c2a0:	f04f 0320 	mov.w	r3, #32
   1c2a4:	f3ef 8211 	mrs	r2, BASEPRI
   1c2a8:	f383 8812 	msr	BASEPRI_MAX, r3
   1c2ac:	f3bf 8f6f 	isb	sy
   1c2b0:	f8d6 3304 	ldr.w	r3, [r6, #772]	; 0x304
   1c2b4:	fa0b f904 	lsl.w	r9, fp, r4
   1c2b8:	ea19 0f03 	tst.w	r9, r3
   1c2bc:	d10a      	bne.n	1c2d4 <rtc_nrf_isr+0x68>
	__asm__ volatile(
   1c2be:	f382 8811 	msr	BASEPRI, r2
   1c2c2:	f3bf 8f6f 	isb	sy
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1c2c6:	3510      	adds	r5, #16
   1c2c8:	b114      	cbz	r4, 1c2d0 <rtc_nrf_isr+0x64>
}
   1c2ca:	b005      	add	sp, #20
   1c2cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1c2d0:	2401      	movs	r4, #1
   1c2d2:	e7e5      	b.n	1c2a0 <rtc_nrf_isr+0x34>
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
   1c2d4:	2301      	movs	r3, #1
   1c2d6:	40a3      	lsls	r3, r4
   1c2d8:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1c2da:	4928      	ldr	r1, [pc, #160]	; (1c37c <rtc_nrf_isr+0x110>)
   1c2dc:	e8d1 0fef 	ldaex	r0, [r1]
   1c2e0:	ea00 0c03 	and.w	ip, r0, r3
   1c2e4:	e8c1 cfee 	stlex	lr, ip, [r1]
   1c2e8:	f1be 0f00 	cmp.w	lr, #0
   1c2ec:	d1f6      	bne.n	1c2dc <rtc_nrf_isr+0x70>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1c2ee:	4b24      	ldr	r3, [pc, #144]	; (1c380 <rtc_nrf_isr+0x114>)
   1c2f0:	00a1      	lsls	r1, r4, #2
   1c2f2:	b918      	cbnz	r0, 1c2fc <rtc_nrf_isr+0x90>
   1c2f4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   1c2f8:	2800      	cmp	r0, #0
   1c2fa:	d0e0      	beq.n	1c2be <rtc_nrf_isr+0x52>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1c2fc:	f04f 0a00 	mov.w	sl, #0
   1c300:	f841 a003 	str.w	sl, [r1, r3]
   1c304:	58cb      	ldr	r3, [r1, r3]
   1c306:	f382 8811 	msr	BASEPRI, r2
   1c30a:	f3bf 8f6f 	isb	sy
		curr_time = z_nrf_rtc_timer_read();
   1c30e:	f7ff fe7b 	bl	1c008 <z_nrf_rtc_timer_read>
	__asm__ volatile(
   1c312:	f04f 0320 	mov.w	r3, #32
   1c316:	f3ef 8c11 	mrs	ip, BASEPRI
   1c31a:	f383 8812 	msr	BASEPRI_MAX, r3
   1c31e:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
   1c322:	eb07 1e04 	add.w	lr, r7, r4, lsl #4
   1c326:	e9de 2302 	ldrd	r2, r3, [lr, #8]
		if (curr_time >= expire_time) {
   1c32a:	4290      	cmp	r0, r2
   1c32c:	4199      	sbcs	r1, r3
   1c32e:	d204      	bcs.n	1c33a <rtc_nrf_isr+0xce>
	__asm__ volatile(
   1c330:	f38c 8811 	msr	BASEPRI, ip
   1c334:	f3bf 8f6f 	isb	sy
		if (handler) {
   1c338:	e7c5      	b.n	1c2c6 <rtc_nrf_isr+0x5a>
			user_context = cc_data[chan].user_context;
   1c33a:	e9d5 8100 	ldrd	r8, r1, [r5]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c33e:	f04f 30ff 	mov.w	r0, #4294967295
			user_context = cc_data[chan].user_context;
   1c342:	9103      	str	r1, [sp, #12]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c344:	f04f 31ff 	mov.w	r1, #4294967295
			cc_data[chan].callback = NULL;
   1c348:	f8c5 a000 	str.w	sl, [r5]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c34c:	e9ce 0102 	strd	r0, r1, [lr, #8]
    p_reg->EVTENCLR = mask;
   1c350:	4907      	ldr	r1, [pc, #28]	; (1c370 <rtc_nrf_isr+0x104>)
   1c352:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
   1c356:	f38c 8811 	msr	BASEPRI, ip
   1c35a:	f3bf 8f6f 	isb	sy
		if (handler) {
   1c35e:	f1b8 0f00 	cmp.w	r8, #0
   1c362:	d0b0      	beq.n	1c2c6 <rtc_nrf_isr+0x5a>
			handler(chan, expire_time, user_context);
   1c364:	9903      	ldr	r1, [sp, #12]
   1c366:	4620      	mov	r0, r4
   1c368:	9100      	str	r1, [sp, #0]
   1c36a:	47c0      	blx	r8
   1c36c:	e7ab      	b.n	1c2c6 <rtc_nrf_isr+0x5a>
   1c36e:	bf00      	nop
   1c370:	40015000 	.word	0x40015000
   1c374:	20021344 	.word	0x20021344
   1c378:	20009bd8 	.word	0x20009bd8
   1c37c:	20021338 	.word	0x20021338
   1c380:	40015140 	.word	0x40015140

0001c384 <z_nrf_rtc_timer_chan_alloc>:
{
   1c384:	b570      	push	{r4, r5, r6, lr}
		prev = atomic_and(&alloc_mask, ~BIT(chan));
   1c386:	2401      	movs	r4, #1
		chan = alloc_mask ? 31 - __builtin_clz(alloc_mask) : -1;
   1c388:	4b0c      	ldr	r3, [pc, #48]	; (1c3bc <z_nrf_rtc_timer_chan_alloc+0x38>)
   1c38a:	6818      	ldr	r0, [r3, #0]
   1c38c:	b190      	cbz	r0, 1c3b4 <z_nrf_rtc_timer_chan_alloc+0x30>
   1c38e:	fab0 f080 	clz	r0, r0
   1c392:	f1c0 001f 	rsb	r0, r0, #31
		prev = atomic_and(&alloc_mask, ~BIT(chan));
   1c396:	fa04 f100 	lsl.w	r1, r4, r0
   1c39a:	43c9      	mvns	r1, r1
   1c39c:	e8d3 2fef 	ldaex	r2, [r3]
   1c3a0:	ea02 0501 	and.w	r5, r2, r1
   1c3a4:	e8c3 5fe6 	stlex	r6, r5, [r3]
   1c3a8:	2e00      	cmp	r6, #0
   1c3aa:	d1f7      	bne.n	1c39c <z_nrf_rtc_timer_chan_alloc+0x18>
	} while (!(prev & BIT(chan)));
   1c3ac:	40c2      	lsrs	r2, r0
   1c3ae:	07d2      	lsls	r2, r2, #31
   1c3b0:	d5eb      	bpl.n	1c38a <z_nrf_rtc_timer_chan_alloc+0x6>
}
   1c3b2:	bd70      	pop	{r4, r5, r6, pc}
			return -ENOMEM;
   1c3b4:	f06f 000b 	mvn.w	r0, #11
   1c3b8:	e7fb      	b.n	1c3b2 <z_nrf_rtc_timer_chan_alloc+0x2e>
   1c3ba:	bf00      	nop
   1c3bc:	2002133c 	.word	0x2002133c

0001c3c0 <z_nrf_rtc_timer_chan_free>:
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c3c0:	2801      	cmp	r0, #1
{
   1c3c2:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c3c4:	d00b      	beq.n	1c3de <z_nrf_rtc_timer_chan_free+0x1e>
   1c3c6:	490b      	ldr	r1, [pc, #44]	; (1c3f4 <z_nrf_rtc_timer_chan_free+0x34>)
   1c3c8:	480b      	ldr	r0, [pc, #44]	; (1c3f8 <z_nrf_rtc_timer_chan_free+0x38>)
   1c3ca:	f240 2321 	movw	r3, #545	; 0x221
   1c3ce:	4a0b      	ldr	r2, [pc, #44]	; (1c3fc <z_nrf_rtc_timer_chan_free+0x3c>)
   1c3d0:	f008 fc89 	bl	24ce6 <assert_print>
   1c3d4:	f240 2121 	movw	r1, #545	; 0x221
   1c3d8:	4808      	ldr	r0, [pc, #32]	; (1c3fc <z_nrf_rtc_timer_chan_free+0x3c>)
   1c3da:	f008 fc7d 	bl	24cd8 <assert_post_action>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1c3de:	4b08      	ldr	r3, [pc, #32]	; (1c400 <z_nrf_rtc_timer_chan_free+0x40>)
   1c3e0:	e8d3 1fef 	ldaex	r1, [r3]
   1c3e4:	f041 0102 	orr.w	r1, r1, #2
   1c3e8:	e8c3 1fe2 	stlex	r2, r1, [r3]
   1c3ec:	2a00      	cmp	r2, #0
   1c3ee:	d1f7      	bne.n	1c3e0 <z_nrf_rtc_timer_chan_free+0x20>
}
   1c3f0:	bd08      	pop	{r3, pc}
   1c3f2:	bf00      	nop
   1c3f4:	0002fd37 	.word	0x0002fd37
   1c3f8:	0002b6a9 	.word	0x0002b6a9
   1c3fc:	0002fcea 	.word	0x0002fcea
   1c400:	2002133c 	.word	0x2002133c

0001c404 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c404:	1c43      	adds	r3, r0, #1
{
   1c406:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c408:	d020      	beq.n	1c44c <sys_clock_set_timeout+0x48>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   1c40a:	2801      	cmp	r0, #1
   1c40c:	dd20      	ble.n	1c450 <sys_clock_set_timeout+0x4c>
   1c40e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1c412:	da1f      	bge.n	1c454 <sys_clock_set_timeout+0x50>
   1c414:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
   1c416:	f7ff fdf7 	bl	1c008 <z_nrf_rtc_timer_read>
   1c41a:	4b0f      	ldr	r3, [pc, #60]	; (1c458 <sys_clock_set_timeout+0x54>)
   1c41c:	e9d3 1300 	ldrd	r1, r3, [r3]
   1c420:	1a42      	subs	r2, r0, r1
		ticks = 0;
   1c422:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
   1c426:	bf28      	it	cs
   1c428:	2400      	movcs	r4, #0
	if (cyc > MAX_CYCLES) {
   1c42a:	480c      	ldr	r0, [pc, #48]	; (1c45c <sys_clock_set_timeout+0x58>)
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
   1c42c:	3201      	adds	r2, #1
   1c42e:	4422      	add	r2, r4
	if (cyc > MAX_CYCLES) {
   1c430:	4282      	cmp	r2, r0
   1c432:	bf28      	it	cs
   1c434:	4602      	movcs	r2, r0
	uint64_t target_time = cyc + last_count;
   1c436:	2000      	movs	r0, #0
   1c438:	1852      	adds	r2, r2, r1
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
   1c43a:	4909      	ldr	r1, [pc, #36]	; (1c460 <sys_clock_set_timeout+0x5c>)
   1c43c:	9001      	str	r0, [sp, #4]
   1c43e:	9100      	str	r1, [sp, #0]
   1c440:	f143 0300 	adc.w	r3, r3, #0
   1c444:	f7ff fe02 	bl	1c04c <compare_set>
}
   1c448:	b002      	add	sp, #8
   1c44a:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c44c:	4803      	ldr	r0, [pc, #12]	; (1c45c <sys_clock_set_timeout+0x58>)
   1c44e:	e7e1      	b.n	1c414 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   1c450:	2400      	movs	r4, #0
   1c452:	e7e0      	b.n	1c416 <sys_clock_set_timeout+0x12>
   1c454:	4c01      	ldr	r4, [pc, #4]	; (1c45c <sys_clock_set_timeout+0x58>)
   1c456:	e7de      	b.n	1c416 <sys_clock_set_timeout+0x12>
   1c458:	20009bf8 	.word	0x20009bf8
   1c45c:	007fffff 	.word	0x007fffff
   1c460:	0001be9d 	.word	0x0001be9d

0001c464 <sys_clock_elapsed>:
{
   1c464:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
   1c466:	f7ff fdcf 	bl	1c008 <z_nrf_rtc_timer_read>
   1c46a:	4b02      	ldr	r3, [pc, #8]	; (1c474 <sys_clock_elapsed+0x10>)
   1c46c:	681b      	ldr	r3, [r3, #0]
}
   1c46e:	1ac0      	subs	r0, r0, r3
   1c470:	bd08      	pop	{r3, pc}
   1c472:	bf00      	nop
   1c474:	20009bf8 	.word	0x20009bf8

0001c478 <nrf_gpio_pin_port_decode>:
{
   1c478:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c47a:	6803      	ldr	r3, [r0, #0]
    switch (port)
   1c47c:	095a      	lsrs	r2, r3, #5
   1c47e:	d00d      	beq.n	1c49c <nrf_gpio_pin_port_decode+0x24>
   1c480:	2a01      	cmp	r2, #1
   1c482:	d013      	beq.n	1c4ac <nrf_gpio_pin_port_decode+0x34>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c484:	490e      	ldr	r1, [pc, #56]	; (1c4c0 <nrf_gpio_pin_port_decode+0x48>)
   1c486:	480f      	ldr	r0, [pc, #60]	; (1c4c4 <nrf_gpio_pin_port_decode+0x4c>)
   1c488:	f240 2347 	movw	r3, #583	; 0x247
   1c48c:	4a0e      	ldr	r2, [pc, #56]	; (1c4c8 <nrf_gpio_pin_port_decode+0x50>)
   1c48e:	f008 fc2a 	bl	24ce6 <assert_print>
   1c492:	f240 2147 	movw	r1, #583	; 0x247
   1c496:	480c      	ldr	r0, [pc, #48]	; (1c4c8 <nrf_gpio_pin_port_decode+0x50>)
   1c498:	f008 fc1e 	bl	24cd8 <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1c49c:	f04f 32ff 	mov.w	r2, #4294967295
   1c4a0:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c4a4:	07d9      	lsls	r1, r3, #31
   1c4a6:	d5ed      	bpl.n	1c484 <nrf_gpio_pin_port_decode+0xc>
        case 0: return NRF_P0;
   1c4a8:	4808      	ldr	r0, [pc, #32]	; (1c4cc <nrf_gpio_pin_port_decode+0x54>)
   1c4aa:	e008      	b.n	1c4be <nrf_gpio_pin_port_decode+0x46>
    return (mask & (1UL << pin_number)) ? true : false;
   1c4ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
   1c4b0:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1c4b4:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c4b6:	07d2      	lsls	r2, r2, #31
   1c4b8:	d5e4      	bpl.n	1c484 <nrf_gpio_pin_port_decode+0xc>
    *p_pin = pin_number & 0x1F;
   1c4ba:	6003      	str	r3, [r0, #0]
        case 1: return NRF_P1;
   1c4bc:	4804      	ldr	r0, [pc, #16]	; (1c4d0 <nrf_gpio_pin_port_decode+0x58>)
}
   1c4be:	bd08      	pop	{r3, pc}
   1c4c0:	0002f60a 	.word	0x0002f60a
   1c4c4:	0002b6a9 	.word	0x0002b6a9
   1c4c8:	0002f5d7 	.word	0x0002f5d7
   1c4cc:	40842500 	.word	0x40842500
   1c4d0:	40842800 	.word	0x40842800

0001c4d4 <mbox_nrf_init>:

	nrfx_ipc_config_load(&ch_config);
}

static int mbox_nrf_init(const struct device *dev)
{
   1c4d4:	b510      	push	{r4, lr}
   1c4d6:	4604      	mov	r4, r0
	struct mbox_nrf_data *data = dev->data;
   1c4d8:	6902      	ldr	r2, [r0, #16]
{
   1c4da:	b0a6      	sub	sp, #152	; 0x98

	data->dev = dev;
   1c4dc:	f8c2 0080 	str.w	r0, [r2, #128]	; 0x80

	nrfx_ipc_init(0, mbox_dispatcher, (void *) data);
   1c4e0:	4924      	ldr	r1, [pc, #144]	; (1c574 <mbox_nrf_init+0xa0>)
   1c4e2:	2000      	movs	r0, #0
   1c4e4:	f001 f812 	bl	1d50c <nrfx_ipc_init>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   1c4e8:	2200      	movs	r2, #0
   1c4ea:	2101      	movs	r1, #1
   1c4ec:	202a      	movs	r0, #42	; 0x2a
   1c4ee:	f7f3 fe3b 	bl	10168 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_ipc_irq_handler, 0);

	enable_dt_channels(dev);
   1c4f2:	6864      	ldr	r4, [r4, #4]
	nrfx_ipc_config_t ch_config = { 0 };
   1c4f4:	2284      	movs	r2, #132	; 0x84
   1c4f6:	2100      	movs	r1, #0
   1c4f8:	a805      	add	r0, sp, #20
   1c4fa:	f00d f994 	bl	29826 <memset>
	if (conf->tx_mask >= BIT(IPC_CONF_NUM)) {
   1c4fe:	6863      	ldr	r3, [r4, #4]
   1c500:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1c504:	d309      	bcc.n	1c51a <mbox_nrf_init+0x46>
		LOG_WRN("tx_mask too big (or IPC_CONF_NUM too small)");
   1c506:	4b1c      	ldr	r3, [pc, #112]	; (1c578 <mbox_nrf_init+0xa4>)
   1c508:	2202      	movs	r2, #2
   1c50a:	9302      	str	r3, [sp, #8]
   1c50c:	2300      	movs	r3, #0
   1c50e:	491b      	ldr	r1, [pc, #108]	; (1c57c <mbox_nrf_init+0xa8>)
   1c510:	4618      	mov	r0, r3
   1c512:	e9cd 3300 	strd	r3, r3, [sp]
   1c516:	f00c f8d5 	bl	286c4 <z_log_msg_runtime_create.constprop.0>
	if (conf->rx_mask >= BIT(IPC_CONF_NUM)) {
   1c51a:	6823      	ldr	r3, [r4, #0]
   1c51c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1c520:	d309      	bcc.n	1c536 <mbox_nrf_init+0x62>
		LOG_WRN("rx_mask too big (or IPC_CONF_NUM too small)");
   1c522:	4b17      	ldr	r3, [pc, #92]	; (1c580 <mbox_nrf_init+0xac>)
   1c524:	2202      	movs	r2, #2
   1c526:	9302      	str	r3, [sp, #8]
   1c528:	2300      	movs	r3, #0
   1c52a:	4914      	ldr	r1, [pc, #80]	; (1c57c <mbox_nrf_init+0xa8>)
   1c52c:	4618      	mov	r0, r3
   1c52e:	e9cd 3300 	strd	r3, r3, [sp]
   1c532:	f00c f8c7 	bl	286c4 <z_log_msg_runtime_create.constprop.0>
	ch_config.receive_events_enabled = 0;
   1c536:	2300      	movs	r3, #0
			ch_config.send_task_config[ch] = BIT(ch);
   1c538:	2001      	movs	r0, #1
	ch_config.receive_events_enabled = 0;
   1c53a:	9325      	str	r3, [sp, #148]	; 0x94
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c53c:	aa05      	add	r2, sp, #20
		if (conf->tx_mask & BIT(ch)) {
   1c53e:	6861      	ldr	r1, [r4, #4]
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c540:	3204      	adds	r2, #4
		if (conf->tx_mask & BIT(ch)) {
   1c542:	40d9      	lsrs	r1, r3
   1c544:	07c9      	lsls	r1, r1, #31
			ch_config.send_task_config[ch] = BIT(ch);
   1c546:	bf44      	itt	mi
   1c548:	fa00 f103 	lslmi.w	r1, r0, r3
   1c54c:	f842 1c04 	strmi.w	r1, [r2, #-4]
		if (conf->rx_mask & BIT(ch)) {
   1c550:	6821      	ldr	r1, [r4, #0]
   1c552:	40d9      	lsrs	r1, r3
   1c554:	07c9      	lsls	r1, r1, #31
			ch_config.receive_event_config[ch] = BIT(ch);
   1c556:	bf48      	it	mi
   1c558:	fa00 f103 	lslmi.w	r1, r0, r3
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c55c:	f103 0301 	add.w	r3, r3, #1
			ch_config.receive_event_config[ch] = BIT(ch);
   1c560:	bf48      	it	mi
   1c562:	63d1      	strmi	r1, [r2, #60]	; 0x3c
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c564:	2b10      	cmp	r3, #16
   1c566:	d1ea      	bne.n	1c53e <mbox_nrf_init+0x6a>
	nrfx_ipc_config_load(&ch_config);
   1c568:	a805      	add	r0, sp, #20
   1c56a:	f000 ffe7 	bl	1d53c <nrfx_ipc_config_load>

	return 0;
}
   1c56e:	2000      	movs	r0, #0
   1c570:	b026      	add	sp, #152	; 0x98
   1c572:	bd10      	pop	{r4, pc}
   1c574:	0001c5d5 	.word	0x0001c5d5
   1c578:	0002fd52 	.word	0x0002fd52
   1c57c:	0002a7a0 	.word	0x0002a7a0
   1c580:	0002fd7e 	.word	0x0002fd7e

0001c584 <mbox_nrf_send>:
{
   1c584:	b530      	push	{r4, r5, lr}
   1c586:	4605      	mov	r5, r0
   1c588:	460c      	mov	r4, r1
   1c58a:	b085      	sub	sp, #20
	if (msg) {
   1c58c:	b14a      	cbz	r2, 1c5a2 <mbox_nrf_send+0x1e>
		LOG_WRN("Sending data not supported");
   1c58e:	4b0f      	ldr	r3, [pc, #60]	; (1c5cc <mbox_nrf_send+0x48>)
   1c590:	2202      	movs	r2, #2
   1c592:	9302      	str	r3, [sp, #8]
   1c594:	2300      	movs	r3, #0
   1c596:	490e      	ldr	r1, [pc, #56]	; (1c5d0 <mbox_nrf_send+0x4c>)
   1c598:	4618      	mov	r0, r3
   1c59a:	e9cd 3300 	strd	r3, r3, [sp]
   1c59e:	f00c f891 	bl	286c4 <z_log_msg_runtime_create.constprop.0>
	return ((ch < IPC_CONF_NUM) && (conf->tx_mask & BIT(ch)));
   1c5a2:	2c0f      	cmp	r4, #15
   1c5a4:	d80f      	bhi.n	1c5c6 <mbox_nrf_send+0x42>
   1c5a6:	686b      	ldr	r3, [r5, #4]
   1c5a8:	685b      	ldr	r3, [r3, #4]
   1c5aa:	40e3      	lsrs	r3, r4
   1c5ac:	07db      	lsls	r3, r3, #31
   1c5ae:	d50a      	bpl.n	1c5c6 <mbox_nrf_send+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c5b0:	2301      	movs	r3, #1
	return 0;
   1c5b2:	2000      	movs	r0, #0
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
   1c5b4:	00a4      	lsls	r4, r4, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c5b6:	b2e4      	uxtb	r4, r4
   1c5b8:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
   1c5bc:	f504 3428 	add.w	r4, r4, #172032	; 0x2a000
   1c5c0:	6023      	str	r3, [r4, #0]
}
   1c5c2:	b005      	add	sp, #20
   1c5c4:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   1c5c6:	f06f 0015 	mvn.w	r0, #21
   1c5ca:	e7fa      	b.n	1c5c2 <mbox_nrf_send+0x3e>
   1c5cc:	0002fdaa 	.word	0x0002fdaa
   1c5d0:	0002a7a0 	.word	0x0002a7a0

0001c5d4 <mbox_dispatcher>:
{
   1c5d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	const struct device *dev = data->dev;
   1c5d6:	f8d1 6080 	ldr.w	r6, [r1, #128]	; 0x80
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c5da:	280f      	cmp	r0, #15
{
   1c5dc:	4604      	mov	r4, r0
   1c5de:	460d      	mov	r5, r1
   1c5e0:	6873      	ldr	r3, [r6, #4]
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c5e2:	d803      	bhi.n	1c5ec <mbox_dispatcher+0x18>
   1c5e4:	681b      	ldr	r3, [r3, #0]
   1c5e6:	40c3      	lsrs	r3, r0
   1c5e8:	07db      	lsls	r3, r3, #31
   1c5ea:	d409      	bmi.n	1c600 <mbox_dispatcher+0x2c>
		LOG_WRN("RX event on illegal channel");
   1c5ec:	4b14      	ldr	r3, [pc, #80]	; (1c640 <mbox_dispatcher+0x6c>)
   1c5ee:	2202      	movs	r2, #2
   1c5f0:	9302      	str	r3, [sp, #8]
   1c5f2:	2300      	movs	r3, #0
   1c5f4:	4913      	ldr	r1, [pc, #76]	; (1c644 <mbox_dispatcher+0x70>)
   1c5f6:	4618      	mov	r0, r3
   1c5f8:	e9cd 3300 	strd	r3, r3, [sp]
   1c5fc:	f00c f862 	bl	286c4 <z_log_msg_runtime_create.constprop.0>
	if (!(data->enabled_mask & BIT(channel))) {
   1c600:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c604:	40e3      	lsrs	r3, r4
   1c606:	f013 0301 	ands.w	r3, r3, #1
   1c60a:	d108      	bne.n	1c61e <mbox_dispatcher+0x4a>
		LOG_WRN("RX event on disabled channel");
   1c60c:	4a0e      	ldr	r2, [pc, #56]	; (1c648 <mbox_dispatcher+0x74>)
   1c60e:	4618      	mov	r0, r3
   1c610:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1c614:	490b      	ldr	r1, [pc, #44]	; (1c644 <mbox_dispatcher+0x70>)
   1c616:	2202      	movs	r2, #2
   1c618:	9300      	str	r3, [sp, #0]
   1c61a:	f00c f853 	bl	286c4 <z_log_msg_runtime_create.constprop.0>
	if (data->cb[channel] != NULL) {
   1c61e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   1c622:	f855 5024 	ldr.w	r5, [r5, r4, lsl #2]
   1c626:	b145      	cbz	r5, 1c63a <mbox_dispatcher+0x66>
		data->cb[channel](dev, channel, data->user_data[channel], NULL);
   1c628:	2300      	movs	r3, #0
   1c62a:	4621      	mov	r1, r4
   1c62c:	4630      	mov	r0, r6
   1c62e:	46ac      	mov	ip, r5
   1c630:	6c12      	ldr	r2, [r2, #64]	; 0x40
}
   1c632:	b004      	add	sp, #16
   1c634:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		data->cb[channel](dev, channel, data->user_data[channel], NULL);
   1c638:	4760      	bx	ip
}
   1c63a:	b004      	add	sp, #16
   1c63c:	bd70      	pop	{r4, r5, r6, pc}
   1c63e:	bf00      	nop
   1c640:	0002fdc5 	.word	0x0002fdc5
   1c644:	0002a7a0 	.word	0x0002a7a0
   1c648:	0002fde1 	.word	0x0002fde1

0001c64c <mbox_nrf_set_enabled>:
{
   1c64c:	b530      	push	{r4, r5, lr}
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c64e:	290f      	cmp	r1, #15
{
   1c650:	460c      	mov	r4, r1
	struct mbox_nrf_data *data = dev->data;
   1c652:	6905      	ldr	r5, [r0, #16]
{
   1c654:	b085      	sub	sp, #20
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c656:	d841      	bhi.n	1c6dc <mbox_nrf_set_enabled+0x90>
   1c658:	6843      	ldr	r3, [r0, #4]
   1c65a:	681b      	ldr	r3, [r3, #0]
   1c65c:	40cb      	lsrs	r3, r1
   1c65e:	07db      	lsls	r3, r3, #31
   1c660:	d53c      	bpl.n	1c6dc <mbox_nrf_set_enabled+0x90>
	if ((enable == 0 && (!(data->enabled_mask & BIT(channel)))) ||
   1c662:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c666:	40cb      	lsrs	r3, r1
   1c668:	f003 0301 	and.w	r3, r3, #1
   1c66c:	b91a      	cbnz	r2, 1c676 <mbox_nrf_set_enabled+0x2a>
   1c66e:	bb0b      	cbnz	r3, 1c6b4 <mbox_nrf_set_enabled+0x68>
		return -EALREADY;
   1c670:	f06f 0077 	mvn.w	r0, #119	; 0x77
   1c674:	e030      	b.n	1c6d8 <mbox_nrf_set_enabled+0x8c>
	    (enable != 0 &&   (data->enabled_mask & BIT(channel)))) {
   1c676:	2b00      	cmp	r3, #0
   1c678:	d1fa      	bne.n	1c670 <mbox_nrf_set_enabled+0x24>
	if (enable && (data->cb[channel] == NULL)) {
   1c67a:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
   1c67e:	b943      	cbnz	r3, 1c692 <mbox_nrf_set_enabled+0x46>
		LOG_WRN("Enabling channel without a registered callback\n");
   1c680:	4a18      	ldr	r2, [pc, #96]	; (1c6e4 <mbox_nrf_set_enabled+0x98>)
   1c682:	4618      	mov	r0, r3
   1c684:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1c688:	4917      	ldr	r1, [pc, #92]	; (1c6e8 <mbox_nrf_set_enabled+0x9c>)
   1c68a:	2202      	movs	r2, #2
   1c68c:	9300      	str	r3, [sp, #0]
   1c68e:	f00c f819 	bl	286c4 <z_log_msg_runtime_create.constprop.0>
	if (enable && data->enabled_mask == 0) {
   1c692:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c696:	b913      	cbnz	r3, 1c69e <mbox_nrf_set_enabled+0x52>
		irq_enable(DT_INST_IRQN(0));
   1c698:	202a      	movs	r0, #42	; 0x2a
   1c69a:	f7f3 fd35 	bl	10108 <arch_irq_enable>
		data->enabled_mask |= BIT(channel);
   1c69e:	2201      	movs	r2, #1
   1c6a0:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c6a4:	40a2      	lsls	r2, r4
   1c6a6:	4313      	orrs	r3, r2
   1c6a8:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
		nrfx_ipc_receive_event_enable(channel);
   1c6ac:	b2e0      	uxtb	r0, r4
   1c6ae:	f000 ff87 	bl	1d5c0 <nrfx_ipc_receive_event_enable>
   1c6b2:	e00a      	b.n	1c6ca <mbox_nrf_set_enabled+0x7e>
		nrfx_ipc_receive_event_disable(channel);
   1c6b4:	b2c8      	uxtb	r0, r1
   1c6b6:	f000 ffa1 	bl	1d5fc <nrfx_ipc_receive_event_disable>
		data->enabled_mask &= ~BIT(channel);
   1c6ba:	2201      	movs	r2, #1
   1c6bc:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c6c0:	40a2      	lsls	r2, r4
   1c6c2:	ea23 0302 	bic.w	r3, r3, r2
   1c6c6:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
	if (data->enabled_mask == 0) {
   1c6ca:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c6ce:	b913      	cbnz	r3, 1c6d6 <mbox_nrf_set_enabled+0x8a>
		irq_disable(DT_INST_IRQN(0));
   1c6d0:	202a      	movs	r0, #42	; 0x2a
   1c6d2:	f7f3 fd27 	bl	10124 <arch_irq_disable>
	return 0;
   1c6d6:	2000      	movs	r0, #0
}
   1c6d8:	b005      	add	sp, #20
   1c6da:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   1c6dc:	f06f 0015 	mvn.w	r0, #21
   1c6e0:	e7fa      	b.n	1c6d8 <mbox_nrf_set_enabled+0x8c>
   1c6e2:	bf00      	nop
   1c6e4:	0002fdfe 	.word	0x0002fdfe
   1c6e8:	0002a7a0 	.word	0x0002a7a0

0001c6ec <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   1c6ec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   1c6ee:	ab0b      	add	r3, sp, #44	; 0x2c
   1c6f0:	9305      	str	r3, [sp, #20]
   1c6f2:	9303      	str	r3, [sp, #12]
   1c6f4:	4b05      	ldr	r3, [pc, #20]	; (1c70c <z_log_msg_runtime_create.constprop.0+0x20>)
   1c6f6:	2201      	movs	r2, #1
   1c6f8:	9302      	str	r3, [sp, #8]
   1c6fa:	2300      	movs	r3, #0
   1c6fc:	4618      	mov	r0, r3
   1c6fe:	e9cd 3300 	strd	r3, r3, [sp]
   1c702:	f7f1 fe23 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   1c706:	b007      	add	sp, #28
   1c708:	f85d fb04 	ldr.w	pc, [sp], #4
   1c70c:	0002fe5b 	.word	0x0002fe5b

0001c710 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
   1c710:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(reason);

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
   1c712:	2400      	movs	r4, #0
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
   1c714:	f7f1 fd68 	bl	e1e8 <z_impl_log_panic>
   1c718:	4b06      	ldr	r3, [pc, #24]	; (1c734 <k_sys_fatal_error_handler+0x24>)
   1c71a:	4620      	mov	r0, r4
   1c71c:	9302      	str	r3, [sp, #8]
   1c71e:	2201      	movs	r2, #1
   1c720:	4623      	mov	r3, r4
   1c722:	e9cd 4400 	strd	r4, r4, [sp]
   1c726:	4904      	ldr	r1, [pc, #16]	; (1c738 <k_sys_fatal_error_handler+0x28>)
   1c728:	f7ff ffe0 	bl	1c6ec <z_log_msg_runtime_create.constprop.0>
		sys_arch_reboot(0);
   1c72c:	4620      	mov	r0, r4
   1c72e:	f7f4 f98b 	bl	10a48 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
   1c732:	bf00      	nop
   1c734:	0002fe5b 	.word	0x0002fe5b
   1c738:	0002a768 	.word	0x0002a768

0001c73c <tfm_ns_interface_dispatch>:
K_MUTEX_DEFINE(tfm_mutex);

int32_t tfm_ns_interface_dispatch(veneer_fn fn,
				  uint32_t arg0, uint32_t arg1,
				  uint32_t arg2, uint32_t arg3)
{
   1c73c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c740:	461f      	mov	r7, r3
	return !z_sys_post_kernel;
   1c742:	4b15      	ldr	r3, [pc, #84]	; (1c798 <tfm_ns_interface_dispatch+0x5c>)
   1c744:	4604      	mov	r4, r0
   1c746:	f893 8000 	ldrb.w	r8, [r3]
   1c74a:	460d      	mov	r5, r1
   1c74c:	4616      	mov	r6, r2
   1c74e:	b0a2      	sub	sp, #136	; 0x88
	int32_t result;
	bool is_pre_kernel = k_is_pre_kernel();

	if (!is_pre_kernel) {
   1c750:	f1b8 0f00 	cmp.w	r8, #0
   1c754:	d115      	bne.n	1c782 <tfm_ns_interface_dispatch+0x46>
#endif
	}

	struct fpu_ctx_full context_buffer;

	z_arm_save_fp_context(&context_buffer);
   1c756:	4668      	mov	r0, sp
   1c758:	f009 fb26 	bl	25da8 <z_arm_save_fp_context>

	result = fn(arg0, arg1, arg2, arg3);
   1c75c:	463a      	mov	r2, r7
   1c75e:	4631      	mov	r1, r6
   1c760:	4628      	mov	r0, r5
   1c762:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   1c764:	47a0      	blx	r4
   1c766:	4604      	mov	r4, r0

	z_arm_restore_fp_context(&context_buffer);
   1c768:	4668      	mov	r0, sp
   1c76a:	f009 fb1e 	bl	25daa <z_arm_restore_fp_context>

	if (!is_pre_kernel) {
   1c76e:	f1b8 0f00 	cmp.w	r8, #0
   1c772:	d002      	beq.n	1c77a <tfm_ns_interface_dispatch+0x3e>
	return z_impl_k_mutex_unlock(mutex);
   1c774:	4809      	ldr	r0, [pc, #36]	; (1c79c <tfm_ns_interface_dispatch+0x60>)
   1c776:	f003 f9bd 	bl	1faf4 <z_impl_k_mutex_unlock>

		k_mutex_unlock(&tfm_mutex);
	}

	return result;
}
   1c77a:	4620      	mov	r0, r4
   1c77c:	b022      	add	sp, #136	; 0x88
   1c77e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return z_impl_k_mutex_lock(mutex, timeout);
   1c782:	f04f 32ff 	mov.w	r2, #4294967295
   1c786:	f04f 33ff 	mov.w	r3, #4294967295
   1c78a:	4804      	ldr	r0, [pc, #16]	; (1c79c <tfm_ns_interface_dispatch+0x60>)
   1c78c:	f003 f8e2 	bl	1f954 <z_impl_k_mutex_lock>
		if (k_mutex_lock(&tfm_mutex, K_FOREVER) != 0) {
   1c790:	2800      	cmp	r0, #0
   1c792:	d0e0      	beq.n	1c756 <tfm_ns_interface_dispatch+0x1a>
			return (int32_t)TFM_ERROR_GENERIC;
   1c794:	241f      	movs	r4, #31
   1c796:	e7f0      	b.n	1c77a <tfm_ns_interface_dispatch+0x3e>
   1c798:	2002228f 	.word	0x2002228f
   1c79c:	20008abc 	.word	0x20008abc

0001c7a0 <psa_generate_random>:
    return status;
}

psa_status_t psa_generate_random(uint8_t *output,
                                 size_t output_size)
{
   1c7a0:	b530      	push	{r4, r5, lr}
   1c7a2:	b095      	sub	sp, #84	; 0x54
   1c7a4:	4605      	mov	r5, r0
   1c7a6:	460c      	mov	r4, r1
    psa_status_t status;
    struct tfm_crypto_pack_iovec iov = {
   1c7a8:	2230      	movs	r2, #48	; 0x30
   1c7aa:	2100      	movs	r1, #0
   1c7ac:	a808      	add	r0, sp, #32
   1c7ae:	f00d f83a 	bl	29826 <memset>
   1c7b2:	233f      	movs	r3, #63	; 0x3f
   1c7b4:	9307      	str	r3, [sp, #28]
        .srv_id = TFM_CRYPTO_GENERATE_RANDOM_SID,
    };

    psa_invec in_vec[] = {
   1c7b6:	ab07      	add	r3, sp, #28
   1c7b8:	9303      	str	r3, [sp, #12]
   1c7ba:	2334      	movs	r3, #52	; 0x34
        {.base = &iov, .len = sizeof(struct tfm_crypto_pack_iovec)},
    };

    psa_outvec out_vec[] = {
   1c7bc:	9406      	str	r4, [sp, #24]
   1c7be:	e9cd 3504 	strd	r3, r5, [sp, #16]
        {.base = output, .len = output_size},
    };

    if (output_size == 0) {
   1c7c2:	b154      	cbz	r4, 1c7da <psa_generate_random+0x3a>
        return PSA_SUCCESS;
    }

    status = API_DISPATCH(tfm_crypto_generate_random,
   1c7c4:	2301      	movs	r3, #1
   1c7c6:	aa05      	add	r2, sp, #20
   1c7c8:	9200      	str	r2, [sp, #0]
   1c7ca:	2100      	movs	r1, #0
   1c7cc:	4804      	ldr	r0, [pc, #16]	; (1c7e0 <psa_generate_random+0x40>)
   1c7ce:	9301      	str	r3, [sp, #4]
   1c7d0:	aa03      	add	r2, sp, #12
   1c7d2:	f000 f807 	bl	1c7e4 <psa_call>
                          TFM_CRYPTO_GENERATE_RANDOM);

    return status;
}
   1c7d6:	b015      	add	sp, #84	; 0x54
   1c7d8:	bd30      	pop	{r4, r5, pc}
        return PSA_SUCCESS;
   1c7da:	4620      	mov	r0, r4
   1c7dc:	e7fb      	b.n	1c7d6 <psa_generate_random+0x36>
   1c7de:	bf00      	nop
   1c7e0:	40000100 	.word	0x40000100

0001c7e4 <psa_call>:
psa_status_t psa_call(psa_handle_t handle, int32_t type,
                      const psa_invec *in_vec,
                      size_t in_len,
                      psa_outvec *out_vec,
                      size_t out_len)
{
   1c7e4:	b430      	push	{r4, r5}
    if ((type > INT16_MAX) ||
   1c7e6:	f501 4500 	add.w	r5, r1, #32768	; 0x8000
   1c7ea:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
{
   1c7ee:	9c03      	ldr	r4, [sp, #12]
    if ((type > INT16_MAX) ||
   1c7f0:	d20d      	bcs.n	1c80e <psa_call+0x2a>
        (type < INT16_MIN) ||
   1c7f2:	ea43 0504 	orr.w	r5, r3, r4
   1c7f6:	2dff      	cmp	r5, #255	; 0xff
   1c7f8:	d809      	bhi.n	1c80e <psa_call+0x2a>
    }

    return tfm_ns_interface_dispatch(
                                (veneer_fn)tfm_psa_call_veneer,
                                (uint32_t)handle,
                                PARAM_PACK(type, in_len, out_len),
   1c7fa:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
    return tfm_ns_interface_dispatch(
   1c7fe:	4613      	mov	r3, r2
   1c800:	ea44 4201 	orr.w	r2, r4, r1, lsl #16
   1c804:	4601      	mov	r1, r0
                                (uint32_t)in_vec,
                                (uint32_t)out_vec);
}
   1c806:	bc30      	pop	{r4, r5}
    return tfm_ns_interface_dispatch(
   1c808:	4803      	ldr	r0, [pc, #12]	; (1c818 <psa_call+0x34>)
   1c80a:	f7ff bf97 	b.w	1c73c <tfm_ns_interface_dispatch>
}
   1c80e:	f06f 0080 	mvn.w	r0, #128	; 0x80
   1c812:	bc30      	pop	{r4, r5}
   1c814:	4770      	bx	lr
   1c816:	bf00      	nop
   1c818:	00007c21 	.word	0x00007c21

0001c81c <psa_connect>:

/* Following veneers are only needed by connection-based services */
#if CONFIG_TFM_CONNECTION_BASED_SERVICE_API == 1
psa_handle_t psa_connect(uint32_t sid, uint32_t version)
{
    return tfm_ns_interface_dispatch(
   1c81c:	2300      	movs	r3, #0
{
   1c81e:	b507      	push	{r0, r1, r2, lr}
   1c820:	460a      	mov	r2, r1
    return tfm_ns_interface_dispatch(
   1c822:	9300      	str	r3, [sp, #0]
   1c824:	4601      	mov	r1, r0
   1c826:	4803      	ldr	r0, [pc, #12]	; (1c834 <psa_connect+0x18>)
   1c828:	f7ff ff88 	bl	1c73c <tfm_ns_interface_dispatch>
                                (veneer_fn)tfm_psa_connect_veneer,
                                sid,
                                version,
                                0,
                                0);
}
   1c82c:	b003      	add	sp, #12
   1c82e:	f85d fb04 	ldr.w	pc, [sp], #4
   1c832:	bf00      	nop
   1c834:	00007c19 	.word	0x00007c19

0001c838 <psa_close>:

void psa_close(psa_handle_t handle)
{
    (void)tfm_ns_interface_dispatch(
   1c838:	2300      	movs	r3, #0
{
   1c83a:	b507      	push	{r0, r1, r2, lr}
   1c83c:	4601      	mov	r1, r0
    (void)tfm_ns_interface_dispatch(
   1c83e:	461a      	mov	r2, r3
   1c840:	9300      	str	r3, [sp, #0]
   1c842:	4803      	ldr	r0, [pc, #12]	; (1c850 <psa_close+0x18>)
   1c844:	f7ff ff7a 	bl	1c73c <tfm_ns_interface_dispatch>
                         (veneer_fn)tfm_psa_close_veneer,
                         (uint32_t)handle,
                         0,
                         0,
                         0);
}
   1c848:	b003      	add	sp, #12
   1c84a:	f85d fb04 	ldr.w	pc, [sp], #4
   1c84e:	bf00      	nop
   1c850:	00007c11 	.word	0x00007c11

0001c854 <SystemCoreClockUpdate>:
#endif

void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
   1c854:	4b04      	ldr	r3, [pc, #16]	; (1c868 <SystemCoreClockUpdate+0x14>)
   1c856:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
   1c85a:	4b04      	ldr	r3, [pc, #16]	; (1c86c <SystemCoreClockUpdate+0x18>)
   1c85c:	f002 0203 	and.w	r2, r2, #3
   1c860:	40d3      	lsrs	r3, r2
   1c862:	4a03      	ldr	r2, [pc, #12]	; (1c870 <SystemCoreClockUpdate+0x1c>)
   1c864:	6013      	str	r3, [r2, #0]
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#endif
}
   1c866:	4770      	bx	lr
   1c868:	40005000 	.word	0x40005000
   1c86c:	07a12000 	.word	0x07a12000
   1c870:	20008684 	.word	0x20008684

0001c874 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
   1c874:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
   1c876:	2501      	movs	r5, #1
        prev_mask = *p_mask;
   1c878:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
   1c87a:	fab2 f382 	clz	r3, r2
   1c87e:	f1c3 031f 	rsb	r3, r3, #31
   1c882:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
   1c884:	fa05 f403 	lsl.w	r4, r5, r3
   1c888:	ea22 0404 	bic.w	r4, r2, r4
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   1c88c:	e8d0 6fef 	ldaex	r6, [r0]
   1c890:	4296      	cmp	r6, r2
   1c892:	d104      	bne.n	1c89e <nrfx_flag32_alloc+0x2a>
   1c894:	e8c0 4fec 	stlex	ip, r4, [r0]
   1c898:	f1bc 0f00 	cmp.w	ip, #0
   1c89c:	d1f6      	bne.n	1c88c <nrfx_flag32_alloc+0x18>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   1c89e:	d1eb      	bne.n	1c878 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
   1c8a0:	4801      	ldr	r0, [pc, #4]	; (1c8a8 <nrfx_flag32_alloc+0x34>)
    *p_flag = idx;
   1c8a2:	700b      	strb	r3, [r1, #0]
}
   1c8a4:	bd70      	pop	{r4, r5, r6, pc}
   1c8a6:	bf00      	nop
   1c8a8:	0bad0000 	.word	0x0bad0000

0001c8ac <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
   1c8ac:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
   1c8ae:	6803      	ldr	r3, [r0, #0]
   1c8b0:	40cb      	lsrs	r3, r1
   1c8b2:	07db      	lsls	r3, r3, #31
   1c8b4:	d410      	bmi.n	1c8d8 <nrfx_flag32_free+0x2c>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
   1c8b6:	2301      	movs	r3, #1
   1c8b8:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
   1c8ba:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
   1c8bc:	ea43 0102 	orr.w	r1, r3, r2
   1c8c0:	e8d0 4fef 	ldaex	r4, [r0]
   1c8c4:	4294      	cmp	r4, r2
   1c8c6:	d104      	bne.n	1c8d2 <nrfx_flag32_free+0x26>
   1c8c8:	e8c0 1fec 	stlex	ip, r1, [r0]
   1c8cc:	f1bc 0f00 	cmp.w	ip, #0
   1c8d0:	d1f6      	bne.n	1c8c0 <nrfx_flag32_free+0x14>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   1c8d2:	d1f2      	bne.n	1c8ba <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
   1c8d4:	4801      	ldr	r0, [pc, #4]	; (1c8dc <nrfx_flag32_free+0x30>)
}
   1c8d6:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1c8d8:	4801      	ldr	r0, [pc, #4]	; (1c8e0 <nrfx_flag32_free+0x34>)
   1c8da:	e7fc      	b.n	1c8d6 <nrfx_flag32_free+0x2a>
   1c8dc:	0bad0000 	.word	0x0bad0000
   1c8e0:	0bad0004 	.word	0x0bad0004

0001c8e4 <clock_stop>:
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    switch (domain)
   1c8e4:	2200      	movs	r2, #0
{
   1c8e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1c8e8:	4b62      	ldr	r3, [pc, #392]	; (1ca74 <clock_stop+0x190>)
    switch (domain)
   1c8ea:	2803      	cmp	r0, #3
   1c8ec:	d838      	bhi.n	1c960 <clock_stop+0x7c>
   1c8ee:	e8df f000 	tbb	[pc, r0]
   1c8f2:	0d02      	.short	0x0d02
   1c8f4:	2c21      	.short	0x2c21
    p_reg->INTENCLR = mask;
   1c8f6:	2102      	movs	r1, #2
   1c8f8:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c8fc:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1c900:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c904:	2201      	movs	r2, #1
   1c906:	60da      	str	r2, [r3, #12]
            return;
    }

    bool stopped;
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1c908:	2400      	movs	r4, #0
   1c90a:	e009      	b.n	1c920 <clock_stop+0x3c>
    p_reg->INTENCLR = mask;
   1c90c:	2101      	movs	r1, #1
   1c90e:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c912:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1c916:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   1c91a:	f10d 0407 	add.w	r4, sp, #7
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c91e:	6059      	str	r1, [r3, #4]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
   1c920:	2301      	movs	r3, #1
   1c922:	f88d 3007 	strb.w	r3, [sp, #7]
    switch (domain)
   1c926:	2803      	cmp	r0, #3
   1c928:	f200 8093 	bhi.w	1ca52 <clock_stop+0x16e>
   1c92c:	e8df f000 	tbb	[pc, r0]
   1c930:	83634322 	.word	0x83634322
    p_reg->INTENCLR = mask;
   1c934:	f44f 7100 	mov.w	r1, #512	; 0x200
   1c938:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c93c:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1c940:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c944:	2201      	movs	r2, #1
   1c946:	625a      	str	r2, [r3, #36]	; 0x24
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1c948:	e7de      	b.n	1c908 <clock_stop+0x24>
    p_reg->INTENCLR = mask;
   1c94a:	f44f 7180 	mov.w	r1, #256	; 0x100
   1c94e:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c952:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1c956:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c95a:	2201      	movs	r2, #1
   1c95c:	61da      	str	r2, [r3, #28]
   1c95e:	e7d3      	b.n	1c908 <clock_stop+0x24>
            NRFX_ASSERT(0);
   1c960:	4945      	ldr	r1, [pc, #276]	; (1ca78 <clock_stop+0x194>)
   1c962:	4846      	ldr	r0, [pc, #280]	; (1ca7c <clock_stop+0x198>)
   1c964:	23d8      	movs	r3, #216	; 0xd8
   1c966:	4a46      	ldr	r2, [pc, #280]	; (1ca80 <clock_stop+0x19c>)
   1c968:	f008 f9bd 	bl	24ce6 <assert_print>
   1c96c:	21d8      	movs	r1, #216	; 0xd8
   1c96e:	4844      	ldr	r0, [pc, #272]	; (1ca80 <clock_stop+0x19c>)
            NRFX_ASSERT(0);
   1c970:	f008 f9b2 	bl	24cd8 <assert_post_action>
    switch (domain)
   1c974:	f242 7510 	movw	r5, #10000	; 0x2710
   1c978:	4e3e      	ldr	r6, [pc, #248]	; (1ca74 <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c97a:	b194      	cbz	r4, 1c9a2 <clock_stop+0xbe>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1c97c:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c980:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
   1c984:	7023      	strb	r3, [r4, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1c986:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c98a:	03d9      	lsls	r1, r3, #15
   1c98c:	d507      	bpl.n	1c99e <clock_stop+0xba>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   1c98e:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c992:	2801      	cmp	r0, #1
   1c994:	d103      	bne.n	1c99e <clock_stop+0xba>
   1c996:	f00b ff0b 	bl	287b0 <nrfx_busy_wait>
   1c99a:	3d01      	subs	r5, #1
   1c99c:	d1ed      	bne.n	1c97a <clock_stop+0x96>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
   1c99e:	b002      	add	sp, #8
   1c9a0:	bd70      	pop	{r4, r5, r6, pc}
   1c9a2:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c9a6:	03da      	lsls	r2, r3, #15
   1c9a8:	d5f9      	bpl.n	1c99e <clock_stop+0xba>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   1c9aa:	2001      	movs	r0, #1
   1c9ac:	f00b ff00 	bl	287b0 <nrfx_busy_wait>
   1c9b0:	3d01      	subs	r5, #1
   1c9b2:	d1f6      	bne.n	1c9a2 <clock_stop+0xbe>
   1c9b4:	e7f3      	b.n	1c99e <clock_stop+0xba>
    switch (domain)
   1c9b6:	f242 7510 	movw	r5, #10000	; 0x2710
   1c9ba:	4e2e      	ldr	r6, [pc, #184]	; (1ca74 <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c9bc:	b18c      	cbz	r4, 1c9e2 <clock_stop+0xfe>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   1c9be:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c9c2:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
   1c9c6:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   1c9c8:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c9cc:	03db      	lsls	r3, r3, #15
   1c9ce:	d5e6      	bpl.n	1c99e <clock_stop+0xba>
   1c9d0:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c9d4:	2801      	cmp	r0, #1
   1c9d6:	d1e2      	bne.n	1c99e <clock_stop+0xba>
   1c9d8:	f00b feea 	bl	287b0 <nrfx_busy_wait>
   1c9dc:	3d01      	subs	r5, #1
   1c9de:	d1ed      	bne.n	1c9bc <clock_stop+0xd8>
   1c9e0:	e7dd      	b.n	1c99e <clock_stop+0xba>
   1c9e2:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c9e6:	03d8      	lsls	r0, r3, #15
   1c9e8:	d5d9      	bpl.n	1c99e <clock_stop+0xba>
   1c9ea:	2001      	movs	r0, #1
   1c9ec:	f00b fee0 	bl	287b0 <nrfx_busy_wait>
   1c9f0:	3d01      	subs	r5, #1
   1c9f2:	d1f6      	bne.n	1c9e2 <clock_stop+0xfe>
   1c9f4:	e7d3      	b.n	1c99e <clock_stop+0xba>
    switch (domain)
   1c9f6:	f242 7510 	movw	r5, #10000	; 0x2710
   1c9fa:	4e1e      	ldr	r6, [pc, #120]	; (1ca74 <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c9fc:	b18c      	cbz	r4, 1ca22 <clock_stop+0x13e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
   1c9fe:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1ca02:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
   1ca06:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
   1ca08:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1ca0c:	03d9      	lsls	r1, r3, #15
   1ca0e:	d5c6      	bpl.n	1c99e <clock_stop+0xba>
   1ca10:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1ca14:	2801      	cmp	r0, #1
   1ca16:	d1c2      	bne.n	1c99e <clock_stop+0xba>
   1ca18:	f00b feca 	bl	287b0 <nrfx_busy_wait>
   1ca1c:	3d01      	subs	r5, #1
   1ca1e:	d1ed      	bne.n	1c9fc <clock_stop+0x118>
   1ca20:	e7bd      	b.n	1c99e <clock_stop+0xba>
   1ca22:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1ca26:	03da      	lsls	r2, r3, #15
   1ca28:	d5b9      	bpl.n	1c99e <clock_stop+0xba>
   1ca2a:	2001      	movs	r0, #1
   1ca2c:	f00b fec0 	bl	287b0 <nrfx_busy_wait>
   1ca30:	3d01      	subs	r5, #1
   1ca32:	d1f6      	bne.n	1ca22 <clock_stop+0x13e>
   1ca34:	e7b3      	b.n	1c99e <clock_stop+0xba>
    switch (domain)
   1ca36:	f242 7510 	movw	r5, #10000	; 0x2710
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
   1ca3a:	4e0e      	ldr	r6, [pc, #56]	; (1ca74 <clock_stop+0x190>)
   1ca3c:	f8d6 3454 	ldr.w	r3, [r6, #1108]	; 0x454
   1ca40:	03db      	lsls	r3, r3, #15
   1ca42:	d5ac      	bpl.n	1c99e <clock_stop+0xba>
   1ca44:	b984      	cbnz	r4, 1ca68 <clock_stop+0x184>
   1ca46:	2001      	movs	r0, #1
   1ca48:	f00b feb2 	bl	287b0 <nrfx_busy_wait>
   1ca4c:	3d01      	subs	r5, #1
   1ca4e:	d1f5      	bne.n	1ca3c <clock_stop+0x158>
   1ca50:	e7a5      	b.n	1c99e <clock_stop+0xba>
            NRFX_ASSERT(0);
   1ca52:	4909      	ldr	r1, [pc, #36]	; (1ca78 <clock_stop+0x194>)
   1ca54:	4809      	ldr	r0, [pc, #36]	; (1ca7c <clock_stop+0x198>)
   1ca56:	f240 3347 	movw	r3, #839	; 0x347
   1ca5a:	4a0a      	ldr	r2, [pc, #40]	; (1ca84 <clock_stop+0x1a0>)
   1ca5c:	f008 f943 	bl	24ce6 <assert_print>
   1ca60:	f240 3147 	movw	r1, #839	; 0x347
   1ca64:	4807      	ldr	r0, [pc, #28]	; (1ca84 <clock_stop+0x1a0>)
   1ca66:	e783      	b.n	1c970 <clock_stop+0x8c>
   1ca68:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1ca6c:	2801      	cmp	r0, #1
   1ca6e:	d0eb      	beq.n	1ca48 <clock_stop+0x164>
   1ca70:	e795      	b.n	1c99e <clock_stop+0xba>
   1ca72:	bf00      	nop
   1ca74:	40005000 	.word	0x40005000
   1ca78:	00030f1d 	.word	0x00030f1d
   1ca7c:	0002b6a9 	.word	0x0002b6a9
   1ca80:	0002fe78 	.word	0x0002fe78
   1ca84:	0002feb5 	.word	0x0002feb5

0001ca88 <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
   1ca88:	b508      	push	{r3, lr}
    NRFX_ASSERT(event_handler);
   1ca8a:	b958      	cbnz	r0, 1caa4 <nrfx_clock_init+0x1c>
   1ca8c:	490a      	ldr	r1, [pc, #40]	; (1cab8 <nrfx_clock_init+0x30>)
   1ca8e:	480b      	ldr	r0, [pc, #44]	; (1cabc <nrfx_clock_init+0x34>)
   1ca90:	f240 1315 	movw	r3, #277	; 0x115
   1ca94:	4a0a      	ldr	r2, [pc, #40]	; (1cac0 <nrfx_clock_init+0x38>)
   1ca96:	f008 f926 	bl	24ce6 <assert_print>
   1ca9a:	f240 1115 	movw	r1, #277	; 0x115
   1ca9e:	4808      	ldr	r0, [pc, #32]	; (1cac0 <nrfx_clock_init+0x38>)
   1caa0:	f008 f91a 	bl	24cd8 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
   1caa4:	4b07      	ldr	r3, [pc, #28]	; (1cac4 <nrfx_clock_init+0x3c>)
   1caa6:	791a      	ldrb	r2, [r3, #4]
   1caa8:	b922      	cbnz	r2, 1cab4 <nrfx_clock_init+0x2c>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
   1caaa:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
   1caac:	6018      	str	r0, [r3, #0]
    nrfx_err_t err_code = NRFX_SUCCESS;
   1caae:	4806      	ldr	r0, [pc, #24]	; (1cac8 <nrfx_clock_init+0x40>)
        m_clock_cb.module_initialized = true;
   1cab0:	711a      	strb	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
   1cab2:	bd08      	pop	{r3, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
   1cab4:	4805      	ldr	r0, [pc, #20]	; (1cacc <nrfx_clock_init+0x44>)
    return err_code;
   1cab6:	e7fc      	b.n	1cab2 <nrfx_clock_init+0x2a>
   1cab8:	0002fee9 	.word	0x0002fee9
   1cabc:	0002b6a9 	.word	0x0002b6a9
   1cac0:	0002fe78 	.word	0x0002fe78
   1cac4:	200213d0 	.word	0x200213d0
   1cac8:	0bad0000 	.word	0x0bad0000
   1cacc:	0bad000c 	.word	0x0bad000c

0001cad0 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
   1cad0:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1cad2:	4b0f      	ldr	r3, [pc, #60]	; (1cb10 <nrfx_clock_enable+0x40>)
   1cad4:	791b      	ldrb	r3, [r3, #4]
   1cad6:	b95b      	cbnz	r3, 1caf0 <nrfx_clock_enable+0x20>
   1cad8:	490e      	ldr	r1, [pc, #56]	; (1cb14 <nrfx_clock_enable+0x44>)
   1cada:	480f      	ldr	r0, [pc, #60]	; (1cb18 <nrfx_clock_enable+0x48>)
   1cadc:	f44f 7397 	mov.w	r3, #302	; 0x12e
   1cae0:	4a0e      	ldr	r2, [pc, #56]	; (1cb1c <nrfx_clock_enable+0x4c>)
   1cae2:	f008 f900 	bl	24ce6 <assert_print>
   1cae6:	f44f 7197 	mov.w	r1, #302	; 0x12e
   1caea:	480c      	ldr	r0, [pc, #48]	; (1cb1c <nrfx_clock_enable+0x4c>)
   1caec:	f008 f8f4 	bl	24cd8 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   1caf0:	2005      	movs	r0, #5
   1caf2:	f7f3 fb2b 	bl	1014c <arch_irq_is_enabled>
   1caf6:	b910      	cbnz	r0, 1cafe <nrfx_clock_enable+0x2e>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   1caf8:	2005      	movs	r0, #5
   1cafa:	f7f3 fb05 	bl	10108 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1cafe:	2201      	movs	r2, #1
   1cb00:	4b07      	ldr	r3, [pc, #28]	; (1cb20 <nrfx_clock_enable+0x50>)
   1cb02:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->HFCLKSRC = (uint32_t)(source);
   1cb06:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
   1cb0a:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
   1cb0e:	bd08      	pop	{r3, pc}
   1cb10:	200213d0 	.word	0x200213d0
   1cb14:	0002fef7 	.word	0x0002fef7
   1cb18:	0002b6a9 	.word	0x0002b6a9
   1cb1c:	0002fe78 	.word	0x0002fe78
   1cb20:	40005000 	.word	0x40005000

0001cb24 <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
   1cb24:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1cb26:	4b38      	ldr	r3, [pc, #224]	; (1cc08 <nrfx_clock_start+0xe4>)
   1cb28:	791b      	ldrb	r3, [r3, #4]
   1cb2a:	b95b      	cbnz	r3, 1cb44 <nrfx_clock_start+0x20>
   1cb2c:	4937      	ldr	r1, [pc, #220]	; (1cc0c <nrfx_clock_start+0xe8>)
   1cb2e:	f44f 73b4 	mov.w	r3, #360	; 0x168
   1cb32:	4a37      	ldr	r2, [pc, #220]	; (1cc10 <nrfx_clock_start+0xec>)
   1cb34:	4837      	ldr	r0, [pc, #220]	; (1cc14 <nrfx_clock_start+0xf0>)
   1cb36:	f008 f8d6 	bl	24ce6 <assert_print>
   1cb3a:	f44f 71b4 	mov.w	r1, #360	; 0x168
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
   1cb3e:	4834      	ldr	r0, [pc, #208]	; (1cc10 <nrfx_clock_start+0xec>)
   1cb40:	f008 f8ca 	bl	24cd8 <assert_post_action>
    switch (domain)
   1cb44:	4b34      	ldr	r3, [pc, #208]	; (1cc18 <nrfx_clock_start+0xf4>)
   1cb46:	2803      	cmp	r0, #3
   1cb48:	d853      	bhi.n	1cbf2 <nrfx_clock_start+0xce>
   1cb4a:	e8df f000 	tbb	[pc, r0]
   1cb4e:	3002      	.short	0x3002
   1cb50:	463a      	.short	0x463a
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1cb52:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1cb56:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
   1cb5a:	03c9      	lsls	r1, r1, #15
   1cb5c:	d511      	bpl.n	1cb82 <nrfx_clock_start+0x5e>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1cb5e:	f002 0303 	and.w	r3, r2, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1cb62:	2b02      	cmp	r3, #2
   1cb64:	d11c      	bne.n	1cba0 <nrfx_clock_start+0x7c>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1cb66:	4a2c      	ldr	r2, [pc, #176]	; (1cc18 <nrfx_clock_start+0xf4>)
   1cb68:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cb6c:	2300      	movs	r3, #0
   1cb6e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
   1cb72:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
   1cb76:	2302      	movs	r3, #2
   1cb78:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1cb7c:	2301      	movs	r3, #1
   1cb7e:	6093      	str	r3, [r2, #8]
}
   1cb80:	e00d      	b.n	1cb9e <nrfx_clock_start+0x7a>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
   1cb82:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
   1cb86:	07d2      	lsls	r2, r2, #31
   1cb88:	d50f      	bpl.n	1cbaa <nrfx_clock_start+0x86>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   1cb8a:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
   1cb8e:	f002 0203 	and.w	r2, r2, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1cb92:	3a01      	subs	r2, #1
   1cb94:	2a01      	cmp	r2, #1
   1cb96:	d805      	bhi.n	1cba4 <nrfx_clock_start+0x80>
    p_reg->INTENSET = mask;
   1cb98:	2202      	movs	r2, #2
   1cb9a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
            break;
    }
}
   1cb9e:	bd08      	pop	{r3, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1cba0:	2b01      	cmp	r3, #1
   1cba2:	d002      	beq.n	1cbaa <nrfx_clock_start+0x86>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   1cba4:	2000      	movs	r0, #0
   1cba6:	f7ff fe9d 	bl	1c8e4 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
   1cbaa:	2301      	movs	r3, #1
   1cbac:	e7db      	b.n	1cb66 <nrfx_clock_start+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cbae:	2200      	movs	r2, #0
   1cbb0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1cbb4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
   1cbb8:	2201      	movs	r2, #1
   1cbba:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1cbbe:	601a      	str	r2, [r3, #0]
}
   1cbc0:	e7ed      	b.n	1cb9e <nrfx_clock_start+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cbc2:	2200      	movs	r2, #0
   1cbc4:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1cbc8:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENSET = mask;
   1cbcc:	f44f 7200 	mov.w	r2, #512	; 0x200
   1cbd0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1cbd4:	2201      	movs	r2, #1
   1cbd6:	621a      	str	r2, [r3, #32]
}
   1cbd8:	e7e1      	b.n	1cb9e <nrfx_clock_start+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cbda:	2200      	movs	r2, #0
   1cbdc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1cbe0:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENSET = mask;
   1cbe4:	f44f 7280 	mov.w	r2, #256	; 0x100
   1cbe8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1cbec:	2201      	movs	r2, #1
   1cbee:	619a      	str	r2, [r3, #24]
}
   1cbf0:	e7d5      	b.n	1cb9e <nrfx_clock_start+0x7a>
            NRFX_ASSERT(0);
   1cbf2:	490a      	ldr	r1, [pc, #40]	; (1cc1c <nrfx_clock_start+0xf8>)
   1cbf4:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
   1cbf8:	4a05      	ldr	r2, [pc, #20]	; (1cc10 <nrfx_clock_start+0xec>)
   1cbfa:	4806      	ldr	r0, [pc, #24]	; (1cc14 <nrfx_clock_start+0xf0>)
   1cbfc:	f008 f873 	bl	24ce6 <assert_print>
   1cc00:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
   1cc04:	e79b      	b.n	1cb3e <nrfx_clock_start+0x1a>
   1cc06:	bf00      	nop
   1cc08:	200213d0 	.word	0x200213d0
   1cc0c:	0002fef7 	.word	0x0002fef7
   1cc10:	0002fe78 	.word	0x0002fe78
   1cc14:	0002b6a9 	.word	0x0002b6a9
   1cc18:	40005000 	.word	0x40005000
   1cc1c:	00030f1d 	.word	0x00030f1d

0001cc20 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
   1cc20:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1cc22:	4b09      	ldr	r3, [pc, #36]	; (1cc48 <nrfx_clock_stop+0x28>)
   1cc24:	791b      	ldrb	r3, [r3, #4]
   1cc26:	b95b      	cbnz	r3, 1cc40 <nrfx_clock_stop+0x20>
   1cc28:	4908      	ldr	r1, [pc, #32]	; (1cc4c <nrfx_clock_stop+0x2c>)
   1cc2a:	4809      	ldr	r0, [pc, #36]	; (1cc50 <nrfx_clock_stop+0x30>)
   1cc2c:	f240 13ad 	movw	r3, #429	; 0x1ad
   1cc30:	4a08      	ldr	r2, [pc, #32]	; (1cc54 <nrfx_clock_stop+0x34>)
   1cc32:	f008 f858 	bl	24ce6 <assert_print>
   1cc36:	f240 11ad 	movw	r1, #429	; 0x1ad
   1cc3a:	4806      	ldr	r0, [pc, #24]	; (1cc54 <nrfx_clock_stop+0x34>)
   1cc3c:	f008 f84c 	bl	24cd8 <assert_post_action>
    clock_stop(domain);
}
   1cc40:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    clock_stop(domain);
   1cc44:	f7ff be4e 	b.w	1c8e4 <clock_stop>
   1cc48:	200213d0 	.word	0x200213d0
   1cc4c:	0002fef7 	.word	0x0002fef7
   1cc50:	0002b6a9 	.word	0x0002b6a9
   1cc54:	0002fe78 	.word	0x0002fe78

0001cc58 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
   1cc58:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1cc5a:	4b28      	ldr	r3, [pc, #160]	; (1ccfc <nrfx_power_clock_irq_handler+0xa4>)
   1cc5c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
   1cc60:	b152      	cbz	r2, 1cc78 <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cc62:	2000      	movs	r0, #0
   1cc64:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
   1cc68:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
   1cc6c:	2201      	movs	r2, #1
   1cc6e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
   1cc72:	4b23      	ldr	r3, [pc, #140]	; (1cd00 <nrfx_power_clock_irq_handler+0xa8>)
   1cc74:	681b      	ldr	r3, [r3, #0]
   1cc76:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1cc78:	4b20      	ldr	r3, [pc, #128]	; (1ccfc <nrfx_power_clock_irq_handler+0xa4>)
   1cc7a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
   1cc7e:	b18a      	cbz	r2, 1cca4 <nrfx_power_clock_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cc80:	2200      	movs	r2, #0
   1cc82:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1cc86:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1cc8a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1cc8e:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
   1cc92:	f002 0203 	and.w	r2, r2, #3
   1cc96:	2a01      	cmp	r2, #1
   1cc98:	f04f 0102 	mov.w	r1, #2
   1cc9c:	d126      	bne.n	1ccec <nrfx_power_clock_irq_handler+0x94>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1cc9e:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1cca2:	609a      	str	r2, [r3, #8]
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1cca4:	4b15      	ldr	r3, [pc, #84]	; (1ccfc <nrfx_power_clock_irq_handler+0xa4>)
   1cca6:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
   1ccaa:	b162      	cbz	r2, 1ccc6 <nrfx_power_clock_irq_handler+0x6e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1ccac:	2200      	movs	r2, #0
   1ccae:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1ccb2:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENCLR = mask;
   1ccb6:	f44f 7280 	mov.w	r2, #256	; 0x100
   1ccba:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
   1ccbe:	4b10      	ldr	r3, [pc, #64]	; (1cd00 <nrfx_power_clock_irq_handler+0xa8>)
   1ccc0:	2004      	movs	r0, #4
   1ccc2:	681b      	ldr	r3, [r3, #0]
   1ccc4:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1ccc6:	4b0d      	ldr	r3, [pc, #52]	; (1ccfc <nrfx_power_clock_irq_handler+0xa4>)
   1ccc8:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
   1cccc:	b1aa      	cbz	r2, 1ccfa <nrfx_power_clock_irq_handler+0xa2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1ccce:	2200      	movs	r2, #0
   1ccd0:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1ccd4:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENCLR = mask;
   1ccd8:	f44f 7200 	mov.w	r2, #512	; 0x200
   1ccdc:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
   1cce0:	4b07      	ldr	r3, [pc, #28]	; (1cd00 <nrfx_power_clock_irq_handler+0xa8>)
   1cce2:	2005      	movs	r0, #5
    }
#endif
}
   1cce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
   1cce8:	681b      	ldr	r3, [r3, #0]
   1ccea:	4718      	bx	r3
   1ccec:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
   1ccf0:	4b03      	ldr	r3, [pc, #12]	; (1cd00 <nrfx_power_clock_irq_handler+0xa8>)
   1ccf2:	2001      	movs	r0, #1
   1ccf4:	681b      	ldr	r3, [r3, #0]
   1ccf6:	4798      	blx	r3
   1ccf8:	e7d4      	b.n	1cca4 <nrfx_power_clock_irq_handler+0x4c>
}
   1ccfa:	bd10      	pop	{r4, pc}
   1ccfc:	40005000 	.word	0x40005000
   1cd00:	200213d0 	.word	0x200213d0

0001cd04 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = DPPI_AVAILABLE_GROUPS_MASK;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
   1cd04:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_allocated_channels, p_channel);
   1cd06:	4801      	ldr	r0, [pc, #4]	; (1cd0c <nrfx_dppi_channel_alloc+0x8>)
   1cd08:	f7ff bdb4 	b.w	1c874 <nrfx_flag32_alloc>
   1cd0c:	20008688 	.word	0x20008688

0001cd10 <nrfx_dppi_channel_free>:
}

nrfx_err_t nrfx_dppi_channel_free(uint8_t channel)
{
    nrf_dppi_channels_disable(NRF_DPPIC, NRFX_BIT(channel));
   1cd10:	2301      	movs	r3, #1
    p_reg->CHENCLR = mask;
   1cd12:	4a04      	ldr	r2, [pc, #16]	; (1cd24 <nrfx_dppi_channel_free+0x14>)
   1cd14:	4083      	lsls	r3, r0
{
   1cd16:	4601      	mov	r1, r0
   1cd18:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    return nrfx_flag32_free(&m_allocated_channels, channel);
   1cd1c:	4802      	ldr	r0, [pc, #8]	; (1cd28 <nrfx_dppi_channel_free+0x18>)
   1cd1e:	f7ff bdc5 	b.w	1c8ac <nrfx_flag32_free>
   1cd22:	bf00      	nop
   1cd24:	40017000 	.word	0x40017000
   1cd28:	20008688 	.word	0x20008688

0001cd2c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
   1cd2c:	4b03      	ldr	r3, [pc, #12]	; (1cd3c <pin_in_use_by_te+0x10>)
   1cd2e:	3008      	adds	r0, #8
   1cd30:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1cd34:	f3c0 1040 	ubfx	r0, r0, #5, #1
   1cd38:	4770      	bx	lr
   1cd3a:	bf00      	nop
   1cd3c:	2000868c 	.word	0x2000868c

0001cd40 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
   1cd40:	4b04      	ldr	r3, [pc, #16]	; (1cd54 <pin_has_trigger+0x14>)
   1cd42:	3008      	adds	r0, #8
   1cd44:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1cd48:	f010 001c 	ands.w	r0, r0, #28
   1cd4c:	bf18      	it	ne
   1cd4e:	2001      	movne	r0, #1
   1cd50:	4770      	bx	lr
   1cd52:	bf00      	nop
   1cd54:	2000868c 	.word	0x2000868c

0001cd58 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   1cd58:	4b03      	ldr	r3, [pc, #12]	; (1cd68 <pin_is_output+0x10>)
   1cd5a:	3008      	adds	r0, #8
   1cd5c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1cd60:	f3c0 0040 	ubfx	r0, r0, #1, #1
   1cd64:	4770      	bx	lr
   1cd66:	bf00      	nop
   1cd68:	2000868c 	.word	0x2000868c

0001cd6c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
   1cd6c:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cd6e:	4c0d      	ldr	r4, [pc, #52]	; (1cda4 <call_handler+0x38>)
   1cd70:	f100 0308 	add.w	r3, r0, #8
   1cd74:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
{
   1cd78:	4605      	mov	r5, r0
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cd7a:	05da      	lsls	r2, r3, #23
{
   1cd7c:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cd7e:	d507      	bpl.n	1cd90 <call_handler+0x24>
   1cd80:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
   1cd84:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
   1cd88:	6852      	ldr	r2, [r2, #4]
   1cd8a:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
   1cd8e:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
   1cd90:	68a3      	ldr	r3, [r4, #8]
   1cd92:	b12b      	cbz	r3, 1cda0 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   1cd94:	4631      	mov	r1, r6
   1cd96:	4628      	mov	r0, r5
   1cd98:	68e2      	ldr	r2, [r4, #12]
    }
}
   1cd9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   1cd9e:	4718      	bx	r3
}
   1cda0:	bd70      	pop	{r4, r5, r6, pc}
   1cda2:	bf00      	nop
   1cda4:	2000868c 	.word	0x2000868c

0001cda8 <release_handler>:
{
   1cda8:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cdaa:	4a18      	ldr	r2, [pc, #96]	; (1ce0c <release_handler+0x64>)
   1cdac:	3008      	adds	r0, #8
   1cdae:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
   1cdb2:	05d9      	lsls	r1, r3, #23
   1cdb4:	d51d      	bpl.n	1cdf2 <release_handler+0x4a>
   1cdb6:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
   1cdba:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   1cdbe:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   1cdc2:	2000      	movs	r0, #0
   1cdc4:	f102 040e 	add.w	r4, r2, #14
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
   1cdc8:	f834 3f02 	ldrh.w	r3, [r4, #2]!
   1cdcc:	f413 7f80 	tst.w	r3, #256	; 0x100
   1cdd0:	d003      	beq.n	1cdda <release_handler+0x32>
   1cdd2:	f3c3 2343 	ubfx	r3, r3, #9, #4
   1cdd6:	4299      	cmp	r1, r3
   1cdd8:	d00b      	beq.n	1cdf2 <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   1cdda:	3001      	adds	r0, #1
   1cddc:	2830      	cmp	r0, #48	; 0x30
   1cdde:	d1f3      	bne.n	1cdc8 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
   1cde0:	2300      	movs	r3, #0
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   1cde2:	480b      	ldr	r0, [pc, #44]	; (1ce10 <release_handler+0x68>)
        m_cb.handlers[handler_id].handler = NULL;
   1cde4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   1cde8:	f7ff fd60 	bl	1c8ac <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
   1cdec:	4b09      	ldr	r3, [pc, #36]	; (1ce14 <release_handler+0x6c>)
   1cdee:	4298      	cmp	r0, r3
   1cdf0:	d100      	bne.n	1cdf4 <release_handler+0x4c>
}
   1cdf2:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
   1cdf4:	4908      	ldr	r1, [pc, #32]	; (1ce18 <release_handler+0x70>)
   1cdf6:	4809      	ldr	r0, [pc, #36]	; (1ce1c <release_handler+0x74>)
   1cdf8:	f44f 7399 	mov.w	r3, #306	; 0x132
   1cdfc:	4a08      	ldr	r2, [pc, #32]	; (1ce20 <release_handler+0x78>)
   1cdfe:	f007 ff72 	bl	24ce6 <assert_print>
   1ce02:	f44f 7199 	mov.w	r1, #306	; 0x132
   1ce06:	4806      	ldr	r0, [pc, #24]	; (1ce20 <release_handler+0x78>)
   1ce08:	f007 ff66 	bl	24cd8 <assert_post_action>
   1ce0c:	2000868c 	.word	0x2000868c
   1ce10:	20008700 	.word	0x20008700
   1ce14:	0bad0000 	.word	0x0bad0000
   1ce18:	0002c659 	.word	0x0002c659
   1ce1c:	0002b6a9 	.word	0x0002b6a9
   1ce20:	0002ff2a 	.word	0x0002ff2a

0001ce24 <pin_handler_trigger_uninit>:
{
   1ce24:	b538      	push	{r3, r4, r5, lr}
   1ce26:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
   1ce28:	f7ff ff80 	bl	1cd2c <pin_in_use_by_te>
   1ce2c:	4c0b      	ldr	r4, [pc, #44]	; (1ce5c <pin_handler_trigger_uninit+0x38>)
   1ce2e:	f102 0508 	add.w	r5, r2, #8
   1ce32:	b160      	cbz	r0, 1ce4e <pin_handler_trigger_uninit+0x2a>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
   1ce34:	2100      	movs	r1, #0
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1ce36:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
   1ce3a:	0b5b      	lsrs	r3, r3, #13
   1ce3c:	009b      	lsls	r3, r3, #2
   1ce3e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1ce42:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1ce46:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
   1ce4a:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    release_handler(pin);
   1ce4e:	4610      	mov	r0, r2
   1ce50:	f7ff ffaa 	bl	1cda8 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
   1ce54:	2300      	movs	r3, #0
   1ce56:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
   1ce5a:	bd38      	pop	{r3, r4, r5, pc}
   1ce5c:	2000868c 	.word	0x2000868c

0001ce60 <nrf_gpio_pin_port_decode>:
{
   1ce60:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1ce62:	6802      	ldr	r2, [r0, #0]
{
   1ce64:	4601      	mov	r1, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1ce66:	4610      	mov	r0, r2
   1ce68:	f00b fca4 	bl	287b4 <nrf_gpio_pin_present_check>
   1ce6c:	b958      	cbnz	r0, 1ce86 <nrf_gpio_pin_port_decode+0x26>
   1ce6e:	4910      	ldr	r1, [pc, #64]	; (1ceb0 <nrf_gpio_pin_port_decode+0x50>)
   1ce70:	f240 2347 	movw	r3, #583	; 0x247
   1ce74:	4a0f      	ldr	r2, [pc, #60]	; (1ceb4 <nrf_gpio_pin_port_decode+0x54>)
   1ce76:	4810      	ldr	r0, [pc, #64]	; (1ceb8 <nrf_gpio_pin_port_decode+0x58>)
   1ce78:	f007 ff35 	bl	24ce6 <assert_print>
   1ce7c:	f240 2147 	movw	r1, #583	; 0x247
            NRFX_ASSERT(0);
   1ce80:	480c      	ldr	r0, [pc, #48]	; (1ceb4 <nrf_gpio_pin_port_decode+0x54>)
   1ce82:	f007 ff29 	bl	24cd8 <assert_post_action>
    *p_pin = pin_number & 0x1F;
   1ce86:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1ce8a:	0952      	lsrs	r2, r2, #5
    *p_pin = pin_number & 0x1F;
   1ce8c:	600b      	str	r3, [r1, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1ce8e:	d00b      	beq.n	1cea8 <nrf_gpio_pin_port_decode+0x48>
   1ce90:	2a01      	cmp	r2, #1
   1ce92:	d00b      	beq.n	1ceac <nrf_gpio_pin_port_decode+0x4c>
            NRFX_ASSERT(0);
   1ce94:	4909      	ldr	r1, [pc, #36]	; (1cebc <nrf_gpio_pin_port_decode+0x5c>)
   1ce96:	f44f 7313 	mov.w	r3, #588	; 0x24c
   1ce9a:	4a06      	ldr	r2, [pc, #24]	; (1ceb4 <nrf_gpio_pin_port_decode+0x54>)
   1ce9c:	4806      	ldr	r0, [pc, #24]	; (1ceb8 <nrf_gpio_pin_port_decode+0x58>)
   1ce9e:	f007 ff22 	bl	24ce6 <assert_print>
   1cea2:	f44f 7113 	mov.w	r1, #588	; 0x24c
   1cea6:	e7eb      	b.n	1ce80 <nrf_gpio_pin_port_decode+0x20>
        case 0: return NRF_P0;
   1cea8:	4805      	ldr	r0, [pc, #20]	; (1cec0 <nrf_gpio_pin_port_decode+0x60>)
}
   1ceaa:	bd08      	pop	{r3, pc}
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1ceac:	4805      	ldr	r0, [pc, #20]	; (1cec4 <nrf_gpio_pin_port_decode+0x64>)
   1ceae:	e7fc      	b.n	1ceaa <nrf_gpio_pin_port_decode+0x4a>
   1ceb0:	0002f60a 	.word	0x0002f60a
   1ceb4:	0002f5d7 	.word	0x0002f5d7
   1ceb8:	0002b6a9 	.word	0x0002b6a9
   1cebc:	00030f1d 	.word	0x00030f1d
   1cec0:	40842500 	.word	0x40842500
   1cec4:	40842800 	.word	0x40842800

0001cec8 <nrfx_gpiote_input_configure>:
{
   1cec8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ceca:	4604      	mov	r4, r0
   1cecc:	4617      	mov	r7, r2
   1cece:	461d      	mov	r5, r3
   1ced0:	b085      	sub	sp, #20
    if (p_input_config)
   1ced2:	b1d9      	cbz	r1, 1cf0c <nrfx_gpiote_input_configure+0x44>
        if (pin_is_task_output(pin))
   1ced4:	f00b fc7f 	bl	287d6 <pin_is_task_output>
   1ced8:	bb00      	cbnz	r0, 1cf1c <nrfx_gpiote_input_configure+0x54>
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
   1ceda:	460b      	mov	r3, r1
   1cedc:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
   1cee0:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
   1cee4:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
   1cee8:	f10d 020f 	add.w	r2, sp, #15
   1ceec:	f10d 010e 	add.w	r1, sp, #14
   1cef0:	4620      	mov	r0, r4
   1cef2:	f00b fc7b 	bl	287ec <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
   1cef6:	4a44      	ldr	r2, [pc, #272]	; (1d008 <nrfx_gpiote_input_configure+0x140>)
   1cef8:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
   1cefc:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1cf00:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
   1cf04:	f043 0301 	orr.w	r3, r3, #1
   1cf08:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
   1cf0c:	b36f      	cbz	r7, 1cf6a <nrfx_gpiote_input_configure+0xa2>
        if (pin_is_output(pin))
   1cf0e:	4620      	mov	r0, r4
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
   1cf10:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
   1cf12:	687a      	ldr	r2, [r7, #4]
        if (pin_is_output(pin))
   1cf14:	f7ff ff20 	bl	1cd58 <pin_is_output>
   1cf18:	b110      	cbz	r0, 1cf20 <nrfx_gpiote_input_configure+0x58>
            if (use_evt)
   1cf1a:	b1da      	cbz	r2, 1cf54 <nrfx_gpiote_input_configure+0x8c>
            return NRFX_ERROR_INVALID_PARAM;
   1cf1c:	483b      	ldr	r0, [pc, #236]	; (1d00c <nrfx_gpiote_input_configure+0x144>)
   1cf1e:	e026      	b.n	1cf6e <nrfx_gpiote_input_configure+0xa6>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
   1cf20:	4839      	ldr	r0, [pc, #228]	; (1d008 <nrfx_gpiote_input_configure+0x140>)
   1cf22:	f104 0c08 	add.w	ip, r4, #8
   1cf26:	f830 101c 	ldrh.w	r1, [r0, ip, lsl #1]
   1cf2a:	f021 0120 	bic.w	r1, r1, #32
   1cf2e:	04c9      	lsls	r1, r1, #19
   1cf30:	0cc9      	lsrs	r1, r1, #19
   1cf32:	f820 101c 	strh.w	r1, [r0, ip, lsl #1]
            if (use_evt)
   1cf36:	b16a      	cbz	r2, 1cf54 <nrfx_gpiote_input_configure+0x8c>
                if (!edge)
   1cf38:	2e03      	cmp	r6, #3
   1cf3a:	d8ef      	bhi.n	1cf1c <nrfx_gpiote_input_configure+0x54>
                uint8_t ch = *p_trigger_config->p_in_channel;
   1cf3c:	687b      	ldr	r3, [r7, #4]
   1cf3e:	781f      	ldrb	r7, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
   1cf40:	00ba      	lsls	r2, r7, #2
   1cf42:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
   1cf46:	f502 323c 	add.w	r2, r2, #192512	; 0x2f000
   1cf4a:	b996      	cbnz	r6, 1cf72 <nrfx_gpiote_input_configure+0xaa>
    p_reg->CONFIG[idx] = 0;
   1cf4c:	f8c2 6510 	str.w	r6, [r2, #1296]	; 0x510
    p_reg->CONFIG[idx] = 0;
   1cf50:	f8c2 6510 	str.w	r6, [r2, #1296]	; 0x510
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
   1cf54:	4a2c      	ldr	r2, [pc, #176]	; (1d008 <nrfx_gpiote_input_configure+0x140>)
   1cf56:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
   1cf5a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1cf5e:	f023 031c 	bic.w	r3, r3, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
   1cf62:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
   1cf66:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
   1cf6a:	bb15      	cbnz	r5, 1cfb2 <nrfx_gpiote_input_configure+0xea>
        err = NRFX_SUCCESS;
   1cf6c:	4828      	ldr	r0, [pc, #160]	; (1d010 <nrfx_gpiote_input_configure+0x148>)
}
   1cf6e:	b005      	add	sp, #20
   1cf70:	bdf0      	pop	{r4, r5, r6, r7, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   1cf72:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   1cf76:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
   1cf7a:	f023 0303 	bic.w	r3, r3, #3
   1cf7e:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
   1cf82:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
   1cf86:	f041 0120 	orr.w	r1, r1, #32
   1cf8a:	f423 334f 	bic.w	r3, r3, #211968	; 0x33c00
   1cf8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
   1cf92:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1cf96:	0223      	lsls	r3, r4, #8
   1cf98:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
   1cf9c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   1cfa0:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
   1cfa4:	ea43 030e 	orr.w	r3, r3, lr
   1cfa8:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
   1cfac:	f820 101c 	strh.w	r1, [r0, ip, lsl #1]
   1cfb0:	e7d0      	b.n	1cf54 <nrfx_gpiote_input_configure+0x8c>
    release_handler(pin);
   1cfb2:	4620      	mov	r0, r4
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
   1cfb4:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
   1cfb8:	f7ff fef6 	bl	1cda8 <release_handler>
    if (!handler)
   1cfbc:	2e00      	cmp	r6, #0
   1cfbe:	d0d5      	beq.n	1cf6c <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   1cfc0:	4d11      	ldr	r5, [pc, #68]	; (1d008 <nrfx_gpiote_input_configure+0x140>)
   1cfc2:	e9d5 2300 	ldrd	r2, r3, [r5]
   1cfc6:	4296      	cmp	r6, r2
   1cfc8:	d101      	bne.n	1cfce <nrfx_gpiote_input_configure+0x106>
   1cfca:	429f      	cmp	r7, r3
   1cfcc:	d019      	beq.n	1d002 <nrfx_gpiote_input_configure+0x13a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
   1cfce:	4811      	ldr	r0, [pc, #68]	; (1d014 <nrfx_gpiote_input_configure+0x14c>)
   1cfd0:	f10d 010f 	add.w	r1, sp, #15
   1cfd4:	f7ff fc4e 	bl	1c874 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
   1cfd8:	4b0d      	ldr	r3, [pc, #52]	; (1d010 <nrfx_gpiote_input_configure+0x148>)
   1cfda:	4298      	cmp	r0, r3
   1cfdc:	d1c7      	bne.n	1cf6e <nrfx_gpiote_input_configure+0xa6>
        handler_id = (int32_t)id;
   1cfde:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].p_context = p_context;
   1cfe2:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1cfe6:	f104 0008 	add.w	r0, r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
   1cfea:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1cfec:	f835 3010 	ldrh.w	r3, [r5, r0, lsl #1]
    m_cb.handlers[handler_id].handler = handler;
   1cff0:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1cff4:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
   1cff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   1cffc:	f825 3010 	strh.w	r3, [r5, r0, lsl #1]
    return NRFX_SUCCESS;
   1d000:	e7b4      	b.n	1cf6c <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   1d002:	2200      	movs	r2, #0
   1d004:	e7ed      	b.n	1cfe2 <nrfx_gpiote_input_configure+0x11a>
   1d006:	bf00      	nop
   1d008:	2000868c 	.word	0x2000868c
   1d00c:	0bad0004 	.word	0x0bad0004
   1d010:	0bad0000 	.word	0x0bad0000
   1d014:	20008700 	.word	0x20008700

0001d018 <nrfx_gpiote_output_configure>:
{
   1d018:	b5f0      	push	{r4, r5, r6, r7, lr}
   1d01a:	4604      	mov	r4, r0
   1d01c:	4615      	mov	r5, r2
   1d01e:	b085      	sub	sp, #20
    if (p_config)
   1d020:	b321      	cbz	r1, 1d06c <nrfx_gpiote_output_configure+0x54>
    return !pin_is_output(pin);
   1d022:	f7ff fe99 	bl	1cd58 <pin_is_output>
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
   1d026:	b920      	cbnz	r0, 1d032 <nrfx_gpiote_output_configure+0x1a>
   1d028:	4620      	mov	r0, r4
   1d02a:	f7ff fe7f 	bl	1cd2c <pin_in_use_by_te>
   1d02e:	2800      	cmp	r0, #0
   1d030:	d161      	bne.n	1d0f6 <nrfx_gpiote_output_configure+0xde>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
   1d032:	4620      	mov	r0, r4
   1d034:	f7ff fe84 	bl	1cd40 <pin_has_trigger>
   1d038:	b110      	cbz	r0, 1d040 <nrfx_gpiote_output_configure+0x28>
   1d03a:	784b      	ldrb	r3, [r1, #1]
   1d03c:	2b01      	cmp	r3, #1
   1d03e:	d05a      	beq.n	1d0f6 <nrfx_gpiote_output_configure+0xde>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
   1d040:	2301      	movs	r3, #1
   1d042:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
   1d046:	2300      	movs	r3, #0
   1d048:	1c4a      	adds	r2, r1, #1
   1d04a:	e9cd 1300 	strd	r1, r3, [sp]
   1d04e:	4620      	mov	r0, r4
   1d050:	1c8b      	adds	r3, r1, #2
   1d052:	f10d 010f 	add.w	r1, sp, #15
   1d056:	f00b fbc9 	bl	287ec <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
   1d05a:	4a28      	ldr	r2, [pc, #160]	; (1d0fc <nrfx_gpiote_output_configure+0xe4>)
   1d05c:	f104 0108 	add.w	r1, r4, #8
   1d060:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1d064:	f043 0303 	orr.w	r3, r3, #3
   1d068:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
   1d06c:	b915      	cbnz	r5, 1d074 <nrfx_gpiote_output_configure+0x5c>
    return NRFX_SUCCESS;
   1d06e:	4824      	ldr	r0, [pc, #144]	; (1d100 <nrfx_gpiote_output_configure+0xe8>)
}
   1d070:	b005      	add	sp, #20
   1d072:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return !pin_is_output(pin);
   1d074:	4620      	mov	r0, r4
   1d076:	f7ff fe6f 	bl	1cd58 <pin_is_output>
        if (pin_is_input(pin))
   1d07a:	2800      	cmp	r0, #0
   1d07c:	d03b      	beq.n	1d0f6 <nrfx_gpiote_output_configure+0xde>
        uint32_t ch = p_task_config->task_ch;
   1d07e:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
   1d082:	2300      	movs	r3, #0
   1d084:	4661      	mov	r1, ip
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
   1d086:	4e1d      	ldr	r6, [pc, #116]	; (1d0fc <nrfx_gpiote_output_configure+0xe4>)
   1d088:	f104 0708 	add.w	r7, r4, #8
   1d08c:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
   1d090:	0089      	lsls	r1, r1, #2
   1d092:	f020 0020 	bic.w	r0, r0, #32
   1d096:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
   1d09a:	04c0      	lsls	r0, r0, #19
   1d09c:	f501 313c 	add.w	r1, r1, #192512	; 0x2f000
   1d0a0:	0cc0      	lsrs	r0, r0, #19
   1d0a2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
   1d0a6:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    p_reg->CONFIG[idx] = 0;
   1d0aa:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
   1d0ae:	786a      	ldrb	r2, [r5, #1]
   1d0b0:	2a00      	cmp	r2, #0
   1d0b2:	d0dc      	beq.n	1d06e <nrfx_gpiote_output_configure+0x56>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
   1d0b4:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
   1d0b8:	78ad      	ldrb	r5, [r5, #2]
   1d0ba:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
   1d0be:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   1d0c2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1d0c6:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
   1d0ca:	0223      	lsls	r3, r4, #8
   1d0cc:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
   1d0d0:	0412      	lsls	r2, r2, #16
   1d0d2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1d0d6:	ea43 030e 	orr.w	r3, r3, lr
   1d0da:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
   1d0dc:	052a      	lsls	r2, r5, #20
   1d0de:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   1d0e2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1d0e6:	4313      	orrs	r3, r2
   1d0e8:	f040 0020 	orr.w	r0, r0, #32
   1d0ec:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
   1d0f0:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
   1d0f4:	e7bb      	b.n	1d06e <nrfx_gpiote_output_configure+0x56>
{
   1d0f6:	4803      	ldr	r0, [pc, #12]	; (1d104 <nrfx_gpiote_output_configure+0xec>)
   1d0f8:	e7ba      	b.n	1d070 <nrfx_gpiote_output_configure+0x58>
   1d0fa:	bf00      	nop
   1d0fc:	2000868c 	.word	0x2000868c
   1d100:	0bad0000 	.word	0x0bad0000
   1d104:	0bad0004 	.word	0x0bad0004

0001d108 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
   1d108:	4b01      	ldr	r3, [pc, #4]	; (1d110 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
   1d10a:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
   1d10e:	4770      	bx	lr
   1d110:	2000868c 	.word	0x2000868c

0001d114 <nrfx_gpiote_channel_get>:
{
   1d114:	4602      	mov	r2, r0
   1d116:	b508      	push	{r3, lr}
    NRFX_ASSERT(p_channel);
   1d118:	b959      	cbnz	r1, 1d132 <nrfx_gpiote_channel_get+0x1e>
   1d11a:	490c      	ldr	r1, [pc, #48]	; (1d14c <nrfx_gpiote_channel_get+0x38>)
   1d11c:	480c      	ldr	r0, [pc, #48]	; (1d150 <nrfx_gpiote_channel_get+0x3c>)
   1d11e:	f240 2335 	movw	r3, #565	; 0x235
   1d122:	4a0c      	ldr	r2, [pc, #48]	; (1d154 <nrfx_gpiote_channel_get+0x40>)
   1d124:	f007 fddf 	bl	24ce6 <assert_print>
   1d128:	f240 2135 	movw	r1, #565	; 0x235
   1d12c:	4809      	ldr	r0, [pc, #36]	; (1d154 <nrfx_gpiote_channel_get+0x40>)
   1d12e:	f007 fdd3 	bl	24cd8 <assert_post_action>
    if (pin_in_use_by_te(pin))
   1d132:	f7ff fdfb 	bl	1cd2c <pin_in_use_by_te>
   1d136:	b138      	cbz	r0, 1d148 <nrfx_gpiote_channel_get+0x34>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d138:	4b07      	ldr	r3, [pc, #28]	; (1d158 <nrfx_gpiote_channel_get+0x44>)
   1d13a:	3208      	adds	r2, #8
   1d13c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        return NRFX_SUCCESS;
   1d140:	4806      	ldr	r0, [pc, #24]	; (1d15c <nrfx_gpiote_channel_get+0x48>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d142:	0b5b      	lsrs	r3, r3, #13
   1d144:	700b      	strb	r3, [r1, #0]
}
   1d146:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1d148:	4805      	ldr	r0, [pc, #20]	; (1d160 <nrfx_gpiote_channel_get+0x4c>)
   1d14a:	e7fc      	b.n	1d146 <nrfx_gpiote_channel_get+0x32>
   1d14c:	0002ff68 	.word	0x0002ff68
   1d150:	0002b6a9 	.word	0x0002b6a9
   1d154:	0002ff2a 	.word	0x0002ff2a
   1d158:	2000868c 	.word	0x2000868c
   1d15c:	0bad0000 	.word	0x0bad0000
   1d160:	0bad0004 	.word	0x0bad0004

0001d164 <nrfx_gpiote_init>:
{
   1d164:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d166:	4c0f      	ldr	r4, [pc, #60]	; (1d1a4 <nrfx_gpiote_init+0x40>)
   1d168:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
   1d16c:	b9bd      	cbnz	r5, 1d19e <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
   1d16e:	2260      	movs	r2, #96	; 0x60
   1d170:	4629      	mov	r1, r5
   1d172:	f104 0010 	add.w	r0, r4, #16
   1d176:	f00c fb56 	bl	29826 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
   1d17a:	202f      	movs	r0, #47	; 0x2f
   1d17c:	f7f2 ffc4 	bl	10108 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d180:	4b09      	ldr	r3, [pc, #36]	; (1d1a8 <nrfx_gpiote_init+0x44>)
    return err_code;
   1d182:	480a      	ldr	r0, [pc, #40]	; (1d1ac <nrfx_gpiote_init+0x48>)
   1d184:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
   1d188:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
   1d18c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   1d190:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1d194:	2301      	movs	r3, #1
   1d196:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
   1d19a:	6763      	str	r3, [r4, #116]	; 0x74
}
   1d19c:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
   1d19e:	4804      	ldr	r0, [pc, #16]	; (1d1b0 <nrfx_gpiote_init+0x4c>)
   1d1a0:	e7fc      	b.n	1d19c <nrfx_gpiote_init+0x38>
   1d1a2:	bf00      	nop
   1d1a4:	2000868c 	.word	0x2000868c
   1d1a8:	4002f000 	.word	0x4002f000
   1d1ac:	0bad0000 	.word	0x0bad0000
   1d1b0:	0bad0005 	.word	0x0bad0005

0001d1b4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
   1d1b4:	4b03      	ldr	r3, [pc, #12]	; (1d1c4 <nrfx_gpiote_is_init+0x10>)
   1d1b6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
   1d1ba:	3800      	subs	r0, #0
   1d1bc:	bf18      	it	ne
   1d1be:	2001      	movne	r0, #1
   1d1c0:	4770      	bx	lr
   1d1c2:	bf00      	nop
   1d1c4:	2000868c 	.word	0x2000868c

0001d1c8 <nrfx_gpiote_channel_free>:
{
   1d1c8:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
   1d1ca:	4801      	ldr	r0, [pc, #4]	; (1d1d0 <nrfx_gpiote_channel_free+0x8>)
   1d1cc:	f7ff bb6e 	b.w	1c8ac <nrfx_flag32_free>
   1d1d0:	200086fc 	.word	0x200086fc

0001d1d4 <nrfx_gpiote_channel_alloc>:
{
   1d1d4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
   1d1d6:	4801      	ldr	r0, [pc, #4]	; (1d1dc <nrfx_gpiote_channel_alloc+0x8>)
   1d1d8:	f7ff bb4c 	b.w	1c874 <nrfx_flag32_alloc>
   1d1dc:	200086fc 	.word	0x200086fc

0001d1e0 <nrfx_gpiote_trigger_enable>:
{
   1d1e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1d1e2:	4604      	mov	r4, r0
    NRFX_ASSERT(pin_has_trigger(pin));
   1d1e4:	f7ff fdac 	bl	1cd40 <pin_has_trigger>
   1d1e8:	b958      	cbnz	r0, 1d202 <nrfx_gpiote_trigger_enable+0x22>
   1d1ea:	492b      	ldr	r1, [pc, #172]	; (1d298 <nrfx_gpiote_trigger_enable+0xb8>)
   1d1ec:	f240 33df 	movw	r3, #991	; 0x3df
   1d1f0:	4a2a      	ldr	r2, [pc, #168]	; (1d29c <nrfx_gpiote_trigger_enable+0xbc>)
   1d1f2:	482b      	ldr	r0, [pc, #172]	; (1d2a0 <nrfx_gpiote_trigger_enable+0xc0>)
   1d1f4:	f007 fd77 	bl	24ce6 <assert_print>
   1d1f8:	f240 31df 	movw	r1, #991	; 0x3df
        NRFX_ASSERT(int_enable);
   1d1fc:	4827      	ldr	r0, [pc, #156]	; (1d29c <nrfx_gpiote_trigger_enable+0xbc>)
   1d1fe:	f007 fd6b 	bl	24cd8 <assert_post_action>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1d202:	4620      	mov	r0, r4
   1d204:	f7ff fd92 	bl	1cd2c <pin_in_use_by_te>
   1d208:	4a26      	ldr	r2, [pc, #152]	; (1d2a4 <nrfx_gpiote_trigger_enable+0xc4>)
   1d20a:	f104 0508 	add.w	r5, r4, #8
   1d20e:	b1e0      	cbz	r0, 1d24a <nrfx_gpiote_trigger_enable+0x6a>
    return !pin_is_output(pin);
   1d210:	4620      	mov	r0, r4
   1d212:	f7ff fda1 	bl	1cd58 <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1d216:	b9c0      	cbnz	r0, 1d24a <nrfx_gpiote_trigger_enable+0x6a>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d218:	f832 2015 	ldrh.w	r2, [r2, r5, lsl #1]
    return ((uint32_t)p_reg + event);
   1d21c:	4c22      	ldr	r4, [pc, #136]	; (1d2a8 <nrfx_gpiote_trigger_enable+0xc8>)
   1d21e:	0b52      	lsrs	r2, r2, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
   1d220:	0093      	lsls	r3, r2, #2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d222:	50e0      	str	r0, [r4, r3]
   1d224:	58e0      	ldr	r0, [r4, r3]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
   1d226:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d22a:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1d22e:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
   1d232:	f040 0001 	orr.w	r0, r0, #1
   1d236:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
        if (int_enable)
   1d23a:	b121      	cbz	r1, 1d246 <nrfx_gpiote_trigger_enable+0x66>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
   1d23c:	2301      	movs	r3, #1
   1d23e:	4093      	lsls	r3, r2
    p_reg->INTENSET = mask;
   1d240:	4a1a      	ldr	r2, [pc, #104]	; (1d2ac <nrfx_gpiote_trigger_enable+0xcc>)
   1d242:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1d246:	b003      	add	sp, #12
   1d248:	bd30      	pop	{r4, r5, pc}
        NRFX_ASSERT(int_enable);
   1d24a:	b949      	cbnz	r1, 1d260 <nrfx_gpiote_trigger_enable+0x80>
   1d24c:	4918      	ldr	r1, [pc, #96]	; (1d2b0 <nrfx_gpiote_trigger_enable+0xd0>)
   1d24e:	f240 33ee 	movw	r3, #1006	; 0x3ee
   1d252:	4a12      	ldr	r2, [pc, #72]	; (1d29c <nrfx_gpiote_trigger_enable+0xbc>)
   1d254:	4812      	ldr	r0, [pc, #72]	; (1d2a0 <nrfx_gpiote_trigger_enable+0xc0>)
   1d256:	f007 fd46 	bl	24ce6 <assert_print>
   1d25a:	f240 31ee 	movw	r1, #1006	; 0x3ee
   1d25e:	e7cd      	b.n	1d1fc <nrfx_gpiote_trigger_enable+0x1c>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d260:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
   1d264:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
   1d268:	2b04      	cmp	r3, #4
   1d26a:	d011      	beq.n	1d290 <nrfx_gpiote_trigger_enable+0xb0>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
   1d26c:	2b05      	cmp	r3, #5
   1d26e:	d011      	beq.n	1d294 <nrfx_gpiote_trigger_enable+0xb4>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d270:	a801      	add	r0, sp, #4
   1d272:	9401      	str	r4, [sp, #4]
   1d274:	f7ff fdf4 	bl	1ce60 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1d278:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
   1d27a:	6901      	ldr	r1, [r0, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1d27c:	40d9      	lsrs	r1, r3
   1d27e:	f001 0101 	and.w	r1, r1, #1
   1d282:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
   1d284:	4620      	mov	r0, r4
}
   1d286:	b003      	add	sp, #12
   1d288:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
   1d28c:	f00b bafb 	b.w	28886 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
   1d290:	2103      	movs	r1, #3
   1d292:	e7f7      	b.n	1d284 <nrfx_gpiote_trigger_enable+0xa4>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
   1d294:	2102      	movs	r1, #2
   1d296:	e7f5      	b.n	1d284 <nrfx_gpiote_trigger_enable+0xa4>
   1d298:	0002ff72 	.word	0x0002ff72
   1d29c:	0002ff2a 	.word	0x0002ff2a
   1d2a0:	0002b6a9 	.word	0x0002b6a9
   1d2a4:	2000868c 	.word	0x2000868c
   1d2a8:	4002f100 	.word	0x4002f100
   1d2ac:	4002f000 	.word	0x4002f000
   1d2b0:	0002ff87 	.word	0x0002ff87

0001d2b4 <nrfx_gpiote_trigger_disable>:
{
   1d2b4:	b508      	push	{r3, lr}
   1d2b6:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1d2b8:	f7ff fd38 	bl	1cd2c <pin_in_use_by_te>
   1d2bc:	b1c8      	cbz	r0, 1d2f2 <nrfx_gpiote_trigger_disable+0x3e>
    return !pin_is_output(pin);
   1d2be:	4610      	mov	r0, r2
   1d2c0:	f7ff fd4a 	bl	1cd58 <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1d2c4:	b9a8      	cbnz	r0, 1d2f2 <nrfx_gpiote_trigger_disable+0x3e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d2c6:	4b0e      	ldr	r3, [pc, #56]	; (1d300 <nrfx_gpiote_trigger_disable+0x4c>)
   1d2c8:	3208      	adds	r2, #8
   1d2ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
   1d2ce:	2201      	movs	r2, #1
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d2d0:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
   1d2d2:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
   1d2d4:	490b      	ldr	r1, [pc, #44]	; (1d304 <nrfx_gpiote_trigger_disable+0x50>)
   1d2d6:	009b      	lsls	r3, r3, #2
   1d2d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d2dc:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   1d2e0:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1d2e4:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
   1d2e8:	f022 0203 	bic.w	r2, r2, #3
   1d2ec:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
   1d2f0:	bd08      	pop	{r3, pc}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d2f2:	2100      	movs	r1, #0
}
   1d2f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d2f8:	4610      	mov	r0, r2
   1d2fa:	f00b bac4 	b.w	28886 <nrf_gpio_cfg_sense_set>
   1d2fe:	bf00      	nop
   1d300:	2000868c 	.word	0x2000868c
   1d304:	4002f000 	.word	0x4002f000

0001d308 <nrfx_gpiote_pin_uninit>:
{
   1d308:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
   1d30a:	4b10      	ldr	r3, [pc, #64]	; (1d34c <nrfx_gpiote_pin_uninit+0x44>)
   1d30c:	f100 0208 	add.w	r2, r0, #8
   1d310:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
{
   1d314:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
   1d316:	07db      	lsls	r3, r3, #31
   1d318:	d516      	bpl.n	1d348 <nrfx_gpiote_pin_uninit+0x40>
    nrfx_gpiote_trigger_disable(pin);
   1d31a:	f7ff ffcb 	bl	1d2b4 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
   1d31e:	4620      	mov	r0, r4
   1d320:	f7ff fd80 	bl	1ce24 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d324:	a801      	add	r0, sp, #4
   1d326:	9401      	str	r4, [sp, #4]
   1d328:	f7ff fd9a 	bl	1ce60 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   1d32c:	9b01      	ldr	r3, [sp, #4]
   1d32e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1d332:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
   1d336:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   1d33a:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
   1d33e:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    nrf_gpio_cfg(
   1d342:	4803      	ldr	r0, [pc, #12]	; (1d350 <nrfx_gpiote_pin_uninit+0x48>)
}
   1d344:	b002      	add	sp, #8
   1d346:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1d348:	4802      	ldr	r0, [pc, #8]	; (1d354 <nrfx_gpiote_pin_uninit+0x4c>)
   1d34a:	e7fb      	b.n	1d344 <nrfx_gpiote_pin_uninit+0x3c>
   1d34c:	2000868c 	.word	0x2000868c
   1d350:	0bad0000 	.word	0x0bad0000
   1d354:	0bad0004 	.word	0x0bad0004

0001d358 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
   1d358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t status = 0;
   1d35c:	2600      	movs	r6, #0
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
   1d35e:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d360:	4634      	mov	r4, r6
{
   1d362:	4b64      	ldr	r3, [pc, #400]	; (1d4f4 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
   1d364:	4864      	ldr	r0, [pc, #400]	; (1d4f8 <nrfx_gpiote_irq_handler+0x1a0>)

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d366:	4965      	ldr	r1, [pc, #404]	; (1d4fc <nrfx_gpiote_irq_handler+0x1a4>)
{
   1d368:	b087      	sub	sp, #28
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d36a:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
   1d36c:	b135      	cbz	r5, 1d37c <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
   1d36e:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
   1d372:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d374:	bf1e      	ittt	ne
   1d376:	601c      	strne	r4, [r3, #0]
   1d378:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
   1d37a:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d37c:	3304      	adds	r3, #4
   1d37e:	428b      	cmp	r3, r1
        }
        mask <<= 1;
   1d380:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d384:	d1f1      	bne.n	1d36a <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d386:	f8df a170 	ldr.w	sl, [pc, #368]	; 1d4f8 <nrfx_gpiote_irq_handler+0x1a0>
   1d38a:	f8da 317c 	ldr.w	r3, [sl, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
   1d38e:	2b00      	cmp	r3, #0
   1d390:	f000 8093 	beq.w	1d4ba <nrfx_gpiote_irq_handler+0x162>
        *p_masks = gpio_regs[i]->LATCH;
   1d394:	f8df 8168 	ldr.w	r8, [pc, #360]	; 1d500 <nrfx_gpiote_irq_handler+0x1a8>
   1d398:	f8d8 3020 	ldr.w	r3, [r8, #32]
   1d39c:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
   1d39e:	f8c8 3020 	str.w	r3, [r8, #32]
        *p_masks = gpio_regs[i]->LATCH;
   1d3a2:	4b58      	ldr	r3, [pc, #352]	; (1d504 <nrfx_gpiote_irq_handler+0x1ac>)
   1d3a4:	6a1a      	ldr	r2, [r3, #32]
   1d3a6:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
   1d3a8:	621a      	str	r2, [r3, #32]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   1d3aa:	f04f 0900 	mov.w	r9, #0
            while (latch[i])
   1d3ae:	f10d 0b10 	add.w	fp, sp, #16
   1d3b2:	ea4f 1349 	mov.w	r3, r9, lsl #5
   1d3b6:	9300      	str	r3, [sp, #0]
   1d3b8:	e04a      	b.n	1d450 <nrfx_gpiote_irq_handler+0xf8>
                uint32_t pin = NRF_CTZ(latch[i]);
   1d3ba:	fa94 f4a4 	rbit	r4, r4
   1d3be:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
   1d3c2:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d3c4:	4a50      	ldr	r2, [pc, #320]	; (1d508 <nrfx_gpiote_irq_handler+0x1b0>)
                pin += 32 * i;
   1d3c6:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d3c8:	f104 0308 	add.w	r3, r4, #8
   1d3cc:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
   1d3d0:	2301      	movs	r3, #1
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   1d3d2:	08e0      	lsrs	r0, r4, #3
    bit = BITMASK_RELBIT_GET(bit);
   1d3d4:	f004 0107 	and.w	r1, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
   1d3d8:	fa03 f101 	lsl.w	r1, r3, r1
   1d3dc:	f81b 3000 	ldrb.w	r3, [fp, r0]
   1d3e0:	08ba      	lsrs	r2, r7, #2
   1d3e2:	ea23 0301 	bic.w	r3, r3, r1
   1d3e6:	f80b 3000 	strb.w	r3, [fp, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d3ea:	a803      	add	r0, sp, #12
   1d3ec:	9201      	str	r2, [sp, #4]
   1d3ee:	9403      	str	r4, [sp, #12]
   1d3f0:	f7ff fd36 	bl	1ce60 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d3f4:	9b03      	ldr	r3, [sp, #12]
    if (is_level(trigger))
   1d3f6:	9a01      	ldr	r2, [sp, #4]
   1d3f8:	3380      	adds	r3, #128	; 0x80
   1d3fa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d3fe:	f3c7 0582 	ubfx	r5, r7, #2, #3
    if (is_level(trigger))
   1d402:	0752      	lsls	r2, r2, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d404:	462f      	mov	r7, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
   1d406:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
   1d40a:	d52b      	bpl.n	1d464 <nrfx_gpiote_irq_handler+0x10c>
        call_handler(pin, trigger);
   1d40c:	4639      	mov	r1, r7
   1d40e:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d410:	b2dd      	uxtb	r5, r3
   1d412:	f7ff fcab 	bl	1cd6c <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d416:	a803      	add	r0, sp, #12
   1d418:	9403      	str	r4, [sp, #12]
   1d41a:	f7ff fd21 	bl	1ce60 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d41e:	9b03      	ldr	r3, [sp, #12]
   1d420:	3380      	adds	r3, #128	; 0x80
   1d422:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
   1d426:	f3c3 4301 	ubfx	r3, r3, #16, #2
   1d42a:	429d      	cmp	r5, r3
   1d42c:	d107      	bne.n	1d43e <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d42e:	2100      	movs	r1, #0
   1d430:	4620      	mov	r0, r4
   1d432:	f00b fa28 	bl	28886 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
   1d436:	4629      	mov	r1, r5
   1d438:	4620      	mov	r0, r4
   1d43a:	f00b fa24 	bl	28886 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d43e:	a803      	add	r0, sp, #12
   1d440:	9403      	str	r4, [sp, #12]
   1d442:	f7ff fd0d 	bl	1ce60 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
   1d446:	2201      	movs	r2, #1
   1d448:	9b03      	ldr	r3, [sp, #12]
   1d44a:	fa02 f303 	lsl.w	r3, r2, r3
   1d44e:	6203      	str	r3, [r0, #32]
            while (latch[i])
   1d450:	f85b 4029 	ldr.w	r4, [fp, r9, lsl #2]
   1d454:	2c00      	cmp	r4, #0
   1d456:	d1b0      	bne.n	1d3ba <nrfx_gpiote_irq_handler+0x62>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   1d458:	f1b9 0f00 	cmp.w	r9, #0
   1d45c:	d11d      	bne.n	1d49a <nrfx_gpiote_irq_handler+0x142>
   1d45e:	f04f 0901 	mov.w	r9, #1
   1d462:	e7a6      	b.n	1d3b2 <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   1d464:	2b02      	cmp	r3, #2
   1d466:	d10c      	bne.n	1d482 <nrfx_gpiote_irq_handler+0x12a>
        nrf_gpio_cfg_sense_set(pin, next_sense);
   1d468:	2103      	movs	r1, #3
   1d46a:	4620      	mov	r0, r4
   1d46c:	f00b fa0b 	bl	28886 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
   1d470:	f005 0305 	and.w	r3, r5, #5
   1d474:	2b01      	cmp	r3, #1
   1d476:	d1e2      	bne.n	1d43e <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
   1d478:	4639      	mov	r1, r7
   1d47a:	4620      	mov	r0, r4
   1d47c:	f7ff fc76 	bl	1cd6c <call_handler>
   1d480:	e7dd      	b.n	1d43e <nrfx_gpiote_irq_handler+0xe6>
        nrf_gpio_cfg_sense_set(pin, next_sense);
   1d482:	2102      	movs	r1, #2
   1d484:	4620      	mov	r0, r4
   1d486:	9301      	str	r3, [sp, #4]
   1d488:	f00b f9fd 	bl	28886 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
   1d48c:	2d03      	cmp	r5, #3
   1d48e:	d0f3      	beq.n	1d478 <nrfx_gpiote_irq_handler+0x120>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
   1d490:	9b01      	ldr	r3, [sp, #4]
   1d492:	2b03      	cmp	r3, #3
   1d494:	d1d3      	bne.n	1d43e <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
   1d496:	2d02      	cmp	r5, #2
   1d498:	e7ed      	b.n	1d476 <nrfx_gpiote_irq_handler+0x11e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d49a:	f8ca 417c 	str.w	r4, [sl, #380]	; 0x17c
   1d49e:	f8da 317c 	ldr.w	r3, [sl, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
   1d4a2:	f8d8 3020 	ldr.w	r3, [r8, #32]
   1d4a6:	4917      	ldr	r1, [pc, #92]	; (1d504 <nrfx_gpiote_irq_handler+0x1ac>)
   1d4a8:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
   1d4aa:	f8c8 3020 	str.w	r3, [r8, #32]
        *p_masks = gpio_regs[i]->LATCH;
   1d4ae:	6a0a      	ldr	r2, [r1, #32]
        if (latch[port_idx])
   1d4b0:	4313      	orrs	r3, r2
   1d4b2:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
   1d4b4:	620a      	str	r2, [r1, #32]
   1d4b6:	f47f af78 	bne.w	1d3aa <nrfx_gpiote_irq_handler+0x52>
        mask &= ~NRFX_BIT(ch);
   1d4ba:	2401      	movs	r4, #1
    while (mask)
   1d4bc:	b916      	cbnz	r6, 1d4c4 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
   1d4be:	b007      	add	sp, #28
   1d4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
   1d4c4:	fa96 f3a6 	rbit	r3, r6
   1d4c8:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
   1d4cc:	fa04 f203 	lsl.w	r2, r4, r3
   1d4d0:	009b      	lsls	r3, r3, #2
   1d4d2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d4d6:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
   1d4da:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
   1d4de:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
   1d4e2:	f3c0 2005 	ubfx	r0, r0, #8, #6
   1d4e6:	f3c1 4101 	ubfx	r1, r1, #16, #2
        mask &= ~NRFX_BIT(ch);
   1d4ea:	ea26 0602 	bic.w	r6, r6, r2
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
   1d4ee:	f7ff fc3d 	bl	1cd6c <call_handler>
   1d4f2:	e7e3      	b.n	1d4bc <nrfx_gpiote_irq_handler+0x164>
   1d4f4:	4002f100 	.word	0x4002f100
   1d4f8:	4002f000 	.word	0x4002f000
   1d4fc:	4002f120 	.word	0x4002f120
   1d500:	40842500 	.word	0x40842500
   1d504:	40842800 	.word	0x40842800
   1d508:	2000868c 	.word	0x2000868c

0001d50c <nrfx_ipc_init>:
} ipc_control_block_t;

static ipc_control_block_t m_ipc_cb;

nrfx_err_t nrfx_ipc_init(uint8_t irq_priority, nrfx_ipc_handler_t handler, void * p_context)
{
   1d50c:	b570      	push	{r4, r5, r6, lr}
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d50e:	4c08      	ldr	r4, [pc, #32]	; (1d530 <nrfx_ipc_init+0x24>)
{
   1d510:	460e      	mov	r6, r1
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d512:	7923      	ldrb	r3, [r4, #4]
{
   1d514:	4615      	mov	r5, r2
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d516:	b943      	cbnz	r3, 1d52a <nrfx_ipc_init+0x1e>
    {
        return NRFX_ERROR_ALREADY_INITIALIZED;
    }

    NRFX_IRQ_PRIORITY_SET(IPC_IRQn, irq_priority);
    NRFX_IRQ_ENABLE(IPC_IRQn);
   1d518:	202a      	movs	r0, #42	; 0x2a
   1d51a:	f7f2 fdf5 	bl	10108 <arch_irq_enable>

    m_ipc_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1d51e:	2301      	movs	r3, #1
    m_ipc_cb.handler = handler;
    m_ipc_cb.p_context = p_context;

    return NRFX_SUCCESS;
   1d520:	4804      	ldr	r0, [pc, #16]	; (1d534 <nrfx_ipc_init+0x28>)
    m_ipc_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1d522:	7123      	strb	r3, [r4, #4]
    m_ipc_cb.handler = handler;
   1d524:	6026      	str	r6, [r4, #0]
    m_ipc_cb.p_context = p_context;
   1d526:	60a5      	str	r5, [r4, #8]
}
   1d528:	bd70      	pop	{r4, r5, r6, pc}
        return NRFX_ERROR_ALREADY_INITIALIZED;
   1d52a:	4803      	ldr	r0, [pc, #12]	; (1d538 <nrfx_ipc_init+0x2c>)
   1d52c:	e7fc      	b.n	1d528 <nrfx_ipc_init+0x1c>
   1d52e:	bf00      	nop
   1d530:	200213d8 	.word	0x200213d8
   1d534:	0bad0000 	.word	0x0bad0000
   1d538:	0bad000c 	.word	0x0bad000c

0001d53c <nrfx_ipc_config_load>:

void nrfx_ipc_config_load(const nrfx_ipc_config_t * p_config)
{
   1d53c:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(p_config);
   1d53e:	b948      	cbnz	r0, 1d554 <nrfx_ipc_config_load+0x18>
   1d540:	4919      	ldr	r1, [pc, #100]	; (1d5a8 <nrfx_ipc_config_load+0x6c>)
   1d542:	2345      	movs	r3, #69	; 0x45
   1d544:	4a19      	ldr	r2, [pc, #100]	; (1d5ac <nrfx_ipc_config_load+0x70>)
   1d546:	481a      	ldr	r0, [pc, #104]	; (1d5b0 <nrfx_ipc_config_load+0x74>)
   1d548:	f007 fbcd 	bl	24ce6 <assert_print>
   1d54c:	2145      	movs	r1, #69	; 0x45
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d54e:	4817      	ldr	r0, [pc, #92]	; (1d5ac <nrfx_ipc_config_load+0x70>)
   1d550:	f007 fbc2 	bl	24cd8 <assert_post_action>
   1d554:	4b17      	ldr	r3, [pc, #92]	; (1d5b4 <nrfx_ipc_config_load+0x78>)
   1d556:	791b      	ldrb	r3, [r3, #4]
   1d558:	2b01      	cmp	r3, #1
   1d55a:	d007      	beq.n	1d56c <nrfx_ipc_config_load+0x30>
   1d55c:	4916      	ldr	r1, [pc, #88]	; (1d5b8 <nrfx_ipc_config_load+0x7c>)
   1d55e:	2346      	movs	r3, #70	; 0x46
   1d560:	4a12      	ldr	r2, [pc, #72]	; (1d5ac <nrfx_ipc_config_load+0x70>)
   1d562:	4813      	ldr	r0, [pc, #76]	; (1d5b0 <nrfx_ipc_config_load+0x74>)
   1d564:	f007 fbbf 	bl	24ce6 <assert_print>
   1d568:	2146      	movs	r1, #70	; 0x46
   1d56a:	e7f0      	b.n	1d54e <nrfx_ipc_config_load+0x12>

    uint32_t i;
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d56c:	2300      	movs	r3, #0
    p_reg->SEND_CNF[index] = channels_mask;
   1d56e:	4a13      	ldr	r2, [pc, #76]	; (1d5bc <nrfx_ipc_config_load+0x80>)
    {
        nrf_ipc_send_config_set(NRF_IPC, i, p_config->send_task_config[i]);
   1d570:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
   1d574:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d578:	3301      	adds	r3, #1
   1d57a:	2b10      	cmp	r3, #16
   1d57c:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   1d580:	d1f6      	bne.n	1d570 <nrfx_ipc_config_load+0x34>
    }

    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d582:	2300      	movs	r3, #0
    p_reg->RECEIVE_CNF[index] = channels_mask;
   1d584:	4a0d      	ldr	r2, [pc, #52]	; (1d5bc <nrfx_ipc_config_load+0x80>)
   1d586:	f100 013c 	add.w	r1, r0, #60	; 0x3c
   1d58a:	f503 74b2 	add.w	r4, r3, #356	; 0x164
    {
        nrf_ipc_receive_config_set(NRF_IPC, i, p_config->receive_event_config[i]);
   1d58e:	f851 5f04 	ldr.w	r5, [r1, #4]!
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d592:	3301      	adds	r3, #1
   1d594:	2b10      	cmp	r3, #16
   1d596:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
   1d59a:	d1f6      	bne.n	1d58a <nrfx_ipc_config_load+0x4e>
    }

    nrf_ipc_int_enable(NRF_IPC, p_config->receive_events_enabled);
   1d59c:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
    p_reg->INTENSET = mask;
   1d5a0:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1d5a4:	bd38      	pop	{r3, r4, r5, pc}
   1d5a6:	bf00      	nop
   1d5a8:	0002ffd9 	.word	0x0002ffd9
   1d5ac:	0002ff9e 	.word	0x0002ff9e
   1d5b0:	0002b6a9 	.word	0x0002b6a9
   1d5b4:	200213d8 	.word	0x200213d8
   1d5b8:	0002ffe2 	.word	0x0002ffe2
   1d5bc:	4002a000 	.word	0x4002a000

0001d5c0 <nrfx_ipc_receive_event_enable>:
    nrf_ipc_int_disable(NRF_IPC, 0xFFFFFFFF);
    m_ipc_cb.state = NRFX_DRV_STATE_UNINITIALIZED;
}

void nrfx_ipc_receive_event_enable(uint8_t event_index)
{
   1d5c0:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d5c2:	4b09      	ldr	r3, [pc, #36]	; (1d5e8 <nrfx_ipc_receive_event_enable+0x28>)
   1d5c4:	791b      	ldrb	r3, [r3, #4]
   1d5c6:	2b01      	cmp	r3, #1
   1d5c8:	d009      	beq.n	1d5de <nrfx_ipc_receive_event_enable+0x1e>
   1d5ca:	4908      	ldr	r1, [pc, #32]	; (1d5ec <nrfx_ipc_receive_event_enable+0x2c>)
   1d5cc:	4808      	ldr	r0, [pc, #32]	; (1d5f0 <nrfx_ipc_receive_event_enable+0x30>)
   1d5ce:	236b      	movs	r3, #107	; 0x6b
   1d5d0:	4a08      	ldr	r2, [pc, #32]	; (1d5f4 <nrfx_ipc_receive_event_enable+0x34>)
   1d5d2:	f007 fb88 	bl	24ce6 <assert_print>
   1d5d6:	216b      	movs	r1, #107	; 0x6b
   1d5d8:	4806      	ldr	r0, [pc, #24]	; (1d5f4 <nrfx_ipc_receive_event_enable+0x34>)
   1d5da:	f007 fb7d 	bl	24cd8 <assert_post_action>
   1d5de:	4a06      	ldr	r2, [pc, #24]	; (1d5f8 <nrfx_ipc_receive_event_enable+0x38>)
    nrf_ipc_int_enable(NRF_IPC, (1UL << event_index));
   1d5e0:	4083      	lsls	r3, r0
   1d5e2:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1d5e6:	bd08      	pop	{r3, pc}
   1d5e8:	200213d8 	.word	0x200213d8
   1d5ec:	0002ffe2 	.word	0x0002ffe2
   1d5f0:	0002b6a9 	.word	0x0002b6a9
   1d5f4:	0002ff9e 	.word	0x0002ff9e
   1d5f8:	4002a000 	.word	0x4002a000

0001d5fc <nrfx_ipc_receive_event_disable>:

void nrfx_ipc_receive_event_disable(uint8_t event_index)
{
   1d5fc:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d5fe:	4b09      	ldr	r3, [pc, #36]	; (1d624 <nrfx_ipc_receive_event_disable+0x28>)
   1d600:	791b      	ldrb	r3, [r3, #4]
   1d602:	2b01      	cmp	r3, #1
   1d604:	d009      	beq.n	1d61a <nrfx_ipc_receive_event_disable+0x1e>
   1d606:	4908      	ldr	r1, [pc, #32]	; (1d628 <nrfx_ipc_receive_event_disable+0x2c>)
   1d608:	4808      	ldr	r0, [pc, #32]	; (1d62c <nrfx_ipc_receive_event_disable+0x30>)
   1d60a:	2371      	movs	r3, #113	; 0x71
   1d60c:	4a08      	ldr	r2, [pc, #32]	; (1d630 <nrfx_ipc_receive_event_disable+0x34>)
   1d60e:	f007 fb6a 	bl	24ce6 <assert_print>
   1d612:	2171      	movs	r1, #113	; 0x71
   1d614:	4806      	ldr	r0, [pc, #24]	; (1d630 <nrfx_ipc_receive_event_disable+0x34>)
   1d616:	f007 fb5f 	bl	24cd8 <assert_post_action>
    p_reg->INTENCLR = mask;
   1d61a:	4a06      	ldr	r2, [pc, #24]	; (1d634 <nrfx_ipc_receive_event_disable+0x38>)
    nrf_ipc_int_disable(NRF_IPC, (1UL << event_index));
   1d61c:	4083      	lsls	r3, r0
   1d61e:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
   1d622:	bd08      	pop	{r3, pc}
   1d624:	200213d8 	.word	0x200213d8
   1d628:	0002ffe2 	.word	0x0002ffe2
   1d62c:	0002b6a9 	.word	0x0002b6a9
   1d630:	0002ff9e 	.word	0x0002ff9e
   1d634:	4002a000 	.word	0x4002a000

0001d638 <nrfx_ipc_irq_handler>:
    channel_bitmask |= nrf_ipc_send_config_get(NRF_IPC, send_index);
    nrf_ipc_send_config_set(NRF_IPC, send_index, channel_bitmask);
}

void nrfx_ipc_irq_handler(void)
{
   1d638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t bitmask = events_map;

    while (bitmask)
    {
        uint8_t event_idx = NRF_CTZ(bitmask);
        bitmask &= ~(1UL << event_idx);
   1d63a:	2601      	movs	r6, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d63c:	2700      	movs	r7, #0
    return p_reg->INTPEND;
   1d63e:	4b12      	ldr	r3, [pc, #72]	; (1d688 <nrfx_ipc_irq_handler+0x50>)
        nrf_ipc_event_clear(NRF_IPC, nrf_ipc_receive_event_get(event_idx));
#if NRFX_CHECK(NRFX_CONFIG_API_VER_2_10)
        if (m_ipc_cb.handler)
   1d640:	4d12      	ldr	r5, [pc, #72]	; (1d68c <nrfx_ipc_irq_handler+0x54>)
   1d642:	f8d3 430c 	ldr.w	r4, [r3, #780]	; 0x30c
    while (bitmask)
   1d646:	b904      	cbnz	r4, 1d64a <nrfx_ipc_irq_handler+0x12>
    if (m_ipc_cb.handler)
    {
        m_ipc_cb.handler(events_map, m_ipc_cb.p_context);
#endif
    }
}
   1d648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t event_idx = NRF_CTZ(bitmask);
   1d64a:	fa94 f0a4 	rbit	r0, r4
   1d64e:	fab0 f080 	clz	r0, r0
        bitmask &= ~(1UL << event_idx);
   1d652:	fa06 f300 	lsl.w	r3, r6, r0
    NRFX_ASSERT(index < IPC_CH_NUM);
   1d656:	280f      	cmp	r0, #15
   1d658:	ea24 0403 	bic.w	r4, r4, r3
   1d65c:	dd0b      	ble.n	1d676 <nrfx_ipc_irq_handler+0x3e>
   1d65e:	490c      	ldr	r1, [pc, #48]	; (1d690 <nrfx_ipc_irq_handler+0x58>)
   1d660:	480c      	ldr	r0, [pc, #48]	; (1d694 <nrfx_ipc_irq_handler+0x5c>)
   1d662:	f240 13e7 	movw	r3, #487	; 0x1e7
   1d666:	4a0c      	ldr	r2, [pc, #48]	; (1d698 <nrfx_ipc_irq_handler+0x60>)
   1d668:	f007 fb3d 	bl	24ce6 <assert_print>
   1d66c:	f240 11e7 	movw	r1, #487	; 0x1e7
   1d670:	4809      	ldr	r0, [pc, #36]	; (1d698 <nrfx_ipc_irq_handler+0x60>)
   1d672:	f007 fb31 	bl	24cd8 <assert_post_action>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d676:	4b09      	ldr	r3, [pc, #36]	; (1d69c <nrfx_ipc_irq_handler+0x64>)
    return (nrf_ipc_event_t)(NRFX_OFFSETOF(NRF_IPC_Type, EVENTS_RECEIVE[index]));
   1d678:	0082      	lsls	r2, r0, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d67a:	509f      	str	r7, [r3, r2]
        if (m_ipc_cb.handler)
   1d67c:	682b      	ldr	r3, [r5, #0]
   1d67e:	2b00      	cmp	r3, #0
   1d680:	d0e1      	beq.n	1d646 <nrfx_ipc_irq_handler+0xe>
            m_ipc_cb.handler(event_idx, m_ipc_cb.p_context);
   1d682:	68a9      	ldr	r1, [r5, #8]
   1d684:	4798      	blx	r3
   1d686:	e7de      	b.n	1d646 <nrfx_ipc_irq_handler+0xe>
   1d688:	4002a000 	.word	0x4002a000
   1d68c:	200213d8 	.word	0x200213d8
   1d690:	0002c5d7 	.word	0x0002c5d7
   1d694:	0002b6a9 	.word	0x0002b6a9
   1d698:	0002c5a5 	.word	0x0002c5a5
   1d69c:	4002a100 	.word	0x4002a100

0001d6a0 <nvmc_word_write>:
   1d6a0:	4a04      	ldr	r2, [pc, #16]	; (1d6b4 <nvmc_word_write+0x14>)
   1d6a2:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
{
#if defined(NRF9160_XXAA)
    while (!nrf_nvmc_write_ready_check(NRF_NVMC))
    {}
#else
    while (!nrf_nvmc_ready_check(NRF_NVMC))
   1d6a6:	07db      	lsls	r3, r3, #31
   1d6a8:	d5fb      	bpl.n	1d6a2 <nvmc_word_write+0x2>
    {}
#endif

    *(volatile uint32_t *)addr = value;
   1d6aa:	6001      	str	r1, [r0, #0]
   1d6ac:	f3bf 8f5f 	dmb	sy
    __DMB();
}
   1d6b0:	4770      	bx	lr
   1d6b2:	bf00      	nop
   1d6b4:	40039000 	.word	0x40039000

0001d6b8 <nrfx_nvmc_page_erase>:
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d6b8:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    }
}

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
   1d6bc:	b508      	push	{r3, lr}
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d6be:	d30b      	bcc.n	1d6d8 <nrfx_nvmc_page_erase+0x20>
    NRFX_ASSERT(is_valid_address(addr, false));
   1d6c0:	4910      	ldr	r1, [pc, #64]	; (1d704 <nrfx_nvmc_page_erase+0x4c>)
   1d6c2:	4811      	ldr	r0, [pc, #68]	; (1d708 <nrfx_nvmc_page_erase+0x50>)
   1d6c4:	f44f 7383 	mov.w	r3, #262	; 0x106
   1d6c8:	4a10      	ldr	r2, [pc, #64]	; (1d70c <nrfx_nvmc_page_erase+0x54>)
   1d6ca:	f007 fb0c 	bl	24ce6 <assert_print>
   1d6ce:	f44f 7183 	mov.w	r1, #262	; 0x106
   1d6d2:	480e      	ldr	r0, [pc, #56]	; (1d70c <nrfx_nvmc_page_erase+0x54>)
   1d6d4:	f007 fb00 	bl	24cd8 <assert_post_action>
    return !(addr % flash_page_size_get());
   1d6d8:	f3c0 030b 	ubfx	r3, r0, #0, #12

    if (!is_page_aligned_check(addr))
   1d6dc:	b97b      	cbnz	r3, 1d6fe <nrfx_nvmc_page_erase+0x46>

#if defined(NVMC_CONFIGNS_WEN_Msk)
NRF_STATIC_INLINE void nrf_nvmc_nonsecure_mode_set(NRF_NVMC_Type *    p_reg,
                                                   nrf_nvmc_ns_mode_t mode)
{
    p_reg->CONFIGNS = (uint32_t)mode;
   1d6de:	2202      	movs	r2, #2
   1d6e0:	4b0b      	ldr	r3, [pc, #44]	; (1d710 <nrfx_nvmc_page_erase+0x58>)
   1d6e2:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
        p_reg->ERASEPCR1 = page_addr;
    }
#elif defined(NRF52_SERIES)
    p_reg->ERASEPAGE = page_addr;
#elif defined(NRF9160_XXAA) || defined(NRF5340_XXAA_APPLICATION) || defined(NRF5340_XXAA_NETWORK)
    *(volatile uint32_t *)page_addr = 0xFFFFFFFF;
   1d6e6:	f04f 32ff 	mov.w	r2, #4294967295
   1d6ea:	6002      	str	r2, [r0, #0]
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
   1d6ec:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        return NRFX_ERROR_INVALID_ADDR;
    }

    nvmc_erase_mode_set();
    nrf_nvmc_page_erase_start(NRF_NVMC, addr);
    while (!nrf_nvmc_ready_check(NRF_NVMC))
   1d6f0:	07d2      	lsls	r2, r2, #31
   1d6f2:	d5fb      	bpl.n	1d6ec <nrfx_nvmc_page_erase+0x34>
    p_reg->CONFIGNS = (uint32_t)mode;
   1d6f4:	2200      	movs	r2, #0
    {}
    nvmc_readonly_mode_set();

    return NRFX_SUCCESS;
   1d6f6:	4807      	ldr	r0, [pc, #28]	; (1d714 <nrfx_nvmc_page_erase+0x5c>)
   1d6f8:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
}
   1d6fc:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_ADDR;
   1d6fe:	4806      	ldr	r0, [pc, #24]	; (1d718 <nrfx_nvmc_page_erase+0x60>)
   1d700:	e7fc      	b.n	1d6fc <nrfx_nvmc_page_erase+0x44>
   1d702:	bf00      	nop
   1d704:	0003006b 	.word	0x0003006b
   1d708:	0002b6a9 	.word	0x0002b6a9
   1d70c:	0003000f 	.word	0x0003000f
   1d710:	40039000 	.word	0x40039000
   1d714:	0bad0000 	.word	0x0bad0000
   1d718:	0bad000a 	.word	0x0bad000a

0001d71c <nrfx_nvmc_word_write>:
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d71c:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000

    nrfx_nvmc_word_write(aligned_addr, partial_word_create(addr, (const uint8_t *)&value, 2));
}

void nrfx_nvmc_word_write(uint32_t addr, uint32_t value)
{
   1d720:	b538      	push	{r3, r4, r5, lr}
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d722:	d30b      	bcc.n	1d73c <nrfx_nvmc_word_write+0x20>
    NRFX_ASSERT(is_valid_address(addr, true));
   1d724:	4910      	ldr	r1, [pc, #64]	; (1d768 <nrfx_nvmc_word_write+0x4c>)
   1d726:	f44f 73ca 	mov.w	r3, #404	; 0x194
   1d72a:	4a10      	ldr	r2, [pc, #64]	; (1d76c <nrfx_nvmc_word_write+0x50>)
   1d72c:	4810      	ldr	r0, [pc, #64]	; (1d770 <nrfx_nvmc_word_write+0x54>)
   1d72e:	f007 fada 	bl	24ce6 <assert_print>
   1d732:	f44f 71ca 	mov.w	r1, #404	; 0x194
    NRFX_ASSERT(nrfx_is_word_aligned((void const *)addr));
   1d736:	480d      	ldr	r0, [pc, #52]	; (1d76c <nrfx_nvmc_word_write+0x50>)
   1d738:	f007 face 	bl	24cd8 <assert_post_action>
   1d73c:	f010 0403 	ands.w	r4, r0, #3
   1d740:	d009      	beq.n	1d756 <nrfx_nvmc_word_write+0x3a>
   1d742:	490c      	ldr	r1, [pc, #48]	; (1d774 <nrfx_nvmc_word_write+0x58>)
   1d744:	f240 1395 	movw	r3, #405	; 0x195
   1d748:	4a08      	ldr	r2, [pc, #32]	; (1d76c <nrfx_nvmc_word_write+0x50>)
   1d74a:	4809      	ldr	r0, [pc, #36]	; (1d770 <nrfx_nvmc_word_write+0x54>)
   1d74c:	f007 facb 	bl	24ce6 <assert_print>
   1d750:	f240 1195 	movw	r1, #405	; 0x195
   1d754:	e7ef      	b.n	1d736 <nrfx_nvmc_word_write+0x1a>
   1d756:	2301      	movs	r3, #1
   1d758:	4d07      	ldr	r5, [pc, #28]	; (1d778 <nrfx_nvmc_word_write+0x5c>)
   1d75a:	f8c5 3584 	str.w	r3, [r5, #1412]	; 0x584

    nvmc_write_mode_set();

    nvmc_word_write(addr, value);
   1d75e:	f7ff ff9f 	bl	1d6a0 <nvmc_word_write>
   1d762:	f8c5 4584 	str.w	r4, [r5, #1412]	; 0x584

    nvmc_readonly_mode_set();
}
   1d766:	bd38      	pop	{r3, r4, r5, pc}
   1d768:	00030085 	.word	0x00030085
   1d76c:	0003000f 	.word	0x0003000f
   1d770:	0002b6a9 	.word	0x0002b6a9
   1d774:	0003009f 	.word	0x0003009f
   1d778:	40039000 	.word	0x40039000

0001d77c <qspi_xfer>:

static nrfx_err_t qspi_xfer(void *            p_buffer,
                            size_t            length,
                            uint32_t          address,
                            nrfx_qspi_state_t desired_state)
{
   1d77c:	b570      	push	{r4, r5, r6, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1d77e:	4d43      	ldr	r5, [pc, #268]	; (1d88c <qspi_xfer+0x110>)
   1d780:	f895 4030 	ldrb.w	r4, [r5, #48]	; 0x30
   1d784:	b94c      	cbnz	r4, 1d79a <qspi_xfer+0x1e>
   1d786:	4942      	ldr	r1, [pc, #264]	; (1d890 <qspi_xfer+0x114>)
   1d788:	2368      	movs	r3, #104	; 0x68
   1d78a:	4a42      	ldr	r2, [pc, #264]	; (1d894 <qspi_xfer+0x118>)
   1d78c:	4842      	ldr	r0, [pc, #264]	; (1d898 <qspi_xfer+0x11c>)
   1d78e:	f007 faaa 	bl	24ce6 <assert_print>
   1d792:	2168      	movs	r1, #104	; 0x68
    NRFX_ASSERT(p_buffer != NULL);
   1d794:	483f      	ldr	r0, [pc, #252]	; (1d894 <qspi_xfer+0x118>)
   1d796:	f007 fa9f 	bl	24cd8 <assert_post_action>
   1d79a:	b938      	cbnz	r0, 1d7ac <qspi_xfer+0x30>
   1d79c:	493f      	ldr	r1, [pc, #252]	; (1d89c <qspi_xfer+0x120>)
   1d79e:	2369      	movs	r3, #105	; 0x69
   1d7a0:	4a3c      	ldr	r2, [pc, #240]	; (1d894 <qspi_xfer+0x118>)
   1d7a2:	483d      	ldr	r0, [pc, #244]	; (1d898 <qspi_xfer+0x11c>)
   1d7a4:	f007 fa9f 	bl	24ce6 <assert_print>
   1d7a8:	2169      	movs	r1, #105	; 0x69
   1d7aa:	e7f3      	b.n	1d794 <qspi_xfer+0x18>
   1d7ac:	f000 4660 	and.w	r6, r0, #3758096384	; 0xe0000000

    if (!nrfx_is_in_ram(p_buffer) || !nrfx_is_word_aligned(p_buffer))
   1d7b0:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
   1d7b4:	d165      	bne.n	1d882 <qspi_xfer+0x106>
   1d7b6:	0786      	lsls	r6, r0, #30
   1d7b8:	d163      	bne.n	1d882 <qspi_xfer+0x106>
    {
        return NRFX_ERROR_INVALID_ADDR;
    }

    if ((m_cb.state != NRFX_QSPI_STATE_IDLE) &&
   1d7ba:	2c01      	cmp	r4, #1
   1d7bc:	d001      	beq.n	1d7c2 <qspi_xfer+0x46>
   1d7be:	429c      	cmp	r4, r3
   1d7c0:	d161      	bne.n	1d886 <qspi_xfer+0x10a>
    {
        return NRFX_ERROR_BUSY;
    }

    bool is_first_buffer = false;
    if (m_cb.handler)
   1d7c2:	682c      	ldr	r4, [r5, #0]
   1d7c4:	bb04      	cbnz	r4, 1d808 <qspi_xfer+0x8c>
            is_first_buffer = true;
        }
    }

    nrf_qspi_task_t task;
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d7c6:	2b02      	cmp	r3, #2
   1d7c8:	4b35      	ldr	r3, [pc, #212]	; (1d8a0 <qspi_xfer+0x124>)
NRF_STATIC_INLINE void nrf_qspi_write_buffer_set(NRF_QSPI_Type * p_reg,
                                                 void const    * p_buffer,
                                                 uint32_t        length,
                                                 uint32_t        dest_addr)
{
    p_reg->WRITE.DST = dest_addr;
   1d7ca:	bf0b      	itete	eq
   1d7cc:	f8c3 2510 	streq.w	r2, [r3, #1296]	; 0x510
NRF_STATIC_INLINE void nrf_qspi_read_buffer_set(NRF_QSPI_Type * p_reg,
                                                void          * p_buffer,
                                                uint32_t        length,
                                                uint32_t        src_addr)
{
    p_reg->READ.SRC = src_addr;
   1d7d0:	f8c3 2504 	strne.w	r2, [r3, #1284]	; 0x504
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d7d4:	f8c3 0514 	streq.w	r0, [r3, #1300]	; 0x514
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d7d8:	f8c3 0508 	strne.w	r0, [r3, #1288]	; 0x508
    p_reg->WRITE.CNT = length;
   1d7dc:	bf0b      	itete	eq
   1d7de:	f8c3 1518 	streq.w	r1, [r3, #1304]	; 0x518
    p_reg->READ.CNT = length;
   1d7e2:	f8c3 150c 	strne.w	r1, [r3, #1292]	; 0x50c
    {
        nrf_qspi_write_buffer_set(NRF_QSPI, p_buffer, length, address);
        task = NRF_QSPI_TASK_WRITESTART;
   1d7e6:	2208      	moveq	r2, #8
    }
    else
    {
        nrf_qspi_read_buffer_set(NRF_QSPI, p_buffer, length, address);
        task = NRF_QSPI_TASK_READSTART;
   1d7e8:	2204      	movne	r2, #4
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d7ea:	2100      	movs	r1, #0
   1d7ec:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d7f0:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
   1d7f4:	2201      	movs	r2, #1
   1d7f6:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
   1d7fa:	601a      	str	r2, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d7fc:	4a28      	ldr	r2, [pc, #160]	; (1d8a0 <qspi_xfer+0x124>)
   1d7fe:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100

    if (!m_cb.handler)
    {
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
        nrf_qspi_task_trigger(NRF_QSPI, task);
        while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1d802:	2b00      	cmp	r3, #0
   1d804:	d0fb      	beq.n	1d7fe <qspi_xfer+0x82>
   1d806:	e00d      	b.n	1d824 <qspi_xfer+0xa8>
        if (m_cb.p_buffer_primary)
   1d808:	68ae      	ldr	r6, [r5, #8]
   1d80a:	4c25      	ldr	r4, [pc, #148]	; (1d8a0 <qspi_xfer+0x124>)
   1d80c:	b166      	cbz	r6, 1d828 <qspi_xfer+0xac>
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d80e:	2b02      	cmp	r3, #2
            m_cb.p_buffer_secondary = p_buffer;
   1d810:	60e8      	str	r0, [r5, #12]
            m_cb.size_secondary     = length;
   1d812:	6169      	str	r1, [r5, #20]
            m_cb.addr_secondary     = address;
   1d814:	61ea      	str	r2, [r5, #28]
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d816:	d12d      	bne.n	1d874 <qspi_xfer+0xf8>
    p_reg->WRITE.DST = dest_addr;
   1d818:	f8c4 2510 	str.w	r2, [r4, #1296]	; 0x510
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d81c:	f8c4 0514 	str.w	r0, [r4, #1300]	; 0x514
    p_reg->WRITE.CNT = length;
   1d820:	f8c4 1518 	str.w	r1, [r4, #1304]	; 0x518
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
        nrf_qspi_int_enable(NRF_QSPI, NRF_QSPI_INT_READY_MASK);
        nrf_qspi_task_trigger(NRF_QSPI, task);
    }

    return NRFX_SUCCESS;
   1d824:	481f      	ldr	r0, [pc, #124]	; (1d8a4 <qspi_xfer+0x128>)
}
   1d826:	bd70      	pop	{r4, r5, r6, pc}
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d828:	2b02      	cmp	r3, #2
            m_cb.state = desired_state;
   1d82a:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
            m_cb.size_primary     = length;
   1d82e:	6129      	str	r1, [r5, #16]
            m_cb.addr_primary     = address;
   1d830:	61aa      	str	r2, [r5, #24]
            m_cb.p_buffer_primary = p_buffer;
   1d832:	60a8      	str	r0, [r5, #8]
    p_reg->WRITE.DST = dest_addr;
   1d834:	bf0c      	ite	eq
   1d836:	f8c4 2510 	streq.w	r2, [r4, #1296]	; 0x510
    p_reg->READ.SRC = src_addr;
   1d83a:	f8c4 2504 	strne.w	r2, [r4, #1284]	; 0x504
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d83e:	f04f 0200 	mov.w	r2, #0
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d842:	bf0b      	itete	eq
   1d844:	f8c4 0514 	streq.w	r0, [r4, #1300]	; 0x514
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d848:	f8c4 0508 	strne.w	r0, [r4, #1288]	; 0x508
    p_reg->WRITE.CNT = length;
   1d84c:	f8c4 1518 	streq.w	r1, [r4, #1304]	; 0x518
    p_reg->READ.CNT = length;
   1d850:	f8c4 150c 	strne.w	r1, [r4, #1292]	; 0x50c
        task = NRF_QSPI_TASK_WRITESTART;
   1d854:	bf08      	it	eq
   1d856:	2308      	moveq	r3, #8
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d858:	4911      	ldr	r1, [pc, #68]	; (1d8a0 <qspi_xfer+0x124>)
        task = NRF_QSPI_TASK_READSTART;
   1d85a:	bf18      	it	ne
   1d85c:	2304      	movne	r3, #4
   1d85e:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
    p_reg->INTENSET = mask;
   1d862:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d864:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d868:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
    p_reg->INTENSET = mask;
   1d86c:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d870:	601a      	str	r2, [r3, #0]
}
   1d872:	e7d7      	b.n	1d824 <qspi_xfer+0xa8>
    p_reg->READ.SRC = src_addr;
   1d874:	f8c4 2504 	str.w	r2, [r4, #1284]	; 0x504
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d878:	f8c4 0508 	str.w	r0, [r4, #1288]	; 0x508
    p_reg->READ.CNT = length;
   1d87c:	f8c4 150c 	str.w	r1, [r4, #1292]	; 0x50c
    else if (is_first_buffer)
   1d880:	e7d0      	b.n	1d824 <qspi_xfer+0xa8>
        return NRFX_ERROR_INVALID_ADDR;
   1d882:	4809      	ldr	r0, [pc, #36]	; (1d8a8 <qspi_xfer+0x12c>)
   1d884:	e7cf      	b.n	1d826 <qspi_xfer+0xaa>
        return NRFX_ERROR_BUSY;
   1d886:	4809      	ldr	r0, [pc, #36]	; (1d8ac <qspi_xfer+0x130>)
   1d888:	e7cd      	b.n	1d826 <qspi_xfer+0xaa>
   1d88a:	bf00      	nop
   1d88c:	200213e4 	.word	0x200213e4
   1d890:	00030104 	.word	0x00030104
   1d894:	000300c8 	.word	0x000300c8
   1d898:	0002b6a9 	.word	0x0002b6a9
   1d89c:	00030130 	.word	0x00030130
   1d8a0:	4002b000 	.word	0x4002b000
   1d8a4:	0bad0000 	.word	0x0bad0000
   1d8a8:	0bad000a 	.word	0x0bad000a
   1d8ac:	0bad000b 	.word	0x0bad000b

0001d8b0 <qspi_ready_wait>:
        nrf_gpio_cfg_default(pins.io3_pin);
    }
}

static nrfx_err_t qspi_ready_wait(void)
{
   1d8b0:	b538      	push	{r3, r4, r5, lr}
   1d8b2:	2464      	movs	r4, #100	; 0x64
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d8b4:	4d06      	ldr	r5, [pc, #24]	; (1d8d0 <qspi_ready_wait+0x20>)
   1d8b6:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
    bool result;
    NRFX_WAIT_FOR(nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY),
   1d8ba:	b933      	cbnz	r3, 1d8ca <qspi_ready_wait+0x1a>
   1d8bc:	200a      	movs	r0, #10
   1d8be:	f00a ff77 	bl	287b0 <nrfx_busy_wait>
   1d8c2:	3c01      	subs	r4, #1
   1d8c4:	d1f7      	bne.n	1d8b6 <qspi_ready_wait+0x6>
                                       QSPI_DEF_WAIT_ATTEMPTS,
                                       QSPI_DEF_WAIT_TIME_US,
                                       result);
    if (!result)
    {
        return NRFX_ERROR_TIMEOUT;
   1d8c6:	4803      	ldr	r0, [pc, #12]	; (1d8d4 <qspi_ready_wait+0x24>)
    }

    return NRFX_SUCCESS;
}
   1d8c8:	bd38      	pop	{r3, r4, r5, pc}
    return NRFX_SUCCESS;
   1d8ca:	4803      	ldr	r0, [pc, #12]	; (1d8d8 <qspi_ready_wait+0x28>)
   1d8cc:	e7fc      	b.n	1d8c8 <qspi_ready_wait+0x18>
   1d8ce:	bf00      	nop
   1d8d0:	4002b000 	.word	0x4002b000
   1d8d4:	0bad0007 	.word	0x0bad0007
   1d8d8:	0bad0000 	.word	0x0bad0000

0001d8dc <qspi_event_xfer_handle.constprop.0>:
}
#endif

static void qspi_event_xfer_handle(nrfx_qspi_evt_ext_xfer_t * p_xfer)
{
    p_xfer->p_buffer = (uint8_t *)m_cb.p_buffer_primary;
   1d8dc:	4b08      	ldr	r3, [pc, #32]	; (1d900 <qspi_event_xfer_handle.constprop.0+0x24>)
   1d8de:	689a      	ldr	r2, [r3, #8]
   1d8e0:	625a      	str	r2, [r3, #36]	; 0x24
    p_xfer->size     = m_cb.size_primary;
   1d8e2:	691a      	ldr	r2, [r3, #16]
   1d8e4:	629a      	str	r2, [r3, #40]	; 0x28
    p_xfer->addr     = m_cb.addr_primary;
   1d8e6:	699a      	ldr	r2, [r3, #24]
   1d8e8:	62da      	str	r2, [r3, #44]	; 0x2c
    if (m_cb.p_buffer_secondary)
   1d8ea:	68da      	ldr	r2, [r3, #12]
    {
        m_cb.p_buffer_primary = m_cb.p_buffer_secondary;
   1d8ec:	609a      	str	r2, [r3, #8]
    if (m_cb.p_buffer_secondary)
   1d8ee:	b132      	cbz	r2, 1d8fe <qspi_event_xfer_handle.constprop.0+0x22>
        m_cb.size_primary     = m_cb.size_secondary;
   1d8f0:	695a      	ldr	r2, [r3, #20]
   1d8f2:	611a      	str	r2, [r3, #16]
        m_cb.addr_primary     = m_cb.addr_secondary;
   1d8f4:	69da      	ldr	r2, [r3, #28]
   1d8f6:	619a      	str	r2, [r3, #24]

        m_cb.p_buffer_secondary = NULL;
   1d8f8:	2200      	movs	r2, #0
   1d8fa:	60da      	str	r2, [r3, #12]
   1d8fc:	4770      	bx	lr
    }
    else
    {
        m_cb.p_buffer_primary = NULL;
    }
}
   1d8fe:	4770      	bx	lr
   1d900:	200213e4 	.word	0x200213e4

0001d904 <nrf_gpio_cfg.constprop.0>:
NRF_STATIC_INLINE void nrf_gpio_cfg(
   1d904:	b508      	push	{r3, lr}
    switch (port)
   1d906:	0943      	lsrs	r3, r0, #5
   1d908:	d00d      	beq.n	1d926 <nrf_gpio_cfg.constprop.0+0x22>
   1d90a:	2b01      	cmp	r3, #1
   1d90c:	d01e      	beq.n	1d94c <nrf_gpio_cfg.constprop.0+0x48>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d90e:	4914      	ldr	r1, [pc, #80]	; (1d960 <nrf_gpio_cfg.constprop.0+0x5c>)
   1d910:	4814      	ldr	r0, [pc, #80]	; (1d964 <nrf_gpio_cfg.constprop.0+0x60>)
   1d912:	f240 2347 	movw	r3, #583	; 0x247
   1d916:	4a14      	ldr	r2, [pc, #80]	; (1d968 <nrf_gpio_cfg.constprop.0+0x64>)
   1d918:	f007 f9e5 	bl	24ce6 <assert_print>
   1d91c:	f240 2147 	movw	r1, #583	; 0x247
   1d920:	4811      	ldr	r0, [pc, #68]	; (1d968 <nrf_gpio_cfg.constprop.0+0x64>)
   1d922:	f007 f9d9 	bl	24cd8 <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1d926:	f04f 33ff 	mov.w	r3, #4294967295
   1d92a:	40c3      	lsrs	r3, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d92c:	07da      	lsls	r2, r3, #31
   1d92e:	d5ee      	bpl.n	1d90e <nrf_gpio_cfg.constprop.0+0xa>
        case 0: return NRF_P0;
   1d930:	4a0e      	ldr	r2, [pc, #56]	; (1d96c <nrf_gpio_cfg.constprop.0+0x68>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   1d932:	eb02 0280 	add.w	r2, r2, r0, lsl #2
   1d936:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   1d93a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
   1d93e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   1d942:	f041 0102 	orr.w	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
   1d946:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
}
   1d94a:	bd08      	pop	{r3, pc}
    return (mask & (1UL << pin_number)) ? true : false;
   1d94c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
   1d950:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1d954:	40c3      	lsrs	r3, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d956:	07db      	lsls	r3, r3, #31
   1d958:	d5d9      	bpl.n	1d90e <nrf_gpio_cfg.constprop.0+0xa>
        case 1: return NRF_P1;
   1d95a:	4a05      	ldr	r2, [pc, #20]	; (1d970 <nrf_gpio_cfg.constprop.0+0x6c>)
   1d95c:	e7e9      	b.n	1d932 <nrf_gpio_cfg.constprop.0+0x2e>
   1d95e:	bf00      	nop
   1d960:	0002f60a 	.word	0x0002f60a
   1d964:	0002b6a9 	.word	0x0002b6a9
   1d968:	0002f5d7 	.word	0x0002f5d7
   1d96c:	40842500 	.word	0x40842500
   1d970:	40842800 	.word	0x40842800

0001d974 <nrf_qspi_cinstrdata_get.constprop.0>:
        default:
            break;
    }
}

NRF_STATIC_INLINE void nrf_qspi_cinstrdata_get(NRF_QSPI_Type const * p_reg,
   1d974:	b510      	push	{r4, lr}
                                               nrf_qspi_cinstr_len_t length,
                                               void *                p_rx_data)
{
    uint8_t *p_rx_data_8 = (uint8_t *) p_rx_data;

    uint32_t reg1 = p_reg->CINSTRDAT1;
   1d976:	4b0e      	ldr	r3, [pc, #56]	; (1d9b0 <nrf_qspi_cinstrdata_get.constprop.0+0x3c>)
    uint32_t reg0 = p_reg->CINSTRDAT0;
    switch (length)
   1d978:	3802      	subs	r0, #2
    uint32_t reg1 = p_reg->CINSTRDAT1;
   1d97a:	f8d3 263c 	ldr.w	r2, [r3, #1596]	; 0x63c
    uint32_t reg0 = p_reg->CINSTRDAT0;
   1d97e:	f8d3 3638 	ldr.w	r3, [r3, #1592]	; 0x638
    switch (length)
   1d982:	2807      	cmp	r0, #7
   1d984:	d813      	bhi.n	1d9ae <nrf_qspi_cinstrdata_get.constprop.0+0x3a>
   1d986:	e8df f000 	tbb	[pc, r0]
   1d98a:	0f11      	.short	0x0f11
   1d98c:	080a0b0d 	.word	0x080a0b0d
   1d990:	0406      	.short	0x0406
    {
        case NRF_QSPI_CINSTR_LEN_9B:
            p_rx_data_8[7] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE7_Pos);
   1d992:	0e10      	lsrs	r0, r2, #24
   1d994:	71c8      	strb	r0, [r1, #7]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_8B:
            p_rx_data_8[6] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE6_Pos);
   1d996:	0c10      	lsrs	r0, r2, #16
   1d998:	7188      	strb	r0, [r1, #6]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_7B:
            p_rx_data_8[5] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE5_Pos);
   1d99a:	0a10      	lsrs	r0, r2, #8
   1d99c:	7148      	strb	r0, [r1, #5]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_6B:
            p_rx_data_8[4] = (uint8_t)(reg1);
   1d99e:	710a      	strb	r2, [r1, #4]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_5B:
            p_rx_data_8[3] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE3_Pos);
   1d9a0:	0e1a      	lsrs	r2, r3, #24
   1d9a2:	70ca      	strb	r2, [r1, #3]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_4B:
            p_rx_data_8[2] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE2_Pos);
   1d9a4:	0c1a      	lsrs	r2, r3, #16
   1d9a6:	708a      	strb	r2, [r1, #2]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_3B:
            p_rx_data_8[1] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE1_Pos);
   1d9a8:	0a1a      	lsrs	r2, r3, #8
   1d9aa:	704a      	strb	r2, [r1, #1]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_2B:
            p_rx_data_8[0] = (uint8_t)(reg0);
   1d9ac:	700b      	strb	r3, [r1, #0]
            /* Send only opcode. Case to avoid compiler warnings. */
            break;
        default:
            break;
    }
}
   1d9ae:	bd10      	pop	{r4, pc}
   1d9b0:	4002b000 	.word	0x4002b000

0001d9b4 <nrf_qspi_cinstrdata_set.constprop.0>:
    switch (length)
   1d9b4:	3802      	subs	r0, #2
   1d9b6:	2807      	cmp	r0, #7
   1d9b8:	d81f      	bhi.n	1d9fa <nrf_qspi_cinstrdata_set.constprop.0+0x46>
   1d9ba:	e8df f000 	tbb	[pc, r0]
   1d9be:	2729      	.short	0x2729
   1d9c0:	21231125 	.word	0x21231125
   1d9c4:	041f      	.short	0x041f
            reg |= ((uint32_t)p_tx_data_8[7]) << QSPI_CINSTRDAT1_BYTE7_Pos;
   1d9c6:	79cb      	ldrb	r3, [r1, #7]
   1d9c8:	061b      	lsls	r3, r3, #24
            reg |= ((uint32_t)p_tx_data_8[6]) << QSPI_CINSTRDAT1_BYTE6_Pos;
   1d9ca:	798a      	ldrb	r2, [r1, #6]
   1d9cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            reg |= ((uint32_t)p_tx_data_8[5]) << QSPI_CINSTRDAT1_BYTE5_Pos;
   1d9d0:	794a      	ldrb	r2, [r1, #5]
   1d9d2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            reg |= ((uint32_t)p_tx_data_8[4]);
   1d9d6:	790a      	ldrb	r2, [r1, #4]
   1d9d8:	4313      	orrs	r3, r2
            p_reg->CINSTRDAT1 = reg;
   1d9da:	4a0e      	ldr	r2, [pc, #56]	; (1da14 <nrf_qspi_cinstrdata_set.constprop.0+0x60>)
   1d9dc:	f8c2 363c 	str.w	r3, [r2, #1596]	; 0x63c
            reg |= ((uint32_t)p_tx_data_8[3]) << QSPI_CINSTRDAT0_BYTE3_Pos;
   1d9e0:	78cb      	ldrb	r3, [r1, #3]
   1d9e2:	061b      	lsls	r3, r3, #24
            reg |= ((uint32_t)p_tx_data_8[2]) << QSPI_CINSTRDAT0_BYTE2_Pos;
   1d9e4:	788a      	ldrb	r2, [r1, #2]
   1d9e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            reg |= ((uint32_t)p_tx_data_8[1]) << QSPI_CINSTRDAT0_BYTE1_Pos;
   1d9ea:	784a      	ldrb	r2, [r1, #1]
   1d9ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            reg |= ((uint32_t)p_tx_data_8[0]);
   1d9f0:	780a      	ldrb	r2, [r1, #0]
   1d9f2:	4313      	orrs	r3, r2
            p_reg->CINSTRDAT0 = reg;
   1d9f4:	4a07      	ldr	r2, [pc, #28]	; (1da14 <nrf_qspi_cinstrdata_set.constprop.0+0x60>)
   1d9f6:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
}
   1d9fa:	4770      	bx	lr
    switch (length)
   1d9fc:	2300      	movs	r3, #0
   1d9fe:	e7e4      	b.n	1d9ca <nrf_qspi_cinstrdata_set.constprop.0+0x16>
   1da00:	2300      	movs	r3, #0
   1da02:	e7e5      	b.n	1d9d0 <nrf_qspi_cinstrdata_set.constprop.0+0x1c>
   1da04:	2300      	movs	r3, #0
   1da06:	e7e6      	b.n	1d9d6 <nrf_qspi_cinstrdata_set.constprop.0+0x22>
   1da08:	2300      	movs	r3, #0
   1da0a:	e7eb      	b.n	1d9e4 <nrf_qspi_cinstrdata_set.constprop.0+0x30>
   1da0c:	2300      	movs	r3, #0
   1da0e:	e7ec      	b.n	1d9ea <nrf_qspi_cinstrdata_set.constprop.0+0x36>
   1da10:	2300      	movs	r3, #0
   1da12:	e7ed      	b.n	1d9f0 <nrf_qspi_cinstrdata_set.constprop.0+0x3c>
   1da14:	4002b000 	.word	0x4002b000

0001da18 <nrfx_qspi_init>:
{
   1da18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1da1a:	460d      	mov	r5, r1
   1da1c:	4616      	mov	r6, r2
    NRFX_ASSERT(p_config);
   1da1e:	4604      	mov	r4, r0
   1da20:	b958      	cbnz	r0, 1da3a <nrfx_qspi_init+0x22>
   1da22:	496e      	ldr	r1, [pc, #440]	; (1dbdc <nrfx_qspi_init+0x1c4>)
   1da24:	486e      	ldr	r0, [pc, #440]	; (1dbe0 <nrfx_qspi_init+0x1c8>)
   1da26:	f44f 7388 	mov.w	r3, #272	; 0x110
   1da2a:	4a6e      	ldr	r2, [pc, #440]	; (1dbe4 <nrfx_qspi_init+0x1cc>)
   1da2c:	f007 f95b 	bl	24ce6 <assert_print>
   1da30:	f44f 7188 	mov.w	r1, #272	; 0x110
   1da34:	486b      	ldr	r0, [pc, #428]	; (1dbe4 <nrfx_qspi_init+0x1cc>)
   1da36:	f007 f94f 	bl	24cd8 <assert_post_action>
    if (m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED)
   1da3a:	4f6b      	ldr	r7, [pc, #428]	; (1dbe8 <nrfx_qspi_init+0x1d0>)
   1da3c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
   1da40:	2b00      	cmp	r3, #0
   1da42:	f040 80c6 	bne.w	1dbd2 <nrfx_qspi_init+0x1ba>
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
   1da46:	7cc2      	ldrb	r2, [r0, #19]
   1da48:	b112      	cbz	r2, 1da50 <nrfx_qspi_init+0x38>
   1da4a:	7d03      	ldrb	r3, [r0, #20]
   1da4c:	2b00      	cmp	r3, #0
   1da4e:	d170      	bne.n	1db32 <nrfx_qspi_init+0x11a>
    if ((p_config->pins.sck_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1da50:	7920      	ldrb	r0, [r4, #4]
   1da52:	28ff      	cmp	r0, #255	; 0xff
   1da54:	f000 80bf 	beq.w	1dbd6 <nrfx_qspi_init+0x1be>
   1da58:	7963      	ldrb	r3, [r4, #5]
   1da5a:	2bff      	cmp	r3, #255	; 0xff
   1da5c:	f000 80bb 	beq.w	1dbd6 <nrfx_qspi_init+0x1be>
        (p_config->pins.csn_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1da60:	79a3      	ldrb	r3, [r4, #6]
   1da62:	2bff      	cmp	r3, #255	; 0xff
   1da64:	f000 80b7 	beq.w	1dbd6 <nrfx_qspi_init+0x1be>
        (p_config->pins.io1_pin == NRF_QSPI_PIN_NOT_CONNECTED))
   1da68:	79e1      	ldrb	r1, [r4, #7]
        (p_config->pins.io0_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1da6a:	29ff      	cmp	r1, #255	; 0xff
   1da6c:	f000 80b3 	beq.w	1dbd6 <nrfx_qspi_init+0x1be>
        (p_config->pins.csn_pin != QSPI_CSN_DEDICATED) ||
   1da70:	6863      	ldr	r3, [r4, #4]
    if ((p_config->pins.sck_pin != QSPI_SCK_DEDICATED) ||
   1da72:	f8df c178 	ldr.w	ip, [pc, #376]	; 1dbec <nrfx_qspi_init+0x1d4>
        (p_config->pins.csn_pin != QSPI_CSN_DEDICATED) ||
   1da76:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    if ((p_config->pins.sck_pin != QSPI_SCK_DEDICATED) ||
   1da7a:	4563      	cmp	r3, ip
   1da7c:	f040 80ab 	bne.w	1dbd6 <nrfx_qspi_init+0x1be>
        (p_config->pins.io0_pin != QSPI_IO0_DEDICATED) ||
   1da80:	290e      	cmp	r1, #14
   1da82:	f040 80a8 	bne.w	1dbd6 <nrfx_qspi_init+0x1be>
        (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1da86:	7a23      	ldrb	r3, [r4, #8]
        (p_config->pins.io1_pin != QSPI_IO1_DEDICATED) ||
   1da88:	2bff      	cmp	r3, #255	; 0xff
   1da8a:	d002      	beq.n	1da92 <nrfx_qspi_init+0x7a>
        (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1da8c:	2b0f      	cmp	r3, #15
   1da8e:	f040 80a2 	bne.w	1dbd6 <nrfx_qspi_init+0x1be>
        (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1da92:	7a63      	ldrb	r3, [r4, #9]
         p_config->pins.io2_pin != QSPI_IO2_DEDICATED) ||
   1da94:	2bff      	cmp	r3, #255	; 0xff
   1da96:	d002      	beq.n	1da9e <nrfx_qspi_init+0x86>
        (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1da98:	2b10      	cmp	r3, #16
   1da9a:	f040 809c 	bne.w	1dbd6 <nrfx_qspi_init+0x1be>
    if (!p_config->skip_gpio_cfg)
   1da9e:	b9d2      	cbnz	r2, 1dad6 <nrfx_qspi_init+0xbe>
        QSPI_PIN_INIT(p_config->pins.sck_pin);
   1daa0:	2103      	movs	r1, #3
   1daa2:	f7ff ff2f 	bl	1d904 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.csn_pin);
   1daa6:	2103      	movs	r1, #3
   1daa8:	7960      	ldrb	r0, [r4, #5]
   1daaa:	f7ff ff2b 	bl	1d904 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.io0_pin);
   1daae:	2103      	movs	r1, #3
   1dab0:	79a0      	ldrb	r0, [r4, #6]
   1dab2:	f7ff ff27 	bl	1d904 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.io1_pin);
   1dab6:	79e0      	ldrb	r0, [r4, #7]
   1dab8:	2103      	movs	r1, #3
   1daba:	f7ff ff23 	bl	1d904 <nrf_gpio_cfg.constprop.0>
        if (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1dabe:	7a20      	ldrb	r0, [r4, #8]
   1dac0:	28ff      	cmp	r0, #255	; 0xff
   1dac2:	d002      	beq.n	1daca <nrfx_qspi_init+0xb2>
            QSPI_PIN_INIT(p_config->pins.io2_pin);
   1dac4:	2103      	movs	r1, #3
   1dac6:	f7ff ff1d 	bl	1d904 <nrf_gpio_cfg.constprop.0>
        if (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1daca:	7a60      	ldrb	r0, [r4, #9]
   1dacc:	28ff      	cmp	r0, #255	; 0xff
   1dace:	d002      	beq.n	1dad6 <nrfx_qspi_init+0xbe>
            QSPI_PIN_INIT(p_config->pins.io3_pin);
   1dad0:	2103      	movs	r1, #3
   1dad2:	f7ff ff17 	bl	1d904 <nrf_gpio_cfg.constprop.0>
    if (!p_config->skip_psel_cfg)
   1dad6:	7d23      	ldrb	r3, [r4, #20]
   1dad8:	bb5b      	cbnz	r3, 1db32 <nrfx_qspi_init+0x11a>
    p_reg->PSEL.SCK = NRF_QSPI_PIN_VAL(p_pins->sck_pin);
   1dada:	7923      	ldrb	r3, [r4, #4]
   1dadc:	2bff      	cmp	r3, #255	; 0xff
   1dade:	bf14      	ite	ne
   1dae0:	461a      	movne	r2, r3
   1dae2:	f04f 32ff 	moveq.w	r2, #4294967295
   1dae6:	4b42      	ldr	r3, [pc, #264]	; (1dbf0 <nrfx_qspi_init+0x1d8>)
   1dae8:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
    p_reg->PSEL.CSN = NRF_QSPI_PIN_VAL(p_pins->csn_pin);
   1daec:	7962      	ldrb	r2, [r4, #5]
   1daee:	2aff      	cmp	r2, #255	; 0xff
   1daf0:	bf08      	it	eq
   1daf2:	f04f 32ff 	moveq.w	r2, #4294967295
   1daf6:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
    p_reg->PSEL.IO0 = NRF_QSPI_PIN_VAL(p_pins->io0_pin);
   1dafa:	79a2      	ldrb	r2, [r4, #6]
   1dafc:	2aff      	cmp	r2, #255	; 0xff
   1dafe:	bf08      	it	eq
   1db00:	f04f 32ff 	moveq.w	r2, #4294967295
   1db04:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
    p_reg->PSEL.IO1 = NRF_QSPI_PIN_VAL(p_pins->io1_pin);
   1db08:	79e2      	ldrb	r2, [r4, #7]
   1db0a:	2aff      	cmp	r2, #255	; 0xff
   1db0c:	bf08      	it	eq
   1db0e:	f04f 32ff 	moveq.w	r2, #4294967295
   1db12:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    p_reg->PSEL.IO2 = NRF_QSPI_PIN_VAL(p_pins->io2_pin);
   1db16:	7a22      	ldrb	r2, [r4, #8]
   1db18:	2aff      	cmp	r2, #255	; 0xff
   1db1a:	bf08      	it	eq
   1db1c:	f04f 32ff 	moveq.w	r2, #4294967295
   1db20:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->PSEL.IO3 = NRF_QSPI_PIN_VAL(p_pins->io3_pin);
   1db24:	7a62      	ldrb	r2, [r4, #9]
   1db26:	2aff      	cmp	r2, #255	; 0xff
   1db28:	bf08      	it	eq
   1db2a:	f04f 32ff 	moveq.w	r2, #4294967295
   1db2e:	f8c3 253c 	str.w	r2, [r3, #1340]	; 0x53c
    nrf_qspi_xip_offset_set(NRF_QSPI, p_config->xip_offset);
   1db32:	6823      	ldr	r3, [r4, #0]
    p_reg->XIPOFFSET = xip_offset;
   1db34:	4a2e      	ldr	r2, [pc, #184]	; (1dbf0 <nrfx_qspi_init+0x1d8>)
   1db36:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    config |= ((uint32_t)p_config->addrmode)   << QSPI_IFCONFIG0_ADDRMODE_Pos;
   1db3a:	7b23      	ldrb	r3, [r4, #12]
    config |= ((uint32_t)p_config->writeoc)    << QSPI_IFCONFIG0_WRITEOC_Pos;
   1db3c:	7ae0      	ldrb	r0, [r4, #11]
    uint32_t config = p_config->readoc;
   1db3e:	7aa1      	ldrb	r1, [r4, #10]
    config |= ((uint32_t)p_config->addrmode)   << QSPI_IFCONFIG0_ADDRMODE_Pos;
   1db40:	019b      	lsls	r3, r3, #6
   1db42:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
   1db46:	430b      	orrs	r3, r1
    config |= (p_config->dpmconfig ? 1U : 0U ) << QSPI_IFCONFIG0_DPMENABLE_Pos;
   1db48:	7b61      	ldrb	r1, [r4, #13]
   1db4a:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
    p_reg->IFCONFIG0 = config;
   1db4e:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
    if (p_config->phy_if.sck_freq == NRF_QSPI_FREQ_DIV1)
   1db52:	7c61      	ldrb	r1, [r4, #17]
    return p_reg->IFCONFIG0;
   1db54:	f8d2 3544 	ldr.w	r3, [r2, #1348]	; 0x544
   1db58:	bbb1      	cbnz	r1, 1dbc8 <nrfx_qspi_init+0x1b0>
        regval |= ((1 << 16) | (1 << 17));
   1db5a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    p_reg->IFCONFIG0 = regval;
   1db5e:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
}
#endif

NRF_STATIC_INLINE void nrf_qspi_iftiming_set(NRF_QSPI_Type * p_reg, uint8_t rxdelay)
{
    p_reg->IFTIMING = ((uint32_t)rxdelay << QSPI_IFTIMING_RXDELAY_Pos) & QSPI_IFTIMING_RXDELAY_Msk;
   1db62:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   1db66:	f8c2 3640 	str.w	r3, [r2, #1600]	; 0x640
    uint32_t config = p_reg->IFCONFIG1 & 0x00FFFF00;
   1db6a:	f8d2 1600 	ldr.w	r1, [r2, #1536]	; 0x600
    config |= p_config->sck_delay;
   1db6e:	7ba3      	ldrb	r3, [r4, #14]
    uint32_t config = p_reg->IFCONFIG1 & 0x00FFFF00;
   1db70:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   1db74:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    config |= p_config->sck_delay;
   1db78:	430b      	orrs	r3, r1
    config |= (p_config->dpmen ? 1U : 0U)      << QSPI_IFCONFIG1_DPMEN_Pos;
   1db7a:	7be1      	ldrb	r1, [r4, #15]
   1db7c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    config |= ((uint32_t)(p_config->spi_mode)) << QSPI_IFCONFIG1_SPIMODE_Pos;
   1db80:	7c21      	ldrb	r1, [r4, #16]
   1db82:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
    config |= ((uint32_t)(p_config->sck_freq)) << QSPI_IFCONFIG1_SCKFREQ_Pos;
   1db86:	7c61      	ldrb	r1, [r4, #17]
   1db88:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
    p_reg->IFCONFIG1 = config;
   1db8c:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
    m_cb.skip_gpio_cfg = p_config->skip_gpio_cfg;
   1db90:	7ce3      	ldrb	r3, [r4, #19]
    m_cb.p_context = p_context;
   1db92:	e9c7 5600 	strd	r5, r6, [r7]
    m_cb.skip_gpio_cfg = p_config->skip_gpio_cfg;
   1db96:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    p_reg->INTENCLR = mask;
   1db9a:	2301      	movs	r3, #1
   1db9c:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    if (handler)
   1dba0:	b115      	cbz	r5, 1dba8 <nrfx_qspi_init+0x190>
        NRFX_IRQ_ENABLE(QSPI_IRQn);
   1dba2:	202b      	movs	r0, #43	; 0x2b
   1dba4:	f7f2 fab0 	bl	10108 <arch_irq_enable>
    m_cb.p_buffer_primary = NULL;
   1dba8:	2100      	movs	r1, #0
    m_cb.state = NRFX_QSPI_STATE_IDLE;
   1dbaa:	2201      	movs	r2, #1
    m_cb.p_buffer_secondary = NULL;
   1dbac:	e9c7 1102 	strd	r1, r1, [r7, #8]
    p_reg->ENABLE = (QSPI_ENABLE_ENABLE_Enabled << QSPI_ENABLE_ENABLE_Pos);
   1dbb0:	4b0f      	ldr	r3, [pc, #60]	; (1dbf0 <nrfx_qspi_init+0x1d8>)
    m_cb.state = NRFX_QSPI_STATE_IDLE;
   1dbb2:	f887 2030 	strb.w	r2, [r7, #48]	; 0x30
   1dbb6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dbba:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1dbbe:	601a      	str	r2, [r3, #0]
}
   1dbc0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    return qspi_ready_wait();
   1dbc4:	f7ff be74 	b.w	1d8b0 <qspi_ready_wait>
        regval &= ~(1 << 17);
   1dbc8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
        regval |=  (1 << 16);
   1dbcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   1dbd0:	e7c5      	b.n	1db5e <nrfx_qspi_init+0x146>
        return NRFX_ERROR_INVALID_STATE;
   1dbd2:	4808      	ldr	r0, [pc, #32]	; (1dbf4 <nrfx_qspi_init+0x1dc>)
}
   1dbd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1dbd6:	4808      	ldr	r0, [pc, #32]	; (1dbf8 <nrfx_qspi_init+0x1e0>)
   1dbd8:	e7fc      	b.n	1dbd4 <nrfx_qspi_init+0x1bc>
   1dbda:	bf00      	nop
   1dbdc:	0002ffd9 	.word	0x0002ffd9
   1dbe0:	0002b6a9 	.word	0x0002b6a9
   1dbe4:	000300c8 	.word	0x000300c8
   1dbe8:	200213e4 	.word	0x200213e4
   1dbec:	000d1211 	.word	0x000d1211
   1dbf0:	4002b000 	.word	0x4002b000
   1dbf4:	0bad0005 	.word	0x0bad0005
   1dbf8:	0bad0004 	.word	0x0bad0004

0001dbfc <nrfx_qspi_cinstr_xfer>:
{
   1dbfc:	b570      	push	{r4, r5, r6, lr}
   1dbfe:	4614      	mov	r4, r2
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1dc00:	4a26      	ldr	r2, [pc, #152]	; (1dc9c <nrfx_qspi_cinstr_xfer+0xa0>)
{
   1dc02:	4605      	mov	r5, r0
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1dc04:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
   1dc08:	b95a      	cbnz	r2, 1dc22 <nrfx_qspi_cinstr_xfer+0x26>
   1dc0a:	4925      	ldr	r1, [pc, #148]	; (1dca0 <nrfx_qspi_cinstr_xfer+0xa4>)
   1dc0c:	f44f 73a7 	mov.w	r3, #334	; 0x14e
   1dc10:	4a24      	ldr	r2, [pc, #144]	; (1dca4 <nrfx_qspi_cinstr_xfer+0xa8>)
   1dc12:	4825      	ldr	r0, [pc, #148]	; (1dca8 <nrfx_qspi_cinstr_xfer+0xac>)
   1dc14:	f007 f867 	bl	24ce6 <assert_print>
   1dc18:	f44f 71a7 	mov.w	r1, #334	; 0x14e
        NRFX_ASSERT(p_config->wipwait);
   1dc1c:	4821      	ldr	r0, [pc, #132]	; (1dca4 <nrfx_qspi_cinstr_xfer+0xa8>)
   1dc1e:	f007 f85b 	bl	24cd8 <assert_post_action>
    if (m_cb.state != NRFX_QSPI_STATE_IDLE)
   1dc22:	2a01      	cmp	r2, #1
   1dc24:	d137      	bne.n	1dc96 <nrfx_qspi_cinstr_xfer+0x9a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dc26:	2200      	movs	r2, #0
   1dc28:	4e20      	ldr	r6, [pc, #128]	; (1dcac <nrfx_qspi_cinstr_xfer+0xb0>)
   1dc2a:	f8c6 2100 	str.w	r2, [r6, #256]	; 0x100
    if (p_tx_buffer)
   1dc2e:	b111      	cbz	r1, 1dc36 <nrfx_qspi_cinstr_xfer+0x3a>
        nrf_qspi_cinstrdata_set(NRF_QSPI, p_config->length, p_tx_buffer);
   1dc30:	7840      	ldrb	r0, [r0, #1]
   1dc32:	f7ff febf 	bl	1d9b4 <nrf_qspi_cinstrdata_set.constprop.0>
    p_reg->INTENCLR = mask;
   1dc36:	2301      	movs	r3, #1
   1dc38:	f8c6 3308 	str.w	r3, [r6, #776]	; 0x308
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1dc3c:	78ab      	ldrb	r3, [r5, #2]
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1dc3e:	786a      	ldrb	r2, [r5, #1]
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1dc40:	031b      	lsls	r3, r3, #12
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1dc42:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    p_reg->CINSTRCONF = (((uint32_t)p_config->opcode    << QSPI_CINSTRCONF_OPCODE_Pos) |
   1dc46:	782a      	ldrb	r2, [r5, #0]
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1dc48:	4313      	orrs	r3, r2
                         ((uint32_t)p_config->io3_level << QSPI_CINSTRCONF_LIO3_Pos) |
   1dc4a:	78ea      	ldrb	r2, [r5, #3]
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1dc4c:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                         ((uint32_t)p_config->wipwait   << QSPI_CINSTRCONF_WIPWAIT_Pos) |
   1dc50:	792a      	ldrb	r2, [r5, #4]
                         ((uint32_t)p_config->io3_level << QSPI_CINSTRCONF_LIO3_Pos) |
   1dc52:	ea43 3382 	orr.w	r3, r3, r2, lsl #14
                         ((uint32_t)p_config->wren      << QSPI_CINSTRCONF_WREN_Pos));
   1dc56:	796a      	ldrb	r2, [r5, #5]
                         ((uint32_t)p_config->wipwait   << QSPI_CINSTRCONF_WIPWAIT_Pos) |
   1dc58:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
    p_reg->CINSTRCONF = (((uint32_t)p_config->opcode    << QSPI_CINSTRCONF_OPCODE_Pos) |
   1dc5c:	f8c6 3634 	str.w	r3, [r6, #1588]	; 0x634
    if (qspi_ready_wait() == NRFX_ERROR_TIMEOUT)
   1dc60:	f7ff fe26 	bl	1d8b0 <qspi_ready_wait>
   1dc64:	4b12      	ldr	r3, [pc, #72]	; (1dcb0 <nrfx_qspi_cinstr_xfer+0xb4>)
   1dc66:	4298      	cmp	r0, r3
   1dc68:	d10b      	bne.n	1dc82 <nrfx_qspi_cinstr_xfer+0x86>
        NRFX_ASSERT(p_config->wipwait);
   1dc6a:	792b      	ldrb	r3, [r5, #4]
   1dc6c:	b993      	cbnz	r3, 1dc94 <nrfx_qspi_cinstr_xfer+0x98>
   1dc6e:	4911      	ldr	r1, [pc, #68]	; (1dcb4 <nrfx_qspi_cinstr_xfer+0xb8>)
   1dc70:	f240 136b 	movw	r3, #363	; 0x16b
   1dc74:	4a0b      	ldr	r2, [pc, #44]	; (1dca4 <nrfx_qspi_cinstr_xfer+0xa8>)
   1dc76:	480c      	ldr	r0, [pc, #48]	; (1dca8 <nrfx_qspi_cinstr_xfer+0xac>)
   1dc78:	f007 f835 	bl	24ce6 <assert_print>
   1dc7c:	f240 116b 	movw	r1, #363	; 0x16b
   1dc80:	e7cc      	b.n	1dc1c <nrfx_qspi_cinstr_xfer+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dc82:	2300      	movs	r3, #0
   1dc84:	f8c6 3100 	str.w	r3, [r6, #256]	; 0x100
    if (p_rx_buffer)
   1dc88:	b11c      	cbz	r4, 1dc92 <nrfx_qspi_cinstr_xfer+0x96>
        nrf_qspi_cinstrdata_get(NRF_QSPI, p_config->length, p_rx_buffer);
   1dc8a:	4621      	mov	r1, r4
   1dc8c:	7868      	ldrb	r0, [r5, #1]
   1dc8e:	f7ff fe71 	bl	1d974 <nrf_qspi_cinstrdata_get.constprop.0>
    return NRFX_SUCCESS;
   1dc92:	4809      	ldr	r0, [pc, #36]	; (1dcb8 <nrfx_qspi_cinstr_xfer+0xbc>)
}
   1dc94:	bd70      	pop	{r4, r5, r6, pc}
        return NRFX_ERROR_BUSY;
   1dc96:	4809      	ldr	r0, [pc, #36]	; (1dcbc <nrfx_qspi_cinstr_xfer+0xc0>)
   1dc98:	e7fc      	b.n	1dc94 <nrfx_qspi_cinstr_xfer+0x98>
   1dc9a:	bf00      	nop
   1dc9c:	200213e4 	.word	0x200213e4
   1dca0:	00030104 	.word	0x00030104
   1dca4:	000300c8 	.word	0x000300c8
   1dca8:	0002b6a9 	.word	0x0002b6a9
   1dcac:	4002b000 	.word	0x4002b000
   1dcb0:	0bad0007 	.word	0x0bad0007
   1dcb4:	00030148 	.word	0x00030148
   1dcb8:	0bad0000 	.word	0x0bad0000
   1dcbc:	0bad000b 	.word	0x0bad000b

0001dcc0 <nrfx_qspi_mem_busy_check>:
{
   1dcc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t status_value = 0;
   1dcc2:	2300      	movs	r3, #0
    nrf_qspi_cinstr_conf_t const config = {
   1dcc4:	4a0c      	ldr	r2, [pc, #48]	; (1dcf8 <nrfx_qspi_mem_busy_check+0x38>)
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1dcc6:	a802      	add	r0, sp, #8
    nrf_qspi_cinstr_conf_t const config = {
   1dcc8:	9202      	str	r2, [sp, #8]
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1dcca:	f10d 0207 	add.w	r2, sp, #7
   1dcce:	4611      	mov	r1, r2
    uint8_t status_value = 0;
   1dcd0:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_qspi_cinstr_conf_t const config = {
   1dcd4:	f8ad 300c 	strh.w	r3, [sp, #12]
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1dcd8:	f7ff ff90 	bl	1dbfc <nrfx_qspi_cinstr_xfer>
    if (ret_code != NRFX_SUCCESS)
   1dcdc:	4b07      	ldr	r3, [pc, #28]	; (1dcfc <nrfx_qspi_mem_busy_check+0x3c>)
   1dcde:	4298      	cmp	r0, r3
   1dce0:	d106      	bne.n	1dcf0 <nrfx_qspi_mem_busy_check+0x30>
    if ((status_value & QSPI_MEM_STATUSREG_WIP_Pos) != 0x00)
   1dce2:	f89d 3007 	ldrb.w	r3, [sp, #7]
        return NRFX_ERROR_BUSY;
   1dce6:	f013 0f01 	tst.w	r3, #1
   1dcea:	4b05      	ldr	r3, [pc, #20]	; (1dd00 <nrfx_qspi_mem_busy_check+0x40>)
   1dcec:	bf18      	it	ne
   1dcee:	4618      	movne	r0, r3
}
   1dcf0:	b005      	add	sp, #20
   1dcf2:	f85d fb04 	ldr.w	pc, [sp], #4
   1dcf6:	bf00      	nop
   1dcf8:	01000205 	.word	0x01000205
   1dcfc:	0bad0000 	.word	0x0bad0000
   1dd00:	0bad000b 	.word	0x0bad000b

0001dd04 <nrfx_qspi_uninit>:
{
   1dd04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1dd08:	4e29      	ldr	r6, [pc, #164]	; (1ddb0 <nrfx_qspi_uninit+0xac>)
   1dd0a:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
   1dd0e:	b95b      	cbnz	r3, 1dd28 <nrfx_qspi_uninit+0x24>
   1dd10:	4928      	ldr	r1, [pc, #160]	; (1ddb4 <nrfx_qspi_uninit+0xb0>)
   1dd12:	4829      	ldr	r0, [pc, #164]	; (1ddb8 <nrfx_qspi_uninit+0xb4>)
   1dd14:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
   1dd18:	4a28      	ldr	r2, [pc, #160]	; (1ddbc <nrfx_qspi_uninit+0xb8>)
   1dd1a:	f006 ffe4 	bl	24ce6 <assert_print>
   1dd1e:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
   1dd22:	4826      	ldr	r0, [pc, #152]	; (1ddbc <nrfx_qspi_uninit+0xb8>)
   1dd24:	f006 ffd8 	bl	24cd8 <assert_post_action>
    NRFX_IRQ_DISABLE(QSPI_IRQn);
   1dd28:	202b      	movs	r0, #43	; 0x2b
   1dd2a:	f7f2 f9fb 	bl	10124 <arch_irq_disable>
    return (bool)((p_reg->CINSTRCONF & (QSPI_CINSTRCONF_LFEN_Msk | QSPI_CINSTRCONF_LFSTOP_Msk))
   1dd2e:	4b24      	ldr	r3, [pc, #144]	; (1ddc0 <nrfx_qspi_uninit+0xbc>)
   1dd30:	f8d3 2634 	ldr.w	r2, [r3, #1588]	; 0x634
   1dd34:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
    if (nrf_qspi_cinstr_long_transfer_is_ongoing(NRF_QSPI))
   1dd38:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
    p_reg->CINSTRCONF = mask;
   1dd3c:	bf04      	itt	eq
   1dd3e:	4a21      	ldreq	r2, [pc, #132]	; (1ddc4 <nrfx_qspi_uninit+0xc0>)
   1dd40:	f8c3 2634 	streq.w	r2, [r3, #1588]	; 0x634
    p_reg->INTENCLR = mask;
   1dd44:	2201      	movs	r2, #1
   1dd46:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1dd4a:	611a      	str	r2, [r3, #16]
    p_reg->ENABLE = (QSPI_ENABLE_ENABLE_Disabled << QSPI_ENABLE_ENABLE_Pos);
   1dd4c:	2200      	movs	r2, #0
   1dd4e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dd52:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    if (!m_cb.skip_gpio_cfg)
   1dd56:	f896 2031 	ldrb.w	r2, [r6, #49]	; 0x31
   1dd5a:	bb22      	cbnz	r2, 1dda6 <nrfx_qspi_uninit+0xa2>
    p_pins->sck_pin = (uint8_t)p_reg->PSEL.SCK;
   1dd5c:	f8d3 0524 	ldr.w	r0, [r3, #1316]	; 0x524
    p_pins->csn_pin = (uint8_t)p_reg->PSEL.CSN;
   1dd60:	f8d3 9528 	ldr.w	r9, [r3, #1320]	; 0x528
    nrf_gpio_cfg_default(pins.sck_pin);
   1dd64:	b2c0      	uxtb	r0, r0
    p_pins->io0_pin = (uint8_t)p_reg->PSEL.IO0;
   1dd66:	f8d3 8530 	ldr.w	r8, [r3, #1328]	; 0x530
    p_pins->io1_pin = (uint8_t)p_reg->PSEL.IO1;
   1dd6a:	f8d3 7534 	ldr.w	r7, [r3, #1332]	; 0x534
    p_pins->io2_pin = (uint8_t)p_reg->PSEL.IO2;
   1dd6e:	f8d3 5538 	ldr.w	r5, [r3, #1336]	; 0x538
    p_pins->io3_pin = (uint8_t)p_reg->PSEL.IO3;
   1dd72:	f8d3 453c 	ldr.w	r4, [r3, #1340]	; 0x53c
   1dd76:	f00a fd9e 	bl	288b6 <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.csn_pin);
   1dd7a:	fa5f f089 	uxtb.w	r0, r9
   1dd7e:	f00a fd9a 	bl	288b6 <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.io0_pin);
   1dd82:	fa5f f088 	uxtb.w	r0, r8
   1dd86:	f00a fd96 	bl	288b6 <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.io1_pin);
   1dd8a:	b2f8      	uxtb	r0, r7
   1dd8c:	f00a fd93 	bl	288b6 <nrf_gpio_cfg_default>
    if (pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1dd90:	b2e8      	uxtb	r0, r5
   1dd92:	28ff      	cmp	r0, #255	; 0xff
   1dd94:	b2e4      	uxtb	r4, r4
   1dd96:	d001      	beq.n	1dd9c <nrfx_qspi_uninit+0x98>
        nrf_gpio_cfg_default(pins.io2_pin);
   1dd98:	f00a fd8d 	bl	288b6 <nrf_gpio_cfg_default>
    if (pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1dd9c:	2cff      	cmp	r4, #255	; 0xff
   1dd9e:	d002      	beq.n	1dda6 <nrfx_qspi_uninit+0xa2>
        nrf_gpio_cfg_default(pins.io3_pin);
   1dda0:	4620      	mov	r0, r4
   1dda2:	f00a fd88 	bl	288b6 <nrf_gpio_cfg_default>
    m_cb.state = NRFX_QSPI_STATE_UNINITIALIZED;
   1dda6:	2300      	movs	r3, #0
   1dda8:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
}
   1ddac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1ddb0:	200213e4 	.word	0x200213e4
   1ddb4:	00030104 	.word	0x00030104
   1ddb8:	0002b6a9 	.word	0x0002b6a9
   1ddbc:	000300c8 	.word	0x000300c8
   1ddc0:	4002b000 	.word	0x4002b000
   1ddc4:	00030100 	.word	0x00030100

0001ddc8 <nrfx_qspi_erase>:
{
   1ddc8:	b510      	push	{r4, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1ddca:	4a1a      	ldr	r2, [pc, #104]	; (1de34 <nrfx_qspi_erase+0x6c>)
   1ddcc:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
   1ddd0:	b95b      	cbnz	r3, 1ddea <nrfx_qspi_erase+0x22>
   1ddd2:	4919      	ldr	r1, [pc, #100]	; (1de38 <nrfx_qspi_erase+0x70>)
   1ddd4:	4819      	ldr	r0, [pc, #100]	; (1de3c <nrfx_qspi_erase+0x74>)
   1ddd6:	f44f 730a 	mov.w	r3, #552	; 0x228
   1ddda:	4a19      	ldr	r2, [pc, #100]	; (1de40 <nrfx_qspi_erase+0x78>)
   1dddc:	f006 ff83 	bl	24ce6 <assert_print>
   1dde0:	f44f 710a 	mov.w	r1, #552	; 0x228
   1dde4:	4816      	ldr	r0, [pc, #88]	; (1de40 <nrfx_qspi_erase+0x78>)
   1dde6:	f006 ff77 	bl	24cd8 <assert_post_action>
    if (!nrfx_is_word_aligned((void const *)start_address))
   1ddea:	078c      	lsls	r4, r1, #30
   1ddec:	d11e      	bne.n	1de2c <nrfx_qspi_erase+0x64>
    if (m_cb.handler && m_cb.state != NRFX_QSPI_STATE_IDLE)
   1ddee:	6814      	ldr	r4, [r2, #0]
   1ddf0:	b10c      	cbz	r4, 1ddf6 <nrfx_qspi_erase+0x2e>
   1ddf2:	2b01      	cmp	r3, #1
   1ddf4:	d11c      	bne.n	1de30 <nrfx_qspi_erase+0x68>
    m_cb.state = NRFX_QSPI_STATE_ERASE;
   1ddf6:	2304      	movs	r3, #4
   1ddf8:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    p_reg->ERASE.PTR = erase_addr;
   1ddfc:	4b11      	ldr	r3, [pc, #68]	; (1de44 <nrfx_qspi_erase+0x7c>)
   1ddfe:	f8c3 151c 	str.w	r1, [r3, #1308]	; 0x51c
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1de02:	2100      	movs	r1, #0
    p_reg->ERASE.LEN = len;
   1de04:	f8c3 0520 	str.w	r0, [r3, #1312]	; 0x520
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1de08:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1de0c:	2101      	movs	r1, #1
   1de0e:	60d9      	str	r1, [r3, #12]
    if (!m_cb.handler)
   1de10:	6810      	ldr	r0, [r2, #0]
   1de12:	b940      	cbnz	r0, 1de26 <nrfx_qspi_erase+0x5e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1de14:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
        while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1de18:	2900      	cmp	r1, #0
   1de1a:	d0fb      	beq.n	1de14 <nrfx_qspi_erase+0x4c>
        m_cb.state = NRFX_QSPI_STATE_IDLE;
   1de1c:	2301      	movs	r3, #1
   1de1e:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
        return NRFX_ERROR_BUSY;
   1de22:	4809      	ldr	r0, [pc, #36]	; (1de48 <nrfx_qspi_erase+0x80>)
}
   1de24:	bd10      	pop	{r4, pc}
    p_reg->INTENSET = mask;
   1de26:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
}
   1de2a:	e7fa      	b.n	1de22 <nrfx_qspi_erase+0x5a>
        return NRFX_ERROR_INVALID_ADDR;
   1de2c:	4807      	ldr	r0, [pc, #28]	; (1de4c <nrfx_qspi_erase+0x84>)
   1de2e:	e7f9      	b.n	1de24 <nrfx_qspi_erase+0x5c>
        return NRFX_ERROR_BUSY;
   1de30:	4807      	ldr	r0, [pc, #28]	; (1de50 <nrfx_qspi_erase+0x88>)
   1de32:	e7f7      	b.n	1de24 <nrfx_qspi_erase+0x5c>
   1de34:	200213e4 	.word	0x200213e4
   1de38:	00030104 	.word	0x00030104
   1de3c:	0002b6a9 	.word	0x0002b6a9
   1de40:	000300c8 	.word	0x000300c8
   1de44:	4002b000 	.word	0x4002b000
   1de48:	0bad0000 	.word	0x0bad0000
   1de4c:	0bad000a 	.word	0x0bad000a
   1de50:	0bad000b 	.word	0x0bad000b

0001de54 <nrfx_qspi_irq_handler>:
            break;
    }
}

void nrfx_qspi_irq_handler(void)
{
   1de54:	b510      	push	{r4, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1de56:	4b17      	ldr	r3, [pc, #92]	; (1deb4 <nrfx_qspi_irq_handler+0x60>)
   1de58:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    // Catch Event ready interrupts
    if (nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1de5c:	b1e2      	cbz	r2, 1de98 <nrfx_qspi_irq_handler+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1de5e:	2200      	movs	r2, #0
    switch (m_cb.state)
   1de60:	4c15      	ldr	r4, [pc, #84]	; (1deb8 <nrfx_qspi_irq_handler+0x64>)
   1de62:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1de66:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
   1de6a:	2a03      	cmp	r2, #3
   1de6c:	d015      	beq.n	1de9a <nrfx_qspi_irq_handler+0x46>
   1de6e:	2a04      	cmp	r2, #4
   1de70:	d015      	beq.n	1de9e <nrfx_qspi_irq_handler+0x4a>
   1de72:	2a02      	cmp	r2, #2
   1de74:	d104      	bne.n	1de80 <nrfx_qspi_irq_handler+0x2c>
            p_event->type = NRFX_QSPI_EVENT_WRITE_DONE;
   1de76:	2301      	movs	r3, #1
            p_event->type = NRFX_QSPI_EVENT_READ_DONE;
   1de78:	f884 3020 	strb.w	r3, [r4, #32]
            qspi_event_xfer_handle(&p_event->data.xfer);
   1de7c:	f7ff fd2e 	bl	1d8dc <qspi_event_xfer_handle.constprop.0>
    {
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);

        qspi_extended_event_process(&m_cb.evt_ext);
        if (!m_cb.p_buffer_primary)
   1de80:	68a3      	ldr	r3, [r4, #8]
   1de82:	b913      	cbnz	r3, 1de8a <nrfx_qspi_irq_handler+0x36>
        {
            m_cb.state = NRFX_QSPI_STATE_IDLE;
   1de84:	2301      	movs	r3, #1
   1de86:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        }

        m_cb.handler(NRFX_QSPI_EVENT_DONE, m_cb.p_context);
   1de8a:	e9d4 3100 	ldrd	r3, r1, [r4]
   1de8e:	2000      	movs	r0, #0
   1de90:	4798      	blx	r3
        m_cb.evt_ext.type = NRFX_QSPI_EVENT_NONE;
   1de92:	2300      	movs	r3, #0
   1de94:	f884 3020 	strb.w	r3, [r4, #32]
    }
}
   1de98:	bd10      	pop	{r4, pc}
            p_event->type = NRFX_QSPI_EVENT_READ_DONE;
   1de9a:	2302      	movs	r3, #2
   1de9c:	e7ec      	b.n	1de78 <nrfx_qspi_irq_handler+0x24>
            p_event->type = NRFX_QSPI_EVENT_ERASE_DONE;
   1de9e:	2203      	movs	r2, #3
   1dea0:	f884 2020 	strb.w	r2, [r4, #32]
    return p_reg->ERASE.PTR;
   1dea4:	f8d3 251c 	ldr.w	r2, [r3, #1308]	; 0x51c
    p_erase->addr = nrf_qspi_erase_ptr_get(NRF_QSPI);
   1dea8:	6262      	str	r2, [r4, #36]	; 0x24
    return (nrf_qspi_erase_len_t)p_reg->ERASE.LEN;
   1deaa:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
   1deae:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
}
   1deb2:	e7e5      	b.n	1de80 <nrfx_qspi_irq_handler+0x2c>
   1deb4:	4002b000 	.word	0x4002b000
   1deb8:	200213e4 	.word	0x200213e4

0001debc <nrf_gpio_pin_port_decode>:
{
   1debc:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1debe:	6803      	ldr	r3, [r0, #0]
    switch (port)
   1dec0:	095a      	lsrs	r2, r3, #5
   1dec2:	d00d      	beq.n	1dee0 <nrf_gpio_pin_port_decode+0x24>
   1dec4:	2a01      	cmp	r2, #1
   1dec6:	d013      	beq.n	1def0 <nrf_gpio_pin_port_decode+0x34>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1dec8:	490e      	ldr	r1, [pc, #56]	; (1df04 <nrf_gpio_pin_port_decode+0x48>)
   1deca:	480f      	ldr	r0, [pc, #60]	; (1df08 <nrf_gpio_pin_port_decode+0x4c>)
   1decc:	f240 2347 	movw	r3, #583	; 0x247
   1ded0:	4a0e      	ldr	r2, [pc, #56]	; (1df0c <nrf_gpio_pin_port_decode+0x50>)
   1ded2:	f006 ff08 	bl	24ce6 <assert_print>
   1ded6:	f240 2147 	movw	r1, #583	; 0x247
   1deda:	480c      	ldr	r0, [pc, #48]	; (1df0c <nrf_gpio_pin_port_decode+0x50>)
   1dedc:	f006 fefc 	bl	24cd8 <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1dee0:	f04f 32ff 	mov.w	r2, #4294967295
   1dee4:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1dee8:	07d9      	lsls	r1, r3, #31
   1deea:	d5ed      	bpl.n	1dec8 <nrf_gpio_pin_port_decode+0xc>
        case 0: return NRF_P0;
   1deec:	4808      	ldr	r0, [pc, #32]	; (1df10 <nrf_gpio_pin_port_decode+0x54>)
   1deee:	e008      	b.n	1df02 <nrf_gpio_pin_port_decode+0x46>
    return (mask & (1UL << pin_number)) ? true : false;
   1def0:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
   1def4:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1def8:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1defa:	07d2      	lsls	r2, r2, #31
   1defc:	d5e4      	bpl.n	1dec8 <nrf_gpio_pin_port_decode+0xc>
    *p_pin = pin_number & 0x1F;
   1defe:	6003      	str	r3, [r0, #0]
        case 1: return NRF_P1;
   1df00:	4804      	ldr	r0, [pc, #16]	; (1df14 <nrf_gpio_pin_port_decode+0x58>)
}
   1df02:	bd08      	pop	{r3, pc}
   1df04:	0002f60a 	.word	0x0002f60a
   1df08:	0002b6a9 	.word	0x0002b6a9
   1df0c:	0002f5d7 	.word	0x0002f5d7
   1df10:	40842500 	.word	0x40842500
   1df14:	40842800 	.word	0x40842800

0001df18 <nrfx_spim_init>:

nrfx_err_t nrfx_spim_init(nrfx_spim_t const *        p_instance,
                          nrfx_spim_config_t const * p_config,
                          nrfx_spim_evt_handler_t    handler,
                          void *                     p_context)
{
   1df18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1df1c:	4680      	mov	r8, r0
    NRFX_ASSERT(p_config);
   1df1e:	460c      	mov	r4, r1
   1df20:	b959      	cbnz	r1, 1df3a <nrfx_spim_init+0x22>
   1df22:	498d      	ldr	r1, [pc, #564]	; (1e158 <nrfx_spim_init+0x240>)
   1df24:	488d      	ldr	r0, [pc, #564]	; (1e15c <nrfx_spim_init+0x244>)
   1df26:	f44f 73bf 	mov.w	r3, #382	; 0x17e
   1df2a:	4a8d      	ldr	r2, [pc, #564]	; (1e160 <nrfx_spim_init+0x248>)
   1df2c:	f006 fedb 	bl	24ce6 <assert_print>
   1df30:	f44f 71bf 	mov.w	r1, #382	; 0x17e
   1df34:	488a      	ldr	r0, [pc, #552]	; (1e160 <nrfx_spim_init+0x248>)
   1df36:	f006 fecf 	bl	24cd8 <assert_post_action>
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1df3a:	7907      	ldrb	r7, [r0, #4]
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
   1df3c:	4d89      	ldr	r5, [pc, #548]	; (1e164 <nrfx_spim_init+0x24c>)
   1df3e:	eb05 1147 	add.w	r1, r5, r7, lsl #5
   1df42:	7f09      	ldrb	r1, [r1, #28]
   1df44:	2900      	cmp	r1, #0
   1df46:	f040 8100 	bne.w	1e14a <nrfx_spim_init+0x232>
        return err_code;
    }

#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    // Check if SPIM instance supports the extended features.
    if (
   1df4a:	2f00      	cmp	r7, #0
   1df4c:	f040 80ff 	bne.w	1e14e <nrfx_spim_init+0x236>
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
   1df50:	f8d0 9000 	ldr.w	r9, [r0]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1df54:	68a0      	ldr	r0, [r4, #8]
        ((p_config->use_hw_ss) &&
         !SPIM_HW_CSN_PRESENT_VALIDATE(p_instance->drv_inst_idx)) ||
        ((p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED) &&
   1df56:	7be6      	ldrb	r6, [r4, #15]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1df58:	f1b0 6f20 	cmp.w	r0, #167772160	; 0xa000000

#if NRF_SPIM_HAS_32_MHZ_FREQ && defined(NRF5340_XXAA_APPLICATION)
    // Check if dedicated SPIM pins are used, unless both GPIO configuration
    // and pin selection are to be skipped (pin numbers may be not specified
    // in such case).
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1df5c:	7ce1      	ldrb	r1, [r4, #19]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1df5e:	d027      	beq.n	1dfb0 <nrfx_spim_init+0x98>
   1df60:	f1b0 5fa0 	cmp.w	r0, #335544320	; 0x14000000
   1df64:	d124      	bne.n	1dfb0 <nrfx_spim_init+0x98>
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1df66:	b119      	cbz	r1, 1df70 <nrfx_spim_init+0x58>
   1df68:	7d20      	ldrb	r0, [r4, #20]
   1df6a:	2800      	cmp	r0, #0
   1df6c:	f040 80d5 	bne.w	1e11a <nrfx_spim_init+0x202>
   1df70:	487d      	ldr	r0, [pc, #500]	; (1e168 <nrfx_spim_init+0x250>)
   1df72:	4581      	cmp	r9, r0
   1df74:	d11c      	bne.n	1dfb0 <nrfx_spim_init+0x98>
            SPIM_MISO_DEDICATED = NRF_GPIO_PIN_MAP(0, 10),
            SPIM_CSN_DEDICATED  = NRF_GPIO_PIN_MAP(0, 11),
            SPIM_DCX_DEDICATED  = NRF_GPIO_PIN_MAP(0, 12),
        };

        if (!SPIM_DEDICATED_PIN_VALIDATE(p_config->sck_pin, SPIM_SCK_DEDICATED) ||
   1df76:	7820      	ldrb	r0, [r4, #0]
   1df78:	28ff      	cmp	r0, #255	; 0xff
   1df7a:	d002      	beq.n	1df82 <nrfx_spim_init+0x6a>
   1df7c:	2808      	cmp	r0, #8
   1df7e:	f040 80e8 	bne.w	1e152 <nrfx_spim_init+0x23a>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->ss_pin,  SPIM_CSN_DEDICATED) ||
   1df82:	78e0      	ldrb	r0, [r4, #3]
        if (!SPIM_DEDICATED_PIN_VALIDATE(p_config->sck_pin, SPIM_SCK_DEDICATED) ||
   1df84:	28ff      	cmp	r0, #255	; 0xff
   1df86:	d002      	beq.n	1df8e <nrfx_spim_init+0x76>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->ss_pin,  SPIM_CSN_DEDICATED) ||
   1df88:	280b      	cmp	r0, #11
   1df8a:	f040 80e2 	bne.w	1e152 <nrfx_spim_init+0x23a>
   1df8e:	2eff      	cmp	r6, #255	; 0xff
   1df90:	d002      	beq.n	1df98 <nrfx_spim_init+0x80>
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->dcx_pin, SPIM_DCX_DEDICATED) ||
   1df92:	2e0c      	cmp	r6, #12
   1df94:	f040 80dd 	bne.w	1e152 <nrfx_spim_init+0x23a>
#endif
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1df98:	7860      	ldrb	r0, [r4, #1]
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->dcx_pin, SPIM_DCX_DEDICATED) ||
   1df9a:	28ff      	cmp	r0, #255	; 0xff
   1df9c:	d002      	beq.n	1dfa4 <nrfx_spim_init+0x8c>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1df9e:	2809      	cmp	r0, #9
   1dfa0:	f040 80d7 	bne.w	1e152 <nrfx_spim_init+0x23a>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->miso_pin, SPIM_MISO_DEDICATED))
   1dfa4:	78a0      	ldrb	r0, [r4, #2]
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1dfa6:	28ff      	cmp	r0, #255	; 0xff
   1dfa8:	d002      	beq.n	1dfb0 <nrfx_spim_init+0x98>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->miso_pin, SPIM_MISO_DEDICATED))
   1dfaa:	280a      	cmp	r0, #10
   1dfac:	f040 80d1 	bne.w	1e152 <nrfx_spim_init+0x23a>
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
    p_cb->p_context = p_context;
   1dfb0:	e9c5 2300 	strd	r2, r3, [r5]

    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
   1dfb4:	7fab      	ldrb	r3, [r5, #30]
   1dfb6:	f361 0300 	bfi	r3, r1, #0, #1
   1dfba:	77ab      	strb	r3, [r5, #30]
    p_cb->ss_active_high = p_config->ss_active_high;
   1dfbc:	7922      	ldrb	r2, [r4, #4]
   1dfbe:	b2db      	uxtb	r3, r3
   1dfc0:	f362 0341 	bfi	r3, r2, #1, #1
   1dfc4:	77ab      	strb	r3, [r5, #30]
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    p_cb->use_hw_ss = p_config->use_hw_ss;
   1dfc6:	7c62      	ldrb	r2, [r4, #17]
   1dfc8:	b2db      	uxtb	r3, r3
   1dfca:	f362 0382 	bfi	r3, r2, #2, #1
   1dfce:	77ab      	strb	r3, [r5, #30]
#endif
    p_cb->ss_pin = p_config->ss_pin;
   1dfd0:	78e3      	ldrb	r3, [r4, #3]
   1dfd2:	77eb      	strb	r3, [r5, #31]
    if (!p_config->skip_gpio_cfg)
   1dfd4:	7ce3      	ldrb	r3, [r4, #19]
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
   1dfd6:	f8d8 6000 	ldr.w	r6, [r8]
    if (!p_config->skip_gpio_cfg)
   1dfda:	2b00      	cmp	r3, #0
   1dfdc:	d142      	bne.n	1e064 <nrfx_spim_init+0x14c>
                    : NRF_GPIO_PIN_S0S1;
   1dfde:	68a3      	ldr	r3, [r4, #8]
        nrf_gpio_pin_write(p_config->sck_pin,
   1dfe0:	7820      	ldrb	r0, [r4, #0]
                    : NRF_GPIO_PIN_S0S1;
   1dfe2:	f1b3 5fa0 	cmp.w	r3, #335544320	; 0x14000000
    if (value == 0)
   1dfe6:	7b23      	ldrb	r3, [r4, #12]
   1dfe8:	bf08      	it	eq
   1dfea:	2703      	moveq	r7, #3
   1dfec:	2b01      	cmp	r3, #1
   1dfee:	f200 8096 	bhi.w	1e11e <nrfx_spim_init+0x206>
        nrf_gpio_pin_clear(pin_number);
   1dff2:	f00a fc6d 	bl	288d0 <nrf_gpio_pin_clear>
        nrf_gpio_cfg(p_config->sck_pin,
   1dff6:	2300      	movs	r3, #0
   1dff8:	9700      	str	r7, [sp, #0]
   1dffa:	7820      	ldrb	r0, [r4, #0]
   1dffc:	461a      	mov	r2, r3
   1dffe:	2101      	movs	r1, #1
   1e000:	f00a fc8e 	bl	28920 <nrf_gpio_cfg.constprop.0>
        if (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
   1e004:	7860      	ldrb	r0, [r4, #1]
   1e006:	28ff      	cmp	r0, #255	; 0xff
   1e008:	d008      	beq.n	1e01c <nrfx_spim_init+0x104>
   1e00a:	f00a fc61 	bl	288d0 <nrf_gpio_pin_clear>
            nrf_gpio_cfg(p_config->mosi_pin,
   1e00e:	2201      	movs	r2, #1
   1e010:	9700      	str	r7, [sp, #0]
   1e012:	2300      	movs	r3, #0
   1e014:	4611      	mov	r1, r2
   1e016:	7860      	ldrb	r0, [r4, #1]
   1e018:	f00a fc82 	bl	28920 <nrf_gpio_cfg.constprop.0>
        if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
   1e01c:	78a0      	ldrb	r0, [r4, #2]
   1e01e:	28ff      	cmp	r0, #255	; 0xff
   1e020:	d005      	beq.n	1e02e <nrfx_spim_init+0x116>
            nrf_gpio_cfg(p_config->miso_pin,
   1e022:	2200      	movs	r2, #0
   1e024:	9700      	str	r7, [sp, #0]
   1e026:	4611      	mov	r1, r2
   1e028:	7ba3      	ldrb	r3, [r4, #14]
   1e02a:	f00a fc79 	bl	28920 <nrf_gpio_cfg.constprop.0>
        if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   1e02e:	78e0      	ldrb	r0, [r4, #3]
   1e030:	28ff      	cmp	r0, #255	; 0xff
   1e032:	d00b      	beq.n	1e04c <nrfx_spim_init+0x134>
    if (value == 0)
   1e034:	7923      	ldrb	r3, [r4, #4]
   1e036:	2b00      	cmp	r3, #0
   1e038:	d074      	beq.n	1e124 <nrfx_spim_init+0x20c>
        nrf_gpio_pin_clear(pin_number);
   1e03a:	f00a fc49 	bl	288d0 <nrf_gpio_pin_clear>
            nrf_gpio_cfg(p_config->ss_pin,
   1e03e:	2201      	movs	r2, #1
   1e040:	9700      	str	r7, [sp, #0]
   1e042:	2300      	movs	r3, #0
   1e044:	4611      	mov	r1, r2
   1e046:	78e0      	ldrb	r0, [r4, #3]
   1e048:	f00a fc6a 	bl	28920 <nrf_gpio_cfg.constprop.0>
        if (p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED)
   1e04c:	7be0      	ldrb	r0, [r4, #15]
   1e04e:	28ff      	cmp	r0, #255	; 0xff
   1e050:	d008      	beq.n	1e064 <nrfx_spim_init+0x14c>
        nrf_gpio_pin_set(pin_number);
   1e052:	f00a fc49 	bl	288e8 <nrf_gpio_pin_set>
            nrf_gpio_cfg(p_config->dcx_pin,
   1e056:	2201      	movs	r2, #1
   1e058:	9700      	str	r7, [sp, #0]
   1e05a:	2300      	movs	r3, #0
   1e05c:	4611      	mov	r1, r2
   1e05e:	7be0      	ldrb	r0, [r4, #15]
   1e060:	f00a fc5e 	bl	28920 <nrf_gpio_cfg.constprop.0>
    if (!p_config->skip_psel_cfg)
   1e064:	7d23      	ldrb	r3, [r4, #20]
   1e066:	bb6b      	cbnz	r3, 1e0c4 <nrfx_spim_init+0x1ac>
        uint32_t mosi_pin = (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
   1e068:	7863      	ldrb	r3, [r4, #1]
        nrf_spim_pins_set(p_spim, p_config->sck_pin, mosi_pin, miso_pin);
   1e06a:	7821      	ldrb	r1, [r4, #0]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1e06c:	2bff      	cmp	r3, #255	; 0xff
   1e06e:	bf18      	it	ne
   1e070:	461a      	movne	r2, r3
        uint32_t miso_pin = (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
   1e072:	78a3      	ldrb	r3, [r4, #2]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1e074:	bf08      	it	eq
   1e076:	f04f 32ff 	moveq.w	r2, #4294967295
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1e07a:	2bff      	cmp	r3, #255	; 0xff
   1e07c:	bf08      	it	eq
   1e07e:	f04f 33ff 	moveq.w	r3, #4294967295
NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
                                         uint32_t        sck_pin,
                                         uint32_t        mosi_pin,
                                         uint32_t        miso_pin)
{
    p_reg->PSEL.SCK  = sck_pin;
   1e082:	f8c6 1508 	str.w	r1, [r6, #1288]	; 0x508
    p_reg->PSEL.MOSI = mosi_pin;
   1e086:	f8c6 250c 	str.w	r2, [r6, #1292]	; 0x50c
    p_reg->PSEL.MISO = miso_pin;
   1e08a:	f8c6 3510 	str.w	r3, [r6, #1296]	; 0x510
        if (SPIM_HW_CSN_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1e08e:	f898 3004 	ldrb.w	r3, [r8, #4]
   1e092:	b9bb      	cbnz	r3, 1e0c4 <nrfx_spim_init+0x1ac>
            if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED &&
   1e094:	78e3      	ldrb	r3, [r4, #3]
   1e096:	2bff      	cmp	r3, #255	; 0xff
   1e098:	d047      	beq.n	1e12a <nrfx_spim_init+0x212>
   1e09a:	7c62      	ldrb	r2, [r4, #17]
   1e09c:	2a00      	cmp	r2, #0
   1e09e:	d044      	beq.n	1e12a <nrfx_spim_init+0x212>
                                    (p_config->ss_active_high == true
   1e0a0:	7921      	ldrb	r1, [r4, #4]
                nrf_spim_csn_configure(p_spim,
   1e0a2:	7ca2      	ldrb	r2, [r4, #18]
NRF_STATIC_INLINE void nrf_spim_csn_configure(NRF_SPIM_Type *    p_reg,
                                              uint32_t           pin,
                                              nrf_spim_csn_pol_t polarity,
                                              uint32_t           duration)
{
    p_reg->PSEL.CSN = pin;
   1e0a4:	f8c6 3514 	str.w	r3, [r6, #1300]	; 0x514
    p_reg->CSNPOL = polarity;
   1e0a8:	f8c6 1568 	str.w	r1, [r6, #1384]	; 0x568
    p_reg->IFTIMING.CSNDUR = duration;
   1e0ac:	f8c6 2564 	str.w	r2, [r6, #1380]	; 0x564
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1e0b0:	f898 3004 	ldrb.w	r3, [r8, #4]
   1e0b4:	b933      	cbnz	r3, 1e0c4 <nrfx_spim_init+0x1ac>
            uint32_t dcx_pin = (p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED)
   1e0b6:	7be3      	ldrb	r3, [r4, #15]
                               : NRF_SPIM_PIN_NOT_CONNECTED;
   1e0b8:	2bff      	cmp	r3, #255	; 0xff
   1e0ba:	bf08      	it	eq
   1e0bc:	f04f 33ff 	moveq.w	r3, #4294967295

#if NRF_SPIM_DCX_PRESENT
NRF_STATIC_INLINE void nrf_spim_dcx_pin_set(NRF_SPIM_Type * p_reg,
                                            uint32_t        dcx_pin)
{
    p_reg->PSELDCX = dcx_pin;
   1e0c0:	f8c6 356c 	str.w	r3, [r6, #1388]	; 0x56c

    configure_pins(p_instance, p_config);

#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    // Change rx delay
    nrf_spim_iftiming_set(p_spim, p_config->rx_delay);
   1e0c4:	7c23      	ldrb	r3, [r4, #16]

#if NRF_SPIM_RXDELAY_PRESENT
NRF_STATIC_INLINE void nrf_spim_iftiming_set(NRF_SPIM_Type * p_reg,
                                             uint32_t        rxdelay)
{
    p_reg->IFTIMING.RXDELAY = rxdelay;
   1e0c6:	f8c9 3560 	str.w	r3, [r9, #1376]	; 0x560
#endif // defined(SPIM_STALLSTAT_TX_Msk)

NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
                                              nrf_spim_frequency_t frequency)
{
    p_reg->FREQUENCY = (uint32_t)frequency;
   1e0ca:	68a3      	ldr	r3, [r4, #8]
   1e0cc:	f8c9 3524 	str.w	r3, [r9, #1316]	; 0x524
NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
                                          nrf_spim_mode_t      spi_mode,
                                          nrf_spim_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
        SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
   1e0d0:	7b63      	ldrb	r3, [r4, #13]
#endif

    nrf_spim_frequency_set(p_spim, p_config->frequency);
    nrf_spim_configure(p_spim, p_config->mode, p_config->bit_order);
   1e0d2:	7b22      	ldrb	r2, [r4, #12]
   1e0d4:	3b00      	subs	r3, #0
   1e0d6:	bf18      	it	ne
   1e0d8:	2301      	movne	r3, #1
    switch (spi_mode)
   1e0da:	2a02      	cmp	r2, #2
   1e0dc:	d02f      	beq.n	1e13e <nrfx_spim_init+0x226>
   1e0de:	2a03      	cmp	r2, #3
   1e0e0:	d030      	beq.n	1e144 <nrfx_spim_init+0x22c>
   1e0e2:	2a01      	cmp	r2, #1
   1e0e4:	d101      	bne.n	1e0ea <nrfx_spim_init+0x1d2>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
        break;

    case NRF_SPIM_MODE_1:
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
   1e0e6:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPIM_MODE_3:
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
   1e0ea:	f8c9 3554 	str.w	r3, [r9, #1364]	; 0x554
}

NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
                                        uint8_t         orc)
{
    p_reg->ORC = orc;
   1e0ee:	79a3      	ldrb	r3, [r4, #6]
   1e0f0:	f8c9 35c0 	str.w	r3, [r9, #1472]	; 0x5c0
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
   1e0f4:	2307      	movs	r3, #7
   1e0f6:	f8c9 3500 	str.w	r3, [r9, #1280]	; 0x500

    nrf_spim_orc_set(p_spim, p_config->orc);

    nrf_spim_enable(p_spim);

    if (p_cb->handler)
   1e0fa:	682b      	ldr	r3, [r5, #0]
   1e0fc:	b12b      	cbz	r3, 1e10a <nrfx_spim_init+0x1f2>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
   1e0fe:	f8d8 0000 	ldr.w	r0, [r8]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
   1e102:	f340 3007 	sbfx	r0, r0, #12, #8
   1e106:	f7f1 ffff 	bl	10108 <arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
   1e10a:	2300      	movs	r3, #0
   1e10c:	776b      	strb	r3, [r5, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   1e10e:	2301      	movs	r3, #1

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
   1e110:	4816      	ldr	r0, [pc, #88]	; (1e16c <nrfx_spim_init+0x254>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   1e112:	772b      	strb	r3, [r5, #28]
}
   1e114:	b003      	add	sp, #12
   1e116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1e11a:	4601      	mov	r1, r0
   1e11c:	e748      	b.n	1dfb0 <nrfx_spim_init+0x98>
   1e11e:	f00a fbe3 	bl	288e8 <nrf_gpio_pin_set>
   1e122:	e768      	b.n	1dff6 <nrfx_spim_init+0xde>
   1e124:	f00a fbe0 	bl	288e8 <nrf_gpio_pin_set>
   1e128:	e789      	b.n	1e03e <nrfx_spim_init+0x126>
    p_reg->PSEL.CSN = pin;
   1e12a:	f04f 33ff 	mov.w	r3, #4294967295
   1e12e:	f8c6 3514 	str.w	r3, [r6, #1300]	; 0x514
    p_reg->CSNPOL = polarity;
   1e132:	2300      	movs	r3, #0
   1e134:	f8c6 3568 	str.w	r3, [r6, #1384]	; 0x568
    p_reg->IFTIMING.CSNDUR = duration;
   1e138:	f8c6 3564 	str.w	r3, [r6, #1380]	; 0x564
}
   1e13c:	e7b8      	b.n	1e0b0 <nrfx_spim_init+0x198>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
   1e13e:	f043 0304 	orr.w	r3, r3, #4
        break;
   1e142:	e7d2      	b.n	1e0ea <nrfx_spim_init+0x1d2>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
   1e144:	f043 0306 	orr.w	r3, r3, #6
        break;
   1e148:	e7cf      	b.n	1e0ea <nrfx_spim_init+0x1d2>
        return err_code;
   1e14a:	4809      	ldr	r0, [pc, #36]	; (1e170 <nrfx_spim_init+0x258>)
   1e14c:	e7e2      	b.n	1e114 <nrfx_spim_init+0x1fc>
        return err_code;
   1e14e:	4809      	ldr	r0, [pc, #36]	; (1e174 <nrfx_spim_init+0x25c>)
   1e150:	e7e0      	b.n	1e114 <nrfx_spim_init+0x1fc>
            return err_code;
   1e152:	4809      	ldr	r0, [pc, #36]	; (1e178 <nrfx_spim_init+0x260>)
   1e154:	e7de      	b.n	1e114 <nrfx_spim_init+0x1fc>
   1e156:	bf00      	nop
   1e158:	0002ffd9 	.word	0x0002ffd9
   1e15c:	0002b6a9 	.word	0x0002b6a9
   1e160:	0003015a 	.word	0x0003015a
   1e164:	20021418 	.word	0x20021418
   1e168:	4000a000 	.word	0x4000a000
   1e16c:	0bad0000 	.word	0x0bad0000
   1e170:	0bad0005 	.word	0x0bad0005
   1e174:	0bad0003 	.word	0x0bad0003
   1e178:	0bad0004 	.word	0x0bad0004

0001e17c <nrfx_spim_uninit>:

    nrf_gpio_cfg_default(pin);
}

void nrfx_spim_uninit(nrfx_spim_t const * p_instance)
{
   1e17c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1e180:	4d2e      	ldr	r5, [pc, #184]	; (1e23c <nrfx_spim_uninit+0xc0>)
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1e182:	f890 8004 	ldrb.w	r8, [r0, #4]
{
   1e186:	4607      	mov	r7, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1e188:	ea4f 1648 	mov.w	r6, r8, lsl #5
   1e18c:	eb05 1848 	add.w	r8, r5, r8, lsl #5
   1e190:	f898 301c 	ldrb.w	r3, [r8, #28]
   1e194:	b95b      	cbnz	r3, 1e1ae <nrfx_spim_uninit+0x32>
   1e196:	492a      	ldr	r1, [pc, #168]	; (1e240 <nrfx_spim_uninit+0xc4>)
   1e198:	482a      	ldr	r0, [pc, #168]	; (1e244 <nrfx_spim_uninit+0xc8>)
   1e19a:	f240 230f 	movw	r3, #527	; 0x20f
   1e19e:	4a2a      	ldr	r2, [pc, #168]	; (1e248 <nrfx_spim_uninit+0xcc>)
   1e1a0:	f006 fda1 	bl	24ce6 <assert_print>
   1e1a4:	f240 210f 	movw	r1, #527	; 0x20f
   1e1a8:	4827      	ldr	r0, [pc, #156]	; (1e248 <nrfx_spim_uninit+0xcc>)
   1e1aa:	f006 fd95 	bl	24cd8 <assert_post_action>
    NRF_SPIM_Type * p_spim = p_instance->p_reg;

    if (p_cb->handler)
   1e1ae:	59ab      	ldr	r3, [r5, r6]
    NRF_SPIM_Type * p_spim = p_instance->p_reg;
   1e1b0:	6804      	ldr	r4, [r0, #0]
    if (p_cb->handler)
   1e1b2:	b1cb      	cbz	r3, 1e1e8 <nrfx_spim_uninit+0x6c>
    {
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
   1e1b4:	f344 3007 	sbfx	r0, r4, #12, #8
   1e1b8:	f7f1 ffb4 	bl	10124 <arch_irq_disable>
    p_reg->INTENCLR = mask;
   1e1bc:	4b23      	ldr	r3, [pc, #140]	; (1e24c <nrfx_spim_uninit+0xd0>)
   1e1be:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
        nrf_spim_int_disable(p_spim, NRF_SPIM_ALL_INTS_MASK);
        if (p_cb->transfer_in_progress)
   1e1c2:	f898 301d 	ldrb.w	r3, [r8, #29]
   1e1c6:	b17b      	cbz	r3, 1e1e8 <nrfx_spim_uninit+0x6c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1e1c8:	2301      	movs	r3, #1
   1e1ca:	f04f 0864 	mov.w	r8, #100	; 0x64
   1e1ce:	6163      	str	r3, [r4, #20]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1e1d0:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    NRFX_WAIT_FOR(nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_STOPPED), 100, 1, stopped);
   1e1d4:	b92b      	cbnz	r3, 1e1e2 <nrfx_spim_uninit+0x66>
   1e1d6:	2001      	movs	r0, #1
   1e1d8:	f00a faea 	bl	287b0 <nrfx_busy_wait>
   1e1dc:	f1b8 0801 	subs.w	r8, r8, #1
   1e1e0:	d1f6      	bne.n	1e1d0 <nrfx_spim_uninit+0x54>
    p_cb->transfer_in_progress = false;
   1e1e2:	2200      	movs	r2, #0
   1e1e4:	19ab      	adds	r3, r5, r6
   1e1e6:	775a      	strb	r2, [r3, #29]
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
   1e1e8:	2300      	movs	r3, #0
   1e1ea:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
        }
    }

    nrf_spim_disable(p_spim);

    if (!p_cb->skip_gpio_cfg)
   1e1ee:	19ab      	adds	r3, r5, r6
   1e1f0:	7f9b      	ldrb	r3, [r3, #30]
   1e1f2:	07db      	lsls	r3, r3, #31
   1e1f4:	d41b      	bmi.n	1e22e <nrfx_spim_uninit+0xb2>
    return p_reg->PSEL.SCK;
   1e1f6:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
    {
        spim_pin_uninit(nrf_spim_sck_pin_get(p_spim));
   1e1fa:	f00a fbb0 	bl	2895e <spim_pin_uninit>
    return p_reg->PSEL.MISO;
   1e1fe:	f8d4 0510 	ldr.w	r0, [r4, #1296]	; 0x510
        spim_pin_uninit(nrf_spim_miso_pin_get(p_spim));
   1e202:	f00a fbac 	bl	2895e <spim_pin_uninit>
    return p_reg->PSEL.MOSI;
   1e206:	f8d4 050c 	ldr.w	r0, [r4, #1292]	; 0x50c
        spim_pin_uninit(nrf_spim_mosi_pin_get(p_spim));
   1e20a:	f00a fba8 	bl	2895e <spim_pin_uninit>
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1e20e:	793b      	ldrb	r3, [r7, #4]
   1e210:	b91b      	cbnz	r3, 1e21a <nrfx_spim_uninit+0x9e>
    return p_reg->PSELDCX;
   1e212:	f8d4 056c 	ldr.w	r0, [r4, #1388]	; 0x56c
        {
            spim_pin_uninit(nrf_spim_dcx_pin_get(p_spim));
   1e216:	f00a fba2 	bl	2895e <spim_pin_uninit>
        }
#endif
        if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   1e21a:	19ab      	adds	r3, r5, r6
   1e21c:	7fd8      	ldrb	r0, [r3, #31]
   1e21e:	28ff      	cmp	r0, #255	; 0xff
   1e220:	d005      	beq.n	1e22e <nrfx_spim_uninit+0xb2>
    nrf_gpio_cfg(
   1e222:	2300      	movs	r3, #0
   1e224:	2201      	movs	r2, #1
   1e226:	4619      	mov	r1, r3
   1e228:	9300      	str	r3, [sp, #0]
   1e22a:	f00a fb79 	bl	28920 <nrf_gpio_cfg.constprop.0>

#if NRFX_CHECK(NRFX_PRS_ENABLED)
    nrfx_prs_release(p_instance->p_reg);
#endif

    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
   1e22e:	2300      	movs	r3, #0
   1e230:	4435      	add	r5, r6
   1e232:	772b      	strb	r3, [r5, #28]
}
   1e234:	b002      	add	sp, #8
   1e236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e23a:	bf00      	nop
   1e23c:	20021418 	.word	0x20021418
   1e240:	00030196 	.word	0x00030196
   1e244:	0002b6a9 	.word	0x0002b6a9
   1e248:	0003015a 	.word	0x0003015a
   1e24c:	00080152 	.word	0x00080152

0001e250 <nrfx_spim_xfer>:
}

nrfx_err_t nrfx_spim_xfer(nrfx_spim_t const *           p_instance,
                          nrfx_spim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
   1e250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1e254:	4e60      	ldr	r6, [pc, #384]	; (1e3d8 <nrfx_spim_xfer+0x188>)
   1e256:	7903      	ldrb	r3, [r0, #4]
{
   1e258:	4615      	mov	r5, r2
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1e25a:	eb06 1843 	add.w	r8, r6, r3, lsl #5
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1e25e:	f898 201c 	ldrb.w	r2, [r8, #28]
{
   1e262:	4607      	mov	r7, r0
   1e264:	460c      	mov	r4, r1
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1e266:	b95a      	cbnz	r2, 1e280 <nrfx_spim_xfer+0x30>
   1e268:	495c      	ldr	r1, [pc, #368]	; (1e3dc <nrfx_spim_xfer+0x18c>)
   1e26a:	f240 23de 	movw	r3, #734	; 0x2de
   1e26e:	4a5c      	ldr	r2, [pc, #368]	; (1e3e0 <nrfx_spim_xfer+0x190>)
   1e270:	485c      	ldr	r0, [pc, #368]	; (1e3e4 <nrfx_spim_xfer+0x194>)
   1e272:	f006 fd38 	bl	24ce6 <assert_print>
   1e276:	f240 21de 	movw	r1, #734	; 0x2de
    NRFX_ASSERT(p_xfer_desc->p_tx_buffer != NULL || p_xfer_desc->tx_length == 0);
   1e27a:	4859      	ldr	r0, [pc, #356]	; (1e3e0 <nrfx_spim_xfer+0x190>)
   1e27c:	f006 fd2c 	bl	24cd8 <assert_post_action>
   1e280:	680a      	ldr	r2, [r1, #0]
   1e282:	b95a      	cbnz	r2, 1e29c <nrfx_spim_xfer+0x4c>
   1e284:	684a      	ldr	r2, [r1, #4]
   1e286:	b14a      	cbz	r2, 1e29c <nrfx_spim_xfer+0x4c>
   1e288:	4957      	ldr	r1, [pc, #348]	; (1e3e8 <nrfx_spim_xfer+0x198>)
   1e28a:	f240 23df 	movw	r3, #735	; 0x2df
   1e28e:	4a54      	ldr	r2, [pc, #336]	; (1e3e0 <nrfx_spim_xfer+0x190>)
   1e290:	4854      	ldr	r0, [pc, #336]	; (1e3e4 <nrfx_spim_xfer+0x194>)
   1e292:	f006 fd28 	bl	24ce6 <assert_print>
   1e296:	f240 21df 	movw	r1, #735	; 0x2df
   1e29a:	e7ee      	b.n	1e27a <nrfx_spim_xfer+0x2a>
    NRFX_ASSERT(p_xfer_desc->p_rx_buffer != NULL || p_xfer_desc->rx_length == 0);
   1e29c:	68a2      	ldr	r2, [r4, #8]
   1e29e:	b96a      	cbnz	r2, 1e2bc <nrfx_spim_xfer+0x6c>
   1e2a0:	68e2      	ldr	r2, [r4, #12]
   1e2a2:	2a00      	cmp	r2, #0
   1e2a4:	f000 8094 	beq.w	1e3d0 <nrfx_spim_xfer+0x180>
   1e2a8:	4950      	ldr	r1, [pc, #320]	; (1e3ec <nrfx_spim_xfer+0x19c>)
   1e2aa:	f44f 7338 	mov.w	r3, #736	; 0x2e0
   1e2ae:	4a4c      	ldr	r2, [pc, #304]	; (1e3e0 <nrfx_spim_xfer+0x190>)
   1e2b0:	484c      	ldr	r0, [pc, #304]	; (1e3e4 <nrfx_spim_xfer+0x194>)
   1e2b2:	f006 fd18 	bl	24ce6 <assert_print>
   1e2b6:	f44f 7138 	mov.w	r1, #736	; 0x2e0
   1e2ba:	e7de      	b.n	1e27a <nrfx_spim_xfer+0x2a>
    NRFX_ASSERT(SPIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
   1e2bc:	b93b      	cbnz	r3, 1e2ce <nrfx_spim_xfer+0x7e>
   1e2be:	68e3      	ldr	r3, [r4, #12]
   1e2c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1e2c4:	d203      	bcs.n	1e2ce <nrfx_spim_xfer+0x7e>
   1e2c6:	6863      	ldr	r3, [r4, #4]
   1e2c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1e2cc:	d309      	bcc.n	1e2e2 <nrfx_spim_xfer+0x92>
   1e2ce:	4948      	ldr	r1, [pc, #288]	; (1e3f0 <nrfx_spim_xfer+0x1a0>)
   1e2d0:	f240 23e1 	movw	r3, #737	; 0x2e1
   1e2d4:	4a42      	ldr	r2, [pc, #264]	; (1e3e0 <nrfx_spim_xfer+0x190>)
   1e2d6:	4843      	ldr	r0, [pc, #268]	; (1e3e4 <nrfx_spim_xfer+0x194>)
   1e2d8:	f006 fd05 	bl	24ce6 <assert_print>
   1e2dc:	f240 21e1 	movw	r1, #737	; 0x2e1
   1e2e0:	e7cb      	b.n	1e27a <nrfx_spim_xfer+0x2a>
                                     p_xfer_desc->rx_length,
                                     p_xfer_desc->tx_length));
    NRFX_ASSERT(!(flags & NRFX_SPIM_FLAG_HOLD_XFER) ||
   1e2e2:	f015 0908 	ands.w	r9, r5, #8
   1e2e6:	d00f      	beq.n	1e308 <nrfx_spim_xfer+0xb8>
   1e2e8:	7fb3      	ldrb	r3, [r6, #30]
   1e2ea:	075b      	lsls	r3, r3, #29
   1e2ec:	d40c      	bmi.n	1e308 <nrfx_spim_xfer+0xb8>
   1e2ee:	7ff3      	ldrb	r3, [r6, #31]
   1e2f0:	2bff      	cmp	r3, #255	; 0xff
   1e2f2:	d009      	beq.n	1e308 <nrfx_spim_xfer+0xb8>
   1e2f4:	493f      	ldr	r1, [pc, #252]	; (1e3f4 <nrfx_spim_xfer+0x1a4>)
   1e2f6:	f44f 7339 	mov.w	r3, #740	; 0x2e4
   1e2fa:	4a39      	ldr	r2, [pc, #228]	; (1e3e0 <nrfx_spim_xfer+0x190>)
   1e2fc:	4839      	ldr	r0, [pc, #228]	; (1e3e4 <nrfx_spim_xfer+0x194>)
   1e2fe:	f006 fcf2 	bl	24ce6 <assert_print>
   1e302:	f44f 7139 	mov.w	r1, #740	; 0x2e4
   1e306:	e7b8      	b.n	1e27a <nrfx_spim_xfer+0x2a>
#endif
                (p_cb->ss_pin == NRFX_SPIM_PIN_NOT_USED));

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
   1e308:	7f73      	ldrb	r3, [r6, #29]
   1e30a:	2b00      	cmp	r3, #0
   1e30c:	d15e      	bne.n	1e3cc <nrfx_spim_xfer+0x17c>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler && !(flags & (NRFX_SPIM_FLAG_REPEATED_XFER |
   1e30e:	6833      	ldr	r3, [r6, #0]
   1e310:	b123      	cbz	r3, 1e31c <nrfx_spim_xfer+0xcc>
   1e312:	f015 0f14 	tst.w	r5, #20
                                        NRFX_SPIM_FLAG_NO_XFER_EVT_HANDLER)))
        {
            p_cb->transfer_in_progress = true;
   1e316:	bf04      	itt	eq
   1e318:	2301      	moveq	r3, #1
   1e31a:	7773      	strbeq	r3, [r6, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
   1e31c:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 1e3f8 <nrfx_spim_xfer+0x1a8>
   1e320:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   1e324:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    set_ss_pin_state(p_cb, true);
   1e328:	2101      	movs	r1, #1
   1e32a:	4640      	mov	r0, r8
   1e32c:	f00a fae8 	bl	28900 <set_ss_pin_state>
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e330:	6821      	ldr	r1, [r4, #0]

    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
   1e332:	683b      	ldr	r3, [r7, #0]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e334:	b121      	cbz	r1, 1e340 <nrfx_spim_xfer+0xf0>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   1e336:	f001 4260 	and.w	r2, r1, #3758096384	; 0xe0000000
   1e33a:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
   1e33e:	d106      	bne.n	1e34e <nrfx_spim_xfer+0xfe>
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
   1e340:	68a2      	ldr	r2, [r4, #8]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e342:	b14a      	cbz	r2, 1e358 <nrfx_spim_xfer+0x108>
   1e344:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
   1e348:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
   1e34c:	d004      	beq.n	1e358 <nrfx_spim_xfer+0x108>
        p_cb->transfer_in_progress = false;
   1e34e:	2300      	movs	r3, #0
        return err_code;
   1e350:	482a      	ldr	r0, [pc, #168]	; (1e3fc <nrfx_spim_xfer+0x1ac>)
        p_cb->transfer_in_progress = false;
   1e352:	7773      	strb	r3, [r6, #29]
}
   1e354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    nrf_spim_tx_buffer_set(p_spim, p_xfer_desc->p_tx_buffer, p_xfer_desc->tx_length);
   1e358:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1e35a:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   1e35e:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1e362:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
   1e366:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1e36a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1e36e:	2200      	movs	r2, #0
   1e370:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   1e374:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (NRFX_SPIM_FLAG_TX_POSTINC & flags)
   1e378:	f015 0201 	ands.w	r2, r5, #1
}


NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
   1e37c:	bf18      	it	ne
   1e37e:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
   1e380:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    if (NRFX_SPIM_FLAG_RX_POSTINC & flags)
   1e384:	f015 0202 	ands.w	r2, r5, #2
}

NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
   1e388:	bf18      	it	ne
   1e38a:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
   1e38c:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    if (!p_cb->handler)
   1e390:	6832      	ldr	r2, [r6, #0]
    if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
   1e392:	f1b9 0f00 	cmp.w	r9, #0
   1e396:	d006      	beq.n	1e3a6 <nrfx_spim_xfer+0x156>
    if (!p_cb->handler)
   1e398:	b96a      	cbnz	r2, 1e3b6 <nrfx_spim_xfer+0x166>
        set_ss_pin_state(p_cb, false);
   1e39a:	2100      	movs	r1, #0
   1e39c:	4640      	mov	r0, r8
   1e39e:	f00a faaf 	bl	28900 <set_ss_pin_state>
    return err_code;
   1e3a2:	4817      	ldr	r0, [pc, #92]	; (1e400 <nrfx_spim_xfer+0x1b0>)
   1e3a4:	e7d6      	b.n	1e354 <nrfx_spim_xfer+0x104>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1e3a6:	2101      	movs	r1, #1
   1e3a8:	6119      	str	r1, [r3, #16]
    if (!p_cb->handler)
   1e3aa:	b922      	cbnz	r2, 1e3b6 <nrfx_spim_xfer+0x166>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1e3ac:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
            while (!nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
   1e3b0:	2a00      	cmp	r2, #0
   1e3b2:	d0fb      	beq.n	1e3ac <nrfx_spim_xfer+0x15c>
   1e3b4:	e7f1      	b.n	1e39a <nrfx_spim_xfer+0x14a>
    if (!enable)
   1e3b6:	f015 0f04 	tst.w	r5, #4
   1e3ba:	f04f 0240 	mov.w	r2, #64	; 0x40
   1e3be:	d002      	beq.n	1e3c6 <nrfx_spim_xfer+0x176>
    p_reg->INTENCLR = mask;
   1e3c0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   1e3c4:	e7ed      	b.n	1e3a2 <nrfx_spim_xfer+0x152>
    p_reg->INTENSET = mask;
   1e3c6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   1e3ca:	e7ea      	b.n	1e3a2 <nrfx_spim_xfer+0x152>
        return err_code;
   1e3cc:	480d      	ldr	r0, [pc, #52]	; (1e404 <nrfx_spim_xfer+0x1b4>)
   1e3ce:	e7c1      	b.n	1e354 <nrfx_spim_xfer+0x104>
    NRFX_ASSERT(SPIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
   1e3d0:	2b00      	cmp	r3, #0
   1e3d2:	f43f af78 	beq.w	1e2c6 <nrfx_spim_xfer+0x76>
   1e3d6:	e77a      	b.n	1e2ce <nrfx_spim_xfer+0x7e>
   1e3d8:	20021418 	.word	0x20021418
   1e3dc:	00030196 	.word	0x00030196
   1e3e0:	0003015a 	.word	0x0003015a
   1e3e4:	0002b6a9 	.word	0x0002b6a9
   1e3e8:	000301c2 	.word	0x000301c2
   1e3ec:	00030209 	.word	0x00030209
   1e3f0:	00030250 	.word	0x00030250
   1e3f4:	000302f4 	.word	0x000302f4
   1e3f8:	20021424 	.word	0x20021424
   1e3fc:	0bad000a 	.word	0x0bad000a
   1e400:	0bad0000 	.word	0x0bad0000
   1e404:	0bad000b 	.word	0x0bad000b

0001e408 <nrfx_spim_4_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_SPIM4_ENABLED)
void nrfx_spim_4_irq_handler(void)
{
   1e408:	b570      	push	{r4, r5, r6, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1e40a:	4b13      	ldr	r3, [pc, #76]	; (1e458 <nrfx_spim_4_irq_handler+0x50>)
   1e40c:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
   1e410:	b302      	cbz	r2, 1e454 <nrfx_spim_4_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1e412:	2500      	movs	r5, #0
        NRFX_ASSERT(p_cb->handler);
   1e414:	4c11      	ldr	r4, [pc, #68]	; (1e45c <nrfx_spim_4_irq_handler+0x54>)
   1e416:	f8c3 5118 	str.w	r5, [r3, #280]	; 0x118
   1e41a:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
   1e41e:	6823      	ldr	r3, [r4, #0]
   1e420:	b95b      	cbnz	r3, 1e43a <nrfx_spim_4_irq_handler+0x32>
   1e422:	490f      	ldr	r1, [pc, #60]	; (1e460 <nrfx_spim_4_irq_handler+0x58>)
   1e424:	480f      	ldr	r0, [pc, #60]	; (1e464 <nrfx_spim_4_irq_handler+0x5c>)
   1e426:	f240 333b 	movw	r3, #827	; 0x33b
   1e42a:	4a0f      	ldr	r2, [pc, #60]	; (1e468 <nrfx_spim_4_irq_handler+0x60>)
   1e42c:	f006 fc5b 	bl	24ce6 <assert_print>
   1e430:	f240 313b 	movw	r1, #827	; 0x33b
   1e434:	480c      	ldr	r0, [pc, #48]	; (1e468 <nrfx_spim_4_irq_handler+0x60>)
   1e436:	f006 fc4f 	bl	24cd8 <assert_post_action>
    set_ss_pin_state(p_cb, false);
   1e43a:	4629      	mov	r1, r5
   1e43c:	4620      	mov	r0, r4
   1e43e:	f00a fa5f 	bl	28900 <set_ss_pin_state>
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e442:	e9d4 3100 	ldrd	r3, r1, [r4]
    p_cb->transfer_in_progress = false;
   1e446:	7765      	strb	r5, [r4, #29]
    p_cb->evt.type = NRFX_SPIM_EVENT_DONE;
   1e448:	7225      	strb	r5, [r4, #8]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e44a:	f104 0008 	add.w	r0, r4, #8
    irq_handler(NRF_SPIM4, &m_cb[NRFX_SPIM4_INST_IDX]);
}
   1e44e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e452:	4718      	bx	r3
}
   1e454:	bd70      	pop	{r4, r5, r6, pc}
   1e456:	bf00      	nop
   1e458:	4000a000 	.word	0x4000a000
   1e45c:	20021418 	.word	0x20021418
   1e460:	00030337 	.word	0x00030337
   1e464:	0002b6a9 	.word	0x0002b6a9
   1e468:	0003015a 	.word	0x0003015a

0001e46c <metal_generic_dev_open>:
	return 0;
}

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
   1e46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e470:	460e      	mov	r6, r1
   1e472:	4617      	mov	r7, r2
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
   1e474:	4d0c      	ldr	r5, [pc, #48]	; (1e4a8 <metal_generic_dev_open+0x3c>)
   1e476:	f855 4f18 	ldr.w	r4, [r5, #24]!
   1e47a:	42ac      	cmp	r4, r5
   1e47c:	d103      	bne.n	1e486 <metal_generic_dev_open+0x1a>
			return metal_generic_dev_sys_open(dev);
		}
	}

	return -ENODEV;
}
   1e47e:	f06f 0012 	mvn.w	r0, #18
   1e482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (strcmp(dev->name, dev_name) == 0) {
   1e486:	4631      	mov	r1, r6
   1e488:	f854 0c44 	ldr.w	r0, [r4, #-68]
		dev = metal_container_of(node, struct metal_device, node);
   1e48c:	f1a4 0844 	sub.w	r8, r4, #68	; 0x44
		if (strcmp(dev->name, dev_name) == 0) {
   1e490:	f7ea ff5c 	bl	934c <strcmp>
   1e494:	b930      	cbnz	r0, 1e4a4 <metal_generic_dev_open+0x38>
			*device = dev;
   1e496:	f8c7 8000 	str.w	r8, [r7]
			return metal_generic_dev_sys_open(dev);
   1e49a:	4640      	mov	r0, r8
}
   1e49c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			return metal_generic_dev_sys_open(dev);
   1e4a0:	f00a bb62 	b.w	28b68 <metal_generic_dev_sys_open>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
   1e4a4:	6824      	ldr	r4, [r4, #0]
   1e4a6:	e7e8      	b.n	1e47a <metal_generic_dev_open+0xe>
   1e4a8:	20021438 	.word	0x20021438

0001e4ac <metal_bus_unregister>:
{
   1e4ac:	b510      	push	{r4, lr}
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
	node->next->prev = node->prev;
   1e4ae:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
   1e4b2:	604a      	str	r2, [r1, #4]
	node->prev->next = node->next;
   1e4b4:	6a41      	ldr	r1, [r0, #36]	; 0x24
	metal_list_del(&bus->node);
   1e4b6:	f100 0324 	add.w	r3, r0, #36	; 0x24
   1e4ba:	6011      	str	r1, [r2, #0]
	node->prev = node;
	node->next = node;
   1e4bc:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	if (bus->ops.bus_close)
   1e4c0:	6843      	ldr	r3, [r0, #4]
{
   1e4c2:	4604      	mov	r4, r0
	if (bus->ops.bus_close)
   1e4c4:	b103      	cbz	r3, 1e4c8 <metal_bus_unregister+0x1c>
		bus->ops.bus_close(bus);
   1e4c6:	4798      	blx	r3
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
   1e4c8:	4b05      	ldr	r3, [pc, #20]	; (1e4e0 <metal_bus_unregister+0x34>)
   1e4ca:	781a      	ldrb	r2, [r3, #0]
   1e4cc:	2a06      	cmp	r2, #6
   1e4ce:	d905      	bls.n	1e4dc <metal_bus_unregister+0x30>
   1e4d0:	685b      	ldr	r3, [r3, #4]
   1e4d2:	b11b      	cbz	r3, 1e4dc <metal_bus_unregister+0x30>
   1e4d4:	2007      	movs	r0, #7
   1e4d6:	6822      	ldr	r2, [r4, #0]
   1e4d8:	4902      	ldr	r1, [pc, #8]	; (1e4e4 <metal_bus_unregister+0x38>)
   1e4da:	4798      	blx	r3
}
   1e4dc:	2000      	movs	r0, #0
   1e4de:	bd10      	pop	{r4, pc}
   1e4e0:	20021438 	.word	0x20021438
   1e4e4:	0003035a 	.word	0x0003035a

0001e4e8 <metal_bus_find>:
{
   1e4e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e4ec:	4607      	mov	r7, r0
   1e4ee:	460d      	mov	r5, r1
	metal_list_for_each(&_metal.common.bus_list, node) {
   1e4f0:	4e0b      	ldr	r6, [pc, #44]	; (1e520 <metal_bus_find+0x38>)
   1e4f2:	f856 4f08 	ldr.w	r4, [r6, #8]!
   1e4f6:	42b4      	cmp	r4, r6
   1e4f8:	d102      	bne.n	1e500 <metal_bus_find+0x18>
	return -ENOENT;
   1e4fa:	f06f 0001 	mvn.w	r0, #1
   1e4fe:	e00a      	b.n	1e516 <metal_bus_find+0x2e>
		if (strcmp(bus->name, name) == 0 && result) {
   1e500:	4639      	mov	r1, r7
   1e502:	f854 0c24 	ldr.w	r0, [r4, #-36]
		bus = metal_container_of(node, struct metal_bus, node);
   1e506:	f1a4 0824 	sub.w	r8, r4, #36	; 0x24
		if (strcmp(bus->name, name) == 0 && result) {
   1e50a:	f7ea ff1f 	bl	934c <strcmp>
   1e50e:	b920      	cbnz	r0, 1e51a <metal_bus_find+0x32>
   1e510:	b11d      	cbz	r5, 1e51a <metal_bus_find+0x32>
			*result = bus;
   1e512:	f8c5 8000 	str.w	r8, [r5]
}
   1e516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	metal_list_for_each(&_metal.common.bus_list, node) {
   1e51a:	6824      	ldr	r4, [r4, #0]
   1e51c:	e7eb      	b.n	1e4f6 <metal_bus_find+0xe>
   1e51e:	bf00      	nop
   1e520:	20021438 	.word	0x20021438

0001e524 <metal_bus_register>:
{
   1e524:	b510      	push	{r4, lr}
	if (!bus || !bus->name || !strlen(bus->name))
   1e526:	4604      	mov	r4, r0
   1e528:	b910      	cbnz	r0, 1e530 <metal_bus_register+0xc>
		return -EINVAL;
   1e52a:	f06f 0015 	mvn.w	r0, #21
}
   1e52e:	bd10      	pop	{r4, pc}
	if (!bus || !bus->name || !strlen(bus->name))
   1e530:	6800      	ldr	r0, [r0, #0]
   1e532:	2800      	cmp	r0, #0
   1e534:	d0f9      	beq.n	1e52a <metal_bus_register+0x6>
   1e536:	f7ea ff13 	bl	9360 <strlen>
   1e53a:	2800      	cmp	r0, #0
   1e53c:	d0f5      	beq.n	1e52a <metal_bus_register+0x6>
	if (metal_bus_find(bus->name, NULL) == 0)
   1e53e:	2100      	movs	r1, #0
   1e540:	6820      	ldr	r0, [r4, #0]
   1e542:	f7ff ffd1 	bl	1e4e8 <metal_bus_find>
   1e546:	b1c8      	cbz	r0, 1e57c <metal_bus_register+0x58>
	metal_list_init(&bus->devices);
   1e548:	f104 031c 	add.w	r3, r4, #28
	list->next = list;
   1e54c:	e9c4 3307 	strd	r3, r3, [r4, #28]
	new_node->prev = node->prev;
   1e550:	4b0c      	ldr	r3, [pc, #48]	; (1e584 <metal_bus_register+0x60>)
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
   1e552:	f104 0224 	add.w	r2, r4, #36	; 0x24
   1e556:	68d9      	ldr	r1, [r3, #12]
	new_node->next = node;
   1e558:	f103 0008 	add.w	r0, r3, #8
	new_node->next->prev = new_node;
   1e55c:	60da      	str	r2, [r3, #12]
	new_node->prev = node->prev;
   1e55e:	62a1      	str	r1, [r4, #40]	; 0x28
	new_node->next = node;
   1e560:	6260      	str	r0, [r4, #36]	; 0x24
	new_node->prev->next = new_node;
   1e562:	600a      	str	r2, [r1, #0]
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
   1e564:	781a      	ldrb	r2, [r3, #0]
   1e566:	2a06      	cmp	r2, #6
   1e568:	d901      	bls.n	1e56e <metal_bus_register+0x4a>
   1e56a:	685b      	ldr	r3, [r3, #4]
   1e56c:	b90b      	cbnz	r3, 1e572 <metal_bus_register+0x4e>
	return 0;
   1e56e:	2000      	movs	r0, #0
   1e570:	e7dd      	b.n	1e52e <metal_bus_register+0xa>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
   1e572:	2007      	movs	r0, #7
   1e574:	6822      	ldr	r2, [r4, #0]
   1e576:	4904      	ldr	r1, [pc, #16]	; (1e588 <metal_bus_register+0x64>)
   1e578:	4798      	blx	r3
   1e57a:	e7f8      	b.n	1e56e <metal_bus_register+0x4a>
		return -EEXIST;
   1e57c:	f06f 0010 	mvn.w	r0, #16
   1e580:	e7d5      	b.n	1e52e <metal_bus_register+0xa>
   1e582:	bf00      	nop
   1e584:	20021438 	.word	0x20021438
   1e588:	0003035c 	.word	0x0003035c

0001e58c <metal_device_close>:
	metal_assert(device && device->bus);
   1e58c:	4601      	mov	r1, r0
{
   1e58e:	b510      	push	{r4, lr}
	metal_assert(device && device->bus);
   1e590:	b108      	cbz	r0, 1e596 <metal_device_close+0xa>
   1e592:	6840      	ldr	r0, [r0, #4]
   1e594:	b948      	cbnz	r0, 1e5aa <metal_device_close+0x1e>
   1e596:	4908      	ldr	r1, [pc, #32]	; (1e5b8 <metal_device_close+0x2c>)
   1e598:	4808      	ldr	r0, [pc, #32]	; (1e5bc <metal_device_close+0x30>)
   1e59a:	2351      	movs	r3, #81	; 0x51
   1e59c:	4a08      	ldr	r2, [pc, #32]	; (1e5c0 <metal_device_close+0x34>)
   1e59e:	f006 fba2 	bl	24ce6 <assert_print>
   1e5a2:	2151      	movs	r1, #81	; 0x51
   1e5a4:	4806      	ldr	r0, [pc, #24]	; (1e5c0 <metal_device_close+0x34>)
   1e5a6:	f006 fb97 	bl	24cd8 <assert_post_action>
	if (device->bus->ops.dev_close)
   1e5aa:	68c3      	ldr	r3, [r0, #12]
   1e5ac:	b113      	cbz	r3, 1e5b4 <metal_device_close+0x28>
}
   1e5ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->bus->ops.dev_close(device->bus, device);
   1e5b2:	4718      	bx	r3
}
   1e5b4:	bd10      	pop	{r4, pc}
   1e5b6:	bf00      	nop
   1e5b8:	000303a6 	.word	0x000303a6
   1e5bc:	0002b6a9 	.word	0x0002b6a9
   1e5c0:	0003036f 	.word	0x0003036f

0001e5c4 <metal_register_generic_device>:
{
   1e5c4:	b510      	push	{r4, lr}
   1e5c6:	4604      	mov	r4, r0
	if (!device->name || !strlen(device->name) ||
   1e5c8:	6800      	ldr	r0, [r0, #0]
   1e5ca:	b910      	cbnz	r0, 1e5d2 <metal_register_generic_device+0xe>
		return -EINVAL;
   1e5cc:	f06f 0015 	mvn.w	r0, #21
}
   1e5d0:	bd10      	pop	{r4, pc}
	if (!device->name || !strlen(device->name) ||
   1e5d2:	f7ea fec5 	bl	9360 <strlen>
   1e5d6:	2800      	cmp	r0, #0
   1e5d8:	d0f8      	beq.n	1e5cc <metal_register_generic_device+0x8>
   1e5da:	68a3      	ldr	r3, [r4, #8]
   1e5dc:	2b01      	cmp	r3, #1
   1e5de:	d8f5      	bhi.n	1e5cc <metal_register_generic_device+0x8>
	device->bus = &metal_generic_bus;
   1e5e0:	4b06      	ldr	r3, [pc, #24]	; (1e5fc <metal_register_generic_device+0x38>)
	metal_list_add_tail(&_metal.common.generic_device_list,
   1e5e2:	f104 0144 	add.w	r1, r4, #68	; 0x44
	device->bus = &metal_generic_bus;
   1e5e6:	6063      	str	r3, [r4, #4]
	new_node->prev = node->prev;
   1e5e8:	4b05      	ldr	r3, [pc, #20]	; (1e600 <metal_register_generic_device+0x3c>)
   1e5ea:	69da      	ldr	r2, [r3, #28]
	new_node->next = node;
   1e5ec:	f103 0018 	add.w	r0, r3, #24
   1e5f0:	6460      	str	r0, [r4, #68]	; 0x44
	new_node->prev = node->prev;
   1e5f2:	64a2      	str	r2, [r4, #72]	; 0x48
	new_node->next->prev = new_node;
   1e5f4:	61d9      	str	r1, [r3, #28]
	return 0;
   1e5f6:	2000      	movs	r0, #0
	new_node->prev->next = new_node;
   1e5f8:	6011      	str	r1, [r2, #0]
}
   1e5fa:	e7e9      	b.n	1e5d0 <metal_register_generic_device+0xc>
   1e5fc:	20008708 	.word	0x20008708
   1e600:	20021438 	.word	0x20021438

0001e604 <metal_init>:

int metal_init(const struct metal_init_params *params)
{
	int error = 0;

	memset(&_metal, 0, sizeof(_metal));
   1e604:	4b0e      	ldr	r3, [pc, #56]	; (1e640 <metal_init+0x3c>)
{
   1e606:	b510      	push	{r4, lr}
   1e608:	4604      	mov	r4, r0
	memset(&_metal, 0, sizeof(_metal));
   1e60a:	2220      	movs	r2, #32
   1e60c:	2100      	movs	r1, #0
   1e60e:	4618      	mov	r0, r3
   1e610:	f00b f909 	bl	29826 <memset>

	_metal.common.log_handler   = params->log_handler;
   1e614:	6822      	ldr	r2, [r4, #0]
   1e616:	6042      	str	r2, [r0, #4]
	_metal.common.log_level     = params->log_level;
   1e618:	4602      	mov	r2, r0
   1e61a:	7921      	ldrb	r1, [r4, #4]
   1e61c:	f802 1b08 	strb.w	r1, [r2], #8
	list->next = list;
   1e620:	e9c0 2202 	strd	r2, r2, [r0, #8]
	list->prev = list;
   1e624:	f100 0210 	add.w	r2, r0, #16
	list->next = list;
   1e628:	e9c0 2204 	strd	r2, r2, [r0, #16]
	list->prev = list;
   1e62c:	f100 0218 	add.w	r2, r0, #24
	list->next = list;
   1e630:	e9c0 2206 	strd	r2, r2, [r0, #24]

	metal_list_init(&_metal.common.bus_list);
	metal_list_init(&_metal.common.generic_shmem_list);
	metal_list_init(&_metal.common.generic_device_list);

	error = metal_sys_init(params);
   1e634:	4620      	mov	r0, r4
	if (error)
		return error;

	return error;
}
   1e636:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	error = metal_sys_init(params);
   1e63a:	f000 b80f 	b.w	1e65c <metal_sys_init>
   1e63e:	bf00      	nop
   1e640:	20021438 	.word	0x20021438

0001e644 <metal_finish>:

void metal_finish(void)
{
   1e644:	b508      	push	{r3, lr}
	metal_sys_finish();
   1e646:	f000 f811 	bl	1e66c <metal_sys_finish>
	memset(&_metal, 0, sizeof(_metal));
}
   1e64a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	memset(&_metal, 0, sizeof(_metal));
   1e64e:	2220      	movs	r2, #32
   1e650:	2100      	movs	r1, #0
   1e652:	4801      	ldr	r0, [pc, #4]	; (1e658 <metal_finish+0x14>)
   1e654:	f00b b8e7 	b.w	29826 <memset>
   1e658:	20021438 	.word	0x20021438

0001e65c <metal_sys_init>:
#include <metal/utilities.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
   1e65c:	b508      	push	{r3, lr}
	metal_bus_register(&metal_generic_bus);
   1e65e:	4802      	ldr	r0, [pc, #8]	; (1e668 <metal_sys_init+0xc>)
   1e660:	f7ff ff60 	bl	1e524 <metal_bus_register>
	return 0;
}
   1e664:	2000      	movs	r0, #0
   1e666:	bd08      	pop	{r3, pc}
   1e668:	20008708 	.word	0x20008708

0001e66c <metal_sys_finish>:

void metal_sys_finish(void)
{
	metal_bus_unregister(&metal_generic_bus);
   1e66c:	4801      	ldr	r0, [pc, #4]	; (1e674 <metal_sys_finish+0x8>)
   1e66e:	f7ff bf1d 	b.w	1e4ac <metal_bus_unregister>
   1e672:	bf00      	nop
   1e674:	20008708 	.word	0x20008708

0001e678 <metal_zephyr_log_handler>:
	"metal: debug:     ",
};

void metal_zephyr_log_handler(enum metal_log_level level,
			      const char *format, ...)
{
   1e678:	b40e      	push	{r1, r2, r3}
	va_list args;

	if (level <= METAL_LOG_EMERGENCY || level > METAL_LOG_DEBUG)
   1e67a:	1e43      	subs	r3, r0, #1
		level = METAL_LOG_EMERGENCY;
   1e67c:	2b06      	cmp	r3, #6
{
   1e67e:	b533      	push	{r0, r1, r4, r5, lr}
		level = METAL_LOG_EMERGENCY;
   1e680:	bf88      	it	hi
   1e682:	2000      	movhi	r0, #0
	printk("%s", level_strs[level]);
   1e684:	4b09      	ldr	r3, [pc, #36]	; (1e6ac <metal_zephyr_log_handler+0x34>)
{
   1e686:	ac05      	add	r4, sp, #20
   1e688:	f854 5b04 	ldr.w	r5, [r4], #4
	printk("%s", level_strs[level]);
   1e68c:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
   1e690:	4807      	ldr	r0, [pc, #28]	; (1e6b0 <metal_zephyr_log_handler+0x38>)
   1e692:	f006 f966 	bl	24962 <printk>

	va_start(args, format);
	vprintk(format, args);
   1e696:	4621      	mov	r1, r4
   1e698:	4628      	mov	r0, r5
	va_start(args, format);
   1e69a:	9401      	str	r4, [sp, #4]
	vprintk(format, args);
   1e69c:	f7ee fad2 	bl	cc44 <vprintk>
	va_end(args);
}
   1e6a0:	b002      	add	sp, #8
   1e6a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   1e6a6:	b003      	add	sp, #12
   1e6a8:	4770      	bx	lr
   1e6aa:	bf00      	nop
   1e6ac:	0002b564 	.word	0x0002b564
   1e6b0:	0002b876 	.word	0x0002b876

0001e6b4 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback callbacks[])
{
   1e6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e6b8:	469a      	mov	sl, r3
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
	if (nvqs > num_vrings)
   1e6ba:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
   1e6bc:	4606      	mov	r6, r0
	if (nvqs > num_vrings)
   1e6be:	4293      	cmp	r3, r2
{
   1e6c0:	4617      	mov	r7, r2
   1e6c2:	b087      	sub	sp, #28
	if (nvqs > num_vrings)
   1e6c4:	d341      	bcc.n	1e74a <virtio_create_virtqueues+0x96>
		return ERROR_VQUEUE_INVLD_PARAM;
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
   1e6c6:	2500      	movs	r5, #0
		vring_info = &vdev->vrings_info[i];
   1e6c8:	f04f 0b18 	mov.w	fp, #24
	for (i = 0; i < nvqs; i++) {
   1e6cc:	42bd      	cmp	r5, r7
   1e6ce:	d103      	bne.n	1e6d8 <virtio_create_virtqueues+0x24>
				       callbacks[i], vdev->func->notify,
				       vring_info->vq);
		if (ret)
			return ret;
	}
	return 0;
   1e6d0:	2000      	movs	r0, #0
}
   1e6d2:	b007      	add	sp, #28
   1e6d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		vring_info = &vdev->vrings_info[i];
   1e6d8:	fb0b f805 	mul.w	r8, fp, r5
   1e6dc:	f8d6 902c 	ldr.w	r9, [r6, #44]	; 0x2c
		if (vdev->role == VIRTIO_DEV_DRIVER) {
   1e6e0:	69b2      	ldr	r2, [r6, #24]
		vring_info = &vdev->vrings_info[i];
   1e6e2:	eb09 0408 	add.w	r4, r9, r8
		vring_alloc = &vring_info->info;
   1e6e6:	1d23      	adds	r3, r4, #4
   1e6e8:	9305      	str	r3, [sp, #20]
		if (vdev->role == VIRTIO_DEV_DRIVER) {
   1e6ea:	b9ca      	cbnz	r2, 1e720 <virtio_create_virtqueues+0x6c>
			struct metal_io_region *io = vring_info->io;
   1e6ec:	6960      	ldr	r0, [r4, #20]
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   1e6ee:	6861      	ldr	r1, [r4, #4]
   1e6f0:	6803      	ldr	r3, [r0, #0]
			metal_io_block_set(io, offset, 0,
   1e6f2:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
   1e6f6:	1ac9      	subs	r1, r1, r3
						      vring_alloc->align));
   1e6f8:	68a3      	ldr	r3, [r4, #8]
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
   1e6fa:	f10c 0e03 	add.w	lr, ip, #3
	size = (size + align - 1) & ~(align - 1);
   1e6fe:	1e5c      	subs	r4, r3, #1
   1e700:	eb04 140c 	add.w	r4, r4, ip, lsl #4
   1e704:	425b      	negs	r3, r3
   1e706:	eb04 044e 	add.w	r4, r4, lr, lsl #1
   1e70a:	401c      	ands	r4, r3
	size += sizeof(struct vring_used) +
   1e70c:	eb04 03cc 	add.w	r3, r4, ip, lsl #3
			metal_io_block_set(io, offset, 0,
   1e710:	6884      	ldr	r4, [r0, #8]
   1e712:	3306      	adds	r3, #6
   1e714:	42a1      	cmp	r1, r4
   1e716:	bf28      	it	cs
   1e718:	f04f 31ff 	movcs.w	r1, #4294967295
   1e71c:	f00a f9f0 	bl	28b00 <metal_io_block_set>
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
   1e720:	f859 3008 	ldr.w	r3, [r9, r8]
   1e724:	4630      	mov	r0, r6
   1e726:	9302      	str	r3, [sp, #8]
				       callbacks[i], vdev->func->notify,
   1e728:	6a33      	ldr	r3, [r6, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
   1e72a:	b2a9      	uxth	r1, r5
   1e72c:	6a1b      	ldr	r3, [r3, #32]
   1e72e:	9301      	str	r3, [sp, #4]
   1e730:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1e732:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
   1e736:	9300      	str	r3, [sp, #0]
   1e738:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
   1e73c:	9b05      	ldr	r3, [sp, #20]
   1e73e:	f00a fa58 	bl	28bf2 <virtqueue_create>
		if (ret)
   1e742:	2800      	cmp	r0, #0
   1e744:	d1c5      	bne.n	1e6d2 <virtio_create_virtqueues+0x1e>
	for (i = 0; i < nvqs; i++) {
   1e746:	3501      	adds	r5, #1
   1e748:	e7c0      	b.n	1e6cc <virtio_create_virtqueues+0x18>
		return ERROR_VQUEUE_INVLD_PARAM;
   1e74a:	4801      	ldr	r0, [pc, #4]	; (1e750 <virtio_create_virtqueues+0x9c>)
   1e74c:	e7c1      	b.n	1e6d2 <virtio_create_virtqueues+0x1e>
   1e74e:	bf00      	nop
   1e750:	fffff440 	.word	0xfffff440

0001e754 <virtqueue_free>:
 *
 * @param vq        - Pointer to VirtIO queue control block
 *
 */
void virtqueue_free(struct virtqueue *vq)
{
   1e754:	b510      	push	{r4, lr}
	if (vq) {
   1e756:	4604      	mov	r4, r0
   1e758:	b190      	cbz	r0, 1e780 <virtqueue_free+0x2c>
		if (vq->vq_free_cnt != vq->vq_nentries) {
   1e75a:	8c82      	ldrh	r2, [r0, #36]	; 0x24
   1e75c:	8943      	ldrh	r3, [r0, #10]
   1e75e:	429a      	cmp	r2, r3
   1e760:	d009      	beq.n	1e776 <virtqueue_free+0x22>
			metal_log(METAL_LOG_WARNING,
   1e762:	4b08      	ldr	r3, [pc, #32]	; (1e784 <virtqueue_free+0x30>)
   1e764:	781a      	ldrb	r2, [r3, #0]
   1e766:	2a03      	cmp	r2, #3
   1e768:	d905      	bls.n	1e776 <virtqueue_free+0x22>
   1e76a:	685b      	ldr	r3, [r3, #4]
   1e76c:	b11b      	cbz	r3, 1e776 <virtqueue_free+0x22>
   1e76e:	6842      	ldr	r2, [r0, #4]
   1e770:	4905      	ldr	r1, [pc, #20]	; (1e788 <virtqueue_free+0x34>)
   1e772:	2004      	movs	r0, #4
   1e774:	4798      	blx	r3
	return k_malloc(size);
}

static inline void metal_free_memory(void *ptr)
{
	k_free(ptr);
   1e776:	4620      	mov	r0, r4
				  vq->vq_name);
		}

		metal_free_memory(vq);
	}
}
   1e778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1e77c:	f00a bffd 	b.w	2977a <k_free>
   1e780:	bd10      	pop	{r4, pc}
   1e782:	bf00      	nop
   1e784:	20021438 	.word	0x20021438
   1e788:	00030454 	.word	0x00030454

0001e78c <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
   1e78c:	b530      	push	{r4, r5, lr}
	struct vring_used_elem *used_desc = NULL;
	uint16_t used_idx;

	if (head_idx >= vq->vq_nentries) {
   1e78e:	8944      	ldrh	r4, [r0, #10]
   1e790:	428c      	cmp	r4, r1
   1e792:	d912      	bls.n	1e7ba <virtqueue_add_consumed_buffer+0x2e>
	}

	VQUEUE_BUSY(vq);

	/* CACHE: used is never written by driver, so it's safe to directly access it */
	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
   1e794:	6a03      	ldr	r3, [r0, #32]
   1e796:	3c01      	subs	r4, #1
   1e798:	885d      	ldrh	r5, [r3, #2]
   1e79a:	402c      	ands	r4, r5
   1e79c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
	used_desc = &vq->vq_ring.used->ring[used_idx];
	used_desc->id = head_idx;
   1e7a0:	6059      	str	r1, [r3, #4]
	used_desc->len = len;
   1e7a2:	609a      	str	r2, [r3, #8]

	/* We still need to flush it because this is read by driver */
	VRING_FLUSH(vq->vq_ring.used->ring[used_idx]);

	atomic_thread_fence(memory_order_seq_cst);
   1e7a4:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
   1e7a8:	6a02      	ldr	r2, [r0, #32]
   1e7aa:	8853      	ldrh	r3, [r2, #2]
   1e7ac:	3301      	adds	r3, #1
   1e7ae:	8053      	strh	r3, [r2, #2]

	/* Used.idx is read by driver, so we need to flush it */
	VRING_FLUSH(vq->vq_ring.used->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
   1e7b0:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
   1e7b2:	3301      	adds	r3, #1
   1e7b4:	84c3      	strh	r3, [r0, #38]	; 0x26

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
   1e7b6:	2000      	movs	r0, #0
}
   1e7b8:	bd30      	pop	{r4, r5, pc}
		return ERROR_VRING_NO_BUFF;
   1e7ba:	4801      	ldr	r0, [pc, #4]	; (1e7c0 <virtqueue_add_consumed_buffer+0x34>)
   1e7bc:	e7fc      	b.n	1e7b8 <virtqueue_add_consumed_buffer+0x2c>
   1e7be:	bf00      	nop
   1e7c0:	fffff441 	.word	0xfffff441

0001e7c4 <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int len,
			      int wait)
{
   1e7c4:	b470      	push	{r4, r5, r6}
   1e7c6:	9e03      	ldr	r6, [sp, #12]
   1e7c8:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY || len < 0)
   1e7ca:	b158      	cbz	r0, 1e7e4 <rpmsg_send_offchannel_raw+0x20>
   1e7cc:	6a00      	ldr	r0, [r0, #32]
   1e7ce:	b148      	cbz	r0, 1e7e4 <rpmsg_send_offchannel_raw+0x20>
   1e7d0:	b143      	cbz	r3, 1e7e4 <rpmsg_send_offchannel_raw+0x20>
   1e7d2:	3401      	adds	r4, #1
   1e7d4:	d006      	beq.n	1e7e4 <rpmsg_send_offchannel_raw+0x20>
   1e7d6:	2e00      	cmp	r6, #0
   1e7d8:	db04      	blt.n	1e7e4 <rpmsg_send_offchannel_raw+0x20>
		return RPMSG_ERR_PARAM;

	rdev = ept->rdev;

	if (rdev->ops.send_offchannel_raw)
   1e7da:	6f84      	ldr	r4, [r0, #120]	; 0x78
   1e7dc:	b114      	cbz	r4, 1e7e4 <rpmsg_send_offchannel_raw+0x20>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
   1e7de:	46a4      	mov	ip, r4
						     len, wait);

	return RPMSG_ERR_PARAM;
}
   1e7e0:	bc70      	pop	{r4, r5, r6}
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
   1e7e2:	4760      	bx	ip
		return RPMSG_ERR_PARAM;
   1e7e4:	4801      	ldr	r0, [pc, #4]	; (1e7ec <rpmsg_send_offchannel_raw+0x28>)
}
   1e7e6:	bc70      	pop	{r4, r5, r6}
   1e7e8:	4770      	bx	lr
   1e7ea:	bf00      	nop
   1e7ec:	fffff82d 	.word	0xfffff82d

0001e7f0 <rpmsg_send_offchannel_nocopy>:
	return NULL;
}

int rpmsg_send_offchannel_nocopy(struct rpmsg_endpoint *ept, uint32_t src,
				 uint32_t dst, const void *data, int len)
{
   1e7f0:	b470      	push	{r4, r5, r6}
   1e7f2:	9e03      	ldr	r6, [sp, #12]
   1e7f4:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY || len < 0)
   1e7f6:	b160      	cbz	r0, 1e812 <rpmsg_send_offchannel_nocopy+0x22>
   1e7f8:	6a00      	ldr	r0, [r0, #32]
   1e7fa:	b150      	cbz	r0, 1e812 <rpmsg_send_offchannel_nocopy+0x22>
   1e7fc:	b14b      	cbz	r3, 1e812 <rpmsg_send_offchannel_nocopy+0x22>
   1e7fe:	3401      	adds	r4, #1
   1e800:	d007      	beq.n	1e812 <rpmsg_send_offchannel_nocopy+0x22>
   1e802:	2e00      	cmp	r6, #0
   1e804:	db05      	blt.n	1e812 <rpmsg_send_offchannel_nocopy+0x22>
		return RPMSG_ERR_PARAM;

	rdev = ept->rdev;

	if (rdev->ops.send_offchannel_nocopy)
   1e806:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
   1e80a:	b114      	cbz	r4, 1e812 <rpmsg_send_offchannel_nocopy+0x22>
		return rdev->ops.send_offchannel_nocopy(rdev, src, dst,
   1e80c:	46a4      	mov	ip, r4
							data, len);

	return RPMSG_ERR_PARAM;
}
   1e80e:	bc70      	pop	{r4, r5, r6}
		return rdev->ops.send_offchannel_nocopy(rdev, src, dst,
   1e810:	4760      	bx	ip
		return RPMSG_ERR_PARAM;
   1e812:	4801      	ldr	r0, [pc, #4]	; (1e818 <rpmsg_send_offchannel_nocopy+0x28>)
}
   1e814:	bc70      	pop	{r4, r5, r6}
   1e816:	4770      	bx	lr
   1e818:	fffff82d 	.word	0xfffff82d

0001e81c <rpmsg_register_endpoint>:
			     struct rpmsg_endpoint *ept,
			     const char *name,
			     uint32_t src, uint32_t dest,
			     rpmsg_ept_cb cb,
			     rpmsg_ns_unbind_cb ns_unbind_cb)
{
   1e81c:	b570      	push	{r4, r5, r6, lr}
   1e81e:	460c      	mov	r4, r1
   1e820:	4611      	mov	r1, r2
   1e822:	4605      	mov	r5, r0
   1e824:	461e      	mov	r6, r3
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
   1e826:	4b0c      	ldr	r3, [pc, #48]	; (1e858 <rpmsg_register_endpoint+0x3c>)
   1e828:	2220      	movs	r2, #32
   1e82a:	2900      	cmp	r1, #0
   1e82c:	bf08      	it	eq
   1e82e:	4619      	moveq	r1, r3
   1e830:	4620      	mov	r0, r4
   1e832:	f00b f93a 	bl	29aaa <strncpy>
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
	ept->addr = src;
	ept->dest_addr = dest;
   1e836:	9b04      	ldr	r3, [sp, #16]
	ept->addr = src;
   1e838:	6266      	str	r6, [r4, #36]	; 0x24
	ept->dest_addr = dest;
   1e83a:	62a3      	str	r3, [r4, #40]	; 0x28
	ept->cb = cb;
   1e83c:	9b05      	ldr	r3, [sp, #20]
	ept->ns_unbind_cb = ns_unbind_cb;
	ept->rdev = rdev;
   1e83e:	6225      	str	r5, [r4, #32]
	ept->cb = cb;
   1e840:	62e3      	str	r3, [r4, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
   1e842:	9b06      	ldr	r3, [sp, #24]
   1e844:	6323      	str	r3, [r4, #48]	; 0x30
	new_node->prev = node->prev;
   1e846:	686a      	ldr	r2, [r5, #4]
	metal_list_add_tail(&rdev->endpoints, &ept->node);
   1e848:	f104 0334 	add.w	r3, r4, #52	; 0x34
	new_node->next = node;
   1e84c:	e9c4 520d 	strd	r5, r2, [r4, #52]	; 0x34
	new_node->next->prev = new_node;
   1e850:	606b      	str	r3, [r5, #4]
	new_node->prev->next = new_node;
   1e852:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   1e854:	6013      	str	r3, [r2, #0]
}
   1e856:	bd70      	pop	{r4, r5, r6, pc}
   1e858:	0002f2c2 	.word	0x0002f2c2

0001e85c <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
   1e85c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1e860:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
   1e864:	460d      	mov	r5, r1
   1e866:	4692      	mov	sl, r2
   1e868:	461f      	mov	r7, r3
	int status = RPMSG_SUCCESS;
	uint32_t addr = src;

	if (!ept || !rdev || !cb)
   1e86a:	4606      	mov	r6, r0
   1e86c:	2800      	cmp	r0, #0
   1e86e:	d06c      	beq.n	1e94a <rpmsg_create_ept+0xee>
   1e870:	2900      	cmp	r1, #0
   1e872:	d06a      	beq.n	1e94a <rpmsg_create_ept+0xee>
   1e874:	f1b9 0f00 	cmp.w	r9, #0
   1e878:	d067      	beq.n	1e94a <rpmsg_create_ept+0xee>
		return RPMSG_ERR_PARAM;

	metal_mutex_acquire(&rdev->lock);
   1e87a:	f101 0858 	add.w	r8, r1, #88	; 0x58
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
	__metal_mutex_acquire(mutex);
   1e87e:	4640      	mov	r0, r8
   1e880:	f00a fb20 	bl	28ec4 <__metal_mutex_acquire>
	if (src == RPMSG_ADDR_ANY) {
   1e884:	1c78      	adds	r0, r7, #1
   1e886:	d140      	bne.n	1e90a <rpmsg_create_ept+0xae>
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
   1e888:	6cac      	ldr	r4, [r5, #72]	; 0x48
   1e88a:	f105 0348 	add.w	r3, r5, #72	; 0x48
			    unsigned int max)
{
	unsigned int bit;

	for (bit = start;
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e88e:	f014 0401 	ands.w	r4, r4, #1
   1e892:	d00b      	beq.n	1e8ac <rpmsg_create_ept+0x50>
	for (bit = start;
   1e894:	2400      	movs	r4, #0
	     bit++)
   1e896:	3401      	adds	r4, #1
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e898:	2c80      	cmp	r4, #128	; 0x80
   1e89a:	d054      	beq.n	1e946 <rpmsg_create_ept+0xea>
	return ((bitmap[bit / METAL_BITS_PER_ULONG] &
   1e89c:	0962      	lsrs	r2, r4, #5
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1))) == 0) ? 0 : 1;
   1e89e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   1e8a2:	f004 011f 	and.w	r1, r4, #31
   1e8a6:	40ca      	lsrs	r2, r1
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e8a8:	07d1      	lsls	r1, r2, #31
   1e8aa:	d4f4      	bmi.n	1e896 <rpmsg_create_ept+0x3a>
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e8ac:	2101      	movs	r1, #1
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e8ae:	0960      	lsrs	r0, r4, #5
   1e8b0:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
		addr = RPMSG_RESERVED_ADDRESSES + nextbit;
   1e8b4:	f504 6780 	add.w	r7, r4, #1024	; 0x400
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e8b8:	f004 041f 	and.w	r4, r4, #31
   1e8bc:	40a1      	lsls	r1, r4
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e8be:	430a      	orrs	r2, r1
   1e8c0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
		 * 1.Trust the author of predefined service
		 * 2.Simplify the tracking implementation
		 */
	}

	rpmsg_register_endpoint(rdev, ept, name, addr, dest, cb, unbind_cb);
   1e8c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1e8c6:	4652      	mov	r2, sl
   1e8c8:	e9cd 9301 	strd	r9, r3, [sp, #4]
   1e8cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1e8ce:	4631      	mov	r1, r6
   1e8d0:	9300      	str	r3, [sp, #0]
   1e8d2:	4628      	mov	r0, r5
   1e8d4:	463b      	mov	r3, r7
   1e8d6:	f7ff ffa1 	bl	1e81c <rpmsg_register_endpoint>
	z_impl_k_sem_give(sem);
   1e8da:	4640      	mov	r0, r8
   1e8dc:	f001 fa9c 	bl	1fe18 <z_impl_k_sem_give>
	metal_mutex_release(&rdev->lock);

	/* Send NS announcement to remote processor */
	if (ept->name[0] && rdev->support_ns &&
   1e8e0:	7834      	ldrb	r4, [r6, #0]
   1e8e2:	b174      	cbz	r4, 1e902 <rpmsg_create_ept+0xa6>
   1e8e4:	f895 4090 	ldrb.w	r4, [r5, #144]	; 0x90
   1e8e8:	b15c      	cbz	r4, 1e902 <rpmsg_create_ept+0xa6>
   1e8ea:	6ab3      	ldr	r3, [r6, #40]	; 0x28
   1e8ec:	3301      	adds	r3, #1
   1e8ee:	d12e      	bne.n	1e94e <rpmsg_create_ept+0xf2>
	    ept->dest_addr == RPMSG_ADDR_ANY)
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
   1e8f0:	2100      	movs	r1, #0
   1e8f2:	4630      	mov	r0, r6
   1e8f4:	f00a fb15 	bl	28f22 <rpmsg_send_ns_message>

	if (status)
   1e8f8:	4604      	mov	r4, r0
   1e8fa:	b110      	cbz	r0, 1e902 <rpmsg_create_ept+0xa6>
		rpmsg_unregister_endpoint(ept);
   1e8fc:	4630      	mov	r0, r6
   1e8fe:	f00a fae7 	bl	28ed0 <rpmsg_unregister_endpoint>
	return status;

ret_status:
	metal_mutex_release(&rdev->lock);
	return status;
}
   1e902:	4620      	mov	r0, r4
   1e904:	b004      	add	sp, #16
   1e906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (src >= RPMSG_RESERVED_ADDRESSES) {
   1e90a:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
   1e90e:	d3d9      	bcc.n	1e8c4 <rpmsg_create_ept+0x68>
	addr -= RPMSG_RESERVED_ADDRESSES;
   1e910:	f5a7 6380 	sub.w	r3, r7, #1024	; 0x400
	if (addr >= 0 && addr < size)
   1e914:	2b7f      	cmp	r3, #127	; 0x7f
		status = rpmsg_is_address_set(rdev->bitmap,
   1e916:	f105 0148 	add.w	r1, r5, #72	; 0x48
	if (addr >= 0 && addr < size)
   1e91a:	d80f      	bhi.n	1e93c <rpmsg_create_ept+0xe0>
	return ((bitmap[bit / METAL_BITS_PER_ULONG] &
   1e91c:	0958      	lsrs	r0, r3, #5
   1e91e:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1))) == 0) ? 0 : 1;
   1e922:	f003 031f 	and.w	r3, r3, #31
   1e926:	fa24 f203 	lsr.w	r2, r4, r3
		if (!status) {
   1e92a:	07d2      	lsls	r2, r2, #31
   1e92c:	d40b      	bmi.n	1e946 <rpmsg_create_ept+0xea>
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e92e:	2201      	movs	r2, #1
   1e930:	fa02 f303 	lsl.w	r3, r2, r3
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e934:	4323      	orrs	r3, r4
   1e936:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
}
   1e93a:	e7c3      	b.n	1e8c4 <rpmsg_create_ept+0x68>
   1e93c:	4c05      	ldr	r4, [pc, #20]	; (1e954 <rpmsg_create_ept+0xf8>)
   1e93e:	4640      	mov	r0, r8
   1e940:	f001 fa6a 	bl	1fe18 <z_impl_k_sem_give>
}
   1e944:	e7dd      	b.n	1e902 <rpmsg_create_ept+0xa6>
			status = RPMSG_ERR_ADDR;
   1e946:	4c04      	ldr	r4, [pc, #16]	; (1e958 <rpmsg_create_ept+0xfc>)
   1e948:	e7f9      	b.n	1e93e <rpmsg_create_ept+0xe2>
		return RPMSG_ERR_PARAM;
   1e94a:	4c02      	ldr	r4, [pc, #8]	; (1e954 <rpmsg_create_ept+0xf8>)
   1e94c:	e7d9      	b.n	1e902 <rpmsg_create_ept+0xa6>
   1e94e:	2400      	movs	r4, #0
   1e950:	e7d7      	b.n	1e902 <rpmsg_create_ept+0xa6>
   1e952:	bf00      	nop
   1e954:	fffff82d 	.word	0xfffff82d
   1e958:	fffff829 	.word	0xfffff829

0001e95c <rpmsg_virtio_send_offchannel_nocopy>:
}

static int rpmsg_virtio_send_offchannel_nocopy(struct rpmsg_device *rdev,
					       uint32_t src, uint32_t dst,
					       const void *data, int len)
{
   1e95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);

	hdr = RPMSG_LOCATE_HDR(data);
   1e960:	f1a3 0810 	sub.w	r8, r3, #16
	/* The reserved field contains buffer index */
	idx = hdr->reserved;
   1e964:	f853 7c08 	ldr.w	r7, [r3, #-8]

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
	rp_hdr.src = src;
	rp_hdr.len = len;
	rp_hdr.reserved = 0;
   1e968:	2300      	movs	r3, #0
{
   1e96a:	b088      	sub	sp, #32
	rp_hdr.reserved = 0;
   1e96c:	9306      	str	r3, [sp, #24]
	rp_hdr.flags = 0;
   1e96e:	f8ad 301e 	strh.w	r3, [sp, #30]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
   1e972:	2310      	movs	r3, #16
	rp_hdr.src = src;
   1e974:	e9cd 1204 	strd	r1, r2, [sp, #16]
{
   1e978:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   1e97a:	4604      	mov	r4, r0
	io = rvdev->shbuf_io;
   1e97c:	f8d0 00ac 	ldr.w	r0, [r0, #172]	; 0xac
	rp_hdr.len = len;
   1e980:	f8ad 501c 	strh.w	r5, [sp, #28]
   1e984:	6801      	ldr	r1, [r0, #0]

	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   1e986:	6886      	ldr	r6, [r0, #8]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   1e988:	eba8 0101 	sub.w	r1, r8, r1
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
   1e98c:	42b1      	cmp	r1, r6
   1e98e:	bf28      	it	cs
   1e990:	f04f 31ff 	movcs.w	r1, #4294967295
   1e994:	eb0d 0203 	add.w	r2, sp, r3
   1e998:	f00a f878 	bl	28a8c <metal_io_block_write>
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
   1e99c:	2810      	cmp	r0, #16
	idx = hdr->reserved;
   1e99e:	b2bf      	uxth	r7, r7
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
   1e9a0:	d00b      	beq.n	1e9ba <rpmsg_virtio_send_offchannel_nocopy+0x5e>
   1e9a2:	4924      	ldr	r1, [pc, #144]	; (1ea34 <rpmsg_virtio_send_offchannel_nocopy+0xd8>)
   1e9a4:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
   1e9a8:	4a23      	ldr	r2, [pc, #140]	; (1ea38 <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e9aa:	4824      	ldr	r0, [pc, #144]	; (1ea3c <rpmsg_virtio_send_offchannel_nocopy+0xe0>)
   1e9ac:	f006 f99b 	bl	24ce6 <assert_print>
   1e9b0:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
#endif /*!VIRTIO_DEVICE_ONLY*/
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, hdr, buff_len, idx);
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
   1e9b4:	4820      	ldr	r0, [pc, #128]	; (1ea38 <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e9b6:	f006 f98f 	bl	24cd8 <assert_post_action>
	metal_mutex_acquire(&rdev->lock);
   1e9ba:	f104 0658 	add.w	r6, r4, #88	; 0x58
   1e9be:	4630      	mov	r0, r6
   1e9c0:	f00a fb3f 	bl	29042 <__metal_mutex_acquire>
}

static inline unsigned int
rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
	return rvdev->vdev->role;
   1e9c4:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	if (rpmsg_virtio_get_role(rvdev) == RPMSG_HOST)
   1e9c8:	699b      	ldr	r3, [r3, #24]
   1e9ca:	b9d3      	cbnz	r3, 1ea02 <rpmsg_virtio_send_offchannel_nocopy+0xa6>
		buff_len = rvdev->config.h2r_buf_size;
   1e9cc:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
   1e9d0:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
   1e9d4:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1e9d8:	699b      	ldr	r3, [r3, #24]
	if (role == RPMSG_HOST) {
   1e9da:	b9cb      	cbnz	r3, 1ea10 <rpmsg_virtio_send_offchannel_nocopy+0xb4>
		vqbuf.len = len;
   1e9dc:	e9cd 8202 	strd	r8, r2, [sp, #8]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
   1e9e0:	f8cd 8000 	str.w	r8, [sp]
   1e9e4:	2201      	movs	r2, #1
   1e9e6:	a902      	add	r1, sp, #8
   1e9e8:	f00a f930 	bl	28c4c <virtqueue_add_buffer>
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
   1e9ec:	b1b0      	cbz	r0, 1ea1c <rpmsg_virtio_send_offchannel_nocopy+0xc0>
   1e9ee:	4914      	ldr	r1, [pc, #80]	; (1ea40 <rpmsg_virtio_send_offchannel_nocopy+0xe4>)
   1e9f0:	f240 13b9 	movw	r3, #441	; 0x1b9
   1e9f4:	4a10      	ldr	r2, [pc, #64]	; (1ea38 <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e9f6:	4811      	ldr	r0, [pc, #68]	; (1ea3c <rpmsg_virtio_send_offchannel_nocopy+0xe0>)
   1e9f8:	f006 f975 	bl	24ce6 <assert_print>
   1e9fc:	f240 11b9 	movw	r1, #441	; 0x1b9
   1ea00:	e7d8      	b.n	1e9b4 <rpmsg_virtio_send_offchannel_nocopy+0x58>
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);
   1ea02:	4639      	mov	r1, r7
   1ea04:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1ea08:	f00a f9b6 	bl	28d78 <virtqueue_get_buffer_length>
   1ea0c:	4602      	mov	r2, r0
   1ea0e:	e7df      	b.n	1e9d0 <rpmsg_virtio_send_offchannel_nocopy+0x74>
	if (role == RPMSG_REMOTE) {
   1ea10:	2b01      	cmp	r3, #1
   1ea12:	d103      	bne.n	1ea1c <rpmsg_virtio_send_offchannel_nocopy+0xc0>
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
   1ea14:	4639      	mov	r1, r7
   1ea16:	f7ff feb9 	bl	1e78c <virtqueue_add_consumed_buffer>
   1ea1a:	e7e7      	b.n	1e9ec <rpmsg_virtio_send_offchannel_nocopy+0x90>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
   1ea1c:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1ea20:	f00a fa01 	bl	28e26 <virtqueue_kick>
	k_sem_take(m, K_FOREVER);
}

static inline void __metal_mutex_release(metal_mutex_t *m)
{
	k_sem_give(m);
   1ea24:	4630      	mov	r0, r6
   1ea26:	f00a fb0a 	bl	2903e <k_sem_give>

	metal_mutex_release(&rdev->lock);

	return len;
}
   1ea2a:	4628      	mov	r0, r5
   1ea2c:	b008      	add	sp, #32
   1ea2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1ea32:	bf00      	nop
   1ea34:	000304b9 	.word	0x000304b9
   1ea38:	00030476 	.word	0x00030476
   1ea3c:	0002b6a9 	.word	0x0002b6a9
   1ea40:	000304d2 	.word	0x000304d2

0001ea44 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
   1ea44:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct virtio_device *vdev = vq->vq_dev;
	struct rpmsg_virtio_device *rvdev = vdev->priv;
   1ea48:	6803      	ldr	r3, [r0, #0]
   1ea4a:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	struct rpmsg_hdr *rp_hdr;
	uint32_t len;
	uint16_t idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
   1ea4c:	f107 0658 	add.w	r6, r7, #88	; 0x58
   1ea50:	4630      	mov	r0, r6
   1ea52:	f00a faf6 	bl	29042 <__metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
   1ea56:	4638      	mov	r0, r7
   1ea58:	f10d 020a 	add.w	r2, sp, #10
   1ea5c:	a903      	add	r1, sp, #12
   1ea5e:	f00a fb63 	bl	29128 <rpmsg_virtio_get_rx_buffer>
   1ea62:	4604      	mov	r4, r0
   1ea64:	4630      	mov	r0, r6
   1ea66:	f00a faea 	bl	2903e <k_sem_give>

	metal_mutex_release(&rdev->lock);

	while (rp_hdr) {
   1ea6a:	2c00      	cmp	r4, #0
   1ea6c:	d04f      	beq.n	1eb0e <rpmsg_virtio_rx_callback+0xca>
		rp_hdr->reserved = idx;
   1ea6e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   1ea72:	4630      	mov	r0, r6
   1ea74:	60a3      	str	r3, [r4, #8]
   1ea76:	f00a fae4 	bl	29042 <__metal_mutex_acquire>
			     rpmsg_ns_unbind_cb ns_unbind_cb);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
   1ea7a:	f04f 33ff 	mov.w	r3, #4294967295
   1ea7e:	2100      	movs	r1, #0
   1ea80:	4638      	mov	r0, r7
   1ea82:	6862      	ldr	r2, [r4, #4]
   1ea84:	f00a fa81 	bl	28f8a <rpmsg_get_endpoint>
   1ea88:	4605      	mov	r5, r0
   1ea8a:	4630      	mov	r0, r6
   1ea8c:	f00a fad7 	bl	2903e <k_sem_give>
		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
		metal_mutex_release(&rdev->lock);

		if (ept) {
   1ea90:	b1ed      	cbz	r5, 1eace <rpmsg_virtio_rx_callback+0x8a>
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
   1ea92:	6aab      	ldr	r3, [r5, #40]	; 0x28
				 * First message received from the remote side,
				 * update channel destination address
				 */
				ept->dest_addr = rp_hdr->src;
			}
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1ea94:	6be9      	ldr	r1, [r5, #60]	; 0x3c
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
   1ea96:	3301      	adds	r3, #1
				ept->dest_addr = rp_hdr->src;
   1ea98:	bf08      	it	eq
   1ea9a:	6823      	ldreq	r3, [r4, #0]
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1ea9c:	4628      	mov	r0, r5
				ept->dest_addr = rp_hdr->src;
   1ea9e:	bf08      	it	eq
   1eaa0:	62ab      	streq	r3, [r5, #40]	; 0x28
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1eaa2:	6823      	ldr	r3, [r4, #0]
   1eaa4:	89a2      	ldrh	r2, [r4, #12]
   1eaa6:	9100      	str	r1, [sp, #0]
   1eaa8:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
   1eaac:	f104 0110 	add.w	r1, r4, #16
   1eab0:	47c0      	blx	r8
					 rp_hdr->len, rp_hdr->src, ept->priv);

			RPMSG_ASSERT(status >= 0,
   1eab2:	2800      	cmp	r0, #0
   1eab4:	da0b      	bge.n	1eace <rpmsg_virtio_rx_callback+0x8a>
   1eab6:	4917      	ldr	r1, [pc, #92]	; (1eb14 <rpmsg_virtio_rx_callback+0xd0>)
   1eab8:	4817      	ldr	r0, [pc, #92]	; (1eb18 <rpmsg_virtio_rx_callback+0xd4>)
   1eaba:	f240 2343 	movw	r3, #579	; 0x243
   1eabe:	4a17      	ldr	r2, [pc, #92]	; (1eb1c <rpmsg_virtio_rx_callback+0xd8>)
   1eac0:	f006 f911 	bl	24ce6 <assert_print>
   1eac4:	f240 2143 	movw	r1, #579	; 0x243
   1eac8:	4814      	ldr	r0, [pc, #80]	; (1eb1c <rpmsg_virtio_rx_callback+0xd8>)
   1eaca:	f006 f905 	bl	24cd8 <assert_post_action>
   1eace:	4630      	mov	r0, r6
   1ead0:	f00a fab7 	bl	29042 <__metal_mutex_acquire>
		}

		metal_mutex_acquire(&rdev->lock);

		/* Check whether callback wants to hold buffer */
		if (!(rp_hdr->reserved & RPMSG_BUF_HELD)) {
   1ead4:	68a3      	ldr	r3, [r4, #8]
   1ead6:	2b00      	cmp	r3, #0
   1ead8:	db06      	blt.n	1eae8 <rpmsg_virtio_rx_callback+0xa4>
			/* No, return used buffers. */
			rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   1eada:	4621      	mov	r1, r4
   1eadc:	4638      	mov	r0, r7
   1eade:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   1eae2:	9a03      	ldr	r2, [sp, #12]
   1eae4:	f00a fb37 	bl	29156 <rpmsg_virtio_return_buffer>
		}

		rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
   1eae8:	4638      	mov	r0, r7
   1eaea:	f10d 020a 	add.w	r2, sp, #10
   1eaee:	a903      	add	r1, sp, #12
   1eaf0:	f00a fb1a 	bl	29128 <rpmsg_virtio_get_rx_buffer>
		if (!rp_hdr) {
   1eaf4:	4604      	mov	r4, r0
   1eaf6:	b118      	cbz	r0, 1eb00 <rpmsg_virtio_rx_callback+0xbc>
   1eaf8:	4630      	mov	r0, r6
   1eafa:	f00a faa0 	bl	2903e <k_sem_give>
	while (rp_hdr) {
   1eafe:	e7b6      	b.n	1ea6e <rpmsg_virtio_rx_callback+0x2a>
			/* tell peer we return some rx buffer */
			virtqueue_kick(rvdev->rvq);
   1eb00:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
   1eb04:	f00a f98f 	bl	28e26 <virtqueue_kick>
   1eb08:	4630      	mov	r0, r6
   1eb0a:	f00a fa98 	bl	2903e <k_sem_give>
		}
		metal_mutex_release(&rdev->lock);
	}
}
   1eb0e:	b004      	add	sp, #16
   1eb10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1eb14:	000304de 	.word	0x000304de
   1eb18:	0002b6a9 	.word	0x0002b6a9
   1eb1c:	00030476 	.word	0x00030476

0001eb20 <rpmsg_virtio_send_offchannel_raw>:
{
   1eb20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1eb24:	b085      	sub	sp, #20
   1eb26:	460f      	mov	r7, r1
   1eb28:	4690      	mov	r8, r2
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
   1eb2a:	a903      	add	r1, sp, #12
   1eb2c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
{
   1eb2e:	4606      	mov	r6, r0
   1eb30:	4699      	mov	r9, r3
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
   1eb32:	f00a fb5b 	bl	291ec <rpmsg_virtio_get_tx_payload_buffer>
	if (!buffer)
   1eb36:	4604      	mov	r4, r0
   1eb38:	b350      	cbz	r0, 1eb90 <rpmsg_virtio_send_offchannel_raw+0x70>
	if (len > (int)buff_len)
   1eb3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   1eb3c:	9b03      	ldr	r3, [sp, #12]
	io = rvdev->shbuf_io;
   1eb3e:	f8d6 00ac 	ldr.w	r0, [r6, #172]	; 0xac
   1eb42:	429d      	cmp	r5, r3
   1eb44:	bfa8      	it	ge
   1eb46:	461d      	movge	r5, r3
   1eb48:	6801      	ldr	r1, [r0, #0]
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
   1eb4a:	f8d0 c008 	ldr.w	ip, [r0, #8]
   1eb4e:	1a61      	subs	r1, r4, r1
   1eb50:	4561      	cmp	r1, ip
   1eb52:	bf28      	it	cs
   1eb54:	f04f 31ff 	movcs.w	r1, #4294967295
   1eb58:	462b      	mov	r3, r5
   1eb5a:	464a      	mov	r2, r9
   1eb5c:	f009 ff96 	bl	28a8c <metal_io_block_write>
	RPMSG_ASSERT(status == len, "failed to write buffer\r\n");
   1eb60:	4285      	cmp	r5, r0
   1eb62:	d00b      	beq.n	1eb7c <rpmsg_virtio_send_offchannel_raw+0x5c>
   1eb64:	490b      	ldr	r1, [pc, #44]	; (1eb94 <rpmsg_virtio_send_offchannel_raw+0x74>)
   1eb66:	480c      	ldr	r0, [pc, #48]	; (1eb98 <rpmsg_virtio_send_offchannel_raw+0x78>)
   1eb68:	f240 2303 	movw	r3, #515	; 0x203
   1eb6c:	4a0b      	ldr	r2, [pc, #44]	; (1eb9c <rpmsg_virtio_send_offchannel_raw+0x7c>)
   1eb6e:	f006 f8ba 	bl	24ce6 <assert_print>
   1eb72:	f240 2103 	movw	r1, #515	; 0x203
   1eb76:	4809      	ldr	r0, [pc, #36]	; (1eb9c <rpmsg_virtio_send_offchannel_raw+0x7c>)
   1eb78:	f006 f8ae 	bl	24cd8 <assert_post_action>
	return rpmsg_virtio_send_offchannel_nocopy(rdev, src, dst, buffer, len);
   1eb7c:	4623      	mov	r3, r4
   1eb7e:	4642      	mov	r2, r8
   1eb80:	4639      	mov	r1, r7
   1eb82:	4630      	mov	r0, r6
   1eb84:	9500      	str	r5, [sp, #0]
   1eb86:	f7ff fee9 	bl	1e95c <rpmsg_virtio_send_offchannel_nocopy>
}
   1eb8a:	b005      	add	sp, #20
   1eb8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return RPMSG_ERR_NO_BUFF;
   1eb90:	4803      	ldr	r0, [pc, #12]	; (1eba0 <rpmsg_virtio_send_offchannel_raw+0x80>)
   1eb92:	e7fa      	b.n	1eb8a <rpmsg_virtio_send_offchannel_raw+0x6a>
   1eb94:	000304ea 	.word	0x000304ea
   1eb98:	0002b6a9 	.word	0x0002b6a9
   1eb9c:	00030476 	.word	0x00030476
   1eba0:	fffff82e 	.word	0xfffff82e

0001eba4 <rpmsg_virtio_get_buffer_size>:

	return RPMSG_SUCCESS;
}

int rpmsg_virtio_get_buffer_size(struct rpmsg_device *rdev)
{
   1eba4:	b538      	push	{r3, r4, r5, lr}
	int size;
	struct rpmsg_virtio_device *rvdev;

	if (!rdev)
   1eba6:	4604      	mov	r4, r0
   1eba8:	b1e0      	cbz	r0, 1ebe4 <rpmsg_virtio_get_buffer_size+0x40>
		return RPMSG_ERR_PARAM;
	metal_mutex_acquire(&rdev->lock);
   1ebaa:	f100 0558 	add.w	r5, r0, #88	; 0x58
   1ebae:	4628      	mov	r0, r5
   1ebb0:	f00a fa47 	bl	29042 <__metal_mutex_acquire>
   1ebb4:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
   1ebb8:	699b      	ldr	r3, [r3, #24]
	if (role == RPMSG_HOST) {
   1ebba:	b953      	cbnz	r3, 1ebd2 <rpmsg_virtio_get_buffer_size+0x2e>
		length = rvdev->config.h2r_buf_size - sizeof(struct rpmsg_hdr);
   1ebbc:	f8d4 4094 	ldr.w	r4, [r4, #148]	; 0x94
   1ebc0:	3c10      	subs	r4, #16
	if (length <= 0) {
   1ebc2:	2c00      	cmp	r4, #0
   1ebc4:	dc00      	bgt.n	1ebc8 <rpmsg_virtio_get_buffer_size+0x24>
		length = RPMSG_ERR_NO_BUFF;
   1ebc6:	4c08      	ldr	r4, [pc, #32]	; (1ebe8 <rpmsg_virtio_get_buffer_size+0x44>)
   1ebc8:	4628      	mov	r0, r5
   1ebca:	f00a fa38 	bl	2903e <k_sem_give>
	rvdev = (struct rpmsg_virtio_device *)rdev;
	size = _rpmsg_virtio_get_buffer_size(rvdev);
	metal_mutex_release(&rdev->lock);
	return size;
}
   1ebce:	4620      	mov	r0, r4
   1ebd0:	bd38      	pop	{r3, r4, r5, pc}
	if (role == RPMSG_REMOTE) {
   1ebd2:	2b01      	cmp	r3, #1
   1ebd4:	d1f7      	bne.n	1ebc6 <rpmsg_virtio_get_buffer_size+0x22>
		    (int)virtqueue_get_desc_size(rvdev->svq) -
   1ebd6:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1ebda:	f00a f95b 	bl	28e94 <virtqueue_get_desc_size>
   1ebde:	f1a0 0410 	sub.w	r4, r0, #16
   1ebe2:	e7ee      	b.n	1ebc2 <rpmsg_virtio_get_buffer_size+0x1e>
		return RPMSG_ERR_PARAM;
   1ebe4:	4c01      	ldr	r4, [pc, #4]	; (1ebec <rpmsg_virtio_get_buffer_size+0x48>)
   1ebe6:	e7f2      	b.n	1ebce <rpmsg_virtio_get_buffer_size+0x2a>
   1ebe8:	fffff82e 	.word	0xfffff82e
   1ebec:	fffff82d 	.word	0xfffff82d

0001ebf0 <rpmsg_init_vdev_with_config>:
				struct virtio_device *vdev,
				rpmsg_ns_bind_cb ns_bind_cb,
				struct metal_io_region *shm_io,
				struct rpmsg_virtio_shm_pool *shpool,
				const struct rpmsg_virtio_config *config)
{
   1ebf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1ebf4:	b08a      	sub	sp, #40	; 0x28
   1ebf6:	460d      	mov	r5, r1
   1ebf8:	e9dd 9712 	ldrd	r9, r7, [sp, #72]	; 0x48
   1ebfc:	4690      	mov	r8, r2
   1ebfe:	461e      	mov	r6, r3
	const char *vq_names[RPMSG_NUM_VRINGS];
	vq_callback callback[RPMSG_NUM_VRINGS];
	int status;
	unsigned int i, role;

	if (!rvdev || !vdev || !shm_io)
   1ec00:	4604      	mov	r4, r0
   1ec02:	b920      	cbnz	r0, 1ec0e <rpmsg_init_vdev_with_config+0x1e>
		return RPMSG_ERR_PARAM;
   1ec04:	4f81      	ldr	r7, [pc, #516]	; (1ee0c <rpmsg_init_vdev_with_config+0x21c>)
	if (role == RPMSG_HOST)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_DEVICE_ONLY*/

	return status;
}
   1ec06:	4638      	mov	r0, r7
   1ec08:	b00a      	add	sp, #40	; 0x28
   1ec0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!rvdev || !vdev || !shm_io)
   1ec0e:	2900      	cmp	r1, #0
   1ec10:	d0f8      	beq.n	1ec04 <rpmsg_init_vdev_with_config+0x14>
   1ec12:	2b00      	cmp	r3, #0
   1ec14:	d0f6      	beq.n	1ec04 <rpmsg_init_vdev_with_config+0x14>
__ssp_bos_icheck3(memset, void *, int)
   1ec16:	2294      	movs	r2, #148	; 0x94
   1ec18:	2100      	movs	r1, #0
   1ec1a:	f00a fe04 	bl	29826 <memset>
	return z_impl_k_sem_init(sem, initial_count, limit);
   1ec1e:	2201      	movs	r2, #1
   1ec20:	f104 0058 	add.w	r0, r4, #88	; 0x58
   1ec24:	4611      	mov	r1, r2
   1ec26:	f00a fc10 	bl	2944a <z_impl_k_sem_init>
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
   1ec2a:	4b79      	ldr	r3, [pc, #484]	; (1ee10 <rpmsg_init_vdev_with_config+0x220>)
	rvdev->vdev = vdev;
   1ec2c:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	rdev->ns_bind_cb = ns_bind_cb;
   1ec30:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	vdev->priv = rvdev;
   1ec34:	626c      	str	r4, [r5, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
   1ec36:	67a3      	str	r3, [r4, #120]	; 0x78
	rdev->ops.hold_rx_buffer = rpmsg_virtio_hold_rx_buffer;
   1ec38:	4b76      	ldr	r3, [pc, #472]	; (1ee14 <rpmsg_init_vdev_with_config+0x224>)
   1ec3a:	67e3      	str	r3, [r4, #124]	; 0x7c
	rdev->ops.release_rx_buffer = rpmsg_virtio_release_rx_buffer;
   1ec3c:	4b76      	ldr	r3, [pc, #472]	; (1ee18 <rpmsg_init_vdev_with_config+0x228>)
   1ec3e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	rdev->ops.get_tx_payload_buffer = rpmsg_virtio_get_tx_payload_buffer;
   1ec42:	4b76      	ldr	r3, [pc, #472]	; (1ee1c <rpmsg_init_vdev_with_config+0x22c>)
   1ec44:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	rdev->ops.send_offchannel_nocopy = rpmsg_virtio_send_offchannel_nocopy;
   1ec48:	4b75      	ldr	r3, [pc, #468]	; (1ee20 <rpmsg_init_vdev_with_config+0x230>)
   1ec4a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	rdev->ops.release_tx_buffer = rpmsg_virtio_release_tx_buffer;
   1ec4e:	4b75      	ldr	r3, [pc, #468]	; (1ee24 <rpmsg_init_vdev_with_config+0x234>)
   1ec50:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
   1ec54:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
   1ec58:	f8d3 8018 	ldr.w	r8, [r3, #24]
	if (role == RPMSG_HOST) {
   1ec5c:	f1b8 0f00 	cmp.w	r8, #0
   1ec60:	d16e      	bne.n	1ed40 <rpmsg_init_vdev_with_config+0x150>
		if (config == NULL) {
   1ec62:	2f00      	cmp	r7, #0
   1ec64:	d0ce      	beq.n	1ec04 <rpmsg_init_vdev_with_config+0x14>
		rvdev->config = *config;
   1ec66:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
   1ec6a:	f104 0394 	add.w	r3, r4, #148	; 0x94
   1ec6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	vdev->features = rpmsg_virtio_get_features(rvdev);
   1ec72:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
}

static inline uint32_t
rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
	return rvdev->vdev->func->get_features(rvdev->vdev);
   1ec76:	6a03      	ldr	r3, [r0, #32]
   1ec78:	689b      	ldr	r3, [r3, #8]
   1ec7a:	4798      	blx	r3
   1ec7c:	2300      	movs	r3, #0
   1ec7e:	6128      	str	r0, [r5, #16]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
   1ec80:	f000 0001 	and.w	r0, r0, #1
	vdev->features = rpmsg_virtio_get_features(rvdev);
   1ec84:	616b      	str	r3, [r5, #20]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
   1ec86:	f884 0090 	strb.w	r0, [r4, #144]	; 0x90
	if (role == RPMSG_HOST) {
   1ec8a:	f1b8 0f00 	cmp.w	r8, #0
   1ec8e:	d16d      	bne.n	1ed6c <rpmsg_init_vdev_with_config+0x17c>
		rvdev->shpool = config->split_shpool ? shpool + 1 : shpool;
   1ec90:	7a3b      	ldrb	r3, [r7, #8]
   1ec92:	2b00      	cmp	r3, #0
   1ec94:	d068      	beq.n	1ed68 <rpmsg_init_vdev_with_config+0x178>
   1ec96:	f109 030c 	add.w	r3, r9, #12
   1ec9a:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
		if (!shpool)
   1ec9e:	f1b9 0f00 	cmp.w	r9, #0
   1eca2:	d0af      	beq.n	1ec04 <rpmsg_init_vdev_with_config+0x14>
		if (!shpool->size || !rvdev->shpool->size)
   1eca4:	f8d9 2008 	ldr.w	r2, [r9, #8]
   1eca8:	2a00      	cmp	r2, #0
   1ecaa:	f000 80ad 	beq.w	1ee08 <rpmsg_init_vdev_with_config+0x218>
   1ecae:	689b      	ldr	r3, [r3, #8]
   1ecb0:	2b00      	cmp	r3, #0
   1ecb2:	f000 80a9 	beq.w	1ee08 <rpmsg_init_vdev_with_config+0x218>
		vq_names[0] = "rx_vq";
   1ecb6:	4b5c      	ldr	r3, [pc, #368]	; (1ee28 <rpmsg_init_vdev_with_config+0x238>)
   1ecb8:	9304      	str	r3, [sp, #16]
		vq_names[1] = "tx_vq";
   1ecba:	4b5c      	ldr	r3, [pc, #368]	; (1ee2c <rpmsg_init_vdev_with_config+0x23c>)
   1ecbc:	9305      	str	r3, [sp, #20]
		callback[0] = rpmsg_virtio_rx_callback;
   1ecbe:	4b5c      	ldr	r3, [pc, #368]	; (1ee30 <rpmsg_init_vdev_with_config+0x240>)
   1ecc0:	9306      	str	r3, [sp, #24]
		callback[1] = rpmsg_virtio_tx_callback;
   1ecc2:	4b5c      	ldr	r3, [pc, #368]	; (1ee34 <rpmsg_init_vdev_with_config+0x244>)
   1ecc4:	9307      	str	r3, [sp, #28]
		rvdev->rvq  = vdev->vrings_info[0].vq;
   1ecc6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ecc8:	681b      	ldr	r3, [r3, #0]
   1ecca:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		rvdev->svq  = vdev->vrings_info[1].vq;
   1ecce:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ecd0:	699b      	ldr	r3, [r3, #24]
		rvdev->svq  = vdev->vrings_info[0].vq;
   1ecd2:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	metal_list_init(&rvdev->reclaimer);
   1ecd6:	f104 03b4 	add.w	r3, r4, #180	; 0xb4
	list->next = list;
   1ecda:	e9c4 332d 	strd	r3, r3, [r4, #180]	; 0xb4
rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
			       int flags, unsigned int nvqs,
			       const char *names[],
			       vq_callback *callbacks)
{
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
   1ecde:	ab06      	add	r3, sp, #24
	rvdev->shbuf_io = shm_io;
   1ece0:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
   1ece4:	9300      	str	r3, [sp, #0]
   1ece6:	2202      	movs	r2, #2
   1ece8:	2100      	movs	r1, #0
   1ecea:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
   1ecee:	ab04      	add	r3, sp, #16
   1ecf0:	f7ff fce0 	bl	1e6b4 <virtio_create_virtqueues>
	if (status != RPMSG_SUCCESS)
   1ecf4:	4607      	mov	r7, r0
   1ecf6:	2800      	cmp	r0, #0
   1ecf8:	d185      	bne.n	1ec06 <rpmsg_init_vdev_with_config+0x16>
	virtqueue_disable_cb(rvdev->svq);
   1ecfa:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1ecfe:	f00a f864 	bl	28dca <virtqueue_disable_cb>
		vq = vdev->vrings_info[i].vq;
   1ed02:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ed04:	681b      	ldr	r3, [r3, #0]
		vq->shm_io = shm_io;
   1ed06:	629e      	str	r6, [r3, #40]	; 0x28
		vq = vdev->vrings_info[i].vq;
   1ed08:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ed0a:	699b      	ldr	r3, [r3, #24]
		vq->shm_io = shm_io;
   1ed0c:	629e      	str	r6, [r3, #40]	; 0x28
	if (role == RPMSG_HOST) {
   1ed0e:	f1b8 0f00 	cmp.w	r8, #0
   1ed12:	d161      	bne.n	1edd8 <rpmsg_init_vdev_with_config+0x1e8>
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1ed14:	46c2      	mov	sl, r8
		vqbuf.len = rvdev->config.r2h_buf_size;
   1ed16:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   1ed1a:	9309      	str	r3, [sp, #36]	; 0x24
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1ed1c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
   1ed20:	895b      	ldrh	r3, [r3, #10]
   1ed22:	4553      	cmp	r3, sl
   1ed24:	d834      	bhi.n	1ed90 <rpmsg_init_vdev_with_config+0x1a0>
	if (rdev->support_ns) {
   1ed26:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
   1ed2a:	e9c4 4400 	strd	r4, r4, [r4]
   1ed2e:	2b00      	cmp	r3, #0
   1ed30:	d159      	bne.n	1ede6 <rpmsg_init_vdev_with_config+0x1f6>
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
   1ed32:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	rvdev->vdev->func->set_status(rvdev->vdev, status);
   1ed36:	2104      	movs	r1, #4
   1ed38:	6a03      	ldr	r3, [r0, #32]
   1ed3a:	685b      	ldr	r3, [r3, #4]
   1ed3c:	4798      	blx	r3
}
   1ed3e:	e762      	b.n	1ec06 <rpmsg_init_vdev_with_config+0x16>
	if (role == RPMSG_REMOTE) {
   1ed40:	f1b8 0f01 	cmp.w	r8, #1
   1ed44:	d195      	bne.n	1ec72 <rpmsg_init_vdev_with_config+0x82>
		status = rpmsg_virtio_get_status(rvdev);
   1ed46:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	return rvdev->vdev->func->get_status(rvdev->vdev);
   1ed4a:	6a03      	ldr	r3, [r0, #32]
   1ed4c:	681b      	ldr	r3, [r3, #0]
   1ed4e:	4798      	blx	r3
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
   1ed50:	0642      	lsls	r2, r0, #25
   1ed52:	d506      	bpl.n	1ed62 <rpmsg_init_vdev_with_config+0x172>
			rpmsg_virtio_set_status(rvdev, 0);
   1ed54:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	rvdev->vdev->func->set_status(rvdev->vdev, status);
   1ed58:	2100      	movs	r1, #0
   1ed5a:	6a03      	ldr	r3, [r0, #32]
   1ed5c:	685b      	ldr	r3, [r3, #4]
   1ed5e:	4798      	blx	r3
}
   1ed60:	e7f1      	b.n	1ed46 <rpmsg_init_vdev_with_config+0x156>
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
   1ed62:	0743      	lsls	r3, r0, #29
   1ed64:	d5ef      	bpl.n	1ed46 <rpmsg_init_vdev_with_config+0x156>
   1ed66:	e784      	b.n	1ec72 <rpmsg_init_vdev_with_config+0x82>
   1ed68:	464b      	mov	r3, r9
   1ed6a:	e796      	b.n	1ec9a <rpmsg_init_vdev_with_config+0xaa>
	if (role == RPMSG_REMOTE) {
   1ed6c:	f1b8 0f01 	cmp.w	r8, #1
   1ed70:	d1b1      	bne.n	1ecd6 <rpmsg_init_vdev_with_config+0xe6>
		vq_names[0] = "tx_vq";
   1ed72:	4b2e      	ldr	r3, [pc, #184]	; (1ee2c <rpmsg_init_vdev_with_config+0x23c>)
   1ed74:	9304      	str	r3, [sp, #16]
		vq_names[1] = "rx_vq";
   1ed76:	4b2c      	ldr	r3, [pc, #176]	; (1ee28 <rpmsg_init_vdev_with_config+0x238>)
   1ed78:	9305      	str	r3, [sp, #20]
		callback[0] = rpmsg_virtio_tx_callback;
   1ed7a:	4b2e      	ldr	r3, [pc, #184]	; (1ee34 <rpmsg_init_vdev_with_config+0x244>)
   1ed7c:	9306      	str	r3, [sp, #24]
		callback[1] = rpmsg_virtio_rx_callback;
   1ed7e:	4b2c      	ldr	r3, [pc, #176]	; (1ee30 <rpmsg_init_vdev_with_config+0x240>)
   1ed80:	9307      	str	r3, [sp, #28]
		rvdev->rvq  = vdev->vrings_info[1].vq;
   1ed82:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ed84:	699b      	ldr	r3, [r3, #24]
   1ed86:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		rvdev->svq  = vdev->vrings_info[0].vq;
   1ed8a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ed8c:	681b      	ldr	r3, [r3, #0]
   1ed8e:	e7a0      	b.n	1ecd2 <rpmsg_init_vdev_with_config+0xe2>
			buffer = rpmsg_virtio_shm_pool_get_buffer(shpool,
   1ed90:	4648      	mov	r0, r9
   1ed92:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
   1ed96:	f00a fa1a 	bl	291ce <rpmsg_virtio_shm_pool_get_buffer>
			if (!buffer) {
   1ed9a:	4605      	mov	r5, r0
   1ed9c:	b1c8      	cbz	r0, 1edd2 <rpmsg_init_vdev_with_config+0x1e2>
   1ed9e:	6831      	ldr	r1, [r6, #0]
			vqbuf.buf = buffer;
   1eda0:	9008      	str	r0, [sp, #32]
   1eda2:	1a41      	subs	r1, r0, r1
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   1eda4:	68b0      	ldr	r0, [r6, #8]
			metal_io_block_set(shm_io,
   1eda6:	2200      	movs	r2, #0
   1eda8:	4281      	cmp	r1, r0
   1edaa:	bf28      	it	cs
   1edac:	f04f 31ff 	movcs.w	r1, #4294967295
   1edb0:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   1edb4:	4630      	mov	r0, r6
   1edb6:	f009 fea3 	bl	28b00 <metal_io_block_set>
				virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1,
   1edba:	9500      	str	r5, [sp, #0]
   1edbc:	2301      	movs	r3, #1
   1edbe:	2200      	movs	r2, #0
   1edc0:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   1edc4:	a908      	add	r1, sp, #32
   1edc6:	f009 ff41 	bl	28c4c <virtqueue_add_buffer>
			if (status != RPMSG_SUCCESS) {
   1edca:	b918      	cbnz	r0, 1edd4 <rpmsg_init_vdev_with_config+0x1e4>
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1edcc:	f10a 0a01 	add.w	sl, sl, #1
   1edd0:	e7a4      	b.n	1ed1c <rpmsg_init_vdev_with_config+0x12c>
				return RPMSG_ERR_NO_BUFF;
   1edd2:	4819      	ldr	r0, [pc, #100]	; (1ee38 <rpmsg_init_vdev_with_config+0x248>)
   1edd4:	4607      	mov	r7, r0
   1edd6:	e716      	b.n	1ec06 <rpmsg_init_vdev_with_config+0x16>
	if (rdev->support_ns) {
   1edd8:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
   1eddc:	e9c4 4400 	strd	r4, r4, [r4]
   1ede0:	2b00      	cmp	r3, #0
   1ede2:	f43f af10 	beq.w	1ec06 <rpmsg_init_vdev_with_config+0x16>
		rpmsg_register_endpoint(rdev, &rdev->ns_ept, "NS",
   1ede6:	2300      	movs	r3, #0
   1ede8:	9302      	str	r3, [sp, #8]
   1edea:	4b14      	ldr	r3, [pc, #80]	; (1ee3c <rpmsg_init_vdev_with_config+0x24c>)
   1edec:	4620      	mov	r0, r4
   1edee:	9301      	str	r3, [sp, #4]
   1edf0:	2335      	movs	r3, #53	; 0x35
   1edf2:	4a13      	ldr	r2, [pc, #76]	; (1ee40 <rpmsg_init_vdev_with_config+0x250>)
   1edf4:	9300      	str	r3, [sp, #0]
   1edf6:	f104 0108 	add.w	r1, r4, #8
   1edfa:	f7ff fd0f 	bl	1e81c <rpmsg_register_endpoint>
	if (role == RPMSG_HOST)
   1edfe:	f1b8 0f00 	cmp.w	r8, #0
   1ee02:	f47f af00 	bne.w	1ec06 <rpmsg_init_vdev_with_config+0x16>
   1ee06:	e794      	b.n	1ed32 <rpmsg_init_vdev_with_config+0x142>
			return RPMSG_ERR_NO_BUFF;
   1ee08:	4f0b      	ldr	r7, [pc, #44]	; (1ee38 <rpmsg_init_vdev_with_config+0x248>)
   1ee0a:	e6fc      	b.n	1ec06 <rpmsg_init_vdev_with_config+0x16>
   1ee0c:	fffff82d 	.word	0xfffff82d
   1ee10:	0001eb21 	.word	0x0001eb21
   1ee14:	0002902f 	.word	0x0002902f
   1ee18:	0002918f 	.word	0x0002918f
   1ee1c:	000291ed 	.word	0x000291ed
   1ee20:	0001e95d 	.word	0x0001e95d
   1ee24:	0002904f 	.word	0x0002904f
   1ee28:	000304f8 	.word	0x000304f8
   1ee2c:	000304fe 	.word	0x000304fe
   1ee30:	0001ea45 	.word	0x0001ea45
   1ee34:	0002903d 	.word	0x0002903d
   1ee38:	fffff82e 	.word	0xfffff82e
   1ee3c:	00029091 	.word	0x00029091
   1ee40:	00030504 	.word	0x00030504

0001ee44 <rpmsg_init_vdev>:
{
   1ee44:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ee46:	4605      	mov	r5, r0
   1ee48:	460e      	mov	r6, r1
   1ee4a:	4617      	mov	r7, r2
   1ee4c:	b087      	sub	sp, #28
			   shpool, RPMSG_VIRTIO_DEFAULT_CONFIG);
   1ee4e:	4a07      	ldr	r2, [pc, #28]	; (1ee6c <rpmsg_init_vdev+0x28>)
   1ee50:	ac03      	add	r4, sp, #12
   1ee52:	ca07      	ldmia	r2, {r0, r1, r2}
   1ee54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	return rpmsg_init_vdev_with_config(rvdev, vdev, ns_bind_cb, shm_io,
   1ee58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1ee5a:	4631      	mov	r1, r6
   1ee5c:	9200      	str	r2, [sp, #0]
   1ee5e:	4628      	mov	r0, r5
   1ee60:	463a      	mov	r2, r7
   1ee62:	9401      	str	r4, [sp, #4]
   1ee64:	f7ff fec4 	bl	1ebf0 <rpmsg_init_vdev_with_config>
}
   1ee68:	b007      	add	sp, #28
   1ee6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1ee6c:	0002a858 	.word	0x0002a858

0001ee70 <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   1ee70:	2203      	movs	r2, #3
   1ee72:	4b11      	ldr	r3, [pc, #68]	; (1eeb8 <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
   1ee74:	4911      	ldr	r1, [pc, #68]	; (1eebc <_DoInit+0x4c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   1ee76:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
   1ee78:	615a      	str	r2, [r3, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
   1ee7a:	4a11      	ldr	r2, [pc, #68]	; (1eec0 <_DoInit+0x50>)
  p->aUp[0].sName         = "Terminal";
   1ee7c:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
   1ee7e:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
   1ee80:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1ee84:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
   1ee86:	2200      	movs	r2, #0
   1ee88:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
   1ee8a:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1ee8c:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
   1ee8e:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
   1ee90:	490c      	ldr	r1, [pc, #48]	; (1eec4 <_DoInit+0x54>)
   1ee92:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
   1ee94:	2110      	movs	r1, #16
   1ee96:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
   1ee98:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
   1ee9a:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1ee9c:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
   1ee9e:	4a0a      	ldr	r2, [pc, #40]	; (1eec8 <_DoInit+0x58>)
   1eea0:	6812      	ldr	r2, [r2, #0]
   1eea2:	f8c3 2007 	str.w	r2, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
   1eea6:	4a09      	ldr	r2, [pc, #36]	; (1eecc <_DoInit+0x5c>)
   1eea8:	6810      	ldr	r0, [r2, #0]
   1eeaa:	8892      	ldrh	r2, [r2, #4]
   1eeac:	6018      	str	r0, [r3, #0]
   1eeae:	809a      	strh	r2, [r3, #4]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
   1eeb0:	2220      	movs	r2, #32
   1eeb2:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
   1eeb4:	4770      	bx	lr
   1eeb6:	bf00      	nop
   1eeb8:	20021458 	.word	0x20021458
   1eebc:	00030507 	.word	0x00030507
   1eec0:	20021e8f 	.word	0x20021e8f
   1eec4:	20021e7f 	.word	0x20021e7f
   1eec8:	00030510 	.word	0x00030510
   1eecc:	00030514 	.word	0x00030514

0001eed0 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1eed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
   1eed4:	f04f 0b18 	mov.w	fp, #24
   1eed8:	4f20      	ldr	r7, [pc, #128]	; (1ef5c <SEGGER_RTT_WriteSkipNoLock+0x8c>)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1eeda:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
   1eedc:	fb0b 7200 	mla	r2, fp, r0, r7
   1eee0:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
   1eee2:	6a55      	ldr	r5, [r2, #36]	; 0x24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1eee4:	4606      	mov	r6, r0
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
   1eee6:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1eee8:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
   1eeea:	d831      	bhi.n	1ef50 <SEGGER_RTT_WriteSkipNoLock+0x80>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
   1eeec:	f8d2 a020 	ldr.w	sl, [r2, #32]
   1eef0:	ebaa 0905 	sub.w	r9, sl, r5
   1eef4:	f109 32ff 	add.w	r2, r9, #4294967295
    if (Avail >= NumBytes) {                            // Case 1)?
   1eef8:	4294      	cmp	r4, r2
   1eefa:	d811      	bhi.n	1ef20 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   1eefc:	2318      	movs	r3, #24
   1eefe:	fb06 3303 	mla	r3, r6, r3, r3
   1ef02:	443b      	add	r3, r7
   1ef04:	6858      	ldr	r0, [r3, #4]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1ef06:	4622      	mov	r2, r4
   1ef08:	4641      	mov	r1, r8
   1ef0a:	4428      	add	r0, r5
   1ef0c:	f00a fc51 	bl	297b2 <memcpy>
      memcpy((void*)pDst, pData, NumBytes);
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
   1ef10:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
   1ef12:	2318      	movs	r3, #24
      return 1;
   1ef14:	2001      	movs	r0, #1
      pRing->WrOff = NumBytes;
   1ef16:	fb03 7306 	mla	r3, r3, r6, r7
   1ef1a:	625c      	str	r4, [r3, #36]	; 0x24
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
   1ef1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
   1ef20:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
   1ef22:	429c      	cmp	r4, r3
   1ef24:	d818      	bhi.n	1ef58 <SEGGER_RTT_WriteSkipNoLock+0x88>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   1ef26:	fb00 bb0b 	mla	fp, r0, fp, fp
   1ef2a:	44bb      	add	fp, r7
   1ef2c:	f8db 0004 	ldr.w	r0, [fp, #4]
   1ef30:	464a      	mov	r2, r9
   1ef32:	4428      	add	r0, r5
   1ef34:	442c      	add	r4, r5
   1ef36:	f00a fc3c 	bl	297b2 <memcpy>
      if (NumBytes) {
   1ef3a:	ebb4 040a 	subs.w	r4, r4, sl
   1ef3e:	d0e8      	beq.n	1ef12 <SEGGER_RTT_WriteSkipNoLock+0x42>
   1ef40:	4622      	mov	r2, r4
   1ef42:	f8db 0004 	ldr.w	r0, [fp, #4]
   1ef46:	eb08 0109 	add.w	r1, r8, r9
   1ef4a:	f00a fc32 	bl	297b2 <memcpy>
      return 1;
   1ef4e:	e7e0      	b.n	1ef12 <SEGGER_RTT_WriteSkipNoLock+0x42>
    Avail = RdOff - WrOff - 1u;
   1ef50:	3b01      	subs	r3, #1
   1ef52:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
   1ef54:	42a3      	cmp	r3, r4
   1ef56:	d2d1      	bcs.n	1eefc <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
   1ef58:	2000      	movs	r0, #0
   1ef5a:	e7df      	b.n	1ef1c <SEGGER_RTT_WriteSkipNoLock+0x4c>
   1ef5c:	20021458 	.word	0x20021458

0001ef60 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
   1ef60:	2218      	movs	r2, #24
   1ef62:	4b03      	ldr	r3, [pc, #12]	; (1ef70 <SEGGER_RTT_HasDataUp+0x10>)
   1ef64:	fb02 3300 	mla	r3, r2, r0, r3
   1ef68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
   1ef6a:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
   1ef6c:	1a80      	subs	r0, r0, r2
   1ef6e:	4770      	bx	lr
   1ef70:	20021458 	.word	0x20021458

0001ef74 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   1ef74:	4b01      	ldr	r3, [pc, #4]	; (1ef7c <z_impl_z_errno+0x8>)
   1ef76:	6898      	ldr	r0, [r3, #8]
}
   1ef78:	3064      	adds	r0, #100	; 0x64
   1ef7a:	4770      	bx	lr
   1ef7c:	20021500 	.word	0x20021500

0001ef80 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   1ef80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1ef84:	4605      	mov	r5, r0
   1ef86:	b086      	sub	sp, #24
   1ef88:	460f      	mov	r7, r1
	__asm__ volatile(
   1ef8a:	f04f 0320 	mov.w	r3, #32
   1ef8e:	f3ef 8811 	mrs	r8, BASEPRI
   1ef92:	f383 8812 	msr	BASEPRI_MAX, r3
   1ef96:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
   1ef9a:	f002 fe65 	bl	21c68 <z_impl_z_current_get>
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
   1ef9e:	2400      	movs	r4, #0
   1efa0:	2d04      	cmp	r5, #4
   1efa2:	bf96      	itet	ls
   1efa4:	4b28      	ldrls	r3, [pc, #160]	; (1f048 <z_fatal_error+0xc8>)
   1efa6:	4b29      	ldrhi	r3, [pc, #164]	; (1f04c <z_fatal_error+0xcc>)
   1efa8:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
   1efac:	4606      	mov	r6, r0
   1efae:	e9cd 3404 	strd	r3, r4, [sp, #16]
   1efb2:	4b27      	ldr	r3, [pc, #156]	; (1f050 <z_fatal_error+0xd0>)
   1efb4:	2201      	movs	r2, #1
   1efb6:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1efba:	4620      	mov	r0, r4
   1efbc:	4623      	mov	r3, r4
   1efbe:	4925      	ldr	r1, [pc, #148]	; (1f054 <z_fatal_error+0xd4>)
   1efc0:	9503      	str	r5, [sp, #12]
   1efc2:	9400      	str	r4, [sp, #0]
   1efc4:	f00a f9be 	bl	29344 <z_log_msg_runtime_create.constprop.0>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
   1efc8:	b16f      	cbz	r7, 1efe6 <z_fatal_error+0x66>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
   1efca:	69fb      	ldr	r3, [r7, #28]
   1efcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
   1efd0:	b14b      	cbz	r3, 1efe6 <z_fatal_error+0x66>
		LOG_ERR("Fault during interrupt handling\n");
   1efd2:	4b21      	ldr	r3, [pc, #132]	; (1f058 <z_fatal_error+0xd8>)
   1efd4:	2201      	movs	r2, #1
   1efd6:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1efda:	4620      	mov	r0, r4
   1efdc:	4623      	mov	r3, r4
   1efde:	491d      	ldr	r1, [pc, #116]	; (1f054 <z_fatal_error+0xd4>)
   1efe0:	9400      	str	r4, [sp, #0]
   1efe2:	f00a f9af 	bl	29344 <z_log_msg_runtime_create.constprop.0>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
   1efe6:	b12e      	cbz	r6, 1eff4 <z_fatal_error+0x74>
   1efe8:	4630      	mov	r0, r6
   1efea:	f00a f9e6 	bl	293ba <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
   1efee:	b108      	cbz	r0, 1eff4 <z_fatal_error+0x74>
   1eff0:	7803      	ldrb	r3, [r0, #0]
   1eff2:	b903      	cbnz	r3, 1eff6 <z_fatal_error+0x76>
		thread_name = "unknown";
   1eff4:	4819      	ldr	r0, [pc, #100]	; (1f05c <z_fatal_error+0xdc>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
   1eff6:	4b1a      	ldr	r3, [pc, #104]	; (1f060 <z_fatal_error+0xe0>)
   1eff8:	2201      	movs	r2, #1
   1effa:	9302      	str	r3, [sp, #8]
   1effc:	2300      	movs	r3, #0
   1effe:	e9cd 6003 	strd	r6, r0, [sp, #12]
   1f002:	e9cd 3300 	strd	r3, r3, [sp]
   1f006:	4618      	mov	r0, r3
   1f008:	4912      	ldr	r1, [pc, #72]	; (1f054 <z_fatal_error+0xd4>)
   1f00a:	f00a f99b 	bl	29344 <z_log_msg_runtime_create.constprop.0>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
   1f00e:	4639      	mov	r1, r7
   1f010:	4628      	mov	r0, r5
   1f012:	f7fd fb7d 	bl	1c710 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
   1f016:	2d04      	cmp	r5, #4
   1f018:	d10c      	bne.n	1f034 <z_fatal_error+0xb4>
   1f01a:	4912      	ldr	r1, [pc, #72]	; (1f064 <z_fatal_error+0xe4>)
   1f01c:	2393      	movs	r3, #147	; 0x93
   1f01e:	4a12      	ldr	r2, [pc, #72]	; (1f068 <z_fatal_error+0xe8>)
   1f020:	4812      	ldr	r0, [pc, #72]	; (1f06c <z_fatal_error+0xec>)
   1f022:	f005 fe60 	bl	24ce6 <assert_print>
   1f026:	4812      	ldr	r0, [pc, #72]	; (1f070 <z_fatal_error+0xf0>)
   1f028:	f005 fe5d 	bl	24ce6 <assert_print>
   1f02c:	2193      	movs	r1, #147	; 0x93
   1f02e:	480e      	ldr	r0, [pc, #56]	; (1f068 <z_fatal_error+0xe8>)
   1f030:	f005 fe52 	bl	24cd8 <assert_post_action>
	__asm__ volatile(
   1f034:	f388 8811 	msr	BASEPRI, r8
   1f038:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   1f03c:	4630      	mov	r0, r6
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   1f03e:	b006      	add	sp, #24
   1f040:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1f044:	f7f1 bd4a 	b.w	10adc <z_impl_k_thread_abort>
   1f048:	0002b588 	.word	0x0002b588
   1f04c:	0003051b 	.word	0x0003051b
   1f050:	00030531 	.word	0x00030531
   1f054:	0002a7c0 	.word	0x0002a7c0
   1f058:	00030559 	.word	0x00030559
   1f05c:	00030529 	.word	0x00030529
   1f060:	0003057a 	.word	0x0003057a
   1f064:	000305b4 	.word	0x000305b4
   1f068:	00030592 	.word	0x00030592
   1f06c:	0002b6a9 	.word	0x0002b6a9
   1f070:	000305d1 	.word	0x000305d1

0001f074 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1f074:	4b0f      	ldr	r3, [pc, #60]	; (1f0b4 <z_sys_init_run_level+0x40>)
{
   1f076:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1f078:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
   1f07c:	3001      	adds	r0, #1
   1f07e:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
   1f082:	42a6      	cmp	r6, r4
   1f084:	d800      	bhi.n	1f088 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
   1f086:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
   1f088:	e9d4 3500 	ldrd	r3, r5, [r4]
   1f08c:	4628      	mov	r0, r5
   1f08e:	4798      	blx	r3
		if (dev != NULL) {
   1f090:	b16d      	cbz	r5, 1f0ae <z_sys_init_run_level+0x3a>
			if (rc != 0) {
   1f092:	b138      	cbz	r0, 1f0a4 <z_sys_init_run_level+0x30>
				if (rc < 0) {
   1f094:	2800      	cmp	r0, #0
   1f096:	bfb8      	it	lt
   1f098:	4240      	neglt	r0, r0
				if (rc > UINT8_MAX) {
   1f09a:	28ff      	cmp	r0, #255	; 0xff
   1f09c:	bfa8      	it	ge
   1f09e:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
   1f0a0:	68eb      	ldr	r3, [r5, #12]
   1f0a2:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
   1f0a4:	68ea      	ldr	r2, [r5, #12]
   1f0a6:	7853      	ldrb	r3, [r2, #1]
   1f0a8:	f043 0301 	orr.w	r3, r3, #1
   1f0ac:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1f0ae:	3408      	adds	r4, #8
   1f0b0:	e7e7      	b.n	1f082 <z_sys_init_run_level+0xe>
   1f0b2:	bf00      	nop
   1f0b4:	0002b59c 	.word	0x0002b59c

0001f0b8 <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
   1f0b8:	2201      	movs	r2, #1
{
   1f0ba:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
   1f0bc:	4b09      	ldr	r3, [pc, #36]	; (1f0e4 <bg_thread_main+0x2c>)

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
   1f0be:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
   1f0c0:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
   1f0c2:	f7ff ffd7 	bl	1f074 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
   1f0c6:	f003 fed7 	bl	22e78 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
   1f0ca:	2004      	movs	r0, #4
   1f0cc:	f7ff ffd2 	bl	1f074 <z_sys_init_run_level>

	z_init_static_threads();
   1f0d0:	f000 fb66 	bl	1f7a0 <z_init_static_threads>
	extern int main(void);
#else
	extern void main(void);
#endif

	(void)main();
   1f0d4:	f7ec fc96 	bl	ba04 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
   1f0d8:	4a03      	ldr	r2, [pc, #12]	; (1f0e8 <bg_thread_main+0x30>)
   1f0da:	7b13      	ldrb	r3, [r2, #12]
   1f0dc:	f023 0301 	bic.w	r3, r3, #1
   1f0e0:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
   1f0e2:	bd08      	pop	{r3, pc}
   1f0e4:	2002228f 	.word	0x2002228f
   1f0e8:	20009c90 	.word	0x20009c90

0001f0ec <z_bss_zero>:
{
   1f0ec:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
   1f0ee:	4803      	ldr	r0, [pc, #12]	; (1f0fc <z_bss_zero+0x10>)
   1f0f0:	4a03      	ldr	r2, [pc, #12]	; (1f100 <z_bss_zero+0x14>)
   1f0f2:	2100      	movs	r1, #0
   1f0f4:	1a12      	subs	r2, r2, r0
   1f0f6:	f00a f935 	bl	29364 <z_early_memset>
}
   1f0fa:	bd08      	pop	{r3, pc}
   1f0fc:	20008d70 	.word	0x20008d70
   1f100:	20022290 	.word	0x20022290

0001f104 <z_init_cpu>:

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
	struct k_thread *thread = &z_idle_threads[i];
   1f104:	2388      	movs	r3, #136	; 0x88
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
   1f106:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = &z_idle_threads[i];
   1f108:	4e13      	ldr	r6, [pc, #76]	; (1f158 <z_init_cpu+0x54>)
	z_setup_new_thread(thread, stack,
   1f10a:	2201      	movs	r2, #1
	struct k_thread *thread = &z_idle_threads[i];
   1f10c:	fb03 6600 	mla	r6, r3, r0, r6
	z_setup_new_thread(thread, stack,
   1f110:	2300      	movs	r3, #0
{
   1f112:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
   1f114:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1f118:	220f      	movs	r2, #15
   1f11a:	9301      	str	r3, [sp, #4]
   1f11c:	e9cd 3202 	strd	r3, r2, [sp, #8]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1f120:	2318      	movs	r3, #24
	z_setup_new_thread(thread, stack,
   1f122:	f44f 72a0 	mov.w	r2, #320	; 0x140
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1f126:	4d0d      	ldr	r5, [pc, #52]	; (1f15c <z_init_cpu+0x58>)
	z_setup_new_thread(thread, stack,
   1f128:	490d      	ldr	r1, [pc, #52]	; (1f160 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1f12a:	fb03 5500 	mla	r5, r3, r0, r5
{
   1f12e:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
   1f130:	fb02 1100 	mla	r1, r2, r0, r1
   1f134:	4b0b      	ldr	r3, [pc, #44]	; (1f164 <z_init_cpu+0x60>)
   1f136:	4630      	mov	r0, r6
   1f138:	9500      	str	r5, [sp, #0]
   1f13a:	f000 fa97 	bl	1f66c <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
   1f13e:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
   1f140:	752c      	strb	r4, [r5, #20]
   1f142:	f023 0304 	bic.w	r3, r3, #4
   1f146:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
   1f148:	4b07      	ldr	r3, [pc, #28]	; (1f168 <z_init_cpu+0x64>)
   1f14a:	3401      	adds	r4, #1
   1f14c:	eb03 23c4 	add.w	r3, r3, r4, lsl #11
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
   1f150:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
   1f152:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
   1f154:	b006      	add	sp, #24
   1f156:	bd70      	pop	{r4, r5, r6, pc}
   1f158:	20009c08 	.word	0x20009c08
   1f15c:	20021500 	.word	0x20021500
   1f160:	20032fb0 	.word	0x20032fb0
   1f164:	0001f8f1 	.word	0x0001f8f1
   1f168:	200327b0 	.word	0x200327b0

0001f16c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
   1f16c:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
   1f16e:	2000      	movs	r0, #0
{
   1f170:	b0a8      	sub	sp, #160	; 0xa0
	z_sys_init_run_level(INIT_LEVEL_EARLY);
   1f172:	f7ff ff7f 	bl	1f074 <z_sys_init_run_level>
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
   1f176:	4b2f      	ldr	r3, [pc, #188]	; (1f234 <z_cstart+0xc8>)
	uint32_t msp =
   1f178:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
   1f17c:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
   1f180:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1f184:	2400      	movs	r4, #0
   1f186:	23e0      	movs	r3, #224	; 0xe0
   1f188:	4d2b      	ldr	r5, [pc, #172]	; (1f238 <z_cstart+0xcc>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
   1f18a:	4e2c      	ldr	r6, [pc, #176]	; (1f23c <z_cstart+0xd0>)
   1f18c:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
   1f190:	77ec      	strb	r4, [r5, #31]
   1f192:	762c      	strb	r4, [r5, #24]
   1f194:	766c      	strb	r4, [r5, #25]
   1f196:	76ac      	strb	r4, [r5, #26]
   1f198:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
   1f19c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1f19e:	4f28      	ldr	r7, [pc, #160]	; (1f240 <z_cstart+0xd4>)
   1f1a0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
   1f1a4:	626b      	str	r3, [r5, #36]	; 0x24
   1f1a6:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
   1f1aa:	f7f1 fbfb 	bl	109a4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
   1f1ae:	f7f0 ff3d 	bl	1002c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
   1f1b2:	f04f 33ff 	mov.w	r3, #4294967295
   1f1b6:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
   1f1b8:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
   1f1ba:	f7f1 fe5d 	bl	10e78 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
   1f1be:	f7f1 fca3 	bl	10b08 <z_arm_configure_static_mpu_regions>

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
   1f1c2:	f7ef f801 	bl	e1c8 <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
   1f1c6:	f240 1301 	movw	r3, #257	; 0x101
	k_thread_system_pool_assign(dummy_thread);
   1f1ca:	ad06      	add	r5, sp, #24
   1f1cc:	4628      	mov	r0, r5
	dummy_thread->base.user_options = K_ESSENTIAL;
   1f1ce:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	dummy_thread->stack_info.size = 0U;
   1f1d2:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	k_thread_system_pool_assign(dummy_thread);
   1f1d6:	f003 fe31 	bl	22e3c <k_thread_system_pool_assign>
	_current_cpu->current = dummy_thread;
   1f1da:	60b5      	str	r5, [r6, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
   1f1dc:	f00a f8a6 	bl	2932c <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
   1f1e0:	2001      	movs	r0, #1
   1f1e2:	f7ff ff47 	bl	1f074 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
   1f1e6:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
   1f1e8:	4d16      	ldr	r5, [pc, #88]	; (1f244 <z_cstart+0xd8>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
   1f1ea:	f7ff ff43 	bl	1f074 <z_sys_init_run_level>
	z_sched_init();
   1f1ee:	f002 fbc1 	bl	21974 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1f1f2:	4b15      	ldr	r3, [pc, #84]	; (1f248 <z_cstart+0xdc>)
	_kernel.ready_q.cache = &z_main_thread;
   1f1f4:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1f1f6:	9305      	str	r3, [sp, #20]
   1f1f8:	2301      	movs	r3, #1
   1f1fa:	4914      	ldr	r1, [pc, #80]	; (1f24c <z_cstart+0xe0>)
   1f1fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1f200:	e9cd 4303 	strd	r4, r3, [sp, #12]
   1f204:	4628      	mov	r0, r5
   1f206:	463b      	mov	r3, r7
   1f208:	e9cd 4401 	strd	r4, r4, [sp, #4]
   1f20c:	9400      	str	r4, [sp, #0]
   1f20e:	f000 fa2d 	bl	1f66c <z_setup_new_thread>
   1f212:	4606      	mov	r6, r0
   1f214:	7b6a      	ldrb	r2, [r5, #13]
	z_ready_thread(&z_main_thread);
   1f216:	4628      	mov	r0, r5
   1f218:	f022 0204 	bic.w	r2, r2, #4
   1f21c:	736a      	strb	r2, [r5, #13]
   1f21e:	f001 fd81 	bl	20d24 <z_ready_thread>
	z_init_cpu(0);
   1f222:	4620      	mov	r0, r4
   1f224:	f7ff ff6e 	bl	1f104 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
   1f228:	463a      	mov	r2, r7
   1f22a:	4631      	mov	r1, r6
   1f22c:	4628      	mov	r0, r5
   1f22e:	f7f1 f867 	bl	10300 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
   1f232:	bf00      	nop
   1f234:	200327b0 	.word	0x200327b0
   1f238:	e000ed00 	.word	0xe000ed00
   1f23c:	20021500 	.word	0x20021500
   1f240:	0001f0b9 	.word	0x0001f0b9
   1f244:	20009c90 	.word	0x20009c90
   1f248:	00030650 	.word	0x00030650
   1f24c:	200330f0 	.word	0x200330f0

0001f250 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
   1f250:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
   1f252:	4c0d      	ldr	r4, [pc, #52]	; (1f288 <statics_init+0x38>)
   1f254:	4d0d      	ldr	r5, [pc, #52]	; (1f28c <statics_init+0x3c>)
   1f256:	42ac      	cmp	r4, r5
   1f258:	d913      	bls.n	1f282 <statics_init+0x32>
   1f25a:	490d      	ldr	r1, [pc, #52]	; (1f290 <statics_init+0x40>)
   1f25c:	2318      	movs	r3, #24
   1f25e:	4a0d      	ldr	r2, [pc, #52]	; (1f294 <statics_init+0x44>)
   1f260:	480d      	ldr	r0, [pc, #52]	; (1f298 <statics_init+0x48>)
   1f262:	f005 fd40 	bl	24ce6 <assert_print>
   1f266:	480d      	ldr	r0, [pc, #52]	; (1f29c <statics_init+0x4c>)
   1f268:	f005 fd3d 	bl	24ce6 <assert_print>
   1f26c:	2118      	movs	r1, #24
   1f26e:	4809      	ldr	r0, [pc, #36]	; (1f294 <statics_init+0x44>)
   1f270:	f005 fd32 	bl	24cd8 <assert_post_action>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
   1f274:	4620      	mov	r0, r4
   1f276:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
   1f27a:	f00a f877 	bl	2936c <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
   1f27e:	3418      	adds	r4, #24
   1f280:	e7e9      	b.n	1f256 <statics_init+0x6>
   1f282:	d3f7      	bcc.n	1f274 <statics_init+0x24>
		}
	}
	return 0;
}
   1f284:	2000      	movs	r0, #0
   1f286:	bd38      	pop	{r3, r4, r5, pc}
   1f288:	20008a68 	.word	0x20008a68
   1f28c:	20008a80 	.word	0x20008a80
   1f290:	0003067a 	.word	0x0003067a
   1f294:	00030658 	.word	0x00030658
   1f298:	0002b6a9 	.word	0x0002b6a9
   1f29c:	0002c78b 	.word	0x0002c78b

0001f2a0 <k_heap_aligned_alloc>:
SYS_INIT_NAMED(statics_init_post, statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
   1f2a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f2a4:	b085      	sub	sp, #20
   1f2a6:	e9dd 9b0e 	ldrd	r9, fp, [sp, #56]	; 0x38
   1f2aa:	4680      	mov	r8, r0
   1f2ac:	9103      	str	r1, [sp, #12]
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1f2ae:	4648      	mov	r0, r9
   1f2b0:	4659      	mov	r1, fp
{
   1f2b2:	4692      	mov	sl, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1f2b4:	f00a f978 	bl	295a8 <sys_clock_timeout_end_calc>
	void *ret = NULL;

	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
   1f2b8:	f1bb 3fff 	cmp.w	fp, #4294967295
   1f2bc:	bf08      	it	eq
   1f2be:	f1b9 3fff 	cmpeq.w	r9, #4294967295
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1f2c2:	4606      	mov	r6, r0
   1f2c4:	460f      	mov	r7, r1
	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
   1f2c6:	bf04      	itt	eq
   1f2c8:	f04f 36ff 	moveq.w	r6, #4294967295
   1f2cc:	f06f 4700 	mvneq.w	r7, #2147483648	; 0x80000000

	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1f2d0:	f108 0414 	add.w	r4, r8, #20
	__asm__ volatile(
   1f2d4:	f04f 0320 	mov.w	r3, #32
   1f2d8:	f3ef 8511 	mrs	r5, BASEPRI
   1f2dc:	f383 8812 	msr	BASEPRI_MAX, r3
   1f2e0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f2e4:	4620      	mov	r0, r4
   1f2e6:	f000 fadf 	bl	1f8a8 <z_spin_lock_valid>
   1f2ea:	b960      	cbnz	r0, 1f306 <k_heap_aligned_alloc+0x66>
   1f2ec:	2394      	movs	r3, #148	; 0x94
   1f2ee:	4a33      	ldr	r2, [pc, #204]	; (1f3bc <k_heap_aligned_alloc+0x11c>)
   1f2f0:	4933      	ldr	r1, [pc, #204]	; (1f3c0 <k_heap_aligned_alloc+0x120>)
   1f2f2:	4834      	ldr	r0, [pc, #208]	; (1f3c4 <k_heap_aligned_alloc+0x124>)
   1f2f4:	f005 fcf7 	bl	24ce6 <assert_print>
   1f2f8:	4621      	mov	r1, r4
   1f2fa:	4833      	ldr	r0, [pc, #204]	; (1f3c8 <k_heap_aligned_alloc+0x128>)
   1f2fc:	f005 fcf3 	bl	24ce6 <assert_print>
   1f300:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f302:	482e      	ldr	r0, [pc, #184]	; (1f3bc <k_heap_aligned_alloc+0x11c>)
   1f304:	e031      	b.n	1f36a <k_heap_aligned_alloc+0xca>
	z_spin_lock_set_owner(l);
   1f306:	4620      	mov	r0, r4
   1f308:	f000 faea 	bl	1f8e0 <z_spin_lock_set_owner>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   1f30c:	f3ef 8305 	mrs	r3, IPSR

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap, aligned_alloc, h, timeout);

	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");
   1f310:	b113      	cbz	r3, 1f318 <k_heap_aligned_alloc+0x78>
   1f312:	ea5b 0909 	orrs.w	r9, fp, r9
   1f316:	d11d      	bne.n	1f354 <k_heap_aligned_alloc+0xb4>
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1f318:	f108 0b0c 	add.w	fp, r8, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
   1f31c:	4652      	mov	r2, sl
   1f31e:	4640      	mov	r0, r8
   1f320:	9903      	ldr	r1, [sp, #12]
   1f322:	f7ed fcf9 	bl	cd18 <sys_heap_aligned_alloc>
   1f326:	4681      	mov	r9, r0
		now = sys_clock_tick_get();
   1f328:	f003 f88c 	bl	22444 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
   1f32c:	f1b9 0f00 	cmp.w	r9, #0
   1f330:	d01d      	beq.n	1f36e <k_heap_aligned_alloc+0xce>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f332:	4620      	mov	r0, r4
   1f334:	f000 fac6 	bl	1f8c4 <z_spin_unlock_valid>
   1f338:	2800      	cmp	r0, #0
   1f33a:	d137      	bne.n	1f3ac <k_heap_aligned_alloc+0x10c>
   1f33c:	23c2      	movs	r3, #194	; 0xc2
   1f33e:	4a1f      	ldr	r2, [pc, #124]	; (1f3bc <k_heap_aligned_alloc+0x11c>)
   1f340:	4922      	ldr	r1, [pc, #136]	; (1f3cc <k_heap_aligned_alloc+0x12c>)
   1f342:	4820      	ldr	r0, [pc, #128]	; (1f3c4 <k_heap_aligned_alloc+0x124>)
   1f344:	f005 fccf 	bl	24ce6 <assert_print>
   1f348:	4621      	mov	r1, r4
   1f34a:	4821      	ldr	r0, [pc, #132]	; (1f3d0 <k_heap_aligned_alloc+0x130>)
   1f34c:	f005 fccb 	bl	24ce6 <assert_print>
   1f350:	21c2      	movs	r1, #194	; 0xc2
   1f352:	e7d6      	b.n	1f302 <k_heap_aligned_alloc+0x62>
	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");
   1f354:	491f      	ldr	r1, [pc, #124]	; (1f3d4 <k_heap_aligned_alloc+0x134>)
   1f356:	234c      	movs	r3, #76	; 0x4c
   1f358:	4a1f      	ldr	r2, [pc, #124]	; (1f3d8 <k_heap_aligned_alloc+0x138>)
   1f35a:	481a      	ldr	r0, [pc, #104]	; (1f3c4 <k_heap_aligned_alloc+0x124>)
   1f35c:	f005 fcc3 	bl	24ce6 <assert_print>
   1f360:	481e      	ldr	r0, [pc, #120]	; (1f3dc <k_heap_aligned_alloc+0x13c>)
   1f362:	f005 fcc0 	bl	24ce6 <assert_print>
   1f366:	214c      	movs	r1, #76	; 0x4c
   1f368:	481b      	ldr	r0, [pc, #108]	; (1f3d8 <k_heap_aligned_alloc+0x138>)
   1f36a:	f005 fcb5 	bl	24cd8 <assert_post_action>
		    (ret != NULL) || ((end - now) <= 0)) {
   1f36e:	1a30      	subs	r0, r6, r0
   1f370:	eb67 0101 	sbc.w	r1, r7, r1
   1f374:	2801      	cmp	r0, #1
   1f376:	f171 0300 	sbcs.w	r3, r1, #0
   1f37a:	dbda      	blt.n	1f332 <k_heap_aligned_alloc+0x92>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1f37c:	e9cd 0100 	strd	r0, r1, [sp]
   1f380:	465a      	mov	r2, fp
   1f382:	4629      	mov	r1, r5
   1f384:	4620      	mov	r0, r4
   1f386:	f002 f827 	bl	213d8 <z_pend_curr>
   1f38a:	f04f 0320 	mov.w	r3, #32
   1f38e:	f3ef 8511 	mrs	r5, BASEPRI
   1f392:	f383 8812 	msr	BASEPRI_MAX, r3
   1f396:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f39a:	4620      	mov	r0, r4
   1f39c:	f000 fa84 	bl	1f8a8 <z_spin_lock_valid>
   1f3a0:	2800      	cmp	r0, #0
   1f3a2:	d0a3      	beq.n	1f2ec <k_heap_aligned_alloc+0x4c>
	z_spin_lock_set_owner(l);
   1f3a4:	4620      	mov	r0, r4
   1f3a6:	f000 fa9b 	bl	1f8e0 <z_spin_lock_set_owner>
	return k;
   1f3aa:	e7b7      	b.n	1f31c <k_heap_aligned_alloc+0x7c>
	__asm__ volatile(
   1f3ac:	f385 8811 	msr	BASEPRI, r5
   1f3b0:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
   1f3b4:	4648      	mov	r0, r9
   1f3b6:	b005      	add	sp, #20
   1f3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f3bc:	0002c4ba 	.word	0x0002c4ba
   1f3c0:	0002c513 	.word	0x0002c513
   1f3c4:	0002b6a9 	.word	0x0002b6a9
   1f3c8:	0002c528 	.word	0x0002c528
   1f3cc:	0002c4e7 	.word	0x0002c4e7
   1f3d0:	0002c4fe 	.word	0x0002c4fe
   1f3d4:	00030690 	.word	0x00030690
   1f3d8:	00030658 	.word	0x00030658
   1f3dc:	0002f2c0 	.word	0x0002f2c0

0001f3e0 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
   1f3e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1f3e2:	4605      	mov	r5, r0
   1f3e4:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1f3e6:	f100 0414 	add.w	r4, r0, #20
	__asm__ volatile(
   1f3ea:	f04f 0320 	mov.w	r3, #32
   1f3ee:	f3ef 8711 	mrs	r7, BASEPRI
   1f3f2:	f383 8812 	msr	BASEPRI_MAX, r3
   1f3f6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f3fa:	4620      	mov	r0, r4
   1f3fc:	f000 fa54 	bl	1f8a8 <z_spin_lock_valid>
   1f400:	b968      	cbnz	r0, 1f41e <k_heap_free+0x3e>
   1f402:	2394      	movs	r3, #148	; 0x94
   1f404:	4a19      	ldr	r2, [pc, #100]	; (1f46c <k_heap_free+0x8c>)
   1f406:	491a      	ldr	r1, [pc, #104]	; (1f470 <k_heap_free+0x90>)
   1f408:	481a      	ldr	r0, [pc, #104]	; (1f474 <k_heap_free+0x94>)
   1f40a:	f005 fc6c 	bl	24ce6 <assert_print>
   1f40e:	4621      	mov	r1, r4
   1f410:	4819      	ldr	r0, [pc, #100]	; (1f478 <k_heap_free+0x98>)
   1f412:	f005 fc68 	bl	24ce6 <assert_print>
   1f416:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f418:	4814      	ldr	r0, [pc, #80]	; (1f46c <k_heap_free+0x8c>)
   1f41a:	f005 fc5d 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1f41e:	4620      	mov	r0, r4
   1f420:	f000 fa5e 	bl	1f8e0 <z_spin_lock_set_owner>

	sys_heap_free(&h->heap, mem);
   1f424:	4628      	mov	r0, r5
   1f426:	4631      	mov	r1, r6
   1f428:	f7ed fc30 	bl	cc8c <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
   1f42c:	f105 000c 	add.w	r0, r5, #12
   1f430:	f00a f8a0 	bl	29574 <z_unpend_all>
   1f434:	b128      	cbz	r0, 1f442 <k_heap_free+0x62>
		z_reschedule(&h->lock, key);
   1f436:	4639      	mov	r1, r7
   1f438:	4620      	mov	r0, r4
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
   1f43a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		z_reschedule(&h->lock, key);
   1f43e:	f001 bcfd 	b.w	20e3c <z_reschedule>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f442:	4620      	mov	r0, r4
   1f444:	f000 fa3e 	bl	1f8c4 <z_spin_unlock_valid>
   1f448:	b958      	cbnz	r0, 1f462 <k_heap_free+0x82>
   1f44a:	23c2      	movs	r3, #194	; 0xc2
   1f44c:	4a07      	ldr	r2, [pc, #28]	; (1f46c <k_heap_free+0x8c>)
   1f44e:	490b      	ldr	r1, [pc, #44]	; (1f47c <k_heap_free+0x9c>)
   1f450:	4808      	ldr	r0, [pc, #32]	; (1f474 <k_heap_free+0x94>)
   1f452:	f005 fc48 	bl	24ce6 <assert_print>
   1f456:	4621      	mov	r1, r4
   1f458:	4809      	ldr	r0, [pc, #36]	; (1f480 <k_heap_free+0xa0>)
   1f45a:	f005 fc44 	bl	24ce6 <assert_print>
   1f45e:	21c2      	movs	r1, #194	; 0xc2
   1f460:	e7da      	b.n	1f418 <k_heap_free+0x38>
	__asm__ volatile(
   1f462:	f387 8811 	msr	BASEPRI, r7
   1f466:	f3bf 8f6f 	isb	sy
}
   1f46a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1f46c:	0002c4ba 	.word	0x0002c4ba
   1f470:	0002c513 	.word	0x0002c513
   1f474:	0002b6a9 	.word	0x0002b6a9
   1f478:	0002c528 	.word	0x0002c528
   1f47c:	0002c4e7 	.word	0x0002c4e7
   1f480:	0002c4fe 	.word	0x0002c4fe

0001f484 <init_mem_slab_module>:
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
	int rc = 0;
   1f484:	2000      	movs	r0, #0
{
   1f486:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   1f488:	4c0c      	ldr	r4, [pc, #48]	; (1f4bc <init_mem_slab_module+0x38>)
   1f48a:	4d0d      	ldr	r5, [pc, #52]	; (1f4c0 <init_mem_slab_module+0x3c>)
   1f48c:	42ac      	cmp	r4, r5
   1f48e:	d913      	bls.n	1f4b8 <init_mem_slab_module+0x34>
   1f490:	490c      	ldr	r1, [pc, #48]	; (1f4c4 <init_mem_slab_module+0x40>)
   1f492:	233d      	movs	r3, #61	; 0x3d
   1f494:	4a0c      	ldr	r2, [pc, #48]	; (1f4c8 <init_mem_slab_module+0x44>)
   1f496:	480d      	ldr	r0, [pc, #52]	; (1f4cc <init_mem_slab_module+0x48>)
   1f498:	f005 fc25 	bl	24ce6 <assert_print>
   1f49c:	480c      	ldr	r0, [pc, #48]	; (1f4d0 <init_mem_slab_module+0x4c>)
   1f49e:	f005 fc22 	bl	24ce6 <assert_print>
   1f4a2:	213d      	movs	r1, #61	; 0x3d
   1f4a4:	4808      	ldr	r0, [pc, #32]	; (1f4c8 <init_mem_slab_module+0x44>)
   1f4a6:	f005 fc17 	bl	24cd8 <assert_post_action>
		rc = create_free_list(slab);
   1f4aa:	4620      	mov	r0, r4
   1f4ac:	f009 ff66 	bl	2937c <create_free_list>
		if (rc < 0) {
   1f4b0:	2800      	cmp	r0, #0
   1f4b2:	db02      	blt.n	1f4ba <init_mem_slab_module+0x36>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   1f4b4:	3420      	adds	r4, #32
   1f4b6:	e7e9      	b.n	1f48c <init_mem_slab_module+0x8>
   1f4b8:	d3f7      	bcc.n	1f4aa <init_mem_slab_module+0x26>
		z_object_init(slab);
	}

out:
	return rc;
}
   1f4ba:	bd38      	pop	{r3, r4, r5, pc}
   1f4bc:	20008a08 	.word	0x20008a08
   1f4c0:	20008a68 	.word	0x20008a68
   1f4c4:	000306fb 	.word	0x000306fb
   1f4c8:	000306d6 	.word	0x000306d6
   1f4cc:	0002b6a9 	.word	0x0002b6a9
   1f4d0:	0002c78b 	.word	0x0002c78b

0001f4d4 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
   1f4d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1f4d8:	4604      	mov	r4, r0
   1f4da:	460e      	mov	r6, r1
   1f4dc:	4690      	mov	r8, r2
   1f4de:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
   1f4e0:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1f4e4:	f04f 0320 	mov.w	r3, #32
   1f4e8:	f3ef 8911 	mrs	r9, BASEPRI
   1f4ec:	f383 8812 	msr	BASEPRI_MAX, r3
   1f4f0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f4f4:	4628      	mov	r0, r5
   1f4f6:	f000 f9d7 	bl	1f8a8 <z_spin_lock_valid>
   1f4fa:	b968      	cbnz	r0, 1f518 <k_mem_slab_alloc+0x44>
   1f4fc:	2394      	movs	r3, #148	; 0x94
   1f4fe:	4a23      	ldr	r2, [pc, #140]	; (1f58c <k_mem_slab_alloc+0xb8>)
   1f500:	4923      	ldr	r1, [pc, #140]	; (1f590 <k_mem_slab_alloc+0xbc>)
   1f502:	4824      	ldr	r0, [pc, #144]	; (1f594 <k_mem_slab_alloc+0xc0>)
   1f504:	f005 fbef 	bl	24ce6 <assert_print>
   1f508:	4629      	mov	r1, r5
   1f50a:	4823      	ldr	r0, [pc, #140]	; (1f598 <k_mem_slab_alloc+0xc4>)
   1f50c:	f005 fbeb 	bl	24ce6 <assert_print>
   1f510:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f512:	481e      	ldr	r0, [pc, #120]	; (1f58c <k_mem_slab_alloc+0xb8>)
   1f514:	f005 fbe0 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1f518:	4628      	mov	r0, r5
   1f51a:	f000 f9e1 	bl	1f8e0 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
   1f51e:	69a3      	ldr	r3, [r4, #24]
   1f520:	b1b3      	cbz	r3, 1f550 <k_mem_slab_alloc+0x7c>
		/* take a free block */
		*mem = slab->free_list;
   1f522:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
   1f524:	681b      	ldr	r3, [r3, #0]
   1f526:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
   1f528:	69e3      	ldr	r3, [r4, #28]
   1f52a:	3301      	adds	r3, #1
   1f52c:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
   1f52e:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f530:	4628      	mov	r0, r5
   1f532:	f000 f9c7 	bl	1f8c4 <z_spin_unlock_valid>
   1f536:	bb18      	cbnz	r0, 1f580 <k_mem_slab_alloc+0xac>
   1f538:	23c2      	movs	r3, #194	; 0xc2
   1f53a:	4a14      	ldr	r2, [pc, #80]	; (1f58c <k_mem_slab_alloc+0xb8>)
   1f53c:	4917      	ldr	r1, [pc, #92]	; (1f59c <k_mem_slab_alloc+0xc8>)
   1f53e:	4815      	ldr	r0, [pc, #84]	; (1f594 <k_mem_slab_alloc+0xc0>)
   1f540:	f005 fbd1 	bl	24ce6 <assert_print>
   1f544:	4629      	mov	r1, r5
   1f546:	4816      	ldr	r0, [pc, #88]	; (1f5a0 <k_mem_slab_alloc+0xcc>)
   1f548:	f005 fbcd 	bl	24ce6 <assert_print>
   1f54c:	21c2      	movs	r1, #194	; 0xc2
   1f54e:	e7e0      	b.n	1f512 <k_mem_slab_alloc+0x3e>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
   1f550:	ea58 0207 	orrs.w	r2, r8, r7
   1f554:	d103      	bne.n	1f55e <k_mem_slab_alloc+0x8a>
		   !IS_ENABLED(CONFIG_MULTITHREADING)) {
		/* don't wait for a free block to become available */
		*mem = NULL;
		result = -ENOMEM;
   1f556:	f06f 040b 	mvn.w	r4, #11
		*mem = NULL;
   1f55a:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
   1f55c:	e7e8      	b.n	1f530 <k_mem_slab_alloc+0x5c>
	} else {
		SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_mem_slab, alloc, slab, timeout);

		/* wait for a free block or timeout */
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
   1f55e:	4622      	mov	r2, r4
   1f560:	4649      	mov	r1, r9
   1f562:	4628      	mov	r0, r5
   1f564:	e9cd 8700 	strd	r8, r7, [sp]
   1f568:	f001 ff36 	bl	213d8 <z_pend_curr>
		if (result == 0) {
   1f56c:	4604      	mov	r4, r0
   1f56e:	b918      	cbnz	r0, 1f578 <k_mem_slab_alloc+0xa4>
			*mem = _current->base.swap_data;
   1f570:	4b0c      	ldr	r3, [pc, #48]	; (1f5a4 <k_mem_slab_alloc+0xd0>)
   1f572:	689b      	ldr	r3, [r3, #8]
   1f574:	695b      	ldr	r3, [r3, #20]
   1f576:	6033      	str	r3, [r6, #0]
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
   1f578:	4620      	mov	r0, r4
   1f57a:	b003      	add	sp, #12
   1f57c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	__asm__ volatile(
   1f580:	f389 8811 	msr	BASEPRI, r9
   1f584:	f3bf 8f6f 	isb	sy
	return result;
   1f588:	e7f6      	b.n	1f578 <k_mem_slab_alloc+0xa4>
   1f58a:	bf00      	nop
   1f58c:	0002c4ba 	.word	0x0002c4ba
   1f590:	0002c513 	.word	0x0002c513
   1f594:	0002b6a9 	.word	0x0002b6a9
   1f598:	0002c528 	.word	0x0002c528
   1f59c:	0002c4e7 	.word	0x0002c4e7
   1f5a0:	0002c4fe 	.word	0x0002c4fe
   1f5a4:	20021500 	.word	0x20021500

0001f5a8 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
   1f5a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1f5ac:	4604      	mov	r4, r0
   1f5ae:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
   1f5b0:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1f5b4:	f04f 0320 	mov.w	r3, #32
   1f5b8:	f3ef 8711 	mrs	r7, BASEPRI
   1f5bc:	f383 8812 	msr	BASEPRI_MAX, r3
   1f5c0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f5c4:	4628      	mov	r0, r5
   1f5c6:	f000 f96f 	bl	1f8a8 <z_spin_lock_valid>
   1f5ca:	b968      	cbnz	r0, 1f5e8 <k_mem_slab_free+0x40>
   1f5cc:	2394      	movs	r3, #148	; 0x94
   1f5ce:	4a21      	ldr	r2, [pc, #132]	; (1f654 <k_mem_slab_free+0xac>)
   1f5d0:	4921      	ldr	r1, [pc, #132]	; (1f658 <k_mem_slab_free+0xb0>)
   1f5d2:	4822      	ldr	r0, [pc, #136]	; (1f65c <k_mem_slab_free+0xb4>)
   1f5d4:	f005 fb87 	bl	24ce6 <assert_print>
   1f5d8:	4629      	mov	r1, r5
   1f5da:	4821      	ldr	r0, [pc, #132]	; (1f660 <k_mem_slab_free+0xb8>)
   1f5dc:	f005 fb83 	bl	24ce6 <assert_print>
   1f5e0:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f5e2:	481c      	ldr	r0, [pc, #112]	; (1f654 <k_mem_slab_free+0xac>)
   1f5e4:	f005 fb78 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1f5e8:	4628      	mov	r0, r5
   1f5ea:	f000 f979 	bl	1f8e0 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
   1f5ee:	f8d4 8018 	ldr.w	r8, [r4, #24]
   1f5f2:	f1b8 0f00 	cmp.w	r8, #0
   1f5f6:	d10f      	bne.n	1f618 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
   1f5f8:	4620      	mov	r0, r4
   1f5fa:	f002 f96b 	bl	218d4 <z_unpend_first_thread>

		if (pending_thread != NULL) {
   1f5fe:	b158      	cbz	r0, 1f618 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
   1f600:	6832      	ldr	r2, [r6, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
   1f602:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   1f606:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
   1f608:	f001 fb8c 	bl	20d24 <z_ready_thread>
			z_reschedule(&slab->lock, key);
   1f60c:	4639      	mov	r1, r7
   1f60e:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
   1f610:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
   1f614:	f001 bc12 	b.w	20e3c <z_reschedule>
	**(char ***) mem = slab->free_list;
   1f618:	6833      	ldr	r3, [r6, #0]
   1f61a:	69a2      	ldr	r2, [r4, #24]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f61c:	4628      	mov	r0, r5
   1f61e:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
   1f620:	6833      	ldr	r3, [r6, #0]
   1f622:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
   1f624:	69e3      	ldr	r3, [r4, #28]
   1f626:	3b01      	subs	r3, #1
   1f628:	61e3      	str	r3, [r4, #28]
   1f62a:	f000 f94b 	bl	1f8c4 <z_spin_unlock_valid>
   1f62e:	b958      	cbnz	r0, 1f648 <k_mem_slab_free+0xa0>
   1f630:	23c2      	movs	r3, #194	; 0xc2
   1f632:	4a08      	ldr	r2, [pc, #32]	; (1f654 <k_mem_slab_free+0xac>)
   1f634:	490b      	ldr	r1, [pc, #44]	; (1f664 <k_mem_slab_free+0xbc>)
   1f636:	4809      	ldr	r0, [pc, #36]	; (1f65c <k_mem_slab_free+0xb4>)
   1f638:	f005 fb55 	bl	24ce6 <assert_print>
   1f63c:	4629      	mov	r1, r5
   1f63e:	480a      	ldr	r0, [pc, #40]	; (1f668 <k_mem_slab_free+0xc0>)
   1f640:	f005 fb51 	bl	24ce6 <assert_print>
   1f644:	21c2      	movs	r1, #194	; 0xc2
   1f646:	e7cc      	b.n	1f5e2 <k_mem_slab_free+0x3a>
	__asm__ volatile(
   1f648:	f387 8811 	msr	BASEPRI, r7
   1f64c:	f3bf 8f6f 	isb	sy
}
   1f650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1f654:	0002c4ba 	.word	0x0002c4ba
   1f658:	0002c513 	.word	0x0002c513
   1f65c:	0002b6a9 	.word	0x0002b6a9
   1f660:	0002c528 	.word	0x0002c528
   1f664:	0002c4e7 	.word	0x0002c4e7
   1f668:	0002c4fe 	.word	0x0002c4fe

0001f66c <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
   1f66c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1f66e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   1f670:	4604      	mov	r4, r0
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
   1f672:	2e0f      	cmp	r6, #15
   1f674:	d12a      	bne.n	1f6cc <z_setup_new_thread+0x60>
   1f676:	4821      	ldr	r0, [pc, #132]	; (1f6fc <z_setup_new_thread+0x90>)
   1f678:	4283      	cmp	r3, r0
   1f67a:	d12b      	bne.n	1f6d4 <z_setup_new_thread+0x68>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
   1f67c:	f104 0058 	add.w	r0, r4, #88	; 0x58
   1f680:	e9c4 0016 	strd	r0, r0, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
   1f684:	980c      	ldr	r0, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
   1f686:	2500      	movs	r5, #0
	thread_base->user_options = (uint8_t)options;
   1f688:	7320      	strb	r0, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   1f68a:	2004      	movs	r0, #4
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   1f68c:	3207      	adds	r2, #7
   1f68e:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.size = stack_buf_size;
   1f692:	e9c4 121a 	strd	r1, r2, [r4, #104]	; 0x68

	thread_base->prio = priority;
   1f696:	73a6      	strb	r6, [r4, #14]
	stack_ptr = (char *)stack + stack_obj_size;
   1f698:	188e      	adds	r6, r1, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   1f69a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	thread_base->thread_state = (uint8_t)initial_state;
   1f69c:	7360      	strb	r0, [r4, #13]
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
   1f69e:	e9c4 5506 	strd	r5, r5, [r4, #24]
	thread_base->pended_on = NULL;
   1f6a2:	60a5      	str	r5, [r4, #8]

	thread_base->sched_locked = 0U;
   1f6a4:	73e5      	strb	r5, [r4, #15]
	new_thread->stack_info.delta = delta;
   1f6a6:	6725      	str	r5, [r4, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   1f6a8:	9202      	str	r2, [sp, #8]
   1f6aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1f6ac:	4620      	mov	r0, r4
   1f6ae:	9201      	str	r2, [sp, #4]
   1f6b0:	9a08      	ldr	r2, [sp, #32]
   1f6b2:	9200      	str	r2, [sp, #0]
   1f6b4:	4632      	mov	r2, r6
   1f6b6:	f7f0 fe03 	bl	102c0 <arch_new_thread>
	if (!_current) {
   1f6ba:	4b11      	ldr	r3, [pc, #68]	; (1f700 <z_setup_new_thread+0x94>)
	new_thread->init_data = NULL;
   1f6bc:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
   1f6be:	689b      	ldr	r3, [r3, #8]
   1f6c0:	b103      	cbz	r3, 1f6c4 <z_setup_new_thread+0x58>
	new_thread->resource_pool = _current->resource_pool;
   1f6c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
   1f6c4:	4630      	mov	r0, r6
   1f6c6:	6763      	str	r3, [r4, #116]	; 0x74
   1f6c8:	b004      	add	sp, #16
   1f6ca:	bd70      	pop	{r4, r5, r6, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
   1f6cc:	f106 0010 	add.w	r0, r6, #16
   1f6d0:	281e      	cmp	r0, #30
   1f6d2:	d9d3      	bls.n	1f67c <z_setup_new_thread+0x10>
   1f6d4:	f44f 7306 	mov.w	r3, #536	; 0x218
   1f6d8:	4a0a      	ldr	r2, [pc, #40]	; (1f704 <z_setup_new_thread+0x98>)
   1f6da:	490b      	ldr	r1, [pc, #44]	; (1f708 <z_setup_new_thread+0x9c>)
   1f6dc:	480b      	ldr	r0, [pc, #44]	; (1f70c <z_setup_new_thread+0xa0>)
   1f6de:	f005 fb02 	bl	24ce6 <assert_print>
   1f6e2:	4631      	mov	r1, r6
   1f6e4:	480a      	ldr	r0, [pc, #40]	; (1f710 <z_setup_new_thread+0xa4>)
   1f6e6:	f06f 030f 	mvn.w	r3, #15
   1f6ea:	220e      	movs	r2, #14
   1f6ec:	f005 fafb 	bl	24ce6 <assert_print>
   1f6f0:	f44f 7106 	mov.w	r1, #536	; 0x218
   1f6f4:	4803      	ldr	r0, [pc, #12]	; (1f704 <z_setup_new_thread+0x98>)
   1f6f6:	f005 faef 	bl	24cd8 <assert_post_action>
   1f6fa:	bf00      	nop
   1f6fc:	0001f8f1 	.word	0x0001f8f1
   1f700:	20021500 	.word	0x20021500
   1f704:	00030718 	.word	0x00030718
   1f708:	0003073b 	.word	0x0003073b
   1f70c:	0002b6a9 	.word	0x0002b6a9
   1f710:	000307bb 	.word	0x000307bb

0001f714 <z_impl_k_thread_create>:
{
   1f714:	b5f0      	push	{r4, r5, r6, r7, lr}
   1f716:	b087      	sub	sp, #28
   1f718:	4604      	mov	r4, r0
   1f71a:	e9dd 7612 	ldrd	r7, r6, [sp, #72]	; 0x48
   1f71e:	f3ef 8505 	mrs	r5, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
   1f722:	b175      	cbz	r5, 1f742 <z_impl_k_thread_create+0x2e>
   1f724:	4919      	ldr	r1, [pc, #100]	; (1f78c <z_impl_k_thread_create+0x78>)
   1f726:	f240 2387 	movw	r3, #647	; 0x287
   1f72a:	4a19      	ldr	r2, [pc, #100]	; (1f790 <z_impl_k_thread_create+0x7c>)
   1f72c:	4819      	ldr	r0, [pc, #100]	; (1f794 <z_impl_k_thread_create+0x80>)
   1f72e:	f005 fada 	bl	24ce6 <assert_print>
   1f732:	4819      	ldr	r0, [pc, #100]	; (1f798 <z_impl_k_thread_create+0x84>)
   1f734:	f005 fad7 	bl	24ce6 <assert_print>
   1f738:	f240 2187 	movw	r1, #647	; 0x287
   1f73c:	4814      	ldr	r0, [pc, #80]	; (1f790 <z_impl_k_thread_create+0x7c>)
   1f73e:	f005 facb 	bl	24cd8 <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
   1f742:	9505      	str	r5, [sp, #20]
   1f744:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1f746:	9504      	str	r5, [sp, #16]
   1f748:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   1f74a:	9503      	str	r5, [sp, #12]
   1f74c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   1f74e:	9502      	str	r5, [sp, #8]
   1f750:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   1f752:	9501      	str	r5, [sp, #4]
   1f754:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   1f756:	9500      	str	r5, [sp, #0]
   1f758:	f7ff ff88 	bl	1f66c <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
   1f75c:	f1b6 3fff 	cmp.w	r6, #4294967295
   1f760:	bf08      	it	eq
   1f762:	f1b7 3fff 	cmpeq.w	r7, #4294967295
   1f766:	d005      	beq.n	1f774 <z_impl_k_thread_create+0x60>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f768:	ea56 0307 	orrs.w	r3, r6, r7
   1f76c:	d105      	bne.n	1f77a <z_impl_k_thread_create+0x66>
	z_sched_start(thread);
   1f76e:	4620      	mov	r0, r4
   1f770:	f001 fba6 	bl	20ec0 <z_sched_start>
}
   1f774:	4620      	mov	r0, r4
   1f776:	b007      	add	sp, #28
   1f778:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   1f77a:	463a      	mov	r2, r7
   1f77c:	4633      	mov	r3, r6
   1f77e:	4907      	ldr	r1, [pc, #28]	; (1f79c <z_impl_k_thread_create+0x88>)
   1f780:	f104 0018 	add.w	r0, r4, #24
   1f784:	f002 fc16 	bl	21fb4 <z_add_timeout>
   1f788:	e7f4      	b.n	1f774 <z_impl_k_thread_create+0x60>
   1f78a:	bf00      	nop
   1f78c:	000307ec 	.word	0x000307ec
   1f790:	00030718 	.word	0x00030718
   1f794:	0002b6a9 	.word	0x0002b6a9
   1f798:	000307fe 	.word	0x000307fe
   1f79c:	0002178d 	.word	0x0002178d

0001f7a0 <z_init_static_threads>:
{
   1f7a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1f7a4:	4c39      	ldr	r4, [pc, #228]	; (1f88c <z_init_static_threads+0xec>)
	_FOREACH_STATIC_THREAD(thread_data) {
   1f7a6:	4d3a      	ldr	r5, [pc, #232]	; (1f890 <z_init_static_threads+0xf0>)
{
   1f7a8:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
   1f7aa:	42ac      	cmp	r4, r5
   1f7ac:	4626      	mov	r6, r4
   1f7ae:	d92a      	bls.n	1f806 <z_init_static_threads+0x66>
   1f7b0:	4938      	ldr	r1, [pc, #224]	; (1f894 <z_init_static_threads+0xf4>)
   1f7b2:	f240 23ee 	movw	r3, #750	; 0x2ee
   1f7b6:	4a38      	ldr	r2, [pc, #224]	; (1f898 <z_init_static_threads+0xf8>)
   1f7b8:	4838      	ldr	r0, [pc, #224]	; (1f89c <z_init_static_threads+0xfc>)
   1f7ba:	f005 fa94 	bl	24ce6 <assert_print>
   1f7be:	4838      	ldr	r0, [pc, #224]	; (1f8a0 <z_init_static_threads+0x100>)
   1f7c0:	f005 fa91 	bl	24ce6 <assert_print>
   1f7c4:	f240 21ee 	movw	r1, #750	; 0x2ee
	_FOREACH_STATIC_THREAD(thread_data) {
   1f7c8:	4833      	ldr	r0, [pc, #204]	; (1f898 <z_init_static_threads+0xf8>)
   1f7ca:	f005 fa85 	bl	24cd8 <assert_post_action>
		z_setup_new_thread(
   1f7ce:	f854 3c04 	ldr.w	r3, [r4, #-4]
   1f7d2:	9305      	str	r3, [sp, #20]
   1f7d4:	f854 3c10 	ldr.w	r3, [r4, #-16]
   1f7d8:	9304      	str	r3, [sp, #16]
   1f7da:	f854 3c14 	ldr.w	r3, [r4, #-20]
   1f7de:	9303      	str	r3, [sp, #12]
   1f7e0:	f854 3c18 	ldr.w	r3, [r4, #-24]
   1f7e4:	9302      	str	r3, [sp, #8]
   1f7e6:	f854 3c1c 	ldr.w	r3, [r4, #-28]
   1f7ea:	9301      	str	r3, [sp, #4]
   1f7ec:	f854 3c20 	ldr.w	r3, [r4, #-32]
   1f7f0:	9300      	str	r3, [sp, #0]
   1f7f2:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
   1f7f6:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
   1f7fa:	f7ff ff37 	bl	1f66c <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
   1f7fe:	f854 3c30 	ldr.w	r3, [r4, #-48]
   1f802:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
   1f804:	e7d1      	b.n	1f7aa <z_init_static_threads+0xa>
   1f806:	42ae      	cmp	r6, r5
   1f808:	f104 0430 	add.w	r4, r4, #48	; 0x30
   1f80c:	d3df      	bcc.n	1f7ce <z_init_static_threads+0x2e>
	k_sched_lock();
   1f80e:	f001 fba9 	bl	20f64 <k_sched_lock>
   1f812:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   1f816:	f240 37e7 	movw	r7, #999	; 0x3e7
	_FOREACH_STATIC_THREAD(thread_data) {
   1f81a:	4c1c      	ldr	r4, [pc, #112]	; (1f88c <z_init_static_threads+0xec>)
   1f81c:	f8df 9084 	ldr.w	r9, [pc, #132]	; 1f8a4 <z_init_static_threads+0x104>
   1f820:	42ac      	cmp	r4, r5
   1f822:	d92c      	bls.n	1f87e <z_init_static_threads+0xde>
   1f824:	491b      	ldr	r1, [pc, #108]	; (1f894 <z_init_static_threads+0xf4>)
   1f826:	f240 330d 	movw	r3, #781	; 0x30d
   1f82a:	4a1b      	ldr	r2, [pc, #108]	; (1f898 <z_init_static_threads+0xf8>)
   1f82c:	481b      	ldr	r0, [pc, #108]	; (1f89c <z_init_static_threads+0xfc>)
   1f82e:	f005 fa5a 	bl	24ce6 <assert_print>
   1f832:	481b      	ldr	r0, [pc, #108]	; (1f8a0 <z_init_static_threads+0x100>)
   1f834:	f005 fa57 	bl	24ce6 <assert_print>
   1f838:	f240 310d 	movw	r1, #781	; 0x30d
   1f83c:	e7c4      	b.n	1f7c8 <z_init_static_threads+0x28>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
   1f83e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1f840:	1c5a      	adds	r2, r3, #1
   1f842:	d00d      	beq.n	1f860 <z_init_static_threads+0xc0>
   1f844:	2100      	movs	r1, #0
   1f846:	4638      	mov	r0, r7
					    K_MSEC(thread_data->init_delay));
   1f848:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   1f84c:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f850:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
   1f854:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f858:	d104      	bne.n	1f864 <z_init_static_threads+0xc4>
	z_sched_start(thread);
   1f85a:	4640      	mov	r0, r8
   1f85c:	f001 fb30 	bl	20ec0 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
   1f860:	3430      	adds	r4, #48	; 0x30
   1f862:	e7dd      	b.n	1f820 <z_init_static_threads+0x80>
   1f864:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1f868:	2300      	movs	r3, #0
   1f86a:	f7e9 fb41 	bl	8ef0 <__aeabi_uldivmod>
   1f86e:	4602      	mov	r2, r0
   1f870:	460b      	mov	r3, r1
   1f872:	f108 0018 	add.w	r0, r8, #24
   1f876:	4649      	mov	r1, r9
   1f878:	f002 fb9c 	bl	21fb4 <z_add_timeout>
   1f87c:	e7f0      	b.n	1f860 <z_init_static_threads+0xc0>
   1f87e:	d3de      	bcc.n	1f83e <z_init_static_threads+0x9e>
}
   1f880:	b007      	add	sp, #28
   1f882:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
   1f886:	f001 bbd9 	b.w	2103c <k_sched_unlock>
   1f88a:	bf00      	nop
   1f88c:	0002a478 	.word	0x0002a478
   1f890:	0002a5f8 	.word	0x0002a5f8
   1f894:	00030823 	.word	0x00030823
   1f898:	00030718 	.word	0x00030718
   1f89c:	0002b6a9 	.word	0x0002b6a9
   1f8a0:	0002c78b 	.word	0x0002c78b
   1f8a4:	0002178d 	.word	0x0002178d

0001f8a8 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
   1f8a8:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
   1f8aa:	b138      	cbz	r0, 1f8bc <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
   1f8ac:	4b04      	ldr	r3, [pc, #16]	; (1f8c0 <z_spin_lock_valid+0x18>)
   1f8ae:	f000 0003 	and.w	r0, r0, #3
   1f8b2:	7d1b      	ldrb	r3, [r3, #20]
   1f8b4:	1ac0      	subs	r0, r0, r3
   1f8b6:	bf18      	it	ne
   1f8b8:	2001      	movne	r0, #1
   1f8ba:	4770      	bx	lr
			return false;
		}
	}
	return true;
   1f8bc:	2001      	movs	r0, #1
}
   1f8be:	4770      	bx	lr
   1f8c0:	20021500 	.word	0x20021500

0001f8c4 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
   1f8c4:	4a05      	ldr	r2, [pc, #20]	; (1f8dc <z_spin_unlock_valid+0x18>)
{
   1f8c6:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
   1f8c8:	7d11      	ldrb	r1, [r2, #20]
   1f8ca:	6892      	ldr	r2, [r2, #8]
   1f8cc:	430a      	orrs	r2, r1
   1f8ce:	6801      	ldr	r1, [r0, #0]
   1f8d0:	2000      	movs	r0, #0
   1f8d2:	4291      	cmp	r1, r2
		return false;
	}
	l->thread_cpu = 0;
   1f8d4:	bf04      	itt	eq
   1f8d6:	6018      	streq	r0, [r3, #0]
	return true;
   1f8d8:	2001      	moveq	r0, #1
}
   1f8da:	4770      	bx	lr
   1f8dc:	20021500 	.word	0x20021500

0001f8e0 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
   1f8e0:	4b02      	ldr	r3, [pc, #8]	; (1f8ec <z_spin_lock_set_owner+0xc>)
   1f8e2:	7d1a      	ldrb	r2, [r3, #20]
   1f8e4:	689b      	ldr	r3, [r3, #8]
   1f8e6:	4313      	orrs	r3, r2
   1f8e8:	6003      	str	r3, [r0, #0]
}
   1f8ea:	4770      	bx	lr
   1f8ec:	20021500 	.word	0x20021500

0001f8f0 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
   1f8f0:	b508      	push	{r3, lr}
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
   1f8f2:	4c13      	ldr	r4, [pc, #76]	; (1f940 <idle+0x50>)
   1f8f4:	68a3      	ldr	r3, [r4, #8]
   1f8f6:	f993 300e 	ldrsb.w	r3, [r3, #14]
   1f8fa:	2b00      	cmp	r3, #0
   1f8fc:	db10      	blt.n	1f920 <idle+0x30>
   1f8fe:	4d11      	ldr	r5, [pc, #68]	; (1f944 <idle+0x54>)
	__asm__ volatile(
   1f900:	f04f 0220 	mov.w	r2, #32
   1f904:	f3ef 8311 	mrs	r3, BASEPRI
   1f908:	f382 8812 	msr	BASEPRI_MAX, r2
   1f90c:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
   1f910:	f002 fc62 	bl	221d8 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f914:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
   1f916:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f918:	b963      	cbnz	r3, 1f934 <idle+0x44>
	arch_cpu_idle();
   1f91a:	f7f0 fb8d 	bl	10038 <arch_cpu_idle>
}
   1f91e:	e7ef      	b.n	1f900 <idle+0x10>
	__ASSERT_NO_MSG(_current->base.prio >= 0);
   1f920:	4909      	ldr	r1, [pc, #36]	; (1f948 <idle+0x58>)
   1f922:	480a      	ldr	r0, [pc, #40]	; (1f94c <idle+0x5c>)
   1f924:	2327      	movs	r3, #39	; 0x27
   1f926:	4a0a      	ldr	r2, [pc, #40]	; (1f950 <idle+0x60>)
   1f928:	f005 f9dd 	bl	24ce6 <assert_print>
   1f92c:	2127      	movs	r1, #39	; 0x27
   1f92e:	4808      	ldr	r0, [pc, #32]	; (1f950 <idle+0x60>)
   1f930:	f005 f9d2 	bl	24cd8 <assert_post_action>
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f934:	f7f0 f8b8 	bl	faa8 <pm_system_suspend>
   1f938:	2800      	cmp	r0, #0
   1f93a:	d1e1      	bne.n	1f900 <idle+0x10>
   1f93c:	e7ed      	b.n	1f91a <idle+0x2a>
   1f93e:	bf00      	nop
   1f940:	20021500 	.word	0x20021500
   1f944:	2002228f 	.word	0x2002228f
   1f948:	00030871 	.word	0x00030871
   1f94c:	0002b6a9 	.word	0x0002b6a9
   1f950:	00030850 	.word	0x00030850

0001f954 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
   1f954:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   1f958:	4604      	mov	r4, r0
   1f95a:	4617      	mov	r7, r2
   1f95c:	461e      	mov	r6, r3
   1f95e:	f3ef 8505 	mrs	r5, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
   1f962:	b165      	cbz	r5, 1f97e <z_impl_k_mutex_lock+0x2a>
   1f964:	4958      	ldr	r1, [pc, #352]	; (1fac8 <z_impl_k_mutex_lock+0x174>)
   1f966:	2365      	movs	r3, #101	; 0x65
   1f968:	4a58      	ldr	r2, [pc, #352]	; (1facc <z_impl_k_mutex_lock+0x178>)
   1f96a:	4859      	ldr	r0, [pc, #356]	; (1fad0 <z_impl_k_mutex_lock+0x17c>)
   1f96c:	f005 f9bb 	bl	24ce6 <assert_print>
   1f970:	4858      	ldr	r0, [pc, #352]	; (1fad4 <z_impl_k_mutex_lock+0x180>)
   1f972:	f005 f9b8 	bl	24ce6 <assert_print>
   1f976:	2165      	movs	r1, #101	; 0x65
   1f978:	4854      	ldr	r0, [pc, #336]	; (1facc <z_impl_k_mutex_lock+0x178>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f97a:	f005 f9ad 	bl	24cd8 <assert_post_action>
   1f97e:	f04f 0320 	mov.w	r3, #32
   1f982:	f3ef 8811 	mrs	r8, BASEPRI
   1f986:	f383 8812 	msr	BASEPRI_MAX, r3
   1f98a:	f3bf 8f6f 	isb	sy
   1f98e:	4852      	ldr	r0, [pc, #328]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1f990:	f7ff ff8a 	bl	1f8a8 <z_spin_lock_valid>
   1f994:	b960      	cbnz	r0, 1f9b0 <z_impl_k_mutex_lock+0x5c>
   1f996:	2394      	movs	r3, #148	; 0x94
   1f998:	4a50      	ldr	r2, [pc, #320]	; (1fadc <z_impl_k_mutex_lock+0x188>)
   1f99a:	4951      	ldr	r1, [pc, #324]	; (1fae0 <z_impl_k_mutex_lock+0x18c>)
   1f99c:	484c      	ldr	r0, [pc, #304]	; (1fad0 <z_impl_k_mutex_lock+0x17c>)
   1f99e:	f005 f9a2 	bl	24ce6 <assert_print>
   1f9a2:	494d      	ldr	r1, [pc, #308]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1f9a4:	484f      	ldr	r0, [pc, #316]	; (1fae4 <z_impl_k_mutex_lock+0x190>)
   1f9a6:	f005 f99e 	bl	24ce6 <assert_print>
   1f9aa:	2194      	movs	r1, #148	; 0x94
   1f9ac:	484b      	ldr	r0, [pc, #300]	; (1fadc <z_impl_k_mutex_lock+0x188>)
   1f9ae:	e7e4      	b.n	1f97a <z_impl_k_mutex_lock+0x26>
	z_spin_lock_set_owner(l);
   1f9b0:	4849      	ldr	r0, [pc, #292]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1f9b2:	f7ff ff95 	bl	1f8e0 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
   1f9b6:	68e3      	ldr	r3, [r4, #12]
   1f9b8:	4a4b      	ldr	r2, [pc, #300]	; (1fae8 <z_impl_k_mutex_lock+0x194>)
   1f9ba:	b19b      	cbz	r3, 1f9e4 <z_impl_k_mutex_lock+0x90>
   1f9bc:	68a0      	ldr	r0, [r4, #8]
   1f9be:	6891      	ldr	r1, [r2, #8]
   1f9c0:	4288      	cmp	r0, r1
   1f9c2:	d027      	beq.n	1fa14 <z_impl_k_mutex_lock+0xc0>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
   1f9c4:	ea57 0306 	orrs.w	r3, r7, r6
   1f9c8:	d12c      	bne.n	1fa24 <z_impl_k_mutex_lock+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f9ca:	4843      	ldr	r0, [pc, #268]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1f9cc:	f7ff ff7a 	bl	1f8c4 <z_spin_unlock_valid>
   1f9d0:	b1a0      	cbz	r0, 1f9fc <z_impl_k_mutex_lock+0xa8>
	__asm__ volatile(
   1f9d2:	f388 8811 	msr	BASEPRI, r8
   1f9d6:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
   1f9da:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
   1f9de:	b002      	add	sp, #8
   1f9e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
   1f9e4:	6891      	ldr	r1, [r2, #8]
   1f9e6:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
   1f9ea:	3301      	adds	r3, #1
   1f9ec:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
   1f9ee:	6893      	ldr	r3, [r2, #8]
   1f9f0:	4839      	ldr	r0, [pc, #228]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
   1f9f2:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
   1f9f4:	60a3      	str	r3, [r4, #8]
   1f9f6:	f7ff ff65 	bl	1f8c4 <z_spin_unlock_valid>
   1f9fa:	b968      	cbnz	r0, 1fa18 <z_impl_k_mutex_lock+0xc4>
   1f9fc:	23c2      	movs	r3, #194	; 0xc2
   1f9fe:	4a37      	ldr	r2, [pc, #220]	; (1fadc <z_impl_k_mutex_lock+0x188>)
   1fa00:	493a      	ldr	r1, [pc, #232]	; (1faec <z_impl_k_mutex_lock+0x198>)
   1fa02:	4833      	ldr	r0, [pc, #204]	; (1fad0 <z_impl_k_mutex_lock+0x17c>)
   1fa04:	f005 f96f 	bl	24ce6 <assert_print>
   1fa08:	4933      	ldr	r1, [pc, #204]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1fa0a:	4839      	ldr	r0, [pc, #228]	; (1faf0 <z_impl_k_mutex_lock+0x19c>)
   1fa0c:	f005 f96b 	bl	24ce6 <assert_print>
   1fa10:	21c2      	movs	r1, #194	; 0xc2
   1fa12:	e7cb      	b.n	1f9ac <z_impl_k_mutex_lock+0x58>
					_current->base.prio :
   1fa14:	6921      	ldr	r1, [r4, #16]
   1fa16:	e7e8      	b.n	1f9ea <z_impl_k_mutex_lock+0x96>
   1fa18:	f388 8811 	msr	BASEPRI, r8
   1fa1c:	f3bf 8f6f 	isb	sy
		return 0;
   1fa20:	2000      	movs	r0, #0
   1fa22:	e7dc      	b.n	1f9de <z_impl_k_mutex_lock+0x8a>
	new_prio = new_prio_for_inheritance(_current->base.prio,
   1fa24:	f991 100e 	ldrsb.w	r1, [r1, #14]
   1fa28:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
   1fa2c:	f06f 027e 	mvn.w	r2, #126	; 0x7e
   1fa30:	4299      	cmp	r1, r3
   1fa32:	bfa8      	it	ge
   1fa34:	4619      	movge	r1, r3
   1fa36:	4291      	cmp	r1, r2
   1fa38:	bfb8      	it	lt
   1fa3a:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
   1fa3c:	428b      	cmp	r3, r1
   1fa3e:	dd02      	ble.n	1fa46 <z_impl_k_mutex_lock+0xf2>
		resched = adjust_owner_prio(mutex, new_prio);
   1fa40:	f009 fcc6 	bl	293d0 <adjust_owner_prio.isra.0>
   1fa44:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
   1fa46:	4622      	mov	r2, r4
   1fa48:	4641      	mov	r1, r8
   1fa4a:	e9cd 7600 	strd	r7, r6, [sp]
   1fa4e:	4822      	ldr	r0, [pc, #136]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1fa50:	f001 fcc2 	bl	213d8 <z_pend_curr>
	if (got_mutex == 0) {
   1fa54:	2800      	cmp	r0, #0
   1fa56:	d0e3      	beq.n	1fa20 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
   1fa58:	f04f 0320 	mov.w	r3, #32
   1fa5c:	f3ef 8611 	mrs	r6, BASEPRI
   1fa60:	f383 8812 	msr	BASEPRI_MAX, r3
   1fa64:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fa68:	481b      	ldr	r0, [pc, #108]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1fa6a:	f7ff ff1d 	bl	1f8a8 <z_spin_lock_valid>
   1fa6e:	2800      	cmp	r0, #0
   1fa70:	d091      	beq.n	1f996 <z_impl_k_mutex_lock+0x42>
	z_spin_lock_set_owner(l);
   1fa72:	4819      	ldr	r0, [pc, #100]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1fa74:	f7ff ff34 	bl	1f8e0 <z_spin_lock_set_owner>
	if (likely(mutex->owner != NULL)) {
   1fa78:	68a0      	ldr	r0, [r4, #8]
   1fa7a:	b1c0      	cbz	r0, 1faae <z_impl_k_mutex_lock+0x15a>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
   1fa7c:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
   1fa7e:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1fa80:	429c      	cmp	r4, r3
   1fa82:	d00a      	beq.n	1fa9a <z_impl_k_mutex_lock+0x146>
   1fa84:	b14b      	cbz	r3, 1fa9a <z_impl_k_mutex_lock+0x146>
   1fa86:	f993 300e 	ldrsb.w	r3, [r3, #14]
   1fa8a:	4299      	cmp	r1, r3
   1fa8c:	bfa8      	it	ge
   1fa8e:	4619      	movge	r1, r3
   1fa90:	f06f 037e 	mvn.w	r3, #126	; 0x7e
   1fa94:	4299      	cmp	r1, r3
   1fa96:	bfb8      	it	lt
   1fa98:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
   1fa9a:	f009 fc99 	bl	293d0 <adjust_owner_prio.isra.0>
   1fa9e:	b130      	cbz	r0, 1faae <z_impl_k_mutex_lock+0x15a>
		z_reschedule(&lock, key);
   1faa0:	4631      	mov	r1, r6
   1faa2:	480d      	ldr	r0, [pc, #52]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1faa4:	f001 f9ca 	bl	20e3c <z_reschedule>
	return -EAGAIN;
   1faa8:	f06f 000a 	mvn.w	r0, #10
   1faac:	e797      	b.n	1f9de <z_impl_k_mutex_lock+0x8a>
	if (resched) {
   1faae:	2d00      	cmp	r5, #0
   1fab0:	d1f6      	bne.n	1faa0 <z_impl_k_mutex_lock+0x14c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fab2:	4809      	ldr	r0, [pc, #36]	; (1fad8 <z_impl_k_mutex_lock+0x184>)
   1fab4:	f7ff ff06 	bl	1f8c4 <z_spin_unlock_valid>
   1fab8:	2800      	cmp	r0, #0
   1faba:	d09f      	beq.n	1f9fc <z_impl_k_mutex_lock+0xa8>
	__asm__ volatile(
   1fabc:	f386 8811 	msr	BASEPRI, r6
   1fac0:	f3bf 8f6f 	isb	sy
   1fac4:	e7f0      	b.n	1faa8 <z_impl_k_mutex_lock+0x154>
   1fac6:	bf00      	nop
   1fac8:	000307ec 	.word	0x000307ec
   1facc:	00030899 	.word	0x00030899
   1fad0:	0002b6a9 	.word	0x0002b6a9
   1fad4:	000308bb 	.word	0x000308bb
   1fad8:	20021528 	.word	0x20021528
   1fadc:	0002c4ba 	.word	0x0002c4ba
   1fae0:	0002c513 	.word	0x0002c513
   1fae4:	0002c528 	.word	0x0002c528
   1fae8:	20021500 	.word	0x20021500
   1faec:	0002c4e7 	.word	0x0002c4e7
   1faf0:	0002c4fe 	.word	0x0002c4fe

0001faf4 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
   1faf4:	b570      	push	{r4, r5, r6, lr}
   1faf6:	4604      	mov	r4, r0
   1faf8:	f3ef 8605 	mrs	r6, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
   1fafc:	b166      	cbz	r6, 1fb18 <z_impl_k_mutex_unlock+0x24>
   1fafe:	4938      	ldr	r1, [pc, #224]	; (1fbe0 <z_impl_k_mutex_unlock+0xec>)
   1fb00:	23cd      	movs	r3, #205	; 0xcd
   1fb02:	4a38      	ldr	r2, [pc, #224]	; (1fbe4 <z_impl_k_mutex_unlock+0xf0>)
   1fb04:	4838      	ldr	r0, [pc, #224]	; (1fbe8 <z_impl_k_mutex_unlock+0xf4>)
   1fb06:	f005 f8ee 	bl	24ce6 <assert_print>
   1fb0a:	4838      	ldr	r0, [pc, #224]	; (1fbec <z_impl_k_mutex_unlock+0xf8>)
   1fb0c:	f005 f8eb 	bl	24ce6 <assert_print>
   1fb10:	21cd      	movs	r1, #205	; 0xcd
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
   1fb12:	4834      	ldr	r0, [pc, #208]	; (1fbe4 <z_impl_k_mutex_unlock+0xf0>)
   1fb14:	f005 f8e0 	bl	24cd8 <assert_post_action>
	CHECKIF(mutex->owner == NULL) {
   1fb18:	6883      	ldr	r3, [r0, #8]
   1fb1a:	2b00      	cmp	r3, #0
   1fb1c:	d059      	beq.n	1fbd2 <z_impl_k_mutex_unlock+0xde>
	CHECKIF(mutex->owner != _current) {
   1fb1e:	4a34      	ldr	r2, [pc, #208]	; (1fbf0 <z_impl_k_mutex_unlock+0xfc>)
   1fb20:	6892      	ldr	r2, [r2, #8]
   1fb22:	4293      	cmp	r3, r2
   1fb24:	d158      	bne.n	1fbd8 <z_impl_k_mutex_unlock+0xe4>
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
   1fb26:	68c3      	ldr	r3, [r0, #12]
   1fb28:	b93b      	cbnz	r3, 1fb3a <z_impl_k_mutex_unlock+0x46>
   1fb2a:	4932      	ldr	r1, [pc, #200]	; (1fbf4 <z_impl_k_mutex_unlock+0x100>)
   1fb2c:	23e5      	movs	r3, #229	; 0xe5
   1fb2e:	4a2d      	ldr	r2, [pc, #180]	; (1fbe4 <z_impl_k_mutex_unlock+0xf0>)
   1fb30:	482d      	ldr	r0, [pc, #180]	; (1fbe8 <z_impl_k_mutex_unlock+0xf4>)
   1fb32:	f005 f8d8 	bl	24ce6 <assert_print>
   1fb36:	21e5      	movs	r1, #229	; 0xe5
   1fb38:	e7eb      	b.n	1fb12 <z_impl_k_mutex_unlock+0x1e>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
   1fb3a:	2b01      	cmp	r3, #1
   1fb3c:	d003      	beq.n	1fb46 <z_impl_k_mutex_unlock+0x52>
		mutex->lock_count--;
   1fb3e:	3b01      	subs	r3, #1
   1fb40:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
   1fb42:	2000      	movs	r0, #0
}
   1fb44:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
   1fb46:	f04f 0320 	mov.w	r3, #32
   1fb4a:	f3ef 8511 	mrs	r5, BASEPRI
   1fb4e:	f383 8812 	msr	BASEPRI_MAX, r3
   1fb52:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fb56:	4828      	ldr	r0, [pc, #160]	; (1fbf8 <z_impl_k_mutex_unlock+0x104>)
   1fb58:	f7ff fea6 	bl	1f8a8 <z_spin_lock_valid>
   1fb5c:	b960      	cbnz	r0, 1fb78 <z_impl_k_mutex_unlock+0x84>
   1fb5e:	2394      	movs	r3, #148	; 0x94
   1fb60:	4a26      	ldr	r2, [pc, #152]	; (1fbfc <z_impl_k_mutex_unlock+0x108>)
   1fb62:	4927      	ldr	r1, [pc, #156]	; (1fc00 <z_impl_k_mutex_unlock+0x10c>)
   1fb64:	4820      	ldr	r0, [pc, #128]	; (1fbe8 <z_impl_k_mutex_unlock+0xf4>)
   1fb66:	f005 f8be 	bl	24ce6 <assert_print>
   1fb6a:	4923      	ldr	r1, [pc, #140]	; (1fbf8 <z_impl_k_mutex_unlock+0x104>)
   1fb6c:	4825      	ldr	r0, [pc, #148]	; (1fc04 <z_impl_k_mutex_unlock+0x110>)
   1fb6e:	f005 f8ba 	bl	24ce6 <assert_print>
   1fb72:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fb74:	4821      	ldr	r0, [pc, #132]	; (1fbfc <z_impl_k_mutex_unlock+0x108>)
   1fb76:	e7cd      	b.n	1fb14 <z_impl_k_mutex_unlock+0x20>
	z_spin_lock_set_owner(l);
   1fb78:	481f      	ldr	r0, [pc, #124]	; (1fbf8 <z_impl_k_mutex_unlock+0x104>)
   1fb7a:	f7ff feb1 	bl	1f8e0 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
   1fb7e:	6921      	ldr	r1, [r4, #16]
   1fb80:	68a0      	ldr	r0, [r4, #8]
   1fb82:	f009 fc25 	bl	293d0 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
   1fb86:	4620      	mov	r0, r4
   1fb88:	f001 fea4 	bl	218d4 <z_unpend_first_thread>
	mutex->owner = new_owner;
   1fb8c:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
   1fb8e:	b150      	cbz	r0, 1fba6 <z_impl_k_mutex_unlock+0xb2>
		mutex->owner_orig_prio = new_owner->base.prio;
   1fb90:	f990 200e 	ldrsb.w	r2, [r0, #14]
   1fb94:	6122      	str	r2, [r4, #16]
   1fb96:	67c6      	str	r6, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
   1fb98:	f001 f8c4 	bl	20d24 <z_ready_thread>
		z_reschedule(&lock, key);
   1fb9c:	4629      	mov	r1, r5
   1fb9e:	4816      	ldr	r0, [pc, #88]	; (1fbf8 <z_impl_k_mutex_unlock+0x104>)
   1fba0:	f001 f94c 	bl	20e3c <z_reschedule>
   1fba4:	e7cd      	b.n	1fb42 <z_impl_k_mutex_unlock+0x4e>
		mutex->lock_count = 0U;
   1fba6:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fba8:	4813      	ldr	r0, [pc, #76]	; (1fbf8 <z_impl_k_mutex_unlock+0x104>)
   1fbaa:	f7ff fe8b 	bl	1f8c4 <z_spin_unlock_valid>
   1fbae:	b958      	cbnz	r0, 1fbc8 <z_impl_k_mutex_unlock+0xd4>
   1fbb0:	23c2      	movs	r3, #194	; 0xc2
   1fbb2:	4a12      	ldr	r2, [pc, #72]	; (1fbfc <z_impl_k_mutex_unlock+0x108>)
   1fbb4:	4914      	ldr	r1, [pc, #80]	; (1fc08 <z_impl_k_mutex_unlock+0x114>)
   1fbb6:	480c      	ldr	r0, [pc, #48]	; (1fbe8 <z_impl_k_mutex_unlock+0xf4>)
   1fbb8:	f005 f895 	bl	24ce6 <assert_print>
   1fbbc:	490e      	ldr	r1, [pc, #56]	; (1fbf8 <z_impl_k_mutex_unlock+0x104>)
   1fbbe:	4813      	ldr	r0, [pc, #76]	; (1fc0c <z_impl_k_mutex_unlock+0x118>)
   1fbc0:	f005 f891 	bl	24ce6 <assert_print>
   1fbc4:	21c2      	movs	r1, #194	; 0xc2
   1fbc6:	e7d5      	b.n	1fb74 <z_impl_k_mutex_unlock+0x80>
	__asm__ volatile(
   1fbc8:	f385 8811 	msr	BASEPRI, r5
   1fbcc:	f3bf 8f6f 	isb	sy
   1fbd0:	e7b7      	b.n	1fb42 <z_impl_k_mutex_unlock+0x4e>
		return -EINVAL;
   1fbd2:	f06f 0015 	mvn.w	r0, #21
   1fbd6:	e7b5      	b.n	1fb44 <z_impl_k_mutex_unlock+0x50>
		return -EPERM;
   1fbd8:	f04f 30ff 	mov.w	r0, #4294967295
   1fbdc:	e7b2      	b.n	1fb44 <z_impl_k_mutex_unlock+0x50>
   1fbde:	bf00      	nop
   1fbe0:	000307ec 	.word	0x000307ec
   1fbe4:	00030899 	.word	0x00030899
   1fbe8:	0002b6a9 	.word	0x0002b6a9
   1fbec:	000308bb 	.word	0x000308bb
   1fbf0:	20021500 	.word	0x20021500
   1fbf4:	000308e0 	.word	0x000308e0
   1fbf8:	20021528 	.word	0x20021528
   1fbfc:	0002c4ba 	.word	0x0002c4ba
   1fc00:	0002c513 	.word	0x0002c513
   1fc04:	0002c528 	.word	0x0002c528
   1fc08:	0002c4e7 	.word	0x0002c4e7
   1fc0c:	0002c4fe 	.word	0x0002c4fe

0001fc10 <queue_insert>:
#include <syscalls/k_queue_cancel_wait_mrsh.c>
#endif

static int32_t queue_insert(struct k_queue *queue, void *prev, void *data,
			    bool alloc, bool is_append)
{
   1fc10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1fc14:	4604      	mov	r4, r0
   1fc16:	460e      	mov	r6, r1
   1fc18:	4690      	mov	r8, r2
   1fc1a:	4699      	mov	r9, r3
   1fc1c:	f89d a020 	ldrb.w	sl, [sp, #32]
	struct k_thread *first_pending_thread;
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1fc20:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1fc24:	f04f 0320 	mov.w	r3, #32
   1fc28:	f3ef 8711 	mrs	r7, BASEPRI
   1fc2c:	f383 8812 	msr	BASEPRI_MAX, r3
   1fc30:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fc34:	4628      	mov	r0, r5
   1fc36:	f7ff fe37 	bl	1f8a8 <z_spin_lock_valid>
   1fc3a:	b968      	cbnz	r0, 1fc58 <queue_insert+0x48>
   1fc3c:	2394      	movs	r3, #148	; 0x94
   1fc3e:	4a3b      	ldr	r2, [pc, #236]	; (1fd2c <queue_insert+0x11c>)
   1fc40:	493b      	ldr	r1, [pc, #236]	; (1fd30 <queue_insert+0x120>)
   1fc42:	483c      	ldr	r0, [pc, #240]	; (1fd34 <queue_insert+0x124>)
   1fc44:	f005 f84f 	bl	24ce6 <assert_print>
   1fc48:	4629      	mov	r1, r5
   1fc4a:	483b      	ldr	r0, [pc, #236]	; (1fd38 <queue_insert+0x128>)
   1fc4c:	f005 f84b 	bl	24ce6 <assert_print>
   1fc50:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fc52:	4836      	ldr	r0, [pc, #216]	; (1fd2c <queue_insert+0x11c>)
   1fc54:	f005 f840 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1fc58:	4628      	mov	r0, r5
   1fc5a:	f7ff fe41 	bl	1f8e0 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, queue_insert, queue, alloc);

	if (is_append) {
   1fc5e:	f1ba 0f00 	cmp.w	sl, #0
   1fc62:	d000      	beq.n	1fc66 <queue_insert+0x56>
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_tail(sys_sflist_t *list)
{
	return list->tail;
   1fc64:	6866      	ldr	r6, [r4, #4]
		prev = sys_sflist_peek_tail(&queue->data_q);
	}
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
   1fc66:	f104 000c 	add.w	r0, r4, #12
   1fc6a:	f001 fe33 	bl	218d4 <z_unpend_first_thread>

	if (first_pending_thread != NULL) {
   1fc6e:	b158      	cbz	r0, 1fc88 <queue_insert+0x78>
   1fc70:	2300      	movs	r3, #0
   1fc72:	f8c0 8014 	str.w	r8, [r0, #20]
   1fc76:	67c3      	str	r3, [r0, #124]	; 0x7c
	z_ready_thread(thread);
   1fc78:	f001 f854 	bl	20d24 <z_ready_thread>

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_queue, queue_insert, queue, alloc, K_FOREVER);

	sys_sflist_insert(&queue->data_q, prev, data);
	handle_poll_events(queue, K_POLL_STATE_DATA_AVAILABLE);
	z_reschedule(&queue->lock, key);
   1fc7c:	4628      	mov	r0, r5
   1fc7e:	4639      	mov	r1, r7
   1fc80:	f001 f8dc 	bl	20e3c <z_reschedule>
		return 0;
   1fc84:	2000      	movs	r0, #0
   1fc86:	e01c      	b.n	1fcc2 <queue_insert+0xb2>
	if (alloc) {
   1fc88:	f1b9 0f00 	cmp.w	r9, #0
   1fc8c:	d02b      	beq.n	1fce6 <queue_insert+0xd6>
	return z_thread_aligned_alloc(0, size);
   1fc8e:	2108      	movs	r1, #8
   1fc90:	f003 f8da 	bl	22e48 <z_thread_aligned_alloc>
		if (anode == NULL) {
   1fc94:	b9b8      	cbnz	r0, 1fcc6 <queue_insert+0xb6>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fc96:	4628      	mov	r0, r5
   1fc98:	f7ff fe14 	bl	1f8c4 <z_spin_unlock_valid>
   1fc9c:	b958      	cbnz	r0, 1fcb6 <queue_insert+0xa6>
   1fc9e:	23c2      	movs	r3, #194	; 0xc2
   1fca0:	4a22      	ldr	r2, [pc, #136]	; (1fd2c <queue_insert+0x11c>)
   1fca2:	4926      	ldr	r1, [pc, #152]	; (1fd3c <queue_insert+0x12c>)
   1fca4:	4823      	ldr	r0, [pc, #140]	; (1fd34 <queue_insert+0x124>)
   1fca6:	f005 f81e 	bl	24ce6 <assert_print>
   1fcaa:	4629      	mov	r1, r5
   1fcac:	4824      	ldr	r0, [pc, #144]	; (1fd40 <queue_insert+0x130>)
   1fcae:	f005 f81a 	bl	24ce6 <assert_print>
   1fcb2:	21c2      	movs	r1, #194	; 0xc2
   1fcb4:	e7cd      	b.n	1fc52 <queue_insert+0x42>
	__asm__ volatile(
   1fcb6:	f387 8811 	msr	BASEPRI, r7
   1fcba:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
   1fcbe:	f06f 000b 	mvn.w	r0, #11

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, queue_insert, queue, alloc, 0);

	return 0;
}
   1fcc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @param flags A value between 0 and 3 to set the flags value
 */
static inline void sys_sfnode_init(sys_sfnode_t *node, uint8_t flags)
{
	__ASSERT((flags & ~SYS_SFLIST_FLAGS_MASK) == 0UL, "flags too large");
	node->next_and_flags = flags;
   1fcc6:	2201      	movs	r2, #1
		anode->data = data;
   1fcc8:	f8c0 8004 	str.w	r8, [r0, #4]
   1fccc:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1fcce:	6801      	ldr	r1, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fcd0:	f001 0103 	and.w	r1, r1, #3
 */
static inline void sys_sflist_insert(sys_sflist_t *list,
				     sys_sfnode_t *prev,
				     sys_sfnode_t *node);

Z_GENLIST_INSERT(sflist, sfnode)
   1fcd4:	b95e      	cbnz	r6, 1fcee <queue_insert+0xde>
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fcd6:	6822      	ldr	r2, [r4, #0]
   1fcd8:	430a      	orrs	r2, r1
   1fcda:	6002      	str	r2, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
   1fcdc:	6862      	ldr	r2, [r4, #4]
	list->head = node;
   1fcde:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
   1fce0:	b96a      	cbnz	r2, 1fcfe <queue_insert+0xee>
	list->tail = node;
   1fce2:	6060      	str	r0, [r4, #4]
}
   1fce4:	e00b      	b.n	1fcfe <queue_insert+0xee>
}
   1fce6:	4640      	mov	r0, r8
	node->next_and_flags = flags;
   1fce8:	f8c8 9000 	str.w	r9, [r8]
}
   1fcec:	e7ef      	b.n	1fcce <queue_insert+0xbe>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fcee:	6832      	ldr	r2, [r6, #0]
Z_GENLIST_INSERT(sflist, sfnode)
   1fcf0:	2a03      	cmp	r2, #3
   1fcf2:	d810      	bhi.n	1fd16 <queue_insert+0x106>
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fcf4:	6001      	str	r1, [r0, #0]
	return list->tail;
   1fcf6:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
   1fcf8:	b939      	cbnz	r1, 1fd0a <queue_insert+0xfa>
	list->head = node;
   1fcfa:	e9c4 0000 	strd	r0, r0, [r4]
	z_handle_obj_poll_events(&queue->poll_events, state);
   1fcfe:	2104      	movs	r1, #4
   1fd00:	f104 0014 	add.w	r0, r4, #20
   1fd04:	f009 fd26 	bl	29754 <z_handle_obj_poll_events>
   1fd08:	e7b8      	b.n	1fc7c <queue_insert+0x6c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1fd0a:	680a      	ldr	r2, [r1, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fd0c:	f002 0203 	and.w	r2, r2, #3
   1fd10:	4302      	orrs	r2, r0
   1fd12:	600a      	str	r2, [r1, #0]
   1fd14:	e7e5      	b.n	1fce2 <queue_insert+0xd2>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fd16:	f022 0203 	bic.w	r2, r2, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fd1a:	430a      	orrs	r2, r1
   1fd1c:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1fd1e:	6832      	ldr	r2, [r6, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fd20:	f002 0203 	and.w	r2, r2, #3
   1fd24:	ea40 0302 	orr.w	r3, r0, r2
   1fd28:	6033      	str	r3, [r6, #0]
}
   1fd2a:	e7e8      	b.n	1fcfe <queue_insert+0xee>
   1fd2c:	0002c4ba 	.word	0x0002c4ba
   1fd30:	0002c513 	.word	0x0002c513
   1fd34:	0002b6a9 	.word	0x0002b6a9
   1fd38:	0002c528 	.word	0x0002c528
   1fd3c:	0002c4e7 	.word	0x0002c4e7
   1fd40:	0002c4fe 	.word	0x0002c4fe

0001fd44 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
   1fd44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1fd48:	4606      	mov	r6, r0
   1fd4a:	4691      	mov	r9, r2
   1fd4c:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1fd4e:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1fd52:	f04f 0320 	mov.w	r3, #32
   1fd56:	f3ef 8811 	mrs	r8, BASEPRI
   1fd5a:	f383 8812 	msr	BASEPRI_MAX, r3
   1fd5e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fd62:	4628      	mov	r0, r5
   1fd64:	f7ff fda0 	bl	1f8a8 <z_spin_lock_valid>
   1fd68:	b968      	cbnz	r0, 1fd86 <z_impl_k_queue_get+0x42>
   1fd6a:	2394      	movs	r3, #148	; 0x94
   1fd6c:	4a23      	ldr	r2, [pc, #140]	; (1fdfc <z_impl_k_queue_get+0xb8>)
   1fd6e:	4924      	ldr	r1, [pc, #144]	; (1fe00 <z_impl_k_queue_get+0xbc>)
   1fd70:	4824      	ldr	r0, [pc, #144]	; (1fe04 <z_impl_k_queue_get+0xc0>)
   1fd72:	f004 ffb8 	bl	24ce6 <assert_print>
   1fd76:	4629      	mov	r1, r5
   1fd78:	4823      	ldr	r0, [pc, #140]	; (1fe08 <z_impl_k_queue_get+0xc4>)
   1fd7a:	f004 ffb4 	bl	24ce6 <assert_print>
   1fd7e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fd80:	481e      	ldr	r0, [pc, #120]	; (1fdfc <z_impl_k_queue_get+0xb8>)
   1fd82:	f004 ffa9 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1fd86:	4628      	mov	r0, r5
   1fd88:	f7ff fdaa 	bl	1f8e0 <z_spin_lock_set_owner>
	return list->head;
   1fd8c:	6834      	ldr	r4, [r6, #0]
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
   1fd8e:	b1ec      	cbz	r4, 1fdcc <z_impl_k_queue_get+0x88>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fd90:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   1fd92:	6872      	ldr	r2, [r6, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fd94:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   1fd98:	4294      	cmp	r4, r2
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
   1fd9a:	4620      	mov	r0, r4
   1fd9c:	f04f 0101 	mov.w	r1, #1
	list->head = node;
   1fda0:	6033      	str	r3, [r6, #0]
	list->tail = node;
   1fda2:	bf08      	it	eq
   1fda4:	6073      	streq	r3, [r6, #4]
   1fda6:	f009 fb22 	bl	293ee <z_queue_node_peek>
   1fdaa:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fdac:	4628      	mov	r0, r5
   1fdae:	f7ff fd89 	bl	1f8c4 <z_spin_unlock_valid>
   1fdb2:	b9d8      	cbnz	r0, 1fdec <z_impl_k_queue_get+0xa8>
   1fdb4:	23c2      	movs	r3, #194	; 0xc2
   1fdb6:	4a11      	ldr	r2, [pc, #68]	; (1fdfc <z_impl_k_queue_get+0xb8>)
   1fdb8:	4914      	ldr	r1, [pc, #80]	; (1fe0c <z_impl_k_queue_get+0xc8>)
   1fdba:	4812      	ldr	r0, [pc, #72]	; (1fe04 <z_impl_k_queue_get+0xc0>)
   1fdbc:	f004 ff93 	bl	24ce6 <assert_print>
   1fdc0:	4629      	mov	r1, r5
   1fdc2:	4813      	ldr	r0, [pc, #76]	; (1fe10 <z_impl_k_queue_get+0xcc>)
   1fdc4:	f004 ff8f 	bl	24ce6 <assert_print>
   1fdc8:	21c2      	movs	r1, #194	; 0xc2
   1fdca:	e7d9      	b.n	1fd80 <z_impl_k_queue_get+0x3c>
		return data;
	}

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_queue, get, queue, timeout);

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   1fdcc:	ea59 0307 	orrs.w	r3, r9, r7
   1fdd0:	d0ec      	beq.n	1fdac <z_impl_k_queue_get+0x68>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout, NULL);

		return NULL;
	}

	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
   1fdd2:	4641      	mov	r1, r8
   1fdd4:	4628      	mov	r0, r5
   1fdd6:	e9cd 9700 	strd	r9, r7, [sp]
   1fdda:	f106 020c 	add.w	r2, r6, #12
   1fdde:	f001 fafb 	bl	213d8 <z_pend_curr>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
   1fde2:	b938      	cbnz	r0, 1fdf4 <z_impl_k_queue_get+0xb0>
   1fde4:	4b0b      	ldr	r3, [pc, #44]	; (1fe14 <z_impl_k_queue_get+0xd0>)
   1fde6:	689b      	ldr	r3, [r3, #8]
   1fde8:	695c      	ldr	r4, [r3, #20]
   1fdea:	e003      	b.n	1fdf4 <z_impl_k_queue_get+0xb0>
	__asm__ volatile(
   1fdec:	f388 8811 	msr	BASEPRI, r8
   1fdf0:	f3bf 8f6f 	isb	sy
}
   1fdf4:	4620      	mov	r0, r4
   1fdf6:	b003      	add	sp, #12
   1fdf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1fdfc:	0002c4ba 	.word	0x0002c4ba
   1fe00:	0002c513 	.word	0x0002c513
   1fe04:	0002b6a9 	.word	0x0002b6a9
   1fe08:	0002c528 	.word	0x0002c528
   1fe0c:	0002c4e7 	.word	0x0002c4e7
   1fe10:	0002c4fe 	.word	0x0002c4fe
   1fe14:	20021500 	.word	0x20021500

0001fe18 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
   1fe18:	b538      	push	{r3, r4, r5, lr}
   1fe1a:	4604      	mov	r4, r0
	__asm__ volatile(
   1fe1c:	f04f 0320 	mov.w	r3, #32
   1fe20:	f3ef 8511 	mrs	r5, BASEPRI
   1fe24:	f383 8812 	msr	BASEPRI_MAX, r3
   1fe28:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fe2c:	4817      	ldr	r0, [pc, #92]	; (1fe8c <z_impl_k_sem_give+0x74>)
   1fe2e:	f7ff fd3b 	bl	1f8a8 <z_spin_lock_valid>
   1fe32:	b968      	cbnz	r0, 1fe50 <z_impl_k_sem_give+0x38>
   1fe34:	2394      	movs	r3, #148	; 0x94
   1fe36:	4a16      	ldr	r2, [pc, #88]	; (1fe90 <z_impl_k_sem_give+0x78>)
   1fe38:	4916      	ldr	r1, [pc, #88]	; (1fe94 <z_impl_k_sem_give+0x7c>)
   1fe3a:	4817      	ldr	r0, [pc, #92]	; (1fe98 <z_impl_k_sem_give+0x80>)
   1fe3c:	f004 ff53 	bl	24ce6 <assert_print>
   1fe40:	4912      	ldr	r1, [pc, #72]	; (1fe8c <z_impl_k_sem_give+0x74>)
   1fe42:	4816      	ldr	r0, [pc, #88]	; (1fe9c <z_impl_k_sem_give+0x84>)
   1fe44:	f004 ff4f 	bl	24ce6 <assert_print>
   1fe48:	2194      	movs	r1, #148	; 0x94
   1fe4a:	4811      	ldr	r0, [pc, #68]	; (1fe90 <z_impl_k_sem_give+0x78>)
   1fe4c:	f004 ff44 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1fe50:	480e      	ldr	r0, [pc, #56]	; (1fe8c <z_impl_k_sem_give+0x74>)
   1fe52:	f7ff fd45 	bl	1f8e0 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
   1fe56:	4620      	mov	r0, r4
   1fe58:	f001 fd3c 	bl	218d4 <z_unpend_first_thread>

	if (thread != NULL) {
   1fe5c:	b148      	cbz	r0, 1fe72 <z_impl_k_sem_give+0x5a>
   1fe5e:	2200      	movs	r2, #0
   1fe60:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
   1fe62:	f000 ff5f 	bl	20d24 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
   1fe66:	4629      	mov	r1, r5

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
   1fe68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
   1fe6c:	4807      	ldr	r0, [pc, #28]	; (1fe8c <z_impl_k_sem_give+0x74>)
   1fe6e:	f000 bfe5 	b.w	20e3c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   1fe72:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
   1fe76:	429a      	cmp	r2, r3
   1fe78:	bf18      	it	ne
   1fe7a:	3301      	addne	r3, #1
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
   1fe7c:	2102      	movs	r1, #2
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   1fe7e:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
   1fe80:	f104 0010 	add.w	r0, r4, #16
   1fe84:	f009 fc66 	bl	29754 <z_handle_obj_poll_events>
}
   1fe88:	e7ed      	b.n	1fe66 <z_impl_k_sem_give+0x4e>
   1fe8a:	bf00      	nop
   1fe8c:	2002152c 	.word	0x2002152c
   1fe90:	0002c4ba 	.word	0x0002c4ba
   1fe94:	0002c513 	.word	0x0002c513
   1fe98:	0002b6a9 	.word	0x0002b6a9
   1fe9c:	0002c528 	.word	0x0002c528

0001fea0 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
   1fea0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1fea2:	4604      	mov	r4, r0
   1fea4:	4616      	mov	r6, r2
   1fea6:	461d      	mov	r5, r3
   1fea8:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
   1feac:	b17b      	cbz	r3, 1fece <z_impl_k_sem_take+0x2e>
   1feae:	ea52 0305 	orrs.w	r3, r2, r5
   1feb2:	d00c      	beq.n	1fece <z_impl_k_sem_take+0x2e>
   1feb4:	492d      	ldr	r1, [pc, #180]	; (1ff6c <z_impl_k_sem_take+0xcc>)
   1feb6:	2379      	movs	r3, #121	; 0x79
   1feb8:	4a2d      	ldr	r2, [pc, #180]	; (1ff70 <z_impl_k_sem_take+0xd0>)
   1feba:	482e      	ldr	r0, [pc, #184]	; (1ff74 <z_impl_k_sem_take+0xd4>)
   1febc:	f004 ff13 	bl	24ce6 <assert_print>
   1fec0:	482d      	ldr	r0, [pc, #180]	; (1ff78 <z_impl_k_sem_take+0xd8>)
   1fec2:	f004 ff10 	bl	24ce6 <assert_print>
   1fec6:	2179      	movs	r1, #121	; 0x79
   1fec8:	4829      	ldr	r0, [pc, #164]	; (1ff70 <z_impl_k_sem_take+0xd0>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1feca:	f004 ff05 	bl	24cd8 <assert_post_action>
   1fece:	f04f 0320 	mov.w	r3, #32
   1fed2:	f3ef 8711 	mrs	r7, BASEPRI
   1fed6:	f383 8812 	msr	BASEPRI_MAX, r3
   1feda:	f3bf 8f6f 	isb	sy
   1fede:	4827      	ldr	r0, [pc, #156]	; (1ff7c <z_impl_k_sem_take+0xdc>)
   1fee0:	f7ff fce2 	bl	1f8a8 <z_spin_lock_valid>
   1fee4:	b960      	cbnz	r0, 1ff00 <z_impl_k_sem_take+0x60>
   1fee6:	2394      	movs	r3, #148	; 0x94
   1fee8:	4a25      	ldr	r2, [pc, #148]	; (1ff80 <z_impl_k_sem_take+0xe0>)
   1feea:	4926      	ldr	r1, [pc, #152]	; (1ff84 <z_impl_k_sem_take+0xe4>)
   1feec:	4821      	ldr	r0, [pc, #132]	; (1ff74 <z_impl_k_sem_take+0xd4>)
   1feee:	f004 fefa 	bl	24ce6 <assert_print>
   1fef2:	4922      	ldr	r1, [pc, #136]	; (1ff7c <z_impl_k_sem_take+0xdc>)
   1fef4:	4824      	ldr	r0, [pc, #144]	; (1ff88 <z_impl_k_sem_take+0xe8>)
   1fef6:	f004 fef6 	bl	24ce6 <assert_print>
   1fefa:	2194      	movs	r1, #148	; 0x94
   1fefc:	4820      	ldr	r0, [pc, #128]	; (1ff80 <z_impl_k_sem_take+0xe0>)
   1fefe:	e7e4      	b.n	1feca <z_impl_k_sem_take+0x2a>
	z_spin_lock_set_owner(l);
   1ff00:	481e      	ldr	r0, [pc, #120]	; (1ff7c <z_impl_k_sem_take+0xdc>)
   1ff02:	f7ff fced 	bl	1f8e0 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
   1ff06:	68a3      	ldr	r3, [r4, #8]
   1ff08:	b1c3      	cbz	r3, 1ff3c <z_impl_k_sem_take+0x9c>
		sem->count--;
   1ff0a:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1ff0c:	481b      	ldr	r0, [pc, #108]	; (1ff7c <z_impl_k_sem_take+0xdc>)
   1ff0e:	60a3      	str	r3, [r4, #8]
   1ff10:	f7ff fcd8 	bl	1f8c4 <z_spin_unlock_valid>
   1ff14:	b958      	cbnz	r0, 1ff2e <z_impl_k_sem_take+0x8e>
   1ff16:	23c2      	movs	r3, #194	; 0xc2
   1ff18:	4a19      	ldr	r2, [pc, #100]	; (1ff80 <z_impl_k_sem_take+0xe0>)
   1ff1a:	491c      	ldr	r1, [pc, #112]	; (1ff8c <z_impl_k_sem_take+0xec>)
   1ff1c:	4815      	ldr	r0, [pc, #84]	; (1ff74 <z_impl_k_sem_take+0xd4>)
   1ff1e:	f004 fee2 	bl	24ce6 <assert_print>
   1ff22:	4916      	ldr	r1, [pc, #88]	; (1ff7c <z_impl_k_sem_take+0xdc>)
   1ff24:	481a      	ldr	r0, [pc, #104]	; (1ff90 <z_impl_k_sem_take+0xf0>)
   1ff26:	f004 fede 	bl	24ce6 <assert_print>
   1ff2a:	21c2      	movs	r1, #194	; 0xc2
   1ff2c:	e7e6      	b.n	1fefc <z_impl_k_sem_take+0x5c>
	__asm__ volatile(
   1ff2e:	f387 8811 	msr	BASEPRI, r7
   1ff32:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
   1ff36:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
   1ff38:	b003      	add	sp, #12
   1ff3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   1ff3c:	ea56 0305 	orrs.w	r3, r6, r5
   1ff40:	d10b      	bne.n	1ff5a <z_impl_k_sem_take+0xba>
   1ff42:	480e      	ldr	r0, [pc, #56]	; (1ff7c <z_impl_k_sem_take+0xdc>)
   1ff44:	f7ff fcbe 	bl	1f8c4 <z_spin_unlock_valid>
   1ff48:	2800      	cmp	r0, #0
   1ff4a:	d0e4      	beq.n	1ff16 <z_impl_k_sem_take+0x76>
   1ff4c:	f387 8811 	msr	BASEPRI, r7
   1ff50:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
   1ff54:	f06f 000f 	mvn.w	r0, #15
   1ff58:	e7ee      	b.n	1ff38 <z_impl_k_sem_take+0x98>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
   1ff5a:	4622      	mov	r2, r4
   1ff5c:	4639      	mov	r1, r7
   1ff5e:	e9cd 6500 	strd	r6, r5, [sp]
   1ff62:	4806      	ldr	r0, [pc, #24]	; (1ff7c <z_impl_k_sem_take+0xdc>)
   1ff64:	f001 fa38 	bl	213d8 <z_pend_curr>
	return ret;
   1ff68:	e7e6      	b.n	1ff38 <z_impl_k_sem_take+0x98>
   1ff6a:	bf00      	nop
   1ff6c:	00030917 	.word	0x00030917
   1ff70:	000308f7 	.word	0x000308f7
   1ff74:	0002b6a9 	.word	0x0002b6a9
   1ff78:	0002f2c0 	.word	0x0002f2c0
   1ff7c:	2002152c 	.word	0x2002152c
   1ff80:	0002c4ba 	.word	0x0002c4ba
   1ff84:	0002c513 	.word	0x0002c513
   1ff88:	0002c528 	.word	0x0002c528
   1ff8c:	0002c4e7 	.word	0x0002c4e7
   1ff90:	0002c4fe 	.word	0x0002c4fe

0001ff94 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
   1ff94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
   1ff96:	2400      	movs	r4, #0
   1ff98:	4b08      	ldr	r3, [pc, #32]	; (1ffbc <k_sys_work_q_init+0x28>)
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
   1ff9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	struct k_work_queue_config cfg = {
   1ff9e:	9302      	str	r3, [sp, #8]
	k_work_queue_start(&k_sys_work_q,
   1ffa0:	ab02      	add	r3, sp, #8
   1ffa2:	9300      	str	r3, [sp, #0]
   1ffa4:	4906      	ldr	r1, [pc, #24]	; (1ffc0 <k_sys_work_q_init+0x2c>)
   1ffa6:	f04f 33ff 	mov.w	r3, #4294967295
   1ffaa:	4806      	ldr	r0, [pc, #24]	; (1ffc4 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
   1ffac:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
   1ffb0:	f000 fac0 	bl	20534 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
   1ffb4:	4620      	mov	r0, r4
   1ffb6:	b004      	add	sp, #16
   1ffb8:	bd10      	pop	{r4, pc}
   1ffba:	bf00      	nop
   1ffbc:	00030965 	.word	0x00030965
   1ffc0:	200334f0 	.word	0x200334f0
   1ffc4:	20009d18 	.word	0x20009d18

0001ffc8 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
   1ffc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ffcc:	4604      	mov	r4, r0
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1ffce:	4e6e      	ldr	r6, [pc, #440]	; (20188 <work_queue_main+0x1c0>)
	return list->head;
   1ffd0:	4f6e      	ldr	r7, [pc, #440]	; (2018c <work_queue_main+0x1c4>)
   1ffd2:	b085      	sub	sp, #20
	__asm__ volatile(
   1ffd4:	f04f 0320 	mov.w	r3, #32
   1ffd8:	f3ef 8811 	mrs	r8, BASEPRI
   1ffdc:	f383 8812 	msr	BASEPRI_MAX, r3
   1ffe0:	f3bf 8f6f 	isb	sy
   1ffe4:	4630      	mov	r0, r6
   1ffe6:	f7ff fc5f 	bl	1f8a8 <z_spin_lock_valid>
   1ffea:	b968      	cbnz	r0, 20008 <work_queue_main+0x40>
   1ffec:	2394      	movs	r3, #148	; 0x94
   1ffee:	4a68      	ldr	r2, [pc, #416]	; (20190 <work_queue_main+0x1c8>)
   1fff0:	4968      	ldr	r1, [pc, #416]	; (20194 <work_queue_main+0x1cc>)
   1fff2:	4869      	ldr	r0, [pc, #420]	; (20198 <work_queue_main+0x1d0>)
   1fff4:	f004 fe77 	bl	24ce6 <assert_print>
   1fff8:	4963      	ldr	r1, [pc, #396]	; (20188 <work_queue_main+0x1c0>)
   1fffa:	4868      	ldr	r0, [pc, #416]	; (2019c <work_queue_main+0x1d4>)
   1fffc:	f004 fe73 	bl	24ce6 <assert_print>
   20000:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20002:	4863      	ldr	r0, [pc, #396]	; (20190 <work_queue_main+0x1c8>)
   20004:	f004 fe68 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   20008:	4630      	mov	r0, r6
   2000a:	f7ff fc69 	bl	1f8e0 <z_spin_lock_set_owner>
   2000e:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
Z_GENLIST_GET(slist, snode)
   20012:	b9ad      	cbnz	r5, 20040 <work_queue_main+0x78>
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
   20014:	2102      	movs	r1, #2
   20016:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
   2001a:	f009 fa26 	bl	2946a <flag_test_and_clear>
   2001e:	2800      	cmp	r0, #0
   20020:	d135      	bne.n	2008e <work_queue_main+0xc6>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
   20022:	2300      	movs	r3, #0
   20024:	f04f 32ff 	mov.w	r2, #4294967295
   20028:	9302      	str	r3, [sp, #8]
   2002a:	f04f 33ff 	mov.w	r3, #4294967295
   2002e:	4641      	mov	r1, r8
   20030:	e9cd 2300 	strd	r2, r3, [sp]
   20034:	4630      	mov	r0, r6
   20036:	f104 0290 	add.w	r2, r4, #144	; 0x90
   2003a:	f001 ff41 	bl	21ec0 <z_sched_wait>
					   K_FOREVER, NULL);
			continue;
   2003e:	e7c9      	b.n	1ffd4 <work_queue_main+0xc>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   20040:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
	return node->next;
   20044:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   20046:	4295      	cmp	r5, r2
	list->tail = node;
   20048:	bf08      	it	eq
   2004a:	f8c4 308c 	streq.w	r3, [r4, #140]	; 0x8c
	list->head = node;
   2004e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	*flagp |= BIT(bit);
   20052:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20056:	4630      	mov	r0, r6
   20058:	f043 0302 	orr.w	r3, r3, #2
   2005c:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	*flagp &= ~BIT(bit);
   20060:	68eb      	ldr	r3, [r5, #12]
			handler = work->handler;
   20062:	f8d5 9004 	ldr.w	r9, [r5, #4]
	*flagp &= ~BIT(bit);
   20066:	f023 0304 	bic.w	r3, r3, #4
   2006a:	f043 0301 	orr.w	r3, r3, #1
   2006e:	60eb      	str	r3, [r5, #12]
   20070:	f7ff fc28 	bl	1f8c4 <z_spin_unlock_valid>
   20074:	b9a8      	cbnz	r0, 200a2 <work_queue_main+0xda>
   20076:	23c2      	movs	r3, #194	; 0xc2
   20078:	4a45      	ldr	r2, [pc, #276]	; (20190 <work_queue_main+0x1c8>)
   2007a:	4949      	ldr	r1, [pc, #292]	; (201a0 <work_queue_main+0x1d8>)
   2007c:	4846      	ldr	r0, [pc, #280]	; (20198 <work_queue_main+0x1d0>)
   2007e:	f004 fe32 	bl	24ce6 <assert_print>
   20082:	4941      	ldr	r1, [pc, #260]	; (20188 <work_queue_main+0x1c0>)
   20084:	4847      	ldr	r0, [pc, #284]	; (201a4 <work_queue_main+0x1dc>)
   20086:	f004 fe2e 	bl	24ce6 <assert_print>
   2008a:	21c2      	movs	r1, #194	; 0xc2
   2008c:	e7b9      	b.n	20002 <work_queue_main+0x3a>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
   2008e:	f104 0598 	add.w	r5, r4, #152	; 0x98
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
   20092:	2200      	movs	r2, #0
   20094:	2101      	movs	r1, #1
   20096:	4628      	mov	r0, r5
   20098:	f001 feb4 	bl	21e04 <z_sched_wake>
   2009c:	2800      	cmp	r0, #0
   2009e:	d1f8      	bne.n	20092 <work_queue_main+0xca>
   200a0:	e7bf      	b.n	20022 <work_queue_main+0x5a>
	__asm__ volatile(
   200a2:	f388 8811 	msr	BASEPRI, r8
   200a6:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
   200aa:	f1b9 0f00 	cmp.w	r9, #0
   200ae:	d10a      	bne.n	200c6 <work_queue_main+0xfe>
   200b0:	493d      	ldr	r1, [pc, #244]	; (201a8 <work_queue_main+0x1e0>)
   200b2:	4839      	ldr	r0, [pc, #228]	; (20198 <work_queue_main+0x1d0>)
   200b4:	f240 239b 	movw	r3, #667	; 0x29b
   200b8:	4a3c      	ldr	r2, [pc, #240]	; (201ac <work_queue_main+0x1e4>)
   200ba:	f004 fe14 	bl	24ce6 <assert_print>
   200be:	f240 219b 	movw	r1, #667	; 0x29b
   200c2:	483a      	ldr	r0, [pc, #232]	; (201ac <work_queue_main+0x1e4>)
   200c4:	e79e      	b.n	20004 <work_queue_main+0x3c>
		handler(work);
   200c6:	4628      	mov	r0, r5
   200c8:	47c8      	blx	r9
	__asm__ volatile(
   200ca:	f04f 0320 	mov.w	r3, #32
   200ce:	f3ef 8a11 	mrs	sl, BASEPRI
   200d2:	f383 8812 	msr	BASEPRI_MAX, r3
   200d6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   200da:	4630      	mov	r0, r6
   200dc:	f7ff fbe4 	bl	1f8a8 <z_spin_lock_valid>
   200e0:	2800      	cmp	r0, #0
   200e2:	d083      	beq.n	1ffec <work_queue_main+0x24>
	z_spin_lock_set_owner(l);
   200e4:	4630      	mov	r0, r6
   200e6:	f7ff fbfb 	bl	1f8e0 <z_spin_lock_set_owner>
	*flagp &= ~BIT(bit);
   200ea:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   200ec:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
   200ee:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   200f2:	d417      	bmi.n	20124 <work_queue_main+0x15c>
	*flagp &= ~BIT(bit);
   200f4:	60ea      	str	r2, [r5, #12]
   200f6:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   200fa:	4630      	mov	r0, r6
   200fc:	f023 0302 	bic.w	r3, r3, #2
   20100:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	return (*flagp & BIT(bit)) != 0U;
   20104:	f3c3 2500 	ubfx	r5, r3, #8, #1
   20108:	f7ff fbdc 	bl	1f8c4 <z_spin_unlock_valid>
   2010c:	2800      	cmp	r0, #0
   2010e:	d0b2      	beq.n	20076 <work_queue_main+0xae>
	__asm__ volatile(
   20110:	f38a 8811 	msr	BASEPRI, sl
   20114:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
   20118:	2d00      	cmp	r5, #0
   2011a:	f47f af5b 	bne.w	1ffd4 <work_queue_main+0xc>
	z_impl_k_yield();
   2011e:	f001 fc35 	bl	2198c <z_impl_k_yield>
}
   20122:	e757      	b.n	1ffd4 <work_queue_main+0xc>
	return list->head;
   20124:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
   20126:	f023 0303 	bic.w	r3, r3, #3
   2012a:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   2012c:	2800      	cmp	r0, #0
   2012e:	d0e2      	beq.n	200f6 <work_queue_main+0x12e>
	return node->next;
   20130:	f04f 0800 	mov.w	r8, #0
	parent->next = child;
   20134:	46c3      	mov	fp, r8
	return node->next;
   20136:	f8d0 9000 	ldr.w	r9, [r0]
   2013a:	2800      	cmp	r0, #0
   2013c:	d0db      	beq.n	200f6 <work_queue_main+0x12e>
		if (wc->work == work) {
   2013e:	6843      	ldr	r3, [r0, #4]
			sys_slist_remove(&pending_cancels, prev, &wc->node);
   20140:	4602      	mov	r2, r0
		if (wc->work == work) {
   20142:	429d      	cmp	r5, r3
   20144:	d10d      	bne.n	20162 <work_queue_main+0x19a>
   20146:	6802      	ldr	r2, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   20148:	f1b8 0f00 	cmp.w	r8, #0
   2014c:	d112      	bne.n	20174 <work_queue_main+0x1ac>
   2014e:	687b      	ldr	r3, [r7, #4]
	list->head = node;
   20150:	603a      	str	r2, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
   20152:	4283      	cmp	r3, r0
   20154:	d100      	bne.n	20158 <work_queue_main+0x190>
	list->tail = node;
   20156:	607a      	str	r2, [r7, #4]
	parent->next = child;
   20158:	f840 bb08 	str.w	fp, [r0], #8
	z_impl_k_sem_give(sem);
   2015c:	f7ff fe5c 	bl	1fe18 <z_impl_k_sem_give>
}
   20160:	4642      	mov	r2, r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   20162:	f1b9 0f00 	cmp.w	r9, #0
   20166:	d00d      	beq.n	20184 <work_queue_main+0x1bc>
	return node->next;
   20168:	f8d9 3000 	ldr.w	r3, [r9]
   2016c:	4648      	mov	r0, r9
   2016e:	4690      	mov	r8, r2
   20170:	4699      	mov	r9, r3
   20172:	e7e2      	b.n	2013a <work_queue_main+0x172>
	parent->next = child;
   20174:	f8c8 2000 	str.w	r2, [r8]
Z_GENLIST_REMOVE(slist, snode)
   20178:	687b      	ldr	r3, [r7, #4]
   2017a:	4283      	cmp	r3, r0
	list->tail = node;
   2017c:	bf08      	it	eq
   2017e:	f8c7 8004 	streq.w	r8, [r7, #4]
}
   20182:	e7e9      	b.n	20158 <work_queue_main+0x190>
   20184:	464b      	mov	r3, r9
   20186:	e7f1      	b.n	2016c <work_queue_main+0x1a4>
   20188:	20021538 	.word	0x20021538
   2018c:	20021530 	.word	0x20021530
   20190:	0002c4ba 	.word	0x0002c4ba
   20194:	0002c513 	.word	0x0002c513
   20198:	0002b6a9 	.word	0x0002b6a9
   2019c:	0002c528 	.word	0x0002c528
   201a0:	0002c4e7 	.word	0x0002c4e7
   201a4:	0002c4fe 	.word	0x0002c4fe
   201a8:	0003098f 	.word	0x0003098f
   201ac:	0003096e 	.word	0x0003096e

000201b0 <cancel_sync_locked>:
{
   201b0:	b570      	push	{r4, r5, r6, lr}
	return (*flagp & BIT(bit)) != 0U;
   201b2:	68c3      	ldr	r3, [r0, #12]
{
   201b4:	4605      	mov	r5, r0
	return (*flagp & BIT(bit)) != 0U;
   201b6:	f3c3 0640 	ubfx	r6, r3, #1, #1
	if (ret) {
   201ba:	079b      	lsls	r3, r3, #30
{
   201bc:	460c      	mov	r4, r1
	if (ret) {
   201be:	d50d      	bpl.n	201dc <cancel_sync_locked+0x2c>
	return z_impl_k_sem_init(sem, initial_count, limit);
   201c0:	2201      	movs	r2, #1
   201c2:	2100      	movs	r1, #0
   201c4:	f104 0008 	add.w	r0, r4, #8
   201c8:	f009 f93f 	bl	2944a <z_impl_k_sem_init>
	parent->next = child;
   201cc:	2300      	movs	r3, #0
   201ce:	6023      	str	r3, [r4, #0]
	return list->tail;
   201d0:	4b05      	ldr	r3, [pc, #20]	; (201e8 <cancel_sync_locked+0x38>)
	canceler->work = work;
   201d2:	6065      	str	r5, [r4, #4]
   201d4:	685a      	ldr	r2, [r3, #4]
Z_GENLIST_APPEND(slist, snode)
   201d6:	b91a      	cbnz	r2, 201e0 <cancel_sync_locked+0x30>
	list->head = node;
   201d8:	e9c3 4400 	strd	r4, r4, [r3]
}
   201dc:	4630      	mov	r0, r6
   201de:	bd70      	pop	{r4, r5, r6, pc}
	parent->next = child;
   201e0:	6014      	str	r4, [r2, #0]
	list->tail = node;
   201e2:	605c      	str	r4, [r3, #4]
}
   201e4:	e7fa      	b.n	201dc <cancel_sync_locked+0x2c>
   201e6:	bf00      	nop
   201e8:	20021530 	.word	0x20021530

000201ec <submit_to_queue_locked>:
{
   201ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
   201ee:	68c3      	ldr	r3, [r0, #12]
{
   201f0:	4604      	mov	r4, r0
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   201f2:	079a      	lsls	r2, r3, #30
{
   201f4:	460f      	mov	r7, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   201f6:	f3c3 0640 	ubfx	r6, r3, #1, #1
   201fa:	d439      	bmi.n	20270 <submit_to_queue_locked+0x84>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
   201fc:	075b      	lsls	r3, r3, #29
   201fe:	d425      	bmi.n	2024c <submit_to_queue_locked+0x60>
		if (*queuep == NULL) {
   20200:	680b      	ldr	r3, [r1, #0]
   20202:	b90b      	cbnz	r3, 20208 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
   20204:	6883      	ldr	r3, [r0, #8]
   20206:	600b      	str	r3, [r1, #0]
	return (*flagp & BIT(bit)) != 0U;
   20208:	68e3      	ldr	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
   2020a:	07dd      	lsls	r5, r3, #31
   2020c:	d521      	bpl.n	20252 <submit_to_queue_locked+0x66>
			__ASSERT_NO_MSG(work->queue != NULL);
   2020e:	68a3      	ldr	r3, [r4, #8]
   20210:	b95b      	cbnz	r3, 2022a <submit_to_queue_locked+0x3e>
   20212:	4928      	ldr	r1, [pc, #160]	; (202b4 <submit_to_queue_locked+0xc8>)
   20214:	4828      	ldr	r0, [pc, #160]	; (202b8 <submit_to_queue_locked+0xcc>)
   20216:	f44f 73a7 	mov.w	r3, #334	; 0x14e
   2021a:	4a28      	ldr	r2, [pc, #160]	; (202bc <submit_to_queue_locked+0xd0>)
   2021c:	f004 fd63 	bl	24ce6 <assert_print>
   20220:	f44f 71a7 	mov.w	r1, #334	; 0x14e
   20224:	4825      	ldr	r0, [pc, #148]	; (202bc <submit_to_queue_locked+0xd0>)
   20226:	f004 fd57 	bl	24cd8 <assert_post_action>
			ret = 2;
   2022a:	2602      	movs	r6, #2
			*queuep = work->queue;
   2022c:	603b      	str	r3, [r7, #0]
		int rc = queue_submit_locked(*queuep, work);
   2022e:	683d      	ldr	r5, [r7, #0]
	if (queue == NULL) {
   20230:	2d00      	cmp	r5, #0
   20232:	d03c      	beq.n	202ae <submit_to_queue_locked+0xc2>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   20234:	4b22      	ldr	r3, [pc, #136]	; (202c0 <submit_to_queue_locked+0xd4>)
   20236:	689b      	ldr	r3, [r3, #8]
   20238:	42ab      	cmp	r3, r5
   2023a:	d00c      	beq.n	20256 <submit_to_queue_locked+0x6a>
	return (*flagp & BIT(bit)) != 0U;
   2023c:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   20240:	07d8      	lsls	r0, r3, #31
	return (*flagp & BIT(bit)) != 0U;
   20242:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   20246:	d416      	bmi.n	20276 <submit_to_queue_locked+0x8a>
		ret = -EBUSY;
   20248:	f06f 0612 	mvn.w	r6, #18
		*queuep = NULL;
   2024c:	2300      	movs	r3, #0
   2024e:	603b      	str	r3, [r7, #0]
	return ret;
   20250:	e027      	b.n	202a2 <submit_to_queue_locked+0xb6>
		ret = 1;
   20252:	2601      	movs	r6, #1
   20254:	e7eb      	b.n	2022e <submit_to_queue_locked+0x42>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   20256:	f009 f8a7 	bl	293a8 <k_is_in_isr>
   2025a:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
   2025e:	2800      	cmp	r0, #0
   20260:	d1ee      	bne.n	20240 <submit_to_queue_locked+0x54>
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   20262:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
   20264:	f3c3 02c0 	ubfx	r2, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   20268:	d5ee      	bpl.n	20248 <submit_to_queue_locked+0x5c>
	} else if (plugged && !draining) {
   2026a:	b152      	cbz	r2, 20282 <submit_to_queue_locked+0x96>
   2026c:	075b      	lsls	r3, r3, #29
   2026e:	d408      	bmi.n	20282 <submit_to_queue_locked+0x96>
		ret = -EBUSY;
   20270:	f06f 060f 	mvn.w	r6, #15
   20274:	e7ea      	b.n	2024c <submit_to_queue_locked+0x60>
	} else if (draining && !chained) {
   20276:	2a00      	cmp	r2, #0
   20278:	d1fa      	bne.n	20270 <submit_to_queue_locked+0x84>
	return (*flagp & BIT(bit)) != 0U;
   2027a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	} else if (plugged && !draining) {
   2027e:	2b00      	cmp	r3, #0
   20280:	d1f6      	bne.n	20270 <submit_to_queue_locked+0x84>
	parent->next = child;
   20282:	2300      	movs	r3, #0
   20284:	6023      	str	r3, [r4, #0]
	return list->tail;
   20286:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
Z_GENLIST_APPEND(slist, snode)
   2028a:	b963      	cbnz	r3, 202a6 <submit_to_queue_locked+0xba>
	list->head = node;
   2028c:	e9c5 4422 	strd	r4, r4, [r5, #136]	; 0x88
		(void)notify_queue_locked(queue);
   20290:	4628      	mov	r0, r5
   20292:	f009 f903 	bl	2949c <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
   20296:	68e3      	ldr	r3, [r4, #12]
   20298:	f043 0304 	orr.w	r3, r3, #4
   2029c:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
   2029e:	683b      	ldr	r3, [r7, #0]
   202a0:	60a3      	str	r3, [r4, #8]
}
   202a2:	4630      	mov	r0, r6
   202a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
   202a6:	601c      	str	r4, [r3, #0]
	list->tail = node;
   202a8:	f8c5 408c 	str.w	r4, [r5, #140]	; 0x8c
}
   202ac:	e7f0      	b.n	20290 <submit_to_queue_locked+0xa4>
		return -EINVAL;
   202ae:	f06f 0615 	mvn.w	r6, #21
   202b2:	e7cb      	b.n	2024c <submit_to_queue_locked+0x60>
   202b4:	000309a6 	.word	0x000309a6
   202b8:	0002b6a9 	.word	0x0002b6a9
   202bc:	0003096e 	.word	0x0003096e
   202c0:	20021500 	.word	0x20021500

000202c4 <work_timeout>:
 * Invoked by timeout infrastructure.
 * Takes and releases work lock.
 * Conditionally reschedules.
 */
static void work_timeout(struct _timeout *to)
{
   202c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
   202c6:	4604      	mov	r4, r0
	__asm__ volatile(
   202c8:	f04f 0320 	mov.w	r3, #32
   202cc:	f3ef 8511 	mrs	r5, BASEPRI
   202d0:	f383 8812 	msr	BASEPRI_MAX, r3
   202d4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   202d8:	481c      	ldr	r0, [pc, #112]	; (2034c <work_timeout+0x88>)
   202da:	f7ff fae5 	bl	1f8a8 <z_spin_lock_valid>
   202de:	b968      	cbnz	r0, 202fc <work_timeout+0x38>
   202e0:	2394      	movs	r3, #148	; 0x94
   202e2:	4a1b      	ldr	r2, [pc, #108]	; (20350 <work_timeout+0x8c>)
   202e4:	491b      	ldr	r1, [pc, #108]	; (20354 <work_timeout+0x90>)
   202e6:	481c      	ldr	r0, [pc, #112]	; (20358 <work_timeout+0x94>)
   202e8:	f004 fcfd 	bl	24ce6 <assert_print>
   202ec:	4917      	ldr	r1, [pc, #92]	; (2034c <work_timeout+0x88>)
   202ee:	481b      	ldr	r0, [pc, #108]	; (2035c <work_timeout+0x98>)
   202f0:	f004 fcf9 	bl	24ce6 <assert_print>
   202f4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   202f6:	4816      	ldr	r0, [pc, #88]	; (20350 <work_timeout+0x8c>)
   202f8:	f004 fcee 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   202fc:	4813      	ldr	r0, [pc, #76]	; (2034c <work_timeout+0x88>)
   202fe:	f7ff faef 	bl	1f8e0 <z_spin_lock_set_owner>
	struct k_work_delayable *dw
		= CONTAINER_OF(to, struct k_work_delayable, timeout);
	struct k_work *wp = &dw->work;
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_work_q *queue = NULL;
   20302:	2300      	movs	r3, #0
	 * notified of new work at the next reschedule point.
	 *
	 * If not successful there is no notification that the work has been
	 * abandoned.  Sorry.
	 */
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   20304:	2103      	movs	r1, #3
   20306:	1f20      	subs	r0, r4, #4
	struct k_work_q *queue = NULL;
   20308:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   2030a:	f1a4 0610 	sub.w	r6, r4, #16
   2030e:	f009 f8ac 	bl	2946a <flag_test_and_clear>
   20312:	b128      	cbz	r0, 20320 <work_timeout+0x5c>
		queue = dw->queue;
   20314:	69a3      	ldr	r3, [r4, #24]
		(void)submit_to_queue_locked(wp, &queue);
   20316:	4630      	mov	r0, r6
   20318:	a901      	add	r1, sp, #4
		queue = dw->queue;
   2031a:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
   2031c:	f7ff ff66 	bl	201ec <submit_to_queue_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20320:	480a      	ldr	r0, [pc, #40]	; (2034c <work_timeout+0x88>)
   20322:	f7ff facf 	bl	1f8c4 <z_spin_unlock_valid>
   20326:	b958      	cbnz	r0, 20340 <work_timeout+0x7c>
   20328:	23c2      	movs	r3, #194	; 0xc2
   2032a:	4a09      	ldr	r2, [pc, #36]	; (20350 <work_timeout+0x8c>)
   2032c:	490c      	ldr	r1, [pc, #48]	; (20360 <work_timeout+0x9c>)
   2032e:	480a      	ldr	r0, [pc, #40]	; (20358 <work_timeout+0x94>)
   20330:	f004 fcd9 	bl	24ce6 <assert_print>
   20334:	4905      	ldr	r1, [pc, #20]	; (2034c <work_timeout+0x88>)
   20336:	480b      	ldr	r0, [pc, #44]	; (20364 <work_timeout+0xa0>)
   20338:	f004 fcd5 	bl	24ce6 <assert_print>
   2033c:	21c2      	movs	r1, #194	; 0xc2
   2033e:	e7da      	b.n	202f6 <work_timeout+0x32>
	__asm__ volatile(
   20340:	f385 8811 	msr	BASEPRI, r5
   20344:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&lock, key);
}
   20348:	b002      	add	sp, #8
   2034a:	bd70      	pop	{r4, r5, r6, pc}
   2034c:	20021538 	.word	0x20021538
   20350:	0002c4ba 	.word	0x0002c4ba
   20354:	0002c513 	.word	0x0002c513
   20358:	0002b6a9 	.word	0x0002b6a9
   2035c:	0002c528 	.word	0x0002c528
   20360:	0002c4e7 	.word	0x0002c4e7
   20364:	0002c4fe 	.word	0x0002c4fe

00020368 <k_work_init>:
{
   20368:	b538      	push	{r3, r4, r5, lr}
   2036a:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(work != NULL);
   2036c:	4604      	mov	r4, r0
   2036e:	b948      	cbnz	r0, 20384 <k_work_init+0x1c>
   20370:	490c      	ldr	r1, [pc, #48]	; (203a4 <k_work_init+0x3c>)
   20372:	2389      	movs	r3, #137	; 0x89
   20374:	4a0c      	ldr	r2, [pc, #48]	; (203a8 <k_work_init+0x40>)
   20376:	480d      	ldr	r0, [pc, #52]	; (203ac <k_work_init+0x44>)
   20378:	f004 fcb5 	bl	24ce6 <assert_print>
   2037c:	2189      	movs	r1, #137	; 0x89
	__ASSERT_NO_MSG(handler != NULL);
   2037e:	480a      	ldr	r0, [pc, #40]	; (203a8 <k_work_init+0x40>)
   20380:	f004 fcaa 	bl	24cd8 <assert_post_action>
   20384:	b939      	cbnz	r1, 20396 <k_work_init+0x2e>
   20386:	490a      	ldr	r1, [pc, #40]	; (203b0 <k_work_init+0x48>)
   20388:	238a      	movs	r3, #138	; 0x8a
   2038a:	4a07      	ldr	r2, [pc, #28]	; (203a8 <k_work_init+0x40>)
   2038c:	4807      	ldr	r0, [pc, #28]	; (203ac <k_work_init+0x44>)
   2038e:	f004 fcaa 	bl	24ce6 <assert_print>
   20392:	218a      	movs	r1, #138	; 0x8a
   20394:	e7f3      	b.n	2037e <k_work_init+0x16>
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
   20396:	2210      	movs	r2, #16
   20398:	2100      	movs	r1, #0
   2039a:	f009 fa44 	bl	29826 <memset>
   2039e:	6065      	str	r5, [r4, #4]
}
   203a0:	bd38      	pop	{r3, r4, r5, pc}
   203a2:	bf00      	nop
   203a4:	00030a45 	.word	0x00030a45
   203a8:	0003096e 	.word	0x0003096e
   203ac:	0002b6a9 	.word	0x0002b6a9
   203b0:	0003098f 	.word	0x0003098f

000203b4 <k_work_busy_get>:
{
   203b4:	b538      	push	{r3, r4, r5, lr}
   203b6:	4604      	mov	r4, r0
	__asm__ volatile(
   203b8:	f04f 0320 	mov.w	r3, #32
   203bc:	f3ef 8511 	mrs	r5, BASEPRI
   203c0:	f383 8812 	msr	BASEPRI_MAX, r3
   203c4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   203c8:	4816      	ldr	r0, [pc, #88]	; (20424 <k_work_busy_get+0x70>)
   203ca:	f7ff fa6d 	bl	1f8a8 <z_spin_lock_valid>
   203ce:	b968      	cbnz	r0, 203ec <k_work_busy_get+0x38>
   203d0:	2394      	movs	r3, #148	; 0x94
   203d2:	4a15      	ldr	r2, [pc, #84]	; (20428 <k_work_busy_get+0x74>)
   203d4:	4915      	ldr	r1, [pc, #84]	; (2042c <k_work_busy_get+0x78>)
   203d6:	4816      	ldr	r0, [pc, #88]	; (20430 <k_work_busy_get+0x7c>)
   203d8:	f004 fc85 	bl	24ce6 <assert_print>
   203dc:	4911      	ldr	r1, [pc, #68]	; (20424 <k_work_busy_get+0x70>)
   203de:	4815      	ldr	r0, [pc, #84]	; (20434 <k_work_busy_get+0x80>)
   203e0:	f004 fc81 	bl	24ce6 <assert_print>
   203e4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   203e6:	4810      	ldr	r0, [pc, #64]	; (20428 <k_work_busy_get+0x74>)
   203e8:	f004 fc76 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   203ec:	480d      	ldr	r0, [pc, #52]	; (20424 <k_work_busy_get+0x70>)
   203ee:	f7ff fa77 	bl	1f8e0 <z_spin_lock_set_owner>
	return flags_get(&work->flags) & K_WORK_MASK;
   203f2:	68e4      	ldr	r4, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   203f4:	480b      	ldr	r0, [pc, #44]	; (20424 <k_work_busy_get+0x70>)
   203f6:	f004 040f 	and.w	r4, r4, #15
   203fa:	f7ff fa63 	bl	1f8c4 <z_spin_unlock_valid>
   203fe:	b958      	cbnz	r0, 20418 <k_work_busy_get+0x64>
   20400:	23c2      	movs	r3, #194	; 0xc2
   20402:	4a09      	ldr	r2, [pc, #36]	; (20428 <k_work_busy_get+0x74>)
   20404:	490c      	ldr	r1, [pc, #48]	; (20438 <k_work_busy_get+0x84>)
   20406:	480a      	ldr	r0, [pc, #40]	; (20430 <k_work_busy_get+0x7c>)
   20408:	f004 fc6d 	bl	24ce6 <assert_print>
   2040c:	4905      	ldr	r1, [pc, #20]	; (20424 <k_work_busy_get+0x70>)
   2040e:	480b      	ldr	r0, [pc, #44]	; (2043c <k_work_busy_get+0x88>)
   20410:	f004 fc69 	bl	24ce6 <assert_print>
   20414:	21c2      	movs	r1, #194	; 0xc2
   20416:	e7e6      	b.n	203e6 <k_work_busy_get+0x32>
	__asm__ volatile(
   20418:	f385 8811 	msr	BASEPRI, r5
   2041c:	f3bf 8f6f 	isb	sy
}
   20420:	4620      	mov	r0, r4
   20422:	bd38      	pop	{r3, r4, r5, pc}
   20424:	20021538 	.word	0x20021538
   20428:	0002c4ba 	.word	0x0002c4ba
   2042c:	0002c513 	.word	0x0002c513
   20430:	0002b6a9 	.word	0x0002b6a9
   20434:	0002c528 	.word	0x0002c528
   20438:	0002c4e7 	.word	0x0002c4e7
   2043c:	0002c4fe 	.word	0x0002c4fe

00020440 <z_work_submit_to_queue>:
{
   20440:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT_NO_MSG(work != NULL);
   20442:	460c      	mov	r4, r1
{
   20444:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(work != NULL);
   20446:	b959      	cbnz	r1, 20460 <z_work_submit_to_queue+0x20>
   20448:	4921      	ldr	r1, [pc, #132]	; (204d0 <z_work_submit_to_queue+0x90>)
   2044a:	4822      	ldr	r0, [pc, #136]	; (204d4 <z_work_submit_to_queue+0x94>)
   2044c:	f44f 73ba 	mov.w	r3, #372	; 0x174
   20450:	4a21      	ldr	r2, [pc, #132]	; (204d8 <z_work_submit_to_queue+0x98>)
   20452:	f004 fc48 	bl	24ce6 <assert_print>
   20456:	f44f 71ba 	mov.w	r1, #372	; 0x174
   2045a:	481f      	ldr	r0, [pc, #124]	; (204d8 <z_work_submit_to_queue+0x98>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2045c:	f004 fc3c 	bl	24cd8 <assert_post_action>
	__asm__ volatile(
   20460:	f04f 0320 	mov.w	r3, #32
   20464:	f3ef 8511 	mrs	r5, BASEPRI
   20468:	f383 8812 	msr	BASEPRI_MAX, r3
   2046c:	f3bf 8f6f 	isb	sy
   20470:	481a      	ldr	r0, [pc, #104]	; (204dc <z_work_submit_to_queue+0x9c>)
   20472:	f7ff fa19 	bl	1f8a8 <z_spin_lock_valid>
   20476:	b960      	cbnz	r0, 20492 <z_work_submit_to_queue+0x52>
   20478:	2394      	movs	r3, #148	; 0x94
   2047a:	4a19      	ldr	r2, [pc, #100]	; (204e0 <z_work_submit_to_queue+0xa0>)
   2047c:	4919      	ldr	r1, [pc, #100]	; (204e4 <z_work_submit_to_queue+0xa4>)
   2047e:	4815      	ldr	r0, [pc, #84]	; (204d4 <z_work_submit_to_queue+0x94>)
   20480:	f004 fc31 	bl	24ce6 <assert_print>
   20484:	4915      	ldr	r1, [pc, #84]	; (204dc <z_work_submit_to_queue+0x9c>)
   20486:	4818      	ldr	r0, [pc, #96]	; (204e8 <z_work_submit_to_queue+0xa8>)
   20488:	f004 fc2d 	bl	24ce6 <assert_print>
   2048c:	2194      	movs	r1, #148	; 0x94
   2048e:	4814      	ldr	r0, [pc, #80]	; (204e0 <z_work_submit_to_queue+0xa0>)
   20490:	e7e4      	b.n	2045c <z_work_submit_to_queue+0x1c>
	z_spin_lock_set_owner(l);
   20492:	4812      	ldr	r0, [pc, #72]	; (204dc <z_work_submit_to_queue+0x9c>)
   20494:	f7ff fa24 	bl	1f8e0 <z_spin_lock_set_owner>
	int ret = submit_to_queue_locked(work, &queue);
   20498:	4620      	mov	r0, r4
   2049a:	a901      	add	r1, sp, #4
   2049c:	f7ff fea6 	bl	201ec <submit_to_queue_locked>
   204a0:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   204a2:	480e      	ldr	r0, [pc, #56]	; (204dc <z_work_submit_to_queue+0x9c>)
   204a4:	f7ff fa0e 	bl	1f8c4 <z_spin_unlock_valid>
   204a8:	b958      	cbnz	r0, 204c2 <z_work_submit_to_queue+0x82>
   204aa:	23c2      	movs	r3, #194	; 0xc2
   204ac:	4a0c      	ldr	r2, [pc, #48]	; (204e0 <z_work_submit_to_queue+0xa0>)
   204ae:	490f      	ldr	r1, [pc, #60]	; (204ec <z_work_submit_to_queue+0xac>)
   204b0:	4808      	ldr	r0, [pc, #32]	; (204d4 <z_work_submit_to_queue+0x94>)
   204b2:	f004 fc18 	bl	24ce6 <assert_print>
   204b6:	4909      	ldr	r1, [pc, #36]	; (204dc <z_work_submit_to_queue+0x9c>)
   204b8:	480d      	ldr	r0, [pc, #52]	; (204f0 <z_work_submit_to_queue+0xb0>)
   204ba:	f004 fc14 	bl	24ce6 <assert_print>
   204be:	21c2      	movs	r1, #194	; 0xc2
   204c0:	e7e5      	b.n	2048e <z_work_submit_to_queue+0x4e>
	__asm__ volatile(
   204c2:	f385 8811 	msr	BASEPRI, r5
   204c6:	f3bf 8f6f 	isb	sy
}
   204ca:	4620      	mov	r0, r4
   204cc:	b003      	add	sp, #12
   204ce:	bd30      	pop	{r4, r5, pc}
   204d0:	00030a45 	.word	0x00030a45
   204d4:	0002b6a9 	.word	0x0002b6a9
   204d8:	0003096e 	.word	0x0003096e
   204dc:	20021538 	.word	0x20021538
   204e0:	0002c4ba 	.word	0x0002c4ba
   204e4:	0002c513 	.word	0x0002c513
   204e8:	0002c528 	.word	0x0002c528
   204ec:	0002c4e7 	.word	0x0002c4e7
   204f0:	0002c4fe 	.word	0x0002c4fe

000204f4 <k_work_submit>:
{
   204f4:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
   204f6:	4801      	ldr	r0, [pc, #4]	; (204fc <k_work_submit+0x8>)
   204f8:	f009 b80a 	b.w	29510 <k_work_submit_to_queue>
   204fc:	20009d18 	.word	0x20009d18

00020500 <k_work_queue_init>:
{
   20500:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(queue != NULL);
   20502:	b958      	cbnz	r0, 2051c <k_work_queue_init+0x1c>
   20504:	4908      	ldr	r1, [pc, #32]	; (20528 <k_work_queue_init+0x28>)
   20506:	4809      	ldr	r0, [pc, #36]	; (2052c <k_work_queue_init+0x2c>)
   20508:	f240 23b9 	movw	r3, #697	; 0x2b9
   2050c:	4a08      	ldr	r2, [pc, #32]	; (20530 <k_work_queue_init+0x30>)
   2050e:	f004 fbea 	bl	24ce6 <assert_print>
   20512:	f240 21b9 	movw	r1, #697	; 0x2b9
   20516:	4806      	ldr	r0, [pc, #24]	; (20530 <k_work_queue_init+0x30>)
   20518:	f004 fbde 	bl	24cd8 <assert_post_action>
	*queue = (struct k_work_q) {
   2051c:	22a8      	movs	r2, #168	; 0xa8
   2051e:	2100      	movs	r1, #0
   20520:	f009 f981 	bl	29826 <memset>
}
   20524:	bd08      	pop	{r3, pc}
   20526:	bf00      	nop
   20528:	000309ac 	.word	0x000309ac
   2052c:	0002b6a9 	.word	0x0002b6a9
   20530:	0003096e 	.word	0x0003096e

00020534 <k_work_queue_start>:
{
   20534:	b5f0      	push	{r4, r5, r6, r7, lr}
   20536:	b089      	sub	sp, #36	; 0x24
	__ASSERT_NO_MSG(queue);
   20538:	4604      	mov	r4, r0
{
   2053a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	__ASSERT_NO_MSG(queue);
   2053c:	b958      	cbnz	r0, 20556 <k_work_queue_start+0x22>
   2053e:	492b      	ldr	r1, [pc, #172]	; (205ec <k_work_queue_start+0xb8>)
   20540:	f44f 7332 	mov.w	r3, #712	; 0x2c8
   20544:	4a2a      	ldr	r2, [pc, #168]	; (205f0 <k_work_queue_start+0xbc>)
   20546:	482b      	ldr	r0, [pc, #172]	; (205f4 <k_work_queue_start+0xc0>)
   20548:	f004 fbcd 	bl	24ce6 <assert_print>
   2054c:	f44f 7132 	mov.w	r1, #712	; 0x2c8
	__ASSERT_NO_MSG(stack);
   20550:	4827      	ldr	r0, [pc, #156]	; (205f0 <k_work_queue_start+0xbc>)
   20552:	f004 fbc1 	bl	24cd8 <assert_post_action>
   20556:	b949      	cbnz	r1, 2056c <k_work_queue_start+0x38>
   20558:	4927      	ldr	r1, [pc, #156]	; (205f8 <k_work_queue_start+0xc4>)
   2055a:	f240 23c9 	movw	r3, #713	; 0x2c9
   2055e:	4a24      	ldr	r2, [pc, #144]	; (205f0 <k_work_queue_start+0xbc>)
   20560:	4824      	ldr	r0, [pc, #144]	; (205f4 <k_work_queue_start+0xc0>)
   20562:	f004 fbc0 	bl	24ce6 <assert_print>
   20566:	f240 21c9 	movw	r1, #713	; 0x2c9
   2056a:	e7f1      	b.n	20550 <k_work_queue_start+0x1c>
	return (*flagp & BIT(bit)) != 0U;
   2056c:	f8d0 00a0 	ldr.w	r0, [r0, #160]	; 0xa0
	__ASSERT_NO_MSG(!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT));
   20570:	f010 0001 	ands.w	r0, r0, #1
   20574:	d009      	beq.n	2058a <k_work_queue_start+0x56>
   20576:	4921      	ldr	r1, [pc, #132]	; (205fc <k_work_queue_start+0xc8>)
   20578:	f240 23ca 	movw	r3, #714	; 0x2ca
   2057c:	4a1c      	ldr	r2, [pc, #112]	; (205f0 <k_work_queue_start+0xbc>)
   2057e:	481d      	ldr	r0, [pc, #116]	; (205f4 <k_work_queue_start+0xc0>)
   20580:	f004 fbb1 	bl	24ce6 <assert_print>
   20584:	f240 21ca 	movw	r1, #714	; 0x2ca
   20588:	e7e2      	b.n	20550 <k_work_queue_start+0x1c>
	list->tail = NULL;
   2058a:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
   2058e:	f104 0090 	add.w	r0, r4, #144	; 0x90
	list->tail = (sys_dnode_t *)list;
   20592:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90
   20596:	f104 0098 	add.w	r0, r4, #152	; 0x98
   2059a:	e9c4 0026 	strd	r0, r0, [r4, #152]	; 0x98
	if ((cfg != NULL) && cfg->no_yield) {
   2059e:	b31d      	cbz	r5, 205e8 <k_work_queue_start+0xb4>
   205a0:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
   205a2:	2800      	cmp	r0, #0
   205a4:	f240 1001 	movw	r0, #257	; 0x101
   205a8:	bf08      	it	eq
   205aa:	2001      	moveq	r0, #1
	*flagp = flags;
   205ac:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
   205b0:	2000      	movs	r0, #0
   205b2:	f04f 36ff 	mov.w	r6, #4294967295
   205b6:	f04f 37ff 	mov.w	r7, #4294967295
   205ba:	e9cd 3003 	strd	r3, r0, [sp, #12]
   205be:	e9cd 0001 	strd	r0, r0, [sp, #4]
   205c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
   205c6:	4620      	mov	r0, r4
   205c8:	4b0d      	ldr	r3, [pc, #52]	; (20600 <k_work_queue_start+0xcc>)
   205ca:	9400      	str	r4, [sp, #0]
   205cc:	f7ff f8a2 	bl	1f714 <z_impl_k_thread_create>
	if ((cfg != NULL) && (cfg->name != NULL)) {
   205d0:	b125      	cbz	r5, 205dc <k_work_queue_start+0xa8>
   205d2:	6829      	ldr	r1, [r5, #0]
   205d4:	b111      	cbz	r1, 205dc <k_work_queue_start+0xa8>
	return z_impl_k_thread_name_set(thread, str);
   205d6:	4620      	mov	r0, r4
   205d8:	f008 feec 	bl	293b4 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
   205dc:	4620      	mov	r0, r4
}
   205de:	b009      	add	sp, #36	; 0x24
   205e0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   205e4:	f008 beeb 	b.w	293be <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
   205e8:	2001      	movs	r0, #1
   205ea:	e7df      	b.n	205ac <k_work_queue_start+0x78>
   205ec:	00030a04 	.word	0x00030a04
   205f0:	0003096e 	.word	0x0003096e
   205f4:	0002b6a9 	.word	0x0002b6a9
   205f8:	00030a0a 	.word	0x00030a0a
   205fc:	00030a10 	.word	0x00030a10
   20600:	0001ffc9 	.word	0x0001ffc9

00020604 <k_work_queue_drain>:
{
   20604:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   20606:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(queue);
   20608:	4604      	mov	r4, r0
   2060a:	b958      	cbnz	r0, 20624 <k_work_queue_drain+0x20>
   2060c:	493a      	ldr	r1, [pc, #232]	; (206f8 <k_work_queue_drain+0xf4>)
   2060e:	f240 23ed 	movw	r3, #749	; 0x2ed
   20612:	4a3a      	ldr	r2, [pc, #232]	; (206fc <k_work_queue_drain+0xf8>)
   20614:	483a      	ldr	r0, [pc, #232]	; (20700 <k_work_queue_drain+0xfc>)
   20616:	f004 fb66 	bl	24ce6 <assert_print>
   2061a:	f240 21ed 	movw	r1, #749	; 0x2ed
	__ASSERT_NO_MSG(!k_is_in_isr());
   2061e:	4837      	ldr	r0, [pc, #220]	; (206fc <k_work_queue_drain+0xf8>)
   20620:	f004 fb5a 	bl	24cd8 <assert_post_action>
   20624:	f008 fec0 	bl	293a8 <k_is_in_isr>
   20628:	b148      	cbz	r0, 2063e <k_work_queue_drain+0x3a>
   2062a:	4936      	ldr	r1, [pc, #216]	; (20704 <k_work_queue_drain+0x100>)
   2062c:	f240 23ee 	movw	r3, #750	; 0x2ee
   20630:	4a32      	ldr	r2, [pc, #200]	; (206fc <k_work_queue_drain+0xf8>)
   20632:	4833      	ldr	r0, [pc, #204]	; (20700 <k_work_queue_drain+0xfc>)
   20634:	f004 fb57 	bl	24ce6 <assert_print>
   20638:	f240 21ee 	movw	r1, #750	; 0x2ee
   2063c:	e7ef      	b.n	2061e <k_work_queue_drain+0x1a>
	__asm__ volatile(
   2063e:	f04f 0320 	mov.w	r3, #32
   20642:	f3ef 8611 	mrs	r6, BASEPRI
   20646:	f383 8812 	msr	BASEPRI_MAX, r3
   2064a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2064e:	482e      	ldr	r0, [pc, #184]	; (20708 <k_work_queue_drain+0x104>)
   20650:	f7ff f92a 	bl	1f8a8 <z_spin_lock_valid>
   20654:	b960      	cbnz	r0, 20670 <k_work_queue_drain+0x6c>
   20656:	2394      	movs	r3, #148	; 0x94
   20658:	4a2c      	ldr	r2, [pc, #176]	; (2070c <k_work_queue_drain+0x108>)
   2065a:	492d      	ldr	r1, [pc, #180]	; (20710 <k_work_queue_drain+0x10c>)
   2065c:	4828      	ldr	r0, [pc, #160]	; (20700 <k_work_queue_drain+0xfc>)
   2065e:	f004 fb42 	bl	24ce6 <assert_print>
   20662:	4929      	ldr	r1, [pc, #164]	; (20708 <k_work_queue_drain+0x104>)
   20664:	482b      	ldr	r0, [pc, #172]	; (20714 <k_work_queue_drain+0x110>)
   20666:	f004 fb3e 	bl	24ce6 <assert_print>
   2066a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2066c:	4827      	ldr	r0, [pc, #156]	; (2070c <k_work_queue_drain+0x108>)
   2066e:	e7d7      	b.n	20620 <k_work_queue_drain+0x1c>
	z_spin_lock_set_owner(l);
   20670:	4825      	ldr	r0, [pc, #148]	; (20708 <k_work_queue_drain+0x104>)
   20672:	f7ff f935 	bl	1f8e0 <z_spin_lock_set_owner>
	return *flagp;
   20676:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	if (((flags_get(&queue->flags)
   2067a:	f013 0f06 	tst.w	r3, #6
   2067e:	d11d      	bne.n	206bc <k_work_queue_drain+0xb8>
	    || plug
   20680:	b1b5      	cbz	r5, 206b0 <k_work_queue_drain+0xac>
	*flagp |= BIT(bit);
   20682:	f043 030c 	orr.w	r3, r3, #12
   20686:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		notify_queue_locked(queue);
   2068a:	4620      	mov	r0, r4
   2068c:	f008 ff06 	bl	2949c <notify_queue_locked.isra.0>
		ret = z_sched_wait(&lock, key, &queue->drainq,
   20690:	2300      	movs	r3, #0
   20692:	f04f 32ff 	mov.w	r2, #4294967295
   20696:	9302      	str	r3, [sp, #8]
   20698:	f04f 33ff 	mov.w	r3, #4294967295
   2069c:	4631      	mov	r1, r6
   2069e:	e9cd 2300 	strd	r2, r3, [sp]
   206a2:	4819      	ldr	r0, [pc, #100]	; (20708 <k_work_queue_drain+0x104>)
   206a4:	f104 0298 	add.w	r2, r4, #152	; 0x98
   206a8:	f001 fc0a 	bl	21ec0 <z_sched_wait>
}
   206ac:	b004      	add	sp, #16
   206ae:	bd70      	pop	{r4, r5, r6, pc}
	    || !sys_slist_is_empty(&queue->pending)) {
   206b0:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
   206b4:	b14d      	cbz	r5, 206ca <k_work_queue_drain+0xc6>
	*flagp |= BIT(bit);
   206b6:	f043 0304 	orr.w	r3, r3, #4
   206ba:	e7e4      	b.n	20686 <k_work_queue_drain+0x82>
   206bc:	f043 0204 	orr.w	r2, r3, #4
   206c0:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		if (plug) {
   206c4:	2d00      	cmp	r5, #0
   206c6:	d0e0      	beq.n	2068a <k_work_queue_drain+0x86>
   206c8:	e7db      	b.n	20682 <k_work_queue_drain+0x7e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   206ca:	480f      	ldr	r0, [pc, #60]	; (20708 <k_work_queue_drain+0x104>)
   206cc:	f7ff f8fa 	bl	1f8c4 <z_spin_unlock_valid>
   206d0:	b958      	cbnz	r0, 206ea <k_work_queue_drain+0xe6>
   206d2:	23c2      	movs	r3, #194	; 0xc2
   206d4:	4a0d      	ldr	r2, [pc, #52]	; (2070c <k_work_queue_drain+0x108>)
   206d6:	4910      	ldr	r1, [pc, #64]	; (20718 <k_work_queue_drain+0x114>)
   206d8:	4809      	ldr	r0, [pc, #36]	; (20700 <k_work_queue_drain+0xfc>)
   206da:	f004 fb04 	bl	24ce6 <assert_print>
   206de:	490a      	ldr	r1, [pc, #40]	; (20708 <k_work_queue_drain+0x104>)
   206e0:	480e      	ldr	r0, [pc, #56]	; (2071c <k_work_queue_drain+0x118>)
   206e2:	f004 fb00 	bl	24ce6 <assert_print>
   206e6:	21c2      	movs	r1, #194	; 0xc2
   206e8:	e7c0      	b.n	2066c <k_work_queue_drain+0x68>
	__asm__ volatile(
   206ea:	f386 8811 	msr	BASEPRI, r6
   206ee:	f3bf 8f6f 	isb	sy
	int ret = 0;
   206f2:	4628      	mov	r0, r5
	return ret;
   206f4:	e7da      	b.n	206ac <k_work_queue_drain+0xa8>
   206f6:	bf00      	nop
   206f8:	00030a04 	.word	0x00030a04
   206fc:	0003096e 	.word	0x0003096e
   20700:	0002b6a9 	.word	0x0002b6a9
   20704:	0002e56c 	.word	0x0002e56c
   20708:	20021538 	.word	0x20021538
   2070c:	0002c4ba 	.word	0x0002c4ba
   20710:	0002c513 	.word	0x0002c513
   20714:	0002c528 	.word	0x0002c528
   20718:	0002c4e7 	.word	0x0002c4e7
   2071c:	0002c4fe 	.word	0x0002c4fe

00020720 <k_work_init_delayable>:

void k_work_init_delayable(struct k_work_delayable *dwork,
			    k_work_handler_t handler)
{
   20720:	b538      	push	{r3, r4, r5, lr}
   20722:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(dwork != NULL);
   20724:	4604      	mov	r4, r0
   20726:	b958      	cbnz	r0, 20740 <k_work_init_delayable+0x20>
   20728:	490f      	ldr	r1, [pc, #60]	; (20768 <k_work_init_delayable+0x48>)
   2072a:	f44f 7350 	mov.w	r3, #832	; 0x340
   2072e:	4a0f      	ldr	r2, [pc, #60]	; (2076c <k_work_init_delayable+0x4c>)
   20730:	480f      	ldr	r0, [pc, #60]	; (20770 <k_work_init_delayable+0x50>)
   20732:	f004 fad8 	bl	24ce6 <assert_print>
   20736:	f44f 7150 	mov.w	r1, #832	; 0x340
	__ASSERT_NO_MSG(handler != NULL);
   2073a:	480c      	ldr	r0, [pc, #48]	; (2076c <k_work_init_delayable+0x4c>)
   2073c:	f004 facc 	bl	24cd8 <assert_post_action>
   20740:	b949      	cbnz	r1, 20756 <k_work_init_delayable+0x36>
   20742:	490c      	ldr	r1, [pc, #48]	; (20774 <k_work_init_delayable+0x54>)
   20744:	f240 3341 	movw	r3, #833	; 0x341
   20748:	4a08      	ldr	r2, [pc, #32]	; (2076c <k_work_init_delayable+0x4c>)
   2074a:	4809      	ldr	r0, [pc, #36]	; (20770 <k_work_init_delayable+0x50>)
   2074c:	f004 facb 	bl	24ce6 <assert_print>
   20750:	f240 3141 	movw	r1, #833	; 0x341
   20754:	e7f1      	b.n	2073a <k_work_init_delayable+0x1a>

	*dwork = (struct k_work_delayable){
   20756:	2230      	movs	r2, #48	; 0x30
   20758:	2100      	movs	r1, #0
   2075a:	f009 f864 	bl	29826 <memset>
   2075e:	f44f 7380 	mov.w	r3, #256	; 0x100
   20762:	6065      	str	r5, [r4, #4]
   20764:	60e3      	str	r3, [r4, #12]
		},
	};
	z_init_timeout(&dwork->timeout);

	SYS_PORT_TRACING_OBJ_INIT(k_work_delayable, dwork);
}
   20766:	bd38      	pop	{r3, r4, r5, pc}
   20768:	00030a44 	.word	0x00030a44
   2076c:	0003096e 	.word	0x0003096e
   20770:	0002b6a9 	.word	0x0002b6a9
   20774:	0003098f 	.word	0x0003098f

00020778 <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
   20778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2077a:	4616      	mov	r6, r2
   2077c:	461d      	mov	r5, r3
	__ASSERT_NO_MSG(dwork != NULL);
   2077e:	460c      	mov	r4, r1
{
   20780:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(dwork != NULL);
   20782:	b959      	cbnz	r1, 2079c <k_work_schedule_for_queue+0x24>
   20784:	492d      	ldr	r1, [pc, #180]	; (2083c <k_work_schedule_for_queue+0xc4>)
   20786:	482e      	ldr	r0, [pc, #184]	; (20840 <k_work_schedule_for_queue+0xc8>)
   20788:	f240 33b7 	movw	r3, #951	; 0x3b7
   2078c:	4a2d      	ldr	r2, [pc, #180]	; (20844 <k_work_schedule_for_queue+0xcc>)
   2078e:	f004 faaa 	bl	24ce6 <assert_print>
   20792:	f240 31b7 	movw	r1, #951	; 0x3b7
   20796:	482b      	ldr	r0, [pc, #172]	; (20844 <k_work_schedule_for_queue+0xcc>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20798:	f004 fa9e 	bl	24cd8 <assert_post_action>
	__asm__ volatile(
   2079c:	f04f 0320 	mov.w	r3, #32
   207a0:	f3ef 8711 	mrs	r7, BASEPRI
   207a4:	f383 8812 	msr	BASEPRI_MAX, r3
   207a8:	f3bf 8f6f 	isb	sy
   207ac:	4826      	ldr	r0, [pc, #152]	; (20848 <k_work_schedule_for_queue+0xd0>)
   207ae:	f7ff f87b 	bl	1f8a8 <z_spin_lock_valid>
   207b2:	b960      	cbnz	r0, 207ce <k_work_schedule_for_queue+0x56>
   207b4:	2394      	movs	r3, #148	; 0x94
   207b6:	4a25      	ldr	r2, [pc, #148]	; (2084c <k_work_schedule_for_queue+0xd4>)
   207b8:	4925      	ldr	r1, [pc, #148]	; (20850 <k_work_schedule_for_queue+0xd8>)
   207ba:	4821      	ldr	r0, [pc, #132]	; (20840 <k_work_schedule_for_queue+0xc8>)
   207bc:	f004 fa93 	bl	24ce6 <assert_print>
   207c0:	4921      	ldr	r1, [pc, #132]	; (20848 <k_work_schedule_for_queue+0xd0>)
   207c2:	4824      	ldr	r0, [pc, #144]	; (20854 <k_work_schedule_for_queue+0xdc>)
   207c4:	f004 fa8f 	bl	24ce6 <assert_print>
   207c8:	2194      	movs	r1, #148	; 0x94
   207ca:	4820      	ldr	r0, [pc, #128]	; (2084c <k_work_schedule_for_queue+0xd4>)
   207cc:	e7e4      	b.n	20798 <k_work_schedule_for_queue+0x20>
	z_spin_lock_set_owner(l);
   207ce:	481e      	ldr	r0, [pc, #120]	; (20848 <k_work_schedule_for_queue+0xd0>)
   207d0:	f7ff f886 	bl	1f8e0 <z_spin_lock_set_owner>
	return *flagp;
   207d4:	68e3      	ldr	r3, [r4, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
   207d6:	f013 0f0e 	tst.w	r3, #14
   207da:	d125      	bne.n	20828 <k_work_schedule_for_queue+0xb0>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   207dc:	ea55 0206 	orrs.w	r2, r5, r6
   207e0:	d114      	bne.n	2080c <k_work_schedule_for_queue+0x94>
		return submit_to_queue_locked(work, queuep);
   207e2:	4620      	mov	r0, r4
   207e4:	a901      	add	r1, sp, #4
   207e6:	f7ff fd01 	bl	201ec <submit_to_queue_locked>
   207ea:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   207ec:	4816      	ldr	r0, [pc, #88]	; (20848 <k_work_schedule_for_queue+0xd0>)
   207ee:	f7ff f869 	bl	1f8c4 <z_spin_unlock_valid>
   207f2:	b9d8      	cbnz	r0, 2082c <k_work_schedule_for_queue+0xb4>
   207f4:	23c2      	movs	r3, #194	; 0xc2
   207f6:	4a15      	ldr	r2, [pc, #84]	; (2084c <k_work_schedule_for_queue+0xd4>)
   207f8:	4917      	ldr	r1, [pc, #92]	; (20858 <k_work_schedule_for_queue+0xe0>)
   207fa:	4811      	ldr	r0, [pc, #68]	; (20840 <k_work_schedule_for_queue+0xc8>)
   207fc:	f004 fa73 	bl	24ce6 <assert_print>
   20800:	4911      	ldr	r1, [pc, #68]	; (20848 <k_work_schedule_for_queue+0xd0>)
   20802:	4816      	ldr	r0, [pc, #88]	; (2085c <k_work_schedule_for_queue+0xe4>)
   20804:	f004 fa6f 	bl	24ce6 <assert_print>
   20808:	21c2      	movs	r1, #194	; 0xc2
   2080a:	e7de      	b.n	207ca <k_work_schedule_for_queue+0x52>
	*flagp |= BIT(bit);
   2080c:	f043 0308 	orr.w	r3, r3, #8
   20810:	60e3      	str	r3, [r4, #12]
	dwork->queue = *queuep;
   20812:	9b01      	ldr	r3, [sp, #4]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   20814:	f104 0010 	add.w	r0, r4, #16
	dwork->queue = *queuep;
   20818:	62a3      	str	r3, [r4, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   2081a:	4632      	mov	r2, r6
   2081c:	462b      	mov	r3, r5
   2081e:	4910      	ldr	r1, [pc, #64]	; (20860 <k_work_schedule_for_queue+0xe8>)
   20820:	f001 fbc8 	bl	21fb4 <z_add_timeout>
	return ret;
   20824:	2401      	movs	r4, #1
   20826:	e7e1      	b.n	207ec <k_work_schedule_for_queue+0x74>
	int ret = 0;
   20828:	2400      	movs	r4, #0
   2082a:	e7df      	b.n	207ec <k_work_schedule_for_queue+0x74>
	__asm__ volatile(
   2082c:	f387 8811 	msr	BASEPRI, r7
   20830:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
   20834:	4620      	mov	r0, r4
   20836:	b003      	add	sp, #12
   20838:	bdf0      	pop	{r4, r5, r6, r7, pc}
   2083a:	bf00      	nop
   2083c:	00030a44 	.word	0x00030a44
   20840:	0002b6a9 	.word	0x0002b6a9
   20844:	0003096e 	.word	0x0003096e
   20848:	20021538 	.word	0x20021538
   2084c:	0002c4ba 	.word	0x0002c4ba
   20850:	0002c513 	.word	0x0002c513
   20854:	0002c528 	.word	0x0002c528
   20858:	0002c4e7 	.word	0x0002c4e7
   2085c:	0002c4fe 	.word	0x0002c4fe
   20860:	000202c5 	.word	0x000202c5

00020864 <k_work_schedule>:

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
   20864:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
   20866:	4801      	ldr	r0, [pc, #4]	; (2086c <k_work_schedule+0x8>)
   20868:	f7ff bf86 	b.w	20778 <k_work_schedule_for_queue>
   2086c:	20009d18 	.word	0x20009d18

00020870 <k_work_reschedule_for_queue>:
}

int k_work_reschedule_for_queue(struct k_work_q *queue,
				 struct k_work_delayable *dwork,
				 k_timeout_t delay)
{
   20870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   20872:	4616      	mov	r6, r2
   20874:	461d      	mov	r5, r3
	__ASSERT_NO_MSG(dwork != NULL);
   20876:	460c      	mov	r4, r1
{
   20878:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(dwork != NULL);
   2087a:	b959      	cbnz	r1, 20894 <k_work_reschedule_for_queue+0x24>
   2087c:	492c      	ldr	r1, [pc, #176]	; (20930 <k_work_reschedule_for_queue+0xc0>)
   2087e:	482d      	ldr	r0, [pc, #180]	; (20934 <k_work_reschedule_for_queue+0xc4>)
   20880:	f240 33db 	movw	r3, #987	; 0x3db
   20884:	4a2c      	ldr	r2, [pc, #176]	; (20938 <k_work_reschedule_for_queue+0xc8>)
   20886:	f004 fa2e 	bl	24ce6 <assert_print>
   2088a:	f240 31db 	movw	r1, #987	; 0x3db
   2088e:	482a      	ldr	r0, [pc, #168]	; (20938 <k_work_reschedule_for_queue+0xc8>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20890:	f004 fa22 	bl	24cd8 <assert_post_action>
	__asm__ volatile(
   20894:	f04f 0320 	mov.w	r3, #32
   20898:	f3ef 8711 	mrs	r7, BASEPRI
   2089c:	f383 8812 	msr	BASEPRI_MAX, r3
   208a0:	f3bf 8f6f 	isb	sy
   208a4:	4825      	ldr	r0, [pc, #148]	; (2093c <k_work_reschedule_for_queue+0xcc>)
   208a6:	f7fe ffff 	bl	1f8a8 <z_spin_lock_valid>
   208aa:	b960      	cbnz	r0, 208c6 <k_work_reschedule_for_queue+0x56>
   208ac:	2394      	movs	r3, #148	; 0x94
   208ae:	4a24      	ldr	r2, [pc, #144]	; (20940 <k_work_reschedule_for_queue+0xd0>)
   208b0:	4924      	ldr	r1, [pc, #144]	; (20944 <k_work_reschedule_for_queue+0xd4>)
   208b2:	4820      	ldr	r0, [pc, #128]	; (20934 <k_work_reschedule_for_queue+0xc4>)
   208b4:	f004 fa17 	bl	24ce6 <assert_print>
   208b8:	4920      	ldr	r1, [pc, #128]	; (2093c <k_work_reschedule_for_queue+0xcc>)
   208ba:	4823      	ldr	r0, [pc, #140]	; (20948 <k_work_reschedule_for_queue+0xd8>)
   208bc:	f004 fa13 	bl	24ce6 <assert_print>
   208c0:	2194      	movs	r1, #148	; 0x94
   208c2:	481f      	ldr	r0, [pc, #124]	; (20940 <k_work_reschedule_for_queue+0xd0>)
   208c4:	e7e4      	b.n	20890 <k_work_reschedule_for_queue+0x20>
	z_spin_lock_set_owner(l);
   208c6:	481d      	ldr	r0, [pc, #116]	; (2093c <k_work_reschedule_for_queue+0xcc>)
   208c8:	f7ff f80a 	bl	1f8e0 <z_spin_lock_set_owner>

	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Remove any active scheduling. */
	(void)unschedule_locked(dwork);
   208cc:	4620      	mov	r0, r4
   208ce:	f008 fdd7 	bl	29480 <unschedule_locked>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   208d2:	ea55 0306 	orrs.w	r3, r5, r6
   208d6:	d114      	bne.n	20902 <k_work_reschedule_for_queue+0x92>
		return submit_to_queue_locked(work, queuep);
   208d8:	4620      	mov	r0, r4
   208da:	a901      	add	r1, sp, #4
   208dc:	f7ff fc86 	bl	201ec <submit_to_queue_locked>
   208e0:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   208e2:	4816      	ldr	r0, [pc, #88]	; (2093c <k_work_reschedule_for_queue+0xcc>)
   208e4:	f7fe ffee 	bl	1f8c4 <z_spin_unlock_valid>
   208e8:	b9d0      	cbnz	r0, 20920 <k_work_reschedule_for_queue+0xb0>
   208ea:	23c2      	movs	r3, #194	; 0xc2
   208ec:	4a14      	ldr	r2, [pc, #80]	; (20940 <k_work_reschedule_for_queue+0xd0>)
   208ee:	4917      	ldr	r1, [pc, #92]	; (2094c <k_work_reschedule_for_queue+0xdc>)
   208f0:	4810      	ldr	r0, [pc, #64]	; (20934 <k_work_reschedule_for_queue+0xc4>)
   208f2:	f004 f9f8 	bl	24ce6 <assert_print>
   208f6:	4911      	ldr	r1, [pc, #68]	; (2093c <k_work_reschedule_for_queue+0xcc>)
   208f8:	4815      	ldr	r0, [pc, #84]	; (20950 <k_work_reschedule_for_queue+0xe0>)
   208fa:	f004 f9f4 	bl	24ce6 <assert_print>
   208fe:	21c2      	movs	r1, #194	; 0xc2
   20900:	e7df      	b.n	208c2 <k_work_reschedule_for_queue+0x52>
	*flagp |= BIT(bit);
   20902:	68e3      	ldr	r3, [r4, #12]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   20904:	f104 0010 	add.w	r0, r4, #16
	*flagp |= BIT(bit);
   20908:	f043 0308 	orr.w	r3, r3, #8
   2090c:	60e3      	str	r3, [r4, #12]
	dwork->queue = *queuep;
   2090e:	9b01      	ldr	r3, [sp, #4]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   20910:	4632      	mov	r2, r6
	dwork->queue = *queuep;
   20912:	62a3      	str	r3, [r4, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   20914:	490f      	ldr	r1, [pc, #60]	; (20954 <k_work_reschedule_for_queue+0xe4>)
   20916:	462b      	mov	r3, r5
   20918:	f001 fb4c 	bl	21fb4 <z_add_timeout>
	return ret;
   2091c:	2401      	movs	r4, #1
   2091e:	e7e0      	b.n	208e2 <k_work_reschedule_for_queue+0x72>
	__asm__ volatile(
   20920:	f387 8811 	msr	BASEPRI, r7
   20924:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, reschedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
   20928:	4620      	mov	r0, r4
   2092a:	b003      	add	sp, #12
   2092c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   2092e:	bf00      	nop
   20930:	00030a44 	.word	0x00030a44
   20934:	0002b6a9 	.word	0x0002b6a9
   20938:	0003096e 	.word	0x0003096e
   2093c:	20021538 	.word	0x20021538
   20940:	0002c4ba 	.word	0x0002c4ba
   20944:	0002c513 	.word	0x0002c513
   20948:	0002c528 	.word	0x0002c528
   2094c:	0002c4e7 	.word	0x0002c4e7
   20950:	0002c4fe 	.word	0x0002c4fe
   20954:	000202c5 	.word	0x000202c5

00020958 <k_work_reschedule>:

int k_work_reschedule(struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
   20958:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, reschedule, dwork, delay);

	int ret = k_work_reschedule_for_queue(&k_sys_work_q, dwork, delay);
   2095a:	4801      	ldr	r0, [pc, #4]	; (20960 <k_work_reschedule+0x8>)
   2095c:	f7ff bf88 	b.w	20870 <k_work_reschedule_for_queue>
   20960:	20009d18 	.word	0x20009d18

00020964 <k_work_cancel_delayable>:

	return ret;
}

int k_work_cancel_delayable(struct k_work_delayable *dwork)
{
   20964:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(dwork != NULL);
   20966:	4604      	mov	r4, r0
   20968:	b958      	cbnz	r0, 20982 <k_work_cancel_delayable+0x1e>
   2096a:	4922      	ldr	r1, [pc, #136]	; (209f4 <k_work_cancel_delayable+0x90>)
   2096c:	4822      	ldr	r0, [pc, #136]	; (209f8 <k_work_cancel_delayable+0x94>)
   2096e:	f240 33fd 	movw	r3, #1021	; 0x3fd
   20972:	4a22      	ldr	r2, [pc, #136]	; (209fc <k_work_cancel_delayable+0x98>)
   20974:	f004 f9b7 	bl	24ce6 <assert_print>
   20978:	f240 31fd 	movw	r1, #1021	; 0x3fd
   2097c:	481f      	ldr	r0, [pc, #124]	; (209fc <k_work_cancel_delayable+0x98>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2097e:	f004 f9ab 	bl	24cd8 <assert_post_action>
	__asm__ volatile(
   20982:	f04f 0320 	mov.w	r3, #32
   20986:	f3ef 8511 	mrs	r5, BASEPRI
   2098a:	f383 8812 	msr	BASEPRI_MAX, r3
   2098e:	f3bf 8f6f 	isb	sy
   20992:	481b      	ldr	r0, [pc, #108]	; (20a00 <k_work_cancel_delayable+0x9c>)
   20994:	f7fe ff88 	bl	1f8a8 <z_spin_lock_valid>
   20998:	b960      	cbnz	r0, 209b4 <k_work_cancel_delayable+0x50>
   2099a:	2394      	movs	r3, #148	; 0x94
   2099c:	4a19      	ldr	r2, [pc, #100]	; (20a04 <k_work_cancel_delayable+0xa0>)
   2099e:	491a      	ldr	r1, [pc, #104]	; (20a08 <k_work_cancel_delayable+0xa4>)
   209a0:	4815      	ldr	r0, [pc, #84]	; (209f8 <k_work_cancel_delayable+0x94>)
   209a2:	f004 f9a0 	bl	24ce6 <assert_print>
   209a6:	4916      	ldr	r1, [pc, #88]	; (20a00 <k_work_cancel_delayable+0x9c>)
   209a8:	4818      	ldr	r0, [pc, #96]	; (20a0c <k_work_cancel_delayable+0xa8>)
   209aa:	f004 f99c 	bl	24ce6 <assert_print>
   209ae:	2194      	movs	r1, #148	; 0x94
   209b0:	4814      	ldr	r0, [pc, #80]	; (20a04 <k_work_cancel_delayable+0xa0>)
   209b2:	e7e4      	b.n	2097e <k_work_cancel_delayable+0x1a>
	z_spin_lock_set_owner(l);
   209b4:	4812      	ldr	r0, [pc, #72]	; (20a00 <k_work_cancel_delayable+0x9c>)
   209b6:	f7fe ff93 	bl	1f8e0 <z_spin_lock_set_owner>
	(void)unschedule_locked(dwork);
   209ba:	4620      	mov	r0, r4
   209bc:	f008 fd60 	bl	29480 <unschedule_locked>
	return cancel_async_locked(&dwork->work);
   209c0:	4620      	mov	r0, r4
   209c2:	f008 fd72 	bl	294aa <cancel_async_locked>
   209c6:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   209c8:	480d      	ldr	r0, [pc, #52]	; (20a00 <k_work_cancel_delayable+0x9c>)
   209ca:	f7fe ff7b 	bl	1f8c4 <z_spin_unlock_valid>
   209ce:	b958      	cbnz	r0, 209e8 <k_work_cancel_delayable+0x84>
   209d0:	23c2      	movs	r3, #194	; 0xc2
   209d2:	4a0c      	ldr	r2, [pc, #48]	; (20a04 <k_work_cancel_delayable+0xa0>)
   209d4:	490e      	ldr	r1, [pc, #56]	; (20a10 <k_work_cancel_delayable+0xac>)
   209d6:	4808      	ldr	r0, [pc, #32]	; (209f8 <k_work_cancel_delayable+0x94>)
   209d8:	f004 f985 	bl	24ce6 <assert_print>
   209dc:	4908      	ldr	r1, [pc, #32]	; (20a00 <k_work_cancel_delayable+0x9c>)
   209de:	480d      	ldr	r0, [pc, #52]	; (20a14 <k_work_cancel_delayable+0xb0>)
   209e0:	f004 f981 	bl	24ce6 <assert_print>
   209e4:	21c2      	movs	r1, #194	; 0xc2
   209e6:	e7e3      	b.n	209b0 <k_work_cancel_delayable+0x4c>
	__asm__ volatile(
   209e8:	f385 8811 	msr	BASEPRI, r5
   209ec:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, cancel_delayable, dwork, ret);

	return ret;
}
   209f0:	4620      	mov	r0, r4
   209f2:	bd38      	pop	{r3, r4, r5, pc}
   209f4:	00030a44 	.word	0x00030a44
   209f8:	0002b6a9 	.word	0x0002b6a9
   209fc:	0003096e 	.word	0x0003096e
   20a00:	20021538 	.word	0x20021538
   20a04:	0002c4ba 	.word	0x0002c4ba
   20a08:	0002c513 	.word	0x0002c513
   20a0c:	0002c528 	.word	0x0002c528
   20a10:	0002c4e7 	.word	0x0002c4e7
   20a14:	0002c4fe 	.word	0x0002c4fe

00020a18 <k_work_cancel_delayable_sync>:

bool k_work_cancel_delayable_sync(struct k_work_delayable *dwork,
				  struct k_work_sync *sync)
{
   20a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   20a1c:	460e      	mov	r6, r1
	__ASSERT_NO_MSG(dwork != NULL);
   20a1e:	4605      	mov	r5, r0
   20a20:	b958      	cbnz	r0, 20a3a <k_work_cancel_delayable_sync+0x22>
   20a22:	493a      	ldr	r1, [pc, #232]	; (20b0c <k_work_cancel_delayable_sync+0xf4>)
   20a24:	f240 430e 	movw	r3, #1038	; 0x40e
   20a28:	4a39      	ldr	r2, [pc, #228]	; (20b10 <k_work_cancel_delayable_sync+0xf8>)
   20a2a:	483a      	ldr	r0, [pc, #232]	; (20b14 <k_work_cancel_delayable_sync+0xfc>)
   20a2c:	f004 f95b 	bl	24ce6 <assert_print>
   20a30:	f240 410e 	movw	r1, #1038	; 0x40e
	__ASSERT_NO_MSG(sync != NULL);
   20a34:	4836      	ldr	r0, [pc, #216]	; (20b10 <k_work_cancel_delayable_sync+0xf8>)
   20a36:	f004 f94f 	bl	24cd8 <assert_post_action>
   20a3a:	b949      	cbnz	r1, 20a50 <k_work_cancel_delayable_sync+0x38>
   20a3c:	4936      	ldr	r1, [pc, #216]	; (20b18 <k_work_cancel_delayable_sync+0x100>)
   20a3e:	f240 430f 	movw	r3, #1039	; 0x40f
   20a42:	4a33      	ldr	r2, [pc, #204]	; (20b10 <k_work_cancel_delayable_sync+0xf8>)
   20a44:	4833      	ldr	r0, [pc, #204]	; (20b14 <k_work_cancel_delayable_sync+0xfc>)
   20a46:	f004 f94e 	bl	24ce6 <assert_print>
   20a4a:	f240 410f 	movw	r1, #1039	; 0x40f
   20a4e:	e7f1      	b.n	20a34 <k_work_cancel_delayable_sync+0x1c>
	__ASSERT_NO_MSG(!k_is_in_isr());
   20a50:	f008 fcaa 	bl	293a8 <k_is_in_isr>
   20a54:	4604      	mov	r4, r0
   20a56:	b148      	cbz	r0, 20a6c <k_work_cancel_delayable_sync+0x54>
   20a58:	4930      	ldr	r1, [pc, #192]	; (20b1c <k_work_cancel_delayable_sync+0x104>)
   20a5a:	f44f 6382 	mov.w	r3, #1040	; 0x410
   20a5e:	4a2c      	ldr	r2, [pc, #176]	; (20b10 <k_work_cancel_delayable_sync+0xf8>)
   20a60:	482c      	ldr	r0, [pc, #176]	; (20b14 <k_work_cancel_delayable_sync+0xfc>)
   20a62:	f004 f940 	bl	24ce6 <assert_print>
   20a66:	f44f 6182 	mov.w	r1, #1040	; 0x410
   20a6a:	e7e3      	b.n	20a34 <k_work_cancel_delayable_sync+0x1c>
	__asm__ volatile(
   20a6c:	f04f 0320 	mov.w	r3, #32
   20a70:	f3ef 8811 	mrs	r8, BASEPRI
   20a74:	f383 8812 	msr	BASEPRI_MAX, r3
   20a78:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20a7c:	4828      	ldr	r0, [pc, #160]	; (20b20 <k_work_cancel_delayable_sync+0x108>)
   20a7e:	f7fe ff13 	bl	1f8a8 <z_spin_lock_valid>
   20a82:	b960      	cbnz	r0, 20a9e <k_work_cancel_delayable_sync+0x86>
   20a84:	2394      	movs	r3, #148	; 0x94
   20a86:	4a27      	ldr	r2, [pc, #156]	; (20b24 <k_work_cancel_delayable_sync+0x10c>)
   20a88:	4927      	ldr	r1, [pc, #156]	; (20b28 <k_work_cancel_delayable_sync+0x110>)
   20a8a:	4822      	ldr	r0, [pc, #136]	; (20b14 <k_work_cancel_delayable_sync+0xfc>)
   20a8c:	f004 f92b 	bl	24ce6 <assert_print>
   20a90:	4923      	ldr	r1, [pc, #140]	; (20b20 <k_work_cancel_delayable_sync+0x108>)
   20a92:	4826      	ldr	r0, [pc, #152]	; (20b2c <k_work_cancel_delayable_sync+0x114>)
   20a94:	f004 f927 	bl	24ce6 <assert_print>
   20a98:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20a9a:	4822      	ldr	r0, [pc, #136]	; (20b24 <k_work_cancel_delayable_sync+0x10c>)
   20a9c:	e7cb      	b.n	20a36 <k_work_cancel_delayable_sync+0x1e>
	z_spin_lock_set_owner(l);
   20a9e:	4820      	ldr	r0, [pc, #128]	; (20b20 <k_work_cancel_delayable_sync+0x108>)
   20aa0:	f7fe ff1e 	bl	1f8e0 <z_spin_lock_set_owner>
	return *flagp;
   20aa4:	68eb      	ldr	r3, [r5, #12]
   20aa6:	f003 030f 	and.w	r3, r3, #15

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, cancel_delayable_sync, dwork, sync);

	struct z_work_canceller *canceller = &sync->canceller;
	k_spinlock_key_t key = k_spin_lock(&lock);
	bool pending = (work_delayable_busy_get_locked(dwork) != 0U);
   20aaa:	2b00      	cmp	r3, #0
   20aac:	bf14      	ite	ne
   20aae:	2701      	movne	r7, #1
   20ab0:	2700      	moveq	r7, #0
	bool need_wait = false;

	if (pending) {
   20ab2:	d00a      	beq.n	20aca <k_work_cancel_delayable_sync+0xb2>
	(void)unschedule_locked(dwork);
   20ab4:	4628      	mov	r0, r5
   20ab6:	f008 fce3 	bl	29480 <unschedule_locked>
	return cancel_async_locked(&dwork->work);
   20aba:	4628      	mov	r0, r5
   20abc:	f008 fcf5 	bl	294aa <cancel_async_locked>
		(void)cancel_delayable_async_locked(dwork);
		need_wait = cancel_sync_locked(&dwork->work, canceller);
   20ac0:	4631      	mov	r1, r6
   20ac2:	4628      	mov	r0, r5
   20ac4:	f7ff fb74 	bl	201b0 <cancel_sync_locked>
   20ac8:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20aca:	4815      	ldr	r0, [pc, #84]	; (20b20 <k_work_cancel_delayable_sync+0x108>)
   20acc:	f7fe fefa 	bl	1f8c4 <z_spin_unlock_valid>
   20ad0:	b958      	cbnz	r0, 20aea <k_work_cancel_delayable_sync+0xd2>
   20ad2:	23c2      	movs	r3, #194	; 0xc2
   20ad4:	4a13      	ldr	r2, [pc, #76]	; (20b24 <k_work_cancel_delayable_sync+0x10c>)
   20ad6:	4916      	ldr	r1, [pc, #88]	; (20b30 <k_work_cancel_delayable_sync+0x118>)
   20ad8:	480e      	ldr	r0, [pc, #56]	; (20b14 <k_work_cancel_delayable_sync+0xfc>)
   20ada:	f004 f904 	bl	24ce6 <assert_print>
   20ade:	4910      	ldr	r1, [pc, #64]	; (20b20 <k_work_cancel_delayable_sync+0x108>)
   20ae0:	4814      	ldr	r0, [pc, #80]	; (20b34 <k_work_cancel_delayable_sync+0x11c>)
   20ae2:	f004 f900 	bl	24ce6 <assert_print>
   20ae6:	21c2      	movs	r1, #194	; 0xc2
   20ae8:	e7d7      	b.n	20a9a <k_work_cancel_delayable_sync+0x82>
	__asm__ volatile(
   20aea:	f388 8811 	msr	BASEPRI, r8
   20aee:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&lock, key);

	if (need_wait) {
   20af2:	b13c      	cbz	r4, 20b04 <k_work_cancel_delayable_sync+0xec>
	return z_impl_k_sem_take(sem, timeout);
   20af4:	f04f 32ff 	mov.w	r2, #4294967295
   20af8:	f04f 33ff 	mov.w	r3, #4294967295
   20afc:	f106 0008 	add.w	r0, r6, #8
   20b00:	f7ff f9ce 	bl	1fea0 <z_impl_k_sem_take>
		k_sem_take(&canceller->sem, K_FOREVER);
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, cancel_delayable_sync, dwork, sync, pending);
	return pending;
}
   20b04:	4638      	mov	r0, r7
   20b06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   20b0a:	bf00      	nop
   20b0c:	00030a44 	.word	0x00030a44
   20b10:	0003096e 	.word	0x0003096e
   20b14:	0002b6a9 	.word	0x0002b6a9
   20b18:	000309f0 	.word	0x000309f0
   20b1c:	0002e56c 	.word	0x0002e56c
   20b20:	20021538 	.word	0x20021538
   20b24:	0002c4ba 	.word	0x0002c4ba
   20b28:	0002c513 	.word	0x0002c513
   20b2c:	0002c528 	.word	0x0002c528
   20b30:	0002c4e7 	.word	0x0002c4e7
   20b34:	0002c4fe 	.word	0x0002c4fe

00020b38 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
   20b38:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
   20b3a:	4d07      	ldr	r5, [pc, #28]	; (20b58 <z_reset_time_slice+0x20>)
   20b3c:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
   20b3e:	b154      	cbz	r4, 20b56 <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
   20b40:	f7fb fc90 	bl	1c464 <sys_clock_elapsed>
   20b44:	4b05      	ldr	r3, [pc, #20]	; (20b5c <z_reset_time_slice+0x24>)
   20b46:	4404      	add	r4, r0
   20b48:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
   20b4a:	6828      	ldr	r0, [r5, #0]
   20b4c:	2100      	movs	r1, #0
	}
}
   20b4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
   20b52:	f001 bb87 	b.w	22264 <z_set_timeout_expiry>
}
   20b56:	bd38      	pop	{r3, r4, r5, pc}
   20b58:	20021544 	.word	0x20021544
   20b5c:	20021500 	.word	0x20021500

00020b60 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
   20b60:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
   20b62:	4d14      	ldr	r5, [pc, #80]	; (20bb4 <update_cache+0x54>)
   20b64:	462b      	mov	r3, r5
   20b66:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   20b6a:	429c      	cmp	r4, r3
   20b6c:	d000      	beq.n	20b70 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
   20b6e:	b904      	cbnz	r4, 20b72 <update_cache+0x12>
   20b70:	68ec      	ldr	r4, [r5, #12]
	__ASSERT(_current != NULL, "");
   20b72:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
   20b74:	b9a8      	cbnz	r0, 20ba2 <update_cache+0x42>
	__ASSERT(_current != NULL, "");
   20b76:	b963      	cbnz	r3, 20b92 <update_cache+0x32>
   20b78:	490f      	ldr	r1, [pc, #60]	; (20bb8 <update_cache+0x58>)
   20b7a:	2389      	movs	r3, #137	; 0x89
   20b7c:	4a0f      	ldr	r2, [pc, #60]	; (20bbc <update_cache+0x5c>)
   20b7e:	4810      	ldr	r0, [pc, #64]	; (20bc0 <update_cache+0x60>)
   20b80:	f004 f8b1 	bl	24ce6 <assert_print>
   20b84:	480f      	ldr	r0, [pc, #60]	; (20bc4 <update_cache+0x64>)
   20b86:	f004 f8ae 	bl	24ce6 <assert_print>
   20b8a:	2189      	movs	r1, #137	; 0x89
   20b8c:	480b      	ldr	r0, [pc, #44]	; (20bbc <update_cache+0x5c>)
   20b8e:	f004 f8a3 	bl	24cd8 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
   20b92:	7b5a      	ldrb	r2, [r3, #13]
   20b94:	06d2      	lsls	r2, r2, #27
   20b96:	d104      	bne.n	20ba2 <update_cache+0x42>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
   20b98:	69a2      	ldr	r2, [r4, #24]
   20b9a:	b912      	cbnz	r2, 20ba2 <update_cache+0x42>
	if (is_preempt(_current) || is_metairq(thread)) {
   20b9c:	89da      	ldrh	r2, [r3, #14]
   20b9e:	2a7f      	cmp	r2, #127	; 0x7f
   20ba0:	d805      	bhi.n	20bae <update_cache+0x4e>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
   20ba2:	429c      	cmp	r4, r3
   20ba4:	d002      	beq.n	20bac <update_cache+0x4c>
			z_reset_time_slice(thread);
   20ba6:	4620      	mov	r0, r4
   20ba8:	f7ff ffc6 	bl	20b38 <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
   20bac:	4623      	mov	r3, r4
   20bae:	61eb      	str	r3, [r5, #28]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
   20bb0:	bd38      	pop	{r3, r4, r5, pc}
   20bb2:	bf00      	nop
   20bb4:	20021500 	.word	0x20021500
   20bb8:	00030a7b 	.word	0x00030a7b
   20bbc:	00030a59 	.word	0x00030a59
   20bc0:	0002b6a9 	.word	0x0002b6a9
   20bc4:	0002f2c0 	.word	0x0002f2c0

00020bc8 <ready_thread>:
	}
#endif
}

static void ready_thread(struct k_thread *thread)
{
   20bc8:	b570      	push	{r4, r5, r6, lr}
#endif

	/* If thread is queued already, do not try and added it to the
	 * run queue again
	 */
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
   20bca:	f990 300d 	ldrsb.w	r3, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
   20bce:	7b42      	ldrb	r2, [r0, #13]
   20bd0:	2b00      	cmp	r3, #0
   20bd2:	db38      	blt.n	20c46 <ready_thread+0x7e>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   20bd4:	06d3      	lsls	r3, r2, #27
   20bd6:	d136      	bne.n	20c46 <ready_thread+0x7e>
	return node->next != NULL;
   20bd8:	6983      	ldr	r3, [r0, #24]
   20bda:	2b00      	cmp	r3, #0
   20bdc:	d133      	bne.n	20c46 <ready_thread+0x7e>
	thread->base.thread_state |= _THREAD_QUEUED;
   20bde:	f062 027f 	orn	r2, r2, #127	; 0x7f
   20be2:	7342      	strb	r2, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   20be4:	4a18      	ldr	r2, [pc, #96]	; (20c48 <ready_thread+0x80>)
   20be6:	4290      	cmp	r0, r2
   20be8:	d109      	bne.n	20bfe <ready_thread+0x36>
   20bea:	4918      	ldr	r1, [pc, #96]	; (20c4c <ready_thread+0x84>)
   20bec:	4818      	ldr	r0, [pc, #96]	; (20c50 <ready_thread+0x88>)
   20bee:	23ba      	movs	r3, #186	; 0xba
   20bf0:	4a18      	ldr	r2, [pc, #96]	; (20c54 <ready_thread+0x8c>)
   20bf2:	f004 f878 	bl	24ce6 <assert_print>
   20bf6:	21ba      	movs	r1, #186	; 0xba
   20bf8:	4816      	ldr	r0, [pc, #88]	; (20c54 <ready_thread+0x8c>)
   20bfa:	f004 f86d 	bl	24cd8 <assert_post_action>
	return list->head == list;
   20bfe:	4916      	ldr	r1, [pc, #88]	; (20c58 <ready_thread+0x90>)
   20c00:	460a      	mov	r2, r1
   20c02:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   20c06:	4294      	cmp	r4, r2
   20c08:	bf18      	it	ne
   20c0a:	4623      	movne	r3, r4
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
   20c0c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   20c0e:	b923      	cbnz	r3, 20c1a <ready_thread+0x52>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
   20c10:	e9c0 2400 	strd	r2, r4, [r0]

	tail->next = node;
   20c14:	6020      	str	r0, [r4, #0]
	list->tail = node;
   20c16:	6248      	str	r0, [r1, #36]	; 0x24
}
   20c18:	e00c      	b.n	20c34 <ready_thread+0x6c>
	int32_t b1 = thread_1->base.prio;
   20c1a:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   20c1e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
   20c22:	42b5      	cmp	r5, r6
   20c24:	d00b      	beq.n	20c3e <ready_thread+0x76>
		if (z_sched_prio_cmp(thread, t) > 0) {
   20c26:	42ae      	cmp	r6, r5
   20c28:	dd09      	ble.n	20c3e <ready_thread+0x76>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
   20c2a:	685a      	ldr	r2, [r3, #4]

	node->prev = prev;
	node->next = successor;
   20c2c:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
   20c30:	6010      	str	r0, [r2, #0]
	successor->prev = node;
   20c32:	6058      	str	r0, [r3, #4]
		SYS_PORT_TRACING_OBJ_FUNC(k_thread, sched_ready, thread);

		queue_thread(thread);
		update_cache(0);
   20c34:	2000      	movs	r0, #0
		flag_ipi();
	}
}
   20c36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
   20c3a:	f7ff bf91 	b.w	20b60 <update_cache>
	return (node == list->tail) ? NULL : node->next;
   20c3e:	42a3      	cmp	r3, r4
   20c40:	d0e6      	beq.n	20c10 <ready_thread+0x48>
   20c42:	681b      	ldr	r3, [r3, #0]
   20c44:	e7e3      	b.n	20c0e <ready_thread+0x46>
}
   20c46:	bd70      	pop	{r4, r5, r6, pc}
   20c48:	20009c08 	.word	0x20009c08
   20c4c:	00030aa2 	.word	0x00030aa2
   20c50:	0002b6a9 	.word	0x0002b6a9
   20c54:	00030a59 	.word	0x00030a59
   20c58:	20021500 	.word	0x20021500

00020c5c <k_sched_time_slice_set>:
{
   20c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   20c5e:	4604      	mov	r4, r0
   20c60:	460d      	mov	r5, r1
	__asm__ volatile(
   20c62:	f04f 0320 	mov.w	r3, #32
   20c66:	f3ef 8711 	mrs	r7, BASEPRI
   20c6a:	f383 8812 	msr	BASEPRI_MAX, r3
   20c6e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20c72:	4822      	ldr	r0, [pc, #136]	; (20cfc <k_sched_time_slice_set+0xa0>)
   20c74:	f7fe fe18 	bl	1f8a8 <z_spin_lock_valid>
   20c78:	b968      	cbnz	r0, 20c96 <k_sched_time_slice_set+0x3a>
   20c7a:	2394      	movs	r3, #148	; 0x94
   20c7c:	4a20      	ldr	r2, [pc, #128]	; (20d00 <k_sched_time_slice_set+0xa4>)
   20c7e:	4921      	ldr	r1, [pc, #132]	; (20d04 <k_sched_time_slice_set+0xa8>)
   20c80:	4821      	ldr	r0, [pc, #132]	; (20d08 <k_sched_time_slice_set+0xac>)
   20c82:	f004 f830 	bl	24ce6 <assert_print>
   20c86:	491d      	ldr	r1, [pc, #116]	; (20cfc <k_sched_time_slice_set+0xa0>)
   20c88:	4820      	ldr	r0, [pc, #128]	; (20d0c <k_sched_time_slice_set+0xb0>)
   20c8a:	f004 f82c 	bl	24ce6 <assert_print>
   20c8e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20c90:	481b      	ldr	r0, [pc, #108]	; (20d00 <k_sched_time_slice_set+0xa4>)
   20c92:	f004 f821 	bl	24cd8 <assert_post_action>
			return (uint32_t)((t * to_hz + off) / from_hz);
   20c96:	2600      	movs	r6, #0
	z_spin_lock_set_owner(l);
   20c98:	4818      	ldr	r0, [pc, #96]	; (20cfc <k_sched_time_slice_set+0xa0>)
   20c9a:	f7fe fe21 	bl	1f8e0 <z_spin_lock_set_owner>
   20c9e:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
   20ca2:	f240 30e7 	movw	r0, #999	; 0x3e7
   20ca6:	4631      	mov	r1, r6
   20ca8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   20cac:	2300      	movs	r3, #0
   20cae:	fbe4 010c 	umlal	r0, r1, r4, ip
   20cb2:	f7e8 f91d 	bl	8ef0 <__aeabi_uldivmod>
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
   20cb6:	42b4      	cmp	r4, r6
   20cb8:	dd02      	ble.n	20cc0 <k_sched_time_slice_set+0x64>
			slice_ticks = MAX(2, slice_ticks);
   20cba:	2802      	cmp	r0, #2
   20cbc:	bfb8      	it	lt
   20cbe:	2002      	movlt	r0, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
   20cc0:	4a13      	ldr	r2, [pc, #76]	; (20d10 <k_sched_time_slice_set+0xb4>)
		_current_cpu->slice_ticks = 0;
   20cc2:	4b14      	ldr	r3, [pc, #80]	; (20d14 <k_sched_time_slice_set+0xb8>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
   20cc4:	6010      	str	r0, [r2, #0]
		slice_max_prio = prio;
   20cc6:	4a14      	ldr	r2, [pc, #80]	; (20d18 <k_sched_time_slice_set+0xbc>)
		z_reset_time_slice(_current);
   20cc8:	6898      	ldr	r0, [r3, #8]
		_current_cpu->slice_ticks = 0;
   20cca:	611e      	str	r6, [r3, #16]
		slice_max_prio = prio;
   20ccc:	6015      	str	r5, [r2, #0]
		z_reset_time_slice(_current);
   20cce:	f7ff ff33 	bl	20b38 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20cd2:	480a      	ldr	r0, [pc, #40]	; (20cfc <k_sched_time_slice_set+0xa0>)
   20cd4:	f7fe fdf6 	bl	1f8c4 <z_spin_unlock_valid>
   20cd8:	b958      	cbnz	r0, 20cf2 <k_sched_time_slice_set+0x96>
   20cda:	23c2      	movs	r3, #194	; 0xc2
   20cdc:	4a08      	ldr	r2, [pc, #32]	; (20d00 <k_sched_time_slice_set+0xa4>)
   20cde:	490f      	ldr	r1, [pc, #60]	; (20d1c <k_sched_time_slice_set+0xc0>)
   20ce0:	4809      	ldr	r0, [pc, #36]	; (20d08 <k_sched_time_slice_set+0xac>)
   20ce2:	f004 f800 	bl	24ce6 <assert_print>
   20ce6:	4905      	ldr	r1, [pc, #20]	; (20cfc <k_sched_time_slice_set+0xa0>)
   20ce8:	480d      	ldr	r0, [pc, #52]	; (20d20 <k_sched_time_slice_set+0xc4>)
   20cea:	f003 fffc 	bl	24ce6 <assert_print>
   20cee:	21c2      	movs	r1, #194	; 0xc2
   20cf0:	e7ce      	b.n	20c90 <k_sched_time_slice_set+0x34>
	__asm__ volatile(
   20cf2:	f387 8811 	msr	BASEPRI, r7
   20cf6:	f3bf 8f6f 	isb	sy
}
   20cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   20cfc:	20021548 	.word	0x20021548
   20d00:	0002c4ba 	.word	0x0002c4ba
   20d04:	0002c513 	.word	0x0002c513
   20d08:	0002b6a9 	.word	0x0002b6a9
   20d0c:	0002c528 	.word	0x0002c528
   20d10:	20021544 	.word	0x20021544
   20d14:	20021500 	.word	0x20021500
   20d18:	20021540 	.word	0x20021540
   20d1c:	0002c4e7 	.word	0x0002c4e7
   20d20:	0002c4fe 	.word	0x0002c4fe

00020d24 <z_ready_thread>:

void z_ready_thread(struct k_thread *thread)
{
   20d24:	b538      	push	{r3, r4, r5, lr}
   20d26:	4604      	mov	r4, r0
	__asm__ volatile(
   20d28:	f04f 0320 	mov.w	r3, #32
   20d2c:	f3ef 8511 	mrs	r5, BASEPRI
   20d30:	f383 8812 	msr	BASEPRI_MAX, r3
   20d34:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20d38:	4816      	ldr	r0, [pc, #88]	; (20d94 <z_ready_thread+0x70>)
   20d3a:	f7fe fdb5 	bl	1f8a8 <z_spin_lock_valid>
   20d3e:	b968      	cbnz	r0, 20d5c <z_ready_thread+0x38>
   20d40:	2394      	movs	r3, #148	; 0x94
   20d42:	4a15      	ldr	r2, [pc, #84]	; (20d98 <z_ready_thread+0x74>)
   20d44:	4915      	ldr	r1, [pc, #84]	; (20d9c <z_ready_thread+0x78>)
   20d46:	4816      	ldr	r0, [pc, #88]	; (20da0 <z_ready_thread+0x7c>)
   20d48:	f003 ffcd 	bl	24ce6 <assert_print>
   20d4c:	4911      	ldr	r1, [pc, #68]	; (20d94 <z_ready_thread+0x70>)
   20d4e:	4815      	ldr	r0, [pc, #84]	; (20da4 <z_ready_thread+0x80>)
   20d50:	f003 ffc9 	bl	24ce6 <assert_print>
   20d54:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20d56:	4810      	ldr	r0, [pc, #64]	; (20d98 <z_ready_thread+0x74>)
   20d58:	f003 ffbe 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   20d5c:	480d      	ldr	r0, [pc, #52]	; (20d94 <z_ready_thread+0x70>)
   20d5e:	f7fe fdbf 	bl	1f8e0 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		if (!thread_active_elsewhere(thread)) {
			ready_thread(thread);
   20d62:	4620      	mov	r0, r4
   20d64:	f7ff ff30 	bl	20bc8 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20d68:	480a      	ldr	r0, [pc, #40]	; (20d94 <z_ready_thread+0x70>)
   20d6a:	f7fe fdab 	bl	1f8c4 <z_spin_unlock_valid>
   20d6e:	b958      	cbnz	r0, 20d88 <z_ready_thread+0x64>
   20d70:	23c2      	movs	r3, #194	; 0xc2
   20d72:	4a09      	ldr	r2, [pc, #36]	; (20d98 <z_ready_thread+0x74>)
   20d74:	490c      	ldr	r1, [pc, #48]	; (20da8 <z_ready_thread+0x84>)
   20d76:	480a      	ldr	r0, [pc, #40]	; (20da0 <z_ready_thread+0x7c>)
   20d78:	f003 ffb5 	bl	24ce6 <assert_print>
   20d7c:	4905      	ldr	r1, [pc, #20]	; (20d94 <z_ready_thread+0x70>)
   20d7e:	480b      	ldr	r0, [pc, #44]	; (20dac <z_ready_thread+0x88>)
   20d80:	f003 ffb1 	bl	24ce6 <assert_print>
   20d84:	21c2      	movs	r1, #194	; 0xc2
   20d86:	e7e6      	b.n	20d56 <z_ready_thread+0x32>
	__asm__ volatile(
   20d88:	f385 8811 	msr	BASEPRI, r5
   20d8c:	f3bf 8f6f 	isb	sy
		}
	}
}
   20d90:	bd38      	pop	{r3, r4, r5, pc}
   20d92:	bf00      	nop
   20d94:	20021548 	.word	0x20021548
   20d98:	0002c4ba 	.word	0x0002c4ba
   20d9c:	0002c513 	.word	0x0002c513
   20da0:	0002b6a9 	.word	0x0002b6a9
   20da4:	0002c528 	.word	0x0002c528
   20da8:	0002c4e7 	.word	0x0002c4e7
   20dac:	0002c4fe 	.word	0x0002c4fe

00020db0 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
   20db0:	b538      	push	{r3, r4, r5, lr}
   20db2:	4604      	mov	r4, r0
	__asm__ volatile(
   20db4:	f04f 0320 	mov.w	r3, #32
   20db8:	f3ef 8511 	mrs	r5, BASEPRI
   20dbc:	f383 8812 	msr	BASEPRI_MAX, r3
   20dc0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20dc4:	4816      	ldr	r0, [pc, #88]	; (20e20 <z_unpend_thread_no_timeout+0x70>)
   20dc6:	f7fe fd6f 	bl	1f8a8 <z_spin_lock_valid>
   20dca:	b968      	cbnz	r0, 20de8 <z_unpend_thread_no_timeout+0x38>
   20dcc:	2394      	movs	r3, #148	; 0x94
   20dce:	4a15      	ldr	r2, [pc, #84]	; (20e24 <z_unpend_thread_no_timeout+0x74>)
   20dd0:	4915      	ldr	r1, [pc, #84]	; (20e28 <z_unpend_thread_no_timeout+0x78>)
   20dd2:	4816      	ldr	r0, [pc, #88]	; (20e2c <z_unpend_thread_no_timeout+0x7c>)
   20dd4:	f003 ff87 	bl	24ce6 <assert_print>
   20dd8:	4911      	ldr	r1, [pc, #68]	; (20e20 <z_unpend_thread_no_timeout+0x70>)
   20dda:	4815      	ldr	r0, [pc, #84]	; (20e30 <z_unpend_thread_no_timeout+0x80>)
   20ddc:	f003 ff83 	bl	24ce6 <assert_print>
   20de0:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20de2:	4810      	ldr	r0, [pc, #64]	; (20e24 <z_unpend_thread_no_timeout+0x74>)
   20de4:	f003 ff78 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   20de8:	480d      	ldr	r0, [pc, #52]	; (20e20 <z_unpend_thread_no_timeout+0x70>)
   20dea:	f7fe fd79 	bl	1f8e0 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
   20dee:	4620      	mov	r0, r4
   20df0:	f000 fc62 	bl	216b8 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20df4:	480a      	ldr	r0, [pc, #40]	; (20e20 <z_unpend_thread_no_timeout+0x70>)
   20df6:	f7fe fd65 	bl	1f8c4 <z_spin_unlock_valid>
   20dfa:	b958      	cbnz	r0, 20e14 <z_unpend_thread_no_timeout+0x64>
   20dfc:	23c2      	movs	r3, #194	; 0xc2
   20dfe:	4a09      	ldr	r2, [pc, #36]	; (20e24 <z_unpend_thread_no_timeout+0x74>)
   20e00:	490c      	ldr	r1, [pc, #48]	; (20e34 <z_unpend_thread_no_timeout+0x84>)
   20e02:	480a      	ldr	r0, [pc, #40]	; (20e2c <z_unpend_thread_no_timeout+0x7c>)
   20e04:	f003 ff6f 	bl	24ce6 <assert_print>
   20e08:	4905      	ldr	r1, [pc, #20]	; (20e20 <z_unpend_thread_no_timeout+0x70>)
   20e0a:	480b      	ldr	r0, [pc, #44]	; (20e38 <z_unpend_thread_no_timeout+0x88>)
   20e0c:	f003 ff6b 	bl	24ce6 <assert_print>
   20e10:	21c2      	movs	r1, #194	; 0xc2
   20e12:	e7e6      	b.n	20de2 <z_unpend_thread_no_timeout+0x32>
	__asm__ volatile(
   20e14:	f385 8811 	msr	BASEPRI, r5
   20e18:	f3bf 8f6f 	isb	sy
	}
}
   20e1c:	bd38      	pop	{r3, r4, r5, pc}
   20e1e:	bf00      	nop
   20e20:	20021548 	.word	0x20021548
   20e24:	0002c4ba 	.word	0x0002c4ba
   20e28:	0002c513 	.word	0x0002c513
   20e2c:	0002b6a9 	.word	0x0002b6a9
   20e30:	0002c528 	.word	0x0002c528
   20e34:	0002c4e7 	.word	0x0002c4e7
   20e38:	0002c4fe 	.word	0x0002c4fe

00020e3c <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
   20e3c:	b570      	push	{r4, r5, r6, lr}
   20e3e:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   20e40:	460d      	mov	r5, r1
   20e42:	b9e9      	cbnz	r1, 20e80 <z_reschedule+0x44>
   20e44:	f3ef 8605 	mrs	r6, IPSR
   20e48:	b9d6      	cbnz	r6, 20e80 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
   20e4a:	4b18      	ldr	r3, [pc, #96]	; (20eac <z_reschedule+0x70>)
	if (resched(key.key) && need_swap()) {
   20e4c:	69da      	ldr	r2, [r3, #28]
   20e4e:	689b      	ldr	r3, [r3, #8]
   20e50:	429a      	cmp	r2, r3
   20e52:	d015      	beq.n	20e80 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20e54:	f7fe fd36 	bl	1f8c4 <z_spin_unlock_valid>
   20e58:	b968      	cbnz	r0, 20e76 <z_reschedule+0x3a>
   20e5a:	23e1      	movs	r3, #225	; 0xe1
   20e5c:	4a14      	ldr	r2, [pc, #80]	; (20eb0 <z_reschedule+0x74>)
   20e5e:	4915      	ldr	r1, [pc, #84]	; (20eb4 <z_reschedule+0x78>)
   20e60:	4815      	ldr	r0, [pc, #84]	; (20eb8 <z_reschedule+0x7c>)
   20e62:	f003 ff40 	bl	24ce6 <assert_print>
   20e66:	4621      	mov	r1, r4
   20e68:	4814      	ldr	r0, [pc, #80]	; (20ebc <z_reschedule+0x80>)
   20e6a:	f003 ff3c 	bl	24ce6 <assert_print>
   20e6e:	21e1      	movs	r1, #225	; 0xe1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20e70:	480f      	ldr	r0, [pc, #60]	; (20eb0 <z_reschedule+0x74>)
   20e72:	f003 ff31 	bl	24cd8 <assert_post_action>
	ret = arch_swap(key);
   20e76:	4630      	mov	r0, r6
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
   20e78:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   20e7c:	f7ef b9c6 	b.w	1020c <arch_swap>
   20e80:	4620      	mov	r0, r4
   20e82:	f7fe fd1f 	bl	1f8c4 <z_spin_unlock_valid>
   20e86:	b958      	cbnz	r0, 20ea0 <z_reschedule+0x64>
   20e88:	23c2      	movs	r3, #194	; 0xc2
   20e8a:	4a09      	ldr	r2, [pc, #36]	; (20eb0 <z_reschedule+0x74>)
   20e8c:	4909      	ldr	r1, [pc, #36]	; (20eb4 <z_reschedule+0x78>)
   20e8e:	480a      	ldr	r0, [pc, #40]	; (20eb8 <z_reschedule+0x7c>)
   20e90:	f003 ff29 	bl	24ce6 <assert_print>
   20e94:	4621      	mov	r1, r4
   20e96:	4809      	ldr	r0, [pc, #36]	; (20ebc <z_reschedule+0x80>)
   20e98:	f003 ff25 	bl	24ce6 <assert_print>
   20e9c:	21c2      	movs	r1, #194	; 0xc2
   20e9e:	e7e7      	b.n	20e70 <z_reschedule+0x34>
   20ea0:	f385 8811 	msr	BASEPRI, r5
   20ea4:	f3bf 8f6f 	isb	sy
   20ea8:	bd70      	pop	{r4, r5, r6, pc}
   20eaa:	bf00      	nop
   20eac:	20021500 	.word	0x20021500
   20eb0:	0002c4ba 	.word	0x0002c4ba
   20eb4:	0002c4e7 	.word	0x0002c4e7
   20eb8:	0002b6a9 	.word	0x0002b6a9
   20ebc:	0002c4fe 	.word	0x0002c4fe

00020ec0 <z_sched_start>:
{
   20ec0:	b538      	push	{r3, r4, r5, lr}
   20ec2:	4604      	mov	r4, r0
	__asm__ volatile(
   20ec4:	f04f 0320 	mov.w	r3, #32
   20ec8:	f3ef 8511 	mrs	r5, BASEPRI
   20ecc:	f383 8812 	msr	BASEPRI_MAX, r3
   20ed0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20ed4:	481c      	ldr	r0, [pc, #112]	; (20f48 <z_sched_start+0x88>)
   20ed6:	f7fe fce7 	bl	1f8a8 <z_spin_lock_valid>
   20eda:	b968      	cbnz	r0, 20ef8 <z_sched_start+0x38>
   20edc:	2394      	movs	r3, #148	; 0x94
   20ede:	4a1b      	ldr	r2, [pc, #108]	; (20f4c <z_sched_start+0x8c>)
   20ee0:	491b      	ldr	r1, [pc, #108]	; (20f50 <z_sched_start+0x90>)
   20ee2:	481c      	ldr	r0, [pc, #112]	; (20f54 <z_sched_start+0x94>)
   20ee4:	f003 feff 	bl	24ce6 <assert_print>
   20ee8:	4917      	ldr	r1, [pc, #92]	; (20f48 <z_sched_start+0x88>)
   20eea:	481b      	ldr	r0, [pc, #108]	; (20f58 <z_sched_start+0x98>)
   20eec:	f003 fefb 	bl	24ce6 <assert_print>
   20ef0:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20ef2:	4816      	ldr	r0, [pc, #88]	; (20f4c <z_sched_start+0x8c>)
   20ef4:	f003 fef0 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   20ef8:	4813      	ldr	r0, [pc, #76]	; (20f48 <z_sched_start+0x88>)
   20efa:	f7fe fcf1 	bl	1f8e0 <z_spin_lock_set_owner>
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
   20efe:	7b63      	ldrb	r3, [r4, #13]
	if (z_has_thread_started(thread)) {
   20f00:	075a      	lsls	r2, r3, #29
   20f02:	d414      	bmi.n	20f2e <z_sched_start+0x6e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20f04:	4810      	ldr	r0, [pc, #64]	; (20f48 <z_sched_start+0x88>)
   20f06:	f7fe fcdd 	bl	1f8c4 <z_spin_unlock_valid>
   20f0a:	b958      	cbnz	r0, 20f24 <z_sched_start+0x64>
   20f0c:	23c2      	movs	r3, #194	; 0xc2
   20f0e:	4a0f      	ldr	r2, [pc, #60]	; (20f4c <z_sched_start+0x8c>)
   20f10:	4912      	ldr	r1, [pc, #72]	; (20f5c <z_sched_start+0x9c>)
   20f12:	4810      	ldr	r0, [pc, #64]	; (20f54 <z_sched_start+0x94>)
   20f14:	f003 fee7 	bl	24ce6 <assert_print>
   20f18:	490b      	ldr	r1, [pc, #44]	; (20f48 <z_sched_start+0x88>)
   20f1a:	4811      	ldr	r0, [pc, #68]	; (20f60 <z_sched_start+0xa0>)
   20f1c:	f003 fee3 	bl	24ce6 <assert_print>
   20f20:	21c2      	movs	r1, #194	; 0xc2
   20f22:	e7e6      	b.n	20ef2 <z_sched_start+0x32>
	__asm__ volatile(
   20f24:	f385 8811 	msr	BASEPRI, r5
   20f28:	f3bf 8f6f 	isb	sy
}
   20f2c:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
   20f2e:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
   20f32:	4620      	mov	r0, r4
   20f34:	7363      	strb	r3, [r4, #13]
   20f36:	f7ff fe47 	bl	20bc8 <ready_thread>
	z_reschedule(&sched_spinlock, key);
   20f3a:	4629      	mov	r1, r5
}
   20f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
   20f40:	4801      	ldr	r0, [pc, #4]	; (20f48 <z_sched_start+0x88>)
   20f42:	f7ff bf7b 	b.w	20e3c <z_reschedule>
   20f46:	bf00      	nop
   20f48:	20021548 	.word	0x20021548
   20f4c:	0002c4ba 	.word	0x0002c4ba
   20f50:	0002c513 	.word	0x0002c513
   20f54:	0002b6a9 	.word	0x0002b6a9
   20f58:	0002c528 	.word	0x0002c528
   20f5c:	0002c4e7 	.word	0x0002c4e7
   20f60:	0002c4fe 	.word	0x0002c4fe

00020f64 <k_sched_lock>:
		signal_pending_ipi();
	}
}

void k_sched_lock(void)
{
   20f64:	b510      	push	{r4, lr}
	__asm__ volatile(
   20f66:	f04f 0320 	mov.w	r3, #32
   20f6a:	f3ef 8411 	mrs	r4, BASEPRI
   20f6e:	f383 8812 	msr	BASEPRI_MAX, r3
   20f72:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20f76:	4825      	ldr	r0, [pc, #148]	; (2100c <k_sched_lock+0xa8>)
   20f78:	f7fe fc96 	bl	1f8a8 <z_spin_lock_valid>
   20f7c:	b960      	cbnz	r0, 20f98 <k_sched_lock+0x34>
   20f7e:	2394      	movs	r3, #148	; 0x94
   20f80:	4a23      	ldr	r2, [pc, #140]	; (21010 <k_sched_lock+0xac>)
   20f82:	4924      	ldr	r1, [pc, #144]	; (21014 <k_sched_lock+0xb0>)
   20f84:	4824      	ldr	r0, [pc, #144]	; (21018 <k_sched_lock+0xb4>)
   20f86:	f003 feae 	bl	24ce6 <assert_print>
   20f8a:	4920      	ldr	r1, [pc, #128]	; (2100c <k_sched_lock+0xa8>)
   20f8c:	4823      	ldr	r0, [pc, #140]	; (2101c <k_sched_lock+0xb8>)
   20f8e:	f003 feaa 	bl	24ce6 <assert_print>
   20f92:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20f94:	481e      	ldr	r0, [pc, #120]	; (21010 <k_sched_lock+0xac>)
   20f96:	e010      	b.n	20fba <k_sched_lock+0x56>
	z_spin_lock_set_owner(l);
   20f98:	481c      	ldr	r0, [pc, #112]	; (2100c <k_sched_lock+0xa8>)
   20f9a:	f7fe fca1 	bl	1f8e0 <z_spin_lock_set_owner>
   20f9e:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
   20fa2:	b163      	cbz	r3, 20fbe <k_sched_lock+0x5a>
   20fa4:	491e      	ldr	r1, [pc, #120]	; (21020 <k_sched_lock+0xbc>)
   20fa6:	23fd      	movs	r3, #253	; 0xfd
   20fa8:	4a1e      	ldr	r2, [pc, #120]	; (21024 <k_sched_lock+0xc0>)
   20faa:	481b      	ldr	r0, [pc, #108]	; (21018 <k_sched_lock+0xb4>)
   20fac:	f003 fe9b 	bl	24ce6 <assert_print>
   20fb0:	481d      	ldr	r0, [pc, #116]	; (21028 <k_sched_lock+0xc4>)
   20fb2:	f003 fe98 	bl	24ce6 <assert_print>
   20fb6:	21fd      	movs	r1, #253	; 0xfd
   20fb8:	481a      	ldr	r0, [pc, #104]	; (21024 <k_sched_lock+0xc0>)
   20fba:	f003 fe8d 	bl	24cd8 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
   20fbe:	4b1b      	ldr	r3, [pc, #108]	; (2102c <k_sched_lock+0xc8>)
   20fc0:	689a      	ldr	r2, [r3, #8]
   20fc2:	7bd3      	ldrb	r3, [r2, #15]
   20fc4:	2b01      	cmp	r3, #1
   20fc6:	d10a      	bne.n	20fde <k_sched_lock+0x7a>
   20fc8:	4919      	ldr	r1, [pc, #100]	; (21030 <k_sched_lock+0xcc>)
   20fca:	23fe      	movs	r3, #254	; 0xfe
   20fcc:	4a15      	ldr	r2, [pc, #84]	; (21024 <k_sched_lock+0xc0>)
   20fce:	4812      	ldr	r0, [pc, #72]	; (21018 <k_sched_lock+0xb4>)
   20fd0:	f003 fe89 	bl	24ce6 <assert_print>
   20fd4:	4814      	ldr	r0, [pc, #80]	; (21028 <k_sched_lock+0xc4>)
   20fd6:	f003 fe86 	bl	24ce6 <assert_print>
   20fda:	21fe      	movs	r1, #254	; 0xfe
   20fdc:	e7ec      	b.n	20fb8 <k_sched_lock+0x54>
	--_current->base.sched_locked;
   20fde:	3b01      	subs	r3, #1
   20fe0:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20fe2:	480a      	ldr	r0, [pc, #40]	; (2100c <k_sched_lock+0xa8>)
   20fe4:	f7fe fc6e 	bl	1f8c4 <z_spin_unlock_valid>
   20fe8:	b958      	cbnz	r0, 21002 <k_sched_lock+0x9e>
   20fea:	23c2      	movs	r3, #194	; 0xc2
   20fec:	4a08      	ldr	r2, [pc, #32]	; (21010 <k_sched_lock+0xac>)
   20fee:	4911      	ldr	r1, [pc, #68]	; (21034 <k_sched_lock+0xd0>)
   20ff0:	4809      	ldr	r0, [pc, #36]	; (21018 <k_sched_lock+0xb4>)
   20ff2:	f003 fe78 	bl	24ce6 <assert_print>
   20ff6:	4905      	ldr	r1, [pc, #20]	; (2100c <k_sched_lock+0xa8>)
   20ff8:	480f      	ldr	r0, [pc, #60]	; (21038 <k_sched_lock+0xd4>)
   20ffa:	f003 fe74 	bl	24ce6 <assert_print>
   20ffe:	21c2      	movs	r1, #194	; 0xc2
   21000:	e7c8      	b.n	20f94 <k_sched_lock+0x30>
	__asm__ volatile(
   21002:	f384 8811 	msr	BASEPRI, r4
   21006:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
   2100a:	bd10      	pop	{r4, pc}
   2100c:	20021548 	.word	0x20021548
   21010:	0002c4ba 	.word	0x0002c4ba
   21014:	0002c513 	.word	0x0002c513
   21018:	0002b6a9 	.word	0x0002b6a9
   2101c:	0002c528 	.word	0x0002c528
   21020:	000307ec 	.word	0x000307ec
   21024:	00030ac3 	.word	0x00030ac3
   21028:	0002f2c0 	.word	0x0002f2c0
   2102c:	20021500 	.word	0x20021500
   21030:	00030aee 	.word	0x00030aee
   21034:	0002c4e7 	.word	0x0002c4e7
   21038:	0002c4fe 	.word	0x0002c4fe

0002103c <k_sched_unlock>:

void k_sched_unlock(void)
{
   2103c:	b510      	push	{r4, lr}
	__asm__ volatile(
   2103e:	f04f 0320 	mov.w	r3, #32
   21042:	f3ef 8411 	mrs	r4, BASEPRI
   21046:	f383 8812 	msr	BASEPRI_MAX, r3
   2104a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2104e:	4829      	ldr	r0, [pc, #164]	; (210f4 <k_sched_unlock+0xb8>)
   21050:	f7fe fc2a 	bl	1f8a8 <z_spin_lock_valid>
   21054:	b960      	cbnz	r0, 21070 <k_sched_unlock+0x34>
   21056:	2394      	movs	r3, #148	; 0x94
   21058:	4a27      	ldr	r2, [pc, #156]	; (210f8 <k_sched_unlock+0xbc>)
   2105a:	4928      	ldr	r1, [pc, #160]	; (210fc <k_sched_unlock+0xc0>)
   2105c:	4828      	ldr	r0, [pc, #160]	; (21100 <k_sched_unlock+0xc4>)
   2105e:	f003 fe42 	bl	24ce6 <assert_print>
   21062:	4924      	ldr	r1, [pc, #144]	; (210f4 <k_sched_unlock+0xb8>)
   21064:	4827      	ldr	r0, [pc, #156]	; (21104 <k_sched_unlock+0xc8>)
   21066:	f003 fe3e 	bl	24ce6 <assert_print>
   2106a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2106c:	4822      	ldr	r0, [pc, #136]	; (210f8 <k_sched_unlock+0xbc>)
   2106e:	e013      	b.n	21098 <k_sched_unlock+0x5c>
	z_spin_lock_set_owner(l);
   21070:	4820      	ldr	r0, [pc, #128]	; (210f4 <k_sched_unlock+0xb8>)
   21072:	f7fe fc35 	bl	1f8e0 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		__ASSERT(_current->base.sched_locked != 0U, "");
   21076:	4b24      	ldr	r3, [pc, #144]	; (21108 <k_sched_unlock+0xcc>)
   21078:	689a      	ldr	r2, [r3, #8]
   2107a:	7bd3      	ldrb	r3, [r2, #15]
   2107c:	b973      	cbnz	r3, 2109c <k_sched_unlock+0x60>
   2107e:	4923      	ldr	r1, [pc, #140]	; (2110c <k_sched_unlock+0xd0>)
   21080:	f240 33e7 	movw	r3, #999	; 0x3e7
   21084:	4a22      	ldr	r2, [pc, #136]	; (21110 <k_sched_unlock+0xd4>)
   21086:	481e      	ldr	r0, [pc, #120]	; (21100 <k_sched_unlock+0xc4>)
   21088:	f003 fe2d 	bl	24ce6 <assert_print>
   2108c:	4821      	ldr	r0, [pc, #132]	; (21114 <k_sched_unlock+0xd8>)
   2108e:	f003 fe2a 	bl	24ce6 <assert_print>
   21092:	f240 31e7 	movw	r1, #999	; 0x3e7
   21096:	481e      	ldr	r0, [pc, #120]	; (21110 <k_sched_unlock+0xd4>)
   21098:	f003 fe1e 	bl	24cd8 <assert_post_action>
   2109c:	f3ef 8005 	mrs	r0, IPSR
		__ASSERT(!arch_is_in_isr(), "");
   210a0:	b160      	cbz	r0, 210bc <k_sched_unlock+0x80>
   210a2:	491d      	ldr	r1, [pc, #116]	; (21118 <k_sched_unlock+0xdc>)
   210a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   210a8:	4a19      	ldr	r2, [pc, #100]	; (21110 <k_sched_unlock+0xd4>)
   210aa:	4815      	ldr	r0, [pc, #84]	; (21100 <k_sched_unlock+0xc4>)
   210ac:	f003 fe1b 	bl	24ce6 <assert_print>
   210b0:	4818      	ldr	r0, [pc, #96]	; (21114 <k_sched_unlock+0xd8>)
   210b2:	f003 fe18 	bl	24ce6 <assert_print>
   210b6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   210ba:	e7ec      	b.n	21096 <k_sched_unlock+0x5a>

		++_current->base.sched_locked;
   210bc:	3301      	adds	r3, #1
   210be:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
   210c0:	f7ff fd4e 	bl	20b60 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   210c4:	480b      	ldr	r0, [pc, #44]	; (210f4 <k_sched_unlock+0xb8>)
   210c6:	f7fe fbfd 	bl	1f8c4 <z_spin_unlock_valid>
   210ca:	b958      	cbnz	r0, 210e4 <k_sched_unlock+0xa8>
   210cc:	23c2      	movs	r3, #194	; 0xc2
   210ce:	4a0a      	ldr	r2, [pc, #40]	; (210f8 <k_sched_unlock+0xbc>)
   210d0:	4912      	ldr	r1, [pc, #72]	; (2111c <k_sched_unlock+0xe0>)
   210d2:	480b      	ldr	r0, [pc, #44]	; (21100 <k_sched_unlock+0xc4>)
   210d4:	f003 fe07 	bl	24ce6 <assert_print>
   210d8:	4906      	ldr	r1, [pc, #24]	; (210f4 <k_sched_unlock+0xb8>)
   210da:	4811      	ldr	r0, [pc, #68]	; (21120 <k_sched_unlock+0xe4>)
   210dc:	f003 fe03 	bl	24ce6 <assert_print>
   210e0:	21c2      	movs	r1, #194	; 0xc2
   210e2:	e7c3      	b.n	2106c <k_sched_unlock+0x30>
	__asm__ volatile(
   210e4:	f384 8811 	msr	BASEPRI, r4
   210e8:	f3bf 8f6f 	isb	sy
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
   210ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
   210f0:	f008 ba36 	b.w	29560 <z_reschedule_unlocked>
   210f4:	20021548 	.word	0x20021548
   210f8:	0002c4ba 	.word	0x0002c4ba
   210fc:	0002c513 	.word	0x0002c513
   21100:	0002b6a9 	.word	0x0002b6a9
   21104:	0002c528 	.word	0x0002c528
   21108:	20021500 	.word	0x20021500
   2110c:	00030b1f 	.word	0x00030b1f
   21110:	00030a59 	.word	0x00030a59
   21114:	0002f2c0 	.word	0x0002f2c0
   21118:	000307ec 	.word	0x000307ec
   2111c:	0002c4e7 	.word	0x0002c4e7
   21120:	0002c4fe 	.word	0x0002c4fe

00021124 <z_priq_dumb_remove>:
#endif
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
   21124:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21126:	4b0b      	ldr	r3, [pc, #44]	; (21154 <z_priq_dumb_remove+0x30>)
   21128:	4299      	cmp	r1, r3
   2112a:	d10b      	bne.n	21144 <z_priq_dumb_remove+0x20>
   2112c:	490a      	ldr	r1, [pc, #40]	; (21158 <z_priq_dumb_remove+0x34>)
   2112e:	480b      	ldr	r0, [pc, #44]	; (2115c <z_priq_dumb_remove+0x38>)
   21130:	f240 4373 	movw	r3, #1139	; 0x473
   21134:	4a0a      	ldr	r2, [pc, #40]	; (21160 <z_priq_dumb_remove+0x3c>)
   21136:	f003 fdd6 	bl	24ce6 <assert_print>
   2113a:	f240 4173 	movw	r1, #1139	; 0x473
   2113e:	4808      	ldr	r0, [pc, #32]	; (21160 <z_priq_dumb_remove+0x3c>)
   21140:	f003 fdca 	bl	24cd8 <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
   21144:	e9d1 3200 	ldrd	r3, r2, [r1]

	prev->next = next;
   21148:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   2114a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   2114c:	2300      	movs	r3, #0
	node->prev = NULL;
   2114e:	e9c1 3300 	strd	r3, r3, [r1]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
   21152:	bd08      	pop	{r3, pc}
   21154:	20009c08 	.word	0x20009c08
   21158:	00030aa2 	.word	0x00030aa2
   2115c:	0002b6a9 	.word	0x0002b6a9
   21160:	00030a59 	.word	0x00030a59

00021164 <move_thread_to_end_of_prio_q>:
{
   21164:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
   21166:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   2116a:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
   2116c:	2a00      	cmp	r2, #0
	return (thread->base.thread_state & state) != 0U;
   2116e:	7b43      	ldrb	r3, [r0, #13]
   21170:	da06      	bge.n	21180 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   21176:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21178:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   2117a:	481d      	ldr	r0, [pc, #116]	; (211f0 <move_thread_to_end_of_prio_q+0x8c>)
   2117c:	f7ff ffd2 	bl	21124 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   21180:	7b63      	ldrb	r3, [r4, #13]
   21182:	f063 037f 	orn	r3, r3, #127	; 0x7f
   21186:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21188:	4b1a      	ldr	r3, [pc, #104]	; (211f4 <move_thread_to_end_of_prio_q+0x90>)
   2118a:	429c      	cmp	r4, r3
   2118c:	d109      	bne.n	211a2 <move_thread_to_end_of_prio_q+0x3e>
   2118e:	491a      	ldr	r1, [pc, #104]	; (211f8 <move_thread_to_end_of_prio_q+0x94>)
   21190:	481a      	ldr	r0, [pc, #104]	; (211fc <move_thread_to_end_of_prio_q+0x98>)
   21192:	23ba      	movs	r3, #186	; 0xba
   21194:	4a1a      	ldr	r2, [pc, #104]	; (21200 <move_thread_to_end_of_prio_q+0x9c>)
   21196:	f003 fda6 	bl	24ce6 <assert_print>
   2119a:	21ba      	movs	r1, #186	; 0xba
   2119c:	4818      	ldr	r0, [pc, #96]	; (21200 <move_thread_to_end_of_prio_q+0x9c>)
   2119e:	f003 fd9b 	bl	24cd8 <assert_post_action>
	return list->head == list;
   211a2:	4a18      	ldr	r2, [pc, #96]	; (21204 <move_thread_to_end_of_prio_q+0xa0>)
   211a4:	4611      	mov	r1, r2
   211a6:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return (node == list->tail) ? NULL : node->next;
   211aa:	6a50      	ldr	r0, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
   211ac:	428b      	cmp	r3, r1
   211ae:	bf08      	it	eq
   211b0:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   211b2:	b923      	cbnz	r3, 211be <move_thread_to_end_of_prio_q+0x5a>
	node->prev = tail;
   211b4:	e9c4 1000 	strd	r1, r0, [r4]
	tail->next = node;
   211b8:	6004      	str	r4, [r0, #0]
	list->tail = node;
   211ba:	6254      	str	r4, [r2, #36]	; 0x24
}
   211bc:	e00c      	b.n	211d8 <move_thread_to_end_of_prio_q+0x74>
	int32_t b1 = thread_1->base.prio;
   211be:	f994 500e 	ldrsb.w	r5, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   211c2:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
   211c6:	42b5      	cmp	r5, r6
   211c8:	d00e      	beq.n	211e8 <move_thread_to_end_of_prio_q+0x84>
		if (z_sched_prio_cmp(thread, t) > 0) {
   211ca:	42ae      	cmp	r6, r5
   211cc:	dd0c      	ble.n	211e8 <move_thread_to_end_of_prio_q+0x84>
	sys_dnode_t *const prev = successor->prev;
   211ce:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
   211d0:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
   211d4:	600c      	str	r4, [r1, #0]
	successor->prev = node;
   211d6:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
   211d8:	6890      	ldr	r0, [r2, #8]
   211da:	1b03      	subs	r3, r0, r4
   211dc:	4258      	negs	r0, r3
   211de:	4158      	adcs	r0, r3
}
   211e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
   211e4:	f7ff bcbc 	b.w	20b60 <update_cache>
	return (node == list->tail) ? NULL : node->next;
   211e8:	4298      	cmp	r0, r3
   211ea:	d0e3      	beq.n	211b4 <move_thread_to_end_of_prio_q+0x50>
   211ec:	681b      	ldr	r3, [r3, #0]
   211ee:	e7e0      	b.n	211b2 <move_thread_to_end_of_prio_q+0x4e>
   211f0:	20021520 	.word	0x20021520
   211f4:	20009c08 	.word	0x20009c08
   211f8:	00030aa2 	.word	0x00030aa2
   211fc:	0002b6a9 	.word	0x0002b6a9
   21200:	00030a59 	.word	0x00030a59
   21204:	20021500 	.word	0x20021500

00021208 <z_time_slice>:
{
   21208:	b570      	push	{r4, r5, r6, lr}
   2120a:	4605      	mov	r5, r0
	__asm__ volatile(
   2120c:	f04f 0320 	mov.w	r3, #32
   21210:	f3ef 8611 	mrs	r6, BASEPRI
   21214:	f383 8812 	msr	BASEPRI_MAX, r3
   21218:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2121c:	4829      	ldr	r0, [pc, #164]	; (212c4 <z_time_slice+0xbc>)
   2121e:	f7fe fb43 	bl	1f8a8 <z_spin_lock_valid>
   21222:	b968      	cbnz	r0, 21240 <z_time_slice+0x38>
   21224:	2394      	movs	r3, #148	; 0x94
   21226:	4a28      	ldr	r2, [pc, #160]	; (212c8 <z_time_slice+0xc0>)
   21228:	4928      	ldr	r1, [pc, #160]	; (212cc <z_time_slice+0xc4>)
   2122a:	4829      	ldr	r0, [pc, #164]	; (212d0 <z_time_slice+0xc8>)
   2122c:	f003 fd5b 	bl	24ce6 <assert_print>
   21230:	4924      	ldr	r1, [pc, #144]	; (212c4 <z_time_slice+0xbc>)
   21232:	4828      	ldr	r0, [pc, #160]	; (212d4 <z_time_slice+0xcc>)
   21234:	f003 fd57 	bl	24ce6 <assert_print>
   21238:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2123a:	4823      	ldr	r0, [pc, #140]	; (212c8 <z_time_slice+0xc0>)
   2123c:	f003 fd4c 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21240:	4820      	ldr	r0, [pc, #128]	; (212c4 <z_time_slice+0xbc>)
   21242:	f7fe fb4d 	bl	1f8e0 <z_spin_lock_set_owner>
	if (pending_current == _current) {
   21246:	4b24      	ldr	r3, [pc, #144]	; (212d8 <z_time_slice+0xd0>)
   21248:	4a24      	ldr	r2, [pc, #144]	; (212dc <z_time_slice+0xd4>)
   2124a:	689c      	ldr	r4, [r3, #8]
   2124c:	6811      	ldr	r1, [r2, #0]
   2124e:	428c      	cmp	r4, r1
   21250:	d112      	bne.n	21278 <z_time_slice+0x70>
		z_reset_time_slice(_current);
   21252:	4620      	mov	r0, r4
   21254:	f7ff fc70 	bl	20b38 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21258:	481a      	ldr	r0, [pc, #104]	; (212c4 <z_time_slice+0xbc>)
   2125a:	f7fe fb33 	bl	1f8c4 <z_spin_unlock_valid>
   2125e:	bb58      	cbnz	r0, 212b8 <z_time_slice+0xb0>
   21260:	23c2      	movs	r3, #194	; 0xc2
   21262:	4a19      	ldr	r2, [pc, #100]	; (212c8 <z_time_slice+0xc0>)
   21264:	491e      	ldr	r1, [pc, #120]	; (212e0 <z_time_slice+0xd8>)
   21266:	481a      	ldr	r0, [pc, #104]	; (212d0 <z_time_slice+0xc8>)
   21268:	f003 fd3d 	bl	24ce6 <assert_print>
   2126c:	4915      	ldr	r1, [pc, #84]	; (212c4 <z_time_slice+0xbc>)
   2126e:	481d      	ldr	r0, [pc, #116]	; (212e4 <z_time_slice+0xdc>)
   21270:	f003 fd39 	bl	24ce6 <assert_print>
   21274:	21c2      	movs	r1, #194	; 0xc2
   21276:	e7e0      	b.n	2123a <z_time_slice+0x32>
	pending_current = NULL;
   21278:	2100      	movs	r1, #0
   2127a:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
   2127c:	4a1a      	ldr	r2, [pc, #104]	; (212e8 <z_time_slice+0xe0>)
	if (slice_time(_current) && sliceable(_current)) {
   2127e:	6812      	ldr	r2, [r2, #0]
   21280:	b1c2      	cbz	r2, 212b4 <z_time_slice+0xac>
		&& !z_is_idle_thread_object(thread);
   21282:	89e2      	ldrh	r2, [r4, #14]
   21284:	2a7f      	cmp	r2, #127	; 0x7f
   21286:	d815      	bhi.n	212b4 <z_time_slice+0xac>
		&& !z_is_thread_prevented_from_running(thread)
   21288:	7b62      	ldrb	r2, [r4, #13]
   2128a:	06d2      	lsls	r2, r2, #27
   2128c:	d112      	bne.n	212b4 <z_time_slice+0xac>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
   2128e:	4a17      	ldr	r2, [pc, #92]	; (212ec <z_time_slice+0xe4>)
   21290:	f994 100e 	ldrsb.w	r1, [r4, #14]
   21294:	6812      	ldr	r2, [r2, #0]
   21296:	4291      	cmp	r1, r2
   21298:	db0c      	blt.n	212b4 <z_time_slice+0xac>
		&& !z_is_idle_thread_object(thread);
   2129a:	4a15      	ldr	r2, [pc, #84]	; (212f0 <z_time_slice+0xe8>)
   2129c:	4294      	cmp	r4, r2
   2129e:	d009      	beq.n	212b4 <z_time_slice+0xac>
		if (ticks >= _current_cpu->slice_ticks) {
   212a0:	691a      	ldr	r2, [r3, #16]
   212a2:	42aa      	cmp	r2, r5
   212a4:	dc03      	bgt.n	212ae <z_time_slice+0xa6>
		move_thread_to_end_of_prio_q(curr);
   212a6:	4620      	mov	r0, r4
   212a8:	f7ff ff5c 	bl	21164 <move_thread_to_end_of_prio_q>
	z_reset_time_slice(curr);
   212ac:	e7d1      	b.n	21252 <z_time_slice+0x4a>
			_current_cpu->slice_ticks -= ticks;
   212ae:	1b52      	subs	r2, r2, r5
		_current_cpu->slice_ticks = 0;
   212b0:	611a      	str	r2, [r3, #16]
   212b2:	e7d1      	b.n	21258 <z_time_slice+0x50>
   212b4:	2200      	movs	r2, #0
   212b6:	e7fb      	b.n	212b0 <z_time_slice+0xa8>
	__asm__ volatile(
   212b8:	f386 8811 	msr	BASEPRI, r6
   212bc:	f3bf 8f6f 	isb	sy
}
   212c0:	bd70      	pop	{r4, r5, r6, pc}
   212c2:	bf00      	nop
   212c4:	20021548 	.word	0x20021548
   212c8:	0002c4ba 	.word	0x0002c4ba
   212cc:	0002c513 	.word	0x0002c513
   212d0:	0002b6a9 	.word	0x0002b6a9
   212d4:	0002c528 	.word	0x0002c528
   212d8:	20021500 	.word	0x20021500
   212dc:	2002153c 	.word	0x2002153c
   212e0:	0002c4e7 	.word	0x0002c4e7
   212e4:	0002c4fe 	.word	0x0002c4fe
   212e8:	20021544 	.word	0x20021544
   212ec:	20021540 	.word	0x20021540
   212f0:	20009c08 	.word	0x20009c08

000212f4 <unready_thread>:
{
   212f4:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
   212f6:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   212fa:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
   212fc:	2a00      	cmp	r2, #0
   212fe:	7b43      	ldrb	r3, [r0, #13]
   21300:	da06      	bge.n	21310 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21302:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   21306:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21308:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   2130a:	4806      	ldr	r0, [pc, #24]	; (21324 <unready_thread+0x30>)
   2130c:	f7ff ff0a 	bl	21124 <z_priq_dumb_remove>
	update_cache(thread == _current);
   21310:	4b05      	ldr	r3, [pc, #20]	; (21328 <unready_thread+0x34>)
   21312:	6898      	ldr	r0, [r3, #8]
   21314:	1b03      	subs	r3, r0, r4
   21316:	4258      	negs	r0, r3
   21318:	4158      	adcs	r0, r3
}
   2131a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
   2131e:	f7ff bc1f 	b.w	20b60 <update_cache>
   21322:	bf00      	nop
   21324:	20021520 	.word	0x20021520
   21328:	20021500 	.word	0x20021500

0002132c <add_to_waitq_locked>:
{
   2132c:	b538      	push	{r3, r4, r5, lr}
   2132e:	4604      	mov	r4, r0
   21330:	460d      	mov	r5, r1
	unready_thread(thread);
   21332:	f7ff ffdf 	bl	212f4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   21336:	7b63      	ldrb	r3, [r4, #13]
   21338:	f043 0302 	orr.w	r3, r3, #2
   2133c:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
   2133e:	b34d      	cbz	r5, 21394 <add_to_waitq_locked+0x68>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21340:	4b15      	ldr	r3, [pc, #84]	; (21398 <add_to_waitq_locked+0x6c>)
		thread->base.pended_on = wait_q;
   21342:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21344:	429c      	cmp	r4, r3
   21346:	d109      	bne.n	2135c <add_to_waitq_locked+0x30>
   21348:	4914      	ldr	r1, [pc, #80]	; (2139c <add_to_waitq_locked+0x70>)
   2134a:	4815      	ldr	r0, [pc, #84]	; (213a0 <add_to_waitq_locked+0x74>)
   2134c:	23ba      	movs	r3, #186	; 0xba
   2134e:	4a15      	ldr	r2, [pc, #84]	; (213a4 <add_to_waitq_locked+0x78>)
   21350:	f003 fcc9 	bl	24ce6 <assert_print>
   21354:	21ba      	movs	r1, #186	; 0xba
   21356:	4813      	ldr	r0, [pc, #76]	; (213a4 <add_to_waitq_locked+0x78>)
   21358:	f003 fcbe 	bl	24cd8 <assert_post_action>
	return list->head == list;
   2135c:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2135e:	429d      	cmp	r5, r3
   21360:	d109      	bne.n	21376 <add_to_waitq_locked+0x4a>
	sys_dnode_t *const tail = list->tail;
   21362:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
   21364:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
   21368:	601c      	str	r4, [r3, #0]
	list->tail = node;
   2136a:	606c      	str	r4, [r5, #4]
}
   2136c:	e012      	b.n	21394 <add_to_waitq_locked+0x68>
	return (node == list->tail) ? NULL : node->next;
   2136e:	686a      	ldr	r2, [r5, #4]
   21370:	4293      	cmp	r3, r2
   21372:	d0f6      	beq.n	21362 <add_to_waitq_locked+0x36>
   21374:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   21376:	2b00      	cmp	r3, #0
   21378:	d0f3      	beq.n	21362 <add_to_waitq_locked+0x36>
	int32_t b1 = thread_1->base.prio;
   2137a:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   2137e:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
   21382:	428a      	cmp	r2, r1
   21384:	d0f3      	beq.n	2136e <add_to_waitq_locked+0x42>
		if (z_sched_prio_cmp(thread, t) > 0) {
   21386:	4291      	cmp	r1, r2
   21388:	ddf1      	ble.n	2136e <add_to_waitq_locked+0x42>
	sys_dnode_t *const prev = successor->prev;
   2138a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   2138c:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   21390:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   21392:	605c      	str	r4, [r3, #4]
}
   21394:	bd38      	pop	{r3, r4, r5, pc}
   21396:	bf00      	nop
   21398:	20009c08 	.word	0x20009c08
   2139c:	00030aa2 	.word	0x00030aa2
   213a0:	0002b6a9 	.word	0x0002b6a9
   213a4:	00030a59 	.word	0x00030a59

000213a8 <pend_locked>:
{
   213a8:	b570      	push	{r4, r5, r6, lr}
   213aa:	4615      	mov	r5, r2
   213ac:	461c      	mov	r4, r3
   213ae:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
   213b0:	f7ff ffbc 	bl	2132c <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   213b4:	f1b4 3fff 	cmp.w	r4, #4294967295
   213b8:	bf08      	it	eq
   213ba:	f1b5 3fff 	cmpeq.w	r5, #4294967295
   213be:	d008      	beq.n	213d2 <pend_locked+0x2a>
   213c0:	462a      	mov	r2, r5
   213c2:	4623      	mov	r3, r4
   213c4:	f106 0018 	add.w	r0, r6, #24
   213c8:	4902      	ldr	r1, [pc, #8]	; (213d4 <pend_locked+0x2c>)
}
   213ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   213ce:	f000 bdf1 	b.w	21fb4 <z_add_timeout>
   213d2:	bd70      	pop	{r4, r5, r6, pc}
   213d4:	0002178d 	.word	0x0002178d

000213d8 <z_pend_curr>:
{
   213d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   213dc:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
	pending_current = _current;
   213e0:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 21498 <z_pend_curr+0xc0>
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   213e4:	4c2d      	ldr	r4, [pc, #180]	; (2149c <z_pend_curr+0xc4>)
{
   213e6:	4617      	mov	r7, r2
	pending_current = _current;
   213e8:	4b2d      	ldr	r3, [pc, #180]	; (214a0 <z_pend_curr+0xc8>)
   213ea:	f8da 2008 	ldr.w	r2, [sl, #8]
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   213ee:	42a0      	cmp	r0, r4
{
   213f0:	4605      	mov	r5, r0
   213f2:	460e      	mov	r6, r1
	pending_current = _current;
   213f4:	601a      	str	r2, [r3, #0]
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   213f6:	d10b      	bne.n	21410 <z_pend_curr+0x38>
   213f8:	492a      	ldr	r1, [pc, #168]	; (214a4 <z_pend_curr+0xcc>)
   213fa:	482b      	ldr	r0, [pc, #172]	; (214a8 <z_pend_curr+0xd0>)
   213fc:	f240 334e 	movw	r3, #846	; 0x34e
   21400:	4a2a      	ldr	r2, [pc, #168]	; (214ac <z_pend_curr+0xd4>)
   21402:	f003 fc70 	bl	24ce6 <assert_print>
   21406:	f240 314e 	movw	r1, #846	; 0x34e
   2140a:	4828      	ldr	r0, [pc, #160]	; (214ac <z_pend_curr+0xd4>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2140c:	f003 fc64 	bl	24cd8 <assert_post_action>
	__asm__ volatile(
   21410:	f04f 0220 	mov.w	r2, #32
   21414:	f3ef 8311 	mrs	r3, BASEPRI
   21418:	f382 8812 	msr	BASEPRI_MAX, r2
   2141c:	f3bf 8f6f 	isb	sy
   21420:	4620      	mov	r0, r4
   21422:	f7fe fa41 	bl	1f8a8 <z_spin_lock_valid>
   21426:	b960      	cbnz	r0, 21442 <z_pend_curr+0x6a>
   21428:	2394      	movs	r3, #148	; 0x94
   2142a:	4a21      	ldr	r2, [pc, #132]	; (214b0 <z_pend_curr+0xd8>)
   2142c:	4921      	ldr	r1, [pc, #132]	; (214b4 <z_pend_curr+0xdc>)
   2142e:	481e      	ldr	r0, [pc, #120]	; (214a8 <z_pend_curr+0xd0>)
   21430:	f003 fc59 	bl	24ce6 <assert_print>
   21434:	4621      	mov	r1, r4
   21436:	4820      	ldr	r0, [pc, #128]	; (214b8 <z_pend_curr+0xe0>)
   21438:	f003 fc55 	bl	24ce6 <assert_print>
   2143c:	2194      	movs	r1, #148	; 0x94
   2143e:	481c      	ldr	r0, [pc, #112]	; (214b0 <z_pend_curr+0xd8>)
   21440:	e7e4      	b.n	2140c <z_pend_curr+0x34>
	z_spin_lock_set_owner(l);
   21442:	4620      	mov	r0, r4
   21444:	f7fe fa4c 	bl	1f8e0 <z_spin_lock_set_owner>
	pend_locked(_current, wait_q, timeout);
   21448:	f8da 0008 	ldr.w	r0, [sl, #8]
   2144c:	4642      	mov	r2, r8
   2144e:	464b      	mov	r3, r9
   21450:	4639      	mov	r1, r7
   21452:	f7ff ffa9 	bl	213a8 <pend_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21456:	4628      	mov	r0, r5
   21458:	f7fe fa34 	bl	1f8c4 <z_spin_unlock_valid>
   2145c:	b958      	cbnz	r0, 21476 <z_pend_curr+0x9e>
   2145e:	4917      	ldr	r1, [pc, #92]	; (214bc <z_pend_curr+0xe4>)
   21460:	23e1      	movs	r3, #225	; 0xe1
   21462:	4a13      	ldr	r2, [pc, #76]	; (214b0 <z_pend_curr+0xd8>)
   21464:	4810      	ldr	r0, [pc, #64]	; (214a8 <z_pend_curr+0xd0>)
   21466:	f003 fc3e 	bl	24ce6 <assert_print>
   2146a:	4629      	mov	r1, r5
   2146c:	4814      	ldr	r0, [pc, #80]	; (214c0 <z_pend_curr+0xe8>)
   2146e:	f003 fc3a 	bl	24ce6 <assert_print>
   21472:	21e1      	movs	r1, #225	; 0xe1
   21474:	e7e3      	b.n	2143e <z_pend_curr+0x66>
   21476:	4620      	mov	r0, r4
   21478:	f7fe fa24 	bl	1f8c4 <z_spin_unlock_valid>
   2147c:	b938      	cbnz	r0, 2148e <z_pend_curr+0xb6>
   2147e:	490f      	ldr	r1, [pc, #60]	; (214bc <z_pend_curr+0xe4>)
   21480:	23e1      	movs	r3, #225	; 0xe1
   21482:	4a0b      	ldr	r2, [pc, #44]	; (214b0 <z_pend_curr+0xd8>)
   21484:	4808      	ldr	r0, [pc, #32]	; (214a8 <z_pend_curr+0xd0>)
   21486:	f003 fc2e 	bl	24ce6 <assert_print>
   2148a:	4621      	mov	r1, r4
   2148c:	e7ee      	b.n	2146c <z_pend_curr+0x94>
   2148e:	4630      	mov	r0, r6
}
   21490:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   21494:	f7ee beba 	b.w	1020c <arch_swap>
   21498:	20021500 	.word	0x20021500
   2149c:	20021548 	.word	0x20021548
   214a0:	2002153c 	.word	0x2002153c
   214a4:	00030b50 	.word	0x00030b50
   214a8:	0002b6a9 	.word	0x0002b6a9
   214ac:	00030a59 	.word	0x00030a59
   214b0:	0002c4ba 	.word	0x0002c4ba
   214b4:	0002c513 	.word	0x0002c513
   214b8:	0002c528 	.word	0x0002c528
   214bc:	0002c4e7 	.word	0x0002c4e7
   214c0:	0002c4fe 	.word	0x0002c4fe

000214c4 <z_set_prio>:
{
   214c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   214c8:	4604      	mov	r4, r0
   214ca:	460e      	mov	r6, r1
   214cc:	f04f 0320 	mov.w	r3, #32
   214d0:	f3ef 8911 	mrs	r9, BASEPRI
   214d4:	f383 8812 	msr	BASEPRI_MAX, r3
   214d8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   214dc:	4837      	ldr	r0, [pc, #220]	; (215bc <z_set_prio+0xf8>)
   214de:	f7fe f9e3 	bl	1f8a8 <z_spin_lock_valid>
   214e2:	4607      	mov	r7, r0
   214e4:	b960      	cbnz	r0, 21500 <z_set_prio+0x3c>
   214e6:	2394      	movs	r3, #148	; 0x94
   214e8:	4a35      	ldr	r2, [pc, #212]	; (215c0 <z_set_prio+0xfc>)
   214ea:	4936      	ldr	r1, [pc, #216]	; (215c4 <z_set_prio+0x100>)
   214ec:	4836      	ldr	r0, [pc, #216]	; (215c8 <z_set_prio+0x104>)
   214ee:	f003 fbfa 	bl	24ce6 <assert_print>
   214f2:	4932      	ldr	r1, [pc, #200]	; (215bc <z_set_prio+0xf8>)
   214f4:	4835      	ldr	r0, [pc, #212]	; (215cc <z_set_prio+0x108>)
   214f6:	f003 fbf6 	bl	24ce6 <assert_print>
   214fa:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   214fc:	4830      	ldr	r0, [pc, #192]	; (215c0 <z_set_prio+0xfc>)
   214fe:	e021      	b.n	21544 <z_set_prio+0x80>
	z_spin_lock_set_owner(l);
   21500:	482e      	ldr	r0, [pc, #184]	; (215bc <z_set_prio+0xf8>)
   21502:	f7fe f9ed 	bl	1f8e0 <z_spin_lock_set_owner>
	uint8_t state = thread->base.thread_state;
   21506:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
   21508:	b276      	sxtb	r6, r6
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   2150a:	06da      	lsls	r2, r3, #27
   2150c:	d11c      	bne.n	21548 <z_set_prio+0x84>
	return node->next != NULL;
   2150e:	69a5      	ldr	r5, [r4, #24]
   21510:	b9d5      	cbnz	r5, 21548 <z_set_prio+0x84>
	_priq_run_remove(thread_runq(thread), thread);
   21512:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 215d0 <z_set_prio+0x10c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21516:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   2151a:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   2151c:	4621      	mov	r1, r4
   2151e:	4640      	mov	r0, r8
   21520:	f7ff fe00 	bl	21124 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   21524:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
   21526:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
   21528:	f063 037f 	orn	r3, r3, #127	; 0x7f
   2152c:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   2152e:	4b29      	ldr	r3, [pc, #164]	; (215d4 <z_set_prio+0x110>)
   21530:	429c      	cmp	r4, r3
   21532:	d11b      	bne.n	2156c <z_set_prio+0xa8>
   21534:	4928      	ldr	r1, [pc, #160]	; (215d8 <z_set_prio+0x114>)
   21536:	4824      	ldr	r0, [pc, #144]	; (215c8 <z_set_prio+0x104>)
   21538:	23ba      	movs	r3, #186	; 0xba
   2153a:	4a28      	ldr	r2, [pc, #160]	; (215dc <z_set_prio+0x118>)
   2153c:	f003 fbd3 	bl	24ce6 <assert_print>
   21540:	21ba      	movs	r1, #186	; 0xba
   21542:	4826      	ldr	r0, [pc, #152]	; (215dc <z_set_prio+0x118>)
   21544:	f003 fbc8 	bl	24cd8 <assert_post_action>
   21548:	2700      	movs	r7, #0
			thread->base.prio = prio;
   2154a:	73a6      	strb	r6, [r4, #14]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2154c:	481b      	ldr	r0, [pc, #108]	; (215bc <z_set_prio+0xf8>)
   2154e:	f7fe f9b9 	bl	1f8c4 <z_spin_unlock_valid>
   21552:	bb58      	cbnz	r0, 215ac <z_set_prio+0xe8>
   21554:	23c2      	movs	r3, #194	; 0xc2
   21556:	4a1a      	ldr	r2, [pc, #104]	; (215c0 <z_set_prio+0xfc>)
   21558:	4921      	ldr	r1, [pc, #132]	; (215e0 <z_set_prio+0x11c>)
   2155a:	481b      	ldr	r0, [pc, #108]	; (215c8 <z_set_prio+0x104>)
   2155c:	f003 fbc3 	bl	24ce6 <assert_print>
   21560:	4916      	ldr	r1, [pc, #88]	; (215bc <z_set_prio+0xf8>)
   21562:	4820      	ldr	r0, [pc, #128]	; (215e4 <z_set_prio+0x120>)
   21564:	f003 fbbf 	bl	24ce6 <assert_print>
   21568:	21c2      	movs	r1, #194	; 0xc2
   2156a:	e7c7      	b.n	214fc <z_set_prio+0x38>
	return list->head == list;
   2156c:	4643      	mov	r3, r8
   2156e:	f853 2920 	ldr.w	r2, [r3], #-32
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21572:	4542      	cmp	r2, r8
   21574:	bf18      	it	ne
   21576:	4615      	movne	r5, r2
	return (node == list->tail) ? NULL : node->next;
   21578:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   2157a:	b925      	cbnz	r5, 21586 <z_set_prio+0xc2>
	node->prev = tail;
   2157c:	e9c4 8200 	strd	r8, r2, [r4]
	tail->next = node;
   21580:	6014      	str	r4, [r2, #0]
	list->tail = node;
   21582:	625c      	str	r4, [r3, #36]	; 0x24
}
   21584:	e00a      	b.n	2159c <z_set_prio+0xd8>
	int32_t b2 = thread_2->base.prio;
   21586:	f995 100e 	ldrsb.w	r1, [r5, #14]
	if (b1 != b2) {
   2158a:	428e      	cmp	r6, r1
   2158c:	d00a      	beq.n	215a4 <z_set_prio+0xe0>
		if (z_sched_prio_cmp(thread, t) > 0) {
   2158e:	42b1      	cmp	r1, r6
   21590:	dd08      	ble.n	215a4 <z_set_prio+0xe0>
	sys_dnode_t *const prev = successor->prev;
   21592:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
   21594:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
   21598:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   2159a:	606c      	str	r4, [r5, #4]
			update_cache(1);
   2159c:	2001      	movs	r0, #1
   2159e:	f7ff fadf 	bl	20b60 <update_cache>
   215a2:	e7d3      	b.n	2154c <z_set_prio+0x88>
	return (node == list->tail) ? NULL : node->next;
   215a4:	42aa      	cmp	r2, r5
   215a6:	d0e9      	beq.n	2157c <z_set_prio+0xb8>
   215a8:	682d      	ldr	r5, [r5, #0]
   215aa:	e7e6      	b.n	2157a <z_set_prio+0xb6>
	__asm__ volatile(
   215ac:	f389 8811 	msr	BASEPRI, r9
   215b0:	f3bf 8f6f 	isb	sy
}
   215b4:	4638      	mov	r0, r7
   215b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   215ba:	bf00      	nop
   215bc:	20021548 	.word	0x20021548
   215c0:	0002c4ba 	.word	0x0002c4ba
   215c4:	0002c513 	.word	0x0002c513
   215c8:	0002b6a9 	.word	0x0002b6a9
   215cc:	0002c528 	.word	0x0002c528
   215d0:	20021520 	.word	0x20021520
   215d4:	20009c08 	.word	0x20009c08
   215d8:	00030aa2 	.word	0x00030aa2
   215dc:	00030a59 	.word	0x00030a59
   215e0:	0002c4e7 	.word	0x0002c4e7
   215e4:	0002c4fe 	.word	0x0002c4fe

000215e8 <z_impl_k_thread_suspend>:
{
   215e8:	b570      	push	{r4, r5, r6, lr}
   215ea:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
   215ec:	3018      	adds	r0, #24
   215ee:	f000 fda7 	bl	22140 <z_abort_timeout>
	__asm__ volatile(
   215f2:	f04f 0320 	mov.w	r3, #32
   215f6:	f3ef 8611 	mrs	r6, BASEPRI
   215fa:	f383 8812 	msr	BASEPRI_MAX, r3
   215fe:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21602:	4824      	ldr	r0, [pc, #144]	; (21694 <z_impl_k_thread_suspend+0xac>)
   21604:	f7fe f950 	bl	1f8a8 <z_spin_lock_valid>
   21608:	b968      	cbnz	r0, 21626 <z_impl_k_thread_suspend+0x3e>
   2160a:	2394      	movs	r3, #148	; 0x94
   2160c:	4a22      	ldr	r2, [pc, #136]	; (21698 <z_impl_k_thread_suspend+0xb0>)
   2160e:	4923      	ldr	r1, [pc, #140]	; (2169c <z_impl_k_thread_suspend+0xb4>)
   21610:	4823      	ldr	r0, [pc, #140]	; (216a0 <z_impl_k_thread_suspend+0xb8>)
   21612:	f003 fb68 	bl	24ce6 <assert_print>
   21616:	491f      	ldr	r1, [pc, #124]	; (21694 <z_impl_k_thread_suspend+0xac>)
   21618:	4822      	ldr	r0, [pc, #136]	; (216a4 <z_impl_k_thread_suspend+0xbc>)
   2161a:	f003 fb64 	bl	24ce6 <assert_print>
   2161e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21620:	481d      	ldr	r0, [pc, #116]	; (21698 <z_impl_k_thread_suspend+0xb0>)
   21622:	f003 fb59 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21626:	481b      	ldr	r0, [pc, #108]	; (21694 <z_impl_k_thread_suspend+0xac>)
   21628:	f7fe f95a 	bl	1f8e0 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
   2162c:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
   21630:	7b63      	ldrb	r3, [r4, #13]
   21632:	2a00      	cmp	r2, #0
   21634:	da06      	bge.n	21644 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21636:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   2163a:	4621      	mov	r1, r4
   2163c:	481a      	ldr	r0, [pc, #104]	; (216a8 <z_impl_k_thread_suspend+0xc0>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   2163e:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21640:	f7ff fd70 	bl	21124 <z_priq_dumb_remove>
		update_cache(thread == _current);
   21644:	4d19      	ldr	r5, [pc, #100]	; (216ac <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   21646:	7b63      	ldrb	r3, [r4, #13]
   21648:	68a8      	ldr	r0, [r5, #8]
   2164a:	f043 0310 	orr.w	r3, r3, #16
   2164e:	7363      	strb	r3, [r4, #13]
   21650:	1b03      	subs	r3, r0, r4
   21652:	4258      	negs	r0, r3
   21654:	4158      	adcs	r0, r3
   21656:	f7ff fa83 	bl	20b60 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2165a:	480e      	ldr	r0, [pc, #56]	; (21694 <z_impl_k_thread_suspend+0xac>)
   2165c:	f7fe f932 	bl	1f8c4 <z_spin_unlock_valid>
   21660:	b958      	cbnz	r0, 2167a <z_impl_k_thread_suspend+0x92>
   21662:	23c2      	movs	r3, #194	; 0xc2
   21664:	4a0c      	ldr	r2, [pc, #48]	; (21698 <z_impl_k_thread_suspend+0xb0>)
   21666:	4912      	ldr	r1, [pc, #72]	; (216b0 <z_impl_k_thread_suspend+0xc8>)
   21668:	480d      	ldr	r0, [pc, #52]	; (216a0 <z_impl_k_thread_suspend+0xb8>)
   2166a:	f003 fb3c 	bl	24ce6 <assert_print>
   2166e:	4909      	ldr	r1, [pc, #36]	; (21694 <z_impl_k_thread_suspend+0xac>)
   21670:	4810      	ldr	r0, [pc, #64]	; (216b4 <z_impl_k_thread_suspend+0xcc>)
   21672:	f003 fb38 	bl	24ce6 <assert_print>
   21676:	21c2      	movs	r1, #194	; 0xc2
   21678:	e7d2      	b.n	21620 <z_impl_k_thread_suspend+0x38>
	__asm__ volatile(
   2167a:	f386 8811 	msr	BASEPRI, r6
   2167e:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
   21682:	68ab      	ldr	r3, [r5, #8]
   21684:	42a3      	cmp	r3, r4
   21686:	d103      	bne.n	21690 <z_impl_k_thread_suspend+0xa8>
}
   21688:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
   2168c:	f007 bf68 	b.w	29560 <z_reschedule_unlocked>
}
   21690:	bd70      	pop	{r4, r5, r6, pc}
   21692:	bf00      	nop
   21694:	20021548 	.word	0x20021548
   21698:	0002c4ba 	.word	0x0002c4ba
   2169c:	0002c513 	.word	0x0002c513
   216a0:	0002b6a9 	.word	0x0002b6a9
   216a4:	0002c528 	.word	0x0002c528
   216a8:	20021520 	.word	0x20021520
   216ac:	20021500 	.word	0x20021500
   216b0:	0002c4e7 	.word	0x0002c4e7
   216b4:	0002c4fe 	.word	0x0002c4fe

000216b8 <unpend_thread_no_timeout>:
{
   216b8:	b510      	push	{r4, lr}
   216ba:	4604      	mov	r4, r0
   216bc:	6880      	ldr	r0, [r0, #8]
	__ASSERT_NO_MSG(thread->base.pended_on);
   216be:	b958      	cbnz	r0, 216d8 <unpend_thread_no_timeout+0x20>
   216c0:	490a      	ldr	r1, [pc, #40]	; (216ec <unpend_thread_no_timeout+0x34>)
   216c2:	480b      	ldr	r0, [pc, #44]	; (216f0 <unpend_thread_no_timeout+0x38>)
   216c4:	f240 23d6 	movw	r3, #726	; 0x2d6
   216c8:	4a0a      	ldr	r2, [pc, #40]	; (216f4 <unpend_thread_no_timeout+0x3c>)
   216ca:	f003 fb0c 	bl	24ce6 <assert_print>
   216ce:	f240 21d6 	movw	r1, #726	; 0x2d6
   216d2:	4808      	ldr	r0, [pc, #32]	; (216f4 <unpend_thread_no_timeout+0x3c>)
   216d4:	f003 fb00 	bl	24cd8 <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   216d8:	4621      	mov	r1, r4
   216da:	f7ff fd23 	bl	21124 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   216de:	7b63      	ldrb	r3, [r4, #13]
   216e0:	f023 0302 	bic.w	r3, r3, #2
   216e4:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   216e6:	2300      	movs	r3, #0
   216e8:	60a3      	str	r3, [r4, #8]
}
   216ea:	bd10      	pop	{r4, pc}
   216ec:	00030b87 	.word	0x00030b87
   216f0:	0002b6a9 	.word	0x0002b6a9
   216f4:	00030a59 	.word	0x00030a59

000216f8 <z_unpend_thread>:
{
   216f8:	b538      	push	{r3, r4, r5, lr}
   216fa:	4604      	mov	r4, r0
	__asm__ volatile(
   216fc:	f04f 0320 	mov.w	r3, #32
   21700:	f3ef 8511 	mrs	r5, BASEPRI
   21704:	f383 8812 	msr	BASEPRI_MAX, r3
   21708:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2170c:	4818      	ldr	r0, [pc, #96]	; (21770 <z_unpend_thread+0x78>)
   2170e:	f7fe f8cb 	bl	1f8a8 <z_spin_lock_valid>
   21712:	b968      	cbnz	r0, 21730 <z_unpend_thread+0x38>
   21714:	2394      	movs	r3, #148	; 0x94
   21716:	4a17      	ldr	r2, [pc, #92]	; (21774 <z_unpend_thread+0x7c>)
   21718:	4917      	ldr	r1, [pc, #92]	; (21778 <z_unpend_thread+0x80>)
   2171a:	4818      	ldr	r0, [pc, #96]	; (2177c <z_unpend_thread+0x84>)
   2171c:	f003 fae3 	bl	24ce6 <assert_print>
   21720:	4913      	ldr	r1, [pc, #76]	; (21770 <z_unpend_thread+0x78>)
   21722:	4817      	ldr	r0, [pc, #92]	; (21780 <z_unpend_thread+0x88>)
   21724:	f003 fadf 	bl	24ce6 <assert_print>
   21728:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2172a:	4812      	ldr	r0, [pc, #72]	; (21774 <z_unpend_thread+0x7c>)
   2172c:	f003 fad4 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21730:	480f      	ldr	r0, [pc, #60]	; (21770 <z_unpend_thread+0x78>)
   21732:	f7fe f8d5 	bl	1f8e0 <z_spin_lock_set_owner>
		unpend_thread_no_timeout(thread);
   21736:	4620      	mov	r0, r4
   21738:	f7ff ffbe 	bl	216b8 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2173c:	480c      	ldr	r0, [pc, #48]	; (21770 <z_unpend_thread+0x78>)
   2173e:	f7fe f8c1 	bl	1f8c4 <z_spin_unlock_valid>
   21742:	b958      	cbnz	r0, 2175c <z_unpend_thread+0x64>
   21744:	23c2      	movs	r3, #194	; 0xc2
   21746:	4a0b      	ldr	r2, [pc, #44]	; (21774 <z_unpend_thread+0x7c>)
   21748:	490e      	ldr	r1, [pc, #56]	; (21784 <z_unpend_thread+0x8c>)
   2174a:	480c      	ldr	r0, [pc, #48]	; (2177c <z_unpend_thread+0x84>)
   2174c:	f003 facb 	bl	24ce6 <assert_print>
   21750:	4907      	ldr	r1, [pc, #28]	; (21770 <z_unpend_thread+0x78>)
   21752:	480d      	ldr	r0, [pc, #52]	; (21788 <z_unpend_thread+0x90>)
   21754:	f003 fac7 	bl	24ce6 <assert_print>
   21758:	21c2      	movs	r1, #194	; 0xc2
   2175a:	e7e6      	b.n	2172a <z_unpend_thread+0x32>
	__asm__ volatile(
   2175c:	f385 8811 	msr	BASEPRI, r5
   21760:	f3bf 8f6f 	isb	sy
   21764:	f104 0018 	add.w	r0, r4, #24
}
   21768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   2176c:	f000 bce8 	b.w	22140 <z_abort_timeout>
   21770:	20021548 	.word	0x20021548
   21774:	0002c4ba 	.word	0x0002c4ba
   21778:	0002c513 	.word	0x0002c513
   2177c:	0002b6a9 	.word	0x0002b6a9
   21780:	0002c528 	.word	0x0002c528
   21784:	0002c4e7 	.word	0x0002c4e7
   21788:	0002c4fe 	.word	0x0002c4fe

0002178c <z_thread_timeout>:
{
   2178c:	b570      	push	{r4, r5, r6, lr}
   2178e:	4604      	mov	r4, r0
	__asm__ volatile(
   21790:	f04f 0320 	mov.w	r3, #32
   21794:	f3ef 8611 	mrs	r6, BASEPRI
   21798:	f383 8812 	msr	BASEPRI_MAX, r3
   2179c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   217a0:	481f      	ldr	r0, [pc, #124]	; (21820 <z_thread_timeout+0x94>)
   217a2:	f7fe f881 	bl	1f8a8 <z_spin_lock_valid>
   217a6:	b968      	cbnz	r0, 217c4 <z_thread_timeout+0x38>
   217a8:	2394      	movs	r3, #148	; 0x94
   217aa:	4a1e      	ldr	r2, [pc, #120]	; (21824 <z_thread_timeout+0x98>)
   217ac:	491e      	ldr	r1, [pc, #120]	; (21828 <z_thread_timeout+0x9c>)
   217ae:	481f      	ldr	r0, [pc, #124]	; (2182c <z_thread_timeout+0xa0>)
   217b0:	f003 fa99 	bl	24ce6 <assert_print>
   217b4:	491a      	ldr	r1, [pc, #104]	; (21820 <z_thread_timeout+0x94>)
   217b6:	481e      	ldr	r0, [pc, #120]	; (21830 <z_thread_timeout+0xa4>)
   217b8:	f003 fa95 	bl	24ce6 <assert_print>
   217bc:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   217be:	4819      	ldr	r0, [pc, #100]	; (21824 <z_thread_timeout+0x98>)
   217c0:	f003 fa8a 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   217c4:	4816      	ldr	r0, [pc, #88]	; (21820 <z_thread_timeout+0x94>)
   217c6:	f7fe f88b 	bl	1f8e0 <z_spin_lock_set_owner>
		if (!killed) {
   217ca:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
   217ce:	f013 0f28 	tst.w	r3, #40	; 0x28
   217d2:	d110      	bne.n	217f6 <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
   217d4:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
   217d8:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
   217dc:	b113      	cbz	r3, 217e4 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
   217de:	4628      	mov	r0, r5
   217e0:	f7ff ff6a 	bl	216b8 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   217e4:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
			ready_thread(thread);
   217e8:	4628      	mov	r0, r5
   217ea:	f023 0314 	bic.w	r3, r3, #20
   217ee:	f804 3c0b 	strb.w	r3, [r4, #-11]
   217f2:	f7ff f9e9 	bl	20bc8 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   217f6:	480a      	ldr	r0, [pc, #40]	; (21820 <z_thread_timeout+0x94>)
   217f8:	f7fe f864 	bl	1f8c4 <z_spin_unlock_valid>
   217fc:	b958      	cbnz	r0, 21816 <z_thread_timeout+0x8a>
   217fe:	23c2      	movs	r3, #194	; 0xc2
   21800:	4a08      	ldr	r2, [pc, #32]	; (21824 <z_thread_timeout+0x98>)
   21802:	490c      	ldr	r1, [pc, #48]	; (21834 <z_thread_timeout+0xa8>)
   21804:	4809      	ldr	r0, [pc, #36]	; (2182c <z_thread_timeout+0xa0>)
   21806:	f003 fa6e 	bl	24ce6 <assert_print>
   2180a:	4905      	ldr	r1, [pc, #20]	; (21820 <z_thread_timeout+0x94>)
   2180c:	480a      	ldr	r0, [pc, #40]	; (21838 <z_thread_timeout+0xac>)
   2180e:	f003 fa6a 	bl	24ce6 <assert_print>
   21812:	21c2      	movs	r1, #194	; 0xc2
   21814:	e7d3      	b.n	217be <z_thread_timeout+0x32>
	__asm__ volatile(
   21816:	f386 8811 	msr	BASEPRI, r6
   2181a:	f3bf 8f6f 	isb	sy
}
   2181e:	bd70      	pop	{r4, r5, r6, pc}
   21820:	20021548 	.word	0x20021548
   21824:	0002c4ba 	.word	0x0002c4ba
   21828:	0002c513 	.word	0x0002c513
   2182c:	0002b6a9 	.word	0x0002b6a9
   21830:	0002c528 	.word	0x0002c528
   21834:	0002c4e7 	.word	0x0002c4e7
   21838:	0002c4fe 	.word	0x0002c4fe

0002183c <z_unpend1_no_timeout>:
{
   2183c:	b570      	push	{r4, r5, r6, lr}
   2183e:	4605      	mov	r5, r0
	__asm__ volatile(
   21840:	f04f 0320 	mov.w	r3, #32
   21844:	f3ef 8611 	mrs	r6, BASEPRI
   21848:	f383 8812 	msr	BASEPRI_MAX, r3
   2184c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21850:	4819      	ldr	r0, [pc, #100]	; (218b8 <z_unpend1_no_timeout+0x7c>)
   21852:	f7fe f829 	bl	1f8a8 <z_spin_lock_valid>
   21856:	b968      	cbnz	r0, 21874 <z_unpend1_no_timeout+0x38>
   21858:	2394      	movs	r3, #148	; 0x94
   2185a:	4a18      	ldr	r2, [pc, #96]	; (218bc <z_unpend1_no_timeout+0x80>)
   2185c:	4918      	ldr	r1, [pc, #96]	; (218c0 <z_unpend1_no_timeout+0x84>)
   2185e:	4819      	ldr	r0, [pc, #100]	; (218c4 <z_unpend1_no_timeout+0x88>)
   21860:	f003 fa41 	bl	24ce6 <assert_print>
   21864:	4914      	ldr	r1, [pc, #80]	; (218b8 <z_unpend1_no_timeout+0x7c>)
   21866:	4818      	ldr	r0, [pc, #96]	; (218c8 <z_unpend1_no_timeout+0x8c>)
   21868:	f003 fa3d 	bl	24ce6 <assert_print>
   2186c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2186e:	4813      	ldr	r0, [pc, #76]	; (218bc <z_unpend1_no_timeout+0x80>)
   21870:	f003 fa32 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21874:	4810      	ldr	r0, [pc, #64]	; (218b8 <z_unpend1_no_timeout+0x7c>)
   21876:	f7fe f833 	bl	1f8e0 <z_spin_lock_set_owner>
	return list->head == list;
   2187a:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2187c:	42a5      	cmp	r5, r4
   2187e:	d013      	beq.n	218a8 <z_unpend1_no_timeout+0x6c>
		if (thread != NULL) {
   21880:	b114      	cbz	r4, 21888 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
   21882:	4620      	mov	r0, r4
   21884:	f7ff ff18 	bl	216b8 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21888:	480b      	ldr	r0, [pc, #44]	; (218b8 <z_unpend1_no_timeout+0x7c>)
   2188a:	f7fe f81b 	bl	1f8c4 <z_spin_unlock_valid>
   2188e:	b968      	cbnz	r0, 218ac <z_unpend1_no_timeout+0x70>
   21890:	23c2      	movs	r3, #194	; 0xc2
   21892:	4a0a      	ldr	r2, [pc, #40]	; (218bc <z_unpend1_no_timeout+0x80>)
   21894:	490d      	ldr	r1, [pc, #52]	; (218cc <z_unpend1_no_timeout+0x90>)
   21896:	480b      	ldr	r0, [pc, #44]	; (218c4 <z_unpend1_no_timeout+0x88>)
   21898:	f003 fa25 	bl	24ce6 <assert_print>
   2189c:	4906      	ldr	r1, [pc, #24]	; (218b8 <z_unpend1_no_timeout+0x7c>)
   2189e:	480c      	ldr	r0, [pc, #48]	; (218d0 <z_unpend1_no_timeout+0x94>)
   218a0:	f003 fa21 	bl	24ce6 <assert_print>
   218a4:	21c2      	movs	r1, #194	; 0xc2
   218a6:	e7e2      	b.n	2186e <z_unpend1_no_timeout+0x32>
   218a8:	2400      	movs	r4, #0
   218aa:	e7ed      	b.n	21888 <z_unpend1_no_timeout+0x4c>
	__asm__ volatile(
   218ac:	f386 8811 	msr	BASEPRI, r6
   218b0:	f3bf 8f6f 	isb	sy
}
   218b4:	4620      	mov	r0, r4
   218b6:	bd70      	pop	{r4, r5, r6, pc}
   218b8:	20021548 	.word	0x20021548
   218bc:	0002c4ba 	.word	0x0002c4ba
   218c0:	0002c513 	.word	0x0002c513
   218c4:	0002b6a9 	.word	0x0002b6a9
   218c8:	0002c528 	.word	0x0002c528
   218cc:	0002c4e7 	.word	0x0002c4e7
   218d0:	0002c4fe 	.word	0x0002c4fe

000218d4 <z_unpend_first_thread>:
{
   218d4:	b570      	push	{r4, r5, r6, lr}
   218d6:	4605      	mov	r5, r0
	__asm__ volatile(
   218d8:	f04f 0320 	mov.w	r3, #32
   218dc:	f3ef 8611 	mrs	r6, BASEPRI
   218e0:	f383 8812 	msr	BASEPRI_MAX, r3
   218e4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   218e8:	481b      	ldr	r0, [pc, #108]	; (21958 <z_unpend_first_thread+0x84>)
   218ea:	f7fd ffdd 	bl	1f8a8 <z_spin_lock_valid>
   218ee:	b968      	cbnz	r0, 2190c <z_unpend_first_thread+0x38>
   218f0:	2394      	movs	r3, #148	; 0x94
   218f2:	4a1a      	ldr	r2, [pc, #104]	; (2195c <z_unpend_first_thread+0x88>)
   218f4:	491a      	ldr	r1, [pc, #104]	; (21960 <z_unpend_first_thread+0x8c>)
   218f6:	481b      	ldr	r0, [pc, #108]	; (21964 <z_unpend_first_thread+0x90>)
   218f8:	f003 f9f5 	bl	24ce6 <assert_print>
   218fc:	4916      	ldr	r1, [pc, #88]	; (21958 <z_unpend_first_thread+0x84>)
   218fe:	481a      	ldr	r0, [pc, #104]	; (21968 <z_unpend_first_thread+0x94>)
   21900:	f003 f9f1 	bl	24ce6 <assert_print>
   21904:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21906:	4815      	ldr	r0, [pc, #84]	; (2195c <z_unpend_first_thread+0x88>)
   21908:	f003 f9e6 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   2190c:	4812      	ldr	r0, [pc, #72]	; (21958 <z_unpend_first_thread+0x84>)
   2190e:	f7fd ffe7 	bl	1f8e0 <z_spin_lock_set_owner>
	return list->head == list;
   21912:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21914:	42a5      	cmp	r5, r4
   21916:	d017      	beq.n	21948 <z_unpend_first_thread+0x74>
		if (thread != NULL) {
   21918:	b134      	cbz	r4, 21928 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
   2191a:	4620      	mov	r0, r4
   2191c:	f7ff fecc 	bl	216b8 <unpend_thread_no_timeout>
   21920:	f104 0018 	add.w	r0, r4, #24
   21924:	f000 fc0c 	bl	22140 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21928:	480b      	ldr	r0, [pc, #44]	; (21958 <z_unpend_first_thread+0x84>)
   2192a:	f7fd ffcb 	bl	1f8c4 <z_spin_unlock_valid>
   2192e:	b968      	cbnz	r0, 2194c <z_unpend_first_thread+0x78>
   21930:	23c2      	movs	r3, #194	; 0xc2
   21932:	4a0a      	ldr	r2, [pc, #40]	; (2195c <z_unpend_first_thread+0x88>)
   21934:	490d      	ldr	r1, [pc, #52]	; (2196c <z_unpend_first_thread+0x98>)
   21936:	480b      	ldr	r0, [pc, #44]	; (21964 <z_unpend_first_thread+0x90>)
   21938:	f003 f9d5 	bl	24ce6 <assert_print>
   2193c:	4906      	ldr	r1, [pc, #24]	; (21958 <z_unpend_first_thread+0x84>)
   2193e:	480c      	ldr	r0, [pc, #48]	; (21970 <z_unpend_first_thread+0x9c>)
   21940:	f003 f9d1 	bl	24ce6 <assert_print>
   21944:	21c2      	movs	r1, #194	; 0xc2
   21946:	e7de      	b.n	21906 <z_unpend_first_thread+0x32>
   21948:	2400      	movs	r4, #0
   2194a:	e7ed      	b.n	21928 <z_unpend_first_thread+0x54>
	__asm__ volatile(
   2194c:	f386 8811 	msr	BASEPRI, r6
   21950:	f3bf 8f6f 	isb	sy
}
   21954:	4620      	mov	r0, r4
   21956:	bd70      	pop	{r4, r5, r6, pc}
   21958:	20021548 	.word	0x20021548
   2195c:	0002c4ba 	.word	0x0002c4ba
   21960:	0002c513 	.word	0x0002c513
   21964:	0002b6a9 	.word	0x0002b6a9
   21968:	0002c528 	.word	0x0002c528
   2196c:	0002c4e7 	.word	0x0002c4e7
   21970:	0002c4fe 	.word	0x0002c4fe

00021974 <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
   21974:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
   21976:	4b04      	ldr	r3, [pc, #16]	; (21988 <z_sched_init+0x14>)
   21978:	4608      	mov	r0, r1
   2197a:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
   2197e:	e9c3 2208 	strd	r2, r2, [r3, #32]
   21982:	f7ff b96b 	b.w	20c5c <k_sched_time_slice_set>
   21986:	bf00      	nop
   21988:	20021500 	.word	0x20021500

0002198c <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
   2198c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2198e:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
   21992:	b16b      	cbz	r3, 219b0 <z_impl_k_yield+0x24>
   21994:	493c      	ldr	r1, [pc, #240]	; (21a88 <z_impl_k_yield+0xfc>)
   21996:	f44f 63ae 	mov.w	r3, #1392	; 0x570
   2199a:	4a3c      	ldr	r2, [pc, #240]	; (21a8c <z_impl_k_yield+0x100>)
   2199c:	483c      	ldr	r0, [pc, #240]	; (21a90 <z_impl_k_yield+0x104>)
   2199e:	f003 f9a2 	bl	24ce6 <assert_print>
   219a2:	483c      	ldr	r0, [pc, #240]	; (21a94 <z_impl_k_yield+0x108>)
   219a4:	f003 f99f 	bl	24ce6 <assert_print>
   219a8:	f44f 61ae 	mov.w	r1, #1392	; 0x570
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   219ac:	4837      	ldr	r0, [pc, #220]	; (21a8c <z_impl_k_yield+0x100>)
   219ae:	e017      	b.n	219e0 <z_impl_k_yield+0x54>
	__asm__ volatile(
   219b0:	f04f 0320 	mov.w	r3, #32
   219b4:	f3ef 8611 	mrs	r6, BASEPRI
   219b8:	f383 8812 	msr	BASEPRI_MAX, r3
   219bc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   219c0:	4835      	ldr	r0, [pc, #212]	; (21a98 <z_impl_k_yield+0x10c>)
   219c2:	f7fd ff71 	bl	1f8a8 <z_spin_lock_valid>
   219c6:	b968      	cbnz	r0, 219e4 <z_impl_k_yield+0x58>
   219c8:	2394      	movs	r3, #148	; 0x94
   219ca:	4a34      	ldr	r2, [pc, #208]	; (21a9c <z_impl_k_yield+0x110>)
   219cc:	4934      	ldr	r1, [pc, #208]	; (21aa0 <z_impl_k_yield+0x114>)
   219ce:	4830      	ldr	r0, [pc, #192]	; (21a90 <z_impl_k_yield+0x104>)
   219d0:	f003 f989 	bl	24ce6 <assert_print>
   219d4:	4930      	ldr	r1, [pc, #192]	; (21a98 <z_impl_k_yield+0x10c>)
   219d6:	4833      	ldr	r0, [pc, #204]	; (21aa4 <z_impl_k_yield+0x118>)
   219d8:	f003 f985 	bl	24ce6 <assert_print>
   219dc:	2194      	movs	r1, #148	; 0x94
   219de:	482f      	ldr	r0, [pc, #188]	; (21a9c <z_impl_k_yield+0x110>)
   219e0:	f003 f97a 	bl	24cd8 <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
   219e4:	4c30      	ldr	r4, [pc, #192]	; (21aa8 <z_impl_k_yield+0x11c>)
	z_spin_lock_set_owner(l);
   219e6:	482c      	ldr	r0, [pc, #176]	; (21a98 <z_impl_k_yield+0x10c>)
   219e8:	f7fd ff7a 	bl	1f8e0 <z_spin_lock_set_owner>
   219ec:	68a1      	ldr	r1, [r4, #8]
	_priq_run_remove(thread_runq(thread), thread);
   219ee:	f104 0520 	add.w	r5, r4, #32
	thread->base.thread_state &= ~_THREAD_QUEUED;
   219f2:	7b4b      	ldrb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
   219f4:	4628      	mov	r0, r5
	thread->base.thread_state &= ~_THREAD_QUEUED;
   219f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   219fa:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
   219fc:	f7ff fb92 	bl	21124 <z_priq_dumb_remove>
	}
	queue_thread(_current);
   21a00:	68a3      	ldr	r3, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
   21a02:	7b5a      	ldrb	r2, [r3, #13]
   21a04:	f062 027f 	orn	r2, r2, #127	; 0x7f
   21a08:	735a      	strb	r2, [r3, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21a0a:	4a28      	ldr	r2, [pc, #160]	; (21aac <z_impl_k_yield+0x120>)
   21a0c:	4293      	cmp	r3, r2
   21a0e:	d107      	bne.n	21a20 <z_impl_k_yield+0x94>
   21a10:	4927      	ldr	r1, [pc, #156]	; (21ab0 <z_impl_k_yield+0x124>)
   21a12:	23ba      	movs	r3, #186	; 0xba
   21a14:	4a1d      	ldr	r2, [pc, #116]	; (21a8c <z_impl_k_yield+0x100>)
   21a16:	481e      	ldr	r0, [pc, #120]	; (21a90 <z_impl_k_yield+0x104>)
   21a18:	f003 f965 	bl	24ce6 <assert_print>
   21a1c:	21ba      	movs	r1, #186	; 0xba
   21a1e:	e7c5      	b.n	219ac <z_impl_k_yield+0x20>
	return list->head == list;
   21a20:	6a22      	ldr	r2, [r4, #32]
	return (node == list->tail) ? NULL : node->next;
   21a22:	6a61      	ldr	r1, [r4, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21a24:	42aa      	cmp	r2, r5
   21a26:	bf08      	it	eq
   21a28:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   21a2a:	b922      	cbnz	r2, 21a36 <z_impl_k_yield+0xaa>
	node->prev = tail;
   21a2c:	e9c3 5100 	strd	r5, r1, [r3]
	tail->next = node;
   21a30:	600b      	str	r3, [r1, #0]
	list->tail = node;
   21a32:	6263      	str	r3, [r4, #36]	; 0x24
}
   21a34:	e00c      	b.n	21a50 <z_impl_k_yield+0xc4>
	int32_t b1 = thread_1->base.prio;
   21a36:	f993 000e 	ldrsb.w	r0, [r3, #14]
	int32_t b2 = thread_2->base.prio;
   21a3a:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
   21a3e:	42b8      	cmp	r0, r7
   21a40:	d019      	beq.n	21a76 <z_impl_k_yield+0xea>
		if (z_sched_prio_cmp(thread, t) > 0) {
   21a42:	4287      	cmp	r7, r0
   21a44:	dd17      	ble.n	21a76 <z_impl_k_yield+0xea>
	sys_dnode_t *const prev = successor->prev;
   21a46:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
   21a48:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
   21a4c:	600b      	str	r3, [r1, #0]
	successor->prev = node;
   21a4e:	6053      	str	r3, [r2, #4]
	update_cache(1);
   21a50:	2001      	movs	r0, #1
   21a52:	f7ff f885 	bl	20b60 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21a56:	4810      	ldr	r0, [pc, #64]	; (21a98 <z_impl_k_yield+0x10c>)
   21a58:	f7fd ff34 	bl	1f8c4 <z_spin_unlock_valid>
   21a5c:	b978      	cbnz	r0, 21a7e <z_impl_k_yield+0xf2>
   21a5e:	23e1      	movs	r3, #225	; 0xe1
   21a60:	4a0e      	ldr	r2, [pc, #56]	; (21a9c <z_impl_k_yield+0x110>)
   21a62:	4914      	ldr	r1, [pc, #80]	; (21ab4 <z_impl_k_yield+0x128>)
   21a64:	480a      	ldr	r0, [pc, #40]	; (21a90 <z_impl_k_yield+0x104>)
   21a66:	f003 f93e 	bl	24ce6 <assert_print>
   21a6a:	490b      	ldr	r1, [pc, #44]	; (21a98 <z_impl_k_yield+0x10c>)
   21a6c:	4812      	ldr	r0, [pc, #72]	; (21ab8 <z_impl_k_yield+0x12c>)
   21a6e:	f003 f93a 	bl	24ce6 <assert_print>
   21a72:	21e1      	movs	r1, #225	; 0xe1
   21a74:	e7b3      	b.n	219de <z_impl_k_yield+0x52>
	return (node == list->tail) ? NULL : node->next;
   21a76:	428a      	cmp	r2, r1
   21a78:	d0d8      	beq.n	21a2c <z_impl_k_yield+0xa0>
   21a7a:	6812      	ldr	r2, [r2, #0]
   21a7c:	e7d5      	b.n	21a2a <z_impl_k_yield+0x9e>
   21a7e:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
   21a80:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   21a84:	f7ee bbc2 	b.w	1020c <arch_swap>
   21a88:	000307ec 	.word	0x000307ec
   21a8c:	00030a59 	.word	0x00030a59
   21a90:	0002b6a9 	.word	0x0002b6a9
   21a94:	0002f2c0 	.word	0x0002f2c0
   21a98:	20021548 	.word	0x20021548
   21a9c:	0002c4ba 	.word	0x0002c4ba
   21aa0:	0002c513 	.word	0x0002c513
   21aa4:	0002c528 	.word	0x0002c528
   21aa8:	20021500 	.word	0x20021500
   21aac:	20009c08 	.word	0x20009c08
   21ab0:	00030aa2 	.word	0x00030aa2
   21ab4:	0002c4e7 	.word	0x0002c4e7
   21ab8:	0002c4fe 	.word	0x0002c4fe

00021abc <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
   21abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   21ac0:	4605      	mov	r5, r0
   21ac2:	460e      	mov	r6, r1
   21ac4:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
   21ac8:	b16b      	cbz	r3, 21ae6 <z_tick_sleep+0x2a>
   21aca:	493f      	ldr	r1, [pc, #252]	; (21bc8 <z_tick_sleep+0x10c>)
   21acc:	f240 538c 	movw	r3, #1420	; 0x58c
   21ad0:	4a3e      	ldr	r2, [pc, #248]	; (21bcc <z_tick_sleep+0x110>)
   21ad2:	483f      	ldr	r0, [pc, #252]	; (21bd0 <z_tick_sleep+0x114>)
   21ad4:	f003 f907 	bl	24ce6 <assert_print>
   21ad8:	483e      	ldr	r0, [pc, #248]	; (21bd4 <z_tick_sleep+0x118>)
   21ada:	f003 f904 	bl	24ce6 <assert_print>
   21ade:	f240 518c 	movw	r1, #1420	; 0x58c
	z_add_thread_timeout(_current, timeout);
	z_mark_thread_as_suspended(_current);

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
   21ae2:	483a      	ldr	r0, [pc, #232]	; (21bcc <z_tick_sleep+0x110>)
   21ae4:	e025      	b.n	21b32 <z_tick_sleep+0x76>
	if (ticks == 0) {
   21ae6:	ea50 0301 	orrs.w	r3, r0, r1
   21aea:	d103      	bne.n	21af4 <z_tick_sleep+0x38>
	z_impl_k_yield();
   21aec:	f7ff ff4e 	bl	2198c <z_impl_k_yield>
		return 0;
   21af0:	2000      	movs	r0, #0
   21af2:	e066      	b.n	21bc2 <z_tick_sleep+0x106>
	if (Z_TICK_ABS(ticks) <= 0) {
   21af4:	1c82      	adds	r2, r0, #2
   21af6:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   21afa:	db1c      	blt.n	21b36 <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
   21afc:	f007 fd4a 	bl	29594 <sys_clock_tick_get_32>
   21b00:	1944      	adds	r4, r0, r5
   21b02:	f04f 0320 	mov.w	r3, #32
   21b06:	f3ef 8811 	mrs	r8, BASEPRI
   21b0a:	f383 8812 	msr	BASEPRI_MAX, r3
   21b0e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21b12:	4831      	ldr	r0, [pc, #196]	; (21bd8 <z_tick_sleep+0x11c>)
   21b14:	f7fd fec8 	bl	1f8a8 <z_spin_lock_valid>
   21b18:	b988      	cbnz	r0, 21b3e <z_tick_sleep+0x82>
   21b1a:	2394      	movs	r3, #148	; 0x94
   21b1c:	4a2f      	ldr	r2, [pc, #188]	; (21bdc <z_tick_sleep+0x120>)
   21b1e:	4930      	ldr	r1, [pc, #192]	; (21be0 <z_tick_sleep+0x124>)
   21b20:	482b      	ldr	r0, [pc, #172]	; (21bd0 <z_tick_sleep+0x114>)
   21b22:	f003 f8e0 	bl	24ce6 <assert_print>
   21b26:	492c      	ldr	r1, [pc, #176]	; (21bd8 <z_tick_sleep+0x11c>)
   21b28:	482e      	ldr	r0, [pc, #184]	; (21be4 <z_tick_sleep+0x128>)
   21b2a:	f003 f8dc 	bl	24ce6 <assert_print>
   21b2e:	2194      	movs	r1, #148	; 0x94
   21b30:	482a      	ldr	r0, [pc, #168]	; (21bdc <z_tick_sleep+0x120>)
   21b32:	f003 f8d1 	bl	24cd8 <assert_post_action>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
   21b36:	f06f 0401 	mvn.w	r4, #1
   21b3a:	1a24      	subs	r4, r4, r0
   21b3c:	e7e1      	b.n	21b02 <z_tick_sleep+0x46>
	pending_current = _current;
   21b3e:	4f2a      	ldr	r7, [pc, #168]	; (21be8 <z_tick_sleep+0x12c>)
	z_spin_lock_set_owner(l);
   21b40:	4825      	ldr	r0, [pc, #148]	; (21bd8 <z_tick_sleep+0x11c>)
   21b42:	f7fd fecd 	bl	1f8e0 <z_spin_lock_set_owner>
   21b46:	68b8      	ldr	r0, [r7, #8]
   21b48:	4b28      	ldr	r3, [pc, #160]	; (21bec <z_tick_sleep+0x130>)
   21b4a:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
   21b4c:	f7ff fbd2 	bl	212f4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
   21b50:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   21b52:	462a      	mov	r2, r5
   21b54:	4633      	mov	r3, r6
   21b56:	3018      	adds	r0, #24
   21b58:	4925      	ldr	r1, [pc, #148]	; (21bf0 <z_tick_sleep+0x134>)
   21b5a:	f000 fa2b 	bl	21fb4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
   21b5e:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21b60:	481d      	ldr	r0, [pc, #116]	; (21bd8 <z_tick_sleep+0x11c>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   21b62:	7b53      	ldrb	r3, [r2, #13]
   21b64:	f043 0310 	orr.w	r3, r3, #16
   21b68:	7353      	strb	r3, [r2, #13]
   21b6a:	f7fd feab 	bl	1f8c4 <z_spin_unlock_valid>
   21b6e:	b958      	cbnz	r0, 21b88 <z_tick_sleep+0xcc>
   21b70:	23e1      	movs	r3, #225	; 0xe1
   21b72:	4a1a      	ldr	r2, [pc, #104]	; (21bdc <z_tick_sleep+0x120>)
   21b74:	491f      	ldr	r1, [pc, #124]	; (21bf4 <z_tick_sleep+0x138>)
   21b76:	4816      	ldr	r0, [pc, #88]	; (21bd0 <z_tick_sleep+0x114>)
   21b78:	f003 f8b5 	bl	24ce6 <assert_print>
   21b7c:	4916      	ldr	r1, [pc, #88]	; (21bd8 <z_tick_sleep+0x11c>)
   21b7e:	481e      	ldr	r0, [pc, #120]	; (21bf8 <z_tick_sleep+0x13c>)
   21b80:	f003 f8b1 	bl	24ce6 <assert_print>
   21b84:	21e1      	movs	r1, #225	; 0xe1
   21b86:	e7d3      	b.n	21b30 <z_tick_sleep+0x74>
   21b88:	4640      	mov	r0, r8
   21b8a:	f7ee fb3f 	bl	1020c <arch_swap>
	return (thread->base.thread_state & state) != 0U;
   21b8e:	68bb      	ldr	r3, [r7, #8]
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
   21b90:	7b5b      	ldrb	r3, [r3, #13]
   21b92:	06db      	lsls	r3, r3, #27
   21b94:	d50c      	bpl.n	21bb0 <z_tick_sleep+0xf4>
   21b96:	4919      	ldr	r1, [pc, #100]	; (21bfc <z_tick_sleep+0x140>)
   21b98:	f44f 63b5 	mov.w	r3, #1448	; 0x5a8
   21b9c:	4a0b      	ldr	r2, [pc, #44]	; (21bcc <z_tick_sleep+0x110>)
   21b9e:	480c      	ldr	r0, [pc, #48]	; (21bd0 <z_tick_sleep+0x114>)
   21ba0:	f003 f8a1 	bl	24ce6 <assert_print>
   21ba4:	480b      	ldr	r0, [pc, #44]	; (21bd4 <z_tick_sleep+0x118>)
   21ba6:	f003 f89e 	bl	24ce6 <assert_print>
   21baa:	f44f 61b5 	mov.w	r1, #1448	; 0x5a8
   21bae:	e798      	b.n	21ae2 <z_tick_sleep+0x26>

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
   21bb0:	f007 fcf0 	bl	29594 <sys_clock_tick_get_32>
   21bb4:	1a20      	subs	r0, r4, r0
   21bb6:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
   21bba:	2801      	cmp	r0, #1
   21bbc:	f173 0300 	sbcs.w	r3, r3, #0
   21bc0:	db96      	blt.n	21af0 <z_tick_sleep+0x34>
		return ticks;
	}
#endif

	return 0;
}
   21bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   21bc6:	bf00      	nop
   21bc8:	000307ec 	.word	0x000307ec
   21bcc:	00030a59 	.word	0x00030a59
   21bd0:	0002b6a9 	.word	0x0002b6a9
   21bd4:	0002f2c0 	.word	0x0002f2c0
   21bd8:	20021548 	.word	0x20021548
   21bdc:	0002c4ba 	.word	0x0002c4ba
   21be0:	0002c513 	.word	0x0002c513
   21be4:	0002c528 	.word	0x0002c528
   21be8:	20021500 	.word	0x20021500
   21bec:	2002153c 	.word	0x2002153c
   21bf0:	0002178d 	.word	0x0002178d
   21bf4:	0002c4e7 	.word	0x0002c4e7
   21bf8:	0002c4fe 	.word	0x0002c4fe
   21bfc:	00030b9e 	.word	0x00030b9e

00021c00 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
   21c00:	b508      	push	{r3, lr}
   21c02:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
   21c06:	b173      	cbz	r3, 21c26 <z_impl_k_sleep+0x26>
   21c08:	4912      	ldr	r1, [pc, #72]	; (21c54 <z_impl_k_sleep+0x54>)
   21c0a:	f240 53b7 	movw	r3, #1463	; 0x5b7
   21c0e:	4a12      	ldr	r2, [pc, #72]	; (21c58 <z_impl_k_sleep+0x58>)
   21c10:	4812      	ldr	r0, [pc, #72]	; (21c5c <z_impl_k_sleep+0x5c>)
   21c12:	f003 f868 	bl	24ce6 <assert_print>
   21c16:	4812      	ldr	r0, [pc, #72]	; (21c60 <z_impl_k_sleep+0x60>)
   21c18:	f003 f865 	bl	24ce6 <assert_print>
   21c1c:	f240 51b7 	movw	r1, #1463	; 0x5b7
   21c20:	480d      	ldr	r0, [pc, #52]	; (21c58 <z_impl_k_sleep+0x58>)
   21c22:	f003 f859 	bl	24cd8 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21c26:	f1b1 3fff 	cmp.w	r1, #4294967295
   21c2a:	bf08      	it	eq
   21c2c:	f1b0 3fff 	cmpeq.w	r0, #4294967295
   21c30:	d106      	bne.n	21c40 <z_impl_k_sleep+0x40>
		k_thread_suspend(_current);
   21c32:	4b0c      	ldr	r3, [pc, #48]	; (21c64 <z_impl_k_sleep+0x64>)
   21c34:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
   21c36:	f7ff fcd7 	bl	215e8 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
   21c3a:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
   21c3e:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
   21c40:	f7ff ff3c 	bl	21abc <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
   21c44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   21c48:	fb80 0303 	smull	r0, r3, r0, r3
   21c4c:	0bc0      	lsrs	r0, r0, #15
   21c4e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
   21c52:	e7f4      	b.n	21c3e <z_impl_k_sleep+0x3e>
   21c54:	000307ec 	.word	0x000307ec
   21c58:	00030a59 	.word	0x00030a59
   21c5c:	0002b6a9 	.word	0x0002b6a9
   21c60:	0002f2c0 	.word	0x0002f2c0
   21c64:	20021500 	.word	0x20021500

00021c68 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
   21c68:	4b01      	ldr	r3, [pc, #4]	; (21c70 <z_impl_z_current_get+0x8>)
   21c6a:	6898      	ldr	r0, [r3, #8]
   21c6c:	4770      	bx	lr
   21c6e:	bf00      	nop
   21c70:	20021500 	.word	0x20021500

00021c74 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
   21c74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   21c78:	4604      	mov	r4, r0
   21c7a:	f04f 0320 	mov.w	r3, #32
   21c7e:	f3ef 8611 	mrs	r6, BASEPRI
   21c82:	f383 8812 	msr	BASEPRI_MAX, r3
   21c86:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21c8a:	4851      	ldr	r0, [pc, #324]	; (21dd0 <z_thread_abort+0x15c>)
   21c8c:	f7fd fe0c 	bl	1f8a8 <z_spin_lock_valid>
   21c90:	b968      	cbnz	r0, 21cae <z_thread_abort+0x3a>
   21c92:	2394      	movs	r3, #148	; 0x94
   21c94:	4a4f      	ldr	r2, [pc, #316]	; (21dd4 <z_thread_abort+0x160>)
   21c96:	4950      	ldr	r1, [pc, #320]	; (21dd8 <z_thread_abort+0x164>)
   21c98:	4850      	ldr	r0, [pc, #320]	; (21ddc <z_thread_abort+0x168>)
   21c9a:	f003 f824 	bl	24ce6 <assert_print>
   21c9e:	494c      	ldr	r1, [pc, #304]	; (21dd0 <z_thread_abort+0x15c>)
   21ca0:	484f      	ldr	r0, [pc, #316]	; (21de0 <z_thread_abort+0x16c>)
   21ca2:	f003 f820 	bl	24ce6 <assert_print>
   21ca6:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21ca8:	484a      	ldr	r0, [pc, #296]	; (21dd4 <z_thread_abort+0x160>)
   21caa:	f003 f815 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21cae:	4848      	ldr	r0, [pc, #288]	; (21dd0 <z_thread_abort+0x15c>)
   21cb0:	f7fd fe16 	bl	1f8e0 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
   21cb4:	7b23      	ldrb	r3, [r4, #12]
   21cb6:	07d9      	lsls	r1, r3, #31
   21cb8:	d522      	bpl.n	21d00 <z_thread_abort+0x8c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21cba:	4845      	ldr	r0, [pc, #276]	; (21dd0 <z_thread_abort+0x15c>)
   21cbc:	f7fd fe02 	bl	1f8c4 <z_spin_unlock_valid>
   21cc0:	b958      	cbnz	r0, 21cda <z_thread_abort+0x66>
   21cc2:	23c2      	movs	r3, #194	; 0xc2
   21cc4:	4a43      	ldr	r2, [pc, #268]	; (21dd4 <z_thread_abort+0x160>)
   21cc6:	4947      	ldr	r1, [pc, #284]	; (21de4 <z_thread_abort+0x170>)
   21cc8:	4844      	ldr	r0, [pc, #272]	; (21ddc <z_thread_abort+0x168>)
   21cca:	f003 f80c 	bl	24ce6 <assert_print>
   21cce:	4940      	ldr	r1, [pc, #256]	; (21dd0 <z_thread_abort+0x15c>)
   21cd0:	4845      	ldr	r0, [pc, #276]	; (21de8 <z_thread_abort+0x174>)
   21cd2:	f003 f808 	bl	24ce6 <assert_print>
   21cd6:	21c2      	movs	r1, #194	; 0xc2
   21cd8:	e7e6      	b.n	21ca8 <z_thread_abort+0x34>
	__asm__ volatile(
   21cda:	f386 8811 	msr	BASEPRI, r6
   21cde:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
   21ce2:	f240 63c3 	movw	r3, #1731	; 0x6c3
   21ce6:	4a41      	ldr	r2, [pc, #260]	; (21dec <z_thread_abort+0x178>)
   21ce8:	4941      	ldr	r1, [pc, #260]	; (21df0 <z_thread_abort+0x17c>)
   21cea:	483c      	ldr	r0, [pc, #240]	; (21ddc <z_thread_abort+0x168>)
   21cec:	f002 fffb 	bl	24ce6 <assert_print>
   21cf0:	4621      	mov	r1, r4
   21cf2:	4840      	ldr	r0, [pc, #256]	; (21df4 <z_thread_abort+0x180>)
   21cf4:	f002 fff7 	bl	24ce6 <assert_print>
   21cf8:	f240 61c3 	movw	r1, #1731	; 0x6c3
	}
#endif
	end_thread(thread);
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
   21cfc:	483b      	ldr	r0, [pc, #236]	; (21dec <z_thread_abort+0x178>)
   21cfe:	e7d4      	b.n	21caa <z_thread_abort+0x36>
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
   21d00:	7b63      	ldrb	r3, [r4, #13]
   21d02:	071a      	lsls	r2, r3, #28
   21d04:	d50a      	bpl.n	21d1c <z_thread_abort+0xa8>
   21d06:	4832      	ldr	r0, [pc, #200]	; (21dd0 <z_thread_abort+0x15c>)
   21d08:	f7fd fddc 	bl	1f8c4 <z_spin_unlock_valid>
   21d0c:	2800      	cmp	r0, #0
   21d0e:	d0d8      	beq.n	21cc2 <z_thread_abort+0x4e>
   21d10:	f386 8811 	msr	BASEPRI, r6
   21d14:	f3bf 8f6f 	isb	sy
	}
	k_spin_unlock(&sched_spinlock, key);
}
   21d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
   21d1c:	f023 0220 	bic.w	r2, r3, #32
   21d20:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
   21d24:	09d2      	lsrs	r2, r2, #7
   21d26:	d12c      	bne.n	21d82 <z_thread_abort+0x10e>
		thread->base.thread_state &= ~_THREAD_ABORTING;
   21d28:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
   21d2a:	68a3      	ldr	r3, [r4, #8]
   21d2c:	b113      	cbz	r3, 21d34 <z_thread_abort+0xc0>
			unpend_thread_no_timeout(thread);
   21d2e:	4620      	mov	r0, r4
   21d30:	f7ff fcc2 	bl	216b8 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
   21d34:	f104 0018 	add.w	r0, r4, #24
   21d38:	f000 fa02 	bl	22140 <z_abort_timeout>
   21d3c:	f04f 0800 	mov.w	r8, #0
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
   21d40:	f104 0758 	add.w	r7, r4, #88	; 0x58
	return list->head == list;
   21d44:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21d46:	42bd      	cmp	r5, r7
   21d48:	d000      	beq.n	21d4c <z_thread_abort+0xd8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   21d4a:	bb25      	cbnz	r5, 21d96 <z_thread_abort+0x122>
		update_cache(1);
   21d4c:	2001      	movs	r0, #1
   21d4e:	f7fe ff07 	bl	20b60 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
   21d52:	4b29      	ldr	r3, [pc, #164]	; (21df8 <z_thread_abort+0x184>)
   21d54:	689b      	ldr	r3, [r3, #8]
   21d56:	42a3      	cmp	r3, r4
   21d58:	d1d5      	bne.n	21d06 <z_thread_abort+0x92>
   21d5a:	f3ef 8305 	mrs	r3, IPSR
   21d5e:	2b00      	cmp	r3, #0
   21d60:	d1d1      	bne.n	21d06 <z_thread_abort+0x92>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21d62:	481b      	ldr	r0, [pc, #108]	; (21dd0 <z_thread_abort+0x15c>)
   21d64:	f7fd fdae 	bl	1f8c4 <z_spin_unlock_valid>
   21d68:	bb10      	cbnz	r0, 21db0 <z_thread_abort+0x13c>
   21d6a:	23e1      	movs	r3, #225	; 0xe1
   21d6c:	4a19      	ldr	r2, [pc, #100]	; (21dd4 <z_thread_abort+0x160>)
   21d6e:	491d      	ldr	r1, [pc, #116]	; (21de4 <z_thread_abort+0x170>)
   21d70:	481a      	ldr	r0, [pc, #104]	; (21ddc <z_thread_abort+0x168>)
   21d72:	f002 ffb8 	bl	24ce6 <assert_print>
   21d76:	4916      	ldr	r1, [pc, #88]	; (21dd0 <z_thread_abort+0x15c>)
   21d78:	481b      	ldr	r0, [pc, #108]	; (21de8 <z_thread_abort+0x174>)
   21d7a:	f002 ffb4 	bl	24ce6 <assert_print>
   21d7e:	21e1      	movs	r1, #225	; 0xe1
   21d80:	e792      	b.n	21ca8 <z_thread_abort+0x34>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21d82:	f003 035f 	and.w	r3, r3, #95	; 0x5f
   21d86:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
   21d8a:	4621      	mov	r1, r4
   21d8c:	481b      	ldr	r0, [pc, #108]	; (21dfc <z_thread_abort+0x188>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21d8e:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21d90:	f7ff f9c8 	bl	21124 <z_priq_dumb_remove>
}
   21d94:	e7c9      	b.n	21d2a <z_thread_abort+0xb6>
		unpend_thread_no_timeout(thread);
   21d96:	4628      	mov	r0, r5
   21d98:	f7ff fc8e 	bl	216b8 <unpend_thread_no_timeout>
   21d9c:	f105 0018 	add.w	r0, r5, #24
   21da0:	f000 f9ce 	bl	22140 <z_abort_timeout>
		ready_thread(thread);
   21da4:	4628      	mov	r0, r5
   21da6:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
   21daa:	f7fe ff0d 	bl	20bc8 <ready_thread>
   21dae:	e7c9      	b.n	21d44 <z_thread_abort+0xd0>
   21db0:	4630      	mov	r0, r6
   21db2:	f7ee fa2b 	bl	1020c <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
   21db6:	490e      	ldr	r1, [pc, #56]	; (21df0 <z_thread_abort+0x17c>)
   21db8:	f240 63f2 	movw	r3, #1778	; 0x6f2
   21dbc:	4a0b      	ldr	r2, [pc, #44]	; (21dec <z_thread_abort+0x178>)
   21dbe:	4807      	ldr	r0, [pc, #28]	; (21ddc <z_thread_abort+0x168>)
   21dc0:	f002 ff91 	bl	24ce6 <assert_print>
   21dc4:	480e      	ldr	r0, [pc, #56]	; (21e00 <z_thread_abort+0x18c>)
   21dc6:	f002 ff8e 	bl	24ce6 <assert_print>
   21dca:	f240 61f2 	movw	r1, #1778	; 0x6f2
   21dce:	e795      	b.n	21cfc <z_thread_abort+0x88>
   21dd0:	20021548 	.word	0x20021548
   21dd4:	0002c4ba 	.word	0x0002c4ba
   21dd8:	0002c513 	.word	0x0002c513
   21ddc:	0002b6a9 	.word	0x0002b6a9
   21de0:	0002c528 	.word	0x0002c528
   21de4:	0002c4e7 	.word	0x0002c4e7
   21de8:	0002c4fe 	.word	0x0002c4fe
   21dec:	00030a59 	.word	0x00030a59
   21df0:	00030f1d 	.word	0x00030f1d
   21df4:	00030bde 	.word	0x00030bde
   21df8:	20021500 	.word	0x20021500
   21dfc:	20021520 	.word	0x20021520
   21e00:	00030bfd 	.word	0x00030bfd

00021e04 <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
   21e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   21e08:	4606      	mov	r6, r0
   21e0a:	4688      	mov	r8, r1
   21e0c:	4617      	mov	r7, r2
	__asm__ volatile(
   21e0e:	f04f 0320 	mov.w	r3, #32
   21e12:	f3ef 8911 	mrs	r9, BASEPRI
   21e16:	f383 8812 	msr	BASEPRI_MAX, r3
   21e1a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21e1e:	4821      	ldr	r0, [pc, #132]	; (21ea4 <z_sched_wake+0xa0>)
   21e20:	f7fd fd42 	bl	1f8a8 <z_spin_lock_valid>
   21e24:	4605      	mov	r5, r0
   21e26:	b968      	cbnz	r0, 21e44 <z_sched_wake+0x40>
   21e28:	2394      	movs	r3, #148	; 0x94
   21e2a:	4a1f      	ldr	r2, [pc, #124]	; (21ea8 <z_sched_wake+0xa4>)
   21e2c:	491f      	ldr	r1, [pc, #124]	; (21eac <z_sched_wake+0xa8>)
   21e2e:	4820      	ldr	r0, [pc, #128]	; (21eb0 <z_sched_wake+0xac>)
   21e30:	f002 ff59 	bl	24ce6 <assert_print>
   21e34:	491b      	ldr	r1, [pc, #108]	; (21ea4 <z_sched_wake+0xa0>)
   21e36:	481f      	ldr	r0, [pc, #124]	; (21eb4 <z_sched_wake+0xb0>)
   21e38:	f002 ff55 	bl	24ce6 <assert_print>
   21e3c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21e3e:	481a      	ldr	r0, [pc, #104]	; (21ea8 <z_sched_wake+0xa4>)
   21e40:	f002 ff4a 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21e44:	4817      	ldr	r0, [pc, #92]	; (21ea4 <z_sched_wake+0xa0>)
   21e46:	f7fd fd4b 	bl	1f8e0 <z_spin_lock_set_owner>
	return list->head == list;
   21e4a:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21e4c:	42a6      	cmp	r6, r4
   21e4e:	d01d      	beq.n	21e8c <z_sched_wake+0x88>
	bool ret = false;

	LOCKED(&sched_spinlock) {
		thread = _priq_wait_best(&wait_q->waitq);

		if (thread != NULL) {
   21e50:	b1f4      	cbz	r4, 21e90 <z_sched_wake+0x8c>
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
   21e52:	4620      	mov	r0, r4
   21e54:	f8c4 807c 	str.w	r8, [r4, #124]	; 0x7c
	thread->base.swap_data = data;
   21e58:	6167      	str	r7, [r4, #20]
   21e5a:	f7ff fc2d 	bl	216b8 <unpend_thread_no_timeout>
   21e5e:	f104 0018 	add.w	r0, r4, #24
   21e62:	f000 f96d 	bl	22140 <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
   21e66:	4620      	mov	r0, r4
   21e68:	f7fe feae 	bl	20bc8 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21e6c:	480d      	ldr	r0, [pc, #52]	; (21ea4 <z_sched_wake+0xa0>)
   21e6e:	f7fd fd29 	bl	1f8c4 <z_spin_unlock_valid>
   21e72:	b978      	cbnz	r0, 21e94 <z_sched_wake+0x90>
   21e74:	23c2      	movs	r3, #194	; 0xc2
   21e76:	4a0c      	ldr	r2, [pc, #48]	; (21ea8 <z_sched_wake+0xa4>)
   21e78:	490f      	ldr	r1, [pc, #60]	; (21eb8 <z_sched_wake+0xb4>)
   21e7a:	480d      	ldr	r0, [pc, #52]	; (21eb0 <z_sched_wake+0xac>)
   21e7c:	f002 ff33 	bl	24ce6 <assert_print>
   21e80:	4908      	ldr	r1, [pc, #32]	; (21ea4 <z_sched_wake+0xa0>)
   21e82:	480e      	ldr	r0, [pc, #56]	; (21ebc <z_sched_wake+0xb8>)
   21e84:	f002 ff2f 	bl	24ce6 <assert_print>
   21e88:	21c2      	movs	r1, #194	; 0xc2
   21e8a:	e7d8      	b.n	21e3e <z_sched_wake+0x3a>
	bool ret = false;
   21e8c:	2500      	movs	r5, #0
   21e8e:	e7ed      	b.n	21e6c <z_sched_wake+0x68>
   21e90:	4625      	mov	r5, r4
   21e92:	e7eb      	b.n	21e6c <z_sched_wake+0x68>
	__asm__ volatile(
   21e94:	f389 8811 	msr	BASEPRI, r9
   21e98:	f3bf 8f6f 	isb	sy
			ret = true;
		}
	}

	return ret;
}
   21e9c:	4628      	mov	r0, r5
   21e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   21ea2:	bf00      	nop
   21ea4:	20021548 	.word	0x20021548
   21ea8:	0002c4ba 	.word	0x0002c4ba
   21eac:	0002c513 	.word	0x0002c513
   21eb0:	0002b6a9 	.word	0x0002b6a9
   21eb4:	0002c528 	.word	0x0002c528
   21eb8:	0002c4e7 	.word	0x0002c4e7
   21ebc:	0002c4fe 	.word	0x0002c4fe

00021ec0 <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
   21ec0:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   21ec2:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
   21ec6:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   21ec8:	e9cd 6700 	strd	r6, r7, [sp]
   21ecc:	f7ff fa84 	bl	213d8 <z_pend_curr>

	if (data != NULL) {
   21ed0:	b11c      	cbz	r4, 21eda <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
   21ed2:	4b03      	ldr	r3, [pc, #12]	; (21ee0 <z_sched_wait+0x20>)
   21ed4:	689b      	ldr	r3, [r3, #8]
   21ed6:	695b      	ldr	r3, [r3, #20]
   21ed8:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
   21eda:	b002      	add	sp, #8
   21edc:	bdd0      	pop	{r4, r6, r7, pc}
   21ede:	bf00      	nop
   21ee0:	20021500 	.word	0x20021500

00021ee4 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
   21ee4:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
   21ee6:	4806      	ldr	r0, [pc, #24]	; (21f00 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
   21ee8:	4a06      	ldr	r2, [pc, #24]	; (21f04 <z_data_copy+0x20>)
   21eea:	4907      	ldr	r1, [pc, #28]	; (21f08 <z_data_copy+0x24>)
   21eec:	1a12      	subs	r2, r2, r0
   21eee:	f007 fa3b 	bl	29368 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
   21ef2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
   21ef6:	4a05      	ldr	r2, [pc, #20]	; (21f0c <z_data_copy+0x28>)
   21ef8:	4905      	ldr	r1, [pc, #20]	; (21f10 <z_data_copy+0x2c>)
   21efa:	4806      	ldr	r0, [pc, #24]	; (21f14 <z_data_copy+0x30>)
   21efc:	f007 ba34 	b.w	29368 <z_early_memcpy>
   21f00:	20008000 	.word	0x20008000
   21f04:	20008d70 	.word	0x20008d70
   21f08:	00031220 	.word	0x00031220
   21f0c:	00000000 	.word	0x00000000
   21f10:	00031220 	.word	0x00031220
   21f14:	20008000 	.word	0x20008000

00021f18 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
   21f18:	4b03      	ldr	r3, [pc, #12]	; (21f28 <elapsed+0x10>)
   21f1a:	681b      	ldr	r3, [r3, #0]
   21f1c:	b90b      	cbnz	r3, 21f22 <elapsed+0xa>
   21f1e:	f7fa baa1 	b.w	1c464 <sys_clock_elapsed>
}
   21f22:	2000      	movs	r0, #0
   21f24:	4770      	bx	lr
   21f26:	bf00      	nop
   21f28:	2002154c 	.word	0x2002154c

00021f2c <next_timeout>:

static int32_t next_timeout(void)
{
   21f2c:	b510      	push	{r4, lr}
	return list->head == list;
   21f2e:	4b11      	ldr	r3, [pc, #68]	; (21f74 <next_timeout+0x48>)
   21f30:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21f32:	429c      	cmp	r4, r3
   21f34:	d10a      	bne.n	21f4c <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
   21f36:	f7ff ffef 	bl	21f18 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
   21f3a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
   21f3e:	4b0e      	ldr	r3, [pc, #56]	; (21f78 <next_timeout+0x4c>)
   21f40:	691b      	ldr	r3, [r3, #16]
   21f42:	b113      	cbz	r3, 21f4a <next_timeout+0x1e>
   21f44:	4298      	cmp	r0, r3
   21f46:	bfa8      	it	ge
   21f48:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
   21f4a:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
   21f4c:	f7ff ffe4 	bl	21f18 <elapsed>
	if ((to == NULL) ||
   21f50:	2c00      	cmp	r4, #0
   21f52:	d0f2      	beq.n	21f3a <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
   21f54:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
   21f58:	1a1b      	subs	r3, r3, r0
   21f5a:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
   21f5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   21f62:	f172 0100 	sbcs.w	r1, r2, #0
   21f66:	dae8      	bge.n	21f3a <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
   21f68:	2a00      	cmp	r2, #0
   21f6a:	bfac      	ite	ge
   21f6c:	4618      	movge	r0, r3
   21f6e:	2000      	movlt	r0, #0
   21f70:	e7e5      	b.n	21f3e <next_timeout+0x12>
   21f72:	bf00      	nop
   21f74:	20008734 	.word	0x20008734
   21f78:	20021500 	.word	0x20021500

00021f7c <remove_timeout>:
{
   21f7c:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   21f7e:	b170      	cbz	r0, 21f9e <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
   21f80:	4b0b      	ldr	r3, [pc, #44]	; (21fb0 <remove_timeout+0x34>)
   21f82:	685b      	ldr	r3, [r3, #4]
   21f84:	4298      	cmp	r0, r3
   21f86:	d00a      	beq.n	21f9e <remove_timeout+0x22>
   21f88:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
   21f8a:	b143      	cbz	r3, 21f9e <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
   21f8c:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
   21f90:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
   21f94:	1912      	adds	r2, r2, r4
   21f96:	eb41 0105 	adc.w	r1, r1, r5
   21f9a:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const next = node->next;
   21f9e:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   21fa2:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   21fa4:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   21fa6:	2300      	movs	r3, #0
	node->prev = NULL;
   21fa8:	e9c0 3300 	strd	r3, r3, [r0]
}
   21fac:	bd30      	pop	{r4, r5, pc}
   21fae:	bf00      	nop
   21fb0:	20008734 	.word	0x20008734

00021fb4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
   21fb8:	bf08      	it	eq
   21fba:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
   21fbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   21fc2:	4604      	mov	r4, r0
   21fc4:	4692      	mov	sl, r2
   21fc6:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21fc8:	f000 809e 	beq.w	22108 <z_add_timeout+0x154>
	return node->next != NULL;
   21fcc:	6806      	ldr	r6, [r0, #0]

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
   21fce:	b166      	cbz	r6, 21fea <z_add_timeout+0x36>
   21fd0:	494e      	ldr	r1, [pc, #312]	; (2210c <z_add_timeout+0x158>)
   21fd2:	2363      	movs	r3, #99	; 0x63
   21fd4:	4a4e      	ldr	r2, [pc, #312]	; (22110 <z_add_timeout+0x15c>)
   21fd6:	484f      	ldr	r0, [pc, #316]	; (22114 <z_add_timeout+0x160>)
   21fd8:	f002 fe85 	bl	24ce6 <assert_print>
   21fdc:	484e      	ldr	r0, [pc, #312]	; (22118 <z_add_timeout+0x164>)
   21fde:	f002 fe82 	bl	24ce6 <assert_print>
   21fe2:	2163      	movs	r1, #99	; 0x63
   21fe4:	484a      	ldr	r0, [pc, #296]	; (22110 <z_add_timeout+0x15c>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21fe6:	f002 fe77 	bl	24cd8 <assert_post_action>
	to->fn = fn;
   21fea:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
   21fec:	f04f 0320 	mov.w	r3, #32
   21ff0:	f3ef 8711 	mrs	r7, BASEPRI
   21ff4:	f383 8812 	msr	BASEPRI_MAX, r3
   21ff8:	f3bf 8f6f 	isb	sy
   21ffc:	4847      	ldr	r0, [pc, #284]	; (2211c <z_add_timeout+0x168>)
   21ffe:	f7fd fc53 	bl	1f8a8 <z_spin_lock_valid>
   22002:	b960      	cbnz	r0, 2201e <z_add_timeout+0x6a>
   22004:	2394      	movs	r3, #148	; 0x94
   22006:	4a46      	ldr	r2, [pc, #280]	; (22120 <z_add_timeout+0x16c>)
   22008:	4946      	ldr	r1, [pc, #280]	; (22124 <z_add_timeout+0x170>)
   2200a:	4842      	ldr	r0, [pc, #264]	; (22114 <z_add_timeout+0x160>)
   2200c:	f002 fe6b 	bl	24ce6 <assert_print>
   22010:	4942      	ldr	r1, [pc, #264]	; (2211c <z_add_timeout+0x168>)
   22012:	4845      	ldr	r0, [pc, #276]	; (22128 <z_add_timeout+0x174>)
   22014:	f002 fe67 	bl	24ce6 <assert_print>
   22018:	2194      	movs	r1, #148	; 0x94
   2201a:	4841      	ldr	r0, [pc, #260]	; (22120 <z_add_timeout+0x16c>)
   2201c:	e7e3      	b.n	21fe6 <z_add_timeout+0x32>
	z_spin_lock_set_owner(l);
   2201e:	483f      	ldr	r0, [pc, #252]	; (2211c <z_add_timeout+0x168>)
   22020:	f7fd fc5e 	bl	1f8e0 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
   22024:	f1ba 3fff 	cmp.w	sl, #4294967295
   22028:	f175 33ff 	sbcs.w	r3, r5, #4294967295
   2202c:	da23      	bge.n	22076 <z_add_timeout+0xc2>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
   2202e:	f06f 0301 	mvn.w	r3, #1
   22032:	493e      	ldr	r1, [pc, #248]	; (2212c <z_add_timeout+0x178>)
   22034:	e9d1 2000 	ldrd	r2, r0, [r1]
   22038:	1a9b      	subs	r3, r3, r2
   2203a:	f04f 32ff 	mov.w	r2, #4294967295
   2203e:	eb62 0000 	sbc.w	r0, r2, r0
   22042:	ebb3 030a 	subs.w	r3, r3, sl
   22046:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
   2204a:	2b01      	cmp	r3, #1
   2204c:	f170 0200 	sbcs.w	r2, r0, #0
   22050:	da01      	bge.n	22056 <z_add_timeout+0xa2>
   22052:	2301      	movs	r3, #1
   22054:	4630      	mov	r0, r6
   22056:	e9c4 3004 	strd	r3, r0, [r4, #16]
	return list->head == list;
   2205a:	4b35      	ldr	r3, [pc, #212]	; (22130 <z_add_timeout+0x17c>)
   2205c:	681a      	ldr	r2, [r3, #0]
	return (node == list->tail) ? NULL : node->next;
   2205e:	f8d3 c004 	ldr.w	ip, [r3, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   22062:	429a      	cmp	r2, r3
   22064:	bf18      	it	ne
   22066:	4616      	movne	r6, r2
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
   22068:	b986      	cbnz	r6, 2208c <z_add_timeout+0xd8>
	node->prev = tail;
   2206a:	e9c4 3c00 	strd	r3, ip, [r4]
	tail->next = node;
   2206e:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
   22072:	605c      	str	r4, [r3, #4]
}
   22074:	e01c      	b.n	220b0 <z_add_timeout+0xfc>
			to->dticks = timeout.ticks + 1 + elapsed();
   22076:	f7ff ff4f 	bl	21f18 <elapsed>
   2207a:	f11a 0801 	adds.w	r8, sl, #1
   2207e:	f145 0500 	adc.w	r5, r5, #0
   22082:	eb18 0300 	adds.w	r3, r8, r0
   22086:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
   2208a:	e7e4      	b.n	22056 <z_add_timeout+0xa2>
			if (t->dticks > to->dticks) {
   2208c:	e9d6 1504 	ldrd	r1, r5, [r6, #16]
   22090:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
   22094:	428a      	cmp	r2, r1
   22096:	eb70 0e05 	sbcs.w	lr, r0, r5
   2209a:	da28      	bge.n	220ee <z_add_timeout+0x13a>
				t->dticks -= to->dticks;
   2209c:	1a89      	subs	r1, r1, r2
	sys_dnode_t *const prev = successor->prev;
   2209e:	6872      	ldr	r2, [r6, #4]
   220a0:	eb65 0500 	sbc.w	r5, r5, r0
   220a4:	e9c6 1504 	strd	r1, r5, [r6, #16]
	node->next = successor;
   220a8:	e9c4 6200 	strd	r6, r2, [r4]
	prev->next = node;
   220ac:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   220ae:	6074      	str	r4, [r6, #4]
	return list->head == list;
   220b0:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   220b2:	429a      	cmp	r2, r3
   220b4:	d00b      	beq.n	220ce <z_add_timeout+0x11a>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
   220b6:	4294      	cmp	r4, r2
   220b8:	d109      	bne.n	220ce <z_add_timeout+0x11a>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
   220ba:	f7ff ff37 	bl	21f2c <next_timeout>

			if (next_time == 0 ||
   220be:	b118      	cbz	r0, 220c8 <z_add_timeout+0x114>
			    _current_cpu->slice_ticks != next_time) {
   220c0:	4b1c      	ldr	r3, [pc, #112]	; (22134 <z_add_timeout+0x180>)
			if (next_time == 0 ||
   220c2:	691b      	ldr	r3, [r3, #16]
   220c4:	4283      	cmp	r3, r0
   220c6:	d002      	beq.n	220ce <z_add_timeout+0x11a>
				sys_clock_set_timeout(next_time, false);
   220c8:	2100      	movs	r1, #0
   220ca:	f7fa f99b 	bl	1c404 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   220ce:	4813      	ldr	r0, [pc, #76]	; (2211c <z_add_timeout+0x168>)
   220d0:	f7fd fbf8 	bl	1f8c4 <z_spin_unlock_valid>
   220d4:	b9a0      	cbnz	r0, 22100 <z_add_timeout+0x14c>
   220d6:	23c2      	movs	r3, #194	; 0xc2
   220d8:	4a11      	ldr	r2, [pc, #68]	; (22120 <z_add_timeout+0x16c>)
   220da:	4917      	ldr	r1, [pc, #92]	; (22138 <z_add_timeout+0x184>)
   220dc:	480d      	ldr	r0, [pc, #52]	; (22114 <z_add_timeout+0x160>)
   220de:	f002 fe02 	bl	24ce6 <assert_print>
   220e2:	490e      	ldr	r1, [pc, #56]	; (2211c <z_add_timeout+0x168>)
   220e4:	4815      	ldr	r0, [pc, #84]	; (2213c <z_add_timeout+0x188>)
   220e6:	f002 fdfe 	bl	24ce6 <assert_print>
   220ea:	21c2      	movs	r1, #194	; 0xc2
   220ec:	e795      	b.n	2201a <z_add_timeout+0x66>
			to->dticks -= t->dticks;
   220ee:	1a52      	subs	r2, r2, r1
   220f0:	eb60 0005 	sbc.w	r0, r0, r5
	return (node == list->tail) ? NULL : node->next;
   220f4:	4566      	cmp	r6, ip
   220f6:	e9c4 2004 	strd	r2, r0, [r4, #16]
   220fa:	d0b6      	beq.n	2206a <z_add_timeout+0xb6>
   220fc:	6836      	ldr	r6, [r6, #0]
   220fe:	e7b3      	b.n	22068 <z_add_timeout+0xb4>
	__asm__ volatile(
   22100:	f387 8811 	msr	BASEPRI, r7
   22104:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
   22108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   2210c:	00030c43 	.word	0x00030c43
   22110:	00030c1f 	.word	0x00030c1f
   22114:	0002b6a9 	.word	0x0002b6a9
   22118:	0002f2c0 	.word	0x0002f2c0
   2211c:	20021550 	.word	0x20021550
   22120:	0002c4ba 	.word	0x0002c4ba
   22124:	0002c513 	.word	0x0002c513
   22128:	0002c528 	.word	0x0002c528
   2212c:	20009dc0 	.word	0x20009dc0
   22130:	20008734 	.word	0x20008734
   22134:	20021500 	.word	0x20021500
   22138:	0002c4e7 	.word	0x0002c4e7
   2213c:	0002c4fe 	.word	0x0002c4fe

00022140 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
   22140:	b538      	push	{r3, r4, r5, lr}
   22142:	4604      	mov	r4, r0
	__asm__ volatile(
   22144:	f04f 0320 	mov.w	r3, #32
   22148:	f3ef 8511 	mrs	r5, BASEPRI
   2214c:	f383 8812 	msr	BASEPRI_MAX, r3
   22150:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22154:	4819      	ldr	r0, [pc, #100]	; (221bc <z_abort_timeout+0x7c>)
   22156:	f7fd fba7 	bl	1f8a8 <z_spin_lock_valid>
   2215a:	b968      	cbnz	r0, 22178 <z_abort_timeout+0x38>
   2215c:	2394      	movs	r3, #148	; 0x94
   2215e:	4a18      	ldr	r2, [pc, #96]	; (221c0 <z_abort_timeout+0x80>)
   22160:	4918      	ldr	r1, [pc, #96]	; (221c4 <z_abort_timeout+0x84>)
   22162:	4819      	ldr	r0, [pc, #100]	; (221c8 <z_abort_timeout+0x88>)
   22164:	f002 fdbf 	bl	24ce6 <assert_print>
   22168:	4914      	ldr	r1, [pc, #80]	; (221bc <z_abort_timeout+0x7c>)
   2216a:	4818      	ldr	r0, [pc, #96]	; (221cc <z_abort_timeout+0x8c>)
   2216c:	f002 fdbb 	bl	24ce6 <assert_print>
   22170:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22172:	4813      	ldr	r0, [pc, #76]	; (221c0 <z_abort_timeout+0x80>)
   22174:	f002 fdb0 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   22178:	4810      	ldr	r0, [pc, #64]	; (221bc <z_abort_timeout+0x7c>)
   2217a:	f7fd fbb1 	bl	1f8e0 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
   2217e:	6823      	ldr	r3, [r4, #0]
   22180:	b19b      	cbz	r3, 221aa <z_abort_timeout+0x6a>
			remove_timeout(to);
   22182:	4620      	mov	r0, r4
   22184:	f7ff fefa 	bl	21f7c <remove_timeout>
			ret = 0;
   22188:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2218a:	480c      	ldr	r0, [pc, #48]	; (221bc <z_abort_timeout+0x7c>)
   2218c:	f7fd fb9a 	bl	1f8c4 <z_spin_unlock_valid>
   22190:	b970      	cbnz	r0, 221b0 <z_abort_timeout+0x70>
   22192:	23c2      	movs	r3, #194	; 0xc2
   22194:	4a0a      	ldr	r2, [pc, #40]	; (221c0 <z_abort_timeout+0x80>)
   22196:	490e      	ldr	r1, [pc, #56]	; (221d0 <z_abort_timeout+0x90>)
   22198:	480b      	ldr	r0, [pc, #44]	; (221c8 <z_abort_timeout+0x88>)
   2219a:	f002 fda4 	bl	24ce6 <assert_print>
   2219e:	4907      	ldr	r1, [pc, #28]	; (221bc <z_abort_timeout+0x7c>)
   221a0:	480c      	ldr	r0, [pc, #48]	; (221d4 <z_abort_timeout+0x94>)
   221a2:	f002 fda0 	bl	24ce6 <assert_print>
   221a6:	21c2      	movs	r1, #194	; 0xc2
   221a8:	e7e3      	b.n	22172 <z_abort_timeout+0x32>
	int ret = -EINVAL;
   221aa:	f06f 0415 	mvn.w	r4, #21
   221ae:	e7ec      	b.n	2218a <z_abort_timeout+0x4a>
	__asm__ volatile(
   221b0:	f385 8811 	msr	BASEPRI, r5
   221b4:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
   221b8:	4620      	mov	r0, r4
   221ba:	bd38      	pop	{r3, r4, r5, pc}
   221bc:	20021550 	.word	0x20021550
   221c0:	0002c4ba 	.word	0x0002c4ba
   221c4:	0002c513 	.word	0x0002c513
   221c8:	0002b6a9 	.word	0x0002b6a9
   221cc:	0002c528 	.word	0x0002c528
   221d0:	0002c4e7 	.word	0x0002c4e7
   221d4:	0002c4fe 	.word	0x0002c4fe

000221d8 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
   221d8:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   221da:	f04f 0320 	mov.w	r3, #32
   221de:	f3ef 8511 	mrs	r5, BASEPRI
   221e2:	f383 8812 	msr	BASEPRI_MAX, r3
   221e6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   221ea:	4817      	ldr	r0, [pc, #92]	; (22248 <z_get_next_timeout_expiry+0x70>)
   221ec:	f7fd fb5c 	bl	1f8a8 <z_spin_lock_valid>
   221f0:	b968      	cbnz	r0, 2220e <z_get_next_timeout_expiry+0x36>
   221f2:	2394      	movs	r3, #148	; 0x94
   221f4:	4a15      	ldr	r2, [pc, #84]	; (2224c <z_get_next_timeout_expiry+0x74>)
   221f6:	4916      	ldr	r1, [pc, #88]	; (22250 <z_get_next_timeout_expiry+0x78>)
   221f8:	4816      	ldr	r0, [pc, #88]	; (22254 <z_get_next_timeout_expiry+0x7c>)
   221fa:	f002 fd74 	bl	24ce6 <assert_print>
   221fe:	4912      	ldr	r1, [pc, #72]	; (22248 <z_get_next_timeout_expiry+0x70>)
   22200:	4815      	ldr	r0, [pc, #84]	; (22258 <z_get_next_timeout_expiry+0x80>)
   22202:	f002 fd70 	bl	24ce6 <assert_print>
   22206:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22208:	4810      	ldr	r0, [pc, #64]	; (2224c <z_get_next_timeout_expiry+0x74>)
   2220a:	f002 fd65 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   2220e:	480e      	ldr	r0, [pc, #56]	; (22248 <z_get_next_timeout_expiry+0x70>)
   22210:	f7fd fb66 	bl	1f8e0 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
   22214:	f7ff fe8a 	bl	21f2c <next_timeout>
   22218:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2221a:	480b      	ldr	r0, [pc, #44]	; (22248 <z_get_next_timeout_expiry+0x70>)
   2221c:	f7fd fb52 	bl	1f8c4 <z_spin_unlock_valid>
   22220:	b958      	cbnz	r0, 2223a <z_get_next_timeout_expiry+0x62>
   22222:	23c2      	movs	r3, #194	; 0xc2
   22224:	4a09      	ldr	r2, [pc, #36]	; (2224c <z_get_next_timeout_expiry+0x74>)
   22226:	490d      	ldr	r1, [pc, #52]	; (2225c <z_get_next_timeout_expiry+0x84>)
   22228:	480a      	ldr	r0, [pc, #40]	; (22254 <z_get_next_timeout_expiry+0x7c>)
   2222a:	f002 fd5c 	bl	24ce6 <assert_print>
   2222e:	4906      	ldr	r1, [pc, #24]	; (22248 <z_get_next_timeout_expiry+0x70>)
   22230:	480b      	ldr	r0, [pc, #44]	; (22260 <z_get_next_timeout_expiry+0x88>)
   22232:	f002 fd58 	bl	24ce6 <assert_print>
   22236:	21c2      	movs	r1, #194	; 0xc2
   22238:	e7e6      	b.n	22208 <z_get_next_timeout_expiry+0x30>
	__asm__ volatile(
   2223a:	f385 8811 	msr	BASEPRI, r5
   2223e:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
   22242:	4620      	mov	r0, r4
   22244:	bd38      	pop	{r3, r4, r5, pc}
   22246:	bf00      	nop
   22248:	20021550 	.word	0x20021550
   2224c:	0002c4ba 	.word	0x0002c4ba
   22250:	0002c513 	.word	0x0002c513
   22254:	0002b6a9 	.word	0x0002b6a9
   22258:	0002c528 	.word	0x0002c528
   2225c:	0002c4e7 	.word	0x0002c4e7
   22260:	0002c4fe 	.word	0x0002c4fe

00022264 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
   22264:	b570      	push	{r4, r5, r6, lr}
   22266:	4604      	mov	r4, r0
   22268:	460d      	mov	r5, r1
	__asm__ volatile(
   2226a:	f04f 0320 	mov.w	r3, #32
   2226e:	f3ef 8611 	mrs	r6, BASEPRI
   22272:	f383 8812 	msr	BASEPRI_MAX, r3
   22276:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2227a:	481b      	ldr	r0, [pc, #108]	; (222e8 <z_set_timeout_expiry+0x84>)
   2227c:	f7fd fb14 	bl	1f8a8 <z_spin_lock_valid>
   22280:	b968      	cbnz	r0, 2229e <z_set_timeout_expiry+0x3a>
   22282:	2394      	movs	r3, #148	; 0x94
   22284:	4a19      	ldr	r2, [pc, #100]	; (222ec <z_set_timeout_expiry+0x88>)
   22286:	491a      	ldr	r1, [pc, #104]	; (222f0 <z_set_timeout_expiry+0x8c>)
   22288:	481a      	ldr	r0, [pc, #104]	; (222f4 <z_set_timeout_expiry+0x90>)
   2228a:	f002 fd2c 	bl	24ce6 <assert_print>
   2228e:	4916      	ldr	r1, [pc, #88]	; (222e8 <z_set_timeout_expiry+0x84>)
   22290:	4819      	ldr	r0, [pc, #100]	; (222f8 <z_set_timeout_expiry+0x94>)
   22292:	f002 fd28 	bl	24ce6 <assert_print>
   22296:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22298:	4814      	ldr	r0, [pc, #80]	; (222ec <z_set_timeout_expiry+0x88>)
   2229a:	f002 fd1d 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   2229e:	4812      	ldr	r0, [pc, #72]	; (222e8 <z_set_timeout_expiry+0x84>)
   222a0:	f7fd fb1e 	bl	1f8e0 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
   222a4:	f7ff fe42 	bl	21f2c <next_timeout>
		bool sooner = (next_to == K_TICKS_FOREVER)
			      || (ticks <= next_to);
   222a8:	2801      	cmp	r0, #1
   222aa:	dd07      	ble.n	222bc <z_set_timeout_expiry+0x58>
   222ac:	42a0      	cmp	r0, r4
   222ae:	db05      	blt.n	222bc <z_set_timeout_expiry+0x58>
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   222b0:	42a0      	cmp	r0, r4
   222b2:	4629      	mov	r1, r5
   222b4:	bfa8      	it	ge
   222b6:	4620      	movge	r0, r4
   222b8:	f7fa f8a4 	bl	1c404 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   222bc:	480a      	ldr	r0, [pc, #40]	; (222e8 <z_set_timeout_expiry+0x84>)
   222be:	f7fd fb01 	bl	1f8c4 <z_spin_unlock_valid>
   222c2:	b958      	cbnz	r0, 222dc <z_set_timeout_expiry+0x78>
   222c4:	23c2      	movs	r3, #194	; 0xc2
   222c6:	4a09      	ldr	r2, [pc, #36]	; (222ec <z_set_timeout_expiry+0x88>)
   222c8:	490c      	ldr	r1, [pc, #48]	; (222fc <z_set_timeout_expiry+0x98>)
   222ca:	480a      	ldr	r0, [pc, #40]	; (222f4 <z_set_timeout_expiry+0x90>)
   222cc:	f002 fd0b 	bl	24ce6 <assert_print>
   222d0:	4905      	ldr	r1, [pc, #20]	; (222e8 <z_set_timeout_expiry+0x84>)
   222d2:	480b      	ldr	r0, [pc, #44]	; (22300 <z_set_timeout_expiry+0x9c>)
   222d4:	f002 fd07 	bl	24ce6 <assert_print>
   222d8:	21c2      	movs	r1, #194	; 0xc2
   222da:	e7dd      	b.n	22298 <z_set_timeout_expiry+0x34>
	__asm__ volatile(
   222dc:	f386 8811 	msr	BASEPRI, r6
   222e0:	f3bf 8f6f 	isb	sy
		}
	}
}
   222e4:	bd70      	pop	{r4, r5, r6, pc}
   222e6:	bf00      	nop
   222e8:	20021550 	.word	0x20021550
   222ec:	0002c4ba 	.word	0x0002c4ba
   222f0:	0002c513 	.word	0x0002c513
   222f4:	0002b6a9 	.word	0x0002b6a9
   222f8:	0002c528 	.word	0x0002c528
   222fc:	0002c4e7 	.word	0x0002c4e7
   22300:	0002c4fe 	.word	0x0002c4fe

00022304 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
   22304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   22308:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
   2230a:	f7fe ff7d 	bl	21208 <z_time_slice>
	__asm__ volatile(
   2230e:	f04f 0320 	mov.w	r3, #32
   22312:	f3ef 8711 	mrs	r7, BASEPRI
   22316:	f383 8812 	msr	BASEPRI_MAX, r3
   2231a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2231e:	483f      	ldr	r0, [pc, #252]	; (2241c <sys_clock_announce+0x118>)
   22320:	f7fd fac2 	bl	1f8a8 <z_spin_lock_valid>
   22324:	b968      	cbnz	r0, 22342 <sys_clock_announce+0x3e>
   22326:	2394      	movs	r3, #148	; 0x94
   22328:	4a3d      	ldr	r2, [pc, #244]	; (22420 <sys_clock_announce+0x11c>)
   2232a:	493e      	ldr	r1, [pc, #248]	; (22424 <sys_clock_announce+0x120>)
   2232c:	483e      	ldr	r0, [pc, #248]	; (22428 <sys_clock_announce+0x124>)
   2232e:	f002 fcda 	bl	24ce6 <assert_print>
   22332:	493a      	ldr	r1, [pc, #232]	; (2241c <sys_clock_announce+0x118>)
   22334:	483d      	ldr	r0, [pc, #244]	; (2242c <sys_clock_announce+0x128>)
   22336:	f002 fcd6 	bl	24ce6 <assert_print>
   2233a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2233c:	4838      	ldr	r0, [pc, #224]	; (22420 <sys_clock_announce+0x11c>)
   2233e:	f002 fccb 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   22342:	4836      	ldr	r0, [pc, #216]	; (2241c <sys_clock_announce+0x118>)
   22344:	f7fd facc 	bl	1f8e0 <z_spin_lock_set_owner>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
   22348:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 22430 <sys_clock_announce+0x12c>
	return list->head == list;
   2234c:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 22434 <sys_clock_announce+0x130>
   22350:	f8d9 5000 	ldr.w	r5, [r9]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
   22354:	4a38      	ldr	r2, [pc, #224]	; (22438 <sys_clock_announce+0x134>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
   22356:	454d      	cmp	r5, r9
	announce_remaining = ticks;
   22358:	f8c8 4000 	str.w	r4, [r8]
	return list->head == list;
   2235c:	ea4f 71e4 	mov.w	r1, r4, asr #31
		curr_tick += dt;
   22360:	e9d2 3c00 	ldrd	r3, ip, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   22364:	d00b      	beq.n	2237e <sys_clock_announce+0x7a>
	while (first() != NULL && first()->dticks <= announce_remaining) {
   22366:	b155      	cbz	r5, 2237e <sys_clock_announce+0x7a>
   22368:	e9d5 6004 	ldrd	r6, r0, [r5, #16]
   2236c:	42b4      	cmp	r4, r6
   2236e:	eb71 0e00 	sbcs.w	lr, r1, r0
   22372:	da1c      	bge.n	223ae <sys_clock_announce+0xaa>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
   22374:	1b36      	subs	r6, r6, r4
   22376:	eb60 0001 	sbc.w	r0, r0, r1
   2237a:	e9c5 6004 	strd	r6, r0, [r5, #16]
	}

	curr_tick += announce_remaining;
   2237e:	18e3      	adds	r3, r4, r3
	announce_remaining = 0;
   22380:	f04f 0400 	mov.w	r4, #0
	curr_tick += announce_remaining;
   22384:	eb4c 0101 	adc.w	r1, ip, r1
   22388:	e9c2 3100 	strd	r3, r1, [r2]
	announce_remaining = 0;
   2238c:	f8c8 4000 	str.w	r4, [r8]

	sys_clock_set_timeout(next_timeout(), false);
   22390:	f7ff fdcc 	bl	21f2c <next_timeout>
   22394:	4621      	mov	r1, r4
   22396:	f7fa f835 	bl	1c404 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2239a:	4820      	ldr	r0, [pc, #128]	; (2241c <sys_clock_announce+0x118>)
   2239c:	f7fd fa92 	bl	1f8c4 <z_spin_unlock_valid>
   223a0:	b1a8      	cbz	r0, 223ce <sys_clock_announce+0xca>
	__asm__ volatile(
   223a2:	f387 8811 	msr	BASEPRI, r7
   223a6:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
   223aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
   223ae:	18f3      	adds	r3, r6, r3
   223b0:	eb4c 71e6 	adc.w	r1, ip, r6, asr #31
   223b4:	e9c2 3100 	strd	r3, r1, [r2]
		t->dticks = 0;
   223b8:	2200      	movs	r2, #0
   223ba:	2300      	movs	r3, #0
		remove_timeout(t);
   223bc:	4628      	mov	r0, r5
		t->dticks = 0;
   223be:	e9c5 2304 	strd	r2, r3, [r5, #16]
		remove_timeout(t);
   223c2:	f7ff fddb 	bl	21f7c <remove_timeout>
   223c6:	4815      	ldr	r0, [pc, #84]	; (2241c <sys_clock_announce+0x118>)
   223c8:	f7fd fa7c 	bl	1f8c4 <z_spin_unlock_valid>
   223cc:	b958      	cbnz	r0, 223e6 <sys_clock_announce+0xe2>
   223ce:	23c2      	movs	r3, #194	; 0xc2
   223d0:	4a13      	ldr	r2, [pc, #76]	; (22420 <sys_clock_announce+0x11c>)
   223d2:	491a      	ldr	r1, [pc, #104]	; (2243c <sys_clock_announce+0x138>)
   223d4:	4814      	ldr	r0, [pc, #80]	; (22428 <sys_clock_announce+0x124>)
   223d6:	f002 fc86 	bl	24ce6 <assert_print>
   223da:	4910      	ldr	r1, [pc, #64]	; (2241c <sys_clock_announce+0x118>)
   223dc:	4818      	ldr	r0, [pc, #96]	; (22440 <sys_clock_announce+0x13c>)
   223de:	f002 fc82 	bl	24ce6 <assert_print>
   223e2:	21c2      	movs	r1, #194	; 0xc2
   223e4:	e7aa      	b.n	2233c <sys_clock_announce+0x38>
   223e6:	f387 8811 	msr	BASEPRI, r7
   223ea:	f3bf 8f6f 	isb	sy
		t->fn(t);
   223ee:	4628      	mov	r0, r5
   223f0:	68ab      	ldr	r3, [r5, #8]
   223f2:	4798      	blx	r3
	__asm__ volatile(
   223f4:	f04f 0320 	mov.w	r3, #32
   223f8:	f3ef 8711 	mrs	r7, BASEPRI
   223fc:	f383 8812 	msr	BASEPRI_MAX, r3
   22400:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22404:	4805      	ldr	r0, [pc, #20]	; (2241c <sys_clock_announce+0x118>)
   22406:	f7fd fa4f 	bl	1f8a8 <z_spin_lock_valid>
   2240a:	2800      	cmp	r0, #0
   2240c:	d08b      	beq.n	22326 <sys_clock_announce+0x22>
	z_spin_lock_set_owner(l);
   2240e:	4803      	ldr	r0, [pc, #12]	; (2241c <sys_clock_announce+0x118>)
   22410:	f7fd fa66 	bl	1f8e0 <z_spin_lock_set_owner>
		announce_remaining -= dt;
   22414:	f8d8 4000 	ldr.w	r4, [r8]
   22418:	1ba4      	subs	r4, r4, r6
   2241a:	e799      	b.n	22350 <sys_clock_announce+0x4c>
   2241c:	20021550 	.word	0x20021550
   22420:	0002c4ba 	.word	0x0002c4ba
   22424:	0002c513 	.word	0x0002c513
   22428:	0002b6a9 	.word	0x0002b6a9
   2242c:	0002c528 	.word	0x0002c528
   22430:	2002154c 	.word	0x2002154c
   22434:	20008734 	.word	0x20008734
   22438:	20009dc0 	.word	0x20009dc0
   2243c:	0002c4e7 	.word	0x0002c4e7
   22440:	0002c4fe 	.word	0x0002c4fe

00022444 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
   22444:	b570      	push	{r4, r5, r6, lr}
   22446:	f04f 0320 	mov.w	r3, #32
   2244a:	f3ef 8611 	mrs	r6, BASEPRI
   2244e:	f383 8812 	msr	BASEPRI_MAX, r3
   22452:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22456:	481a      	ldr	r0, [pc, #104]	; (224c0 <sys_clock_tick_get+0x7c>)
   22458:	f7fd fa26 	bl	1f8a8 <z_spin_lock_valid>
   2245c:	b968      	cbnz	r0, 2247a <sys_clock_tick_get+0x36>
   2245e:	2394      	movs	r3, #148	; 0x94
   22460:	4a18      	ldr	r2, [pc, #96]	; (224c4 <sys_clock_tick_get+0x80>)
   22462:	4919      	ldr	r1, [pc, #100]	; (224c8 <sys_clock_tick_get+0x84>)
   22464:	4819      	ldr	r0, [pc, #100]	; (224cc <sys_clock_tick_get+0x88>)
   22466:	f002 fc3e 	bl	24ce6 <assert_print>
   2246a:	4915      	ldr	r1, [pc, #84]	; (224c0 <sys_clock_tick_get+0x7c>)
   2246c:	4818      	ldr	r0, [pc, #96]	; (224d0 <sys_clock_tick_get+0x8c>)
   2246e:	f002 fc3a 	bl	24ce6 <assert_print>
   22472:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22474:	4813      	ldr	r0, [pc, #76]	; (224c4 <sys_clock_tick_get+0x80>)
   22476:	f002 fc2f 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   2247a:	4811      	ldr	r0, [pc, #68]	; (224c0 <sys_clock_tick_get+0x7c>)
   2247c:	f7fd fa30 	bl	1f8e0 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
   22480:	f7ff fd4a 	bl	21f18 <elapsed>
   22484:	4a13      	ldr	r2, [pc, #76]	; (224d4 <sys_clock_tick_get+0x90>)
   22486:	e9d2 4500 	ldrd	r4, r5, [r2]
   2248a:	1904      	adds	r4, r0, r4
   2248c:	eb45 75e0 	adc.w	r5, r5, r0, asr #31
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22490:	480b      	ldr	r0, [pc, #44]	; (224c0 <sys_clock_tick_get+0x7c>)
   22492:	f7fd fa17 	bl	1f8c4 <z_spin_unlock_valid>
   22496:	b958      	cbnz	r0, 224b0 <sys_clock_tick_get+0x6c>
   22498:	23c2      	movs	r3, #194	; 0xc2
   2249a:	4a0a      	ldr	r2, [pc, #40]	; (224c4 <sys_clock_tick_get+0x80>)
   2249c:	490e      	ldr	r1, [pc, #56]	; (224d8 <sys_clock_tick_get+0x94>)
   2249e:	480b      	ldr	r0, [pc, #44]	; (224cc <sys_clock_tick_get+0x88>)
   224a0:	f002 fc21 	bl	24ce6 <assert_print>
   224a4:	4906      	ldr	r1, [pc, #24]	; (224c0 <sys_clock_tick_get+0x7c>)
   224a6:	480d      	ldr	r0, [pc, #52]	; (224dc <sys_clock_tick_get+0x98>)
   224a8:	f002 fc1d 	bl	24ce6 <assert_print>
   224ac:	21c2      	movs	r1, #194	; 0xc2
   224ae:	e7e1      	b.n	22474 <sys_clock_tick_get+0x30>
	__asm__ volatile(
   224b0:	f386 8811 	msr	BASEPRI, r6
   224b4:	f3bf 8f6f 	isb	sy
	}
	return t;
}
   224b8:	4620      	mov	r0, r4
   224ba:	4629      	mov	r1, r5
   224bc:	bd70      	pop	{r4, r5, r6, pc}
   224be:	bf00      	nop
   224c0:	20021550 	.word	0x20021550
   224c4:	0002c4ba 	.word	0x0002c4ba
   224c8:	0002c513 	.word	0x0002c513
   224cc:	0002b6a9 	.word	0x0002b6a9
   224d0:	0002c528 	.word	0x0002c528
   224d4:	20009dc0 	.word	0x20009dc0
   224d8:	0002c4e7 	.word	0x0002c4e7
   224dc:	0002c4fe 	.word	0x0002c4fe

000224e0 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
   224e0:	b570      	push	{r4, r5, r6, lr}
   224e2:	4604      	mov	r4, r0
	__asm__ volatile(
   224e4:	f04f 0320 	mov.w	r3, #32
   224e8:	f3ef 8511 	mrs	r5, BASEPRI
   224ec:	f383 8812 	msr	BASEPRI_MAX, r3
   224f0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   224f4:	4849      	ldr	r0, [pc, #292]	; (2261c <z_timer_expiration_handler+0x13c>)
   224f6:	f7fd f9d7 	bl	1f8a8 <z_spin_lock_valid>
   224fa:	b968      	cbnz	r0, 22518 <z_timer_expiration_handler+0x38>
   224fc:	2394      	movs	r3, #148	; 0x94
   224fe:	4a48      	ldr	r2, [pc, #288]	; (22620 <z_timer_expiration_handler+0x140>)
   22500:	4948      	ldr	r1, [pc, #288]	; (22624 <z_timer_expiration_handler+0x144>)
   22502:	4849      	ldr	r0, [pc, #292]	; (22628 <z_timer_expiration_handler+0x148>)
   22504:	f002 fbef 	bl	24ce6 <assert_print>
   22508:	4944      	ldr	r1, [pc, #272]	; (2261c <z_timer_expiration_handler+0x13c>)
   2250a:	4848      	ldr	r0, [pc, #288]	; (2262c <z_timer_expiration_handler+0x14c>)
   2250c:	f002 fbeb 	bl	24ce6 <assert_print>
   22510:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22512:	4843      	ldr	r0, [pc, #268]	; (22620 <z_timer_expiration_handler+0x140>)
   22514:	f002 fbe0 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   22518:	4840      	ldr	r0, [pc, #256]	; (2261c <z_timer_expiration_handler+0x13c>)
   2251a:	f7fd f9e1 	bl	1f8e0 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
   2251e:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
   22522:	3301      	adds	r3, #1
   22524:	f142 0200 	adc.w	r2, r2, #0
   22528:	2b02      	cmp	r3, #2
   2252a:	f172 0200 	sbcs.w	r2, r2, #0
   2252e:	d322      	bcc.n	22576 <z_timer_expiration_handler+0x96>
	return z_impl_k_uptime_ticks();
   22530:	f007 f834 	bl	2959c <z_impl_k_uptime_ticks>
		 * we "should" have run.  Requires absolute timeouts.
		 * (Note offset by one: we're nominally at the
		 * beginning of a tick, so need to defeat the "round
		 * down" behavior on timeout addition).
		 */
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
   22534:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
   22538:	3001      	adds	r0, #1
   2253a:	f141 0100 	adc.w	r1, r1, #0
   2253e:	18c0      	adds	r0, r0, r3
   22540:	eb41 0102 	adc.w	r1, r1, r2
   22544:	2801      	cmp	r0, #1
   22546:	f171 0100 	sbcs.w	r1, r1, #0
   2254a:	db29      	blt.n	225a0 <z_timer_expiration_handler+0xc0>
   2254c:	f007 f826 	bl	2959c <z_impl_k_uptime_ticks>
   22550:	3001      	adds	r0, #1
   22552:	f141 0300 	adc.w	r3, r1, #0
   22556:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
   2255a:	1880      	adds	r0, r0, r2
   2255c:	f06f 0201 	mvn.w	r2, #1
   22560:	eb43 0301 	adc.w	r3, r3, r1
   22564:	f04f 31ff 	mov.w	r1, #4294967295
   22568:	1a12      	subs	r2, r2, r0
   2256a:	eb61 0303 	sbc.w	r3, r1, r3
					   + timer->period.ticks);
#endif
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   2256e:	4620      	mov	r0, r4
   22570:	492f      	ldr	r1, [pc, #188]	; (22630 <z_timer_expiration_handler+0x150>)
   22572:	f7ff fd1f 	bl	21fb4 <z_add_timeout>
			      next);
	}

	/* update timer's status */
	timer->status += 1U;
   22576:	6b23      	ldr	r3, [r4, #48]	; 0x30
   22578:	3301      	adds	r3, #1
   2257a:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
   2257c:	6a23      	ldr	r3, [r4, #32]
   2257e:	b35b      	cbz	r3, 225d8 <z_timer_expiration_handler+0xf8>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22580:	4826      	ldr	r0, [pc, #152]	; (2261c <z_timer_expiration_handler+0x13c>)
   22582:	f7fd f99f 	bl	1f8c4 <z_spin_unlock_valid>
   22586:	b980      	cbnz	r0, 225aa <z_timer_expiration_handler+0xca>
   22588:	23c2      	movs	r3, #194	; 0xc2
   2258a:	4a25      	ldr	r2, [pc, #148]	; (22620 <z_timer_expiration_handler+0x140>)
   2258c:	4929      	ldr	r1, [pc, #164]	; (22634 <z_timer_expiration_handler+0x154>)
   2258e:	4826      	ldr	r0, [pc, #152]	; (22628 <z_timer_expiration_handler+0x148>)
   22590:	f002 fba9 	bl	24ce6 <assert_print>
   22594:	4921      	ldr	r1, [pc, #132]	; (2261c <z_timer_expiration_handler+0x13c>)
   22596:	4828      	ldr	r0, [pc, #160]	; (22638 <z_timer_expiration_handler+0x158>)
   22598:	f002 fba5 	bl	24ce6 <assert_print>
   2259c:	21c2      	movs	r1, #194	; 0xc2
   2259e:	e7b8      	b.n	22512 <z_timer_expiration_handler+0x32>
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
   225a0:	f06f 0201 	mvn.w	r2, #1
   225a4:	f04f 33ff 	mov.w	r3, #4294967295
   225a8:	e7e1      	b.n	2256e <z_timer_expiration_handler+0x8e>
	__asm__ volatile(
   225aa:	f385 8811 	msr	BASEPRI, r5
   225ae:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
   225b2:	4620      	mov	r0, r4
   225b4:	6a23      	ldr	r3, [r4, #32]
   225b6:	4798      	blx	r3
	__asm__ volatile(
   225b8:	f04f 0320 	mov.w	r3, #32
   225bc:	f3ef 8511 	mrs	r5, BASEPRI
   225c0:	f383 8812 	msr	BASEPRI_MAX, r3
   225c4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   225c8:	4814      	ldr	r0, [pc, #80]	; (2261c <z_timer_expiration_handler+0x13c>)
   225ca:	f7fd f96d 	bl	1f8a8 <z_spin_lock_valid>
   225ce:	2800      	cmp	r0, #0
   225d0:	d094      	beq.n	224fc <z_timer_expiration_handler+0x1c>
	z_spin_lock_set_owner(l);
   225d2:	4812      	ldr	r0, [pc, #72]	; (2261c <z_timer_expiration_handler+0x13c>)
   225d4:	f7fd f984 	bl	1f8e0 <z_spin_lock_set_owner>
	return list->head == list;
   225d8:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   225dc:	42a6      	cmp	r6, r4
   225de:	d000      	beq.n	225e2 <z_timer_expiration_handler+0x102>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
   225e0:	b94e      	cbnz	r6, 225f6 <z_timer_expiration_handler+0x116>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   225e2:	480e      	ldr	r0, [pc, #56]	; (2261c <z_timer_expiration_handler+0x13c>)
   225e4:	f7fd f96e 	bl	1f8c4 <z_spin_unlock_valid>
   225e8:	2800      	cmp	r0, #0
   225ea:	d0cd      	beq.n	22588 <z_timer_expiration_handler+0xa8>
	__asm__ volatile(
   225ec:	f385 8811 	msr	BASEPRI, r5
   225f0:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
   225f4:	bd70      	pop	{r4, r5, r6, pc}
	z_unpend_thread_no_timeout(thread);
   225f6:	4630      	mov	r0, r6
   225f8:	f7fe fbda 	bl	20db0 <z_unpend_thread_no_timeout>
   225fc:	2300      	movs	r3, #0
   225fe:	4807      	ldr	r0, [pc, #28]	; (2261c <z_timer_expiration_handler+0x13c>)
   22600:	67f3      	str	r3, [r6, #124]	; 0x7c
   22602:	f7fd f95f 	bl	1f8c4 <z_spin_unlock_valid>
   22606:	2800      	cmp	r0, #0
   22608:	d0be      	beq.n	22588 <z_timer_expiration_handler+0xa8>
   2260a:	f385 8811 	msr	BASEPRI, r5
   2260e:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
   22612:	4630      	mov	r0, r6
}
   22614:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
   22618:	f7fe bb84 	b.w	20d24 <z_ready_thread>
   2261c:	20021554 	.word	0x20021554
   22620:	0002c4ba 	.word	0x0002c4ba
   22624:	0002c513 	.word	0x0002c513
   22628:	0002b6a9 	.word	0x0002b6a9
   2262c:	0002c528 	.word	0x0002c528
   22630:	000224e1 	.word	0x000224e1
   22634:	0002c4e7 	.word	0x0002c4e7
   22638:	0002c4fe 	.word	0x0002c4fe

0002263c <z_impl_k_timer_start>:
void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer, duration, period);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
   2263c:	f1b3 3fff 	cmp.w	r3, #4294967295
   22640:	bf08      	it	eq
   22642:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
   22646:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2264a:	4619      	mov	r1, r3
   2264c:	4605      	mov	r5, r0
   2264e:	e9dd 6008 	ldrd	r6, r0, [sp, #32]
   22652:	4614      	mov	r4, r2
   22654:	4691      	mov	r9, r2
   22656:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
   22658:	d037      	beq.n	226ca <z_impl_k_timer_start+0x8e>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
   2265a:	f1b0 3fff 	cmp.w	r0, #4294967295
   2265e:	bf08      	it	eq
   22660:	f1b6 3fff 	cmpeq.w	r6, #4294967295
   22664:	4637      	mov	r7, r6
   22666:	4682      	mov	sl, r0
   22668:	d011      	beq.n	2268e <z_impl_k_timer_start+0x52>
   2266a:	ea50 0306 	orrs.w	r3, r0, r6
   2266e:	d00e      	beq.n	2268e <z_impl_k_timer_start+0x52>
   22670:	1c72      	adds	r2, r6, #1
   22672:	f170 33ff 	sbcs.w	r3, r0, #4294967295
   22676:	db0a      	blt.n	2268e <z_impl_k_timer_start+0x52>
	    Z_TICK_ABS(period.ticks) < 0) {
		period.ticks = MAX(period.ticks - 1, 1);
   22678:	2e02      	cmp	r6, #2
   2267a:	4684      	mov	ip, r0
   2267c:	f170 0000 	sbcs.w	r0, r0, #0
   22680:	bfbc      	itt	lt
   22682:	2702      	movlt	r7, #2
   22684:	f04f 0c00 	movlt.w	ip, #0
   22688:	3f01      	subs	r7, #1
   2268a:	f14c 3aff 	adc.w	sl, ip, #4294967295
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
   2268e:	1c63      	adds	r3, r4, #1
   22690:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   22694:	db0a      	blt.n	226ac <z_impl_k_timer_start+0x70>
		duration.ticks = MAX(duration.ticks - 1, 0);
   22696:	2c01      	cmp	r4, #1
   22698:	f171 0300 	sbcs.w	r3, r1, #0
   2269c:	4622      	mov	r2, r4
   2269e:	bfbc      	itt	lt
   226a0:	2201      	movlt	r2, #1
   226a2:	2100      	movlt	r1, #0
   226a4:	f112 39ff 	adds.w	r9, r2, #4294967295
   226a8:	f141 38ff 	adc.w	r8, r1, #4294967295
	}

	(void)z_abort_timeout(&timer->timeout);
   226ac:	4628      	mov	r0, r5
   226ae:	f7ff fd47 	bl	22140 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
   226b2:	2300      	movs	r3, #0
	timer->period = period;
   226b4:	e9c5 7a0a 	strd	r7, sl, [r5, #40]	; 0x28
	timer->status = 0U;
   226b8:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   226ba:	464a      	mov	r2, r9
   226bc:	4643      	mov	r3, r8
   226be:	4628      	mov	r0, r5
		     duration);
}
   226c0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   226c4:	4902      	ldr	r1, [pc, #8]	; (226d0 <z_impl_k_timer_start+0x94>)
   226c6:	f7ff bc75 	b.w	21fb4 <z_add_timeout>
}
   226ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   226ce:	bf00      	nop
   226d0:	000224e1 	.word	0x000224e1

000226d4 <register_events>:

static inline int register_events(struct k_poll_event *events,
				  int num_events,
				  struct z_poller *poller,
				  bool just_check)
{
   226d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int events_registered = 0;

	for (int ii = 0; ii < num_events; ii++) {
   226d8:	2600      	movs	r6, #0
{
   226da:	4688      	mov	r8, r1
   226dc:	4615      	mov	r5, r2
	for (int ii = 0; ii < num_events; ii++) {
   226de:	4604      	mov	r4, r0
	int events_registered = 0;
   226e0:	4637      	mov	r7, r6
	event->poller = NULL;
   226e2:	46b2      	mov	sl, r6
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   226e4:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 228a4 <register_events+0x1d0>
{
   226e8:	9301      	str	r3, [sp, #4]
	for (int ii = 0; ii < num_events; ii++) {
   226ea:	4546      	cmp	r6, r8
   226ec:	db03      	blt.n	226f6 <register_events+0x22>
		}
		k_spin_unlock(&lock, key);
	}

	return events_registered;
}
   226ee:	4638      	mov	r0, r7
   226f0:	b003      	add	sp, #12
   226f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	__asm__ volatile(
   226f6:	f04f 0320 	mov.w	r3, #32
   226fa:	f3ef 8b11 	mrs	fp, BASEPRI
   226fe:	f383 8812 	msr	BASEPRI_MAX, r3
   22702:	f3bf 8f6f 	isb	sy
   22706:	4648      	mov	r0, r9
   22708:	f7fd f8ce 	bl	1f8a8 <z_spin_lock_valid>
   2270c:	b960      	cbnz	r0, 22728 <register_events+0x54>
   2270e:	2394      	movs	r3, #148	; 0x94
   22710:	4a65      	ldr	r2, [pc, #404]	; (228a8 <register_events+0x1d4>)
   22712:	4966      	ldr	r1, [pc, #408]	; (228ac <register_events+0x1d8>)
   22714:	4866      	ldr	r0, [pc, #408]	; (228b0 <register_events+0x1dc>)
   22716:	f002 fae6 	bl	24ce6 <assert_print>
   2271a:	4962      	ldr	r1, [pc, #392]	; (228a4 <register_events+0x1d0>)
   2271c:	4865      	ldr	r0, [pc, #404]	; (228b4 <register_events+0x1e0>)
   2271e:	f002 fae2 	bl	24ce6 <assert_print>
   22722:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22724:	4860      	ldr	r0, [pc, #384]	; (228a8 <register_events+0x1d4>)
   22726:	e060      	b.n	227ea <register_events+0x116>
	z_spin_lock_set_owner(l);
   22728:	4648      	mov	r0, r9
   2272a:	f7fd f8d9 	bl	1f8e0 <z_spin_lock_set_owner>
	switch (event->type) {
   2272e:	7b63      	ldrb	r3, [r4, #13]
   22730:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   22734:	2b08      	cmp	r3, #8
   22736:	d84a      	bhi.n	227ce <register_events+0xfa>
   22738:	e8df f003 	tbb	[pc, r3]
   2273c:	49053d2b 	.word	0x49053d2b
   22740:	49494927 	.word	0x49494927
   22744:	43          	.byte	0x43
   22745:	00          	.byte	0x00
		if (k_sem_count_get(event->sem) > 0U) {
   22746:	6923      	ldr	r3, [r4, #16]
   22748:	689b      	ldr	r3, [r3, #8]
   2274a:	b313      	cbz	r3, 22792 <register_events+0xbe>
			*state = K_POLL_STATE_SEM_AVAILABLE;
   2274c:	2302      	movs	r3, #2
	event->state |= state;
   2274e:	68e2      	ldr	r2, [r4, #12]
	event->poller = NULL;
   22750:	f8c4 a008 	str.w	sl, [r4, #8]
	event->state |= state;
   22754:	f3c2 3186 	ubfx	r1, r2, #14, #7
   22758:	430b      	orrs	r3, r1
   2275a:	f363 3294 	bfi	r2, r3, #14, #7
   2275e:	60e2      	str	r2, [r4, #12]
			poller->is_polling = false;
   22760:	f885 a000 	strb.w	sl, [r5]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22764:	4648      	mov	r0, r9
   22766:	f7fd f8ad 	bl	1f8c4 <z_spin_unlock_valid>
   2276a:	3414      	adds	r4, #20
   2276c:	2800      	cmp	r0, #0
   2276e:	f040 8092 	bne.w	22896 <register_events+0x1c2>
   22772:	23c2      	movs	r3, #194	; 0xc2
   22774:	4a4c      	ldr	r2, [pc, #304]	; (228a8 <register_events+0x1d4>)
   22776:	4950      	ldr	r1, [pc, #320]	; (228b8 <register_events+0x1e4>)
   22778:	484d      	ldr	r0, [pc, #308]	; (228b0 <register_events+0x1dc>)
   2277a:	f002 fab4 	bl	24ce6 <assert_print>
   2277e:	4949      	ldr	r1, [pc, #292]	; (228a4 <register_events+0x1d0>)
   22780:	484e      	ldr	r0, [pc, #312]	; (228bc <register_events+0x1e8>)
   22782:	f002 fab0 	bl	24ce6 <assert_print>
   22786:	21c2      	movs	r1, #194	; 0xc2
   22788:	e7cc      	b.n	22724 <register_events+0x50>
		if (!k_queue_is_empty(event->queue)) {
   2278a:	6923      	ldr	r3, [r4, #16]
   2278c:	681b      	ldr	r3, [r3, #0]
   2278e:	2b00      	cmp	r3, #0
   22790:	d12d      	bne.n	227ee <register_events+0x11a>
		} else if (!just_check && poller->is_polling) {
   22792:	9b01      	ldr	r3, [sp, #4]
   22794:	2b00      	cmp	r3, #0
   22796:	d1e5      	bne.n	22764 <register_events+0x90>
   22798:	782b      	ldrb	r3, [r5, #0]
   2279a:	2b00      	cmp	r3, #0
   2279c:	d0e2      	beq.n	22764 <register_events+0x90>
	switch (event->type) {
   2279e:	7b63      	ldrb	r3, [r4, #13]
   227a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   227a4:	2b08      	cmp	r3, #8
   227a6:	d86b      	bhi.n	22880 <register_events+0x1ac>
   227a8:	e8df f003 	tbb	[pc, r3]
   227ac:	6a234935 	.word	0x6a234935
   227b0:	6a6a6a38 	.word	0x6a6a6a38
   227b4:	59          	.byte	0x59
   227b5:	00          	.byte	0x00
		if (event->signal->signaled != 0U) {
   227b6:	6923      	ldr	r3, [r4, #16]
   227b8:	689b      	ldr	r3, [r3, #8]
   227ba:	2b00      	cmp	r3, #0
   227bc:	d0e9      	beq.n	22792 <register_events+0xbe>
			*state = K_POLL_STATE_SIGNALED;
   227be:	2301      	movs	r3, #1
   227c0:	e7c5      	b.n	2274e <register_events+0x7a>
		if (event->msgq->used_msgs > 0) {
   227c2:	6923      	ldr	r3, [r4, #16]
   227c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   227c6:	2b00      	cmp	r3, #0
   227c8:	d0e3      	beq.n	22792 <register_events+0xbe>
			*state = K_POLL_STATE_MSGQ_DATA_AVAILABLE;
   227ca:	2310      	movs	r3, #16
   227cc:	e7bf      	b.n	2274e <register_events+0x7a>
		__ASSERT(false, "invalid event type (0x%x)\n", event->type);
   227ce:	2363      	movs	r3, #99	; 0x63
   227d0:	4a3b      	ldr	r2, [pc, #236]	; (228c0 <register_events+0x1ec>)
   227d2:	493c      	ldr	r1, [pc, #240]	; (228c4 <register_events+0x1f0>)
   227d4:	4836      	ldr	r0, [pc, #216]	; (228b0 <register_events+0x1dc>)
   227d6:	f002 fa86 	bl	24ce6 <assert_print>
   227da:	7b61      	ldrb	r1, [r4, #13]
   227dc:	483a      	ldr	r0, [pc, #232]	; (228c8 <register_events+0x1f4>)
   227de:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   227e2:	f002 fa80 	bl	24ce6 <assert_print>
   227e6:	2163      	movs	r1, #99	; 0x63
   227e8:	4835      	ldr	r0, [pc, #212]	; (228c0 <register_events+0x1ec>)
   227ea:	f002 fa75 	bl	24cd8 <assert_post_action>
			*state = K_POLL_STATE_FIFO_DATA_AVAILABLE;
   227ee:	2304      	movs	r3, #4
   227f0:	e7ad      	b.n	2274e <register_events+0x7a>
		__ASSERT(event->sem != NULL, "invalid semaphore\n");
   227f2:	6920      	ldr	r0, [r4, #16]
   227f4:	b950      	cbnz	r0, 2280c <register_events+0x138>
   227f6:	4935      	ldr	r1, [pc, #212]	; (228cc <register_events+0x1f8>)
   227f8:	238d      	movs	r3, #141	; 0x8d
   227fa:	4a31      	ldr	r2, [pc, #196]	; (228c0 <register_events+0x1ec>)
   227fc:	482c      	ldr	r0, [pc, #176]	; (228b0 <register_events+0x1dc>)
   227fe:	f002 fa72 	bl	24ce6 <assert_print>
   22802:	4833      	ldr	r0, [pc, #204]	; (228d0 <register_events+0x1fc>)
   22804:	f002 fa6f 	bl	24ce6 <assert_print>
   22808:	218d      	movs	r1, #141	; 0x8d
   2280a:	e7ed      	b.n	227e8 <register_events+0x114>
		add_event(&event->sem->poll_events, event, poller);
   2280c:	462a      	mov	r2, r5
   2280e:	4621      	mov	r1, r4
   22810:	3010      	adds	r0, #16
		add_event(&event->msgq->poll_events, event, poller);
   22812:	f006 ff14 	bl	2963e <add_event>
	event->poller = poller;
   22816:	60a5      	str	r5, [r4, #8]
			events_registered += 1;
   22818:	3701      	adds	r7, #1
   2281a:	e7a3      	b.n	22764 <register_events+0x90>
		__ASSERT(event->queue != NULL, "invalid queue\n");
   2281c:	6920      	ldr	r0, [r4, #16]
   2281e:	b950      	cbnz	r0, 22836 <register_events+0x162>
   22820:	492c      	ldr	r1, [pc, #176]	; (228d4 <register_events+0x200>)
   22822:	2391      	movs	r3, #145	; 0x91
   22824:	4a26      	ldr	r2, [pc, #152]	; (228c0 <register_events+0x1ec>)
   22826:	4822      	ldr	r0, [pc, #136]	; (228b0 <register_events+0x1dc>)
   22828:	f002 fa5d 	bl	24ce6 <assert_print>
   2282c:	482a      	ldr	r0, [pc, #168]	; (228d8 <register_events+0x204>)
   2282e:	f002 fa5a 	bl	24ce6 <assert_print>
   22832:	2191      	movs	r1, #145	; 0x91
   22834:	e7d8      	b.n	227e8 <register_events+0x114>
		add_event(&event->queue->poll_events, event, poller);
   22836:	462a      	mov	r2, r5
   22838:	4621      	mov	r1, r4
   2283a:	3014      	adds	r0, #20
   2283c:	e7e9      	b.n	22812 <register_events+0x13e>
		__ASSERT(event->signal != NULL, "invalid poll signal\n");
   2283e:	6920      	ldr	r0, [r4, #16]
   22840:	b950      	cbnz	r0, 22858 <register_events+0x184>
   22842:	4926      	ldr	r1, [pc, #152]	; (228dc <register_events+0x208>)
   22844:	2395      	movs	r3, #149	; 0x95
   22846:	4a1e      	ldr	r2, [pc, #120]	; (228c0 <register_events+0x1ec>)
   22848:	4819      	ldr	r0, [pc, #100]	; (228b0 <register_events+0x1dc>)
   2284a:	f002 fa4c 	bl	24ce6 <assert_print>
   2284e:	4824      	ldr	r0, [pc, #144]	; (228e0 <register_events+0x20c>)
   22850:	f002 fa49 	bl	24ce6 <assert_print>
   22854:	2195      	movs	r1, #149	; 0x95
   22856:	e7c7      	b.n	227e8 <register_events+0x114>
		add_event(&event->signal->poll_events, event, poller);
   22858:	462a      	mov	r2, r5
   2285a:	4621      	mov	r1, r4
   2285c:	e7d9      	b.n	22812 <register_events+0x13e>
		__ASSERT(event->msgq != NULL, "invalid message queue\n");
   2285e:	6920      	ldr	r0, [r4, #16]
   22860:	b950      	cbnz	r0, 22878 <register_events+0x1a4>
   22862:	4920      	ldr	r1, [pc, #128]	; (228e4 <register_events+0x210>)
   22864:	2399      	movs	r3, #153	; 0x99
   22866:	4a16      	ldr	r2, [pc, #88]	; (228c0 <register_events+0x1ec>)
   22868:	4811      	ldr	r0, [pc, #68]	; (228b0 <register_events+0x1dc>)
   2286a:	f002 fa3c 	bl	24ce6 <assert_print>
   2286e:	481e      	ldr	r0, [pc, #120]	; (228e8 <register_events+0x214>)
   22870:	f002 fa39 	bl	24ce6 <assert_print>
   22874:	2199      	movs	r1, #153	; 0x99
   22876:	e7b7      	b.n	227e8 <register_events+0x114>
		add_event(&event->msgq->poll_events, event, poller);
   22878:	462a      	mov	r2, r5
   2287a:	4621      	mov	r1, r4
   2287c:	3028      	adds	r0, #40	; 0x28
   2287e:	e7c8      	b.n	22812 <register_events+0x13e>
		__ASSERT(false, "invalid event type\n");
   22880:	4910      	ldr	r1, [pc, #64]	; (228c4 <register_events+0x1f0>)
   22882:	23a6      	movs	r3, #166	; 0xa6
   22884:	4a0e      	ldr	r2, [pc, #56]	; (228c0 <register_events+0x1ec>)
   22886:	480a      	ldr	r0, [pc, #40]	; (228b0 <register_events+0x1dc>)
   22888:	f002 fa2d 	bl	24ce6 <assert_print>
   2288c:	4817      	ldr	r0, [pc, #92]	; (228ec <register_events+0x218>)
   2288e:	f002 fa2a 	bl	24ce6 <assert_print>
   22892:	21a6      	movs	r1, #166	; 0xa6
   22894:	e7a8      	b.n	227e8 <register_events+0x114>
	__asm__ volatile(
   22896:	f38b 8811 	msr	BASEPRI, fp
   2289a:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
   2289e:	3601      	adds	r6, #1
   228a0:	e723      	b.n	226ea <register_events+0x16>
   228a2:	bf00      	nop
   228a4:	20021558 	.word	0x20021558
   228a8:	0002c4ba 	.word	0x0002c4ba
   228ac:	0002c513 	.word	0x0002c513
   228b0:	0002b6a9 	.word	0x0002b6a9
   228b4:	0002c528 	.word	0x0002c528
   228b8:	0002c4e7 	.word	0x0002c4e7
   228bc:	0002c4fe 	.word	0x0002c4fe
   228c0:	00030c63 	.word	0x00030c63
   228c4:	00030f1d 	.word	0x00030f1d
   228c8:	00030c84 	.word	0x00030c84
   228cc:	00030ca1 	.word	0x00030ca1
   228d0:	00030cbb 	.word	0x00030cbb
   228d4:	00030cd0 	.word	0x00030cd0
   228d8:	00030cec 	.word	0x00030cec
   228dc:	00030cfd 	.word	0x00030cfd
   228e0:	00030d1a 	.word	0x00030d1a
   228e4:	00030d31 	.word	0x00030d31
   228e8:	00030d4c 	.word	0x00030d4c
   228ec:	00030d65 	.word	0x00030d65

000228f0 <clear_event_registrations>:
{
   228f0:	2314      	movs	r3, #20
   228f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   228f6:	4615      	mov	r5, r2
	while (num_events--) {
   228f8:	460c      	mov	r4, r1
	event->poller = NULL;
   228fa:	2600      	movs	r6, #0
   228fc:	fb03 0001 	mla	r0, r3, r1, r0
   22900:	4f4b      	ldr	r7, [pc, #300]	; (22a30 <clear_event_registrations+0x140>)
	while (num_events--) {
   22902:	b90c      	cbnz	r4, 22908 <clear_event_registrations+0x18>
}
   22904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (event->type) {
   22908:	f810 3c07 	ldrb.w	r3, [r0, #-7]
   2290c:	f1a0 0814 	sub.w	r8, r0, #20
   22910:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	event->poller = NULL;
   22914:	f840 6c0c 	str.w	r6, [r0, #-12]
	switch (event->type) {
   22918:	2b08      	cmp	r3, #8
   2291a:	d842      	bhi.n	229a2 <clear_event_registrations+0xb2>
   2291c:	e8df f003 	tbb	[pc, r3]
   22920:	41052555 	.word	0x41052555
   22924:	41414116 	.word	0x41414116
   22928:	33          	.byte	0x33
   22929:	00          	.byte	0x00
		__ASSERT(event->sem != NULL, "invalid semaphore\n");
   2292a:	f850 3c04 	ldr.w	r3, [r0, #-4]
   2292e:	2b00      	cmp	r3, #0
   22930:	d142      	bne.n	229b8 <clear_event_registrations+0xc8>
   22932:	4940      	ldr	r1, [pc, #256]	; (22a34 <clear_event_registrations+0x144>)
   22934:	23b6      	movs	r3, #182	; 0xb6
   22936:	4a40      	ldr	r2, [pc, #256]	; (22a38 <clear_event_registrations+0x148>)
   22938:	4840      	ldr	r0, [pc, #256]	; (22a3c <clear_event_registrations+0x14c>)
   2293a:	f002 f9d4 	bl	24ce6 <assert_print>
   2293e:	4840      	ldr	r0, [pc, #256]	; (22a40 <clear_event_registrations+0x150>)
   22940:	f002 f9d1 	bl	24ce6 <assert_print>
   22944:	21b6      	movs	r1, #182	; 0xb6
		__ASSERT(event->queue != NULL, "invalid queue\n");
   22946:	483c      	ldr	r0, [pc, #240]	; (22a38 <clear_event_registrations+0x148>)
   22948:	f002 f9c6 	bl	24cd8 <assert_post_action>
   2294c:	f850 3c04 	ldr.w	r3, [r0, #-4]
   22950:	2b00      	cmp	r3, #0
   22952:	d131      	bne.n	229b8 <clear_event_registrations+0xc8>
   22954:	493b      	ldr	r1, [pc, #236]	; (22a44 <clear_event_registrations+0x154>)
   22956:	23ba      	movs	r3, #186	; 0xba
   22958:	4a37      	ldr	r2, [pc, #220]	; (22a38 <clear_event_registrations+0x148>)
   2295a:	4838      	ldr	r0, [pc, #224]	; (22a3c <clear_event_registrations+0x14c>)
   2295c:	f002 f9c3 	bl	24ce6 <assert_print>
   22960:	4839      	ldr	r0, [pc, #228]	; (22a48 <clear_event_registrations+0x158>)
   22962:	f002 f9c0 	bl	24ce6 <assert_print>
   22966:	21ba      	movs	r1, #186	; 0xba
   22968:	e7ed      	b.n	22946 <clear_event_registrations+0x56>
		__ASSERT(event->signal != NULL, "invalid poll signal\n");
   2296a:	f850 3c04 	ldr.w	r3, [r0, #-4]
   2296e:	bb1b      	cbnz	r3, 229b8 <clear_event_registrations+0xc8>
   22970:	4936      	ldr	r1, [pc, #216]	; (22a4c <clear_event_registrations+0x15c>)
   22972:	23be      	movs	r3, #190	; 0xbe
   22974:	4a30      	ldr	r2, [pc, #192]	; (22a38 <clear_event_registrations+0x148>)
   22976:	4831      	ldr	r0, [pc, #196]	; (22a3c <clear_event_registrations+0x14c>)
   22978:	f002 f9b5 	bl	24ce6 <assert_print>
   2297c:	4834      	ldr	r0, [pc, #208]	; (22a50 <clear_event_registrations+0x160>)
   2297e:	f002 f9b2 	bl	24ce6 <assert_print>
   22982:	21be      	movs	r1, #190	; 0xbe
   22984:	e7df      	b.n	22946 <clear_event_registrations+0x56>
		__ASSERT(event->msgq != NULL, "invalid message queue\n");
   22986:	f850 3c04 	ldr.w	r3, [r0, #-4]
   2298a:	b9ab      	cbnz	r3, 229b8 <clear_event_registrations+0xc8>
   2298c:	4931      	ldr	r1, [pc, #196]	; (22a54 <clear_event_registrations+0x164>)
   2298e:	23c2      	movs	r3, #194	; 0xc2
   22990:	4a29      	ldr	r2, [pc, #164]	; (22a38 <clear_event_registrations+0x148>)
   22992:	482a      	ldr	r0, [pc, #168]	; (22a3c <clear_event_registrations+0x14c>)
   22994:	f002 f9a7 	bl	24ce6 <assert_print>
   22998:	482f      	ldr	r0, [pc, #188]	; (22a58 <clear_event_registrations+0x168>)
   2299a:	f002 f9a4 	bl	24ce6 <assert_print>
   2299e:	21c2      	movs	r1, #194	; 0xc2
   229a0:	e7d1      	b.n	22946 <clear_event_registrations+0x56>
		__ASSERT(false, "invalid event type\n");
   229a2:	492e      	ldr	r1, [pc, #184]	; (22a5c <clear_event_registrations+0x16c>)
   229a4:	23cf      	movs	r3, #207	; 0xcf
   229a6:	4a24      	ldr	r2, [pc, #144]	; (22a38 <clear_event_registrations+0x148>)
   229a8:	4824      	ldr	r0, [pc, #144]	; (22a3c <clear_event_registrations+0x14c>)
   229aa:	f002 f99c 	bl	24ce6 <assert_print>
   229ae:	482c      	ldr	r0, [pc, #176]	; (22a60 <clear_event_registrations+0x170>)
   229b0:	f002 f999 	bl	24ce6 <assert_print>
   229b4:	21cf      	movs	r1, #207	; 0xcf
   229b6:	e7c6      	b.n	22946 <clear_event_registrations+0x56>
	return node->next != NULL;
   229b8:	f850 3c14 	ldr.w	r3, [r0, #-20]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
   229bc:	b12b      	cbz	r3, 229ca <clear_event_registrations+0xda>
	sys_dnode_t *const prev = node->prev;
   229be:	f850 2c10 	ldr.w	r2, [r0, #-16]
	prev->next = next;
   229c2:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   229c4:	605a      	str	r2, [r3, #4]
	node->prev = NULL;
   229c6:	e940 6605 	strd	r6, r6, [r0, #-20]
   229ca:	4638      	mov	r0, r7
   229cc:	f7fc ff7a 	bl	1f8c4 <z_spin_unlock_valid>
   229d0:	b960      	cbnz	r0, 229ec <clear_event_registrations+0xfc>
   229d2:	23c2      	movs	r3, #194	; 0xc2
   229d4:	4a23      	ldr	r2, [pc, #140]	; (22a64 <clear_event_registrations+0x174>)
   229d6:	4924      	ldr	r1, [pc, #144]	; (22a68 <clear_event_registrations+0x178>)
   229d8:	4818      	ldr	r0, [pc, #96]	; (22a3c <clear_event_registrations+0x14c>)
   229da:	f002 f984 	bl	24ce6 <assert_print>
   229de:	4914      	ldr	r1, [pc, #80]	; (22a30 <clear_event_registrations+0x140>)
   229e0:	4822      	ldr	r0, [pc, #136]	; (22a6c <clear_event_registrations+0x17c>)
   229e2:	f002 f980 	bl	24ce6 <assert_print>
   229e6:	21c2      	movs	r1, #194	; 0xc2
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   229e8:	481e      	ldr	r0, [pc, #120]	; (22a64 <clear_event_registrations+0x174>)
   229ea:	e7ad      	b.n	22948 <clear_event_registrations+0x58>
   229ec:	f385 8811 	msr	BASEPRI, r5
   229f0:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   229f4:	f04f 0320 	mov.w	r3, #32
   229f8:	f3ef 8511 	mrs	r5, BASEPRI
   229fc:	f383 8812 	msr	BASEPRI_MAX, r3
   22a00:	f3bf 8f6f 	isb	sy
   22a04:	4638      	mov	r0, r7
   22a06:	f7fc ff4f 	bl	1f8a8 <z_spin_lock_valid>
   22a0a:	3c01      	subs	r4, #1
   22a0c:	b958      	cbnz	r0, 22a26 <clear_event_registrations+0x136>
   22a0e:	2394      	movs	r3, #148	; 0x94
   22a10:	4a14      	ldr	r2, [pc, #80]	; (22a64 <clear_event_registrations+0x174>)
   22a12:	4917      	ldr	r1, [pc, #92]	; (22a70 <clear_event_registrations+0x180>)
   22a14:	4809      	ldr	r0, [pc, #36]	; (22a3c <clear_event_registrations+0x14c>)
   22a16:	f002 f966 	bl	24ce6 <assert_print>
   22a1a:	4905      	ldr	r1, [pc, #20]	; (22a30 <clear_event_registrations+0x140>)
   22a1c:	4815      	ldr	r0, [pc, #84]	; (22a74 <clear_event_registrations+0x184>)
   22a1e:	f002 f962 	bl	24ce6 <assert_print>
   22a22:	2194      	movs	r1, #148	; 0x94
   22a24:	e7e0      	b.n	229e8 <clear_event_registrations+0xf8>
	z_spin_lock_set_owner(l);
   22a26:	4638      	mov	r0, r7
   22a28:	f7fc ff5a 	bl	1f8e0 <z_spin_lock_set_owner>
	return k;
   22a2c:	4640      	mov	r0, r8
   22a2e:	e768      	b.n	22902 <clear_event_registrations+0x12>
   22a30:	20021558 	.word	0x20021558
   22a34:	00030ca1 	.word	0x00030ca1
   22a38:	00030c63 	.word	0x00030c63
   22a3c:	0002b6a9 	.word	0x0002b6a9
   22a40:	00030cbb 	.word	0x00030cbb
   22a44:	00030cd0 	.word	0x00030cd0
   22a48:	00030cec 	.word	0x00030cec
   22a4c:	00030cfd 	.word	0x00030cfd
   22a50:	00030d1a 	.word	0x00030d1a
   22a54:	00030d31 	.word	0x00030d31
   22a58:	00030d4c 	.word	0x00030d4c
   22a5c:	00030f1d 	.word	0x00030f1d
   22a60:	00030d65 	.word	0x00030d65
   22a64:	0002c4ba 	.word	0x0002c4ba
   22a68:	0002c4e7 	.word	0x0002c4e7
   22a6c:	0002c4fe 	.word	0x0002c4fe
   22a70:	0002c513 	.word	0x0002c513
   22a74:	0002c528 	.word	0x0002c528

00022a78 <k_poll_event_init>:
{
   22a78:	b508      	push	{r3, lr}
	__ASSERT(mode == K_POLL_MODE_NOTIFY_ONLY,
   22a7a:	b162      	cbz	r2, 22a96 <k_poll_event_init+0x1e>
   22a7c:	4917      	ldr	r1, [pc, #92]	; (22adc <k_poll_event_init+0x64>)
   22a7e:	232d      	movs	r3, #45	; 0x2d
   22a80:	4a17      	ldr	r2, [pc, #92]	; (22ae0 <k_poll_event_init+0x68>)
   22a82:	4818      	ldr	r0, [pc, #96]	; (22ae4 <k_poll_event_init+0x6c>)
   22a84:	f002 f92f 	bl	24ce6 <assert_print>
   22a88:	4817      	ldr	r0, [pc, #92]	; (22ae8 <k_poll_event_init+0x70>)
   22a8a:	f002 f92c 	bl	24ce6 <assert_print>
   22a8e:	212d      	movs	r1, #45	; 0x2d
	__ASSERT(type < (BIT(_POLL_NUM_TYPES)), "invalid type\n");
   22a90:	4813      	ldr	r0, [pc, #76]	; (22ae0 <k_poll_event_init+0x68>)
   22a92:	f002 f921 	bl	24cd8 <assert_post_action>
   22a96:	293f      	cmp	r1, #63	; 0x3f
   22a98:	d90a      	bls.n	22ab0 <k_poll_event_init+0x38>
   22a9a:	4914      	ldr	r1, [pc, #80]	; (22aec <k_poll_event_init+0x74>)
   22a9c:	232f      	movs	r3, #47	; 0x2f
   22a9e:	4a10      	ldr	r2, [pc, #64]	; (22ae0 <k_poll_event_init+0x68>)
   22aa0:	4810      	ldr	r0, [pc, #64]	; (22ae4 <k_poll_event_init+0x6c>)
   22aa2:	f002 f920 	bl	24ce6 <assert_print>
   22aa6:	4812      	ldr	r0, [pc, #72]	; (22af0 <k_poll_event_init+0x78>)
   22aa8:	f002 f91d 	bl	24ce6 <assert_print>
   22aac:	212f      	movs	r1, #47	; 0x2f
   22aae:	e7ef      	b.n	22a90 <k_poll_event_init+0x18>
	__ASSERT(obj != NULL, "must provide an object\n");
   22ab0:	b953      	cbnz	r3, 22ac8 <k_poll_event_init+0x50>
   22ab2:	4910      	ldr	r1, [pc, #64]	; (22af4 <k_poll_event_init+0x7c>)
   22ab4:	2330      	movs	r3, #48	; 0x30
   22ab6:	4a0a      	ldr	r2, [pc, #40]	; (22ae0 <k_poll_event_init+0x68>)
   22ab8:	480a      	ldr	r0, [pc, #40]	; (22ae4 <k_poll_event_init+0x6c>)
   22aba:	f002 f914 	bl	24ce6 <assert_print>
   22abe:	480e      	ldr	r0, [pc, #56]	; (22af8 <k_poll_event_init+0x80>)
   22ac0:	f002 f911 	bl	24ce6 <assert_print>
   22ac4:	2130      	movs	r1, #48	; 0x30
   22ac6:	e7e3      	b.n	22a90 <k_poll_event_init+0x18>
	event->poller = NULL;
   22ac8:	6082      	str	r2, [r0, #8]
	event->type = type;
   22aca:	0209      	lsls	r1, r1, #8
   22acc:	7b02      	ldrb	r2, [r0, #12]
   22ace:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
   22ad2:	4311      	orrs	r1, r2
	event->obj = obj;
   22ad4:	e9c0 1303 	strd	r1, r3, [r0, #12]
}
   22ad8:	bd08      	pop	{r3, pc}
   22ada:	bf00      	nop
   22adc:	00030d7b 	.word	0x00030d7b
   22ae0:	00030c63 	.word	0x00030c63
   22ae4:	0002b6a9 	.word	0x0002b6a9
   22ae8:	00030d9b 	.word	0x00030d9b
   22aec:	00030dc1 	.word	0x00030dc1
   22af0:	00030de5 	.word	0x00030de5
   22af4:	00030df5 	.word	0x00030df5
   22af8:	00030e08 	.word	0x00030e08

00022afc <z_impl_k_poll>:
	return 0;
}

int z_impl_k_poll(struct k_poll_event *events, int num_events,
		  k_timeout_t timeout)
{
   22afc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22b00:	461e      	mov	r6, r3
	int events_registered;
	k_spinlock_key_t key;
	struct z_poller *poller = &_current->poller;
   22b02:	4b5c      	ldr	r3, [pc, #368]	; (22c74 <z_impl_k_poll+0x178>)
{
   22b04:	4617      	mov	r7, r2
	struct z_poller *poller = &_current->poller;
   22b06:	f8d3 8008 	ldr.w	r8, [r3, #8]

	poller->is_polling = true;
   22b0a:	2301      	movs	r3, #1
{
   22b0c:	4605      	mov	r5, r0
	struct z_poller *poller = &_current->poller;
   22b0e:	f108 0260 	add.w	r2, r8, #96	; 0x60
	poller->is_polling = true;
   22b12:	f888 3060 	strb.w	r3, [r8, #96]	; 0x60
	poller->mode = MODE_POLL;
   22b16:	f888 3061 	strb.w	r3, [r8, #97]	; 0x61
   22b1a:	f3ef 8b05 	mrs	fp, IPSR

	__ASSERT(!arch_is_in_isr(), "");
   22b1e:	f1bb 0f00 	cmp.w	fp, #0
   22b22:	d00e      	beq.n	22b42 <z_impl_k_poll+0x46>
   22b24:	4954      	ldr	r1, [pc, #336]	; (22c78 <z_impl_k_poll+0x17c>)
   22b26:	f240 132d 	movw	r3, #301	; 0x12d
   22b2a:	4a54      	ldr	r2, [pc, #336]	; (22c7c <z_impl_k_poll+0x180>)
   22b2c:	4854      	ldr	r0, [pc, #336]	; (22c80 <z_impl_k_poll+0x184>)
   22b2e:	f002 f8da 	bl	24ce6 <assert_print>
   22b32:	4854      	ldr	r0, [pc, #336]	; (22c84 <z_impl_k_poll+0x188>)
   22b34:	f002 f8d7 	bl	24ce6 <assert_print>
   22b38:	f240 112d 	movw	r1, #301	; 0x12d
	__ASSERT(events != NULL, "NULL events\n");
   22b3c:	484f      	ldr	r0, [pc, #316]	; (22c7c <z_impl_k_poll+0x180>)
   22b3e:	f002 f8cb 	bl	24cd8 <assert_post_action>
   22b42:	b960      	cbnz	r0, 22b5e <z_impl_k_poll+0x62>
   22b44:	4950      	ldr	r1, [pc, #320]	; (22c88 <z_impl_k_poll+0x18c>)
   22b46:	f44f 7397 	mov.w	r3, #302	; 0x12e
   22b4a:	4a4c      	ldr	r2, [pc, #304]	; (22c7c <z_impl_k_poll+0x180>)
   22b4c:	484c      	ldr	r0, [pc, #304]	; (22c80 <z_impl_k_poll+0x184>)
   22b4e:	f002 f8ca 	bl	24ce6 <assert_print>
   22b52:	484e      	ldr	r0, [pc, #312]	; (22c8c <z_impl_k_poll+0x190>)
   22b54:	f002 f8c7 	bl	24ce6 <assert_print>
   22b58:	f44f 7197 	mov.w	r1, #302	; 0x12e
   22b5c:	e7ee      	b.n	22b3c <z_impl_k_poll+0x40>
	__ASSERT(num_events >= 0, "<0 events\n");
   22b5e:	2900      	cmp	r1, #0
   22b60:	da0c      	bge.n	22b7c <z_impl_k_poll+0x80>
   22b62:	494b      	ldr	r1, [pc, #300]	; (22c90 <z_impl_k_poll+0x194>)
   22b64:	f240 132f 	movw	r3, #303	; 0x12f
   22b68:	4a44      	ldr	r2, [pc, #272]	; (22c7c <z_impl_k_poll+0x180>)
   22b6a:	4845      	ldr	r0, [pc, #276]	; (22c80 <z_impl_k_poll+0x184>)
   22b6c:	f002 f8bb 	bl	24ce6 <assert_print>
   22b70:	4848      	ldr	r0, [pc, #288]	; (22c94 <z_impl_k_poll+0x198>)
   22b72:	f002 f8b8 	bl	24ce6 <assert_print>
   22b76:	f240 112f 	movw	r1, #303	; 0x12f
   22b7a:	e7df      	b.n	22b3c <z_impl_k_poll+0x40>

	SYS_PORT_TRACING_FUNC_ENTER(k_poll_api, poll, events);

	events_registered = register_events(events, num_events, poller,
   22b7c:	ea57 0306 	orrs.w	r3, r7, r6
   22b80:	bf0c      	ite	eq
   22b82:	2301      	moveq	r3, #1
   22b84:	2300      	movne	r3, #0
   22b86:	f7ff fda5 	bl	226d4 <register_events>
   22b8a:	4681      	mov	r9, r0
   22b8c:	f04f 0320 	mov.w	r3, #32
   22b90:	f3ef 8a11 	mrs	sl, BASEPRI
   22b94:	f383 8812 	msr	BASEPRI_MAX, r3
   22b98:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22b9c:	483e      	ldr	r0, [pc, #248]	; (22c98 <z_impl_k_poll+0x19c>)
   22b9e:	f7fc fe83 	bl	1f8a8 <z_spin_lock_valid>
   22ba2:	b960      	cbnz	r0, 22bbe <z_impl_k_poll+0xc2>
   22ba4:	2394      	movs	r3, #148	; 0x94
   22ba6:	4a3d      	ldr	r2, [pc, #244]	; (22c9c <z_impl_k_poll+0x1a0>)
   22ba8:	493d      	ldr	r1, [pc, #244]	; (22ca0 <z_impl_k_poll+0x1a4>)
   22baa:	4835      	ldr	r0, [pc, #212]	; (22c80 <z_impl_k_poll+0x184>)
   22bac:	f002 f89b 	bl	24ce6 <assert_print>
   22bb0:	4939      	ldr	r1, [pc, #228]	; (22c98 <z_impl_k_poll+0x19c>)
   22bb2:	483c      	ldr	r0, [pc, #240]	; (22ca4 <z_impl_k_poll+0x1a8>)
   22bb4:	f002 f897 	bl	24ce6 <assert_print>
   22bb8:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22bba:	4838      	ldr	r0, [pc, #224]	; (22c9c <z_impl_k_poll+0x1a0>)
   22bbc:	e7bf      	b.n	22b3e <z_impl_k_poll+0x42>
	z_spin_lock_set_owner(l);
   22bbe:	4836      	ldr	r0, [pc, #216]	; (22c98 <z_impl_k_poll+0x19c>)
   22bc0:	f7fc fe8e 	bl	1f8e0 <z_spin_lock_set_owner>
	/*
	 * If we're not polling anymore, it means that at least one event
	 * condition is met, either when looping through the events here or
	 * because one of the events registered has had its state changed.
	 */
	if (!poller->is_polling) {
   22bc4:	f898 4060 	ldrb.w	r4, [r8, #96]	; 0x60
   22bc8:	b9e4      	cbnz	r4, 22c04 <z_impl_k_poll+0x108>
		clear_event_registrations(events, events_registered, key);
   22bca:	4628      	mov	r0, r5
   22bcc:	4652      	mov	r2, sl
   22bce:	4649      	mov	r1, r9
   22bd0:	f7ff fe8e 	bl	228f0 <clear_event_registrations>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22bd4:	4830      	ldr	r0, [pc, #192]	; (22c98 <z_impl_k_poll+0x19c>)
   22bd6:	f7fc fe75 	bl	1f8c4 <z_spin_unlock_valid>
   22bda:	b958      	cbnz	r0, 22bf4 <z_impl_k_poll+0xf8>
   22bdc:	23c2      	movs	r3, #194	; 0xc2
   22bde:	4a2f      	ldr	r2, [pc, #188]	; (22c9c <z_impl_k_poll+0x1a0>)
   22be0:	4931      	ldr	r1, [pc, #196]	; (22ca8 <z_impl_k_poll+0x1ac>)
   22be2:	4827      	ldr	r0, [pc, #156]	; (22c80 <z_impl_k_poll+0x184>)
   22be4:	f002 f87f 	bl	24ce6 <assert_print>
   22be8:	492b      	ldr	r1, [pc, #172]	; (22c98 <z_impl_k_poll+0x19c>)
   22bea:	4830      	ldr	r0, [pc, #192]	; (22cac <z_impl_k_poll+0x1b0>)
   22bec:	f002 f87b 	bl	24ce6 <assert_print>
   22bf0:	21c2      	movs	r1, #194	; 0xc2
   22bf2:	e7e2      	b.n	22bba <z_impl_k_poll+0xbe>
	__asm__ volatile(
   22bf4:	f38a 8811 	msr	BASEPRI, sl
   22bf8:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, swap_rc);

	return swap_rc;
}
   22bfc:	4620      	mov	r0, r4
   22bfe:	b003      	add	sp, #12
   22c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   22c04:	ea57 0306 	orrs.w	r3, r7, r6
	poller->is_polling = false;
   22c08:	f888 b060 	strb.w	fp, [r8, #96]	; 0x60
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   22c0c:	d10b      	bne.n	22c26 <z_impl_k_poll+0x12a>
   22c0e:	4822      	ldr	r0, [pc, #136]	; (22c98 <z_impl_k_poll+0x19c>)
   22c10:	f7fc fe58 	bl	1f8c4 <z_spin_unlock_valid>
   22c14:	2800      	cmp	r0, #0
   22c16:	d0e1      	beq.n	22bdc <z_impl_k_poll+0xe0>
   22c18:	f38a 8811 	msr	BASEPRI, sl
   22c1c:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
   22c20:	f06f 040a 	mvn.w	r4, #10
   22c24:	e7ea      	b.n	22bfc <z_impl_k_poll+0x100>
	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
   22c26:	4651      	mov	r1, sl
   22c28:	e9cd 7600 	strd	r7, r6, [sp]
   22c2c:	4a20      	ldr	r2, [pc, #128]	; (22cb0 <z_impl_k_poll+0x1b4>)
   22c2e:	481a      	ldr	r0, [pc, #104]	; (22c98 <z_impl_k_poll+0x19c>)
   22c30:	f7fe fbd2 	bl	213d8 <z_pend_curr>
   22c34:	4604      	mov	r4, r0
	__asm__ volatile(
   22c36:	f04f 0320 	mov.w	r3, #32
   22c3a:	f3ef 8611 	mrs	r6, BASEPRI
   22c3e:	f383 8812 	msr	BASEPRI_MAX, r3
   22c42:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22c46:	4814      	ldr	r0, [pc, #80]	; (22c98 <z_impl_k_poll+0x19c>)
   22c48:	f7fc fe2e 	bl	1f8a8 <z_spin_lock_valid>
   22c4c:	2800      	cmp	r0, #0
   22c4e:	d0a9      	beq.n	22ba4 <z_impl_k_poll+0xa8>
	z_spin_lock_set_owner(l);
   22c50:	4811      	ldr	r0, [pc, #68]	; (22c98 <z_impl_k_poll+0x19c>)
   22c52:	f7fc fe45 	bl	1f8e0 <z_spin_lock_set_owner>
	clear_event_registrations(events, events_registered, key);
   22c56:	4628      	mov	r0, r5
   22c58:	4632      	mov	r2, r6
   22c5a:	4649      	mov	r1, r9
   22c5c:	f7ff fe48 	bl	228f0 <clear_event_registrations>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22c60:	480d      	ldr	r0, [pc, #52]	; (22c98 <z_impl_k_poll+0x19c>)
   22c62:	f7fc fe2f 	bl	1f8c4 <z_spin_unlock_valid>
   22c66:	2800      	cmp	r0, #0
   22c68:	d0b8      	beq.n	22bdc <z_impl_k_poll+0xe0>
	__asm__ volatile(
   22c6a:	f386 8811 	msr	BASEPRI, r6
   22c6e:	f3bf 8f6f 	isb	sy
	return swap_rc;
   22c72:	e7c3      	b.n	22bfc <z_impl_k_poll+0x100>
   22c74:	20021500 	.word	0x20021500
   22c78:	000307ec 	.word	0x000307ec
   22c7c:	00030c63 	.word	0x00030c63
   22c80:	0002b6a9 	.word	0x0002b6a9
   22c84:	0002f2c0 	.word	0x0002f2c0
   22c88:	00030e22 	.word	0x00030e22
   22c8c:	00030e38 	.word	0x00030e38
   22c90:	00030e47 	.word	0x00030e47
   22c94:	00030e57 	.word	0x00030e57
   22c98:	20021558 	.word	0x20021558
   22c9c:	0002c4ba 	.word	0x0002c4ba
   22ca0:	0002c513 	.word	0x0002c513
   22ca4:	0002c528 	.word	0x0002c528
   22ca8:	0002c4e7 	.word	0x0002c4e7
   22cac:	0002c4fe 	.word	0x0002c4fe
   22cb0:	2000873c 	.word	0x2000873c

00022cb4 <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
   22cb4:	b570      	push	{r4, r5, r6, lr}
   22cb6:	4604      	mov	r4, r0
   22cb8:	460d      	mov	r5, r1
	__asm__ volatile(
   22cba:	f04f 0320 	mov.w	r3, #32
   22cbe:	f3ef 8611 	mrs	r6, BASEPRI
   22cc2:	f383 8812 	msr	BASEPRI_MAX, r3
   22cc6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22cca:	4820      	ldr	r0, [pc, #128]	; (22d4c <z_impl_k_poll_signal_raise+0x98>)
   22ccc:	f7fc fdec 	bl	1f8a8 <z_spin_lock_valid>
   22cd0:	b968      	cbnz	r0, 22cee <z_impl_k_poll_signal_raise+0x3a>
   22cd2:	2394      	movs	r3, #148	; 0x94
   22cd4:	4a1e      	ldr	r2, [pc, #120]	; (22d50 <z_impl_k_poll_signal_raise+0x9c>)
   22cd6:	491f      	ldr	r1, [pc, #124]	; (22d54 <z_impl_k_poll_signal_raise+0xa0>)
   22cd8:	481f      	ldr	r0, [pc, #124]	; (22d58 <z_impl_k_poll_signal_raise+0xa4>)
   22cda:	f002 f804 	bl	24ce6 <assert_print>
   22cde:	491b      	ldr	r1, [pc, #108]	; (22d4c <z_impl_k_poll_signal_raise+0x98>)
   22ce0:	481e      	ldr	r0, [pc, #120]	; (22d5c <z_impl_k_poll_signal_raise+0xa8>)
   22ce2:	f002 f800 	bl	24ce6 <assert_print>
   22ce6:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22ce8:	4819      	ldr	r0, [pc, #100]	; (22d50 <z_impl_k_poll_signal_raise+0x9c>)
   22cea:	f001 fff5 	bl	24cd8 <assert_post_action>
	z_spin_lock_set_owner(l);
   22cee:	4817      	ldr	r0, [pc, #92]	; (22d4c <z_impl_k_poll_signal_raise+0x98>)
   22cf0:	f7fc fdf6 	bl	1f8e0 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
	sig->signaled = 1U;
   22cf4:	2101      	movs	r1, #1
	return list->head == list;
   22cf6:	6820      	ldr	r0, [r4, #0]
	sig->result = result;
   22cf8:	60e5      	str	r5, [r4, #12]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
   22cfa:	4284      	cmp	r4, r0
	sig->signaled = 1U;
   22cfc:	60a1      	str	r1, [r4, #8]
   22cfe:	d10f      	bne.n	22d20 <z_impl_k_poll_signal_raise+0x6c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22d00:	4812      	ldr	r0, [pc, #72]	; (22d4c <z_impl_k_poll_signal_raise+0x98>)
   22d02:	f7fc fddf 	bl	1f8c4 <z_spin_unlock_valid>
   22d06:	b9d8      	cbnz	r0, 22d40 <z_impl_k_poll_signal_raise+0x8c>
   22d08:	23c2      	movs	r3, #194	; 0xc2
   22d0a:	4a11      	ldr	r2, [pc, #68]	; (22d50 <z_impl_k_poll_signal_raise+0x9c>)
   22d0c:	4914      	ldr	r1, [pc, #80]	; (22d60 <z_impl_k_poll_signal_raise+0xac>)
   22d0e:	4812      	ldr	r0, [pc, #72]	; (22d58 <z_impl_k_poll_signal_raise+0xa4>)
   22d10:	f001 ffe9 	bl	24ce6 <assert_print>
   22d14:	490d      	ldr	r1, [pc, #52]	; (22d4c <z_impl_k_poll_signal_raise+0x98>)
   22d16:	4813      	ldr	r0, [pc, #76]	; (22d64 <z_impl_k_poll_signal_raise+0xb0>)
   22d18:	f001 ffe5 	bl	24ce6 <assert_print>
   22d1c:	21c2      	movs	r1, #194	; 0xc2
   22d1e:	e7e3      	b.n	22ce8 <z_impl_k_poll_signal_raise+0x34>
	sys_dnode_t *const next = node->next;
   22d20:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   22d24:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   22d26:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   22d28:	2300      	movs	r3, #0
	node->prev = NULL;
   22d2a:	e9c0 3300 	strd	r3, r3, [r0]
		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
	}

	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
   22d2e:	f006 fcb7 	bl	296a0 <signal_poll_event>

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
   22d32:	4631      	mov	r1, r6
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
   22d34:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
   22d36:	4805      	ldr	r0, [pc, #20]	; (22d4c <z_impl_k_poll_signal_raise+0x98>)
   22d38:	f7fe f880 	bl	20e3c <z_reschedule>
	return rc;
}
   22d3c:	4620      	mov	r0, r4
   22d3e:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
   22d40:	f386 8811 	msr	BASEPRI, r6
   22d44:	f3bf 8f6f 	isb	sy
		return 0;
   22d48:	2400      	movs	r4, #0
   22d4a:	e7f7      	b.n	22d3c <z_impl_k_poll_signal_raise+0x88>
   22d4c:	20021558 	.word	0x20021558
   22d50:	0002c4ba 	.word	0x0002c4ba
   22d54:	0002c513 	.word	0x0002c513
   22d58:	0002b6a9 	.word	0x0002b6a9
   22d5c:	0002c528 	.word	0x0002c528
   22d60:	0002c4e7 	.word	0x0002c4e7
   22d64:	0002c4fe 	.word	0x0002c4fe

00022d68 <z_heap_aligned_alloc>:
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
   22d68:	3204      	adds	r2, #4
#include <string.h>
#include <zephyr/sys/math_extras.h>
#include <zephyr/sys/util.h>

static void *z_heap_aligned_alloc(struct k_heap *heap, size_t align, size_t size)
{
   22d6a:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
   22d6e:	4606      	mov	r6, r0
   22d70:	460d      	mov	r5, r1
   22d72:	d220      	bcs.n	22db6 <z_heap_aligned_alloc+0x4e>
	if (size_add_overflow(size, sizeof(heap_ref), &size)) {
		return NULL;
	}
	__align = align | sizeof(heap_ref);

	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
   22d74:	f04f 0800 	mov.w	r8, #0
   22d78:	f04f 0900 	mov.w	r9, #0
   22d7c:	f041 0104 	orr.w	r1, r1, #4
   22d80:	e9cd 8900 	strd	r8, r9, [sp]
   22d84:	f7fc fa8c 	bl	1f2a0 <k_heap_aligned_alloc>
	if (mem == NULL) {
   22d88:	4604      	mov	r4, r0
   22d8a:	b1a0      	cbz	r0, 22db6 <z_heap_aligned_alloc+0x4e>
		return NULL;
	}

	heap_ref = mem;
	*heap_ref = heap;
   22d8c:	f844 6b04 	str.w	r6, [r4], #4
	mem = ++heap_ref;
	__ASSERT(align == 0 || ((uintptr_t)mem & (align - 1)) == 0,
   22d90:	b195      	cbz	r5, 22db8 <z_heap_aligned_alloc+0x50>
   22d92:	1e6b      	subs	r3, r5, #1
   22d94:	421c      	tst	r4, r3
   22d96:	d00f      	beq.n	22db8 <z_heap_aligned_alloc+0x50>
   22d98:	2325      	movs	r3, #37	; 0x25
   22d9a:	4a09      	ldr	r2, [pc, #36]	; (22dc0 <z_heap_aligned_alloc+0x58>)
   22d9c:	4909      	ldr	r1, [pc, #36]	; (22dc4 <z_heap_aligned_alloc+0x5c>)
   22d9e:	480a      	ldr	r0, [pc, #40]	; (22dc8 <z_heap_aligned_alloc+0x60>)
   22da0:	f001 ffa1 	bl	24ce6 <assert_print>
   22da4:	4621      	mov	r1, r4
   22da6:	4809      	ldr	r0, [pc, #36]	; (22dcc <z_heap_aligned_alloc+0x64>)
   22da8:	462a      	mov	r2, r5
   22daa:	f001 ff9c 	bl	24ce6 <assert_print>
   22dae:	2125      	movs	r1, #37	; 0x25
   22db0:	4803      	ldr	r0, [pc, #12]	; (22dc0 <z_heap_aligned_alloc+0x58>)
   22db2:	f001 ff91 	bl	24cd8 <assert_post_action>
		return NULL;
   22db6:	2400      	movs	r4, #0
		 "misaligned memory at %p (align = %zu)", mem, align);

	return mem;
}
   22db8:	4620      	mov	r0, r4
   22dba:	b002      	add	sp, #8
   22dbc:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   22dc0:	00030e64 	.word	0x00030e64
   22dc4:	00030e88 	.word	0x00030e88
   22dc8:	0002b6a9 	.word	0x0002b6a9
   22dcc:	00030eba 	.word	0x00030eba

00022dd0 <k_aligned_alloc>:
K_HEAP_DEFINE(_system_heap, CONFIG_HEAP_MEM_POOL_SIZE);
#define _SYSTEM_HEAP (&_system_heap)

void *k_aligned_alloc(size_t align, size_t size)
{
	__ASSERT(align / sizeof(void *) >= 1
   22dd0:	2803      	cmp	r0, #3
{
   22dd2:	460a      	mov	r2, r1
   22dd4:	b508      	push	{r3, lr}
	__ASSERT(align / sizeof(void *) >= 1
   22dd6:	d901      	bls.n	22ddc <k_aligned_alloc+0xc>
   22dd8:	0783      	lsls	r3, r0, #30
   22dda:	d00c      	beq.n	22df6 <k_aligned_alloc+0x26>
   22ddc:	4910      	ldr	r1, [pc, #64]	; (22e20 <k_aligned_alloc+0x50>)
   22dde:	2342      	movs	r3, #66	; 0x42
   22de0:	4a10      	ldr	r2, [pc, #64]	; (22e24 <k_aligned_alloc+0x54>)
   22de2:	4811      	ldr	r0, [pc, #68]	; (22e28 <k_aligned_alloc+0x58>)
   22de4:	f001 ff7f 	bl	24ce6 <assert_print>
   22de8:	4810      	ldr	r0, [pc, #64]	; (22e2c <k_aligned_alloc+0x5c>)
   22dea:	f001 ff7c 	bl	24ce6 <assert_print>
   22dee:	2142      	movs	r1, #66	; 0x42
		&& (align % sizeof(void *)) == 0,
		"align must be a multiple of sizeof(void *)");

	__ASSERT((align & (align - 1)) == 0,
   22df0:	480c      	ldr	r0, [pc, #48]	; (22e24 <k_aligned_alloc+0x54>)
   22df2:	f001 ff71 	bl	24cd8 <assert_post_action>
   22df6:	1e43      	subs	r3, r0, #1
   22df8:	4203      	tst	r3, r0
   22dfa:	d00a      	beq.n	22e12 <k_aligned_alloc+0x42>
   22dfc:	490c      	ldr	r1, [pc, #48]	; (22e30 <k_aligned_alloc+0x60>)
   22dfe:	2346      	movs	r3, #70	; 0x46
   22e00:	4a08      	ldr	r2, [pc, #32]	; (22e24 <k_aligned_alloc+0x54>)
   22e02:	4809      	ldr	r0, [pc, #36]	; (22e28 <k_aligned_alloc+0x58>)
   22e04:	f001 ff6f 	bl	24ce6 <assert_print>
   22e08:	480a      	ldr	r0, [pc, #40]	; (22e34 <k_aligned_alloc+0x64>)
   22e0a:	f001 ff6c 	bl	24ce6 <assert_print>
   22e0e:	2146      	movs	r1, #70	; 0x46
   22e10:	e7ee      	b.n	22df0 <k_aligned_alloc+0x20>
		"align must be a power of 2");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap_sys, k_aligned_alloc, _SYSTEM_HEAP);

	void *ret = z_heap_aligned_alloc(_SYSTEM_HEAP, align, size);
   22e12:	4601      	mov	r1, r0

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap_sys, k_aligned_alloc, _SYSTEM_HEAP, ret);

	return ret;
}
   22e14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	void *ret = z_heap_aligned_alloc(_SYSTEM_HEAP, align, size);
   22e18:	4807      	ldr	r0, [pc, #28]	; (22e38 <k_aligned_alloc+0x68>)
   22e1a:	f7ff bfa5 	b.w	22d68 <z_heap_aligned_alloc>
   22e1e:	bf00      	nop
   22e20:	00030ee2 	.word	0x00030ee2
   22e24:	00030e64 	.word	0x00030e64
   22e28:	0002b6a9 	.word	0x0002b6a9
   22e2c:	00030f1f 	.word	0x00030f1f
   22e30:	0002c324 	.word	0x0002c324
   22e34:	0002c33f 	.word	0x0002c33f
   22e38:	20008a68 	.word	0x20008a68

00022e3c <k_thread_system_pool_assign>:
	return ret;
}

void k_thread_system_pool_assign(struct k_thread *thread)
{
	thread->resource_pool = _SYSTEM_HEAP;
   22e3c:	4b01      	ldr	r3, [pc, #4]	; (22e44 <k_thread_system_pool_assign+0x8>)
   22e3e:	6743      	str	r3, [r0, #116]	; 0x74
}
   22e40:	4770      	bx	lr
   22e42:	bf00      	nop
   22e44:	20008a68 	.word	0x20008a68

00022e48 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
   22e48:	b538      	push	{r3, r4, r5, lr}
   22e4a:	4604      	mov	r4, r0
   22e4c:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
   22e4e:	f006 faab 	bl	293a8 <k_is_in_isr>
   22e52:	b920      	cbnz	r0, 22e5e <z_thread_aligned_alloc+0x16>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
   22e54:	4b06      	ldr	r3, [pc, #24]	; (22e70 <z_thread_aligned_alloc+0x28>)
   22e56:	689b      	ldr	r3, [r3, #8]
   22e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	}

	if (heap != NULL) {
   22e5a:	b90b      	cbnz	r3, 22e60 <z_thread_aligned_alloc+0x18>
	} else {
		ret = NULL;
	}

	return ret;
}
   22e5c:	bd38      	pop	{r3, r4, r5, pc}
		heap = _SYSTEM_HEAP;
   22e5e:	4b05      	ldr	r3, [pc, #20]	; (22e74 <z_thread_aligned_alloc+0x2c>)
		ret = z_heap_aligned_alloc(heap, align, size);
   22e60:	462a      	mov	r2, r5
   22e62:	4621      	mov	r1, r4
   22e64:	4618      	mov	r0, r3
}
   22e66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		ret = z_heap_aligned_alloc(heap, align, size);
   22e6a:	f7ff bf7d 	b.w	22d68 <z_heap_aligned_alloc>
   22e6e:	bf00      	nop
   22e70:	20021500 	.word	0x20021500
   22e74:	20008a68 	.word	0x20008a68

00022e78 <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
   22e78:	4801      	ldr	r0, [pc, #4]	; (22e80 <boot_banner+0x8>)
   22e7a:	f001 bd72 	b.w	24962 <printk>
   22e7e:	bf00      	nop
   22e80:	00030f4c 	.word	0x00030f4c

00022e84 <log>:
   22e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   22e86:	4604      	mov	r4, r0
   22e88:	460d      	mov	r5, r1
   22e8a:	f7e6 fd45 	bl	9918 <__ieee754_log>
   22e8e:	4b17      	ldr	r3, [pc, #92]	; (22eec <log+0x68>)
   22e90:	4606      	mov	r6, r0
   22e92:	460f      	mov	r7, r1
   22e94:	f993 3000 	ldrsb.w	r3, [r3]
   22e98:	3301      	adds	r3, #1
   22e9a:	d01a      	beq.n	22ed2 <log+0x4e>
   22e9c:	4622      	mov	r2, r4
   22e9e:	462b      	mov	r3, r5
   22ea0:	4620      	mov	r0, r4
   22ea2:	4629      	mov	r1, r5
   22ea4:	f7e6 f8c6 	bl	9034 <__aeabi_dcmpun>
   22ea8:	b998      	cbnz	r0, 22ed2 <log+0x4e>
   22eaa:	2200      	movs	r2, #0
   22eac:	2300      	movs	r3, #0
   22eae:	4620      	mov	r0, r4
   22eb0:	4629      	mov	r1, r5
   22eb2:	f7e6 f8b5 	bl	9020 <__aeabi_dcmpgt>
   22eb6:	b960      	cbnz	r0, 22ed2 <log+0x4e>
   22eb8:	2200      	movs	r2, #0
   22eba:	2300      	movs	r3, #0
   22ebc:	4620      	mov	r0, r4
   22ebe:	4629      	mov	r1, r5
   22ec0:	f7e6 f886 	bl	8fd0 <__aeabi_dcmpeq>
   22ec4:	b140      	cbz	r0, 22ed8 <log+0x54>
   22ec6:	f002 ffc3 	bl	25e50 <__errno>
   22eca:	2600      	movs	r6, #0
   22ecc:	2322      	movs	r3, #34	; 0x22
   22ece:	4f08      	ldr	r7, [pc, #32]	; (22ef0 <log+0x6c>)
   22ed0:	6003      	str	r3, [r0, #0]
   22ed2:	4630      	mov	r0, r6
   22ed4:	4639      	mov	r1, r7
   22ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   22ed8:	f002 ffba 	bl	25e50 <__errno>
   22edc:	2321      	movs	r3, #33	; 0x21
   22ede:	6003      	str	r3, [r0, #0]
   22ee0:	4804      	ldr	r0, [pc, #16]	; (22ef4 <log+0x70>)
   22ee2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   22ee6:	f000 b807 	b.w	22ef8 <nan>
   22eea:	bf00      	nop
   22eec:	200089e7 	.word	0x200089e7
   22ef0:	fff00000 	.word	0xfff00000
   22ef4:	0002f2c2 	.word	0x0002f2c2

00022ef8 <nan>:
   22ef8:	2000      	movs	r0, #0
   22efa:	4901      	ldr	r1, [pc, #4]	; (22f00 <nan+0x8>)
   22efc:	4770      	bx	lr
   22efe:	bf00      	nop
   22f00:	7ff80000 	.word	0x7ff80000

00022f04 <malloc>:
   22f04:	4b02      	ldr	r3, [pc, #8]	; (22f10 <malloc+0xc>)
   22f06:	4601      	mov	r1, r0
   22f08:	6818      	ldr	r0, [r3, #0]
   22f0a:	f000 b84d 	b.w	22fa8 <_malloc_r>
   22f0e:	bf00      	nop
   22f10:	20008744 	.word	0x20008744

00022f14 <_free_r>:
   22f14:	b538      	push	{r3, r4, r5, lr}
   22f16:	4605      	mov	r5, r0
   22f18:	2900      	cmp	r1, #0
   22f1a:	d041      	beq.n	22fa0 <_free_r+0x8c>
   22f1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
   22f20:	1f0c      	subs	r4, r1, #4
   22f22:	2b00      	cmp	r3, #0
   22f24:	bfb8      	it	lt
   22f26:	18e4      	addlt	r4, r4, r3
   22f28:	f000 fd18 	bl	2395c <__malloc_lock>
   22f2c:	4a1d      	ldr	r2, [pc, #116]	; (22fa4 <_free_r+0x90>)
   22f2e:	6813      	ldr	r3, [r2, #0]
   22f30:	b933      	cbnz	r3, 22f40 <_free_r+0x2c>
   22f32:	6063      	str	r3, [r4, #4]
   22f34:	6014      	str	r4, [r2, #0]
   22f36:	4628      	mov	r0, r5
   22f38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   22f3c:	f000 bd14 	b.w	23968 <__malloc_unlock>
   22f40:	42a3      	cmp	r3, r4
   22f42:	d908      	bls.n	22f56 <_free_r+0x42>
   22f44:	6820      	ldr	r0, [r4, #0]
   22f46:	1821      	adds	r1, r4, r0
   22f48:	428b      	cmp	r3, r1
   22f4a:	bf01      	itttt	eq
   22f4c:	6819      	ldreq	r1, [r3, #0]
   22f4e:	685b      	ldreq	r3, [r3, #4]
   22f50:	1809      	addeq	r1, r1, r0
   22f52:	6021      	streq	r1, [r4, #0]
   22f54:	e7ed      	b.n	22f32 <_free_r+0x1e>
   22f56:	461a      	mov	r2, r3
   22f58:	685b      	ldr	r3, [r3, #4]
   22f5a:	b10b      	cbz	r3, 22f60 <_free_r+0x4c>
   22f5c:	42a3      	cmp	r3, r4
   22f5e:	d9fa      	bls.n	22f56 <_free_r+0x42>
   22f60:	6811      	ldr	r1, [r2, #0]
   22f62:	1850      	adds	r0, r2, r1
   22f64:	42a0      	cmp	r0, r4
   22f66:	d10b      	bne.n	22f80 <_free_r+0x6c>
   22f68:	6820      	ldr	r0, [r4, #0]
   22f6a:	4401      	add	r1, r0
   22f6c:	1850      	adds	r0, r2, r1
   22f6e:	6011      	str	r1, [r2, #0]
   22f70:	4283      	cmp	r3, r0
   22f72:	d1e0      	bne.n	22f36 <_free_r+0x22>
   22f74:	6818      	ldr	r0, [r3, #0]
   22f76:	685b      	ldr	r3, [r3, #4]
   22f78:	4408      	add	r0, r1
   22f7a:	6053      	str	r3, [r2, #4]
   22f7c:	6010      	str	r0, [r2, #0]
   22f7e:	e7da      	b.n	22f36 <_free_r+0x22>
   22f80:	d902      	bls.n	22f88 <_free_r+0x74>
   22f82:	230c      	movs	r3, #12
   22f84:	602b      	str	r3, [r5, #0]
   22f86:	e7d6      	b.n	22f36 <_free_r+0x22>
   22f88:	6820      	ldr	r0, [r4, #0]
   22f8a:	1821      	adds	r1, r4, r0
   22f8c:	428b      	cmp	r3, r1
   22f8e:	bf02      	ittt	eq
   22f90:	6819      	ldreq	r1, [r3, #0]
   22f92:	685b      	ldreq	r3, [r3, #4]
   22f94:	1809      	addeq	r1, r1, r0
   22f96:	6063      	str	r3, [r4, #4]
   22f98:	bf08      	it	eq
   22f9a:	6021      	streq	r1, [r4, #0]
   22f9c:	6054      	str	r4, [r2, #4]
   22f9e:	e7ca      	b.n	22f36 <_free_r+0x22>
   22fa0:	bd38      	pop	{r3, r4, r5, pc}
   22fa2:	bf00      	nop
   22fa4:	20021560 	.word	0x20021560

00022fa8 <_malloc_r>:
   22fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   22faa:	1ccd      	adds	r5, r1, #3
   22fac:	4606      	mov	r6, r0
   22fae:	f025 0503 	bic.w	r5, r5, #3
   22fb2:	3508      	adds	r5, #8
   22fb4:	2d0c      	cmp	r5, #12
   22fb6:	bf38      	it	cc
   22fb8:	250c      	movcc	r5, #12
   22fba:	2d00      	cmp	r5, #0
   22fbc:	db01      	blt.n	22fc2 <_malloc_r+0x1a>
   22fbe:	42a9      	cmp	r1, r5
   22fc0:	d903      	bls.n	22fca <_malloc_r+0x22>
   22fc2:	230c      	movs	r3, #12
   22fc4:	6033      	str	r3, [r6, #0]
   22fc6:	2000      	movs	r0, #0
   22fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   22fca:	f000 fcc7 	bl	2395c <__malloc_lock>
   22fce:	4921      	ldr	r1, [pc, #132]	; (23054 <_malloc_r+0xac>)
   22fd0:	680a      	ldr	r2, [r1, #0]
   22fd2:	4614      	mov	r4, r2
   22fd4:	b99c      	cbnz	r4, 22ffe <_malloc_r+0x56>
   22fd6:	4f20      	ldr	r7, [pc, #128]	; (23058 <_malloc_r+0xb0>)
   22fd8:	683b      	ldr	r3, [r7, #0]
   22fda:	b923      	cbnz	r3, 22fe6 <_malloc_r+0x3e>
   22fdc:	4621      	mov	r1, r4
   22fde:	4630      	mov	r0, r6
   22fe0:	f000 fbb8 	bl	23754 <_sbrk_r>
   22fe4:	6038      	str	r0, [r7, #0]
   22fe6:	4629      	mov	r1, r5
   22fe8:	4630      	mov	r0, r6
   22fea:	f000 fbb3 	bl	23754 <_sbrk_r>
   22fee:	1c43      	adds	r3, r0, #1
   22ff0:	d123      	bne.n	2303a <_malloc_r+0x92>
   22ff2:	230c      	movs	r3, #12
   22ff4:	4630      	mov	r0, r6
   22ff6:	6033      	str	r3, [r6, #0]
   22ff8:	f000 fcb6 	bl	23968 <__malloc_unlock>
   22ffc:	e7e3      	b.n	22fc6 <_malloc_r+0x1e>
   22ffe:	6823      	ldr	r3, [r4, #0]
   23000:	1b5b      	subs	r3, r3, r5
   23002:	d417      	bmi.n	23034 <_malloc_r+0x8c>
   23004:	2b0b      	cmp	r3, #11
   23006:	d903      	bls.n	23010 <_malloc_r+0x68>
   23008:	6023      	str	r3, [r4, #0]
   2300a:	441c      	add	r4, r3
   2300c:	6025      	str	r5, [r4, #0]
   2300e:	e004      	b.n	2301a <_malloc_r+0x72>
   23010:	6863      	ldr	r3, [r4, #4]
   23012:	42a2      	cmp	r2, r4
   23014:	bf0c      	ite	eq
   23016:	600b      	streq	r3, [r1, #0]
   23018:	6053      	strne	r3, [r2, #4]
   2301a:	4630      	mov	r0, r6
   2301c:	f000 fca4 	bl	23968 <__malloc_unlock>
   23020:	f104 000b 	add.w	r0, r4, #11
   23024:	1d23      	adds	r3, r4, #4
   23026:	f020 0007 	bic.w	r0, r0, #7
   2302a:	1ac2      	subs	r2, r0, r3
   2302c:	bf1c      	itt	ne
   2302e:	1a1b      	subne	r3, r3, r0
   23030:	50a3      	strne	r3, [r4, r2]
   23032:	e7c9      	b.n	22fc8 <_malloc_r+0x20>
   23034:	4622      	mov	r2, r4
   23036:	6864      	ldr	r4, [r4, #4]
   23038:	e7cc      	b.n	22fd4 <_malloc_r+0x2c>
   2303a:	1cc4      	adds	r4, r0, #3
   2303c:	f024 0403 	bic.w	r4, r4, #3
   23040:	42a0      	cmp	r0, r4
   23042:	d0e3      	beq.n	2300c <_malloc_r+0x64>
   23044:	1a21      	subs	r1, r4, r0
   23046:	4630      	mov	r0, r6
   23048:	f000 fb84 	bl	23754 <_sbrk_r>
   2304c:	3001      	adds	r0, #1
   2304e:	d1dd      	bne.n	2300c <_malloc_r+0x64>
   23050:	e7cf      	b.n	22ff2 <_malloc_r+0x4a>
   23052:	bf00      	nop
   23054:	20021560 	.word	0x20021560
   23058:	2002155c 	.word	0x2002155c

0002305c <_printf_float>:
   2305c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23060:	b091      	sub	sp, #68	; 0x44
   23062:	460c      	mov	r4, r1
   23064:	4616      	mov	r6, r2
   23066:	461f      	mov	r7, r3
   23068:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
   2306c:	4605      	mov	r5, r0
   2306e:	f000 fc71 	bl	23954 <_localeconv_r>
   23072:	6803      	ldr	r3, [r0, #0]
   23074:	4618      	mov	r0, r3
   23076:	9308      	str	r3, [sp, #32]
   23078:	f7e6 f972 	bl	9360 <strlen>
   2307c:	2300      	movs	r3, #0
   2307e:	9009      	str	r0, [sp, #36]	; 0x24
   23080:	930e      	str	r3, [sp, #56]	; 0x38
   23082:	f8d8 3000 	ldr.w	r3, [r8]
   23086:	f894 a018 	ldrb.w	sl, [r4, #24]
   2308a:	3307      	adds	r3, #7
   2308c:	f8d4 b000 	ldr.w	fp, [r4]
   23090:	f023 0307 	bic.w	r3, r3, #7
   23094:	f103 0208 	add.w	r2, r3, #8
   23098:	f8c8 2000 	str.w	r2, [r8]
   2309c:	f04f 32ff 	mov.w	r2, #4294967295
   230a0:	e9d3 8900 	ldrd	r8, r9, [r3]
   230a4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
   230a8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
   230ac:	930b      	str	r3, [sp, #44]	; 0x2c
   230ae:	4b9d      	ldr	r3, [pc, #628]	; (23324 <_printf_float+0x2c8>)
   230b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   230b4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
   230b8:	f7e5 ffbc 	bl	9034 <__aeabi_dcmpun>
   230bc:	bb70      	cbnz	r0, 2311c <_printf_float+0xc0>
   230be:	f04f 32ff 	mov.w	r2, #4294967295
   230c2:	4b98      	ldr	r3, [pc, #608]	; (23324 <_printf_float+0x2c8>)
   230c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   230c8:	f7e5 ff96 	bl	8ff8 <__aeabi_dcmple>
   230cc:	bb30      	cbnz	r0, 2311c <_printf_float+0xc0>
   230ce:	2200      	movs	r2, #0
   230d0:	2300      	movs	r3, #0
   230d2:	4640      	mov	r0, r8
   230d4:	4649      	mov	r1, r9
   230d6:	f7e5 ff85 	bl	8fe4 <__aeabi_dcmplt>
   230da:	b110      	cbz	r0, 230e2 <_printf_float+0x86>
   230dc:	232d      	movs	r3, #45	; 0x2d
   230de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   230e2:	4a91      	ldr	r2, [pc, #580]	; (23328 <_printf_float+0x2cc>)
   230e4:	4b91      	ldr	r3, [pc, #580]	; (2332c <_printf_float+0x2d0>)
   230e6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   230ea:	bf94      	ite	ls
   230ec:	4690      	movls	r8, r2
   230ee:	4698      	movhi	r8, r3
   230f0:	2303      	movs	r3, #3
   230f2:	f04f 0900 	mov.w	r9, #0
   230f6:	6123      	str	r3, [r4, #16]
   230f8:	f02b 0304 	bic.w	r3, fp, #4
   230fc:	6023      	str	r3, [r4, #0]
   230fe:	4633      	mov	r3, r6
   23100:	aa0f      	add	r2, sp, #60	; 0x3c
   23102:	4621      	mov	r1, r4
   23104:	4628      	mov	r0, r5
   23106:	9700      	str	r7, [sp, #0]
   23108:	f006 fc43 	bl	29992 <_printf_common>
   2310c:	3001      	adds	r0, #1
   2310e:	f040 8099 	bne.w	23244 <_printf_float+0x1e8>
   23112:	f04f 30ff 	mov.w	r0, #4294967295
   23116:	b011      	add	sp, #68	; 0x44
   23118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2311c:	4642      	mov	r2, r8
   2311e:	464b      	mov	r3, r9
   23120:	4640      	mov	r0, r8
   23122:	4649      	mov	r1, r9
   23124:	f7e5 ff86 	bl	9034 <__aeabi_dcmpun>
   23128:	b140      	cbz	r0, 2313c <_printf_float+0xe0>
   2312a:	464b      	mov	r3, r9
   2312c:	4a80      	ldr	r2, [pc, #512]	; (23330 <_printf_float+0x2d4>)
   2312e:	2b00      	cmp	r3, #0
   23130:	bfbc      	itt	lt
   23132:	232d      	movlt	r3, #45	; 0x2d
   23134:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
   23138:	4b7e      	ldr	r3, [pc, #504]	; (23334 <_printf_float+0x2d8>)
   2313a:	e7d4      	b.n	230e6 <_printf_float+0x8a>
   2313c:	6863      	ldr	r3, [r4, #4]
   2313e:	1c5a      	adds	r2, r3, #1
   23140:	d129      	bne.n	23196 <_printf_float+0x13a>
   23142:	2306      	movs	r3, #6
   23144:	6063      	str	r3, [r4, #4]
   23146:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
   2314a:	2200      	movs	r2, #0
   2314c:	4628      	mov	r0, r5
   2314e:	6023      	str	r3, [r4, #0]
   23150:	9206      	str	r2, [sp, #24]
   23152:	aa0e      	add	r2, sp, #56	; 0x38
   23154:	e9cd a204 	strd	sl, r2, [sp, #16]
   23158:	aa0d      	add	r2, sp, #52	; 0x34
   2315a:	9203      	str	r2, [sp, #12]
   2315c:	f10d 0233 	add.w	r2, sp, #51	; 0x33
   23160:	e9cd 3201 	strd	r3, r2, [sp, #4]
   23164:	6863      	ldr	r3, [r4, #4]
   23166:	4642      	mov	r2, r8
   23168:	9300      	str	r3, [sp, #0]
   2316a:	464b      	mov	r3, r9
   2316c:	f006 fb71 	bl	29852 <__cvt>
   23170:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
   23174:	4680      	mov	r8, r0
   23176:	990d      	ldr	r1, [sp, #52]	; 0x34
   23178:	d115      	bne.n	231a6 <_printf_float+0x14a>
   2317a:	1ccb      	adds	r3, r1, #3
   2317c:	db3b      	blt.n	231f6 <_printf_float+0x19a>
   2317e:	6863      	ldr	r3, [r4, #4]
   23180:	4299      	cmp	r1, r3
   23182:	dc38      	bgt.n	231f6 <_printf_float+0x19a>
   23184:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   23186:	4299      	cmp	r1, r3
   23188:	db55      	blt.n	23236 <_printf_float+0x1da>
   2318a:	6823      	ldr	r3, [r4, #0]
   2318c:	6121      	str	r1, [r4, #16]
   2318e:	07d8      	lsls	r0, r3, #31
   23190:	d545      	bpl.n	2321e <_printf_float+0x1c2>
   23192:	1c4b      	adds	r3, r1, #1
   23194:	e042      	b.n	2321c <_printf_float+0x1c0>
   23196:	f00a 02df 	and.w	r2, sl, #223	; 0xdf
   2319a:	2a47      	cmp	r2, #71	; 0x47
   2319c:	d1d3      	bne.n	23146 <_printf_float+0xea>
   2319e:	2b00      	cmp	r3, #0
   231a0:	d1d1      	bne.n	23146 <_printf_float+0xea>
   231a2:	2301      	movs	r3, #1
   231a4:	e7ce      	b.n	23144 <_printf_float+0xe8>
   231a6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   231aa:	d107      	bne.n	231bc <_printf_float+0x160>
   231ac:	1cc8      	adds	r0, r1, #3
   231ae:	db25      	blt.n	231fc <_printf_float+0x1a0>
   231b0:	6863      	ldr	r3, [r4, #4]
   231b2:	428b      	cmp	r3, r1
   231b4:	db22      	blt.n	231fc <_printf_float+0x1a0>
   231b6:	f04f 0a67 	mov.w	sl, #103	; 0x67
   231ba:	e7e3      	b.n	23184 <_printf_float+0x128>
   231bc:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
   231c0:	d81f      	bhi.n	23202 <_printf_float+0x1a6>
   231c2:	3901      	subs	r1, #1
   231c4:	4652      	mov	r2, sl
   231c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
   231ca:	910d      	str	r1, [sp, #52]	; 0x34
   231cc:	f006 fba8 	bl	29920 <__exponent>
   231d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   231d2:	4681      	mov	r9, r0
   231d4:	1813      	adds	r3, r2, r0
   231d6:	2a01      	cmp	r2, #1
   231d8:	6123      	str	r3, [r4, #16]
   231da:	dc02      	bgt.n	231e2 <_printf_float+0x186>
   231dc:	6822      	ldr	r2, [r4, #0]
   231de:	07d2      	lsls	r2, r2, #31
   231e0:	d501      	bpl.n	231e6 <_printf_float+0x18a>
   231e2:	3301      	adds	r3, #1
   231e4:	6123      	str	r3, [r4, #16]
   231e6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   231ea:	2b00      	cmp	r3, #0
   231ec:	d087      	beq.n	230fe <_printf_float+0xa2>
   231ee:	232d      	movs	r3, #45	; 0x2d
   231f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   231f4:	e783      	b.n	230fe <_printf_float+0xa2>
   231f6:	f04f 0a65 	mov.w	sl, #101	; 0x65
   231fa:	e7e2      	b.n	231c2 <_printf_float+0x166>
   231fc:	f04f 0a45 	mov.w	sl, #69	; 0x45
   23200:	e7df      	b.n	231c2 <_printf_float+0x166>
   23202:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
   23206:	d1bd      	bne.n	23184 <_printf_float+0x128>
   23208:	2900      	cmp	r1, #0
   2320a:	6863      	ldr	r3, [r4, #4]
   2320c:	dd0b      	ble.n	23226 <_printf_float+0x1ca>
   2320e:	6121      	str	r1, [r4, #16]
   23210:	b913      	cbnz	r3, 23218 <_printf_float+0x1bc>
   23212:	6822      	ldr	r2, [r4, #0]
   23214:	07d0      	lsls	r0, r2, #31
   23216:	d502      	bpl.n	2321e <_printf_float+0x1c2>
   23218:	3301      	adds	r3, #1
   2321a:	440b      	add	r3, r1
   2321c:	6123      	str	r3, [r4, #16]
   2321e:	f04f 0900 	mov.w	r9, #0
   23222:	65a1      	str	r1, [r4, #88]	; 0x58
   23224:	e7df      	b.n	231e6 <_printf_float+0x18a>
   23226:	b913      	cbnz	r3, 2322e <_printf_float+0x1d2>
   23228:	6822      	ldr	r2, [r4, #0]
   2322a:	07d2      	lsls	r2, r2, #31
   2322c:	d501      	bpl.n	23232 <_printf_float+0x1d6>
   2322e:	3302      	adds	r3, #2
   23230:	e7f4      	b.n	2321c <_printf_float+0x1c0>
   23232:	2301      	movs	r3, #1
   23234:	e7f2      	b.n	2321c <_printf_float+0x1c0>
   23236:	2900      	cmp	r1, #0
   23238:	bfd4      	ite	le
   2323a:	f1c1 0202 	rsble	r2, r1, #2
   2323e:	2201      	movgt	r2, #1
   23240:	4413      	add	r3, r2
   23242:	e7eb      	b.n	2321c <_printf_float+0x1c0>
   23244:	6823      	ldr	r3, [r4, #0]
   23246:	055a      	lsls	r2, r3, #21
   23248:	d407      	bmi.n	2325a <_printf_float+0x1fe>
   2324a:	6923      	ldr	r3, [r4, #16]
   2324c:	4642      	mov	r2, r8
   2324e:	4631      	mov	r1, r6
   23250:	4628      	mov	r0, r5
   23252:	47b8      	blx	r7
   23254:	3001      	adds	r0, #1
   23256:	d12b      	bne.n	232b0 <_printf_float+0x254>
   23258:	e75b      	b.n	23112 <_printf_float+0xb6>
   2325a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
   2325e:	f240 80dc 	bls.w	2341a <_printf_float+0x3be>
   23262:	2200      	movs	r2, #0
   23264:	2300      	movs	r3, #0
   23266:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   2326a:	f7e5 feb1 	bl	8fd0 <__aeabi_dcmpeq>
   2326e:	2800      	cmp	r0, #0
   23270:	d033      	beq.n	232da <_printf_float+0x27e>
   23272:	2301      	movs	r3, #1
   23274:	4a30      	ldr	r2, [pc, #192]	; (23338 <_printf_float+0x2dc>)
   23276:	4631      	mov	r1, r6
   23278:	4628      	mov	r0, r5
   2327a:	47b8      	blx	r7
   2327c:	3001      	adds	r0, #1
   2327e:	f43f af48 	beq.w	23112 <_printf_float+0xb6>
   23282:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	; 0x34
   23286:	4543      	cmp	r3, r8
   23288:	db02      	blt.n	23290 <_printf_float+0x234>
   2328a:	6823      	ldr	r3, [r4, #0]
   2328c:	07d8      	lsls	r0, r3, #31
   2328e:	d50f      	bpl.n	232b0 <_printf_float+0x254>
   23290:	4631      	mov	r1, r6
   23292:	4628      	mov	r0, r5
   23294:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   23298:	47b8      	blx	r7
   2329a:	3001      	adds	r0, #1
   2329c:	f43f af39 	beq.w	23112 <_printf_float+0xb6>
   232a0:	f04f 0900 	mov.w	r9, #0
   232a4:	f108 38ff 	add.w	r8, r8, #4294967295
   232a8:	f104 0a1a 	add.w	sl, r4, #26
   232ac:	45c8      	cmp	r8, r9
   232ae:	dc09      	bgt.n	232c4 <_printf_float+0x268>
   232b0:	6823      	ldr	r3, [r4, #0]
   232b2:	079b      	lsls	r3, r3, #30
   232b4:	f100 8102 	bmi.w	234bc <_printf_float+0x460>
   232b8:	68e0      	ldr	r0, [r4, #12]
   232ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   232bc:	4298      	cmp	r0, r3
   232be:	bfb8      	it	lt
   232c0:	4618      	movlt	r0, r3
   232c2:	e728      	b.n	23116 <_printf_float+0xba>
   232c4:	2301      	movs	r3, #1
   232c6:	4652      	mov	r2, sl
   232c8:	4631      	mov	r1, r6
   232ca:	4628      	mov	r0, r5
   232cc:	47b8      	blx	r7
   232ce:	3001      	adds	r0, #1
   232d0:	f43f af1f 	beq.w	23112 <_printf_float+0xb6>
   232d4:	f109 0901 	add.w	r9, r9, #1
   232d8:	e7e8      	b.n	232ac <_printf_float+0x250>
   232da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   232dc:	2b00      	cmp	r3, #0
   232de:	dc38      	bgt.n	23352 <_printf_float+0x2f6>
   232e0:	2301      	movs	r3, #1
   232e2:	4a15      	ldr	r2, [pc, #84]	; (23338 <_printf_float+0x2dc>)
   232e4:	4631      	mov	r1, r6
   232e6:	4628      	mov	r0, r5
   232e8:	47b8      	blx	r7
   232ea:	3001      	adds	r0, #1
   232ec:	f43f af11 	beq.w	23112 <_printf_float+0xb6>
   232f0:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	; 0x34
   232f4:	ea59 0303 	orrs.w	r3, r9, r3
   232f8:	d102      	bne.n	23300 <_printf_float+0x2a4>
   232fa:	6823      	ldr	r3, [r4, #0]
   232fc:	07d9      	lsls	r1, r3, #31
   232fe:	d5d7      	bpl.n	232b0 <_printf_float+0x254>
   23300:	4631      	mov	r1, r6
   23302:	4628      	mov	r0, r5
   23304:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   23308:	47b8      	blx	r7
   2330a:	3001      	adds	r0, #1
   2330c:	f43f af01 	beq.w	23112 <_printf_float+0xb6>
   23310:	f04f 0a00 	mov.w	sl, #0
   23314:	f104 0b1a 	add.w	fp, r4, #26
   23318:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   2331a:	425b      	negs	r3, r3
   2331c:	4553      	cmp	r3, sl
   2331e:	dc0d      	bgt.n	2333c <_printf_float+0x2e0>
   23320:	464b      	mov	r3, r9
   23322:	e793      	b.n	2324c <_printf_float+0x1f0>
   23324:	7fefffff 	.word	0x7fefffff
   23328:	0003107f 	.word	0x0003107f
   2332c:	0002c91c 	.word	0x0002c91c
   23330:	00031083 	.word	0x00031083
   23334:	00031087 	.word	0x00031087
   23338:	00030f1d 	.word	0x00030f1d
   2333c:	2301      	movs	r3, #1
   2333e:	465a      	mov	r2, fp
   23340:	4631      	mov	r1, r6
   23342:	4628      	mov	r0, r5
   23344:	47b8      	blx	r7
   23346:	3001      	adds	r0, #1
   23348:	f43f aee3 	beq.w	23112 <_printf_float+0xb6>
   2334c:	f10a 0a01 	add.w	sl, sl, #1
   23350:	e7e2      	b.n	23318 <_printf_float+0x2bc>
   23352:	6da3      	ldr	r3, [r4, #88]	; 0x58
   23354:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   23358:	4553      	cmp	r3, sl
   2335a:	bfa8      	it	ge
   2335c:	4653      	movge	r3, sl
   2335e:	2b00      	cmp	r3, #0
   23360:	4699      	mov	r9, r3
   23362:	dc36      	bgt.n	233d2 <_printf_float+0x376>
   23364:	f04f 0b00 	mov.w	fp, #0
   23368:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   2336c:	f104 021a 	add.w	r2, r4, #26
   23370:	6da3      	ldr	r3, [r4, #88]	; 0x58
   23372:	930a      	str	r3, [sp, #40]	; 0x28
   23374:	eba3 0309 	sub.w	r3, r3, r9
   23378:	455b      	cmp	r3, fp
   2337a:	dc31      	bgt.n	233e0 <_printf_float+0x384>
   2337c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   2337e:	459a      	cmp	sl, r3
   23380:	dc3a      	bgt.n	233f8 <_printf_float+0x39c>
   23382:	6823      	ldr	r3, [r4, #0]
   23384:	07da      	lsls	r2, r3, #31
   23386:	d437      	bmi.n	233f8 <_printf_float+0x39c>
   23388:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   2338a:	ebaa 0903 	sub.w	r9, sl, r3
   2338e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   23390:	ebaa 0303 	sub.w	r3, sl, r3
   23394:	4599      	cmp	r9, r3
   23396:	bfa8      	it	ge
   23398:	4699      	movge	r9, r3
   2339a:	f1b9 0f00 	cmp.w	r9, #0
   2339e:	dc33      	bgt.n	23408 <_printf_float+0x3ac>
   233a0:	f04f 0800 	mov.w	r8, #0
   233a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   233a8:	f104 0b1a 	add.w	fp, r4, #26
   233ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   233ae:	ebaa 0303 	sub.w	r3, sl, r3
   233b2:	eba3 0309 	sub.w	r3, r3, r9
   233b6:	4543      	cmp	r3, r8
   233b8:	f77f af7a 	ble.w	232b0 <_printf_float+0x254>
   233bc:	2301      	movs	r3, #1
   233be:	465a      	mov	r2, fp
   233c0:	4631      	mov	r1, r6
   233c2:	4628      	mov	r0, r5
   233c4:	47b8      	blx	r7
   233c6:	3001      	adds	r0, #1
   233c8:	f43f aea3 	beq.w	23112 <_printf_float+0xb6>
   233cc:	f108 0801 	add.w	r8, r8, #1
   233d0:	e7ec      	b.n	233ac <_printf_float+0x350>
   233d2:	4642      	mov	r2, r8
   233d4:	4631      	mov	r1, r6
   233d6:	4628      	mov	r0, r5
   233d8:	47b8      	blx	r7
   233da:	3001      	adds	r0, #1
   233dc:	d1c2      	bne.n	23364 <_printf_float+0x308>
   233de:	e698      	b.n	23112 <_printf_float+0xb6>
   233e0:	2301      	movs	r3, #1
   233e2:	4631      	mov	r1, r6
   233e4:	4628      	mov	r0, r5
   233e6:	920a      	str	r2, [sp, #40]	; 0x28
   233e8:	47b8      	blx	r7
   233ea:	3001      	adds	r0, #1
   233ec:	f43f ae91 	beq.w	23112 <_printf_float+0xb6>
   233f0:	f10b 0b01 	add.w	fp, fp, #1
   233f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   233f6:	e7bb      	b.n	23370 <_printf_float+0x314>
   233f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   233fc:	4631      	mov	r1, r6
   233fe:	4628      	mov	r0, r5
   23400:	47b8      	blx	r7
   23402:	3001      	adds	r0, #1
   23404:	d1c0      	bne.n	23388 <_printf_float+0x32c>
   23406:	e684      	b.n	23112 <_printf_float+0xb6>
   23408:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   2340a:	464b      	mov	r3, r9
   2340c:	4631      	mov	r1, r6
   2340e:	4628      	mov	r0, r5
   23410:	4442      	add	r2, r8
   23412:	47b8      	blx	r7
   23414:	3001      	adds	r0, #1
   23416:	d1c3      	bne.n	233a0 <_printf_float+0x344>
   23418:	e67b      	b.n	23112 <_printf_float+0xb6>
   2341a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   2341e:	f1ba 0f01 	cmp.w	sl, #1
   23422:	dc01      	bgt.n	23428 <_printf_float+0x3cc>
   23424:	07db      	lsls	r3, r3, #31
   23426:	d536      	bpl.n	23496 <_printf_float+0x43a>
   23428:	2301      	movs	r3, #1
   2342a:	4642      	mov	r2, r8
   2342c:	4631      	mov	r1, r6
   2342e:	4628      	mov	r0, r5
   23430:	47b8      	blx	r7
   23432:	3001      	adds	r0, #1
   23434:	f43f ae6d 	beq.w	23112 <_printf_float+0xb6>
   23438:	4631      	mov	r1, r6
   2343a:	4628      	mov	r0, r5
   2343c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   23440:	47b8      	blx	r7
   23442:	3001      	adds	r0, #1
   23444:	f43f ae65 	beq.w	23112 <_printf_float+0xb6>
   23448:	2200      	movs	r2, #0
   2344a:	2300      	movs	r3, #0
   2344c:	f10a 3aff 	add.w	sl, sl, #4294967295
   23450:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   23454:	f7e5 fdbc 	bl	8fd0 <__aeabi_dcmpeq>
   23458:	b9c0      	cbnz	r0, 2348c <_printf_float+0x430>
   2345a:	4653      	mov	r3, sl
   2345c:	f108 0201 	add.w	r2, r8, #1
   23460:	4631      	mov	r1, r6
   23462:	4628      	mov	r0, r5
   23464:	47b8      	blx	r7
   23466:	3001      	adds	r0, #1
   23468:	d10c      	bne.n	23484 <_printf_float+0x428>
   2346a:	e652      	b.n	23112 <_printf_float+0xb6>
   2346c:	2301      	movs	r3, #1
   2346e:	465a      	mov	r2, fp
   23470:	4631      	mov	r1, r6
   23472:	4628      	mov	r0, r5
   23474:	47b8      	blx	r7
   23476:	3001      	adds	r0, #1
   23478:	f43f ae4b 	beq.w	23112 <_printf_float+0xb6>
   2347c:	f108 0801 	add.w	r8, r8, #1
   23480:	45d0      	cmp	r8, sl
   23482:	dbf3      	blt.n	2346c <_printf_float+0x410>
   23484:	464b      	mov	r3, r9
   23486:	f104 0250 	add.w	r2, r4, #80	; 0x50
   2348a:	e6e0      	b.n	2324e <_printf_float+0x1f2>
   2348c:	f04f 0800 	mov.w	r8, #0
   23490:	f104 0b1a 	add.w	fp, r4, #26
   23494:	e7f4      	b.n	23480 <_printf_float+0x424>
   23496:	2301      	movs	r3, #1
   23498:	4642      	mov	r2, r8
   2349a:	e7e1      	b.n	23460 <_printf_float+0x404>
   2349c:	2301      	movs	r3, #1
   2349e:	464a      	mov	r2, r9
   234a0:	4631      	mov	r1, r6
   234a2:	4628      	mov	r0, r5
   234a4:	47b8      	blx	r7
   234a6:	3001      	adds	r0, #1
   234a8:	f43f ae33 	beq.w	23112 <_printf_float+0xb6>
   234ac:	f108 0801 	add.w	r8, r8, #1
   234b0:	68e3      	ldr	r3, [r4, #12]
   234b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
   234b4:	1a5b      	subs	r3, r3, r1
   234b6:	4543      	cmp	r3, r8
   234b8:	dcf0      	bgt.n	2349c <_printf_float+0x440>
   234ba:	e6fd      	b.n	232b8 <_printf_float+0x25c>
   234bc:	f04f 0800 	mov.w	r8, #0
   234c0:	f104 0919 	add.w	r9, r4, #25
   234c4:	e7f4      	b.n	234b0 <_printf_float+0x454>
   234c6:	bf00      	nop

000234c8 <_printf_i>:
   234c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   234cc:	7e0f      	ldrb	r7, [r1, #24]
   234ce:	4691      	mov	r9, r2
   234d0:	4680      	mov	r8, r0
   234d2:	460c      	mov	r4, r1
   234d4:	2f78      	cmp	r7, #120	; 0x78
   234d6:	469a      	mov	sl, r3
   234d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   234da:	f101 0243 	add.w	r2, r1, #67	; 0x43
   234de:	d807      	bhi.n	234f0 <_printf_i+0x28>
   234e0:	2f62      	cmp	r7, #98	; 0x62
   234e2:	d80a      	bhi.n	234fa <_printf_i+0x32>
   234e4:	2f00      	cmp	r7, #0
   234e6:	f000 80e0 	beq.w	236aa <_printf_i+0x1e2>
   234ea:	2f58      	cmp	r7, #88	; 0x58
   234ec:	f000 80bb 	beq.w	23666 <_printf_i+0x19e>
   234f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
   234f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
   234f8:	e03a      	b.n	23570 <_printf_i+0xa8>
   234fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
   234fe:	2b15      	cmp	r3, #21
   23500:	d8f6      	bhi.n	234f0 <_printf_i+0x28>
   23502:	a101      	add	r1, pc, #4	; (adr r1, 23508 <_printf_i+0x40>)
   23504:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   23508:	00023561 	.word	0x00023561
   2350c:	00023575 	.word	0x00023575
   23510:	000234f1 	.word	0x000234f1
   23514:	000234f1 	.word	0x000234f1
   23518:	000234f1 	.word	0x000234f1
   2351c:	000234f1 	.word	0x000234f1
   23520:	00023575 	.word	0x00023575
   23524:	000234f1 	.word	0x000234f1
   23528:	000234f1 	.word	0x000234f1
   2352c:	000234f1 	.word	0x000234f1
   23530:	000234f1 	.word	0x000234f1
   23534:	00023691 	.word	0x00023691
   23538:	00023605 	.word	0x00023605
   2353c:	00023647 	.word	0x00023647
   23540:	000234f1 	.word	0x000234f1
   23544:	000234f1 	.word	0x000234f1
   23548:	000236b3 	.word	0x000236b3
   2354c:	000234f1 	.word	0x000234f1
   23550:	00023605 	.word	0x00023605
   23554:	000234f1 	.word	0x000234f1
   23558:	000234f1 	.word	0x000234f1
   2355c:	0002364f 	.word	0x0002364f
   23560:	682b      	ldr	r3, [r5, #0]
   23562:	f104 0642 	add.w	r6, r4, #66	; 0x42
   23566:	1d1a      	adds	r2, r3, #4
   23568:	681b      	ldr	r3, [r3, #0]
   2356a:	602a      	str	r2, [r5, #0]
   2356c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   23570:	2301      	movs	r3, #1
   23572:	e0ab      	b.n	236cc <_printf_i+0x204>
   23574:	6823      	ldr	r3, [r4, #0]
   23576:	6829      	ldr	r1, [r5, #0]
   23578:	061f      	lsls	r7, r3, #24
   2357a:	f101 0004 	add.w	r0, r1, #4
   2357e:	6028      	str	r0, [r5, #0]
   23580:	d501      	bpl.n	23586 <_printf_i+0xbe>
   23582:	680d      	ldr	r5, [r1, #0]
   23584:	e003      	b.n	2358e <_printf_i+0xc6>
   23586:	065e      	lsls	r6, r3, #25
   23588:	d5fb      	bpl.n	23582 <_printf_i+0xba>
   2358a:	f9b1 5000 	ldrsh.w	r5, [r1]
   2358e:	2d00      	cmp	r5, #0
   23590:	6861      	ldr	r1, [r4, #4]
   23592:	da7a      	bge.n	2368a <_printf_i+0x1c2>
   23594:	202d      	movs	r0, #45	; 0x2d
   23596:	2900      	cmp	r1, #0
   23598:	60a1      	str	r1, [r4, #8]
   2359a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
   2359e:	da2d      	bge.n	235fc <_printf_i+0x134>
   235a0:	426d      	negs	r5, r5
   235a2:	485e      	ldr	r0, [pc, #376]	; (2371c <_printf_i+0x254>)
   235a4:	230a      	movs	r3, #10
   235a6:	4616      	mov	r6, r2
   235a8:	fbb5 f1f3 	udiv	r1, r5, r3
   235ac:	fb03 5711 	mls	r7, r3, r1, r5
   235b0:	5dc7      	ldrb	r7, [r0, r7]
   235b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
   235b6:	462f      	mov	r7, r5
   235b8:	460d      	mov	r5, r1
   235ba:	42bb      	cmp	r3, r7
   235bc:	d9f4      	bls.n	235a8 <_printf_i+0xe0>
   235be:	2b08      	cmp	r3, #8
   235c0:	d10b      	bne.n	235da <_printf_i+0x112>
   235c2:	6823      	ldr	r3, [r4, #0]
   235c4:	07df      	lsls	r7, r3, #31
   235c6:	d508      	bpl.n	235da <_printf_i+0x112>
   235c8:	6923      	ldr	r3, [r4, #16]
   235ca:	6861      	ldr	r1, [r4, #4]
   235cc:	4299      	cmp	r1, r3
   235ce:	bfde      	ittt	le
   235d0:	2330      	movle	r3, #48	; 0x30
   235d2:	f806 3c01 	strble.w	r3, [r6, #-1]
   235d6:	f106 36ff 	addle.w	r6, r6, #4294967295
   235da:	1b92      	subs	r2, r2, r6
   235dc:	6122      	str	r2, [r4, #16]
   235de:	464b      	mov	r3, r9
   235e0:	aa03      	add	r2, sp, #12
   235e2:	4621      	mov	r1, r4
   235e4:	4640      	mov	r0, r8
   235e6:	f8cd a000 	str.w	sl, [sp]
   235ea:	f006 f9d2 	bl	29992 <_printf_common>
   235ee:	3001      	adds	r0, #1
   235f0:	d171      	bne.n	236d6 <_printf_i+0x20e>
   235f2:	f04f 30ff 	mov.w	r0, #4294967295
   235f6:	b004      	add	sp, #16
   235f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   235fc:	f023 0304 	bic.w	r3, r3, #4
   23600:	6023      	str	r3, [r4, #0]
   23602:	e7cd      	b.n	235a0 <_printf_i+0xd8>
   23604:	682b      	ldr	r3, [r5, #0]
   23606:	6820      	ldr	r0, [r4, #0]
   23608:	1d19      	adds	r1, r3, #4
   2360a:	6029      	str	r1, [r5, #0]
   2360c:	0605      	lsls	r5, r0, #24
   2360e:	d501      	bpl.n	23614 <_printf_i+0x14c>
   23610:	681d      	ldr	r5, [r3, #0]
   23612:	e002      	b.n	2361a <_printf_i+0x152>
   23614:	0641      	lsls	r1, r0, #25
   23616:	d5fb      	bpl.n	23610 <_printf_i+0x148>
   23618:	881d      	ldrh	r5, [r3, #0]
   2361a:	2f6f      	cmp	r7, #111	; 0x6f
   2361c:	483f      	ldr	r0, [pc, #252]	; (2371c <_printf_i+0x254>)
   2361e:	bf14      	ite	ne
   23620:	230a      	movne	r3, #10
   23622:	2308      	moveq	r3, #8
   23624:	2100      	movs	r1, #0
   23626:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   2362a:	6866      	ldr	r6, [r4, #4]
   2362c:	2e00      	cmp	r6, #0
   2362e:	60a6      	str	r6, [r4, #8]
   23630:	dbb9      	blt.n	235a6 <_printf_i+0xde>
   23632:	6821      	ldr	r1, [r4, #0]
   23634:	f021 0104 	bic.w	r1, r1, #4
   23638:	6021      	str	r1, [r4, #0]
   2363a:	2d00      	cmp	r5, #0
   2363c:	d1b3      	bne.n	235a6 <_printf_i+0xde>
   2363e:	2e00      	cmp	r6, #0
   23640:	d1b1      	bne.n	235a6 <_printf_i+0xde>
   23642:	4616      	mov	r6, r2
   23644:	e7bb      	b.n	235be <_printf_i+0xf6>
   23646:	6823      	ldr	r3, [r4, #0]
   23648:	f043 0320 	orr.w	r3, r3, #32
   2364c:	6023      	str	r3, [r4, #0]
   2364e:	2778      	movs	r7, #120	; 0x78
   23650:	4833      	ldr	r0, [pc, #204]	; (23720 <_printf_i+0x258>)
   23652:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
   23656:	6829      	ldr	r1, [r5, #0]
   23658:	6823      	ldr	r3, [r4, #0]
   2365a:	1d0e      	adds	r6, r1, #4
   2365c:	602e      	str	r6, [r5, #0]
   2365e:	061e      	lsls	r6, r3, #24
   23660:	d503      	bpl.n	2366a <_printf_i+0x1a2>
   23662:	680d      	ldr	r5, [r1, #0]
   23664:	e004      	b.n	23670 <_printf_i+0x1a8>
   23666:	482d      	ldr	r0, [pc, #180]	; (2371c <_printf_i+0x254>)
   23668:	e7f3      	b.n	23652 <_printf_i+0x18a>
   2366a:	065d      	lsls	r5, r3, #25
   2366c:	d5f9      	bpl.n	23662 <_printf_i+0x19a>
   2366e:	880d      	ldrh	r5, [r1, #0]
   23670:	07d9      	lsls	r1, r3, #31
   23672:	bf44      	itt	mi
   23674:	f043 0320 	orrmi.w	r3, r3, #32
   23678:	6023      	strmi	r3, [r4, #0]
   2367a:	b10d      	cbz	r5, 23680 <_printf_i+0x1b8>
   2367c:	2310      	movs	r3, #16
   2367e:	e7d1      	b.n	23624 <_printf_i+0x15c>
   23680:	6823      	ldr	r3, [r4, #0]
   23682:	f023 0320 	bic.w	r3, r3, #32
   23686:	6023      	str	r3, [r4, #0]
   23688:	e7f8      	b.n	2367c <_printf_i+0x1b4>
   2368a:	4824      	ldr	r0, [pc, #144]	; (2371c <_printf_i+0x254>)
   2368c:	230a      	movs	r3, #10
   2368e:	e7cc      	b.n	2362a <_printf_i+0x162>
   23690:	682b      	ldr	r3, [r5, #0]
   23692:	6826      	ldr	r6, [r4, #0]
   23694:	1d18      	adds	r0, r3, #4
   23696:	6961      	ldr	r1, [r4, #20]
   23698:	6028      	str	r0, [r5, #0]
   2369a:	0635      	lsls	r5, r6, #24
   2369c:	681b      	ldr	r3, [r3, #0]
   2369e:	d501      	bpl.n	236a4 <_printf_i+0x1dc>
   236a0:	6019      	str	r1, [r3, #0]
   236a2:	e002      	b.n	236aa <_printf_i+0x1e2>
   236a4:	0670      	lsls	r0, r6, #25
   236a6:	d5fb      	bpl.n	236a0 <_printf_i+0x1d8>
   236a8:	8019      	strh	r1, [r3, #0]
   236aa:	2300      	movs	r3, #0
   236ac:	4616      	mov	r6, r2
   236ae:	6123      	str	r3, [r4, #16]
   236b0:	e795      	b.n	235de <_printf_i+0x116>
   236b2:	682b      	ldr	r3, [r5, #0]
   236b4:	2100      	movs	r1, #0
   236b6:	1d1a      	adds	r2, r3, #4
   236b8:	602a      	str	r2, [r5, #0]
   236ba:	681e      	ldr	r6, [r3, #0]
   236bc:	6862      	ldr	r2, [r4, #4]
   236be:	4630      	mov	r0, r6
   236c0:	f006 fad4 	bl	29c6c <memchr>
   236c4:	b108      	cbz	r0, 236ca <_printf_i+0x202>
   236c6:	1b80      	subs	r0, r0, r6
   236c8:	6060      	str	r0, [r4, #4]
   236ca:	6863      	ldr	r3, [r4, #4]
   236cc:	6123      	str	r3, [r4, #16]
   236ce:	2300      	movs	r3, #0
   236d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   236d4:	e783      	b.n	235de <_printf_i+0x116>
   236d6:	6923      	ldr	r3, [r4, #16]
   236d8:	4632      	mov	r2, r6
   236da:	4649      	mov	r1, r9
   236dc:	4640      	mov	r0, r8
   236de:	47d0      	blx	sl
   236e0:	3001      	adds	r0, #1
   236e2:	d086      	beq.n	235f2 <_printf_i+0x12a>
   236e4:	6823      	ldr	r3, [r4, #0]
   236e6:	079b      	lsls	r3, r3, #30
   236e8:	d414      	bmi.n	23714 <_printf_i+0x24c>
   236ea:	68e0      	ldr	r0, [r4, #12]
   236ec:	9b03      	ldr	r3, [sp, #12]
   236ee:	4298      	cmp	r0, r3
   236f0:	bfb8      	it	lt
   236f2:	4618      	movlt	r0, r3
   236f4:	e77f      	b.n	235f6 <_printf_i+0x12e>
   236f6:	2301      	movs	r3, #1
   236f8:	4632      	mov	r2, r6
   236fa:	4649      	mov	r1, r9
   236fc:	4640      	mov	r0, r8
   236fe:	47d0      	blx	sl
   23700:	3001      	adds	r0, #1
   23702:	f43f af76 	beq.w	235f2 <_printf_i+0x12a>
   23706:	3501      	adds	r5, #1
   23708:	68e3      	ldr	r3, [r4, #12]
   2370a:	9903      	ldr	r1, [sp, #12]
   2370c:	1a5b      	subs	r3, r3, r1
   2370e:	42ab      	cmp	r3, r5
   23710:	dcf1      	bgt.n	236f6 <_printf_i+0x22e>
   23712:	e7ea      	b.n	236ea <_printf_i+0x222>
   23714:	2500      	movs	r5, #0
   23716:	f104 0619 	add.w	r6, r4, #25
   2371a:	e7f5      	b.n	23708 <_printf_i+0x240>
   2371c:	0003108b 	.word	0x0003108b
   23720:	0003109c 	.word	0x0003109c

00023724 <iprintf>:
   23724:	b40f      	push	{r0, r1, r2, r3}
   23726:	4b0a      	ldr	r3, [pc, #40]	; (23750 <iprintf+0x2c>)
   23728:	b513      	push	{r0, r1, r4, lr}
   2372a:	681c      	ldr	r4, [r3, #0]
   2372c:	b124      	cbz	r4, 23738 <iprintf+0x14>
   2372e:	69a3      	ldr	r3, [r4, #24]
   23730:	b913      	cbnz	r3, 23738 <iprintf+0x14>
   23732:	4620      	mov	r0, r4
   23734:	f000 f87e 	bl	23834 <__sinit>
   23738:	ab05      	add	r3, sp, #20
   2373a:	9a04      	ldr	r2, [sp, #16]
   2373c:	68a1      	ldr	r1, [r4, #8]
   2373e:	4620      	mov	r0, r4
   23740:	9301      	str	r3, [sp, #4]
   23742:	f000 fc35 	bl	23fb0 <_vfiprintf_r>
   23746:	b002      	add	sp, #8
   23748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   2374c:	b004      	add	sp, #16
   2374e:	4770      	bx	lr
   23750:	20008744 	.word	0x20008744

00023754 <_sbrk_r>:
   23754:	b538      	push	{r3, r4, r5, lr}
   23756:	2300      	movs	r3, #0
   23758:	4d05      	ldr	r5, [pc, #20]	; (23770 <_sbrk_r+0x1c>)
   2375a:	4604      	mov	r4, r0
   2375c:	4608      	mov	r0, r1
   2375e:	602b      	str	r3, [r5, #0]
   23760:	f7ed fc3a 	bl	10fd8 <_sbrk>
   23764:	1c43      	adds	r3, r0, #1
   23766:	d102      	bne.n	2376e <_sbrk_r+0x1a>
   23768:	682b      	ldr	r3, [r5, #0]
   2376a:	b103      	cbz	r3, 2376e <_sbrk_r+0x1a>
   2376c:	6023      	str	r3, [r4, #0]
   2376e:	bd38      	pop	{r3, r4, r5, pc}
   23770:	20021564 	.word	0x20021564

00023774 <__assert_func>:
   23774:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   23776:	4614      	mov	r4, r2
   23778:	461a      	mov	r2, r3
   2377a:	4b09      	ldr	r3, [pc, #36]	; (237a0 <__assert_func+0x2c>)
   2377c:	4605      	mov	r5, r0
   2377e:	681b      	ldr	r3, [r3, #0]
   23780:	68d8      	ldr	r0, [r3, #12]
   23782:	b954      	cbnz	r4, 2379a <__assert_func+0x26>
   23784:	4b07      	ldr	r3, [pc, #28]	; (237a4 <__assert_func+0x30>)
   23786:	461c      	mov	r4, r3
   23788:	9100      	str	r1, [sp, #0]
   2378a:	4907      	ldr	r1, [pc, #28]	; (237a8 <__assert_func+0x34>)
   2378c:	e9cd 3401 	strd	r3, r4, [sp, #4]
   23790:	462b      	mov	r3, r5
   23792:	f000 f8cd 	bl	23930 <fiprintf>
   23796:	f006 fb4b 	bl	29e30 <abort>
   2379a:	4b04      	ldr	r3, [pc, #16]	; (237ac <__assert_func+0x38>)
   2379c:	e7f4      	b.n	23788 <__assert_func+0x14>
   2379e:	bf00      	nop
   237a0:	20008744 	.word	0x20008744
   237a4:	0002f2c2 	.word	0x0002f2c2
   237a8:	000310ba 	.word	0x000310ba
   237ac:	000310ad 	.word	0x000310ad

000237b0 <std>:
   237b0:	2300      	movs	r3, #0
   237b2:	b510      	push	{r4, lr}
   237b4:	4604      	mov	r4, r0
   237b6:	6083      	str	r3, [r0, #8]
   237b8:	8181      	strh	r1, [r0, #12]
   237ba:	4619      	mov	r1, r3
   237bc:	6643      	str	r3, [r0, #100]	; 0x64
   237be:	81c2      	strh	r2, [r0, #14]
   237c0:	2208      	movs	r2, #8
   237c2:	6183      	str	r3, [r0, #24]
   237c4:	e9c0 3300 	strd	r3, r3, [r0]
   237c8:	e9c0 3304 	strd	r3, r3, [r0, #16]
   237cc:	305c      	adds	r0, #92	; 0x5c
   237ce:	f006 f82a 	bl	29826 <memset>
   237d2:	4b05      	ldr	r3, [pc, #20]	; (237e8 <std+0x38>)
   237d4:	6224      	str	r4, [r4, #32]
   237d6:	6263      	str	r3, [r4, #36]	; 0x24
   237d8:	4b04      	ldr	r3, [pc, #16]	; (237ec <std+0x3c>)
   237da:	62a3      	str	r3, [r4, #40]	; 0x28
   237dc:	4b04      	ldr	r3, [pc, #16]	; (237f0 <std+0x40>)
   237de:	62e3      	str	r3, [r4, #44]	; 0x2c
   237e0:	4b04      	ldr	r3, [pc, #16]	; (237f4 <std+0x44>)
   237e2:	6323      	str	r3, [r4, #48]	; 0x30
   237e4:	bd10      	pop	{r4, pc}
   237e6:	bf00      	nop
   237e8:	00029dab 	.word	0x00029dab
   237ec:	00029dcd 	.word	0x00029dcd
   237f0:	00029e05 	.word	0x00029e05
   237f4:	00029e29 	.word	0x00029e29

000237f8 <_cleanup_r>:
   237f8:	4901      	ldr	r1, [pc, #4]	; (23800 <_cleanup_r+0x8>)
   237fa:	f006 ba18 	b.w	29c2e <_fwalk_reent>
   237fe:	bf00      	nop
   23800:	000243c9 	.word	0x000243c9

00023804 <__sfp_lock_acquire>:
   23804:	4801      	ldr	r0, [pc, #4]	; (2380c <__sfp_lock_acquire+0x8>)
   23806:	f7ed bc2b 	b.w	11060 <__retarget_lock_acquire_recursive>
   2380a:	bf00      	nop
   2380c:	20008a94 	.word	0x20008a94

00023810 <__sfp_lock_release>:
   23810:	4801      	ldr	r0, [pc, #4]	; (23818 <__sfp_lock_release+0x8>)
   23812:	f7ed bc41 	b.w	11098 <__retarget_lock_release_recursive>
   23816:	bf00      	nop
   23818:	20008a94 	.word	0x20008a94

0002381c <__sinit_lock_acquire>:
   2381c:	4801      	ldr	r0, [pc, #4]	; (23824 <__sinit_lock_acquire+0x8>)
   2381e:	f7ed bc1f 	b.w	11060 <__retarget_lock_acquire_recursive>
   23822:	bf00      	nop
   23824:	20008aa8 	.word	0x20008aa8

00023828 <__sinit_lock_release>:
   23828:	4801      	ldr	r0, [pc, #4]	; (23830 <__sinit_lock_release+0x8>)
   2382a:	f7ed bc35 	b.w	11098 <__retarget_lock_release_recursive>
   2382e:	bf00      	nop
   23830:	20008aa8 	.word	0x20008aa8

00023834 <__sinit>:
   23834:	b510      	push	{r4, lr}
   23836:	4604      	mov	r4, r0
   23838:	f7ff fff0 	bl	2381c <__sinit_lock_acquire>
   2383c:	69a3      	ldr	r3, [r4, #24]
   2383e:	b11b      	cbz	r3, 23848 <__sinit+0x14>
   23840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   23844:	f7ff bff0 	b.w	23828 <__sinit_lock_release>
   23848:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
   2384c:	6523      	str	r3, [r4, #80]	; 0x50
   2384e:	4620      	mov	r0, r4
   23850:	4b12      	ldr	r3, [pc, #72]	; (2389c <__sinit+0x68>)
   23852:	4a13      	ldr	r2, [pc, #76]	; (238a0 <__sinit+0x6c>)
   23854:	681b      	ldr	r3, [r3, #0]
   23856:	62a2      	str	r2, [r4, #40]	; 0x28
   23858:	42a3      	cmp	r3, r4
   2385a:	bf04      	itt	eq
   2385c:	2301      	moveq	r3, #1
   2385e:	61a3      	streq	r3, [r4, #24]
   23860:	f000 f820 	bl	238a4 <__sfp>
   23864:	6060      	str	r0, [r4, #4]
   23866:	4620      	mov	r0, r4
   23868:	f000 f81c 	bl	238a4 <__sfp>
   2386c:	60a0      	str	r0, [r4, #8]
   2386e:	4620      	mov	r0, r4
   23870:	f000 f818 	bl	238a4 <__sfp>
   23874:	2200      	movs	r2, #0
   23876:	2104      	movs	r1, #4
   23878:	60e0      	str	r0, [r4, #12]
   2387a:	6860      	ldr	r0, [r4, #4]
   2387c:	f7ff ff98 	bl	237b0 <std>
   23880:	2201      	movs	r2, #1
   23882:	2109      	movs	r1, #9
   23884:	68a0      	ldr	r0, [r4, #8]
   23886:	f7ff ff93 	bl	237b0 <std>
   2388a:	2202      	movs	r2, #2
   2388c:	2112      	movs	r1, #18
   2388e:	68e0      	ldr	r0, [r4, #12]
   23890:	f7ff ff8e 	bl	237b0 <std>
   23894:	2301      	movs	r3, #1
   23896:	61a3      	str	r3, [r4, #24]
   23898:	e7d2      	b.n	23840 <__sinit+0xc>
   2389a:	bf00      	nop
   2389c:	0002b5b4 	.word	0x0002b5b4
   238a0:	000237f9 	.word	0x000237f9

000238a4 <__sfp>:
   238a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   238a6:	4607      	mov	r7, r0
   238a8:	f7ff ffac 	bl	23804 <__sfp_lock_acquire>
   238ac:	4b1e      	ldr	r3, [pc, #120]	; (23928 <__sfp+0x84>)
   238ae:	681e      	ldr	r6, [r3, #0]
   238b0:	69b3      	ldr	r3, [r6, #24]
   238b2:	b913      	cbnz	r3, 238ba <__sfp+0x16>
   238b4:	4630      	mov	r0, r6
   238b6:	f7ff ffbd 	bl	23834 <__sinit>
   238ba:	3648      	adds	r6, #72	; 0x48
   238bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
   238c0:	3b01      	subs	r3, #1
   238c2:	d503      	bpl.n	238cc <__sfp+0x28>
   238c4:	6833      	ldr	r3, [r6, #0]
   238c6:	b30b      	cbz	r3, 2390c <__sfp+0x68>
   238c8:	6836      	ldr	r6, [r6, #0]
   238ca:	e7f7      	b.n	238bc <__sfp+0x18>
   238cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   238d0:	b9d5      	cbnz	r5, 23908 <__sfp+0x64>
   238d2:	4b16      	ldr	r3, [pc, #88]	; (2392c <__sfp+0x88>)
   238d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
   238d8:	6665      	str	r5, [r4, #100]	; 0x64
   238da:	60e3      	str	r3, [r4, #12]
   238dc:	f7ed fb90 	bl	11000 <__retarget_lock_init_recursive>
   238e0:	f7ff ff96 	bl	23810 <__sfp_lock_release>
   238e4:	2208      	movs	r2, #8
   238e6:	4629      	mov	r1, r5
   238e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   238ec:	6025      	str	r5, [r4, #0]
   238ee:	61a5      	str	r5, [r4, #24]
   238f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
   238f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
   238f8:	f005 ff95 	bl	29826 <memset>
   238fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
   23900:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
   23904:	4620      	mov	r0, r4
   23906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   23908:	3468      	adds	r4, #104	; 0x68
   2390a:	e7d9      	b.n	238c0 <__sfp+0x1c>
   2390c:	2104      	movs	r1, #4
   2390e:	4638      	mov	r0, r7
   23910:	f006 f977 	bl	29c02 <__sfmoreglue>
   23914:	4604      	mov	r4, r0
   23916:	6030      	str	r0, [r6, #0]
   23918:	2800      	cmp	r0, #0
   2391a:	d1d5      	bne.n	238c8 <__sfp+0x24>
   2391c:	f7ff ff78 	bl	23810 <__sfp_lock_release>
   23920:	230c      	movs	r3, #12
   23922:	603b      	str	r3, [r7, #0]
   23924:	e7ee      	b.n	23904 <__sfp+0x60>
   23926:	bf00      	nop
   23928:	0002b5b4 	.word	0x0002b5b4
   2392c:	ffff0001 	.word	0xffff0001

00023930 <fiprintf>:
   23930:	b40e      	push	{r1, r2, r3}
   23932:	b503      	push	{r0, r1, lr}
   23934:	ab03      	add	r3, sp, #12
   23936:	4601      	mov	r1, r0
   23938:	4805      	ldr	r0, [pc, #20]	; (23950 <fiprintf+0x20>)
   2393a:	f853 2b04 	ldr.w	r2, [r3], #4
   2393e:	6800      	ldr	r0, [r0, #0]
   23940:	9301      	str	r3, [sp, #4]
   23942:	f000 fb35 	bl	23fb0 <_vfiprintf_r>
   23946:	b002      	add	sp, #8
   23948:	f85d eb04 	ldr.w	lr, [sp], #4
   2394c:	b003      	add	sp, #12
   2394e:	4770      	bx	lr
   23950:	20008744 	.word	0x20008744

00023954 <_localeconv_r>:
   23954:	4800      	ldr	r0, [pc, #0]	; (23958 <_localeconv_r+0x4>)
   23956:	4770      	bx	lr
   23958:	20008898 	.word	0x20008898

0002395c <__malloc_lock>:
   2395c:	4801      	ldr	r0, [pc, #4]	; (23964 <__malloc_lock+0x8>)
   2395e:	f7ed bb7f 	b.w	11060 <__retarget_lock_acquire_recursive>
   23962:	bf00      	nop
   23964:	20008a80 	.word	0x20008a80

00023968 <__malloc_unlock>:
   23968:	4801      	ldr	r0, [pc, #4]	; (23970 <__malloc_unlock+0x8>)
   2396a:	f7ed bb95 	b.w	11098 <__retarget_lock_release_recursive>
   2396e:	bf00      	nop
   23970:	20008a80 	.word	0x20008a80

00023974 <_Balloc>:
   23974:	b570      	push	{r4, r5, r6, lr}
   23976:	6a46      	ldr	r6, [r0, #36]	; 0x24
   23978:	4604      	mov	r4, r0
   2397a:	460d      	mov	r5, r1
   2397c:	b976      	cbnz	r6, 2399c <_Balloc+0x28>
   2397e:	2010      	movs	r0, #16
   23980:	f7ff fac0 	bl	22f04 <malloc>
   23984:	4602      	mov	r2, r0
   23986:	6260      	str	r0, [r4, #36]	; 0x24
   23988:	b920      	cbnz	r0, 23994 <_Balloc+0x20>
   2398a:	4b18      	ldr	r3, [pc, #96]	; (239ec <_Balloc+0x78>)
   2398c:	2166      	movs	r1, #102	; 0x66
   2398e:	4818      	ldr	r0, [pc, #96]	; (239f0 <_Balloc+0x7c>)
   23990:	f7ff fef0 	bl	23774 <__assert_func>
   23994:	e9c0 6601 	strd	r6, r6, [r0, #4]
   23998:	6006      	str	r6, [r0, #0]
   2399a:	60c6      	str	r6, [r0, #12]
   2399c:	6a66      	ldr	r6, [r4, #36]	; 0x24
   2399e:	68f3      	ldr	r3, [r6, #12]
   239a0:	b183      	cbz	r3, 239c4 <_Balloc+0x50>
   239a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   239a4:	68db      	ldr	r3, [r3, #12]
   239a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   239aa:	b9b8      	cbnz	r0, 239dc <_Balloc+0x68>
   239ac:	2101      	movs	r1, #1
   239ae:	4620      	mov	r0, r4
   239b0:	fa01 f605 	lsl.w	r6, r1, r5
   239b4:	1d72      	adds	r2, r6, #5
   239b6:	0092      	lsls	r2, r2, #2
   239b8:	f005 ff3d 	bl	29836 <_calloc_r>
   239bc:	b160      	cbz	r0, 239d8 <_Balloc+0x64>
   239be:	e9c0 5601 	strd	r5, r6, [r0, #4]
   239c2:	e00e      	b.n	239e2 <_Balloc+0x6e>
   239c4:	2221      	movs	r2, #33	; 0x21
   239c6:	2104      	movs	r1, #4
   239c8:	4620      	mov	r0, r4
   239ca:	f005 ff34 	bl	29836 <_calloc_r>
   239ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
   239d0:	60f0      	str	r0, [r6, #12]
   239d2:	68db      	ldr	r3, [r3, #12]
   239d4:	2b00      	cmp	r3, #0
   239d6:	d1e4      	bne.n	239a2 <_Balloc+0x2e>
   239d8:	2000      	movs	r0, #0
   239da:	bd70      	pop	{r4, r5, r6, pc}
   239dc:	6802      	ldr	r2, [r0, #0]
   239de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   239e2:	2300      	movs	r3, #0
   239e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
   239e8:	e7f7      	b.n	239da <_Balloc+0x66>
   239ea:	bf00      	nop
   239ec:	000310f6 	.word	0x000310f6
   239f0:	00031192 	.word	0x00031192

000239f4 <_Bfree>:
   239f4:	b570      	push	{r4, r5, r6, lr}
   239f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
   239f8:	4605      	mov	r5, r0
   239fa:	460c      	mov	r4, r1
   239fc:	b976      	cbnz	r6, 23a1c <_Bfree+0x28>
   239fe:	2010      	movs	r0, #16
   23a00:	f7ff fa80 	bl	22f04 <malloc>
   23a04:	4602      	mov	r2, r0
   23a06:	6268      	str	r0, [r5, #36]	; 0x24
   23a08:	b920      	cbnz	r0, 23a14 <_Bfree+0x20>
   23a0a:	4b09      	ldr	r3, [pc, #36]	; (23a30 <_Bfree+0x3c>)
   23a0c:	218a      	movs	r1, #138	; 0x8a
   23a0e:	4809      	ldr	r0, [pc, #36]	; (23a34 <_Bfree+0x40>)
   23a10:	f7ff feb0 	bl	23774 <__assert_func>
   23a14:	e9c0 6601 	strd	r6, r6, [r0, #4]
   23a18:	6006      	str	r6, [r0, #0]
   23a1a:	60c6      	str	r6, [r0, #12]
   23a1c:	b13c      	cbz	r4, 23a2e <_Bfree+0x3a>
   23a1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   23a20:	6862      	ldr	r2, [r4, #4]
   23a22:	68db      	ldr	r3, [r3, #12]
   23a24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   23a28:	6021      	str	r1, [r4, #0]
   23a2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   23a2e:	bd70      	pop	{r4, r5, r6, pc}
   23a30:	000310f6 	.word	0x000310f6
   23a34:	00031192 	.word	0x00031192

00023a38 <__multadd>:
   23a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   23a3c:	f101 0c14 	add.w	ip, r1, #20
   23a40:	4607      	mov	r7, r0
   23a42:	460c      	mov	r4, r1
   23a44:	461e      	mov	r6, r3
   23a46:	690d      	ldr	r5, [r1, #16]
   23a48:	2000      	movs	r0, #0
   23a4a:	f8dc 3000 	ldr.w	r3, [ip]
   23a4e:	3001      	adds	r0, #1
   23a50:	b299      	uxth	r1, r3
   23a52:	4285      	cmp	r5, r0
   23a54:	fb02 6101 	mla	r1, r2, r1, r6
   23a58:	ea4f 4613 	mov.w	r6, r3, lsr #16
   23a5c:	ea4f 4311 	mov.w	r3, r1, lsr #16
   23a60:	b289      	uxth	r1, r1
   23a62:	fb02 3306 	mla	r3, r2, r6, r3
   23a66:	eb01 4103 	add.w	r1, r1, r3, lsl #16
   23a6a:	ea4f 4613 	mov.w	r6, r3, lsr #16
   23a6e:	f84c 1b04 	str.w	r1, [ip], #4
   23a72:	dcea      	bgt.n	23a4a <__multadd+0x12>
   23a74:	b30e      	cbz	r6, 23aba <__multadd+0x82>
   23a76:	68a3      	ldr	r3, [r4, #8]
   23a78:	42ab      	cmp	r3, r5
   23a7a:	dc19      	bgt.n	23ab0 <__multadd+0x78>
   23a7c:	6861      	ldr	r1, [r4, #4]
   23a7e:	4638      	mov	r0, r7
   23a80:	3101      	adds	r1, #1
   23a82:	f7ff ff77 	bl	23974 <_Balloc>
   23a86:	4680      	mov	r8, r0
   23a88:	b928      	cbnz	r0, 23a96 <__multadd+0x5e>
   23a8a:	4602      	mov	r2, r0
   23a8c:	4b0c      	ldr	r3, [pc, #48]	; (23ac0 <__multadd+0x88>)
   23a8e:	21b5      	movs	r1, #181	; 0xb5
   23a90:	480c      	ldr	r0, [pc, #48]	; (23ac4 <__multadd+0x8c>)
   23a92:	f7ff fe6f 	bl	23774 <__assert_func>
   23a96:	6922      	ldr	r2, [r4, #16]
   23a98:	f104 010c 	add.w	r1, r4, #12
   23a9c:	300c      	adds	r0, #12
   23a9e:	3202      	adds	r2, #2
   23aa0:	0092      	lsls	r2, r2, #2
   23aa2:	f005 fe86 	bl	297b2 <memcpy>
   23aa6:	4621      	mov	r1, r4
   23aa8:	4644      	mov	r4, r8
   23aaa:	4638      	mov	r0, r7
   23aac:	f7ff ffa2 	bl	239f4 <_Bfree>
   23ab0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   23ab4:	3501      	adds	r5, #1
   23ab6:	615e      	str	r6, [r3, #20]
   23ab8:	6125      	str	r5, [r4, #16]
   23aba:	4620      	mov	r0, r4
   23abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   23ac0:	00031181 	.word	0x00031181
   23ac4:	00031192 	.word	0x00031192

00023ac8 <__i2b>:
   23ac8:	b510      	push	{r4, lr}
   23aca:	460c      	mov	r4, r1
   23acc:	2101      	movs	r1, #1
   23ace:	f7ff ff51 	bl	23974 <_Balloc>
   23ad2:	4602      	mov	r2, r0
   23ad4:	b928      	cbnz	r0, 23ae2 <__i2b+0x1a>
   23ad6:	4b05      	ldr	r3, [pc, #20]	; (23aec <__i2b+0x24>)
   23ad8:	f44f 71a0 	mov.w	r1, #320	; 0x140
   23adc:	4804      	ldr	r0, [pc, #16]	; (23af0 <__i2b+0x28>)
   23ade:	f7ff fe49 	bl	23774 <__assert_func>
   23ae2:	2301      	movs	r3, #1
   23ae4:	6144      	str	r4, [r0, #20]
   23ae6:	6103      	str	r3, [r0, #16]
   23ae8:	bd10      	pop	{r4, pc}
   23aea:	bf00      	nop
   23aec:	00031181 	.word	0x00031181
   23af0:	00031192 	.word	0x00031192

00023af4 <__multiply>:
   23af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23af8:	4614      	mov	r4, r2
   23afa:	690a      	ldr	r2, [r1, #16]
   23afc:	460f      	mov	r7, r1
   23afe:	b085      	sub	sp, #20
   23b00:	6923      	ldr	r3, [r4, #16]
   23b02:	429a      	cmp	r2, r3
   23b04:	bfa2      	ittt	ge
   23b06:	4623      	movge	r3, r4
   23b08:	460c      	movge	r4, r1
   23b0a:	461f      	movge	r7, r3
   23b0c:	f8d4 a010 	ldr.w	sl, [r4, #16]
   23b10:	68a3      	ldr	r3, [r4, #8]
   23b12:	f8d7 9010 	ldr.w	r9, [r7, #16]
   23b16:	6861      	ldr	r1, [r4, #4]
   23b18:	eb0a 0609 	add.w	r6, sl, r9
   23b1c:	42b3      	cmp	r3, r6
   23b1e:	bfb8      	it	lt
   23b20:	3101      	addlt	r1, #1
   23b22:	f7ff ff27 	bl	23974 <_Balloc>
   23b26:	b930      	cbnz	r0, 23b36 <__multiply+0x42>
   23b28:	4602      	mov	r2, r0
   23b2a:	4b45      	ldr	r3, [pc, #276]	; (23c40 <__multiply+0x14c>)
   23b2c:	f240 115d 	movw	r1, #349	; 0x15d
   23b30:	4844      	ldr	r0, [pc, #272]	; (23c44 <__multiply+0x150>)
   23b32:	f7ff fe1f 	bl	23774 <__assert_func>
   23b36:	f100 0514 	add.w	r5, r0, #20
   23b3a:	2200      	movs	r2, #0
   23b3c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
   23b40:	462b      	mov	r3, r5
   23b42:	4543      	cmp	r3, r8
   23b44:	d321      	bcc.n	23b8a <__multiply+0x96>
   23b46:	f107 0114 	add.w	r1, r7, #20
   23b4a:	f104 0214 	add.w	r2, r4, #20
   23b4e:	f104 0715 	add.w	r7, r4, #21
   23b52:	eb02 028a 	add.w	r2, r2, sl, lsl #2
   23b56:	eb01 0389 	add.w	r3, r1, r9, lsl #2
   23b5a:	9302      	str	r3, [sp, #8]
   23b5c:	1b13      	subs	r3, r2, r4
   23b5e:	3b15      	subs	r3, #21
   23b60:	f023 0303 	bic.w	r3, r3, #3
   23b64:	3304      	adds	r3, #4
   23b66:	42ba      	cmp	r2, r7
   23b68:	bf38      	it	cc
   23b6a:	2304      	movcc	r3, #4
   23b6c:	9301      	str	r3, [sp, #4]
   23b6e:	9b02      	ldr	r3, [sp, #8]
   23b70:	9103      	str	r1, [sp, #12]
   23b72:	428b      	cmp	r3, r1
   23b74:	d80c      	bhi.n	23b90 <__multiply+0x9c>
   23b76:	2e00      	cmp	r6, #0
   23b78:	dd03      	ble.n	23b82 <__multiply+0x8e>
   23b7a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   23b7e:	2b00      	cmp	r3, #0
   23b80:	d05b      	beq.n	23c3a <__multiply+0x146>
   23b82:	6106      	str	r6, [r0, #16]
   23b84:	b005      	add	sp, #20
   23b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23b8a:	f843 2b04 	str.w	r2, [r3], #4
   23b8e:	e7d8      	b.n	23b42 <__multiply+0x4e>
   23b90:	f8b1 a000 	ldrh.w	sl, [r1]
   23b94:	f1ba 0f00 	cmp.w	sl, #0
   23b98:	d024      	beq.n	23be4 <__multiply+0xf0>
   23b9a:	f104 0e14 	add.w	lr, r4, #20
   23b9e:	46a9      	mov	r9, r5
   23ba0:	f04f 0c00 	mov.w	ip, #0
   23ba4:	f85e 7b04 	ldr.w	r7, [lr], #4
   23ba8:	f8d9 3000 	ldr.w	r3, [r9]
   23bac:	fa1f fb87 	uxth.w	fp, r7
   23bb0:	4572      	cmp	r2, lr
   23bb2:	b29b      	uxth	r3, r3
   23bb4:	ea4f 4717 	mov.w	r7, r7, lsr #16
   23bb8:	fb0a 330b 	mla	r3, sl, fp, r3
   23bbc:	4463      	add	r3, ip
   23bbe:	f8d9 c000 	ldr.w	ip, [r9]
   23bc2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   23bc6:	fb0a c707 	mla	r7, sl, r7, ip
   23bca:	eb07 4713 	add.w	r7, r7, r3, lsr #16
   23bce:	b29b      	uxth	r3, r3
   23bd0:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   23bd4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
   23bd8:	f849 3b04 	str.w	r3, [r9], #4
   23bdc:	d8e2      	bhi.n	23ba4 <__multiply+0xb0>
   23bde:	9b01      	ldr	r3, [sp, #4]
   23be0:	f845 c003 	str.w	ip, [r5, r3]
   23be4:	9b03      	ldr	r3, [sp, #12]
   23be6:	3104      	adds	r1, #4
   23be8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   23bec:	f1b9 0f00 	cmp.w	r9, #0
   23bf0:	d021      	beq.n	23c36 <__multiply+0x142>
   23bf2:	682b      	ldr	r3, [r5, #0]
   23bf4:	f104 0c14 	add.w	ip, r4, #20
   23bf8:	46ae      	mov	lr, r5
   23bfa:	f04f 0a00 	mov.w	sl, #0
   23bfe:	f8bc b000 	ldrh.w	fp, [ip]
   23c02:	b29b      	uxth	r3, r3
   23c04:	f8be 7002 	ldrh.w	r7, [lr, #2]
   23c08:	fb09 770b 	mla	r7, r9, fp, r7
   23c0c:	4457      	add	r7, sl
   23c0e:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
   23c12:	f84e 3b04 	str.w	r3, [lr], #4
   23c16:	f85c 3b04 	ldr.w	r3, [ip], #4
   23c1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   23c1e:	f8be 3000 	ldrh.w	r3, [lr]
   23c22:	4562      	cmp	r2, ip
   23c24:	fb09 330a 	mla	r3, r9, sl, r3
   23c28:	eb03 4317 	add.w	r3, r3, r7, lsr #16
   23c2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   23c30:	d8e5      	bhi.n	23bfe <__multiply+0x10a>
   23c32:	9f01      	ldr	r7, [sp, #4]
   23c34:	51eb      	str	r3, [r5, r7]
   23c36:	3504      	adds	r5, #4
   23c38:	e799      	b.n	23b6e <__multiply+0x7a>
   23c3a:	3e01      	subs	r6, #1
   23c3c:	e79b      	b.n	23b76 <__multiply+0x82>
   23c3e:	bf00      	nop
   23c40:	00031181 	.word	0x00031181
   23c44:	00031192 	.word	0x00031192

00023c48 <__pow5mult>:
   23c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   23c4c:	4615      	mov	r5, r2
   23c4e:	f012 0203 	ands.w	r2, r2, #3
   23c52:	4607      	mov	r7, r0
   23c54:	460e      	mov	r6, r1
   23c56:	d007      	beq.n	23c68 <__pow5mult+0x20>
   23c58:	3a01      	subs	r2, #1
   23c5a:	4c25      	ldr	r4, [pc, #148]	; (23cf0 <__pow5mult+0xa8>)
   23c5c:	2300      	movs	r3, #0
   23c5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
   23c62:	f7ff fee9 	bl	23a38 <__multadd>
   23c66:	4606      	mov	r6, r0
   23c68:	10ad      	asrs	r5, r5, #2
   23c6a:	d03d      	beq.n	23ce8 <__pow5mult+0xa0>
   23c6c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
   23c6e:	b97c      	cbnz	r4, 23c90 <__pow5mult+0x48>
   23c70:	2010      	movs	r0, #16
   23c72:	f7ff f947 	bl	22f04 <malloc>
   23c76:	4602      	mov	r2, r0
   23c78:	6278      	str	r0, [r7, #36]	; 0x24
   23c7a:	b928      	cbnz	r0, 23c88 <__pow5mult+0x40>
   23c7c:	4b1d      	ldr	r3, [pc, #116]	; (23cf4 <__pow5mult+0xac>)
   23c7e:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
   23c82:	481d      	ldr	r0, [pc, #116]	; (23cf8 <__pow5mult+0xb0>)
   23c84:	f7ff fd76 	bl	23774 <__assert_func>
   23c88:	e9c0 4401 	strd	r4, r4, [r0, #4]
   23c8c:	6004      	str	r4, [r0, #0]
   23c8e:	60c4      	str	r4, [r0, #12]
   23c90:	f8d7 8024 	ldr.w	r8, [r7, #36]	; 0x24
   23c94:	f8d8 4008 	ldr.w	r4, [r8, #8]
   23c98:	b94c      	cbnz	r4, 23cae <__pow5mult+0x66>
   23c9a:	f240 2171 	movw	r1, #625	; 0x271
   23c9e:	4638      	mov	r0, r7
   23ca0:	f7ff ff12 	bl	23ac8 <__i2b>
   23ca4:	2300      	movs	r3, #0
   23ca6:	4604      	mov	r4, r0
   23ca8:	f8c8 0008 	str.w	r0, [r8, #8]
   23cac:	6003      	str	r3, [r0, #0]
   23cae:	f04f 0900 	mov.w	r9, #0
   23cb2:	07eb      	lsls	r3, r5, #31
   23cb4:	d50a      	bpl.n	23ccc <__pow5mult+0x84>
   23cb6:	4631      	mov	r1, r6
   23cb8:	4622      	mov	r2, r4
   23cba:	4638      	mov	r0, r7
   23cbc:	f7ff ff1a 	bl	23af4 <__multiply>
   23cc0:	4680      	mov	r8, r0
   23cc2:	4631      	mov	r1, r6
   23cc4:	4638      	mov	r0, r7
   23cc6:	4646      	mov	r6, r8
   23cc8:	f7ff fe94 	bl	239f4 <_Bfree>
   23ccc:	106d      	asrs	r5, r5, #1
   23cce:	d00b      	beq.n	23ce8 <__pow5mult+0xa0>
   23cd0:	6820      	ldr	r0, [r4, #0]
   23cd2:	b938      	cbnz	r0, 23ce4 <__pow5mult+0x9c>
   23cd4:	4622      	mov	r2, r4
   23cd6:	4621      	mov	r1, r4
   23cd8:	4638      	mov	r0, r7
   23cda:	f7ff ff0b 	bl	23af4 <__multiply>
   23cde:	6020      	str	r0, [r4, #0]
   23ce0:	f8c0 9000 	str.w	r9, [r0]
   23ce4:	4604      	mov	r4, r0
   23ce6:	e7e4      	b.n	23cb2 <__pow5mult+0x6a>
   23ce8:	4630      	mov	r0, r6
   23cea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   23cee:	bf00      	nop
   23cf0:	0002b618 	.word	0x0002b618
   23cf4:	000310f6 	.word	0x000310f6
   23cf8:	00031192 	.word	0x00031192

00023cfc <__lshift>:
   23cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   23d00:	460c      	mov	r4, r1
   23d02:	4607      	mov	r7, r0
   23d04:	4691      	mov	r9, r2
   23d06:	ea4f 1a62 	mov.w	sl, r2, asr #5
   23d0a:	6923      	ldr	r3, [r4, #16]
   23d0c:	6849      	ldr	r1, [r1, #4]
   23d0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
   23d12:	68a3      	ldr	r3, [r4, #8]
   23d14:	f108 0601 	add.w	r6, r8, #1
   23d18:	42b3      	cmp	r3, r6
   23d1a:	db0b      	blt.n	23d34 <__lshift+0x38>
   23d1c:	4638      	mov	r0, r7
   23d1e:	f7ff fe29 	bl	23974 <_Balloc>
   23d22:	4605      	mov	r5, r0
   23d24:	b948      	cbnz	r0, 23d3a <__lshift+0x3e>
   23d26:	4602      	mov	r2, r0
   23d28:	4b28      	ldr	r3, [pc, #160]	; (23dcc <__lshift+0xd0>)
   23d2a:	f240 11d9 	movw	r1, #473	; 0x1d9
   23d2e:	4828      	ldr	r0, [pc, #160]	; (23dd0 <__lshift+0xd4>)
   23d30:	f7ff fd20 	bl	23774 <__assert_func>
   23d34:	3101      	adds	r1, #1
   23d36:	005b      	lsls	r3, r3, #1
   23d38:	e7ee      	b.n	23d18 <__lshift+0x1c>
   23d3a:	2300      	movs	r3, #0
   23d3c:	f100 0114 	add.w	r1, r0, #20
   23d40:	f100 0210 	add.w	r2, r0, #16
   23d44:	4618      	mov	r0, r3
   23d46:	4553      	cmp	r3, sl
   23d48:	db33      	blt.n	23db2 <__lshift+0xb6>
   23d4a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   23d4e:	f104 0314 	add.w	r3, r4, #20
   23d52:	6920      	ldr	r0, [r4, #16]
   23d54:	f019 091f 	ands.w	r9, r9, #31
   23d58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   23d5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   23d60:	d02b      	beq.n	23dba <__lshift+0xbe>
   23d62:	f1c9 0e20 	rsb	lr, r9, #32
   23d66:	468a      	mov	sl, r1
   23d68:	2200      	movs	r2, #0
   23d6a:	6818      	ldr	r0, [r3, #0]
   23d6c:	fa00 f009 	lsl.w	r0, r0, r9
   23d70:	4310      	orrs	r0, r2
   23d72:	f84a 0b04 	str.w	r0, [sl], #4
   23d76:	f853 2b04 	ldr.w	r2, [r3], #4
   23d7a:	459c      	cmp	ip, r3
   23d7c:	fa22 f20e 	lsr.w	r2, r2, lr
   23d80:	d8f3      	bhi.n	23d6a <__lshift+0x6e>
   23d82:	ebac 0304 	sub.w	r3, ip, r4
   23d86:	f104 0015 	add.w	r0, r4, #21
   23d8a:	3b15      	subs	r3, #21
   23d8c:	f023 0303 	bic.w	r3, r3, #3
   23d90:	3304      	adds	r3, #4
   23d92:	4584      	cmp	ip, r0
   23d94:	bf38      	it	cc
   23d96:	2304      	movcc	r3, #4
   23d98:	50ca      	str	r2, [r1, r3]
   23d9a:	b10a      	cbz	r2, 23da0 <__lshift+0xa4>
   23d9c:	f108 0602 	add.w	r6, r8, #2
   23da0:	3e01      	subs	r6, #1
   23da2:	4638      	mov	r0, r7
   23da4:	4621      	mov	r1, r4
   23da6:	612e      	str	r6, [r5, #16]
   23da8:	f7ff fe24 	bl	239f4 <_Bfree>
   23dac:	4628      	mov	r0, r5
   23dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   23db2:	3301      	adds	r3, #1
   23db4:	f842 0f04 	str.w	r0, [r2, #4]!
   23db8:	e7c5      	b.n	23d46 <__lshift+0x4a>
   23dba:	3904      	subs	r1, #4
   23dbc:	f853 2b04 	ldr.w	r2, [r3], #4
   23dc0:	459c      	cmp	ip, r3
   23dc2:	f841 2f04 	str.w	r2, [r1, #4]!
   23dc6:	d8f9      	bhi.n	23dbc <__lshift+0xc0>
   23dc8:	e7ea      	b.n	23da0 <__lshift+0xa4>
   23dca:	bf00      	nop
   23dcc:	00031181 	.word	0x00031181
   23dd0:	00031192 	.word	0x00031192

00023dd4 <__mdiff>:
   23dd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23dd8:	4689      	mov	r9, r1
   23dda:	4606      	mov	r6, r0
   23ddc:	4611      	mov	r1, r2
   23dde:	4614      	mov	r4, r2
   23de0:	4648      	mov	r0, r9
   23de2:	f005 ffa0 	bl	29d26 <__mcmp>
   23de6:	1e05      	subs	r5, r0, #0
   23de8:	d112      	bne.n	23e10 <__mdiff+0x3c>
   23dea:	4629      	mov	r1, r5
   23dec:	4630      	mov	r0, r6
   23dee:	f7ff fdc1 	bl	23974 <_Balloc>
   23df2:	4602      	mov	r2, r0
   23df4:	b928      	cbnz	r0, 23e02 <__mdiff+0x2e>
   23df6:	4b40      	ldr	r3, [pc, #256]	; (23ef8 <__mdiff+0x124>)
   23df8:	f240 2132 	movw	r1, #562	; 0x232
   23dfc:	483f      	ldr	r0, [pc, #252]	; (23efc <__mdiff+0x128>)
   23dfe:	f7ff fcb9 	bl	23774 <__assert_func>
   23e02:	2301      	movs	r3, #1
   23e04:	e9c0 3504 	strd	r3, r5, [r0, #16]
   23e08:	4610      	mov	r0, r2
   23e0a:	b003      	add	sp, #12
   23e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23e10:	bfbc      	itt	lt
   23e12:	464b      	movlt	r3, r9
   23e14:	46a1      	movlt	r9, r4
   23e16:	4630      	mov	r0, r6
   23e18:	bfb8      	it	lt
   23e1a:	2501      	movlt	r5, #1
   23e1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
   23e20:	bfb4      	ite	lt
   23e22:	461c      	movlt	r4, r3
   23e24:	2500      	movge	r5, #0
   23e26:	f7ff fda5 	bl	23974 <_Balloc>
   23e2a:	4602      	mov	r2, r0
   23e2c:	b918      	cbnz	r0, 23e36 <__mdiff+0x62>
   23e2e:	4b32      	ldr	r3, [pc, #200]	; (23ef8 <__mdiff+0x124>)
   23e30:	f44f 7110 	mov.w	r1, #576	; 0x240
   23e34:	e7e2      	b.n	23dfc <__mdiff+0x28>
   23e36:	f8d9 7010 	ldr.w	r7, [r9, #16]
   23e3a:	f104 0e14 	add.w	lr, r4, #20
   23e3e:	6926      	ldr	r6, [r4, #16]
   23e40:	f100 0b14 	add.w	fp, r0, #20
   23e44:	60c5      	str	r5, [r0, #12]
   23e46:	f109 0514 	add.w	r5, r9, #20
   23e4a:	f109 0310 	add.w	r3, r9, #16
   23e4e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
   23e52:	eb05 0887 	add.w	r8, r5, r7, lsl #2
   23e56:	46d9      	mov	r9, fp
   23e58:	f04f 0c00 	mov.w	ip, #0
   23e5c:	9301      	str	r3, [sp, #4]
   23e5e:	9b01      	ldr	r3, [sp, #4]
   23e60:	f85e 0b04 	ldr.w	r0, [lr], #4
   23e64:	f853 af04 	ldr.w	sl, [r3, #4]!
   23e68:	b281      	uxth	r1, r0
   23e6a:	4576      	cmp	r6, lr
   23e6c:	9301      	str	r3, [sp, #4]
   23e6e:	fa1f f38a 	uxth.w	r3, sl
   23e72:	ea4f 4010 	mov.w	r0, r0, lsr #16
   23e76:	eba3 0301 	sub.w	r3, r3, r1
   23e7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
   23e7e:	4463      	add	r3, ip
   23e80:	eb00 4023 	add.w	r0, r0, r3, asr #16
   23e84:	b29b      	uxth	r3, r3
   23e86:	ea4f 4c20 	mov.w	ip, r0, asr #16
   23e8a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   23e8e:	f849 3b04 	str.w	r3, [r9], #4
   23e92:	d8e4      	bhi.n	23e5e <__mdiff+0x8a>
   23e94:	1b33      	subs	r3, r6, r4
   23e96:	3415      	adds	r4, #21
   23e98:	3b15      	subs	r3, #21
   23e9a:	f023 0303 	bic.w	r3, r3, #3
   23e9e:	3304      	adds	r3, #4
   23ea0:	42a6      	cmp	r6, r4
   23ea2:	bf38      	it	cc
   23ea4:	2304      	movcc	r3, #4
   23ea6:	441d      	add	r5, r3
   23ea8:	445b      	add	r3, fp
   23eaa:	462c      	mov	r4, r5
   23eac:	461e      	mov	r6, r3
   23eae:	4544      	cmp	r4, r8
   23eb0:	d30e      	bcc.n	23ed0 <__mdiff+0xfc>
   23eb2:	f108 0103 	add.w	r1, r8, #3
   23eb6:	1b49      	subs	r1, r1, r5
   23eb8:	3d03      	subs	r5, #3
   23eba:	f021 0103 	bic.w	r1, r1, #3
   23ebe:	45a8      	cmp	r8, r5
   23ec0:	bf38      	it	cc
   23ec2:	2100      	movcc	r1, #0
   23ec4:	440b      	add	r3, r1
   23ec6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   23eca:	b199      	cbz	r1, 23ef4 <__mdiff+0x120>
   23ecc:	6117      	str	r7, [r2, #16]
   23ece:	e79b      	b.n	23e08 <__mdiff+0x34>
   23ed0:	f854 1b04 	ldr.w	r1, [r4], #4
   23ed4:	46e6      	mov	lr, ip
   23ed6:	fa1f fc81 	uxth.w	ip, r1
   23eda:	0c08      	lsrs	r0, r1, #16
   23edc:	4471      	add	r1, lr
   23ede:	44f4      	add	ip, lr
   23ee0:	b289      	uxth	r1, r1
   23ee2:	eb00 402c 	add.w	r0, r0, ip, asr #16
   23ee6:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
   23eea:	ea4f 4c20 	mov.w	ip, r0, asr #16
   23eee:	f846 1b04 	str.w	r1, [r6], #4
   23ef2:	e7dc      	b.n	23eae <__mdiff+0xda>
   23ef4:	3f01      	subs	r7, #1
   23ef6:	e7e6      	b.n	23ec6 <__mdiff+0xf2>
   23ef8:	00031181 	.word	0x00031181
   23efc:	00031192 	.word	0x00031192

00023f00 <__d2b>:
   23f00:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
   23f04:	2101      	movs	r1, #1
   23f06:	4690      	mov	r8, r2
   23f08:	4699      	mov	r9, r3
   23f0a:	9e08      	ldr	r6, [sp, #32]
   23f0c:	f7ff fd32 	bl	23974 <_Balloc>
   23f10:	4604      	mov	r4, r0
   23f12:	b930      	cbnz	r0, 23f22 <__d2b+0x22>
   23f14:	4602      	mov	r2, r0
   23f16:	4b24      	ldr	r3, [pc, #144]	; (23fa8 <__d2b+0xa8>)
   23f18:	f240 310a 	movw	r1, #778	; 0x30a
   23f1c:	4823      	ldr	r0, [pc, #140]	; (23fac <__d2b+0xac>)
   23f1e:	f7ff fc29 	bl	23774 <__assert_func>
   23f22:	f3c9 550a 	ubfx	r5, r9, #20, #11
   23f26:	f3c9 0313 	ubfx	r3, r9, #0, #20
   23f2a:	b10d      	cbz	r5, 23f30 <__d2b+0x30>
   23f2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   23f30:	9301      	str	r3, [sp, #4]
   23f32:	f1b8 0300 	subs.w	r3, r8, #0
   23f36:	d024      	beq.n	23f82 <__d2b+0x82>
   23f38:	4668      	mov	r0, sp
   23f3a:	9300      	str	r3, [sp, #0]
   23f3c:	f005 fec6 	bl	29ccc <__lo0bits>
   23f40:	e9dd 1200 	ldrd	r1, r2, [sp]
   23f44:	b1d8      	cbz	r0, 23f7e <__d2b+0x7e>
   23f46:	f1c0 0320 	rsb	r3, r0, #32
   23f4a:	fa02 f303 	lsl.w	r3, r2, r3
   23f4e:	40c2      	lsrs	r2, r0
   23f50:	430b      	orrs	r3, r1
   23f52:	9201      	str	r2, [sp, #4]
   23f54:	6163      	str	r3, [r4, #20]
   23f56:	9b01      	ldr	r3, [sp, #4]
   23f58:	2b00      	cmp	r3, #0
   23f5a:	61a3      	str	r3, [r4, #24]
   23f5c:	bf0c      	ite	eq
   23f5e:	2201      	moveq	r2, #1
   23f60:	2202      	movne	r2, #2
   23f62:	6122      	str	r2, [r4, #16]
   23f64:	b1ad      	cbz	r5, 23f92 <__d2b+0x92>
   23f66:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
   23f6a:	4405      	add	r5, r0
   23f6c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   23f70:	6035      	str	r5, [r6, #0]
   23f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
   23f74:	6018      	str	r0, [r3, #0]
   23f76:	4620      	mov	r0, r4
   23f78:	b002      	add	sp, #8
   23f7a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   23f7e:	6161      	str	r1, [r4, #20]
   23f80:	e7e9      	b.n	23f56 <__d2b+0x56>
   23f82:	a801      	add	r0, sp, #4
   23f84:	f005 fea2 	bl	29ccc <__lo0bits>
   23f88:	9b01      	ldr	r3, [sp, #4]
   23f8a:	3020      	adds	r0, #32
   23f8c:	2201      	movs	r2, #1
   23f8e:	6163      	str	r3, [r4, #20]
   23f90:	e7e7      	b.n	23f62 <__d2b+0x62>
   23f92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   23f96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
   23f9a:	6030      	str	r0, [r6, #0]
   23f9c:	6918      	ldr	r0, [r3, #16]
   23f9e:	f005 fe73 	bl	29c88 <__hi0bits>
   23fa2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
   23fa6:	e7e4      	b.n	23f72 <__d2b+0x72>
   23fa8:	00031181 	.word	0x00031181
   23fac:	00031192 	.word	0x00031192

00023fb0 <_vfiprintf_r>:
   23fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23fb4:	460d      	mov	r5, r1
   23fb6:	b09d      	sub	sp, #116	; 0x74
   23fb8:	4614      	mov	r4, r2
   23fba:	4698      	mov	r8, r3
   23fbc:	4606      	mov	r6, r0
   23fbe:	b118      	cbz	r0, 23fc8 <_vfiprintf_r+0x18>
   23fc0:	6983      	ldr	r3, [r0, #24]
   23fc2:	b90b      	cbnz	r3, 23fc8 <_vfiprintf_r+0x18>
   23fc4:	f7ff fc36 	bl	23834 <__sinit>
   23fc8:	4b87      	ldr	r3, [pc, #540]	; (241e8 <_vfiprintf_r+0x238>)
   23fca:	429d      	cmp	r5, r3
   23fcc:	d11b      	bne.n	24006 <_vfiprintf_r+0x56>
   23fce:	6875      	ldr	r5, [r6, #4]
   23fd0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   23fd2:	07d9      	lsls	r1, r3, #31
   23fd4:	d405      	bmi.n	23fe2 <_vfiprintf_r+0x32>
   23fd6:	89ab      	ldrh	r3, [r5, #12]
   23fd8:	059a      	lsls	r2, r3, #22
   23fda:	d402      	bmi.n	23fe2 <_vfiprintf_r+0x32>
   23fdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
   23fde:	f7ed f83f 	bl	11060 <__retarget_lock_acquire_recursive>
   23fe2:	89ab      	ldrh	r3, [r5, #12]
   23fe4:	071b      	lsls	r3, r3, #28
   23fe6:	d501      	bpl.n	23fec <_vfiprintf_r+0x3c>
   23fe8:	692b      	ldr	r3, [r5, #16]
   23fea:	b9eb      	cbnz	r3, 24028 <_vfiprintf_r+0x78>
   23fec:	4629      	mov	r1, r5
   23fee:	4630      	mov	r0, r6
   23ff0:	f000 f96e 	bl	242d0 <__swsetup_r>
   23ff4:	b1c0      	cbz	r0, 24028 <_vfiprintf_r+0x78>
   23ff6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   23ff8:	07dc      	lsls	r4, r3, #31
   23ffa:	d50e      	bpl.n	2401a <_vfiprintf_r+0x6a>
   23ffc:	f04f 30ff 	mov.w	r0, #4294967295
   24000:	b01d      	add	sp, #116	; 0x74
   24002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24006:	4b79      	ldr	r3, [pc, #484]	; (241ec <_vfiprintf_r+0x23c>)
   24008:	429d      	cmp	r5, r3
   2400a:	d101      	bne.n	24010 <_vfiprintf_r+0x60>
   2400c:	68b5      	ldr	r5, [r6, #8]
   2400e:	e7df      	b.n	23fd0 <_vfiprintf_r+0x20>
   24010:	4b77      	ldr	r3, [pc, #476]	; (241f0 <_vfiprintf_r+0x240>)
   24012:	429d      	cmp	r5, r3
   24014:	bf08      	it	eq
   24016:	68f5      	ldreq	r5, [r6, #12]
   24018:	e7da      	b.n	23fd0 <_vfiprintf_r+0x20>
   2401a:	89ab      	ldrh	r3, [r5, #12]
   2401c:	0598      	lsls	r0, r3, #22
   2401e:	d4ed      	bmi.n	23ffc <_vfiprintf_r+0x4c>
   24020:	6da8      	ldr	r0, [r5, #88]	; 0x58
   24022:	f7ed f839 	bl	11098 <__retarget_lock_release_recursive>
   24026:	e7e9      	b.n	23ffc <_vfiprintf_r+0x4c>
   24028:	2300      	movs	r3, #0
   2402a:	f8cd 800c 	str.w	r8, [sp, #12]
   2402e:	f04f 0901 	mov.w	r9, #1
   24032:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 241f4 <_vfiprintf_r+0x244>
   24036:	9309      	str	r3, [sp, #36]	; 0x24
   24038:	2320      	movs	r3, #32
   2403a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   2403e:	2330      	movs	r3, #48	; 0x30
   24040:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   24044:	4623      	mov	r3, r4
   24046:	469a      	mov	sl, r3
   24048:	f813 2b01 	ldrb.w	r2, [r3], #1
   2404c:	b10a      	cbz	r2, 24052 <_vfiprintf_r+0xa2>
   2404e:	2a25      	cmp	r2, #37	; 0x25
   24050:	d1f9      	bne.n	24046 <_vfiprintf_r+0x96>
   24052:	ebba 0b04 	subs.w	fp, sl, r4
   24056:	d00b      	beq.n	24070 <_vfiprintf_r+0xc0>
   24058:	465b      	mov	r3, fp
   2405a:	4622      	mov	r2, r4
   2405c:	4629      	mov	r1, r5
   2405e:	4630      	mov	r0, r6
   24060:	f005 fe91 	bl	29d86 <__sfputs_r>
   24064:	3001      	adds	r0, #1
   24066:	f000 80a6 	beq.w	241b6 <_vfiprintf_r+0x206>
   2406a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   2406c:	445a      	add	r2, fp
   2406e:	9209      	str	r2, [sp, #36]	; 0x24
   24070:	f89a 3000 	ldrb.w	r3, [sl]
   24074:	2b00      	cmp	r3, #0
   24076:	f000 809e 	beq.w	241b6 <_vfiprintf_r+0x206>
   2407a:	2300      	movs	r3, #0
   2407c:	f04f 32ff 	mov.w	r2, #4294967295
   24080:	f10a 0a01 	add.w	sl, sl, #1
   24084:	9304      	str	r3, [sp, #16]
   24086:	9307      	str	r3, [sp, #28]
   24088:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   2408c:	931a      	str	r3, [sp, #104]	; 0x68
   2408e:	e9cd 2305 	strd	r2, r3, [sp, #20]
   24092:	4654      	mov	r4, sl
   24094:	2205      	movs	r2, #5
   24096:	4857      	ldr	r0, [pc, #348]	; (241f4 <_vfiprintf_r+0x244>)
   24098:	f814 1b01 	ldrb.w	r1, [r4], #1
   2409c:	f005 fde6 	bl	29c6c <memchr>
   240a0:	9b04      	ldr	r3, [sp, #16]
   240a2:	b9d0      	cbnz	r0, 240da <_vfiprintf_r+0x12a>
   240a4:	06d9      	lsls	r1, r3, #27
   240a6:	bf44      	itt	mi
   240a8:	2220      	movmi	r2, #32
   240aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   240ae:	071a      	lsls	r2, r3, #28
   240b0:	bf44      	itt	mi
   240b2:	222b      	movmi	r2, #43	; 0x2b
   240b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   240b8:	f89a 2000 	ldrb.w	r2, [sl]
   240bc:	2a2a      	cmp	r2, #42	; 0x2a
   240be:	d014      	beq.n	240ea <_vfiprintf_r+0x13a>
   240c0:	9a07      	ldr	r2, [sp, #28]
   240c2:	4654      	mov	r4, sl
   240c4:	2000      	movs	r0, #0
   240c6:	f04f 0c0a 	mov.w	ip, #10
   240ca:	4621      	mov	r1, r4
   240cc:	f811 3b01 	ldrb.w	r3, [r1], #1
   240d0:	3b30      	subs	r3, #48	; 0x30
   240d2:	2b09      	cmp	r3, #9
   240d4:	d94a      	bls.n	2416c <_vfiprintf_r+0x1bc>
   240d6:	b970      	cbnz	r0, 240f6 <_vfiprintf_r+0x146>
   240d8:	e014      	b.n	24104 <_vfiprintf_r+0x154>
   240da:	eba0 0008 	sub.w	r0, r0, r8
   240de:	46a2      	mov	sl, r4
   240e0:	fa09 f000 	lsl.w	r0, r9, r0
   240e4:	4318      	orrs	r0, r3
   240e6:	9004      	str	r0, [sp, #16]
   240e8:	e7d3      	b.n	24092 <_vfiprintf_r+0xe2>
   240ea:	9a03      	ldr	r2, [sp, #12]
   240ec:	1d11      	adds	r1, r2, #4
   240ee:	6812      	ldr	r2, [r2, #0]
   240f0:	2a00      	cmp	r2, #0
   240f2:	9103      	str	r1, [sp, #12]
   240f4:	db01      	blt.n	240fa <_vfiprintf_r+0x14a>
   240f6:	9207      	str	r2, [sp, #28]
   240f8:	e004      	b.n	24104 <_vfiprintf_r+0x154>
   240fa:	4252      	negs	r2, r2
   240fc:	f043 0302 	orr.w	r3, r3, #2
   24100:	9207      	str	r2, [sp, #28]
   24102:	9304      	str	r3, [sp, #16]
   24104:	7823      	ldrb	r3, [r4, #0]
   24106:	2b2e      	cmp	r3, #46	; 0x2e
   24108:	d10a      	bne.n	24120 <_vfiprintf_r+0x170>
   2410a:	7863      	ldrb	r3, [r4, #1]
   2410c:	2b2a      	cmp	r3, #42	; 0x2a
   2410e:	d132      	bne.n	24176 <_vfiprintf_r+0x1c6>
   24110:	9b03      	ldr	r3, [sp, #12]
   24112:	3402      	adds	r4, #2
   24114:	1d1a      	adds	r2, r3, #4
   24116:	681b      	ldr	r3, [r3, #0]
   24118:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
   2411c:	9203      	str	r2, [sp, #12]
   2411e:	9305      	str	r3, [sp, #20]
   24120:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 241f8 <_vfiprintf_r+0x248>
   24124:	2203      	movs	r2, #3
   24126:	7821      	ldrb	r1, [r4, #0]
   24128:	4650      	mov	r0, sl
   2412a:	f005 fd9f 	bl	29c6c <memchr>
   2412e:	b138      	cbz	r0, 24140 <_vfiprintf_r+0x190>
   24130:	eba0 000a 	sub.w	r0, r0, sl
   24134:	2240      	movs	r2, #64	; 0x40
   24136:	9b04      	ldr	r3, [sp, #16]
   24138:	3401      	adds	r4, #1
   2413a:	4082      	lsls	r2, r0
   2413c:	4313      	orrs	r3, r2
   2413e:	9304      	str	r3, [sp, #16]
   24140:	f814 1b01 	ldrb.w	r1, [r4], #1
   24144:	2206      	movs	r2, #6
   24146:	482d      	ldr	r0, [pc, #180]	; (241fc <_vfiprintf_r+0x24c>)
   24148:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   2414c:	f005 fd8e 	bl	29c6c <memchr>
   24150:	2800      	cmp	r0, #0
   24152:	d03f      	beq.n	241d4 <_vfiprintf_r+0x224>
   24154:	4b2a      	ldr	r3, [pc, #168]	; (24200 <_vfiprintf_r+0x250>)
   24156:	bb1b      	cbnz	r3, 241a0 <_vfiprintf_r+0x1f0>
   24158:	9b03      	ldr	r3, [sp, #12]
   2415a:	3307      	adds	r3, #7
   2415c:	f023 0307 	bic.w	r3, r3, #7
   24160:	3308      	adds	r3, #8
   24162:	9303      	str	r3, [sp, #12]
   24164:	9b09      	ldr	r3, [sp, #36]	; 0x24
   24166:	443b      	add	r3, r7
   24168:	9309      	str	r3, [sp, #36]	; 0x24
   2416a:	e76b      	b.n	24044 <_vfiprintf_r+0x94>
   2416c:	fb0c 3202 	mla	r2, ip, r2, r3
   24170:	460c      	mov	r4, r1
   24172:	2001      	movs	r0, #1
   24174:	e7a9      	b.n	240ca <_vfiprintf_r+0x11a>
   24176:	2300      	movs	r3, #0
   24178:	3401      	adds	r4, #1
   2417a:	f04f 0c0a 	mov.w	ip, #10
   2417e:	4619      	mov	r1, r3
   24180:	9305      	str	r3, [sp, #20]
   24182:	4620      	mov	r0, r4
   24184:	f810 2b01 	ldrb.w	r2, [r0], #1
   24188:	3a30      	subs	r2, #48	; 0x30
   2418a:	2a09      	cmp	r2, #9
   2418c:	d903      	bls.n	24196 <_vfiprintf_r+0x1e6>
   2418e:	2b00      	cmp	r3, #0
   24190:	d0c6      	beq.n	24120 <_vfiprintf_r+0x170>
   24192:	9105      	str	r1, [sp, #20]
   24194:	e7c4      	b.n	24120 <_vfiprintf_r+0x170>
   24196:	fb0c 2101 	mla	r1, ip, r1, r2
   2419a:	4604      	mov	r4, r0
   2419c:	2301      	movs	r3, #1
   2419e:	e7f0      	b.n	24182 <_vfiprintf_r+0x1d2>
   241a0:	ab03      	add	r3, sp, #12
   241a2:	462a      	mov	r2, r5
   241a4:	a904      	add	r1, sp, #16
   241a6:	4630      	mov	r0, r6
   241a8:	9300      	str	r3, [sp, #0]
   241aa:	4b16      	ldr	r3, [pc, #88]	; (24204 <_vfiprintf_r+0x254>)
   241ac:	f7fe ff56 	bl	2305c <_printf_float>
   241b0:	4607      	mov	r7, r0
   241b2:	1c78      	adds	r0, r7, #1
   241b4:	d1d6      	bne.n	24164 <_vfiprintf_r+0x1b4>
   241b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   241b8:	07d9      	lsls	r1, r3, #31
   241ba:	d405      	bmi.n	241c8 <_vfiprintf_r+0x218>
   241bc:	89ab      	ldrh	r3, [r5, #12]
   241be:	059a      	lsls	r2, r3, #22
   241c0:	d402      	bmi.n	241c8 <_vfiprintf_r+0x218>
   241c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
   241c4:	f7ec ff68 	bl	11098 <__retarget_lock_release_recursive>
   241c8:	89ab      	ldrh	r3, [r5, #12]
   241ca:	065b      	lsls	r3, r3, #25
   241cc:	f53f af16 	bmi.w	23ffc <_vfiprintf_r+0x4c>
   241d0:	9809      	ldr	r0, [sp, #36]	; 0x24
   241d2:	e715      	b.n	24000 <_vfiprintf_r+0x50>
   241d4:	ab03      	add	r3, sp, #12
   241d6:	462a      	mov	r2, r5
   241d8:	a904      	add	r1, sp, #16
   241da:	4630      	mov	r0, r6
   241dc:	9300      	str	r3, [sp, #0]
   241de:	4b09      	ldr	r3, [pc, #36]	; (24204 <_vfiprintf_r+0x254>)
   241e0:	f7ff f972 	bl	234c8 <_printf_i>
   241e4:	e7e4      	b.n	241b0 <_vfiprintf_r+0x200>
   241e6:	bf00      	nop
   241e8:	0002b5f8 	.word	0x0002b5f8
   241ec:	0002b5d8 	.word	0x0002b5d8
   241f0:	0002b5b8 	.word	0x0002b5b8
   241f4:	00031207 	.word	0x00031207
   241f8:	0003120d 	.word	0x0003120d
   241fc:	00031211 	.word	0x00031211
   24200:	0002305d 	.word	0x0002305d
   24204:	00029d87 	.word	0x00029d87

00024208 <__swbuf_r>:
   24208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2420a:	460e      	mov	r6, r1
   2420c:	4614      	mov	r4, r2
   2420e:	4605      	mov	r5, r0
   24210:	b118      	cbz	r0, 2421a <__swbuf_r+0x12>
   24212:	6983      	ldr	r3, [r0, #24]
   24214:	b90b      	cbnz	r3, 2421a <__swbuf_r+0x12>
   24216:	f7ff fb0d 	bl	23834 <__sinit>
   2421a:	4b21      	ldr	r3, [pc, #132]	; (242a0 <__swbuf_r+0x98>)
   2421c:	429c      	cmp	r4, r3
   2421e:	d110      	bne.n	24242 <__swbuf_r+0x3a>
   24220:	686c      	ldr	r4, [r5, #4]
   24222:	69a3      	ldr	r3, [r4, #24]
   24224:	60a3      	str	r3, [r4, #8]
   24226:	89a3      	ldrh	r3, [r4, #12]
   24228:	071a      	lsls	r2, r3, #28
   2422a:	d501      	bpl.n	24230 <__swbuf_r+0x28>
   2422c:	6923      	ldr	r3, [r4, #16]
   2422e:	b993      	cbnz	r3, 24256 <__swbuf_r+0x4e>
   24230:	4621      	mov	r1, r4
   24232:	4628      	mov	r0, r5
   24234:	f000 f84c 	bl	242d0 <__swsetup_r>
   24238:	b168      	cbz	r0, 24256 <__swbuf_r+0x4e>
   2423a:	f04f 37ff 	mov.w	r7, #4294967295
   2423e:	4638      	mov	r0, r7
   24240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   24242:	4b18      	ldr	r3, [pc, #96]	; (242a4 <__swbuf_r+0x9c>)
   24244:	429c      	cmp	r4, r3
   24246:	d101      	bne.n	2424c <__swbuf_r+0x44>
   24248:	68ac      	ldr	r4, [r5, #8]
   2424a:	e7ea      	b.n	24222 <__swbuf_r+0x1a>
   2424c:	4b16      	ldr	r3, [pc, #88]	; (242a8 <__swbuf_r+0xa0>)
   2424e:	429c      	cmp	r4, r3
   24250:	bf08      	it	eq
   24252:	68ec      	ldreq	r4, [r5, #12]
   24254:	e7e5      	b.n	24222 <__swbuf_r+0x1a>
   24256:	6923      	ldr	r3, [r4, #16]
   24258:	b2f6      	uxtb	r6, r6
   2425a:	6820      	ldr	r0, [r4, #0]
   2425c:	4637      	mov	r7, r6
   2425e:	1ac0      	subs	r0, r0, r3
   24260:	6963      	ldr	r3, [r4, #20]
   24262:	4283      	cmp	r3, r0
   24264:	dc05      	bgt.n	24272 <__swbuf_r+0x6a>
   24266:	4621      	mov	r1, r4
   24268:	4628      	mov	r0, r5
   2426a:	f000 f8ad 	bl	243c8 <_fflush_r>
   2426e:	2800      	cmp	r0, #0
   24270:	d1e3      	bne.n	2423a <__swbuf_r+0x32>
   24272:	68a3      	ldr	r3, [r4, #8]
   24274:	3001      	adds	r0, #1
   24276:	3b01      	subs	r3, #1
   24278:	60a3      	str	r3, [r4, #8]
   2427a:	6823      	ldr	r3, [r4, #0]
   2427c:	1c5a      	adds	r2, r3, #1
   2427e:	6022      	str	r2, [r4, #0]
   24280:	701e      	strb	r6, [r3, #0]
   24282:	6963      	ldr	r3, [r4, #20]
   24284:	4283      	cmp	r3, r0
   24286:	d004      	beq.n	24292 <__swbuf_r+0x8a>
   24288:	89a3      	ldrh	r3, [r4, #12]
   2428a:	07db      	lsls	r3, r3, #31
   2428c:	d5d7      	bpl.n	2423e <__swbuf_r+0x36>
   2428e:	2e0a      	cmp	r6, #10
   24290:	d1d5      	bne.n	2423e <__swbuf_r+0x36>
   24292:	4621      	mov	r1, r4
   24294:	4628      	mov	r0, r5
   24296:	f000 f897 	bl	243c8 <_fflush_r>
   2429a:	2800      	cmp	r0, #0
   2429c:	d0cf      	beq.n	2423e <__swbuf_r+0x36>
   2429e:	e7cc      	b.n	2423a <__swbuf_r+0x32>
   242a0:	0002b5f8 	.word	0x0002b5f8
   242a4:	0002b5d8 	.word	0x0002b5d8
   242a8:	0002b5b8 	.word	0x0002b5b8

000242ac <_write_r>:
   242ac:	b538      	push	{r3, r4, r5, lr}
   242ae:	4604      	mov	r4, r0
   242b0:	4d06      	ldr	r5, [pc, #24]	; (242cc <_write_r+0x20>)
   242b2:	4608      	mov	r0, r1
   242b4:	4611      	mov	r1, r2
   242b6:	2200      	movs	r2, #0
   242b8:	602a      	str	r2, [r5, #0]
   242ba:	461a      	mov	r2, r3
   242bc:	f001 fdb1 	bl	25e22 <_write>
   242c0:	1c43      	adds	r3, r0, #1
   242c2:	d102      	bne.n	242ca <_write_r+0x1e>
   242c4:	682b      	ldr	r3, [r5, #0]
   242c6:	b103      	cbz	r3, 242ca <_write_r+0x1e>
   242c8:	6023      	str	r3, [r4, #0]
   242ca:	bd38      	pop	{r3, r4, r5, pc}
   242cc:	20021564 	.word	0x20021564

000242d0 <__swsetup_r>:
   242d0:	4b31      	ldr	r3, [pc, #196]	; (24398 <__swsetup_r+0xc8>)
   242d2:	b570      	push	{r4, r5, r6, lr}
   242d4:	681d      	ldr	r5, [r3, #0]
   242d6:	4606      	mov	r6, r0
   242d8:	460c      	mov	r4, r1
   242da:	b125      	cbz	r5, 242e6 <__swsetup_r+0x16>
   242dc:	69ab      	ldr	r3, [r5, #24]
   242de:	b913      	cbnz	r3, 242e6 <__swsetup_r+0x16>
   242e0:	4628      	mov	r0, r5
   242e2:	f7ff faa7 	bl	23834 <__sinit>
   242e6:	4b2d      	ldr	r3, [pc, #180]	; (2439c <__swsetup_r+0xcc>)
   242e8:	429c      	cmp	r4, r3
   242ea:	d10e      	bne.n	2430a <__swsetup_r+0x3a>
   242ec:	686c      	ldr	r4, [r5, #4]
   242ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   242f2:	071a      	lsls	r2, r3, #28
   242f4:	d42c      	bmi.n	24350 <__swsetup_r+0x80>
   242f6:	06dd      	lsls	r5, r3, #27
   242f8:	d411      	bmi.n	2431e <__swsetup_r+0x4e>
   242fa:	2209      	movs	r2, #9
   242fc:	6032      	str	r2, [r6, #0]
   242fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   24302:	f04f 30ff 	mov.w	r0, #4294967295
   24306:	81a3      	strh	r3, [r4, #12]
   24308:	e03d      	b.n	24386 <__swsetup_r+0xb6>
   2430a:	4b25      	ldr	r3, [pc, #148]	; (243a0 <__swsetup_r+0xd0>)
   2430c:	429c      	cmp	r4, r3
   2430e:	d101      	bne.n	24314 <__swsetup_r+0x44>
   24310:	68ac      	ldr	r4, [r5, #8]
   24312:	e7ec      	b.n	242ee <__swsetup_r+0x1e>
   24314:	4b23      	ldr	r3, [pc, #140]	; (243a4 <__swsetup_r+0xd4>)
   24316:	429c      	cmp	r4, r3
   24318:	bf08      	it	eq
   2431a:	68ec      	ldreq	r4, [r5, #12]
   2431c:	e7e7      	b.n	242ee <__swsetup_r+0x1e>
   2431e:	0758      	lsls	r0, r3, #29
   24320:	d512      	bpl.n	24348 <__swsetup_r+0x78>
   24322:	6b61      	ldr	r1, [r4, #52]	; 0x34
   24324:	b141      	cbz	r1, 24338 <__swsetup_r+0x68>
   24326:	f104 0344 	add.w	r3, r4, #68	; 0x44
   2432a:	4299      	cmp	r1, r3
   2432c:	d002      	beq.n	24334 <__swsetup_r+0x64>
   2432e:	4630      	mov	r0, r6
   24330:	f7fe fdf0 	bl	22f14 <_free_r>
   24334:	2300      	movs	r3, #0
   24336:	6363      	str	r3, [r4, #52]	; 0x34
   24338:	89a3      	ldrh	r3, [r4, #12]
   2433a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   2433e:	81a3      	strh	r3, [r4, #12]
   24340:	2300      	movs	r3, #0
   24342:	6063      	str	r3, [r4, #4]
   24344:	6923      	ldr	r3, [r4, #16]
   24346:	6023      	str	r3, [r4, #0]
   24348:	89a3      	ldrh	r3, [r4, #12]
   2434a:	f043 0308 	orr.w	r3, r3, #8
   2434e:	81a3      	strh	r3, [r4, #12]
   24350:	6923      	ldr	r3, [r4, #16]
   24352:	b94b      	cbnz	r3, 24368 <__swsetup_r+0x98>
   24354:	89a3      	ldrh	r3, [r4, #12]
   24356:	f403 7320 	and.w	r3, r3, #640	; 0x280
   2435a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   2435e:	d003      	beq.n	24368 <__swsetup_r+0x98>
   24360:	4621      	mov	r1, r4
   24362:	4630      	mov	r0, r6
   24364:	f000 f87e 	bl	24464 <__smakebuf_r>
   24368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   2436c:	f013 0201 	ands.w	r2, r3, #1
   24370:	d00a      	beq.n	24388 <__swsetup_r+0xb8>
   24372:	2200      	movs	r2, #0
   24374:	60a2      	str	r2, [r4, #8]
   24376:	6962      	ldr	r2, [r4, #20]
   24378:	4252      	negs	r2, r2
   2437a:	61a2      	str	r2, [r4, #24]
   2437c:	6922      	ldr	r2, [r4, #16]
   2437e:	b942      	cbnz	r2, 24392 <__swsetup_r+0xc2>
   24380:	f013 0080 	ands.w	r0, r3, #128	; 0x80
   24384:	d1bb      	bne.n	242fe <__swsetup_r+0x2e>
   24386:	bd70      	pop	{r4, r5, r6, pc}
   24388:	0799      	lsls	r1, r3, #30
   2438a:	bf58      	it	pl
   2438c:	6962      	ldrpl	r2, [r4, #20]
   2438e:	60a2      	str	r2, [r4, #8]
   24390:	e7f4      	b.n	2437c <__swsetup_r+0xac>
   24392:	2000      	movs	r0, #0
   24394:	e7f7      	b.n	24386 <__swsetup_r+0xb6>
   24396:	bf00      	nop
   24398:	20008744 	.word	0x20008744
   2439c:	0002b5f8 	.word	0x0002b5f8
   243a0:	0002b5d8 	.word	0x0002b5d8
   243a4:	0002b5b8 	.word	0x0002b5b8

000243a8 <_close_r>:
   243a8:	b538      	push	{r3, r4, r5, lr}
   243aa:	2300      	movs	r3, #0
   243ac:	4d05      	ldr	r5, [pc, #20]	; (243c4 <_close_r+0x1c>)
   243ae:	4604      	mov	r4, r0
   243b0:	4608      	mov	r0, r1
   243b2:	602b      	str	r3, [r5, #0]
   243b4:	f001 fd39 	bl	25e2a <_close>
   243b8:	1c43      	adds	r3, r0, #1
   243ba:	d102      	bne.n	243c2 <_close_r+0x1a>
   243bc:	682b      	ldr	r3, [r5, #0]
   243be:	b103      	cbz	r3, 243c2 <_close_r+0x1a>
   243c0:	6023      	str	r3, [r4, #0]
   243c2:	bd38      	pop	{r3, r4, r5, pc}
   243c4:	20021564 	.word	0x20021564

000243c8 <_fflush_r>:
   243c8:	b538      	push	{r3, r4, r5, lr}
   243ca:	690b      	ldr	r3, [r1, #16]
   243cc:	4605      	mov	r5, r0
   243ce:	460c      	mov	r4, r1
   243d0:	b913      	cbnz	r3, 243d8 <_fflush_r+0x10>
   243d2:	2500      	movs	r5, #0
   243d4:	4628      	mov	r0, r5
   243d6:	bd38      	pop	{r3, r4, r5, pc}
   243d8:	b118      	cbz	r0, 243e2 <_fflush_r+0x1a>
   243da:	6983      	ldr	r3, [r0, #24]
   243dc:	b90b      	cbnz	r3, 243e2 <_fflush_r+0x1a>
   243de:	f7ff fa29 	bl	23834 <__sinit>
   243e2:	4b14      	ldr	r3, [pc, #80]	; (24434 <_fflush_r+0x6c>)
   243e4:	429c      	cmp	r4, r3
   243e6:	d11b      	bne.n	24420 <_fflush_r+0x58>
   243e8:	686c      	ldr	r4, [r5, #4]
   243ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   243ee:	2b00      	cmp	r3, #0
   243f0:	d0ef      	beq.n	243d2 <_fflush_r+0xa>
   243f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
   243f4:	07d0      	lsls	r0, r2, #31
   243f6:	d404      	bmi.n	24402 <_fflush_r+0x3a>
   243f8:	0599      	lsls	r1, r3, #22
   243fa:	d402      	bmi.n	24402 <_fflush_r+0x3a>
   243fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   243fe:	f7ec fe2f 	bl	11060 <__retarget_lock_acquire_recursive>
   24402:	4628      	mov	r0, r5
   24404:	4621      	mov	r1, r4
   24406:	f005 fd1a 	bl	29e3e <__sflush_r>
   2440a:	6e63      	ldr	r3, [r4, #100]	; 0x64
   2440c:	4605      	mov	r5, r0
   2440e:	07da      	lsls	r2, r3, #31
   24410:	d4e0      	bmi.n	243d4 <_fflush_r+0xc>
   24412:	89a3      	ldrh	r3, [r4, #12]
   24414:	059b      	lsls	r3, r3, #22
   24416:	d4dd      	bmi.n	243d4 <_fflush_r+0xc>
   24418:	6da0      	ldr	r0, [r4, #88]	; 0x58
   2441a:	f7ec fe3d 	bl	11098 <__retarget_lock_release_recursive>
   2441e:	e7d9      	b.n	243d4 <_fflush_r+0xc>
   24420:	4b05      	ldr	r3, [pc, #20]	; (24438 <_fflush_r+0x70>)
   24422:	429c      	cmp	r4, r3
   24424:	d101      	bne.n	2442a <_fflush_r+0x62>
   24426:	68ac      	ldr	r4, [r5, #8]
   24428:	e7df      	b.n	243ea <_fflush_r+0x22>
   2442a:	4b04      	ldr	r3, [pc, #16]	; (2443c <_fflush_r+0x74>)
   2442c:	429c      	cmp	r4, r3
   2442e:	bf08      	it	eq
   24430:	68ec      	ldreq	r4, [r5, #12]
   24432:	e7da      	b.n	243ea <_fflush_r+0x22>
   24434:	0002b5f8 	.word	0x0002b5f8
   24438:	0002b5d8 	.word	0x0002b5d8
   2443c:	0002b5b8 	.word	0x0002b5b8

00024440 <_lseek_r>:
   24440:	b538      	push	{r3, r4, r5, lr}
   24442:	4604      	mov	r4, r0
   24444:	4d06      	ldr	r5, [pc, #24]	; (24460 <_lseek_r+0x20>)
   24446:	4608      	mov	r0, r1
   24448:	4611      	mov	r1, r2
   2444a:	2200      	movs	r2, #0
   2444c:	602a      	str	r2, [r5, #0]
   2444e:	461a      	mov	r2, r3
   24450:	f001 fcee 	bl	25e30 <_lseek>
   24454:	1c43      	adds	r3, r0, #1
   24456:	d102      	bne.n	2445e <_lseek_r+0x1e>
   24458:	682b      	ldr	r3, [r5, #0]
   2445a:	b103      	cbz	r3, 2445e <_lseek_r+0x1e>
   2445c:	6023      	str	r3, [r4, #0]
   2445e:	bd38      	pop	{r3, r4, r5, pc}
   24460:	20021564 	.word	0x20021564

00024464 <__smakebuf_r>:
   24464:	898b      	ldrh	r3, [r1, #12]
   24466:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   24468:	079d      	lsls	r5, r3, #30
   2446a:	4606      	mov	r6, r0
   2446c:	460c      	mov	r4, r1
   2446e:	d507      	bpl.n	24480 <__smakebuf_r+0x1c>
   24470:	f104 0347 	add.w	r3, r4, #71	; 0x47
   24474:	6023      	str	r3, [r4, #0]
   24476:	6123      	str	r3, [r4, #16]
   24478:	2301      	movs	r3, #1
   2447a:	6163      	str	r3, [r4, #20]
   2447c:	b003      	add	sp, #12
   2447e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   24480:	ab01      	add	r3, sp, #4
   24482:	466a      	mov	r2, sp
   24484:	f005 fd5a 	bl	29f3c <__swhatbuf_r>
   24488:	9f00      	ldr	r7, [sp, #0]
   2448a:	4605      	mov	r5, r0
   2448c:	4630      	mov	r0, r6
   2448e:	4639      	mov	r1, r7
   24490:	f7fe fd8a 	bl	22fa8 <_malloc_r>
   24494:	b948      	cbnz	r0, 244aa <__smakebuf_r+0x46>
   24496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   2449a:	059a      	lsls	r2, r3, #22
   2449c:	d4ee      	bmi.n	2447c <__smakebuf_r+0x18>
   2449e:	f023 0303 	bic.w	r3, r3, #3
   244a2:	f043 0302 	orr.w	r3, r3, #2
   244a6:	81a3      	strh	r3, [r4, #12]
   244a8:	e7e2      	b.n	24470 <__smakebuf_r+0xc>
   244aa:	4b0d      	ldr	r3, [pc, #52]	; (244e0 <__smakebuf_r+0x7c>)
   244ac:	62b3      	str	r3, [r6, #40]	; 0x28
   244ae:	89a3      	ldrh	r3, [r4, #12]
   244b0:	6020      	str	r0, [r4, #0]
   244b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   244b6:	81a3      	strh	r3, [r4, #12]
   244b8:	9b01      	ldr	r3, [sp, #4]
   244ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
   244be:	b15b      	cbz	r3, 244d8 <__smakebuf_r+0x74>
   244c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   244c4:	4630      	mov	r0, r6
   244c6:	f000 f84b 	bl	24560 <_isatty_r>
   244ca:	b128      	cbz	r0, 244d8 <__smakebuf_r+0x74>
   244cc:	89a3      	ldrh	r3, [r4, #12]
   244ce:	f023 0303 	bic.w	r3, r3, #3
   244d2:	f043 0301 	orr.w	r3, r3, #1
   244d6:	81a3      	strh	r3, [r4, #12]
   244d8:	89a3      	ldrh	r3, [r4, #12]
   244da:	431d      	orrs	r5, r3
   244dc:	81a5      	strh	r5, [r4, #12]
   244de:	e7cd      	b.n	2447c <__smakebuf_r+0x18>
   244e0:	000237f9 	.word	0x000237f9

000244e4 <_read_r>:
   244e4:	b538      	push	{r3, r4, r5, lr}
   244e6:	4604      	mov	r4, r0
   244e8:	4d06      	ldr	r5, [pc, #24]	; (24504 <_read_r+0x20>)
   244ea:	4608      	mov	r0, r1
   244ec:	4611      	mov	r1, r2
   244ee:	2200      	movs	r2, #0
   244f0:	602a      	str	r2, [r5, #0]
   244f2:	461a      	mov	r2, r3
   244f4:	f001 fc91 	bl	25e1a <_read>
   244f8:	1c43      	adds	r3, r0, #1
   244fa:	d102      	bne.n	24502 <_read_r+0x1e>
   244fc:	682b      	ldr	r3, [r5, #0]
   244fe:	b103      	cbz	r3, 24502 <_read_r+0x1e>
   24500:	6023      	str	r3, [r4, #0]
   24502:	bd38      	pop	{r3, r4, r5, pc}
   24504:	20021564 	.word	0x20021564

00024508 <raise>:
   24508:	4b02      	ldr	r3, [pc, #8]	; (24514 <raise+0xc>)
   2450a:	4601      	mov	r1, r0
   2450c:	6818      	ldr	r0, [r3, #0]
   2450e:	f005 bd4c 	b.w	29faa <_raise_r>
   24512:	bf00      	nop
   24514:	20008744 	.word	0x20008744

00024518 <_kill_r>:
   24518:	b538      	push	{r3, r4, r5, lr}
   2451a:	2300      	movs	r3, #0
   2451c:	4d06      	ldr	r5, [pc, #24]	; (24538 <_kill_r+0x20>)
   2451e:	4604      	mov	r4, r0
   24520:	4608      	mov	r0, r1
   24522:	4611      	mov	r1, r2
   24524:	602b      	str	r3, [r5, #0]
   24526:	f001 fc8a 	bl	25e3e <_kill>
   2452a:	1c43      	adds	r3, r0, #1
   2452c:	d102      	bne.n	24534 <_kill_r+0x1c>
   2452e:	682b      	ldr	r3, [r5, #0]
   24530:	b103      	cbz	r3, 24534 <_kill_r+0x1c>
   24532:	6023      	str	r3, [r4, #0]
   24534:	bd38      	pop	{r3, r4, r5, pc}
   24536:	bf00      	nop
   24538:	20021564 	.word	0x20021564

0002453c <_fstat_r>:
   2453c:	b538      	push	{r3, r4, r5, lr}
   2453e:	2300      	movs	r3, #0
   24540:	4d06      	ldr	r5, [pc, #24]	; (2455c <_fstat_r+0x20>)
   24542:	4604      	mov	r4, r0
   24544:	4608      	mov	r0, r1
   24546:	4611      	mov	r1, r2
   24548:	602b      	str	r3, [r5, #0]
   2454a:	f001 fc7c 	bl	25e46 <_fstat>
   2454e:	1c43      	adds	r3, r0, #1
   24550:	d102      	bne.n	24558 <_fstat_r+0x1c>
   24552:	682b      	ldr	r3, [r5, #0]
   24554:	b103      	cbz	r3, 24558 <_fstat_r+0x1c>
   24556:	6023      	str	r3, [r4, #0]
   24558:	bd38      	pop	{r3, r4, r5, pc}
   2455a:	bf00      	nop
   2455c:	20021564 	.word	0x20021564

00024560 <_isatty_r>:
   24560:	b538      	push	{r3, r4, r5, lr}
   24562:	2300      	movs	r3, #0
   24564:	4d05      	ldr	r5, [pc, #20]	; (2457c <_isatty_r+0x1c>)
   24566:	4604      	mov	r4, r0
   24568:	4608      	mov	r0, r1
   2456a:	602b      	str	r3, [r5, #0]
   2456c:	f001 fc62 	bl	25e34 <_isatty>
   24570:	1c43      	adds	r3, r0, #1
   24572:	d102      	bne.n	2457a <_isatty_r+0x1a>
   24574:	682b      	ldr	r3, [r5, #0]
   24576:	b103      	cbz	r3, 2457a <_isatty_r+0x1a>
   24578:	6023      	str	r3, [r4, #0]
   2457a:	bd38      	pop	{r3, r4, r5, pc}
   2457c:	20021564 	.word	0x20021564

00024580 <ubxlib_preinit>:
{
    irq_unlock(gIrqLockKey);
}

static int ubxlib_preinit(const struct device *arg)
{
   24580:	b508      	push	{r3, lr}
	return z_impl_z_current_get();
   24582:	f7fd fb71 	bl	21c68 <z_impl_z_current_get>
    ARG_UNUSED(arg);

    k_thread_system_pool_assign(k_current_get());
   24586:	f7fe fc59 	bl	22e3c <k_thread_system_pool_assign>
    return 0;
}
   2458a:	2000      	movs	r0, #0
   2458c:	bd08      	pop	{r3, pc}

0002458e <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   2458e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   24590:	ab0b      	add	r3, sp, #44	; 0x2c
   24592:	9305      	str	r3, [sp, #20]
   24594:	9303      	str	r3, [sp, #12]
   24596:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   24598:	9302      	str	r3, [sp, #8]
   2459a:	2300      	movs	r3, #0
   2459c:	4618      	mov	r0, r3
   2459e:	e9cd 3300 	strd	r3, r3, [sp]
   245a2:	f7e9 fed3 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   245a6:	b007      	add	sp, #28
   245a8:	f85d fb04 	ldr.w	pc, [sp], #4

000245ac <uart_rx_enable.constprop.0>:


extern int z_impl_uart_rx_enable(const struct device * dev, uint8_t * buf, size_t len, int32_t timeout);

__pinned_func
static inline int uart_rx_enable(const struct device * dev, uint8_t * buf, size_t len, int32_t timeout)
   245ac:	b410      	push	{r4}
   245ae:	4613      	mov	r3, r2
	return api->rx_enable(dev, buf, len, timeout);
   245b0:	6882      	ldr	r2, [r0, #8]
   245b2:	68d4      	ldr	r4, [r2, #12]
   245b4:	22c8      	movs	r2, #200	; 0xc8
   245b6:	46a4      	mov	ip, r4
		return (int) arch_syscall_invoke4(parm0.x, parm1.x, parm2.x, parm3.x, K_SYSCALL_UART_RX_ENABLE);
	}
#endif
	compiler_barrier();
	return z_impl_uart_rx_enable(dev, buf, len, timeout);
}
   245b8:	bc10      	pop	{r4}
   245ba:	4760      	bx	ip

000245bc <uart_tx.constprop.0>:
static inline int uart_tx(const struct device * dev, const uint8_t * buf, size_t len, int32_t timeout)
   245bc:	b410      	push	{r4}
	return api->tx(dev, buf, len, timeout);
   245be:	6883      	ldr	r3, [r0, #8]
   245c0:	685c      	ldr	r4, [r3, #4]
   245c2:	f04f 33ff 	mov.w	r3, #4294967295
   245c6:	46a4      	mov	ip, r4
}
   245c8:	bc10      	pop	{r4}
   245ca:	4760      	bx	ip

000245cc <k_sem_take.constprop.0.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
   245cc:	f7fb bc68 	b.w	1fea0 <z_impl_k_sem_take>

000245d0 <gpio_add_callback.isra.0>:
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
   245d0:	6883      	ldr	r3, [r0, #8]
   245d2:	69db      	ldr	r3, [r3, #28]
   245d4:	b10b      	cbz	r3, 245da <gpio_add_callback.isra.0+0xa>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
   245d6:	2201      	movs	r2, #1
   245d8:	4718      	bx	r3
}
   245da:	4770      	bx	lr

000245dc <k_sleep.isra.0>:
	return z_impl_k_sleep(timeout);
   245dc:	f7fd bb10 	b.w	21c00 <z_impl_k_sleep>

000245e0 <uart_rx_disable.isra.0>:
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
			(const struct uart_driver_api *)dev->api;

	return api->rx_disable(dev);
   245e0:	6883      	ldr	r3, [r0, #8]
   245e2:	695b      	ldr	r3, [r3, #20]
   245e4:	4718      	bx	r3

000245e6 <send_protobuf>:
void send_protobuf(void){
   245e6:	b510      	push	{r4, lr}
   245e8:	f5ad 6d7b 	sub.w	sp, sp, #4016	; 0xfb0
    buf_proto=send_array_dd_v0(); 
   245ec:	f20d 74d4 	addw	r4, sp, #2004	; 0x7d4
   245f0:	4620      	mov	r0, r4
   245f2:	f7e7 fc95 	bl	bf20 <send_array_dd_v0>
    send_bluetooth(buf_proto);
   245f6:	f20d 71e4 	addw	r1, sp, #2020	; 0x7e4
   245fa:	f240 72cc 	movw	r2, #1996	; 0x7cc
   245fe:	4668      	mov	r0, sp
   24600:	f005 f8d7 	bl	297b2 <memcpy>
   24604:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   24608:	f7e7 f852 	bl	b6b0 <send_bluetooth>
}
   2460c:	f50d 6d7b 	add.w	sp, sp, #4016	; 0xfb0
   24610:	bd10      	pop	{r4, pc}

00024612 <error>:
{
   24612:	b508      	push	{r3, lr}
	turn_off_all_leds();
   24614:	f7e7 f9ac 	bl	b970 <turn_off_all_leds>
		k_sleep(K_MSEC(1000));
   24618:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   2461c:	2100      	movs	r1, #0
   2461e:	f7ff ffdd 	bl	245dc <k_sleep.isra.0>
	while (true) {
   24622:	e7f9      	b.n	24618 <error+0x6>

00024624 <load_descriptor_values>:
 */

#include "includes\Protobuf\pb_common.h"

static bool load_descriptor_values(pb_field_iter_t *iter)
{
   24624:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint32_t word0;
    uint32_t data_offset;
    int_least8_t size_offset;

    if (iter->index >= iter->descriptor->field_count)
   24626:	6806      	ldr	r6, [r0, #0]
   24628:	8902      	ldrh	r2, [r0, #8]
   2462a:	8a33      	ldrh	r3, [r6, #16]
   2462c:	429a      	cmp	r2, r3
   2462e:	d271      	bcs.n	24714 <load_descriptor_values+0xf0>
        return false;

    word0 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
   24630:	6831      	ldr	r1, [r6, #0]
   24632:	8942      	ldrh	r2, [r0, #10]
   24634:	0093      	lsls	r3, r2, #2
   24636:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);

    switch(word0 & 3)
   2463a:	f002 0103 	and.w	r1, r2, #3
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
   2463e:	f3c2 2407 	ubfx	r4, r2, #8, #8
    switch(word0 & 3)
   24642:	2901      	cmp	r1, #1
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
   24644:	7584      	strb	r4, [r0, #22]
    {
        case 0: {
            /* 1-word format */
            iter->array_size = 1;
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
   24646:	f3c2 0585 	ubfx	r5, r2, #2, #6
    switch(word0 & 3)
   2464a:	d01f      	beq.n	2468c <load_descriptor_values+0x68>
   2464c:	2902      	cmp	r1, #2
   2464e:	d02a      	beq.n	246a6 <load_descriptor_values+0x82>
   24650:	2900      	cmp	r1, #0
   24652:	d135      	bne.n	246c0 <load_descriptor_values+0x9c>
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
            data_offset = (word0 >> 16) & 0xFF;
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
            break;
   24654:	f04f 0c01 	mov.w	ip, #1
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
   24658:	f3c2 6303 	ubfx	r3, r2, #24, #4
            data_offset = (word0 >> 16) & 0xFF;
   2465c:	f3c2 4707 	ubfx	r7, r2, #16, #8
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
   24660:	0f12      	lsrs	r2, r2, #28
   24662:	8242      	strh	r2, [r0, #18]
            iter->data_size = (pb_size_t)word3;
            break;
        }
    }

    if (!iter->message)
   24664:	6842      	ldr	r2, [r0, #4]
            iter->array_size = 1;
   24666:	f8a0 c014 	strh.w	ip, [r0, #20]
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
   2466a:	8205      	strh	r5, [r0, #16]
    if (!iter->message)
   2466c:	2a00      	cmp	r2, #0
   2466e:	d134      	bne.n	246da <load_descriptor_values+0xb6>
    {
        /* Avoid doing arithmetic on null pointers, it is undefined */
        iter->pField = NULL;
   24670:	6182      	str	r2, [r0, #24]
        iter->pSize = NULL;
   24672:	6202      	str	r2, [r0, #32]
        {
            iter->pData = iter->pField;
        }
    }

    if (PB_LTYPE_IS_SUBMSG(iter->type))
   24674:	f004 040e 	and.w	r4, r4, #14
   24678:	2c08      	cmp	r4, #8
    {
        iter->submsg_desc = iter->descriptor->submsg_info[iter->submessage_index];
   2467a:	bf11      	iteee	ne
   2467c:	2300      	movne	r3, #0
   2467e:	89c2      	ldrheq	r2, [r0, #14]
   24680:	6873      	ldreq	r3, [r6, #4]
   24682:	f853 3022 	ldreq.w	r3, [r3, r2, lsl #2]
   24686:	6243      	str	r3, [r0, #36]	; 0x24
    else
    {
        iter->submsg_desc = NULL;
    }

    return true;
   24688:	2001      	movs	r0, #1
}
   2468a:	bdf0      	pop	{r4, r5, r6, r7, pc}
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   2468c:	6831      	ldr	r1, [r6, #0]
            iter->array_size = (pb_size_t)((word0 >> 16) & 0x0FFF);
   2468e:	f3c2 4c0b 	ubfx	ip, r2, #16, #12
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   24692:	4419      	add	r1, r3
   24694:	6849      	ldr	r1, [r1, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 28) << 6));
   24696:	0f0b      	lsrs	r3, r1, #28
   24698:	ea45 1583 	orr.w	r5, r5, r3, lsl #6
            data_offset = word1 & 0xFFFF;
   2469c:	b28f      	uxth	r7, r1
            size_offset = (int_least8_t)((word0 >> 28) & 0x0F);
   2469e:	0f13      	lsrs	r3, r2, #28
            iter->data_size = (pb_size_t)((word1 >> 16) & 0x0FFF);
   246a0:	f3c1 420b 	ubfx	r2, r1, #16, #12
            break;
   246a4:	e7dd      	b.n	24662 <load_descriptor_values+0x3e>
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   246a6:	6831      	ldr	r1, [r6, #0]
            iter->array_size = (pb_size_t)(word0 >> 16);
   246a8:	ea4f 4c12 	mov.w	ip, r2, lsr #16
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   246ac:	4419      	add	r1, r3
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
   246ae:	e9d1 3701 	ldrd	r3, r7, [r1, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   246b2:	0a1a      	lsrs	r2, r3, #8
   246b4:	ea45 1282 	orr.w	r2, r5, r2, lsl #6
   246b8:	b295      	uxth	r5, r2
            size_offset = (int_least8_t)(word1 & 0xFF);
   246ba:	b25b      	sxtb	r3, r3
            iter->data_size = (pb_size_t)word3;
   246bc:	898a      	ldrh	r2, [r1, #12]
            break;
   246be:	e7d0      	b.n	24662 <load_descriptor_values+0x3e>
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   246c0:	6832      	ldr	r2, [r6, #0]
   246c2:	441a      	add	r2, r3
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
   246c4:	e9d2 3701 	ldrd	r3, r7, [r2, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   246c8:	0a19      	lsrs	r1, r3, #8
   246ca:	ea45 1181 	orr.w	r1, r5, r1, lsl #6
            iter->array_size = (pb_size_t)word4;
   246ce:	f8b2 c010 	ldrh.w	ip, [r2, #16]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   246d2:	b28d      	uxth	r5, r1
            iter->data_size = (pb_size_t)word3;
   246d4:	8992      	ldrh	r2, [r2, #12]
            size_offset = (int_least8_t)(word1 & 0xFF);
   246d6:	b25b      	sxtb	r3, r3
            break;
   246d8:	e7c3      	b.n	24662 <load_descriptor_values+0x3e>
        iter->pField = (char*)iter->message + data_offset;
   246da:	443a      	add	r2, r7
   246dc:	6182      	str	r2, [r0, #24]
        if (size_offset)
   246de:	f004 01c0 	and.w	r1, r4, #192	; 0xc0
   246e2:	b123      	cbz	r3, 246ee <load_descriptor_values+0xca>
            iter->pSize = (char*)iter->pField - size_offset;
   246e4:	1ad3      	subs	r3, r2, r3
        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
   246e6:	2980      	cmp	r1, #128	; 0x80
            iter->pSize = (char*)iter->pField - size_offset;
   246e8:	6203      	str	r3, [r0, #32]
        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
   246ea:	d109      	bne.n	24700 <load_descriptor_values+0xdc>
   246ec:	e00f      	b.n	2470e <load_descriptor_values+0xea>
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
   246ee:	f004 0530 	and.w	r5, r4, #48	; 0x30
   246f2:	2d20      	cmp	r5, #32
   246f4:	d1f7      	bne.n	246e6 <load_descriptor_values+0xc2>
   246f6:	2c3f      	cmp	r4, #63	; 0x3f
   246f8:	d804      	bhi.n	24704 <load_descriptor_values+0xe0>
            iter->pSize = &iter->array_size;
   246fa:	f100 0314 	add.w	r3, r0, #20
            iter->pSize = NULL;
   246fe:	6203      	str	r3, [r0, #32]
            iter->pData = iter->pField;
   24700:	61c2      	str	r2, [r0, #28]
   24702:	e7b7      	b.n	24674 <load_descriptor_values+0x50>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
   24704:	2980      	cmp	r1, #128	; 0x80
   24706:	d1fa      	bne.n	246fe <load_descriptor_values+0xda>
            iter->pSize = &iter->array_size;
   24708:	f100 0314 	add.w	r3, r0, #20
   2470c:	6203      	str	r3, [r0, #32]
            iter->pData = *(void**)iter->pField;
   2470e:	6813      	ldr	r3, [r2, #0]
   24710:	61c3      	str	r3, [r0, #28]
   24712:	e7af      	b.n	24674 <load_descriptor_values+0x50>
        return false;
   24714:	2000      	movs	r0, #0
   24716:	e7b8      	b.n	2468a <load_descriptor_values+0x66>

00024718 <advance_iterator>:

static void advance_iterator(pb_field_iter_t *iter)
{
    iter->index++;
   24718:	8903      	ldrh	r3, [r0, #8]
{
   2471a:	b510      	push	{r4, lr}
    iter->index++;
   2471c:	3301      	adds	r3, #1
   2471e:	b29b      	uxth	r3, r3

    if (iter->index >= iter->descriptor->field_count)
   24720:	6801      	ldr	r1, [r0, #0]
    iter->index++;
   24722:	8103      	strh	r3, [r0, #8]
    if (iter->index >= iter->descriptor->field_count)
   24724:	8a0a      	ldrh	r2, [r1, #16]
   24726:	429a      	cmp	r2, r3
   24728:	d803      	bhi.n	24732 <advance_iterator+0x1a>
    {
        /* Restart */
        iter->index = 0;
   2472a:	2300      	movs	r3, #0
        iter->field_info_index = 0;
        iter->submessage_index = 0;
        iter->required_field_index = 0;
   2472c:	e9c0 3302 	strd	r3, r3, [r0, #8]
         */
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
    }
}
   24730:	bd10      	pop	{r4, pc}
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
   24732:	2401      	movs	r4, #1
        uint32_t prev_descriptor = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
   24734:	680b      	ldr	r3, [r1, #0]
   24736:	8942      	ldrh	r2, [r0, #10]
   24738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
        pb_type_t prev_type = (prev_descriptor >> 8) & 0xFF;
   2473c:	0a0b      	lsrs	r3, r1, #8
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
   2473e:	f001 0103 	and.w	r1, r1, #3
   24742:	fa04 f101 	lsl.w	r1, r4, r1
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
   24746:	440a      	add	r2, r1
   24748:	8142      	strh	r2, [r0, #10]
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
   2474a:	8982      	ldrh	r2, [r0, #12]
   2474c:	f003 0130 	and.w	r1, r3, #48	; 0x30
   24750:	2900      	cmp	r1, #0
   24752:	bf08      	it	eq
   24754:	3201      	addeq	r2, #1
   24756:	8182      	strh	r2, [r0, #12]
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
   24758:	89c2      	ldrh	r2, [r0, #14]
   2475a:	f003 030e 	and.w	r3, r3, #14
   2475e:	2b08      	cmp	r3, #8
   24760:	bf08      	it	eq
   24762:	3201      	addeq	r2, #1
   24764:	81c2      	strh	r2, [r0, #14]
}
   24766:	e7e3      	b.n	24730 <advance_iterator+0x18>

00024768 <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_msgdesc_t *desc, void *message)
{
   24768:	b570      	push	{r4, r5, r6, lr}
   2476a:	4604      	mov	r4, r0
   2476c:	460e      	mov	r6, r1
   2476e:	4615      	mov	r5, r2
__ssp_bos_icheck3(memset, void *, int)
   24770:	2100      	movs	r1, #0
   24772:	2220      	movs	r2, #32
   24774:	3008      	adds	r0, #8
   24776:	f005 f856 	bl	29826 <memset>
    memset(iter, 0, sizeof(*iter));

    iter->descriptor = desc;
    iter->message = message;
   2477a:	e9c4 6500 	strd	r6, r5, [r4]

    return load_descriptor_values(iter);
   2477e:	4620      	mov	r0, r4
}
   24780:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return load_descriptor_values(iter);
   24784:	f7ff bf4e 	b.w	24624 <load_descriptor_values>

00024788 <pb_field_iter_begin_extension>:

bool pb_field_iter_begin_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
   24788:	b538      	push	{r3, r4, r5, lr}
   2478a:	460c      	mov	r4, r1
   2478c:	4605      	mov	r5, r0
    const pb_msgdesc_t *msg = (const pb_msgdesc_t*)extension->type->arg;
   2478e:	680b      	ldr	r3, [r1, #0]
   24790:	6899      	ldr	r1, [r3, #8]
    bool status;

    uint32_t word0 = PB_PROGMEM_READU32(msg->field_info[0]);
   24792:	680b      	ldr	r3, [r1, #0]
    if (PB_ATYPE(word0 >> 8) == PB_ATYPE_POINTER)
   24794:	681b      	ldr	r3, [r3, #0]
   24796:	0a1b      	lsrs	r3, r3, #8
   24798:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   2479c:	2b80      	cmp	r3, #128	; 0x80
         * indirection. */
        status = pb_field_iter_begin(iter, msg, &extension->dest);
    }
    else
    {
        status = pb_field_iter_begin(iter, msg, extension->dest);
   2479e:	bf14      	ite	ne
   247a0:	6862      	ldrne	r2, [r4, #4]
        status = pb_field_iter_begin(iter, msg, &extension->dest);
   247a2:	1d22      	addeq	r2, r4, #4
    }

    iter->pSize = &extension->found;
   247a4:	340c      	adds	r4, #12
        status = pb_field_iter_begin(iter, msg, extension->dest);
   247a6:	f7ff ffdf 	bl	24768 <pb_field_iter_begin>
    iter->pSize = &extension->found;
   247aa:	622c      	str	r4, [r5, #32]
    return status;
}
   247ac:	bd38      	pop	{r3, r4, r5, pc}

000247ae <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
   247ae:	b510      	push	{r4, lr}
   247b0:	4604      	mov	r4, r0
    advance_iterator(iter);
   247b2:	f7ff ffb1 	bl	24718 <advance_iterator>
    (void)load_descriptor_values(iter);
   247b6:	f7ff ff35 	bl	24624 <load_descriptor_values>
    return iter->index != 0;
   247ba:	8920      	ldrh	r0, [r4, #8]
}
   247bc:	3800      	subs	r0, #0
   247be:	bf18      	it	ne
   247c0:	2001      	movne	r0, #1
   247c2:	bd10      	pop	{r4, pc}

000247c4 <pb_field_iter_begin_const>:
    return t.p1;
}

bool pb_field_iter_begin_const(pb_field_iter_t *iter, const pb_msgdesc_t *desc, const void *message)
{
    return pb_field_iter_begin(iter, desc, pb_const_cast(message));
   247c4:	f7ff bfd0 	b.w	24768 <pb_field_iter_begin>

000247c8 <pb_field_iter_begin_extension_const>:
}

bool pb_field_iter_begin_extension_const(pb_field_iter_t *iter, const pb_extension_t *extension)
{
    return pb_field_iter_begin_extension(iter, (pb_extension_t*)pb_const_cast(extension));
   247c8:	f7ff bfde 	b.w	24788 <pb_field_iter_begin_extension>

000247cc <pb_default_field_callback>:
}

bool pb_default_field_callback(pb_istream_t *istream, pb_ostream_t *ostream, const pb_field_t *field)
{
   247cc:	b410      	push	{r4}
   247ce:	460b      	mov	r3, r1
   247d0:	4611      	mov	r1, r2
    if (field->data_size == sizeof(pb_callback_t))
   247d2:	8a52      	ldrh	r2, [r2, #18]
   247d4:	2a08      	cmp	r2, #8
   247d6:	d10e      	bne.n	247f6 <pb_default_field_callback+0x2a>
    {
        pb_callback_t *pCallback = (pb_callback_t*)field->pData;
   247d8:	69ca      	ldr	r2, [r1, #28]

        if (pCallback != NULL)
   247da:	b162      	cbz	r2, 247f6 <pb_default_field_callback+0x2a>
        {
            if (istream != NULL && pCallback->funcs.decode != NULL)
   247dc:	b128      	cbz	r0, 247ea <pb_default_field_callback+0x1e>
   247de:	6814      	ldr	r4, [r2, #0]
   247e0:	b11c      	cbz	r4, 247ea <pb_default_field_callback+0x1e>
            {
                return pCallback->funcs.decode(istream, field, &pCallback->arg);
   247e2:	3204      	adds	r2, #4
            }

            if (ostream != NULL && pCallback->funcs.encode != NULL)
            {
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   247e4:	4623      	mov	r3, r4
        }
    }

    return true; /* Success, but didn't do anything */

}
   247e6:	bc10      	pop	{r4}
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   247e8:	4718      	bx	r3
            if (ostream != NULL && pCallback->funcs.encode != NULL)
   247ea:	b123      	cbz	r3, 247f6 <pb_default_field_callback+0x2a>
   247ec:	6814      	ldr	r4, [r2, #0]
   247ee:	b114      	cbz	r4, 247f6 <pb_default_field_callback+0x2a>
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   247f0:	4618      	mov	r0, r3
   247f2:	3204      	adds	r2, #4
   247f4:	e7f6      	b.n	247e4 <pb_default_field_callback+0x18>
}
   247f6:	2001      	movs	r0, #1
   247f8:	bc10      	pop	{r4}
   247fa:	4770      	bx	lr

000247fc <buf_write>:
{
   247fc:	4603      	mov	r3, r0
   247fe:	b510      	push	{r4, lr}
    pb_byte_t *dest = (pb_byte_t*)stream->state;
   24800:	6840      	ldr	r0, [r0, #4]
    stream->state = dest + count;
   24802:	1884      	adds	r4, r0, r2
   24804:	605c      	str	r4, [r3, #4]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   24806:	f004 ffd4 	bl	297b2 <memcpy>
}
   2480a:	2001      	movs	r0, #1
   2480c:	bd10      	pop	{r4, pc}

0002480e <pb_encode_varint>:
{
   2480e:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (value <= 0x7F)
   24810:	2a80      	cmp	r2, #128	; 0x80
{
   24812:	b085      	sub	sp, #20
    if (value <= 0x7F)
   24814:	f173 0100 	sbcs.w	r1, r3, #0
{
   24818:	4606      	mov	r6, r0
        pb_byte_t byte = (pb_byte_t)value;
   2481a:	b2d4      	uxtb	r4, r2
   2481c:	a901      	add	r1, sp, #4
    if (value <= 0x7F)
   2481e:	d206      	bcs.n	2482e <pb_encode_varint+0x20>
        return pb_write(stream, &byte, 1);
   24820:	2201      	movs	r2, #1
        pb_byte_t byte = (pb_byte_t)value;
   24822:	f88d 4004 	strb.w	r4, [sp, #4]
    return pb_write(stream, buffer, i);
   24826:	f7e7 fd35 	bl	c294 <pb_write>
}
   2482a:	b005      	add	sp, #20
   2482c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    low >>= 7;
   2482e:	09d5      	lsrs	r5, r2, #7
   24830:	4608      	mov	r0, r1
    size_t i = 0;
   24832:	2200      	movs	r2, #0
    pb_byte_t byte = (pb_byte_t)(low & 0x7F);
   24834:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    while (i < 4 && (low != 0 || high != 0))
   24838:	ea53 0c05 	orrs.w	ip, r3, r5
   2483c:	4617      	mov	r7, r2
        buffer[i++] = byte;
   2483e:	f102 0201 	add.w	r2, r2, #1
    while (i < 4 && (low != 0 || high != 0))
   24842:	d108      	bne.n	24856 <pb_encode_varint+0x48>
   24844:	463a      	mov	r2, r7
    buffer[i++] = byte;
   24846:	f102 0310 	add.w	r3, r2, #16
   2484a:	446b      	add	r3, sp
    return pb_write(stream, buffer, i);
   2484c:	4630      	mov	r0, r6
    buffer[i++] = byte;
   2484e:	f803 4c0c 	strb.w	r4, [r3, #-12]
    return pb_write(stream, buffer, i);
   24852:	3201      	adds	r2, #1
   24854:	e7e7      	b.n	24826 <pb_encode_varint+0x18>
        byte |= 0x80;
   24856:	f064 047f 	orn	r4, r4, #127	; 0x7f
    while (i < 4 && (low != 0 || high != 0))
   2485a:	2a04      	cmp	r2, #4
        buffer[i++] = byte;
   2485c:	f800 4b01 	strb.w	r4, [r0], #1
        byte = (pb_byte_t)(low & 0x7F);
   24860:	f005 047f 	and.w	r4, r5, #127	; 0x7f
        low >>= 7;
   24864:	ea4f 15d5 	mov.w	r5, r5, lsr #7
    while (i < 4 && (low != 0 || high != 0))
   24868:	d1e6      	bne.n	24838 <pb_encode_varint+0x2a>
    if (high)
   2486a:	2b00      	cmp	r3, #0
   2486c:	d0eb      	beq.n	24846 <pb_encode_varint+0x38>
        byte = (pb_byte_t)(byte | ((high & 0x07) << 4));
   2486e:	0118      	lsls	r0, r3, #4
   24870:	f000 0070 	and.w	r0, r0, #112	; 0x70
   24874:	4304      	orrs	r4, r0
        high >>= 3;
   24876:	08db      	lsrs	r3, r3, #3
        while (high)
   24878:	2b00      	cmp	r3, #0
   2487a:	d0e4      	beq.n	24846 <pb_encode_varint+0x38>
            byte |= 0x80;
   2487c:	f064 047f 	orn	r4, r4, #127	; 0x7f
            buffer[i++] = byte;
   24880:	5454      	strb	r4, [r2, r1]
            byte = (pb_byte_t)(high & 0x7F);
   24882:	f003 047f 	and.w	r4, r3, #127	; 0x7f
            high >>= 7;
   24886:	3201      	adds	r2, #1
   24888:	09db      	lsrs	r3, r3, #7
   2488a:	e7f5      	b.n	24878 <pb_encode_varint+0x6a>

0002488c <pb_encode_svarint>:
    if (value < 0)
   2488c:	1892      	adds	r2, r2, r2
   2488e:	eb43 0103 	adc.w	r1, r3, r3
    return pb_encode_varint(stream, zigzagged);
   24892:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
   24896:	ea81 73e3 	eor.w	r3, r1, r3, asr #31
   2489a:	f7ff bfb8 	b.w	2480e <pb_encode_varint>

0002489e <pb_encode_fixed32>:
    return pb_write(stream, (const pb_byte_t*)value, 4);
   2489e:	2204      	movs	r2, #4
   248a0:	f7e7 bcf8 	b.w	c294 <pb_write>

000248a4 <pb_encode_fixed64>:
    return pb_write(stream, (const pb_byte_t*)value, 8);
   248a4:	2208      	movs	r2, #8
   248a6:	f7e7 bcf5 	b.w	c294 <pb_write>

000248aa <pb_encode_tag>:
{
   248aa:	4613      	mov	r3, r2
    return pb_encode_varint(stream, tag);
   248ac:	ea41 02c2 	orr.w	r2, r1, r2, lsl #3
   248b0:	0f5b      	lsrs	r3, r3, #29
   248b2:	f7ff bfac 	b.w	2480e <pb_encode_varint>

000248b6 <pb_encode_string>:
{
   248b6:	b570      	push	{r4, r5, r6, lr}
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
   248b8:	2300      	movs	r3, #0
{
   248ba:	4604      	mov	r4, r0
   248bc:	460d      	mov	r5, r1
   248be:	4616      	mov	r6, r2
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
   248c0:	f7ff ffa5 	bl	2480e <pb_encode_varint>
   248c4:	b130      	cbz	r0, 248d4 <pb_encode_string+0x1e>
    return pb_write(stream, buffer, size);
   248c6:	4632      	mov	r2, r6
   248c8:	4629      	mov	r1, r5
   248ca:	4620      	mov	r0, r4
}
   248cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_write(stream, buffer, size);
   248d0:	f7e7 bce0 	b.w	c294 <pb_write>
}
   248d4:	bd70      	pop	{r4, r5, r6, pc}

000248d6 <cbpprintf_external>:
}

int cbpprintf_external(cbprintf_cb out,
		       cbvprintf_external_formatter_func formatter,
		       void *ctx, void *packaged)
{
   248d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   248da:	4606      	mov	r6, r0
   248dc:	460d      	mov	r5, r1
   248de:	4617      	mov	r7, r2
	uint8_t *buf = packaged;
	struct cbprintf_package_hdr_ext *hdr = packaged;
	char *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
   248e0:	4698      	mov	r8, r3
   248e2:	b32b      	cbz	r3, 24930 <cbpprintf_external+0x5a>
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
   248e4:	f04f 0a00 	mov.w	sl, #0
	args_size = hdr->hdr.desc.len * sizeof(int);
   248e8:	f898 4000 	ldrb.w	r4, [r8]
	s_nbr     = hdr->hdr.desc.str_cnt;
   248ec:	f893 9001 	ldrb.w	r9, [r3, #1]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   248f0:	78db      	ldrb	r3, [r3, #3]
	args_size = hdr->hdr.desc.len * sizeof(int);
   248f2:	00a4      	lsls	r4, r4, #2
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   248f4:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
   248f8:	f898 3002 	ldrb.w	r3, [r8, #2]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   248fc:	441c      	add	r4, r3
   248fe:	4444      	add	r4, r8
	for (i = 0; i < s_nbr; i++) {
   24900:	45ca      	cmp	sl, r9
   24902:	d309      	bcc.n	24918 <cbpprintf_external+0x42>
	return formatter(out, ctx, fmt, u.ap);
   24904:	4639      	mov	r1, r7
   24906:	4630      	mov	r0, r6
   24908:	46ac      	mov	ip, r5
   2490a:	f8d8 2004 	ldr.w	r2, [r8, #4]
   2490e:	f108 0308 	add.w	r3, r8, #8
	/* Skip past the header */
	buf += sizeof(*hdr);

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, hdr->fmt, buf);
}
   24912:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
   24916:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
   24918:	f814 3b01 	ldrb.w	r3, [r4], #1
	for (i = 0; i < s_nbr; i++) {
   2491c:	f10a 0a01 	add.w	sl, sl, #1
		s += strlen(s) + 1;
   24920:	4620      	mov	r0, r4
		*ps = s;
   24922:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
		s += strlen(s) + 1;
   24926:	f7e4 fd1b 	bl	9360 <strlen>
   2492a:	3001      	adds	r0, #1
   2492c:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
   2492e:	e7e7      	b.n	24900 <cbpprintf_external+0x2a>
}
   24930:	f06f 0015 	mvn.w	r0, #21
   24934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00024938 <arch_printk_char_out>:
}
   24938:	2000      	movs	r0, #0
   2493a:	4770      	bx	lr

0002493c <str_out>:
{
   2493c:	b530      	push	{r4, r5, lr}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   2493e:	688a      	ldr	r2, [r1, #8]
   24940:	680c      	ldr	r4, [r1, #0]
		ctx->str[ctx->count++] = '\0';
   24942:	1c55      	adds	r5, r2, #1
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   24944:	b114      	cbz	r4, 2494c <str_out+0x10>
   24946:	684b      	ldr	r3, [r1, #4]
   24948:	4293      	cmp	r3, r2
   2494a:	dc01      	bgt.n	24950 <str_out+0x14>
		ctx->count++;
   2494c:	608d      	str	r5, [r1, #8]
}
   2494e:	bd30      	pop	{r4, r5, pc}
	if (ctx->count == ctx->max - 1) {
   24950:	3b01      	subs	r3, #1
   24952:	4293      	cmp	r3, r2
		ctx->str[ctx->count++] = '\0';
   24954:	bf08      	it	eq
   24956:	2200      	moveq	r2, #0
   24958:	608d      	str	r5, [r1, #8]
   2495a:	bf0c      	ite	eq
   2495c:	54e2      	strbeq	r2, [r4, r3]
		ctx->str[ctx->count++] = c;
   2495e:	54a0      	strbne	r0, [r4, r2]
   24960:	e7f5      	b.n	2494e <str_out+0x12>

00024962 <printk>:
{
   24962:	b40f      	push	{r0, r1, r2, r3}
   24964:	b507      	push	{r0, r1, r2, lr}
   24966:	a904      	add	r1, sp, #16
   24968:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
   2496c:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
   2496e:	f7e8 f969 	bl	cc44 <vprintk>
}
   24972:	b003      	add	sp, #12
   24974:	f85d eb04 	ldr.w	lr, [sp], #4
   24978:	b004      	add	sp, #16
   2497a:	4770      	bx	lr

0002497c <snprintk>:
{
   2497c:	b40c      	push	{r2, r3}
   2497e:	b507      	push	{r0, r1, r2, lr}
   24980:	ab04      	add	r3, sp, #16
   24982:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
   24986:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
   24988:	f7e8 f96a 	bl	cc60 <vsnprintk>
}
   2498c:	b003      	add	sp, #12
   2498e:	f85d eb04 	ldr.w	lr, [sp], #4
   24992:	b002      	add	sp, #8
   24994:	4770      	bx	lr

00024996 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   24996:	4604      	mov	r4, r0
   24998:	b508      	push	{r3, lr}
   2499a:	4608      	mov	r0, r1
   2499c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
   2499e:	461a      	mov	r2, r3
   249a0:	47a0      	blx	r4
	return z_impl_z_current_get();
   249a2:	f7fd f961 	bl	21c68 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
   249a6:	f7ec f899 	bl	10adc <z_impl_k_thread_abort>

000249aa <chunk_size>:
		return ((uint16_t *)cmem)[f];
   249aa:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   249ae:	8840      	ldrh	r0, [r0, #2]
}
   249b0:	0840      	lsrs	r0, r0, #1
   249b2:	4770      	bx	lr

000249b4 <free_list_add>:
{
   249b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   249b6:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
   249b8:	f7ff fff7 	bl	249aa <chunk_size>
	return 31 - __builtin_clz(usable_sz);
   249bc:	fab0 f080 	clz	r0, r0
   249c0:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
   249c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   249c8:	f8dc 6010 	ldr.w	r6, [ip, #16]
	void *cmem = &buf[c];
   249cc:	00ca      	lsls	r2, r1, #3
		((uint16_t *)cmem)[f] = val;
   249ce:	1d17      	adds	r7, r2, #4
{
   249d0:	460c      	mov	r4, r1
   249d2:	3206      	adds	r2, #6
   249d4:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
   249d6:	b956      	cbnz	r6, 249ee <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
   249d8:	2101      	movs	r1, #1
   249da:	fa01 f000 	lsl.w	r0, r1, r0
   249de:	68d9      	ldr	r1, [r3, #12]
   249e0:	4301      	orrs	r1, r0
   249e2:	60d9      	str	r1, [r3, #12]
		b->next = c;
   249e4:	f8cc 4010 	str.w	r4, [ip, #16]
   249e8:	53dd      	strh	r5, [r3, r7]
   249ea:	529d      	strh	r5, [r3, r2]
}
   249ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
   249ee:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
   249f0:	3104      	adds	r1, #4
   249f2:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
   249f4:	53d8      	strh	r0, [r3, r7]
   249f6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   249fa:	529e      	strh	r6, [r3, r2]
   249fc:	80c5      	strh	r5, [r0, #6]
   249fe:	525d      	strh	r5, [r3, r1]
   24a00:	e7f4      	b.n	249ec <free_list_add+0x38>

00024a02 <free_list_remove_bidx>:
{
   24a02:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
   24a04:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
   24a08:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
   24a0a:	4299      	cmp	r1, r3
   24a0c:	f102 0104 	add.w	r1, r2, #4
   24a10:	d10a      	bne.n	24a28 <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
   24a12:	2301      	movs	r3, #1
   24a14:	fa03 f202 	lsl.w	r2, r3, r2
   24a18:	68c3      	ldr	r3, [r0, #12]
   24a1a:	ea23 0302 	bic.w	r3, r3, r2
   24a1e:	60c3      	str	r3, [r0, #12]
		b->next = 0;
   24a20:	2300      	movs	r3, #0
   24a22:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
   24a26:	bd10      	pop	{r4, pc}
   24a28:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
   24a2a:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
   24a2e:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
   24a32:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
   24a36:	80cb      	strh	r3, [r1, #6]
   24a38:	8082      	strh	r2, [r0, #4]
}
   24a3a:	e7f4      	b.n	24a26 <free_list_remove_bidx+0x24>

00024a3c <free_list_remove>:
{
   24a3c:	b508      	push	{r3, lr}
   24a3e:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
   24a40:	f7ff ffb3 	bl	249aa <chunk_size>
	return 31 - __builtin_clz(usable_sz);
   24a44:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
   24a48:	4618      	mov	r0, r3
}
   24a4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
   24a4e:	f1c2 021f 	rsb	r2, r2, #31
   24a52:	f7ff bfd6 	b.w	24a02 <free_list_remove_bidx>

00024a56 <alloc_chunk>:
{
   24a56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   24a5a:	fab1 f581 	clz	r5, r1
   24a5e:	f1c5 091f 	rsb	r9, r5, #31
	if (b->next) {
   24a62:	eb00 0889 	add.w	r8, r0, r9, lsl #2
   24a66:	f8d8 2010 	ldr.w	r2, [r8, #16]
{
   24a6a:	4603      	mov	r3, r0
   24a6c:	460e      	mov	r6, r1
	if (b->next) {
   24a6e:	b1c2      	cbz	r2, 24aa2 <alloc_chunk+0x4c>
   24a70:	2703      	movs	r7, #3
			chunkid_t c = b->next;
   24a72:	f8d8 4010 	ldr.w	r4, [r8, #16]
			if (chunk_size(h, c) >= sz) {
   24a76:	4618      	mov	r0, r3
   24a78:	4621      	mov	r1, r4
   24a7a:	f7ff ff96 	bl	249aa <chunk_size>
   24a7e:	42b0      	cmp	r0, r6
   24a80:	d306      	bcc.n	24a90 <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
   24a82:	464a      	mov	r2, r9
		free_list_remove_bidx(h, c, minbucket);
   24a84:	4618      	mov	r0, r3
   24a86:	f7ff ffbc 	bl	24a02 <free_list_remove_bidx>
}
   24a8a:	4620      	mov	r0, r4
   24a8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
   24a90:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   24a94:	88e0      	ldrh	r0, [r4, #6]
		} while (--i && b->next != first);
   24a96:	3f01      	subs	r7, #1
			b->next = next_free_chunk(h, c);
   24a98:	f8c8 0010 	str.w	r0, [r8, #16]
		} while (--i && b->next != first);
   24a9c:	d001      	beq.n	24aa2 <alloc_chunk+0x4c>
   24a9e:	4282      	cmp	r2, r0
   24aa0:	d1e7      	bne.n	24a72 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
   24aa2:	f04f 34ff 	mov.w	r4, #4294967295
   24aa6:	f1c5 0220 	rsb	r2, r5, #32
   24aaa:	4094      	lsls	r4, r2
   24aac:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
   24aae:	4014      	ands	r4, r2
   24ab0:	d0eb      	beq.n	24a8a <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
   24ab2:	fa94 f2a4 	rbit	r2, r4
   24ab6:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
   24aba:	1d11      	adds	r1, r2, #4
   24abc:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
   24ac0:	4621      	mov	r1, r4
   24ac2:	e7df      	b.n	24a84 <alloc_chunk+0x2e>

00024ac4 <merge_chunks>:
{
   24ac4:	b538      	push	{r3, r4, r5, lr}
   24ac6:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   24ac8:	f7ff ff6f 	bl	249aa <chunk_size>
{
   24acc:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   24ace:	4604      	mov	r4, r0
   24ad0:	4611      	mov	r1, r2
   24ad2:	4618      	mov	r0, r3
   24ad4:	f7ff ff69 	bl	249aa <chunk_size>
   24ad8:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   24ada:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
   24adc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
   24ae0:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
   24ae2:	4618      	mov	r0, r3
   24ae4:	f7ff ff61 	bl	249aa <chunk_size>
	void *cmem = &buf[c];
   24ae8:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
   24aea:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
   24aee:	bd38      	pop	{r3, r4, r5, pc}

00024af0 <split_chunks>:
{
   24af0:	b538      	push	{r3, r4, r5, lr}
   24af2:	460c      	mov	r4, r1
   24af4:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
   24af6:	f7ff ff58 	bl	249aa <chunk_size>
	chunksz_t rsz = sz0 - lsz;
   24afa:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
   24afc:	1a51      	subs	r1, r2, r1
	chunksz_t rsz = sz0 - lsz;
   24afe:	4405      	add	r5, r0
   24b00:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   24b04:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
   24b06:	8060      	strh	r0, [r4, #2]
   24b08:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   24b0c:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
   24b0e:	8044      	strh	r4, [r0, #2]
   24b10:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
   24b14:	4618      	mov	r0, r3
   24b16:	4611      	mov	r1, r2
   24b18:	f7ff ff47 	bl	249aa <chunk_size>
	void *cmem = &buf[c];
   24b1c:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
   24b1e:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
   24b22:	bd38      	pop	{r3, r4, r5, pc}

00024b24 <free_chunk>:
{
   24b24:	b538      	push	{r3, r4, r5, lr}
   24b26:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
   24b28:	f7ff ff3f 	bl	249aa <chunk_size>
   24b2c:	460c      	mov	r4, r1
   24b2e:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
   24b30:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
   24b34:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
   24b36:	07da      	lsls	r2, r3, #31
   24b38:	d40a      	bmi.n	24b50 <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
   24b3a:	4628      	mov	r0, r5
   24b3c:	f7ff ff7e 	bl	24a3c <free_list_remove>
	return c + chunk_size(h, c);
   24b40:	4621      	mov	r1, r4
   24b42:	4628      	mov	r0, r5
   24b44:	f7ff ff31 	bl	249aa <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
   24b48:	1822      	adds	r2, r4, r0
   24b4a:	4628      	mov	r0, r5
   24b4c:	f7ff ffba 	bl	24ac4 <merge_chunks>
		return ((uint16_t *)cmem)[f];
   24b50:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
   24b54:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
   24b56:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
   24b5a:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
   24b5c:	07db      	lsls	r3, r3, #31
   24b5e:	d40c      	bmi.n	24b7a <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
   24b60:	4628      	mov	r0, r5
   24b62:	f7ff ff6b 	bl	24a3c <free_list_remove>
		return ((uint16_t *)cmem)[f];
   24b66:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
   24b6a:	4622      	mov	r2, r4
   24b6c:	1a61      	subs	r1, r4, r1
   24b6e:	4628      	mov	r0, r5
   24b70:	f7ff ffa8 	bl	24ac4 <merge_chunks>
   24b74:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
   24b78:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
   24b7a:	4621      	mov	r1, r4
   24b7c:	4628      	mov	r0, r5
}
   24b7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
   24b82:	f7ff bf17 	b.w	249b4 <free_list_add>

00024b86 <sys_heap_alloc>:
{
   24b86:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
   24b88:	6805      	ldr	r5, [r0, #0]
	if (bytes == 0U || size_too_big(h, bytes)) {
   24b8a:	b909      	cbnz	r1, 24b90 <sys_heap_alloc+0xa>
		return NULL;
   24b8c:	2000      	movs	r0, #0
}
   24b8e:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
   24b90:	68ab      	ldr	r3, [r5, #8]
   24b92:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   24b96:	d9f9      	bls.n	24b8c <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   24b98:	310b      	adds	r1, #11
   24b9a:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
   24b9c:	4621      	mov	r1, r4
   24b9e:	4628      	mov	r0, r5
   24ba0:	f7ff ff59 	bl	24a56 <alloc_chunk>
	if (c == 0U) {
   24ba4:	4606      	mov	r6, r0
   24ba6:	2800      	cmp	r0, #0
   24ba8:	d0f0      	beq.n	24b8c <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
   24baa:	4601      	mov	r1, r0
   24bac:	4628      	mov	r0, r5
   24bae:	f7ff fefc 	bl	249aa <chunk_size>
   24bb2:	42a0      	cmp	r0, r4
   24bb4:	d907      	bls.n	24bc6 <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
   24bb6:	4628      	mov	r0, r5
   24bb8:	1932      	adds	r2, r6, r4
   24bba:	f7ff ff99 	bl	24af0 <split_chunks>
		free_list_add(h, c + chunk_sz);
   24bbe:	4611      	mov	r1, r2
   24bc0:	4628      	mov	r0, r5
   24bc2:	f7ff fef7 	bl	249b4 <free_list_add>
	void *cmem = &buf[c];
   24bc6:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
   24bca:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   24bcc:	8853      	ldrh	r3, [r2, #2]
   24bce:	3004      	adds	r0, #4
   24bd0:	f043 0301 	orr.w	r3, r3, #1
   24bd4:	8053      	strh	r3, [r2, #2]
	return mem;
   24bd6:	e7da      	b.n	24b8e <sys_heap_alloc+0x8>

00024bd8 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   24bd8:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
   24bda:	f013 0307 	ands.w	r3, r3, #7
   24bde:	d105      	bne.n	24bec <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
   24be0:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
   24be2:	2b00      	cmp	r3, #0
   24be4:	bf0c      	ite	eq
   24be6:	2000      	moveq	r0, #0
   24be8:	2003      	movne	r0, #3
   24bea:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   24bec:	2b02      	cmp	r3, #2
   24bee:	d105      	bne.n	24bfc <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
   24bf0:	8bc0      	ldrh	r0, [r0, #30]
   24bf2:	fab0 f080 	clz	r0, r0
   24bf6:	0940      	lsrs	r0, r0, #5
   24bf8:	0080      	lsls	r0, r0, #2
   24bfa:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
   24bfc:	2b01      	cmp	r3, #1
   24bfe:	d105      	bne.n	24c0c <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
   24c00:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
   24c02:	2b00      	cmp	r3, #0
   24c04:	bf0c      	ite	eq
   24c06:	2000      	moveq	r0, #0
   24c08:	2005      	movne	r0, #5
   24c0a:	4770      	bx	lr
	int evt = EVT_NOP;
   24c0c:	2000      	movs	r0, #0
}
   24c0e:	4770      	bx	lr

00024c10 <validate_args>:
{
   24c10:	b510      	push	{r4, lr}
   24c12:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   24c14:	b100      	cbz	r0, 24c18 <validate_args+0x8>
   24c16:	b911      	cbnz	r1, 24c1e <validate_args+0xe>
		return -EINVAL;
   24c18:	f06f 0015 	mvn.w	r0, #21
}
   24c1c:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
   24c1e:	1d08      	adds	r0, r1, #4
   24c20:	f000 f82f 	bl	24c82 <sys_notify_validate>
	if ((rv == 0)
   24c24:	2800      	cmp	r0, #0
   24c26:	d1f9      	bne.n	24c1c <validate_args+0xc>
	    && ((cli->notify.flags
   24c28:	68a3      	ldr	r3, [r4, #8]
   24c2a:	2b03      	cmp	r3, #3
   24c2c:	d9f6      	bls.n	24c1c <validate_args+0xc>
   24c2e:	e7f3      	b.n	24c18 <validate_args+0x8>

00024c30 <notify_one>:
{
   24c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24c34:	460d      	mov	r5, r1
   24c36:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   24c38:	4619      	mov	r1, r3
   24c3a:	1d28      	adds	r0, r5, #4
{
   24c3c:	4690      	mov	r8, r2
   24c3e:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   24c40:	f7e8 fc14 	bl	d46c <sys_notify_finalize>
	if (cb) {
   24c44:	4604      	mov	r4, r0
   24c46:	b138      	cbz	r0, 24c58 <notify_one+0x28>
		cb(mgr, cli, state, res);
   24c48:	4633      	mov	r3, r6
   24c4a:	4642      	mov	r2, r8
   24c4c:	4629      	mov	r1, r5
   24c4e:	4638      	mov	r0, r7
   24c50:	46a4      	mov	ip, r4
}
   24c52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
   24c56:	4760      	bx	ip
}
   24c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00024c5c <onoff_manager_init>:
{
   24c5c:	b538      	push	{r3, r4, r5, lr}
   24c5e:	460c      	mov	r4, r1
	if ((mgr == NULL)
   24c60:	4605      	mov	r5, r0
   24c62:	b158      	cbz	r0, 24c7c <onoff_manager_init+0x20>
	    || (transitions == NULL)
   24c64:	b151      	cbz	r1, 24c7c <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
   24c66:	680b      	ldr	r3, [r1, #0]
   24c68:	b143      	cbz	r3, 24c7c <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
   24c6a:	684b      	ldr	r3, [r1, #4]
   24c6c:	b133      	cbz	r3, 24c7c <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   24c6e:	2220      	movs	r2, #32
   24c70:	2100      	movs	r1, #0
   24c72:	f004 fdd8 	bl	29826 <memset>
	return 0;
   24c76:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   24c78:	612c      	str	r4, [r5, #16]
}
   24c7a:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   24c7c:	f06f 0015 	mvn.w	r0, #21
   24c80:	e7fb      	b.n	24c7a <onoff_manager_init+0x1e>

00024c82 <sys_notify_validate>:
	if (notify == NULL) {
   24c82:	4603      	mov	r3, r0
   24c84:	b140      	cbz	r0, 24c98 <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   24c86:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   24c88:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
   24c8c:	2a02      	cmp	r2, #2
   24c8e:	d006      	beq.n	24c9e <sys_notify_validate+0x1c>
   24c90:	2a03      	cmp	r2, #3
   24c92:	d004      	beq.n	24c9e <sys_notify_validate+0x1c>
   24c94:	2a01      	cmp	r2, #1
   24c96:	d005      	beq.n	24ca4 <sys_notify_validate+0x22>
   24c98:	f06f 0015 	mvn.w	r0, #21
}
   24c9c:	4770      	bx	lr
		if (notify->method.signal == NULL) {
   24c9e:	681a      	ldr	r2, [r3, #0]
   24ca0:	2a00      	cmp	r2, #0
   24ca2:	d0f9      	beq.n	24c98 <sys_notify_validate+0x16>
		notify->result = 0;
   24ca4:	2000      	movs	r0, #0
   24ca6:	6098      	str	r0, [r3, #8]
   24ca8:	4770      	bx	lr

00024caa <outs>:
{
   24caa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24cae:	4607      	mov	r7, r0
   24cb0:	4688      	mov	r8, r1
   24cb2:	4615      	mov	r5, r2
   24cb4:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   24cb6:	4614      	mov	r4, r2
   24cb8:	42b4      	cmp	r4, r6
   24cba:	d305      	bcc.n	24cc8 <outs+0x1e>
   24cbc:	b10e      	cbz	r6, 24cc2 <outs+0x18>
	return (int)count;
   24cbe:	1b60      	subs	r0, r4, r5
   24cc0:	e008      	b.n	24cd4 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   24cc2:	7823      	ldrb	r3, [r4, #0]
   24cc4:	2b00      	cmp	r3, #0
   24cc6:	d0fa      	beq.n	24cbe <outs+0x14>
		int rc = out((int)*sp++, ctx);
   24cc8:	4641      	mov	r1, r8
   24cca:	f814 0b01 	ldrb.w	r0, [r4], #1
   24cce:	47b8      	blx	r7
		if (rc < 0) {
   24cd0:	2800      	cmp	r0, #0
   24cd2:	daf1      	bge.n	24cb8 <outs+0xe>
}
   24cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00024cd8 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
   24cd8:	4040      	eors	r0, r0
   24cda:	f380 8811 	msr	BASEPRI, r0
   24cde:	f04f 0004 	mov.w	r0, #4
   24ce2:	df02      	svc	2
}
   24ce4:	4770      	bx	lr

00024ce6 <assert_print>:

void assert_print(const char *fmt, ...)
{
   24ce6:	b40f      	push	{r0, r1, r2, r3}
   24ce8:	b507      	push	{r0, r1, r2, lr}
   24cea:	a904      	add	r1, sp, #16
   24cec:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
   24cf0:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
   24cf2:	f7e7 ffa7 	bl	cc44 <vprintk>

	va_end(ap);
}
   24cf6:	b003      	add	sp, #12
   24cf8:	f85d eb04 	ldr.w	lr, [sp], #4
   24cfc:	b004      	add	sp, #16
   24cfe:	4770      	bx	lr

00024d00 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_THREAD_STACK_SIZE, 1024);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_UART_BUFFER_SIZE, 200);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_SECURITY_ENABLED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_UART_RX_WAIT_TIME, 50);

GEN_ABS_SYM_END
   24d00:	4770      	bx	lr

00024d02 <nordicsemi_nrf53_init>:
{
   24d02:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   24d04:	f04f 0320 	mov.w	r3, #32
   24d08:	f3ef 8511 	mrs	r5, BASEPRI
   24d0c:	f383 8812 	msr	BASEPRI_MAX, r3
   24d10:	f3bf 8f6f 	isb	sy
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
   24d14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
   24d18:	2401      	movs	r4, #1
   24d1a:	2202      	movs	r2, #2
		soc_secure_gpio_pin_mcu_select(forwarded_psels[i], NRF_GPIO_PIN_SEL_NETWORK);
   24d1c:	4621      	mov	r1, r4
   24d1e:	f8c3 26d0 	str.w	r2, [r3, #1744]	; 0x6d0
   24d22:	2021      	movs	r0, #33	; 0x21
   24d24:	f8c3 4704 	str.w	r4, [r3, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
   24d28:	f8c3 4904 	str.w	r4, [r3, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
   24d2c:	f8c3 4b00 	str.w	r4, [r3, #2816]	; 0xb00
   24d30:	f7e9 f972 	bl	e018 <soc_secure_gpio_pin_mcu_select>
   24d34:	4621      	mov	r1, r4
   24d36:	2020      	movs	r0, #32
   24d38:	f7e9 f96e 	bl	e018 <soc_secure_gpio_pin_mcu_select>
   24d3c:	4621      	mov	r1, r4
   24d3e:	200b      	movs	r0, #11
   24d40:	f7e9 f96a 	bl	e018 <soc_secure_gpio_pin_mcu_select>
   24d44:	4621      	mov	r1, r4
   24d46:	200a      	movs	r0, #10
   24d48:	f7e9 f966 	bl	e018 <soc_secure_gpio_pin_mcu_select>
	__asm__ volatile(
   24d4c:	f385 8811 	msr	BASEPRI, r5
   24d50:	f3bf 8f6f 	isb	sy
}
   24d54:	2000      	movs	r0, #0
   24d56:	bd38      	pop	{r3, r4, r5, pc}

00024d58 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
   24d58:	2806      	cmp	r0, #6
   24d5a:	d108      	bne.n	24d6e <pm_state_set+0x16>
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
   24d5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   24d60:	2201      	movs	r2, #1
   24d62:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
   24d66:	f3bf 8f4f 	dsb	sy
        __WFE();
   24d6a:	bf20      	wfe
    while (true)
   24d6c:	e7fd      	b.n	24d6a <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
   24d6e:	4770      	bx	lr

00024d70 <pm_state_exit_post_ops>:
   24d70:	2300      	movs	r3, #0
   24d72:	f383 8811 	msr	BASEPRI, r3
   24d76:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   24d7a:	4770      	bx	lr

00024d7c <soc_secure_mem_read>:
#endif /* NRF_GPIO_HAS_SEL */

int soc_secure_mem_read(void *dst, void *src, size_t len)
{
   24d7c:	b507      	push	{r0, r1, r2, lr}
	enum tfm_platform_err_t status;
	uint32_t result;

	status = tfm_platform_mem_read(dst, (uintptr_t)src, len, &result);
   24d7e:	ab01      	add	r3, sp, #4
   24d80:	f003 fce2 	bl	28748 <tfm_platform_mem_read>

	switch (status) {
   24d84:	2802      	cmp	r0, #2
   24d86:	d00a      	beq.n	24d9e <soc_secure_mem_read+0x22>
   24d88:	2803      	cmp	r0, #3
   24d8a:	d00b      	beq.n	24da4 <soc_secure_mem_read+0x28>
   24d8c:	b968      	cbnz	r0, 24daa <soc_secure_mem_read+0x2e>
	case TFM_PLATFORM_ERR_INVALID_PARAM:
		return -EINVAL;
	case TFM_PLATFORM_ERR_NOT_SUPPORTED:
		return -ENOTSUP;
	case TFM_PLATFORM_ERR_SUCCESS:
		if (result == 0) {
   24d8e:	9801      	ldr	r0, [sp, #4]
   24d90:	3800      	subs	r0, #0
   24d92:	bf18      	it	ne
   24d94:	2001      	movne	r0, #1
   24d96:	4240      	negs	r0, r0
		}
		/* Fallthrough */
	default:
		return -EPERM;
	}
}
   24d98:	b003      	add	sp, #12
   24d9a:	f85d fb04 	ldr.w	pc, [sp], #4
		return -EINVAL;
   24d9e:	f06f 0015 	mvn.w	r0, #21
   24da2:	e7f9      	b.n	24d98 <soc_secure_mem_read+0x1c>
	switch (status) {
   24da4:	f06f 0085 	mvn.w	r0, #133	; 0x85
   24da8:	e7f6      	b.n	24d98 <soc_secure_mem_read+0x1c>
		return -EPERM;
   24daa:	f04f 30ff 	mov.w	r0, #4294967295
   24dae:	e7f3      	b.n	24d98 <soc_secure_mem_read+0x1c>

00024db0 <dummy_timestamp>:
}
   24db0:	2000      	movs	r0, #0
   24db2:	4770      	bx	lr

00024db4 <default_get_timestamp>:
   24db4:	f003 bbab 	b.w	2850e <sys_clock_cycle_get_32>

00024db8 <atomic_inc>:
{
   24db8:	4603      	mov	r3, r0
}
   24dba:	e8d3 0fef 	ldaex	r0, [r3]
   24dbe:	1c42      	adds	r2, r0, #1
   24dc0:	e8c3 2fe1 	stlex	r1, r2, [r3]
   24dc4:	2900      	cmp	r1, #0
   24dc6:	d1f8      	bne.n	24dba <atomic_inc+0x2>
   24dc8:	4770      	bx	lr

00024dca <enable_logger>:
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		(void)z_log_init(false, false);
   24dca:	2100      	movs	r1, #0
{
   24dcc:	b508      	push	{r3, lr}
		(void)z_log_init(false, false);
   24dce:	4608      	mov	r0, r1
   24dd0:	f7e9 f952 	bl	e078 <z_log_init.isra.0>
	}

	return 0;
}
   24dd4:	2000      	movs	r0, #0
   24dd6:	bd08      	pop	{r3, pc}

00024dd8 <z_log_notify_backend_enabled>:
}
   24dd8:	4770      	bx	lr

00024dda <z_log_get_tag>:
}
   24dda:	2000      	movs	r0, #0
   24ddc:	4770      	bx	lr

00024dde <z_log_msg_finalize>:
{
   24dde:	b570      	push	{r4, r5, r6, lr}
   24de0:	460e      	mov	r6, r1
   24de2:	4615      	mov	r5, r2
   24de4:	4619      	mov	r1, r3
	if (!msg) {
   24de6:	4604      	mov	r4, r0
   24de8:	f3c2 42cb 	ubfx	r2, r2, #19, #12
   24dec:	b918      	cbnz	r0, 24df6 <z_log_msg_finalize+0x18>
}
   24dee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
   24df2:	f7e9 ba2f 	b.w	e254 <z_log_dropped>
	if (data) {
   24df6:	b12b      	cbz	r3, 24e04 <z_log_msg_finalize+0x26>
		uint8_t *d = msg->data + desc.package_len;
   24df8:	3010      	adds	r0, #16
   24dfa:	f3c5 2349 	ubfx	r3, r5, #9, #10
   24dfe:	4418      	add	r0, r3
   24e00:	f004 fcd7 	bl	297b2 <memcpy>
	msg->hdr.source = source;
   24e04:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg_commit(msg);
   24e08:	4620      	mov	r0, r4
}
   24e0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg_commit(msg);
   24e0e:	f7e9 ba35 	b.w	e27c <z_log_msg_commit>

00024e12 <out_func>:
{
   24e12:	b507      	push	{r0, r1, r2, lr}
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
   24e14:	e9d1 3200 	ldrd	r3, r2, [r1]
		char x = (char)c;
   24e18:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
   24e1c:	2101      	movs	r1, #1
   24e1e:	6852      	ldr	r2, [r2, #4]
   24e20:	f10d 0007 	add.w	r0, sp, #7
   24e24:	4798      	blx	r3
}
   24e26:	2000      	movs	r0, #0
   24e28:	b003      	add	sp, #12
   24e2a:	f85d fb04 	ldr.w	pc, [sp], #4

00024e2e <cr_out_func>:
	if (c == '\n') {
   24e2e:	280a      	cmp	r0, #10
{
   24e30:	b538      	push	{r3, r4, r5, lr}
   24e32:	4604      	mov	r4, r0
   24e34:	460d      	mov	r5, r1
	if (c == '\n') {
   24e36:	d102      	bne.n	24e3e <cr_out_func+0x10>
		out_func((int)'\r', ctx);
   24e38:	200d      	movs	r0, #13
   24e3a:	f7ff ffea 	bl	24e12 <out_func>
	out_func(c, ctx);
   24e3e:	4629      	mov	r1, r5
   24e40:	4620      	mov	r0, r4
   24e42:	f7ff ffe6 	bl	24e12 <out_func>
}
   24e46:	2000      	movs	r0, #0
   24e48:	bd38      	pop	{r3, r4, r5, pc}

00024e4a <buffer_write>:
{
   24e4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   24e4c:	4606      	mov	r6, r0
   24e4e:	460d      	mov	r5, r1
   24e50:	4614      	mov	r4, r2
   24e52:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
   24e54:	4621      	mov	r1, r4
   24e56:	4628      	mov	r0, r5
   24e58:	463a      	mov	r2, r7
   24e5a:	47b0      	blx	r6
	} while (len != 0);
   24e5c:	1a24      	subs	r4, r4, r0
		buf += processed;
   24e5e:	4405      	add	r5, r0
	} while (len != 0);
   24e60:	d1f8      	bne.n	24e54 <buffer_write+0xa>
}
   24e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00024e64 <cbvprintf>:
{
   24e64:	b513      	push	{r0, r1, r4, lr}
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
   24e66:	2400      	movs	r4, #0
   24e68:	9400      	str	r4, [sp, #0]
   24e6a:	f7e8 fba3 	bl	d5b4 <z_cbvprintf_impl>
}
   24e6e:	b002      	add	sp, #8
   24e70:	bd10      	pop	{r4, pc}

00024e72 <log_output_flush>:
{
   24e72:	b510      	push	{r4, lr}
		     output->control_block->offset,
   24e74:	6842      	ldr	r2, [r0, #4]
{
   24e76:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
   24e78:	e9d2 2300 	ldrd	r2, r3, [r2]
   24e7c:	6881      	ldr	r1, [r0, #8]
   24e7e:	6800      	ldr	r0, [r0, #0]
   24e80:	f7ff ffe3 	bl	24e4a <buffer_write>
	output->control_block->offset = 0;
   24e84:	2200      	movs	r2, #0
   24e86:	6863      	ldr	r3, [r4, #4]
   24e88:	601a      	str	r2, [r3, #0]
}
   24e8a:	bd10      	pop	{r4, pc}

00024e8c <nvs_flash_rd>:
{
   24e8c:	b470      	push	{r4, r5, r6}
	offset += addr & ADDR_OFFS_MASK;
   24e8e:	6806      	ldr	r6, [r0, #0]
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
   24e90:	8984      	ldrh	r4, [r0, #12]
   24e92:	0c0d      	lsrs	r5, r1, #16
	offset += addr & ADDR_OFFS_MASK;
   24e94:	fa16 f181 	uxtah	r1, r6, r1
   24e98:	fb05 1104 	mla	r1, r5, r4, r1
	rc = flash_read(fs->flash_device, offset, data, len);
   24e9c:	6a80      	ldr	r0, [r0, #40]	; 0x28
	return api->read(dev, offset, data, len);
   24e9e:	6884      	ldr	r4, [r0, #8]
   24ea0:	6824      	ldr	r4, [r4, #0]
   24ea2:	46a4      	mov	ip, r4
}
   24ea4:	bc70      	pop	{r4, r5, r6}
   24ea6:	4760      	bx	ip

00024ea8 <nvs_sector_advance>:
	*addr += (1 << ADDR_SECT_SHIFT);
   24ea8:	680b      	ldr	r3, [r1, #0]
   24eaa:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
   24eae:	600b      	str	r3, [r1, #0]
	if ((*addr >> ADDR_SECT_SHIFT) == fs->sector_count) {
   24eb0:	89c0      	ldrh	r0, [r0, #14]
   24eb2:	0c1a      	lsrs	r2, r3, #16
   24eb4:	ebb0 4f13 	cmp.w	r0, r3, lsr #16
		*addr -= (fs->sector_count << ADDR_SECT_SHIFT);
   24eb8:	bf04      	itt	eq
   24eba:	eba3 4302 	subeq.w	r3, r3, r2, lsl #16
   24ebe:	600b      	streq	r3, [r1, #0]
}
   24ec0:	4770      	bx	lr

00024ec2 <nvs_flash_block_cmp>:
{
   24ec2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   24ec6:	4681      	mov	r9, r0
   24ec8:	460e      	mov	r6, r1
   24eca:	4617      	mov	r7, r2
   24ecc:	461c      	mov	r4, r3
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24ece:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
   24ed0:	b089      	sub	sp, #36	; 0x24
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24ed2:	681d      	ldr	r5, [r3, #0]
   24ed4:	426d      	negs	r5, r5
	block_size =
   24ed6:	f005 0520 	and.w	r5, r5, #32
	while (len) {
   24eda:	b91c      	cbnz	r4, 24ee4 <nvs_flash_block_cmp+0x22>
	return 0;
   24edc:	4620      	mov	r0, r4
}
   24ede:	b009      	add	sp, #36	; 0x24
   24ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		bytes_to_cmp = MIN(block_size, len);
   24ee4:	42ac      	cmp	r4, r5
   24ee6:	46a0      	mov	r8, r4
   24ee8:	bf28      	it	cs
   24eea:	46a8      	movcs	r8, r5
		rc = nvs_flash_rd(fs, addr, buf, bytes_to_cmp);
   24eec:	466a      	mov	r2, sp
   24eee:	4643      	mov	r3, r8
   24ef0:	4631      	mov	r1, r6
   24ef2:	4648      	mov	r0, r9
   24ef4:	f7ff ffca 	bl	24e8c <nvs_flash_rd>
		if (rc) {
   24ef8:	2800      	cmp	r0, #0
   24efa:	d1f0      	bne.n	24ede <nvs_flash_block_cmp+0x1c>
		rc = memcmp(data8, buf, bytes_to_cmp);
   24efc:	4642      	mov	r2, r8
   24efe:	4669      	mov	r1, sp
   24f00:	4638      	mov	r0, r7
   24f02:	f004 fc46 	bl	29792 <memcmp>
		if (rc) {
   24f06:	b920      	cbnz	r0, 24f12 <nvs_flash_block_cmp+0x50>
		len -= bytes_to_cmp;
   24f08:	eba4 0408 	sub.w	r4, r4, r8
		addr += bytes_to_cmp;
   24f0c:	4446      	add	r6, r8
		data8 += bytes_to_cmp;
   24f0e:	4447      	add	r7, r8
   24f10:	e7e3      	b.n	24eda <nvs_flash_block_cmp+0x18>
			return 1;
   24f12:	2001      	movs	r0, #1
   24f14:	e7e3      	b.n	24ede <nvs_flash_block_cmp+0x1c>

00024f16 <nvs_ate_crc8_update>:
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24f16:	4601      	mov	r1, r0
{
   24f18:	b510      	push	{r4, lr}
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24f1a:	2207      	movs	r2, #7
{
   24f1c:	4604      	mov	r4, r0
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24f1e:	20ff      	movs	r0, #255	; 0xff
   24f20:	f7e8 fad0 	bl	d4c4 <crc8_ccitt>
	entry->crc8 = crc8;
   24f24:	71e0      	strb	r0, [r4, #7]
}
   24f26:	bd10      	pop	{r4, pc}

00024f28 <nvs_flash_cmp_const>:
{
   24f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24f2c:	461c      	mov	r4, r3
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24f2e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
   24f30:	b088      	sub	sp, #32
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24f32:	681d      	ldr	r5, [r3, #0]
{
   24f34:	4607      	mov	r7, r0
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24f36:	426d      	negs	r5, r5
	block_size =
   24f38:	f005 0520 	and.w	r5, r5, #32
{
   24f3c:	460e      	mov	r6, r1
	(void)memset(cmp, value, block_size);
   24f3e:	4668      	mov	r0, sp
{
   24f40:	4611      	mov	r1, r2
	(void)memset(cmp, value, block_size);
   24f42:	462a      	mov	r2, r5
   24f44:	f004 fc6f 	bl	29826 <memset>
	while (len) {
   24f48:	b91c      	cbnz	r4, 24f52 <nvs_flash_cmp_const+0x2a>
	return 0;
   24f4a:	4620      	mov	r0, r4
}
   24f4c:	b008      	add	sp, #32
   24f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bytes_to_cmp = MIN(block_size, len);
   24f52:	42ac      	cmp	r4, r5
   24f54:	46a0      	mov	r8, r4
   24f56:	bf28      	it	cs
   24f58:	46a8      	movcs	r8, r5
		rc = nvs_flash_block_cmp(fs, addr, cmp, bytes_to_cmp);
   24f5a:	466a      	mov	r2, sp
   24f5c:	4643      	mov	r3, r8
   24f5e:	4631      	mov	r1, r6
   24f60:	4638      	mov	r0, r7
   24f62:	f7ff ffae 	bl	24ec2 <nvs_flash_block_cmp>
		if (rc) {
   24f66:	2800      	cmp	r0, #0
   24f68:	d1f0      	bne.n	24f4c <nvs_flash_cmp_const+0x24>
		len -= bytes_to_cmp;
   24f6a:	eba4 0408 	sub.w	r4, r4, r8
		addr += bytes_to_cmp;
   24f6e:	4446      	add	r6, r8
   24f70:	e7ea      	b.n	24f48 <nvs_flash_cmp_const+0x20>

00024f72 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   24f72:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   24f74:	ab0b      	add	r3, sp, #44	; 0x2c
   24f76:	9305      	str	r3, [sp, #20]
   24f78:	9303      	str	r3, [sp, #12]
   24f7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   24f7c:	9302      	str	r3, [sp, #8]
   24f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   24f80:	9301      	str	r3, [sp, #4]
   24f82:	2300      	movs	r3, #0
   24f84:	4618      	mov	r0, r3
   24f86:	9300      	str	r3, [sp, #0]
   24f88:	f7e9 f9e0 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   24f8c:	b007      	add	sp, #28
   24f8e:	f85d fb04 	ldr.w	pc, [sp], #4

00024f92 <nvs_al_size.isra.0>:
	if (write_block_size <= 1U) {
   24f92:	7803      	ldrb	r3, [r0, #0]
   24f94:	2b01      	cmp	r3, #1
	return (len + (write_block_size - 1U)) & ~(write_block_size - 1U);
   24f96:	bf81      	itttt	hi
   24f98:	f101 31ff 	addhi.w	r1, r1, #4294967295
   24f9c:	18c9      	addhi	r1, r1, r3
   24f9e:	425b      	neghi	r3, r3
   24fa0:	4019      	andhi	r1, r3
}
   24fa2:	4608      	mov	r0, r1
   24fa4:	4770      	bx	lr

00024fa6 <nvs_ate_valid>:
{
   24fa6:	b570      	push	{r4, r5, r6, lr}
   24fa8:	460c      	mov	r4, r1
   24faa:	4605      	mov	r5, r0
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24fac:	2108      	movs	r1, #8
   24fae:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   24fb0:	f7ff ffef 	bl	24f92 <nvs_al_size.isra.0>
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24fb4:	2207      	movs	r2, #7
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24fb6:	4606      	mov	r6, r0
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24fb8:	4621      	mov	r1, r4
   24fba:	20ff      	movs	r0, #255	; 0xff
   24fbc:	f7e8 fa82 	bl	d4c4 <crc8_ccitt>
	if (crc8 == entry->crc8) {
   24fc0:	79e3      	ldrb	r3, [r4, #7]
   24fc2:	4283      	cmp	r3, r0
   24fc4:	d107      	bne.n	24fd6 <nvs_ate_valid+0x30>
	    (entry->offset >= (fs->sector_size - ate_size))) {
   24fc6:	89aa      	ldrh	r2, [r5, #12]
   24fc8:	8863      	ldrh	r3, [r4, #2]
   24fca:	1b90      	subs	r0, r2, r6
	if ((nvs_ate_crc8_check(entry)) ||
   24fcc:	4283      	cmp	r3, r0
   24fce:	bf2c      	ite	cs
   24fd0:	2000      	movcs	r0, #0
   24fd2:	2001      	movcc	r0, #1
}
   24fd4:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
   24fd6:	2000      	movs	r0, #0
   24fd8:	e7fc      	b.n	24fd4 <nvs_ate_valid+0x2e>

00024fda <nvs_close_ate_valid>:
{
   24fda:	b538      	push	{r3, r4, r5, lr}
   24fdc:	4605      	mov	r5, r0
   24fde:	460c      	mov	r4, r1
	if ((!nvs_ate_valid(fs, entry)) || (entry->len != 0U) ||
   24fe0:	f7ff ffe1 	bl	24fa6 <nvs_ate_valid>
   24fe4:	b1a0      	cbz	r0, 25010 <nvs_close_ate_valid+0x36>
   24fe6:	88a0      	ldrh	r0, [r4, #4]
   24fe8:	b998      	cbnz	r0, 25012 <nvs_close_ate_valid+0x38>
   24fea:	f64f 73ff 	movw	r3, #65535	; 0xffff
   24fee:	8822      	ldrh	r2, [r4, #0]
   24ff0:	429a      	cmp	r2, r3
   24ff2:	d10d      	bne.n	25010 <nvs_close_ate_valid+0x36>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24ff4:	2108      	movs	r1, #8
   24ff6:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
   24ff8:	f7ff ffcb 	bl	24f92 <nvs_al_size.isra.0>
	if ((fs->sector_size - entry->offset) % ate_size) {
   24ffc:	8862      	ldrh	r2, [r4, #2]
   24ffe:	89ab      	ldrh	r3, [r5, #12]
   25000:	1a9b      	subs	r3, r3, r2
   25002:	fbb3 f2f0 	udiv	r2, r3, r0
   25006:	fb02 3010 	mls	r0, r2, r0, r3
   2500a:	fab0 f080 	clz	r0, r0
   2500e:	0940      	lsrs	r0, r0, #5
}
   25010:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
   25012:	2000      	movs	r0, #0
   25014:	e7fc      	b.n	25010 <nvs_close_ate_valid+0x36>

00025016 <nvs_prev_ate>:
{
   25016:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   25018:	4604      	mov	r4, r0
   2501a:	460d      	mov	r5, r1
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   2501c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   2501e:	2108      	movs	r1, #8
   25020:	f7ff ffb7 	bl	24f92 <nvs_al_size.isra.0>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   25024:	2308      	movs	r3, #8
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   25026:	4607      	mov	r7, r0
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   25028:	6829      	ldr	r1, [r5, #0]
   2502a:	4620      	mov	r0, r4
   2502c:	f7ff ff2e 	bl	24e8c <nvs_flash_rd>
	if (rc) {
   25030:	4606      	mov	r6, r0
   25032:	2800      	cmp	r0, #0
   25034:	d136      	bne.n	250a4 <nvs_prev_ate+0x8e>
	*addr += ate_size;
   25036:	682b      	ldr	r3, [r5, #0]
   25038:	443b      	add	r3, r7
   2503a:	602b      	str	r3, [r5, #0]
	if (((*addr) & ADDR_OFFS_MASK) != (fs->sector_size - ate_size)) {
   2503c:	89a2      	ldrh	r2, [r4, #12]
   2503e:	b299      	uxth	r1, r3
   25040:	1bd2      	subs	r2, r2, r7
   25042:	4291      	cmp	r1, r2
   25044:	d12e      	bne.n	250a4 <nvs_prev_ate+0x8e>
	if (((*addr) >> ADDR_SECT_SHIFT) == 0U) {
   25046:	0c1a      	lsrs	r2, r3, #16
		*addr += ((fs->sector_count - 1) << ADDR_SECT_SHIFT);
   25048:	bf09      	itett	eq
   2504a:	89e2      	ldrheq	r2, [r4, #14]
		*addr -= (1 << ADDR_SECT_SHIFT);
   2504c:	f5a3 3180 	subne.w	r1, r3, #65536	; 0x10000
		*addr += ((fs->sector_count - 1) << ADDR_SECT_SHIFT);
   25050:	f102 32ff 	addeq.w	r2, r2, #4294967295
   25054:	eb03 4102 	addeq.w	r1, r3, r2, lsl #16
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   25058:	4620      	mov	r0, r4
   2505a:	2308      	movs	r3, #8
   2505c:	466a      	mov	r2, sp
   2505e:	6029      	str	r1, [r5, #0]
   25060:	f7ff ff14 	bl	24e8c <nvs_flash_rd>
	if (rc) {
   25064:	b9e8      	cbnz	r0, 250a2 <nvs_prev_ate+0x8c>
	rc = nvs_ate_cmp_const(&close_ate, fs->flash_parameters->erase_value);
   25066:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   25068:	791a      	ldrb	r2, [r3, #4]
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
   2506a:	466b      	mov	r3, sp
		if (data8[i] != value) {
   2506c:	f813 1b01 	ldrb.w	r1, [r3], #1
   25070:	428a      	cmp	r2, r1
   25072:	d10c      	bne.n	2508e <nvs_prev_ate+0x78>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
   25074:	3001      	adds	r0, #1
   25076:	2808      	cmp	r0, #8
   25078:	d1f8      	bne.n	2506c <nvs_prev_ate+0x56>
		*addr = fs->ate_wra;
   2507a:	6863      	ldr	r3, [r4, #4]
   2507c:	e005      	b.n	2508a <nvs_prev_ate+0x74>
		(*addr) &= ADDR_SECT_MASK;
   2507e:	682b      	ldr	r3, [r5, #0]
		(*addr) += close_ate.offset;
   25080:	f8bd 2002 	ldrh.w	r2, [sp, #2]
		(*addr) &= ADDR_SECT_MASK;
   25084:	0c1b      	lsrs	r3, r3, #16
   25086:	041b      	lsls	r3, r3, #16
		(*addr) += close_ate.offset;
   25088:	4413      	add	r3, r2
		*addr = fs->ate_wra;
   2508a:	602b      	str	r3, [r5, #0]
		return 0;
   2508c:	e00a      	b.n	250a4 <nvs_prev_ate+0x8e>
	if (nvs_close_ate_valid(fs, &close_ate)) {
   2508e:	4669      	mov	r1, sp
   25090:	4620      	mov	r0, r4
   25092:	f7ff ffa2 	bl	24fda <nvs_close_ate_valid>
   25096:	2800      	cmp	r0, #0
   25098:	d1f1      	bne.n	2507e <nvs_prev_ate+0x68>
	return nvs_recover_last_ate(fs, addr);
   2509a:	4629      	mov	r1, r5
   2509c:	4620      	mov	r0, r4
   2509e:	f7e9 fc21 	bl	e8e4 <nvs_recover_last_ate>
   250a2:	4606      	mov	r6, r0
}
   250a4:	4630      	mov	r0, r6
   250a6:	b003      	add	sp, #12
   250a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

000250aa <nvs_flash_al_wrt>:
{
   250aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   250ae:	4607      	mov	r7, r0
   250b0:	4690      	mov	r8, r2
	if (!len) {
   250b2:	461e      	mov	r6, r3
{
   250b4:	b089      	sub	sp, #36	; 0x24
	if (!len) {
   250b6:	b91b      	cbnz	r3, 250c0 <nvs_flash_al_wrt+0x16>
		return 0;
   250b8:	2000      	movs	r0, #0
}
   250ba:	b009      	add	sp, #36	; 0x24
   250bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	offset += addr & ADDR_OFFS_MASK;
   250c0:	683c      	ldr	r4, [r7, #0]
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
   250c2:	8983      	ldrh	r3, [r0, #12]
   250c4:	0c08      	lsrs	r0, r1, #16
	offset += addr & ADDR_OFFS_MASK;
   250c6:	fa14 f181 	uxtah	r1, r4, r1
   250ca:	fb00 1403 	mla	r4, r0, r3, r1
	blen = len & ~(fs->flash_parameters->write_block_size - 1U);
   250ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   250d0:	681d      	ldr	r5, [r3, #0]
   250d2:	426d      	negs	r5, r5
	if (blen > 0) {
   250d4:	4035      	ands	r5, r6
   250d6:	d00c      	beq.n	250f2 <nvs_flash_al_wrt+0x48>
		rc = flash_write(fs->flash_device, offset, data8, blen);
   250d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
	rc = api->write(dev, offset, data, len);
   250da:	6883      	ldr	r3, [r0, #8]
   250dc:	4621      	mov	r1, r4
   250de:	f8d3 9004 	ldr.w	r9, [r3, #4]
   250e2:	462b      	mov	r3, r5
   250e4:	47c8      	blx	r9
		if (rc) {
   250e6:	2800      	cmp	r0, #0
   250e8:	d1e7      	bne.n	250ba <nvs_flash_al_wrt+0x10>
	if (len) {
   250ea:	1b76      	subs	r6, r6, r5
   250ec:	d0e4      	beq.n	250b8 <nvs_flash_al_wrt+0xe>
		offset += blen;
   250ee:	442c      	add	r4, r5
		data8 += blen;
   250f0:	44a8      	add	r8, r5
		memcpy(buf, data8, len);
   250f2:	2320      	movs	r3, #32
   250f4:	4632      	mov	r2, r6
   250f6:	4641      	mov	r1, r8
   250f8:	4668      	mov	r0, sp
   250fa:	f004 fb67 	bl	297cc <__memcpy_chk>
		(void)memset(buf + len, fs->flash_parameters->erase_value,
   250fe:	6afd      	ldr	r5, [r7, #44]	; 0x2c
__ssp_bos_icheck3(memset, void *, int)
   25100:	eb0d 0006 	add.w	r0, sp, r6
   25104:	682a      	ldr	r2, [r5, #0]
   25106:	7929      	ldrb	r1, [r5, #4]
   25108:	1b92      	subs	r2, r2, r6
   2510a:	f004 fb8c 	bl	29826 <memset>
		rc = flash_write(fs->flash_device, offset, buf,
   2510e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
				 fs->flash_parameters->write_block_size);
   25110:	682b      	ldr	r3, [r5, #0]
   25112:	6882      	ldr	r2, [r0, #8]
   25114:	4621      	mov	r1, r4
   25116:	6855      	ldr	r5, [r2, #4]
   25118:	466a      	mov	r2, sp
   2511a:	47a8      	blx	r5
	return rc;
   2511c:	e7cd      	b.n	250ba <nvs_flash_al_wrt+0x10>

0002511e <nvs_flash_ate_wrt>:
{
   2511e:	b510      	push	{r4, lr}
   25120:	460a      	mov	r2, r1
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   25122:	2308      	movs	r3, #8
   25124:	6841      	ldr	r1, [r0, #4]
{
   25126:	4604      	mov	r4, r0
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   25128:	f7ff ffbf 	bl	250aa <nvs_flash_al_wrt>
	fs->ate_wra -= nvs_al_size(fs, sizeof(struct nvs_ate));
   2512c:	2108      	movs	r1, #8
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   2512e:	4602      	mov	r2, r0
	fs->ate_wra -= nvs_al_size(fs, sizeof(struct nvs_ate));
   25130:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   25132:	f7ff ff2e 	bl	24f92 <nvs_al_size.isra.0>
   25136:	6863      	ldr	r3, [r4, #4]
   25138:	1a1b      	subs	r3, r3, r0
   2513a:	6063      	str	r3, [r4, #4]
}
   2513c:	4610      	mov	r0, r2
   2513e:	bd10      	pop	{r4, pc}

00025140 <nvs_read>:

ssize_t nvs_read(struct nvs_fs *fs, uint16_t id, void *data, size_t len)
{
   25140:	b513      	push	{r0, r1, r4, lr}
	int rc;

	rc = nvs_read_hist(fs, id, data, len, 0);
   25142:	2400      	movs	r4, #0
   25144:	9400      	str	r4, [sp, #0]
   25146:	f7e9 ffd5 	bl	f0f4 <nvs_read_hist>
	return rc;
}
   2514a:	b002      	add	sp, #8
   2514c:	bd10      	pop	{r4, pc}

0002514e <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   2514e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25150:	ab0b      	add	r3, sp, #44	; 0x2c
   25152:	9305      	str	r3, [sp, #20]
   25154:	9303      	str	r3, [sp, #12]
   25156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25158:	2201      	movs	r2, #1
   2515a:	9302      	str	r3, [sp, #8]
   2515c:	2300      	movs	r3, #0
   2515e:	4618      	mov	r0, r3
   25160:	e9cd 3300 	strd	r3, r3, [sp]
   25164:	f7e9 f8f2 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   25168:	b007      	add	sp, #28
   2516a:	f85d fb04 	ldr.w	pc, [sp], #4

0002516e <get_tx_buffer_size>:
	return data->tx_buffer_size;
   2516e:	6903      	ldr	r3, [r0, #16]
}
   25170:	f8d3 0370 	ldr.w	r0, [r3, #880]	; 0x370
   25174:	4770      	bx	lr

00025176 <drop_tx_buffer>:
}
   25176:	f06f 0085 	mvn.w	r0, #133	; 0x85
   2517a:	4770      	bx	lr

0002517c <release_rx_buffer>:
{
   2517c:	4608      	mov	r0, r1
   2517e:	b508      	push	{r3, lr}
   25180:	4611      	mov	r1, r2
	if (!rpmsg_ept) {
   25182:	b118      	cbz	r0, 2518c <release_rx_buffer+0x10>
	rpmsg_release_rx_buffer(&rpmsg_ept->ep, data);
   25184:	f003 feee 	bl	28f64 <rpmsg_release_rx_buffer>
	return 0;
   25188:	2000      	movs	r0, #0
}
   2518a:	bd08      	pop	{r3, pc}
		return -ENOENT;
   2518c:	f06f 0001 	mvn.w	r0, #1
   25190:	e7fb      	b.n	2518a <release_rx_buffer+0xe>

00025192 <hold_rx_buffer>:
{
   25192:	4608      	mov	r0, r1
   25194:	b508      	push	{r3, lr}
   25196:	4611      	mov	r1, r2
	if (!rpmsg_ept) {
   25198:	b118      	cbz	r0, 251a2 <hold_rx_buffer+0x10>
	rpmsg_hold_rx_buffer(&rpmsg_ept->ep, data);
   2519a:	f003 fedb 	bl	28f54 <rpmsg_hold_rx_buffer>
	return 0;
   2519e:	2000      	movs	r0, #0
}
   251a0:	bd08      	pop	{r3, pc}
		return -ENOENT;
   251a2:	f06f 0001 	mvn.w	r0, #1
   251a6:	e7fb      	b.n	251a0 <hold_rx_buffer+0xe>

000251a8 <send_nocopy>:
{
   251a8:	b513      	push	{r0, r1, r4, lr}
   251aa:	4604      	mov	r4, r0
   251ac:	4608      	mov	r0, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   251ae:	6921      	ldr	r1, [r4, #16]
   251b0:	f501 715b 	add.w	r1, r1, #876	; 0x36c
   251b4:	e8d1 1faf 	lda	r1, [r1]
	if (atomic_get(&data->state) != STATE_INITED) {
   251b8:	2902      	cmp	r1, #2
   251ba:	d109      	bne.n	251d0 <send_nocopy+0x28>
	if (len == 0) {
   251bc:	b15b      	cbz	r3, 251d6 <send_nocopy+0x2e>
	if (!rpmsg_ept) {
   251be:	b168      	cbz	r0, 251dc <send_nocopy+0x34>
				    const void *data, int len)
{
	if (!ept)
		return RPMSG_ERR_PARAM;

	return rpmsg_send_offchannel_nocopy(ept, ept->addr,
   251c0:	9300      	str	r3, [sp, #0]
   251c2:	4613      	mov	r3, r2
   251c4:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
   251c8:	f7f9 fb12 	bl	1e7f0 <rpmsg_send_offchannel_nocopy>
}
   251cc:	b002      	add	sp, #8
   251ce:	bd10      	pop	{r4, pc}
		return -EBUSY;
   251d0:	f06f 000f 	mvn.w	r0, #15
   251d4:	e7fa      	b.n	251cc <send_nocopy+0x24>
		return -EBADMSG;
   251d6:	f06f 004c 	mvn.w	r0, #76	; 0x4c
   251da:	e7f7      	b.n	251cc <send_nocopy+0x24>
		return -ENOENT;
   251dc:	f06f 0001 	mvn.w	r0, #1
   251e0:	e7f4      	b.n	251cc <send_nocopy+0x24>

000251e2 <get_tx_buffer>:
{
   251e2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   251e6:	461c      	mov	r4, r3
   251e8:	e9dd 5308 	ldrd	r5, r3, [sp, #32]
   251ec:	4616      	mov	r6, r2
   251ee:	4698      	mov	r8, r3
	if (!rpmsg_ept) {
   251f0:	460f      	mov	r7, r1
	struct backend_data_t *data = instance->data;
   251f2:	6900      	ldr	r0, [r0, #16]
	if (!rpmsg_ept) {
   251f4:	b339      	cbz	r1, 25246 <get_tx_buffer+0x64>
	if (!r_data || !size) {
   251f6:	b34a      	cbz	r2, 2524c <get_tx_buffer+0x6a>
   251f8:	b344      	cbz	r4, 2524c <get_tx_buffer+0x6a>
	if (!K_TIMEOUT_EQ(wait, K_FOREVER) && !K_TIMEOUT_EQ(wait, K_NO_WAIT)) {
   251fa:	1c6a      	adds	r2, r5, #1
   251fc:	f143 0300 	adc.w	r3, r3, #0
   25200:	2a02      	cmp	r2, #2
   25202:	f173 0300 	sbcs.w	r3, r3, #0
   25206:	d224      	bcs.n	25252 <get_tx_buffer+0x70>
	if ((*size) && (*size > data->tx_buffer_size)) {
   25208:	6822      	ldr	r2, [r4, #0]
   2520a:	b142      	cbz	r2, 2521e <get_tx_buffer+0x3c>
   2520c:	f8d0 3370 	ldr.w	r3, [r0, #880]	; 0x370
   25210:	429a      	cmp	r2, r3
   25212:	d904      	bls.n	2521e <get_tx_buffer+0x3c>
		return -ENOMEM;
   25214:	f06f 000b 	mvn.w	r0, #11
		*size = data->tx_buffer_size;
   25218:	6023      	str	r3, [r4, #0]
}
   2521a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		payload = rpmsg_get_tx_payload_buffer(&rpmsg_ept->ep, size,
   2521e:	ea05 0908 	and.w	r9, r5, r8
   25222:	f109 0301 	add.w	r3, r9, #1
   25226:	425a      	negs	r2, r3
   25228:	415a      	adcs	r2, r3
   2522a:	4621      	mov	r1, r4
   2522c:	4638      	mov	r0, r7
   2522e:	f003 fea2 	bl	28f76 <rpmsg_get_tx_payload_buffer>
	} while ((!payload) && K_TIMEOUT_EQ(wait, K_FOREVER));
   25232:	b988      	cbnz	r0, 25258 <get_tx_buffer+0x76>
   25234:	f1b8 3fff 	cmp.w	r8, #4294967295
   25238:	bf08      	it	eq
   2523a:	f1b5 3fff 	cmpeq.w	r5, #4294967295
   2523e:	d0f0      	beq.n	25222 <get_tx_buffer+0x40>
		return -ENOBUFS;
   25240:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25244:	e7e9      	b.n	2521a <get_tx_buffer+0x38>
		return -ENOENT;
   25246:	f06f 0001 	mvn.w	r0, #1
   2524a:	e7e6      	b.n	2521a <get_tx_buffer+0x38>
		return -EINVAL;
   2524c:	f06f 0015 	mvn.w	r0, #21
   25250:	e7e3      	b.n	2521a <get_tx_buffer+0x38>
		return -ENOTSUP;
   25252:	f06f 0085 	mvn.w	r0, #133	; 0x85
   25256:	e7e0      	b.n	2521a <get_tx_buffer+0x38>
	(*r_data) = payload;
   25258:	6030      	str	r0, [r6, #0]
	return 0;
   2525a:	2000      	movs	r0, #0
   2525c:	e7dd      	b.n	2521a <get_tx_buffer+0x38>

0002525e <rpmsg_service_unbind>:
	rpmsg_destroy_ept(ep);
   2525e:	f003 becf 	b.w	29000 <rpmsg_destroy_ept>

00025262 <get_ept_slot_with_name>:
{
   25262:	b538      	push	{r3, r4, r5, lr}
   25264:	460d      	mov	r5, r1
   25266:	4604      	mov	r4, r0
		if (strcmp(name, rpmsg_ept->name) == 0) {
   25268:	f100 0140 	add.w	r1, r0, #64	; 0x40
   2526c:	4628      	mov	r0, r5
   2526e:	f7e4 f86d 	bl	934c <strcmp>
   25272:	b130      	cbz	r0, 25282 <get_ept_slot_with_name+0x20>
   25274:	4628      	mov	r0, r5
   25276:	f104 01b0 	add.w	r1, r4, #176	; 0xb0
   2527a:	f7e4 f867 	bl	934c <strcmp>
   2527e:	b920      	cbnz	r0, 2528a <get_ept_slot_with_name+0x28>
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
   25280:	2001      	movs	r0, #1
			return &rpmsg_inst->endpoint[i];
   25282:	2370      	movs	r3, #112	; 0x70
   25284:	fb03 4000 	mla	r0, r3, r0, r4
}
   25288:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
   2528a:	2000      	movs	r0, #0
   2528c:	e7fc      	b.n	25288 <get_ept_slot_with_name+0x26>

0002528e <mbox_callback>:
	k_work_submit_to_queue(&data->mbox_wq, &data->mbox_work);
   2528e:	f502 712c 	add.w	r1, r2, #688	; 0x2b0
   25292:	f502 7030 	add.w	r0, r2, #704	; 0x2c0
   25296:	f004 b93b 	b.w	29510 <k_work_submit_to_queue>

0002529a <mbox_callback_process>:
	vq_id = (data->role == ROLE_HOST) ? VIRTQUEUE_ID_HOST : VIRTQUEUE_ID_REMOTE;
   2529a:	f8d0 30b8 	ldr.w	r3, [r0, #184]	; 0xb8
	virtqueue_notification(data->vr.vq[vq_id]);
   2529e:	f5a0 702c 	sub.w	r0, r0, #688	; 0x2b0
	vq_id = (data->role == ROLE_HOST) ? VIRTQUEUE_ID_HOST : VIRTQUEUE_ID_REMOTE;
   252a2:	3b00      	subs	r3, #0
   252a4:	bf18      	it	ne
   252a6:	2301      	movne	r3, #1
	virtqueue_notification(data->vr.vq[vq_id]);
   252a8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   252ac:	f8d0 029c 	ldr.w	r0, [r0, #668]	; 0x29c
   252b0:	f003 be02 	b.w	28eb8 <virtqueue_notification>

000252b4 <virtio_notify_cb>:
	if (conf->mbox_tx.dev) {
   252b4:	68cb      	ldr	r3, [r1, #12]
   252b6:	b133      	cbz	r3, 252c6 <virtio_notify_cb+0x12>
		(const struct mbox_driver_api *)channel->dev->api;
   252b8:	68c8      	ldr	r0, [r1, #12]
	if (api->send == NULL) {
   252ba:	6883      	ldr	r3, [r0, #8]
   252bc:	681b      	ldr	r3, [r3, #0]
   252be:	b113      	cbz	r3, 252c6 <virtio_notify_cb+0x12>
	return api->send(channel->dev, channel->id, msg);
   252c0:	2200      	movs	r2, #0
   252c2:	6909      	ldr	r1, [r1, #16]
   252c4:	4718      	bx	r3
}
   252c6:	4770      	bx	lr

000252c8 <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
   252c8:	f7fa bc14 	b.w	1faf4 <z_impl_k_mutex_unlock>

000252cc <atomic_set.isra.0>:
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   252cc:	e8d0 3fef 	ldaex	r3, [r0]
   252d0:	e8c0 1fe2 	stlex	r2, r1, [r0]
   252d4:	2a00      	cmp	r2, #0
   252d6:	d1f9      	bne.n	252cc <atomic_set.isra.0>
}
   252d8:	4770      	bx	lr

000252da <backend_init>:
{
   252da:	b510      	push	{r4, lr}
	data->role = conf->role;
   252dc:	6843      	ldr	r3, [r0, #4]
	struct backend_data_t *data = instance->data;
   252de:	6904      	ldr	r4, [r0, #16]
	data->role = conf->role;
   252e0:	681b      	ldr	r3, [r3, #0]
   252e2:	f8c4 3368 	str.w	r3, [r4, #872]	; 0x368
	return z_impl_k_mutex_init(mutex);
   252e6:	f504 70d8 	add.w	r0, r4, #432	; 0x1b0
   252ea:	f004 f879 	bl	293e0 <z_impl_k_mutex_init>
	atomic_set(&data->state, STATE_READY);
   252ee:	2100      	movs	r1, #0
   252f0:	f504 705b 	add.w	r0, r4, #876	; 0x36c
   252f4:	f7ff ffea 	bl	252cc <atomic_set.isra.0>
}
   252f8:	4608      	mov	r0, r1
   252fa:	bd10      	pop	{r4, pc}

000252fc <ns_bind_cb>:
{
   252fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   25300:	4617      	mov	r7, r2
	if (name == NULL || name[0] == '\0') {
   25302:	460d      	mov	r5, r1
   25304:	b379      	cbz	r1, 25366 <ns_bind_cb+0x6a>
   25306:	780b      	ldrb	r3, [r1, #0]
   25308:	b36b      	cbz	r3, 25366 <ns_bind_cb+0x6a>
	rpmsg_inst = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);
   2530a:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
   2530e:	f5a4 78ce 	sub.w	r8, r4, #412	; 0x19c
	k_mutex_lock(&rpmsg_inst->mtx, K_FOREVER);
   25312:	3414      	adds	r4, #20
	return z_impl_k_mutex_lock(mutex, timeout);
   25314:	f04f 32ff 	mov.w	r2, #4294967295
   25318:	f04f 33ff 	mov.w	r3, #4294967295
   2531c:	4620      	mov	r0, r4
   2531e:	f7fa fb19 	bl	1f954 <z_impl_k_mutex_lock>
	ept_cached = get_ept(rpmsg_inst, &rpmsg_ept, name);
   25322:	462a      	mov	r2, r5
   25324:	4640      	mov	r0, r8
   25326:	a901      	add	r1, sp, #4
   25328:	f7ea f818 	bl	f35c <get_ept>
	if (rpmsg_ept == NULL) {
   2532c:	9e01      	ldr	r6, [sp, #4]
   2532e:	b92e      	cbnz	r6, 2533c <ns_bind_cb+0x40>
		k_mutex_unlock(&rpmsg_inst->mtx);
   25330:	4620      	mov	r0, r4
}
   25332:	b002      	add	sp, #8
   25334:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_mutex_unlock(&rpmsg_inst->mtx);
   25338:	f7ff bfc6 	b.w	252c8 <k_mutex_unlock.isra.0>
	if (ept_cached) {
   2533c:	b158      	cbz	r0, 25356 <ns_bind_cb+0x5a>
		k_mutex_unlock(&rpmsg_inst->mtx);
   2533e:	4620      	mov	r0, r4
   25340:	f7ff ffc2 	bl	252c8 <k_mutex_unlock.isra.0>
		advertise_ept(rpmsg_inst, rpmsg_ept, name, dest);
   25344:	463b      	mov	r3, r7
   25346:	462a      	mov	r2, r5
   25348:	4631      	mov	r1, r6
   2534a:	4640      	mov	r0, r8
}
   2534c:	b002      	add	sp, #8
   2534e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		advertise_ept(rpmsg_inst, rpmsg_ept, name, dest);
   25352:	f7e9 bfe1 	b.w	f318 <advertise_ept>
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
   25356:	2220      	movs	r2, #32
   25358:	4629      	mov	r1, r5
   2535a:	f106 0040 	add.w	r0, r6, #64	; 0x40
   2535e:	f004 fba4 	bl	29aaa <strncpy>
		rpmsg_ept->dest = dest;
   25362:	6637      	str	r7, [r6, #96]	; 0x60
   25364:	e7e4      	b.n	25330 <ns_bind_cb+0x34>
}
   25366:	b002      	add	sp, #8
   25368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0002536c <ept_cb>:
{
   2536c:	b510      	push	{r4, lr}
   2536e:	4608      	mov	r0, r1
   25370:	9b02      	ldr	r3, [sp, #8]
	if (len == 0) {
   25372:	4611      	mov	r1, r2
   25374:	b952      	cbnz	r2, 2538c <ept_cb+0x20>
		if (!ept->bound) {
   25376:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
   2537a:	b92a      	cbnz	r2, 25388 <ept_cb+0x1c>
			ept->bound = true;
   2537c:	2201      	movs	r2, #1
			bound_cb(ept);
   2537e:	4618      	mov	r0, r3
			ept->bound = true;
   25380:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			bound_cb(ept);
   25384:	f7ea f93c 	bl	f600 <bound_cb>
}
   25388:	2000      	movs	r0, #0
   2538a:	bd10      	pop	{r4, pc}
	if (ept->cb->received) {
   2538c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   2538e:	6854      	ldr	r4, [r2, #4]
   25390:	2c00      	cmp	r4, #0
   25392:	d0f9      	beq.n	25388 <ept_cb+0x1c>
		ept->cb->received(data, len, ept->priv);
   25394:	6eda      	ldr	r2, [r3, #108]	; 0x6c
   25396:	47a0      	blx	r4
   25398:	e7f6      	b.n	25388 <ept_cb+0x1c>

0002539a <deregister_ept>:
{
   2539a:	b510      	push	{r4, lr}
   2539c:	460c      	mov	r4, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2539e:	6903      	ldr	r3, [r0, #16]
   253a0:	f503 735b 	add.w	r3, r3, #876	; 0x36c
   253a4:	e8d3 3faf 	lda	r3, [r3]
	if (atomic_get(&data->state) != STATE_INITED) {
   253a8:	2b02      	cmp	r3, #2
   253aa:	d10a      	bne.n	253c2 <deregister_ept+0x28>
	if (!rpmsg_ept) {
   253ac:	b161      	cbz	r1, 253c8 <deregister_ept+0x2e>
	rpmsg_destroy_ept(&rpmsg_ept->ep);
   253ae:	4608      	mov	r0, r1
   253b0:	f003 fe26 	bl	29000 <rpmsg_destroy_ept>
__ssp_bos_icheck3(memset, void *, int)
   253b4:	2270      	movs	r2, #112	; 0x70
   253b6:	2100      	movs	r1, #0
   253b8:	4620      	mov	r0, r4
   253ba:	f004 fa34 	bl	29826 <memset>
	return 0;
   253be:	2000      	movs	r0, #0
}
   253c0:	bd10      	pop	{r4, pc}
		return -EBUSY;
   253c2:	f06f 000f 	mvn.w	r0, #15
   253c6:	e7fb      	b.n	253c0 <deregister_ept+0x26>
		return -ENOENT;
   253c8:	f06f 0001 	mvn.w	r0, #1
   253cc:	e7f8      	b.n	253c0 <deregister_ept+0x26>

000253ce <rpmsg_service_unbind>:
	rpmsg_destroy_ept(ep);
   253ce:	f003 be17 	b.w	29000 <rpmsg_destroy_ept>

000253d2 <ipc_rpmsg_deinit>:

int ipc_rpmsg_deinit(struct ipc_rpmsg_instance *instance,
		   unsigned int role)
{
   253d2:	b538      	push	{r3, r4, r5, lr}
   253d4:	460d      	mov	r5, r1
	if (!instance) {
   253d6:	4604      	mov	r4, r0
   253d8:	b160      	cbz	r0, 253f4 <ipc_rpmsg_deinit+0x22>
		return -EINVAL;
	}

	rpmsg_deinit_vdev(&instance->rvdev);
   253da:	30e0      	adds	r0, #224	; 0xe0
   253dc:	f003 ff91 	bl	29302 <rpmsg_deinit_vdev>

	if (role == RPMSG_HOST) {
   253e0:	b10d      	cbz	r5, 253e6 <ipc_rpmsg_deinit+0x14>
		memset(&instance->shm_pool, 0, sizeof(struct rpmsg_virtio_shm_pool));
	}

	return 0;
   253e2:	2000      	movs	r0, #0
}
   253e4:	bd38      	pop	{r3, r4, r5, pc}
   253e6:	f8c4 519c 	str.w	r5, [r4, #412]	; 0x19c
   253ea:	f8c4 51a0 	str.w	r5, [r4, #416]	; 0x1a0
   253ee:	f8c4 51a4 	str.w	r5, [r4, #420]	; 0x1a4
   253f2:	e7f6      	b.n	253e2 <ipc_rpmsg_deinit+0x10>
		return -EINVAL;
   253f4:	f06f 0015 	mvn.w	r0, #21
   253f8:	e7f4      	b.n	253e4 <ipc_rpmsg_deinit+0x12>

000253fa <virtio_notify>:
	vr = CONTAINER_OF(vq->vq_dev, struct ipc_static_vrings, vdev);
   253fa:	6802      	ldr	r2, [r0, #0]
	if (vr->notify_cb) {
   253fc:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   25400:	b113      	cbz	r3, 25408 <virtio_notify+0xe>
		vr->notify_cb(vq, vr->priv);
   25402:	f8d2 10dc 	ldr.w	r1, [r2, #220]	; 0xdc
   25406:	4718      	bx	r3
}
   25408:	4770      	bx	lr

0002540a <virtio_set_features>:
}
   2540a:	4770      	bx	lr

0002540c <virtio_set_status>:
	if (p_vdev->role != VIRTIO_DEV_DRIVER) {
   2540c:	6983      	ldr	r3, [r0, #24]
   2540e:	b913      	cbnz	r3, 25416 <virtio_set_status+0xa>
	return *(volatile uint8_t *)addr;
}

static ALWAYS_INLINE void sys_write8(uint8_t data, mem_addr_t addr)
{
	*(volatile uint8_t *)addr = data;
   25410:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
   25414:	7019      	strb	r1, [r3, #0]
}
   25416:	4770      	bx	lr

00025418 <virtio_get_features>:
}
   25418:	2001      	movs	r0, #1
   2541a:	4770      	bx	lr

0002541c <virtio_get_status>:
	if (p_vdev->role == VIRTIO_DEV_DEVICE) {
   2541c:	6983      	ldr	r3, [r0, #24]
   2541e:	2b01      	cmp	r3, #1
   25420:	d104      	bne.n	2542c <virtio_get_status+0x10>
	return *(volatile uint8_t *)addr;
   25422:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
   25426:	7818      	ldrb	r0, [r3, #0]
   25428:	b2c0      	uxtb	r0, r0
   2542a:	4770      	bx	lr
	ret = VIRTIO_CONFIG_STATUS_DRIVER_OK;
   2542c:	2004      	movs	r0, #4
}
   2542e:	4770      	bx	lr

00025430 <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
   25430:	b538      	push	{r3, r4, r5, lr}
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
		 num_desc_extra * sizeof(struct vq_desc_extra);
   25432:	00c4      	lsls	r4, r0, #3
	uint32_t vq_size = sizeof(struct virtqueue) +
   25434:	3434      	adds	r4, #52	; 0x34
	return k_malloc(size);
   25436:	4620      	mov	r0, r4
   25438:	f004 f9a6 	bl	29788 <k_malloc>

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
	if (vqs) {
   2543c:	4605      	mov	r5, r0
   2543e:	b118      	cbz	r0, 25448 <virtqueue_allocate+0x18>
   25440:	4622      	mov	r2, r4
   25442:	2100      	movs	r1, #0
   25444:	f004 f9ef 	bl	29826 <memset>
		memset(vqs, 0x00, vq_size);
	}

	return vqs;
}
   25448:	4628      	mov	r0, r5
   2544a:	bd38      	pop	{r3, r4, r5, pc}

0002544c <ipc_static_vrings_deinit>:

int ipc_static_vrings_deinit(struct ipc_static_vrings *vr, unsigned int role)
{
   2544c:	b538      	push	{r3, r4, r5, lr}
   2544e:	4604      	mov	r4, r0
   25450:	2230      	movs	r2, #48	; 0x30
   25452:	2100      	movs	r1, #0
   25454:	f004 f9e7 	bl	29826 <memset>
   25458:	2218      	movs	r2, #24
   2545a:	2100      	movs	r1, #0
   2545c:	f104 00bc 	add.w	r0, r4, #188	; 0xbc
   25460:	f004 f9e1 	bl	29826 <memset>
   25464:	2218      	movs	r2, #24
   25466:	2100      	movs	r1, #0
   25468:	f104 00a4 	add.w	r0, r4, #164	; 0xa4
   2546c:	f004 f9db 	bl	29826 <memset>
	virtqueue_free(vr->vq[RPMSG_VQ_1]);
   25470:	f8d4 00d8 	ldr.w	r0, [r4, #216]	; 0xd8
   25474:	f7f9 f96e 	bl	1e754 <virtqueue_free>
	virtqueue_free(vr->vq[RPMSG_VQ_0]);
   25478:	f8d4 00d4 	ldr.w	r0, [r4, #212]	; 0xd4
   2547c:	f7f9 f96a 	bl	1e754 <virtqueue_free>
	vr->shm_io = 0;
   25480:	2300      	movs	r3, #0
	metal_device_close(&vr->shm_device);
   25482:	f104 0034 	add.w	r0, r4, #52	; 0x34
	vr->shm_io = 0;
   25486:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	metal_device_close(&vr->shm_device);
   2548a:	f7f9 f87f 	bl	1e58c <metal_device_close>
	metal_finish();
   2548e:	f7f9 f8d9 	bl	1e644 <metal_finish>
	if (io->ops.close)
   25492:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	err = libmetal_teardown(vr);
	if (err != 0) {
		return err;
	}

	metal_io_finish(vr->shm_device.regions);
   25494:	f104 0540 	add.w	r5, r4, #64	; 0x40
   25498:	b10b      	cbz	r3, 2549e <ipc_static_vrings_deinit+0x52>
		(*io->ops.close)(io);
   2549a:	4628      	mov	r0, r5
   2549c:	4798      	blx	r3
   2549e:	2238      	movs	r2, #56	; 0x38
   254a0:	2100      	movs	r1, #0
   254a2:	4628      	mov	r0, r5
   254a4:	f004 f9bf 	bl	29826 <memset>

	return 0;
}
   254a8:	2000      	movs	r0, #0
   254aa:	bd38      	pop	{r3, r4, r5, pc}

000254ac <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
   254ac:	b538      	push	{r3, r4, r5, lr}
   254ae:	460d      	mov	r5, r1
	if (from_len <= to_len) {
   254b0:	42ab      	cmp	r3, r5
{
   254b2:	4611      	mov	r1, r2
   254b4:	461c      	mov	r4, r3
	if (from_len <= to_len) {
   254b6:	d804      	bhi.n	254c2 <_copy+0x16>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   254b8:	461a      	mov	r2, r3
   254ba:	f004 f97a 	bl	297b2 <memcpy>
		(void)memcpy(to, from, from_len);
		return from_len;
	} else {
		return TC_CRYPTO_FAIL;
	}
}
   254be:	4620      	mov	r0, r4
   254c0:	bd38      	pop	{r3, r4, r5, pc}
		return TC_CRYPTO_FAIL;
   254c2:	2400      	movs	r4, #0
   254c4:	e7fb      	b.n	254be <_copy+0x12>

000254c6 <_set>:
__ssp_bos_icheck3(memset, void *, int)
   254c6:	f004 b9ae 	b.w	29826 <memset>

000254ca <_double_byte>:
/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
   254ca:	09c3      	lsrs	r3, r0, #7
   254cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   254d0:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
   254d4:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
   254d8:	b2c0      	uxtb	r0, r0
   254da:	4770      	bx	lr

000254dc <add_round_key>:
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
   254dc:	78cb      	ldrb	r3, [r1, #3]
   254de:	7802      	ldrb	r2, [r0, #0]
   254e0:	4053      	eors	r3, r2
   254e2:	7003      	strb	r3, [r0, #0]
   254e4:	884b      	ldrh	r3, [r1, #2]
   254e6:	7842      	ldrb	r2, [r0, #1]
   254e8:	4053      	eors	r3, r2
   254ea:	7043      	strb	r3, [r0, #1]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
   254ec:	680a      	ldr	r2, [r1, #0]
   254ee:	7883      	ldrb	r3, [r0, #2]
   254f0:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   254f4:	7083      	strb	r3, [r0, #2]
   254f6:	680a      	ldr	r2, [r1, #0]
   254f8:	78c3      	ldrb	r3, [r0, #3]
   254fa:	4053      	eors	r3, r2
   254fc:	70c3      	strb	r3, [r0, #3]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
   254fe:	79cb      	ldrb	r3, [r1, #7]
   25500:	7902      	ldrb	r2, [r0, #4]
   25502:	4053      	eors	r3, r2
   25504:	7103      	strb	r3, [r0, #4]
   25506:	88cb      	ldrh	r3, [r1, #6]
   25508:	7942      	ldrb	r2, [r0, #5]
   2550a:	4053      	eors	r3, r2
   2550c:	7143      	strb	r3, [r0, #5]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
   2550e:	684a      	ldr	r2, [r1, #4]
   25510:	7983      	ldrb	r3, [r0, #6]
   25512:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   25516:	7183      	strb	r3, [r0, #6]
   25518:	684a      	ldr	r2, [r1, #4]
   2551a:	79c3      	ldrb	r3, [r0, #7]
   2551c:	4053      	eors	r3, r2
   2551e:	71c3      	strb	r3, [r0, #7]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
   25520:	7acb      	ldrb	r3, [r1, #11]
   25522:	7a02      	ldrb	r2, [r0, #8]
   25524:	4053      	eors	r3, r2
   25526:	7203      	strb	r3, [r0, #8]
   25528:	7a42      	ldrb	r2, [r0, #9]
   2552a:	894b      	ldrh	r3, [r1, #10]
   2552c:	4053      	eors	r3, r2
   2552e:	7243      	strb	r3, [r0, #9]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
   25530:	688a      	ldr	r2, [r1, #8]
   25532:	7a83      	ldrb	r3, [r0, #10]
   25534:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   25538:	7283      	strb	r3, [r0, #10]
   2553a:	688a      	ldr	r2, [r1, #8]
   2553c:	7ac3      	ldrb	r3, [r0, #11]
   2553e:	4053      	eors	r3, r2
   25540:	72c3      	strb	r3, [r0, #11]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
   25542:	7bcb      	ldrb	r3, [r1, #15]
   25544:	7b02      	ldrb	r2, [r0, #12]
   25546:	4053      	eors	r3, r2
   25548:	7303      	strb	r3, [r0, #12]
   2554a:	89cb      	ldrh	r3, [r1, #14]
   2554c:	7b42      	ldrb	r2, [r0, #13]
   2554e:	4053      	eors	r3, r2
   25550:	7343      	strb	r3, [r0, #13]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
   25552:	68ca      	ldr	r2, [r1, #12]
   25554:	7b83      	ldrb	r3, [r0, #14]
   25556:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   2555a:	7383      	strb	r3, [r0, #14]
   2555c:	68ca      	ldr	r2, [r1, #12]
   2555e:	7bc3      	ldrb	r3, [r0, #15]
   25560:	4053      	eors	r3, r2
   25562:	73c3      	strb	r3, [r0, #15]
}
   25564:	4770      	bx	lr

00025566 <shift_rows>:
/*
 * This shift_rows also implements the matrix flip required for mix_columns, but
 * performs it here to reduce the number of memory operations.
 */
static inline void shift_rows(uint8_t *s)
{
   25566:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t t[Nb * Nk];

	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
   25568:	7802      	ldrb	r2, [r0, #0]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
   2556a:	7ac3      	ldrb	r3, [r0, #11]
	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
   2556c:	f88d 2000 	strb.w	r2, [sp]
   25570:	7942      	ldrb	r2, [r0, #5]
   25572:	f88d 2001 	strb.w	r2, [sp, #1]
   25576:	7a82      	ldrb	r2, [r0, #10]
   25578:	f88d 2002 	strb.w	r2, [sp, #2]
   2557c:	7bc2      	ldrb	r2, [r0, #15]
   2557e:	f88d 2003 	strb.w	r2, [sp, #3]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
   25582:	7902      	ldrb	r2, [r0, #4]
   25584:	f88d 2004 	strb.w	r2, [sp, #4]
   25588:	7a42      	ldrb	r2, [r0, #9]
   2558a:	f88d 2005 	strb.w	r2, [sp, #5]
   2558e:	7b82      	ldrb	r2, [r0, #14]
   25590:	f88d 2006 	strb.w	r2, [sp, #6]
   25594:	78c2      	ldrb	r2, [r0, #3]
   25596:	f88d 2007 	strb.w	r2, [sp, #7]
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
   2559a:	7a02      	ldrb	r2, [r0, #8]
   2559c:	f88d 2008 	strb.w	r2, [sp, #8]
   255a0:	7b42      	ldrb	r2, [r0, #13]
   255a2:	f88d 2009 	strb.w	r2, [sp, #9]
   255a6:	7882      	ldrb	r2, [r0, #2]
   255a8:	f88d 200a 	strb.w	r2, [sp, #10]
   255ac:	79c2      	ldrb	r2, [r0, #7]
   255ae:	f88d 200b 	strb.w	r2, [sp, #11]
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
   255b2:	7b02      	ldrb	r2, [r0, #12]
   255b4:	f88d 200c 	strb.w	r2, [sp, #12]
   255b8:	7842      	ldrb	r2, [r0, #1]
   255ba:	f88d 200d 	strb.w	r2, [sp, #13]
   255be:	7982      	ldrb	r2, [r0, #6]
   255c0:	f88d 200e 	strb.w	r2, [sp, #14]
   255c4:	f88d 300f 	strb.w	r3, [sp, #15]
	(void) _copy(s, sizeof(t), t, sizeof(t));
   255c8:	2310      	movs	r3, #16
   255ca:	466a      	mov	r2, sp
   255cc:	4619      	mov	r1, r3
   255ce:	f7ff ff6d 	bl	254ac <_copy>
}
   255d2:	b005      	add	sp, #20
   255d4:	f85d fb04 	ldr.w	pc, [sp], #4

000255d8 <mult_row_column>:
{
   255d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   255da:	4606      	mov	r6, r0
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
   255dc:	7808      	ldrb	r0, [r1, #0]
{
   255de:	460c      	mov	r4, r1
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
   255e0:	f7ff ff73 	bl	254ca <_double_byte>
   255e4:	4605      	mov	r5, r0
   255e6:	7860      	ldrb	r0, [r4, #1]
   255e8:	f7ff ff6f 	bl	254ca <_double_byte>
   255ec:	78a2      	ldrb	r2, [r4, #2]
   255ee:	7863      	ldrb	r3, [r4, #1]
   255f0:	4053      	eors	r3, r2
   255f2:	78e2      	ldrb	r2, [r4, #3]
   255f4:	4053      	eors	r3, r2
   255f6:	405d      	eors	r5, r3
   255f8:	4068      	eors	r0, r5
   255fa:	7030      	strb	r0, [r6, #0]
	out[1] = in[0] ^ _double_byte(in[1]) ^ triple(in[2]) ^ in[3];
   255fc:	7860      	ldrb	r0, [r4, #1]
   255fe:	7827      	ldrb	r7, [r4, #0]
   25600:	f7ff ff63 	bl	254ca <_double_byte>
   25604:	4605      	mov	r5, r0
   25606:	78a0      	ldrb	r0, [r4, #2]
   25608:	f7ff ff5f 	bl	254ca <_double_byte>
   2560c:	78a3      	ldrb	r3, [r4, #2]
   2560e:	405f      	eors	r7, r3
   25610:	78e3      	ldrb	r3, [r4, #3]
   25612:	405f      	eors	r7, r3
   25614:	407d      	eors	r5, r7
   25616:	4068      	eors	r0, r5
   25618:	7070      	strb	r0, [r6, #1]
	out[2] = in[0] ^ in[1] ^ _double_byte(in[2]) ^ triple(in[3]);
   2561a:	7863      	ldrb	r3, [r4, #1]
   2561c:	7827      	ldrb	r7, [r4, #0]
   2561e:	78a0      	ldrb	r0, [r4, #2]
   25620:	405f      	eors	r7, r3
   25622:	f7ff ff52 	bl	254ca <_double_byte>
   25626:	4605      	mov	r5, r0
   25628:	78e0      	ldrb	r0, [r4, #3]
   2562a:	f7ff ff4e 	bl	254ca <_double_byte>
   2562e:	78e3      	ldrb	r3, [r4, #3]
   25630:	405f      	eors	r7, r3
   25632:	407d      	eors	r5, r7
   25634:	4068      	eors	r0, r5
   25636:	70b0      	strb	r0, [r6, #2]
	out[3] = triple(in[0]) ^ in[1] ^ in[2] ^ _double_byte(in[3]);
   25638:	7820      	ldrb	r0, [r4, #0]
   2563a:	f7ff ff46 	bl	254ca <_double_byte>
   2563e:	7862      	ldrb	r2, [r4, #1]
   25640:	7823      	ldrb	r3, [r4, #0]
   25642:	4053      	eors	r3, r2
   25644:	78a2      	ldrb	r2, [r4, #2]
   25646:	4053      	eors	r3, r2
   25648:	ea80 0503 	eor.w	r5, r0, r3
   2564c:	78e0      	ldrb	r0, [r4, #3]
   2564e:	f7ff ff3c 	bl	254ca <_double_byte>
   25652:	b2ed      	uxtb	r5, r5
   25654:	4045      	eors	r5, r0
   25656:	70f5      	strb	r5, [r6, #3]
}
   25658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0002565a <tc_aes_encrypt>:

int tc_aes_encrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
   2565a:	b570      	push	{r4, r5, r6, lr}
   2565c:	4614      	mov	r4, r2
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
   2565e:	4605      	mov	r5, r0
{
   25660:	b088      	sub	sp, #32
	if (out == (uint8_t *) 0) {
   25662:	2800      	cmp	r0, #0
   25664:	d049      	beq.n	256fa <tc_aes_encrypt+0xa0>
		return TC_CRYPTO_FAIL;
	} else if (in == (const uint8_t *) 0) {
   25666:	2900      	cmp	r1, #0
   25668:	d049      	beq.n	256fe <tc_aes_encrypt+0xa4>
		return TC_CRYPTO_FAIL;
	} else if (s == (TCAesKeySched_t) 0) {
   2566a:	2a00      	cmp	r2, #0
   2566c:	d049      	beq.n	25702 <tc_aes_encrypt+0xa8>
		return TC_CRYPTO_FAIL;
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
   2566e:	2310      	movs	r3, #16
   25670:	460a      	mov	r2, r1
   25672:	4668      	mov	r0, sp
   25674:	4619      	mov	r1, r3
   25676:	f7ff ff19 	bl	254ac <_copy>
	add_round_key(state, s->words);
   2567a:	4621      	mov	r1, r4
   2567c:	4668      	mov	r0, sp
   2567e:	f7ff ff2d 	bl	254dc <add_round_key>

	for (i = 0; i < (Nr - 1); ++i) {
   25682:	3410      	adds	r4, #16
   25684:	f101 06a0 	add.w	r6, r1, #160	; 0xa0
		sub_bytes(state);
   25688:	4668      	mov	r0, sp
   2568a:	f7ea fb59 	bl	fd40 <sub_bytes>
		shift_rows(state);
   2568e:	4668      	mov	r0, sp
   25690:	f7ff ff69 	bl	25566 <shift_rows>
	mult_row_column(t, s);
   25694:	4669      	mov	r1, sp
   25696:	a804      	add	r0, sp, #16
   25698:	f7ff ff9e 	bl	255d8 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
   2569c:	a901      	add	r1, sp, #4
   2569e:	a805      	add	r0, sp, #20
   256a0:	f7ff ff9a 	bl	255d8 <mult_row_column>
	mult_row_column(&t[2 * Nb], s + (2 * Nb));
   256a4:	a902      	add	r1, sp, #8
   256a6:	a806      	add	r0, sp, #24
   256a8:	f7ff ff96 	bl	255d8 <mult_row_column>
	mult_row_column(&t[3 * Nb], s + (3 * Nb));
   256ac:	a903      	add	r1, sp, #12
   256ae:	a807      	add	r0, sp, #28
   256b0:	f7ff ff92 	bl	255d8 <mult_row_column>
	(void) _copy(s, sizeof(t), t, sizeof(t));
   256b4:	2310      	movs	r3, #16
   256b6:	4668      	mov	r0, sp
   256b8:	4619      	mov	r1, r3
   256ba:	eb0d 0203 	add.w	r2, sp, r3
   256be:	f7ff fef5 	bl	254ac <_copy>
		mix_columns(state);
		add_round_key(state, s->words + Nb*(i+1));
   256c2:	4621      	mov	r1, r4
   256c4:	4668      	mov	r0, sp
	for (i = 0; i < (Nr - 1); ++i) {
   256c6:	3410      	adds	r4, #16
		add_round_key(state, s->words + Nb*(i+1));
   256c8:	f7ff ff08 	bl	254dc <add_round_key>
	for (i = 0; i < (Nr - 1); ++i) {
   256cc:	42b4      	cmp	r4, r6
   256ce:	d1db      	bne.n	25688 <tc_aes_encrypt+0x2e>
	}

	sub_bytes(state);
   256d0:	f7ea fb36 	bl	fd40 <sub_bytes>
	shift_rows(state);
   256d4:	4668      	mov	r0, sp
   256d6:	f7ff ff46 	bl	25566 <shift_rows>
	add_round_key(state, s->words + Nb*(i+1));
   256da:	4621      	mov	r1, r4
   256dc:	4668      	mov	r0, sp
   256de:	f7ff fefd 	bl	254dc <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
   256e2:	2310      	movs	r3, #16
   256e4:	466a      	mov	r2, sp
   256e6:	4619      	mov	r1, r3
   256e8:	4628      	mov	r0, r5
   256ea:	f7ff fedf 	bl	254ac <_copy>

	/* zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
   256ee:	4668      	mov	r0, sp
   256f0:	2210      	movs	r2, #16
   256f2:	2100      	movs	r1, #0
   256f4:	f7ff fee7 	bl	254c6 <_set>

	return TC_CRYPTO_SUCCESS;
   256f8:	2001      	movs	r0, #1
}
   256fa:	b008      	add	sp, #32
   256fc:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   256fe:	4608      	mov	r0, r1
   25700:	e7fb      	b.n	256fa <tc_aes_encrypt+0xa0>
   25702:	4610      	mov	r0, r2
   25704:	e7f9      	b.n	256fa <tc_aes_encrypt+0xa0>

00025706 <gf_double>:

	/* start with low order byte */
	uint8_t *x = in + (TC_AES_BLOCK_SIZE - 1);

	/* if msb == 1, we need to add the gf_wrap value, otherwise add 0 */
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   25706:	460a      	mov	r2, r1
{
   25708:	b510      	push	{r4, lr}
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   2570a:	f912 3b10 	ldrsb.w	r3, [r2], #16

	out += (TC_AES_BLOCK_SIZE - 1);
   2570e:	300f      	adds	r0, #15
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   25710:	2b00      	cmp	r3, #0
   25712:	bfac      	ite	ge
   25714:	2300      	movge	r3, #0
   25716:	2387      	movlt	r3, #135	; 0x87
	for (;;) {
		*out-- = (*x << 1) ^ carry;
   25718:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
   2571c:	ea83 0344 	eor.w	r3, r3, r4, lsl #1
		if (x == in) {
   25720:	428a      	cmp	r2, r1
		*out-- = (*x << 1) ^ carry;
   25722:	f800 3901 	strb.w	r3, [r0], #-1
		if (x == in) {
   25726:	d002      	beq.n	2572e <gf_double+0x28>
			break;
		}
		carry = *x-- >> 7;
   25728:	7813      	ldrb	r3, [r2, #0]
   2572a:	09db      	lsrs	r3, r3, #7
		*out-- = (*x << 1) ^ carry;
   2572c:	e7f4      	b.n	25718 <gf_double+0x12>
	}
}
   2572e:	bd10      	pop	{r4, pc}

00025730 <tc_cmac_erase>:

	return TC_CRYPTO_SUCCESS;
}

int tc_cmac_erase(TCCmacState_t s)
{
   25730:	b508      	push	{r3, lr}
	if (s == (TCCmacState_t) 0) {
   25732:	b120      	cbz	r0, 2573e <tc_cmac_erase+0xe>
		return TC_CRYPTO_FAIL;
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
   25734:	2258      	movs	r2, #88	; 0x58
   25736:	2100      	movs	r1, #0
   25738:	f7ff fec5 	bl	254c6 <_set>
   2573c:	2001      	movs	r0, #1

	return TC_CRYPTO_SUCCESS;
}
   2573e:	bd08      	pop	{r3, pc}

00025740 <tc_cmac_init>:

int tc_cmac_init(TCCmacState_t s)
{
   25740:	b510      	push	{r4, lr}
	/* input sanity check: */
	if (s == (TCCmacState_t) 0) {
   25742:	4604      	mov	r4, r0
   25744:	b188      	cbz	r0, 2576a <tc_cmac_init+0x2a>
		return TC_CRYPTO_FAIL;
	}

	/* CMAC starts with an all zero initialization vector */
	_set(s->iv, 0, TC_AES_BLOCK_SIZE);
   25746:	2210      	movs	r2, #16
   25748:	2100      	movs	r1, #0
   2574a:	f7ff febc 	bl	254c6 <_set>

	/* and the leftover buffer is empty */
	_set(s->leftover, 0, TC_AES_BLOCK_SIZE);
   2574e:	2210      	movs	r2, #16
   25750:	f104 0030 	add.w	r0, r4, #48	; 0x30
   25754:	2100      	movs	r1, #0
   25756:	f7ff feb6 	bl	254c6 <_set>
	s->leftover_offset = 0;
   2575a:	2300      	movs	r3, #0

	/* Set countdown to max number of calls allowed before re-keying: */
	s->countdown = MAX_CALLS;
   2575c:	2200      	movs	r2, #0
	s->leftover_offset = 0;
   2575e:	6463      	str	r3, [r4, #68]	; 0x44
	s->countdown = MAX_CALLS;
   25760:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   25764:	2001      	movs	r0, #1
   25766:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50

	return TC_CRYPTO_SUCCESS;
}
   2576a:	bd10      	pop	{r4, pc}

0002576c <tc_cmac_setup>:
{
   2576c:	b570      	push	{r4, r5, r6, lr}
   2576e:	4604      	mov	r4, r0
   25770:	460d      	mov	r5, r1
   25772:	4616      	mov	r6, r2
	if (s == (TCCmacState_t) 0 ||
   25774:	b310      	cbz	r0, 257bc <tc_cmac_setup+0x50>
   25776:	b311      	cbz	r1, 257be <tc_cmac_setup+0x52>
	_set(s, 0, sizeof(*s));
   25778:	2258      	movs	r2, #88	; 0x58
   2577a:	2100      	movs	r1, #0
   2577c:	f7ff fea3 	bl	254c6 <_set>
	tc_aes128_set_encrypt_key(s->sched, key);
   25780:	4629      	mov	r1, r5
   25782:	4630      	mov	r0, r6
	s->sched = sched;
   25784:	64a6      	str	r6, [r4, #72]	; 0x48
	tc_aes128_set_encrypt_key(s->sched, key);
   25786:	f7ea fae7 	bl	fd58 <tc_aes128_set_encrypt_key>
	_set(s->iv, 0, TC_AES_BLOCK_SIZE);
   2578a:	2210      	movs	r2, #16
   2578c:	2100      	movs	r1, #0
   2578e:	4620      	mov	r0, r4
   25790:	f7ff fe99 	bl	254c6 <_set>
	gf_double (s->K1, s->iv);
   25794:	f104 0510 	add.w	r5, r4, #16
	tc_aes_encrypt(s->iv, s->iv, s->sched);
   25798:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   2579a:	4621      	mov	r1, r4
   2579c:	4620      	mov	r0, r4
   2579e:	f7ff ff5c 	bl	2565a <tc_aes_encrypt>
	gf_double (s->K1, s->iv);
   257a2:	4621      	mov	r1, r4
   257a4:	4628      	mov	r0, r5
   257a6:	f7ff ffae 	bl	25706 <gf_double>
	gf_double (s->K2, s->K1);
   257aa:	4629      	mov	r1, r5
   257ac:	f104 0020 	add.w	r0, r4, #32
   257b0:	f7ff ffa9 	bl	25706 <gf_double>
	tc_cmac_init(s);
   257b4:	4620      	mov	r0, r4
   257b6:	f7ff ffc3 	bl	25740 <tc_cmac_init>
	return TC_CRYPTO_SUCCESS;
   257ba:	2001      	movs	r0, #1
}
   257bc:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   257be:	4608      	mov	r0, r1
   257c0:	e7fc      	b.n	257bc <tc_cmac_setup+0x50>

000257c2 <tc_cmac_update>:

int tc_cmac_update(TCCmacState_t s, const uint8_t *data, size_t data_length)
{
   257c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   257c6:	460e      	mov	r6, r1
   257c8:	4615      	mov	r5, r2
	unsigned int i;

	/* input sanity check: */
	if (s == (TCCmacState_t) 0) {
   257ca:	4604      	mov	r4, r0
   257cc:	2800      	cmp	r0, #0
   257ce:	d060      	beq.n	25892 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}
	if (data_length == 0) {
   257d0:	b1fa      	cbz	r2, 25812 <tc_cmac_update+0x50>
		return  TC_CRYPTO_SUCCESS;
	}
	if (data == (const uint8_t *) 0) {
   257d2:	2900      	cmp	r1, #0
   257d4:	d05d      	beq.n	25892 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}

	if (s->countdown == 0) {
   257d6:	e9d0 3214 	ldrd	r3, r2, [r0, #80]	; 0x50
   257da:	ea53 0102 	orrs.w	r1, r3, r2
   257de:	d058      	beq.n	25892 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}

	s->countdown--;
   257e0:	3b01      	subs	r3, #1

	if (s->leftover_offset > 0) {
   257e2:	f8d0 8044 	ldr.w	r8, [r0, #68]	; 0x44
	s->countdown--;
   257e6:	f142 32ff 	adc.w	r2, r2, #4294967295
   257ea:	e9c0 3214 	strd	r3, r2, [r0, #80]	; 0x50
	if (s->leftover_offset > 0) {
   257ee:	f1b8 0f00 	cmp.w	r8, #0
   257f2:	d02c      	beq.n	2584e <tc_cmac_update+0x8c>
		/* last data added to s didn't end on a TC_AES_BLOCK_SIZE byte boundary */
		size_t remaining_space = TC_AES_BLOCK_SIZE - s->leftover_offset;
   257f4:	f1c8 0710 	rsb	r7, r8, #16

		if (data_length < remaining_space) {
			/* still not enough data to encrypt this time either */
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   257f8:	f108 0030 	add.w	r0, r8, #48	; 0x30
		if (data_length < remaining_space) {
   257fc:	42bd      	cmp	r5, r7
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   257fe:	4420      	add	r0, r4
		if (data_length < remaining_space) {
   25800:	d20a      	bcs.n	25818 <tc_cmac_update+0x56>
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   25802:	462b      	mov	r3, r5
   25804:	4632      	mov	r2, r6
   25806:	4629      	mov	r1, r5
   25808:	f7ff fe50 	bl	254ac <_copy>
			s->leftover_offset += data_length;
   2580c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   2580e:	442b      	add	r3, r5
   25810:	6463      	str	r3, [r4, #68]	; 0x44
		return  TC_CRYPTO_SUCCESS;
   25812:	2001      	movs	r0, #1
		_copy(s->leftover, data_length, data, data_length);
		s->leftover_offset = data_length;
	}

	return TC_CRYPTO_SUCCESS;
}
   25814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		_copy(&s->leftover[s->leftover_offset],
   25818:	463b      	mov	r3, r7
   2581a:	4632      	mov	r2, r6
   2581c:	4639      	mov	r1, r7
   2581e:	f7ff fe45 	bl	254ac <_copy>
		s->leftover_offset = 0;
   25822:	2300      	movs	r3, #0
   25824:	3d10      	subs	r5, #16
   25826:	6463      	str	r3, [r4, #68]	; 0x44
		data_length -= remaining_space;
   25828:	4445      	add	r5, r8
		data += remaining_space;
   2582a:	443e      	add	r6, r7
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   2582c:	1e63      	subs	r3, r4, #1
   2582e:	f104 010f 	add.w	r1, r4, #15
			s->iv[i] ^= s->leftover[i];
   25832:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   25836:	f893 0030 	ldrb.w	r0, [r3, #48]	; 0x30
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   2583a:	428b      	cmp	r3, r1
			s->iv[i] ^= s->leftover[i];
   2583c:	ea82 0200 	eor.w	r2, r2, r0
   25840:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25842:	d1f6      	bne.n	25832 <tc_cmac_update+0x70>
		tc_aes_encrypt(s->iv, s->iv, s->sched);
   25844:	4621      	mov	r1, r4
   25846:	4620      	mov	r0, r4
   25848:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   2584a:	f7ff ff06 	bl	2565a <tc_aes_encrypt>
   2584e:	f104 070f 	add.w	r7, r4, #15
	while (data_length > TC_AES_BLOCK_SIZE) {
   25852:	2d10      	cmp	r5, #16
   25854:	d80a      	bhi.n	2586c <tc_cmac_update+0xaa>
	if (data_length > 0) {
   25856:	2d00      	cmp	r5, #0
   25858:	d0db      	beq.n	25812 <tc_cmac_update+0x50>
		_copy(s->leftover, data_length, data, data_length);
   2585a:	462b      	mov	r3, r5
   2585c:	4632      	mov	r2, r6
   2585e:	4629      	mov	r1, r5
   25860:	f104 0030 	add.w	r0, r4, #48	; 0x30
   25864:	f7ff fe22 	bl	254ac <_copy>
		s->leftover_offset = data_length;
   25868:	6465      	str	r5, [r4, #68]	; 0x44
   2586a:	e7d2      	b.n	25812 <tc_cmac_update+0x50>
   2586c:	1e63      	subs	r3, r4, #1
   2586e:	1e71      	subs	r1, r6, #1
			s->iv[i] ^= data[i];
   25870:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   25874:	f811 0f01 	ldrb.w	r0, [r1, #1]!
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25878:	42bb      	cmp	r3, r7
			s->iv[i] ^= data[i];
   2587a:	ea82 0200 	eor.w	r2, r2, r0
   2587e:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25880:	d1f6      	bne.n	25870 <tc_cmac_update+0xae>
		tc_aes_encrypt(s->iv, s->iv, s->sched);
   25882:	4621      	mov	r1, r4
   25884:	4620      	mov	r0, r4
   25886:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   25888:	f7ff fee7 	bl	2565a <tc_aes_encrypt>
		data += TC_AES_BLOCK_SIZE;
   2588c:	3610      	adds	r6, #16
		data_length  -= TC_AES_BLOCK_SIZE;
   2588e:	3d10      	subs	r5, #16
   25890:	e7df      	b.n	25852 <tc_cmac_update+0x90>
		return TC_CRYPTO_FAIL;
   25892:	2000      	movs	r0, #0
   25894:	e7be      	b.n	25814 <tc_cmac_update+0x52>

00025896 <tc_cmac_final>:

int tc_cmac_final(uint8_t *tag, TCCmacState_t s)
{
   25896:	b570      	push	{r4, r5, r6, lr}
   25898:	460c      	mov	r4, r1
	uint8_t *k;
	unsigned int i;

	/* input sanity check: */
	if (tag == (uint8_t *) 0 ||
   2589a:	4605      	mov	r5, r0
   2589c:	b1f0      	cbz	r0, 258dc <tc_cmac_final+0x46>
   2589e:	b371      	cbz	r1, 258fe <tc_cmac_final+0x68>
	    s == (TCCmacState_t) 0) {
		return TC_CRYPTO_FAIL;
	}

	if (s->leftover_offset == TC_AES_BLOCK_SIZE) {
   258a0:	6c4a      	ldr	r2, [r1, #68]	; 0x44
   258a2:	2a10      	cmp	r2, #16
   258a4:	d11b      	bne.n	258de <tc_cmac_final+0x48>
		/* the last message block is a full-sized block */
		k = (uint8_t *) s->K1;
   258a6:	3110      	adds	r1, #16

		_set(&s->leftover[s->leftover_offset], 0, remaining);
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
		k = (uint8_t *) s->K2;
	}
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   258a8:	1e63      	subs	r3, r4, #1
   258aa:	3901      	subs	r1, #1
   258ac:	f104 000f 	add.w	r0, r4, #15
		s->iv[i] ^= s->leftover[i] ^ k[i];
   258b0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   258b4:	f893 6030 	ldrb.w	r6, [r3, #48]	; 0x30
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   258b8:	4298      	cmp	r0, r3
		s->iv[i] ^= s->leftover[i] ^ k[i];
   258ba:	ea82 0206 	eor.w	r2, r2, r6
   258be:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   258c2:	ea82 0206 	eor.w	r2, r2, r6
   258c6:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   258c8:	d1f2      	bne.n	258b0 <tc_cmac_final+0x1a>
	}

	tc_aes_encrypt(tag, s->iv, s->sched);
   258ca:	4621      	mov	r1, r4
   258cc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   258ce:	4628      	mov	r0, r5
   258d0:	f7ff fec3 	bl	2565a <tc_aes_encrypt>

	/* erasing state: */
	tc_cmac_erase(s);
   258d4:	4620      	mov	r0, r4
   258d6:	f7ff ff2b 	bl	25730 <tc_cmac_erase>

	return TC_CRYPTO_SUCCESS;
   258da:	2001      	movs	r0, #1
}
   258dc:	bd70      	pop	{r4, r5, r6, pc}
		_set(&s->leftover[s->leftover_offset], 0, remaining);
   258de:	f102 0030 	add.w	r0, r2, #48	; 0x30
   258e2:	2100      	movs	r1, #0
   258e4:	f1c2 0210 	rsb	r2, r2, #16
   258e8:	4420      	add	r0, r4
   258ea:	f7ff fdec 	bl	254c6 <_set>
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
   258ee:	2280      	movs	r2, #128	; 0x80
   258f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
		k = (uint8_t *) s->K2;
   258f2:	f104 0120 	add.w	r1, r4, #32
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
   258f6:	4423      	add	r3, r4
   258f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		k = (uint8_t *) s->K2;
   258fc:	e7d4      	b.n	258a8 <tc_cmac_final+0x12>
		return TC_CRYPTO_FAIL;
   258fe:	4608      	mov	r0, r1
   25900:	e7ec      	b.n	258dc <tc_cmac_final+0x46>

00025902 <tc_sha256_update>:
{
   25902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   25904:	460c      	mov	r4, r1
	if (s == (TCSha256State_t) 0 ||
   25906:	b110      	cbz	r0, 2590e <tc_sha256_update+0xc>
   25908:	b1f9      	cbz	r1, 2594a <tc_sha256_update+0x48>
	} else if (datalen == 0) {
   2590a:	b90a      	cbnz	r2, 25910 <tc_sha256_update+0xe>
		return TC_CRYPTO_SUCCESS;
   2590c:	2001      	movs	r0, #1
}
   2590e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			s->leftover_offset = 0;
   25910:	2700      	movs	r7, #0
   25912:	188d      	adds	r5, r1, r2
			compress(s->iv, s->leftover);
   25914:	f100 0628 	add.w	r6, r0, #40	; 0x28
		s->leftover[s->leftover_offset++] = *(data++);
   25918:	6e83      	ldr	r3, [r0, #104]	; 0x68
   2591a:	1c5a      	adds	r2, r3, #1
   2591c:	6682      	str	r2, [r0, #104]	; 0x68
   2591e:	f814 1b01 	ldrb.w	r1, [r4], #1
   25922:	4403      	add	r3, r0
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
   25924:	2a3f      	cmp	r2, #63	; 0x3f
		s->leftover[s->leftover_offset++] = *(data++);
   25926:	f883 1028 	strb.w	r1, [r3, #40]	; 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
   2592a:	d90b      	bls.n	25944 <tc_sha256_update+0x42>
			compress(s->iv, s->leftover);
   2592c:	4631      	mov	r1, r6
   2592e:	f7ea fa67 	bl	fe00 <compress>
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
   25932:	e9d0 3208 	ldrd	r3, r2, [r0, #32]
   25936:	f513 7300 	adds.w	r3, r3, #512	; 0x200
   2593a:	f142 0200 	adc.w	r2, r2, #0
   2593e:	e9c0 3208 	strd	r3, r2, [r0, #32]
			s->leftover_offset = 0;
   25942:	6687      	str	r7, [r0, #104]	; 0x68
	while (datalen-- > 0) {
   25944:	42a5      	cmp	r5, r4
   25946:	d1e7      	bne.n	25918 <tc_sha256_update+0x16>
   25948:	e7e0      	b.n	2590c <tc_sha256_update+0xa>
		return TC_CRYPTO_FAIL;
   2594a:	4608      	mov	r0, r1
   2594c:	e7df      	b.n	2590e <tc_sha256_update+0xc>

0002594e <tc_sha256_final>:
{
   2594e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   25950:	460c      	mov	r4, r1
	if (digest == (uint8_t *) 0 ||
   25952:	4605      	mov	r5, r0
   25954:	2800      	cmp	r0, #0
   25956:	d054      	beq.n	25a02 <tc_sha256_final+0xb4>
   25958:	2900      	cmp	r1, #0
   2595a:	d053      	beq.n	25a04 <tc_sha256_final+0xb6>
	s->bits_hashed += (s->leftover_offset << 3);
   2595c:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   2595e:	e9d1 2108 	ldrd	r2, r1, [r1, #32]
   25962:	00d8      	lsls	r0, r3, #3
   25964:	1812      	adds	r2, r2, r0
   25966:	f141 0100 	adc.w	r1, r1, #0
   2596a:	e9c4 2108 	strd	r2, r1, [r4, #32]
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   2596e:	2280      	movs	r2, #128	; 0x80
   25970:	1c58      	adds	r0, r3, #1
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
   25972:	2838      	cmp	r0, #56	; 0x38
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   25974:	4423      	add	r3, r4
   25976:	66a0      	str	r0, [r4, #104]	; 0x68
	s->bits_hashed += (s->leftover_offset << 3);
   25978:	f04f 0700 	mov.w	r7, #0
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   2597c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		_set(s->leftover + s->leftover_offset, 0x00,
   25980:	f104 0628 	add.w	r6, r4, #40	; 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
   25984:	d90a      	bls.n	2599c <tc_sha256_final+0x4e>
		_set(s->leftover + s->leftover_offset, 0x00,
   25986:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
   2598a:	4639      	mov	r1, r7
   2598c:	4430      	add	r0, r6
   2598e:	f7ff fd9a 	bl	254c6 <_set>
		compress(s->iv, s->leftover);
   25992:	4631      	mov	r1, r6
   25994:	4620      	mov	r0, r4
   25996:	f7ea fa33 	bl	fe00 <compress>
		s->leftover_offset = 0;
   2599a:	66a7      	str	r7, [r4, #104]	; 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
   2599c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
   2599e:	2100      	movs	r1, #0
   259a0:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
   259a4:	4430      	add	r0, r6
   259a6:	f7ff fd8e 	bl	254c6 <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
   259aa:	6a23      	ldr	r3, [r4, #32]
	compress(s->iv, s->leftover);
   259ac:	4631      	mov	r1, r6
   259ae:	ba1a      	rev	r2, r3
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
   259b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
   259b2:	6662      	str	r2, [r4, #100]	; 0x64
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
   259b4:	0a1a      	lsrs	r2, r3, #8
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
   259b6:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
   259ba:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
   259be:	0c1a      	lsrs	r2, r3, #16
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
   259c0:	0e1b      	lsrs	r3, r3, #24
   259c2:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
	compress(s->iv, s->leftover);
   259c6:	4620      	mov	r0, r4
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
   259c8:	f884 2061 	strb.w	r2, [r4, #97]	; 0x61
	compress(s->iv, s->leftover);
   259cc:	f7ea fa18 	bl	fe00 <compress>
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   259d0:	1d2b      	adds	r3, r5, #4
   259d2:	1f21      	subs	r1, r4, #4
   259d4:	3524      	adds	r5, #36	; 0x24
		unsigned int t = *((unsigned int *) &s->iv[i]);
   259d6:	f851 2f04 	ldr.w	r2, [r1, #4]!
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   259da:	3304      	adds	r3, #4
		*digest++ = (uint8_t)(t >> 24);
   259dc:	0e10      	lsrs	r0, r2, #24
   259de:	f803 0c08 	strb.w	r0, [r3, #-8]
		*digest++ = (uint8_t)(t >> 16);
   259e2:	0c10      	lsrs	r0, r2, #16
   259e4:	f803 0c07 	strb.w	r0, [r3, #-7]
		*digest++ = (uint8_t)(t >> 8);
   259e8:	0a10      	lsrs	r0, r2, #8
   259ea:	f803 0c06 	strb.w	r0, [r3, #-6]
		*digest++ = (uint8_t)(t);
   259ee:	f803 2c05 	strb.w	r2, [r3, #-5]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   259f2:	42ab      	cmp	r3, r5
   259f4:	d1ef      	bne.n	259d6 <tc_sha256_final+0x88>
	_set(s, 0, sizeof(*s));
   259f6:	4620      	mov	r0, r4
   259f8:	2270      	movs	r2, #112	; 0x70
   259fa:	2100      	movs	r1, #0
   259fc:	f7ff fd63 	bl	254c6 <_set>
	return TC_CRYPTO_SUCCESS;
   25a00:	2001      	movs	r0, #1
}
   25a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
   25a04:	4608      	mov	r0, r1
   25a06:	e7fc      	b.n	25a02 <tc_sha256_final+0xb4>

00025a08 <rekey>:
#include <tinycrypt/hmac.h>
#include <tinycrypt/constants.h>
#include <tinycrypt/utils.h>

static void rekey(uint8_t *key, const uint8_t *new_key, unsigned int key_size)
{
   25a08:	b530      	push	{r4, r5, lr}
   25a0a:	1e43      	subs	r3, r0, #1
   25a0c:	188d      	adds	r5, r1, r2
	const uint8_t inner_pad = (uint8_t) 0x36;
	const uint8_t outer_pad = (uint8_t) 0x5c;
	unsigned int i;

	for (i = 0; i < key_size; ++i) {
   25a0e:	42a9      	cmp	r1, r5
   25a10:	d106      	bne.n	25a20 <rekey+0x18>
		key[i] = inner_pad ^ new_key[i];
		key[i + TC_SHA256_BLOCK_SIZE] = outer_pad ^ new_key[i];
	}
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
		key[i] = inner_pad; key[i + TC_SHA256_BLOCK_SIZE] = outer_pad;
   25a12:	2136      	movs	r1, #54	; 0x36
   25a14:	245c      	movs	r4, #92	; 0x5c
   25a16:	4402      	add	r2, r0
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
   25a18:	1a13      	subs	r3, r2, r0
   25a1a:	2b3f      	cmp	r3, #63	; 0x3f
   25a1c:	d90c      	bls.n	25a38 <rekey+0x30>
	}
}
   25a1e:	bd30      	pop	{r4, r5, pc}
		key[i] = inner_pad ^ new_key[i];
   25a20:	780c      	ldrb	r4, [r1, #0]
   25a22:	f084 0436 	eor.w	r4, r4, #54	; 0x36
   25a26:	f803 4f01 	strb.w	r4, [r3, #1]!
		key[i + TC_SHA256_BLOCK_SIZE] = outer_pad ^ new_key[i];
   25a2a:	f811 4b01 	ldrb.w	r4, [r1], #1
   25a2e:	f084 045c 	eor.w	r4, r4, #92	; 0x5c
   25a32:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
	for (i = 0; i < key_size; ++i) {
   25a36:	e7ea      	b.n	25a0e <rekey+0x6>
		key[i] = inner_pad; key[i + TC_SHA256_BLOCK_SIZE] = outer_pad;
   25a38:	f802 1b01 	strb.w	r1, [r2], #1
   25a3c:	f882 403f 	strb.w	r4, [r2, #63]	; 0x3f
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
   25a40:	e7ea      	b.n	25a18 <rekey+0x10>

00025a42 <tc_hmac_set_key>:

int tc_hmac_set_key(TCHmacState_t ctx, const uint8_t *key,
		    unsigned int key_size)
{
   25a42:	b5f0      	push	{r4, r5, r6, r7, lr}
   25a44:	460e      	mov	r6, r1
   25a46:	4614      	mov	r4, r2
	/* Input sanity check */
	if (ctx == (TCHmacState_t) 0 ||
   25a48:	4605      	mov	r5, r0
{
   25a4a:	b0cd      	sub	sp, #308	; 0x134
	if (ctx == (TCHmacState_t) 0 ||
   25a4c:	b1b8      	cbz	r0, 25a7e <tc_hmac_set_key+0x3c>
   25a4e:	b341      	cbz	r1, 25aa2 <tc_hmac_set_key+0x60>
	    key == (const uint8_t *) 0 ||
   25a50:	b34a      	cbz	r2, 25aa6 <tc_hmac_set_key+0x64>
	}

	const uint8_t dummy_key[TC_SHA256_BLOCK_SIZE];
	struct tc_hmac_state_struct dummy_state;

	if (key_size <= TC_SHA256_BLOCK_SIZE) {
   25a52:	2a40      	cmp	r2, #64	; 0x40
				       key_size);
		(void)tc_sha256_final(&dummy_state.key[TC_SHA256_DIGEST_SIZE],
				      &dummy_state.hash_state);

		/* Actual code for when key_size <= TC_SHA256_BLOCK_SIZE: */
		rekey(ctx->key, key, key_size);
   25a54:	f100 0770 	add.w	r7, r0, #112	; 0x70
	if (key_size <= TC_SHA256_BLOCK_SIZE) {
   25a58:	d813      	bhi.n	25a82 <tc_hmac_set_key+0x40>
		(void)tc_sha256_init(&dummy_state.hash_state);
   25a5a:	a810      	add	r0, sp, #64	; 0x40
   25a5c:	f7ea faba 	bl	ffd4 <tc_sha256_init>
		(void)tc_sha256_update(&dummy_state.hash_state,
   25a60:	4622      	mov	r2, r4
   25a62:	4669      	mov	r1, sp
   25a64:	a810      	add	r0, sp, #64	; 0x40
   25a66:	f7ff ff4c 	bl	25902 <tc_sha256_update>
		(void)tc_sha256_final(&dummy_state.key[TC_SHA256_DIGEST_SIZE],
   25a6a:	a910      	add	r1, sp, #64	; 0x40
   25a6c:	a834      	add	r0, sp, #208	; 0xd0
   25a6e:	f7ff ff6e 	bl	2594e <tc_sha256_final>
		rekey(ctx->key, key, key_size);
   25a72:	4622      	mov	r2, r4
   25a74:	4631      	mov	r1, r6
	} else {
		(void)tc_sha256_init(&ctx->hash_state);
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
				      &ctx->hash_state);
		rekey(ctx->key,
   25a76:	4638      	mov	r0, r7
   25a78:	f7ff ffc6 	bl	25a08 <rekey>
		      &ctx->key[TC_SHA256_DIGEST_SIZE],
		      TC_SHA256_DIGEST_SIZE);
	}

	return TC_CRYPTO_SUCCESS;
   25a7c:	2001      	movs	r0, #1
}
   25a7e:	b04d      	add	sp, #308	; 0x134
   25a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
		(void)tc_sha256_init(&ctx->hash_state);
   25a82:	f7ea faa7 	bl	ffd4 <tc_sha256_init>
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
   25a86:	4622      	mov	r2, r4
   25a88:	4631      	mov	r1, r6
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
   25a8a:	f105 0490 	add.w	r4, r5, #144	; 0x90
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
   25a8e:	4628      	mov	r0, r5
   25a90:	f7ff ff37 	bl	25902 <tc_sha256_update>
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
   25a94:	4629      	mov	r1, r5
   25a96:	4620      	mov	r0, r4
   25a98:	f7ff ff59 	bl	2594e <tc_sha256_final>
		rekey(ctx->key,
   25a9c:	2220      	movs	r2, #32
   25a9e:	4621      	mov	r1, r4
   25aa0:	e7e9      	b.n	25a76 <tc_hmac_set_key+0x34>
		return TC_CRYPTO_FAIL;
   25aa2:	4608      	mov	r0, r1
   25aa4:	e7eb      	b.n	25a7e <tc_hmac_set_key+0x3c>
   25aa6:	4610      	mov	r0, r2
   25aa8:	e7e9      	b.n	25a7e <tc_hmac_set_key+0x3c>

00025aaa <tc_hmac_init>:

int tc_hmac_init(TCHmacState_t ctx)
{
   25aaa:	b510      	push	{r4, lr}

	/* input sanity check: */
	if (ctx == (TCHmacState_t) 0) {
   25aac:	4604      	mov	r4, r0
   25aae:	b140      	cbz	r0, 25ac2 <tc_hmac_init+0x18>
		return TC_CRYPTO_FAIL;
	}

  (void) tc_sha256_init(&ctx->hash_state);
   25ab0:	f7ea fa90 	bl	ffd4 <tc_sha256_init>
  (void) tc_sha256_update(&ctx->hash_state, ctx->key, TC_SHA256_BLOCK_SIZE);
   25ab4:	2240      	movs	r2, #64	; 0x40
   25ab6:	4620      	mov	r0, r4
   25ab8:	f104 0170 	add.w	r1, r4, #112	; 0x70
   25abc:	f7ff ff21 	bl	25902 <tc_sha256_update>

	return TC_CRYPTO_SUCCESS;
   25ac0:	2001      	movs	r0, #1
}
   25ac2:	bd10      	pop	{r4, pc}

00025ac4 <tc_hmac_update>:

int tc_hmac_update(TCHmacState_t ctx,
		   const void *data,
		   unsigned int data_length)
{
   25ac4:	b508      	push	{r3, lr}

	/* input sanity check: */
	if (ctx == (TCHmacState_t) 0) {
   25ac6:	b110      	cbz	r0, 25ace <tc_hmac_update+0xa>
		return TC_CRYPTO_FAIL;
	}

	(void)tc_sha256_update(&ctx->hash_state, data, data_length);
   25ac8:	f7ff ff1b 	bl	25902 <tc_sha256_update>

	return TC_CRYPTO_SUCCESS;
   25acc:	2001      	movs	r0, #1
}
   25ace:	bd08      	pop	{r3, pc}

00025ad0 <tc_hmac_final>:

int tc_hmac_final(uint8_t *tag, unsigned int taglen, TCHmacState_t ctx)
{
   25ad0:	b570      	push	{r4, r5, r6, lr}
   25ad2:	460e      	mov	r6, r1
   25ad4:	4614      	mov	r4, r2

	/* input sanity check: */
	if (tag == (uint8_t *) 0 ||
   25ad6:	4605      	mov	r5, r0
   25ad8:	b1f0      	cbz	r0, 25b18 <tc_hmac_final+0x48>
   25ada:	2920      	cmp	r1, #32
   25adc:	d11c      	bne.n	25b18 <tc_hmac_final+0x48>
	    taglen != TC_SHA256_DIGEST_SIZE ||
   25ade:	b1ea      	cbz	r2, 25b1c <tc_hmac_final+0x4c>
	    ctx == (TCHmacState_t) 0) {
		return TC_CRYPTO_FAIL;
	}

	(void) tc_sha256_final(tag, &ctx->hash_state);
   25ae0:	4611      	mov	r1, r2
   25ae2:	f7ff ff34 	bl	2594e <tc_sha256_final>

	(void)tc_sha256_init(&ctx->hash_state);
   25ae6:	4620      	mov	r0, r4
   25ae8:	f7ea fa74 	bl	ffd4 <tc_sha256_init>
	(void)tc_sha256_update(&ctx->hash_state,
   25aec:	2240      	movs	r2, #64	; 0x40
   25aee:	f104 01b0 	add.w	r1, r4, #176	; 0xb0
   25af2:	4620      	mov	r0, r4
   25af4:	f7ff ff05 	bl	25902 <tc_sha256_update>
			       &ctx->key[TC_SHA256_BLOCK_SIZE],
				TC_SHA256_BLOCK_SIZE);
	(void)tc_sha256_update(&ctx->hash_state, tag, TC_SHA256_DIGEST_SIZE);
   25af8:	4632      	mov	r2, r6
   25afa:	4629      	mov	r1, r5
   25afc:	4620      	mov	r0, r4
   25afe:	f7ff ff00 	bl	25902 <tc_sha256_update>
	(void)tc_sha256_final(tag, &ctx->hash_state);
   25b02:	4621      	mov	r1, r4
   25b04:	4628      	mov	r0, r5
   25b06:	f7ff ff22 	bl	2594e <tc_sha256_final>

	/* destroy the current state */
	_set(ctx, 0, sizeof(*ctx));
   25b0a:	4620      	mov	r0, r4
   25b0c:	22f0      	movs	r2, #240	; 0xf0
   25b0e:	2100      	movs	r1, #0
   25b10:	f7ff fcd9 	bl	254c6 <_set>

	return TC_CRYPTO_SUCCESS;
   25b14:	2001      	movs	r0, #1
}
   25b16:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   25b18:	2000      	movs	r0, #0
   25b1a:	e7fc      	b.n	25b16 <tc_hmac_final+0x46>
   25b1c:	4610      	mov	r0, r2
   25b1e:	e7fa      	b.n	25b16 <tc_hmac_final+0x46>

00025b20 <update>:

/*
 * Assumes: prng != NULL
 */
static void update(TCHmacPrng_t prng, const uint8_t *data, unsigned int datalen, const uint8_t *additional_data, unsigned int additional_datalen)
{
   25b20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25b24:	4604      	mov	r4, r0
	const uint8_t separator0 = 0x00;
	const uint8_t separator1 = 0x01;
   25b26:	f04f 0b01 	mov.w	fp, #1
{
   25b2a:	461f      	mov	r7, r3
	const uint8_t separator0 = 0x00;
   25b2c:	2300      	movs	r3, #0
{
   25b2e:	4688      	mov	r8, r1

	/* configure the new prng key into the prng's instance of hmac */
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25b30:	f100 06f0 	add.w	r6, r0, #240	; 0xf0
   25b34:	4631      	mov	r1, r6
{
   25b36:	4691      	mov	r9, r2
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25b38:	2220      	movs	r2, #32
	const uint8_t separator0 = 0x00;
   25b3a:	f88d 3006 	strb.w	r3, [sp, #6]
{
   25b3e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
	const uint8_t separator1 = 0x01;
   25b42:	f88d b007 	strb.w	fp, [sp, #7]

	/* use current state, e and separator 0 to compute a new prng key: */
	(void)tc_hmac_init(&prng->h);
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25b46:	f504 7588 	add.w	r5, r4, #272	; 0x110
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25b4a:	f7ff ff7a 	bl	25a42 <tc_hmac_set_key>
	(void)tc_hmac_init(&prng->h);
   25b4e:	4620      	mov	r0, r4
   25b50:	f7ff ffab 	bl	25aaa <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25b54:	2220      	movs	r2, #32
   25b56:	4629      	mov	r1, r5
   25b58:	4620      	mov	r0, r4
   25b5a:	f7ff ffb3 	bl	25ac4 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, &separator0, sizeof(separator0));
   25b5e:	465a      	mov	r2, fp
   25b60:	4620      	mov	r0, r4
   25b62:	f10d 0106 	add.w	r1, sp, #6
   25b66:	f7ff ffad 	bl	25ac4 <tc_hmac_update>

	if (data && datalen)
   25b6a:	f1b8 0f00 	cmp.w	r8, #0
   25b6e:	d007      	beq.n	25b80 <update+0x60>
   25b70:	f1b9 0f00 	cmp.w	r9, #0
   25b74:	d004      	beq.n	25b80 <update+0x60>
		(void)tc_hmac_update(&prng->h, data, datalen);
   25b76:	464a      	mov	r2, r9
   25b78:	4641      	mov	r1, r8
   25b7a:	4620      	mov	r0, r4
   25b7c:	f7ff ffa2 	bl	25ac4 <tc_hmac_update>
	if (additional_data && additional_datalen)
   25b80:	b13f      	cbz	r7, 25b92 <update+0x72>
   25b82:	f1ba 0f00 	cmp.w	sl, #0
   25b86:	d004      	beq.n	25b92 <update+0x72>
		(void)tc_hmac_update(&prng->h, additional_data, additional_datalen);
   25b88:	4652      	mov	r2, sl
   25b8a:	4639      	mov	r1, r7
   25b8c:	4620      	mov	r0, r4
   25b8e:	f7ff ff99 	bl	25ac4 <tc_hmac_update>

	(void)tc_hmac_final(prng->key, sizeof(prng->key), &prng->h);
   25b92:	4622      	mov	r2, r4
   25b94:	2120      	movs	r1, #32
   25b96:	4630      	mov	r0, r6
   25b98:	f7ff ff9a 	bl	25ad0 <tc_hmac_final>

	/* configure the new prng key into the prng's instance of hmac */
	(void)tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25b9c:	2220      	movs	r2, #32
   25b9e:	4631      	mov	r1, r6
   25ba0:	4620      	mov	r0, r4
   25ba2:	f7ff ff4e 	bl	25a42 <tc_hmac_set_key>

	/* use the new key to compute a new state variable v */
	(void)tc_hmac_init(&prng->h);
   25ba6:	4620      	mov	r0, r4
   25ba8:	f7ff ff7f 	bl	25aaa <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25bac:	2220      	movs	r2, #32
   25bae:	4629      	mov	r1, r5
   25bb0:	4620      	mov	r0, r4
   25bb2:	f7ff ff87 	bl	25ac4 <tc_hmac_update>
	(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   25bb6:	4622      	mov	r2, r4
   25bb8:	2120      	movs	r1, #32
   25bba:	4628      	mov	r0, r5
   25bbc:	f7ff ff88 	bl	25ad0 <tc_hmac_final>

	if (data == 0 || datalen == 0)
   25bc0:	f1b8 0f00 	cmp.w	r8, #0
   25bc4:	d03a      	beq.n	25c3c <update+0x11c>
   25bc6:	f1b9 0f00 	cmp.w	r9, #0
   25bca:	d037      	beq.n	25c3c <update+0x11c>
		return;

	/* configure the new prng key into the prng's instance of hmac */
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25bcc:	2220      	movs	r2, #32
   25bce:	4631      	mov	r1, r6
   25bd0:	4620      	mov	r0, r4
   25bd2:	f7ff ff36 	bl	25a42 <tc_hmac_set_key>

	/* use current state, e and separator 1 to compute a new prng key: */
	(void)tc_hmac_init(&prng->h);
   25bd6:	4620      	mov	r0, r4
   25bd8:	f7ff ff67 	bl	25aaa <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25bdc:	2220      	movs	r2, #32
   25bde:	4629      	mov	r1, r5
   25be0:	4620      	mov	r0, r4
   25be2:	f7ff ff6f 	bl	25ac4 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, &separator1, sizeof(separator1));
   25be6:	2201      	movs	r2, #1
   25be8:	f10d 0107 	add.w	r1, sp, #7
   25bec:	4620      	mov	r0, r4
   25bee:	f7ff ff69 	bl	25ac4 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, data, datalen);
   25bf2:	464a      	mov	r2, r9
   25bf4:	4641      	mov	r1, r8
   25bf6:	4620      	mov	r0, r4
   25bf8:	f7ff ff64 	bl	25ac4 <tc_hmac_update>
	if (additional_data && additional_datalen)
   25bfc:	b13f      	cbz	r7, 25c0e <update+0xee>
   25bfe:	f1ba 0f00 	cmp.w	sl, #0
   25c02:	d004      	beq.n	25c0e <update+0xee>
		(void)tc_hmac_update(&prng->h, additional_data, additional_datalen);
   25c04:	4652      	mov	r2, sl
   25c06:	4639      	mov	r1, r7
   25c08:	4620      	mov	r0, r4
   25c0a:	f7ff ff5b 	bl	25ac4 <tc_hmac_update>
	(void)tc_hmac_final(prng->key, sizeof(prng->key), &prng->h);
   25c0e:	4622      	mov	r2, r4
   25c10:	2120      	movs	r1, #32
   25c12:	4630      	mov	r0, r6
   25c14:	f7ff ff5c 	bl	25ad0 <tc_hmac_final>

	/* configure the new prng key into the prng's instance of hmac */
	(void)tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25c18:	2220      	movs	r2, #32
   25c1a:	4631      	mov	r1, r6
   25c1c:	4620      	mov	r0, r4
   25c1e:	f7ff ff10 	bl	25a42 <tc_hmac_set_key>

	/* use the new key to compute a new state variable v */
	(void)tc_hmac_init(&prng->h);
   25c22:	4620      	mov	r0, r4
   25c24:	f7ff ff41 	bl	25aaa <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25c28:	2220      	movs	r2, #32
   25c2a:	4629      	mov	r1, r5
   25c2c:	4620      	mov	r0, r4
   25c2e:	f7ff ff49 	bl	25ac4 <tc_hmac_update>
	(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   25c32:	4622      	mov	r2, r4
   25c34:	2120      	movs	r1, #32
   25c36:	4628      	mov	r0, r5
   25c38:	f7ff ff4a 	bl	25ad0 <tc_hmac_final>
}
   25c3c:	b003      	add	sp, #12
   25c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00025c42 <tc_hmac_prng_init>:

int tc_hmac_prng_init(TCHmacPrng_t prng,
		      const uint8_t *personalization,
		      unsigned int plen)
{
   25c42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   25c44:	460c      	mov	r4, r1
   25c46:	4617      	mov	r7, r2

	/* input sanity check: */
	if (prng == (TCHmacPrng_t) 0 ||
   25c48:	4605      	mov	r5, r0
   25c4a:	b1b0      	cbz	r0, 25c7a <tc_hmac_prng_init+0x38>
	    personalization == (uint8_t *) 0 ||
   25c4c:	b1b9      	cbz	r1, 25c7e <tc_hmac_prng_init+0x3c>

	/* put the generator into a known state: */
	_set(prng->key, 0x00, sizeof(prng->key));
	_set(prng->v, 0x01, sizeof(prng->v));

	update(prng, personalization, plen, 0, 0);
   25c4e:	2600      	movs	r6, #0
	_set(prng->key, 0x00, sizeof(prng->key));
   25c50:	2220      	movs	r2, #32
   25c52:	2100      	movs	r1, #0
   25c54:	30f0      	adds	r0, #240	; 0xf0
   25c56:	f7ff fc36 	bl	254c6 <_set>
	_set(prng->v, 0x01, sizeof(prng->v));
   25c5a:	2220      	movs	r2, #32
   25c5c:	2101      	movs	r1, #1
   25c5e:	f505 7088 	add.w	r0, r5, #272	; 0x110
   25c62:	f7ff fc30 	bl	254c6 <_set>
	update(prng, personalization, plen, 0, 0);
   25c66:	4628      	mov	r0, r5
   25c68:	4633      	mov	r3, r6
   25c6a:	463a      	mov	r2, r7
   25c6c:	4621      	mov	r1, r4
   25c6e:	9600      	str	r6, [sp, #0]
   25c70:	f7ff ff56 	bl	25b20 <update>

	/* force a reseed before allowing tc_hmac_prng_generate to succeed: */
	prng->countdown = 0;

	return TC_CRYPTO_SUCCESS;
   25c74:	2001      	movs	r0, #1
	prng->countdown = 0;
   25c76:	f8c5 6130 	str.w	r6, [r5, #304]	; 0x130
}
   25c7a:	b003      	add	sp, #12
   25c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
   25c7e:	4608      	mov	r0, r1
   25c80:	e7fb      	b.n	25c7a <tc_hmac_prng_init+0x38>

00025c82 <tc_hmac_prng_reseed>:
int tc_hmac_prng_reseed(TCHmacPrng_t prng,
			const uint8_t *seed,
			unsigned int seedlen,
			const uint8_t *additional_input,
			unsigned int additionallen)
{
   25c82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   25c84:	9c08      	ldr	r4, [sp, #32]

	/* input sanity check: */
	if (prng == (TCHmacPrng_t) 0 ||
   25c86:	4605      	mov	r5, r0
   25c88:	b180      	cbz	r0, 25cac <tc_hmac_prng_reseed+0x2a>
   25c8a:	b179      	cbz	r1, 25cac <tc_hmac_prng_reseed+0x2a>
	    seed == (const uint8_t *) 0 ||
	    seedlen < MIN_SLEN ||
   25c8c:	2a1f      	cmp	r2, #31
   25c8e:	d90d      	bls.n	25cac <tc_hmac_prng_reseed+0x2a>
	    seedlen > MAX_SLEN) {
		return TC_CRYPTO_FAIL;
	}

	if (additional_input != (const uint8_t *) 0) {
   25c90:	b153      	cbz	r3, 25ca8 <tc_hmac_prng_reseed+0x26>
		/*
		 * Abort if additional_input is provided but has inappropriate
		 * length
		 */
		if (additionallen == 0 ||
   25c92:	b16c      	cbz	r4, 25cb0 <tc_hmac_prng_reseed+0x2e>
		    additionallen > MAX_ALEN) {
			return TC_CRYPTO_FAIL;
		} else {
			/* call update for the seed and additional_input */
			update(prng, seed, seedlen, additional_input, additionallen);
   25c94:	9400      	str	r4, [sp, #0]
		}
	} else {
		/* call update only for the seed */
		update(prng, seed, seedlen, 0, 0);
   25c96:	f7ff ff43 	bl	25b20 <update>
	}

	/* ... and enable hmac_prng_generate */
	prng->countdown = MAX_GENS;
   25c9a:	f04f 33ff 	mov.w	r3, #4294967295

	return TC_CRYPTO_SUCCESS;
   25c9e:	2001      	movs	r0, #1
	prng->countdown = MAX_GENS;
   25ca0:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
}
   25ca4:	b003      	add	sp, #12
   25ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		update(prng, seed, seedlen, 0, 0);
   25ca8:	9300      	str	r3, [sp, #0]
   25caa:	e7f4      	b.n	25c96 <tc_hmac_prng_reseed+0x14>
		return TC_CRYPTO_FAIL;
   25cac:	2000      	movs	r0, #0
   25cae:	e7f9      	b.n	25ca4 <tc_hmac_prng_reseed+0x22>
   25cb0:	4620      	mov	r0, r4
   25cb2:	e7f7      	b.n	25ca4 <tc_hmac_prng_reseed+0x22>

00025cb4 <tc_hmac_prng_generate>:

int tc_hmac_prng_generate(uint8_t *out, unsigned int outlen, TCHmacPrng_t prng)
{
   25cb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   25cb8:	460d      	mov	r5, r1
   25cba:	4614      	mov	r4, r2
	unsigned int bufferlen;

	/* input sanity check: */
	if (out == (uint8_t *) 0 ||
   25cbc:	4680      	mov	r8, r0
   25cbe:	b3d8      	cbz	r0, 25d38 <tc_hmac_prng_generate+0x84>
   25cc0:	b3d2      	cbz	r2, 25d38 <tc_hmac_prng_generate+0x84>
	    prng == (TCHmacPrng_t) 0 ||
   25cc2:	1e4b      	subs	r3, r1, #1
   25cc4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
   25cc8:	d236      	bcs.n	25d38 <tc_hmac_prng_generate+0x84>
	    outlen == 0 ||
	    outlen > MAX_OUT) {
		return TC_CRYPTO_FAIL;
	} else if (prng->countdown == 0) {
   25cca:	f8d2 3130 	ldr.w	r3, [r2, #304]	; 0x130
   25cce:	b3ab      	cbz	r3, 25d3c <tc_hmac_prng_generate+0x88>
		return TC_HMAC_PRNG_RESEED_REQ;
	}

	prng->countdown--;
   25cd0:	3b01      	subs	r3, #1
   25cd2:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

	while (outlen != 0) {
		/* configure the new prng key into the prng's instance of hmac */
		tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25cd6:	f102 09f0 	add.w	r9, r2, #240	; 0xf0

		/* operate HMAC in OFB mode to create "random" outputs */
		(void)tc_hmac_init(&prng->h);
		(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25cda:	f502 7788 	add.w	r7, r2, #272	; 0x110
		tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25cde:	2220      	movs	r2, #32
   25ce0:	4649      	mov	r1, r9
   25ce2:	4620      	mov	r0, r4
   25ce4:	f7ff fead 	bl	25a42 <tc_hmac_set_key>
		(void)tc_hmac_init(&prng->h);
   25ce8:	4620      	mov	r0, r4
   25cea:	f7ff fede 	bl	25aaa <tc_hmac_init>
		(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25cee:	2220      	movs	r2, #32
   25cf0:	4639      	mov	r1, r7
   25cf2:	4620      	mov	r0, r4
   25cf4:	f7ff fee6 	bl	25ac4 <tc_hmac_update>
		(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   25cf8:	4622      	mov	r2, r4
   25cfa:	2120      	movs	r1, #32
   25cfc:	4638      	mov	r0, r7
   25cfe:	f7ff fee7 	bl	25ad0 <tc_hmac_final>

		bufferlen = (TC_SHA256_DIGEST_SIZE > outlen) ?
   25d02:	2d20      	cmp	r5, #32
   25d04:	462e      	mov	r6, r5
   25d06:	bf28      	it	cs
   25d08:	2620      	movcs	r6, #32
			outlen : TC_SHA256_DIGEST_SIZE;
		(void)_copy(out, bufferlen, prng->v, bufferlen);
   25d0a:	4640      	mov	r0, r8
   25d0c:	4633      	mov	r3, r6
   25d0e:	463a      	mov	r2, r7
   25d10:	4631      	mov	r1, r6
   25d12:	f7ff fbcb 	bl	254ac <_copy>

		out += bufferlen;
		outlen = (outlen > TC_SHA256_DIGEST_SIZE) ?
			(outlen - TC_SHA256_DIGEST_SIZE) : 0;
   25d16:	2d20      	cmp	r5, #32
   25d18:	bf38      	it	cc
   25d1a:	2520      	movcc	r5, #32
	while (outlen != 0) {
   25d1c:	3d20      	subs	r5, #32
		out += bufferlen;
   25d1e:	44b0      	add	r8, r6
	while (outlen != 0) {
   25d20:	d1dd      	bne.n	25cde <tc_hmac_prng_generate+0x2a>
	}

	/* block future PRNG compromises from revealing past state */
	update(prng, 0, 0, 0, 0);
   25d22:	4620      	mov	r0, r4
   25d24:	462b      	mov	r3, r5
   25d26:	462a      	mov	r2, r5
   25d28:	4629      	mov	r1, r5
   25d2a:	9500      	str	r5, [sp, #0]
   25d2c:	f7ff fef8 	bl	25b20 <update>

	return TC_CRYPTO_SUCCESS;
   25d30:	2001      	movs	r0, #1
}
   25d32:	b003      	add	sp, #12
   25d34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return TC_CRYPTO_FAIL;
   25d38:	2000      	movs	r0, #0
   25d3a:	e7fa      	b.n	25d32 <tc_hmac_prng_generate+0x7e>
		return TC_HMAC_PRNG_RESEED_REQ;
   25d3c:	f04f 30ff 	mov.w	r0, #4294967295
   25d40:	e7f7      	b.n	25d32 <tc_hmac_prng_generate+0x7e>

00025d42 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25d42:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25d44:	ab0b      	add	r3, sp, #44	; 0x2c
   25d46:	9305      	str	r3, [sp, #20]
   25d48:	9303      	str	r3, [sp, #12]
   25d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25d4c:	2201      	movs	r2, #1
   25d4e:	9302      	str	r3, [sp, #8]
   25d50:	2300      	movs	r3, #0
   25d52:	4618      	mov	r0, r3
   25d54:	e9cd 3300 	strd	r3, r3, [sp]
   25d58:	f7e8 faf8 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   25d5c:	b007      	add	sp, #28
   25d5e:	f85d fb04 	ldr.w	pc, [sp], #4

00025d62 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
   25d62:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
   25d64:	6800      	ldr	r0, [r0, #0]
   25d66:	f7ea b97f 	b.w	10068 <z_arm_fatal_error>

00025d6a <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   25d6a:	2100      	movs	r1, #0
   25d6c:	2001      	movs	r0, #1
   25d6e:	f7ea b97b 	b.w	10068 <z_arm_fatal_error>

00025d72 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
   25d72:	b508      	push	{r3, lr}
	handler();
   25d74:	f7ea fa2a 	bl	101cc <z_SysNmiOnReset>
	z_arm_int_exit();
}
   25d78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
   25d7c:	f7ea baf4 	b.w	10368 <z_arm_exc_exit>

00025d80 <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   25d80:	6e83      	ldr	r3, [r0, #104]	; 0x68
   25d82:	f383 880b 	msr	PSPLIM, r3
}
   25d86:	4770      	bx	lr

00025d88 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25d88:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25d8a:	ab0b      	add	r3, sp, #44	; 0x2c
   25d8c:	9305      	str	r3, [sp, #20]
   25d8e:	9303      	str	r3, [sp, #12]
   25d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25d92:	2201      	movs	r2, #1
   25d94:	9302      	str	r3, [sp, #8]
   25d96:	2300      	movs	r3, #0
   25d98:	4618      	mov	r0, r3
   25d9a:	e9cd 3300 	strd	r3, r3, [sp]
   25d9e:	f7e8 fad5 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   25da2:	b007      	add	sp, #28
   25da4:	f85d fb04 	ldr.w	pc, [sp], #4

00025da8 <z_arm_save_fp_context>:
		 * here though, since FPCA should have no impact on instruction
		 * fetching.
		 */
	}
#endif
}
   25da8:	4770      	bx	lr

00025daa <z_arm_restore_fp_context>:

void z_arm_restore_fp_context(const struct fpu_ctx_full *buffer)
   25daa:	4770      	bx	lr

00025dac <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
   25dac:	e840 f300 	tt	r3, r0
int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
		return addr_info.flags.mpu_region;
   25db0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   25db4:	b2d8      	uxtb	r0, r3
	}

	return -EINVAL;
}
   25db6:	bf08      	it	eq
   25db8:	f06f 0015 	mvneq.w	r0, #21
   25dbc:	4770      	bx	lr

00025dbe <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25dbe:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25dc0:	ab0b      	add	r3, sp, #44	; 0x2c
   25dc2:	9305      	str	r3, [sp, #20]
   25dc4:	9303      	str	r3, [sp, #12]
   25dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25dc8:	2201      	movs	r2, #1
   25dca:	9302      	str	r3, [sp, #8]
   25dcc:	2300      	movs	r3, #0
   25dce:	4618      	mov	r0, r3
   25dd0:	e9cd 3300 	strd	r3, r3, [sp]
   25dd4:	f7e8 faba 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   25dd8:	b007      	add	sp, #28
   25dda:	f85d fb04 	ldr.w	pc, [sp], #4

00025dde <mpu_configure_region>:
{
   25dde:	b530      	push	{r4, r5, lr}
	region_conf.base = new_region->start;
   25de0:	680c      	ldr	r4, [r1, #0]
		&new_region->attr, new_region->start, new_region->size);
   25de2:	684b      	ldr	r3, [r1, #4]
{
   25de4:	b085      	sub	sp, #20
	p_attr->rbar = attr->rbar &
   25de6:	890a      	ldrh	r2, [r1, #8]
   25de8:	894d      	ldrh	r5, [r1, #10]
	region_conf.base = new_region->start;
   25dea:	9400      	str	r4, [sp, #0]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25dec:	3b01      	subs	r3, #1
   25dee:	f024 041f 	bic.w	r4, r4, #31
   25df2:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
   25df4:	f002 021f 	and.w	r2, r2, #31
   25df8:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25dfc:	f023 031f 	bic.w	r3, r3, #31
	return region_allocate_and_init(index,
   25e00:	4669      	mov	r1, sp
	p_attr->rbar = attr->rbar &
   25e02:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25e06:	9303      	str	r3, [sp, #12]
   25e08:	f7ea feb4 	bl	10b74 <region_allocate_and_init>
}
   25e0c:	b005      	add	sp, #20
   25e0e:	bd30      	pop	{r4, r5, pc}

00025e10 <_stdout_hook_default>:
}
   25e10:	f04f 30ff 	mov.w	r0, #4294967295
   25e14:	4770      	bx	lr

00025e16 <_stdin_hook_default>:
}
   25e16:	2000      	movs	r0, #0
   25e18:	4770      	bx	lr

00025e1a <_read>:
{
   25e1a:	4608      	mov	r0, r1
   25e1c:	4611      	mov	r1, r2
	return z_impl_zephyr_read_stdin(buf, nbytes);
   25e1e:	f7eb b8a7 	b.w	10f70 <z_impl_zephyr_read_stdin>

00025e22 <_write>:
{
   25e22:	4608      	mov	r0, r1
   25e24:	4611      	mov	r1, r2
	return z_impl_zephyr_write_stdout(buf, nbytes);
   25e26:	f7eb b8b7 	b.w	10f98 <z_impl_zephyr_write_stdout>

00025e2a <_close>:
int _close(int file)
   25e2a:	f04f 30ff 	mov.w	r0, #4294967295
   25e2e:	4770      	bx	lr

00025e30 <_lseek>:
}
   25e30:	2000      	movs	r0, #0
   25e32:	4770      	bx	lr

00025e34 <_isatty>:
}
   25e34:	2802      	cmp	r0, #2
   25e36:	bfcc      	ite	gt
   25e38:	2000      	movgt	r0, #0
   25e3a:	2001      	movle	r0, #1
   25e3c:	4770      	bx	lr

00025e3e <_kill>:
}
   25e3e:	2000      	movs	r0, #0
   25e40:	4770      	bx	lr

00025e42 <_getpid>:
}
   25e42:	2000      	movs	r0, #0
   25e44:	4770      	bx	lr

00025e46 <_fstat>:
	st->st_mode = S_IFCHR;
   25e46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
}
   25e4a:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
   25e4c:	604b      	str	r3, [r1, #4]
}
   25e4e:	4770      	bx	lr

00025e50 <__errno>:
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
   25e50:	f7f9 b890 	b.w	1ef74 <z_impl_z_errno>

00025e54 <bt_rpa_irk_matches>:
	return 0;
}

#if defined(CONFIG_BT_SMP) || defined(CONFIG_BT_CTLR_PRIVACY)
bool bt_rpa_irk_matches(const uint8_t irk[16], const bt_addr_t *addr)
{
   25e54:	b530      	push	{r4, r5, lr}
   25e56:	4605      	mov	r5, r0
	memcpy(res, r, 3);
   25e58:	f8b1 2003 	ldrh.w	r2, [r1, #3]
{
   25e5c:	b087      	sub	sp, #28
	memcpy(res, r, 3);
   25e5e:	794b      	ldrb	r3, [r1, #5]
   25e60:	f8ad 2008 	strh.w	r2, [sp, #8]
{
   25e64:	460c      	mov	r4, r1
	(void)memset(res + 3, 0, 13);
   25e66:	220d      	movs	r2, #13
   25e68:	2100      	movs	r1, #0
   25e6a:	f10d 000b 	add.w	r0, sp, #11
	memcpy(res, r, 3);
   25e6e:	f88d 300a 	strb.w	r3, [sp, #10]
	(void)memset(res + 3, 0, 13);
   25e72:	f003 fcd8 	bl	29826 <memset>
	return bt_encrypt_le(key, plaintext, enc_data);
   25e76:	aa02      	add	r2, sp, #8
   25e78:	4611      	mov	r1, r2
   25e7a:	4628      	mov	r0, r5
   25e7c:	f000 fb46 	bl	2650c <bt_encrypt_le>
	if (err) {
   25e80:	b110      	cbz	r0, 25e88 <bt_rpa_irk_matches+0x34>

	LOG_DBG("IRK %s bdaddr %s", bt_hex(irk, 16), bt_addr_str(addr));

	err = ah(irk, addr->val + 3, hash);
	if (err) {
		return false;
   25e82:	2000      	movs	r0, #0
	}

	return !memcmp(addr->val, hash, 3);
}
   25e84:	b007      	add	sp, #28
   25e86:	bd30      	pop	{r4, r5, pc}
	memcpy(out, res, 3);
   25e88:	9b02      	ldr	r3, [sp, #8]
	return !memcmp(addr->val, hash, 3);
   25e8a:	2203      	movs	r2, #3
	memcpy(out, res, 3);
   25e8c:	f8ad 3004 	strh.w	r3, [sp, #4]
	return !memcmp(addr->val, hash, 3);
   25e90:	4620      	mov	r0, r4
	memcpy(out, res, 3);
   25e92:	0c1b      	lsrs	r3, r3, #16
	return !memcmp(addr->val, hash, 3);
   25e94:	a901      	add	r1, sp, #4
	memcpy(out, res, 3);
   25e96:	f88d 3006 	strb.w	r3, [sp, #6]
	return !memcmp(addr->val, hash, 3);
   25e9a:	f003 fc7a 	bl	29792 <memcmp>
   25e9e:	fab0 f080 	clz	r0, r0
   25ea2:	0940      	lsrs	r0, r0, #5
   25ea4:	e7ee      	b.n	25e84 <bt_rpa_irk_matches+0x30>

00025ea6 <bt_uuid_cmp>:

	return memcmp(uuid1.val, uuid2.val, 16);
}

int bt_uuid_cmp(const struct bt_uuid *u1, const struct bt_uuid *u2)
{
   25ea6:	b510      	push	{r4, lr}
   25ea8:	460c      	mov	r4, r1
	/* Convert to 128 bit if types don't match */
	if (u1->type != u2->type) {
   25eaa:	7801      	ldrb	r1, [r0, #0]
   25eac:	7822      	ldrb	r2, [r4, #0]
{
   25eae:	b08a      	sub	sp, #40	; 0x28
	if (u1->type != u2->type) {
   25eb0:	428a      	cmp	r2, r1
   25eb2:	d00f      	beq.n	25ed4 <bt_uuid_cmp+0x2e>
	uuid_to_uuid128(u1, &uuid1);
   25eb4:	4669      	mov	r1, sp
   25eb6:	f7eb f99f 	bl	111f8 <uuid_to_uuid128>
	uuid_to_uuid128(u2, &uuid2);
   25eba:	4620      	mov	r0, r4
   25ebc:	a905      	add	r1, sp, #20
   25ebe:	f7eb f99b 	bl	111f8 <uuid_to_uuid128>
	return memcmp(uuid1.val, uuid2.val, 16);
   25ec2:	2210      	movs	r2, #16
   25ec4:	f10d 0115 	add.w	r1, sp, #21
   25ec8:	f10d 0001 	add.w	r0, sp, #1
   25ecc:	f003 fc61 	bl	29792 <memcmp>
	case BT_UUID_TYPE_128:
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
	}

	return -EINVAL;
}
   25ed0:	b00a      	add	sp, #40	; 0x28
   25ed2:	bd10      	pop	{r4, pc}
	switch (u1->type) {
   25ed4:	2a01      	cmp	r2, #1
   25ed6:	d006      	beq.n	25ee6 <bt_uuid_cmp+0x40>
   25ed8:	2a02      	cmp	r2, #2
   25eda:	d007      	beq.n	25eec <bt_uuid_cmp+0x46>
   25edc:	b972      	cbnz	r2, 25efc <bt_uuid_cmp+0x56>
		return (int)BT_UUID_16(u1)->val - (int)BT_UUID_16(u2)->val;
   25ede:	8840      	ldrh	r0, [r0, #2]
   25ee0:	8863      	ldrh	r3, [r4, #2]
		return (int)BT_UUID_32(u1)->val - (int)BT_UUID_32(u2)->val;
   25ee2:	1ac0      	subs	r0, r0, r3
   25ee4:	e7f4      	b.n	25ed0 <bt_uuid_cmp+0x2a>
   25ee6:	6840      	ldr	r0, [r0, #4]
   25ee8:	6863      	ldr	r3, [r4, #4]
   25eea:	e7fa      	b.n	25ee2 <bt_uuid_cmp+0x3c>
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
   25eec:	2210      	movs	r2, #16
   25eee:	1c61      	adds	r1, r4, #1
   25ef0:	3001      	adds	r0, #1
}
   25ef2:	b00a      	add	sp, #40	; 0x28
   25ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
   25ef8:	f003 bc4b 	b.w	29792 <memcmp>
	switch (u1->type) {
   25efc:	f06f 0015 	mvn.w	r0, #21
   25f00:	e7e6      	b.n	25ed0 <bt_uuid_cmp+0x2a>

00025f02 <bt_uuid_create>:

bool bt_uuid_create(struct bt_uuid *uuid, const uint8_t *data, uint8_t data_len)
{
	/* Copy UUID from packet data/internal variable to internal bt_uuid */
	switch (data_len) {
   25f02:	2a04      	cmp	r2, #4
   25f04:	d00a      	beq.n	25f1c <bt_uuid_create+0x1a>
   25f06:	2a10      	cmp	r2, #16
   25f08:	d00d      	beq.n	25f26 <bt_uuid_create+0x24>
   25f0a:	2a02      	cmp	r2, #2
   25f0c:	f04f 0300 	mov.w	r3, #0
   25f10:	d115      	bne.n	25f3e <bt_uuid_create+0x3c>
	case BT_UUID_SIZE_16:
		uuid->type = BT_UUID_TYPE_16;
   25f12:	7003      	strb	r3, [r0, #0]
		BT_UUID_16(uuid)->val = sys_get_le16(data);
   25f14:	880b      	ldrh	r3, [r1, #0]
   25f16:	8043      	strh	r3, [r0, #2]
		memcpy(&BT_UUID_128(uuid)->val, data, 16);
		break;
	default:
		return false;
	}
	return true;
   25f18:	2001      	movs	r0, #1
   25f1a:	4770      	bx	lr
		uuid->type = BT_UUID_TYPE_32;
   25f1c:	2301      	movs	r3, #1
   25f1e:	7003      	strb	r3, [r0, #0]
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
   25f20:	680b      	ldr	r3, [r1, #0]
		BT_UUID_32(uuid)->val = sys_get_le32(data);
   25f22:	6043      	str	r3, [r0, #4]
		break;
   25f24:	e7f8      	b.n	25f18 <bt_uuid_create+0x16>
		uuid->type = BT_UUID_TYPE_128;
   25f26:	2302      	movs	r3, #2
   25f28:	f800 3b01 	strb.w	r3, [r0], #1
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   25f2c:	f101 0310 	add.w	r3, r1, #16
   25f30:	f851 2b04 	ldr.w	r2, [r1], #4
   25f34:	4299      	cmp	r1, r3
   25f36:	f840 2b04 	str.w	r2, [r0], #4
   25f3a:	d1f9      	bne.n	25f30 <bt_uuid_create+0x2e>
   25f3c:	e7ec      	b.n	25f18 <bt_uuid_create+0x16>
	switch (data_len) {
   25f3e:	4618      	mov	r0, r3
}
   25f40:	4770      	bx	lr

00025f42 <bt_addr_le_create_static>:
#include <zephyr/bluetooth/addr.h>
#include <zephyr/bluetooth/crypto.h>

static inline int create_random_addr(bt_addr_le_t *addr)
{
	addr->type = BT_ADDR_LE_RANDOM;
   25f42:	2301      	movs	r3, #1

	return 0;
}

int bt_addr_le_create_static(bt_addr_le_t *addr)
{
   25f44:	b510      	push	{r4, lr}
	return bt_rand(addr->a.val, 6);
   25f46:	2106      	movs	r1, #6
{
   25f48:	4604      	mov	r4, r0
	addr->type = BT_ADDR_LE_RANDOM;
   25f4a:	f800 3b01 	strb.w	r3, [r0], #1
	return bt_rand(addr->a.val, 6);
   25f4e:	f7ed fc81 	bl	13854 <bt_rand>
	int err;

	err = create_random_addr(addr);
	if (err) {
   25f52:	b918      	cbnz	r0, 25f5c <bt_addr_le_create_static+0x1a>
		return err;
	}

	BT_ADDR_SET_STATIC(&addr->a);
   25f54:	79a3      	ldrb	r3, [r4, #6]
   25f56:	f063 033f 	orn	r3, r3, #63	; 0x3f
   25f5a:	71a3      	strb	r3, [r4, #6]

	return 0;
}
   25f5c:	bd10      	pop	{r4, pc}

00025f5e <bt_hci_evt_get_flags>:
 *
 * @return HCI event flags for the specified event.
 */
static inline uint8_t bt_hci_evt_get_flags(uint8_t evt)
{
	switch (evt) {
   25f5e:	280f      	cmp	r0, #15
   25f60:	d807      	bhi.n	25f72 <bt_hci_evt_get_flags+0x14>
   25f62:	280d      	cmp	r0, #13
   25f64:	d80b      	bhi.n	25f7e <bt_hci_evt_get_flags+0x20>
#endif /* CONFIG_BT_CONN ||  CONFIG_BT_ISO */
	case BT_HCI_EVT_CMD_COMPLETE:
	case BT_HCI_EVT_CMD_STATUS:
		return BT_HCI_EVT_FLAG_RECV_PRIO;
	default:
		return BT_HCI_EVT_FLAG_RECV;
   25f66:	2805      	cmp	r0, #5
   25f68:	bf08      	it	eq
   25f6a:	2003      	moveq	r0, #3
   25f6c:	bf18      	it	ne
   25f6e:	2002      	movne	r0, #2
   25f70:	4770      	bx	lr
	switch (evt) {
   25f72:	2813      	cmp	r0, #19
   25f74:	d003      	beq.n	25f7e <bt_hci_evt_get_flags+0x20>
		return BT_HCI_EVT_FLAG_RECV;
   25f76:	281a      	cmp	r0, #26
   25f78:	bf08      	it	eq
   25f7a:	2001      	moveq	r0, #1
   25f7c:	e7f6      	b.n	25f6c <bt_hci_evt_get_flags+0xe>
	switch (evt) {
   25f7e:	2001      	movs	r0, #1
	}
}
   25f80:	4770      	bx	lr

00025f82 <update_sec_level>:
	if (conn->le.keys && (conn->le.keys->flags & BT_KEYS_AUTHENTICATED)) {
   25f82:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
   25f86:	b183      	cbz	r3, 25faa <update_sec_level+0x28>
   25f88:	7b5a      	ldrb	r2, [r3, #13]
   25f8a:	07d1      	lsls	r1, r2, #31
   25f8c:	d50d      	bpl.n	25faa <update_sec_level+0x28>
		if (conn->le.keys->flags & BT_KEYS_SC &&
   25f8e:	06d2      	lsls	r2, r2, #27
   25f90:	d50d      	bpl.n	25fae <update_sec_level+0x2c>
   25f92:	7b1b      	ldrb	r3, [r3, #12]
   25f94:	2b10      	cmp	r3, #16
   25f96:	bf14      	ite	ne
   25f98:	2303      	movne	r3, #3
   25f9a:	2304      	moveq	r3, #4
			conn->sec_level = BT_SECURITY_L3;
   25f9c:	7243      	strb	r3, [r0, #9]
	return !(conn->required_sec_level > conn->sec_level);
   25f9e:	7a80      	ldrb	r0, [r0, #10]
}
   25fa0:	4298      	cmp	r0, r3
   25fa2:	bf8c      	ite	hi
   25fa4:	2000      	movhi	r0, #0
   25fa6:	2001      	movls	r0, #1
   25fa8:	4770      	bx	lr
   25faa:	2302      	movs	r3, #2
   25fac:	e7f6      	b.n	25f9c <update_sec_level+0x1a>
   25fae:	2303      	movs	r3, #3
   25fb0:	e7f4      	b.n	25f9c <update_sec_level+0x1a>

00025fb2 <hci_vendor_event>:
}
   25fb2:	4770      	bx	lr

00025fb4 <atomic_or>:
{
   25fb4:	4603      	mov	r3, r0
   25fb6:	b510      	push	{r4, lr}
}
   25fb8:	e8d3 0fef 	ldaex	r0, [r3]
   25fbc:	ea40 0201 	orr.w	r2, r0, r1
   25fc0:	e8c3 2fe4 	stlex	r4, r2, [r3]
   25fc4:	2c00      	cmp	r4, #0
   25fc6:	d1f7      	bne.n	25fb8 <atomic_or+0x4>
   25fc8:	bd10      	pop	{r4, pc}

00025fca <bt_addr_copy>:
   25fca:	680b      	ldr	r3, [r1, #0]
   25fcc:	6003      	str	r3, [r0, #0]
   25fce:	888b      	ldrh	r3, [r1, #4]
   25fd0:	8083      	strh	r3, [r0, #4]
}
   25fd2:	4770      	bx	lr

00025fd4 <bt_addr_le_copy>:
   25fd4:	680b      	ldr	r3, [r1, #0]
   25fd6:	6003      	str	r3, [r0, #0]
   25fd8:	888b      	ldrh	r3, [r1, #4]
   25fda:	8083      	strh	r3, [r0, #4]
   25fdc:	798b      	ldrb	r3, [r1, #6]
   25fde:	7183      	strb	r3, [r0, #6]
}
   25fe0:	4770      	bx	lr

00025fe2 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25fe2:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25fe4:	ab0b      	add	r3, sp, #44	; 0x2c
   25fe6:	9305      	str	r3, [sp, #20]
   25fe8:	9303      	str	r3, [sp, #12]
   25fea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25fec:	9302      	str	r3, [sp, #8]
   25fee:	2300      	movs	r3, #0
   25ff0:	4618      	mov	r0, r3
   25ff2:	e9cd 3300 	strd	r3, r3, [sp]
   25ff6:	f7e8 f9a9 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   25ffa:	b007      	add	sp, #28
   25ffc:	f85d fb04 	ldr.w	pc, [sp], #4

00026000 <atomic_and.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   26000:	e8d0 3fef 	ldaex	r3, [r0]
   26004:	400b      	ands	r3, r1
   26006:	e8c0 3fe2 	stlex	r2, r3, [r0]
   2600a:	2a00      	cmp	r2, #0
   2600c:	d1f8      	bne.n	26000 <atomic_and.isra.0>
}
   2600e:	4770      	bx	lr

00026010 <sys_put_le64>:
	dst[1] = val >> 8;
   26010:	f3c0 2307 	ubfx	r3, r0, #8, #8
   26014:	7053      	strb	r3, [r2, #1]
	dst[0] = val;
   26016:	2300      	movs	r3, #0
   26018:	7010      	strb	r0, [r2, #0]
	dst[1] = val >> 8;
   2601a:	0e00      	lsrs	r0, r0, #24
   2601c:	70d0      	strb	r0, [r2, #3]
   2601e:	f3c1 2007 	ubfx	r0, r1, #8, #8
   26022:	0e09      	lsrs	r1, r1, #24
	dst[0] = val;
   26024:	7093      	strb	r3, [r2, #2]
   26026:	7113      	strb	r3, [r2, #4]
	dst[1] = val >> 8;
   26028:	7150      	strb	r0, [r2, #5]
	dst[0] = val;
   2602a:	7193      	strb	r3, [r2, #6]
	dst[1] = val >> 8;
   2602c:	71d1      	strb	r1, [r2, #7]
}
   2602e:	4770      	bx	lr

00026030 <bt_hci_disconnect>:
{
   26030:	b570      	push	{r4, r5, r6, lr}
   26032:	4606      	mov	r6, r0
   26034:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_DISCONNECT, sizeof(*disconn));
   26036:	f240 4006 	movw	r0, #1030	; 0x406
   2603a:	2103      	movs	r1, #3
   2603c:	f7eb fd72 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   26040:	4604      	mov	r4, r0
   26042:	b168      	cbz	r0, 26060 <bt_hci_disconnect+0x30>
	return net_buf_simple_add(&buf->b, len);
   26044:	2103      	movs	r1, #3
   26046:	300c      	adds	r0, #12
   26048:	f7f3 faaa 	bl	195a0 <net_buf_simple_add>
	disconn->handle = sys_cpu_to_le16(handle);
   2604c:	8006      	strh	r6, [r0, #0]
	disconn->reason = reason;
   2604e:	7085      	strb	r5, [r0, #2]
	return bt_hci_cmd_send_sync(BT_HCI_OP_DISCONNECT, buf, NULL);
   26050:	4621      	mov	r1, r4
}
   26052:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_DISCONNECT, buf, NULL);
   26056:	2200      	movs	r2, #0
   26058:	f240 4006 	movw	r0, #1030	; 0x406
   2605c:	f7eb bdb0 	b.w	11bc0 <bt_hci_cmd_send_sync>
}
   26060:	f06f 0068 	mvn.w	r0, #104	; 0x68
   26064:	bd70      	pop	{r4, r5, r6, pc}

00026066 <bt_le_set_data_len>:
{
   26066:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26068:	4607      	mov	r7, r0
   2606a:	460e      	mov	r6, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_DATA_LEN, sizeof(*cp));
   2606c:	f242 0022 	movw	r0, #8226	; 0x2022
   26070:	2106      	movs	r1, #6
{
   26072:	4615      	mov	r5, r2
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_DATA_LEN, sizeof(*cp));
   26074:	f7eb fd56 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   26078:	4604      	mov	r4, r0
   2607a:	b178      	cbz	r0, 2609c <bt_le_set_data_len+0x36>
   2607c:	2106      	movs	r1, #6
   2607e:	300c      	adds	r0, #12
   26080:	f7f3 fa8e 	bl	195a0 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   26084:	883b      	ldrh	r3, [r7, #0]
	cp->tx_octets = sys_cpu_to_le16(tx_octets);
   26086:	8046      	strh	r6, [r0, #2]
	cp->handle = sys_cpu_to_le16(conn->handle);
   26088:	8003      	strh	r3, [r0, #0]
	cp->tx_time = sys_cpu_to_le16(tx_time);
   2608a:	8085      	strh	r5, [r0, #4]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_DATA_LEN, buf, NULL);
   2608c:	4621      	mov	r1, r4
}
   2608e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_DATA_LEN, buf, NULL);
   26092:	2200      	movs	r2, #0
   26094:	f242 0022 	movw	r0, #8226	; 0x2022
   26098:	f7eb bd92 	b.w	11bc0 <bt_hci_cmd_send_sync>
}
   2609c:	f06f 0068 	mvn.w	r0, #104	; 0x68
   260a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000260a2 <bt_le_set_phy>:
{
   260a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   260a6:	4681      	mov	r9, r0
   260a8:	4688      	mov	r8, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PHY, sizeof(*cp));
   260aa:	f242 0032 	movw	r0, #8242	; 0x2032
   260ae:	2107      	movs	r1, #7
{
   260b0:	4617      	mov	r7, r2
   260b2:	461e      	mov	r6, r3
   260b4:	f89d a020 	ldrb.w	sl, [sp, #32]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PHY, sizeof(*cp));
   260b8:	f7eb fd34 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   260bc:	4605      	mov	r5, r0
   260be:	b1a0      	cbz	r0, 260ea <bt_le_set_phy+0x48>
   260c0:	2107      	movs	r1, #7
   260c2:	300c      	adds	r0, #12
   260c4:	f7f3 fa6c 	bl	195a0 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   260c8:	f8b9 3000 	ldrh.w	r3, [r9]
	cp->all_phys = all_phys;
   260cc:	f880 8002 	strb.w	r8, [r0, #2]
	cp->handle = sys_cpu_to_le16(conn->handle);
   260d0:	8003      	strh	r3, [r0, #0]
	cp->tx_phys = pref_tx_phy;
   260d2:	70c7      	strb	r7, [r0, #3]
	cp->rx_phys = pref_rx_phy;
   260d4:	7106      	strb	r6, [r0, #4]
	cp->phy_opts = phy_opts;
   260d6:	f8a0 a005 	strh.w	sl, [r0, #5]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PHY, buf, NULL);
   260da:	4629      	mov	r1, r5
}
   260dc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PHY, buf, NULL);
   260e0:	2200      	movs	r2, #0
   260e2:	f242 0032 	movw	r0, #8242	; 0x2032
   260e6:	f7eb bd6b 	b.w	11bc0 <bt_hci_cmd_send_sync>
}
   260ea:	f06f 0068 	mvn.w	r0, #104	; 0x68
   260ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000260f2 <le_enh_conn_complete>:
	bt_hci_le_enh_conn_complete(evt);
   260f2:	68c0      	ldr	r0, [r0, #12]
   260f4:	f7eb be2e 	b.w	11d54 <bt_hci_le_enh_conn_complete>

000260f8 <bt_le_conn_params_valid>:
{
   260f8:	b510      	push	{r4, lr}
	if (param->interval_min > param->interval_max ||
   260fa:	8803      	ldrh	r3, [r0, #0]
   260fc:	8842      	ldrh	r2, [r0, #2]
   260fe:	4293      	cmp	r3, r2
   26100:	d819      	bhi.n	26136 <bt_le_conn_params_valid+0x3e>
   26102:	2b05      	cmp	r3, #5
   26104:	d917      	bls.n	26136 <bt_le_conn_params_valid+0x3e>
	    param->interval_min < 6 || param->interval_max > 3200) {
   26106:	f5b2 6f48 	cmp.w	r2, #3200	; 0xc80
   2610a:	d814      	bhi.n	26136 <bt_le_conn_params_valid+0x3e>
	if (param->latency > 499) {
   2610c:	8883      	ldrh	r3, [r0, #4]
   2610e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   26112:	d210      	bcs.n	26136 <bt_le_conn_params_valid+0x3e>
	if (param->timeout < 10 || param->timeout > 3200 ||
   26114:	f640 4476 	movw	r4, #3190	; 0xc76
   26118:	88c0      	ldrh	r0, [r0, #6]
   2611a:	f1a0 010a 	sub.w	r1, r0, #10
   2611e:	b289      	uxth	r1, r1
   26120:	42a1      	cmp	r1, r4
   26122:	d808      	bhi.n	26136 <bt_le_conn_params_valid+0x3e>
	     ((1U + param->latency) * param->interval_max))) {
   26124:	3301      	adds	r3, #1
   26126:	b29b      	uxth	r3, r3
   26128:	4353      	muls	r3, r2
	if (param->timeout < 10 || param->timeout > 3200 ||
   2612a:	ebb3 0f80 	cmp.w	r3, r0, lsl #2
   2612e:	bf34      	ite	cc
   26130:	2001      	movcc	r0, #1
   26132:	2000      	movcs	r0, #0
}
   26134:	bd10      	pop	{r4, pc}
		return false;
   26136:	2000      	movs	r0, #0
   26138:	e7fc      	b.n	26134 <bt_le_conn_params_valid+0x3c>

0002613a <bt_get_appearance>:
#if defined(CONFIG_BT_DEVICE_APPEARANCE_DYNAMIC)
	return bt_dev.appearance;
#else
	return CONFIG_BT_DEVICE_APPEARANCE;
#endif
}
   2613a:	f240 3041 	movw	r0, #833	; 0x341
   2613e:	4770      	bx	lr

00026140 <bt_addr_le_is_bonded>:
	return 0;
}
#endif

bool bt_addr_le_is_bonded(uint8_t id, const bt_addr_le_t *addr)
{
   26140:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_BT_SMP)) {
		struct bt_keys *keys = bt_keys_find_addr(id, addr);
   26142:	f7f2 fd7f 	bl	18c44 <bt_keys_find_addr>

		/* if there are any keys stored then device is bonded */
		return keys && keys->keys;
   26146:	b118      	cbz	r0, 26150 <bt_addr_le_is_bonded+0x10>
   26148:	89c0      	ldrh	r0, [r0, #14]
   2614a:	3800      	subs	r0, #0
   2614c:	bf18      	it	ne
   2614e:	2001      	movne	r0, #1
	} else {
		return false;
	}
}
   26150:	bd08      	pop	{r3, pc}

00026152 <bt_addr_le_eq>:
	return memcmp(a, b, sizeof(*a));
   26152:	2207      	movs	r2, #7
{
   26154:	b508      	push	{r3, lr}
	return memcmp(a, b, sizeof(*a));
   26156:	f003 fb1c 	bl	29792 <memcmp>
}
   2615a:	fab0 f080 	clz	r0, r0
   2615e:	0940      	lsrs	r0, r0, #5
   26160:	bd08      	pop	{r3, pc}

00026162 <bt_addr_copy>:
   26162:	680b      	ldr	r3, [r1, #0]
   26164:	6003      	str	r3, [r0, #0]
   26166:	888b      	ldrh	r3, [r1, #4]
   26168:	8083      	strh	r3, [r0, #4]
}
   2616a:	4770      	bx	lr

0002616c <bt_addr_le_copy>:
   2616c:	680b      	ldr	r3, [r1, #0]
   2616e:	6003      	str	r3, [r0, #0]
   26170:	888b      	ldrh	r3, [r1, #4]
   26172:	8083      	strh	r3, [r0, #4]
   26174:	798b      	ldrb	r3, [r1, #6]
   26176:	7183      	strb	r3, [r0, #6]
}
   26178:	4770      	bx	lr

0002617a <hci_id_add>:
{
   2617a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2617c:	460f      	mov	r7, r1
   2617e:	4614      	mov	r4, r2
	if (id >= CONFIG_BT_ID_MAX) {
   26180:	bb30      	cbnz	r0, 261d0 <hci_id_add+0x56>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_ADD_DEV_TO_RL, sizeof(*cp));
   26182:	2127      	movs	r1, #39	; 0x27
   26184:	f242 0027 	movw	r0, #8231	; 0x2027
   26188:	f7eb fccc 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   2618c:	4605      	mov	r5, r0
   2618e:	b310      	cbz	r0, 261d6 <hci_id_add+0x5c>
   26190:	2127      	movs	r1, #39	; 0x27
   26192:	300c      	adds	r0, #12
   26194:	f7f3 fa04 	bl	195a0 <net_buf_simple_add>
   26198:	4622      	mov	r2, r4
   2619a:	4606      	mov	r6, r0
	bt_addr_le_copy(&cp->peer_id_addr, addr);
   2619c:	4639      	mov	r1, r7
   2619e:	f7ff ffe5 	bl	2616c <bt_addr_le_copy>
   261a2:	1dc3      	adds	r3, r0, #7
   261a4:	f104 0110 	add.w	r1, r4, #16
   261a8:	f852 0b04 	ldr.w	r0, [r2], #4
   261ac:	428a      	cmp	r2, r1
   261ae:	f843 0b04 	str.w	r0, [r3], #4
   261b2:	d1f9      	bne.n	261a8 <hci_id_add+0x2e>
__ssp_bos_icheck3(memset, void *, int)
   261b4:	2210      	movs	r2, #16
   261b6:	2100      	movs	r1, #0
   261b8:	f106 0017 	add.w	r0, r6, #23
   261bc:	f003 fb33 	bl	29826 <memset>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_ADD_DEV_TO_RL, buf, NULL);
   261c0:	4629      	mov	r1, r5
}
   261c2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_ADD_DEV_TO_RL, buf, NULL);
   261c6:	2200      	movs	r2, #0
   261c8:	f242 0027 	movw	r0, #8231	; 0x2027
   261cc:	f7eb bcf8 	b.w	11bc0 <bt_hci_cmd_send_sync>
		return -EINVAL;
   261d0:	f06f 0015 	mvn.w	r0, #21
}
   261d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENOBUFS;
   261d6:	f06f 0068 	mvn.w	r0, #104	; 0x68
   261da:	e7fb      	b.n	261d4 <hci_id_add+0x5a>

000261dc <keys_add_id>:
	if (keys->state & BT_KEYS_ID_ADDED) {
   261dc:	7a03      	ldrb	r3, [r0, #8]
{
   261de:	4602      	mov	r2, r0
	if (keys->state & BT_KEYS_ID_ADDED) {
   261e0:	075b      	lsls	r3, r3, #29
   261e2:	d505      	bpl.n	261f0 <keys_add_id+0x14>
		hci_id_add(keys->id, &keys->addr, keys->irk.val);
   261e4:	4601      	mov	r1, r0
   261e6:	322a      	adds	r2, #42	; 0x2a
   261e8:	f811 0b01 	ldrb.w	r0, [r1], #1
   261ec:	f7ff bfc5 	b.w	2617a <hci_id_add>
}
   261f0:	4770      	bx	lr

000261f2 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   261f2:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   261f4:	ab0b      	add	r3, sp, #44	; 0x2c
   261f6:	9305      	str	r3, [sp, #20]
   261f8:	9303      	str	r3, [sp, #12]
   261fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   261fc:	9302      	str	r3, [sp, #8]
   261fe:	2300      	movs	r3, #0
   26200:	4618      	mov	r0, r3
   26202:	e9cd 3300 	strd	r3, r3, [sp]
   26206:	f7e8 f8a1 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   2620a:	b007      	add	sp, #28
   2620c:	f85d fb04 	ldr.w	pc, [sp], #4

00026210 <addr_res_enable>:
{
   26210:	b538      	push	{r3, r4, r5, lr}
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE, 1);
   26212:	2101      	movs	r1, #1
{
   26214:	4605      	mov	r5, r0
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE, 1);
   26216:	f242 002d 	movw	r0, #8237	; 0x202d
   2621a:	f7eb fc83 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   2621e:	4604      	mov	r4, r0
   26220:	b158      	cbz	r0, 2623a <addr_res_enable+0x2a>
	return net_buf_simple_add_u8(&buf->b, val);
   26222:	4629      	mov	r1, r5
   26224:	300c      	adds	r0, #12
   26226:	f001 fd58 	bl	27cda <net_buf_simple_add_u8>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE,
   2622a:	4621      	mov	r1, r4
}
   2622c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE,
   26230:	2200      	movs	r2, #0
   26232:	f242 002d 	movw	r0, #8237	; 0x202d
   26236:	f7eb bcc3 	b.w	11bc0 <bt_hci_cmd_send_sync>
}
   2623a:	f06f 0068 	mvn.w	r0, #104	; 0x68
   2623e:	bd38      	pop	{r3, r4, r5, pc}

00026240 <adv_unpause_enabled>:
{
   26240:	b410      	push	{r4}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   26242:	f100 0310 	add.w	r3, r0, #16
   26246:	e8d3 2fef 	ldaex	r2, [r3]
   2624a:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
   2624e:	e8c3 1fe4 	stlex	r4, r1, [r3]
   26252:	2c00      	cmp	r4, #0
   26254:	d1f7      	bne.n	26246 <adv_unpause_enabled+0x6>
	if (atomic_test_and_clear_bit(adv->flags, BT_ADV_PAUSED)) {
   26256:	0413      	lsls	r3, r2, #16
   26258:	d503      	bpl.n	26262 <adv_unpause_enabled+0x22>
		bt_le_adv_set_enable(adv, true);
   2625a:	2101      	movs	r1, #1
}
   2625c:	bc10      	pop	{r4}
		bt_le_adv_set_enable(adv, true);
   2625e:	f000 b940 	b.w	264e2 <bt_le_adv_set_enable>
}
   26262:	bc10      	pop	{r4}
   26264:	4770      	bx	lr

00026266 <adv_pause_enabled>:
	if (atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   26266:	f100 0310 	add.w	r3, r0, #16
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2626a:	e8d3 2faf 	lda	r2, [r3]
   2626e:	0612      	lsls	r2, r2, #24
   26270:	d50a      	bpl.n	26288 <adv_pause_enabled+0x22>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   26272:	e8d3 1fef 	ldaex	r1, [r3]
   26276:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
   2627a:	e8c3 1fe2 	stlex	r2, r1, [r3]
   2627e:	2a00      	cmp	r2, #0
   26280:	d1f7      	bne.n	26272 <adv_pause_enabled+0xc>
		bt_le_adv_set_enable(adv, false);
   26282:	2100      	movs	r1, #0
   26284:	f000 b92d 	b.w	264e2 <bt_le_adv_set_enable>
}
   26288:	4770      	bx	lr

0002628a <bt_lookup_id_addr>:
{
   2628a:	b510      	push	{r4, lr}
   2628c:	460c      	mov	r4, r1
	CHECKIF(id >= CONFIG_BT_ID_MAX || addr == NULL) {
   2628e:	b930      	cbnz	r0, 2629e <bt_lookup_id_addr+0x14>
   26290:	b119      	cbz	r1, 2629a <bt_lookup_id_addr+0x10>
		keys = bt_keys_find_irk(id, addr);
   26292:	f7f2 fc7f 	bl	18b94 <bt_keys_find_irk>
		if (keys) {
   26296:	b100      	cbz	r0, 2629a <bt_lookup_id_addr+0x10>
			return &keys->addr;
   26298:	1c44      	adds	r4, r0, #1
}
   2629a:	4620      	mov	r0, r4
   2629c:	bd10      	pop	{r4, pc}
		return NULL;
   2629e:	2400      	movs	r4, #0
   262a0:	e7fb      	b.n	2629a <bt_lookup_id_addr+0x10>

000262a2 <bt_id_set_adv_random_addr>:
	CHECKIF(adv == NULL || addr == NULL) {
   262a2:	b118      	cbz	r0, 262ac <bt_id_set_adv_random_addr+0xa>
   262a4:	b111      	cbz	r1, 262ac <bt_id_set_adv_random_addr+0xa>
		return set_random_address(addr);
   262a6:	4608      	mov	r0, r1
   262a8:	f7ec bb6c 	b.w	12984 <set_random_address>
}
   262ac:	f06f 0015 	mvn.w	r0, #21
   262b0:	4770      	bx	lr

000262b2 <bt_id_set_adv_private_addr>:
{
   262b2:	b513      	push	{r0, r1, r4, lr}
	CHECKIF(adv == NULL) {
   262b4:	4604      	mov	r4, r0
   262b6:	b180      	cbz	r0, 262da <bt_id_set_adv_private_addr+0x28>
	err = bt_rand(nrpa.val, sizeof(nrpa.val));
   262b8:	2106      	movs	r1, #6
   262ba:	4668      	mov	r0, sp
   262bc:	f7ed faca 	bl	13854 <bt_rand>
	if (err) {
   262c0:	b948      	cbnz	r0, 262d6 <bt_id_set_adv_private_addr+0x24>
	BT_ADDR_SET_NRPA(&nrpa);
   262c2:	f89d 3005 	ldrb.w	r3, [sp, #5]
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   262c6:	4669      	mov	r1, sp
	BT_ADDR_SET_NRPA(&nrpa);
   262c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   262cc:	4620      	mov	r0, r4
	BT_ADDR_SET_NRPA(&nrpa);
   262ce:	f88d 3005 	strb.w	r3, [sp, #5]
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   262d2:	f7ff ffe6 	bl	262a2 <bt_id_set_adv_random_addr>
}
   262d6:	b002      	add	sp, #8
   262d8:	bd10      	pop	{r4, pc}
		return -EINVAL;
   262da:	f06f 0015 	mvn.w	r0, #21
   262de:	e7fa      	b.n	262d6 <bt_id_set_adv_private_addr+0x24>

000262e0 <bt_id_adv_random_addr_check>:
}
   262e0:	3800      	subs	r0, #0
   262e2:	bf18      	it	ne
   262e4:	2001      	movne	r0, #1
   262e6:	4770      	bx	lr

000262e8 <pending_id_update>:
	if (keys->state & BT_KEYS_ID_PENDING_ADD) {
   262e8:	7a03      	ldrb	r3, [r0, #8]
   262ea:	07d9      	lsls	r1, r3, #31
   262ec:	d504      	bpl.n	262f8 <pending_id_update+0x10>
		keys->state &= ~BT_KEYS_ID_PENDING_ADD;
   262ee:	f023 0301 	bic.w	r3, r3, #1
   262f2:	7203      	strb	r3, [r0, #8]
		bt_id_add(keys);
   262f4:	f7ec bbfe 	b.w	12af4 <bt_id_add>
	if (keys->state & BT_KEYS_ID_PENDING_DEL) {
   262f8:	0799      	lsls	r1, r3, #30
   262fa:	d504      	bpl.n	26306 <pending_id_update+0x1e>
		keys->state &= ~BT_KEYS_ID_PENDING_DEL;
   262fc:	f023 0302 	bic.w	r3, r3, #2
   26300:	7203      	strb	r3, [r0, #8]
		bt_id_del(keys);
   26302:	f7ec bcc3 	b.w	12c8c <bt_id_del>
}
   26306:	4770      	bx	lr

00026308 <get_adv_channel_map>:
{
   26308:	4603      	mov	r3, r0
		channel_map &= ~0x01;
   2630a:	f410 4f00 	tst.w	r0, #32768	; 0x8000
   2630e:	bf0c      	ite	eq
   26310:	2007      	moveq	r0, #7
   26312:	2006      	movne	r0, #6
	if (options & BT_LE_ADV_OPT_DISABLE_CHAN_38) {
   26314:	03da      	lsls	r2, r3, #15
		channel_map &= ~0x02;
   26316:	bf48      	it	mi
   26318:	f000 0005 	andmi.w	r0, r0, #5
	if (options & BT_LE_ADV_OPT_DISABLE_CHAN_39) {
   2631c:	039b      	lsls	r3, r3, #14
		channel_map &= ~0x04;
   2631e:	bf48      	it	mi
   26320:	f000 00fb 	andmi.w	r0, r0, #251	; 0xfb
}
   26324:	4770      	bx	lr

00026326 <atomic_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   26326:	e8d0 0faf 	lda	r0, [r0]
}
   2632a:	4770      	bx	lr

0002632c <atomic_and>:
{
   2632c:	4603      	mov	r3, r0
   2632e:	b510      	push	{r4, lr}
}
   26330:	e8d3 0fef 	ldaex	r0, [r3]
   26334:	ea00 0201 	and.w	r2, r0, r1
   26338:	e8c3 2fe4 	stlex	r4, r2, [r3]
   2633c:	2c00      	cmp	r4, #0
   2633e:	d1f7      	bne.n	26330 <atomic_and+0x4>
   26340:	bd10      	pop	{r4, pc}

00026342 <bt_addr_le_copy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   26342:	680b      	ldr	r3, [r1, #0]
   26344:	6003      	str	r3, [r0, #0]
   26346:	888b      	ldrh	r3, [r1, #4]
   26348:	8083      	strh	r3, [r0, #4]
   2634a:	798b      	ldrb	r3, [r1, #6]
   2634c:	7183      	strb	r3, [r0, #6]
   2634e:	4770      	bx	lr

00026350 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26350:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   26352:	ab0b      	add	r3, sp, #44	; 0x2c
   26354:	9305      	str	r3, [sp, #20]
   26356:	9303      	str	r3, [sp, #12]
   26358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2635a:	9302      	str	r3, [sp, #8]
   2635c:	2300      	movs	r3, #0
   2635e:	4618      	mov	r0, r3
   26360:	e9cd 3300 	strd	r3, r3, [sp]
   26364:	f7e7 fff2 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   26368:	b007      	add	sp, #28
   2636a:	f85d fb04 	ldr.w	pc, [sp], #4

0002636e <atomic_set_bit_to>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   2636e:	2301      	movs	r3, #1
{
   26370:	b410      	push	{r4}
	atomic_val_t mask = ATOMIC_MASK(bit);
   26372:	fa03 f101 	lsl.w	r1, r3, r1
{
   26376:	4604      	mov	r4, r0
	if (val) {
   26378:	b142      	cbz	r2, 2638c <atomic_set_bit_to+0x1e>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   2637a:	e8d4 3fef 	ldaex	r3, [r4]
   2637e:	430b      	orrs	r3, r1
   26380:	e8c4 3fe2 	stlex	r2, r3, [r4]
   26384:	2a00      	cmp	r2, #0
   26386:	d1f8      	bne.n	2637a <atomic_set_bit_to+0xc>
	}
}
   26388:	bc10      	pop	{r4}
   2638a:	4770      	bx	lr
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   2638c:	43c9      	mvns	r1, r1
}
   2638e:	bc10      	pop	{r4}
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   26390:	f7ff bfcc 	b.w	2632c <atomic_and>

00026394 <le_adv_update.constprop.0>:
static int le_adv_update(struct bt_le_ext_adv *adv,
   26394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26398:	b087      	sub	sp, #28
   2639a:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   2639e:	4605      	mov	r5, r0
   263a0:	460c      	mov	r4, r1
   263a2:	4690      	mov	r8, r2
	struct bt_ad d[2] = {};
   263a4:	2100      	movs	r1, #0
   263a6:	2210      	movs	r2, #16
   263a8:	a802      	add	r0, sp, #8
static int le_adv_update(struct bt_le_ext_adv *adv,
   263aa:	461f      	mov	r7, r3
   263ac:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   263b0:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
	struct bt_ad d[2] = {};
   263b4:	f003 fa37 	bl	29826 <memset>
	if (name_type != ADV_NAME_TYPE_NONE) {
   263b8:	b9ce      	cbnz	r6, 263ee <le_adv_update.constprop.0+0x5a>
		d[0].len = ad_len;
   263ba:	e9cd 4802 	strd	r4, r8, [sp, #8]
		d_len = 1;
   263be:	2201      	movs	r2, #1
	return hci_set_ad(BT_HCI_OP_LE_SET_ADV_DATA, ad, ad_len);
   263c0:	f242 0008 	movw	r0, #8200	; 0x2008
   263c4:	a902      	add	r1, sp, #8
   263c6:	f7ec fecf 	bl	13168 <hci_set_ad>
		if (err) {
   263ca:	4604      	mov	r4, r0
   263cc:	b958      	cbnz	r0, 263e6 <le_adv_update.constprop.0+0x52>
	if (scannable) {
   263ce:	f1ba 0f00 	cmp.w	sl, #0
   263d2:	d13a      	bne.n	2644a <le_adv_update.constprop.0+0xb6>
   263d4:	3510      	adds	r5, #16
   263d6:	e8d5 3fef 	ldaex	r3, [r5]
   263da:	f043 0304 	orr.w	r3, r3, #4
   263de:	e8c5 3fe2 	stlex	r2, r3, [r5]
   263e2:	2a00      	cmp	r2, #0
   263e4:	d1f7      	bne.n	263d6 <le_adv_update.constprop.0+0x42>
}
   263e6:	4620      	mov	r0, r4
   263e8:	b007      	add	sp, #28
   263ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const char *name = bt_get_name();
   263ee:	f7ec fa7f 	bl	128f0 <bt_get_name>
   263f2:	4683      	mov	fp, r0
		if ((ad && ad_has_name(ad, ad_len)) ||
   263f4:	b9e4      	cbnz	r4, 26430 <le_adv_update.constprop.0+0x9c>
   263f6:	bb37      	cbnz	r7, 26446 <le_adv_update.constprop.0+0xb2>
		data = (struct bt_data)BT_DATA(
   263f8:	4658      	mov	r0, fp
   263fa:	f7e2 ffb1 	bl	9360 <strlen>
   263fe:	2309      	movs	r3, #9
		if (name_type == ADV_NAME_TYPE_AD) {
   26400:	2e01      	cmp	r6, #1
		d[0].data = ad;
   26402:	e9cd b401 	strd	fp, r4, [sp, #4]
		data = (struct bt_data)BT_DATA(
   26406:	f88d 3000 	strb.w	r3, [sp]
   2640a:	f88d 0001 	strb.w	r0, [sp, #1]
		d[0].len = ad_len;
   2640e:	f8cd 800c 	str.w	r8, [sp, #12]
		if (name_type == ADV_NAME_TYPE_AD) {
   26412:	d1d4      	bne.n	263be <le_adv_update.constprop.0+0x2a>
			d_len = 2;
   26414:	2202      	movs	r2, #2
			d[1].data = &data;
   26416:	f8cd d010 	str.w	sp, [sp, #16]
			d[1].len = 1;
   2641a:	9605      	str	r6, [sp, #20]
			d_len = 2;
   2641c:	e7d0      	b.n	263c0 <le_adv_update.constprop.0+0x2c>
		if (ad[i].type == BT_DATA_NAME_COMPLETE ||
   2641e:	f814 2033 	ldrb.w	r2, [r4, r3, lsl #3]
   26422:	3a08      	subs	r2, #8
   26424:	2a01      	cmp	r2, #1
   26426:	d924      	bls.n	26472 <le_adv_update.constprop.0+0xde>
	for (i = 0; i < ad_len; i++) {
   26428:	3301      	adds	r3, #1
   2642a:	4598      	cmp	r8, r3
   2642c:	d1f7      	bne.n	2641e <le_adv_update.constprop.0+0x8a>
   2642e:	e7e2      	b.n	263f6 <le_adv_update.constprop.0+0x62>
   26430:	2300      	movs	r3, #0
   26432:	e7fa      	b.n	2642a <le_adv_update.constprop.0+0x96>
		if (ad[i].type == BT_DATA_NAME_COMPLETE ||
   26434:	f817 2033 	ldrb.w	r2, [r7, r3, lsl #3]
   26438:	3a08      	subs	r2, #8
   2643a:	2a01      	cmp	r2, #1
   2643c:	d919      	bls.n	26472 <le_adv_update.constprop.0+0xde>
	for (i = 0; i < ad_len; i++) {
   2643e:	3301      	adds	r3, #1
   26440:	4599      	cmp	r9, r3
   26442:	d1f7      	bne.n	26434 <le_adv_update.constprop.0+0xa0>
   26444:	e7d8      	b.n	263f8 <le_adv_update.constprop.0+0x64>
   26446:	2300      	movs	r3, #0
   26448:	e7fa      	b.n	26440 <le_adv_update.constprop.0+0xac>
		d[0].data = sd;
   2644a:	2201      	movs	r2, #1
		if (name_type == ADV_NAME_TYPE_SD) {
   2644c:	2e02      	cmp	r6, #2
			d[1].len = 1;
   2644e:	bf08      	it	eq
   26450:	9205      	streq	r2, [sp, #20]
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   26452:	f242 0009 	movw	r0, #8201	; 0x2009
			d_len = 2;
   26456:	bf08      	it	eq
   26458:	4632      	moveq	r2, r6
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   2645a:	a902      	add	r1, sp, #8
			d[1].data = &data;
   2645c:	bf08      	it	eq
   2645e:	f8cd d010 	streq.w	sp, [sp, #16]
		d[0].len = sd_len;
   26462:	e9cd 7902 	strd	r7, r9, [sp, #8]
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   26466:	f7ec fe7f 	bl	13168 <hci_set_ad>
		if (err) {
   2646a:	2800      	cmp	r0, #0
   2646c:	d0b2      	beq.n	263d4 <le_adv_update.constprop.0+0x40>
   2646e:	4604      	mov	r4, r0
   26470:	e7b9      	b.n	263e6 <le_adv_update.constprop.0+0x52>
			return -EINVAL;
   26472:	f06f 0415 	mvn.w	r4, #21
   26476:	e7b6      	b.n	263e6 <le_adv_update.constprop.0+0x52>

00026478 <get_adv_name_type_param>:
	if (param->options & BT_LE_ADV_OPT_USE_NAME) {
   26478:	6843      	ldr	r3, [r0, #4]
   2647a:	f013 0008 	ands.w	r0, r3, #8
   2647e:	d00a      	beq.n	26496 <get_adv_name_type_param+0x1e>
		if (param->options & BT_LE_ADV_OPT_FORCE_NAME_IN_AD) {
   26480:	035a      	lsls	r2, r3, #13
   26482:	d407      	bmi.n	26494 <get_adv_name_type_param+0x1c>
		if ((param->options & BT_LE_ADV_OPT_EXT_ADV) &&
   26484:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
			return ADV_NAME_TYPE_AD;
   26488:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   2648c:	bf14      	ite	ne
   2648e:	2002      	movne	r0, #2
   26490:	2001      	moveq	r0, #1
   26492:	4770      	bx	lr
   26494:	2001      	movs	r0, #1
}
   26496:	4770      	bx	lr

00026498 <bt_le_adv_set_enable_legacy>:
{
   26498:	b570      	push	{r4, r5, r6, lr}
   2649a:	4606      	mov	r6, r0
   2649c:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_ENABLE, 1);
   2649e:	f242 000a 	movw	r0, #8202	; 0x200a
   264a2:	2101      	movs	r1, #1
{
   264a4:	b086      	sub	sp, #24
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_ENABLE, 1);
   264a6:	f7eb fb3d 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   264aa:	4604      	mov	r4, r0
   264ac:	b1b0      	cbz	r0, 264dc <bt_le_adv_set_enable_legacy+0x44>
   264ae:	300c      	adds	r0, #12
	if (enable) {
   264b0:	b195      	cbz	r5, 264d8 <bt_le_adv_set_enable_legacy+0x40>
   264b2:	2101      	movs	r1, #1
   264b4:	f001 fc11 	bl	27cda <net_buf_simple_add_u8>
	bt_hci_cmd_state_set_init(buf, &state, adv->flags, BT_ADV_ENABLED, enable);
   264b8:	4620      	mov	r0, r4
   264ba:	f106 0210 	add.w	r2, r6, #16
   264be:	a903      	add	r1, sp, #12
   264c0:	2307      	movs	r3, #7
   264c2:	9500      	str	r5, [sp, #0]
   264c4:	f7eb fb1c 	bl	11b00 <bt_hci_cmd_state_set_init>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADV_ENABLE, buf, NULL);
   264c8:	2200      	movs	r2, #0
   264ca:	4621      	mov	r1, r4
   264cc:	f242 000a 	movw	r0, #8202	; 0x200a
   264d0:	f7eb fb76 	bl	11bc0 <bt_hci_cmd_send_sync>
}
   264d4:	b006      	add	sp, #24
   264d6:	bd70      	pop	{r4, r5, r6, pc}
   264d8:	4629      	mov	r1, r5
   264da:	e7eb      	b.n	264b4 <bt_le_adv_set_enable_legacy+0x1c>
		return -ENOBUFS;
   264dc:	f06f 0068 	mvn.w	r0, #104	; 0x68
   264e0:	e7f8      	b.n	264d4 <bt_le_adv_set_enable_legacy+0x3c>

000264e2 <bt_le_adv_set_enable>:
	return bt_le_adv_set_enable_legacy(adv, enable);
   264e2:	f7ff bfd9 	b.w	26498 <bt_le_adv_set_enable_legacy>

000264e6 <bt_le_lim_adv_cancel_timeout>:
	return k_work_cancel_delayable(&adv->lim_adv_timeout_work);
   264e6:	3018      	adds	r0, #24
   264e8:	f7fa ba3c 	b.w	20964 <k_work_cancel_delayable>

000264ec <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   264ec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   264ee:	ab0b      	add	r3, sp, #44	; 0x2c
   264f0:	9305      	str	r3, [sp, #20]
   264f2:	9303      	str	r3, [sp, #12]
   264f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   264f6:	2201      	movs	r2, #1
   264f8:	9302      	str	r3, [sp, #8]
   264fa:	2300      	movs	r3, #0
   264fc:	4618      	mov	r0, r3
   264fe:	e9cd 3300 	strd	r3, r3, [sp]
   26502:	f7e7 ff23 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   26506:	b007      	add	sp, #28
   26508:	f85d fb04 	ldr.w	pc, [sp], #4

0002650c <bt_encrypt_le>:
}
#endif /* CONFIG_BT_HOST_CRYPTO_PRNG */

int bt_encrypt_le(const uint8_t key[16], const uint8_t plaintext[16],
		  uint8_t enc_data[16])
{
   2650c:	b530      	push	{r4, r5, lr}
   2650e:	460d      	mov	r5, r1
   26510:	4614      	mov	r4, r2
	struct tc_aes_key_sched_struct s;
	uint8_t tmp[16];

	CHECKIF(key == NULL || plaintext == NULL || enc_data == NULL) {
   26512:	4601      	mov	r1, r0
{
   26514:	b0b1      	sub	sp, #196	; 0xc4
	CHECKIF(key == NULL || plaintext == NULL || enc_data == NULL) {
   26516:	b310      	cbz	r0, 2655e <bt_encrypt_le+0x52>
   26518:	b30d      	cbz	r5, 2655e <bt_encrypt_le+0x52>
   2651a:	b302      	cbz	r2, 2655e <bt_encrypt_le+0x52>
	}

	LOG_DBG("key %s", bt_hex(key, 16));
	LOG_DBG("plaintext %s", bt_hex(plaintext, 16));

	sys_memcpy_swap(tmp, key, 16);
   2651c:	4668      	mov	r0, sp
   2651e:	f7ed f947 	bl	137b0 <sys_memcpy_swap.constprop.0>

	if (tc_aes128_set_encrypt_key(&s, tmp) == TC_CRYPTO_FAIL) {
   26522:	4669      	mov	r1, sp
   26524:	a804      	add	r0, sp, #16
   26526:	f7e9 fc17 	bl	fd58 <tc_aes128_set_encrypt_key>
   2652a:	b1c0      	cbz	r0, 2655e <bt_encrypt_le+0x52>
		return -EINVAL;
	}

	sys_memcpy_swap(tmp, plaintext, 16);
   2652c:	4629      	mov	r1, r5
   2652e:	4668      	mov	r0, sp
   26530:	f7ed f93e 	bl	137b0 <sys_memcpy_swap.constprop.0>

	if (tc_aes_encrypt(enc_data, tmp, &s) == TC_CRYPTO_FAIL) {
   26534:	4669      	mov	r1, sp
   26536:	4620      	mov	r0, r4
   26538:	aa04      	add	r2, sp, #16
   2653a:	f7ff f88e 	bl	2565a <tc_aes_encrypt>
   2653e:	b170      	cbz	r0, 2655e <bt_encrypt_le+0x52>
   26540:	1e63      	subs	r3, r4, #1
   26542:	f104 0210 	add.w	r2, r4, #16
   26546:	3407      	adds	r4, #7
		uint8_t tmp = ((uint8_t *)buf)[i];
   26548:	f813 1f01 	ldrb.w	r1, [r3, #1]!
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   2654c:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
	for (i = 0; i < (length/2); i++) {
   26550:	42a3      	cmp	r3, r4
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   26552:	7018      	strb	r0, [r3, #0]
		((uint8_t *)buf)[length - 1 - i] = tmp;
   26554:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < (length/2); i++) {
   26556:	d1f7      	bne.n	26548 <bt_encrypt_le+0x3c>

	sys_mem_swap(enc_data, 16);

	LOG_DBG("enc_data %s", bt_hex(enc_data, 16));

	return 0;
   26558:	2000      	movs	r0, #0
}
   2655a:	b031      	add	sp, #196	; 0xc4
   2655c:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   2655e:	f06f 0015 	mvn.w	r0, #21
   26562:	e7fa      	b.n	2655a <bt_encrypt_le+0x4e>

00026564 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26564:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   26566:	ab0b      	add	r3, sp, #44	; 0x2c
   26568:	9305      	str	r3, [sp, #20]
   2656a:	9303      	str	r3, [sp, #12]
   2656c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2656e:	9302      	str	r3, [sp, #8]
   26570:	2300      	movs	r3, #0
   26572:	4618      	mov	r0, r3
   26574:	e9cd 3300 	strd	r3, r3, [sp]
   26578:	f7e7 fee8 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   2657c:	b007      	add	sp, #28
   2657e:	f85d fb04 	ldr.w	pc, [sp], #4

00026582 <sys_slist_find_and_remove>:
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26582:	2200      	movs	r2, #0
	return list->head;
   26584:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26586:	b90b      	cbnz	r3, 2658c <sys_slist_find_and_remove+0xa>
   26588:	4618      	mov	r0, r3
   2658a:	4770      	bx	lr
   2658c:	428b      	cmp	r3, r1
   2658e:	d110      	bne.n	265b2 <sys_slist_find_and_remove+0x30>
	return node->next;
   26590:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26592:	b942      	cbnz	r2, 265a6 <sys_slist_find_and_remove+0x24>
   26594:	6842      	ldr	r2, [r0, #4]
	list->head = node;
   26596:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   26598:	4291      	cmp	r1, r2
   2659a:	d100      	bne.n	2659e <sys_slist_find_and_remove+0x1c>
	list->tail = node;
   2659c:	6043      	str	r3, [r0, #4]
	parent->next = child;
   2659e:	2300      	movs	r3, #0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   265a0:	2001      	movs	r0, #1
	parent->next = child;
   265a2:	600b      	str	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   265a4:	4770      	bx	lr
	parent->next = child;
   265a6:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
   265a8:	6843      	ldr	r3, [r0, #4]
   265aa:	4299      	cmp	r1, r3
	list->tail = node;
   265ac:	bf08      	it	eq
   265ae:	6042      	streq	r2, [r0, #4]
}
   265b0:	e7f5      	b.n	2659e <sys_slist_find_and_remove+0x1c>
	return node->next;
   265b2:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   265b4:	681b      	ldr	r3, [r3, #0]
   265b6:	e7e6      	b.n	26586 <sys_slist_find_and_remove+0x4>

000265b8 <atomic_and>:
{
   265b8:	4603      	mov	r3, r0
   265ba:	b510      	push	{r4, lr}
}
   265bc:	e8d3 0fef 	ldaex	r0, [r3]
   265c0:	ea00 0201 	and.w	r2, r0, r1
   265c4:	e8c3 2fe4 	stlex	r4, r2, [r3]
   265c8:	2c00      	cmp	r4, #0
   265ca:	d1f7      	bne.n	265bc <atomic_and+0x4>
   265cc:	bd10      	pop	{r4, pc}

000265ce <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   265ce:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   265d0:	ab0b      	add	r3, sp, #44	; 0x2c
   265d2:	9305      	str	r3, [sp, #20]
   265d4:	9303      	str	r3, [sp, #12]
   265d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   265d8:	9302      	str	r3, [sp, #8]
   265da:	2300      	movs	r3, #0
   265dc:	4618      	mov	r0, r3
   265de:	e9cd 3300 	strd	r3, r3, [sp]
   265e2:	f7e7 feb3 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   265e6:	b007      	add	sp, #28
   265e8:	f85d fb04 	ldr.w	pc, [sp], #4

000265ec <tx_complete_work>:
	tx_notify(conn);
   265ec:	3828      	subs	r0, #40	; 0x28
   265ee:	f7ed bac1 	b.w	13b74 <tx_notify>

000265f2 <bt_conn_reset_rx_state>:
{
   265f2:	b510      	push	{r4, lr}
   265f4:	4604      	mov	r4, r0
	if (!conn->rx) {
   265f6:	6900      	ldr	r0, [r0, #16]
   265f8:	b118      	cbz	r0, 26602 <bt_conn_reset_rx_state+0x10>
	net_buf_unref(conn->rx);
   265fa:	f7f2 feaf 	bl	1935c <net_buf_unref>
	conn->rx = NULL;
   265fe:	2300      	movs	r3, #0
   26600:	6123      	str	r3, [r4, #16]
}
   26602:	bd10      	pop	{r4, pc}

00026604 <conn_lookup_handle>:
{
   26604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   26608:	4607      	mov	r7, r0
   2660a:	460e      	mov	r6, r1
   2660c:	4690      	mov	r8, r2
	for (i = 0; i < size; i++) {
   2660e:	2400      	movs	r4, #0
		struct bt_conn *conn = bt_conn_ref(&conns[i]);
   26610:	f04f 09c8 	mov.w	r9, #200	; 0xc8
	for (i = 0; i < size; i++) {
   26614:	42b4      	cmp	r4, r6
   26616:	d103      	bne.n	26620 <conn_lookup_handle+0x1c>
	return NULL;
   26618:	2300      	movs	r3, #0
}
   2661a:	4618      	mov	r0, r3
   2661c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		struct bt_conn *conn = bt_conn_ref(&conns[i]);
   26620:	fb09 7004 	mla	r0, r9, r4, r7
   26624:	f7ed fd58 	bl	140d8 <bt_conn_ref>
   26628:	4603      	mov	r3, r0
		if (!conn) {
   2662a:	b158      	cbz	r0, 26644 <conn_lookup_handle+0x40>
		if (!bt_conn_is_handle_valid(conn)) {
   2662c:	7b45      	ldrb	r5, [r0, #13]
/* Look up an existing connection */
struct bt_conn *bt_conn_lookup_handle(uint16_t handle);

static inline bool bt_conn_is_handle_valid(struct bt_conn *conn)
{
	switch (conn->state) {
   2662e:	2d01      	cmp	r5, #1
   26630:	d002      	beq.n	26638 <conn_lookup_handle+0x34>
   26632:	3d07      	subs	r5, #7
   26634:	2d01      	cmp	r5, #1
   26636:	d803      	bhi.n	26640 <conn_lookup_handle+0x3c>
		if (conn->handle != handle) {
   26638:	881a      	ldrh	r2, [r3, #0]
   2663a:	4542      	cmp	r2, r8
   2663c:	d0ed      	beq.n	2661a <conn_lookup_handle+0x16>
			bt_conn_unref(conn);
   2663e:	4618      	mov	r0, r3
   26640:	f7ed fd72 	bl	14128 <bt_conn_unref>
	for (i = 0; i < size; i++) {
   26644:	3401      	adds	r4, #1
   26646:	e7e5      	b.n	26614 <conn_lookup_handle+0x10>

00026648 <bt_conn_connected>:
{
   26648:	b510      	push	{r4, lr}
   2664a:	4604      	mov	r4, r0
	bt_l2cap_connected(conn);
   2664c:	f7ee faa6 	bl	14b9c <bt_l2cap_connected>
	notify_connected(conn);
   26650:	4620      	mov	r0, r4
}
   26652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	notify_connected(conn);
   26656:	f7ed ba57 	b.w	13b08 <notify_connected>

0002665a <bt_conn_disconnect>:
{
   2665a:	b510      	push	{r4, lr}
	switch (conn->state) {
   2665c:	7b43      	ldrb	r3, [r0, #13]
{
   2665e:	4604      	mov	r4, r0
	switch (conn->state) {
   26660:	3b02      	subs	r3, #2
   26662:	2b06      	cmp	r3, #6
   26664:	d816      	bhi.n	26694 <bt_conn_disconnect+0x3a>
   26666:	e8df f003 	tbb	[pc, r3]
   2666a:	1504      	.short	0x1504
   2666c:	0b091515 	.word	0x0b091515
   26670:	09          	.byte	0x09
   26671:	00          	.byte	0x00
		conn->err = reason;
   26672:	7301      	strb	r1, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   26674:	2100      	movs	r1, #0
		bt_conn_set_state(conn, BT_CONN_DISCONNECTING);
   26676:	4620      	mov	r0, r4
   26678:	f7ed fd8e 	bl	14198 <bt_conn_set_state>
{
   2667c:	2000      	movs	r0, #0
}
   2667e:	bd10      	pop	{r4, pc}
	err = bt_hci_disconnect(conn->handle, reason);
   26680:	8800      	ldrh	r0, [r0, #0]
   26682:	f7ff fcd5 	bl	26030 <bt_hci_disconnect>
	if (err) {
   26686:	2800      	cmp	r0, #0
   26688:	d1f9      	bne.n	2667e <bt_conn_disconnect+0x24>
	if (conn->state == BT_CONN_CONNECTED) {
   2668a:	7b63      	ldrb	r3, [r4, #13]
   2668c:	2b07      	cmp	r3, #7
   2668e:	d1f5      	bne.n	2667c <bt_conn_disconnect+0x22>
		bt_conn_set_state(conn, BT_CONN_DISCONNECTING);
   26690:	2108      	movs	r1, #8
   26692:	e7f0      	b.n	26676 <bt_conn_disconnect+0x1c>
		return -ENOTCONN;
   26694:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   26698:	e7f1      	b.n	2667e <bt_conn_disconnect+0x24>

0002669a <bt_conn_set_security>:
{
   2669a:	b538      	push	{r3, r4, r5, lr}
	if (conn->state != BT_CONN_CONNECTED) {
   2669c:	7b43      	ldrb	r3, [r0, #13]
{
   2669e:	4604      	mov	r4, r0
	if (conn->state != BT_CONN_CONNECTED) {
   266a0:	2b07      	cmp	r3, #7
{
   266a2:	460d      	mov	r5, r1
	if (conn->state != BT_CONN_CONNECTED) {
   266a4:	d122      	bne.n	266ec <bt_conn_set_security+0x52>
	if (conn->sec_level >= sec || conn->required_sec_level >= sec) {
   266a6:	7a43      	ldrb	r3, [r0, #9]
   266a8:	428b      	cmp	r3, r1
   266aa:	d215      	bcs.n	266d8 <bt_conn_set_security+0x3e>
   266ac:	7a83      	ldrb	r3, [r0, #10]
   266ae:	428b      	cmp	r3, r1
   266b0:	d212      	bcs.n	266d8 <bt_conn_set_security+0x3e>
	if (val) {
   266b2:	060b      	lsls	r3, r1, #24
	atomic_set_bit_to(conn->flags, BT_CONN_FORCE_PAIR,
   266b4:	f100 0004 	add.w	r0, r0, #4
   266b8:	d510      	bpl.n	266dc <bt_conn_set_security+0x42>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   266ba:	e8d0 3fef 	ldaex	r3, [r0]
   266be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   266c2:	e8c0 3fe2 	stlex	r2, r3, [r0]
   266c6:	2a00      	cmp	r2, #0
   266c8:	d1f7      	bne.n	266ba <bt_conn_set_security+0x20>
	conn->required_sec_level = sec & ~BT_SECURITY_FORCE_PAIR;
   266ca:	f005 057f 	and.w	r5, r5, #127	; 0x7f
		return bt_smp_start_security(conn);
   266ce:	4620      	mov	r0, r4
	conn->required_sec_level = sec & ~BT_SECURITY_FORCE_PAIR;
   266d0:	72a5      	strb	r5, [r4, #10]
		return bt_smp_start_security(conn);
   266d2:	f7f1 fc03 	bl	17edc <bt_smp_start_security>
	if (err) {
   266d6:	b930      	cbnz	r0, 266e6 <bt_conn_set_security+0x4c>
		return -ENOTCONN;
   266d8:	2000      	movs	r0, #0
}
   266da:	bd38      	pop	{r3, r4, r5, pc}
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   266dc:	f46f 6100 	mvn.w	r1, #2048	; 0x800
   266e0:	f7ff ff6a 	bl	265b8 <atomic_and>
   266e4:	e7f1      	b.n	266ca <bt_conn_set_security+0x30>
		conn->required_sec_level = conn->sec_level;
   266e6:	7a63      	ldrb	r3, [r4, #9]
   266e8:	72a3      	strb	r3, [r4, #10]
   266ea:	e7f6      	b.n	266da <bt_conn_set_security+0x40>
		return -ENOTCONN;
   266ec:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   266f0:	e7f3      	b.n	266da <bt_conn_set_security+0x40>

000266f2 <bt_conn_get_security>:
}
   266f2:	7a40      	ldrb	r0, [r0, #9]
   266f4:	4770      	bx	lr

000266f6 <bt_conn_is_peer_addr_le>:
{
   266f6:	b538      	push	{r3, r4, r5, lr}
	if (id != conn->id) {
   266f8:	7a03      	ldrb	r3, [r0, #8]
{
   266fa:	4604      	mov	r4, r0
	if (id != conn->id) {
   266fc:	428b      	cmp	r3, r1
{
   266fe:	4615      	mov	r5, r2
	if (id != conn->id) {
   26700:	d115      	bne.n	2672e <bt_conn_is_peer_addr_le+0x38>
	return memcmp(a, b, sizeof(*a));
   26702:	f100 0190 	add.w	r1, r0, #144	; 0x90
   26706:	2207      	movs	r2, #7
   26708:	4628      	mov	r0, r5
   2670a:	f003 f842 	bl	29792 <memcmp>
	if (bt_addr_le_eq(peer, &conn->le.dst)) {
   2670e:	b180      	cbz	r0, 26732 <bt_conn_is_peer_addr_le+0x3c>
	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   26710:	78e3      	ldrb	r3, [r4, #3]
   26712:	2207      	movs	r2, #7
   26714:	b943      	cbnz	r3, 26728 <bt_conn_is_peer_addr_le+0x32>
   26716:	f104 019e 	add.w	r1, r4, #158	; 0x9e
   2671a:	4628      	mov	r0, r5
   2671c:	f003 f839 	bl	29792 <memcmp>
	return bt_addr_le_cmp(a, b) == 0;
   26720:	fab0 f080 	clz	r0, r0
   26724:	0940      	lsrs	r0, r0, #5
}
   26726:	bd38      	pop	{r3, r4, r5, pc}
	return memcmp(a, b, sizeof(*a));
   26728:	f104 0197 	add.w	r1, r4, #151	; 0x97
   2672c:	e7f5      	b.n	2671a <bt_conn_is_peer_addr_le+0x24>
		return false;
   2672e:	2000      	movs	r0, #0
   26730:	e7f9      	b.n	26726 <bt_conn_is_peer_addr_le+0x30>
		return true;
   26732:	2001      	movs	r0, #1
   26734:	e7f7      	b.n	26726 <bt_conn_is_peer_addr_le+0x30>

00026736 <bt_conn_get_dst>:
}
   26736:	3090      	adds	r0, #144	; 0x90
   26738:	4770      	bx	lr

0002673a <bt_conn_le_conn_update>:
{
   2673a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2673c:	4607      	mov	r7, r0
   2673e:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_UPDATE,
   26740:	f242 0013 	movw	r0, #8211	; 0x2013
   26744:	210e      	movs	r1, #14
   26746:	f7eb f9ed 	bl	11b24 <bt_hci_cmd_create>
	if (!buf) {
   2674a:	4606      	mov	r6, r0
   2674c:	b1d0      	cbz	r0, 26784 <bt_conn_le_conn_update+0x4a>
	return net_buf_simple_add(&buf->b, len);
   2674e:	210e      	movs	r1, #14
   26750:	300c      	adds	r0, #12
   26752:	f7f2 ff25 	bl	195a0 <net_buf_simple_add>
   26756:	4604      	mov	r4, r0
__ssp_bos_icheck3(memset, void *, int)
   26758:	220e      	movs	r2, #14
   2675a:	2100      	movs	r1, #0
   2675c:	f003 f863 	bl	29826 <memset>
	conn_update->handle = sys_cpu_to_le16(conn->handle);
   26760:	883b      	ldrh	r3, [r7, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   26762:	4631      	mov	r1, r6
	conn_update->handle = sys_cpu_to_le16(conn->handle);
   26764:	8023      	strh	r3, [r4, #0]
	conn_update->conn_interval_min = sys_cpu_to_le16(param->interval_min);
   26766:	882b      	ldrh	r3, [r5, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   26768:	2200      	movs	r2, #0
	conn_update->conn_interval_min = sys_cpu_to_le16(param->interval_min);
   2676a:	8063      	strh	r3, [r4, #2]
	conn_update->conn_interval_max = sys_cpu_to_le16(param->interval_max);
   2676c:	886b      	ldrh	r3, [r5, #2]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   2676e:	f242 0013 	movw	r0, #8211	; 0x2013
	conn_update->conn_interval_max = sys_cpu_to_le16(param->interval_max);
   26772:	80a3      	strh	r3, [r4, #4]
	conn_update->conn_latency = sys_cpu_to_le16(param->latency);
   26774:	88ab      	ldrh	r3, [r5, #4]
   26776:	80e3      	strh	r3, [r4, #6]
	conn_update->supervision_timeout = sys_cpu_to_le16(param->timeout);
   26778:	88eb      	ldrh	r3, [r5, #6]
   2677a:	8123      	strh	r3, [r4, #8]
}
   2677c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   26780:	f7eb ba1e 	b.w	11bc0 <bt_hci_cmd_send_sync>
}
   26784:	f06f 0068 	mvn.w	r0, #104	; 0x68
   26788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0002678a <l2cap_connected>:
}
   2678a:	4770      	bx	lr

0002678c <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   2678c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   2678e:	ab0b      	add	r3, sp, #44	; 0x2c
   26790:	9305      	str	r3, [sp, #20]
   26792:	9303      	str	r3, [sp, #12]
   26794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   26796:	9302      	str	r3, [sp, #8]
   26798:	2300      	movs	r3, #0
   2679a:	4618      	mov	r0, r3
   2679c:	e9cd 3300 	strd	r3, r3, [sp]
   267a0:	f7e7 fdd4 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   267a4:	b007      	add	sp, #28
   267a6:	f85d fb04 	ldr.w	pc, [sp], #4

000267aa <l2cap_disconnected>:
static void l2cap_disconnected(struct bt_l2cap_chan *chan)
   267aa:	4770      	bx	lr

000267ac <bt_l2cap_chan_del>:
{
   267ac:	b570      	push	{r4, r5, r6, lr}
   267ae:	4604      	mov	r4, r0
	if (!chan->conn) {
   267b0:	e9d0 3500 	ldrd	r3, r5, [r0]
   267b4:	b123      	cbz	r3, 267c0 <bt_l2cap_chan_del+0x14>
	if (ops->disconnected) {
   267b6:	686b      	ldr	r3, [r5, #4]
   267b8:	b103      	cbz	r3, 267bc <bt_l2cap_chan_del+0x10>
		ops->disconnected(chan);
   267ba:	4798      	blx	r3
	chan->conn = NULL;
   267bc:	2300      	movs	r3, #0
   267be:	6023      	str	r3, [r4, #0]
	if (chan->destroy) {
   267c0:	68e3      	ldr	r3, [r4, #12]
   267c2:	b10b      	cbz	r3, 267c8 <bt_l2cap_chan_del+0x1c>
		chan->destroy(chan);
   267c4:	4620      	mov	r0, r4
   267c6:	4798      	blx	r3
	if (ops->released) {
   267c8:	6a2b      	ldr	r3, [r5, #32]
   267ca:	b11b      	cbz	r3, 267d4 <bt_l2cap_chan_del+0x28>
		ops->released(chan);
   267cc:	4620      	mov	r0, r4
}
   267ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		ops->released(chan);
   267d2:	4718      	bx	r3
}
   267d4:	bd70      	pop	{r4, r5, r6, pc}

000267d6 <bt_l2cap_disconnected>:
{
   267d6:	b538      	push	{r3, r4, r5, lr}
	return list->head;
   267d8:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   267da:	b130      	cbz	r0, 267ea <bt_l2cap_disconnected+0x14>
	return node->next;
   267dc:	f850 4908 	ldr.w	r4, [r0], #-8
   267e0:	b104      	cbz	r4, 267e4 <bt_l2cap_disconnected+0xe>
   267e2:	3c08      	subs	r4, #8
		bt_l2cap_chan_del(chan);
   267e4:	f7ff ffe2 	bl	267ac <bt_l2cap_chan_del>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   267e8:	b904      	cbnz	r4, 267ec <bt_l2cap_disconnected+0x16>
}
   267ea:	bd38      	pop	{r3, r4, r5, pc}
   267ec:	68a5      	ldr	r5, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   267ee:	b12d      	cbz	r5, 267fc <bt_l2cap_disconnected+0x26>
		bt_l2cap_chan_del(chan);
   267f0:	4620      	mov	r0, r4
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   267f2:	3d08      	subs	r5, #8
		bt_l2cap_chan_del(chan);
   267f4:	f7ff ffda 	bl	267ac <bt_l2cap_chan_del>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   267f8:	462c      	mov	r4, r5
   267fa:	e7f7      	b.n	267ec <bt_l2cap_disconnected+0x16>
		bt_l2cap_chan_del(chan);
   267fc:	4620      	mov	r0, r4
}
   267fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		bt_l2cap_chan_del(chan);
   26802:	f7ff bfd3 	b.w	267ac <bt_l2cap_chan_del>

00026806 <bt_l2cap_security_changed>:
{
   26806:	b538      	push	{r3, r4, r5, lr}
	return list->head;
   26808:	6d43      	ldr	r3, [r0, #84]	; 0x54
   2680a:	460d      	mov	r5, r1
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   2680c:	b1bb      	cbz	r3, 2683e <bt_l2cap_security_changed+0x38>
   2680e:	4618      	mov	r0, r3
	return node->next;
   26810:	f850 4908 	ldr.w	r4, [r0], #-8
   26814:	b104      	cbz	r4, 26818 <bt_l2cap_security_changed+0x12>
   26816:	3c08      	subs	r4, #8
		if (chan->ops->encrypt_change) {
   26818:	f853 3c04 	ldr.w	r3, [r3, #-4]
   2681c:	689b      	ldr	r3, [r3, #8]
   2681e:	b10b      	cbz	r3, 26824 <bt_l2cap_security_changed+0x1e>
			chan->ops->encrypt_change(chan, hci_status);
   26820:	4629      	mov	r1, r5
   26822:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   26824:	b15c      	cbz	r4, 2683e <bt_l2cap_security_changed+0x38>
   26826:	4620      	mov	r0, r4
   26828:	68a4      	ldr	r4, [r4, #8]
   2682a:	6843      	ldr	r3, [r0, #4]
   2682c:	b124      	cbz	r4, 26838 <bt_l2cap_security_changed+0x32>
		if (chan->ops->encrypt_change) {
   2682e:	689b      	ldr	r3, [r3, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   26830:	3c08      	subs	r4, #8
		if (chan->ops->encrypt_change) {
   26832:	2b00      	cmp	r3, #0
   26834:	d1f4      	bne.n	26820 <bt_l2cap_security_changed+0x1a>
   26836:	e7f6      	b.n	26826 <bt_l2cap_security_changed+0x20>
   26838:	689b      	ldr	r3, [r3, #8]
   2683a:	2b00      	cmp	r3, #0
   2683c:	d1f0      	bne.n	26820 <bt_l2cap_security_changed+0x1a>
}
   2683e:	bd38      	pop	{r3, r4, r5, pc}

00026840 <bt_l2cap_create_pdu_timeout>:
	return bt_conn_create_pdu_timeout(pool,
   26840:	3104      	adds	r1, #4
   26842:	f7ed bdb3 	b.w	143ac <bt_conn_create_pdu_timeout>

00026846 <bt_l2cap_send_cb>:
{
   26846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2684a:	4614      	mov	r4, r2
   2684c:	4605      	mov	r5, r0
   2684e:	460f      	mov	r7, r1
	return net_buf_simple_push(&buf->b, len);
   26850:	f102 000c 	add.w	r0, r2, #12
   26854:	2104      	movs	r1, #4
   26856:	461e      	mov	r6, r3
   26858:	f8dd 8018 	ldr.w	r8, [sp, #24]
   2685c:	f7f2 fe44 	bl	194e8 <net_buf_simple_push>
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   26860:	8a22      	ldrh	r2, [r4, #16]
	hdr->cid = sys_cpu_to_le16(cid);
   26862:	8047      	strh	r7, [r0, #2]
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   26864:	3a04      	subs	r2, #4
   26866:	8002      	strh	r2, [r0, #0]
	return bt_conn_send_cb(conn, buf, cb, user_data);
   26868:	4643      	mov	r3, r8
   2686a:	4632      	mov	r2, r6
   2686c:	4621      	mov	r1, r4
   2686e:	4628      	mov	r0, r5
}
   26870:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_conn_send_cb(conn, buf, cb, user_data);
   26874:	f7ed bb90 	b.w	13f98 <bt_conn_send_cb>

00026878 <bt_l2cap_le_lookup_tx_cid>:
	return list->head;
   26878:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   2687a:	b128      	cbz	r0, 26888 <bt_l2cap_le_lookup_tx_cid+0x10>
		if (BT_L2CAP_LE_CHAN(chan)->tx.cid == cid) {
   2687c:	8b83      	ldrh	r3, [r0, #28]
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   2687e:	3808      	subs	r0, #8
		if (BT_L2CAP_LE_CHAN(chan)->tx.cid == cid) {
   26880:	428b      	cmp	r3, r1
   26882:	d001      	beq.n	26888 <bt_l2cap_le_lookup_tx_cid+0x10>
	return node->next;
   26884:	6880      	ldr	r0, [r0, #8]
   26886:	e7f8      	b.n	2687a <bt_l2cap_le_lookup_tx_cid+0x2>
}
   26888:	4770      	bx	lr

0002688a <bt_l2cap_le_lookup_rx_cid>:
	return list->head;
   2688a:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   2688c:	b128      	cbz	r0, 2689a <bt_l2cap_le_lookup_rx_cid+0x10>
		if (BT_L2CAP_LE_CHAN(chan)->rx.cid == cid) {
   2688e:	8983      	ldrh	r3, [r0, #12]
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   26890:	3808      	subs	r0, #8
		if (BT_L2CAP_LE_CHAN(chan)->rx.cid == cid) {
   26892:	428b      	cmp	r3, r1
   26894:	d001      	beq.n	2689a <bt_l2cap_le_lookup_rx_cid+0x10>
	return node->next;
   26896:	6880      	ldr	r0, [r0, #8]
   26898:	e7f8      	b.n	2688c <bt_l2cap_le_lookup_rx_cid+0x2>
}
   2689a:	4770      	bx	lr

0002689c <bt_l2cap_init>:
		(void)memset(&l2cap_tx_meta_data_storage[i], 0,
					sizeof(l2cap_tx_meta_data_storage[i]));
		k_fifo_put(&free_l2cap_tx_meta_data, &l2cap_tx_meta_data_storage[i]);
	}
#endif /* CONFIG_BT_L2CAP_DYNAMIC_CHANNEL */
}
   2689c:	4770      	bx	lr

0002689e <sys_slist_get>:
Z_GENLIST_GET(slist, snode)
   2689e:	4603      	mov	r3, r0
	return list->head;
   268a0:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_GET(slist, snode)
   268a2:	b128      	cbz	r0, 268b0 <sys_slist_get+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   268a4:	6859      	ldr	r1, [r3, #4]
	return node->next;
   268a6:	6802      	ldr	r2, [r0, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   268a8:	4288      	cmp	r0, r1
	list->head = node;
   268aa:	601a      	str	r2, [r3, #0]
	list->tail = node;
   268ac:	bf08      	it	eq
   268ae:	605a      	streq	r2, [r3, #4]
Z_GENLIST_GET(slist, snode)
   268b0:	4770      	bx	lr

000268b2 <net_buf_frags_len>:
 * @param buf Buffer to start off with.
 *
 * @return Number of bytes in the buffer and its fragments.
 */
static inline size_t net_buf_frags_len(struct net_buf *buf)
{
   268b2:	4603      	mov	r3, r0
	size_t bytes = 0;
   268b4:	2000      	movs	r0, #0

	while (buf) {
   268b6:	b903      	cbnz	r3, 268ba <net_buf_frags_len+0x8>
		bytes += buf->len;
		buf = buf->frags;
	}

	return bytes;
}
   268b8:	4770      	bx	lr
		bytes += buf->len;
   268ba:	8a1a      	ldrh	r2, [r3, #16]
		buf = buf->frags;
   268bc:	685b      	ldr	r3, [r3, #4]
		bytes += buf->len;
   268be:	4410      	add	r0, r2
		buf = buf->frags;
   268c0:	e7f9      	b.n	268b6 <net_buf_frags_len+0x4>

000268c2 <attr_read_type_cb>:
{
   268c2:	b510      	push	{r4, lr}
	if (!data->rsp->len) {
   268c4:	68d4      	ldr	r4, [r2, #12]
   268c6:	3102      	adds	r1, #2
   268c8:	7823      	ldrb	r3, [r4, #0]
   268ca:	b913      	cbnz	r3, 268d2 <attr_read_type_cb+0x10>
		data->rsp->len = read + sizeof(*data->item);
   268cc:	7021      	strb	r1, [r4, #0]
	return true;
   268ce:	2001      	movs	r0, #1
}
   268d0:	bd10      	pop	{r4, pc}
	} else if (data->rsp->len != read + sizeof(*data->item)) {
   268d2:	428b      	cmp	r3, r1
   268d4:	d0fb      	beq.n	268ce <attr_read_type_cb+0xc>
		frag->len -= sizeof(*data->item);
   268d6:	8a03      	ldrh	r3, [r0, #16]
   268d8:	3b02      	subs	r3, #2
   268da:	8203      	strh	r3, [r0, #16]
		data->item = NULL;
   268dc:	2000      	movs	r0, #0
   268de:	6110      	str	r0, [r2, #16]
		return false;
   268e0:	e7f6      	b.n	268d0 <attr_read_type_cb+0xe>

000268e2 <att_prepare_write_req>:
}
   268e2:	2006      	movs	r0, #6
   268e4:	4770      	bx	lr

000268e6 <atomic_test_bit>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   268e6:	e8d0 0faf 	lda	r0, [r0]
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   268ea:	4108      	asrs	r0, r1
}
   268ec:	f000 0001 	and.w	r0, r0, #1
   268f0:	4770      	bx	lr

000268f2 <write_cb>:
{
   268f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
   268f4:	4614      	mov	r4, r2
	data->err = bt_gatt_check_perm(data->conn, attr,
   268f6:	4601      	mov	r1, r0
{
   268f8:	4605      	mov	r5, r0
	data->err = bt_gatt_check_perm(data->conn, attr,
   268fa:	f44f 7295 	mov.w	r2, #298	; 0x12a
   268fe:	6820      	ldr	r0, [r4, #0]
   26900:	f000 fddc 	bl	274bc <bt_gatt_check_perm>
   26904:	7520      	strb	r0, [r4, #20]
	if (data->err) {
   26906:	bb00      	cbnz	r0, 2694a <write_cb+0x58>
	if (!data->req) {
   26908:	7a23      	ldrb	r3, [r4, #8]
   2690a:	b1b3      	cbz	r3, 2693a <write_cb+0x48>
	} else if (data->req == BT_ATT_OP_EXEC_WRITE_REQ) {
   2690c:	f1a3 0218 	sub.w	r2, r3, #24
   26910:	4253      	negs	r3, r2
   26912:	4153      	adcs	r3, r2
   26914:	009b      	lsls	r3, r3, #2
	write = attr->write(data->conn, attr, data->value, data->len,
   26916:	9301      	str	r3, [sp, #4]
   26918:	8a63      	ldrh	r3, [r4, #18]
   2691a:	4629      	mov	r1, r5
   2691c:	9300      	str	r3, [sp, #0]
   2691e:	68ae      	ldr	r6, [r5, #8]
   26920:	8a23      	ldrh	r3, [r4, #16]
   26922:	68e2      	ldr	r2, [r4, #12]
   26924:	6820      	ldr	r0, [r4, #0]
   26926:	47b0      	blx	r6
	if (write < 0 || write != data->len) {
   26928:	2800      	cmp	r0, #0
   2692a:	db08      	blt.n	2693e <write_cb+0x4c>
   2692c:	8a23      	ldrh	r3, [r4, #16]
   2692e:	4283      	cmp	r3, r0
   26930:	d10e      	bne.n	26950 <write_cb+0x5e>
	data->err = 0U;
   26932:	2300      	movs	r3, #0
	return BT_GATT_ITER_CONTINUE;
   26934:	2001      	movs	r0, #1
	data->err = 0U;
   26936:	7523      	strb	r3, [r4, #20]
	return BT_GATT_ITER_CONTINUE;
   26938:	e008      	b.n	2694c <write_cb+0x5a>
		flags |= BT_GATT_WRITE_FLAG_CMD;
   2693a:	2302      	movs	r3, #2
   2693c:	e7eb      	b.n	26916 <write_cb+0x24>
	if (err < 0 && err >= -0xff) {
   2693e:	f110 0fff 	cmn.w	r0, #255	; 0xff
   26942:	d305      	bcc.n	26950 <write_cb+0x5e>
		return -err;
   26944:	4240      	negs	r0, r0
   26946:	b2c0      	uxtb	r0, r0
		data->err = err_to_att(write);
   26948:	7520      	strb	r0, [r4, #20]
		return BT_GATT_ITER_STOP;
   2694a:	2000      	movs	r0, #0
}
   2694c:	b002      	add	sp, #8
   2694e:	bd70      	pop	{r4, r5, r6, pc}
	return BT_ATT_ERR_UNLIKELY;
   26950:	200e      	movs	r0, #14
   26952:	e7f9      	b.n	26948 <write_cb+0x56>

00026954 <bt_gatt_foreach_attr>:
 *  @param user_data Data to pass to the callback.
 */
static inline void bt_gatt_foreach_attr(uint16_t start_handle, uint16_t end_handle,
					bt_gatt_attr_func_t func,
					void *user_data)
{
   26954:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	bt_gatt_foreach_attr_type(start_handle, end_handle, NULL, NULL, 0, func,
   26956:	e9cd 2301 	strd	r2, r3, [sp, #4]
   2695a:	2300      	movs	r3, #0
   2695c:	461a      	mov	r2, r3
   2695e:	9300      	str	r3, [sp, #0]
   26960:	f7ef fe0c 	bl	1657c <bt_gatt_foreach_attr_type>
				  user_data);
}
   26964:	b005      	add	sp, #20
   26966:	f85d fb04 	ldr.w	pc, [sp], #4

0002696a <att_chan_mtu_updated>:
{
   2696a:	b470      	push	{r4, r5, r6}
	struct bt_att *att = updated_chan->att;
   2696c:	6805      	ldr	r5, [r0, #0]
	return list->head;
   2696e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26970:	b352      	cbz	r2, 269c8 <att_chan_mtu_updated+0x5e>
	return node->next;
   26972:	6813      	ldr	r3, [r2, #0]
   26974:	b103      	cbz	r3, 26978 <att_chan_mtu_updated+0xe>
   26976:	3bf0      	subs	r3, #240	; 0xf0
   26978:	f1a2 04f0 	sub.w	r4, r2, #240	; 0xf0
   2697c:	2200      	movs	r2, #0
   2697e:	4611      	mov	r1, r2
   26980:	e000      	b.n	26984 <att_chan_mtu_updated+0x1a>
   26982:	3bf0      	subs	r3, #240	; 0xf0
		if (chan == updated_chan) {
   26984:	4284      	cmp	r4, r0
   26986:	d007      	beq.n	26998 <att_chan_mtu_updated+0x2e>
		max_tx = MAX(max_tx, chan->chan.tx.mtu);
   26988:	8d66      	ldrh	r6, [r4, #42]	; 0x2a
		max_rx = MAX(max_rx, chan->chan.rx.mtu);
   2698a:	8b64      	ldrh	r4, [r4, #26]
		max_tx = MAX(max_tx, chan->chan.tx.mtu);
   2698c:	42b1      	cmp	r1, r6
   2698e:	bf38      	it	cc
   26990:	4631      	movcc	r1, r6
		max_rx = MAX(max_rx, chan->chan.rx.mtu);
   26992:	42a2      	cmp	r2, r4
   26994:	bf38      	it	cc
   26996:	4622      	movcc	r2, r4
   26998:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   2699a:	b12b      	cbz	r3, 269a8 <att_chan_mtu_updated+0x3e>
   2699c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   269a0:	2b00      	cmp	r3, #0
   269a2:	d1ee      	bne.n	26982 <att_chan_mtu_updated+0x18>
		if (chan == updated_chan) {
   269a4:	4284      	cmp	r4, r0
   269a6:	d1ef      	bne.n	26988 <att_chan_mtu_updated+0x1e>
	if ((updated_chan->chan.tx.mtu > max_tx) ||
   269a8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
	    (updated_chan->chan.rx.mtu > max_rx)) {
   269aa:	8b40      	ldrh	r0, [r0, #26]
	if ((updated_chan->chan.tx.mtu > max_tx) ||
   269ac:	428b      	cmp	r3, r1
   269ae:	d801      	bhi.n	269b4 <att_chan_mtu_updated+0x4a>
   269b0:	4290      	cmp	r0, r2
   269b2:	d90b      	bls.n	269cc <att_chan_mtu_updated+0x62>
		bt_gatt_att_max_mtu_changed(att->conn, max_tx, max_rx);
   269b4:	4282      	cmp	r2, r0
   269b6:	bf38      	it	cc
   269b8:	4602      	movcc	r2, r0
   269ba:	4299      	cmp	r1, r3
   269bc:	6828      	ldr	r0, [r5, #0]
   269be:	bf38      	it	cc
   269c0:	4619      	movcc	r1, r3
}
   269c2:	bc70      	pop	{r4, r5, r6}
		bt_gatt_att_max_mtu_changed(att->conn, max_tx, max_rx);
   269c4:	f7f0 bb78 	b.w	170b8 <bt_gatt_att_max_mtu_changed>
   269c8:	4611      	mov	r1, r2
   269ca:	e7ed      	b.n	269a8 <att_chan_mtu_updated+0x3e>
}
   269cc:	bc70      	pop	{r4, r5, r6}
   269ce:	4770      	bx	lr

000269d0 <attr_read_group_cb>:
	if (!data->rsp->len) {
   269d0:	68d0      	ldr	r0, [r2, #12]
   269d2:	3104      	adds	r1, #4
   269d4:	7803      	ldrb	r3, [r0, #0]
   269d6:	b913      	cbnz	r3, 269de <attr_read_group_cb+0xe>
		data->rsp->len = read + sizeof(*data->group);
   269d8:	7001      	strb	r1, [r0, #0]
	return true;
   269da:	2001      	movs	r0, #1
   269dc:	4770      	bx	lr
	} else if (data->rsp->len != read + sizeof(*data->group)) {
   269de:	428b      	cmp	r3, r1
   269e0:	d0fb      	beq.n	269da <attr_read_group_cb+0xa>
		data->group = NULL;
   269e2:	2000      	movs	r0, #0
		data->buf->len -= sizeof(*data->group);
   269e4:	6891      	ldr	r1, [r2, #8]
   269e6:	8a0b      	ldrh	r3, [r1, #16]
   269e8:	3b04      	subs	r3, #4
   269ea:	820b      	strh	r3, [r1, #16]
		data->group = NULL;
   269ec:	6110      	str	r0, [r2, #16]
}
   269ee:	4770      	bx	lr

000269f0 <find_info_cb>:
{
   269f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!data->rsp) {
   269f2:	6893      	ldr	r3, [r2, #8]
{
   269f4:	4605      	mov	r5, r0
   269f6:	460f      	mov	r7, r1
   269f8:	4614      	mov	r4, r2
	struct bt_att_chan *chan = data->chan;
   269fa:	6816      	ldr	r6, [r2, #0]
	if (!data->rsp) {
   269fc:	b963      	cbnz	r3, 26a18 <find_info_cb+0x28>
	return net_buf_simple_add(&buf->b, len);
   269fe:	6850      	ldr	r0, [r2, #4]
   26a00:	2101      	movs	r1, #1
   26a02:	300c      	adds	r0, #12
   26a04:	f7f2 fdcc 	bl	195a0 <net_buf_simple_add>
		data->rsp = net_buf_add(data->buf, sizeof(*data->rsp));
   26a08:	60a0      	str	r0, [r4, #8]
		data->rsp->format = (attr->uuid->type == BT_UUID_TYPE_16) ?
   26a0a:	682b      	ldr	r3, [r5, #0]
   26a0c:	781b      	ldrb	r3, [r3, #0]
   26a0e:	2b00      	cmp	r3, #0
   26a10:	bf14      	ite	ne
   26a12:	2302      	movne	r3, #2
   26a14:	2301      	moveq	r3, #1
   26a16:	7003      	strb	r3, [r0, #0]
	switch (data->rsp->format) {
   26a18:	68a3      	ldr	r3, [r4, #8]
   26a1a:	781b      	ldrb	r3, [r3, #0]
   26a1c:	2b01      	cmp	r3, #1
   26a1e:	d003      	beq.n	26a28 <find_info_cb+0x38>
   26a20:	2b02      	cmp	r3, #2
   26a22:	d019      	beq.n	26a58 <find_info_cb+0x68>
   26a24:	2000      	movs	r0, #0
   26a26:	e016      	b.n	26a56 <find_info_cb+0x66>
		if (attr->uuid->type != BT_UUID_TYPE_16) {
   26a28:	682b      	ldr	r3, [r5, #0]
   26a2a:	781b      	ldrb	r3, [r3, #0]
   26a2c:	2b00      	cmp	r3, #0
   26a2e:	d1f9      	bne.n	26a24 <find_info_cb+0x34>
   26a30:	6860      	ldr	r0, [r4, #4]
   26a32:	2104      	movs	r1, #4
   26a34:	300c      	adds	r0, #12
   26a36:	f7f2 fdb3 	bl	195a0 <net_buf_simple_add>
		data->info16 = net_buf_add(data->buf, sizeof(*data->info16));
   26a3a:	60e0      	str	r0, [r4, #12]
		data->info16->handle = sys_cpu_to_le16(handle);
   26a3c:	8007      	strh	r7, [r0, #0]
		data->info16->uuid = sys_cpu_to_le16(BT_UUID_16(attr->uuid)->val);
   26a3e:	682a      	ldr	r2, [r5, #0]
   26a40:	68e3      	ldr	r3, [r4, #12]
   26a42:	8852      	ldrh	r2, [r2, #2]
   26a44:	805a      	strh	r2, [r3, #2]
		if (chan->chan.tx.mtu - data->buf->len >
   26a46:	6863      	ldr	r3, [r4, #4]
   26a48:	8d70      	ldrh	r0, [r6, #42]	; 0x2a
   26a4a:	8a1b      	ldrh	r3, [r3, #16]
   26a4c:	1ac0      	subs	r0, r0, r3
   26a4e:	2804      	cmp	r0, #4
		if (chan->chan.tx.mtu - data->buf->len >
   26a50:	bf94      	ite	ls
   26a52:	2000      	movls	r0, #0
   26a54:	2001      	movhi	r0, #1
}
   26a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (attr->uuid->type != BT_UUID_TYPE_128) {
   26a58:	682b      	ldr	r3, [r5, #0]
   26a5a:	781b      	ldrb	r3, [r3, #0]
   26a5c:	2b02      	cmp	r3, #2
   26a5e:	d1e1      	bne.n	26a24 <find_info_cb+0x34>
   26a60:	6860      	ldr	r0, [r4, #4]
   26a62:	2112      	movs	r1, #18
   26a64:	300c      	adds	r0, #12
   26a66:	f7f2 fd9b 	bl	195a0 <net_buf_simple_add>
		data->info128 = net_buf_add(data->buf, sizeof(*data->info128));
   26a6a:	60e0      	str	r0, [r4, #12]
		data->info128->handle = sys_cpu_to_le16(handle);
   26a6c:	8007      	strh	r7, [r0, #0]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   26a6e:	682b      	ldr	r3, [r5, #0]
   26a70:	68e2      	ldr	r2, [r4, #12]
   26a72:	1c59      	adds	r1, r3, #1
   26a74:	3202      	adds	r2, #2
   26a76:	3311      	adds	r3, #17
   26a78:	f851 0b04 	ldr.w	r0, [r1], #4
   26a7c:	4299      	cmp	r1, r3
   26a7e:	f842 0b04 	str.w	r0, [r2], #4
   26a82:	d1f9      	bne.n	26a78 <find_info_cb+0x88>
		if (chan->chan.tx.mtu - data->buf->len >
   26a84:	6863      	ldr	r3, [r4, #4]
   26a86:	8d70      	ldrh	r0, [r6, #42]	; 0x2a
   26a88:	8a1b      	ldrh	r3, [r3, #16]
   26a8a:	1ac0      	subs	r0, r0, r3
   26a8c:	2812      	cmp	r0, #18
   26a8e:	e7df      	b.n	26a50 <find_info_cb+0x60>

00026a90 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26a90:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   26a92:	ab0b      	add	r3, sp, #44	; 0x2c
   26a94:	9305      	str	r3, [sp, #20]
   26a96:	9303      	str	r3, [sp, #12]
   26a98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   26a9a:	9302      	str	r3, [sp, #8]
   26a9c:	2300      	movs	r3, #0
   26a9e:	4618      	mov	r0, r3
   26aa0:	e9cd 3300 	strd	r3, r3, [sp]
   26aa4:	f7e7 fc52 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   26aa8:	b007      	add	sp, #28
   26aaa:	f85d fb04 	ldr.w	pc, [sp], #4

00026aae <chan_req_send>:
{
   26aae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26ab0:	4605      	mov	r5, r0
	if (chan->chan.tx.mtu < net_buf_frags_len(req->buf)) {
   26ab2:	6888      	ldr	r0, [r1, #8]
   26ab4:	f7ff fefd 	bl	268b2 <net_buf_frags_len>
   26ab8:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
{
   26aba:	460c      	mov	r4, r1
	if (chan->chan.tx.mtu < net_buf_frags_len(req->buf)) {
   26abc:	4283      	cmp	r3, r0
   26abe:	d30d      	bcc.n	26adc <chan_req_send+0x2e>
	req->buf = NULL;
   26ac0:	2600      	movs	r6, #0
	chan->req = req;
   26ac2:	f8c5 109c 	str.w	r1, [r5, #156]	; 0x9c
	buf = req->buf;
   26ac6:	688f      	ldr	r7, [r1, #8]
	return chan_send(chan, buf);
   26ac8:	4628      	mov	r0, r5
	req->buf = NULL;
   26aca:	608e      	str	r6, [r1, #8]
	return chan_send(chan, buf);
   26acc:	4639      	mov	r1, r7
   26ace:	f7ee faad 	bl	1502c <chan_send>
	if (err) {
   26ad2:	b110      	cbz	r0, 26ada <chan_req_send+0x2c>
		req->buf = buf;
   26ad4:	60a7      	str	r7, [r4, #8]
		chan->req = NULL;
   26ad6:	f8c5 609c 	str.w	r6, [r5, #156]	; 0x9c
}
   26ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EMSGSIZE;
   26adc:	f06f 0079 	mvn.w	r0, #121	; 0x79
   26ae0:	e7fb      	b.n	26ada <chan_req_send+0x2c>

00026ae2 <process_queue>:
{
   26ae2:	b570      	push	{r4, r5, r6, lr}
		return net_buf_get(fifo, K_NO_WAIT);
   26ae4:	2200      	movs	r2, #0
{
   26ae6:	4604      	mov	r4, r0
		return net_buf_get(fifo, K_NO_WAIT);
   26ae8:	2300      	movs	r3, #0
   26aea:	4608      	mov	r0, r1
{
   26aec:	460e      	mov	r6, r1
		return net_buf_get(fifo, K_NO_WAIT);
   26aee:	f001 f8cb 	bl	27c88 <net_buf_get>
	if (buf) {
   26af2:	4605      	mov	r5, r0
   26af4:	b158      	cbz	r0, 26b0e <process_queue+0x2c>
	return chan_send(chan, buf);
   26af6:	4601      	mov	r1, r0
   26af8:	4620      	mov	r0, r4
   26afa:	f7ee fa97 	bl	1502c <chan_send>
		if (err) {
   26afe:	4604      	mov	r4, r0
   26b00:	b118      	cbz	r0, 26b0a <process_queue+0x28>
			k_queue_prepend(&queue->_queue, buf);
   26b02:	4629      	mov	r1, r5
   26b04:	4630      	mov	r0, r6
   26b06:	f002 fc96 	bl	29436 <k_queue_prepend>
}
   26b0a:	4620      	mov	r0, r4
   26b0c:	bd70      	pop	{r4, r5, r6, pc}
	return -ENOENT;
   26b0e:	f06f 0401 	mvn.w	r4, #1
   26b12:	e7fa      	b.n	26b0a <process_queue+0x28>

00026b14 <bt_att_chan_send_rsp>:
{
   26b14:	b538      	push	{r3, r4, r5, lr}
   26b16:	4604      	mov	r4, r0
   26b18:	460d      	mov	r5, r1
	err = chan_send(chan, buf);
   26b1a:	f7ee fa87 	bl	1502c <chan_send>
	if (err) {
   26b1e:	b130      	cbz	r0, 26b2e <bt_att_chan_send_rsp+0x1a>
		net_buf_put(&chan->tx_queue, buf);
   26b20:	4629      	mov	r1, r5
   26b22:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
}
   26b26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		net_buf_put(&chan->tx_queue, buf);
   26b2a:	f7f2 bbf1 	b.w	19310 <net_buf_put>
}
   26b2e:	bd38      	pop	{r3, r4, r5, pc}

00026b30 <att_chan_read>:
{
   26b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26b34:	4680      	mov	r8, r0
   26b36:	b085      	sub	sp, #20
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   26b38:	4610      	mov	r0, r2
{
   26b3a:	4699      	mov	r9, r3
   26b3c:	4616      	mov	r6, r2
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   26b3e:	f7ff feb8 	bl	268b2 <net_buf_frags_len>
   26b42:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
{
   26b46:	468b      	mov	fp, r1
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   26b48:	4283      	cmp	r3, r0
   26b4a:	d97a      	bls.n	26c42 <att_chan_read+0x112>
	struct bt_conn *conn = chan->chan.chan.conn;
   26b4c:	f8d8 3004 	ldr.w	r3, [r8, #4]
	frag = net_buf_frag_last(buf);
   26b50:	4630      	mov	r0, r6
	struct bt_conn *conn = chan->chan.chan.conn;
   26b52:	9303      	str	r3, [sp, #12]
	frag = net_buf_frag_last(buf);
   26b54:	f7f2 fc5e 	bl	19414 <net_buf_frag_last>
	size_t len, total = 0;
   26b58:	f04f 0a00 	mov.w	sl, #0
	frag = net_buf_frag_last(buf);
   26b5c:	4605      	mov	r5, r0
		len = MIN(chan->chan.tx.mtu - net_buf_frags_len(buf),
   26b5e:	4630      	mov	r0, r6
   26b60:	f7ff fea7 	bl	268b2 <net_buf_frags_len>
   26b64:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
	return net_buf_simple_tailroom(&buf->b);
   26b68:	f105 070c 	add.w	r7, r5, #12
   26b6c:	1a24      	subs	r4, r4, r0
   26b6e:	4638      	mov	r0, r7
   26b70:	f001 f89f 	bl	27cb2 <net_buf_simple_tailroom>
   26b74:	4284      	cmp	r4, r0
   26b76:	d211      	bcs.n	26b9c <att_chan_read+0x6c>
   26b78:	4630      	mov	r0, r6
   26b7a:	f7ff fe9a 	bl	268b2 <net_buf_frags_len>
   26b7e:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   26b82:	1a24      	subs	r4, r4, r0
		if (!len) {
   26b84:	bb34      	cbnz	r4, 26bd4 <att_chan_read+0xa4>
			frag = net_buf_alloc(net_buf_pool_get(buf->pool_id),
   26b86:	7ab0      	ldrb	r0, [r6, #10]
   26b88:	f7f2 f9ae 	bl	18ee8 <net_buf_pool_get>
	return net_buf_alloc_fixed(pool, timeout);
   26b8c:	2200      	movs	r2, #0
   26b8e:	2300      	movs	r3, #0
   26b90:	f001 f875 	bl	27c7e <net_buf_alloc_fixed>
			if (!frag) {
   26b94:	4605      	mov	r5, r0
   26b96:	b930      	cbnz	r0, 26ba6 <att_chan_read+0x76>
	return total;
   26b98:	4657      	mov	r7, sl
   26b9a:	e02c      	b.n	26bf6 <att_chan_read+0xc6>
	return net_buf_simple_tailroom(&buf->b);
   26b9c:	4638      	mov	r0, r7
   26b9e:	f001 f888 	bl	27cb2 <net_buf_simple_tailroom>
   26ba2:	4604      	mov	r4, r0
   26ba4:	e7ee      	b.n	26b84 <att_chan_read+0x54>
			net_buf_frag_add(buf, frag);
   26ba6:	4601      	mov	r1, r0
   26ba8:	4630      	mov	r0, r6
   26baa:	f7f2 fc79 	bl	194a0 <net_buf_frag_add>
			len = MIN(chan->chan.tx.mtu - net_buf_frags_len(buf),
   26bae:	4630      	mov	r0, r6
   26bb0:	f7ff fe7f 	bl	268b2 <net_buf_frags_len>
   26bb4:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   26bb8:	f105 070c 	add.w	r7, r5, #12
   26bbc:	1a24      	subs	r4, r4, r0
   26bbe:	4638      	mov	r0, r7
   26bc0:	f001 f877 	bl	27cb2 <net_buf_simple_tailroom>
   26bc4:	4284      	cmp	r4, r0
   26bc6:	d21a      	bcs.n	26bfe <att_chan_read+0xce>
   26bc8:	4630      	mov	r0, r6
   26bca:	f7ff fe72 	bl	268b2 <net_buf_frags_len>
   26bce:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   26bd2:	1a24      	subs	r4, r4, r0
		read = attr->read(conn, attr, frag->data + frag->len, len,
   26bd4:	68e9      	ldr	r1, [r5, #12]
   26bd6:	8a2a      	ldrh	r2, [r5, #16]
   26bd8:	f8cd 9000 	str.w	r9, [sp]
   26bdc:	f8db 7004 	ldr.w	r7, [fp, #4]
   26be0:	440a      	add	r2, r1
   26be2:	9803      	ldr	r0, [sp, #12]
   26be4:	4659      	mov	r1, fp
   26be6:	b2a3      	uxth	r3, r4
   26be8:	47b8      	blx	r7
		if (read < 0) {
   26bea:	1e07      	subs	r7, r0, #0
   26bec:	da0c      	bge.n	26c08 <att_chan_read+0xd8>
				return total;
   26bee:	f1ba 0f00 	cmp.w	sl, #0
   26bf2:	bf18      	it	ne
   26bf4:	4657      	movne	r7, sl
}
   26bf6:	4638      	mov	r0, r7
   26bf8:	b005      	add	sp, #20
   26bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26bfe:	4638      	mov	r0, r7
   26c00:	f001 f857 	bl	27cb2 <net_buf_simple_tailroom>
   26c04:	4604      	mov	r4, r0
   26c06:	e7e5      	b.n	26bd4 <att_chan_read+0xa4>
		if (cb && !cb(frag, read, user_data)) {
   26c08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   26c0a:	b993      	cbnz	r3, 26c32 <att_chan_read+0x102>
	return net_buf_simple_add(&buf->b, len);
   26c0c:	4639      	mov	r1, r7
   26c0e:	f105 000c 	add.w	r0, r5, #12
   26c12:	f7f2 fcc5 	bl	195a0 <net_buf_simple_add>
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   26c16:	4630      	mov	r0, r6
   26c18:	f7ff fe4b 	bl	268b2 <net_buf_frags_len>
   26c1c:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
		offset += read;
   26c20:	44b9      	add	r9, r7
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   26c22:	4283      	cmp	r3, r0
		total += read;
   26c24:	44ba      	add	sl, r7
		offset += read;
   26c26:	fa1f f989 	uxth.w	r9, r9
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   26c2a:	d9b5      	bls.n	26b98 <att_chan_read+0x68>
   26c2c:	42a7      	cmp	r7, r4
   26c2e:	d096      	beq.n	26b5e <att_chan_read+0x2e>
   26c30:	e7b2      	b.n	26b98 <att_chan_read+0x68>
		if (cb && !cb(frag, read, user_data)) {
   26c32:	4639      	mov	r1, r7
   26c34:	4628      	mov	r0, r5
   26c36:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   26c38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   26c3a:	4798      	blx	r3
   26c3c:	2800      	cmp	r0, #0
   26c3e:	d1e5      	bne.n	26c0c <att_chan_read+0xdc>
   26c40:	e7aa      	b.n	26b98 <att_chan_read+0x68>
		return 0;
   26c42:	2700      	movs	r7, #0
   26c44:	e7d7      	b.n	26bf6 <att_chan_read+0xc6>

00026c46 <sys_slist_find_and_remove.isra.0>:
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26c46:	2200      	movs	r2, #0
	return list->head;
   26c48:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26c4a:	b903      	cbnz	r3, 26c4e <sys_slist_find_and_remove.isra.0+0x8>
   26c4c:	4770      	bx	lr
   26c4e:	428b      	cmp	r3, r1
   26c50:	d10f      	bne.n	26c72 <sys_slist_find_and_remove.isra.0+0x2c>
	return node->next;
   26c52:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26c54:	b93a      	cbnz	r2, 26c66 <sys_slist_find_and_remove.isra.0+0x20>
   26c56:	6842      	ldr	r2, [r0, #4]
	list->head = node;
   26c58:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   26c5a:	4291      	cmp	r1, r2
   26c5c:	d100      	bne.n	26c60 <sys_slist_find_and_remove.isra.0+0x1a>
	list->tail = node;
   26c5e:	6043      	str	r3, [r0, #4]
	parent->next = child;
   26c60:	2300      	movs	r3, #0
   26c62:	600b      	str	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26c64:	4770      	bx	lr
	parent->next = child;
   26c66:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
   26c68:	6843      	ldr	r3, [r0, #4]
   26c6a:	4299      	cmp	r1, r3
	list->tail = node;
   26c6c:	bf08      	it	eq
   26c6e:	6042      	streq	r2, [r0, #4]
}
   26c70:	e7f6      	b.n	26c60 <sys_slist_find_and_remove.isra.0+0x1a>
	return node->next;
   26c72:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26c74:	681b      	ldr	r3, [r3, #0]
   26c76:	e7e8      	b.n	26c4a <sys_slist_find_and_remove.isra.0+0x4>

00026c78 <att_exec_write_req>:
static uint8_t att_exec_write_req(struct bt_att_chan *chan, struct net_buf *buf)
   26c78:	2006      	movs	r0, #6
   26c7a:	4770      	bx	lr

00026c7c <atomic_test_and_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   26c7c:	2301      	movs	r3, #1
{
   26c7e:	b510      	push	{r4, lr}
	atomic_val_t mask = ATOMIC_MASK(bit);
   26c80:	fa03 f101 	lsl.w	r1, r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   26c84:	e8d0 3fef 	ldaex	r3, [r0]
   26c88:	ea43 0201 	orr.w	r2, r3, r1
   26c8c:	e8c0 2fe4 	stlex	r4, r2, [r0]
   26c90:	2c00      	cmp	r4, #0
   26c92:	d1f7      	bne.n	26c84 <atomic_test_and_set_bit+0x8>
	return (old & mask) != 0;
   26c94:	4219      	tst	r1, r3
}
   26c96:	bf14      	ite	ne
   26c98:	2001      	movne	r0, #1
   26c9a:	2000      	moveq	r0, #0
   26c9c:	bd10      	pop	{r4, pc}

00026c9e <read_cb>:
{
   26c9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
	data->err = 0x00;
   26ca0:	2300      	movs	r3, #0
{
   26ca2:	4605      	mov	r5, r0
	struct bt_att_chan *chan = data->chan;
   26ca4:	6816      	ldr	r6, [r2, #0]
{
   26ca6:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   26ca8:	6870      	ldr	r0, [r6, #4]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26caa:	4629      	mov	r1, r5
	data->err = 0x00;
   26cac:	7313      	strb	r3, [r2, #12]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26cae:	2295      	movs	r2, #149	; 0x95
   26cb0:	f000 fc04 	bl	274bc <bt_gatt_check_perm>
   26cb4:	7320      	strb	r0, [r4, #12]
	if (data->err) {
   26cb6:	b980      	cbnz	r0, 26cda <read_cb+0x3c>
	ret = att_chan_read(chan, attr, data->buf, data->offset, NULL, NULL);
   26cb8:	e9cd 0000 	strd	r0, r0, [sp]
   26cbc:	4629      	mov	r1, r5
   26cbe:	4630      	mov	r0, r6
   26cc0:	88a3      	ldrh	r3, [r4, #4]
   26cc2:	68a2      	ldr	r2, [r4, #8]
   26cc4:	f7ff ff34 	bl	26b30 <att_chan_read>
	if (ret < 0) {
   26cc8:	2800      	cmp	r0, #0
   26cca:	da09      	bge.n	26ce0 <read_cb+0x42>
	if (err < 0 && err >= -0xff) {
   26ccc:	f110 0fff 	cmn.w	r0, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   26cd0:	bf32      	itee	cc
   26cd2:	200e      	movcc	r0, #14
		return -err;
   26cd4:	4240      	negcs	r0, r0
   26cd6:	b2c0      	uxtbcs	r0, r0
		data->err = err_to_att(ret);
   26cd8:	7320      	strb	r0, [r4, #12]
		return BT_GATT_ITER_STOP;
   26cda:	2000      	movs	r0, #0
}
   26cdc:	b002      	add	sp, #8
   26cde:	bd70      	pop	{r4, r5, r6, pc}
	return BT_GATT_ITER_CONTINUE;
   26ce0:	2001      	movs	r0, #1
   26ce2:	e7fb      	b.n	26cdc <read_cb+0x3e>

00026ce4 <read_vl_cb>:
{
   26ce4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	data->err = 0x00;
   26ce8:	2300      	movs	r3, #0
{
   26cea:	4606      	mov	r6, r0
	struct bt_att_chan *chan = data->chan;
   26cec:	f8d2 8000 	ldr.w	r8, [r2]
{
   26cf0:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   26cf2:	f8d8 0004 	ldr.w	r0, [r8, #4]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26cf6:	4631      	mov	r1, r6
	data->err = 0x00;
   26cf8:	7313      	strb	r3, [r2, #12]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26cfa:	2295      	movs	r2, #149	; 0x95
   26cfc:	f000 fbde 	bl	274bc <bt_gatt_check_perm>
   26d00:	4605      	mov	r5, r0
   26d02:	7320      	strb	r0, [r4, #12]
	if (data->err) {
   26d04:	b9e0      	cbnz	r0, 26d40 <read_vl_cb+0x5c>
	if (chan->chan.tx.mtu - data->buf->len < 2) {
   26d06:	68a0      	ldr	r0, [r4, #8]
   26d08:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
   26d0c:	8a02      	ldrh	r2, [r0, #16]
   26d0e:	1a9b      	subs	r3, r3, r2
   26d10:	2b01      	cmp	r3, #1
   26d12:	dd15      	ble.n	26d40 <read_vl_cb+0x5c>
   26d14:	2102      	movs	r1, #2
   26d16:	300c      	adds	r0, #12
   26d18:	f7f2 fc42 	bl	195a0 <net_buf_simple_add>
	read = att_chan_read(chan, attr, data->buf, data->offset, NULL, NULL);
   26d1c:	e9cd 5500 	strd	r5, r5, [sp]
   26d20:	4607      	mov	r7, r0
   26d22:	88a3      	ldrh	r3, [r4, #4]
   26d24:	4631      	mov	r1, r6
   26d26:	4640      	mov	r0, r8
   26d28:	68a2      	ldr	r2, [r4, #8]
   26d2a:	f7ff ff01 	bl	26b30 <att_chan_read>
	if (read < 0) {
   26d2e:	1e03      	subs	r3, r0, #0
   26d30:	da0a      	bge.n	26d48 <read_vl_cb+0x64>
	if (err < 0 && err >= -0xff) {
   26d32:	f113 0fff 	cmn.w	r3, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   26d36:	bf32      	itee	cc
   26d38:	230e      	movcc	r3, #14
		return -err;
   26d3a:	425b      	negcs	r3, r3
   26d3c:	b2db      	uxtbcs	r3, r3
		data->err = err_to_att(read);
   26d3e:	7323      	strb	r3, [r4, #12]
		return BT_GATT_ITER_STOP;
   26d40:	2000      	movs	r0, #0
}
   26d42:	b002      	add	sp, #8
   26d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return BT_GATT_ITER_CONTINUE;
   26d48:	2001      	movs	r0, #1
	rsp->len = read;
   26d4a:	803b      	strh	r3, [r7, #0]
	return BT_GATT_ITER_CONTINUE;
   26d4c:	e7f9      	b.n	26d42 <read_vl_cb+0x5e>

00026d4e <bt_att_sent>:
{
   26d4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26d50:	4605      	mov	r5, r0
	struct bt_att *att = chan->att;
   26d52:	f850 4c04 	ldr.w	r4, [r0, #-4]
	struct bt_att_chan *chan = ATT_CHAN(ch);
   26d56:	1f07      	subs	r7, r0, #4
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   26d58:	f100 0394 	add.w	r3, r0, #148	; 0x94
   26d5c:	e8d3 1fef 	ldaex	r1, [r3]
   26d60:	f021 0110 	bic.w	r1, r1, #16
   26d64:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26d68:	2a00      	cmp	r2, #0
   26d6a:	d1f7      	bne.n	26d5c <bt_att_sent+0xe>
	if (!att) {
   26d6c:	b30c      	cbz	r4, 26db2 <bt_att_sent+0x64>
	if (!chan->req && !sys_slist_is_empty(&att->reqs)) {
   26d6e:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
   26d72:	b98b      	cbnz	r3, 26d98 <bt_att_sent+0x4a>
   26d74:	6863      	ldr	r3, [r4, #4]
   26d76:	b17b      	cbz	r3, 26d98 <bt_att_sent+0x4a>
		sys_snode_t *node = sys_slist_get(&att->reqs);
   26d78:	1d20      	adds	r0, r4, #4
   26d7a:	f7ff fd90 	bl	2689e <sys_slist_get>
		if (chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26d7e:	4601      	mov	r1, r0
		sys_snode_t *node = sys_slist_get(&att->reqs);
   26d80:	4606      	mov	r6, r0
		if (chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26d82:	4638      	mov	r0, r7
   26d84:	f7ff fe93 	bl	26aae <chan_req_send>
   26d88:	2800      	cmp	r0, #0
   26d8a:	da12      	bge.n	26db2 <bt_att_sent+0x64>
	return list->head;
   26d8c:	6863      	ldr	r3, [r4, #4]
	parent->next = child;
   26d8e:	6033      	str	r3, [r6, #0]
Z_GENLIST_PREPEND(slist, snode)
   26d90:	68a3      	ldr	r3, [r4, #8]
	list->head = node;
   26d92:	6066      	str	r6, [r4, #4]
Z_GENLIST_PREPEND(slist, snode)
   26d94:	b903      	cbnz	r3, 26d98 <bt_att_sent+0x4a>
	list->tail = node;
   26d96:	60a6      	str	r6, [r4, #8]
	err = process_queue(chan, &chan->tx_queue);
   26d98:	4638      	mov	r0, r7
   26d9a:	f105 019c 	add.w	r1, r5, #156	; 0x9c
   26d9e:	f7ff fea0 	bl	26ae2 <process_queue>
	if (!err) {
   26da2:	b130      	cbz	r0, 26db2 <bt_att_sent+0x64>
	(void)process_queue(chan, &att->tx_queue);
   26da4:	4638      	mov	r0, r7
   26da6:	f104 010c 	add.w	r1, r4, #12
}
   26daa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	(void)process_queue(chan, &att->tx_queue);
   26dae:	f7ff be98 	b.w	26ae2 <process_queue>
}
   26db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00026db4 <att_req_send_process>:
{
   26db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return list->head;
   26db8:	6a84      	ldr	r4, [r0, #40]	; 0x28
   26dba:	4680      	mov	r8, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26dbc:	2c00      	cmp	r4, #0
   26dbe:	d03b      	beq.n	26e38 <att_req_send_process+0x84>
	return node->next;
   26dc0:	f854 69f0 	ldr.w	r6, [r4], #-240
   26dc4:	b106      	cbz	r6, 26dc8 <att_req_send_process+0x14>
   26dc6:	3ef0      	subs	r6, #240	; 0xf0
{
   26dc8:	2300      	movs	r3, #0
		req = get_first_req_matching_chan(&att->reqs, chan);
   26dca:	f108 0704 	add.w	r7, r8, #4
{
   26dce:	461d      	mov	r5, r3
   26dd0:	e013      	b.n	26dfa <att_req_send_process+0x46>
		if (!req && prev &&
   26dd2:	b1c3      	cbz	r3, 26e06 <att_req_send_process+0x52>
		    (atomic_test_bit(chan->flags, ATT_ENHANCED) ==
   26dd4:	2103      	movs	r1, #3
   26dd6:	f104 0098 	add.w	r0, r4, #152	; 0x98
   26dda:	f7ff fd84 	bl	268e6 <atomic_test_bit>
   26dde:	4602      	mov	r2, r0
		     atomic_test_bit(prev->flags, ATT_ENHANCED))) {
   26de0:	f103 0098 	add.w	r0, r3, #152	; 0x98
   26de4:	f7ff fd7f 	bl	268e6 <atomic_test_bit>
		if (!req && prev &&
   26de8:	4282      	cmp	r2, r0
   26dea:	d10c      	bne.n	26e06 <att_req_send_process+0x52>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26dec:	b326      	cbz	r6, 26e38 <att_req_send_process+0x84>
   26dee:	f8d6 20f0 	ldr.w	r2, [r6, #240]	; 0xf0
   26df2:	b102      	cbz	r2, 26df6 <att_req_send_process+0x42>
   26df4:	3af0      	subs	r2, #240	; 0xf0
{
   26df6:	4634      	mov	r4, r6
   26df8:	4616      	mov	r6, r2
		if (chan->req) {
   26dfa:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
   26dfe:	2a00      	cmp	r2, #0
   26e00:	d1f4      	bne.n	26dec <att_req_send_process+0x38>
		if (!req && prev &&
   26e02:	2d00      	cmp	r5, #0
   26e04:	d0e5      	beq.n	26dd2 <att_req_send_process+0x1e>
	sys_snode_t *node = sys_slist_get(reqs);
   26e06:	4638      	mov	r0, r7
   26e08:	f7ff fd49 	bl	2689e <sys_slist_get>
	if (node) {
   26e0c:	4605      	mov	r5, r0
   26e0e:	b908      	cbnz	r0, 26e14 <att_req_send_process+0x60>
   26e10:	4623      	mov	r3, r4
   26e12:	e7eb      	b.n	26dec <att_req_send_process+0x38>
		if (bt_att_chan_req_send(chan, req) >= 0) {
   26e14:	4601      	mov	r1, r0
   26e16:	4620      	mov	r0, r4
   26e18:	f7ee f97c 	bl	15114 <bt_att_chan_req_send>
   26e1c:	2800      	cmp	r0, #0
   26e1e:	da0b      	bge.n	26e38 <att_req_send_process+0x84>
	return list->head;
   26e20:	f8d8 3004 	ldr.w	r3, [r8, #4]
	parent->next = child;
   26e24:	602b      	str	r3, [r5, #0]
Z_GENLIST_PREPEND(slist, snode)
   26e26:	f8d8 3008 	ldr.w	r3, [r8, #8]
	list->head = node;
   26e2a:	f8c8 5004 	str.w	r5, [r8, #4]
Z_GENLIST_PREPEND(slist, snode)
   26e2e:	2b00      	cmp	r3, #0
   26e30:	d1ee      	bne.n	26e10 <att_req_send_process+0x5c>
	list->tail = node;
   26e32:	f8c8 5008 	str.w	r5, [r8, #8]
}
   26e36:	e7eb      	b.n	26e10 <att_req_send_process+0x5c>
}
   26e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00026e3c <bt_att_status>:
{
   26e3c:	b538      	push	{r3, r4, r5, lr}
   26e3e:	4605      	mov	r5, r0
   26e40:	4608      	mov	r0, r1
	if (!atomic_test_bit(status, BT_L2CAP_STATUS_OUT)) {
   26e42:	2100      	movs	r1, #0
   26e44:	f7ff fd4f 	bl	268e6 <atomic_test_bit>
   26e48:	b1c0      	cbz	r0, 26e7c <bt_att_status+0x40>
	if (!chan->att) {
   26e4a:	f855 0c04 	ldr.w	r0, [r5, #-4]
   26e4e:	b1a8      	cbz	r0, 26e7c <bt_att_status+0x40>
	if (chan->req) {
   26e50:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
   26e54:	b993      	cbnz	r3, 26e7c <bt_att_status+0x40>
	node = sys_slist_get(&chan->att->reqs);
   26e56:	3004      	adds	r0, #4
   26e58:	f7ff fd21 	bl	2689e <sys_slist_get>
	if (!node) {
   26e5c:	4604      	mov	r4, r0
   26e5e:	b168      	cbz	r0, 26e7c <bt_att_status+0x40>
	if (bt_att_chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26e60:	4601      	mov	r1, r0
   26e62:	1f28      	subs	r0, r5, #4
   26e64:	f7ee f956 	bl	15114 <bt_att_chan_req_send>
   26e68:	2800      	cmp	r0, #0
   26e6a:	da07      	bge.n	26e7c <bt_att_status+0x40>
	sys_slist_prepend(&chan->att->reqs, node);
   26e6c:	f855 3c04 	ldr.w	r3, [r5, #-4]
	return list->head;
   26e70:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
   26e72:	6022      	str	r2, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
   26e74:	689a      	ldr	r2, [r3, #8]
	list->head = node;
   26e76:	605c      	str	r4, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
   26e78:	b902      	cbnz	r2, 26e7c <bt_att_status+0x40>
	list->tail = node;
   26e7a:	609c      	str	r4, [r3, #8]
}
   26e7c:	bd38      	pop	{r3, r4, r5, pc}

00026e7e <att_sent>:
	struct bt_att_chan *att_chan = data->att_chan;
   26e7e:	6808      	ldr	r0, [r1, #0]
	if (chan->ops->sent) {
   26e80:	6883      	ldr	r3, [r0, #8]
   26e82:	699b      	ldr	r3, [r3, #24]
   26e84:	b10b      	cbz	r3, 26e8a <att_sent+0xc>
		chan->ops->sent(chan);
   26e86:	3004      	adds	r0, #4
   26e88:	4718      	bx	r3
}
   26e8a:	4770      	bx	lr

00026e8c <att_tx_complete>:
{
   26e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   26e90:	4606      	mov	r6, r0
   26e92:	460d      	mov	r5, r1
	if (!err) {
   26e94:	4614      	mov	r4, r2
   26e96:	b122      	cbz	r2, 26ea2 <att_tx_complete+0x16>
}
   26e98:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	tx_meta_data_free(data);
   26e9c:	4608      	mov	r0, r1
   26e9e:	f7ed bff9 	b.w	14e94 <tx_meta_data_free>
		att_sent(conn, user_data);
   26ea2:	f7ff ffec 	bl	26e7e <att_sent>
	bt_gatt_complete_func_t func = data->func;
   26ea6:	68af      	ldr	r7, [r5, #8]
	tx_meta_data_free(data);
   26ea8:	4628      	mov	r0, r5
	uint16_t attr_count = data->attr_count;
   26eaa:	f8b5 8004 	ldrh.w	r8, [r5, #4]
	void *ud = data->user_data;
   26eae:	f8d5 900c 	ldr.w	r9, [r5, #12]
	tx_meta_data_free(data);
   26eb2:	f7ed ffef 	bl	14e94 <tx_meta_data_free>
	if (!err && func) {
   26eb6:	b92f      	cbnz	r7, 26ec4 <att_tx_complete+0x38>
}
   26eb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			func(conn, ud);
   26ebc:	4649      	mov	r1, r9
   26ebe:	4630      	mov	r0, r6
   26ec0:	47b8      	blx	r7
		for (uint16_t i = 0; i < attr_count; i++) {
   26ec2:	3401      	adds	r4, #1
   26ec4:	b2a3      	uxth	r3, r4
   26ec6:	4543      	cmp	r3, r8
   26ec8:	d3f8      	bcc.n	26ebc <att_tx_complete+0x30>
   26eca:	e7f5      	b.n	26eb8 <att_tx_complete+0x2c>

00026ecc <att_req_sent>:
{
   26ecc:	b510      	push	{r4, lr}
   26ece:	460c      	mov	r4, r1
	if (!err) {
   26ed0:	b90a      	cbnz	r2, 26ed6 <att_req_sent+0xa>
		att_sent(conn, user_data);
   26ed2:	f7ff ffd4 	bl	26e7e <att_sent>
	struct bt_att_chan *chan = data->att_chan;
   26ed6:	6820      	ldr	r0, [r4, #0]
	if (chan->req) {
   26ed8:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
   26edc:	b12b      	cbz	r3, 26eea <att_req_sent+0x1e>
		k_work_reschedule(&chan->timeout_work, BT_ATT_TIMEOUT);
   26ede:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   26ee2:	2300      	movs	r3, #0
   26ee4:	30c0      	adds	r0, #192	; 0xc0
   26ee6:	f7f9 fd37 	bl	20958 <k_work_reschedule>
	tx_meta_data_free(user_data);
   26eea:	4620      	mov	r0, r4
}
   26eec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(user_data);
   26ef0:	f7ed bfd0 	b.w	14e94 <tx_meta_data_free>

00026ef4 <att_cfm_sent>:
{
   26ef4:	b510      	push	{r4, lr}
   26ef6:	460c      	mov	r4, r1
	if (!err) {
   26ef8:	b90a      	cbnz	r2, 26efe <att_cfm_sent+0xa>
		att_sent(conn, user_data);
   26efa:	f7ff ffc0 	bl	26e7e <att_sent>
   26efe:	6823      	ldr	r3, [r4, #0]
   26f00:	3398      	adds	r3, #152	; 0x98
   26f02:	e8d3 1fef 	ldaex	r1, [r3]
   26f06:	f021 0102 	bic.w	r1, r1, #2
   26f0a:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26f0e:	2a00      	cmp	r2, #0
   26f10:	d1f7      	bne.n	26f02 <att_cfm_sent+0xe>
	tx_meta_data_free(data);
   26f12:	4620      	mov	r0, r4
}
   26f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(data);
   26f18:	f7ed bfbc 	b.w	14e94 <tx_meta_data_free>

00026f1c <att_rsp_sent>:
{
   26f1c:	b510      	push	{r4, lr}
   26f1e:	460c      	mov	r4, r1
	if (!err) {
   26f20:	b90a      	cbnz	r2, 26f26 <att_rsp_sent+0xa>
		att_sent(conn, user_data);
   26f22:	f7ff ffac 	bl	26e7e <att_sent>
   26f26:	6823      	ldr	r3, [r4, #0]
   26f28:	3398      	adds	r3, #152	; 0x98
   26f2a:	e8d3 1fef 	ldaex	r1, [r3]
   26f2e:	f021 0101 	bic.w	r1, r1, #1
   26f32:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26f36:	2a00      	cmp	r2, #0
   26f38:	d1f7      	bne.n	26f2a <att_rsp_sent+0xe>
	tx_meta_data_free(data);
   26f3a:	4620      	mov	r0, r4
}
   26f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(data);
   26f40:	f7ed bfa8 	b.w	14e94 <tx_meta_data_free>

00026f44 <send_err_rsp.part.0>:
static void send_err_rsp(struct bt_att_chan *chan, uint8_t req, uint16_t handle,
   26f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   26f48:	4688      	mov	r8, r1
   26f4a:	4617      	mov	r7, r2
	buf = bt_att_chan_create_pdu(chan, BT_ATT_OP_ERROR_RSP, sizeof(*rsp));
   26f4c:	2101      	movs	r1, #1
   26f4e:	2204      	movs	r2, #4
static void send_err_rsp(struct bt_att_chan *chan, uint8_t req, uint16_t handle,
   26f50:	4605      	mov	r5, r0
   26f52:	461e      	mov	r6, r3
	buf = bt_att_chan_create_pdu(chan, BT_ATT_OP_ERROR_RSP, sizeof(*rsp));
   26f54:	f7ee faa0 	bl	15498 <bt_att_chan_create_pdu>
	if (!buf) {
   26f58:	4604      	mov	r4, r0
   26f5a:	b170      	cbz	r0, 26f7a <send_err_rsp.part.0+0x36>
   26f5c:	2104      	movs	r1, #4
   26f5e:	300c      	adds	r0, #12
   26f60:	f7f2 fb1e 	bl	195a0 <net_buf_simple_add>
	rsp->request = req;
   26f64:	f880 8000 	strb.w	r8, [r0]
	rsp->handle = sys_cpu_to_le16(handle);
   26f68:	f8a0 7001 	strh.w	r7, [r0, #1]
	rsp->error = err;
   26f6c:	70c6      	strb	r6, [r0, #3]
	bt_att_chan_send_rsp(chan, buf);
   26f6e:	4621      	mov	r1, r4
   26f70:	4628      	mov	r0, r5
}
   26f72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	bt_att_chan_send_rsp(chan, buf);
   26f76:	f7ff bdcd 	b.w	26b14 <bt_att_chan_send_rsp>
}
   26f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00026f7e <att_write_req>:
{
   26f7e:	b537      	push	{r0, r1, r2, r4, r5, lr}
   26f80:	460c      	mov	r4, r1
   26f82:	4605      	mov	r5, r0
	return net_buf_simple_pull_le16(&buf->b);
   26f84:	f101 000c 	add.w	r0, r1, #12
   26f88:	f000 fe87 	bl	27c9a <net_buf_simple_pull_le16>
	return att_write_rsp(chan, BT_ATT_OP_WRITE_REQ, BT_ATT_OP_WRITE_RSP,
   26f8c:	8a22      	ldrh	r2, [r4, #16]
   26f8e:	4603      	mov	r3, r0
   26f90:	9201      	str	r2, [sp, #4]
   26f92:	68e2      	ldr	r2, [r4, #12]
   26f94:	2112      	movs	r1, #18
   26f96:	9200      	str	r2, [sp, #0]
   26f98:	4628      	mov	r0, r5
   26f9a:	2213      	movs	r2, #19
   26f9c:	f7ee fb74 	bl	15688 <att_write_rsp.constprop.0>
}
   26fa0:	b003      	add	sp, #12
   26fa2:	bd30      	pop	{r4, r5, pc}

00026fa4 <att_write_cmd>:
{
   26fa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
   26fa6:	460c      	mov	r4, r1
   26fa8:	4605      	mov	r5, r0
   26faa:	f101 000c 	add.w	r0, r1, #12
   26fae:	f000 fe74 	bl	27c9a <net_buf_simple_pull_le16>
	return att_write_rsp(chan, 0, 0, handle, 0, buf->data, buf->len);
   26fb2:	8a22      	ldrh	r2, [r4, #16]
   26fb4:	4603      	mov	r3, r0
   26fb6:	9201      	str	r2, [sp, #4]
   26fb8:	68e2      	ldr	r2, [r4, #12]
   26fba:	4628      	mov	r0, r5
   26fbc:	9200      	str	r2, [sp, #0]
   26fbe:	2200      	movs	r2, #0
   26fc0:	4611      	mov	r1, r2
   26fc2:	f7ee fb61 	bl	15688 <att_write_rsp.constprop.0>
}
   26fc6:	b003      	add	sp, #12
   26fc8:	bd30      	pop	{r4, r5, pc}

00026fca <att_read_blob_req>:
{
   26fca:	b507      	push	{r0, r1, r2, lr}
	req = (void *)buf->data;
   26fcc:	68ca      	ldr	r2, [r1, #12]
	return att_read_rsp(chan, BT_ATT_OP_READ_BLOB_REQ,
   26fce:	210c      	movs	r1, #12
   26fd0:	8813      	ldrh	r3, [r2, #0]
   26fd2:	8852      	ldrh	r2, [r2, #2]
   26fd4:	9200      	str	r2, [sp, #0]
   26fd6:	220d      	movs	r2, #13
   26fd8:	f7ee fd18 	bl	15a0c <att_read_rsp>
}
   26fdc:	b003      	add	sp, #12
   26fde:	f85d fb04 	ldr.w	pc, [sp], #4

00026fe2 <att_read_req>:
{
   26fe2:	b507      	push	{r0, r1, r2, lr}
	return att_read_rsp(chan, BT_ATT_OP_READ_REQ, BT_ATT_OP_READ_RSP,
   26fe4:	2200      	movs	r2, #0
	handle = sys_le16_to_cpu(req->handle);
   26fe6:	68cb      	ldr	r3, [r1, #12]
	return att_read_rsp(chan, BT_ATT_OP_READ_REQ, BT_ATT_OP_READ_RSP,
   26fe8:	210a      	movs	r1, #10
   26fea:	881b      	ldrh	r3, [r3, #0]
   26fec:	9200      	str	r2, [sp, #0]
   26fee:	220b      	movs	r2, #11
   26ff0:	f7ee fd0c 	bl	15a0c <att_read_rsp>
}
   26ff4:	b003      	add	sp, #12
   26ff6:	f85d fb04 	ldr.w	pc, [sp], #4

00026ffa <att_mtu_req>:
{
   26ffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26ffc:	4605      	mov	r5, r0
	struct bt_conn *conn = chan->att->conn;
   26ffe:	f850 2b98 	ldr.w	r2, [r0], #152
{
   27002:	460b      	mov	r3, r1
	if (atomic_test_bit(chan->flags, ATT_ENHANCED)) {
   27004:	2103      	movs	r1, #3
	struct bt_conn *conn = chan->att->conn;
   27006:	6817      	ldr	r7, [r2, #0]
	if (atomic_test_bit(chan->flags, ATT_ENHANCED)) {
   27008:	f7ff fc6d 	bl	268e6 <atomic_test_bit>
   2700c:	4604      	mov	r4, r0
   2700e:	b9f0      	cbnz	r0, 2704e <att_mtu_req+0x54>
	mtu_client = sys_le16_to_cpu(req->mtu);
   27010:	68db      	ldr	r3, [r3, #12]
   27012:	881e      	ldrh	r6, [r3, #0]
	if (mtu_client < BT_ATT_DEFAULT_LE_MTU) {
   27014:	2e16      	cmp	r6, #22
   27016:	d91c      	bls.n	27052 <att_mtu_req+0x58>
	pdu = bt_att_create_pdu(conn, BT_ATT_OP_MTU_RSP, sizeof(*rsp));
   27018:	4638      	mov	r0, r7
   2701a:	2202      	movs	r2, #2
   2701c:	f7ee fb98 	bl	15750 <bt_att_create_pdu>
	if (!pdu) {
   27020:	4607      	mov	r7, r0
   27022:	b1c0      	cbz	r0, 27056 <att_mtu_req+0x5c>
	return net_buf_simple_add(&buf->b, len);
   27024:	2102      	movs	r1, #2
   27026:	300c      	adds	r0, #12
   27028:	f7f2 faba 	bl	195a0 <net_buf_simple_add>
	rsp->mtu = sys_cpu_to_le16(mtu_server);
   2702c:	2341      	movs	r3, #65	; 0x41
	bt_att_chan_send_rsp(chan, pdu);
   2702e:	4639      	mov	r1, r7
	rsp->mtu = sys_cpu_to_le16(mtu_server);
   27030:	7003      	strb	r3, [r0, #0]
   27032:	7044      	strb	r4, [r0, #1]
	bt_att_chan_send_rsp(chan, pdu);
   27034:	4628      	mov	r0, r5
   27036:	f7ff fd6d 	bl	26b14 <bt_att_chan_send_rsp>
	chan->chan.rx.mtu = MIN(mtu_client, mtu_server);
   2703a:	2e41      	cmp	r6, #65	; 0x41
   2703c:	bf28      	it	cs
   2703e:	2641      	movcs	r6, #65	; 0x41
	att_chan_mtu_updated(chan);
   27040:	4628      	mov	r0, r5
	chan->chan.rx.mtu = MIN(mtu_client, mtu_server);
   27042:	836e      	strh	r6, [r5, #26]
	chan->chan.tx.mtu = chan->chan.rx.mtu;
   27044:	856e      	strh	r6, [r5, #42]	; 0x2a
	att_chan_mtu_updated(chan);
   27046:	f7ff fc90 	bl	2696a <att_chan_mtu_updated>
	return 0;
   2704a:	4620      	mov	r0, r4
}
   2704c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return BT_ATT_ERR_NOT_SUPPORTED;
   2704e:	2006      	movs	r0, #6
   27050:	e7fc      	b.n	2704c <att_mtu_req+0x52>
		return BT_ATT_ERR_INVALID_PDU;
   27052:	2004      	movs	r0, #4
   27054:	e7fa      	b.n	2704c <att_mtu_req+0x52>
		return BT_ATT_ERR_UNLIKELY;
   27056:	200e      	movs	r0, #14
   27058:	e7f8      	b.n	2704c <att_mtu_req+0x52>

0002705a <att_confirm>:
	return att_handle_rsp(chan, buf->data, buf->len, 0);
   2705a:	8a0a      	ldrh	r2, [r1, #16]
   2705c:	2300      	movs	r3, #0
   2705e:	68c9      	ldr	r1, [r1, #12]
   27060:	f7ee be7e 	b.w	15d60 <att_handle_rsp>

00027064 <bt_att_encrypt_change>:
{
   27064:	b570      	push	{r4, r5, r6, lr}
	struct bt_att_chan *att_chan = ATT_CHAN(chan);
   27066:	4606      	mov	r6, r0
	if (!att_chan->att) {
   27068:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
   2706c:	4604      	mov	r4, r0
	struct bt_conn *conn = le_chan->chan.conn;
   2706e:	f856 5904 	ldr.w	r5, [r6], #-4
	if (!att_chan->att) {
   27072:	2b00      	cmp	r3, #0
   27074:	d038      	beq.n	270e8 <bt_att_encrypt_change+0x84>
	if (hci_status) {
   27076:	b141      	cbz	r1, 2708a <bt_att_encrypt_change+0x26>
		if (att_chan->req && att_chan->req->retrying) {
   27078:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
   2707c:	2b00      	cmp	r3, #0
   2707e:	d033      	beq.n	270e8 <bt_att_encrypt_change+0x84>
   27080:	7c1b      	ldrb	r3, [r3, #16]
   27082:	07da      	lsls	r2, r3, #31
   27084:	d530      	bpl.n	270e8 <bt_att_encrypt_change+0x84>
		return BT_ATT_ERR_AUTHENTICATION;
   27086:	2305      	movs	r3, #5
   27088:	e021      	b.n	270ce <bt_att_encrypt_change+0x6a>
	bt_gatt_encrypt_change(conn);
   2708a:	4628      	mov	r0, r5
   2708c:	f7f0 f828 	bl	170e0 <bt_gatt_encrypt_change>
	if (conn->sec_level == BT_SECURITY_L1) {
   27090:	7a6b      	ldrb	r3, [r5, #9]
   27092:	2b01      	cmp	r3, #1
   27094:	d028      	beq.n	270e8 <bt_att_encrypt_change+0x84>
	if (!(att_chan->req && att_chan->req->retrying)) {
   27096:	f8d4 5098 	ldr.w	r5, [r4, #152]	; 0x98
   2709a:	b32d      	cbz	r5, 270e8 <bt_att_encrypt_change+0x84>
   2709c:	7c2b      	ldrb	r3, [r5, #16]
   2709e:	07db      	lsls	r3, r3, #31
   270a0:	d522      	bpl.n	270e8 <bt_att_encrypt_change+0x84>
	if (!req->encode) {
   270a2:	68eb      	ldr	r3, [r5, #12]
   270a4:	2b00      	cmp	r3, #0
   270a6:	d0ee      	beq.n	27086 <bt_att_encrypt_change+0x22>
	buf = bt_att_chan_create_pdu(att_chan, req->att_op, req->len);
   270a8:	4630      	mov	r0, r6
   270aa:	696a      	ldr	r2, [r5, #20]
   270ac:	7c69      	ldrb	r1, [r5, #17]
   270ae:	f7ee f9f3 	bl	15498 <bt_att_chan_create_pdu>
	if (!buf) {
   270b2:	4604      	mov	r4, r0
   270b4:	b150      	cbz	r0, 270cc <bt_att_encrypt_change+0x68>
	if (req->encode(buf, req->len, req->user_data)) {
   270b6:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
   270ba:	68eb      	ldr	r3, [r5, #12]
   270bc:	4798      	blx	r3
   270be:	b168      	cbz	r0, 270dc <bt_att_encrypt_change+0x78>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   270c0:	69a0      	ldr	r0, [r4, #24]
   270c2:	f7ed fee7 	bl	14e94 <tx_meta_data_free>
		net_buf_unref(buf);
   270c6:	4620      	mov	r0, r4
   270c8:	f7f2 f948 	bl	1935c <net_buf_unref>
		return BT_ATT_ERR_UNLIKELY;
   270cc:	230e      	movs	r3, #14
		att_handle_rsp(att_chan, NULL, 0, err);
   270ce:	2200      	movs	r2, #0
   270d0:	4630      	mov	r0, r6
}
   270d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		att_handle_rsp(att_chan, NULL, 0, err);
   270d6:	4611      	mov	r1, r2
   270d8:	f7ee be42 	b.w	15d60 <att_handle_rsp>
	if (chan_send(att_chan, buf)) {
   270dc:	4621      	mov	r1, r4
   270de:	4630      	mov	r0, r6
   270e0:	f7ed ffa4 	bl	1502c <chan_send>
   270e4:	2800      	cmp	r0, #0
   270e6:	d1eb      	bne.n	270c0 <bt_att_encrypt_change+0x5c>
}
   270e8:	bd70      	pop	{r4, r5, r6, pc}

000270ea <bt_att_fixed_chan_only>:
#if defined(CONFIG_BT_EATT)
	return bt_eatt_count(conn) == 0;
#else
	return true;
#endif /* CONFIG_BT_EATT */
}
   270ea:	2001      	movs	r0, #1
   270ec:	4770      	bx	lr

000270ee <bt_att_clear_out_of_sync_sent>:

void bt_att_clear_out_of_sync_sent(struct bt_conn *conn)
{
   270ee:	b508      	push	{r3, lr}
	struct bt_att *att = att_get(conn);
   270f0:	f7ee f852 	bl	15198 <att_get>
	struct bt_att_chan *chan;

	if (!att) {
   270f4:	b178      	cbz	r0, 27116 <bt_att_clear_out_of_sync_sent+0x28>
	return list->head;
   270f6:	6a83      	ldr	r3, [r0, #40]	; 0x28
		return;
	}

	SYS_SLIST_FOR_EACH_CONTAINER(&att->chans, chan, node) {
   270f8:	b16b      	cbz	r3, 27116 <bt_att_clear_out_of_sync_sent+0x28>
   270fa:	3bf0      	subs	r3, #240	; 0xf0
   270fc:	f103 0298 	add.w	r2, r3, #152	; 0x98
   27100:	e8d2 0fef 	ldaex	r0, [r2]
   27104:	f020 0020 	bic.w	r0, r0, #32
   27108:	e8c2 0fe1 	stlex	r1, r0, [r2]
   2710c:	2900      	cmp	r1, #0
   2710e:	d1f7      	bne.n	27100 <bt_att_clear_out_of_sync_sent+0x12>
	return node->next;
   27110:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   27114:	e7f0      	b.n	270f8 <bt_att_clear_out_of_sync_sent+0xa>
		atomic_clear_bit(chan->flags, ATT_OUT_OF_SYNC_SENT);
	}
}
   27116:	bd08      	pop	{r3, pc}

00027118 <bt_att_out_of_sync_sent_on_fixed>:

bool bt_att_out_of_sync_sent_on_fixed(struct bt_conn *conn)
{
   27118:	b508      	push	{r3, lr}
	struct bt_l2cap_chan *l2cap_chan;
	struct bt_att_chan *att_chan;

	l2cap_chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_ATT);
   2711a:	2104      	movs	r1, #4
   2711c:	f7ff fbb5 	bl	2688a <bt_l2cap_le_lookup_rx_cid>
	if (!l2cap_chan) {
   27120:	b128      	cbz	r0, 2712e <bt_att_out_of_sync_sent_on_fixed+0x16>
		return false;
	}

	att_chan = ATT_CHAN(l2cap_chan);
	return atomic_test_bit(att_chan->flags, ATT_OUT_OF_SYNC_SENT);
}
   27122:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return atomic_test_bit(att_chan->flags, ATT_OUT_OF_SYNC_SENT);
   27126:	2105      	movs	r1, #5
   27128:	3094      	adds	r0, #148	; 0x94
   2712a:	f7ff bbdc 	b.w	268e6 <atomic_test_bit>
}
   2712e:	bd08      	pop	{r3, pc}

00027130 <bt_att_set_tx_meta_data>:

void bt_att_set_tx_meta_data(struct net_buf *buf, bt_gatt_complete_func_t func, void *user_data,
			     enum bt_att_chan_opt chan_opt)
{
	struct bt_att_tx_meta_data *data = bt_att_tx_meta_data(buf);
   27130:	6980      	ldr	r0, [r0, #24]

	data->func = func;
	data->user_data = user_data;
   27132:	e9c0 1202 	strd	r1, r2, [r0, #8]
	data->attr_count = 1;
   27136:	2201      	movs	r2, #1
	data->chan_opt = chan_opt;
   27138:	7403      	strb	r3, [r0, #16]
	data->attr_count = 1;
   2713a:	8082      	strh	r2, [r0, #4]
}
   2713c:	4770      	bx	lr

0002713e <find_next>:
	*next = (struct bt_gatt_attr *)attr;
   2713e:	6010      	str	r0, [r2, #0]
}
   27140:	2000      	movs	r0, #0
   27142:	4770      	bx	lr

00027144 <gatt_ccc_changed>:
{
   27144:	460b      	mov	r3, r1
   27146:	8909      	ldrh	r1, [r1, #8]
   27148:	8a5a      	ldrh	r2, [r3, #18]
   2714a:	4291      	cmp	r1, r2
   2714c:	bf38      	it	cc
   2714e:	4611      	movcc	r1, r2
	if (value != ccc->value) {
   27150:	8a9a      	ldrh	r2, [r3, #20]
   27152:	428a      	cmp	r2, r1
   27154:	d003      	beq.n	2715e <gatt_ccc_changed+0x1a>
		ccc->value = value;
   27156:	8299      	strh	r1, [r3, #20]
		if (ccc->cfg_changed) {
   27158:	699b      	ldr	r3, [r3, #24]
   2715a:	b103      	cbz	r3, 2715e <gatt_ccc_changed+0x1a>
			ccc->cfg_changed(attr, value);
   2715c:	4718      	bx	r3
}
   2715e:	4770      	bx	lr

00027160 <gatt_indicate_rsp>:
{
   27160:	b510      	push	{r4, lr}
   27162:	9c02      	ldr	r4, [sp, #8]
   27164:	460a      	mov	r2, r1
	if (params->func) {
   27166:	68a3      	ldr	r3, [r4, #8]
   27168:	b10b      	cbz	r3, 2716e <gatt_indicate_rsp+0xe>
		params->func(conn, params, err);
   2716a:	4621      	mov	r1, r4
   2716c:	4798      	blx	r3
	params->_ref--;
   2716e:	7da3      	ldrb	r3, [r4, #22]
	if (params->destroy && (params->_ref == 0)) {
   27170:	68e2      	ldr	r2, [r4, #12]
	params->_ref--;
   27172:	3b01      	subs	r3, #1
   27174:	b2db      	uxtb	r3, r3
   27176:	75a3      	strb	r3, [r4, #22]
	if (params->destroy && (params->_ref == 0)) {
   27178:	b122      	cbz	r2, 27184 <gatt_indicate_rsp+0x24>
   2717a:	b91b      	cbnz	r3, 27184 <gatt_indicate_rsp+0x24>
		params->destroy(params);
   2717c:	4620      	mov	r0, r4
}
   2717e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		params->destroy(params);
   27182:	4710      	bx	r2
}
   27184:	bd10      	pop	{r4, pc}

00027186 <match_uuid>:
	data->attr = attr;
   27186:	6010      	str	r0, [r2, #0]
	data->handle = handle;
   27188:	8091      	strh	r1, [r2, #4]
}
   2718a:	2000      	movs	r0, #0
   2718c:	4770      	bx	lr

0002718e <gen_hash_m>:
{
   2718e:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (attr->uuid->type != BT_UUID_TYPE_16)
   27190:	6807      	ldr	r7, [r0, #0]
{
   27192:	4606      	mov	r6, r0
	if (attr->uuid->type != BT_UUID_TYPE_16)
   27194:	783d      	ldrb	r5, [r7, #0]
{
   27196:	4614      	mov	r4, r2
   27198:	b089      	sub	sp, #36	; 0x24
	if (attr->uuid->type != BT_UUID_TYPE_16)
   2719a:	b9dd      	cbnz	r5, 271d4 <gen_hash_m+0x46>
	switch (u16->val) {
   2719c:	887b      	ldrh	r3, [r7, #2]
   2719e:	f5b3 5f24 	cmp.w	r3, #10496	; 0x2900
   271a2:	d004      	beq.n	271ae <gen_hash_m+0x20>
   271a4:	d810      	bhi.n	271c8 <gen_hash_m+0x3a>
   271a6:	f5a3 5320 	sub.w	r3, r3, #10240	; 0x2800
   271aa:	2b03      	cmp	r3, #3
   271ac:	d812      	bhi.n	271d4 <gen_hash_m+0x46>
		value = sys_cpu_to_le16(handle);
   271ae:	f8ad 100a 	strh.w	r1, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   271b2:	2202      	movs	r2, #2
   271b4:	4620      	mov	r0, r4
   271b6:	f10d 010a 	add.w	r1, sp, #10
   271ba:	f7fe fb02 	bl	257c2 <tc_cmac_update>
   271be:	b968      	cbnz	r0, 271dc <gen_hash_m+0x4e>
			return BT_GATT_ITER_STOP;
   271c0:	f06f 0215 	mvn.w	r2, #21
			state->err = -EINVAL;
   271c4:	65a2      	str	r2, [r4, #88]	; 0x58
   271c6:	e006      	b.n	271d6 <gen_hash_m+0x48>
	switch (u16->val) {
   271c8:	f503 4356 	add.w	r3, r3, #54784	; 0xd600
   271cc:	33ff      	adds	r3, #255	; 0xff
   271ce:	b29b      	uxth	r3, r3
   271d0:	2b04      	cmp	r3, #4
   271d2:	d91e      	bls.n	27212 <gen_hash_m+0x84>
			return BT_GATT_ITER_STOP;
   271d4:	2501      	movs	r5, #1
}
   271d6:	4628      	mov	r0, r5
   271d8:	b009      	add	sp, #36	; 0x24
   271da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		value = sys_cpu_to_le16(u16->val);
   271dc:	887b      	ldrh	r3, [r7, #2]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   271de:	2202      	movs	r2, #2
   271e0:	4620      	mov	r0, r4
   271e2:	f10d 010a 	add.w	r1, sp, #10
		value = sys_cpu_to_le16(u16->val);
   271e6:	f8ad 300a 	strh.w	r3, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   271ea:	f7fe faea 	bl	257c2 <tc_cmac_update>
   271ee:	2800      	cmp	r0, #0
   271f0:	d0e6      	beq.n	271c0 <gen_hash_m+0x32>
		len = attr->read(NULL, attr, data, sizeof(data), 0);
   271f2:	2000      	movs	r0, #0
   271f4:	9000      	str	r0, [sp, #0]
   271f6:	aa03      	add	r2, sp, #12
   271f8:	2313      	movs	r3, #19
   271fa:	4631      	mov	r1, r6
   271fc:	6877      	ldr	r7, [r6, #4]
   271fe:	47b8      	blx	r7
		if (len < 0) {
   27200:	1e02      	subs	r2, r0, #0
   27202:	dbdf      	blt.n	271c4 <gen_hash_m+0x36>
		if (tc_cmac_update(&state->state, data, len) ==
   27204:	a903      	add	r1, sp, #12
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   27206:	4620      	mov	r0, r4
   27208:	f7fe fadb 	bl	257c2 <tc_cmac_update>
   2720c:	2800      	cmp	r0, #0
   2720e:	d1e1      	bne.n	271d4 <gen_hash_m+0x46>
   27210:	e7d6      	b.n	271c0 <gen_hash_m+0x32>
		value = sys_cpu_to_le16(handle);
   27212:	f8ad 100a 	strh.w	r1, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   27216:	2202      	movs	r2, #2
   27218:	4620      	mov	r0, r4
   2721a:	f10d 010a 	add.w	r1, sp, #10
   2721e:	f7fe fad0 	bl	257c2 <tc_cmac_update>
   27222:	2800      	cmp	r0, #0
   27224:	d0cc      	beq.n	271c0 <gen_hash_m+0x32>
		value = sys_cpu_to_le16(u16->val);
   27226:	887b      	ldrh	r3, [r7, #2]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   27228:	2202      	movs	r2, #2
		value = sys_cpu_to_le16(u16->val);
   2722a:	f8ad 300a 	strh.w	r3, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   2722e:	f10d 010a 	add.w	r1, sp, #10
   27232:	e7e8      	b.n	27206 <gen_hash_m+0x78>

00027234 <bt_addr_le_eq>:
   27234:	2207      	movs	r2, #7
{
   27236:	b508      	push	{r3, lr}
	return memcmp(a, b, sizeof(*a));
   27238:	f002 faab 	bl	29792 <memcmp>
}
   2723c:	fab0 f080 	clz	r0, r0
   27240:	0940      	lsrs	r0, r0, #5
   27242:	bd08      	pop	{r3, pc}

00027244 <bt_addr_le_copy>:
   27244:	680b      	ldr	r3, [r1, #0]
   27246:	6003      	str	r3, [r0, #0]
   27248:	888b      	ldrh	r3, [r1, #4]
   2724a:	8083      	strh	r3, [r0, #4]
   2724c:	798b      	ldrb	r3, [r1, #6]
   2724e:	7183      	strb	r3, [r0, #6]
}
   27250:	4770      	bx	lr

00027252 <clear_sc_cfg>:
__ssp_bos_icheck3(memset, void *, int)
   27252:	2300      	movs	r3, #0
   27254:	6003      	str	r3, [r0, #0]
   27256:	6043      	str	r3, [r0, #4]
   27258:	6083      	str	r3, [r0, #8]
}
   2725a:	4770      	bx	lr

0002725c <bt_gatt_attr_read.constprop.0>:
ssize_t bt_gatt_attr_read(struct bt_conn *conn, const struct bt_gatt_attr *attr,
   2725c:	b538      	push	{r3, r4, r5, lr}
   2725e:	f8bd 4010 	ldrh.w	r4, [sp, #16]
   27262:	4615      	mov	r5, r2
	if (offset > value_len) {
   27264:	4294      	cmp	r4, r2
   27266:	d30a      	bcc.n	2727e <bt_gatt_attr_read.constprop.0+0x22>
	len = MIN(buf_len, value_len - offset);
   27268:	1aa4      	subs	r4, r4, r2
   2726a:	428c      	cmp	r4, r1
   2726c:	bfa8      	it	ge
   2726e:	460c      	movge	r4, r1
   27270:	b2a4      	uxth	r4, r4
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   27272:	4622      	mov	r2, r4
   27274:	1959      	adds	r1, r3, r5
   27276:	f002 fa9c 	bl	297b2 <memcpy>
}
   2727a:	4620      	mov	r0, r4
   2727c:	bd38      	pop	{r3, r4, r5, pc}
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   2727e:	f06f 0406 	mvn.w	r4, #6
   27282:	e7fa      	b.n	2727a <bt_gatt_attr_read.constprop.0+0x1e>

00027284 <bt_gatt_attr_read_ccc>:
{
   27284:	b530      	push	{r4, r5, lr}
   27286:	b085      	sub	sp, #20
	cfg = find_ccc_cfg(conn, ccc);
   27288:	68c9      	ldr	r1, [r1, #12]
{
   2728a:	4614      	mov	r4, r2
   2728c:	461d      	mov	r5, r3
	cfg = find_ccc_cfg(conn, ccc);
   2728e:	f7ee ff0d 	bl	160ac <find_ccc_cfg>
	if (cfg) {
   27292:	b100      	cbz	r0, 27296 <bt_gatt_attr_read_ccc+0x12>
		value = sys_cpu_to_le16(cfg->value);
   27294:	8900      	ldrh	r0, [r0, #8]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &value,
   27296:	2302      	movs	r3, #2
   27298:	f8ad 000e 	strh.w	r0, [sp, #14]
   2729c:	9300      	str	r3, [sp, #0]
   2729e:	4629      	mov	r1, r5
   272a0:	4620      	mov	r0, r4
   272a2:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   272a6:	f10d 030e 	add.w	r3, sp, #14
   272aa:	f7ff ffd7 	bl	2725c <bt_gatt_attr_read.constprop.0>
}
   272ae:	b005      	add	sp, #20
   272b0:	bd30      	pop	{r4, r5, pc}

000272b2 <bt_gatt_attr_read_service>:
{
   272b2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   272b4:	460c      	mov	r4, r1
   272b6:	4619      	mov	r1, r3
	struct bt_uuid *uuid = attr->user_data;
   272b8:	68e3      	ldr	r3, [r4, #12]
{
   272ba:	4610      	mov	r0, r2
	if (uuid->type == BT_UUID_TYPE_16) {
   272bc:	781c      	ldrb	r4, [r3, #0]
{
   272be:	f8bd 2018 	ldrh.w	r2, [sp, #24]
	if (uuid->type == BT_UUID_TYPE_16) {
   272c2:	b13c      	cbz	r4, 272d4 <bt_gatt_attr_read_service+0x22>
	return bt_gatt_attr_read(conn, attr, buf, len, offset,
   272c4:	2410      	movs	r4, #16
   272c6:	3301      	adds	r3, #1
   272c8:	9406      	str	r4, [sp, #24]
}
   272ca:	b004      	add	sp, #16
   272cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset,
   272d0:	f7ff bfc4 	b.w	2725c <bt_gatt_attr_read.constprop.0>
		uint16_t uuid16 = sys_cpu_to_le16(BT_UUID_16(uuid)->val);
   272d4:	885b      	ldrh	r3, [r3, #2]
   272d6:	f8ad 300e 	strh.w	r3, [sp, #14]
		return bt_gatt_attr_read(conn, attr, buf, len, offset,
   272da:	2302      	movs	r3, #2
   272dc:	9300      	str	r3, [sp, #0]
   272de:	f10d 030e 	add.w	r3, sp, #14
   272e2:	f7ff ffbb 	bl	2725c <bt_gatt_attr_read.constprop.0>
}
   272e6:	b004      	add	sp, #16
   272e8:	bd10      	pop	{r4, pc}

000272ea <cf_read>:
{
   272ea:	b530      	push	{r4, r5, lr}
   272ec:	461d      	mov	r5, r3
	uint8_t data[1] = {};
   272ee:	2300      	movs	r3, #0
{
   272f0:	b085      	sub	sp, #20
   272f2:	4614      	mov	r4, r2
	uint8_t data[1] = {};
   272f4:	f88d 300c 	strb.w	r3, [sp, #12]
	cfg = find_cf_cfg(conn);
   272f8:	f7ee fe88 	bl	1600c <find_cf_cfg>
	if (cfg) {
   272fc:	b110      	cbz	r0, 27304 <cf_read+0x1a>
		memcpy(data, cfg->data, sizeof(data));
   272fe:	7a03      	ldrb	r3, [r0, #8]
   27300:	f88d 300c 	strb.w	r3, [sp, #12]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, data,
   27304:	2301      	movs	r3, #1
   27306:	4629      	mov	r1, r5
   27308:	9300      	str	r3, [sp, #0]
   2730a:	4620      	mov	r0, r4
   2730c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   27310:	ab03      	add	r3, sp, #12
   27312:	f7ff ffa3 	bl	2725c <bt_gatt_attr_read.constprop.0>
}
   27316:	b005      	add	sp, #20
   27318:	bd30      	pop	{r4, r5, pc}

0002731a <read_name>:
{
   2731a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2731e:	4614      	mov	r4, r2
   27320:	461d      	mov	r5, r3
   27322:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	const char *name = bt_get_name();
   27326:	f7eb fae3 	bl	128f0 <bt_get_name>
   2732a:	4606      	mov	r6, r0
				 strlen(name));
   2732c:	f7e2 f818 	bl	9360 <strlen>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, name,
   27330:	b280      	uxth	r0, r0
   27332:	9006      	str	r0, [sp, #24]
   27334:	4633      	mov	r3, r6
   27336:	463a      	mov	r2, r7
   27338:	4629      	mov	r1, r5
   2733a:	4620      	mov	r0, r4
}
   2733c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset, name,
   27340:	f7ff bf8c 	b.w	2725c <bt_gatt_attr_read.constprop.0>

00027344 <read_appearance>:
{
   27344:	b530      	push	{r4, r5, lr}
   27346:	b085      	sub	sp, #20
   27348:	4614      	mov	r4, r2
   2734a:	461d      	mov	r5, r3
	uint16_t appearance = sys_cpu_to_le16(bt_get_appearance());
   2734c:	f7fe fef5 	bl	2613a <bt_get_appearance>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &appearance,
   27350:	2302      	movs	r3, #2
	uint16_t appearance = sys_cpu_to_le16(bt_get_appearance());
   27352:	f8ad 000e 	strh.w	r0, [sp, #14]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &appearance,
   27356:	9300      	str	r3, [sp, #0]
   27358:	4629      	mov	r1, r5
   2735a:	4620      	mov	r0, r4
   2735c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   27360:	f10d 030e 	add.w	r3, sp, #14
   27364:	f7ff ff7a 	bl	2725c <bt_gatt_attr_read.constprop.0>
}
   27368:	b005      	add	sp, #20
   2736a:	bd30      	pop	{r4, r5, pc}

0002736c <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   2736c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   2736e:	ab0b      	add	r3, sp, #44	; 0x2c
   27370:	9305      	str	r3, [sp, #20]
   27372:	9303      	str	r3, [sp, #12]
   27374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27376:	9302      	str	r3, [sp, #8]
   27378:	2300      	movs	r3, #0
   2737a:	4618      	mov	r0, r3
   2737c:	e9cd 3300 	strd	r3, r3, [sp]
   27380:	f7e6 ffe4 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   27384:	b007      	add	sp, #28
   27386:	f85d fb04 	ldr.w	pc, [sp], #4

0002738a <sc_clear>:
{
   2738a:	b538      	push	{r3, r4, r5, lr}
   2738c:	4604      	mov	r4, r0
	if (bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   2738e:	f100 0590 	add.w	r5, r0, #144	; 0x90
   27392:	4629      	mov	r1, r5
   27394:	7a00      	ldrb	r0, [r0, #8]
   27396:	f7fe fed3 	bl	26140 <bt_addr_le_is_bonded>
	cfg = find_sc_cfg(id, (bt_addr_le_t *)addr);
   2739a:	4629      	mov	r1, r5
		cfg = find_sc_cfg(conn->id, &conn->le.dst);
   2739c:	7a20      	ldrb	r0, [r4, #8]
   2739e:	f7ee fe63 	bl	16068 <find_sc_cfg>
		if (cfg) {
   273a2:	b118      	cbz	r0, 273ac <sc_clear+0x22>
}
   273a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			clear_sc_cfg(cfg);
   273a8:	f7ff bf53 	b.w	27252 <clear_sc_cfg>
}
   273ac:	bd38      	pop	{r3, r4, r5, pc}

000273ae <sc_ccc_cfg_write>:
	if (value == BT_GATT_CCC_INDICATE) {
   273ae:	2a02      	cmp	r2, #2
{
   273b0:	b510      	push	{r4, lr}
	if (value == BT_GATT_CCC_INDICATE) {
   273b2:	d108      	bne.n	273c6 <sc_ccc_cfg_write+0x18>
		sc_save(conn->id, &conn->le.dst, 0, 0);
   273b4:	2300      	movs	r3, #0
   273b6:	f100 0190 	add.w	r1, r0, #144	; 0x90
   273ba:	461a      	mov	r2, r3
   273bc:	7a00      	ldrb	r0, [r0, #8]
   273be:	f7ee ff25 	bl	1620c <sc_save>
}
   273c2:	2002      	movs	r0, #2
   273c4:	bd10      	pop	{r4, pc}
		sc_clear(conn);
   273c6:	f7ff ffe0 	bl	2738a <sc_clear>
   273ca:	e7fa      	b.n	273c2 <sc_ccc_cfg_write+0x14>

000273cc <atomic_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   273cc:	2301      	movs	r3, #1
   273ce:	408b      	lsls	r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   273d0:	e8d0 2fef 	ldaex	r2, [r0]
   273d4:	431a      	orrs	r2, r3
   273d6:	e8c0 2fe1 	stlex	r1, r2, [r0]
   273da:	2900      	cmp	r1, #0
   273dc:	d1f8      	bne.n	273d0 <atomic_set_bit+0x4>
}
   273de:	4770      	bx	lr

000273e0 <sc_restore_rsp>:
{
   273e0:	b538      	push	{r3, r4, r5, lr}
   273e2:	4604      	mov	r4, r0
   273e4:	4615      	mov	r5, r2
	if (bt_att_fixed_chan_only(conn)) {
   273e6:	f7ff fe80 	bl	270ea <bt_att_fixed_chan_only>
   273ea:	b150      	cbz	r0, 27402 <sc_restore_rsp+0x22>
		cfg = find_cf_cfg(conn);
   273ec:	4620      	mov	r0, r4
   273ee:	f7ee fe0d 	bl	1600c <find_cf_cfg>
		if (cfg && CF_ROBUST_CACHING(cfg)) {
   273f2:	b130      	cbz	r0, 27402 <sc_restore_rsp+0x22>
   273f4:	7a03      	ldrb	r3, [r0, #8]
   273f6:	07db      	lsls	r3, r3, #31
   273f8:	d503      	bpl.n	27402 <sc_restore_rsp+0x22>
			atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   273fa:	2100      	movs	r1, #0
   273fc:	300c      	adds	r0, #12
   273fe:	f7ff ffe5 	bl	273cc <atomic_set_bit>
	if (!err && IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED)) {
   27402:	b935      	cbnz	r5, 27412 <sc_restore_rsp+0x32>
		struct gatt_sc_cfg *sc_cfg = find_sc_cfg(conn->id, &conn->le.dst);
   27404:	7a20      	ldrb	r0, [r4, #8]
   27406:	f104 0190 	add.w	r1, r4, #144	; 0x90
   2740a:	f7ee fe2d 	bl	16068 <find_sc_cfg>
		if (sc_cfg) {
   2740e:	b100      	cbz	r0, 27412 <sc_restore_rsp+0x32>
__ssp_bos_icheck3(memset, void *, int)
   27410:	6085      	str	r5, [r0, #8]
}
   27412:	bd38      	pop	{r3, r4, r5, pc}

00027414 <bt_gatt_attr_value_handle>:
{
   27414:	b513      	push	{r0, r1, r4, lr}
	if (attr != NULL && bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) == 0) {
   27416:	4604      	mov	r4, r0
   27418:	b910      	cbnz	r0, 27420 <bt_gatt_attr_value_handle+0xc>
	uint16_t handle = 0;
   2741a:	2000      	movs	r0, #0
}
   2741c:	b002      	add	sp, #8
   2741e:	bd10      	pop	{r4, pc}
	if (attr != NULL && bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) == 0) {
   27420:	2300      	movs	r3, #0
   27422:	f88d 3004 	strb.w	r3, [sp, #4]
   27426:	f642 0303 	movw	r3, #10243	; 0x2803
   2742a:	6800      	ldr	r0, [r0, #0]
   2742c:	a901      	add	r1, sp, #4
   2742e:	f8ad 3006 	strh.w	r3, [sp, #6]
   27432:	f7fe fd38 	bl	25ea6 <bt_uuid_cmp>
   27436:	2800      	cmp	r0, #0
   27438:	d1ef      	bne.n	2741a <bt_gatt_attr_value_handle+0x6>
		handle = chrc->value_handle;
   2743a:	68e3      	ldr	r3, [r4, #12]
   2743c:	8898      	ldrh	r0, [r3, #4]
		if (handle == 0) {
   2743e:	2800      	cmp	r0, #0
   27440:	d1ec      	bne.n	2741c <bt_gatt_attr_value_handle+0x8>
			handle = bt_gatt_attr_get_handle(attr) + 1U;
   27442:	4620      	mov	r0, r4
   27444:	f7ef f852 	bl	164ec <bt_gatt_attr_get_handle>
   27448:	3001      	adds	r0, #1
   2744a:	b280      	uxth	r0, r0
	return handle;
   2744c:	e7e6      	b.n	2741c <bt_gatt_attr_value_handle+0x8>

0002744e <bt_gatt_attr_read_chrc>:
{
   2744e:	b570      	push	{r4, r5, r6, lr}
	struct bt_gatt_chrc *chrc = attr->user_data;
   27450:	68cc      	ldr	r4, [r1, #12]
{
   27452:	461e      	mov	r6, r3
	pdu.properties = chrc->properties;
   27454:	79a3      	ldrb	r3, [r4, #6]
{
   27456:	b088      	sub	sp, #32
   27458:	4608      	mov	r0, r1
	pdu.properties = chrc->properties;
   2745a:	f88d 300c 	strb.w	r3, [sp, #12]
{
   2745e:	4615      	mov	r5, r2
	pdu.value_handle = sys_cpu_to_le16(bt_gatt_attr_value_handle(attr));
   27460:	f7ff ffd8 	bl	27414 <bt_gatt_attr_value_handle>
   27464:	f8ad 000d 	strh.w	r0, [sp, #13]
	if (chrc->uuid->type == BT_UUID_TYPE_16) {
   27468:	6824      	ldr	r4, [r4, #0]
   2746a:	7823      	ldrb	r3, [r4, #0]
   2746c:	b96b      	cbnz	r3, 2748a <bt_gatt_attr_read_chrc+0x3c>
		pdu.uuid16 = sys_cpu_to_le16(BT_UUID_16(chrc->uuid)->val);
   2746e:	8863      	ldrh	r3, [r4, #2]
   27470:	f8ad 300f 	strh.w	r3, [sp, #15]
		value_len += 2U;
   27474:	2305      	movs	r3, #5
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &pdu, value_len);
   27476:	9300      	str	r3, [sp, #0]
   27478:	4631      	mov	r1, r6
   2747a:	4628      	mov	r0, r5
   2747c:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
   27480:	ab03      	add	r3, sp, #12
   27482:	f7ff feeb 	bl	2725c <bt_gatt_attr_read.constprop.0>
}
   27486:	b008      	add	sp, #32
   27488:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(pdu.uuid, BT_UUID_128(chrc->uuid)->val, 16);
   2748a:	1c63      	adds	r3, r4, #1
   2748c:	f10d 020f 	add.w	r2, sp, #15
   27490:	3411      	adds	r4, #17
   27492:	f853 1b04 	ldr.w	r1, [r3], #4
   27496:	42a3      	cmp	r3, r4
   27498:	f842 1b04 	str.w	r1, [r2], #4
   2749c:	d1f9      	bne.n	27492 <bt_gatt_attr_read_chrc+0x44>
		value_len += 16U;
   2749e:	2313      	movs	r3, #19
   274a0:	e7e9      	b.n	27476 <bt_gatt_attr_read_chrc+0x28>

000274a2 <bt_gatt_foreach_attr>:
{
   274a2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	bt_gatt_foreach_attr_type(start_handle, end_handle, NULL, NULL, 0, func,
   274a4:	e9cd 2301 	strd	r2, r3, [sp, #4]
   274a8:	2300      	movs	r3, #0
   274aa:	461a      	mov	r2, r3
   274ac:	9300      	str	r3, [sp, #0]
   274ae:	f7ef f865 	bl	1657c <bt_gatt_foreach_attr_type>
}
   274b2:	b005      	add	sp, #20
   274b4:	f85d fb04 	ldr.w	pc, [sp], #4

000274b8 <db_hash_process>:
	db_hash_gen(true);
   274b8:	f7ef b8d0 	b.w	1665c <db_hash_gen.constprop.0>

000274bc <bt_gatt_check_perm>:
{
   274bc:	b538      	push	{r3, r4, r5, lr}
	if ((mask & BT_GATT_PERM_READ) &&
   274be:	07d4      	lsls	r4, r2, #31
{
   274c0:	4605      	mov	r5, r0
	    (!(attr->perm & BT_GATT_PERM_READ_MASK) || !attr->read)) {
   274c2:	8a4b      	ldrh	r3, [r1, #18]
	if ((mask & BT_GATT_PERM_READ) &&
   274c4:	d504      	bpl.n	274d0 <bt_gatt_check_perm+0x14>
   274c6:	f013 0f95 	tst.w	r3, #149	; 0x95
   274ca:	d027      	beq.n	2751c <bt_gatt_check_perm+0x60>
	    (!(attr->perm & BT_GATT_PERM_READ_MASK) || !attr->read)) {
   274cc:	6848      	ldr	r0, [r1, #4]
   274ce:	b328      	cbz	r0, 2751c <bt_gatt_check_perm+0x60>
	if ((mask & BT_GATT_PERM_WRITE) &&
   274d0:	0790      	lsls	r0, r2, #30
   274d2:	d504      	bpl.n	274de <bt_gatt_check_perm+0x22>
   274d4:	f413 7f95 	tst.w	r3, #298	; 0x12a
   274d8:	d022      	beq.n	27520 <bt_gatt_check_perm+0x64>
	    (!(attr->perm & BT_GATT_PERM_WRITE_MASK) || !attr->write)) {
   274da:	6889      	ldr	r1, [r1, #8]
   274dc:	b301      	cbz	r1, 27520 <bt_gatt_check_perm+0x64>
	mask &= attr->perm;
   274de:	ea02 0403 	and.w	r4, r2, r3
	if (mask & BT_GATT_PERM_LESC_MASK) {
   274e2:	f414 7fc0 	tst.w	r4, #384	; 0x180
   274e6:	d007      	beq.n	274f8 <bt_gatt_check_perm+0x3c>
		if (!IS_ENABLED(CONFIG_BT_SMP) || !conn->le.keys ||
   274e8:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   274ec:	b90b      	cbnz	r3, 274f2 <bt_gatt_check_perm+0x36>
			return BT_ATT_ERR_AUTHENTICATION;
   274ee:	2005      	movs	r0, #5
}
   274f0:	bd38      	pop	{r3, r4, r5, pc}
		if (!IS_ENABLED(CONFIG_BT_SMP) || !conn->le.keys ||
   274f2:	7b5b      	ldrb	r3, [r3, #13]
   274f4:	06db      	lsls	r3, r3, #27
   274f6:	d5fa      	bpl.n	274ee <bt_gatt_check_perm+0x32>
	if (mask & BT_GATT_PERM_AUTHEN_MASK) {
   274f8:	f014 0f30 	tst.w	r4, #48	; 0x30
   274fc:	d108      	bne.n	27510 <bt_gatt_check_perm+0x54>
	if ((mask & BT_GATT_PERM_ENCRYPT_MASK)) {
   274fe:	f014 000c 	ands.w	r0, r4, #12
   27502:	d0f5      	beq.n	274f0 <bt_gatt_check_perm+0x34>
		if (!conn->encrypt) {
   27504:	7aeb      	ldrb	r3, [r5, #11]
			return BT_ATT_ERR_INSUFFICIENT_ENCRYPTION;
   27506:	2b00      	cmp	r3, #0
   27508:	bf14      	ite	ne
   2750a:	2000      	movne	r0, #0
   2750c:	200f      	moveq	r0, #15
   2750e:	e7ef      	b.n	274f0 <bt_gatt_check_perm+0x34>
		if (bt_conn_get_security(conn) < BT_SECURITY_L3) {
   27510:	4628      	mov	r0, r5
   27512:	f7ff f8ee 	bl	266f2 <bt_conn_get_security>
   27516:	2802      	cmp	r0, #2
   27518:	d8f1      	bhi.n	274fe <bt_gatt_check_perm+0x42>
   2751a:	e7e8      	b.n	274ee <bt_gatt_check_perm+0x32>
		return BT_ATT_ERR_READ_NOT_PERMITTED;
   2751c:	2002      	movs	r0, #2
   2751e:	e7e7      	b.n	274f0 <bt_gatt_check_perm+0x34>
		return BT_ATT_ERR_WRITE_NOT_PERMITTED;
   27520:	2003      	movs	r0, #3
   27522:	e7e5      	b.n	274f0 <bt_gatt_check_perm+0x34>

00027524 <bt_gatt_change_aware>:
{
   27524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   27526:	4606      	mov	r6, r0
   27528:	460f      	mov	r7, r1
	cfg = find_cf_cfg(conn);
   2752a:	f7ee fd6f 	bl	1600c <find_cf_cfg>
	if (!cfg || !CF_ROBUST_CACHING(cfg)) {
   2752e:	b1e0      	cbz	r0, 2756a <bt_gatt_change_aware+0x46>
   27530:	7a03      	ldrb	r3, [r0, #8]
   27532:	07db      	lsls	r3, r3, #31
   27534:	d519      	bpl.n	2756a <bt_gatt_change_aware+0x46>
	if (atomic_test_bit(cfg->flags, CF_CHANGE_AWARE)) {
   27536:	f100 040c 	add.w	r4, r0, #12
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2753a:	e8d4 5faf 	lda	r5, [r4]
   2753e:	f015 0501 	ands.w	r5, r5, #1
   27542:	d112      	bne.n	2756a <bt_gatt_change_aware+0x46>
	if (!req) {
   27544:	b197      	cbz	r7, 2756c <bt_gatt_change_aware+0x48>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   27546:	e8d4 1fef 	ldaex	r1, [r4]
   2754a:	f021 0302 	bic.w	r3, r1, #2
   2754e:	e8c4 3fe2 	stlex	r2, r3, [r4]
   27552:	2a00      	cmp	r2, #0
   27554:	d1f7      	bne.n	27546 <bt_gatt_change_aware+0x22>
	if (atomic_test_and_clear_bit(cfg->flags, CF_DB_HASH_READ)) {
   27556:	f011 0702 	ands.w	r7, r1, #2
		bt_att_clear_out_of_sync_sent(conn);
   2755a:	4630      	mov	r0, r6
	if (atomic_test_and_clear_bit(cfg->flags, CF_DB_HASH_READ)) {
   2755c:	d008      	beq.n	27570 <bt_gatt_change_aware+0x4c>
		bt_att_clear_out_of_sync_sent(conn);
   2755e:	f7ff fdc6 	bl	270ee <bt_att_clear_out_of_sync_sent>
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   27562:	4629      	mov	r1, r5
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   27564:	4620      	mov	r0, r4
   27566:	f7ff ff31 	bl	273cc <atomic_set_bit>
		return true;
   2756a:	2501      	movs	r5, #1
}
   2756c:	4628      	mov	r0, r5
   2756e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (bt_att_fixed_chan_only(conn) && bt_att_out_of_sync_sent_on_fixed(conn)) {
   27570:	f7ff fdbb 	bl	270ea <bt_att_fixed_chan_only>
   27574:	2800      	cmp	r0, #0
   27576:	d0f9      	beq.n	2756c <bt_gatt_change_aware+0x48>
   27578:	4630      	mov	r0, r6
   2757a:	f7ff fdcd 	bl	27118 <bt_att_out_of_sync_sent_on_fixed>
   2757e:	2800      	cmp	r0, #0
   27580:	d0f4      	beq.n	2756c <bt_gatt_change_aware+0x48>
   27582:	e8d4 3fef 	ldaex	r3, [r4]
   27586:	f023 0302 	bic.w	r3, r3, #2
   2758a:	e8c4 3fe2 	stlex	r2, r3, [r4]
   2758e:	2a00      	cmp	r2, #0
   27590:	d1f7      	bne.n	27582 <bt_gatt_change_aware+0x5e>
		bt_att_clear_out_of_sync_sent(conn);
   27592:	4630      	mov	r0, r6
   27594:	f7ff fdab 	bl	270ee <bt_att_clear_out_of_sync_sent>
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   27598:	4639      	mov	r1, r7
   2759a:	e7e3      	b.n	27564 <bt_gatt_change_aware+0x40>

0002759c <smp_pairing_rsp>:
}
   2759c:	2007      	movs	r0, #7
   2759e:	4770      	bx	lr

000275a0 <atomic_test_bit>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   275a0:	e8d0 0faf 	lda	r0, [r0]
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   275a4:	4108      	asrs	r0, r1
}
   275a6:	f000 0001 	and.w	r0, r0, #1
   275aa:	4770      	bx	lr

000275ac <update_keys_check>:
{
   275ac:	4603      	mov	r3, r0
   275ae:	b510      	push	{r4, lr}
	if (!keys ||
   275b0:	b1d9      	cbz	r1, 275ea <update_keys_check+0x3e>
	    !(keys->keys & (BT_KEYS_LTK_P256 | BT_KEYS_LTK))) {
   275b2:	89c8      	ldrh	r0, [r1, #14]
	if (!keys ||
   275b4:	f010 0f24 	tst.w	r0, #36	; 0x24
   275b8:	d017      	beq.n	275ea <update_keys_check+0x3e>
	return MIN(req->max_key_size, rsp->max_key_size);
   275ba:	7d1a      	ldrb	r2, [r3, #20]
   275bc:	7b5c      	ldrb	r4, [r3, #13]
	if (keys->enc_size > get_encryption_key_size(smp)) {
   275be:	7b09      	ldrb	r1, [r1, #12]
   275c0:	42a2      	cmp	r2, r4
   275c2:	bf28      	it	cs
   275c4:	4622      	movcs	r2, r4
   275c6:	4291      	cmp	r1, r2
   275c8:	d901      	bls.n	275ce <update_keys_check+0x22>
			return false;
   275ca:	2000      	movs	r0, #0
}
   275cc:	bd10      	pop	{r4, pc}
	if ((keys->keys & BT_KEYS_LTK_P256) &&
   275ce:	0682      	lsls	r2, r0, #26
   275d0:	d404      	bmi.n	275dc <update_keys_check+0x30>
	if ((keys->flags & BT_KEYS_AUTHENTICATED) &&
   275d2:	7a18      	ldrb	r0, [r3, #8]
   275d4:	3800      	subs	r0, #0
   275d6:	bf18      	it	ne
   275d8:	2001      	movne	r0, #1
   275da:	e7f7      	b.n	275cc <update_keys_check+0x20>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   275dc:	2105      	movs	r1, #5
   275de:	1d18      	adds	r0, r3, #4
   275e0:	f7ff ffde 	bl	275a0 <atomic_test_bit>
	if ((keys->keys & BT_KEYS_LTK_P256) &&
   275e4:	2800      	cmp	r0, #0
   275e6:	d1f4      	bne.n	275d2 <update_keys_check+0x26>
   275e8:	e7ef      	b.n	275ca <update_keys_check+0x1e>
	return true;
   275ea:	2001      	movs	r0, #1
   275ec:	e7ee      	b.n	275cc <update_keys_check+0x20>

000275ee <atomic_clear_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   275ee:	2301      	movs	r3, #1
   275f0:	408b      	lsls	r3, r1
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   275f2:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   275f4:	e8d0 2fef 	ldaex	r2, [r0]
   275f8:	401a      	ands	r2, r3
   275fa:	e8c0 2fe1 	stlex	r1, r2, [r0]
   275fe:	2900      	cmp	r1, #0
   27600:	d1f8      	bne.n	275f4 <atomic_clear_bit+0x6>
}
   27602:	4770      	bx	lr

00027604 <bt_addr_le_copy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   27604:	680b      	ldr	r3, [r1, #0]
   27606:	6003      	str	r3, [r0, #0]
   27608:	888b      	ldrh	r3, [r1, #4]
   2760a:	8083      	strh	r3, [r0, #4]
   2760c:	798b      	ldrb	r3, [r1, #6]
   2760e:	7183      	strb	r3, [r0, #6]
   27610:	4770      	bx	lr

00027612 <smp_security_request>:
static uint8_t smp_security_request(struct bt_smp *smp, struct net_buf *buf)
   27612:	2007      	movs	r0, #7
   27614:	4770      	bx	lr

00027616 <smp_send.constprop.0>:
static void smp_send(struct bt_smp *smp, struct net_buf *buf,
   27616:	b537      	push	{r0, r1, r2, r4, r5, lr}
   27618:	4613      	mov	r3, r2
	if (bt_l2cap_send_cb(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf, cb, NULL)) {
   2761a:	2200      	movs	r2, #0
   2761c:	9200      	str	r2, [sp, #0]
static void smp_send(struct bt_smp *smp, struct net_buf *buf,
   2761e:	4604      	mov	r4, r0
   27620:	460d      	mov	r5, r1
	if (bt_l2cap_send_cb(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf, cb, NULL)) {
   27622:	460a      	mov	r2, r1
   27624:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
   27628:	2106      	movs	r1, #6
   2762a:	f7ff f90c 	bl	26846 <bt_l2cap_send_cb>
   2762e:	b128      	cbz	r0, 2763c <smp_send.constprop.0+0x26>
		net_buf_unref(buf);
   27630:	4628      	mov	r0, r5
}
   27632:	b003      	add	sp, #12
   27634:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		net_buf_unref(buf);
   27638:	f7f1 be90 	b.w	1935c <net_buf_unref>
	k_work_reschedule(&smp->work, SMP_TIMEOUT);
   2763c:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   27640:	2300      	movs	r3, #0
   27642:	f504 70c0 	add.w	r0, r4, #384	; 0x180
}
   27646:	b003      	add	sp, #12
   27648:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	k_work_reschedule(&smp->work, SMP_TIMEOUT);
   2764c:	f7f9 b984 	b.w	20958 <k_work_reschedule>

00027650 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27650:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27652:	ab0b      	add	r3, sp, #44	; 0x2c
   27654:	9305      	str	r3, [sp, #20]
   27656:	9303      	str	r3, [sp, #12]
   27658:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2765a:	9302      	str	r3, [sp, #8]
   2765c:	2300      	movs	r3, #0
   2765e:	4618      	mov	r0, r3
   27660:	e9cd 3300 	strd	r3, r3, [sp]
   27664:	f7e6 fe72 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   27668:	b007      	add	sp, #28
   2766a:	f85d fb04 	ldr.w	pc, [sp], #4

0002766e <atomic_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   2766e:	2301      	movs	r3, #1
   27670:	408b      	lsls	r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   27672:	e8d0 2fef 	ldaex	r2, [r0]
   27676:	431a      	orrs	r2, r3
   27678:	e8c0 2fe1 	stlex	r1, r2, [r0]
   2767c:	2900      	cmp	r1, #0
   2767e:	d1f8      	bne.n	27672 <atomic_set_bit+0x4>
}
   27680:	4770      	bx	lr

00027682 <smp_keypress_notif>:
{
   27682:	b508      	push	{r3, lr}
	atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   27684:	210e      	movs	r1, #14
   27686:	f7ff fff2 	bl	2766e <atomic_set_bit>
}
   2768a:	2000      	movs	r0, #0
   2768c:	bd08      	pop	{r3, pc}

0002768e <smp_create_pdu.constprop.0>:
static struct net_buf *smp_create_pdu(struct bt_smp *smp, uint8_t op, size_t len)
   2768e:	b570      	push	{r4, r5, r6, lr}
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   27690:	1d05      	adds	r5, r0, #4
static struct net_buf *smp_create_pdu(struct bt_smp *smp, uint8_t op, size_t len)
   27692:	460e      	mov	r6, r1
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   27694:	4628      	mov	r0, r5
   27696:	2104      	movs	r1, #4
   27698:	f7ff ff82 	bl	275a0 <atomic_test_bit>
   2769c:	b168      	cbz	r0, 276ba <smp_create_pdu.constprop.0+0x2c>
		timeout = K_NO_WAIT;
   2769e:	2200      	movs	r2, #0
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   276a0:	2100      	movs	r1, #0
		timeout = SMP_TIMEOUT;
   276a2:	2300      	movs	r3, #0
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   276a4:	4608      	mov	r0, r1
   276a6:	f7ff f8cb 	bl	26840 <bt_l2cap_create_pdu_timeout>
	if (!buf) {
   276aa:	4604      	mov	r4, r0
   276ac:	b940      	cbnz	r0, 276c0 <smp_create_pdu.constprop.0+0x32>
		atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   276ae:	2104      	movs	r1, #4
   276b0:	4628      	mov	r0, r5
   276b2:	f7ff ffdc 	bl	2766e <atomic_set_bit>
}
   276b6:	4620      	mov	r0, r4
   276b8:	bd70      	pop	{r4, r5, r6, pc}
		timeout = SMP_TIMEOUT;
   276ba:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   276be:	e7ef      	b.n	276a0 <smp_create_pdu.constprop.0+0x12>
   276c0:	2101      	movs	r1, #1
   276c2:	300c      	adds	r0, #12
   276c4:	f7f1 ff6c 	bl	195a0 <net_buf_simple_add>
	hdr->code = op;
   276c8:	7006      	strb	r6, [r0, #0]
	return buf;
   276ca:	e7f4      	b.n	276b6 <smp_create_pdu.constprop.0+0x28>

000276cc <send_pairing_rsp>:
{
   276cc:	b538      	push	{r3, r4, r5, lr}
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RSP, sizeof(*rsp));
   276ce:	2102      	movs	r1, #2
{
   276d0:	4604      	mov	r4, r0
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RSP, sizeof(*rsp));
   276d2:	f7ff ffdc 	bl	2768e <smp_create_pdu.constprop.0>
	if (!rsp_buf) {
   276d6:	4605      	mov	r5, r0
   276d8:	b180      	cbz	r0, 276fc <send_pairing_rsp+0x30>
   276da:	2106      	movs	r1, #6
   276dc:	300c      	adds	r0, #12
   276de:	f7f1 ff5f 	bl	195a0 <net_buf_simple_add>
   276e2:	f8d4 3011 	ldr.w	r3, [r4, #17]
	smp_send(smp, rsp_buf, NULL, NULL);
   276e6:	2200      	movs	r2, #0
   276e8:	6003      	str	r3, [r0, #0]
   276ea:	f8b4 3015 	ldrh.w	r3, [r4, #21]
   276ee:	4629      	mov	r1, r5
   276f0:	8083      	strh	r3, [r0, #4]
   276f2:	4620      	mov	r0, r4
   276f4:	f7ff ff8f 	bl	27616 <smp_send.constprop.0>
	return 0;
   276f8:	2000      	movs	r0, #0
}
   276fa:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   276fc:	2008      	movs	r0, #8
   276fe:	e7fc      	b.n	276fa <send_pairing_rsp+0x2e>

00027700 <smp_send_pairing_random>:
{
   27700:	b538      	push	{r3, r4, r5, lr}
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RANDOM, sizeof(*req));
   27702:	2104      	movs	r1, #4
{
   27704:	4604      	mov	r4, r0
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RANDOM, sizeof(*req));
   27706:	f7ff ffc2 	bl	2768e <smp_create_pdu.constprop.0>
	if (!rsp_buf) {
   2770a:	4605      	mov	r5, r0
   2770c:	b1a0      	cbz	r0, 27738 <smp_send_pairing_random+0x38>
   2770e:	2110      	movs	r1, #16
   27710:	300c      	adds	r0, #12
   27712:	f7f1 ff45 	bl	195a0 <net_buf_simple_add>
   27716:	f104 0327 	add.w	r3, r4, #39	; 0x27
   2771a:	f104 0237 	add.w	r2, r4, #55	; 0x37
   2771e:	f853 1b04 	ldr.w	r1, [r3], #4
   27722:	4293      	cmp	r3, r2
   27724:	f840 1b04 	str.w	r1, [r0], #4
   27728:	d1f9      	bne.n	2771e <smp_send_pairing_random+0x1e>
	smp_send(smp, rsp_buf, NULL, NULL);
   2772a:	4620      	mov	r0, r4
   2772c:	2200      	movs	r2, #0
   2772e:	4629      	mov	r1, r5
   27730:	f7ff ff71 	bl	27616 <smp_send.constprop.0>
	return 0;
   27734:	2000      	movs	r0, #0
}
   27736:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   27738:	2008      	movs	r0, #8
   2773a:	e7fc      	b.n	27736 <smp_send_pairing_random+0x36>

0002773c <smp_dhkey_check>:
{
   2773c:	b570      	push	{r4, r5, r6, lr}
	if (smp->chan.chan.conn->role == BT_HCI_ROLE_PERIPHERAL) {
   2773e:	f8d0 30ec 	ldr.w	r3, [r0, #236]	; 0xec
{
   27742:	4604      	mov	r4, r0
	if (smp->chan.chan.conn->role == BT_HCI_ROLE_PERIPHERAL) {
   27744:	78db      	ldrb	r3, [r3, #3]
   27746:	2b01      	cmp	r3, #1
   27748:	d119      	bne.n	2777e <smp_dhkey_check+0x42>
	struct bt_smp_dhkey_check *req = (void *)buf->data;
   2774a:	68cd      	ldr	r5, [r1, #12]
		atomic_clear_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   2774c:	1d06      	adds	r6, r0, #4
   2774e:	2110      	movs	r1, #16
   27750:	4630      	mov	r0, r6
   27752:	f7ff ff4c 	bl	275ee <atomic_clear_bit>
   27756:	462b      	mov	r3, r5
   27758:	f104 02b7 	add.w	r2, r4, #183	; 0xb7
   2775c:	f105 0110 	add.w	r1, r5, #16
   27760:	f853 0b04 	ldr.w	r0, [r3], #4
   27764:	428b      	cmp	r3, r1
   27766:	f842 0b04 	str.w	r0, [r2], #4
   2776a:	d1f9      	bne.n	27760 <smp_dhkey_check+0x24>
		if (atomic_test_bit(smp->flags, SMP_FLAG_DHKEY_PENDING)) {
   2776c:	2107      	movs	r1, #7
   2776e:	4630      	mov	r0, r6
   27770:	f7ff ff16 	bl	275a0 <atomic_test_bit>
   27774:	b128      	cbz	r0, 27782 <smp_dhkey_check+0x46>
			atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   27776:	2109      	movs	r1, #9
   27778:	4630      	mov	r0, r6
   2777a:	f7ff ff78 	bl	2766e <atomic_set_bit>
}
   2777e:	2000      	movs	r0, #0
   27780:	bd70      	pop	{r4, r5, r6, pc}
		if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   27782:	210a      	movs	r1, #10
   27784:	4630      	mov	r0, r6
   27786:	f7ff ff0b 	bl	275a0 <atomic_test_bit>
   2778a:	2800      	cmp	r0, #0
   2778c:	d1f3      	bne.n	27776 <smp_dhkey_check+0x3a>
		return compute_and_check_and_send_periph_dhcheck(smp);
   2778e:	4620      	mov	r0, r4
}
   27790:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return compute_and_check_and_send_periph_dhcheck(smp);
   27794:	f7f0 b952 	b.w	17a3c <compute_and_check_and_send_periph_dhcheck>

00027798 <smp_signing_info>:
static uint8_t smp_signing_info(struct bt_smp *smp, struct net_buf *buf)
   27798:	2007      	movs	r0, #7
   2779a:	4770      	bx	lr

0002779c <atomic_test_and_clear_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   2779c:	2301      	movs	r3, #1
   2779e:	fa03 f101 	lsl.w	r1, r3, r1
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   277a2:	43ca      	mvns	r2, r1
{
   277a4:	b530      	push	{r4, r5, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   277a6:	e8d0 3fef 	ldaex	r3, [r0]
   277aa:	ea03 0402 	and.w	r4, r3, r2
   277ae:	e8c0 4fe5 	stlex	r5, r4, [r0]
   277b2:	2d00      	cmp	r5, #0
   277b4:	d1f7      	bne.n	277a6 <atomic_test_and_clear_bit+0xa>
	return (old & mask) != 0;
   277b6:	4219      	tst	r1, r3
}
   277b8:	bf14      	ite	ne
   277ba:	2001      	movne	r0, #1
   277bc:	2000      	moveq	r0, #0
   277be:	bd30      	pop	{r4, r5, pc}

000277c0 <smp_reset>:
{
   277c0:	b538      	push	{r3, r4, r5, lr}
   277c2:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   277c4:	2500      	movs	r5, #0
   277c6:	1d03      	adds	r3, r0, #4
   277c8:	e8d3 2fef 	ldaex	r2, [r3]
   277cc:	e8c3 5fe1 	stlex	r1, r5, [r3]
   277d0:	2900      	cmp	r1, #0
   277d2:	d1f9      	bne.n	277c8 <smp_reset+0x8>
	(void)k_work_cancel_delayable(&smp->work);
   277d4:	f504 70c0 	add.w	r0, r4, #384	; 0x180
   277d8:	f7f9 f8c4 	bl	20964 <k_work_cancel_delayable>
	smp->method = JUST_WORKS;
   277dc:	7225      	strb	r5, [r4, #8]
   277de:	e8d4 3fef 	ldaex	r3, [r4]
   277e2:	e8c4 5fe2 	stlex	r2, r5, [r4]
   277e6:	2a00      	cmp	r2, #0
   277e8:	d1f9      	bne.n	277de <smp_reset+0x1e>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   277ea:	4620      	mov	r0, r4
}
   277ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   277f0:	2101      	movs	r1, #1
   277f2:	f7ff bf3c 	b.w	2766e <atomic_set_bit>

000277f6 <smp_c1>:
{
   277f6:	b5f0      	push	{r4, r5, r6, r7, lr}
   277f8:	b089      	sub	sp, #36	; 0x24
   277fa:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
   277fe:	4605      	mov	r5, r0
	p1[0] = ia->type;
   27800:	7830      	ldrb	r0, [r6, #0]
{
   27802:	9c10      	ldr	r4, [sp, #64]	; 0x40
	p1[0] = ia->type;
   27804:	f88d 0000 	strb.w	r0, [sp]
	p1[1] = ra->type;
   27808:	7838      	ldrb	r0, [r7, #0]
   2780a:	f101 0c10 	add.w	ip, r1, #16
   2780e:	f88d 0001 	strb.w	r0, [sp, #1]
	memcpy(p1 + 2, preq, 7);
   27812:	6810      	ldr	r0, [r2, #0]
   27814:	f8cd 0002 	str.w	r0, [sp, #2]
   27818:	8890      	ldrh	r0, [r2, #4]
   2781a:	7992      	ldrb	r2, [r2, #6]
   2781c:	f8ad 0006 	strh.w	r0, [sp, #6]
   27820:	f88d 2008 	strb.w	r2, [sp, #8]
	memcpy(p1 + 9, pres, 7);
   27824:	681a      	ldr	r2, [r3, #0]
   27826:	4668      	mov	r0, sp
   27828:	f8cd 2009 	str.w	r2, [sp, #9]
   2782c:	889a      	ldrh	r2, [r3, #4]
   2782e:	799b      	ldrb	r3, [r3, #6]
   27830:	f8ad 200d 	strh.w	r2, [sp, #13]
   27834:	4622      	mov	r2, r4
   27836:	f88d 300f 	strb.w	r3, [sp, #15]
		*r++ = *p++ ^ *q++;
   2783a:	f811 3b01 	ldrb.w	r3, [r1], #1
   2783e:	f810 eb01 	ldrb.w	lr, [r0], #1
	while (len--) {
   27842:	4561      	cmp	r1, ip
		*r++ = *p++ ^ *q++;
   27844:	ea83 030e 	eor.w	r3, r3, lr
   27848:	f802 3b01 	strb.w	r3, [r2], #1
	while (len--) {
   2784c:	d1f5      	bne.n	2783a <smp_c1+0x44>
	err = bt_encrypt_le(k, enc_data, enc_data);
   2784e:	4622      	mov	r2, r4
   27850:	4621      	mov	r1, r4
   27852:	4628      	mov	r0, r5
   27854:	f7fe fe5a 	bl	2650c <bt_encrypt_le>
	if (err) {
   27858:	4603      	mov	r3, r0
   2785a:	bb28      	cbnz	r0, 278a8 <smp_c1+0xb2>
	(void)memset(p2 + 12, 0, 4);
   2785c:	9307      	str	r3, [sp, #28]
   2785e:	4623      	mov	r3, r4
	memcpy(p2, ra->a.val, 6);
   27860:	f8b7 2005 	ldrh.w	r2, [r7, #5]
   27864:	f8d7 0001 	ldr.w	r0, [r7, #1]
   27868:	f8ad 2014 	strh.w	r2, [sp, #20]
	memcpy(p2 + 6, ia->a.val, 6);
   2786c:	f8d6 2001 	ldr.w	r2, [r6, #1]
	memcpy(p2, ra->a.val, 6);
   27870:	9004      	str	r0, [sp, #16]
	memcpy(p2 + 6, ia->a.val, 6);
   27872:	f8cd 2016 	str.w	r2, [sp, #22]
   27876:	f8b6 2005 	ldrh.w	r2, [r6, #5]
   2787a:	f104 0010 	add.w	r0, r4, #16
   2787e:	f8ad 201a 	strh.w	r2, [sp, #26]
	(void)memset(p2 + 12, 0, 4);
   27882:	a904      	add	r1, sp, #16
		*r++ = *p++ ^ *q++;
   27884:	f813 2b01 	ldrb.w	r2, [r3], #1
   27888:	f811 6b01 	ldrb.w	r6, [r1], #1
	while (len--) {
   2788c:	4283      	cmp	r3, r0
		*r++ = *p++ ^ *q++;
   2788e:	ea82 0206 	eor.w	r2, r2, r6
   27892:	f803 2c01 	strb.w	r2, [r3, #-1]
	while (len--) {
   27896:	d1f5      	bne.n	27884 <smp_c1+0x8e>
	return bt_encrypt_le(k, enc_data, enc_data);
   27898:	4622      	mov	r2, r4
   2789a:	4621      	mov	r1, r4
   2789c:	4628      	mov	r0, r5
}
   2789e:	b009      	add	sp, #36	; 0x24
   278a0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	return bt_encrypt_le(k, enc_data, enc_data);
   278a4:	f7fe be32 	b.w	2650c <bt_encrypt_le>
}
   278a8:	b009      	add	sp, #36	; 0x24
   278aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

000278ac <legacy_pairing_confirm>:
{
   278ac:	b5f0      	push	{r4, r5, r6, r7, lr}
		if (!atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   278ae:	1d07      	adds	r7, r0, #4
{
   278b0:	4604      	mov	r4, r0
   278b2:	b085      	sub	sp, #20
		if (!atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   278b4:	210a      	movs	r1, #10
   278b6:	4638      	mov	r0, r7
   278b8:	f7ff fe72 	bl	275a0 <atomic_test_bit>
   278bc:	bb88      	cbnz	r0, 27922 <legacy_pairing_confirm+0x76>
			atomic_set_bit(smp->allowed_cmds,
   278be:	2104      	movs	r1, #4
   278c0:	4620      	mov	r0, r4
   278c2:	f7ff fed4 	bl	2766e <atomic_set_bit>
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   278c6:	2103      	movs	r1, #3
	struct bt_conn *conn = smp->chan.chan.conn;
   278c8:	f8d4 60ec 	ldr.w	r6, [r4, #236]	; 0xec
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   278cc:	f7ff fedf 	bl	2768e <smp_create_pdu.constprop.0>
	if (!buf) {
   278d0:	4605      	mov	r5, r0
   278d2:	b1c0      	cbz	r0, 27906 <legacy_pairing_confirm+0x5a>
   278d4:	2110      	movs	r1, #16
   278d6:	300c      	adds	r0, #12
   278d8:	f7f1 fe62 	bl	195a0 <net_buf_simple_add>
		   &conn->le.init_addr, &conn->le.resp_addr, req->val)) {
   278dc:	f106 039e 	add.w	r3, r6, #158	; 0x9e
   278e0:	3697      	adds	r6, #151	; 0x97
	if (smp_c1(smp->tk, smp->prnd, smp->preq, smp->prsp,
   278e2:	9002      	str	r0, [sp, #8]
   278e4:	9301      	str	r3, [sp, #4]
   278e6:	9600      	str	r6, [sp, #0]
   278e8:	f104 0310 	add.w	r3, r4, #16
   278ec:	f104 0209 	add.w	r2, r4, #9
   278f0:	f104 0127 	add.w	r1, r4, #39	; 0x27
   278f4:	f104 0047 	add.w	r0, r4, #71	; 0x47
   278f8:	f7ff ff7d 	bl	277f6 <smp_c1>
   278fc:	4606      	mov	r6, r0
   278fe:	b128      	cbz	r0, 2790c <legacy_pairing_confirm+0x60>
		net_buf_unref(buf);
   27900:	4628      	mov	r0, r5
   27902:	f7f1 fd2b 	bl	1935c <net_buf_unref>
		return BT_SMP_ERR_UNSPECIFIED;
   27906:	2008      	movs	r0, #8
}
   27908:	b005      	add	sp, #20
   2790a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	smp_send(smp, buf, NULL, NULL);
   2790c:	4602      	mov	r2, r0
   2790e:	4629      	mov	r1, r5
   27910:	4620      	mov	r0, r4
   27912:	f7ff fe80 	bl	27616 <smp_send.constprop.0>
	atomic_clear_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   27916:	4631      	mov	r1, r6
   27918:	4638      	mov	r0, r7
   2791a:	f7ff fe68 	bl	275ee <atomic_clear_bit>
	return 0;
   2791e:	2000      	movs	r0, #0
   27920:	e7f2      	b.n	27908 <legacy_pairing_confirm+0x5c>
		atomic_set_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   27922:	2100      	movs	r1, #0
   27924:	4638      	mov	r0, r7
   27926:	f7ff fea2 	bl	2766e <atomic_set_bit>
	return 0;
   2792a:	e7f8      	b.n	2791e <legacy_pairing_confirm+0x72>

0002792c <bt_smp_request_ltk>:
{
   2792c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   27930:	9f09      	ldr	r7, [sp, #36]	; 0x24
   27932:	4604      	mov	r4, r0
   27934:	e9cd 2300 	strd	r2, r3, [sp]
	smp = smp_chan_get(conn);
   27938:	f7ef fc92 	bl	17260 <smp_chan_get>
	if (!smp) {
   2793c:	4605      	mov	r5, r0
   2793e:	2800      	cmp	r0, #0
   27940:	d07c      	beq.n	27a3c <bt_smp_request_ltk+0x110>
	if (ediv == 0U && rand == 0U &&
   27942:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   27946:	1d06      	adds	r6, r0, #4
	if (ediv == 0U && rand == 0U &&
   27948:	f1b8 0f00 	cmp.w	r8, #0
   2794c:	d128      	bne.n	279a0 <bt_smp_request_ltk+0x74>
   2794e:	e9dd 3200 	ldrd	r3, r2, [sp]
   27952:	4313      	orrs	r3, r2
   27954:	d124      	bne.n	279a0 <bt_smp_request_ltk+0x74>
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   27956:	2103      	movs	r1, #3
   27958:	4630      	mov	r0, r6
   2795a:	f7ff fe21 	bl	275a0 <atomic_test_bit>
	if (ediv == 0U && rand == 0U &&
   2795e:	b1f8      	cbz	r0, 279a0 <bt_smp_request_ltk+0x74>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   27960:	2101      	movs	r1, #1
   27962:	4630      	mov	r0, r6
   27964:	f7ff fe1c 	bl	275a0 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   27968:	b1d0      	cbz	r0, 279a0 <bt_smp_request_ltk+0x74>
	return MIN(req->max_key_size, rsp->max_key_size);
   2796a:	7d2c      	ldrb	r4, [r5, #20]
   2796c:	7b6b      	ldrb	r3, [r5, #13]
   2796e:	f105 0147 	add.w	r1, r5, #71	; 0x47
   27972:	429c      	cmp	r4, r3
   27974:	bf28      	it	cs
   27976:	461c      	movcs	r4, r3
   27978:	4622      	mov	r2, r4
   2797a:	4638      	mov	r0, r7
   2797c:	f001 ff19 	bl	297b2 <memcpy>
		if (enc_size < BT_SMP_MAX_ENC_KEY_SIZE) {
   27980:	2c0f      	cmp	r4, #15
   27982:	d805      	bhi.n	27990 <bt_smp_request_ltk+0x64>
__ssp_bos_icheck3(memset, void *, int)
   27984:	4641      	mov	r1, r8
   27986:	f1c4 0210 	rsb	r2, r4, #16
   2798a:	1938      	adds	r0, r7, r4
   2798c:	f001 ff4b 	bl	29826 <memset>
		atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   27990:	4630      	mov	r0, r6
   27992:	2101      	movs	r1, #1
   27994:	f7ff fe6b 	bl	2766e <atomic_set_bit>
		return true;
   27998:	2001      	movs	r0, #1
}
   2799a:	b002      	add	sp, #8
   2799c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!conn->le.keys) {
   279a0:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   279a4:	b983      	cbnz	r3, 279c8 <bt_smp_request_ltk+0x9c>
					     &conn->le.dst);
   279a6:	f104 0890 	add.w	r8, r4, #144	; 0x90
		conn->le.keys = bt_keys_find(BT_KEYS_LTK_P256, conn->id,
   279aa:	4642      	mov	r2, r8
   279ac:	2020      	movs	r0, #32
   279ae:	7a21      	ldrb	r1, [r4, #8]
   279b0:	f7f1 f8c2 	bl	18b38 <bt_keys_find>
   279b4:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   279b8:	b930      	cbnz	r0, 279c8 <bt_smp_request_ltk+0x9c>
			conn->le.keys = bt_keys_find(BT_KEYS_PERIPH_LTK,
   279ba:	4642      	mov	r2, r8
   279bc:	2001      	movs	r0, #1
   279be:	7a21      	ldrb	r1, [r4, #8]
   279c0:	f7f1 f8ba 	bl	18b38 <bt_keys_find>
   279c4:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (ediv == 0U && rand == 0U &&
   279c8:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	    conn->le.keys && (conn->le.keys->keys & BT_KEYS_LTK_P256)) {
   279cc:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
	if (ediv == 0U && rand == 0U &&
   279d0:	f1b8 0f00 	cmp.w	r8, #0
   279d4:	d10c      	bne.n	279f0 <bt_smp_request_ltk+0xc4>
   279d6:	e9dd 3200 	ldrd	r3, r2, [sp]
   279da:	4313      	orrs	r3, r2
   279dc:	d108      	bne.n	279f0 <bt_smp_request_ltk+0xc4>
   279de:	b300      	cbz	r0, 27a22 <bt_smp_request_ltk+0xf6>
	    conn->le.keys && (conn->le.keys->keys & BT_KEYS_LTK_P256)) {
   279e0:	89c3      	ldrh	r3, [r0, #14]
   279e2:	069a      	lsls	r2, r3, #26
   279e4:	d505      	bpl.n	279f2 <bt_smp_request_ltk+0xc6>
		enc_size = conn->le.keys->enc_size;
   279e6:	7b04      	ldrb	r4, [r0, #12]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   279e8:	f100 011a 	add.w	r1, r0, #26
   279ec:	4622      	mov	r2, r4
   279ee:	e7c4      	b.n	2797a <bt_smp_request_ltk+0x4e>
	if (conn->le.keys && (conn->le.keys->keys & BT_KEYS_PERIPH_LTK) &&
   279f0:	b1b8      	cbz	r0, 27a22 <bt_smp_request_ltk+0xf6>
   279f2:	89c3      	ldrh	r3, [r0, #14]
   279f4:	07db      	lsls	r3, r3, #31
   279f6:	d514      	bpl.n	27a22 <bt_smp_request_ltk+0xf6>
	    !memcmp(conn->le.keys->periph_ltk.rand, &rand, 8) &&
   279f8:	2208      	movs	r2, #8
   279fa:	4669      	mov	r1, sp
   279fc:	3040      	adds	r0, #64	; 0x40
   279fe:	f001 fec8 	bl	29792 <memcmp>
	if (conn->le.keys && (conn->le.keys->keys & BT_KEYS_PERIPH_LTK) &&
   27a02:	b970      	cbnz	r0, 27a22 <bt_smp_request_ltk+0xf6>
	    !memcmp(conn->le.keys->periph_ltk.ediv, &ediv, 2)) {
   27a04:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   27a08:	2202      	movs	r2, #2
   27a0a:	a908      	add	r1, sp, #32
   27a0c:	3048      	adds	r0, #72	; 0x48
   27a0e:	f001 fec0 	bl	29792 <memcmp>
	    !memcmp(conn->le.keys->periph_ltk.rand, &rand, 8) &&
   27a12:	4680      	mov	r8, r0
   27a14:	b928      	cbnz	r0, 27a22 <bt_smp_request_ltk+0xf6>
		enc_size = conn->le.keys->enc_size;
   27a16:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
   27a1a:	7b0c      	ldrb	r4, [r1, #12]
   27a1c:	314a      	adds	r1, #74	; 0x4a
   27a1e:	4622      	mov	r2, r4
   27a20:	e7ab      	b.n	2797a <bt_smp_request_ltk+0x4e>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   27a22:	210f      	movs	r1, #15
   27a24:	4630      	mov	r0, r6
   27a26:	f7ff fdbb 	bl	275a0 <atomic_test_bit>
   27a2a:	b120      	cbz	r0, 27a36 <bt_smp_request_ltk+0x10a>
		bt_conn_security_changed(conn, BT_HCI_ERR_PIN_OR_KEY_MISSING,
   27a2c:	2202      	movs	r2, #2
   27a2e:	2106      	movs	r1, #6
   27a30:	4620      	mov	r0, r4
   27a32:	f7ec fde9 	bl	14608 <bt_conn_security_changed>
	smp_reset(smp);
   27a36:	4628      	mov	r0, r5
   27a38:	f7ff fec2 	bl	277c0 <smp_reset>
		return false;
   27a3c:	2000      	movs	r0, #0
   27a3e:	e7ac      	b.n	2799a <bt_smp_request_ltk+0x6e>

00027a40 <bt_smp_sign>:
int bt_smp_sign(struct bt_conn *conn, struct net_buf *buf)
   27a40:	f06f 0085 	mvn.w	r0, #133	; 0x85
   27a44:	4770      	bx	lr

00027a46 <bt_smp_dhkey_ready>:
{
   27a46:	b570      	push	{r4, r5, r6, lr}
   27a48:	4604      	mov	r4, r0
	struct bt_smp *smp = smp_find(SMP_FLAG_DHKEY_GEN);
   27a4a:	2008      	movs	r0, #8
   27a4c:	f7ef fb7c 	bl	17148 <smp_find>
	if (smp) {
   27a50:	4605      	mov	r5, r0
   27a52:	b1e0      	cbz	r0, 27a8e <bt_smp_dhkey_ready+0x48>
		atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   27a54:	1d06      	adds	r6, r0, #4
   27a56:	2108      	movs	r1, #8
   27a58:	4630      	mov	r0, r6
   27a5a:	f7ff fdc8 	bl	275ee <atomic_clear_bit>
	if (!dhkey) {
   27a5e:	b3bc      	cbz	r4, 27ad0 <bt_smp_dhkey_ready+0x8a>
	atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_PENDING);
   27a60:	2107      	movs	r1, #7
   27a62:	f7ff fdc4 	bl	275ee <atomic_clear_bit>
   27a66:	4623      	mov	r3, r4
   27a68:	f105 0297 	add.w	r2, r5, #151	; 0x97
   27a6c:	f104 0120 	add.w	r1, r4, #32
   27a70:	f853 0b04 	ldr.w	r0, [r3], #4
   27a74:	428b      	cmp	r3, r1
   27a76:	f842 0b04 	str.w	r0, [r2], #4
   27a7a:	d1f9      	bne.n	27a70 <bt_smp_dhkey_ready+0x2a>
	if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   27a7c:	210a      	movs	r1, #10
   27a7e:	4630      	mov	r0, r6
   27a80:	f7ff fd8e 	bl	275a0 <atomic_test_bit>
   27a84:	b170      	cbz	r0, 27aa4 <bt_smp_dhkey_ready+0x5e>
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   27a86:	2109      	movs	r1, #9
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   27a88:	4630      	mov	r0, r6
   27a8a:	f7ff fdf0 	bl	2766e <atomic_set_bit>
		smp = smp_find(SMP_FLAG_DHKEY_PENDING);
   27a8e:	2007      	movs	r0, #7
   27a90:	f7ef fb5a 	bl	17148 <smp_find>
		if (smp) {
   27a94:	4604      	mov	r4, r0
   27a96:	b1e8      	cbz	r0, 27ad4 <bt_smp_dhkey_ready+0x8e>
			err = smp_dhkey_generate(smp);
   27a98:	f7ef fc18 	bl	172cc <smp_dhkey_generate>
			if (err) {
   27a9c:	4601      	mov	r1, r0
   27a9e:	b1c8      	cbz	r0, 27ad4 <bt_smp_dhkey_ready+0x8e>
				smp_error(smp, err);
   27aa0:	4620      	mov	r0, r4
   27aa2:	e012      	b.n	27aca <bt_smp_dhkey_ready+0x84>
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT)) {
   27aa4:	2110      	movs	r1, #16
   27aa6:	4630      	mov	r0, r6
   27aa8:	f7ff fd7a 	bl	275a0 <atomic_test_bit>
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   27aac:	2109      	movs	r1, #9
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT)) {
   27aae:	2800      	cmp	r0, #0
   27ab0:	d1ea      	bne.n	27a88 <bt_smp_dhkey_ready+0x42>
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHKEY_SEND)) {
   27ab2:	4630      	mov	r0, r6
   27ab4:	f7ff fd74 	bl	275a0 <atomic_test_bit>
   27ab8:	2800      	cmp	r0, #0
   27aba:	d0e8      	beq.n	27a8e <bt_smp_dhkey_ready+0x48>
		return  compute_and_check_and_send_periph_dhcheck(smp);
   27abc:	4628      	mov	r0, r5
   27abe:	f7ef ffbd 	bl	17a3c <compute_and_check_and_send_periph_dhcheck>
		if (err) {
   27ac2:	4601      	mov	r1, r0
   27ac4:	2800      	cmp	r0, #0
   27ac6:	d0e2      	beq.n	27a8e <bt_smp_dhkey_ready+0x48>
			smp_error(smp, err);
   27ac8:	4628      	mov	r0, r5
   27aca:	f7f0 fb4b 	bl	18164 <smp_error>
   27ace:	e7de      	b.n	27a8e <bt_smp_dhkey_ready+0x48>
		return BT_SMP_ERR_DHKEY_CHECK_FAILED;
   27ad0:	210b      	movs	r1, #11
   27ad2:	e7f9      	b.n	27ac8 <bt_smp_dhkey_ready+0x82>
}
   27ad4:	bd70      	pop	{r4, r5, r6, pc}

00027ad6 <bt_smp_disconnected>:
{
   27ad6:	b570      	push	{r4, r5, r6, lr}
   27ad8:	4604      	mov	r4, r0
	struct bt_smp *smp = CONTAINER_OF(chan, struct bt_smp, chan);
   27ada:	f1a0 06ec 	sub.w	r6, r0, #236	; 0xec
	struct bt_keys *keys = chan->conn->le.keys;
   27ade:	f850 3b94 	ldr.w	r3, [r0], #148
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   27ae2:	3ce8      	subs	r4, #232	; 0xe8
	struct bt_keys *keys = chan->conn->le.keys;
   27ae4:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
	(void)k_work_cancel_delayable(&smp->work);
   27ae8:	f7f8 ff3c 	bl	20964 <k_work_cancel_delayable>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   27aec:	2103      	movs	r1, #3
   27aee:	4620      	mov	r0, r4
   27af0:	f7ff fd56 	bl	275a0 <atomic_test_bit>
   27af4:	b1a0      	cbz	r0, 27b20 <bt_smp_disconnected+0x4a>
		smp_pairing_complete(smp, BT_SMP_ERR_UNSPECIFIED);
   27af6:	2108      	movs	r1, #8
   27af8:	4630      	mov	r0, r6
   27afa:	f7f0 fab5 	bl	18068 <smp_pairing_complete>
	if (keys) {
   27afe:	b13d      	cbz	r5, 27b10 <bt_smp_disconnected+0x3a>
		if (!keys->keys || (!IS_ENABLED(CONFIG_BT_STORE_DEBUG_KEYS) &&
   27b00:	89eb      	ldrh	r3, [r5, #14]
   27b02:	b113      	cbz	r3, 27b0a <bt_smp_disconnected+0x34>
   27b04:	7b6b      	ldrb	r3, [r5, #13]
   27b06:	079b      	lsls	r3, r3, #30
   27b08:	d502      	bpl.n	27b10 <bt_smp_disconnected+0x3a>
			bt_keys_clear(keys);
   27b0a:	4628      	mov	r0, r5
   27b0c:	f7f1 f8fa 	bl	18d04 <bt_keys_clear>
__ssp_bos_icheck3(memset, void *, int)
   27b10:	4630      	mov	r0, r6
}
   27b12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   27b16:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
   27b1a:	2100      	movs	r1, #0
   27b1c:	f001 be83 	b.w	29826 <memset>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   27b20:	2101      	movs	r1, #1
   27b22:	4620      	mov	r0, r4
   27b24:	f7ff fd3c 	bl	275a0 <atomic_test_bit>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   27b28:	2800      	cmp	r0, #0
   27b2a:	d1e4      	bne.n	27af6 <bt_smp_disconnected+0x20>
	    atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   27b2c:	210f      	movs	r1, #15
   27b2e:	4620      	mov	r0, r4
   27b30:	f7ff fd36 	bl	275a0 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   27b34:	2800      	cmp	r0, #0
   27b36:	d1de      	bne.n	27af6 <bt_smp_disconnected+0x20>
   27b38:	e7e1      	b.n	27afe <bt_smp_disconnected+0x28>

00027b3a <sys_mem_swap.constprop.0>:
static inline void sys_mem_swap(void *buf, size_t length)
   27b3a:	b510      	push	{r4, lr}
   27b3c:	1e43      	subs	r3, r0, #1
   27b3e:	f100 0210 	add.w	r2, r0, #16
   27b42:	3007      	adds	r0, #7
		uint8_t tmp = ((uint8_t *)buf)[i];
   27b44:	f813 1f01 	ldrb.w	r1, [r3, #1]!
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   27b48:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
	for (i = 0; i < (length/2); i++) {
   27b4c:	4283      	cmp	r3, r0
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   27b4e:	701c      	strb	r4, [r3, #0]
		((uint8_t *)buf)[length - 1 - i] = tmp;
   27b50:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < (length/2); i++) {
   27b52:	d1f7      	bne.n	27b44 <sys_mem_swap.constprop.0+0xa>
	}
}
   27b54:	bd10      	pop	{r4, pc}

00027b56 <bt_crypto_aes_cmac>:
{
   27b56:	b570      	push	{r4, r5, r6, lr}
   27b58:	b0c2      	sub	sp, #264	; 0x108
   27b5a:	460d      	mov	r5, r1
   27b5c:	4616      	mov	r6, r2
	if (tc_cmac_setup(&state, key, &sched) == TC_CRYPTO_FAIL) {
   27b5e:	4601      	mov	r1, r0
   27b60:	aa16      	add	r2, sp, #88	; 0x58
   27b62:	4668      	mov	r0, sp
{
   27b64:	461c      	mov	r4, r3
	if (tc_cmac_setup(&state, key, &sched) == TC_CRYPTO_FAIL) {
   27b66:	f7fd fe01 	bl	2576c <tc_cmac_setup>
   27b6a:	b918      	cbnz	r0, 27b74 <bt_crypto_aes_cmac+0x1e>
		return -EIO;
   27b6c:	f06f 0004 	mvn.w	r0, #4
}
   27b70:	b042      	add	sp, #264	; 0x108
   27b72:	bd70      	pop	{r4, r5, r6, pc}
	if (tc_cmac_update(&state, in, len) == TC_CRYPTO_FAIL) {
   27b74:	4632      	mov	r2, r6
   27b76:	4629      	mov	r1, r5
   27b78:	4668      	mov	r0, sp
   27b7a:	f7fd fe22 	bl	257c2 <tc_cmac_update>
   27b7e:	2800      	cmp	r0, #0
   27b80:	d0f4      	beq.n	27b6c <bt_crypto_aes_cmac+0x16>
	if (tc_cmac_final(out, &state) == TC_CRYPTO_FAIL) {
   27b82:	4669      	mov	r1, sp
   27b84:	4620      	mov	r0, r4
   27b86:	f7fd fe86 	bl	25896 <tc_cmac_final>
   27b8a:	2800      	cmp	r0, #0
   27b8c:	d0ee      	beq.n	27b6c <bt_crypto_aes_cmac+0x16>
	return 0;
   27b8e:	2000      	movs	r0, #0
   27b90:	e7ee      	b.n	27b70 <bt_crypto_aes_cmac+0x1a>

00027b92 <bt_crypto_f4>:
{
   27b92:	b5f0      	push	{r4, r5, r6, r7, lr}
   27b94:	460e      	mov	r6, r1
   27b96:	4614      	mov	r4, r2
   27b98:	461d      	mov	r5, r3
   27b9a:	b097      	sub	sp, #92	; 0x5c
	sys_memcpy_swap(m, u, 32);
   27b9c:	4601      	mov	r1, r0
   27b9e:	2220      	movs	r2, #32
   27ba0:	a805      	add	r0, sp, #20
{
   27ba2:	9f1c      	ldr	r7, [sp, #112]	; 0x70
	sys_memcpy_swap(m, u, 32);
   27ba4:	f7f1 f8d0 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, v, 32);
   27ba8:	2220      	movs	r2, #32
   27baa:	4631      	mov	r1, r6
   27bac:	a80d      	add	r0, sp, #52	; 0x34
   27bae:	f7f1 f8cb 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(xs, x, 16);
   27bb2:	4621      	mov	r1, r4
   27bb4:	2210      	movs	r2, #16
   27bb6:	a801      	add	r0, sp, #4
	m[64] = z;
   27bb8:	f88d 5054 	strb.w	r5, [sp, #84]	; 0x54
	sys_memcpy_swap(xs, x, 16);
   27bbc:	f7f1 f8c4 	bl	18d48 <sys_memcpy_swap>
	err = bt_crypto_aes_cmac(xs, m, sizeof(m), res);
   27bc0:	463b      	mov	r3, r7
   27bc2:	2241      	movs	r2, #65	; 0x41
   27bc4:	a905      	add	r1, sp, #20
   27bc6:	a801      	add	r0, sp, #4
   27bc8:	f7ff ffc5 	bl	27b56 <bt_crypto_aes_cmac>
	if (err) {
   27bcc:	4604      	mov	r4, r0
   27bce:	b910      	cbnz	r0, 27bd6 <bt_crypto_f4+0x44>
	sys_mem_swap(res, 16);
   27bd0:	4638      	mov	r0, r7
   27bd2:	f7ff ffb2 	bl	27b3a <sys_mem_swap.constprop.0>
}
   27bd6:	4620      	mov	r0, r4
   27bd8:	b017      	add	sp, #92	; 0x5c
   27bda:	bdf0      	pop	{r4, r5, r6, r7, pc}

00027bdc <bt_crypto_f6>:
{
   27bdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   27be0:	4616      	mov	r6, r2
   27be2:	461d      	mov	r5, r3
   27be4:	b097      	sub	sp, #92	; 0x5c
   27be6:	4604      	mov	r4, r0
   27be8:	e9dd 981f 	ldrd	r9, r8, [sp, #124]	; 0x7c
	sys_memcpy_swap(m, n1, 16);
   27bec:	2210      	movs	r2, #16
   27bee:	a805      	add	r0, sp, #20
{
   27bf0:	9f21      	ldr	r7, [sp, #132]	; 0x84
	sys_memcpy_swap(m, n1, 16);
   27bf2:	f7f1 f8a9 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(m + 16, n2, 16);
   27bf6:	2210      	movs	r2, #16
   27bf8:	4631      	mov	r1, r6
   27bfa:	a809      	add	r0, sp, #36	; 0x24
   27bfc:	f7f1 f8a4 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, r, 16);
   27c00:	2210      	movs	r2, #16
   27c02:	4629      	mov	r1, r5
   27c04:	a80d      	add	r0, sp, #52	; 0x34
   27c06:	f7f1 f89f 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(m + 48, iocap, 3);
   27c0a:	2203      	movs	r2, #3
   27c0c:	991e      	ldr	r1, [sp, #120]	; 0x78
   27c0e:	a811      	add	r0, sp, #68	; 0x44
   27c10:	f7f1 f89a 	bl	18d48 <sys_memcpy_swap>
	m[51] = a1->type;
   27c14:	4649      	mov	r1, r9
   27c16:	f811 3b01 	ldrb.w	r3, [r1], #1
	memcpy(m + 52, a1->a.val, 6);
   27c1a:	f8d9 0001 	ldr.w	r0, [r9, #1]
	m[51] = a1->type;
   27c1e:	f88d 3047 	strb.w	r3, [sp, #71]	; 0x47
	memcpy(m + 52, a1->a.val, 6);
   27c22:	888b      	ldrh	r3, [r1, #4]
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   27c24:	2206      	movs	r2, #6
	memcpy(m + 52, a1->a.val, 6);
   27c26:	9012      	str	r0, [sp, #72]	; 0x48
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   27c28:	a812      	add	r0, sp, #72	; 0x48
	memcpy(m + 52, a1->a.val, 6);
   27c2a:	f8ad 304c 	strh.w	r3, [sp, #76]	; 0x4c
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   27c2e:	f7f1 f88b 	bl	18d48 <sys_memcpy_swap>
	m[58] = a2->type;
   27c32:	4641      	mov	r1, r8
   27c34:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   27c38:	2206      	movs	r2, #6
	m[58] = a2->type;
   27c3a:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
	memcpy(m + 59, a2->a.val, 6);
   27c3e:	f8d8 3001 	ldr.w	r3, [r8, #1]
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   27c42:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
	memcpy(m + 59, a2->a.val, 6);
   27c46:	f8cd 304f 	str.w	r3, [sp, #79]	; 0x4f
   27c4a:	888b      	ldrh	r3, [r1, #4]
   27c4c:	f8ad 3053 	strh.w	r3, [sp, #83]	; 0x53
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   27c50:	f7f1 f87a 	bl	18d48 <sys_memcpy_swap>
	sys_memcpy_swap(ws, w, 16);
   27c54:	4621      	mov	r1, r4
   27c56:	2210      	movs	r2, #16
   27c58:	a801      	add	r0, sp, #4
   27c5a:	f7f1 f875 	bl	18d48 <sys_memcpy_swap>
	err = bt_crypto_aes_cmac(ws, m, sizeof(m), check);
   27c5e:	463b      	mov	r3, r7
   27c60:	2241      	movs	r2, #65	; 0x41
   27c62:	a905      	add	r1, sp, #20
   27c64:	a801      	add	r0, sp, #4
   27c66:	f7ff ff76 	bl	27b56 <bt_crypto_aes_cmac>
	if (err) {
   27c6a:	4604      	mov	r4, r0
   27c6c:	b910      	cbnz	r0, 27c74 <bt_crypto_f6+0x98>
	sys_mem_swap(check, 16);
   27c6e:	4638      	mov	r0, r7
   27c70:	f7ff ff63 	bl	27b3a <sys_mem_swap.constprop.0>
}
   27c74:	4620      	mov	r0, r4
   27c76:	b017      	add	sp, #92	; 0x5c
   27c78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00027c7c <fixed_data_unref>:
}
   27c7c:	4770      	bx	lr

00027c7e <net_buf_alloc_fixed>:
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   27c7e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
	return net_buf_alloc_len(pool, fixed->data_size, timeout);
   27c80:	6849      	ldr	r1, [r1, #4]
   27c82:	6809      	ldr	r1, [r1, #0]
   27c84:	f7f1 b962 	b.w	18f4c <net_buf_alloc_len>

00027c88 <net_buf_get>:
	return z_impl_k_queue_get(queue, timeout);
   27c88:	f7f8 b85c 	b.w	1fd44 <z_impl_k_queue_get>

00027c8c <net_buf_simple_push_u8>:
{
   27c8c:	b510      	push	{r4, lr}
   27c8e:	460c      	mov	r4, r1
	uint8_t *data = net_buf_simple_push(buf, 1);
   27c90:	2101      	movs	r1, #1
   27c92:	f7f1 fc29 	bl	194e8 <net_buf_simple_push>
	*data = val;
   27c96:	7004      	strb	r4, [r0, #0]
}
   27c98:	bd10      	pop	{r4, pc}

00027c9a <net_buf_simple_pull_le16>:
{
   27c9a:	b510      	push	{r4, lr}
	val = UNALIGNED_GET((uint16_t *)buf->data);
   27c9c:	6803      	ldr	r3, [r0, #0]
	net_buf_simple_pull(buf, sizeof(val));
   27c9e:	2102      	movs	r1, #2
	val = UNALIGNED_GET((uint16_t *)buf->data);
   27ca0:	881c      	ldrh	r4, [r3, #0]
	net_buf_simple_pull(buf, sizeof(val));
   27ca2:	f7f1 fc41 	bl	19528 <net_buf_simple_pull>
}
   27ca6:	4620      	mov	r0, r4
   27ca8:	bd10      	pop	{r4, pc}

00027caa <net_buf_simple_headroom>:
	return buf->data - buf->__buf;
   27caa:	6802      	ldr	r2, [r0, #0]
   27cac:	6880      	ldr	r0, [r0, #8]
}
   27cae:	1a10      	subs	r0, r2, r0
   27cb0:	4770      	bx	lr

00027cb2 <net_buf_simple_tailroom>:

size_t net_buf_simple_tailroom(struct net_buf_simple *buf)
{
	return buf->size - net_buf_simple_headroom(buf) - buf->len;
   27cb2:	8883      	ldrh	r3, [r0, #4]
   27cb4:	88c2      	ldrh	r2, [r0, #6]
	return buf->data - buf->__buf;
   27cb6:	6881      	ldr	r1, [r0, #8]
	return buf->size - net_buf_simple_headroom(buf) - buf->len;
   27cb8:	1ad2      	subs	r2, r2, r3
	return buf->data - buf->__buf;
   27cba:	6803      	ldr	r3, [r0, #0]
   27cbc:	1a5b      	subs	r3, r3, r1
}
   27cbe:	1ad0      	subs	r0, r2, r3
   27cc0:	4770      	bx	lr

00027cc2 <net_buf_simple_add_mem>:
{
   27cc2:	b538      	push	{r3, r4, r5, lr}
   27cc4:	460d      	mov	r5, r1
   27cc6:	4614      	mov	r4, r2
	return memcpy(net_buf_simple_add(buf, len), mem, len);
   27cc8:	4611      	mov	r1, r2
   27cca:	f7f1 fc69 	bl	195a0 <net_buf_simple_add>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   27cce:	4622      	mov	r2, r4
   27cd0:	4629      	mov	r1, r5
}
   27cd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   27cd6:	f001 bd6c 	b.w	297b2 <memcpy>

00027cda <net_buf_simple_add_u8>:
{
   27cda:	b510      	push	{r4, lr}
   27cdc:	460c      	mov	r4, r1
	u8 = net_buf_simple_add(buf, 1);
   27cde:	2101      	movs	r1, #1
   27ce0:	f7f1 fc5e 	bl	195a0 <net_buf_simple_add>
	*u8 = val;
   27ce4:	7004      	strb	r4, [r0, #0]
}
   27ce6:	bd10      	pop	{r4, pc}

00027ce8 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27ce8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27cea:	ab0b      	add	r3, sp, #44	; 0x2c
   27cec:	9305      	str	r3, [sp, #20]
   27cee:	9303      	str	r3, [sp, #12]
   27cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27cf2:	2201      	movs	r2, #1
   27cf4:	9302      	str	r3, [sp, #8]
   27cf6:	2300      	movs	r3, #0
   27cf8:	4618      	mov	r0, r3
   27cfa:	e9cd 3300 	strd	r3, r3, [sp]
   27cfe:	f7e6 fb25 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   27d02:	b007      	add	sp, #28
   27d04:	f85d fb04 	ldr.w	pc, [sp], #4

00027d08 <adc_context_on_timer_expired>:
{
   27d08:	b410      	push	{r4}
   27d0a:	4603      	mov	r3, r0
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
   27d0c:	3808      	subs	r0, #8
   27d0e:	e8d0 2fef 	ldaex	r2, [r0]
   27d12:	1c51      	adds	r1, r2, #1
   27d14:	e8c0 1fe4 	stlex	r4, r1, [r0]
   27d18:	2c00      	cmp	r4, #0
   27d1a:	d1f8      	bne.n	27d0e <adc_context_on_timer_expired+0x6>
	if (atomic_inc(&ctx->sampling_requested) == 0) {
   27d1c:	b912      	cbnz	r2, 27d24 <adc_context_on_timer_expired+0x1c>
}
   27d1e:	bc10      	pop	{r4}
		adc_context_start_sampling(ctx);
   27d20:	f7f1 bc80 	b.w	19624 <adc_context_start_sampling>
		ctx->status = -EBUSY;
   27d24:	f06f 020f 	mvn.w	r2, #15
}
   27d28:	bc10      	pop	{r4}
		ctx->status = -EBUSY;
   27d2a:	669a      	str	r2, [r3, #104]	; 0x68
}
   27d2c:	4770      	bx	lr

00027d2e <set_on_state>:
	__asm__ volatile(
   27d2e:	f04f 0320 	mov.w	r3, #32
   27d32:	f3ef 8211 	mrs	r2, BASEPRI
   27d36:	f383 8812 	msr	BASEPRI_MAX, r3
   27d3a:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   27d3e:	6803      	ldr	r3, [r0, #0]
   27d40:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   27d44:	f043 0302 	orr.w	r3, r3, #2
   27d48:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   27d4a:	f382 8811 	msr	BASEPRI, r2
   27d4e:	f3bf 8f6f 	isb	sy
}
   27d52:	4770      	bx	lr

00027d54 <async_start>:
{
   27d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   27d56:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
   27d58:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
   27d5a:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
   27d5c:	f04f 0520 	mov.w	r5, #32
   27d60:	f3ef 8611 	mrs	r6, BASEPRI
   27d64:	f385 8812 	msr	BASEPRI_MAX, r5
   27d68:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   27d6c:	250c      	movs	r5, #12
   27d6e:	4369      	muls	r1, r5
   27d70:	440c      	add	r4, r1
   27d72:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   27d76:	f005 0c07 	and.w	ip, r5, #7
   27d7a:	f1bc 0f01 	cmp.w	ip, #1
   27d7e:	d10c      	bne.n	27d9a <async_start+0x46>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   27d80:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
	__asm__ volatile(
   27d84:	f386 8811 	msr	BASEPRI, r6
   27d88:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
   27d8c:	e9c4 2320 	strd	r2, r3, [r4, #128]	; 0x80
	 get_sub_config(dev, type)->start();
   27d90:	6843      	ldr	r3, [r0, #4]
   27d92:	585b      	ldr	r3, [r3, r1]
   27d94:	4798      	blx	r3
	return 0;
   27d96:	2000      	movs	r0, #0
}
   27d98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
   27d9a:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
   27d9e:	42af      	cmp	r7, r5
   27da0:	f386 8811 	msr	BASEPRI, r6
   27da4:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
   27da8:	bf0c      	ite	eq
   27daa:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
   27dae:	f04f 30ff 	movne.w	r0, #4294967295
   27db2:	e7f1      	b.n	27d98 <async_start+0x44>

00027db4 <api_start>:
{
   27db4:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
   27db6:	2480      	movs	r4, #128	; 0x80
   27db8:	9400      	str	r4, [sp, #0]
   27dba:	f7ff ffcb 	bl	27d54 <async_start>
}
   27dbe:	b002      	add	sp, #8
   27dc0:	bd10      	pop	{r4, pc}

00027dc2 <onoff_started_callback>:
	return &data->mgr[type];
   27dc2:	6900      	ldr	r0, [r0, #16]
   27dc4:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
   27dc6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   27dca:	2100      	movs	r1, #0
   27dcc:	4710      	bx	r2

00027dce <hfclkaudio_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   27dce:	2003      	movs	r0, #3
   27dd0:	f7f4 bea8 	b.w	1cb24 <nrfx_clock_start>

00027dd4 <hfclk192m_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
   27dd4:	2002      	movs	r0, #2
   27dd6:	f7f4 bea5 	b.w	1cb24 <nrfx_clock_start>

00027dda <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   27dda:	2000      	movs	r0, #0
   27ddc:	f7f4 bea2 	b.w	1cb24 <nrfx_clock_start>

00027de0 <hfclkaudio_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   27de0:	2003      	movs	r0, #3
   27de2:	f7f4 bf1d 	b.w	1cc20 <nrfx_clock_stop>

00027de6 <hfclk192m_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
   27de6:	2002      	movs	r0, #2
   27de8:	f7f4 bf1a 	b.w	1cc20 <nrfx_clock_stop>

00027dec <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   27dec:	2000      	movs	r0, #0
   27dee:	f7f4 bf17 	b.w	1cc20 <nrfx_clock_stop>

00027df2 <blocking_start_callback>:
{
   27df2:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   27df4:	f7f8 b810 	b.w	1fe18 <z_impl_k_sem_give>

00027df8 <api_stop>:
	return stop(dev, subsys, CTX_API);
   27df8:	2280      	movs	r2, #128	; 0x80
   27dfa:	f7f1 be65 	b.w	19ac8 <stop>

00027dfe <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27dfe:	6843      	ldr	r3, [r0, #4]
}
   27e00:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27e02:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
   27e04:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
   27e06:	600b      	str	r3, [r1, #0]
}
   27e08:	4770      	bx	lr

00027e0a <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27e0a:	6843      	ldr	r3, [r0, #4]
	const uint32_t set_mask = value & mask;
   27e0c:	ea02 0001 	and.w	r0, r2, r1
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27e10:	685b      	ldr	r3, [r3, #4]
	const uint32_t clear_mask = (~set_mask) & mask;
   27e12:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
   27e16:	6098      	str	r0, [r3, #8]
}
   27e18:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
   27e1a:	60d9      	str	r1, [r3, #12]
   27e1c:	4770      	bx	lr

00027e1e <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27e1e:	6843      	ldr	r3, [r0, #4]
}
   27e20:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27e22:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
   27e24:	6099      	str	r1, [r3, #8]
}
   27e26:	4770      	bx	lr

00027e28 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27e28:	6843      	ldr	r3, [r0, #4]
}
   27e2a:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27e2c:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
   27e2e:	60d9      	str	r1, [r3, #12]
}
   27e30:	4770      	bx	lr

00027e32 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27e32:	6843      	ldr	r3, [r0, #4]
   27e34:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
   27e36:	6853      	ldr	r3, [r2, #4]
	const uint32_t set_mask = value & mask;
   27e38:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
   27e3c:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
   27e3e:	6090      	str	r0, [r2, #8]
}
   27e40:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
   27e42:	60d3      	str	r3, [r2, #12]
   27e44:	4770      	bx	lr

00027e46 <irq_connect4>:
#ifdef CONFIG_SPI_3_NRF_SPIM
SPI_NRFX_SPIM_DEFINE(3);
#endif

#ifdef CONFIG_SPI_4_NRF_SPIM
SPI_NRFX_SPIM_DEFINE(4);
   27e46:	2200      	movs	r2, #0
   27e48:	2101      	movs	r1, #1
   27e4a:	200a      	movs	r0, #10
   27e4c:	f7e8 b98c 	b.w	10168 <z_arm_irq_priority_set>

00027e50 <spi_context_get_next_buf.constprop.0>:
static inline void *spi_context_get_next_buf(const struct spi_buf **current,
   27e50:	b510      	push	{r4, lr}
	while (*count) {
   27e52:	680b      	ldr	r3, [r1, #0]
   27e54:	b913      	cbnz	r3, 27e5c <spi_context_get_next_buf.constprop.0+0xc>
	return NULL;
   27e56:	4618      	mov	r0, r3
	*buf_len = 0;
   27e58:	6013      	str	r3, [r2, #0]
	return NULL;
   27e5a:	e005      	b.n	27e68 <spi_context_get_next_buf.constprop.0+0x18>
		if (((*current)->len / dfs) != 0) {
   27e5c:	6803      	ldr	r3, [r0, #0]
   27e5e:	685c      	ldr	r4, [r3, #4]
   27e60:	b11c      	cbz	r4, 27e6a <spi_context_get_next_buf.constprop.0+0x1a>
			*buf_len = (*current)->len / dfs;
   27e62:	6014      	str	r4, [r2, #0]
			return (*current)->buf;
   27e64:	6803      	ldr	r3, [r0, #0]
   27e66:	6818      	ldr	r0, [r3, #0]
}
   27e68:	bd10      	pop	{r4, pc}
		++(*current);
   27e6a:	3308      	adds	r3, #8
   27e6c:	6003      	str	r3, [r0, #0]
		--(*count);
   27e6e:	680b      	ldr	r3, [r1, #0]
   27e70:	3b01      	subs	r3, #1
   27e72:	600b      	str	r3, [r1, #0]
   27e74:	e7ed      	b.n	27e52 <spi_context_get_next_buf.constprop.0+0x2>

00027e76 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27e76:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27e78:	ab0b      	add	r3, sp, #44	; 0x2c
   27e7a:	9305      	str	r3, [sp, #20]
   27e7c:	9303      	str	r3, [sp, #12]
   27e7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27e80:	2201      	movs	r2, #1
   27e82:	9302      	str	r3, [sp, #8]
   27e84:	2300      	movs	r3, #0
   27e86:	4618      	mov	r0, r3
   27e88:	e9cd 3300 	strd	r3, r3, [sp]
   27e8c:	f7e6 fa5e 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   27e90:	b007      	add	sp, #28
   27e92:	f85d fb04 	ldr.w	pc, [sp], #4

00027e96 <_spi_context_cs_control>:
{
   27e96:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
   27e98:	6803      	ldr	r3, [r0, #0]
{
   27e9a:	4604      	mov	r4, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
   27e9c:	b1e3      	cbz	r3, 27ed8 <_spi_context_cs_control+0x42>
   27e9e:	6898      	ldr	r0, [r3, #8]
   27ea0:	b1d0      	cbz	r0, 27ed8 <_spi_context_cs_control+0x42>
   27ea2:	6805      	ldr	r5, [r0, #0]
   27ea4:	b1c5      	cbz	r5, 27ed8 <_spi_context_cs_control+0x42>
		if (on) {
   27ea6:	b149      	cbz	r1, 27ebc <_spi_context_cs_control+0x26>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
   27ea8:	2101      	movs	r1, #1
   27eaa:	f7f2 f9f7 	bl	1a29c <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
   27eae:	6823      	ldr	r3, [r4, #0]
   27eb0:	689b      	ldr	r3, [r3, #8]
   27eb2:	6898      	ldr	r0, [r3, #8]
}
   27eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_busy_wait(usec_to_wait);
   27eb8:	f001 bb72 	b.w	295a0 <z_impl_k_busy_wait>
			if (!force_off &&
   27ebc:	b912      	cbnz	r2, 27ec4 <_spi_context_cs_control+0x2e>
   27ebe:	889b      	ldrh	r3, [r3, #4]
   27ec0:	04db      	lsls	r3, r3, #19
   27ec2:	d409      	bmi.n	27ed8 <_spi_context_cs_control+0x42>
			k_busy_wait(ctx->config->cs->delay);
   27ec4:	6880      	ldr	r0, [r0, #8]
   27ec6:	f001 fb6b 	bl	295a0 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
   27eca:	6823      	ldr	r3, [r4, #0]
   27ecc:	2100      	movs	r1, #0
   27ece:	6898      	ldr	r0, [r3, #8]
}
   27ed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
   27ed4:	f7f2 b9e2 	b.w	1a29c <gpio_pin_set_dt.isra.0>
}
   27ed8:	bd38      	pop	{r3, r4, r5, pc}

00027eda <spi_context_unlock_unconditionally>:
{
   27eda:	b510      	push	{r4, lr}
	_spi_context_cs_control(ctx, false, true);
   27edc:	2201      	movs	r2, #1
   27ede:	2100      	movs	r1, #0
{
   27ee0:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
   27ee2:	f7ff ffd8 	bl	27e96 <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
   27ee6:	69a3      	ldr	r3, [r4, #24]
   27ee8:	b933      	cbnz	r3, 27ef8 <spi_context_unlock_unconditionally+0x1e>
		ctx->owner = NULL;
   27eea:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
   27eec:	f104 0010 	add.w	r0, r4, #16
}
   27ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   27ef4:	f7f7 bf90 	b.w	1fe18 <z_impl_k_sem_give>
   27ef8:	bd10      	pop	{r4, pc}

00027efa <spi_nrfx_release>:
{
   27efa:	b510      	push	{r4, lr}
	struct spi_nrfx_data *dev_data = dev->data;
   27efc:	6900      	ldr	r0, [r0, #16]
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
   27efe:	6803      	ldr	r3, [r0, #0]
   27f00:	428b      	cmp	r3, r1
   27f02:	d106      	bne.n	27f12 <spi_nrfx_release+0x18>
	if (dev_data->busy) {
   27f04:	f890 406c 	ldrb.w	r4, [r0, #108]	; 0x6c
   27f08:	b934      	cbnz	r4, 27f18 <spi_nrfx_release+0x1e>
	spi_context_unlock_unconditionally(&dev_data->ctx);
   27f0a:	f7ff ffe6 	bl	27eda <spi_context_unlock_unconditionally>
	return 0;
   27f0e:	4620      	mov	r0, r4
}
   27f10:	bd10      	pop	{r4, pc}
		return -EINVAL;
   27f12:	f06f 0015 	mvn.w	r0, #21
   27f16:	e7fb      	b.n	27f10 <spi_nrfx_release+0x16>
		return -EBUSY;
   27f18:	f06f 000f 	mvn.w	r0, #15
   27f1c:	e7f8      	b.n	27f10 <spi_nrfx_release+0x16>

00027f1e <k_sem_give>:
   27f1e:	f7f7 bf7b 	b.w	1fe18 <z_impl_k_sem_give>

00027f22 <qspi_handler>:
	if (event == NRFX_QSPI_EVENT_DONE) {
   27f22:	b918      	cbnz	r0, 27f2c <qspi_handler+0xa>
	k_sem_give(&dev_data->sync);
   27f24:	f101 0030 	add.w	r0, r1, #48	; 0x30
   27f28:	f7ff bff9 	b.w	27f1e <k_sem_give>
}
   27f2c:	4770      	bx	lr

00027f2e <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27f2e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27f30:	ab0b      	add	r3, sp, #44	; 0x2c
   27f32:	9305      	str	r3, [sp, #20]
   27f34:	9303      	str	r3, [sp, #12]
   27f36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27f38:	9302      	str	r3, [sp, #8]
   27f3a:	2300      	movs	r3, #0
   27f3c:	4618      	mov	r0, r3
   27f3e:	e9cd 3300 	strd	r3, r3, [sp]
   27f42:	f7e6 fa03 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   27f46:	b007      	add	sp, #28
   27f48:	f85d fb04 	ldr.w	pc, [sp], #4

00027f4c <qspi_lock.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
   27f4c:	f04f 32ff 	mov.w	r2, #4294967295
   27f50:	f04f 33ff 	mov.w	r3, #4294967295
   27f54:	3018      	adds	r0, #24
   27f56:	f7f7 bfa3 	b.w	1fea0 <z_impl_k_sem_take>

00027f5a <qspi_trans_lock.isra.0>:
   27f5a:	f04f 32ff 	mov.w	r2, #4294967295
   27f5e:	f04f 33ff 	mov.w	r3, #4294967295
   27f62:	f7f7 bf9d 	b.w	1fea0 <z_impl_k_sem_take>

00027f66 <qspi_nor_write_protection_set>:
{
   27f66:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct qspi_cmd cmd = {
   27f68:	2200      	movs	r2, #0
   27f6a:	4291      	cmp	r1, r2
   27f6c:	bf0c      	ite	eq
   27f6e:	2306      	moveq	r3, #6
   27f70:	2304      	movne	r3, #4
	if (qspi_send_cmd(dev, &cmd, false) != 0) {
   27f72:	a901      	add	r1, sp, #4
	struct qspi_cmd cmd = {
   27f74:	e9cd 2201 	strd	r2, r2, [sp, #4]
   27f78:	9203      	str	r2, [sp, #12]
   27f7a:	f88d 3004 	strb.w	r3, [sp, #4]
	if (qspi_send_cmd(dev, &cmd, false) != 0) {
   27f7e:	f7f2 fcf5 	bl	1a96c <qspi_send_cmd>
		ret = -EIO;
   27f82:	2800      	cmp	r0, #0
}
   27f84:	bf18      	it	ne
   27f86:	f06f 0004 	mvnne.w	r0, #4
   27f8a:	b005      	add	sp, #20
   27f8c:	f85d fb04 	ldr.w	pc, [sp], #4

00027f90 <qspi_rdsr.constprop.0>:
static int qspi_rdsr(const struct device *dev, uint8_t sr_num)
   27f90:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t sr = 0xFF;
   27f92:	23ff      	movs	r3, #255	; 0xff
   27f94:	f88d 3003 	strb.w	r3, [sp, #3]
	const struct qspi_buf sr_buf = {
   27f98:	f10d 0303 	add.w	r3, sp, #3
	struct qspi_cmd cmd = {
   27f9c:	2200      	movs	r2, #0
	const struct qspi_buf sr_buf = {
   27f9e:	9301      	str	r3, [sp, #4]
	struct qspi_cmd cmd = {
   27fa0:	2301      	movs	r3, #1
   27fa2:	e9cd 3202 	strd	r3, r2, [sp, #8]
   27fa6:	2305      	movs	r3, #5
	int ret = qspi_send_cmd(dev, &cmd, false);
   27fa8:	a903      	add	r1, sp, #12
	struct qspi_cmd cmd = {
   27faa:	f88d 300c 	strb.w	r3, [sp, #12]
   27fae:	ab01      	add	r3, sp, #4
   27fb0:	9204      	str	r2, [sp, #16]
   27fb2:	9305      	str	r3, [sp, #20]
	int ret = qspi_send_cmd(dev, &cmd, false);
   27fb4:	f7f2 fcda 	bl	1a96c <qspi_send_cmd>
	return (ret < 0) ? ret : sr;
   27fb8:	2800      	cmp	r0, #0
   27fba:	bfa8      	it	ge
   27fbc:	f89d 0003 	ldrbge.w	r0, [sp, #3]
}
   27fc0:	b007      	add	sp, #28
   27fc2:	f85d fb04 	ldr.w	pc, [sp], #4

00027fc6 <is_regular_addr_valid>:
{
   27fc6:	b538      	push	{r3, r4, r5, lr}
   27fc8:	4605      	mov	r5, r0
   27fca:	460c      	mov	r4, r1
	return is_within_bounds(addr, len, 0, nrfx_nvmc_flash_size_get());
   27fcc:	f000 fc6a 	bl	288a4 <nrfx_nvmc_flash_size_get>
			(addr < (boundary_start + boundary_size)) &&
   27fd0:	2d00      	cmp	r5, #0
   27fd2:	db07      	blt.n	27fe4 <is_regular_addr_valid+0x1e>
	return (addr >= boundary_start &&
   27fd4:	42a8      	cmp	r0, r5
   27fd6:	d905      	bls.n	27fe4 <is_regular_addr_valid+0x1e>
			(len <= (boundary_start + boundary_size - addr)));
   27fd8:	1b40      	subs	r0, r0, r5
			(addr < (boundary_start + boundary_size)) &&
   27fda:	4284      	cmp	r4, r0
   27fdc:	bf8c      	ite	hi
   27fde:	2000      	movhi	r0, #0
   27fe0:	2001      	movls	r0, #1
}
   27fe2:	bd38      	pop	{r3, r4, r5, pc}
			(addr < (boundary_start + boundary_size)) &&
   27fe4:	2000      	movs	r0, #0
   27fe6:	e7fc      	b.n	27fe2 <is_regular_addr_valid+0x1c>

00027fe8 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27fe8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27fea:	ab0b      	add	r3, sp, #44	; 0x2c
   27fec:	9305      	str	r3, [sp, #20]
   27fee:	9303      	str	r3, [sp, #12]
   27ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27ff2:	2201      	movs	r2, #1
   27ff4:	9302      	str	r3, [sp, #8]
   27ff6:	2300      	movs	r3, #0
   27ff8:	4618      	mov	r0, r3
   27ffa:	e9cd 3300 	strd	r3, r3, [sp]
   27ffe:	f7e6 f9a5 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   28002:	b007      	add	sp, #28
   28004:	f85d fb04 	ldr.w	pc, [sp], #4

00028008 <flash_get_page_info>:

#include <zephyr/drivers/flash.h>

static int flash_get_page_info(const struct device *dev, off_t offs,
			       uint32_t index, struct flash_pages_info *info)
{
   28008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2800a:	461c      	mov	r4, r3
	const struct flash_driver_api *api = dev->api;
	const struct flash_pages_layout *layout;
	size_t layout_size;
	uint32_t index_jmp;

	info->start_offset = 0;
   2800c:	2300      	movs	r3, #0
{
   2800e:	4616      	mov	r6, r2
	const struct flash_driver_api *api = dev->api;
   28010:	6882      	ldr	r2, [r0, #8]
	info->start_offset = 0;
   28012:	6023      	str	r3, [r4, #0]
	info->index = 0U;
   28014:	60a3      	str	r3, [r4, #8]
{
   28016:	460d      	mov	r5, r1

	api->page_layout(dev, &layout, &layout_size);
   28018:	6913      	ldr	r3, [r2, #16]
   2801a:	4669      	mov	r1, sp
   2801c:	aa01      	add	r2, sp, #4
   2801e:	4798      	blx	r3

	while (layout_size--) {
   28020:	9b01      	ldr	r3, [sp, #4]
   28022:	1e5a      	subs	r2, r3, #1
   28024:	9201      	str	r2, [sp, #4]
   28026:	b91b      	cbnz	r3, 28030 <flash_get_page_info+0x28>
		}

		layout++;
	}

	return -EINVAL; /* page at offs or idx doesn't exist */
   28028:	f06f 0015 	mvn.w	r0, #21
}
   2802c:	b003      	add	sp, #12
   2802e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		info->size = layout->pages_size;
   28030:	9800      	ldr	r0, [sp, #0]
			index_jmp = index - info->index;
   28032:	68a2      	ldr	r2, [r4, #8]
		info->size = layout->pages_size;
   28034:	6847      	ldr	r7, [r0, #4]
			index_jmp = (offs - info->start_offset) / info->size;
   28036:	6821      	ldr	r1, [r4, #0]
		info->size = layout->pages_size;
   28038:	6067      	str	r7, [r4, #4]
		if (offs == 0) {
   2803a:	b985      	cbnz	r5, 2805e <flash_get_page_info+0x56>
			index_jmp = index - info->index;
   2803c:	1ab3      	subs	r3, r6, r2
		index_jmp = MIN(index_jmp, layout->pages_count);
   2803e:	f8d0 c000 	ldr.w	ip, [r0]
   28042:	4563      	cmp	r3, ip
   28044:	bf28      	it	cs
   28046:	4663      	movcs	r3, ip
		info->start_offset += (index_jmp * info->size);
   28048:	fb03 1107 	mla	r1, r3, r7, r1
		info->index += index_jmp;
   2804c:	441a      	add	r2, r3
		info->start_offset += (index_jmp * info->size);
   2804e:	6021      	str	r1, [r4, #0]
		info->index += index_jmp;
   28050:	60a2      	str	r2, [r4, #8]
		if (index_jmp < layout->pages_count) {
   28052:	6802      	ldr	r2, [r0, #0]
   28054:	429a      	cmp	r2, r3
   28056:	d806      	bhi.n	28066 <flash_get_page_info+0x5e>
		layout++;
   28058:	3008      	adds	r0, #8
   2805a:	9000      	str	r0, [sp, #0]
   2805c:	e7e0      	b.n	28020 <flash_get_page_info+0x18>
			index_jmp = (offs - info->start_offset) / info->size;
   2805e:	1a6b      	subs	r3, r5, r1
   28060:	fbb3 f3f7 	udiv	r3, r3, r7
   28064:	e7eb      	b.n	2803e <flash_get_page_info+0x36>
			return 0;
   28066:	2000      	movs	r0, #0
   28068:	e7e0      	b.n	2802c <flash_get_page_info+0x24>

0002806a <z_impl_flash_get_page_info_by_offs>:

int z_impl_flash_get_page_info_by_offs(const struct device *dev, off_t offs,
				       struct flash_pages_info *info)
{
   2806a:	4613      	mov	r3, r2
	return flash_get_page_info(dev, offs, 0U, info);
   2806c:	2200      	movs	r2, #0
   2806e:	f7ff bfcb 	b.w	28008 <flash_get_page_info>

00028072 <uarte_nrfx_config_get>:
{
   28072:	460b      	mov	r3, r1
	struct uarte_nrfx_data *data = dev->data;
   28074:	6902      	ldr	r2, [r0, #16]
	*cfg = data->uart_config;
   28076:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
   2807a:	e883 0003 	stmia.w	r3, {r0, r1}
}
   2807e:	2000      	movs	r0, #0
   28080:	4770      	bx	lr

00028082 <uarte_nrfx_err_check>:
	return config->uarte_regs;
   28082:	6843      	ldr	r3, [r0, #4]
   28084:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   28086:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   2808a:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
   2808e:	4770      	bx	lr

00028090 <tx_start>:
{
   28090:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
   28092:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
   28094:	6823      	ldr	r3, [r4, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   28096:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   2809a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   2809e:	2200      	movs	r2, #0
   280a0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   280a4:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
   280a8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
   280ac:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   280b0:	6862      	ldr	r2, [r4, #4]
   280b2:	06d2      	lsls	r2, r2, #27
   280b4:	d511      	bpl.n	280da <tx_start+0x4a>
	if (data->async) {
   280b6:	6902      	ldr	r2, [r0, #16]
   280b8:	68d2      	ldr	r2, [r2, #12]
   280ba:	b12a      	cbz	r2, 280c8 <tx_start+0x38>
		data->async->low_power_mask |= mask;
   280bc:	f8d2 10c0 	ldr.w	r1, [r2, #192]	; 0xc0
   280c0:	f041 0101 	orr.w	r1, r1, #1
   280c4:	f8c2 10c0 	str.w	r1, [r2, #192]	; 0xc0
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   280c8:	2108      	movs	r1, #8
	return config->uarte_regs;
   280ca:	6842      	ldr	r2, [r0, #4]
   280cc:	6812      	ldr	r2, [r2, #0]
   280ce:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->INTENSET = mask;
   280d2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   280d6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   280da:	2201      	movs	r2, #1
   280dc:	609a      	str	r2, [r3, #8]
}
   280de:	bd10      	pop	{r4, pc}

000280e0 <user_callback>:
	if (data->async->user_callback) {
   280e0:	6903      	ldr	r3, [r0, #16]
   280e2:	68da      	ldr	r2, [r3, #12]
   280e4:	6813      	ldr	r3, [r2, #0]
   280e6:	b10b      	cbz	r3, 280ec <user_callback+0xc>
		data->async->user_callback(dev, evt, data->async->user_data);
   280e8:	6852      	ldr	r2, [r2, #4]
   280ea:	4718      	bx	r3
}
   280ec:	4770      	bx	lr

000280ee <notify_uart_rx_rdy>:
{
   280ee:	b570      	push	{r4, r5, r6, lr}
   280f0:	b086      	sub	sp, #24
	struct uarte_nrfx_data *data = dev->data;
   280f2:	6906      	ldr	r6, [r0, #16]
{
   280f4:	4604      	mov	r4, r0
   280f6:	460d      	mov	r5, r1
	struct uart_event evt = {
   280f8:	2214      	movs	r2, #20
   280fa:	2100      	movs	r1, #0
   280fc:	a801      	add	r0, sp, #4
   280fe:	f001 fb92 	bl	29826 <memset>
   28102:	2302      	movs	r3, #2
   28104:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx.buf = data->async->rx_buf,
   28108:	68f3      	ldr	r3, [r6, #12]
	user_callback(dev, &evt);
   2810a:	4620      	mov	r0, r4
	struct uart_event evt = {
   2810c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
   2810e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
	user_callback(dev, &evt);
   28110:	a901      	add	r1, sp, #4
	struct uart_event evt = {
   28112:	e9cd 3503 	strd	r3, r5, [sp, #12]
   28116:	9202      	str	r2, [sp, #8]
	user_callback(dev, &evt);
   28118:	f7ff ffe2 	bl	280e0 <user_callback>
}
   2811c:	b006      	add	sp, #24
   2811e:	bd70      	pop	{r4, r5, r6, pc}

00028120 <rx_buf_release>:
{
   28120:	b570      	push	{r4, r5, r6, lr}
	if (*buf) {
   28122:	680e      	ldr	r6, [r1, #0]
{
   28124:	4605      	mov	r5, r0
   28126:	460c      	mov	r4, r1
   28128:	b086      	sub	sp, #24
	if (*buf) {
   2812a:	b17e      	cbz	r6, 2814c <rx_buf_release+0x2c>
		struct uart_event evt = {
   2812c:	2214      	movs	r2, #20
   2812e:	2100      	movs	r1, #0
   28130:	a801      	add	r0, sp, #4
   28132:	f001 fb78 	bl	29826 <memset>
   28136:	2304      	movs	r3, #4
		user_callback(dev, &evt);
   28138:	4628      	mov	r0, r5
   2813a:	eb0d 0103 	add.w	r1, sp, r3
		struct uart_event evt = {
   2813e:	f88d 3004 	strb.w	r3, [sp, #4]
   28142:	9602      	str	r6, [sp, #8]
		user_callback(dev, &evt);
   28144:	f7ff ffcc 	bl	280e0 <user_callback>
		*buf = NULL;
   28148:	2300      	movs	r3, #0
   2814a:	6023      	str	r3, [r4, #0]
}
   2814c:	b006      	add	sp, #24
   2814e:	bd70      	pop	{r4, r5, r6, pc}

00028150 <notify_rx_disable>:
{
   28150:	b510      	push	{r4, lr}
   28152:	b086      	sub	sp, #24
   28154:	4604      	mov	r4, r0
	struct uart_event evt = {
   28156:	2214      	movs	r2, #20
   28158:	2100      	movs	r1, #0
   2815a:	a801      	add	r0, sp, #4
   2815c:	f001 fb63 	bl	29826 <memset>
   28160:	2305      	movs	r3, #5
	user_callback(dev, (struct uart_event *)&evt);
   28162:	4620      	mov	r0, r4
   28164:	a901      	add	r1, sp, #4
	struct uart_event evt = {
   28166:	f88d 3004 	strb.w	r3, [sp, #4]
	user_callback(dev, (struct uart_event *)&evt);
   2816a:	f7ff ffb9 	bl	280e0 <user_callback>
}
   2816e:	b006      	add	sp, #24
   28170:	bd10      	pop	{r4, pc}

00028172 <uarte_nrfx_rx_buf_rsp>:
{
   28172:	b570      	push	{r4, r5, r6, lr}
	return config->uarte_regs;
   28174:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   28176:	6905      	ldr	r5, [r0, #16]
	return config->uarte_regs;
   28178:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   2817a:	f04f 0020 	mov.w	r0, #32
   2817e:	f3ef 8611 	mrs	r6, BASEPRI
   28182:	f380 8812 	msr	BASEPRI_MAX, r0
   28186:	f3bf 8f6f 	isb	sy
	if (data->async->rx_buf == NULL) {
   2818a:	68ec      	ldr	r4, [r5, #12]
   2818c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   2818e:	b198      	cbz	r0, 281b8 <uarte_nrfx_rx_buf_rsp+0x46>
	} else if (data->async->rx_next_buf == NULL) {
   28190:	6e60      	ldr	r0, [r4, #100]	; 0x64
   28192:	b9a0      	cbnz	r0, 281be <uarte_nrfx_rx_buf_rsp+0x4c>
		data->async->rx_next_buf = buf;
   28194:	6661      	str	r1, [r4, #100]	; 0x64
		data->async->rx_next_buf_len = len;
   28196:	68ec      	ldr	r4, [r5, #12]
   28198:	66a2      	str	r2, [r4, #104]	; 0x68
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   2819a:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   2819e:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->SHORTS |= mask;
   281a2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   281a6:	f042 0220 	orr.w	r2, r2, #32
   281aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	__asm__ volatile(
   281ae:	f386 8811 	msr	BASEPRI, r6
   281b2:	f3bf 8f6f 	isb	sy
}
   281b6:	bd70      	pop	{r4, r5, r6, pc}
		err = -EACCES;
   281b8:	f06f 000c 	mvn.w	r0, #12
   281bc:	e7f7      	b.n	281ae <uarte_nrfx_rx_buf_rsp+0x3c>
		err = -EBUSY;
   281be:	f06f 000f 	mvn.w	r0, #15
   281c2:	e7f4      	b.n	281ae <uarte_nrfx_rx_buf_rsp+0x3c>

000281c4 <uarte_nrfx_callback_set>:
	struct uarte_nrfx_data *data = dev->data;
   281c4:	6903      	ldr	r3, [r0, #16]
	if (!data->async) {
   281c6:	68d8      	ldr	r0, [r3, #12]
   281c8:	b120      	cbz	r0, 281d4 <uarte_nrfx_callback_set+0x10>
	data->async->user_callback = callback;
   281ca:	6001      	str	r1, [r0, #0]
	data->async->user_data = user_data;
   281cc:	68db      	ldr	r3, [r3, #12]
	return 0;
   281ce:	2000      	movs	r0, #0
	data->async->user_data = user_data;
   281d0:	605a      	str	r2, [r3, #4]
	return 0;
   281d2:	4770      	bx	lr
		return -ENOTSUP;
   281d4:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
   281d8:	4770      	bx	lr

000281da <uarte_nrfx_poll_in>:
{
   281da:	b510      	push	{r4, lr}
	const struct uarte_nrfx_data *data = dev->data;
   281dc:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
   281de:	6843      	ldr	r3, [r0, #4]
	if (data->async) {
   281e0:	68d0      	ldr	r0, [r2, #12]
	return config->uarte_regs;
   281e2:	681b      	ldr	r3, [r3, #0]
	if (data->async) {
   281e4:	b960      	cbnz	r0, 28200 <uarte_nrfx_poll_in+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   281e6:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   281ea:	b164      	cbz	r4, 28206 <uarte_nrfx_poll_in+0x2c>
	*c = *data->rx_data;
   281ec:	6992      	ldr	r2, [r2, #24]
   281ee:	7812      	ldrb	r2, [r2, #0]
   281f0:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   281f2:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
   281f6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   281fa:	2201      	movs	r2, #1
   281fc:	601a      	str	r2, [r3, #0]
}
   281fe:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
   28200:	f06f 0085 	mvn.w	r0, #133	; 0x85
   28204:	e7fb      	b.n	281fe <uarte_nrfx_poll_in+0x24>
		return -1;
   28206:	f04f 30ff 	mov.w	r0, #4294967295
   2820a:	e7f8      	b.n	281fe <uarte_nrfx_poll_in+0x24>

0002820c <uarte_nrfx_rx_disable>:
{
   2820c:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
   2820e:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   28210:	6905      	ldr	r5, [r0, #16]
	return config->uarte_regs;
   28212:	681c      	ldr	r4, [r3, #0]
	if (data->async->rx_buf == NULL) {
   28214:	68eb      	ldr	r3, [r5, #12]
   28216:	6d9a      	ldr	r2, [r3, #88]	; 0x58
   28218:	b1ba      	cbz	r2, 2824a <uarte_nrfx_rx_disable+0x3e>
	if (data->async->rx_next_buf != NULL) {
   2821a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   2821c:	b153      	cbz	r3, 28234 <uarte_nrfx_rx_disable+0x28>
    p_reg->SHORTS &= ~(mask);
   2821e:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
   28222:	f023 0320 	bic.w	r3, r3, #32
   28226:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   2822a:	2300      	movs	r3, #0
   2822c:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
   28230:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	k_timer_stop(&data->async->rx_timeout_timer);
   28234:	68e8      	ldr	r0, [r5, #12]
   28236:	3080      	adds	r0, #128	; 0x80
	z_impl_k_timer_stop(timer);
   28238:	f001 f9e4 	bl	29604 <z_impl_k_timer_stop>
	data->async->rx_enabled = false;
   2823c:	2000      	movs	r0, #0
   2823e:	68eb      	ldr	r3, [r5, #12]
   28240:	f883 00ca 	strb.w	r0, [r3, #202]	; 0xca
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   28244:	2301      	movs	r3, #1
   28246:	6063      	str	r3, [r4, #4]
}
   28248:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
   2824a:	f06f 000d 	mvn.w	r0, #13
   2824e:	e7fb      	b.n	28248 <uarte_nrfx_rx_disable+0x3c>

00028250 <setup_tx_cache>:
{
   28250:	b508      	push	{r3, lr}
	size_t remaining = data->async->tx_size - data->async->tx_cache_offset;
   28252:	68c3      	ldr	r3, [r0, #12]
   28254:	68da      	ldr	r2, [r3, #12]
   28256:	69d9      	ldr	r1, [r3, #28]
	if (!remaining) {
   28258:	1a52      	subs	r2, r2, r1
   2825a:	d00f      	beq.n	2827c <setup_tx_cache+0x2c>
	size_t len = MIN(remaining, CONFIG_UART_ASYNC_TX_CACHE_SIZE);
   2825c:	2a08      	cmp	r2, #8
   2825e:	bf28      	it	cs
   28260:	2208      	movcs	r2, #8
	data->async->xfer_len = len;
   28262:	615a      	str	r2, [r3, #20]
	data->async->xfer_buf = data->async->tx_cache;
   28264:	68c3      	ldr	r3, [r0, #12]
   28266:	6999      	ldr	r1, [r3, #24]
   28268:	6119      	str	r1, [r3, #16]
	memcpy(data->async->tx_cache, &data->async->tx_buf[data->async->tx_cache_offset], len);
   2826a:	68c3      	ldr	r3, [r0, #12]
   2826c:	6898      	ldr	r0, [r3, #8]
   2826e:	69d9      	ldr	r1, [r3, #28]
   28270:	4401      	add	r1, r0
   28272:	6998      	ldr	r0, [r3, #24]
   28274:	f001 fa9d 	bl	297b2 <memcpy>
	return true;
   28278:	2001      	movs	r0, #1
}
   2827a:	bd08      	pop	{r3, pc}
		return false;
   2827c:	4610      	mov	r0, r2
   2827e:	e7fc      	b.n	2827a <setup_tx_cache+0x2a>

00028280 <rx_flush.isra.0>:
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
   28280:	b573      	push	{r0, r1, r4, r5, r6, lr}
	return config->uarte_regs;
   28282:	6806      	ldr	r6, [r0, #0]
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
   28284:	4614      	mov	r4, r2
	uint8_t *flush_buf = buf ? buf : tmp_buf;
   28286:	460b      	mov	r3, r1
    return p_reg->RXD.AMOUNT;
   28288:	f8d6 553c 	ldr.w	r5, [r6, #1340]	; 0x53c
   2828c:	b1f1      	cbz	r1, 282cc <rx_flush.isra.0+0x4c>
__ssp_bos_icheck3(memset, void *, int)
   2828e:	2100      	movs	r1, #0
   28290:	4618      	mov	r0, r3
   28292:	f001 fac8 	bl	29826 <memset>
   28296:	4603      	mov	r3, r0
   28298:	4601      	mov	r1, r0
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   2829a:	f8c6 1534 	str.w	r1, [r6, #1332]	; 0x534
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   2829e:	2100      	movs	r1, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   282a0:	2001      	movs	r0, #1
    p_reg->RXD.MAXCNT = length;
   282a2:	f8c6 4538 	str.w	r4, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   282a6:	f8c6 1110 	str.w	r1, [r6, #272]	; 0x110
   282aa:	f8d6 2110 	ldr.w	r2, [r6, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   282ae:	62f0      	str	r0, [r6, #44]	; 0x2c
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   282b0:	f8d6 0110 	ldr.w	r0, [r6, #272]	; 0x110
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   282b4:	2800      	cmp	r0, #0
   282b6:	d0fb      	beq.n	282b0 <rx_flush.isra.0+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   282b8:	f8c6 1110 	str.w	r1, [r6, #272]	; 0x110
   282bc:	f8d6 2110 	ldr.w	r2, [r6, #272]	; 0x110
    return p_reg->RXD.AMOUNT;
   282c0:	f8d6 053c 	ldr.w	r0, [r6, #1340]	; 0x53c
	if (!buf) {
   282c4:	b92b      	cbnz	r3, 282d2 <rx_flush.isra.0+0x52>
			return rx_amount;
   282c6:	b2c0      	uxtb	r0, r0
}
   282c8:	b002      	add	sp, #8
   282ca:	bd70      	pop	{r4, r5, r6, pc}
		flush_len = sizeof(tmp_buf);
   282cc:	2405      	movs	r4, #5
		flush_buf = tmp_buf;
   282ce:	4669      	mov	r1, sp
   282d0:	e7e3      	b.n	2829a <rx_flush.isra.0+0x1a>
	if (rx_amount != prev_rx_amount) {
   282d2:	4285      	cmp	r5, r0
   282d4:	d1f7      	bne.n	282c6 <rx_flush.isra.0+0x46>
   282d6:	191a      	adds	r2, r3, r4
	for (int i = 0; i < flush_len; i++) {
   282d8:	4293      	cmp	r3, r2
   282da:	d101      	bne.n	282e0 <rx_flush.isra.0+0x60>
	return 0;
   282dc:	2000      	movs	r0, #0
   282de:	e7f3      	b.n	282c8 <rx_flush.isra.0+0x48>
		if (buf[i] != dirty) {
   282e0:	f813 1b01 	ldrb.w	r1, [r3], #1
   282e4:	2900      	cmp	r1, #0
   282e6:	d0f7      	beq.n	282d8 <rx_flush.isra.0+0x58>
   282e8:	e7ed      	b.n	282c6 <rx_flush.isra.0+0x46>

000282ea <async_uart_release>:
{
   282ea:	b570      	push	{r4, r5, r6, lr}
   282ec:	4604      	mov	r4, r0
	struct uarte_nrfx_data *data = dev->data;
   282ee:	6902      	ldr	r2, [r0, #16]
	__asm__ volatile(
   282f0:	f04f 0320 	mov.w	r3, #32
   282f4:	f3ef 8611 	mrs	r6, BASEPRI
   282f8:	f383 8812 	msr	BASEPRI_MAX, r3
   282fc:	f3bf 8f6f 	isb	sy
	data->async->low_power_mask &= ~dir_mask;
   28300:	68d0      	ldr	r0, [r2, #12]
   28302:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
   28306:	ea23 0301 	bic.w	r3, r3, r1
   2830a:	f8c0 30c0 	str.w	r3, [r0, #192]	; 0xc0
	if (!data->async->low_power_mask) {
   2830e:	68d5      	ldr	r5, [r2, #12]
   28310:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   28314:	b973      	cbnz	r3, 28334 <async_uart_release+0x4a>
		if (dir_mask == UARTE_LOW_POWER_RX) {
   28316:	2902      	cmp	r1, #2
   28318:	d107      	bne.n	2832a <async_uart_release+0x40>
				rx_flush(dev, data->async->rx_flush_buffer,
   2831a:	2205      	movs	r2, #5
   2831c:	6860      	ldr	r0, [r4, #4]
   2831e:	f105 01c4 	add.w	r1, r5, #196	; 0xc4
   28322:	f7ff ffad 	bl	28280 <rx_flush.isra.0>
			data->async->rx_flush_cnt =
   28326:	f885 00c9 	strb.w	r0, [r5, #201]	; 0xc9
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   2832a:	2200      	movs	r2, #0
	return config->uarte_regs;
   2832c:	6863      	ldr	r3, [r4, #4]
   2832e:	681b      	ldr	r3, [r3, #0]
   28330:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
   28334:	f386 8811 	msr	BASEPRI, r6
   28338:	f3bf 8f6f 	isb	sy
}
   2833c:	bd70      	pop	{r4, r5, r6, pc}

0002833e <is_tx_ready.isra.0>:
	return config->uarte_regs;
   2833e:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
   28340:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   28342:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   28346:	b940      	cbnz	r0, 2835a <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
   28348:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   2834a:	079b      	lsls	r3, r3, #30
   2834c:	d406      	bmi.n	2835c <is_tx_ready.isra.0+0x1e>
   2834e:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
   28352:	3800      	subs	r0, #0
   28354:	bf18      	it	ne
   28356:	2001      	movne	r0, #1
   28358:	4770      	bx	lr
   2835a:	2001      	movs	r0, #1
}
   2835c:	4770      	bx	lr

0002835e <start_tx_locked>:
{
   2835e:	b510      	push	{r4, lr}
   28360:	4604      	mov	r4, r0
	if (!is_tx_ready(dev)) {
   28362:	6840      	ldr	r0, [r0, #4]
   28364:	f7ff ffeb 	bl	2833e <is_tx_ready.isra.0>
   28368:	68cb      	ldr	r3, [r1, #12]
   2836a:	b918      	cbnz	r0, 28374 <start_tx_locked+0x16>
		data->async->pending_tx = true;
   2836c:	2201      	movs	r2, #1
   2836e:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
}
   28372:	bd10      	pop	{r4, pc}
		data->async->pending_tx = false;
   28374:	2200      	movs	r2, #0
   28376:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
		data->async->tx_amount = -1;
   2837a:	f04f 32ff 	mov.w	r2, #4294967295
   2837e:	68cb      	ldr	r3, [r1, #12]
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   28380:	4620      	mov	r0, r4
		data->async->tx_amount = -1;
   28382:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   28386:	68cb      	ldr	r3, [r1, #12]
}
   28388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   2838c:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   28390:	f7ff be7e 	b.w	28090 <tx_start>

00028394 <uarte_2_init>:
#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
#endif

#ifdef CONFIG_UART_2_NRF_UARTE
UART_NRF_UARTE_DEVICE(2);
   28394:	b510      	push	{r4, lr}
   28396:	4604      	mov	r4, r0
   28398:	2200      	movs	r2, #0
   2839a:	2101      	movs	r1, #1
   2839c:	200b      	movs	r0, #11
   2839e:	f7e7 fee3 	bl	10168 <z_arm_irq_priority_set>
   283a2:	200b      	movs	r0, #11
   283a4:	f7e7 feb0 	bl	10108 <arch_irq_enable>
   283a8:	4620      	mov	r0, r4
   283aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   283ae:	f7f3 b841 	b.w	1b434 <uarte_instance_init.constprop.0>

000283b2 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
   283b2:	b510      	push	{r4, lr}
   283b4:	4604      	mov	r4, r0
   283b6:	2200      	movs	r2, #0
   283b8:	2101      	movs	r1, #1
   283ba:	2008      	movs	r0, #8
   283bc:	f7e7 fed4 	bl	10168 <z_arm_irq_priority_set>
   283c0:	2008      	movs	r0, #8
   283c2:	f7e7 fea1 	bl	10108 <arch_irq_enable>
   283c6:	4620      	mov	r0, r4
   283c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   283cc:	f7f3 b832 	b.w	1b434 <uarte_instance_init.constprop.0>

000283d0 <rx_timeout>:
{
   283d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return timer->user_data;
   283d2:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (data->async->is_in_irq) {
   283d4:	68e3      	ldr	r3, [r4, #12]
   283d6:	f893 30cd 	ldrb.w	r3, [r3, #205]	; 0xcd
   283da:	f003 07ff 	and.w	r7, r3, #255	; 0xff
   283de:	bb13      	cbnz	r3, 28426 <rx_timeout+0x56>
    p_reg->INTENCLR = mask;
   283e0:	2210      	movs	r2, #16
	const struct device *dev = data->dev;
   283e2:	6826      	ldr	r6, [r4, #0]
	return config->uarte_regs;
   283e4:	6873      	ldr	r3, [r6, #4]
   283e6:	681b      	ldr	r3, [r3, #0]
   283e8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
		read = data->async->rx_cnt.cnt;
   283ec:	68e3      	ldr	r3, [r4, #12]
   283ee:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
	if (read != data->async->rx_total_byte_cnt) {
   283f2:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   283f4:	4291      	cmp	r1, r2
		data->async->rx_total_byte_cnt = read;
   283f6:	bf1f      	itttt	ne
   283f8:	66da      	strne	r2, [r3, #108]	; 0x6c
		data->async->rx_timeout_left = data->async->rx_timeout;
   283fa:	68e3      	ldrne	r3, [r4, #12]
   283fc:	6f5a      	ldrne	r2, [r3, #116]	; 0x74
   283fe:	67da      	strne	r2, [r3, #124]	; 0x7c
	int32_t len = data->async->rx_total_byte_cnt
   28400:	68e3      	ldr	r3, [r4, #12]
		    - data->async->rx_total_user_byte_cnt;
   28402:	e9d3 211b 	ldrd	r2, r1, [r3, #108]	; 0x6c
   28406:	1a52      	subs	r2, r2, r1
	if (!HW_RX_COUNTING_ENABLED(data) &&
   28408:	2a00      	cmp	r2, #0
	int32_t len = data->async->rx_total_byte_cnt
   2840a:	4615      	mov	r5, r2
	if (!HW_RX_COUNTING_ENABLED(data) &&
   2840c:	da0c      	bge.n	28428 <rx_timeout+0x58>
		data->async->rx_cnt.cnt = data->async->rx_total_user_byte_cnt;
   2840e:	f8c3 10b8 	str.w	r1, [r3, #184]	; 0xb8
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
   28412:	68e3      	ldr	r3, [r4, #12]
   28414:	e9d3 0117 	ldrd	r0, r1, [r3, #92]	; 0x5c
   28418:	4281      	cmp	r1, r0
   2841a:	d80b      	bhi.n	28434 <rx_timeout+0x64>
    p_reg->INTENSET = mask;
   2841c:	2210      	movs	r2, #16
	return config->uarte_regs;
   2841e:	6873      	ldr	r3, [r6, #4]
   28420:	681b      	ldr	r3, [r3, #0]
   28422:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   28426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
   28428:	e9d3 0117 	ldrd	r0, r1, [r3, #92]	; 0x5c
   2842c:	eb02 0c01 	add.w	ip, r2, r1
   28430:	4584      	cmp	ip, r0
   28432:	d904      	bls.n	2843e <rx_timeout+0x6e>
		len = data->async->rx_buf_len - data->async->rx_offset;
   28434:	1a45      	subs	r5, r0, r1
	if (len > 0) {
   28436:	2d00      	cmp	r5, #0
   28438:	ddf0      	ble.n	2841c <rx_timeout+0x4c>
		clipped = true;
   2843a:	2701      	movs	r7, #1
   2843c:	e005      	b.n	2844a <rx_timeout+0x7a>
	if (len > 0) {
   2843e:	2a00      	cmp	r2, #0
   28440:	d0ec      	beq.n	2841c <rx_timeout+0x4c>
				< data->async->rx_timeout_slab)) {
   28442:	e9d3 121e 	ldrd	r1, r2, [r3, #120]	; 0x78
		if (clipped ||
   28446:	428a      	cmp	r2, r1
   28448:	da12      	bge.n	28470 <rx_timeout+0xa0>
			notify_uart_rx_rdy(dev, len);
   2844a:	4629      	mov	r1, r5
   2844c:	4630      	mov	r0, r6
   2844e:	f7ff fe4e 	bl	280ee <notify_uart_rx_rdy>
			data->async->rx_offset += len;
   28452:	68e2      	ldr	r2, [r4, #12]
   28454:	6e13      	ldr	r3, [r2, #96]	; 0x60
   28456:	442b      	add	r3, r5
   28458:	6613      	str	r3, [r2, #96]	; 0x60
			data->async->rx_total_user_byte_cnt += len;
   2845a:	68e2      	ldr	r2, [r4, #12]
   2845c:	6f13      	ldr	r3, [r2, #112]	; 0x70
   2845e:	442b      	add	r3, r5
   28460:	6713      	str	r3, [r2, #112]	; 0x70
		if (clipped) {
   28462:	2f00      	cmp	r7, #0
   28464:	d0da      	beq.n	2841c <rx_timeout+0x4c>
			k_timer_stop(&data->async->rx_timeout_timer);
   28466:	68e0      	ldr	r0, [r4, #12]
   28468:	3080      	adds	r0, #128	; 0x80
   2846a:	f001 f8cb 	bl	29604 <z_impl_k_timer_stop>
}
   2846e:	e7d5      	b.n	2841c <rx_timeout+0x4c>
			data->async->rx_timeout_left -=
   28470:	1a52      	subs	r2, r2, r1
   28472:	67da      	str	r2, [r3, #124]	; 0x7c
		if (clipped) {
   28474:	e7d2      	b.n	2841c <rx_timeout+0x4c>

00028476 <uarte_nrfx_tx_abort>:
{
   28476:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
   28478:	6842      	ldr	r2, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   2847a:	6903      	ldr	r3, [r0, #16]
	return config->uarte_regs;
   2847c:	6815      	ldr	r5, [r2, #0]
	if (data->async->tx_buf == NULL) {
   2847e:	68da      	ldr	r2, [r3, #12]
   28480:	6891      	ldr	r1, [r2, #8]
   28482:	b151      	cbz	r1, 2849a <uarte_nrfx_tx_abort+0x24>
	data->async->pending_tx = false;
   28484:	2400      	movs	r4, #0
   28486:	f882 40cc 	strb.w	r4, [r2, #204]	; 0xcc
	k_timer_stop(&data->async->tx_timeout_timer);
   2848a:	68d8      	ldr	r0, [r3, #12]
   2848c:	3020      	adds	r0, #32
	z_impl_k_timer_stop(timer);
   2848e:	f001 f8b9 	bl	29604 <z_impl_k_timer_stop>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   28492:	2301      	movs	r3, #1
	return 0;
   28494:	4620      	mov	r0, r4
   28496:	60eb      	str	r3, [r5, #12]
}
   28498:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
   2849a:	f06f 000d 	mvn.w	r0, #13
   2849e:	e7fb      	b.n	28498 <uarte_nrfx_tx_abort+0x22>

000284a0 <tx_timeout>:
	(void) uarte_nrfx_tx_abort(data->dev);
   284a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
   284a2:	6818      	ldr	r0, [r3, #0]
   284a4:	f7ff bfe7 	b.w	28476 <uarte_nrfx_tx_abort>

000284a8 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   284a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   284aa:	ab0b      	add	r3, sp, #44	; 0x2c
   284ac:	9305      	str	r3, [sp, #20]
   284ae:	9303      	str	r3, [sp, #12]
   284b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   284b2:	9302      	str	r3, [sp, #8]
   284b4:	2300      	movs	r3, #0
   284b6:	4618      	mov	r0, r3
   284b8:	e9cd 3300 	strd	r3, r3, [sp]
   284bc:	f7e5 ff46 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   284c0:	b007      	add	sp, #28
   284c2:	f85d fb04 	ldr.w	pc, [sp], #4

000284c6 <entropy_bt_init>:

static int entropy_bt_init(const struct device *dev)
{
	/* Nothing to do */
	return 0;
}
   284c6:	2000      	movs	r0, #0
   284c8:	4770      	bx	lr

000284ca <entropy_bt_get_entropy>:

static int entropy_bt_get_entropy(const struct device *dev,
				  uint8_t *buffer, uint16_t length)
{
   284ca:	b538      	push	{r3, r4, r5, lr}
   284cc:	460c      	mov	r4, r1
   284ce:	4615      	mov	r5, r2
	if (!bt_is_ready()) {
   284d0:	f7ea fa06 	bl	128e0 <bt_is_ready>
   284d4:	b128      	cbz	r0, 284e2 <entropy_bt_get_entropy+0x18>
		return -EAGAIN;
	}

	return bt_hci_le_rand(buffer, length);
   284d6:	4629      	mov	r1, r5
   284d8:	4620      	mov	r0, r4
}
   284da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_hci_le_rand(buffer, length);
   284de:	f7e9 bc0d 	b.w	11cfc <bt_hci_le_rand>
}
   284e2:	f06f 000a 	mvn.w	r0, #10
   284e6:	bd38      	pop	{r3, r4, r5, pc}

000284e8 <entropy_psa_crypto_rng_get_entropy>:
}

/* API implementation: get_entropy */
static int entropy_psa_crypto_rng_get_entropy(const struct device *dev,
					      uint8_t *buffer, uint16_t length)
{
   284e8:	4608      	mov	r0, r1
   284ea:	b508      	push	{r3, lr}
	psa_status_t status = PSA_ERROR_CORRUPTION_DETECTED;

	ARG_UNUSED(dev);

	status = psa_generate_random(buffer, length);
   284ec:	4611      	mov	r1, r2
   284ee:	f7f4 f957 	bl	1c7a0 <psa_generate_random>
	if (status != PSA_SUCCESS) {
		return -EIO;
   284f2:	2800      	cmp	r0, #0
	}

	return 0;
}
   284f4:	bf18      	it	ne
   284f6:	f06f 0004 	mvnne.w	r0, #4
   284fa:	bd08      	pop	{r3, pc}

000284fc <entropy_psa_crypto_rng_init>:
{
   284fc:	b508      	push	{r3, lr}
	status = psa_crypto_init();
   284fe:	f000 f921 	bl	28744 <psa_crypto_init>
		return -EIO;
   28502:	2800      	cmp	r0, #0
}
   28504:	bf18      	it	ne
   28506:	f06f 0004 	mvnne.w	r0, #4
   2850a:	bd08      	pop	{r3, pc}

0002850c <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   2850c:	4770      	bx	lr

0002850e <sys_clock_cycle_get_32>:
{
   2850e:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
   28510:	f7f3 fd7a 	bl	1c008 <z_nrf_rtc_timer_read>
}
   28514:	bd08      	pop	{r3, pc}

00028516 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
   28516:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
   28518:	6843      	ldr	r3, [r0, #4]
   2851a:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
   2851c:	7a05      	ldrb	r5, [r0, #8]
   2851e:	6844      	ldr	r4, [r0, #4]
   28520:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
   28524:	42a3      	cmp	r3, r4
   28526:	d302      	bcc.n	2852e <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
   28528:	f06f 0001 	mvn.w	r0, #1
}
   2852c:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
   2852e:	795c      	ldrb	r4, [r3, #5]
   28530:	428c      	cmp	r4, r1
   28532:	d001      	beq.n	28538 <pinctrl_lookup_state+0x22>
		(*state)++;
   28534:	3308      	adds	r3, #8
   28536:	e7f0      	b.n	2851a <pinctrl_lookup_state+0x4>
			return 0;
   28538:	2000      	movs	r0, #0
   2853a:	e7f7      	b.n	2852c <pinctrl_lookup_state+0x16>

0002853c <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
   2853c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28540:	4615      	mov	r5, r2
   28542:	4682      	mov	sl, r0
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   28544:	f04f 0901 	mov.w	r9, #1
   28548:	b085      	sub	sp, #20
   2854a:	eb00 0881 	add.w	r8, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   2854e:	45d0      	cmp	r8, sl
   28550:	d103      	bne.n	2855a <pinctrl_configure_pins+0x1e>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
   28552:	2000      	movs	r0, #0
}
   28554:	b005      	add	sp, #20
   28556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
   2855a:	f8da 3000 	ldr.w	r3, [sl]
		uint32_t pin = NRF_GET_PIN(pins[i]);
   2855e:	f003 047f 	and.w	r4, r3, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
   28562:	f3c3 2743 	ubfx	r7, r3, #9, #4
			pin = 0xFFFFFFFFU;
   28566:	2c7f      	cmp	r4, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
   28568:	ea4f 4313 	mov.w	r3, r3, lsr #16
			pin = 0xFFFFFFFFU;
   2856c:	bf08      	it	eq
   2856e:	f04f 34ff 	moveq.w	r4, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
   28572:	2b22      	cmp	r3, #34	; 0x22
   28574:	f200 8091 	bhi.w	2869a <pinctrl_configure_pins+0x15e>
   28578:	e8df f003 	tbb	[pc, r3]
   2857c:	38231e12 	.word	0x38231e12
   28580:	8f383426 	.word	0x8f383426
   28584:	3b8f8f8f 	.word	0x3b8f8f8f
   28588:	8f8f8f65 	.word	0x8f8f8f65
   2858c:	8f8f8f8f 	.word	0x8f8f8f8f
   28590:	71688f8f 	.word	0x71688f8f
   28594:	8f8f7774 	.word	0x8f8f7774
   28598:	83807a8f 	.word	0x83807a8f
   2859c:	8986      	.short	0x8986
   2859e:	8c          	.byte	0x8c
   2859f:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = pin;
   285a0:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   285a4:	a803      	add	r0, sp, #12
   285a6:	9403      	str	r4, [sp, #12]
   285a8:	f7f3 ff66 	bl	1c478 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   285ac:	9b03      	ldr	r3, [sp, #12]
        nrf_gpio_pin_set(pin_number);
   285ae:	2601      	movs	r6, #1
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   285b0:	fa09 f303 	lsl.w	r3, r9, r3
    p_reg->OUTSET = set_mask;
   285b4:	6083      	str	r3, [r0, #8]
   285b6:	e002      	b.n	285be <pinctrl_configure_pins+0x82>
			NRF_PSEL_UART(reg, RXD) = pin;
   285b8:	f8c5 4514 	str.w	r4, [r5, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   285bc:	2600      	movs	r6, #0
        nrf_gpio_pin_set(pin_number);
   285be:	46b3      	mov	fp, r6
   285c0:	e01e      	b.n	28600 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_UART(reg, RTS) = pin;
   285c2:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
			if (write != NO_WRITE) {
   285c6:	e7ed      	b.n	285a4 <pinctrl_configure_pins+0x68>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   285c8:	2600      	movs	r6, #0
			NRF_PSEL_SPIM(reg, SCK) = pin;
   285ca:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   285ce:	a803      	add	r0, sp, #12
   285d0:	9403      	str	r4, [sp, #12]
   285d2:	f7f3 ff51 	bl	1c478 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   285d6:	9b03      	ldr	r3, [sp, #12]
   285d8:	f04f 0b01 	mov.w	fp, #1
   285dc:	fa09 f303 	lsl.w	r3, r9, r3
    p_reg->OUTCLR = clr_mask;
   285e0:	60c3      	str	r3, [r0, #12]
   285e2:	e00d      	b.n	28600 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
   285e4:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
			pin = 0xFFFFFFFFU;
   285e8:	2601      	movs	r6, #1
   285ea:	e7f0      	b.n	285ce <pinctrl_configure_pins+0x92>
			NRF_PSEL_SPIM(reg, MISO) = pin;
   285ec:	f8c5 4510 	str.w	r4, [r5, #1296]	; 0x510
			if (write != NO_WRITE) {
   285f0:	e7e4      	b.n	285bc <pinctrl_configure_pins+0x80>
			NRF_PSEL_TWIM(reg, SCL) = pin;
   285f2:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
   285f6:	2f00      	cmp	r7, #0
   285f8:	d1e0      	bne.n	285bc <pinctrl_configure_pins+0x80>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   285fa:	2600      	movs	r6, #0
				drive = NRF_DRIVE_S0D1;
   285fc:	2706      	movs	r7, #6
			dir = NRF_GPIO_PIN_DIR_INPUT;
   285fe:	46b3      	mov	fp, r6
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
   28600:	f85a 3b04 	ldr.w	r3, [sl], #4
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   28604:	a803      	add	r0, sp, #12
   28606:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   2860a:	2a00      	cmp	r2, #0
   2860c:	bf1c      	itt	ne
   2860e:	2601      	movne	r6, #1
   28610:	f04f 0b00 	movne.w	fp, #0
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
   28614:	9301      	str	r3, [sp, #4]
   28616:	9403      	str	r4, [sp, #12]
   28618:	f7f3 ff2e 	bl	1c478 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   2861c:	9a03      	ldr	r2, [sp, #12]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   2861e:	9b01      	ldr	r3, [sp, #4]
   28620:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28624:	f8d0 1200 	ldr.w	r1, [r0, #512]	; 0x200
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   28628:	f3c3 12c1 	ubfx	r2, r3, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
   2862c:	023b      	lsls	r3, r7, #8
   2862e:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
   28632:	ea43 030b 	orr.w	r3, r3, fp
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28636:	f001 42e0 	and.w	r2, r1, #1879048192	; 0x70000000
   2863a:	4313      	orrs	r3, r2
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   2863c:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
   28640:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   28644:	e783      	b.n	2854e <pinctrl_configure_pins+0x12>
			NRF_PSEL_TWIM(reg, SDA) = pin;
   28646:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
   2864a:	e7d4      	b.n	285f6 <pinctrl_configure_pins+0xba>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
   2864c:	f8c5 4560 	str.w	r4, [r5, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
   28650:	f8da 3000 	ldr.w	r3, [sl]
   28654:	f3c3 3380 	ubfx	r3, r3, #14, #1
    if (value == 0)
   28658:	2b00      	cmp	r3, #0
   2865a:	d0c5      	beq.n	285e8 <pinctrl_configure_pins+0xac>
   2865c:	e7a2      	b.n	285a4 <pinctrl_configure_pins+0x68>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
   2865e:	f8c5 4564 	str.w	r4, [r5, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
   28662:	e7f5      	b.n	28650 <pinctrl_configure_pins+0x114>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
   28664:	f8c5 4568 	str.w	r4, [r5, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
   28668:	e7f2      	b.n	28650 <pinctrl_configure_pins+0x114>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
   2866a:	f8c5 456c 	str.w	r4, [r5, #1388]	; 0x56c
   2866e:	e7ef      	b.n	28650 <pinctrl_configure_pins+0x114>
			NRF_PSEL_QSPI(reg, SCK) = pin;
   28670:	f8c5 4524 	str.w	r4, [r5, #1316]	; 0x524
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   28674:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
   28676:	f04f 0b00 	mov.w	fp, #0
   2867a:	e7c1      	b.n	28600 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_QSPI(reg, CSN) = pin;
   2867c:	f8c5 4528 	str.w	r4, [r5, #1320]	; 0x528
   28680:	e790      	b.n	285a4 <pinctrl_configure_pins+0x68>
			NRF_PSEL_QSPI(reg, IO0) = pin;
   28682:	f8c5 4530 	str.w	r4, [r5, #1328]	; 0x530
			if (write != NO_WRITE) {
   28686:	e7f5      	b.n	28674 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO1) = pin;
   28688:	f8c5 4534 	str.w	r4, [r5, #1332]	; 0x534
   2868c:	e7f2      	b.n	28674 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO2) = pin;
   2868e:	f8c5 4538 	str.w	r4, [r5, #1336]	; 0x538
			if (write != NO_WRITE) {
   28692:	e7ef      	b.n	28674 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO3) = pin;
   28694:	f8c5 453c 	str.w	r4, [r5, #1340]	; 0x53c
			if (write != NO_WRITE) {
   28698:	e7ec      	b.n	28674 <pinctrl_configure_pins+0x138>
		switch (NRF_GET_FUN(pins[i])) {
   2869a:	f06f 0085 	mvn.w	r0, #133	; 0x85
   2869e:	e759      	b.n	28554 <pinctrl_configure_pins+0x18>

000286a0 <mbox_nrf_register_callback>:
{
   286a0:	b510      	push	{r4, lr}
	struct mbox_nrf_data *data = dev->data;
   286a2:	6900      	ldr	r0, [r0, #16]
	if (channel >= IPC_CONF_NUM) {
   286a4:	290f      	cmp	r1, #15
	data->cb[channel] = cb;
   286a6:	bf9f      	itttt	ls
   286a8:	eb00 0481 	addls.w	r4, r0, r1, lsl #2
   286ac:	f840 2021 	strls.w	r2, [r0, r1, lsl #2]
	data->user_data[channel] = user_data;
   286b0:	6423      	strls	r3, [r4, #64]	; 0x40
	return 0;
   286b2:	2000      	movls	r0, #0
		return -EINVAL;
   286b4:	bf88      	it	hi
   286b6:	f06f 0015 	mvnhi.w	r0, #21
}
   286ba:	bd10      	pop	{r4, pc}

000286bc <mbox_nrf_mtu_get>:
}
   286bc:	2000      	movs	r0, #0
   286be:	4770      	bx	lr

000286c0 <mbox_nrf_max_channels_get>:
}
   286c0:	2010      	movs	r0, #16
   286c2:	4770      	bx	lr

000286c4 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   286c4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   286c6:	ab0b      	add	r3, sp, #44	; 0x2c
   286c8:	9305      	str	r3, [sp, #20]
   286ca:	9303      	str	r3, [sp, #12]
   286cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   286ce:	2202      	movs	r2, #2
   286d0:	9302      	str	r3, [sp, #8]
   286d2:	2300      	movs	r3, #0
   286d4:	4618      	mov	r0, r3
   286d6:	e9cd 3300 	strd	r3, r3, [sp]
   286da:	f7e5 fe37 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   286de:	b007      	add	sp, #28
   286e0:	f85d fb04 	ldr.w	pc, [sp], #4

000286e4 <ns_interface_init>:

	__ASSERT(tfm_ns_interface_init() == TFM_SUCCESS,
		"TF-M NS interface init failed");

	return 0;
}
   286e4:	2000      	movs	r0, #0
   286e6:	4770      	bx	lr

000286e8 <tfm_platform_ioctl>:
enum tfm_platform_err_t
tfm_platform_ioctl(tfm_platform_ioctl_req_t request,
                   psa_invec *input, psa_outvec *output)
{
    tfm_platform_ioctl_req_t req = request;
    struct psa_invec in_vec[2] = { {0} };
   286e8:	2300      	movs	r3, #0
{
   286ea:	b570      	push	{r4, r5, r6, lr}
   286ec:	b088      	sub	sp, #32
    struct psa_invec in_vec[2] = { {0} };
   286ee:	e9cd 3306 	strd	r3, r3, [sp, #24]
    size_t inlen, outlen;
    psa_status_t status = PSA_ERROR_CONNECTION_REFUSED;
    psa_handle_t handle = PSA_NULL_HANDLE;

    in_vec[0].base = &req;
   286f2:	ab03      	add	r3, sp, #12
   286f4:	9304      	str	r3, [sp, #16]
    in_vec[0].len = sizeof(req);
   286f6:	2304      	movs	r3, #4
{
   286f8:	4614      	mov	r4, r2
    tfm_platform_ioctl_req_t req = request;
   286fa:	9003      	str	r0, [sp, #12]
    in_vec[0].len = sizeof(req);
   286fc:	9305      	str	r3, [sp, #20]
    if (input != NULL) {
   286fe:	b169      	cbz	r1, 2871c <tfm_platform_ioctl+0x34>
        in_vec[1].base = input->base;
        in_vec[1].len = input->len;
        inlen = 2;
   28700:	2602      	movs	r6, #2
        in_vec[1].base = input->base;
   28702:	680b      	ldr	r3, [r1, #0]
   28704:	9306      	str	r3, [sp, #24]
        in_vec[1].len = input->len;
   28706:	684b      	ldr	r3, [r1, #4]
   28708:	9307      	str	r3, [sp, #28]
        outlen = 1;
    } else {
        outlen = 0;
    }

    handle = psa_connect(TFM_SP_PLATFORM_IOCTL_SID,
   2870a:	2101      	movs	r1, #1
   2870c:	2041      	movs	r0, #65	; 0x41
   2870e:	f7f4 f885 	bl	1c81c <psa_connect>
                         TFM_SP_PLATFORM_IOCTL_VERSION);
    if (handle <= 0) {
   28712:	1e05      	subs	r5, r0, #0
   28714:	dc04      	bgt.n	28720 <tfm_platform_ioctl+0x38>
        return TFM_PLATFORM_ERR_SYSTEM_ERROR;
   28716:	2001      	movs	r0, #1
    if (status < PSA_SUCCESS) {
        return TFM_PLATFORM_ERR_SYSTEM_ERROR;
    } else {
        return (enum tfm_platform_err_t) status;
    }
}
   28718:	b008      	add	sp, #32
   2871a:	bd70      	pop	{r4, r5, r6, pc}
        inlen = 1;
   2871c:	2601      	movs	r6, #1
   2871e:	e7f4      	b.n	2870a <tfm_platform_ioctl+0x22>
    if (output != NULL) {
   28720:	1e23      	subs	r3, r4, #0
   28722:	bf18      	it	ne
   28724:	2301      	movne	r3, #1
    status = psa_call(handle, PSA_IPC_CALL,
   28726:	2100      	movs	r1, #0
   28728:	e9cd 4300 	strd	r4, r3, [sp]
   2872c:	aa04      	add	r2, sp, #16
   2872e:	4633      	mov	r3, r6
   28730:	f7f4 f858 	bl	1c7e4 <psa_call>
   28734:	4604      	mov	r4, r0
    psa_close(handle);
   28736:	4628      	mov	r0, r5
   28738:	f7f4 f87e 	bl	1c838 <psa_close>
    if (status < PSA_SUCCESS) {
   2873c:	2c00      	cmp	r4, #0
   2873e:	dbea      	blt.n	28716 <tfm_platform_ioctl+0x2e>
        return (enum tfm_platform_err_t) status;
   28740:	4620      	mov	r0, r4
   28742:	e7e9      	b.n	28718 <tfm_platform_ioctl+0x30>

00028744 <psa_crypto_init>:
}
   28744:	2000      	movs	r0, #0
   28746:	4770      	bx	lr

00028748 <tfm_platform_mem_read>:
#include <tfm_platform_api.h>
#include <tfm_ioctl_core_api.h>

enum tfm_platform_err_t tfm_platform_mem_read(void *destination, uint32_t addr,
					      size_t len, uint32_t *result)
{
   28748:	b510      	push	{r4, lr}
   2874a:	b088      	sub	sp, #32
   2874c:	461c      	mov	r4, r3
	psa_invec in_vec;
	psa_outvec out_vec;
	struct tfm_read_service_args_t args;
	struct tfm_read_service_out_t out;

	in_vec.base = (const void *)&args;
   2874e:	ab05      	add	r3, sp, #20
   28750:	9301      	str	r3, [sp, #4]
	in_vec.len = sizeof(args);
   28752:	230c      	movs	r3, #12
   28754:	9302      	str	r3, [sp, #8]

	out_vec.base = (void *)&out;
	out_vec.len = sizeof(out);
   28756:	2304      	movs	r3, #4

	args.destination = destination;
	args.addr = addr;
	args.len = len;
   28758:	e9cd 1206 	strd	r1, r2, [sp, #24]
	args.destination = destination;
   2875c:	e9cd 3004 	strd	r3, r0, [sp, #16]

	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_READ_SERVICE, &in_vec,
   28760:	eb0d 0103 	add.w	r1, sp, r3
   28764:	aa03      	add	r2, sp, #12
   28766:	2000      	movs	r0, #0
	out_vec.base = (void *)&out;
   28768:	f8cd d00c 	str.w	sp, [sp, #12]
	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_READ_SERVICE, &in_vec,
   2876c:	f7ff ffbc 	bl	286e8 <tfm_platform_ioctl>
				 &out_vec);

	*result = out.result;
   28770:	9b00      	ldr	r3, [sp, #0]
   28772:	6023      	str	r3, [r4, #0]

	return ret;
}
   28774:	b008      	add	sp, #32
   28776:	bd10      	pop	{r4, pc}

00028778 <tfm_platform_gpio_pin_mcu_select>:
	psa_invec in_vec;
	psa_outvec out_vec;
	struct tfm_gpio_service_args args;
	struct tfm_gpio_service_out out;

	args.type = TFM_GPIO_SERVICE_TYPE_PIN_MCU_SELECT;
   28778:	2300      	movs	r3, #0
{
   2877a:	b510      	push	{r4, lr}
   2877c:	b088      	sub	sp, #32
	args.mcu_select.pin_number = pin_number;
   2877e:	e9cd 3005 	strd	r3, r0, [sp, #20]
	args.mcu_select.mcu = mcu;

	in_vec.base = (const void *)&args;
   28782:	ab05      	add	r3, sp, #20
   28784:	9301      	str	r3, [sp, #4]
	in_vec.len = sizeof(args);
   28786:	230c      	movs	r3, #12
   28788:	9302      	str	r3, [sp, #8]

	out_vec.base = (void *)&out;
	out_vec.len = sizeof(out);
   2878a:	2304      	movs	r3, #4
{
   2878c:	4614      	mov	r4, r2
	args.mcu_select.mcu = mcu;
   2878e:	9107      	str	r1, [sp, #28]

	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_GPIO_SERVICE, &in_vec,
   28790:	aa03      	add	r2, sp, #12
   28792:	eb0d 0103 	add.w	r1, sp, r3
   28796:	2001      	movs	r0, #1
	out_vec.len = sizeof(out);
   28798:	9304      	str	r3, [sp, #16]
	out_vec.base = (void *)&out;
   2879a:	f8cd d00c 	str.w	sp, [sp, #12]
	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_GPIO_SERVICE, &in_vec,
   2879e:	f7ff ffa3 	bl	286e8 <tfm_platform_ioctl>
				 &out_vec);

	*result = out.result;
   287a2:	9b00      	ldr	r3, [sp, #0]
   287a4:	6023      	str	r3, [r4, #0]

	return ret;
#else
	return TFM_PLATFORM_ERR_NOT_SUPPORTED;
#endif
}
   287a6:	b008      	add	sp, #32
   287a8:	bd10      	pop	{r4, pc}

000287aa <SystemInit>:
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
   287aa:	f7f4 b853 	b.w	1c854 <SystemCoreClockUpdate>

000287ae <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
   287ae:	4700      	bx	r0

000287b0 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
   287b0:	f000 bef6 	b.w	295a0 <z_impl_k_busy_wait>

000287b4 <nrf_gpio_pin_present_check>:
    switch (port)
   287b4:	0943      	lsrs	r3, r0, #5
   287b6:	d00b      	beq.n	287d0 <nrf_gpio_pin_present_check+0x1c>
    uint32_t mask = 0;
   287b8:	2b01      	cmp	r3, #1
   287ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
   287be:	bf18      	it	ne
   287c0:	2300      	movne	r3, #0
    pin_number &= 0x1F;
   287c2:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
   287c6:	fa23 f000 	lsr.w	r0, r3, r0
}
   287ca:	f000 0001 	and.w	r0, r0, #1
   287ce:	4770      	bx	lr
    switch (port)
   287d0:	f04f 33ff 	mov.w	r3, #4294967295
   287d4:	e7f5      	b.n	287c2 <nrf_gpio_pin_present_check+0xe>

000287d6 <pin_is_task_output>:
{
   287d6:	b508      	push	{r3, lr}
   287d8:	4602      	mov	r2, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
   287da:	f7f4 fabd 	bl	1cd58 <pin_is_output>
   287de:	b110      	cbz	r0, 287e6 <pin_is_task_output+0x10>
   287e0:	4610      	mov	r0, r2
   287e2:	f7f4 faa3 	bl	1cd2c <pin_in_use_by_te>
}
   287e6:	f000 0001 	and.w	r0, r0, #1
   287ea:	bd08      	pop	{r3, pc}

000287ec <nrf_gpio_reconfigure>:
{
   287ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   287f0:	4617      	mov	r7, r2
   287f2:	e9dd 5808 	ldrd	r5, r8, [sp, #32]
   287f6:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   287f8:	a801      	add	r0, sp, #4
{
   287fa:	460c      	mov	r4, r1
   287fc:	461e      	mov	r6, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   287fe:	f7f4 fb2f 	bl	1ce60 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
   28802:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   28804:	1e39      	subs	r1, r7, #0
   28806:	bf18      	it	ne
   28808:	2101      	movne	r1, #1
   2880a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   2880e:	1e23      	subs	r3, r4, #0
   28810:	bf18      	it	ne
   28812:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   28814:	2e00      	cmp	r6, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   28816:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   2881a:	bf14      	ite	ne
   2881c:	210c      	movne	r1, #12
   2881e:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   28820:	2d00      	cmp	r5, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   28822:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   28826:	bf14      	ite	ne
   28828:	f44f 6170 	movne.w	r1, #3840	; 0xf00
   2882c:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
   2882e:	f1b8 0f00 	cmp.w	r8, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   28832:	ea43 0301 	orr.w	r3, r3, r1
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
   28836:	bf14      	ite	ne
   28838:	f44f 3140 	movne.w	r1, #196608	; 0x30000
   2883c:	2100      	moveq	r1, #0
    uint32_t cnf = reg->PIN_CNF[pin_number];
   2883e:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   28842:	430b      	orrs	r3, r1
    cnf &= ~to_update;
   28844:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   28848:	b104      	cbz	r4, 2884c <nrf_gpio_reconfigure+0x60>
   2884a:	7824      	ldrb	r4, [r4, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
   2884c:	b10f      	cbz	r7, 28852 <nrf_gpio_reconfigure+0x66>
   2884e:	783f      	ldrb	r7, [r7, #0]
   28850:	007f      	lsls	r7, r7, #1
   28852:	431c      	orrs	r4, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   28854:	b10e      	cbz	r6, 2885a <nrf_gpio_reconfigure+0x6e>
   28856:	7836      	ldrb	r6, [r6, #0]
   28858:	00b6      	lsls	r6, r6, #2
   2885a:	433c      	orrs	r4, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   2885c:	b18d      	cbz	r5, 28882 <nrf_gpio_reconfigure+0x96>
   2885e:	7829      	ldrb	r1, [r5, #0]
   28860:	0209      	lsls	r1, r1, #8
   28862:	4334      	orrs	r4, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
   28864:	f1b8 0f00 	cmp.w	r8, #0
   28868:	d003      	beq.n	28872 <nrf_gpio_reconfigure+0x86>
   2886a:	f898 8000 	ldrb.w	r8, [r8]
   2886e:	ea4f 4808 	mov.w	r8, r8, lsl #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   28872:	4321      	orrs	r1, r4
   28874:	ea41 0108 	orr.w	r1, r1, r8
    reg->PIN_CNF[pin_number] = cnf;
   28878:	f8c0 1200 	str.w	r1, [r0, #512]	; 0x200
}
   2887c:	b002      	add	sp, #8
   2887e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   28882:	4629      	mov	r1, r5
   28884:	e7ed      	b.n	28862 <nrf_gpio_reconfigure+0x76>

00028886 <nrf_gpio_cfg_sense_set>:
{
   28886:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
   28888:	f10d 030f 	add.w	r3, sp, #15
   2888c:	9301      	str	r3, [sp, #4]
   2888e:	2300      	movs	r3, #0
{
   28890:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
   28894:	461a      	mov	r2, r3
   28896:	4619      	mov	r1, r3
   28898:	9300      	str	r3, [sp, #0]
   2889a:	f7ff ffa7 	bl	287ec <nrf_gpio_reconfigure>
}
   2889e:	b005      	add	sp, #20
   288a0:	f85d fb04 	ldr.w	pc, [sp], #4

000288a4 <nrfx_nvmc_flash_size_get>:
}

uint32_t nrfx_nvmc_flash_size_get(void)
{
    return flash_total_size_get();
}
   288a4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   288a8:	4770      	bx	lr

000288aa <nrfx_nvmc_flash_page_size_get>:

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    return flash_page_size_get();
}
   288aa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   288ae:	4770      	bx	lr

000288b0 <nrfx_nvmc_flash_page_count_get>:

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    return flash_page_count_get();
}
   288b0:	f44f 7080 	mov.w	r0, #256	; 0x100
   288b4:	4770      	bx	lr

000288b6 <nrf_gpio_cfg_default>:
    nrf_gpio_cfg(
   288b6:	2100      	movs	r1, #0
   288b8:	f7f5 b824 	b.w	1d904 <nrf_gpio_cfg.constprop.0>

000288bc <nrfx_qspi_write>:
    return qspi_xfer((void *)p_tx_buffer, tx_buffer_length, dst_address, NRFX_QSPI_STATE_WRITE);
   288bc:	2302      	movs	r3, #2
   288be:	f7f4 bf5d 	b.w	1d77c <qspi_xfer>

000288c2 <nrfx_qspi_read>:
    return qspi_xfer((void *)p_rx_buffer, rx_buffer_length, src_address, NRFX_QSPI_STATE_READ);
   288c2:	2303      	movs	r3, #3
   288c4:	f7f4 bf5a 	b.w	1d77c <qspi_xfer>

000288c8 <nrfx_qspi_chip_erase>:
    return nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_ALL, 0);
   288c8:	2100      	movs	r1, #0
   288ca:	2002      	movs	r0, #2
   288cc:	f7f5 ba7c 	b.w	1ddc8 <nrfx_qspi_erase>

000288d0 <nrf_gpio_pin_clear>:
{
   288d0:	b507      	push	{r0, r1, r2, lr}
   288d2:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   288d4:	a801      	add	r0, sp, #4
   288d6:	f7f5 faf1 	bl	1debc <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   288da:	2301      	movs	r3, #1
   288dc:	9a01      	ldr	r2, [sp, #4]
   288de:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
   288e0:	60c3      	str	r3, [r0, #12]
}
   288e2:	b003      	add	sp, #12
   288e4:	f85d fb04 	ldr.w	pc, [sp], #4

000288e8 <nrf_gpio_pin_set>:
{
   288e8:	b507      	push	{r0, r1, r2, lr}
   288ea:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   288ec:	a801      	add	r0, sp, #4
   288ee:	f7f5 fae5 	bl	1debc <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   288f2:	2301      	movs	r3, #1
   288f4:	9a01      	ldr	r2, [sp, #4]
   288f6:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
   288f8:	6083      	str	r3, [r0, #8]
}
   288fa:	b003      	add	sp, #12
   288fc:	f85d fb04 	ldr.w	pc, [sp], #4

00028900 <set_ss_pin_state>:
    if (p_cb->use_hw_ss)
   28900:	7f83      	ldrb	r3, [r0, #30]
   28902:	075a      	lsls	r2, r3, #29
   28904:	d40b      	bmi.n	2891e <set_ss_pin_state+0x1e>
    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   28906:	7fc0      	ldrb	r0, [r0, #31]
   28908:	28ff      	cmp	r0, #255	; 0xff
   2890a:	d008      	beq.n	2891e <set_ss_pin_state+0x1e>
        nrf_gpio_pin_write(p_cb->ss_pin,
   2890c:	079b      	lsls	r3, r3, #30
   2890e:	bf58      	it	pl
   28910:	f081 0101 	eorpl.w	r1, r1, #1
    if (value == 0)
   28914:	b909      	cbnz	r1, 2891a <set_ss_pin_state+0x1a>
        nrf_gpio_pin_clear(pin_number);
   28916:	f7ff bfdb 	b.w	288d0 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
   2891a:	f7ff bfe5 	b.w	288e8 <nrf_gpio_pin_set>
}
   2891e:	4770      	bx	lr

00028920 <nrf_gpio_cfg.constprop.0>:
NRF_STATIC_INLINE void nrf_gpio_cfg(
   28920:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   28924:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   28926:	a801      	add	r0, sp, #4
NRF_STATIC_INLINE void nrf_gpio_cfg(
   28928:	4698      	mov	r8, r3
   2892a:	460f      	mov	r7, r1
   2892c:	4616      	mov	r6, r2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   2892e:	f7f5 fac5 	bl	1debc <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28932:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
   28934:	f89d 4020 	ldrb.w	r4, [sp, #32]
   28938:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   2893c:	0224      	lsls	r4, r4, #8
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   2893e:	f8d0 5200 	ldr.w	r5, [r0, #512]	; 0x200
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   28942:	ea44 0388 	orr.w	r3, r4, r8, lsl #2
   28946:	ea43 0107 	orr.w	r1, r3, r7
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   2894a:	f005 45e0 	and.w	r5, r5, #1879048192	; 0x70000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   2894e:	ea41 0246 	orr.w	r2, r1, r6, lsl #1
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   28952:	432a      	orrs	r2, r5
    reg->PIN_CNF[pin_number] = cnf;
   28954:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
}
   28958:	b002      	add	sp, #8
   2895a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0002895e <spim_pin_uninit>:
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   2895e:	1c43      	adds	r3, r0, #1
{
   28960:	b507      	push	{r0, r1, r2, lr}
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   28962:	d005      	beq.n	28970 <spim_pin_uninit+0x12>
    nrf_gpio_cfg(
   28964:	2300      	movs	r3, #0
   28966:	2201      	movs	r2, #1
   28968:	4619      	mov	r1, r3
   2896a:	9300      	str	r3, [sp, #0]
   2896c:	f7ff ffd8 	bl	28920 <nrf_gpio_cfg.constprop.0>
}
   28970:	b003      	add	sp, #12
   28972:	f85d fb04 	ldr.w	pc, [sp], #4

00028976 <metal_device_open>:
{
   28976:	b573      	push	{r0, r1, r4, r5, r6, lr}
   28978:	460c      	mov	r4, r1
   2897a:	4615      	mov	r5, r2
	if (!bus_name || !strlen(bus_name) ||
   2897c:	4606      	mov	r6, r0
   2897e:	b918      	cbnz	r0, 28988 <metal_device_open+0x12>
		return -EINVAL;
   28980:	f06f 0015 	mvn.w	r0, #21
}
   28984:	b002      	add	sp, #8
   28986:	bd70      	pop	{r4, r5, r6, pc}
	if (!bus_name || !strlen(bus_name) ||
   28988:	f7e0 fcea 	bl	9360 <strlen>
   2898c:	2800      	cmp	r0, #0
   2898e:	d0f7      	beq.n	28980 <metal_device_open+0xa>
   28990:	2c00      	cmp	r4, #0
   28992:	d0f5      	beq.n	28980 <metal_device_open+0xa>
	    !dev_name || !strlen(dev_name) ||
   28994:	4620      	mov	r0, r4
   28996:	f7e0 fce3 	bl	9360 <strlen>
   2899a:	2800      	cmp	r0, #0
   2899c:	d0f0      	beq.n	28980 <metal_device_open+0xa>
   2899e:	2d00      	cmp	r5, #0
   289a0:	d0ee      	beq.n	28980 <metal_device_open+0xa>
	error = metal_bus_find(bus_name, &bus);
   289a2:	4630      	mov	r0, r6
   289a4:	a901      	add	r1, sp, #4
   289a6:	f7f5 fd9f 	bl	1e4e8 <metal_bus_find>
	if (error)
   289aa:	2800      	cmp	r0, #0
   289ac:	d1ea      	bne.n	28984 <metal_device_open+0xe>
	if (!bus->ops.dev_open)
   289ae:	9801      	ldr	r0, [sp, #4]
   289b0:	6883      	ldr	r3, [r0, #8]
   289b2:	b12b      	cbz	r3, 289c0 <metal_device_open+0x4a>
	error = (*bus->ops.dev_open)(bus, dev_name, device);
   289b4:	462a      	mov	r2, r5
   289b6:	4621      	mov	r1, r4
}
   289b8:	b002      	add	sp, #8
   289ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	error = (*bus->ops.dev_open)(bus, dev_name, device);
   289be:	4718      	bx	r3
		return -ENODEV;
   289c0:	f06f 0012 	mvn.w	r0, #18
   289c4:	e7de      	b.n	28984 <metal_device_open+0xe>

000289c6 <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned int page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
   289c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   289ca:	b089      	sub	sp, #36	; 0x24
   289cc:	9e10      	ldr	r6, [sp, #64]	; 0x40
   289ce:	4604      	mov	r4, r0
   289d0:	4689      	mov	r9, r1
   289d2:	4690      	mov	r8, r2
	const struct metal_io_ops nops = {
   289d4:	2100      	movs	r1, #0
   289d6:	2220      	movs	r2, #32
   289d8:	4668      	mov	r0, sp
{
   289da:	461f      	mov	r7, r3
   289dc:	9d12      	ldr	r5, [sp, #72]	; 0x48
	const struct metal_io_ops nops = {
   289de:	f000 ff22 	bl	29826 <memset>

	io->virt = virt;
	io->physmap = physmap;
	io->size = size;
	io->page_shift = page_shift;
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
   289e2:	2e1f      	cmp	r6, #31
		/* avoid overflow */
		io->page_mask = -1UL;
	else
		io->page_mask = (1UL << page_shift) - 1UL;
   289e4:	bf97      	itett	ls
   289e6:	2301      	movls	r3, #1
		io->page_mask = -1UL;
   289e8:	f04f 33ff 	movhi.w	r3, #4294967295
		io->page_mask = (1UL << page_shift) - 1UL;
   289ec:	40b3      	lslls	r3, r6
   289ee:	f103 33ff 	addls.w	r3, r3, #4294967295
   289f2:	6123      	str	r3, [r4, #16]
	io->mem_flags = mem_flags;
   289f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
	io->physmap = physmap;
   289f6:	e9c4 9800 	strd	r9, r8, [r4]
	io->page_shift = page_shift;
   289fa:	e9c4 7602 	strd	r7, r6, [r4, #8]
	io->mem_flags = mem_flags;
   289fe:	6163      	str	r3, [r4, #20]
	io->ops = ops ? *ops : nops;
   28a00:	3418      	adds	r4, #24
   28a02:	b145      	cbz	r5, 28a16 <metal_io_init+0x50>
   28a04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   28a06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   28a08:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   28a0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	metal_sys_io_mem_map(io);
}
   28a10:	b009      	add	sp, #36	; 0x24
   28a12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	io->ops = ops ? *ops : nops;
   28a16:	466d      	mov	r5, sp
   28a18:	e7f4      	b.n	28a04 <metal_io_init+0x3e>

00028a1a <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
   28a1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
	return (io->virt != METAL_BAD_VA && offset < io->size
   28a1c:	6804      	ldr	r4, [r0, #0]
		: NULL);
   28a1e:	1c66      	adds	r6, r4, #1
   28a20:	d031      	beq.n	28a86 <metal_io_block_read+0x6c>
	return (io->virt != METAL_BAD_VA && offset < io->size
   28a22:	6885      	ldr	r5, [r0, #8]
   28a24:	42a9      	cmp	r1, r5
   28a26:	d22e      	bcs.n	28a86 <metal_io_block_read+0x6c>
	unsigned char *ptr = metal_io_virt(io, offset);
	unsigned char *dest = dst;
	int retlen;

	if (!ptr)
   28a28:	1864      	adds	r4, r4, r1
   28a2a:	d02c      	beq.n	28a86 <metal_io_block_read+0x6c>
		return -ERANGE;
	if ((offset + len) > io->size)
   28a2c:	185e      	adds	r6, r3, r1
   28a2e:	42ae      	cmp	r6, r5
		len = io->size - offset;
   28a30:	bf88      	it	hi
   28a32:	1a6b      	subhi	r3, r5, r1
	retlen = len;
	if (io->ops.block_read) {
   28a34:	6a05      	ldr	r5, [r0, #32]
   28a36:	b135      	cbz	r5, 28a46 <metal_io_block_read+0x2c>
		retlen = (*io->ops.block_read)(
   28a38:	9300      	str	r3, [sp, #0]
   28a3a:	2305      	movs	r3, #5
   28a3c:	47a8      	blx	r5
   28a3e:	4603      	mov	r3, r0
		for (; len != 0; dest++, ptr++, len--)
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
	}
	return retlen;
}
   28a40:	4618      	mov	r0, r3
   28a42:	b002      	add	sp, #8
   28a44:	bd70      	pop	{r4, r5, r6, pc}
		atomic_thread_fence(memory_order_seq_cst);
   28a46:	f3bf 8f5b 	dmb	ish
		while ( len && (
   28a4a:	4619      	mov	r1, r3
   28a4c:	1aa4      	subs	r4, r4, r2
   28a4e:	1910      	adds	r0, r2, r4
   28a50:	b119      	cbz	r1, 28a5a <metal_io_block_read+0x40>
			((uintptr_t)dest % sizeof(int)) ||
   28a52:	ea40 0502 	orr.w	r5, r0, r2
   28a56:	07ad      	lsls	r5, r5, #30
   28a58:	d10a      	bne.n	28a70 <metal_io_block_read+0x56>
		for (; len >= (int)sizeof(int); dest += sizeof(int),
   28a5a:	2903      	cmp	r1, #3
   28a5c:	dc0d      	bgt.n	28a7a <metal_io_block_read+0x60>
   28a5e:	3801      	subs	r0, #1
   28a60:	4411      	add	r1, r2
		for (; len != 0; dest++, ptr++, len--)
   28a62:	428a      	cmp	r2, r1
   28a64:	d0ec      	beq.n	28a40 <metal_io_block_read+0x26>
				*(const unsigned char *)ptr;
   28a66:	f810 4f01 	ldrb.w	r4, [r0, #1]!
			*(unsigned char *)dest =
   28a6a:	f802 4b01 	strb.w	r4, [r2], #1
		for (; len != 0; dest++, ptr++, len--)
   28a6e:	e7f8      	b.n	28a62 <metal_io_block_read+0x48>
				*(const unsigned char *)ptr;
   28a70:	7800      	ldrb	r0, [r0, #0]
			len--;
   28a72:	3901      	subs	r1, #1
			*(unsigned char *)dest =
   28a74:	f802 0b01 	strb.w	r0, [r2], #1
			len--;
   28a78:	e7e9      	b.n	28a4e <metal_io_block_read+0x34>
			*(unsigned int *)dest = *(const unsigned int *)ptr;
   28a7a:	f850 4b04 	ldr.w	r4, [r0], #4
   28a7e:	3904      	subs	r1, #4
   28a80:	f842 4b04 	str.w	r4, [r2], #4
					ptr += sizeof(int),
   28a84:	e7e9      	b.n	28a5a <metal_io_block_read+0x40>
		return -ERANGE;
   28a86:	f06f 0321 	mvn.w	r3, #33	; 0x21
   28a8a:	e7d9      	b.n	28a40 <metal_io_block_read+0x26>

00028a8c <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
   28a8c:	b573      	push	{r0, r1, r4, r5, r6, lr}
   28a8e:	6804      	ldr	r4, [r0, #0]
		: NULL);
   28a90:	1c65      	adds	r5, r4, #1
   28a92:	d032      	beq.n	28afa <metal_io_block_write+0x6e>
	return (io->virt != METAL_BAD_VA && offset < io->size
   28a94:	6885      	ldr	r5, [r0, #8]
   28a96:	42a9      	cmp	r1, r5
   28a98:	d22f      	bcs.n	28afa <metal_io_block_write+0x6e>
	unsigned char *ptr = metal_io_virt(io, offset);
	const unsigned char *source = src;
	int retlen;

	if (!ptr)
   28a9a:	1864      	adds	r4, r4, r1
   28a9c:	d02d      	beq.n	28afa <metal_io_block_write+0x6e>
		return -ERANGE;
	if ((offset + len) > io->size)
   28a9e:	185e      	adds	r6, r3, r1
   28aa0:	42ae      	cmp	r6, r5
		len = io->size - offset;
   28aa2:	bf88      	it	hi
   28aa4:	1a6b      	subhi	r3, r5, r1
	retlen = len;
	if (io->ops.block_write) {
   28aa6:	6a45      	ldr	r5, [r0, #36]	; 0x24
   28aa8:	b1cd      	cbz	r5, 28ade <metal_io_block_write+0x52>
		retlen = (*io->ops.block_write)(
   28aaa:	9300      	str	r3, [sp, #0]
   28aac:	2305      	movs	r3, #5
   28aae:	47a8      	blx	r5
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
		atomic_thread_fence(memory_order_seq_cst);
	}
	return retlen;
}
   28ab0:	b002      	add	sp, #8
   28ab2:	bd70      	pop	{r4, r5, r6, pc}
				*(const unsigned char *)source;
   28ab4:	f812 5b01 	ldrb.w	r5, [r2], #1
			len--;
   28ab8:	3901      	subs	r1, #1
			*(unsigned char *)ptr =
   28aba:	7005      	strb	r5, [r0, #0]
			len--;
   28abc:	4615      	mov	r5, r2
   28abe:	18a0      	adds	r0, r4, r2
		while ( len && (
   28ac0:	b119      	cbz	r1, 28aca <metal_io_block_write+0x3e>
			((uintptr_t)ptr % sizeof(int)) ||
   28ac2:	ea40 0602 	orr.w	r6, r0, r2
   28ac6:	07b6      	lsls	r6, r6, #30
   28ac8:	d1f4      	bne.n	28ab4 <metal_io_block_write+0x28>
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   28aca:	2903      	cmp	r1, #3
   28acc:	dc0a      	bgt.n	28ae4 <metal_io_block_write+0x58>
   28ace:	3d01      	subs	r5, #1
   28ad0:	4401      	add	r1, r0
		for (; len != 0; ptr++, source++, len--)
   28ad2:	4288      	cmp	r0, r1
   28ad4:	d10c      	bne.n	28af0 <metal_io_block_write+0x64>
		atomic_thread_fence(memory_order_seq_cst);
   28ad6:	f3bf 8f5b 	dmb	ish
	retlen = len;
   28ada:	4618      	mov	r0, r3
   28adc:	e7e8      	b.n	28ab0 <metal_io_block_write+0x24>
   28ade:	4619      	mov	r1, r3
   28ae0:	1aa4      	subs	r4, r4, r2
   28ae2:	e7eb      	b.n	28abc <metal_io_block_write+0x30>
			*(unsigned int *)ptr = *(const unsigned int *)source;
   28ae4:	f855 2b04 	ldr.w	r2, [r5], #4
   28ae8:	3904      	subs	r1, #4
   28aea:	f840 2b04 	str.w	r2, [r0], #4
					source += sizeof(int),
   28aee:	e7ec      	b.n	28aca <metal_io_block_write+0x3e>
				*(const unsigned char *)source;
   28af0:	f815 2f01 	ldrb.w	r2, [r5, #1]!
			*(unsigned char *)ptr =
   28af4:	f800 2b01 	strb.w	r2, [r0], #1
		for (; len != 0; ptr++, source++, len--)
   28af8:	e7eb      	b.n	28ad2 <metal_io_block_write+0x46>
		return -ERANGE;
   28afa:	f06f 0021 	mvn.w	r0, #33	; 0x21
   28afe:	e7d7      	b.n	28ab0 <metal_io_block_write+0x24>

00028b00 <metal_io_block_set>:

int metal_io_block_set(struct metal_io_region *io, unsigned long offset,
	       unsigned char value, int len)
{
   28b00:	b573      	push	{r0, r1, r4, r5, r6, lr}
   28b02:	6804      	ldr	r4, [r0, #0]
   28b04:	461d      	mov	r5, r3
		: NULL);
   28b06:	1c66      	adds	r6, r4, #1
   28b08:	d02b      	beq.n	28b62 <metal_io_block_set+0x62>
	return (io->virt != METAL_BAD_VA && offset < io->size
   28b0a:	6883      	ldr	r3, [r0, #8]
   28b0c:	4299      	cmp	r1, r3
   28b0e:	d228      	bcs.n	28b62 <metal_io_block_set+0x62>
	unsigned char *ptr = metal_io_virt(io, offset);
	int retlen = len;

	if (!ptr)
   28b10:	1864      	adds	r4, r4, r1
   28b12:	d026      	beq.n	28b62 <metal_io_block_set+0x62>
		return -ERANGE;
	if ((offset + len) > io->size)
   28b14:	186e      	adds	r6, r5, r1
   28b16:	429e      	cmp	r6, r3
		len = io->size - offset;
	retlen = len;
	if (io->ops.block_set) {
   28b18:	6a86      	ldr	r6, [r0, #40]	; 0x28
		len = io->size - offset;
   28b1a:	bf88      	it	hi
   28b1c:	1a5d      	subhi	r5, r3, r1
	if (io->ops.block_set) {
   28b1e:	b12e      	cbz	r6, 28b2c <metal_io_block_set+0x2c>
		(*io->ops.block_set)(
   28b20:	2305      	movs	r3, #5
   28b22:	9500      	str	r5, [sp, #0]
   28b24:	47b0      	blx	r6
			*(unsigned int *)ptr = cint;
		for (; len != 0; ptr++, len--)
			*(unsigned char *)ptr = (unsigned char) value;
		atomic_thread_fence(memory_order_seq_cst);
	}
	return retlen;
   28b26:	4628      	mov	r0, r5
}
   28b28:	b002      	add	sp, #8
   28b2a:	bd70      	pop	{r4, r5, r6, pc}
		: NULL);
   28b2c:	4621      	mov	r1, r4
   28b2e:	462b      	mov	r3, r5
		for (; len && ((uintptr_t)ptr % sizeof(int)); ptr++, len--)
   28b30:	b94b      	cbnz	r3, 28b46 <metal_io_block_set+0x46>
   28b32:	440b      	add	r3, r1
		for (; len != 0; ptr++, len--)
   28b34:	4299      	cmp	r1, r3
   28b36:	d111      	bne.n	28b5c <metal_io_block_set+0x5c>
		atomic_thread_fence(memory_order_seq_cst);
   28b38:	f3bf 8f5b 	dmb	ish
   28b3c:	e7f3      	b.n	28b26 <metal_io_block_set+0x26>
			*(unsigned char *)ptr = (unsigned char) value;
   28b3e:	f801 2b01 	strb.w	r2, [r1], #1
		for (; len && ((uintptr_t)ptr % sizeof(int)); ptr++, len--)
   28b42:	3b01      	subs	r3, #1
   28b44:	e7f4      	b.n	28b30 <metal_io_block_set+0x30>
   28b46:	0788      	lsls	r0, r1, #30
   28b48:	d1f9      	bne.n	28b3e <metal_io_block_set+0x3e>
			cint |= ((unsigned int)value << (CHAR_BIT * i));
   28b4a:	f04f 3001 	mov.w	r0, #16843009	; 0x1010101
   28b4e:	4350      	muls	r0, r2
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   28b50:	2b03      	cmp	r3, #3
   28b52:	ddee      	ble.n	28b32 <metal_io_block_set+0x32>
			*(unsigned int *)ptr = cint;
   28b54:	f841 0b04 	str.w	r0, [r1], #4
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   28b58:	3b04      	subs	r3, #4
   28b5a:	e7f9      	b.n	28b50 <metal_io_block_set+0x50>
			*(unsigned char *)ptr = (unsigned char) value;
   28b5c:	f801 2b01 	strb.w	r2, [r1], #1
		for (; len != 0; ptr++, len--)
   28b60:	e7e8      	b.n	28b34 <metal_io_block_set+0x34>
		return -ERANGE;
   28b62:	f06f 0021 	mvn.w	r0, #33	; 0x21
   28b66:	e7df      	b.n	28b28 <metal_io_block_set+0x28>

00028b68 <metal_generic_dev_sys_open>:

	/* Since Zephyr runs bare-metal there is no mapping that needs to be
	 * done of IO regions
	 */
	return 0;
}
   28b68:	2000      	movs	r0, #0
   28b6a:	4770      	bx	lr

00028b6c <metal_io_phys>:
 * @return	METAL_BAD_PHYS if offset is out of range, or physical address
 *		of offset.
 */
static inline metal_phys_addr_t
metal_io_phys(struct metal_io_region *io, unsigned long offset)
{
   28b6c:	b410      	push	{r4}
	if (!io->ops.offset_to_phys) {
   28b6e:	6b04      	ldr	r4, [r0, #48]	; 0x30
{
   28b70:	4602      	mov	r2, r0
   28b72:	460b      	mov	r3, r1
	if (!io->ops.offset_to_phys) {
   28b74:	b984      	cbnz	r4, 28b98 <metal_io_phys+0x2c>
		unsigned long page = (io->page_shift >=
   28b76:	68c1      	ldr	r1, [r0, #12]
				     sizeof(offset) * CHAR_BIT ?
				     0 : offset >> io->page_shift);
   28b78:	291f      	cmp	r1, #31
   28b7a:	bf98      	it	ls
   28b7c:	fa23 f401 	lsrls.w	r4, r3, r1
		return (io->physmap && offset < io->size
   28b80:	6841      	ldr	r1, [r0, #4]
			? io->physmap[page] + (offset & io->page_mask)
			: METAL_BAD_PHYS);
   28b82:	b161      	cbz	r1, 28b9e <metal_io_phys+0x32>
		return (io->physmap && offset < io->size
   28b84:	6880      	ldr	r0, [r0, #8]
   28b86:	4283      	cmp	r3, r0
   28b88:	d209      	bcs.n	28b9e <metal_io_phys+0x32>
			? io->physmap[page] + (offset & io->page_mask)
   28b8a:	6910      	ldr	r0, [r2, #16]
   28b8c:	4018      	ands	r0, r3
			: METAL_BAD_PHYS);
   28b8e:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
   28b92:	4418      	add	r0, r3
	}

	return io->ops.offset_to_phys(io, offset);
}
   28b94:	bc10      	pop	{r4}
   28b96:	4770      	bx	lr
	return io->ops.offset_to_phys(io, offset);
   28b98:	4623      	mov	r3, r4
}
   28b9a:	bc10      	pop	{r4}
	return io->ops.offset_to_phys(io, offset);
   28b9c:	4718      	bx	r3
			: METAL_BAD_PHYS);
   28b9e:	f04f 30ff 	mov.w	r0, #4294967295
   28ba2:	e7f7      	b.n	28b94 <metal_io_phys+0x28>

00028ba4 <metal_io_phys_to_virt>:
 * @param[in]	phys	Physical address within segment.
 * @return	NULL if out of range, or corresponding virtual address.
 */
static inline void *
metal_io_phys_to_virt(struct metal_io_region *io, metal_phys_addr_t phys)
{
   28ba4:	b570      	push	{r4, r5, r6, lr}
	if (!io->ops.phys_to_offset) {
   28ba6:	6b43      	ldr	r3, [r0, #52]	; 0x34
{
   28ba8:	4605      	mov	r5, r0
   28baa:	460e      	mov	r6, r1
	if (!io->ops.phys_to_offset) {
   28bac:	b9e3      	cbnz	r3, 28be8 <metal_io_phys_to_virt+0x44>
			(io->page_mask == (metal_phys_addr_t)(-1) ?
   28bae:	6904      	ldr	r4, [r0, #16]
			phys - io->physmap[0] :  phys & io->page_mask);
   28bb0:	1c62      	adds	r2, r4, #1
   28bb2:	bf09      	itett	eq
   28bb4:	6843      	ldreq	r3, [r0, #4]
   28bb6:	400c      	andne	r4, r1
   28bb8:	681c      	ldreq	r4, [r3, #0]
   28bba:	1b0c      	subeq	r4, r1, r4
			if (metal_io_phys(io, offset) == phys)
   28bbc:	4621      	mov	r1, r4
   28bbe:	4628      	mov	r0, r5
   28bc0:	f7ff ffd4 	bl	28b6c <metal_io_phys>
   28bc4:	4286      	cmp	r6, r0
   28bc6:	d007      	beq.n	28bd8 <metal_io_phys_to_virt+0x34>
			offset += io->page_mask + 1;
   28bc8:	692b      	ldr	r3, [r5, #16]
   28bca:	3301      	adds	r3, #1
   28bcc:	441c      	add	r4, r3
		} while (offset < io->size);
   28bce:	68ab      	ldr	r3, [r5, #8]
   28bd0:	429c      	cmp	r4, r3
   28bd2:	d3f3      	bcc.n	28bbc <metal_io_phys_to_virt+0x18>
		return METAL_BAD_OFFSET;
   28bd4:	f04f 34ff 	mov.w	r4, #4294967295
	return (io->virt != METAL_BAD_VA && offset < io->size
   28bd8:	6828      	ldr	r0, [r5, #0]
		: NULL);
   28bda:	1c43      	adds	r3, r0, #1
   28bdc:	d007      	beq.n	28bee <metal_io_phys_to_virt+0x4a>
	return (io->virt != METAL_BAD_VA && offset < io->size
   28bde:	68ab      	ldr	r3, [r5, #8]
   28be0:	42a3      	cmp	r3, r4
   28be2:	d904      	bls.n	28bee <metal_io_phys_to_virt+0x4a>
		? (void *)((uintptr_t)io->virt + offset)
   28be4:	4420      	add	r0, r4
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
}
   28be6:	bd70      	pop	{r4, r5, r6, pc}
	return (*io->ops.phys_to_offset)(io, phys);
   28be8:	4798      	blx	r3
   28bea:	4604      	mov	r4, r0
   28bec:	e7f4      	b.n	28bd8 <metal_io_phys_to_virt+0x34>
		: NULL);
   28bee:	2000      	movs	r0, #0
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
   28bf0:	e7f9      	b.n	28be6 <metal_io_phys_to_virt+0x42>

00028bf2 <virtqueue_create>:
{
   28bf2:	b530      	push	{r4, r5, lr}
   28bf4:	9c05      	ldr	r4, [sp, #20]
		vq->vq_name = name;
   28bf6:	e9c4 0200 	strd	r0, r2, [r4]
		vq->callback = callback;
   28bfa:	9a03      	ldr	r2, [sp, #12]
		vq->vq_queue_index = id;
   28bfc:	8121      	strh	r1, [r4, #8]
		vq->vq_nentries = ring->num_descs;
   28bfe:	8919      	ldrh	r1, [r3, #8]
		vq->callback = callback;
   28c00:	60e2      	str	r2, [r4, #12]
		vq->notify = notify;
   28c02:	9a04      	ldr	r2, [sp, #16]
		vq->vq_nentries = ring->num_descs;
   28c04:	8161      	strh	r1, [r4, #10]
		vq->vq_free_cnt = vq->vq_nentries;
   28c06:	84a1      	strh	r1, [r4, #36]	; 0x24
		vq->notify = notify;
   28c08:	6122      	str	r2, [r4, #16]
		vq_ring_init(vq, ring->vaddr, ring->align);
   28c0a:	e9d3 2500 	ldrd	r2, r5, [r3]
static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
	vr->num = num;
	vr->desc = (struct vring_desc *)p;
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
   28c0e:	eb02 1301 	add.w	r3, r2, r1, lsl #4
	vr->desc = (struct vring_desc *)p;
   28c12:	e9c4 1205 	strd	r1, r2, [r4, #20]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
   28c16:	1c8a      	adds	r2, r1, #2
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
   28c18:	61e3      	str	r3, [r4, #28]
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
   28c1a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	      align - 1) & ~(align - 1));
   28c1e:	1c6a      	adds	r2, r5, #1
   28c20:	4413      	add	r3, r2
   28c22:	426d      	negs	r5, r5
   28c24:	402b      	ands	r3, r5
	vr->used = (struct vring_used *)
   28c26:	6223      	str	r3, [r4, #32]
	vr = &vq->vq_ring;

	vring_init(vr, size, ring_mem, alignment);

#ifndef VIRTIO_DEVICE_ONLY
	if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28c28:	6983      	ldr	r3, [r0, #24]
   28c2a:	b953      	cbnz	r3, 28c42 <virtqueue_create+0x50>
		int i;

		for (i = 0; i < size - 1; i++)
   28c2c:	3901      	subs	r1, #1
			vr->desc[i].next = i + 1;
   28c2e:	69a2      	ldr	r2, [r4, #24]
		for (i = 0; i < size - 1; i++)
   28c30:	428b      	cmp	r3, r1
			vr->desc[i].next = i + 1;
   28c32:	eb02 1203 	add.w	r2, r2, r3, lsl #4
		for (i = 0; i < size - 1; i++)
   28c36:	db06      	blt.n	28c46 <virtqueue_create+0x54>
		vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
   28c38:	2300      	movs	r3, #0
   28c3a:	7393      	strb	r3, [r2, #14]
   28c3c:	f06f 037f 	mvn.w	r3, #127	; 0x7f
   28c40:	73d3      	strb	r3, [r2, #15]
}
   28c42:	2000      	movs	r0, #0
   28c44:	bd30      	pop	{r4, r5, pc}
			vr->desc[i].next = i + 1;
   28c46:	3301      	adds	r3, #1
   28c48:	81d3      	strh	r3, [r2, #14]
		for (i = 0; i < size - 1; i++)
   28c4a:	e7f0      	b.n	28c2e <virtqueue_create+0x3c>

00028c4c <virtqueue_add_buffer>:
{
   28c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		head_idx = vq->vq_desc_head_idx;
   28c50:	f8b0 a02c 	ldrh.w	sl, [r0, #44]	; 0x2c
{
   28c54:	4604      	mov	r4, r0
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28c56:	4655      	mov	r5, sl
   28c58:	2600      	movs	r6, #0
{
   28c5a:	b085      	sub	sp, #20
	needed = readable + writable;
   28c5c:	eb02 0803 	add.w	r8, r2, r3
{
   28c60:	4691      	mov	r9, r2
		dxp->cookie = cookie;
   28c62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   28c64:	eb00 03ca 	add.w	r3, r0, sl, lsl #3
		dxp->ndescs = needed;
   28c68:	fa1f fb88 	uxth.w	fp, r8
		dxp->cookie = cookie;
   28c6c:	635a      	str	r2, [r3, #52]	; 0x34
		dxp->ndescs = needed;
   28c6e:	f8a3 b038 	strh.w	fp, [r3, #56]	; 0x38
		if (i < needed - 1)
   28c72:	f108 32ff 	add.w	r2, r8, #4294967295
		idx = vq_ring_add_buffer(vq, vq->vq_ring.desc, head_idx,
   28c76:	6983      	ldr	r3, [r0, #24]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28c78:	1d0f      	adds	r7, r1, #4
		if (i < needed - 1)
   28c7a:	9201      	str	r2, [sp, #4]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28c7c:	45b0      	cmp	r8, r6
   28c7e:	dc1a      	bgt.n	28cb6 <virtqueue_add_buffer+0x6a>
		vq->vq_free_cnt -= needed;
   28c80:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
		vq->vq_desc_head_idx = idx;
   28c82:	85a5      	strh	r5, [r4, #44]	; 0x2c
		vq->vq_free_cnt -= needed;
   28c84:	eba3 030b 	sub.w	r3, r3, fp
   28c88:	84a3      	strh	r3, [r4, #36]	; 0x24
	 * currently running on another CPU, we can keep it processing the new
	 * descriptor.
	 *
	 * CACHE: avail is never written by remote, so it is safe to not invalidate here
	 */
	avail_idx = vq->vq_ring.avail->idx & (vq->vq_nentries - 1);
   28c8a:	69e3      	ldr	r3, [r4, #28]
   28c8c:	8961      	ldrh	r1, [r4, #10]
   28c8e:	885a      	ldrh	r2, [r3, #2]
   28c90:	3901      	subs	r1, #1
	vq->vq_ring.avail->ring[avail_idx] = desc_idx;
   28c92:	400a      	ands	r2, r1
   28c94:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   28c98:	f8a3 a004 	strh.w	sl, [r3, #4]

	/* We still need to flush the ring */
	VRING_FLUSH(vq->vq_ring.avail->ring[avail_idx]);

	atomic_thread_fence(memory_order_seq_cst);
   28c9c:	f3bf 8f5b 	dmb	ish
}
   28ca0:	2000      	movs	r0, #0

	vq->vq_ring.avail->idx++;
   28ca2:	69e2      	ldr	r2, [r4, #28]
   28ca4:	8853      	ldrh	r3, [r2, #2]
   28ca6:	3301      	adds	r3, #1
   28ca8:	8053      	strh	r3, [r2, #2]

	/* And the index */
	VRING_FLUSH(vq->vq_ring.avail->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
   28caa:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
   28cac:	3301      	adds	r3, #1
   28cae:	84e3      	strh	r3, [r4, #38]	; 0x26
}
   28cb0:	b005      	add	sp, #20
   28cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		dp = &desc[idx];
   28cb6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
   28cb8:	012a      	lsls	r2, r5, #4
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   28cba:	f857 1c04 	ldr.w	r1, [r7, #-4]
   28cbe:	eb03 1505 	add.w	r5, r3, r5, lsl #4
   28cc2:	9302      	str	r3, [sp, #8]
   28cc4:	6803      	ldr	r3, [r0, #0]
   28cc6:	9203      	str	r2, [sp, #12]
   28cc8:	1ac9      	subs	r1, r1, r3
 *		physical address.
 */
static inline metal_phys_addr_t
metal_io_virt_to_phys(struct metal_io_region *io, void *virt)
{
	return metal_io_phys(io, metal_io_virt_to_offset(io, virt));
   28cca:	6883      	ldr	r3, [r0, #8]
   28ccc:	3708      	adds	r7, #8
   28cce:	4299      	cmp	r1, r3
   28cd0:	bf28      	it	cs
   28cd2:	f04f 31ff 	movcs.w	r1, #4294967295
   28cd6:	f7ff ff49 	bl	28b6c <metal_io_phys>
		dp->addr = virtqueue_virt_to_phys(vq, buf_list[i].buf);
   28cda:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
   28cde:	5098      	str	r0, [r3, r2]
   28ce0:	2200      	movs	r2, #0
   28ce2:	606a      	str	r2, [r5, #4]
		dp->len = buf_list[i].len;
   28ce4:	f857 2c08 	ldr.w	r2, [r7, #-8]
   28ce8:	60aa      	str	r2, [r5, #8]
		if (i < needed - 1)
   28cea:	9a01      	ldr	r2, [sp, #4]
   28cec:	4296      	cmp	r6, r2
   28cee:	bfac      	ite	ge
   28cf0:	2200      	movge	r2, #0
   28cf2:	2201      	movlt	r2, #1
		if (i >= readable)
   28cf4:	45b1      	cmp	r9, r6
			dp->flags |= VRING_DESC_F_WRITE;
   28cf6:	bfd8      	it	le
   28cf8:	f042 0202 	orrle.w	r2, r2, #2
   28cfc:	81aa      	strh	r2, [r5, #12]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28cfe:	3601      	adds	r6, #1
   28d00:	89ed      	ldrh	r5, [r5, #14]
   28d02:	e7bb      	b.n	28c7c <virtqueue_add_buffer+0x30>

00028d04 <virtqueue_get_buffer>:
{
   28d04:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!vq || vq->vq_used_cons_idx == vq->vq_ring.used->idx)
   28d06:	b350      	cbz	r0, 28d5e <virtqueue_get_buffer+0x5a>
   28d08:	6a05      	ldr	r5, [r0, #32]
   28d0a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
   28d0c:	886b      	ldrh	r3, [r5, #2]
   28d0e:	42a3      	cmp	r3, r4
   28d10:	d030      	beq.n	28d74 <virtqueue_get_buffer+0x70>
	used_idx = vq->vq_used_cons_idx++ & (vq->vq_nentries - 1);
   28d12:	1c63      	adds	r3, r4, #1
   28d14:	85c3      	strh	r3, [r0, #46]	; 0x2e
   28d16:	8943      	ldrh	r3, [r0, #10]
	atomic_thread_fence(memory_order_seq_cst);
   28d18:	f3bf 8f5b 	dmb	ish
	used_idx = vq->vq_used_cons_idx++ & (vq->vq_nentries - 1);
   28d1c:	3b01      	subs	r3, #1
   28d1e:	401c      	ands	r4, r3
	desc_idx = (uint16_t)uep->id;
   28d20:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
   28d24:	686b      	ldr	r3, [r5, #4]
   28d26:	b29e      	uxth	r6, r3
	if (len)
   28d28:	b109      	cbz	r1, 28d2e <virtqueue_get_buffer+0x2a>
		*len = uep->len;
   28d2a:	68ad      	ldr	r5, [r5, #8]
   28d2c:	600d      	str	r5, [r1, #0]
	dp = &vq->vq_ring.desc[desc_idx];
   28d2e:	f8d0 c018 	ldr.w	ip, [r0, #24]
   28d32:	b29b      	uxth	r3, r3
   28d34:	eb0c 1103 	add.w	r1, ip, r3, lsl #4
	vq->vq_free_cnt += dxp->ndescs;
   28d38:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
   28d3c:	8f1d      	ldrh	r5, [r3, #56]	; 0x38
   28d3e:	8c87      	ldrh	r7, [r0, #36]	; 0x24
   28d40:	442f      	add	r7, r5
	dxp->ndescs--;
   28d42:	3d01      	subs	r5, #1
	vq->vq_free_cnt += dxp->ndescs;
   28d44:	8487      	strh	r7, [r0, #36]	; 0x24
	dxp->ndescs--;
   28d46:	871d      	strh	r5, [r3, #56]	; 0x38
	if ((dp->flags & VRING_DESC_F_INDIRECT) == 0) {
   28d48:	898d      	ldrh	r5, [r1, #12]
   28d4a:	076f      	lsls	r7, r5, #29
   28d4c:	d50e      	bpl.n	28d6c <virtqueue_get_buffer+0x68>
	dp->next = vq->vq_desc_head_idx;
   28d4e:	8d85      	ldrh	r5, [r0, #44]	; 0x2c
   28d50:	81cd      	strh	r5, [r1, #14]
	vq->vq_descx[desc_idx].cookie = NULL;
   28d52:	2100      	movs	r1, #0
	vq->vq_desc_head_idx = desc_idx;
   28d54:	8586      	strh	r6, [r0, #44]	; 0x2c
	cookie = vq->vq_descx[desc_idx].cookie;
   28d56:	6b58      	ldr	r0, [r3, #52]	; 0x34
	vq->vq_descx[desc_idx].cookie = NULL;
   28d58:	6359      	str	r1, [r3, #52]	; 0x34
	if (idx)
   28d5a:	b102      	cbz	r2, 28d5e <virtqueue_get_buffer+0x5a>
		*idx = used_idx;
   28d5c:	8014      	strh	r4, [r2, #0]
}
   28d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			dxp->ndescs--;
   28d60:	8f1d      	ldrh	r5, [r3, #56]	; 0x38
			dp = &vq->vq_ring.desc[dp->next];
   28d62:	89c9      	ldrh	r1, [r1, #14]
			dxp->ndescs--;
   28d64:	3d01      	subs	r5, #1
			dp = &vq->vq_ring.desc[dp->next];
   28d66:	eb0c 1101 	add.w	r1, ip, r1, lsl #4
			dxp->ndescs--;
   28d6a:	871d      	strh	r5, [r3, #56]	; 0x38
		while (dp->flags & VRING_DESC_F_NEXT) {
   28d6c:	898d      	ldrh	r5, [r1, #12]
   28d6e:	07ed      	lsls	r5, r5, #31
   28d70:	d4f6      	bmi.n	28d60 <virtqueue_get_buffer+0x5c>
   28d72:	e7ec      	b.n	28d4e <virtqueue_get_buffer+0x4a>
		return NULL;
   28d74:	2000      	movs	r0, #0
   28d76:	e7f2      	b.n	28d5e <virtqueue_get_buffer+0x5a>

00028d78 <virtqueue_get_buffer_length>:
	return vq->vq_ring.desc[idx].len;
   28d78:	6983      	ldr	r3, [r0, #24]
   28d7a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
}
   28d7e:	6898      	ldr	r0, [r3, #8]
   28d80:	4770      	bx	lr

00028d82 <virtqueue_get_available_buffer>:
{
   28d82:	b570      	push	{r4, r5, r6, lr}
	atomic_thread_fence(memory_order_seq_cst);
   28d84:	f3bf 8f5b 	dmb	ish
{
   28d88:	460d      	mov	r5, r1
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28d8a:	69c1      	ldr	r1, [r0, #28]
{
   28d8c:	4616      	mov	r6, r2
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28d8e:	8e03      	ldrh	r3, [r0, #48]	; 0x30
   28d90:	884a      	ldrh	r2, [r1, #2]
{
   28d92:	4604      	mov	r4, r0
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28d94:	429a      	cmp	r2, r3
   28d96:	d016      	beq.n	28dc6 <virtqueue_get_available_buffer+0x44>
	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
   28d98:	1c5a      	adds	r2, r3, #1
   28d9a:	8602      	strh	r2, [r0, #48]	; 0x30
   28d9c:	8942      	ldrh	r2, [r0, #10]
   28d9e:	3a01      	subs	r2, #1
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
   28da0:	4013      	ands	r3, r2
   28da2:	eb01 0143 	add.w	r1, r1, r3, lsl #1
   28da6:	888a      	ldrh	r2, [r1, #4]
   28da8:	802a      	strh	r2, [r5, #0]
   28daa:	b293      	uxth	r3, r2
	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
   28dac:	6982      	ldr	r2, [r0, #24]
   28dae:	011b      	lsls	r3, r3, #4
	return metal_io_phys_to_virt(io, phys);
   28db0:	58d1      	ldr	r1, [r2, r3]
   28db2:	6a80      	ldr	r0, [r0, #40]	; 0x28
   28db4:	f7ff fef6 	bl	28ba4 <metal_io_phys_to_virt>
	*len = vq->vq_ring.desc[*avail_idx].len;
   28db8:	882a      	ldrh	r2, [r5, #0]
   28dba:	69a3      	ldr	r3, [r4, #24]
   28dbc:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   28dc0:	689b      	ldr	r3, [r3, #8]
   28dc2:	6033      	str	r3, [r6, #0]
}
   28dc4:	bd70      	pop	{r4, r5, r6, pc}
		return NULL;
   28dc6:	2000      	movs	r0, #0
   28dc8:	e7fc      	b.n	28dc4 <virtqueue_get_available_buffer+0x42>

00028dca <virtqueue_disable_cb>:
{
   28dca:	b510      	push	{r4, lr}
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28dcc:	6802      	ldr	r2, [r0, #0]
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28dce:	6993      	ldr	r3, [r2, #24]
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28dd0:	6912      	ldr	r2, [r2, #16]
   28dd2:	0092      	lsls	r2, r2, #2
   28dd4:	d517      	bpl.n	28e06 <virtqueue_disable_cb+0x3c>
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28dd6:	b943      	cbnz	r3, 28dea <virtqueue_disable_cb+0x20>
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
   28dd8:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
			vring_used_event(&vq->vq_ring) =
   28dda:	69c2      	ldr	r2, [r0, #28]
   28ddc:	6941      	ldr	r1, [r0, #20]
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
   28dde:	8944      	ldrh	r4, [r0, #10]
   28de0:	3b01      	subs	r3, #1
   28de2:	1b1b      	subs	r3, r3, r4
			vring_used_event(&vq->vq_ring) =
   28de4:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   28de8:	8093      	strh	r3, [r2, #4]
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28dea:	6803      	ldr	r3, [r0, #0]
   28dec:	699b      	ldr	r3, [r3, #24]
   28dee:	2b01      	cmp	r3, #1
   28df0:	d108      	bne.n	28e04 <virtqueue_disable_cb+0x3a>
			    vq->vq_available_idx - vq->vq_nentries - 1;
   28df2:	8e03      	ldrh	r3, [r0, #48]	; 0x30
			vring_avail_event(&vq->vq_ring) =
   28df4:	6a02      	ldr	r2, [r0, #32]
   28df6:	6941      	ldr	r1, [r0, #20]
			    vq->vq_available_idx - vq->vq_nentries - 1;
   28df8:	8940      	ldrh	r0, [r0, #10]
   28dfa:	3b01      	subs	r3, #1
   28dfc:	1a1b      	subs	r3, r3, r0
			vring_avail_event(&vq->vq_ring) =
   28dfe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
   28e02:	8093      	strh	r3, [r2, #4]
}
   28e04:	bd10      	pop	{r4, pc}
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28e06:	b923      	cbnz	r3, 28e12 <virtqueue_disable_cb+0x48>
			vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
   28e08:	69c2      	ldr	r2, [r0, #28]
   28e0a:	8813      	ldrh	r3, [r2, #0]
   28e0c:	f043 0301 	orr.w	r3, r3, #1
   28e10:	8013      	strh	r3, [r2, #0]
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28e12:	6803      	ldr	r3, [r0, #0]
   28e14:	699b      	ldr	r3, [r3, #24]
   28e16:	2b01      	cmp	r3, #1
			vq->vq_ring.used->flags |= VRING_USED_F_NO_NOTIFY;
   28e18:	bf01      	itttt	eq
   28e1a:	6a02      	ldreq	r2, [r0, #32]
   28e1c:	8813      	ldrheq	r3, [r2, #0]
   28e1e:	f043 0301 	orreq.w	r3, r3, #1
   28e22:	8013      	strheq	r3, [r2, #0]
}
   28e24:	e7ee      	b.n	28e04 <virtqueue_disable_cb+0x3a>

00028e26 <virtqueue_kick>:
{
   28e26:	b510      	push	{r4, lr}
	atomic_thread_fence(memory_order_seq_cst);
   28e28:	f3bf 8f5b 	dmb	ish
 */
static int vq_ring_must_notify(struct virtqueue *vq)
{
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28e2c:	6803      	ldr	r3, [r0, #0]
{
   28e2e:	4604      	mov	r4, r0
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28e30:	691a      	ldr	r2, [r3, #16]
   28e32:	699b      	ldr	r3, [r3, #24]
   28e34:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
   28e38:	d01a      	beq.n	28e70 <virtqueue_kick+0x4a>
#ifndef VIRTIO_DEVICE_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28e3a:	b97b      	cbnz	r3, 28e5c <virtqueue_kick+0x36>
			/* CACHE: no need to invalidate avail */
			new_idx = vq->vq_ring.avail->idx;
   28e3c:	69c3      	ldr	r3, [r0, #28]
			prev_idx = new_idx - vq->vq_queued_cnt;
			VRING_INVALIDATE(vring_avail_event(&vq->vq_ring));
			event_idx = vring_avail_event(&vq->vq_ring);
   28e3e:	6a02      	ldr	r2, [r0, #32]
			new_idx = vq->vq_ring.avail->idx;
   28e40:	885b      	ldrh	r3, [r3, #2]
			event_idx = vring_avail_event(&vq->vq_ring);
   28e42:	6941      	ldr	r1, [r0, #20]
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
	return (uint16_t)(new_idx - event_idx - 1) <
   28e44:	3b01      	subs	r3, #1
   28e46:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
			/* CACHE: no need to invalidate used */
			new_idx = vq->vq_ring.used->idx;
			prev_idx = new_idx - vq->vq_queued_cnt;
			VRING_INVALIDATE(vring_used_event(&vq->vq_ring));
			event_idx = vring_used_event(&vq->vq_ring);
   28e4a:	8892      	ldrh	r2, [r2, #4]
   28e4c:	1a9b      	subs	r3, r3, r2
	if (vq_ring_must_notify(vq))
   28e4e:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
   28e50:	b29b      	uxth	r3, r3
   28e52:	429a      	cmp	r2, r3
   28e54:	d814      	bhi.n	28e80 <virtqueue_kick+0x5a>
	vq->vq_queued_cnt = 0;
   28e56:	2300      	movs	r3, #0
   28e58:	84e3      	strh	r3, [r4, #38]	; 0x26
}
   28e5a:	bd10      	pop	{r4, pc}
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28e5c:	2b01      	cmp	r3, #1
   28e5e:	d1fa      	bne.n	28e56 <virtqueue_kick+0x30>
			new_idx = vq->vq_ring.used->idx;
   28e60:	6a03      	ldr	r3, [r0, #32]
			event_idx = vring_used_event(&vq->vq_ring);
   28e62:	69c2      	ldr	r2, [r0, #28]
			new_idx = vq->vq_ring.used->idx;
   28e64:	885b      	ldrh	r3, [r3, #2]
			event_idx = vring_used_event(&vq->vq_ring);
   28e66:	6941      	ldr	r1, [r0, #20]
   28e68:	3b01      	subs	r3, #1
   28e6a:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   28e6e:	e7ec      	b.n	28e4a <virtqueue_kick+0x24>
						prev_idx) != 0;
		}
#endif /*VIRTIO_DRIVER_ONLY*/
	} else {
#ifndef VIRTIO_DEVICE_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28e70:	b963      	cbnz	r3, 28e8c <virtqueue_kick+0x66>
			VRING_INVALIDATE(vq->vq_ring.used->flags);
			return (vq->vq_ring.used->flags &
   28e72:	6a03      	ldr	r3, [r0, #32]
		}
#endif /*VIRTIO_DEVICE_ONLY*/
#ifndef VIRTIO_DRIVER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
			VRING_INVALIDATE(vq->vq_ring.avail->flags);
			return (vq->vq_ring.avail->flags &
   28e74:	881b      	ldrh	r3, [r3, #0]
				VRING_AVAIL_F_NO_INTERRUPT) == 0;
   28e76:	43db      	mvns	r3, r3
   28e78:	f003 0301 	and.w	r3, r3, #1
	if (vq_ring_must_notify(vq))
   28e7c:	2b00      	cmp	r3, #0
   28e7e:	d0ea      	beq.n	28e56 <virtqueue_kick+0x30>
 * vq_ring_notify
 *
 */
static void vq_ring_notify(struct virtqueue *vq)
{
	if (vq->notify)
   28e80:	6923      	ldr	r3, [r4, #16]
   28e82:	2b00      	cmp	r3, #0
   28e84:	d0e7      	beq.n	28e56 <virtqueue_kick+0x30>
		vq->notify(vq);
   28e86:	4620      	mov	r0, r4
   28e88:	4798      	blx	r3
   28e8a:	e7e4      	b.n	28e56 <virtqueue_kick+0x30>
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28e8c:	2b01      	cmp	r3, #1
   28e8e:	d1e2      	bne.n	28e56 <virtqueue_kick+0x30>
			return (vq->vq_ring.avail->flags &
   28e90:	69c3      	ldr	r3, [r0, #28]
   28e92:	e7ef      	b.n	28e74 <virtqueue_kick+0x4e>

00028e94 <virtqueue_get_desc_size>:
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28e94:	69c3      	ldr	r3, [r0, #28]
   28e96:	8e02      	ldrh	r2, [r0, #48]	; 0x30
   28e98:	8859      	ldrh	r1, [r3, #2]
   28e9a:	4291      	cmp	r1, r2
   28e9c:	d00a      	beq.n	28eb4 <virtqueue_get_desc_size+0x20>
	head_idx = vq->vq_available_idx & (vq->vq_nentries - 1);
   28e9e:	8941      	ldrh	r1, [r0, #10]
   28ea0:	3901      	subs	r1, #1
	avail_idx = vq->vq_ring.avail->ring[head_idx];
   28ea2:	400a      	ands	r2, r1
   28ea4:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	len = vq->vq_ring.desc[avail_idx].len;
   28ea8:	889a      	ldrh	r2, [r3, #4]
   28eaa:	6983      	ldr	r3, [r0, #24]
   28eac:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   28eb0:	6898      	ldr	r0, [r3, #8]
	return len;
   28eb2:	4770      	bx	lr
		return 0;
   28eb4:	2000      	movs	r0, #0
}
   28eb6:	4770      	bx	lr

00028eb8 <virtqueue_notification>:
	atomic_thread_fence(memory_order_seq_cst);
   28eb8:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
   28ebc:	68c3      	ldr	r3, [r0, #12]
   28ebe:	b103      	cbz	r3, 28ec2 <virtqueue_notification+0xa>
		vq->callback(vq);
   28ec0:	4718      	bx	r3
}
   28ec2:	4770      	bx	lr

00028ec4 <__metal_mutex_acquire>:
	return z_impl_k_sem_take(sem, timeout);
   28ec4:	f04f 32ff 	mov.w	r2, #4294967295
   28ec8:	f04f 33ff 	mov.w	r3, #4294967295
   28ecc:	f7f6 bfe8 	b.w	1fea0 <z_impl_k_sem_take>

00028ed0 <rpmsg_unregister_endpoint>:
{
   28ed0:	b570      	push	{r4, r5, r6, lr}
   28ed2:	4604      	mov	r4, r0
	struct rpmsg_device *rdev = ept->rdev;
   28ed4:	6a05      	ldr	r5, [r0, #32]
	metal_mutex_acquire(&rdev->lock);
   28ed6:	f105 0658 	add.w	r6, r5, #88	; 0x58
   28eda:	4630      	mov	r0, r6
   28edc:	f7ff fff2 	bl	28ec4 <__metal_mutex_acquire>
	if (ept->addr != RPMSG_ADDR_ANY)
   28ee0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   28ee2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
   28ee6:	2b7f      	cmp	r3, #127	; 0x7f
   28ee8:	d80b      	bhi.n	28f02 <rpmsg_unregister_endpoint+0x32>
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   28eea:	2201      	movs	r2, #1
	bitmap[bit / METAL_BITS_PER_ULONG] &=
   28eec:	0959      	lsrs	r1, r3, #5
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
   28eee:	3548      	adds	r5, #72	; 0x48
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   28ef0:	f003 031f 	and.w	r3, r3, #31
   28ef4:	409a      	lsls	r2, r3
	bitmap[bit / METAL_BITS_PER_ULONG] &=
   28ef6:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
   28efa:	ea23 0302 	bic.w	r3, r3, r2
   28efe:	f845 3021 	str.w	r3, [r5, r1, lsl #2]
	node->next->prev = node->prev;
   28f02:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	; 0x34
   28f06:	604a      	str	r2, [r1, #4]
	node->prev->next = node->next;
   28f08:	6b61      	ldr	r1, [r4, #52]	; 0x34
	metal_list_del(&ept->node);
   28f0a:	f104 0334 	add.w	r3, r4, #52	; 0x34
   28f0e:	6011      	str	r1, [r2, #0]
	node->next = node;
   28f10:	e9c4 330d 	strd	r3, r3, [r4, #52]	; 0x34
	ept->rdev = NULL;
   28f14:	2300      	movs	r3, #0
   28f16:	6223      	str	r3, [r4, #32]
	z_impl_k_sem_give(sem);
   28f18:	4630      	mov	r0, r6
}
   28f1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   28f1e:	f7f6 bf7b 	b.w	1fe18 <z_impl_k_sem_give>

00028f22 <rpmsg_send_ns_message>:
{
   28f22:	b530      	push	{r4, r5, lr}
   28f24:	b08d      	sub	sp, #52	; 0x34
	ns_msg.addr = ept->addr;
   28f26:	6a45      	ldr	r5, [r0, #36]	; 0x24
{
   28f28:	4604      	mov	r4, r0
	ns_msg.flags = flags;
   28f2a:	910b      	str	r1, [sp, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
   28f2c:	2220      	movs	r2, #32
   28f2e:	4601      	mov	r1, r0
   28f30:	a802      	add	r0, sp, #8
	ns_msg.addr = ept->addr;
   28f32:	950a      	str	r5, [sp, #40]	; 0x28
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
   28f34:	f000 fdb9 	bl	29aaa <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
   28f38:	2328      	movs	r3, #40	; 0x28
   28f3a:	2201      	movs	r2, #1
   28f3c:	4629      	mov	r1, r5
   28f3e:	e9cd 3200 	strd	r3, r2, [sp]
   28f42:	4620      	mov	r0, r4
   28f44:	2235      	movs	r2, #53	; 0x35
   28f46:	ab02      	add	r3, sp, #8
   28f48:	f7f5 fc3c 	bl	1e7c4 <rpmsg_send_offchannel_raw>
}
   28f4c:	ea00 70e0 	and.w	r0, r0, r0, asr #31
   28f50:	b00d      	add	sp, #52	; 0x34
   28f52:	bd30      	pop	{r4, r5, pc}

00028f54 <rpmsg_hold_rx_buffer>:
	if (!ept || !ept->rdev || !rxbuf)
   28f54:	b128      	cbz	r0, 28f62 <rpmsg_hold_rx_buffer+0xe>
   28f56:	6a00      	ldr	r0, [r0, #32]
   28f58:	b118      	cbz	r0, 28f62 <rpmsg_hold_rx_buffer+0xe>
   28f5a:	b111      	cbz	r1, 28f62 <rpmsg_hold_rx_buffer+0xe>
	if (rdev->ops.hold_rx_buffer)
   28f5c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
   28f5e:	b103      	cbz	r3, 28f62 <rpmsg_hold_rx_buffer+0xe>
		rdev->ops.hold_rx_buffer(rdev, rxbuf);
   28f60:	4718      	bx	r3
}
   28f62:	4770      	bx	lr

00028f64 <rpmsg_release_rx_buffer>:
	if (!ept || !ept->rdev || !rxbuf)
   28f64:	b130      	cbz	r0, 28f74 <rpmsg_release_rx_buffer+0x10>
   28f66:	6a00      	ldr	r0, [r0, #32]
   28f68:	b120      	cbz	r0, 28f74 <rpmsg_release_rx_buffer+0x10>
   28f6a:	b119      	cbz	r1, 28f74 <rpmsg_release_rx_buffer+0x10>
	if (rdev->ops.release_rx_buffer)
   28f6c:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
   28f70:	b103      	cbz	r3, 28f74 <rpmsg_release_rx_buffer+0x10>
		rdev->ops.release_rx_buffer(rdev, rxbuf);
   28f72:	4718      	bx	r3
}
   28f74:	4770      	bx	lr

00028f76 <rpmsg_get_tx_payload_buffer>:
	if (!ept || !ept->rdev || !len)
   28f76:	b130      	cbz	r0, 28f86 <rpmsg_get_tx_payload_buffer+0x10>
   28f78:	6a00      	ldr	r0, [r0, #32]
   28f7a:	b120      	cbz	r0, 28f86 <rpmsg_get_tx_payload_buffer+0x10>
   28f7c:	b119      	cbz	r1, 28f86 <rpmsg_get_tx_payload_buffer+0x10>
	if (rdev->ops.get_tx_payload_buffer)
   28f7e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
   28f82:	b103      	cbz	r3, 28f86 <rpmsg_get_tx_payload_buffer+0x10>
		return rdev->ops.get_tx_payload_buffer(rdev, len, wait);
   28f84:	4718      	bx	r3
}
   28f86:	2000      	movs	r0, #0
   28f88:	4770      	bx	lr

00028f8a <rpmsg_get_endpoint>:
{
   28f8a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   28f8e:	4606      	mov	r6, r0
   28f90:	4688      	mov	r8, r1
   28f92:	4617      	mov	r7, r2
   28f94:	4699      	mov	r9, r3
	metal_list_for_each(&rdev->endpoints, node) {
   28f96:	6804      	ldr	r4, [r0, #0]
   28f98:	42a6      	cmp	r6, r4
   28f9a:	d101      	bne.n	28fa0 <rpmsg_get_endpoint+0x16>
	return NULL;
   28f9c:	2500      	movs	r5, #0
   28f9e:	e023      	b.n	28fe8 <rpmsg_get_endpoint+0x5e>
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28fa0:	1c7a      	adds	r2, r7, #1
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28fa2:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28fa6:	d002      	beq.n	28fae <rpmsg_get_endpoint+0x24>
   28fa8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   28faa:	42bb      	cmp	r3, r7
   28fac:	d01c      	beq.n	28fe8 <rpmsg_get_endpoint+0x5e>
		if (name)
   28fae:	f1b8 0f00 	cmp.w	r8, #0
   28fb2:	d101      	bne.n	28fb8 <rpmsg_get_endpoint+0x2e>
	metal_list_for_each(&rdev->endpoints, node) {
   28fb4:	6824      	ldr	r4, [r4, #0]
   28fb6:	e7ef      	b.n	28f98 <rpmsg_get_endpoint+0xe>
			name_match = !strncmp(ept->name, name,
   28fb8:	2220      	movs	r2, #32
   28fba:	4641      	mov	r1, r8
   28fbc:	4628      	mov	r0, r5
   28fbe:	f000 fd62 	bl	29a86 <strncmp>
		if (!name || !name_match)
   28fc2:	2800      	cmp	r0, #0
   28fc4:	d1f6      	bne.n	28fb4 <rpmsg_get_endpoint+0x2a>
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
   28fc6:	f1b9 3fff 	cmp.w	r9, #4294967295
   28fca:	d002      	beq.n	28fd2 <rpmsg_get_endpoint+0x48>
   28fcc:	6aab      	ldr	r3, [r5, #40]	; 0x28
   28fce:	454b      	cmp	r3, r9
   28fd0:	d00a      	beq.n	28fe8 <rpmsg_get_endpoint+0x5e>
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
   28fd2:	1c7b      	adds	r3, r7, #1
   28fd4:	d00b      	beq.n	28fee <rpmsg_get_endpoint+0x64>
	metal_list_for_each(&rdev->endpoints, node) {
   28fd6:	6824      	ldr	r4, [r4, #0]
   28fd8:	42b4      	cmp	r4, r6
   28fda:	d0df      	beq.n	28f9c <rpmsg_get_endpoint+0x12>
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28fdc:	f854 3c10 	ldr.w	r3, [r4, #-16]
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28fe0:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28fe4:	429f      	cmp	r7, r3
   28fe6:	d1e7      	bne.n	28fb8 <rpmsg_get_endpoint+0x2e>
}
   28fe8:	4628      	mov	r0, r5
   28fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
   28fee:	6aab      	ldr	r3, [r5, #40]	; 0x28
   28ff0:	3301      	adds	r3, #1
   28ff2:	d0f9      	beq.n	28fe8 <rpmsg_get_endpoint+0x5e>
	metal_list_for_each(&rdev->endpoints, node) {
   28ff4:	6824      	ldr	r4, [r4, #0]
   28ff6:	42b4      	cmp	r4, r6
   28ff8:	d0d0      	beq.n	28f9c <rpmsg_get_endpoint+0x12>
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28ffa:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28ffe:	e7d6      	b.n	28fae <rpmsg_get_endpoint+0x24>

00029000 <rpmsg_destroy_ept>:
 *
 * @param ept - pointer to endpoint to destroy
 *
 */
void rpmsg_destroy_ept(struct rpmsg_endpoint *ept)
{
   29000:	b510      	push	{r4, lr}
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev)
   29002:	4604      	mov	r4, r0
   29004:	b190      	cbz	r0, 2902c <rpmsg_destroy_ept+0x2c>
   29006:	6a03      	ldr	r3, [r0, #32]
   29008:	b183      	cbz	r3, 2902c <rpmsg_destroy_ept+0x2c>
		return;

	rdev = ept->rdev;

	if (ept->name[0] && rdev->support_ns &&
   2900a:	7802      	ldrb	r2, [r0, #0]
   2900c:	b14a      	cbz	r2, 29022 <rpmsg_destroy_ept+0x22>
   2900e:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
   29012:	b133      	cbz	r3, 29022 <rpmsg_destroy_ept+0x22>
   29014:	6a43      	ldr	r3, [r0, #36]	; 0x24
   29016:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   2901a:	d302      	bcc.n	29022 <rpmsg_destroy_ept+0x22>
	    ept->addr >= RPMSG_RESERVED_ADDRESSES)
		(void)rpmsg_send_ns_message(ept, RPMSG_NS_DESTROY);
   2901c:	2101      	movs	r1, #1
   2901e:	f7ff ff80 	bl	28f22 <rpmsg_send_ns_message>
	rpmsg_unregister_endpoint(ept);
   29022:	4620      	mov	r0, r4
}
   29024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	rpmsg_unregister_endpoint(ept);
   29028:	f7ff bf52 	b.w	28ed0 <rpmsg_unregister_endpoint>
}
   2902c:	bd10      	pop	{r4, pc}

0002902e <rpmsg_virtio_hold_rx_buffer>:
	rp_hdr->reserved |= RPMSG_BUF_HELD;
   2902e:	f851 3c08 	ldr.w	r3, [r1, #-8]
   29032:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   29036:	f841 3c08 	str.w	r3, [r1, #-8]
}
   2903a:	4770      	bx	lr

0002903c <rpmsg_virtio_tx_callback>:
}
   2903c:	4770      	bx	lr

0002903e <k_sem_give>:
   2903e:	f7f6 beeb 	b.w	1fe18 <z_impl_k_sem_give>

00029042 <__metal_mutex_acquire>:
	return z_impl_k_sem_take(sem, timeout);
   29042:	f04f 32ff 	mov.w	r2, #4294967295
   29046:	f04f 33ff 	mov.w	r3, #4294967295
   2904a:	f7f6 bf29 	b.w	1fea0 <z_impl_k_sem_take>

0002904e <rpmsg_virtio_release_tx_buffer>:
{
   2904e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29050:	460c      	mov	r4, r1
   29052:	4605      	mov	r5, r0
	idx = rp_hdr->reserved;
   29054:	f851 6c08 	ldr.w	r6, [r1, #-8]
	metal_mutex_acquire(&rdev->lock);
   29058:	f100 0758 	add.w	r7, r0, #88	; 0x58
   2905c:	4638      	mov	r0, r7
	idx = rp_hdr->reserved;
   2905e:	b2b6      	uxth	r6, r6
   29060:	f7ff ffef 	bl	29042 <__metal_mutex_acquire>
	r_desc->idx = idx;
   29064:	f824 6c08 	strh.w	r6, [r4, #-8]
	new_node->prev = node->prev;
   29068:	f8d5 20b8 	ldr.w	r2, [r5, #184]	; 0xb8
	metal_list_add_tail(&rvdev->reclaimer, &r_desc->node);
   2906c:	f1a4 0310 	sub.w	r3, r4, #16
   29070:	f844 2c0c 	str.w	r2, [r4, #-12]
   29074:	f105 02b4 	add.w	r2, r5, #180	; 0xb4
	new_node->next = node;
   29078:	f844 2c10 	str.w	r2, [r4, #-16]
	new_node->next->prev = new_node;
   2907c:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
	new_node->prev->next = new_node;
   29080:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   29084:	4638      	mov	r0, r7
   29086:	6013      	str	r3, [r2, #0]
   29088:	f7ff ffd9 	bl	2903e <k_sem_give>
}
   2908c:	2000      	movs	r0, #0
   2908e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00029090 <rpmsg_virtio_ns_callback>:
{
   29090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct rpmsg_device *rdev = ept->rdev;
   29094:	6a05      	ldr	r5, [r0, #32]
	if (len != sizeof(*ns_msg))
   29096:	2a28      	cmp	r2, #40	; 0x28
{
   29098:	460f      	mov	r7, r1
	struct metal_io_region *io = rvdev->shbuf_io;
   2909a:	f8d5 00ac 	ldr.w	r0, [r5, #172]	; 0xac
{
   2909e:	b088      	sub	sp, #32
	if (len != sizeof(*ns_msg))
   290a0:	d126      	bne.n	290f0 <rpmsg_virtio_ns_callback+0x60>
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   290a2:	6801      	ldr	r1, [r0, #0]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   290a4:	6884      	ldr	r4, [r0, #8]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   290a6:	1a79      	subs	r1, r7, r1
	metal_io_block_read(io,
   290a8:	42a1      	cmp	r1, r4
   290aa:	bf28      	it	cs
   290ac:	f04f 31ff 	movcs.w	r1, #4294967295
   290b0:	2320      	movs	r3, #32
   290b2:	466a      	mov	r2, sp
   290b4:	f7ff fcb1 	bl	28a1a <metal_io_block_read>
	metal_mutex_acquire(&rdev->lock);
   290b8:	f105 0658 	add.w	r6, r5, #88	; 0x58
	dest = ns_msg->addr;
   290bc:	f8d7 8020 	ldr.w	r8, [r7, #32]
   290c0:	4630      	mov	r0, r6
   290c2:	f7ff ffbe 	bl	29042 <__metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
   290c6:	4643      	mov	r3, r8
   290c8:	f04f 32ff 	mov.w	r2, #4294967295
   290cc:	4669      	mov	r1, sp
   290ce:	4628      	mov	r0, r5
   290d0:	f7ff ff5b 	bl	28f8a <rpmsg_get_endpoint>
	if (ns_msg->flags & RPMSG_NS_DESTROY) {
   290d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
   290d6:	4604      	mov	r4, r0
	if (ns_msg->flags & RPMSG_NS_DESTROY) {
   290d8:	07db      	lsls	r3, r3, #31
   290da:	d519      	bpl.n	29110 <rpmsg_virtio_ns_callback+0x80>
		if (_ept)
   290dc:	b960      	cbnz	r0, 290f8 <rpmsg_virtio_ns_callback+0x68>
   290de:	4630      	mov	r0, r6
   290e0:	f7ff ffad 	bl	2903e <k_sem_give>
		if (rdev->ns_unbind_cb)
   290e4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
			if (rdev->ns_bind_cb)
   290e6:	b11b      	cbz	r3, 290f0 <rpmsg_virtio_ns_callback+0x60>
				rdev->ns_bind_cb(rdev, name, dest);
   290e8:	4642      	mov	r2, r8
   290ea:	4669      	mov	r1, sp
   290ec:	4628      	mov	r0, r5
   290ee:	4798      	blx	r3
}
   290f0:	2000      	movs	r0, #0
   290f2:	b008      	add	sp, #32
   290f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			_ept->dest_addr = RPMSG_ADDR_ANY;
   290f8:	f04f 33ff 	mov.w	r3, #4294967295
   290fc:	6283      	str	r3, [r0, #40]	; 0x28
   290fe:	4630      	mov	r0, r6
   29100:	f7ff ff9d 	bl	2903e <k_sem_give>
		if (_ept && _ept->ns_unbind_cb)
   29104:	6b23      	ldr	r3, [r4, #48]	; 0x30
   29106:	2b00      	cmp	r3, #0
   29108:	d0ec      	beq.n	290e4 <rpmsg_virtio_ns_callback+0x54>
			_ept->ns_unbind_cb(_ept);
   2910a:	4620      	mov	r0, r4
   2910c:	4798      	blx	r3
   2910e:	e7e9      	b.n	290e4 <rpmsg_virtio_ns_callback+0x54>
		if (!_ept) {
   29110:	b920      	cbnz	r0, 2911c <rpmsg_virtio_ns_callback+0x8c>
   29112:	4630      	mov	r0, r6
   29114:	f7ff ff93 	bl	2903e <k_sem_give>
			if (rdev->ns_bind_cb)
   29118:	6f2b      	ldr	r3, [r5, #112]	; 0x70
   2911a:	e7e4      	b.n	290e6 <rpmsg_virtio_ns_callback+0x56>
			_ept->dest_addr = dest;
   2911c:	f8c0 8028 	str.w	r8, [r0, #40]	; 0x28
   29120:	4630      	mov	r0, r6
   29122:	f7ff ff8c 	bl	2903e <k_sem_give>
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
	__metal_mutex_release(mutex);
}
   29126:	e7e3      	b.n	290f0 <rpmsg_virtio_ns_callback+0x60>

00029128 <rpmsg_virtio_get_rx_buffer>:
{
   29128:	b430      	push	{r4, r5}
	return rvdev->vdev->role;
   2912a:	f8d0 50a0 	ldr.w	r5, [r0, #160]	; 0xa0
   2912e:	4613      	mov	r3, r2
   29130:	69ad      	ldr	r5, [r5, #24]
	if (role == RPMSG_HOST) {
   29132:	b925      	cbnz	r5, 2913e <rpmsg_virtio_get_rx_buffer+0x16>
}
   29134:	bc30      	pop	{r4, r5}
		data = virtqueue_get_buffer(rvdev->rvq, len, idx);
   29136:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   2913a:	f7ff bde3 	b.w	28d04 <virtqueue_get_buffer>
	if (role == RPMSG_REMOTE) {
   2913e:	2d01      	cmp	r5, #1
   29140:	d106      	bne.n	29150 <rpmsg_virtio_get_rx_buffer+0x28>
}
   29142:	bc30      	pop	{r4, r5}
		    virtqueue_get_available_buffer(rvdev->rvq, idx, len);
   29144:	460a      	mov	r2, r1
   29146:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   2914a:	4619      	mov	r1, r3
   2914c:	f7ff be19 	b.w	28d82 <virtqueue_get_available_buffer>
}
   29150:	2000      	movs	r0, #0
   29152:	bc30      	pop	{r4, r5}
   29154:	4770      	bx	lr

00029156 <rpmsg_virtio_return_buffer>:
{
   29156:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   29158:	460c      	mov	r4, r1
   2915a:	4619      	mov	r1, r3
   2915c:	f8d0 30a0 	ldr.w	r3, [r0, #160]	; 0xa0
   29160:	699d      	ldr	r5, [r3, #24]
	if (role == RPMSG_HOST) {
   29162:	b95d      	cbnz	r5, 2917c <rpmsg_virtio_return_buffer+0x26>
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
   29164:	9400      	str	r4, [sp, #0]
		vqbuf.len = len;
   29166:	e9cd 4202 	strd	r4, r2, [sp, #8]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
   2916a:	2301      	movs	r3, #1
   2916c:	462a      	mov	r2, r5
   2916e:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   29172:	a902      	add	r1, sp, #8
   29174:	f7ff fd6a 	bl	28c4c <virtqueue_add_buffer>
}
   29178:	b004      	add	sp, #16
   2917a:	bd70      	pop	{r4, r5, r6, pc}
	if (role == RPMSG_REMOTE) {
   2917c:	2d01      	cmp	r5, #1
   2917e:	d1fb      	bne.n	29178 <rpmsg_virtio_return_buffer+0x22>
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
   29180:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
}
   29184:	b004      	add	sp, #16
   29186:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
   2918a:	f7f5 baff 	b.w	1e78c <virtqueue_add_consumed_buffer>

0002918e <rpmsg_virtio_release_rx_buffer>:
{
   2918e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29190:	4604      	mov	r4, r0
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
   29192:	f851 6c08 	ldr.w	r6, [r1, #-8]
	metal_mutex_acquire(&rdev->lock);
   29196:	f100 0758 	add.w	r7, r0, #88	; 0x58
	__metal_mutex_acquire(mutex);
   2919a:	4638      	mov	r0, r7
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
   2919c:	b2b6      	uxth	r6, r6
{
   2919e:	460d      	mov	r5, r1
   291a0:	f7ff ff4f 	bl	29042 <__metal_mutex_acquire>
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
   291a4:	4631      	mov	r1, r6
   291a6:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   291aa:	f7ff fde5 	bl	28d78 <virtqueue_get_buffer_length>
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   291ae:	4633      	mov	r3, r6
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
   291b0:	4602      	mov	r2, r0
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   291b2:	f1a5 0110 	sub.w	r1, r5, #16
   291b6:	4620      	mov	r0, r4
   291b8:	f7ff ffcd 	bl	29156 <rpmsg_virtio_return_buffer>
	virtqueue_kick(rvdev->rvq);
   291bc:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   291c0:	f7ff fe31 	bl	28e26 <virtqueue_kick>
   291c4:	4638      	mov	r0, r7
}
   291c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   291ca:	f7ff bf38 	b.w	2903e <k_sem_give>

000291ce <rpmsg_virtio_shm_pool_get_buffer>:
{
   291ce:	b510      	push	{r4, lr}
	if (!shpool || size == 0 || shpool->avail < size)
   291d0:	b148      	cbz	r0, 291e6 <rpmsg_virtio_shm_pool_get_buffer+0x18>
   291d2:	b149      	cbz	r1, 291e8 <rpmsg_virtio_shm_pool_get_buffer+0x1a>
   291d4:	6843      	ldr	r3, [r0, #4]
   291d6:	428b      	cmp	r3, r1
   291d8:	d306      	bcc.n	291e8 <rpmsg_virtio_shm_pool_get_buffer+0x1a>
	buffer = (char *)shpool->base + shpool->size - shpool->avail;
   291da:	6882      	ldr	r2, [r0, #8]
   291dc:	6804      	ldr	r4, [r0, #0]
   291de:	1ad2      	subs	r2, r2, r3
	shpool->avail -= size;
   291e0:	1a5b      	subs	r3, r3, r1
   291e2:	6043      	str	r3, [r0, #4]
	return buffer;
   291e4:	18a0      	adds	r0, r4, r2
}
   291e6:	bd10      	pop	{r4, pc}
		return NULL;
   291e8:	2000      	movs	r0, #0
   291ea:	e7fc      	b.n	291e6 <rpmsg_virtio_shm_pool_get_buffer+0x18>

000291ec <rpmsg_virtio_get_tx_payload_buffer>:
{
   291ec:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   291f0:	4605      	mov	r5, r0
   291f2:	f8d0 00a0 	ldr.w	r0, [r0, #160]	; 0xa0
   291f6:	460e      	mov	r6, r1
	return rvdev->vdev->func->get_status(rvdev->vdev);
   291f8:	6a03      	ldr	r3, [r0, #32]
   291fa:	4617      	mov	r7, r2
   291fc:	681b      	ldr	r3, [r3, #0]
   291fe:	4798      	blx	r3
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK))
   29200:	0743      	lsls	r3, r0, #29
   29202:	d403      	bmi.n	2920c <rpmsg_virtio_get_tx_payload_buffer+0x20>
		return NULL;
   29204:	2000      	movs	r0, #0
}
   29206:	b002      	add	sp, #8
   29208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
   2920c:	f643 2398 	movw	r3, #15000	; 0x3a98
   29210:	2f00      	cmp	r7, #0
   29212:	bf18      	it	ne
   29214:	461f      	movne	r7, r3
		metal_mutex_acquire(&rdev->lock);
   29216:	f105 0858 	add.w	r8, r5, #88	; 0x58
	node = metal_list_first(&rvdev->reclaimer);
   2921a:	f105 0ab4 	add.w	sl, r5, #180	; 0xb4
   2921e:	4640      	mov	r0, r8
   29220:	f7ff ff0f 	bl	29042 <__metal_mutex_acquire>
	return list->next == list;
   29224:	f8d5 40b4 	ldr.w	r4, [r5, #180]	; 0xb4
	return rvdev->vdev->role;
   29228:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
}

static inline struct metal_list *metal_list_first(struct metal_list *list)
{
	return metal_list_is_empty(list) ? NULL : list->next;
   2922c:	4554      	cmp	r4, sl
   2922e:	f8d3 9018 	ldr.w	r9, [r3, #24]
   29232:	d025      	beq.n	29280 <rpmsg_virtio_get_tx_payload_buffer+0x94>
	if (node) {
   29234:	b324      	cbz	r4, 29280 <rpmsg_virtio_get_tx_payload_buffer+0x94>
	node->next->prev = node->prev;
   29236:	e9d4 2300 	ldrd	r2, r3, [r4]
   2923a:	6053      	str	r3, [r2, #4]
	node->prev->next = node->next;
   2923c:	6822      	ldr	r2, [r4, #0]
   2923e:	601a      	str	r2, [r3, #0]
	node->next = node;
   29240:	e9c4 4400 	strd	r4, r4, [r4]
		if (role == RPMSG_HOST)
   29244:	f1b9 0f00 	cmp.w	r9, #0
   29248:	d10e      	bne.n	29268 <rpmsg_virtio_get_tx_payload_buffer+0x7c>
			*len = rvdev->config.h2r_buf_size;
   2924a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
   2924e:	6033      	str	r3, [r6, #0]
   29250:	4640      	mov	r0, r8
   29252:	f7ff fef4 	bl	2903e <k_sem_give>
	rp_hdr->reserved = idx;
   29256:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	return RPMSG_LOCATE_DATA(rp_hdr);
   2925a:	f104 0010 	add.w	r0, r4, #16
	rp_hdr->reserved = idx;
   2925e:	60a3      	str	r3, [r4, #8]
	*len -= sizeof(struct rpmsg_hdr);
   29260:	6833      	ldr	r3, [r6, #0]
   29262:	3b10      	subs	r3, #16
   29264:	6033      	str	r3, [r6, #0]
	return RPMSG_LOCATE_DATA(rp_hdr);
   29266:	e7ce      	b.n	29206 <rpmsg_virtio_get_tx_payload_buffer+0x1a>
		if (role == RPMSG_REMOTE) {
   29268:	f1b9 0f01 	cmp.w	r9, #1
   2926c:	d1f0      	bne.n	29250 <rpmsg_virtio_get_tx_payload_buffer+0x64>
			*idx = r_desc->idx;
   2926e:	8921      	ldrh	r1, [r4, #8]
			*len = virtqueue_get_buffer_length(rvdev->svq, *idx);
   29270:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
			*idx = r_desc->idx;
   29274:	f8ad 1006 	strh.w	r1, [sp, #6]
			*len = virtqueue_get_buffer_length(rvdev->svq, *idx);
   29278:	f7ff fd7e 	bl	28d78 <virtqueue_get_buffer_length>
   2927c:	6030      	str	r0, [r6, #0]
   2927e:	e7e7      	b.n	29250 <rpmsg_virtio_get_tx_payload_buffer+0x64>
	} else if (role == RPMSG_HOST) {
   29280:	f1b9 0f00 	cmp.w	r9, #0
   29284:	d12a      	bne.n	292dc <rpmsg_virtio_get_tx_payload_buffer+0xf0>
		data = virtqueue_get_buffer(rvdev->svq, len, idx);
   29286:	4631      	mov	r1, r6
   29288:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
   2928c:	f10d 0206 	add.w	r2, sp, #6
   29290:	f7ff fd38 	bl	28d04 <virtqueue_get_buffer>
		if (!data && rvdev->svq->vq_free_cnt) {
   29294:	4604      	mov	r4, r0
   29296:	2800      	cmp	r0, #0
   29298:	d1da      	bne.n	29250 <rpmsg_virtio_get_tx_payload_buffer+0x64>
   2929a:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
   2929e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
   292a0:	b953      	cbnz	r3, 292b8 <rpmsg_virtio_get_tx_payload_buffer+0xcc>
   292a2:	4640      	mov	r0, r8
   292a4:	f7ff fecb 	bl	2903e <k_sem_give>
		if (rp_hdr || !tick_count)
   292a8:	2f00      	cmp	r7, #0
   292aa:	d0ab      	beq.n	29204 <rpmsg_virtio_get_tx_payload_buffer+0x18>
	return z_impl_k_sleep(timeout);
   292ac:	2021      	movs	r0, #33	; 0x21
   292ae:	2100      	movs	r1, #0
   292b0:	f7f8 fca6 	bl	21c00 <z_impl_k_sleep>
		tick_count--;
   292b4:	3f01      	subs	r7, #1
		metal_mutex_acquire(&rdev->lock);
   292b6:	e7b2      	b.n	2921e <rpmsg_virtio_get_tx_payload_buffer+0x32>
			data = rpmsg_virtio_shm_pool_get_buffer(rvdev->shpool,
   292b8:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
   292bc:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
   292c0:	f7ff ff85 	bl	291ce <rpmsg_virtio_shm_pool_get_buffer>
   292c4:	4604      	mov	r4, r0
			*len = rvdev->config.h2r_buf_size;
   292c6:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
			*idx = 0;
   292ca:	f8ad 9006 	strh.w	r9, [sp, #6]
			*len = rvdev->config.h2r_buf_size;
   292ce:	6033      	str	r3, [r6, #0]
   292d0:	4640      	mov	r0, r8
   292d2:	f7ff feb4 	bl	2903e <k_sem_give>
		if (rp_hdr || !tick_count)
   292d6:	2c00      	cmp	r4, #0
   292d8:	d0e6      	beq.n	292a8 <rpmsg_virtio_get_tx_payload_buffer+0xbc>
   292da:	e7bc      	b.n	29256 <rpmsg_virtio_get_tx_payload_buffer+0x6a>
	} else if (role == RPMSG_REMOTE) {
   292dc:	f1b9 0f01 	cmp.w	r9, #1
   292e0:	d1df      	bne.n	292a2 <rpmsg_virtio_get_tx_payload_buffer+0xb6>
		data = virtqueue_get_available_buffer(rvdev->svq, idx, len);
   292e2:	4632      	mov	r2, r6
   292e4:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
   292e8:	f10d 0106 	add.w	r1, sp, #6
   292ec:	f7ff fd49 	bl	28d82 <virtqueue_get_available_buffer>
   292f0:	4604      	mov	r4, r0
   292f2:	e7ed      	b.n	292d0 <rpmsg_virtio_get_tx_payload_buffer+0xe4>

000292f4 <rpmsg_virtio_init_shm_pool>:
	if (!shpool || !shb || size == 0)
   292f4:	b120      	cbz	r0, 29300 <rpmsg_virtio_init_shm_pool+0xc>
   292f6:	b119      	cbz	r1, 29300 <rpmsg_virtio_init_shm_pool+0xc>
   292f8:	b112      	cbz	r2, 29300 <rpmsg_virtio_init_shm_pool+0xc>
	shpool->avail = size;
   292fa:	e9c0 2201 	strd	r2, r2, [r0, #4]
	shpool->base = shb;
   292fe:	6001      	str	r1, [r0, #0]
}
   29300:	4770      	bx	lr

00029302 <rpmsg_deinit_vdev>:

void rpmsg_deinit_vdev(struct rpmsg_virtio_device *rvdev)
{
   29302:	b510      	push	{r4, lr}
	struct metal_list *node;
	struct rpmsg_device *rdev;
	struct rpmsg_endpoint *ept;

	if (rvdev) {
   29304:	4604      	mov	r4, r0
   29306:	b918      	cbnz	r0, 29310 <rpmsg_deinit_vdev+0xe>
		rvdev->rvq = 0;
		rvdev->svq = 0;

		metal_mutex_deinit(&rdev->lock);
	}
}
   29308:	bd10      	pop	{r4, pc}
			rpmsg_destroy_ept(ept);
   2930a:	3834      	subs	r0, #52	; 0x34
   2930c:	f7ff fe78 	bl	29000 <rpmsg_destroy_ept>
	return list->next == list;
   29310:	6820      	ldr	r0, [r4, #0]
		while (!metal_list_is_empty(&rdev->endpoints)) {
   29312:	4284      	cmp	r4, r0
   29314:	d1f9      	bne.n	2930a <rpmsg_deinit_vdev+0x8>
		rvdev->rvq = 0;
   29316:	2300      	movs	r3, #0
		rvdev->svq = 0;
   29318:	e9c4 3329 	strd	r3, r3, [r4, #164]	; 0xa4
}
   2931c:	e7f4      	b.n	29308 <rpmsg_deinit_vdev+0x6>

0002931e <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
   2931e:	f7f5 bda7 	b.w	1ee70 <_DoInit>

00029322 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
   29322:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
   29324:	f7ff fffb 	bl	2931e <SEGGER_RTT_Init>

	return 0;
}
   29328:	2000      	movs	r0, #0
   2932a:	bd08      	pop	{r3, pc}

0002932c <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
   2932c:	4770      	bx	lr

0002932e <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   2932e:	b140      	cbz	r0, 29342 <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   29330:	68c3      	ldr	r3, [r0, #12]
   29332:	7858      	ldrb	r0, [r3, #1]
   29334:	f010 0001 	ands.w	r0, r0, #1
   29338:	bf1e      	ittt	ne
   2933a:	7818      	ldrbne	r0, [r3, #0]
   2933c:	fab0 f080 	clzne	r0, r0
   29340:	0940      	lsrne	r0, r0, #5
}
   29342:	4770      	bx	lr

00029344 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   29344:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   29346:	ab0b      	add	r3, sp, #44	; 0x2c
   29348:	9305      	str	r3, [sp, #20]
   2934a:	9303      	str	r3, [sp, #12]
   2934c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2934e:	2201      	movs	r2, #1
   29350:	9302      	str	r3, [sp, #8]
   29352:	2300      	movs	r3, #0
   29354:	4618      	mov	r0, r3
   29356:	e9cd 3300 	strd	r3, r3, [sp]
   2935a:	f7e4 fff7 	bl	e34c <z_impl_z_log_msg_runtime_vcreate>
}
   2935e:	b007      	add	sp, #28
   29360:	f85d fb04 	ldr.w	pc, [sp], #4

00029364 <z_early_memset>:
   29364:	f000 ba5f 	b.w	29826 <memset>

00029368 <z_early_memcpy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   29368:	f000 ba23 	b.w	297b2 <memcpy>

0002936c <k_heap_init>:
{
   2936c:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
   2936e:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
   29372:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
   29376:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
   29378:	f7e3 bd50 	b.w	ce1c <sys_heap_init>

0002937c <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   2937c:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
   29380:	4313      	orrs	r3, r2
   29382:	f013 0303 	ands.w	r3, r3, #3
   29386:	d10c      	bne.n	293a2 <create_free_list+0x26>
	slab->free_list = NULL;
   29388:	6183      	str	r3, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   2938a:	68c1      	ldr	r1, [r0, #12]
   2938c:	4299      	cmp	r1, r3
   2938e:	d801      	bhi.n	29394 <create_free_list+0x18>
	return 0;
   29390:	2000      	movs	r0, #0
   29392:	4770      	bx	lr
		*(char **)p = slab->free_list;
   29394:	6981      	ldr	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   29396:	3301      	adds	r3, #1
		*(char **)p = slab->free_list;
   29398:	6011      	str	r1, [r2, #0]
		p += slab->block_size;
   2939a:	6901      	ldr	r1, [r0, #16]
		slab->free_list = p;
   2939c:	6182      	str	r2, [r0, #24]
		p += slab->block_size;
   2939e:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
   293a0:	e7f3      	b.n	2938a <create_free_list+0xe>
		return -EINVAL;
   293a2:	f06f 0015 	mvn.w	r0, #21
}
   293a6:	4770      	bx	lr

000293a8 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   293a8:	f3ef 8005 	mrs	r0, IPSR
}
   293ac:	3800      	subs	r0, #0
   293ae:	bf18      	it	ne
   293b0:	2001      	movne	r0, #1
   293b2:	4770      	bx	lr

000293b4 <z_impl_k_thread_name_set>:
}
   293b4:	f06f 0057 	mvn.w	r0, #87	; 0x57
   293b8:	4770      	bx	lr

000293ba <k_thread_name_get>:
}
   293ba:	2000      	movs	r0, #0
   293bc:	4770      	bx	lr

000293be <z_impl_k_thread_start>:
	z_sched_start(thread);
   293be:	f7f7 bd7f 	b.w	20ec0 <z_sched_start>

000293c2 <z_pm_save_idle_exit>:
{
   293c2:	b508      	push	{r3, lr}
	pm_system_resume();
   293c4:	f7e6 fb38 	bl	fa38 <pm_system_resume>
}
   293c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
   293cc:	f7ff b89e 	b.w	2850c <sys_clock_idle_exit>

000293d0 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
   293d0:	f990 300e 	ldrsb.w	r3, [r0, #14]
   293d4:	428b      	cmp	r3, r1
   293d6:	d001      	beq.n	293dc <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
   293d8:	f7f8 b874 	b.w	214c4 <z_set_prio>
}
   293dc:	2000      	movs	r0, #0
   293de:	4770      	bx	lr

000293e0 <z_impl_k_mutex_init>:
{
   293e0:	4603      	mov	r3, r0
	mutex->owner = NULL;
   293e2:	2000      	movs	r0, #0
   293e4:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
   293e8:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
   293ec:	4770      	bx	lr

000293ee <z_queue_node_peek>:
{
   293ee:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
   293f0:	4604      	mov	r4, r0
   293f2:	b130      	cbz	r0, 29402 <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   293f4:	6802      	ldr	r2, [r0, #0]
   293f6:	0793      	lsls	r3, r2, #30
   293f8:	d003      	beq.n	29402 <z_queue_node_peek+0x14>
		ret = anode->data;
   293fa:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
   293fc:	b109      	cbz	r1, 29402 <z_queue_node_peek+0x14>
			k_free(anode);
   293fe:	f000 f9bc 	bl	2977a <k_free>
}
   29402:	4620      	mov	r0, r4
   29404:	bd10      	pop	{r4, pc}

00029406 <z_impl_k_queue_init>:
	list->head = NULL;
   29406:	2300      	movs	r3, #0
	list->tail = NULL;
   29408:	e9c0 3300 	strd	r3, r3, [r0]
	queue->lock = (struct k_spinlock) {};
   2940c:	6083      	str	r3, [r0, #8]
   2940e:	f100 030c 	add.w	r3, r0, #12
   29412:	e9c0 3303 	strd	r3, r3, [r0, #12]
	sys_dlist_init(&queue->poll_events);
   29416:	f100 0314 	add.w	r3, r0, #20
   2941a:	e9c0 3305 	strd	r3, r3, [r0, #20]
}
   2941e:	4770      	bx	lr

00029420 <k_queue_append>:
	(void)queue_insert(queue, NULL, data, false, true);
   29420:	2301      	movs	r3, #1
{
   29422:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
   29424:	9300      	str	r3, [sp, #0]
   29426:	2300      	movs	r3, #0
{
   29428:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
   2942a:	4619      	mov	r1, r3
   2942c:	f7f6 fbf0 	bl	1fc10 <queue_insert>
}
   29430:	b003      	add	sp, #12
   29432:	f85d fb04 	ldr.w	pc, [sp], #4

00029436 <k_queue_prepend>:
	(void)queue_insert(queue, NULL, data, false, false);
   29436:	2300      	movs	r3, #0
{
   29438:	b507      	push	{r0, r1, r2, lr}
   2943a:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, false);
   2943c:	9300      	str	r3, [sp, #0]
   2943e:	4619      	mov	r1, r3
   29440:	f7f6 fbe6 	bl	1fc10 <queue_insert>
}
   29444:	b003      	add	sp, #12
   29446:	f85d fb04 	ldr.w	pc, [sp], #4

0002944a <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   2944a:	b15a      	cbz	r2, 29464 <z_impl_k_sem_init+0x1a>
   2944c:	428a      	cmp	r2, r1
   2944e:	d309      	bcc.n	29464 <z_impl_k_sem_init+0x1a>
	sys_dlist_init(&sem->poll_events);
   29450:	f100 0310 	add.w	r3, r0, #16
	sem->limit = limit;
   29454:	e9c0 1202 	strd	r1, r2, [r0, #8]
   29458:	e9c0 0000 	strd	r0, r0, [r0]
   2945c:	e9c0 3304 	strd	r3, r3, [r0, #16]
	return 0;
   29460:	2000      	movs	r0, #0
   29462:	4770      	bx	lr
		return -EINVAL;
   29464:	f06f 0015 	mvn.w	r0, #21
}
   29468:	4770      	bx	lr

0002946a <flag_test_and_clear>:
	*flagp &= ~BIT(bit);
   2946a:	2301      	movs	r3, #1
	return (*flagp & BIT(bit)) != 0U;
   2946c:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
   2946e:	408b      	lsls	r3, r1
   29470:	ea22 0303 	bic.w	r3, r2, r3
   29474:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
   29476:	fa22 f001 	lsr.w	r0, r2, r1
}
   2947a:	f000 0001 	and.w	r0, r0, #1
   2947e:	4770      	bx	lr

00029480 <unschedule_locked>:
{
   29480:	b538      	push	{r3, r4, r5, lr}
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
   29482:	2103      	movs	r1, #3
{
   29484:	4605      	mov	r5, r0
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
   29486:	300c      	adds	r0, #12
   29488:	f7ff ffef 	bl	2946a <flag_test_and_clear>
   2948c:	4604      	mov	r4, r0
   2948e:	b118      	cbz	r0, 29498 <unschedule_locked+0x18>
		z_abort_timeout(&dwork->timeout);
   29490:	f105 0010 	add.w	r0, r5, #16
   29494:	f7f8 fe54 	bl	22140 <z_abort_timeout>
}
   29498:	4620      	mov	r0, r4
   2949a:	bd38      	pop	{r3, r4, r5, pc}

0002949c <notify_queue_locked.isra.0>:
	if (queue != NULL) {
   2949c:	b120      	cbz	r0, 294a8 <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
   2949e:	2200      	movs	r2, #0
   294a0:	3090      	adds	r0, #144	; 0x90
   294a2:	4611      	mov	r1, r2
   294a4:	f7f8 bcae 	b.w	21e04 <z_sched_wake>
}
   294a8:	4770      	bx	lr

000294aa <cancel_async_locked>:
{
   294aa:	b570      	push	{r4, r5, r6, lr}
	return (*flagp & BIT(bit)) != 0U;
   294ac:	68c3      	ldr	r3, [r0, #12]
{
   294ae:	4604      	mov	r4, r0
	if (!flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   294b0:	f3c3 0640 	ubfx	r6, r3, #1, #1
   294b4:	079b      	lsls	r3, r3, #30
   294b6:	d416      	bmi.n	294e6 <cancel_async_locked+0x3c>
		queue_remove_locked(work->queue, work);
   294b8:	6885      	ldr	r5, [r0, #8]
	if (flag_test_and_clear(&work->flags, K_WORK_QUEUED_BIT)) {
   294ba:	2102      	movs	r1, #2
   294bc:	300c      	adds	r0, #12
   294be:	f7ff ffd4 	bl	2946a <flag_test_and_clear>
   294c2:	b180      	cbz	r0, 294e6 <cancel_async_locked+0x3c>
	return list->head;
   294c4:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   294c8:	b16a      	cbz	r2, 294e6 <cancel_async_locked+0x3c>
   294ca:	4294      	cmp	r4, r2
   294cc:	d11d      	bne.n	2950a <cancel_async_locked+0x60>
	return node->next;
   294ce:	6822      	ldr	r2, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
   294d0:	b99e      	cbnz	r6, 294fa <cancel_async_locked+0x50>
   294d2:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
	list->head = node;
   294d6:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
Z_GENLIST_REMOVE(slist, snode)
   294da:	429c      	cmp	r4, r3
   294dc:	d101      	bne.n	294e2 <cancel_async_locked+0x38>
	list->tail = node;
   294de:	f8c5 208c 	str.w	r2, [r5, #140]	; 0x8c
	parent->next = child;
   294e2:	2300      	movs	r3, #0
   294e4:	6023      	str	r3, [r4, #0]
	return *flagp;
   294e6:	68e3      	ldr	r3, [r4, #12]
	if (ret != 0) {
   294e8:	f013 000f 	ands.w	r0, r3, #15
	*flagp |= BIT(bit);
   294ec:	bf1e      	ittt	ne
   294ee:	f043 0302 	orrne.w	r3, r3, #2
   294f2:	60e3      	strne	r3, [r4, #12]
	return flags_get(&work->flags) & K_WORK_MASK;
   294f4:	f040 0002 	orrne.w	r0, r0, #2
}
   294f8:	bd70      	pop	{r4, r5, r6, pc}
   294fa:	6032      	str	r2, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
   294fc:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
   29500:	4294      	cmp	r4, r2
	list->tail = node;
   29502:	bf08      	it	eq
   29504:	f8c5 608c 	streq.w	r6, [r5, #140]	; 0x8c
}
   29508:	e7eb      	b.n	294e2 <cancel_async_locked+0x38>
	return node->next;
   2950a:	4616      	mov	r6, r2
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   2950c:	6812      	ldr	r2, [r2, #0]
   2950e:	e7db      	b.n	294c8 <cancel_async_locked+0x1e>

00029510 <k_work_submit_to_queue>:
{
   29510:	b510      	push	{r4, lr}
	int ret = z_work_submit_to_queue(queue, work);
   29512:	f7f6 ff95 	bl	20440 <z_work_submit_to_queue>
	if (ret > 0) {
   29516:	1e04      	subs	r4, r0, #0
   29518:	dd09      	ble.n	2952e <k_work_submit_to_queue+0x1e>
	__asm__ volatile(
   2951a:	f04f 0320 	mov.w	r3, #32
   2951e:	f3ef 8011 	mrs	r0, BASEPRI
   29522:	f383 8812 	msr	BASEPRI_MAX, r3
   29526:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   2952a:	f000 f80d 	bl	29548 <z_reschedule_irqlock>
}
   2952e:	4620      	mov	r0, r4
   29530:	bd10      	pop	{r4, pc}

00029532 <k_work_delayable_busy_get>:
int k_work_delayable_busy_get(const struct k_work_delayable *dwork)
   29532:	f7f6 bf3f 	b.w	203b4 <k_work_busy_get>

00029536 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
   29536:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   2953a:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
   2953e:	4283      	cmp	r3, r0
		return b2 - b1;
   29540:	bf14      	ite	ne
   29542:	1ac0      	subne	r0, r0, r3
	return 0;
   29544:	2000      	moveq	r0, #0
}
   29546:	4770      	bx	lr

00029548 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   29548:	4603      	mov	r3, r0
   2954a:	b920      	cbnz	r0, 29556 <z_reschedule_irqlock+0xe>
   2954c:	f3ef 8205 	mrs	r2, IPSR
   29550:	b90a      	cbnz	r2, 29556 <z_reschedule_irqlock+0xe>
   29552:	f7e6 be5b 	b.w	1020c <arch_swap>
	__asm__ volatile(
   29556:	f383 8811 	msr	BASEPRI, r3
   2955a:	f3bf 8f6f 	isb	sy
}
   2955e:	4770      	bx	lr

00029560 <z_reschedule_unlocked>:
	__asm__ volatile(
   29560:	f04f 0320 	mov.w	r3, #32
   29564:	f3ef 8011 	mrs	r0, BASEPRI
   29568:	f383 8812 	msr	BASEPRI_MAX, r3
   2956c:	f3bf 8f6f 	isb	sy
   29570:	f7ff bfea 	b.w	29548 <z_reschedule_irqlock>

00029574 <z_unpend_all>:
{
   29574:	b538      	push	{r3, r4, r5, lr}
   29576:	4605      	mov	r5, r0
	int need_sched = 0;
   29578:	2000      	movs	r0, #0
	return list->head == list;
   2957a:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2957c:	42a5      	cmp	r5, r4
   2957e:	d000      	beq.n	29582 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   29580:	b904      	cbnz	r4, 29584 <z_unpend_all+0x10>
}
   29582:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
   29584:	4620      	mov	r0, r4
   29586:	f7f8 f8b7 	bl	216f8 <z_unpend_thread>
		z_ready_thread(thread);
   2958a:	4620      	mov	r0, r4
   2958c:	f7f7 fbca 	bl	20d24 <z_ready_thread>
		need_sched = 1;
   29590:	2001      	movs	r0, #1
   29592:	e7f2      	b.n	2957a <z_unpend_all+0x6>

00029594 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   29594:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   29596:	f7f8 ff55 	bl	22444 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   2959a:	bd08      	pop	{r3, pc}

0002959c <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
   2959c:	f7f8 bf52 	b.w	22444 <sys_clock_tick_get>

000295a0 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   295a0:	b108      	cbz	r0, 295a6 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   295a2:	f7e4 bbab 	b.w	dcfc <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   295a6:	4770      	bx	lr

000295a8 <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   295a8:	f1b1 3fff 	cmp.w	r1, #4294967295
   295ac:	bf08      	it	eq
   295ae:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
   295b2:	b538      	push	{r3, r4, r5, lr}
   295b4:	460c      	mov	r4, r1
   295b6:	4605      	mov	r5, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   295b8:	d014      	beq.n	295e4 <sys_clock_timeout_end_calc+0x3c>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   295ba:	4308      	orrs	r0, r1
   295bc:	d103      	bne.n	295c6 <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
   295be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
   295c2:	f7f8 bf3f 	b.w	22444 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
   295c6:	f06f 0001 	mvn.w	r0, #1
   295ca:	f04f 33ff 	mov.w	r3, #4294967295
   295ce:	1b40      	subs	r0, r0, r5
   295d0:	eb63 0101 	sbc.w	r1, r3, r1
   295d4:	2900      	cmp	r1, #0
   295d6:	da04      	bge.n	295e2 <sys_clock_timeout_end_calc+0x3a>
		return sys_clock_tick_get() + MAX(1, dt);
   295d8:	f7f8 ff34 	bl	22444 <sys_clock_tick_get>
   295dc:	1940      	adds	r0, r0, r5
   295de:	eb41 0104 	adc.w	r1, r1, r4
}
   295e2:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
   295e4:	f04f 30ff 	mov.w	r0, #4294967295
   295e8:	4601      	mov	r1, r0
   295ea:	e7fa      	b.n	295e2 <sys_clock_timeout_end_calc+0x3a>

000295ec <k_timer_init>:
	timer->status = 0U;
   295ec:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
   295ee:	e9c0 1208 	strd	r1, r2, [r0, #32]
   295f2:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
   295f6:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
   295fa:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
   295fe:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
   29600:	6343      	str	r3, [r0, #52]	; 0x34
}
   29602:	4770      	bx	lr

00029604 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
   29604:	b510      	push	{r4, lr}
   29606:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	bool inactive = (z_abort_timeout(&timer->timeout) != 0);
   29608:	f7f8 fd9a 	bl	22140 <z_abort_timeout>

	if (inactive) {
   2960c:	b9b0      	cbnz	r0, 2963c <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
   2960e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   29610:	b10b      	cbz	r3, 29616 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
   29612:	4620      	mov	r0, r4
   29614:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
   29616:	f104 0018 	add.w	r0, r4, #24
   2961a:	f7f8 f90f 	bl	2183c <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
   2961e:	b168      	cbz	r0, 2963c <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
   29620:	f7f7 fb80 	bl	20d24 <z_ready_thread>
   29624:	f04f 0320 	mov.w	r3, #32
   29628:	f3ef 8011 	mrs	r0, BASEPRI
   2962c:	f383 8812 	msr	BASEPRI_MAX, r3
   29630:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
   29634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   29638:	f7ff bf86 	b.w	29548 <z_reschedule_irqlock>
   2963c:	bd10      	pop	{r4, pc}

0002963e <add_event>:
{
   2963e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29640:	460d      	mov	r5, r1
	return sys_dlist_is_empty(list) ? NULL : list->tail;
   29642:	e9d0 1300 	ldrd	r1, r3, [r0]
   29646:	4288      	cmp	r0, r1
   29648:	4604      	mov	r4, r0
   2964a:	d105      	bne.n	29658 <add_event+0x1a>
	sys_dnode_t *const tail = list->tail;
   2964c:	6863      	ldr	r3, [r4, #4]
	node->prev = tail;
   2964e:	e9c5 4300 	strd	r4, r3, [r5]
	tail->next = node;
   29652:	601d      	str	r5, [r3, #0]
	list->tail = node;
   29654:	6065      	str	r5, [r4, #4]
   29656:	e01d      	b.n	29694 <add_event+0x56>
	if ((pending == NULL) ||
   29658:	2b00      	cmp	r3, #0
   2965a:	d0f7      	beq.n	2964c <add_event+0xe>
		(z_sched_prio_cmp(poller_thread(pending->poller),
   2965c:	6898      	ldr	r0, [r3, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   2965e:	b100      	cbz	r0, 29662 <add_event+0x24>
   29660:	3860      	subs	r0, #96	; 0x60
   29662:	f1a2 0760 	sub.w	r7, r2, #96	; 0x60
		(z_sched_prio_cmp(poller_thread(pending->poller),
   29666:	4639      	mov	r1, r7
   29668:	f7ff ff65 	bl	29536 <z_sched_prio_cmp>
	if ((pending == NULL) ||
   2966c:	2800      	cmp	r0, #0
   2966e:	dced      	bgt.n	2964c <add_event+0xe>
	return list->head == list;
   29670:	6826      	ldr	r6, [r4, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   29672:	42b4      	cmp	r4, r6
   29674:	d0ea      	beq.n	2964c <add_event+0xe>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   29676:	2e00      	cmp	r6, #0
   29678:	d0e8      	beq.n	2964c <add_event+0xe>
		if (z_sched_prio_cmp(poller_thread(poller),
   2967a:	68b1      	ldr	r1, [r6, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   2967c:	b101      	cbz	r1, 29680 <add_event+0x42>
   2967e:	3960      	subs	r1, #96	; 0x60
		if (z_sched_prio_cmp(poller_thread(poller),
   29680:	4638      	mov	r0, r7
   29682:	f7ff ff58 	bl	29536 <z_sched_prio_cmp>
   29686:	2800      	cmp	r0, #0
   29688:	dd05      	ble.n	29696 <add_event+0x58>
	sys_dnode_t *const prev = successor->prev;
   2968a:	6873      	ldr	r3, [r6, #4]
	node->next = successor;
   2968c:	e9c5 6300 	strd	r6, r3, [r5]
	prev->next = node;
   29690:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   29692:	6075      	str	r5, [r6, #4]
}
   29694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
   29696:	6863      	ldr	r3, [r4, #4]
   29698:	429e      	cmp	r6, r3
   2969a:	d0d7      	beq.n	2964c <add_event+0xe>
   2969c:	6836      	ldr	r6, [r6, #0]
   2969e:	e7ea      	b.n	29676 <add_event+0x38>

000296a0 <signal_poll_event>:
{
   296a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
   296a4:	6884      	ldr	r4, [r0, #8]
{
   296a6:	4605      	mov	r5, r0
   296a8:	460e      	mov	r6, r1
	if (poller != NULL) {
   296aa:	b144      	cbz	r4, 296be <signal_poll_event+0x1e>
		if (poller->mode == MODE_POLL) {
   296ac:	7863      	ldrb	r3, [r4, #1]
   296ae:	2b01      	cmp	r3, #1
   296b0:	d12e      	bne.n	29710 <signal_poll_event+0x70>
	if (!z_is_thread_pending(thread)) {
   296b2:	f814 3c53 	ldrb.w	r3, [r4, #-83]
   296b6:	f013 0302 	ands.w	r3, r3, #2
   296ba:	d10a      	bne.n	296d2 <signal_poll_event+0x32>
		poller->is_polling = false;
   296bc:	7023      	strb	r3, [r4, #0]
	event->poller = NULL;
   296be:	2000      	movs	r0, #0
	event->state |= state;
   296c0:	68eb      	ldr	r3, [r5, #12]
	event->poller = NULL;
   296c2:	60a8      	str	r0, [r5, #8]
	event->state |= state;
   296c4:	f3c3 3286 	ubfx	r2, r3, #14, #7
   296c8:	4316      	orrs	r6, r2
   296ca:	f366 3394 	bfi	r3, r6, #14, #7
   296ce:	60eb      	str	r3, [r5, #12]
	return retcode;
   296d0:	e03e      	b.n	29750 <signal_poll_event+0xb0>
	if (z_is_thread_timeout_expired(thread)) {
   296d2:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
   296d6:	f1b3 3fff 	cmp.w	r3, #4294967295
   296da:	bf08      	it	eq
   296dc:	f112 0f02 	cmneq.w	r2, #2
   296e0:	d032      	beq.n	29748 <signal_poll_event+0xa8>
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   296e2:	f1a4 0860 	sub.w	r8, r4, #96	; 0x60
	z_unpend_thread(thread);
   296e6:	4640      	mov	r0, r8
   296e8:	f7f8 f806 	bl	216f8 <z_unpend_thread>
	arch_thread_return_value_set(thread,
   296ec:	2e08      	cmp	r6, #8
   296ee:	bf0c      	ite	eq
   296f0:	f06f 0303 	mvneq.w	r3, #3
   296f4:	2300      	movne	r3, #0
   296f6:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   296f8:	f814 3c53 	ldrb.w	r3, [r4, #-83]
   296fc:	06db      	lsls	r3, r3, #27
   296fe:	d109      	bne.n	29714 <signal_poll_event+0x74>
   29700:	f854 7c48 	ldr.w	r7, [r4, #-72]
   29704:	b937      	cbnz	r7, 29714 <signal_poll_event+0x74>
	z_ready_thread(thread);
   29706:	4640      	mov	r0, r8
   29708:	f7f7 fb0c 	bl	20d24 <z_ready_thread>
		poller->is_polling = false;
   2970c:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
   2970e:	e7d6      	b.n	296be <signal_poll_event+0x1e>
		} else if (poller->mode == MODE_TRIGGERED) {
   29710:	2b02      	cmp	r3, #2
   29712:	d001      	beq.n	29718 <signal_poll_event+0x78>
		poller->is_polling = false;
   29714:	2300      	movs	r3, #0
   29716:	e7d1      	b.n	296bc <signal_poll_event+0x1c>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
   29718:	7823      	ldrb	r3, [r4, #0]
   2971a:	2b00      	cmp	r3, #0
   2971c:	d0cf      	beq.n	296be <signal_poll_event+0x1e>
   2971e:	f854 7c04 	ldr.w	r7, [r4, #-4]
   29722:	2f00      	cmp	r7, #0
   29724:	d0f2      	beq.n	2970c <signal_poll_event+0x6c>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
		twork->poll_result = 0;
   29726:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
   2972a:	f1a4 0914 	sub.w	r9, r4, #20
   2972e:	f104 0014 	add.w	r0, r4, #20
   29732:	f7f8 fd05 	bl	22140 <z_abort_timeout>
		z_work_submit_to_queue(work_q, &twork->work);
   29736:	4649      	mov	r1, r9
   29738:	4638      	mov	r0, r7
		twork->poll_result = 0;
   2973a:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		z_work_submit_to_queue(work_q, &twork->work);
   2973e:	f7f6 fe7f 	bl	20440 <z_work_submit_to_queue>
		poller->is_polling = false;
   29742:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
   29746:	e7ba      	b.n	296be <signal_poll_event+0x1e>
		poller->is_polling = false;
   29748:	2300      	movs	r3, #0
		return -EAGAIN;
   2974a:	f06f 000a 	mvn.w	r0, #10
		poller->is_polling = false;
   2974e:	7023      	strb	r3, [r4, #0]
}
   29750:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00029754 <z_handle_obj_poll_events>:
{
   29754:	4603      	mov	r3, r0
	return list->head == list;
   29756:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
   29758:	4283      	cmp	r3, r0
   2975a:	d008      	beq.n	2976e <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
   2975c:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   29760:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   29762:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   29764:	2300      	movs	r3, #0
	node->prev = NULL;
   29766:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
   2976a:	f7ff bf99 	b.w	296a0 <signal_poll_event>
}
   2976e:	4770      	bx	lr

00029770 <z_impl_k_poll_signal_init>:
	sig->signaled = 0U;
   29770:	2300      	movs	r3, #0
	list->tail = (sys_dnode_t *)list;
   29772:	e9c0 0000 	strd	r0, r0, [r0]
   29776:	6083      	str	r3, [r0, #8]
}
   29778:	4770      	bx	lr

0002977a <k_free>:
	if (ptr != NULL) {
   2977a:	b120      	cbz	r0, 29786 <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
   2977c:	1f01      	subs	r1, r0, #4
   2977e:	f850 0c04 	ldr.w	r0, [r0, #-4]
   29782:	f7f5 be2d 	b.w	1f3e0 <k_heap_free>
}
   29786:	4770      	bx	lr

00029788 <k_malloc>:
{
   29788:	4601      	mov	r1, r0
	void *ret = k_aligned_alloc(sizeof(void *), size);
   2978a:	2004      	movs	r0, #4
   2978c:	f7f9 bb20 	b.w	22dd0 <k_aligned_alloc>

00029790 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   29790:	4770      	bx	lr

00029792 <memcmp>:
   29792:	3901      	subs	r1, #1
   29794:	4402      	add	r2, r0
   29796:	b510      	push	{r4, lr}
   29798:	4290      	cmp	r0, r2
   2979a:	d101      	bne.n	297a0 <memcmp+0xe>
   2979c:	2000      	movs	r0, #0
   2979e:	e005      	b.n	297ac <memcmp+0x1a>
   297a0:	7803      	ldrb	r3, [r0, #0]
   297a2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   297a6:	42a3      	cmp	r3, r4
   297a8:	d001      	beq.n	297ae <memcmp+0x1c>
   297aa:	1b18      	subs	r0, r3, r4
   297ac:	bd10      	pop	{r4, pc}
   297ae:	3001      	adds	r0, #1
   297b0:	e7f2      	b.n	29798 <memcmp+0x6>

000297b2 <memcpy>:
   297b2:	440a      	add	r2, r1
   297b4:	1e43      	subs	r3, r0, #1
   297b6:	4291      	cmp	r1, r2
   297b8:	d100      	bne.n	297bc <memcpy+0xa>
   297ba:	4770      	bx	lr
   297bc:	b510      	push	{r4, lr}
   297be:	f811 4b01 	ldrb.w	r4, [r1], #1
   297c2:	4291      	cmp	r1, r2
   297c4:	f803 4f01 	strb.w	r4, [r3, #1]!
   297c8:	d1f9      	bne.n	297be <memcpy+0xc>
   297ca:	bd10      	pop	{r4, pc}

000297cc <__memcpy_chk>:
   297cc:	429a      	cmp	r2, r3
   297ce:	b508      	push	{r3, lr}
   297d0:	d901      	bls.n	297d6 <__memcpy_chk+0xa>
   297d2:	f7e7 fc79 	bl	110c8 <__chk_fail>
   297d6:	4281      	cmp	r1, r0
   297d8:	d804      	bhi.n	297e4 <__memcpy_chk+0x18>
   297da:	188b      	adds	r3, r1, r2
   297dc:	4298      	cmp	r0, r3
   297de:	d3f8      	bcc.n	297d2 <__memcpy_chk+0x6>
   297e0:	4281      	cmp	r1, r0
   297e2:	d102      	bne.n	297ea <__memcpy_chk+0x1e>
   297e4:	1883      	adds	r3, r0, r2
   297e6:	4299      	cmp	r1, r3
   297e8:	d3f3      	bcc.n	297d2 <__memcpy_chk+0x6>
   297ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   297ee:	f7ff bfe0 	b.w	297b2 <memcpy>

000297f2 <memmove>:
   297f2:	4288      	cmp	r0, r1
   297f4:	b510      	push	{r4, lr}
   297f6:	eb01 0402 	add.w	r4, r1, r2
   297fa:	d902      	bls.n	29802 <memmove+0x10>
   297fc:	4284      	cmp	r4, r0
   297fe:	4623      	mov	r3, r4
   29800:	d807      	bhi.n	29812 <memmove+0x20>
   29802:	1e43      	subs	r3, r0, #1
   29804:	42a1      	cmp	r1, r4
   29806:	d008      	beq.n	2981a <memmove+0x28>
   29808:	f811 2b01 	ldrb.w	r2, [r1], #1
   2980c:	f803 2f01 	strb.w	r2, [r3, #1]!
   29810:	e7f8      	b.n	29804 <memmove+0x12>
   29812:	4402      	add	r2, r0
   29814:	4601      	mov	r1, r0
   29816:	428a      	cmp	r2, r1
   29818:	d100      	bne.n	2981c <memmove+0x2a>
   2981a:	bd10      	pop	{r4, pc}
   2981c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   29820:	f802 4d01 	strb.w	r4, [r2, #-1]!
   29824:	e7f7      	b.n	29816 <memmove+0x24>

00029826 <memset>:
   29826:	4402      	add	r2, r0
   29828:	4603      	mov	r3, r0
   2982a:	4293      	cmp	r3, r2
   2982c:	d100      	bne.n	29830 <memset+0xa>
   2982e:	4770      	bx	lr
   29830:	f803 1b01 	strb.w	r1, [r3], #1
   29834:	e7f9      	b.n	2982a <memset+0x4>

00029836 <_calloc_r>:
   29836:	b538      	push	{r3, r4, r5, lr}
   29838:	fb02 f501 	mul.w	r5, r2, r1
   2983c:	4629      	mov	r1, r5
   2983e:	f7f9 fbb3 	bl	22fa8 <_malloc_r>
   29842:	4604      	mov	r4, r0
   29844:	b118      	cbz	r0, 2984e <_calloc_r+0x18>
   29846:	462a      	mov	r2, r5
   29848:	2100      	movs	r1, #0
   2984a:	f7ff ffec 	bl	29826 <memset>
   2984e:	4620      	mov	r0, r4
   29850:	bd38      	pop	{r3, r4, r5, pc}

00029852 <__cvt>:
   29852:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29856:	b089      	sub	sp, #36	; 0x24
   29858:	2b00      	cmp	r3, #0
   2985a:	461d      	mov	r5, r3
   2985c:	4614      	mov	r4, r2
   2985e:	bfba      	itte	lt
   29860:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   29864:	4614      	movlt	r4, r2
   29866:	2300      	movge	r3, #0
   29868:	9a14      	ldr	r2, [sp, #80]	; 0x50
   2986a:	bfbc      	itt	lt
   2986c:	461d      	movlt	r5, r3
   2986e:	232d      	movlt	r3, #45	; 0x2d
   29870:	e9dd 9815 	ldrd	r9, r8, [sp, #84]	; 0x54
   29874:	e9dd 6b12 	ldrd	r6, fp, [sp, #72]	; 0x48
   29878:	f028 0a20 	bic.w	sl, r8, #32
   2987c:	7013      	strb	r3, [r2, #0]
   2987e:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   29882:	d005      	beq.n	29890 <__cvt+0x3e>
   29884:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
   29888:	d100      	bne.n	2988c <__cvt+0x3a>
   2988a:	3601      	adds	r6, #1
   2988c:	2302      	movs	r3, #2
   2988e:	e000      	b.n	29892 <__cvt+0x40>
   29890:	2303      	movs	r3, #3
   29892:	aa07      	add	r2, sp, #28
   29894:	9204      	str	r2, [sp, #16]
   29896:	aa06      	add	r2, sp, #24
   29898:	e9cd 3600 	strd	r3, r6, [sp]
   2989c:	e9cd 9202 	strd	r9, r2, [sp, #8]
   298a0:	462b      	mov	r3, r5
   298a2:	4622      	mov	r2, r4
   298a4:	f7e0 f9e8 	bl	9c78 <_dtoa_r>
   298a8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
   298ac:	4607      	mov	r7, r0
   298ae:	d119      	bne.n	298e4 <__cvt+0x92>
   298b0:	f01b 0f01 	tst.w	fp, #1
   298b4:	d00e      	beq.n	298d4 <__cvt+0x82>
   298b6:	eb07 0806 	add.w	r8, r7, r6
   298ba:	2200      	movs	r2, #0
   298bc:	2300      	movs	r3, #0
   298be:	4620      	mov	r0, r4
   298c0:	4629      	mov	r1, r5
   298c2:	f7df fb85 	bl	8fd0 <__aeabi_dcmpeq>
   298c6:	b108      	cbz	r0, 298cc <__cvt+0x7a>
   298c8:	f8cd 801c 	str.w	r8, [sp, #28]
   298cc:	2230      	movs	r2, #48	; 0x30
   298ce:	9b07      	ldr	r3, [sp, #28]
   298d0:	4543      	cmp	r3, r8
   298d2:	d321      	bcc.n	29918 <__cvt+0xc6>
   298d4:	9b07      	ldr	r3, [sp, #28]
   298d6:	4638      	mov	r0, r7
   298d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   298da:	1bdb      	subs	r3, r3, r7
   298dc:	6013      	str	r3, [r2, #0]
   298de:	b009      	add	sp, #36	; 0x24
   298e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   298e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   298e8:	d0e2      	beq.n	298b0 <__cvt+0x5e>
   298ea:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   298ee:	eb00 0806 	add.w	r8, r0, r6
   298f2:	d1e2      	bne.n	298ba <__cvt+0x68>
   298f4:	7803      	ldrb	r3, [r0, #0]
   298f6:	2b30      	cmp	r3, #48	; 0x30
   298f8:	d10a      	bne.n	29910 <__cvt+0xbe>
   298fa:	2200      	movs	r2, #0
   298fc:	2300      	movs	r3, #0
   298fe:	4620      	mov	r0, r4
   29900:	4629      	mov	r1, r5
   29902:	f7df fb65 	bl	8fd0 <__aeabi_dcmpeq>
   29906:	b918      	cbnz	r0, 29910 <__cvt+0xbe>
   29908:	f1c6 0601 	rsb	r6, r6, #1
   2990c:	f8c9 6000 	str.w	r6, [r9]
   29910:	f8d9 3000 	ldr.w	r3, [r9]
   29914:	4498      	add	r8, r3
   29916:	e7d0      	b.n	298ba <__cvt+0x68>
   29918:	1c59      	adds	r1, r3, #1
   2991a:	9107      	str	r1, [sp, #28]
   2991c:	701a      	strb	r2, [r3, #0]
   2991e:	e7d6      	b.n	298ce <__cvt+0x7c>

00029920 <__exponent>:
   29920:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   29922:	2900      	cmp	r1, #0
   29924:	7002      	strb	r2, [r0, #0]
   29926:	bfba      	itte	lt
   29928:	4249      	neglt	r1, r1
   2992a:	232d      	movlt	r3, #45	; 0x2d
   2992c:	232b      	movge	r3, #43	; 0x2b
   2992e:	2909      	cmp	r1, #9
   29930:	7043      	strb	r3, [r0, #1]
   29932:	dd28      	ble.n	29986 <__exponent+0x66>
   29934:	f10d 0307 	add.w	r3, sp, #7
   29938:	270a      	movs	r7, #10
   2993a:	461d      	mov	r5, r3
   2993c:	461a      	mov	r2, r3
   2993e:	3b01      	subs	r3, #1
   29940:	fbb1 f6f7 	udiv	r6, r1, r7
   29944:	fb07 1416 	mls	r4, r7, r6, r1
   29948:	3430      	adds	r4, #48	; 0x30
   2994a:	f802 4c01 	strb.w	r4, [r2, #-1]
   2994e:	460c      	mov	r4, r1
   29950:	4631      	mov	r1, r6
   29952:	2c63      	cmp	r4, #99	; 0x63
   29954:	dcf2      	bgt.n	2993c <__exponent+0x1c>
   29956:	3130      	adds	r1, #48	; 0x30
   29958:	1e94      	subs	r4, r2, #2
   2995a:	f803 1c01 	strb.w	r1, [r3, #-1]
   2995e:	1c41      	adds	r1, r0, #1
   29960:	4623      	mov	r3, r4
   29962:	42ab      	cmp	r3, r5
   29964:	d30a      	bcc.n	2997c <__exponent+0x5c>
   29966:	f10d 0309 	add.w	r3, sp, #9
   2996a:	1a9b      	subs	r3, r3, r2
   2996c:	42ac      	cmp	r4, r5
   2996e:	bf88      	it	hi
   29970:	2300      	movhi	r3, #0
   29972:	3302      	adds	r3, #2
   29974:	4403      	add	r3, r0
   29976:	1a18      	subs	r0, r3, r0
   29978:	b003      	add	sp, #12
   2997a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   2997c:	f813 6b01 	ldrb.w	r6, [r3], #1
   29980:	f801 6f01 	strb.w	r6, [r1, #1]!
   29984:	e7ed      	b.n	29962 <__exponent+0x42>
   29986:	2330      	movs	r3, #48	; 0x30
   29988:	3130      	adds	r1, #48	; 0x30
   2998a:	7083      	strb	r3, [r0, #2]
   2998c:	1d03      	adds	r3, r0, #4
   2998e:	70c1      	strb	r1, [r0, #3]
   29990:	e7f1      	b.n	29976 <__exponent+0x56>

00029992 <_printf_common>:
   29992:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   29996:	4616      	mov	r6, r2
   29998:	4698      	mov	r8, r3
   2999a:	688a      	ldr	r2, [r1, #8]
   2999c:	4607      	mov	r7, r0
   2999e:	690b      	ldr	r3, [r1, #16]
   299a0:	460c      	mov	r4, r1
   299a2:	f8dd 9020 	ldr.w	r9, [sp, #32]
   299a6:	4293      	cmp	r3, r2
   299a8:	bfb8      	it	lt
   299aa:	4613      	movlt	r3, r2
   299ac:	6033      	str	r3, [r6, #0]
   299ae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   299b2:	b10a      	cbz	r2, 299b8 <_printf_common+0x26>
   299b4:	3301      	adds	r3, #1
   299b6:	6033      	str	r3, [r6, #0]
   299b8:	6823      	ldr	r3, [r4, #0]
   299ba:	0699      	lsls	r1, r3, #26
   299bc:	bf42      	ittt	mi
   299be:	6833      	ldrmi	r3, [r6, #0]
   299c0:	3302      	addmi	r3, #2
   299c2:	6033      	strmi	r3, [r6, #0]
   299c4:	6825      	ldr	r5, [r4, #0]
   299c6:	f015 0506 	ands.w	r5, r5, #6
   299ca:	d106      	bne.n	299da <_printf_common+0x48>
   299cc:	f104 0a19 	add.w	sl, r4, #25
   299d0:	68e3      	ldr	r3, [r4, #12]
   299d2:	6832      	ldr	r2, [r6, #0]
   299d4:	1a9b      	subs	r3, r3, r2
   299d6:	42ab      	cmp	r3, r5
   299d8:	dc2b      	bgt.n	29a32 <_printf_common+0xa0>
   299da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   299de:	6822      	ldr	r2, [r4, #0]
   299e0:	3b00      	subs	r3, #0
   299e2:	bf18      	it	ne
   299e4:	2301      	movne	r3, #1
   299e6:	0692      	lsls	r2, r2, #26
   299e8:	d430      	bmi.n	29a4c <_printf_common+0xba>
   299ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
   299ee:	4641      	mov	r1, r8
   299f0:	4638      	mov	r0, r7
   299f2:	47c8      	blx	r9
   299f4:	3001      	adds	r0, #1
   299f6:	d023      	beq.n	29a40 <_printf_common+0xae>
   299f8:	6823      	ldr	r3, [r4, #0]
   299fa:	341a      	adds	r4, #26
   299fc:	f854 2c0a 	ldr.w	r2, [r4, #-10]
   29a00:	f003 0306 	and.w	r3, r3, #6
   29a04:	2b04      	cmp	r3, #4
   29a06:	bf0a      	itet	eq
   29a08:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
   29a0c:	2500      	movne	r5, #0
   29a0e:	6833      	ldreq	r3, [r6, #0]
   29a10:	f04f 0600 	mov.w	r6, #0
   29a14:	bf08      	it	eq
   29a16:	1aed      	subeq	r5, r5, r3
   29a18:	f854 3c12 	ldr.w	r3, [r4, #-18]
   29a1c:	bf08      	it	eq
   29a1e:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   29a22:	4293      	cmp	r3, r2
   29a24:	bfc4      	itt	gt
   29a26:	1a9b      	subgt	r3, r3, r2
   29a28:	18ed      	addgt	r5, r5, r3
   29a2a:	42b5      	cmp	r5, r6
   29a2c:	d11a      	bne.n	29a64 <_printf_common+0xd2>
   29a2e:	2000      	movs	r0, #0
   29a30:	e008      	b.n	29a44 <_printf_common+0xb2>
   29a32:	2301      	movs	r3, #1
   29a34:	4652      	mov	r2, sl
   29a36:	4641      	mov	r1, r8
   29a38:	4638      	mov	r0, r7
   29a3a:	47c8      	blx	r9
   29a3c:	3001      	adds	r0, #1
   29a3e:	d103      	bne.n	29a48 <_printf_common+0xb6>
   29a40:	f04f 30ff 	mov.w	r0, #4294967295
   29a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   29a48:	3501      	adds	r5, #1
   29a4a:	e7c1      	b.n	299d0 <_printf_common+0x3e>
   29a4c:	18e1      	adds	r1, r4, r3
   29a4e:	1c5a      	adds	r2, r3, #1
   29a50:	2030      	movs	r0, #48	; 0x30
   29a52:	3302      	adds	r3, #2
   29a54:	4422      	add	r2, r4
   29a56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   29a5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   29a5e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   29a62:	e7c2      	b.n	299ea <_printf_common+0x58>
   29a64:	2301      	movs	r3, #1
   29a66:	4622      	mov	r2, r4
   29a68:	4641      	mov	r1, r8
   29a6a:	4638      	mov	r0, r7
   29a6c:	47c8      	blx	r9
   29a6e:	3001      	adds	r0, #1
   29a70:	d0e6      	beq.n	29a40 <_printf_common+0xae>
   29a72:	3601      	adds	r6, #1
   29a74:	e7d9      	b.n	29a2a <_printf_common+0x98>

00029a76 <strcpy>:
   29a76:	4603      	mov	r3, r0
   29a78:	f811 2b01 	ldrb.w	r2, [r1], #1
   29a7c:	f803 2b01 	strb.w	r2, [r3], #1
   29a80:	2a00      	cmp	r2, #0
   29a82:	d1f9      	bne.n	29a78 <strcpy+0x2>
   29a84:	4770      	bx	lr

00029a86 <strncmp>:
   29a86:	b510      	push	{r4, lr}
   29a88:	b16a      	cbz	r2, 29aa6 <strncmp+0x20>
   29a8a:	3901      	subs	r1, #1
   29a8c:	1884      	adds	r4, r0, r2
   29a8e:	f810 2b01 	ldrb.w	r2, [r0], #1
   29a92:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   29a96:	429a      	cmp	r2, r3
   29a98:	d103      	bne.n	29aa2 <strncmp+0x1c>
   29a9a:	42a0      	cmp	r0, r4
   29a9c:	d001      	beq.n	29aa2 <strncmp+0x1c>
   29a9e:	2a00      	cmp	r2, #0
   29aa0:	d1f5      	bne.n	29a8e <strncmp+0x8>
   29aa2:	1ad0      	subs	r0, r2, r3
   29aa4:	bd10      	pop	{r4, pc}
   29aa6:	4610      	mov	r0, r2
   29aa8:	e7fc      	b.n	29aa4 <strncmp+0x1e>

00029aaa <strncpy>:
   29aaa:	3901      	subs	r1, #1
   29aac:	4603      	mov	r3, r0
   29aae:	b510      	push	{r4, lr}
   29ab0:	b132      	cbz	r2, 29ac0 <strncpy+0x16>
   29ab2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   29ab6:	3a01      	subs	r2, #1
   29ab8:	f803 4b01 	strb.w	r4, [r3], #1
   29abc:	2c00      	cmp	r4, #0
   29abe:	d1f7      	bne.n	29ab0 <strncpy+0x6>
   29ac0:	441a      	add	r2, r3
   29ac2:	2100      	movs	r1, #0
   29ac4:	4293      	cmp	r3, r2
   29ac6:	d100      	bne.n	29aca <strncpy+0x20>
   29ac8:	bd10      	pop	{r4, pc}
   29aca:	f803 1b01 	strb.w	r1, [r3], #1
   29ace:	e7f9      	b.n	29ac4 <strncpy+0x1a>

00029ad0 <strnlen>:
   29ad0:	4602      	mov	r2, r0
   29ad2:	4401      	add	r1, r0
   29ad4:	b510      	push	{r4, lr}
   29ad6:	428a      	cmp	r2, r1
   29ad8:	4613      	mov	r3, r2
   29ada:	d003      	beq.n	29ae4 <strnlen+0x14>
   29adc:	781c      	ldrb	r4, [r3, #0]
   29ade:	3201      	adds	r2, #1
   29ae0:	2c00      	cmp	r4, #0
   29ae2:	d1f8      	bne.n	29ad6 <strnlen+0x6>
   29ae4:	1a18      	subs	r0, r3, r0
   29ae6:	bd10      	pop	{r4, pc}

00029ae8 <quorem>:
   29ae8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29aec:	6903      	ldr	r3, [r0, #16]
   29aee:	4607      	mov	r7, r0
   29af0:	690c      	ldr	r4, [r1, #16]
   29af2:	42a3      	cmp	r3, r4
   29af4:	f2c0 8083 	blt.w	29bfe <quorem+0x116>
   29af8:	3c01      	subs	r4, #1
   29afa:	f100 0514 	add.w	r5, r0, #20
   29afe:	f101 0814 	add.w	r8, r1, #20
   29b02:	00a3      	lsls	r3, r4, #2
   29b04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   29b08:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   29b0c:	9300      	str	r3, [sp, #0]
   29b0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   29b12:	9301      	str	r3, [sp, #4]
   29b14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   29b18:	3301      	adds	r3, #1
   29b1a:	429a      	cmp	r2, r3
   29b1c:	fbb2 f6f3 	udiv	r6, r2, r3
   29b20:	d331      	bcc.n	29b86 <quorem+0x9e>
   29b22:	f04f 0a00 	mov.w	sl, #0
   29b26:	46c4      	mov	ip, r8
   29b28:	46ae      	mov	lr, r5
   29b2a:	46d3      	mov	fp, sl
   29b2c:	f85c 3b04 	ldr.w	r3, [ip], #4
   29b30:	b298      	uxth	r0, r3
   29b32:	45e1      	cmp	r9, ip
   29b34:	ea4f 4313 	mov.w	r3, r3, lsr #16
   29b38:	fb06 a000 	mla	r0, r6, r0, sl
   29b3c:	ea4f 4210 	mov.w	r2, r0, lsr #16
   29b40:	b280      	uxth	r0, r0
   29b42:	fb06 2303 	mla	r3, r6, r3, r2
   29b46:	f8de 2000 	ldr.w	r2, [lr]
   29b4a:	b292      	uxth	r2, r2
   29b4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   29b50:	eba2 0200 	sub.w	r2, r2, r0
   29b54:	b29b      	uxth	r3, r3
   29b56:	f8de 0000 	ldr.w	r0, [lr]
   29b5a:	445a      	add	r2, fp
   29b5c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
   29b60:	b292      	uxth	r2, r2
   29b62:	eb03 4310 	add.w	r3, r3, r0, lsr #16
   29b66:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   29b6a:	ea4f 4b23 	mov.w	fp, r3, asr #16
   29b6e:	f84e 2b04 	str.w	r2, [lr], #4
   29b72:	d2db      	bcs.n	29b2c <quorem+0x44>
   29b74:	9b00      	ldr	r3, [sp, #0]
   29b76:	58eb      	ldr	r3, [r5, r3]
   29b78:	b92b      	cbnz	r3, 29b86 <quorem+0x9e>
   29b7a:	9b01      	ldr	r3, [sp, #4]
   29b7c:	3b04      	subs	r3, #4
   29b7e:	429d      	cmp	r5, r3
   29b80:	461a      	mov	r2, r3
   29b82:	d330      	bcc.n	29be6 <quorem+0xfe>
   29b84:	613c      	str	r4, [r7, #16]
   29b86:	4638      	mov	r0, r7
   29b88:	f000 f8cd 	bl	29d26 <__mcmp>
   29b8c:	2800      	cmp	r0, #0
   29b8e:	db26      	blt.n	29bde <quorem+0xf6>
   29b90:	4629      	mov	r1, r5
   29b92:	2000      	movs	r0, #0
   29b94:	f858 2b04 	ldr.w	r2, [r8], #4
   29b98:	f8d1 c000 	ldr.w	ip, [r1]
   29b9c:	fa1f fe82 	uxth.w	lr, r2
   29ba0:	45c1      	cmp	r9, r8
   29ba2:	fa1f f38c 	uxth.w	r3, ip
   29ba6:	ea4f 4212 	mov.w	r2, r2, lsr #16
   29baa:	eba3 030e 	sub.w	r3, r3, lr
   29bae:	4403      	add	r3, r0
   29bb0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
   29bb4:	b29b      	uxth	r3, r3
   29bb6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
   29bba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   29bbe:	ea4f 4022 	mov.w	r0, r2, asr #16
   29bc2:	f841 3b04 	str.w	r3, [r1], #4
   29bc6:	d2e5      	bcs.n	29b94 <quorem+0xac>
   29bc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   29bcc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   29bd0:	b922      	cbnz	r2, 29bdc <quorem+0xf4>
   29bd2:	3b04      	subs	r3, #4
   29bd4:	429d      	cmp	r5, r3
   29bd6:	461a      	mov	r2, r3
   29bd8:	d30b      	bcc.n	29bf2 <quorem+0x10a>
   29bda:	613c      	str	r4, [r7, #16]
   29bdc:	3601      	adds	r6, #1
   29bde:	4630      	mov	r0, r6
   29be0:	b003      	add	sp, #12
   29be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29be6:	6812      	ldr	r2, [r2, #0]
   29be8:	3b04      	subs	r3, #4
   29bea:	2a00      	cmp	r2, #0
   29bec:	d1ca      	bne.n	29b84 <quorem+0x9c>
   29bee:	3c01      	subs	r4, #1
   29bf0:	e7c5      	b.n	29b7e <quorem+0x96>
   29bf2:	6812      	ldr	r2, [r2, #0]
   29bf4:	3b04      	subs	r3, #4
   29bf6:	2a00      	cmp	r2, #0
   29bf8:	d1ef      	bne.n	29bda <quorem+0xf2>
   29bfa:	3c01      	subs	r4, #1
   29bfc:	e7ea      	b.n	29bd4 <quorem+0xec>
   29bfe:	2000      	movs	r0, #0
   29c00:	e7ee      	b.n	29be0 <quorem+0xf8>

00029c02 <__sfmoreglue>:
   29c02:	b570      	push	{r4, r5, r6, lr}
   29c04:	2368      	movs	r3, #104	; 0x68
   29c06:	1e4d      	subs	r5, r1, #1
   29c08:	460e      	mov	r6, r1
   29c0a:	435d      	muls	r5, r3
   29c0c:	f105 0174 	add.w	r1, r5, #116	; 0x74
   29c10:	f7f9 f9ca 	bl	22fa8 <_malloc_r>
   29c14:	4604      	mov	r4, r0
   29c16:	b140      	cbz	r0, 29c2a <__sfmoreglue+0x28>
   29c18:	2100      	movs	r1, #0
   29c1a:	f105 0268 	add.w	r2, r5, #104	; 0x68
   29c1e:	e9c0 1600 	strd	r1, r6, [r0]
   29c22:	300c      	adds	r0, #12
   29c24:	60a0      	str	r0, [r4, #8]
   29c26:	f7ff fdfe 	bl	29826 <memset>
   29c2a:	4620      	mov	r0, r4
   29c2c:	bd70      	pop	{r4, r5, r6, pc}

00029c2e <_fwalk_reent>:
   29c2e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   29c32:	4606      	mov	r6, r0
   29c34:	4688      	mov	r8, r1
   29c36:	f100 0448 	add.w	r4, r0, #72	; 0x48
   29c3a:	2700      	movs	r7, #0
   29c3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   29c40:	f1b9 0901 	subs.w	r9, r9, #1
   29c44:	d505      	bpl.n	29c52 <_fwalk_reent+0x24>
   29c46:	6824      	ldr	r4, [r4, #0]
   29c48:	2c00      	cmp	r4, #0
   29c4a:	d1f7      	bne.n	29c3c <_fwalk_reent+0xe>
   29c4c:	4638      	mov	r0, r7
   29c4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   29c52:	89ab      	ldrh	r3, [r5, #12]
   29c54:	2b01      	cmp	r3, #1
   29c56:	d907      	bls.n	29c68 <_fwalk_reent+0x3a>
   29c58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   29c5c:	3301      	adds	r3, #1
   29c5e:	d003      	beq.n	29c68 <_fwalk_reent+0x3a>
   29c60:	4629      	mov	r1, r5
   29c62:	4630      	mov	r0, r6
   29c64:	47c0      	blx	r8
   29c66:	4307      	orrs	r7, r0
   29c68:	3568      	adds	r5, #104	; 0x68
   29c6a:	e7e9      	b.n	29c40 <_fwalk_reent+0x12>

00029c6c <memchr>:
   29c6c:	b2c9      	uxtb	r1, r1
   29c6e:	4603      	mov	r3, r0
   29c70:	4402      	add	r2, r0
   29c72:	b510      	push	{r4, lr}
   29c74:	4293      	cmp	r3, r2
   29c76:	4618      	mov	r0, r3
   29c78:	d101      	bne.n	29c7e <memchr+0x12>
   29c7a:	2000      	movs	r0, #0
   29c7c:	e003      	b.n	29c86 <memchr+0x1a>
   29c7e:	7804      	ldrb	r4, [r0, #0]
   29c80:	3301      	adds	r3, #1
   29c82:	428c      	cmp	r4, r1
   29c84:	d1f6      	bne.n	29c74 <memchr+0x8>
   29c86:	bd10      	pop	{r4, pc}

00029c88 <__hi0bits>:
   29c88:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
   29c8c:	4603      	mov	r3, r0
   29c8e:	bf36      	itet	cc
   29c90:	0403      	lslcc	r3, r0, #16
   29c92:	2000      	movcs	r0, #0
   29c94:	2010      	movcc	r0, #16
   29c96:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   29c9a:	bf3c      	itt	cc
   29c9c:	021b      	lslcc	r3, r3, #8
   29c9e:	3008      	addcc	r0, #8
   29ca0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   29ca4:	bf3c      	itt	cc
   29ca6:	011b      	lslcc	r3, r3, #4
   29ca8:	3004      	addcc	r0, #4
   29caa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
   29cae:	d303      	bcc.n	29cb8 <__hi0bits+0x30>
   29cb0:	2b00      	cmp	r3, #0
   29cb2:	db0a      	blt.n	29cca <__hi0bits+0x42>
   29cb4:	3001      	adds	r0, #1
   29cb6:	4770      	bx	lr
   29cb8:	009b      	lsls	r3, r3, #2
   29cba:	d501      	bpl.n	29cc0 <__hi0bits+0x38>
   29cbc:	3002      	adds	r0, #2
   29cbe:	4770      	bx	lr
   29cc0:	005b      	lsls	r3, r3, #1
   29cc2:	d501      	bpl.n	29cc8 <__hi0bits+0x40>
   29cc4:	3003      	adds	r0, #3
   29cc6:	4770      	bx	lr
   29cc8:	2020      	movs	r0, #32
   29cca:	4770      	bx	lr

00029ccc <__lo0bits>:
   29ccc:	6803      	ldr	r3, [r0, #0]
   29cce:	4602      	mov	r2, r0
   29cd0:	f013 0007 	ands.w	r0, r3, #7
   29cd4:	d00b      	beq.n	29cee <__lo0bits+0x22>
   29cd6:	07d9      	lsls	r1, r3, #31
   29cd8:	d421      	bmi.n	29d1e <__lo0bits+0x52>
   29cda:	0798      	lsls	r0, r3, #30
   29cdc:	bf47      	ittee	mi
   29cde:	085b      	lsrmi	r3, r3, #1
   29ce0:	2001      	movmi	r0, #1
   29ce2:	089b      	lsrpl	r3, r3, #2
   29ce4:	2002      	movpl	r0, #2
   29ce6:	bf4c      	ite	mi
   29ce8:	6013      	strmi	r3, [r2, #0]
   29cea:	6013      	strpl	r3, [r2, #0]
   29cec:	4770      	bx	lr
   29cee:	b299      	uxth	r1, r3
   29cf0:	b909      	cbnz	r1, 29cf6 <__lo0bits+0x2a>
   29cf2:	0c1b      	lsrs	r3, r3, #16
   29cf4:	2010      	movs	r0, #16
   29cf6:	b2d9      	uxtb	r1, r3
   29cf8:	b909      	cbnz	r1, 29cfe <__lo0bits+0x32>
   29cfa:	3008      	adds	r0, #8
   29cfc:	0a1b      	lsrs	r3, r3, #8
   29cfe:	0719      	lsls	r1, r3, #28
   29d00:	bf04      	itt	eq
   29d02:	091b      	lsreq	r3, r3, #4
   29d04:	3004      	addeq	r0, #4
   29d06:	0799      	lsls	r1, r3, #30
   29d08:	bf04      	itt	eq
   29d0a:	089b      	lsreq	r3, r3, #2
   29d0c:	3002      	addeq	r0, #2
   29d0e:	07d9      	lsls	r1, r3, #31
   29d10:	d403      	bmi.n	29d1a <__lo0bits+0x4e>
   29d12:	085b      	lsrs	r3, r3, #1
   29d14:	f100 0001 	add.w	r0, r0, #1
   29d18:	d003      	beq.n	29d22 <__lo0bits+0x56>
   29d1a:	6013      	str	r3, [r2, #0]
   29d1c:	4770      	bx	lr
   29d1e:	2000      	movs	r0, #0
   29d20:	4770      	bx	lr
   29d22:	2020      	movs	r0, #32
   29d24:	4770      	bx	lr

00029d26 <__mcmp>:
   29d26:	4603      	mov	r3, r0
   29d28:	690a      	ldr	r2, [r1, #16]
   29d2a:	6900      	ldr	r0, [r0, #16]
   29d2c:	1a80      	subs	r0, r0, r2
   29d2e:	b530      	push	{r4, r5, lr}
   29d30:	d10e      	bne.n	29d50 <__mcmp+0x2a>
   29d32:	3314      	adds	r3, #20
   29d34:	3114      	adds	r1, #20
   29d36:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   29d3a:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   29d3e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   29d42:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   29d46:	4295      	cmp	r5, r2
   29d48:	d003      	beq.n	29d52 <__mcmp+0x2c>
   29d4a:	d205      	bcs.n	29d58 <__mcmp+0x32>
   29d4c:	f04f 30ff 	mov.w	r0, #4294967295
   29d50:	bd30      	pop	{r4, r5, pc}
   29d52:	42a3      	cmp	r3, r4
   29d54:	d3f3      	bcc.n	29d3e <__mcmp+0x18>
   29d56:	e7fb      	b.n	29d50 <__mcmp+0x2a>
   29d58:	2001      	movs	r0, #1
   29d5a:	e7f9      	b.n	29d50 <__mcmp+0x2a>

00029d5c <__sfputc_r>:
   29d5c:	6893      	ldr	r3, [r2, #8]
   29d5e:	3b01      	subs	r3, #1
   29d60:	2b00      	cmp	r3, #0
   29d62:	6093      	str	r3, [r2, #8]
   29d64:	b410      	push	{r4}
   29d66:	da07      	bge.n	29d78 <__sfputc_r+0x1c>
   29d68:	6994      	ldr	r4, [r2, #24]
   29d6a:	42a3      	cmp	r3, r4
   29d6c:	db01      	blt.n	29d72 <__sfputc_r+0x16>
   29d6e:	290a      	cmp	r1, #10
   29d70:	d102      	bne.n	29d78 <__sfputc_r+0x1c>
   29d72:	bc10      	pop	{r4}
   29d74:	f7fa ba48 	b.w	24208 <__swbuf_r>
   29d78:	6813      	ldr	r3, [r2, #0]
   29d7a:	1c58      	adds	r0, r3, #1
   29d7c:	6010      	str	r0, [r2, #0]
   29d7e:	4608      	mov	r0, r1
   29d80:	7019      	strb	r1, [r3, #0]
   29d82:	bc10      	pop	{r4}
   29d84:	4770      	bx	lr

00029d86 <__sfputs_r>:
   29d86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29d88:	4606      	mov	r6, r0
   29d8a:	460f      	mov	r7, r1
   29d8c:	4614      	mov	r4, r2
   29d8e:	18d5      	adds	r5, r2, r3
   29d90:	42ac      	cmp	r4, r5
   29d92:	d101      	bne.n	29d98 <__sfputs_r+0x12>
   29d94:	2000      	movs	r0, #0
   29d96:	e007      	b.n	29da8 <__sfputs_r+0x22>
   29d98:	463a      	mov	r2, r7
   29d9a:	f814 1b01 	ldrb.w	r1, [r4], #1
   29d9e:	4630      	mov	r0, r6
   29da0:	f7ff ffdc 	bl	29d5c <__sfputc_r>
   29da4:	1c43      	adds	r3, r0, #1
   29da6:	d1f3      	bne.n	29d90 <__sfputs_r+0xa>
   29da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00029daa <__sread>:
   29daa:	b510      	push	{r4, lr}
   29dac:	460c      	mov	r4, r1
   29dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29db2:	f7fa fb97 	bl	244e4 <_read_r>
   29db6:	2800      	cmp	r0, #0
   29db8:	bfab      	itete	ge
   29dba:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   29dbc:	89a3      	ldrhlt	r3, [r4, #12]
   29dbe:	181b      	addge	r3, r3, r0
   29dc0:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   29dc4:	bfac      	ite	ge
   29dc6:	6563      	strge	r3, [r4, #84]	; 0x54
   29dc8:	81a3      	strhlt	r3, [r4, #12]
   29dca:	bd10      	pop	{r4, pc}

00029dcc <__swrite>:
   29dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   29dd0:	461f      	mov	r7, r3
   29dd2:	898b      	ldrh	r3, [r1, #12]
   29dd4:	4605      	mov	r5, r0
   29dd6:	460c      	mov	r4, r1
   29dd8:	05db      	lsls	r3, r3, #23
   29dda:	4616      	mov	r6, r2
   29ddc:	d505      	bpl.n	29dea <__swrite+0x1e>
   29dde:	2302      	movs	r3, #2
   29de0:	2200      	movs	r2, #0
   29de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29de6:	f7fa fb2b 	bl	24440 <_lseek_r>
   29dea:	89a3      	ldrh	r3, [r4, #12]
   29dec:	4632      	mov	r2, r6
   29dee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   29df2:	4628      	mov	r0, r5
   29df4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   29df8:	81a3      	strh	r3, [r4, #12]
   29dfa:	463b      	mov	r3, r7
   29dfc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   29e00:	f7fa ba54 	b.w	242ac <_write_r>

00029e04 <__sseek>:
   29e04:	b510      	push	{r4, lr}
   29e06:	460c      	mov	r4, r1
   29e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29e0c:	f7fa fb18 	bl	24440 <_lseek_r>
   29e10:	1c43      	adds	r3, r0, #1
   29e12:	89a3      	ldrh	r3, [r4, #12]
   29e14:	bf15      	itete	ne
   29e16:	6560      	strne	r0, [r4, #84]	; 0x54
   29e18:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   29e1c:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   29e20:	81a3      	strheq	r3, [r4, #12]
   29e22:	bf18      	it	ne
   29e24:	81a3      	strhne	r3, [r4, #12]
   29e26:	bd10      	pop	{r4, pc}

00029e28 <__sclose>:
   29e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29e2c:	f7fa babc 	b.w	243a8 <_close_r>

00029e30 <abort>:
   29e30:	2006      	movs	r0, #6
   29e32:	b508      	push	{r3, lr}
   29e34:	f7fa fb68 	bl	24508 <raise>
   29e38:	2001      	movs	r0, #1
   29e3a:	f7e7 f8c5 	bl	10fc8 <_exit>

00029e3e <__sflush_r>:
   29e3e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
   29e42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29e44:	0717      	lsls	r7, r2, #28
   29e46:	4605      	mov	r5, r0
   29e48:	460c      	mov	r4, r1
   29e4a:	d456      	bmi.n	29efa <__sflush_r+0xbc>
   29e4c:	684b      	ldr	r3, [r1, #4]
   29e4e:	2b00      	cmp	r3, #0
   29e50:	dc02      	bgt.n	29e58 <__sflush_r+0x1a>
   29e52:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   29e54:	2b00      	cmp	r3, #0
   29e56:	dd3d      	ble.n	29ed4 <__sflush_r+0x96>
   29e58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   29e5a:	2e00      	cmp	r6, #0
   29e5c:	d03a      	beq.n	29ed4 <__sflush_r+0x96>
   29e5e:	2300      	movs	r3, #0
   29e60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   29e64:	682f      	ldr	r7, [r5, #0]
   29e66:	6a21      	ldr	r1, [r4, #32]
   29e68:	602b      	str	r3, [r5, #0]
   29e6a:	d025      	beq.n	29eb8 <__sflush_r+0x7a>
   29e6c:	6d62      	ldr	r2, [r4, #84]	; 0x54
   29e6e:	89a3      	ldrh	r3, [r4, #12]
   29e70:	0758      	lsls	r0, r3, #29
   29e72:	d505      	bpl.n	29e80 <__sflush_r+0x42>
   29e74:	6863      	ldr	r3, [r4, #4]
   29e76:	1ad2      	subs	r2, r2, r3
   29e78:	6b63      	ldr	r3, [r4, #52]	; 0x34
   29e7a:	b10b      	cbz	r3, 29e80 <__sflush_r+0x42>
   29e7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
   29e7e:	1ad2      	subs	r2, r2, r3
   29e80:	6a21      	ldr	r1, [r4, #32]
   29e82:	2300      	movs	r3, #0
   29e84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   29e86:	4628      	mov	r0, r5
   29e88:	47b0      	blx	r6
   29e8a:	1c41      	adds	r1, r0, #1
   29e8c:	d024      	beq.n	29ed8 <__sflush_r+0x9a>
   29e8e:	2300      	movs	r3, #0
   29e90:	6063      	str	r3, [r4, #4]
   29e92:	6923      	ldr	r3, [r4, #16]
   29e94:	6023      	str	r3, [r4, #0]
   29e96:	89a3      	ldrh	r3, [r4, #12]
   29e98:	04da      	lsls	r2, r3, #19
   29e9a:	d500      	bpl.n	29e9e <__sflush_r+0x60>
   29e9c:	6560      	str	r0, [r4, #84]	; 0x54
   29e9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
   29ea0:	602f      	str	r7, [r5, #0]
   29ea2:	b1b9      	cbz	r1, 29ed4 <__sflush_r+0x96>
   29ea4:	f104 0344 	add.w	r3, r4, #68	; 0x44
   29ea8:	4299      	cmp	r1, r3
   29eaa:	d002      	beq.n	29eb2 <__sflush_r+0x74>
   29eac:	4628      	mov	r0, r5
   29eae:	f7f9 f831 	bl	22f14 <_free_r>
   29eb2:	2300      	movs	r3, #0
   29eb4:	6363      	str	r3, [r4, #52]	; 0x34
   29eb6:	e00d      	b.n	29ed4 <__sflush_r+0x96>
   29eb8:	2301      	movs	r3, #1
   29eba:	4628      	mov	r0, r5
   29ebc:	47b0      	blx	r6
   29ebe:	1c46      	adds	r6, r0, #1
   29ec0:	4602      	mov	r2, r0
   29ec2:	d1d4      	bne.n	29e6e <__sflush_r+0x30>
   29ec4:	682b      	ldr	r3, [r5, #0]
   29ec6:	2b00      	cmp	r3, #0
   29ec8:	d0d1      	beq.n	29e6e <__sflush_r+0x30>
   29eca:	2b1d      	cmp	r3, #29
   29ecc:	d001      	beq.n	29ed2 <__sflush_r+0x94>
   29ece:	2b16      	cmp	r3, #22
   29ed0:	d129      	bne.n	29f26 <__sflush_r+0xe8>
   29ed2:	602f      	str	r7, [r5, #0]
   29ed4:	2000      	movs	r0, #0
   29ed6:	e02d      	b.n	29f34 <__sflush_r+0xf6>
   29ed8:	682a      	ldr	r2, [r5, #0]
   29eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   29ede:	b142      	cbz	r2, 29ef2 <__sflush_r+0xb4>
   29ee0:	2a1d      	cmp	r2, #29
   29ee2:	d001      	beq.n	29ee8 <__sflush_r+0xaa>
   29ee4:	2a16      	cmp	r2, #22
   29ee6:	d120      	bne.n	29f2a <__sflush_r+0xec>
   29ee8:	2300      	movs	r3, #0
   29eea:	6063      	str	r3, [r4, #4]
   29eec:	6923      	ldr	r3, [r4, #16]
   29eee:	6023      	str	r3, [r4, #0]
   29ef0:	e7d5      	b.n	29e9e <__sflush_r+0x60>
   29ef2:	6062      	str	r2, [r4, #4]
   29ef4:	6922      	ldr	r2, [r4, #16]
   29ef6:	6022      	str	r2, [r4, #0]
   29ef8:	e7ce      	b.n	29e98 <__sflush_r+0x5a>
   29efa:	690f      	ldr	r7, [r1, #16]
   29efc:	2f00      	cmp	r7, #0
   29efe:	d0e9      	beq.n	29ed4 <__sflush_r+0x96>
   29f00:	0793      	lsls	r3, r2, #30
   29f02:	680e      	ldr	r6, [r1, #0]
   29f04:	600f      	str	r7, [r1, #0]
   29f06:	bf0c      	ite	eq
   29f08:	694b      	ldreq	r3, [r1, #20]
   29f0a:	2300      	movne	r3, #0
   29f0c:	1bf6      	subs	r6, r6, r7
   29f0e:	608b      	str	r3, [r1, #8]
   29f10:	2e00      	cmp	r6, #0
   29f12:	dddf      	ble.n	29ed4 <__sflush_r+0x96>
   29f14:	4633      	mov	r3, r6
   29f16:	463a      	mov	r2, r7
   29f18:	6a21      	ldr	r1, [r4, #32]
   29f1a:	4628      	mov	r0, r5
   29f1c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
   29f20:	47e0      	blx	ip
   29f22:	2800      	cmp	r0, #0
   29f24:	dc07      	bgt.n	29f36 <__sflush_r+0xf8>
   29f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   29f2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   29f2e:	f04f 30ff 	mov.w	r0, #4294967295
   29f32:	81a3      	strh	r3, [r4, #12]
   29f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   29f36:	4407      	add	r7, r0
   29f38:	1a36      	subs	r6, r6, r0
   29f3a:	e7e9      	b.n	29f10 <__sflush_r+0xd2>

00029f3c <__swhatbuf_r>:
   29f3c:	b570      	push	{r4, r5, r6, lr}
   29f3e:	460c      	mov	r4, r1
   29f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29f44:	b096      	sub	sp, #88	; 0x58
   29f46:	4615      	mov	r5, r2
   29f48:	2900      	cmp	r1, #0
   29f4a:	461e      	mov	r6, r3
   29f4c:	da0c      	bge.n	29f68 <__swhatbuf_r+0x2c>
   29f4e:	89a3      	ldrh	r3, [r4, #12]
   29f50:	2100      	movs	r1, #0
   29f52:	f013 0f80 	tst.w	r3, #128	; 0x80
   29f56:	bf14      	ite	ne
   29f58:	2340      	movne	r3, #64	; 0x40
   29f5a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
   29f5e:	2000      	movs	r0, #0
   29f60:	6031      	str	r1, [r6, #0]
   29f62:	602b      	str	r3, [r5, #0]
   29f64:	b016      	add	sp, #88	; 0x58
   29f66:	bd70      	pop	{r4, r5, r6, pc}
   29f68:	466a      	mov	r2, sp
   29f6a:	f7fa fae7 	bl	2453c <_fstat_r>
   29f6e:	2800      	cmp	r0, #0
   29f70:	dbed      	blt.n	29f4e <__swhatbuf_r+0x12>
   29f72:	9901      	ldr	r1, [sp, #4]
   29f74:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
   29f78:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
   29f7c:	4259      	negs	r1, r3
   29f7e:	4159      	adcs	r1, r3
   29f80:	f44f 6380 	mov.w	r3, #1024	; 0x400
   29f84:	e7eb      	b.n	29f5e <__swhatbuf_r+0x22>

00029f86 <__ascii_mbtowc>:
   29f86:	b082      	sub	sp, #8
   29f88:	b901      	cbnz	r1, 29f8c <__ascii_mbtowc+0x6>
   29f8a:	a901      	add	r1, sp, #4
   29f8c:	b142      	cbz	r2, 29fa0 <_flash_used+0xc>
   29f8e:	b14b      	cbz	r3, 29fa4 <_flash_used+0x10>
   29f90:	7813      	ldrb	r3, [r2, #0]
   29f92:	600b      	str	r3, [r1, #0]
   29f94:	7812      	ldrb	r2, [r2, #0]
   29f96:	1e10      	subs	r0, r2, #0
   29f98:	bf18      	it	ne
   29f9a:	2001      	movne	r0, #1
   29f9c:	b002      	add	sp, #8
   29f9e:	4770      	bx	lr
   29fa0:	4610      	mov	r0, r2
   29fa2:	e7fb      	b.n	29f9c <_flash_used+0x8>
   29fa4:	f06f 0001 	mvn.w	r0, #1
   29fa8:	e7f8      	b.n	29f9c <_flash_used+0x8>

00029faa <_raise_r>:
   29faa:	291f      	cmp	r1, #31
   29fac:	b538      	push	{r3, r4, r5, lr}
   29fae:	4605      	mov	r5, r0
   29fb0:	460c      	mov	r4, r1
   29fb2:	d904      	bls.n	29fbe <_raise_r+0x14>
   29fb4:	2316      	movs	r3, #22
   29fb6:	6003      	str	r3, [r0, #0]
   29fb8:	f04f 30ff 	mov.w	r0, #4294967295
   29fbc:	bd38      	pop	{r3, r4, r5, pc}
   29fbe:	6c42      	ldr	r2, [r0, #68]	; 0x44
   29fc0:	b112      	cbz	r2, 29fc8 <_raise_r+0x1e>
   29fc2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   29fc6:	b94b      	cbnz	r3, 29fdc <_raise_r+0x32>
   29fc8:	4628      	mov	r0, r5
   29fca:	f000 f816 	bl	29ffa <_getpid_r>
   29fce:	4622      	mov	r2, r4
   29fd0:	4601      	mov	r1, r0
   29fd2:	4628      	mov	r0, r5
   29fd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   29fd8:	f7fa ba9e 	b.w	24518 <_kill_r>
   29fdc:	2b01      	cmp	r3, #1
   29fde:	d00a      	beq.n	29ff6 <_raise_r+0x4c>
   29fe0:	1c59      	adds	r1, r3, #1
   29fe2:	d103      	bne.n	29fec <_raise_r+0x42>
   29fe4:	2316      	movs	r3, #22
   29fe6:	6003      	str	r3, [r0, #0]
   29fe8:	2001      	movs	r0, #1
   29fea:	e7e7      	b.n	29fbc <_raise_r+0x12>
   29fec:	2100      	movs	r1, #0
   29fee:	4620      	mov	r0, r4
   29ff0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
   29ff4:	4798      	blx	r3
   29ff6:	2000      	movs	r0, #0
   29ff8:	e7e0      	b.n	29fbc <_raise_r+0x12>

00029ffa <_getpid_r>:
   29ffa:	f7fb bf22 	b.w	25e42 <_getpid>

00029ffe <__ascii_wctomb>:
   29ffe:	4603      	mov	r3, r0
   2a000:	4608      	mov	r0, r1
   2a002:	b141      	cbz	r1, 2a016 <__ascii_wctomb+0x18>
   2a004:	2aff      	cmp	r2, #255	; 0xff
   2a006:	d904      	bls.n	2a012 <__ascii_wctomb+0x14>
   2a008:	228a      	movs	r2, #138	; 0x8a
   2a00a:	f04f 30ff 	mov.w	r0, #4294967295
   2a00e:	601a      	str	r2, [r3, #0]
   2a010:	4770      	bx	lr
   2a012:	2001      	movs	r0, #1
   2a014:	700a      	strb	r2, [r1, #0]
   2a016:	4770      	bx	lr
