Source Block: hdl/projects/fmcadc5/vc707/system_top.v@227:237@HdlIdDef
  inout             drst_0;
  inout             arst_0;

  // internal registers

  reg               adc_wr = 'd0;
  reg     [511:0]   adc_wdata = 'd0;

  // internal signals

  wire    [ 63:0]   gpio_i;

Diff Content:
- 232   reg               adc_wr = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcadc5/vc707/system_top.v@228:238
  inout             arst_0;

  // internal registers

  reg               adc_wr = 'd0;
  reg     [511:0]   adc_wdata = 'd0;

  // internal signals

  wire    [ 63:0]   gpio_i;
  wire    [ 63:0]   gpio_o;

