 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468   7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                        | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                       1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243   7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                       0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372     17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                        | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                        | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                        | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                       1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811   4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010             1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563   4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                       1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939  1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                       1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839  4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                       1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007  3.2527   3.66771           2       100                    | 
|    mult/i_0/i_286/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                       1.53534                                                   | 
|    mult/i_0/i_286/ZN         AOI21_X1      Rise  0.4400 0.0590 0.0380             0.861159  4.30637  5.16753           3       100                    | 
|    mult/i_0/i_283/A2         OR2_X1        Rise  0.4400 0.0000 0.0380                       0.941939                                                  | 
|    mult/i_0/i_283/ZN         OR2_X1        Rise  0.4790 0.0390 0.0120             0.543028  3.34105  3.88408           2       100                    | 
|    mult/i_0/i_282/A2         NAND2_X1      Rise  0.4790 0.0000 0.0120                       1.6642                                                    | 
|    mult/i_0/i_282/ZN         NAND2_X1      Fall  0.5000 0.0210 0.0120             0.723338  3.81376  4.5371            2       100                    | 
|    mult/i_0/i_312/B1         AOI221_X1     Fall  0.5000 0.0000 0.0120                       1.57405                                                   | 
|    mult/i_0/i_312/ZN         AOI221_X1     Rise  0.5870 0.0870 0.0560             0.312982  3.36228  3.67526           2       100                    | 
|    mult/i_0/i_311/A          INV_X1        Rise  0.5870 0.0000 0.0560                       1.70023                                                   | 
|    mult/i_0/i_311/ZN         INV_X1        Fall  0.6030 0.0160 0.0150             0.522217  3.18932  3.71154           2       100                    | 
|    mult/i_0/i_341/A1         NAND2_X1      Fall  0.6030 0.0000 0.0150                       1.5292                                                    | 
|    mult/i_0/i_341/ZN         NAND2_X1      Rise  0.6210 0.0180 0.0100             0.215094  1.6642   1.87929           1       100                    | 
|    mult/i_0/i_340/A2         NAND2_X1      Rise  0.6210 0.0000 0.0100                       1.6642                                                    | 
|    mult/i_0/i_340/ZN         NAND2_X1      Fall  0.6410 0.0200 0.0180             0.645436  4.12747  4.7729            3       100                    | 
|    mult/i_0/i_318/A1         OR2_X1        Fall  0.6410 0.0000 0.0180                       0.792385                                                  | 
|    mult/i_0/i_318/ZN         OR2_X1        Fall  0.7030 0.0620 0.0160             0.941469  7.49661  8.43808           5       100                    | 
|    mult/i_0/i_374/A1         AND3_X1       Fall  0.7030 0.0000 0.0160                       0.86614                                                   | 
|    mult/i_0/i_374/ZN         AND3_X1       Fall  0.7380 0.0350 0.0070             0.600981  1.63225  2.23323           1       100                    | 
|    mult/i_0/i_376/C1         AOI221_X1     Fall  0.7380 0.0000 0.0070                       1.38349                                                   | 
|    mult/i_0/i_376/ZN         AOI221_X1     Rise  0.7860 0.0480 0.0440             0.369523  1.647    2.01653           1       100                    | 
|    mult/i_0/i_378/B1         AOI21_X1      Rise  0.7860 0.0000 0.0440                       1.647                                                     | 
|    mult/i_0/i_378/ZN         AOI21_X1      Fall  0.8130 0.0270 0.0180             0.3907    3.27212  3.66282           2       100                    | 
|    mult/i_0/i_379/A          INV_X1        Fall  0.8130 0.0000 0.0180                       1.54936                                                   | 
|    mult/i_0/i_379/ZN         INV_X1        Rise  0.8360 0.0230 0.0130             0.692135  3.24604  3.93817           2       100                    | 
|    mult/i_0/i_409/B1         AOI21_X1      Rise  0.8360 0.0000 0.0130                       1.647                                                     | 
|    mult/i_0/i_409/ZN         AOI21_X1      Fall  0.8550 0.0190 0.0120             0.366909  3.23394  3.60085           2       100                    | 
|    mult/i_0/i_407/B2         OAI21_X1      Fall  0.8550 0.0000 0.0120                       1.55833                                                   | 
|    mult/i_0/i_407/ZN         OAI21_X1      Rise  0.8890 0.0340 0.0200             0.319413  1.67072  1.99013           1       100                    | 
|    mult/i_0/i_404/A          OAI21_X1      Rise  0.8890 0.0000 0.0200                       1.67072                                                   | 
|    mult/i_0/i_404/ZN         OAI21_X1      Fall  0.9110 0.0220 0.0100             0.297558  1.70023  1.99779           1       100                    | 
|    mult/i_0/i_403/A          INV_X1        Fall  0.9110 0.0000 0.0100                       1.54936                                                   | 
|    mult/i_0/i_403/ZN         INV_X1        Rise  0.9220 0.0110 0.0060             0.0073601 0.918145 0.925505          1       100                    | 
|    mult/i_0/result[14]                     Rise  0.9220 0.0000                                                                                        | 
|    mult/result[14]                         Rise  0.9220 0.0000                                                                                        | 
|    outB/inp[6]                             Rise  0.9220 0.0000                                                                                        | 
|    outB/i_0_8/A1             AND2_X1       Rise  0.9220 0.0000 0.0060                       0.918145                                                  | 
|    outB/i_0_8/ZN             AND2_X1       Rise  0.9500 0.0280 0.0080             0.224212  1.14029  1.3645            1       100                    | 
|    outB/out_reg[6]/D         DFF_X1        Rise  0.9500 0.0000 0.0080                       1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.9500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_286/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_286/ZN         AOI21_X1      Rise  0.4400 0.0590 0.0380             0.861159 4.30637  5.16753           3       100                    | 
|    mult/i_0/i_283/A2         OR2_X1        Rise  0.4400 0.0000 0.0380                      0.941939                                                  | 
|    mult/i_0/i_283/ZN         OR2_X1        Rise  0.4790 0.0390 0.0120             0.543028 3.34105  3.88408           2       100                    | 
|    mult/i_0/i_282/A2         NAND2_X1      Rise  0.4790 0.0000 0.0120                      1.6642                                                    | 
|    mult/i_0/i_282/ZN         NAND2_X1      Fall  0.5000 0.0210 0.0120             0.723338 3.81376  4.5371            2       100                    | 
|    mult/i_0/i_312/B1         AOI221_X1     Fall  0.5000 0.0000 0.0120                      1.57405                                                   | 
|    mult/i_0/i_312/ZN         AOI221_X1     Rise  0.5870 0.0870 0.0560             0.312982 3.36228  3.67526           2       100                    | 
|    mult/i_0/i_311/A          INV_X1        Rise  0.5870 0.0000 0.0560                      1.70023                                                   | 
|    mult/i_0/i_311/ZN         INV_X1        Fall  0.6030 0.0160 0.0150             0.522217 3.18932  3.71154           2       100                    | 
|    mult/i_0/i_341/A1         NAND2_X1      Fall  0.6030 0.0000 0.0150                      1.5292                                                    | 
|    mult/i_0/i_341/ZN         NAND2_X1      Rise  0.6210 0.0180 0.0100             0.215094 1.6642   1.87929           1       100                    | 
|    mult/i_0/i_340/A2         NAND2_X1      Rise  0.6210 0.0000 0.0100                      1.6642                                                    | 
|    mult/i_0/i_340/ZN         NAND2_X1      Fall  0.6410 0.0200 0.0180             0.645436 4.12747  4.7729            3       100                    | 
|    mult/i_0/i_318/A1         OR2_X1        Fall  0.6410 0.0000 0.0180                      0.792385                                                  | 
|    mult/i_0/i_318/ZN         OR2_X1        Fall  0.7030 0.0620 0.0160             0.941469 7.49661  8.43808           5       100                    | 
|    mult/i_0/i_374/A1         AND3_X1       Fall  0.7030 0.0000 0.0160                      0.86614                                                   | 
|    mult/i_0/i_374/ZN         AND3_X1       Fall  0.7380 0.0350 0.0070             0.600981 1.63225  2.23323           1       100                    | 
|    mult/i_0/i_376/C1         AOI221_X1     Fall  0.7380 0.0000 0.0070                      1.38349                                                   | 
|    mult/i_0/i_376/ZN         AOI221_X1     Rise  0.7860 0.0480 0.0440             0.369523 1.647    2.01653           1       100                    | 
|    mult/i_0/i_378/B1         AOI21_X1      Rise  0.7860 0.0000 0.0440                      1.647                                                     | 
|    mult/i_0/i_378/ZN         AOI21_X1      Fall  0.8130 0.0270 0.0180             0.3907   3.27212  3.66282           2       100                    | 
|    mult/i_0/i_379/A          INV_X1        Fall  0.8130 0.0000 0.0180                      1.54936                                                   | 
|    mult/i_0/i_379/ZN         INV_X1        Rise  0.8360 0.0230 0.0130             0.692135 3.24604  3.93817           2       100                    | 
|    mult/i_0/i_409/B1         AOI21_X1      Rise  0.8360 0.0000 0.0130                      1.647                                                     | 
|    mult/i_0/i_409/ZN         AOI21_X1      Fall  0.8550 0.0190 0.0120             0.366909 3.23394  3.60085           2       100                    | 
|    mult/i_0/i_1/B1           OAI21_X1      Fall  0.8550 0.0000 0.0120                      1.45983                                                   | 
|    mult/i_0/i_1/ZN           OAI21_X1      Rise  0.8840 0.0290 0.0200             0.394198 1.59903  1.99323           1       100                    | 
|    mult/i_0/i_0/A1           NAND2_X1      Rise  0.8840 0.0000 0.0200                      1.59903                                                   | 
|    mult/i_0/i_0/ZN           NAND2_X1      Fall  0.8980 0.0140 0.0080             0.162038 0.918145 1.08018           1       100                    | 
|    mult/i_0/result[15]                     Fall  0.8980 0.0000                                                                                       | 
|    mult/result[15]                         Fall  0.8980 0.0000                                                                                       | 
|    outB/inp[7]                             Fall  0.8980 0.0000                                                                                       | 
|    outB/i_0_9/A1             AND2_X1       Fall  0.8980 0.0000 0.0080                      0.874832                                                  | 
|    outB/i_0_9/ZN             AND2_X1       Fall  0.9250 0.0270 0.0060             0.22893  1.14029  1.36922           1       100                    | 
|    outB/out_reg[7]/D         DFF_X1        Fall  0.9250 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.9250        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_286/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_286/ZN         AOI21_X1      Rise  0.4400 0.0590 0.0380             0.861159 4.30637  5.16753           3       100                    | 
|    mult/i_0/i_283/A2         OR2_X1        Rise  0.4400 0.0000 0.0380                      0.941939                                                  | 
|    mult/i_0/i_283/ZN         OR2_X1        Rise  0.4790 0.0390 0.0120             0.543028 3.34105  3.88408           2       100                    | 
|    mult/i_0/i_282/A2         NAND2_X1      Rise  0.4790 0.0000 0.0120                      1.6642                                                    | 
|    mult/i_0/i_282/ZN         NAND2_X1      Fall  0.5000 0.0210 0.0120             0.723338 3.81376  4.5371            2       100                    | 
|    mult/i_0/i_312/B1         AOI221_X1     Fall  0.5000 0.0000 0.0120                      1.57405                                                   | 
|    mult/i_0/i_312/ZN         AOI221_X1     Rise  0.5870 0.0870 0.0560             0.312982 3.36228  3.67526           2       100                    | 
|    mult/i_0/i_311/A          INV_X1        Rise  0.5870 0.0000 0.0560                      1.70023                                                   | 
|    mult/i_0/i_311/ZN         INV_X1        Fall  0.6030 0.0160 0.0150             0.522217 3.18932  3.71154           2       100                    | 
|    mult/i_0/i_341/A1         NAND2_X1      Fall  0.6030 0.0000 0.0150                      1.5292                                                    | 
|    mult/i_0/i_341/ZN         NAND2_X1      Rise  0.6210 0.0180 0.0100             0.215094 1.6642   1.87929           1       100                    | 
|    mult/i_0/i_340/A2         NAND2_X1      Rise  0.6210 0.0000 0.0100                      1.6642                                                    | 
|    mult/i_0/i_340/ZN         NAND2_X1      Fall  0.6410 0.0200 0.0180             0.645436 4.12747  4.7729            3       100                    | 
|    mult/i_0/i_318/A1         OR2_X1        Fall  0.6410 0.0000 0.0180                      0.792385                                                  | 
|    mult/i_0/i_318/ZN         OR2_X1        Fall  0.7030 0.0620 0.0160             0.941469 7.49661  8.43808           5       100                    | 
|    mult/i_0/i_374/A1         AND3_X1       Fall  0.7030 0.0000 0.0160                      0.86614                                                   | 
|    mult/i_0/i_374/ZN         AND3_X1       Fall  0.7380 0.0350 0.0070             0.600981 1.63225  2.23323           1       100                    | 
|    mult/i_0/i_376/C1         AOI221_X1     Fall  0.7380 0.0000 0.0070                      1.38349                                                   | 
|    mult/i_0/i_376/ZN         AOI221_X1     Rise  0.7860 0.0480 0.0440             0.369523 1.647    2.01653           1       100                    | 
|    mult/i_0/i_378/B1         AOI21_X1      Rise  0.7860 0.0000 0.0440                      1.647                                                     | 
|    mult/i_0/i_378/ZN         AOI21_X1      Fall  0.8130 0.0270 0.0180             0.3907   3.27212  3.66282           2       100                    | 
|    mult/i_0/i_379/A          INV_X1        Fall  0.8130 0.0000 0.0180                      1.54936                                                   | 
|    mult/i_0/i_379/ZN         INV_X1        Rise  0.8360 0.0230 0.0130             0.692135 3.24604  3.93817           2       100                    | 
|    mult/i_0/i_400/A1         NAND2_X1      Rise  0.8360 0.0000 0.0130                      1.59903                                                   | 
|    mult/i_0/i_400/ZN         NAND2_X1      Fall  0.8530 0.0170 0.0090             0.324243 2.57361  2.89785           1       100                    | 
|    mult/i_0/i_401/B          XNOR2_X1      Fall  0.8530 0.0000 0.0090                      2.36817                                                   | 
|    mult/i_0/i_401/ZN         XNOR2_X1      Fall  0.8900 0.0370 0.0090             0.288123 0.918145 1.20627           1       100                    | 
|    mult/i_0/result[13]                     Fall  0.8900 0.0000                                                                                       | 
|    mult/result[13]                         Fall  0.8900 0.0000                                                                                       | 
|    outB/inp[5]                             Fall  0.8900 0.0000                                                                                       | 
|    outB/i_0_7/A1             AND2_X1       Fall  0.8900 0.0000 0.0090                      0.874832                                                  | 
|    outB/i_0_7/ZN             AND2_X1       Fall  0.9180 0.0280 0.0060             0.198905 1.14029  1.3392            1       100                    | 
|    outB/out_reg[5]/D         DFF_X1        Fall  0.9180 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.9180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1140        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_232/A          INV_X1        Rise  0.4980 0.0000 0.0400                      1.70023                                                   | 
|    mult/i_0/i_232/ZN         INV_X1        Fall  0.5140 0.0160 0.0130             0.585603 3.14379  3.72939           2       100                    | 
|    mult/i_0/i_269/B2         OAI21_X1      Fall  0.5140 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_269/ZN         OAI21_X1      Rise  0.5480 0.0340 0.0190             0.181073 1.6642   1.84527           1       100                    | 
|    mult/i_0/i_268/A2         NAND2_X1      Rise  0.5480 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_0/i_268/ZN         NAND2_X1      Fall  0.5690 0.0210 0.0110             0.56284  3.3282   3.89104           2       100                    | 
|    mult/i_0/i_267/A2         NOR2_X1       Fall  0.5690 0.0000 0.0110                      1.56385                                                   | 
|    mult/i_0/i_267/ZN         NOR2_X1       Rise  0.6180 0.0490 0.0340             0.664516 4.98863  5.65315           3       100                    | 
|    mult/i_0/i_266/A          INV_X1        Rise  0.6180 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_266/ZN         INV_X1        Fall  0.6290 0.0110 0.0100             0.549766 1.647    2.19677           1       100                    | 
|    mult/i_0/i_262/B1         AOI21_X1      Fall  0.6290 0.0000 0.0100                      1.44682                                                   | 
|    mult/i_0/i_262/ZN         AOI21_X1      Rise  0.6560 0.0270 0.0230             0.285215 1.62635  1.91157           1       100                    | 
|    mult/i_0/i_261/A          AOI21_X1      Rise  0.6560 0.0000 0.0230                      1.62635                                                   | 
|    mult/i_0/i_261/ZN         AOI21_X1      Fall  0.6730 0.0170 0.0140             0.286283 1.70023  1.98651           1       100                    | 
|    mult/i_0/i_260/A          INV_X1        Fall  0.6730 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_260/ZN         INV_X1        Rise  0.6930 0.0200 0.0110             0.306871 3.31554  3.62242           2       100                    | 
|    mult/i_0/i_257/A2         NOR2_X1       Rise  0.6930 0.0000 0.0110                      1.65135                                                   | 
|    mult/i_0/i_257/ZN         NOR2_X1       Fall  0.7090 0.0160 0.0130             0.801015 4.89399  5.69501           3       100                    | 
|    mult/i_0/i_313/A          AOI21_X1      Fall  0.7090 0.0000 0.0130                      1.53534                                                   | 
|    mult/i_0/i_313/ZN         AOI21_X1      Rise  0.7730 0.0640 0.0420             0.65882  5.45599  6.11481           3       100                    | 
|    mult/i_0/i_363/A2         NOR2_X1       Rise  0.7730 0.0000 0.0420                      1.65135                                                   | 
|    mult/i_0/i_363/ZN         NOR2_X1       Fall  0.7880 0.0150 0.0120             0.188722 1.66205  1.85077           1       100                    | 
|    mult/i_0/i_365/B1         OAI21_X1      Fall  0.7880 0.0000 0.0120                      1.45983                                                   | 
|    mult/i_0/i_365/ZN         OAI21_X1      Rise  0.8210 0.0330 0.0230             0.206229 2.57361  2.77984           1       100                    | 
|    mult/i_0/i_366/B          XNOR2_X1      Rise  0.8210 0.0000 0.0230                      2.57361                                                   | 
|    mult/i_0/i_366/ZN         XNOR2_X1      Rise  0.8620 0.0410 0.0160             0.237163 0.918145 1.15531           1       100                    | 
|    mult/i_0/result[12]                     Rise  0.8620 0.0000                                                                                       | 
|    mult/result[12]                         Rise  0.8620 0.0000                                                                                       | 
|    outB/inp[4]                             Rise  0.8620 0.0000                                                                                       | 
|    outB/i_0_6/A1             AND2_X1       Rise  0.8620 0.0000 0.0160                      0.918145                                                  | 
|    outB/i_0_6/ZN             AND2_X1       Rise  0.8940 0.0320 0.0080             0.199    1.14029  1.33929           1       100                    | 
|    outB/out_reg[4]/D         DFF_X1        Rise  0.8940 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.8940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_232/A          INV_X1        Rise  0.4980 0.0000 0.0400                      1.70023                                                   | 
|    mult/i_0/i_232/ZN         INV_X1        Fall  0.5140 0.0160 0.0130             0.585603 3.14379  3.72939           2       100                    | 
|    mult/i_0/i_269/B2         OAI21_X1      Fall  0.5140 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_269/ZN         OAI21_X1      Rise  0.5480 0.0340 0.0190             0.181073 1.6642   1.84527           1       100                    | 
|    mult/i_0/i_268/A2         NAND2_X1      Rise  0.5480 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_0/i_268/ZN         NAND2_X1      Fall  0.5690 0.0210 0.0110             0.56284  3.3282   3.89104           2       100                    | 
|    mult/i_0/i_267/A2         NOR2_X1       Fall  0.5690 0.0000 0.0110                      1.56385                                                   | 
|    mult/i_0/i_267/ZN         NOR2_X1       Rise  0.6180 0.0490 0.0340             0.664516 4.98863  5.65315           3       100                    | 
|    mult/i_0/i_266/A          INV_X1        Rise  0.6180 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_266/ZN         INV_X1        Fall  0.6290 0.0110 0.0100             0.549766 1.647    2.19677           1       100                    | 
|    mult/i_0/i_262/B1         AOI21_X1      Fall  0.6290 0.0000 0.0100                      1.44682                                                   | 
|    mult/i_0/i_262/ZN         AOI21_X1      Rise  0.6560 0.0270 0.0230             0.285215 1.62635  1.91157           1       100                    | 
|    mult/i_0/i_261/A          AOI21_X1      Rise  0.6560 0.0000 0.0230                      1.62635                                                   | 
|    mult/i_0/i_261/ZN         AOI21_X1      Fall  0.6730 0.0170 0.0140             0.286283 1.70023  1.98651           1       100                    | 
|    mult/i_0/i_260/A          INV_X1        Fall  0.6730 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_260/ZN         INV_X1        Rise  0.6930 0.0200 0.0110             0.306871 3.31554  3.62242           2       100                    | 
|    mult/i_0/i_257/A2         NOR2_X1       Rise  0.6930 0.0000 0.0110                      1.65135                                                   | 
|    mult/i_0/i_257/ZN         NOR2_X1       Fall  0.7090 0.0160 0.0130             0.801015 4.89399  5.69501           3       100                    | 
|    mult/i_0/i_313/A          AOI21_X1      Fall  0.7090 0.0000 0.0130                      1.53534                                                   | 
|    mult/i_0/i_313/ZN         AOI21_X1      Rise  0.7730 0.0640 0.0420             0.65882  5.45599  6.11481           3       100                    | 
|    mult/i_0/i_317/B2         OAI21_X1      Rise  0.7730 0.0000 0.0420                      1.57189                                                   | 
|    mult/i_0/i_317/ZN         OAI21_X1      Fall  0.8000 0.0270 0.0170             0.274022 2.23214  2.50617           1       100                    | 
|    mult/i_0/i_315/A          XOR2_X1       Fall  0.8000 0.0000 0.0170                      2.18123                                                   | 
|    mult/i_0/i_315/Z          XOR2_X1       Fall  0.8520 0.0520 0.0110             0.164895 0.918145 1.08304           1       100                    | 
|    mult/i_0/result[11]                     Fall  0.8520 0.0000                                                                                       | 
|    mult/result[11]                         Fall  0.8520 0.0000                                                                                       | 
|    outB/inp[3]                             Fall  0.8520 0.0000                                                                                       | 
|    outB/i_0_5/A1             AND2_X1       Fall  0.8520 0.0000 0.0110                      0.874832                                                  | 
|    outB/i_0_5/ZN             AND2_X1       Fall  0.8810 0.0290 0.0060             0.267879 1.14029  1.40817           1       100                    | 
|    outB/out_reg[3]/D         DFF_X1        Fall  0.8810 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.8810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1510        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_232/A          INV_X1        Rise  0.4980 0.0000 0.0400                      1.70023                                                   | 
|    mult/i_0/i_232/ZN         INV_X1        Fall  0.5140 0.0160 0.0130             0.585603 3.14379  3.72939           2       100                    | 
|    mult/i_0/i_269/B2         OAI21_X1      Fall  0.5140 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_269/ZN         OAI21_X1      Rise  0.5480 0.0340 0.0190             0.181073 1.6642   1.84527           1       100                    | 
|    mult/i_0/i_268/A2         NAND2_X1      Rise  0.5480 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_0/i_268/ZN         NAND2_X1      Fall  0.5690 0.0210 0.0110             0.56284  3.3282   3.89104           2       100                    | 
|    mult/i_0/i_267/A2         NOR2_X1       Fall  0.5690 0.0000 0.0110                      1.56385                                                   | 
|    mult/i_0/i_267/ZN         NOR2_X1       Rise  0.6180 0.0490 0.0340             0.664516 4.98863  5.65315           3       100                    | 
|    mult/i_0/i_266/A          INV_X1        Rise  0.6180 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_266/ZN         INV_X1        Fall  0.6290 0.0110 0.0100             0.549766 1.647    2.19677           1       100                    | 
|    mult/i_0/i_262/B1         AOI21_X1      Fall  0.6290 0.0000 0.0100                      1.44682                                                   | 
|    mult/i_0/i_262/ZN         AOI21_X1      Rise  0.6560 0.0270 0.0230             0.285215 1.62635  1.91157           1       100                    | 
|    mult/i_0/i_261/A          AOI21_X1      Rise  0.6560 0.0000 0.0230                      1.62635                                                   | 
|    mult/i_0/i_261/ZN         AOI21_X1      Fall  0.6730 0.0170 0.0140             0.286283 1.70023  1.98651           1       100                    | 
|    mult/i_0/i_260/A          INV_X1        Fall  0.6730 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_260/ZN         INV_X1        Rise  0.6930 0.0200 0.0110             0.306871 3.31554  3.62242           2       100                    | 
|    mult/i_0/i_257/A2         NOR2_X1       Rise  0.6930 0.0000 0.0110                      1.65135                                                   | 
|    mult/i_0/i_257/ZN         NOR2_X1       Fall  0.7090 0.0160 0.0130             0.801015 4.89399  5.69501           3       100                    | 
|    mult/i_0/i_313/A          AOI21_X1      Fall  0.7090 0.0000 0.0130                      1.53534                                                   | 
|    mult/i_0/i_313/ZN         AOI21_X1      Rise  0.7730 0.0640 0.0420             0.65882  5.45599  6.11481           3       100                    | 
|    mult/i_0/i_295/A          XNOR2_X1      Rise  0.7730 0.0000 0.0420                      2.23275                                                   | 
|    mult/i_0/i_295/ZN         XNOR2_X1      Rise  0.8190 0.0460 0.0160             0.242059 0.97463  1.21669           1       100                    | 
|    mult/i_0/result[10]                     Rise  0.8190 0.0000                                                                                       | 
|    mult/result[10]                         Rise  0.8190 0.0000                                                                                       | 
|    outB/inp[2]                             Rise  0.8190 0.0000                                                                                       | 
|    outB/i_0_4/A2             AND2_X1       Rise  0.8190 0.0000 0.0160                      0.97463                                                   | 
|    outB/i_0_4/ZN             AND2_X1       Rise  0.8510 0.0320 0.0090             0.201024 1.14029  1.34131           1       100                    | 
|    outB/out_reg[2]/D         DFF_X1        Rise  0.8510 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0290 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.8510        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1830        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_232/A          INV_X1        Rise  0.4980 0.0000 0.0400                      1.70023                                                   | 
|    mult/i_0/i_232/ZN         INV_X1        Fall  0.5140 0.0160 0.0130             0.585603 3.14379  3.72939           2       100                    | 
|    mult/i_0/i_269/B2         OAI21_X1      Fall  0.5140 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_269/ZN         OAI21_X1      Rise  0.5480 0.0340 0.0190             0.181073 1.6642   1.84527           1       100                    | 
|    mult/i_0/i_268/A2         NAND2_X1      Rise  0.5480 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_0/i_268/ZN         NAND2_X1      Fall  0.5690 0.0210 0.0110             0.56284  3.3282   3.89104           2       100                    | 
|    mult/i_0/i_267/A2         NOR2_X1       Fall  0.5690 0.0000 0.0110                      1.56385                                                   | 
|    mult/i_0/i_267/ZN         NOR2_X1       Rise  0.6180 0.0490 0.0340             0.664516 4.98863  5.65315           3       100                    | 
|    mult/i_0/i_263/A          AOI21_X1      Rise  0.6180 0.0000 0.0340                      1.62635                                                   | 
|    mult/i_0/i_263/ZN         AOI21_X1      Fall  0.6370 0.0190 0.0140             0.347792 1.67685  2.02465           1       100                    | 
|    mult/i_0/i_261/B2         AOI21_X1      Fall  0.6370 0.0000 0.0140                      1.40993                                                   | 
|    mult/i_0/i_261/ZN         AOI21_X1      Rise  0.6710 0.0340 0.0230             0.286283 1.70023  1.98651           1       100                    | 
|    mult/i_0/i_260/A          INV_X1        Rise  0.6710 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_0/i_260/ZN         INV_X1        Fall  0.6850 0.0140 0.0090             0.306871 3.31554  3.62242           2       100                    | 
|    mult/i_0/i_257/A2         NOR2_X1       Fall  0.6850 0.0000 0.0090                      1.56385                                                   | 
|    mult/i_0/i_257/ZN         NOR2_X1       Rise  0.7340 0.0490 0.0340             0.801015 4.89399  5.69501           3       100                    | 
|    mult/i_0/i_256/A2         NOR2_X1       Rise  0.7340 0.0000 0.0340                      1.65135                                                   | 
|    mult/i_0/i_256/ZN         NOR2_X1       Fall  0.7520 0.0180 0.0120             0.633251 2.57361  3.20686           1       100                    | 
|    mult/i_0/i_255/B          XNOR2_X1      Fall  0.7520 0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_255/ZN         XNOR2_X1      Fall  0.7910 0.0390 0.0100             0.245892 0.97463  1.22052           1       100                    | 
|    mult/i_0/result[9]                      Fall  0.7910 0.0000                                                                                       | 
|    mult/result[9]                          Fall  0.7910 0.0000                                                                                       | 
|    outB/inp[1]                             Fall  0.7910 0.0000                                                                                       | 
|    outB/i_0_3/A2             AND2_X1       Fall  0.7910 0.0000 0.0100                      0.894119                                                  | 
|    outB/i_0_3/ZN             AND2_X1       Fall  0.8220 0.0310 0.0060             0.454936 1.14029  1.59523           1       100                    | 
|    outB/out_reg[1]/D         DFF_X1        Fall  0.8220 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.8220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_231/A2         NOR2_X1       Rise  0.4980 0.0000 0.0400                      1.65135                                                   | 
|    mult/i_0/i_231/ZN         NOR2_X1       Fall  0.5180 0.0200 0.0140             0.393427 3.36228  3.75571           2       100                    | 
|    mult/i_0/i_230/A          INV_X1        Fall  0.5180 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_230/ZN         INV_X1        Rise  0.5380 0.0200 0.0120             0.457079 3.26975  3.72683           2       100                    | 
|    mult/i_0/i_209/A          OAI21_X1      Rise  0.5380 0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_209/ZN         OAI21_X1      Fall  0.5590 0.0210 0.0150             0.270874 2.41145  2.68233           1       100                    | 
|    mult/i_0/i_208/B          XOR2_X1       Fall  0.5590 0.0000 0.0150                      2.41145                                                   | 
|    mult/i_0/i_208/Z          XOR2_X1       Fall  0.6200 0.0610 0.0130             0.631395 2.60614  3.23753           2       100                    | 
|    mult/i_0/i_207/A2         OR2_X1        Fall  0.6200 0.0000 0.0130                      0.895446                                                  | 
|    mult/i_0/i_207/ZN         OR2_X1        Fall  0.6790 0.0590 0.0130             0.513054 4.89829  5.41135           3       100                    | 
|    mult/i_0/i_205/A1         NAND2_X1      Fall  0.6790 0.0000 0.0130                      1.5292                                                    | 
|    mult/i_0/i_205/ZN         NAND2_X1      Rise  0.6980 0.0190 0.0120             0.526105 2.23275  2.75886           1       100                    | 
|    mult/i_0/i_203/A          XNOR2_X1      Rise  0.6990 0.0010 0.0120    0.0010            2.23275                                                   | 
|    mult/i_0/i_203/ZN         XNOR2_X1      Rise  0.7370 0.0380 0.0190             0.721566 0.97463  1.6962            1       100                    | 
|    mult/i_0/result[8]                      Rise  0.7370 0.0000                                                                                       | 
|    mult/result[8]                          Rise  0.7370 0.0000                                                                                       | 
|    outB/inp[0]                             Rise  0.7370 0.0000                                                                                       | 
|    outB/i_0_2/A2             AND2_X1       Rise  0.7400 0.0030 0.0190    0.0030            0.97463                                                   | 
|    outB/i_0_2/ZN             AND2_X1       Rise  0.7730 0.0330 0.0090             0.230999 1.14029  1.37129           1       100                    | 
|    outB/out_reg[0]/D         DFF_X1        Rise  0.7730 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0290 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.7730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.2030 0.1370 0.0490             4.20781  16.0733  20.2811           10      100      F             | 
|    regB/out[3]                             Rise  0.2030 0.0000                                                                                       | 
|    mult/inputB[3]                          Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/inputB[3]                      Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/i_51/A           INV_X1        Rise  0.2050 0.0020 0.0490    0.0020            1.70023                                                   | 
|    mult/i_0/i_51/ZN          INV_X1        Fall  0.2380 0.0330 0.0210             3.48736  8.15132  11.6387           5       100                    | 
|    mult/i_0/i_54/B1          OAI22_X1      Fall  0.2380 0.0000 0.0210                      1.40838                                                   | 
|    mult/i_0/i_54/ZN          OAI22_X1      Rise  0.2910 0.0530 0.0390             0.296608 3.29926  3.59587           2       100                    | 
|    mult/i_0/i_86/A           INV_X1        Rise  0.2910 0.0000 0.0390                      1.70023                                                   | 
|    mult/i_0/i_86/ZN          INV_X1        Fall  0.3020 0.0110 0.0100             0.237672 1.62635  1.86402           1       100                    | 
|    mult/i_0/i_76/A           AOI21_X1      Fall  0.3020 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_76/ZN          AOI21_X1      Rise  0.3560 0.0540 0.0340             0.476261 3.93237  4.40864           2       100                    | 
|    mult/i_0/i_75/A           INV_X1        Rise  0.3560 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_75/ZN          INV_X1        Fall  0.3660 0.0100 0.0090             0.182232 1.647    1.82924           1       100                    | 
|    mult/i_0/i_103/B1         AOI21_X1      Fall  0.3660 0.0000 0.0090                      1.44682                                                   | 
|    mult/i_0/i_103/ZN         AOI21_X1      Rise  0.4140 0.0480 0.0410             1.00483  4.92313  5.92796           3       100                    | 
|    mult/i_0/i_100/A1         NAND2_X1      Rise  0.4140 0.0000 0.0410                      1.59903                                                   | 
|    mult/i_0/i_100/ZN         NAND2_X1      Fall  0.4400 0.0260 0.0170             0.392098 3.33492  3.72701           2       100                    | 
|    mult/i_0/i_98/A           OAI21_X1      Fall  0.4400 0.0000 0.0170                      1.51857                                                   | 
|    mult/i_0/i_98/ZN          OAI21_X1      Rise  0.4660 0.0260 0.0230             0.24353  2.41145  2.65498           1       100                    | 
|    mult/i_0/i_97/B           XOR2_X1       Rise  0.4660 0.0000 0.0230                      2.36355                                                   | 
|    mult/i_0/i_97/Z           XOR2_X1       Rise  0.5340 0.0680 0.0400             0.611997 4.9924   5.60439           3       100                    | 
|    mult/i_0/i_94/A2          NAND2_X1      Rise  0.5340 0.0000 0.0400                      1.6642                                                    | 
|    mult/i_0/i_94/ZN          NAND2_X1      Fall  0.5600 0.0260 0.0170             0.899925 3.28542  4.18535           2       100                    | 
|    mult/i_0/i_124/A2         NAND2_X1      Fall  0.5600 0.0000 0.0170                      1.50228                                                   | 
|    mult/i_0/i_124/ZN         NAND2_X1      Rise  0.5810 0.0210 0.0100             0.198624 1.59903  1.79766           1       100                    | 
|    mult/i_0/i_125/A1         NAND2_X1      Rise  0.5810 0.0000 0.0100                      1.59903                                                   | 
|    mult/i_0/i_125/ZN         NAND2_X1      Fall  0.6010 0.0200 0.0130             0.960414 4.1455   5.10592           2       100                    | 
|    mult/i_0/i_171/B2         OAI21_X1      Fall  0.6010 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_171/ZN         OAI21_X1      Rise  0.6500 0.0490 0.0330             0.687782 4.08831  4.77609           2       100                    | 
|    mult/i_0/i_202/B          XOR2_X1       Rise  0.6500 0.0000 0.0330                      2.36355                                                   | 
|    mult/i_0/i_202/Z          XOR2_X1       Rise  0.6980 0.0480 0.0200             0.292783 0.97463  1.26741           1       100                    | 
|    mult/i_0/result[7]                      Rise  0.6980 0.0000                                                                                       | 
|    mult/result[7]                          Rise  0.6980 0.0000                                                                                       | 
|    outA/inp[7]                             Rise  0.6980 0.0000                                                                                       | 
|    outA/i_0_9/A2             AND2_X1       Rise  0.6980 0.0000 0.0200                      0.97463                                                   | 
|    outA/i_0_9/ZN             AND2_X1       Rise  0.7320 0.0340 0.0090             0.375626 1.14029  1.51592           1       100                    | 
|    outA/out_reg[7]/D         DFF_X1        Rise  0.7320 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99995  6.85152  9.85147           8       100      FA   K        | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.7320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3030        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.2030 0.1370 0.0490             4.20781  16.0733  20.2811           10      100      F             | 
|    regB/out[3]                             Rise  0.2030 0.0000                                                                                       | 
|    mult/inputB[3]                          Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/inputB[3]                      Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/i_51/A           INV_X1        Rise  0.2050 0.0020 0.0490    0.0020            1.70023                                                   | 
|    mult/i_0/i_51/ZN          INV_X1        Fall  0.2380 0.0330 0.0210             3.48736  8.15132  11.6387           5       100                    | 
|    mult/i_0/i_54/B1          OAI22_X1      Fall  0.2380 0.0000 0.0210                      1.40838                                                   | 
|    mult/i_0/i_54/ZN          OAI22_X1      Rise  0.2910 0.0530 0.0390             0.296608 3.29926  3.59587           2       100                    | 
|    mult/i_0/i_86/A           INV_X1        Rise  0.2910 0.0000 0.0390                      1.70023                                                   | 
|    mult/i_0/i_86/ZN          INV_X1        Fall  0.3020 0.0110 0.0100             0.237672 1.62635  1.86402           1       100                    | 
|    mult/i_0/i_76/A           AOI21_X1      Fall  0.3020 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_76/ZN          AOI21_X1      Rise  0.3560 0.0540 0.0340             0.476261 3.93237  4.40864           2       100                    | 
|    mult/i_0/i_75/A           INV_X1        Rise  0.3560 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_75/ZN          INV_X1        Fall  0.3660 0.0100 0.0090             0.182232 1.647    1.82924           1       100                    | 
|    mult/i_0/i_103/B1         AOI21_X1      Fall  0.3660 0.0000 0.0090                      1.44682                                                   | 
|    mult/i_0/i_103/ZN         AOI21_X1      Rise  0.4140 0.0480 0.0410             1.00483  4.92313  5.92796           3       100                    | 
|    mult/i_0/i_100/A1         NAND2_X1      Rise  0.4140 0.0000 0.0410                      1.59903                                                   | 
|    mult/i_0/i_100/ZN         NAND2_X1      Fall  0.4400 0.0260 0.0170             0.392098 3.33492  3.72701           2       100                    | 
|    mult/i_0/i_128/A2         NAND2_X1      Fall  0.4400 0.0000 0.0170                      1.50228                                                   | 
|    mult/i_0/i_128/ZN         NAND2_X1      Rise  0.4670 0.0270 0.0150             0.729295 3.35061  4.0799            2       100                    | 
|    mult/i_0/i_129/A          INV_X1        Rise  0.4670 0.0000 0.0150                      1.70023                                                   | 
|    mult/i_0/i_129/ZN         INV_X1        Fall  0.4790 0.0120 0.0070             0.326918 3.39132  3.71824           2       100                    | 
|    mult/i_0/i_130/A1         NOR2_X1       Fall  0.4790 0.0000 0.0070                      1.41309                                                   | 
|    mult/i_0/i_130/ZN         NOR2_X1       Rise  0.5120 0.0330 0.0260             0.512948 3.32658  3.83953           2       100                    | 
|    mult/i_0/i_165/A          AOI21_X1      Rise  0.5120 0.0000 0.0260                      1.62635                                                   | 
|    mult/i_0/i_165/ZN         AOI21_X1      Fall  0.5320 0.0200 0.0130             0.75174  2.60614  3.35788           2       100                    | 
|    mult/i_0/i_166/A2         OR2_X1        Fall  0.5320 0.0000 0.0130                      0.895446                                                  | 
|    mult/i_0/i_166/ZN         OR2_X1        Fall  0.5960 0.0640 0.0150             1.16391  6.56026  7.72418           4       100                    | 
|    mult/i_0/i_168/A1         NAND2_X1      Fall  0.5960 0.0000 0.0150                      1.5292                                                    | 
|    mult/i_0/i_168/ZN         NAND2_X1      Rise  0.6150 0.0190 0.0120             0.245608 2.23275  2.47836           1       100                    | 
|    mult/i_0/i_169/A          XNOR2_X1      Rise  0.6150 0.0000 0.0120                      2.23275                                                   | 
|    mult/i_0/i_169/ZN         XNOR2_X1      Rise  0.6520 0.0370 0.0160             0.233858 0.97463  1.20849           1       100                    | 
|    mult/i_0/result[6]                      Rise  0.6520 0.0000                                                                                       | 
|    mult/result[6]                          Rise  0.6520 0.0000                                                                                       | 
|    outA/inp[6]                             Rise  0.6520 0.0000                                                                                       | 
|    outA/i_0_8/A2             AND2_X1       Rise  0.6520 0.0000 0.0160                      0.97463                                                   | 
|    outA/i_0_8/ZN             AND2_X1       Rise  0.6850 0.0330 0.0090             0.345422 1.14029  1.48571           1       100                    | 
|    outA/out_reg[6]/D         DFF_X1        Rise  0.6850 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99995  6.85152  9.85147           8       100      FA   K        | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.6850        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3500        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.2030 0.1370 0.0490             4.20781  16.0733  20.2811           10      100      F             | 
|    regB/out[3]                             Rise  0.2030 0.0000                                                                                       | 
|    mult/inputB[3]                          Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/inputB[3]                      Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/i_51/A           INV_X1        Rise  0.2050 0.0020 0.0490    0.0020            1.70023                                                   | 
|    mult/i_0/i_51/ZN          INV_X1        Fall  0.2380 0.0330 0.0210             3.48736  8.15132  11.6387           5       100                    | 
|    mult/i_0/i_54/B1          OAI22_X1      Fall  0.2380 0.0000 0.0210                      1.40838                                                   | 
|    mult/i_0/i_54/ZN          OAI22_X1      Rise  0.2910 0.0530 0.0390             0.296608 3.29926  3.59587           2       100                    | 
|    mult/i_0/i_86/A           INV_X1        Rise  0.2910 0.0000 0.0390                      1.70023                                                   | 
|    mult/i_0/i_86/ZN          INV_X1        Fall  0.3020 0.0110 0.0100             0.237672 1.62635  1.86402           1       100                    | 
|    mult/i_0/i_76/A           AOI21_X1      Fall  0.3020 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_76/ZN          AOI21_X1      Rise  0.3560 0.0540 0.0340             0.476261 3.93237  4.40864           2       100                    | 
|    mult/i_0/i_75/A           INV_X1        Rise  0.3560 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_75/ZN          INV_X1        Fall  0.3660 0.0100 0.0090             0.182232 1.647    1.82924           1       100                    | 
|    mult/i_0/i_103/B1         AOI21_X1      Fall  0.3660 0.0000 0.0090                      1.44682                                                   | 
|    mult/i_0/i_103/ZN         AOI21_X1      Rise  0.4140 0.0480 0.0410             1.00483  4.92313  5.92796           3       100                    | 
|    mult/i_0/i_100/A1         NAND2_X1      Rise  0.4140 0.0000 0.0410                      1.59903                                                   | 
|    mult/i_0/i_100/ZN         NAND2_X1      Fall  0.4400 0.0260 0.0170             0.392098 3.33492  3.72701           2       100                    | 
|    mult/i_0/i_98/A           OAI21_X1      Fall  0.4400 0.0000 0.0170                      1.51857                                                   | 
|    mult/i_0/i_98/ZN          OAI21_X1      Rise  0.4660 0.0260 0.0230             0.24353  2.41145  2.65498           1       100                    | 
|    mult/i_0/i_97/B           XOR2_X1       Rise  0.4660 0.0000 0.0230                      2.36355                                                   | 
|    mult/i_0/i_97/Z           XOR2_X1       Rise  0.5340 0.0680 0.0400             0.611997 4.9924   5.60439           3       100                    | 
|    mult/i_0/i_96/A2          NOR2_X1       Rise  0.5340 0.0000 0.0400                      1.65135                                                   | 
|    mult/i_0/i_96/ZN          NOR2_X1       Fall  0.5540 0.0200 0.0140             0.522266 3.32658  3.84885           2       100                    | 
|    mult/i_0/i_92/A           AOI21_X1      Fall  0.5540 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_92/ZN          AOI21_X1      Rise  0.6000 0.0460 0.0260             0.23832  2.41145  2.64977           1       100                    | 
|    mult/i_0/i_91/B           XOR2_X1       Rise  0.6000 0.0000 0.0260                      2.36355                                                   | 
|    mult/i_0/i_91/Z           XOR2_X1       Rise  0.6480 0.0480 0.0200             0.486806 0.97463  1.46144           1       100                    | 
|    mult/i_0/result[5]                      Rise  0.6480 0.0000                                                                                       | 
|    mult/result[5]                          Rise  0.6480 0.0000                                                                                       | 
|    outA/inp[5]                             Rise  0.6480 0.0000                                                                                       | 
|    outA/i_0_7/A2             AND2_X1       Rise  0.6480 0.0000 0.0200                      0.97463                                                   | 
|    outA/i_0_7/ZN             AND2_X1       Rise  0.6820 0.0340 0.0090             0.360551 1.14029  1.50084           1       100                    | 
|    outA/out_reg[5]/D         DFF_X1        Rise  0.6820 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99995  6.85152  9.85147           8       100      FA   K        | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.6820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3530        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
|    regB/out_reg[2]/Q         DFF_X1        Rise  0.2060 0.1390 0.0500 6.34899  14.447   20.7959           9       100      F             | 
|    regB/out[2]                             Rise  0.2060 0.0000                                                                           | 
|    mult/inputB[2]                          Rise  0.2060 0.0000                                                                           | 
|    mult/i_0/inputB[2]                      Rise  0.2060 0.0000                                                                           | 
|    mult/i_0/i_46/A           INV_X1        Rise  0.2070 0.0010 0.0500          1.70023                                                   | 
|    mult/i_0/i_46/ZN          INV_X1        Fall  0.2370 0.0300 0.0200 2.65535  7.45082  10.1062           5       100                    | 
|    mult/i_0/i_82/B2          OAI22_X1      Fall  0.2370 0.0000 0.0200          1.55047                                                   | 
|    mult/i_0/i_82/ZN          OAI22_X1      Rise  0.2970 0.0600 0.0420 0.997583 3.26975  4.26733           2       100                    | 
|    mult/i_0/i_79/A1          NAND2_X1      Rise  0.2970 0.0000 0.0420          1.59903                                                   | 
|    mult/i_0/i_79/ZN          NAND2_X1      Fall  0.3210 0.0240 0.0160 0.652982 2.57361  3.22659           1       100                    | 
|    mult/i_0/i_78/B           XNOR2_X1      Fall  0.3210 0.0000 0.0160          2.36817                                                   | 
|    mult/i_0/i_78/ZN          XNOR2_X1      Fall  0.3710 0.0500 0.0160 0.736372 4.82638  5.56275           3       100                    | 
|    mult/i_0/i_77/A2          NAND2_X1      Fall  0.3710 0.0000 0.0160          1.50228                                                   | 
|    mult/i_0/i_77/ZN          NAND2_X1      Rise  0.3960 0.0250 0.0140 0.393533 3.37095  3.76448           2       100                    | 
|    mult/i_0/i_71/A           OAI21_X1      Rise  0.3960 0.0000 0.0140          1.67072                                                   | 
|    mult/i_0/i_71/ZN          OAI21_X1      Fall  0.4180 0.0220 0.0160 0.392723 2.54585  2.93857           2       100                    | 
|    mult/i_0/i_67/A1          OR2_X1        Fall  0.4180 0.0000 0.0160          0.792385                                                  | 
|    mult/i_0/i_67/ZN          OR2_X1        Fall  0.4700 0.0520 0.0110 0.295667 3.3112   3.60687           2       100                    | 
|    mult/i_0/i_66/A2          NAND2_X1      Fall  0.4700 0.0000 0.0110          1.50228                                                   | 
|    mult/i_0/i_66/ZN          NAND2_X1      Rise  0.4910 0.0210 0.0120 0.275129 2.57361  2.84874           1       100                    | 
|    mult/i_0/i_65/B           XNOR2_X1      Rise  0.4910 0.0000 0.0120          2.57361                                                   | 
|    mult/i_0/i_65/ZN          XNOR2_X1      Rise  0.5290 0.0380 0.0170 0.369453 0.97463  1.34408           1       100                    | 
|    mult/i_0/result[4]                      Rise  0.5290 0.0000                                                                           | 
|    mult/result[4]                          Rise  0.5290 0.0000                                                                           | 
|    outA/inp[4]                             Rise  0.5290 0.0000                                                                           | 
|    outA/i_0_6/A2             AND2_X1       Rise  0.5290 0.0000 0.0170          0.97463                                                   | 
|    outA/i_0_6/ZN             AND2_X1       Rise  0.5620 0.0330 0.0090 0.225825 1.14029  1.36611           1       100                    | 
|    outA/out_reg[4]/D         DFF_X1        Rise  0.5620 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99995  6.85152  9.85147           8       100      FA   K        | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.5620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4730        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.2030 0.1370 0.0490             4.20781  16.0733  20.2811           10      100      F             | 
|    regB/out[3]                             Rise  0.2030 0.0000                                                                                       | 
|    mult/inputB[3]                          Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/inputB[3]                      Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/i_51/A           INV_X1        Rise  0.2050 0.0020 0.0490    0.0020            1.70023                                                   | 
|    mult/i_0/i_51/ZN          INV_X1        Fall  0.2380 0.0330 0.0210             3.48736  8.15132  11.6387           5       100                    | 
|    mult/i_0/i_54/B1          OAI22_X1      Fall  0.2380 0.0000 0.0210                      1.40838                                                   | 
|    mult/i_0/i_54/ZN          OAI22_X1      Rise  0.2910 0.0530 0.0390             0.296608 3.29926  3.59587           2       100                    | 
|    mult/i_0/i_56/A1          NAND2_X1      Rise  0.2910 0.0000 0.0390                      1.59903                                                   | 
|    mult/i_0/i_56/ZN          NAND2_X1      Fall  0.3130 0.0220 0.0150             0.564413 2.23214  2.79656           1       100                    | 
|    mult/i_0/i_57/A           XOR2_X1       Fall  0.3130 0.0000 0.0150                      2.18123                                                   | 
|    mult/i_0/i_57/Z           XOR2_X1       Fall  0.3680 0.0550 0.0130             0.394942 2.54585  2.94079           2       100                    | 
|    mult/i_0/i_61/A1          OR2_X1        Fall  0.3680 0.0000 0.0130                      0.792385                                                  | 
|    mult/i_0/i_61/ZN          OR2_X1        Fall  0.4190 0.0510 0.0110             0.336396 3.29926  3.63566           2       100                    | 
|    mult/i_0/i_63/A1          NAND2_X1      Fall  0.4190 0.0000 0.0110                      1.5292                                                    | 
|    mult/i_0/i_63/ZN          NAND2_X1      Rise  0.4370 0.0180 0.0120             0.322297 2.23214  2.55444           1       100                    | 
|    mult/i_0/i_64/A           XOR2_X1       Rise  0.4370 0.0000 0.0120                      2.23214                                                   | 
|    mult/i_0/i_64/Z           XOR2_X1       Rise  0.4890 0.0520 0.0260             1.67628  0.97463  2.65091           1       100                    | 
|    mult/i_0/result[3]                      Rise  0.4890 0.0000                                                                                       | 
|    mult/result[3]                          Rise  0.4890 0.0000                                                                                       | 
|    outA/inp[3]                             Rise  0.4890 0.0000                                                                                       | 
|    outA/i_0_5/A2             AND2_X1       Rise  0.4920 0.0030 0.0260    0.0030            0.97463                                                   | 
|    outA/i_0_5/ZN             AND2_X1       Rise  0.5280 0.0360 0.0100             0.699558 1.14029  1.83985           1       100                    | 
|    outA/out_reg[3]/D         DFF_X1        Rise  0.5280 0.0000 0.0100                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99995  6.85152  9.85147           8       100      FA   K        | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0290 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.5280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5060        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Rise  0.2100 0.1430 0.0550             5.78249  17.0257  22.8082           11      100      F             | 
|    regB/out[1]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[1]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_32/A1          NAND2_X1      Rise  0.2130 0.0030 0.0550    0.0020            1.59903                                                   | 
|    mult/i_0/i_32/ZN          NAND2_X1      Fall  0.2410 0.0280 0.0200             0.790892 3.3282   4.11909           2       100                    | 
|    mult/i_0/i_33/A2          NOR2_X1       Fall  0.2410 0.0000 0.0200                      1.56385                                                   | 
|    mult/i_0/i_33/ZN          NOR2_X1       Rise  0.2840 0.0430 0.0250             0.344234 3.32658  3.67082           2       100                    | 
|    mult/i_0/i_34/A           INV_X1        Rise  0.2840 0.0000 0.0250                      1.70023                                                   | 
|    mult/i_0/i_34/ZN          INV_X1        Fall  0.2970 0.0130 0.0090             0.409651 2.61753  3.02718           2       100                    | 
|    mult/i_0/i_44/A1          OR2_X1        Fall  0.2970 0.0000 0.0090                      0.792385                                                  | 
|    mult/i_0/i_44/ZN          OR2_X1        Fall  0.3460 0.0490 0.0110             0.385287 3.29926  3.68455           2       100                    | 
|    mult/i_0/i_37/A1          NAND2_X1      Fall  0.3460 0.0000 0.0110                      1.5292                                                    | 
|    mult/i_0/i_37/ZN          NAND2_X1      Rise  0.3640 0.0180 0.0120             0.210933 2.57361  2.78454           1       100                    | 
|    mult/i_0/i_36/B           XNOR2_X1      Rise  0.3640 0.0000 0.0120                      2.57361                                                   | 
|    mult/i_0/i_36/ZN          XNOR2_X1      Rise  0.4050 0.0410 0.0210             1.28019  0.97463  2.25482           1       100                    | 
|    mult/i_0/result[2]                      Rise  0.4050 0.0000                                                                                       | 
|    mult/result[2]                          Rise  0.4050 0.0000                                                                                       | 
|    outA/inp[2]                             Rise  0.4050 0.0000                                                                                       | 
|    outA/i_0_4/A2             AND2_X1       Rise  0.4090 0.0040 0.0210    0.0040            0.97463                                                   | 
|    outA/i_0_4/ZN             AND2_X1       Rise  0.4460 0.0370 0.0110             1.29295  1.14029  2.43324           1       100                    | 
|    outA/out_reg[2]/D         DFF_X1        Rise  0.4460 0.0000 0.0110                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99995  6.85152  9.85147           8       100      FA   K        | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0290 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.4460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5880        | 
-------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[7]/Q         DFF_X1        Rise  0.1700 0.1030 0.0160 0.576828 5        5.57683           1       100      F             | 
|    outA/out[7]                             Rise  0.1700 0.0000                                                                           | 
|    result[7]                               Rise  0.1700 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[4]/Q         DFF_X1        Rise  0.1700 0.1030 0.0160 0.46603  5        5.46603           1       100      F             | 
|    outA/out[4]                             Rise  0.1700 0.0000                                                                           | 
|    result[4]                               Rise  0.1700 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[3]/Q         DFF_X1        Rise  0.1700 0.1030 0.0160 0.442384 5        5.44238           1       100      F             | 
|    outA/out[3]                             Rise  0.1700 0.0000                                                                           | 
|    result[3]                               Rise  0.1700 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[2]/Q         DFF_X1        Rise  0.1700 0.1030 0.0150 0.257437 5        5.25744           1       100      F             | 
|    outA/out[2]                             Rise  0.1700 0.0000                                                                           | 
|    result[2]                               Rise  0.1700 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[1]/Q         DFF_X1        Rise  0.1700 0.1030 0.0150 0.266588 5        5.26659           1       100      F             | 
|    outA/out[1]                             Rise  0.1700 0.0000                                                                           | 
|    result[1]                               Rise  0.1700 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[0]/Q         DFF_X1        Rise  0.1700 0.1030 0.0160 0.334991 5        5.33499           1       100      F             | 
|    outA/out[0]                             Rise  0.1700 0.0000                                                                           | 
|    result[0]                               Rise  0.1700 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
|    outB/out_reg[0]/Q         DFF_X1        Rise  0.1690 0.1030 0.0160 0.458706 5        5.45871           1       100      F             | 
|    outB/out[0]                             Rise  0.1690 0.0000                                                                           | 
|    result[8]                               Rise  0.1690 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6310        | 
-------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[6]/Q         DFF_X1        Rise  0.1690 0.1020 0.0150 0.193923 5        5.19392           1       100      F             | 
|    outA/out[6]                             Rise  0.1690 0.0000                                                                           | 
|    result[6]                               Rise  0.1690 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6310        | 
-------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[5]/Q         DFF_X1        Rise  0.1690 0.1020 0.0150 0.145968 5        5.14597           1       100      F             | 
|    outA/out[5]                             Rise  0.1690 0.0000                                                                           | 
|    result[5]                               Rise  0.1690 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6310        | 
-------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[5]/Q         DFF_X1        Rise  0.1680 0.1030 0.0160 0.458831 5        5.45883           1       100      F             | 
|    outB/out[5]                             Rise  0.1680 0.0000                                                                           | 
|    result[13]                              Rise  0.1680 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6320        | 
-------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[3]/Q         DFF_X1        Rise  0.1680 0.1030 0.0160 0.494907 5        5.49491           1       100      F             | 
|    outB/out[3]                             Rise  0.1680 0.0000                                                                           | 
|    result[11]                              Rise  0.1680 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6320        | 
-------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
|    outB/out_reg[2]/Q         DFF_X1        Rise  0.1680 0.1020 0.0150 0.265826 5        5.26583           1       100      F             | 
|    outB/out[2]                             Rise  0.1680 0.0000                                                                           | 
|    result[10]                              Rise  0.1680 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6320        | 
-------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
|    outB/out_reg[1]/Q         DFF_X1        Rise  0.1680 0.1020 0.0150 0.19819  5        5.19819           1       100      F             | 
|    outB/out[1]                             Rise  0.1680 0.0000                                                                           | 
|    result[9]                               Rise  0.1680 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6320        | 
-------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[7]/Q         DFF_X1        Rise  0.1670 0.1020 0.0150 0.292382 5        5.29238           1       100      F             | 
|    outB/out[7]                             Rise  0.1670 0.0000                                                                           | 
|    result[15]                              Rise  0.1670 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6330        | 
-------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[6]/Q         DFF_X1        Rise  0.1670 0.1020 0.0150 0.269172 5        5.26917           1       100      F             | 
|    outB/out[6]                             Rise  0.1670 0.0000                                                                           | 
|    result[14]                              Rise  0.1670 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6330        | 
-------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[4]/Q         DFF_X1        Rise  0.1670 0.1020 0.0150 0.293626 5        5.29363           1       100      F             | 
|    outB/out[4]                             Rise  0.1670 0.0000                                                                           | 
|    result[12]                              Rise  0.1670 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6330        | 
-------------------------------------------------------------


 Timing Path to outA/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : outA/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Fall  0.2000 0.0000 0.1000 2.28821  3.78726  6.07547           4       100      c             | 
|    outA/en                               Fall  0.2000 0.0000                                                                           | 
|    outA/i_0_0/A1           OR2_X1        Fall  0.2000 0.0000 0.1000          0.792385                                                  | 
|    outA/i_0_0/ZN           OR2_X1        Fall  0.2880 0.0880 0.0140 2.92755  0.87798  3.80553           1       100                    | 
|    outA/clk_gate_out_reg/E CLKGATETST_X1 Fall  0.2880 0.0000 0.0140          0.841652                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
|    outA/clk                               Rise  0.0000 0.0000                                                                          | 
|    outA/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0010 1.0010 | 
| library setup check                      | -0.0710 0.9300 | 
| data required time                       |  0.9300        | 
|                                          |                | 
| data required time                       |  0.9300        | 
| data arrival time                        | -0.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6420        | 
-------------------------------------------------------------


 Timing Path to regB/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : regB/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Fall  0.2000 0.0000 0.1000 2.28821  3.78726  6.07547           4       100      c             | 
|    regB/en                               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_0/A1           OR2_X1        Fall  0.2000 0.0000 0.1000          0.792385                                                  | 
|    regB/i_0_0/ZN           OR2_X1        Fall  0.2810 0.0810 0.0120 0.385634 0.87798  1.26361           1       100                    | 
|    regB/clk_gate_out_reg/E CLKGATETST_X1 Fall  0.2810 0.0000 0.0120          0.841652                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
|    regB/clk                               Rise  0.0000 0.0000                                                                          | 
|    regB/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| library setup check                      | -0.0700 0.9300 | 
| data required time                       |  0.9300        | 
|                                          |                | 
| data required time                       |  0.9300        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6490        | 
-------------------------------------------------------------


 Timing Path to regA/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : regA/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Fall  0.2000 0.0000 0.1000 2.28821  3.78726  6.07547           4       100      c             | 
|    regA/en                               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_0/A1           OR2_X1        Fall  0.2000 0.0000 0.1000          0.792385                                                  | 
|    regA/i_0_0/ZN           OR2_X1        Fall  0.2810 0.0810 0.0120 0.387022 0.87798  1.265             1       100                    | 
|    regA/clk_gate_out_reg/E CLKGATETST_X1 Fall  0.2810 0.0000 0.0120          0.841652                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
|    regA/clk                               Rise  0.0000 0.0000                                                                          | 
|    regA/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| library setup check                      | -0.0700 0.9300 | 
| data required time                       |  0.9300        | 
|                                          |                | 
| data required time                       |  0.9300        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6490        | 
-------------------------------------------------------------


 Timing Path to outB/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : outB/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Fall  0.2000 0.0000 0.1000 2.28821  3.78726  6.07547           4       100      c             | 
|    outB/en                               Fall  0.2000 0.0000                                                                           | 
|    outB/i_0_0/A1           OR2_X1        Fall  0.2000 0.0000 0.1000          0.792385                                                  | 
|    outB/i_0_0/ZN           OR2_X1        Fall  0.2810 0.0810 0.0120 0.375218 0.87798  1.2532            1       100                    | 
|    outB/clk_gate_out_reg/E CLKGATETST_X1 Fall  0.2810 0.0000 0.0120          0.841652                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
|    outB/clk                               Rise  0.0000 0.0000                                                                          | 
|    outB/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0010 1.0010 | 
| library setup check                      | -0.0700 0.9310 | 
| data required time                       |  0.9310        | 
|                                          |                | 
| data required time                       |  0.9310        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6500        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Rise  0.2100 0.1430 0.0550             5.78249  17.0257  22.8082           11      100      F             | 
|    regB/out[1]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[1]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_32/A1          NAND2_X1      Rise  0.2130 0.0030 0.0550    0.0020            1.59903                                                   | 
|    mult/i_0/i_32/ZN          NAND2_X1      Fall  0.2410 0.0280 0.0200             0.790892 3.3282   4.11909           2       100                    | 
|    mult/i_0/i_33/A2          NOR2_X1       Fall  0.2410 0.0000 0.0200                      1.56385                                                   | 
|    mult/i_0/i_33/ZN          NOR2_X1       Rise  0.2840 0.0430 0.0250             0.344234 3.32658  3.67082           2       100                    | 
|    mult/i_0/i_35/A           AOI21_X1      Rise  0.2840 0.0000 0.0250                      1.62635                                                   | 
|    mult/i_0/i_35/ZN          AOI21_X1      Fall  0.3010 0.0170 0.0110             1.11521  0.97463  2.08984           1       100                    | 
|    mult/i_0/result[1]                      Fall  0.3010 0.0000                                                                                       | 
|    mult/result[1]                          Fall  0.3010 0.0000                                                                                       | 
|    outA/inp[1]                             Fall  0.3010 0.0000                                                                                       | 
|    outA/i_0_3/A2             AND2_X1       Fall  0.3010 0.0000 0.0110                      0.894119                                                  | 
|    outA/i_0_3/ZN             AND2_X1       Fall  0.3340 0.0330 0.0070             1.04108  1.14029  2.18137           1       100                    | 
|    outA/out_reg[1]/D         DFF_X1        Fall  0.3340 0.0000 0.0070                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99995  6.85152  9.85147           8       100      FA   K        | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.3340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6980        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Rise  0.2050 0.1380 0.0500 4.7662   15.7442  20.5104           11      100      F             | 
|    regB/out[0]                             Rise  0.2050 0.0000                                                                           | 
|    mult/inputB[0]                          Rise  0.2050 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Rise  0.2050 0.0000                                                                           | 
|    mult/i_0/i_28/A1          AND2_X1       Rise  0.2060 0.0010 0.0500          0.918145                                                  | 
|    mult/i_0/i_28/ZN          AND2_X1       Rise  0.2500 0.0440 0.0110 1.36681  0.97463  2.34144           1       100                    | 
|    mult/i_0/result[0]                      Rise  0.2500 0.0000                                                                           | 
|    mult/result[0]                          Rise  0.2500 0.0000                                                                           | 
|    outA/inp[0]                             Rise  0.2500 0.0000                                                                           | 
|    outA/i_0_2/A2             AND2_X1       Rise  0.2500 0.0000 0.0110          0.97463                                                   | 
|    outA/i_0_2/ZN             AND2_X1       Rise  0.2810 0.0310 0.0090 0.320527 1.14029  1.46082           1       100                    | 
|    outA/out_reg[0]/D         DFF_X1        Rise  0.2810 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99995  6.85152  9.85147           8       100      FA   K        | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7540        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                 Fall  0.2000 0.0000 0.1000 0.611413 0.97463  1.58604           1       100      c             | 
|    regA/inp[2]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_4/ZN     AND2_X1 Fall  0.2660 0.0660 0.0100 0.768018 1.14029  1.90831           1       100                    | 
|    regA/out_reg[2]/D DFF_X1  Fall  0.2660 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[2]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2660        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7640        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                 Fall  0.2000 0.0000 0.1000 0.21307  0.97463  1.1877            1       100      c             | 
|    regA/inp[0]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_2/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.563499 1.14029  1.70379           1       100                    | 
|    regA/out_reg[0]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7650        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                 Fall  0.2000 0.0000 0.1000 0.19393  0.97463  1.16856           1       100      c             | 
|    regA/inp[1]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_3/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.683675 1.14029  1.82396           1       100                    | 
|    regA/out_reg[1]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7650        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                 Fall  0.2000 0.0000 0.1000 0.562809 0.97463  1.53744           1       100      c             | 
|    regA/inp[3]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_5/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.276432 1.14029  1.41672           1       100                    | 
|    regA/out_reg[3]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                 Fall  0.2000 0.0000 0.1000 0.656801 0.97463  1.63143           1       100      c             | 
|    regA/inp[4]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_6/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.366307 1.14029  1.5066            1       100                    | 
|    regA/out_reg[4]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[4]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                 Fall  0.2000 0.0000 0.1000 0.280247 0.97463  1.25488           1       100      c             | 
|    regA/inp[5]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_7/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.237266 1.14029  1.37756           1       100                    | 
|    regA/out_reg[5]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[5]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                 Fall  0.2000 0.0000 0.1000 0.392088 0.97463  1.36672           1       100      c             | 
|    regA/inp[6]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_8/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.205289 1.14029  1.34558           1       100                    | 
|    regA/out_reg[6]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                 Fall  0.2000 0.0000 0.1000 0.201297 0.97463  1.17593           1       100      c             | 
|    regA/inp[7]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_9/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_9/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.275028 1.14029  1.41532           1       100                    | 
|    regA/out_reg[7]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                 Fall  0.2000 0.0000 0.1000 0.572781 0.97463  1.54741           1       100      c             | 
|    regB/inp[6]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_8/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.455542 1.14029  1.59583           1       100                    | 
|    regB/out_reg[6]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[6]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0320 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7670        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                 Fall  0.2000 0.0000 0.1000 0.614623 0.97463  1.58925           1       100      c             | 
|    regB/inp[1]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_3/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.589151 1.14029  1.72944           1       100                    | 
|    regB/out_reg[1]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0650 1.0650 | 
| library setup check                      | -0.0320 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7680        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                 Fall  0.2000 0.0000 0.1000 0.395886 0.97463  1.37052           1       100      c             | 
|    regB/inp[2]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_4/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.546759 1.14029  1.68705           1       100                    | 
|    regB/out_reg[2]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0650 1.0650 | 
| library setup check                      | -0.0320 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7680        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                 Fall  0.2000 0.0000 0.1000 0.452494 0.97463  1.42712           1       100      c             | 
|    regB/inp[3]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_5/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.380978 1.14029  1.52127           1       100                    | 
|    regB/out_reg[3]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0310 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7690        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                 Fall  0.2000 0.0000 0.1000 0.456649 0.97463  1.43128           1       100      c             | 
|    regB/inp[4]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_6/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.303892 1.14029  1.44418           1       100                    | 
|    regB/out_reg[4]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0310 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7690        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                 Fall  0.2000 0.0000 0.1000 0.276261 0.97463  1.25089           1       100      c             | 
|    regB/inp[5]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_7/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.153661 1.14029  1.29395           1       100                    | 
|    regB/out_reg[5]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[5]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0310 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7690        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                 Fall  0.2000 0.0000 0.1000 0.209913 0.97463  1.18454           1       100      c             | 
|    regB/inp[7]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_9/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.383049 1.14029  1.52334           1       100                    | 
|    regB/out_reg[7]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0310 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7690        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                 Fall  0.2000 0.0000 0.1000 0.615851 0.97463  1.59048           1       100      c             | 
|    regB/inp[0]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_2/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.236089 1.14029  1.37638           1       100                    | 
|    regB/out_reg[0]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0650 1.0650 | 
| library setup check                      | -0.0310 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7700        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1691M, PVMEM - 1870M)
 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468   7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                        | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                       1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242   7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                       0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372     17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                        | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                        | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                        | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                       1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811   4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010             1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563   4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                       1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939  1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                       1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839  4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                       1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007  3.2527   3.66771           2       100                    | 
|    mult/i_0/i_286/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                       1.53534                                                   | 
|    mult/i_0/i_286/ZN         AOI21_X1      Rise  0.4400 0.0590 0.0380             0.861159  4.30637  5.16753           3       100                    | 
|    mult/i_0/i_283/A2         OR2_X1        Rise  0.4400 0.0000 0.0380                       0.941939                                                  | 
|    mult/i_0/i_283/ZN         OR2_X1        Rise  0.4790 0.0390 0.0120             0.543028  3.34105  3.88408           2       100                    | 
|    mult/i_0/i_282/A2         NAND2_X1      Rise  0.4790 0.0000 0.0120                       1.6642                                                    | 
|    mult/i_0/i_282/ZN         NAND2_X1      Fall  0.5000 0.0210 0.0120             0.723338  3.81376  4.5371            2       100                    | 
|    mult/i_0/i_312/B1         AOI221_X1     Fall  0.5000 0.0000 0.0120                       1.57405                                                   | 
|    mult/i_0/i_312/ZN         AOI221_X1     Rise  0.5870 0.0870 0.0560             0.312982  3.36228  3.67526           2       100                    | 
|    mult/i_0/i_311/A          INV_X1        Rise  0.5870 0.0000 0.0560                       1.70023                                                   | 
|    mult/i_0/i_311/ZN         INV_X1        Fall  0.6030 0.0160 0.0150             0.522217  3.18932  3.71154           2       100                    | 
|    mult/i_0/i_341/A1         NAND2_X1      Fall  0.6030 0.0000 0.0150                       1.5292                                                    | 
|    mult/i_0/i_341/ZN         NAND2_X1      Rise  0.6210 0.0180 0.0100             0.215094  1.6642   1.87929           1       100                    | 
|    mult/i_0/i_340/A2         NAND2_X1      Rise  0.6210 0.0000 0.0100                       1.6642                                                    | 
|    mult/i_0/i_340/ZN         NAND2_X1      Fall  0.6410 0.0200 0.0180             0.645436  4.12747  4.7729            3       100                    | 
|    mult/i_0/i_318/A1         OR2_X1        Fall  0.6410 0.0000 0.0180                       0.792385                                                  | 
|    mult/i_0/i_318/ZN         OR2_X1        Fall  0.7030 0.0620 0.0160             0.941469  7.49661  8.43808           5       100                    | 
|    mult/i_0/i_374/A1         AND3_X1       Fall  0.7030 0.0000 0.0160                       0.86614                                                   | 
|    mult/i_0/i_374/ZN         AND3_X1       Fall  0.7380 0.0350 0.0070             0.600981  1.63225  2.23323           1       100                    | 
|    mult/i_0/i_376/C1         AOI221_X1     Fall  0.7380 0.0000 0.0070                       1.38349                                                   | 
|    mult/i_0/i_376/ZN         AOI221_X1     Rise  0.7860 0.0480 0.0440             0.369523  1.647    2.01653           1       100                    | 
|    mult/i_0/i_378/B1         AOI21_X1      Rise  0.7860 0.0000 0.0440                       1.647                                                     | 
|    mult/i_0/i_378/ZN         AOI21_X1      Fall  0.8130 0.0270 0.0180             0.3907    3.27212  3.66282           2       100                    | 
|    mult/i_0/i_379/A          INV_X1        Fall  0.8130 0.0000 0.0180                       1.54936                                                   | 
|    mult/i_0/i_379/ZN         INV_X1        Rise  0.8360 0.0230 0.0130             0.692135  3.24604  3.93817           2       100                    | 
|    mult/i_0/i_409/B1         AOI21_X1      Rise  0.8360 0.0000 0.0130                       1.647                                                     | 
|    mult/i_0/i_409/ZN         AOI21_X1      Fall  0.8550 0.0190 0.0120             0.366909  3.23394  3.60085           2       100                    | 
|    mult/i_0/i_407/B2         OAI21_X1      Fall  0.8550 0.0000 0.0120                       1.55833                                                   | 
|    mult/i_0/i_407/ZN         OAI21_X1      Rise  0.8890 0.0340 0.0200             0.319413  1.67072  1.99013           1       100                    | 
|    mult/i_0/i_404/A          OAI21_X1      Rise  0.8890 0.0000 0.0200                       1.67072                                                   | 
|    mult/i_0/i_404/ZN         OAI21_X1      Fall  0.9110 0.0220 0.0100             0.297558  1.70023  1.99779           1       100                    | 
|    mult/i_0/i_403/A          INV_X1        Fall  0.9110 0.0000 0.0100                       1.54936                                                   | 
|    mult/i_0/i_403/ZN         INV_X1        Rise  0.9220 0.0110 0.0060             0.0073601 0.918145 0.925505          1       100                    | 
|    mult/i_0/result[14]                     Rise  0.9220 0.0000                                                                                        | 
|    mult/result[14]                         Rise  0.9220 0.0000                                                                                        | 
|    outB/inp[6]                             Rise  0.9220 0.0000                                                                                        | 
|    outB/i_0_8/A1             AND2_X1       Rise  0.9220 0.0000 0.0060                       0.918145                                                  | 
|    outB/i_0_8/ZN             AND2_X1       Rise  0.9500 0.0280 0.0080             0.224212  1.14029  1.3645            1       100                    | 
|    outB/out_reg[6]/D         DFF_X1        Rise  0.9500 0.0000 0.0080                       1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.9500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0850        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_286/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_286/ZN         AOI21_X1      Rise  0.4400 0.0590 0.0380             0.861159 4.30637  5.16753           3       100                    | 
|    mult/i_0/i_283/A2         OR2_X1        Rise  0.4400 0.0000 0.0380                      0.941939                                                  | 
|    mult/i_0/i_283/ZN         OR2_X1        Rise  0.4790 0.0390 0.0120             0.543028 3.34105  3.88408           2       100                    | 
|    mult/i_0/i_282/A2         NAND2_X1      Rise  0.4790 0.0000 0.0120                      1.6642                                                    | 
|    mult/i_0/i_282/ZN         NAND2_X1      Fall  0.5000 0.0210 0.0120             0.723338 3.81376  4.5371            2       100                    | 
|    mult/i_0/i_312/B1         AOI221_X1     Fall  0.5000 0.0000 0.0120                      1.57405                                                   | 
|    mult/i_0/i_312/ZN         AOI221_X1     Rise  0.5870 0.0870 0.0560             0.312982 3.36228  3.67526           2       100                    | 
|    mult/i_0/i_311/A          INV_X1        Rise  0.5870 0.0000 0.0560                      1.70023                                                   | 
|    mult/i_0/i_311/ZN         INV_X1        Fall  0.6030 0.0160 0.0150             0.522217 3.18932  3.71154           2       100                    | 
|    mult/i_0/i_341/A1         NAND2_X1      Fall  0.6030 0.0000 0.0150                      1.5292                                                    | 
|    mult/i_0/i_341/ZN         NAND2_X1      Rise  0.6210 0.0180 0.0100             0.215094 1.6642   1.87929           1       100                    | 
|    mult/i_0/i_340/A2         NAND2_X1      Rise  0.6210 0.0000 0.0100                      1.6642                                                    | 
|    mult/i_0/i_340/ZN         NAND2_X1      Fall  0.6410 0.0200 0.0180             0.645436 4.12747  4.7729            3       100                    | 
|    mult/i_0/i_318/A1         OR2_X1        Fall  0.6410 0.0000 0.0180                      0.792385                                                  | 
|    mult/i_0/i_318/ZN         OR2_X1        Fall  0.7030 0.0620 0.0160             0.941469 7.49661  8.43808           5       100                    | 
|    mult/i_0/i_374/A1         AND3_X1       Fall  0.7030 0.0000 0.0160                      0.86614                                                   | 
|    mult/i_0/i_374/ZN         AND3_X1       Fall  0.7380 0.0350 0.0070             0.600981 1.63225  2.23323           1       100                    | 
|    mult/i_0/i_376/C1         AOI221_X1     Fall  0.7380 0.0000 0.0070                      1.38349                                                   | 
|    mult/i_0/i_376/ZN         AOI221_X1     Rise  0.7860 0.0480 0.0440             0.369523 1.647    2.01653           1       100                    | 
|    mult/i_0/i_378/B1         AOI21_X1      Rise  0.7860 0.0000 0.0440                      1.647                                                     | 
|    mult/i_0/i_378/ZN         AOI21_X1      Fall  0.8130 0.0270 0.0180             0.3907   3.27212  3.66282           2       100                    | 
|    mult/i_0/i_379/A          INV_X1        Fall  0.8130 0.0000 0.0180                      1.54936                                                   | 
|    mult/i_0/i_379/ZN         INV_X1        Rise  0.8360 0.0230 0.0130             0.692135 3.24604  3.93817           2       100                    | 
|    mult/i_0/i_409/B1         AOI21_X1      Rise  0.8360 0.0000 0.0130                      1.647                                                     | 
|    mult/i_0/i_409/ZN         AOI21_X1      Fall  0.8550 0.0190 0.0120             0.366909 3.23394  3.60085           2       100                    | 
|    mult/i_0/i_1/B1           OAI21_X1      Fall  0.8550 0.0000 0.0120                      1.45983                                                   | 
|    mult/i_0/i_1/ZN           OAI21_X1      Rise  0.8840 0.0290 0.0200             0.394198 1.59903  1.99323           1       100                    | 
|    mult/i_0/i_0/A1           NAND2_X1      Rise  0.8840 0.0000 0.0200                      1.59903                                                   | 
|    mult/i_0/i_0/ZN           NAND2_X1      Fall  0.8980 0.0140 0.0080             0.162038 0.918145 1.08018           1       100                    | 
|    mult/i_0/result[15]                     Fall  0.8980 0.0000                                                                                       | 
|    mult/result[15]                         Fall  0.8980 0.0000                                                                                       | 
|    outB/inp[7]                             Fall  0.8980 0.0000                                                                                       | 
|    outB/i_0_9/A1             AND2_X1       Fall  0.8980 0.0000 0.0080                      0.874832                                                  | 
|    outB/i_0_9/ZN             AND2_X1       Fall  0.9250 0.0270 0.0060             0.22893  1.14029  1.36922           1       100                    | 
|    outB/out_reg[7]/D         DFF_X1        Fall  0.9250 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.9250        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_286/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_286/ZN         AOI21_X1      Rise  0.4400 0.0590 0.0380             0.861159 4.30637  5.16753           3       100                    | 
|    mult/i_0/i_283/A2         OR2_X1        Rise  0.4400 0.0000 0.0380                      0.941939                                                  | 
|    mult/i_0/i_283/ZN         OR2_X1        Rise  0.4790 0.0390 0.0120             0.543028 3.34105  3.88408           2       100                    | 
|    mult/i_0/i_282/A2         NAND2_X1      Rise  0.4790 0.0000 0.0120                      1.6642                                                    | 
|    mult/i_0/i_282/ZN         NAND2_X1      Fall  0.5000 0.0210 0.0120             0.723338 3.81376  4.5371            2       100                    | 
|    mult/i_0/i_312/B1         AOI221_X1     Fall  0.5000 0.0000 0.0120                      1.57405                                                   | 
|    mult/i_0/i_312/ZN         AOI221_X1     Rise  0.5870 0.0870 0.0560             0.312982 3.36228  3.67526           2       100                    | 
|    mult/i_0/i_311/A          INV_X1        Rise  0.5870 0.0000 0.0560                      1.70023                                                   | 
|    mult/i_0/i_311/ZN         INV_X1        Fall  0.6030 0.0160 0.0150             0.522217 3.18932  3.71154           2       100                    | 
|    mult/i_0/i_341/A1         NAND2_X1      Fall  0.6030 0.0000 0.0150                      1.5292                                                    | 
|    mult/i_0/i_341/ZN         NAND2_X1      Rise  0.6210 0.0180 0.0100             0.215094 1.6642   1.87929           1       100                    | 
|    mult/i_0/i_340/A2         NAND2_X1      Rise  0.6210 0.0000 0.0100                      1.6642                                                    | 
|    mult/i_0/i_340/ZN         NAND2_X1      Fall  0.6410 0.0200 0.0180             0.645436 4.12747  4.7729            3       100                    | 
|    mult/i_0/i_318/A1         OR2_X1        Fall  0.6410 0.0000 0.0180                      0.792385                                                  | 
|    mult/i_0/i_318/ZN         OR2_X1        Fall  0.7030 0.0620 0.0160             0.941469 7.49661  8.43808           5       100                    | 
|    mult/i_0/i_374/A1         AND3_X1       Fall  0.7030 0.0000 0.0160                      0.86614                                                   | 
|    mult/i_0/i_374/ZN         AND3_X1       Fall  0.7380 0.0350 0.0070             0.600981 1.63225  2.23323           1       100                    | 
|    mult/i_0/i_376/C1         AOI221_X1     Fall  0.7380 0.0000 0.0070                      1.38349                                                   | 
|    mult/i_0/i_376/ZN         AOI221_X1     Rise  0.7860 0.0480 0.0440             0.369523 1.647    2.01653           1       100                    | 
|    mult/i_0/i_378/B1         AOI21_X1      Rise  0.7860 0.0000 0.0440                      1.647                                                     | 
|    mult/i_0/i_378/ZN         AOI21_X1      Fall  0.8130 0.0270 0.0180             0.3907   3.27212  3.66282           2       100                    | 
|    mult/i_0/i_379/A          INV_X1        Fall  0.8130 0.0000 0.0180                      1.54936                                                   | 
|    mult/i_0/i_379/ZN         INV_X1        Rise  0.8360 0.0230 0.0130             0.692135 3.24604  3.93817           2       100                    | 
|    mult/i_0/i_400/A1         NAND2_X1      Rise  0.8360 0.0000 0.0130                      1.59903                                                   | 
|    mult/i_0/i_400/ZN         NAND2_X1      Fall  0.8530 0.0170 0.0090             0.324243 2.57361  2.89785           1       100                    | 
|    mult/i_0/i_401/B          XNOR2_X1      Fall  0.8530 0.0000 0.0090                      2.36817                                                   | 
|    mult/i_0/i_401/ZN         XNOR2_X1      Fall  0.8900 0.0370 0.0090             0.288123 0.918145 1.20627           1       100                    | 
|    mult/i_0/result[13]                     Fall  0.8900 0.0000                                                                                       | 
|    mult/result[13]                         Fall  0.8900 0.0000                                                                                       | 
|    outB/inp[5]                             Fall  0.8900 0.0000                                                                                       | 
|    outB/i_0_7/A1             AND2_X1       Fall  0.8900 0.0000 0.0090                      0.874832                                                  | 
|    outB/i_0_7/ZN             AND2_X1       Fall  0.9180 0.0280 0.0060             0.198905 1.14029  1.3392            1       100                    | 
|    outB/out_reg[5]/D         DFF_X1        Fall  0.9180 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.9180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1140        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_232/A          INV_X1        Rise  0.4980 0.0000 0.0400                      1.70023                                                   | 
|    mult/i_0/i_232/ZN         INV_X1        Fall  0.5140 0.0160 0.0130             0.585603 3.14379  3.72939           2       100                    | 
|    mult/i_0/i_269/B2         OAI21_X1      Fall  0.5140 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_269/ZN         OAI21_X1      Rise  0.5480 0.0340 0.0190             0.181073 1.6642   1.84527           1       100                    | 
|    mult/i_0/i_268/A2         NAND2_X1      Rise  0.5480 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_0/i_268/ZN         NAND2_X1      Fall  0.5690 0.0210 0.0110             0.56284  3.3282   3.89104           2       100                    | 
|    mult/i_0/i_267/A2         NOR2_X1       Fall  0.5690 0.0000 0.0110                      1.56385                                                   | 
|    mult/i_0/i_267/ZN         NOR2_X1       Rise  0.6180 0.0490 0.0340             0.664516 4.98863  5.65315           3       100                    | 
|    mult/i_0/i_266/A          INV_X1        Rise  0.6180 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_266/ZN         INV_X1        Fall  0.6290 0.0110 0.0100             0.549766 1.647    2.19677           1       100                    | 
|    mult/i_0/i_262/B1         AOI21_X1      Fall  0.6290 0.0000 0.0100                      1.44682                                                   | 
|    mult/i_0/i_262/ZN         AOI21_X1      Rise  0.6560 0.0270 0.0230             0.285215 1.62635  1.91157           1       100                    | 
|    mult/i_0/i_261/A          AOI21_X1      Rise  0.6560 0.0000 0.0230                      1.62635                                                   | 
|    mult/i_0/i_261/ZN         AOI21_X1      Fall  0.6730 0.0170 0.0140             0.286283 1.70023  1.98651           1       100                    | 
|    mult/i_0/i_260/A          INV_X1        Fall  0.6730 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_260/ZN         INV_X1        Rise  0.6930 0.0200 0.0110             0.306871 3.31554  3.62242           2       100                    | 
|    mult/i_0/i_257/A2         NOR2_X1       Rise  0.6930 0.0000 0.0110                      1.65135                                                   | 
|    mult/i_0/i_257/ZN         NOR2_X1       Fall  0.7090 0.0160 0.0130             0.801015 4.89399  5.69501           3       100                    | 
|    mult/i_0/i_313/A          AOI21_X1      Fall  0.7090 0.0000 0.0130                      1.53534                                                   | 
|    mult/i_0/i_313/ZN         AOI21_X1      Rise  0.7730 0.0640 0.0420             0.65882  5.45599  6.11481           3       100                    | 
|    mult/i_0/i_363/A2         NOR2_X1       Rise  0.7730 0.0000 0.0420                      1.65135                                                   | 
|    mult/i_0/i_363/ZN         NOR2_X1       Fall  0.7880 0.0150 0.0120             0.188722 1.66205  1.85077           1       100                    | 
|    mult/i_0/i_365/B1         OAI21_X1      Fall  0.7880 0.0000 0.0120                      1.45983                                                   | 
|    mult/i_0/i_365/ZN         OAI21_X1      Rise  0.8210 0.0330 0.0230             0.206229 2.57361  2.77984           1       100                    | 
|    mult/i_0/i_366/B          XNOR2_X1      Rise  0.8210 0.0000 0.0230                      2.57361                                                   | 
|    mult/i_0/i_366/ZN         XNOR2_X1      Rise  0.8620 0.0410 0.0160             0.237163 0.918145 1.15531           1       100                    | 
|    mult/i_0/result[12]                     Rise  0.8620 0.0000                                                                                       | 
|    mult/result[12]                         Rise  0.8620 0.0000                                                                                       | 
|    outB/inp[4]                             Rise  0.8620 0.0000                                                                                       | 
|    outB/i_0_6/A1             AND2_X1       Rise  0.8620 0.0000 0.0160                      0.918145                                                  | 
|    outB/i_0_6/ZN             AND2_X1       Rise  0.8940 0.0320 0.0080             0.199    1.14029  1.33929           1       100                    | 
|    outB/out_reg[4]/D         DFF_X1        Rise  0.8940 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.8940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_232/A          INV_X1        Rise  0.4980 0.0000 0.0400                      1.70023                                                   | 
|    mult/i_0/i_232/ZN         INV_X1        Fall  0.5140 0.0160 0.0130             0.585603 3.14379  3.72939           2       100                    | 
|    mult/i_0/i_269/B2         OAI21_X1      Fall  0.5140 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_269/ZN         OAI21_X1      Rise  0.5480 0.0340 0.0190             0.181073 1.6642   1.84527           1       100                    | 
|    mult/i_0/i_268/A2         NAND2_X1      Rise  0.5480 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_0/i_268/ZN         NAND2_X1      Fall  0.5690 0.0210 0.0110             0.56284  3.3282   3.89104           2       100                    | 
|    mult/i_0/i_267/A2         NOR2_X1       Fall  0.5690 0.0000 0.0110                      1.56385                                                   | 
|    mult/i_0/i_267/ZN         NOR2_X1       Rise  0.6180 0.0490 0.0340             0.664516 4.98863  5.65315           3       100                    | 
|    mult/i_0/i_266/A          INV_X1        Rise  0.6180 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_266/ZN         INV_X1        Fall  0.6290 0.0110 0.0100             0.549766 1.647    2.19677           1       100                    | 
|    mult/i_0/i_262/B1         AOI21_X1      Fall  0.6290 0.0000 0.0100                      1.44682                                                   | 
|    mult/i_0/i_262/ZN         AOI21_X1      Rise  0.6560 0.0270 0.0230             0.285215 1.62635  1.91157           1       100                    | 
|    mult/i_0/i_261/A          AOI21_X1      Rise  0.6560 0.0000 0.0230                      1.62635                                                   | 
|    mult/i_0/i_261/ZN         AOI21_X1      Fall  0.6730 0.0170 0.0140             0.286283 1.70023  1.98651           1       100                    | 
|    mult/i_0/i_260/A          INV_X1        Fall  0.6730 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_260/ZN         INV_X1        Rise  0.6930 0.0200 0.0110             0.306871 3.31554  3.62242           2       100                    | 
|    mult/i_0/i_257/A2         NOR2_X1       Rise  0.6930 0.0000 0.0110                      1.65135                                                   | 
|    mult/i_0/i_257/ZN         NOR2_X1       Fall  0.7090 0.0160 0.0130             0.801015 4.89399  5.69501           3       100                    | 
|    mult/i_0/i_313/A          AOI21_X1      Fall  0.7090 0.0000 0.0130                      1.53534                                                   | 
|    mult/i_0/i_313/ZN         AOI21_X1      Rise  0.7730 0.0640 0.0420             0.65882  5.45599  6.11481           3       100                    | 
|    mult/i_0/i_317/B2         OAI21_X1      Rise  0.7730 0.0000 0.0420                      1.57189                                                   | 
|    mult/i_0/i_317/ZN         OAI21_X1      Fall  0.8000 0.0270 0.0170             0.274022 2.23214  2.50617           1       100                    | 
|    mult/i_0/i_315/A          XOR2_X1       Fall  0.8000 0.0000 0.0170                      2.18123                                                   | 
|    mult/i_0/i_315/Z          XOR2_X1       Fall  0.8520 0.0520 0.0110             0.164895 0.918145 1.08304           1       100                    | 
|    mult/i_0/result[11]                     Fall  0.8520 0.0000                                                                                       | 
|    mult/result[11]                         Fall  0.8520 0.0000                                                                                       | 
|    outB/inp[3]                             Fall  0.8520 0.0000                                                                                       | 
|    outB/i_0_5/A1             AND2_X1       Fall  0.8520 0.0000 0.0110                      0.874832                                                  | 
|    outB/i_0_5/ZN             AND2_X1       Fall  0.8810 0.0290 0.0060             0.267879 1.14029  1.40817           1       100                    | 
|    outB/out_reg[3]/D         DFF_X1        Fall  0.8810 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.8810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1510        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_232/A          INV_X1        Rise  0.4980 0.0000 0.0400                      1.70023                                                   | 
|    mult/i_0/i_232/ZN         INV_X1        Fall  0.5140 0.0160 0.0130             0.585603 3.14379  3.72939           2       100                    | 
|    mult/i_0/i_269/B2         OAI21_X1      Fall  0.5140 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_269/ZN         OAI21_X1      Rise  0.5480 0.0340 0.0190             0.181073 1.6642   1.84527           1       100                    | 
|    mult/i_0/i_268/A2         NAND2_X1      Rise  0.5480 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_0/i_268/ZN         NAND2_X1      Fall  0.5690 0.0210 0.0110             0.56284  3.3282   3.89104           2       100                    | 
|    mult/i_0/i_267/A2         NOR2_X1       Fall  0.5690 0.0000 0.0110                      1.56385                                                   | 
|    mult/i_0/i_267/ZN         NOR2_X1       Rise  0.6180 0.0490 0.0340             0.664516 4.98863  5.65315           3       100                    | 
|    mult/i_0/i_266/A          INV_X1        Rise  0.6180 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_266/ZN         INV_X1        Fall  0.6290 0.0110 0.0100             0.549766 1.647    2.19677           1       100                    | 
|    mult/i_0/i_262/B1         AOI21_X1      Fall  0.6290 0.0000 0.0100                      1.44682                                                   | 
|    mult/i_0/i_262/ZN         AOI21_X1      Rise  0.6560 0.0270 0.0230             0.285215 1.62635  1.91157           1       100                    | 
|    mult/i_0/i_261/A          AOI21_X1      Rise  0.6560 0.0000 0.0230                      1.62635                                                   | 
|    mult/i_0/i_261/ZN         AOI21_X1      Fall  0.6730 0.0170 0.0140             0.286283 1.70023  1.98651           1       100                    | 
|    mult/i_0/i_260/A          INV_X1        Fall  0.6730 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_260/ZN         INV_X1        Rise  0.6930 0.0200 0.0110             0.306871 3.31554  3.62242           2       100                    | 
|    mult/i_0/i_257/A2         NOR2_X1       Rise  0.6930 0.0000 0.0110                      1.65135                                                   | 
|    mult/i_0/i_257/ZN         NOR2_X1       Fall  0.7090 0.0160 0.0130             0.801015 4.89399  5.69501           3       100                    | 
|    mult/i_0/i_313/A          AOI21_X1      Fall  0.7090 0.0000 0.0130                      1.53534                                                   | 
|    mult/i_0/i_313/ZN         AOI21_X1      Rise  0.7730 0.0640 0.0420             0.65882  5.45599  6.11481           3       100                    | 
|    mult/i_0/i_295/A          XNOR2_X1      Rise  0.7730 0.0000 0.0420                      2.23275                                                   | 
|    mult/i_0/i_295/ZN         XNOR2_X1      Rise  0.8190 0.0460 0.0160             0.242059 0.97463  1.21669           1       100                    | 
|    mult/i_0/result[10]                     Rise  0.8190 0.0000                                                                                       | 
|    mult/result[10]                         Rise  0.8190 0.0000                                                                                       | 
|    outB/inp[2]                             Rise  0.8190 0.0000                                                                                       | 
|    outB/i_0_4/A2             AND2_X1       Rise  0.8190 0.0000 0.0160                      0.97463                                                   | 
|    outB/i_0_4/ZN             AND2_X1       Rise  0.8510 0.0320 0.0090             0.201024 1.14029  1.34131           1       100                    | 
|    outB/out_reg[2]/D         DFF_X1        Rise  0.8510 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0290 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.8510        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1830        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_232/A          INV_X1        Rise  0.4980 0.0000 0.0400                      1.70023                                                   | 
|    mult/i_0/i_232/ZN         INV_X1        Fall  0.5140 0.0160 0.0130             0.585603 3.14379  3.72939           2       100                    | 
|    mult/i_0/i_269/B2         OAI21_X1      Fall  0.5140 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_269/ZN         OAI21_X1      Rise  0.5480 0.0340 0.0190             0.181073 1.6642   1.84527           1       100                    | 
|    mult/i_0/i_268/A2         NAND2_X1      Rise  0.5480 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_0/i_268/ZN         NAND2_X1      Fall  0.5690 0.0210 0.0110             0.56284  3.3282   3.89104           2       100                    | 
|    mult/i_0/i_267/A2         NOR2_X1       Fall  0.5690 0.0000 0.0110                      1.56385                                                   | 
|    mult/i_0/i_267/ZN         NOR2_X1       Rise  0.6180 0.0490 0.0340             0.664516 4.98863  5.65315           3       100                    | 
|    mult/i_0/i_263/A          AOI21_X1      Rise  0.6180 0.0000 0.0340                      1.62635                                                   | 
|    mult/i_0/i_263/ZN         AOI21_X1      Fall  0.6370 0.0190 0.0140             0.347792 1.67685  2.02465           1       100                    | 
|    mult/i_0/i_261/B2         AOI21_X1      Fall  0.6370 0.0000 0.0140                      1.40993                                                   | 
|    mult/i_0/i_261/ZN         AOI21_X1      Rise  0.6710 0.0340 0.0230             0.286283 1.70023  1.98651           1       100                    | 
|    mult/i_0/i_260/A          INV_X1        Rise  0.6710 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_0/i_260/ZN         INV_X1        Fall  0.6850 0.0140 0.0090             0.306871 3.31554  3.62242           2       100                    | 
|    mult/i_0/i_257/A2         NOR2_X1       Fall  0.6850 0.0000 0.0090                      1.56385                                                   | 
|    mult/i_0/i_257/ZN         NOR2_X1       Rise  0.7340 0.0490 0.0340             0.801015 4.89399  5.69501           3       100                    | 
|    mult/i_0/i_256/A2         NOR2_X1       Rise  0.7340 0.0000 0.0340                      1.65135                                                   | 
|    mult/i_0/i_256/ZN         NOR2_X1       Fall  0.7520 0.0180 0.0120             0.633251 2.57361  3.20686           1       100                    | 
|    mult/i_0/i_255/B          XNOR2_X1      Fall  0.7520 0.0000 0.0120                      2.36817                                                   | 
|    mult/i_0/i_255/ZN         XNOR2_X1      Fall  0.7910 0.0390 0.0100             0.245892 0.97463  1.22052           1       100                    | 
|    mult/i_0/result[9]                      Fall  0.7910 0.0000                                                                                       | 
|    mult/result[9]                          Fall  0.7910 0.0000                                                                                       | 
|    outB/inp[1]                             Fall  0.7910 0.0000                                                                                       | 
|    outB/i_0_3/A2             AND2_X1       Fall  0.7910 0.0000 0.0100                      0.894119                                                  | 
|    outB/i_0_3/ZN             AND2_X1       Fall  0.8220 0.0310 0.0060             0.454936 1.14029  1.59523           1       100                    | 
|    outB/out_reg[1]/D         DFF_X1        Fall  0.8220 0.0000 0.0060                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.8220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2100        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Rise  0.2100 0.1440 0.0560             5.372    17.8586  23.2306           12      100      F             | 
|    regB/out[4]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[4]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[4]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_88/A           INV_X1        Rise  0.2110 0.0010 0.0560                      1.70023                                                   | 
|    mult/i_0/i_88/ZN          INV_X1        Fall  0.2360 0.0250 0.0190             2.36811  4.89599  7.2641            3       100                    | 
|    mult/i_0/i_242/B1         OAI21_X1      Fall  0.2370 0.0010 0.0190    0.0010            1.45983                                                   | 
|    mult/i_0/i_242/ZN         OAI21_X1      Rise  0.2900 0.0530 0.0380             1.07563  4.93752  6.01315           3       100                    | 
|    mult/i_0/i_241/A          INV_X1        Rise  0.2900 0.0000 0.0380                      1.70023                                                   | 
|    mult/i_0/i_241/ZN         INV_X1        Fall  0.3000 0.0100 0.0100             0.196939 1.62635  1.82329           1       100                    | 
|    mult/i_0/i_238/A          AOI21_X1      Fall  0.3000 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_238/ZN         AOI21_X1      Rise  0.3610 0.0610 0.0410             0.906839 4.9924   5.89924           3       100                    | 
|    mult/i_0/i_236/A2         NOR2_X1       Rise  0.3610 0.0000 0.0410                      1.65135                                                   | 
|    mult/i_0/i_236/ZN         NOR2_X1       Fall  0.3810 0.0200 0.0140             0.415007 3.2527   3.66771           2       100                    | 
|    mult/i_0/i_234/A          AOI21_X1      Fall  0.3810 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_234/ZN         AOI21_X1      Rise  0.4280 0.0470 0.0270             0.430469 2.41145  2.84192           1       100                    | 
|    mult/i_0/i_233/B          XOR2_X1       Rise  0.4280 0.0000 0.0270                      2.36355                                                   | 
|    mult/i_0/i_233/Z          XOR2_X1       Rise  0.4980 0.0700 0.0400             0.663374 5.02843  5.6918            3       100                    | 
|    mult/i_0/i_231/A2         NOR2_X1       Rise  0.4980 0.0000 0.0400                      1.65135                                                   | 
|    mult/i_0/i_231/ZN         NOR2_X1       Fall  0.5180 0.0200 0.0140             0.393427 3.36228  3.75571           2       100                    | 
|    mult/i_0/i_230/A          INV_X1        Fall  0.5180 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_0/i_230/ZN         INV_X1        Rise  0.5380 0.0200 0.0120             0.457079 3.26975  3.72683           2       100                    | 
|    mult/i_0/i_209/A          OAI21_X1      Rise  0.5380 0.0000 0.0120                      1.67072                                                   | 
|    mult/i_0/i_209/ZN         OAI21_X1      Fall  0.5590 0.0210 0.0150             0.270874 2.41145  2.68233           1       100                    | 
|    mult/i_0/i_208/B          XOR2_X1       Fall  0.5590 0.0000 0.0150                      2.41145                                                   | 
|    mult/i_0/i_208/Z          XOR2_X1       Fall  0.6200 0.0610 0.0130             0.631395 2.60614  3.23753           2       100                    | 
|    mult/i_0/i_207/A2         OR2_X1        Fall  0.6200 0.0000 0.0130                      0.895446                                                  | 
|    mult/i_0/i_207/ZN         OR2_X1        Fall  0.6790 0.0590 0.0130             0.513054 4.89829  5.41135           3       100                    | 
|    mult/i_0/i_205/A1         NAND2_X1      Fall  0.6790 0.0000 0.0130                      1.5292                                                    | 
|    mult/i_0/i_205/ZN         NAND2_X1      Rise  0.6980 0.0190 0.0120             0.526105 2.23275  2.75886           1       100                    | 
|    mult/i_0/i_203/A          XNOR2_X1      Rise  0.6990 0.0010 0.0120    0.0010            2.23275                                                   | 
|    mult/i_0/i_203/ZN         XNOR2_X1      Rise  0.7370 0.0380 0.0190             0.721566 0.97463  1.6962            1       100                    | 
|    mult/i_0/result[8]                      Rise  0.7370 0.0000                                                                                       | 
|    mult/result[8]                          Rise  0.7370 0.0000                                                                                       | 
|    outB/inp[0]                             Rise  0.7370 0.0000                                                                                       | 
|    outB/i_0_2/A2             AND2_X1       Rise  0.7400 0.0030 0.0190    0.0030            0.97463                                                   | 
|    outB/i_0_2/ZN             AND2_X1       Rise  0.7730 0.0330 0.0090             0.230999 1.14029  1.37129           1       100                    | 
|    outB/out_reg[0]/D         DFF_X1        Rise  0.7730 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0290 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.7730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2610        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.2030 0.1370 0.0490             4.20781  16.0733  20.2811           10      100      F             | 
|    regB/out[3]                             Rise  0.2030 0.0000                                                                                       | 
|    mult/inputB[3]                          Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/inputB[3]                      Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/i_51/A           INV_X1        Rise  0.2050 0.0020 0.0490    0.0020            1.70023                                                   | 
|    mult/i_0/i_51/ZN          INV_X1        Fall  0.2380 0.0330 0.0210             3.48736  8.15132  11.6387           5       100                    | 
|    mult/i_0/i_54/B1          OAI22_X1      Fall  0.2380 0.0000 0.0210                      1.40838                                                   | 
|    mult/i_0/i_54/ZN          OAI22_X1      Rise  0.2910 0.0530 0.0390             0.296608 3.29926  3.59587           2       100                    | 
|    mult/i_0/i_86/A           INV_X1        Rise  0.2910 0.0000 0.0390                      1.70023                                                   | 
|    mult/i_0/i_86/ZN          INV_X1        Fall  0.3020 0.0110 0.0100             0.237672 1.62635  1.86402           1       100                    | 
|    mult/i_0/i_76/A           AOI21_X1      Fall  0.3020 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_76/ZN          AOI21_X1      Rise  0.3560 0.0540 0.0340             0.476261 3.93237  4.40864           2       100                    | 
|    mult/i_0/i_75/A           INV_X1        Rise  0.3560 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_75/ZN          INV_X1        Fall  0.3660 0.0100 0.0090             0.182232 1.647    1.82924           1       100                    | 
|    mult/i_0/i_103/B1         AOI21_X1      Fall  0.3660 0.0000 0.0090                      1.44682                                                   | 
|    mult/i_0/i_103/ZN         AOI21_X1      Rise  0.4140 0.0480 0.0410             1.00483  4.92313  5.92796           3       100                    | 
|    mult/i_0/i_100/A1         NAND2_X1      Rise  0.4140 0.0000 0.0410                      1.59903                                                   | 
|    mult/i_0/i_100/ZN         NAND2_X1      Fall  0.4400 0.0260 0.0170             0.392098 3.33492  3.72701           2       100                    | 
|    mult/i_0/i_98/A           OAI21_X1      Fall  0.4400 0.0000 0.0170                      1.51857                                                   | 
|    mult/i_0/i_98/ZN          OAI21_X1      Rise  0.4660 0.0260 0.0230             0.24353  2.41145  2.65498           1       100                    | 
|    mult/i_0/i_97/B           XOR2_X1       Rise  0.4660 0.0000 0.0230                      2.36355                                                   | 
|    mult/i_0/i_97/Z           XOR2_X1       Rise  0.5340 0.0680 0.0400             0.611997 4.9924   5.60439           3       100                    | 
|    mult/i_0/i_94/A2          NAND2_X1      Rise  0.5340 0.0000 0.0400                      1.6642                                                    | 
|    mult/i_0/i_94/ZN          NAND2_X1      Fall  0.5600 0.0260 0.0170             0.899925 3.28542  4.18535           2       100                    | 
|    mult/i_0/i_124/A2         NAND2_X1      Fall  0.5600 0.0000 0.0170                      1.50228                                                   | 
|    mult/i_0/i_124/ZN         NAND2_X1      Rise  0.5810 0.0210 0.0100             0.198624 1.59903  1.79766           1       100                    | 
|    mult/i_0/i_125/A1         NAND2_X1      Rise  0.5810 0.0000 0.0100                      1.59903                                                   | 
|    mult/i_0/i_125/ZN         NAND2_X1      Fall  0.6010 0.0200 0.0130             0.960414 4.1455   5.10592           2       100                    | 
|    mult/i_0/i_171/B2         OAI21_X1      Fall  0.6010 0.0000 0.0130                      1.55833                                                   | 
|    mult/i_0/i_171/ZN         OAI21_X1      Rise  0.6500 0.0490 0.0330             0.687782 4.08831  4.77609           2       100                    | 
|    mult/i_0/i_202/B          XOR2_X1       Rise  0.6500 0.0000 0.0330                      2.36355                                                   | 
|    mult/i_0/i_202/Z          XOR2_X1       Rise  0.6980 0.0480 0.0200             0.292783 0.97463  1.26741           1       100                    | 
|    mult/i_0/result[7]                      Rise  0.6980 0.0000                                                                                       | 
|    mult/result[7]                          Rise  0.6980 0.0000                                                                                       | 
|    outA/inp[7]                             Rise  0.6980 0.0000                                                                                       | 
|    outA/i_0_9/A2             AND2_X1       Rise  0.6980 0.0000 0.0200                      0.97463                                                   | 
|    outA/i_0_9/ZN             AND2_X1       Rise  0.7320 0.0340 0.0090             0.375626 1.14029  1.51592           1       100                    | 
|    outA/out_reg[7]/D         DFF_X1        Rise  0.7320 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99994  6.85152  9.85146           8       100      FA   K        | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.7320        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3030        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.2030 0.1370 0.0490             4.20781  16.0733  20.2811           10      100      F             | 
|    regB/out[3]                             Rise  0.2030 0.0000                                                                                       | 
|    mult/inputB[3]                          Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/inputB[3]                      Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/i_51/A           INV_X1        Rise  0.2050 0.0020 0.0490    0.0020            1.70023                                                   | 
|    mult/i_0/i_51/ZN          INV_X1        Fall  0.2380 0.0330 0.0210             3.48736  8.15132  11.6387           5       100                    | 
|    mult/i_0/i_54/B1          OAI22_X1      Fall  0.2380 0.0000 0.0210                      1.40838                                                   | 
|    mult/i_0/i_54/ZN          OAI22_X1      Rise  0.2910 0.0530 0.0390             0.296608 3.29926  3.59587           2       100                    | 
|    mult/i_0/i_86/A           INV_X1        Rise  0.2910 0.0000 0.0390                      1.70023                                                   | 
|    mult/i_0/i_86/ZN          INV_X1        Fall  0.3020 0.0110 0.0100             0.237672 1.62635  1.86402           1       100                    | 
|    mult/i_0/i_76/A           AOI21_X1      Fall  0.3020 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_76/ZN          AOI21_X1      Rise  0.3560 0.0540 0.0340             0.476261 3.93237  4.40864           2       100                    | 
|    mult/i_0/i_75/A           INV_X1        Rise  0.3560 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_75/ZN          INV_X1        Fall  0.3660 0.0100 0.0090             0.182232 1.647    1.82924           1       100                    | 
|    mult/i_0/i_103/B1         AOI21_X1      Fall  0.3660 0.0000 0.0090                      1.44682                                                   | 
|    mult/i_0/i_103/ZN         AOI21_X1      Rise  0.4140 0.0480 0.0410             1.00483  4.92313  5.92796           3       100                    | 
|    mult/i_0/i_100/A1         NAND2_X1      Rise  0.4140 0.0000 0.0410                      1.59903                                                   | 
|    mult/i_0/i_100/ZN         NAND2_X1      Fall  0.4400 0.0260 0.0170             0.392098 3.33492  3.72701           2       100                    | 
|    mult/i_0/i_128/A2         NAND2_X1      Fall  0.4400 0.0000 0.0170                      1.50228                                                   | 
|    mult/i_0/i_128/ZN         NAND2_X1      Rise  0.4670 0.0270 0.0150             0.729295 3.35061  4.0799            2       100                    | 
|    mult/i_0/i_129/A          INV_X1        Rise  0.4670 0.0000 0.0150                      1.70023                                                   | 
|    mult/i_0/i_129/ZN         INV_X1        Fall  0.4790 0.0120 0.0070             0.326918 3.39132  3.71824           2       100                    | 
|    mult/i_0/i_130/A1         NOR2_X1       Fall  0.4790 0.0000 0.0070                      1.41309                                                   | 
|    mult/i_0/i_130/ZN         NOR2_X1       Rise  0.5120 0.0330 0.0260             0.512948 3.32658  3.83953           2       100                    | 
|    mult/i_0/i_165/A          AOI21_X1      Rise  0.5120 0.0000 0.0260                      1.62635                                                   | 
|    mult/i_0/i_165/ZN         AOI21_X1      Fall  0.5320 0.0200 0.0130             0.75174  2.60614  3.35788           2       100                    | 
|    mult/i_0/i_166/A2         OR2_X1        Fall  0.5320 0.0000 0.0130                      0.895446                                                  | 
|    mult/i_0/i_166/ZN         OR2_X1        Fall  0.5960 0.0640 0.0150             1.16391  6.56026  7.72418           4       100                    | 
|    mult/i_0/i_168/A1         NAND2_X1      Fall  0.5960 0.0000 0.0150                      1.5292                                                    | 
|    mult/i_0/i_168/ZN         NAND2_X1      Rise  0.6150 0.0190 0.0120             0.245608 2.23275  2.47836           1       100                    | 
|    mult/i_0/i_169/A          XNOR2_X1      Rise  0.6150 0.0000 0.0120                      2.23275                                                   | 
|    mult/i_0/i_169/ZN         XNOR2_X1      Rise  0.6520 0.0370 0.0160             0.233858 0.97463  1.20849           1       100                    | 
|    mult/i_0/result[6]                      Rise  0.6520 0.0000                                                                                       | 
|    mult/result[6]                          Rise  0.6520 0.0000                                                                                       | 
|    outA/inp[6]                             Rise  0.6520 0.0000                                                                                       | 
|    outA/i_0_8/A2             AND2_X1       Rise  0.6520 0.0000 0.0160                      0.97463                                                   | 
|    outA/i_0_8/ZN             AND2_X1       Rise  0.6850 0.0330 0.0090             0.345422 1.14029  1.48571           1       100                    | 
|    outA/out_reg[6]/D         DFF_X1        Rise  0.6850 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99994  6.85152  9.85146           8       100      FA   K        | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.6850        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3500        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.2030 0.1370 0.0490             4.20781  16.0733  20.2811           10      100      F             | 
|    regB/out[3]                             Rise  0.2030 0.0000                                                                                       | 
|    mult/inputB[3]                          Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/inputB[3]                      Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/i_51/A           INV_X1        Rise  0.2050 0.0020 0.0490    0.0020            1.70023                                                   | 
|    mult/i_0/i_51/ZN          INV_X1        Fall  0.2380 0.0330 0.0210             3.48736  8.15132  11.6387           5       100                    | 
|    mult/i_0/i_54/B1          OAI22_X1      Fall  0.2380 0.0000 0.0210                      1.40838                                                   | 
|    mult/i_0/i_54/ZN          OAI22_X1      Rise  0.2910 0.0530 0.0390             0.296608 3.29926  3.59587           2       100                    | 
|    mult/i_0/i_86/A           INV_X1        Rise  0.2910 0.0000 0.0390                      1.70023                                                   | 
|    mult/i_0/i_86/ZN          INV_X1        Fall  0.3020 0.0110 0.0100             0.237672 1.62635  1.86402           1       100                    | 
|    mult/i_0/i_76/A           AOI21_X1      Fall  0.3020 0.0000 0.0100                      1.53534                                                   | 
|    mult/i_0/i_76/ZN          AOI21_X1      Rise  0.3560 0.0540 0.0340             0.476261 3.93237  4.40864           2       100                    | 
|    mult/i_0/i_75/A           INV_X1        Rise  0.3560 0.0000 0.0340                      1.70023                                                   | 
|    mult/i_0/i_75/ZN          INV_X1        Fall  0.3660 0.0100 0.0090             0.182232 1.647    1.82924           1       100                    | 
|    mult/i_0/i_103/B1         AOI21_X1      Fall  0.3660 0.0000 0.0090                      1.44682                                                   | 
|    mult/i_0/i_103/ZN         AOI21_X1      Rise  0.4140 0.0480 0.0410             1.00483  4.92313  5.92796           3       100                    | 
|    mult/i_0/i_100/A1         NAND2_X1      Rise  0.4140 0.0000 0.0410                      1.59903                                                   | 
|    mult/i_0/i_100/ZN         NAND2_X1      Fall  0.4400 0.0260 0.0170             0.392098 3.33492  3.72701           2       100                    | 
|    mult/i_0/i_98/A           OAI21_X1      Fall  0.4400 0.0000 0.0170                      1.51857                                                   | 
|    mult/i_0/i_98/ZN          OAI21_X1      Rise  0.4660 0.0260 0.0230             0.24353  2.41145  2.65498           1       100                    | 
|    mult/i_0/i_97/B           XOR2_X1       Rise  0.4660 0.0000 0.0230                      2.36355                                                   | 
|    mult/i_0/i_97/Z           XOR2_X1       Rise  0.5340 0.0680 0.0400             0.611997 4.9924   5.60439           3       100                    | 
|    mult/i_0/i_96/A2          NOR2_X1       Rise  0.5340 0.0000 0.0400                      1.65135                                                   | 
|    mult/i_0/i_96/ZN          NOR2_X1       Fall  0.5540 0.0200 0.0140             0.522266 3.32658  3.84885           2       100                    | 
|    mult/i_0/i_92/A           AOI21_X1      Fall  0.5540 0.0000 0.0140                      1.53534                                                   | 
|    mult/i_0/i_92/ZN          AOI21_X1      Rise  0.6000 0.0460 0.0260             0.23832  2.41145  2.64977           1       100                    | 
|    mult/i_0/i_91/B           XOR2_X1       Rise  0.6000 0.0000 0.0260                      2.36355                                                   | 
|    mult/i_0/i_91/Z           XOR2_X1       Rise  0.6480 0.0480 0.0200             0.486806 0.97463  1.46144           1       100                    | 
|    mult/i_0/result[5]                      Rise  0.6480 0.0000                                                                                       | 
|    mult/result[5]                          Rise  0.6480 0.0000                                                                                       | 
|    outA/inp[5]                             Rise  0.6480 0.0000                                                                                       | 
|    outA/i_0_7/A2             AND2_X1       Rise  0.6480 0.0000 0.0200                      0.97463                                                   | 
|    outA/i_0_7/ZN             AND2_X1       Rise  0.6820 0.0340 0.0090             0.360551 1.14029  1.50084           1       100                    | 
|    outA/out_reg[5]/D         DFF_X1        Rise  0.6820 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99994  6.85152  9.85146           8       100      FA   K        | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.6820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3530        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
|    regB/out_reg[2]/Q         DFF_X1        Rise  0.2060 0.1390 0.0500 6.34899  14.447   20.7959           9       100      F             | 
|    regB/out[2]                             Rise  0.2060 0.0000                                                                           | 
|    mult/inputB[2]                          Rise  0.2060 0.0000                                                                           | 
|    mult/i_0/inputB[2]                      Rise  0.2060 0.0000                                                                           | 
|    mult/i_0/i_46/A           INV_X1        Rise  0.2070 0.0010 0.0500          1.70023                                                   | 
|    mult/i_0/i_46/ZN          INV_X1        Fall  0.2370 0.0300 0.0200 2.65535  7.45082  10.1062           5       100                    | 
|    mult/i_0/i_82/B2          OAI22_X1      Fall  0.2370 0.0000 0.0200          1.55047                                                   | 
|    mult/i_0/i_82/ZN          OAI22_X1      Rise  0.2970 0.0600 0.0420 0.997583 3.26975  4.26733           2       100                    | 
|    mult/i_0/i_79/A1          NAND2_X1      Rise  0.2970 0.0000 0.0420          1.59903                                                   | 
|    mult/i_0/i_79/ZN          NAND2_X1      Fall  0.3210 0.0240 0.0160 0.652982 2.57361  3.22659           1       100                    | 
|    mult/i_0/i_78/B           XNOR2_X1      Fall  0.3210 0.0000 0.0160          2.36817                                                   | 
|    mult/i_0/i_78/ZN          XNOR2_X1      Fall  0.3710 0.0500 0.0160 0.736372 4.82638  5.56275           3       100                    | 
|    mult/i_0/i_77/A2          NAND2_X1      Fall  0.3710 0.0000 0.0160          1.50228                                                   | 
|    mult/i_0/i_77/ZN          NAND2_X1      Rise  0.3960 0.0250 0.0140 0.393533 3.37095  3.76448           2       100                    | 
|    mult/i_0/i_71/A           OAI21_X1      Rise  0.3960 0.0000 0.0140          1.67072                                                   | 
|    mult/i_0/i_71/ZN          OAI21_X1      Fall  0.4180 0.0220 0.0160 0.392723 2.54585  2.93857           2       100                    | 
|    mult/i_0/i_67/A1          OR2_X1        Fall  0.4180 0.0000 0.0160          0.792385                                                  | 
|    mult/i_0/i_67/ZN          OR2_X1        Fall  0.4700 0.0520 0.0110 0.295667 3.3112   3.60687           2       100                    | 
|    mult/i_0/i_66/A2          NAND2_X1      Fall  0.4700 0.0000 0.0110          1.50228                                                   | 
|    mult/i_0/i_66/ZN          NAND2_X1      Rise  0.4910 0.0210 0.0120 0.275129 2.57361  2.84874           1       100                    | 
|    mult/i_0/i_65/B           XNOR2_X1      Rise  0.4910 0.0000 0.0120          2.57361                                                   | 
|    mult/i_0/i_65/ZN          XNOR2_X1      Rise  0.5290 0.0380 0.0170 0.369453 0.97463  1.34408           1       100                    | 
|    mult/i_0/result[4]                      Rise  0.5290 0.0000                                                                           | 
|    mult/result[4]                          Rise  0.5290 0.0000                                                                           | 
|    outA/inp[4]                             Rise  0.5290 0.0000                                                                           | 
|    outA/i_0_6/A2             AND2_X1       Rise  0.5290 0.0000 0.0170          0.97463                                                   | 
|    outA/i_0_6/ZN             AND2_X1       Rise  0.5620 0.0330 0.0090 0.225825 1.14029  1.36611           1       100                    | 
|    outA/out_reg[4]/D         DFF_X1        Rise  0.5620 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99994  6.85152  9.85146           8       100      FA   K        | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.5620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4730        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290                      0.949653                                    F             | 
|    regB/out_reg[3]/Q         DFF_X1        Rise  0.2030 0.1370 0.0490             4.20781  16.0733  20.2811           10      100      F             | 
|    regB/out[3]                             Rise  0.2030 0.0000                                                                                       | 
|    mult/inputB[3]                          Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/inputB[3]                      Rise  0.2030 0.0000                                                                                       | 
|    mult/i_0/i_51/A           INV_X1        Rise  0.2050 0.0020 0.0490    0.0020            1.70023                                                   | 
|    mult/i_0/i_51/ZN          INV_X1        Fall  0.2380 0.0330 0.0210             3.48736  8.15132  11.6387           5       100                    | 
|    mult/i_0/i_54/B1          OAI22_X1      Fall  0.2380 0.0000 0.0210                      1.40838                                                   | 
|    mult/i_0/i_54/ZN          OAI22_X1      Rise  0.2910 0.0530 0.0390             0.296608 3.29926  3.59587           2       100                    | 
|    mult/i_0/i_56/A1          NAND2_X1      Rise  0.2910 0.0000 0.0390                      1.59903                                                   | 
|    mult/i_0/i_56/ZN          NAND2_X1      Fall  0.3130 0.0220 0.0150             0.564413 2.23214  2.79656           1       100                    | 
|    mult/i_0/i_57/A           XOR2_X1       Fall  0.3130 0.0000 0.0150                      2.18123                                                   | 
|    mult/i_0/i_57/Z           XOR2_X1       Fall  0.3680 0.0550 0.0130             0.394942 2.54585  2.94079           2       100                    | 
|    mult/i_0/i_61/A1          OR2_X1        Fall  0.3680 0.0000 0.0130                      0.792385                                                  | 
|    mult/i_0/i_61/ZN          OR2_X1        Fall  0.4190 0.0510 0.0110             0.336396 3.29926  3.63566           2       100                    | 
|    mult/i_0/i_63/A1          NAND2_X1      Fall  0.4190 0.0000 0.0110                      1.5292                                                    | 
|    mult/i_0/i_63/ZN          NAND2_X1      Rise  0.4370 0.0180 0.0120             0.322297 2.23214  2.55444           1       100                    | 
|    mult/i_0/i_64/A           XOR2_X1       Rise  0.4370 0.0000 0.0120                      2.23214                                                   | 
|    mult/i_0/i_64/Z           XOR2_X1       Rise  0.4890 0.0520 0.0260             1.67628  0.97463  2.65091           1       100                    | 
|    mult/i_0/result[3]                      Rise  0.4890 0.0000                                                                                       | 
|    mult/result[3]                          Rise  0.4890 0.0000                                                                                       | 
|    outA/inp[3]                             Rise  0.4890 0.0000                                                                                       | 
|    outA/i_0_5/A2             AND2_X1       Rise  0.4920 0.0030 0.0260    0.0030            0.97463                                                   | 
|    outA/i_0_5/ZN             AND2_X1       Rise  0.5280 0.0360 0.0100             0.699558 1.14029  1.83985           1       100                    | 
|    outA/out_reg[3]/D         DFF_X1        Rise  0.5280 0.0000 0.0100                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99994  6.85152  9.85146           8       100      FA   K        | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0290 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.5280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5060        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Rise  0.2100 0.1430 0.0550             5.78249  17.0257  22.8082           11      100      F             | 
|    regB/out[1]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[1]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_32/A1          NAND2_X1      Rise  0.2130 0.0030 0.0550    0.0020            1.59903                                                   | 
|    mult/i_0/i_32/ZN          NAND2_X1      Fall  0.2410 0.0280 0.0200             0.790892 3.3282   4.11909           2       100                    | 
|    mult/i_0/i_33/A2          NOR2_X1       Fall  0.2410 0.0000 0.0200                      1.56385                                                   | 
|    mult/i_0/i_33/ZN          NOR2_X1       Rise  0.2840 0.0430 0.0250             0.344234 3.32658  3.67082           2       100                    | 
|    mult/i_0/i_34/A           INV_X1        Rise  0.2840 0.0000 0.0250                      1.70023                                                   | 
|    mult/i_0/i_34/ZN          INV_X1        Fall  0.2970 0.0130 0.0090             0.409651 2.61753  3.02718           2       100                    | 
|    mult/i_0/i_44/A1          OR2_X1        Fall  0.2970 0.0000 0.0090                      0.792385                                                  | 
|    mult/i_0/i_44/ZN          OR2_X1        Fall  0.3460 0.0490 0.0110             0.385287 3.29926  3.68455           2       100                    | 
|    mult/i_0/i_37/A1          NAND2_X1      Fall  0.3460 0.0000 0.0110                      1.5292                                                    | 
|    mult/i_0/i_37/ZN          NAND2_X1      Rise  0.3640 0.0180 0.0120             0.210933 2.57361  2.78454           1       100                    | 
|    mult/i_0/i_36/B           XNOR2_X1      Rise  0.3640 0.0000 0.0120                      2.57361                                                   | 
|    mult/i_0/i_36/ZN          XNOR2_X1      Rise  0.4050 0.0410 0.0210             1.28019  0.97463  2.25482           1       100                    | 
|    mult/i_0/result[2]                      Rise  0.4050 0.0000                                                                                       | 
|    mult/result[2]                          Rise  0.4050 0.0000                                                                                       | 
|    outA/inp[2]                             Rise  0.4050 0.0000                                                                                       | 
|    outA/i_0_4/A2             AND2_X1       Rise  0.4090 0.0040 0.0210    0.0040            0.97463                                                   | 
|    outA/i_0_4/ZN             AND2_X1       Rise  0.4460 0.0370 0.0110             1.29295  1.14029  2.43324           1       100                    | 
|    outA/out_reg[2]/D         DFF_X1        Rise  0.4460 0.0000 0.0110                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99994  6.85152  9.85146           8       100      FA   K        | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0290 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.4460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.5880        | 
-------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[7]/Q         DFF_X1        Rise  0.1700 0.1030 0.0160 0.576828 5        5.57683           1       100      F             | 
|    outA/out[7]                             Rise  0.1700 0.0000                                                                           | 
|    result[7]                               Rise  0.1700 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[4]/Q         DFF_X1        Rise  0.1700 0.1030 0.0160 0.46603  5        5.46603           1       100      F             | 
|    outA/out[4]                             Rise  0.1700 0.0000                                                                           | 
|    result[4]                               Rise  0.1700 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[3]/Q         DFF_X1        Rise  0.1700 0.1030 0.0160 0.442384 5        5.44238           1       100      F             | 
|    outA/out[3]                             Rise  0.1700 0.0000                                                                           | 
|    result[3]                               Rise  0.1700 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[2]/Q         DFF_X1        Rise  0.1700 0.1030 0.0150 0.257437 5        5.25744           1       100      F             | 
|    outA/out[2]                             Rise  0.1700 0.0000                                                                           | 
|    result[2]                               Rise  0.1700 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[1]/Q         DFF_X1        Rise  0.1700 0.1030 0.0150 0.266588 5        5.26659           1       100      F             | 
|    outA/out[1]                             Rise  0.1700 0.0000                                                                           | 
|    result[1]                               Rise  0.1700 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[0]/Q         DFF_X1        Rise  0.1700 0.1030 0.0160 0.334991 5        5.33499           1       100      F             | 
|    outA/out[0]                             Rise  0.1700 0.0000                                                                           | 
|    result[0]                               Rise  0.1700 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6300        | 
-------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
|    outB/out_reg[0]/Q         DFF_X1        Rise  0.1690 0.1030 0.0160 0.458706 5        5.45871           1       100      F             | 
|    outB/out[0]                             Rise  0.1690 0.0000                                                                           | 
|    result[8]                               Rise  0.1690 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6310        | 
-------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[6]/Q         DFF_X1        Rise  0.1690 0.1020 0.0150 0.193923 5        5.19392           1       100      F             | 
|    outA/out[6]                             Rise  0.1690 0.0000                                                                           | 
|    result[6]                               Rise  0.1690 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6310        | 
-------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280 2.99994  7.59723  10.5972           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280          0.949653                                    F             | 
|    outA/out_reg[5]/Q         DFF_X1        Rise  0.1690 0.1020 0.0150 0.145968 5        5.14597           1       100      F             | 
|    outA/out[5]                             Rise  0.1690 0.0000                                                                           | 
|    result[5]                               Rise  0.1690 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1690        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6310        | 
-------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[5]/Q         DFF_X1        Rise  0.1680 0.1030 0.0160 0.458831 5        5.45883           1       100      F             | 
|    outB/out[5]                             Rise  0.1680 0.0000                                                                           | 
|    result[13]                              Rise  0.1680 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6320        | 
-------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[3]/Q         DFF_X1        Rise  0.1680 0.1030 0.0160 0.494907 5        5.49491           1       100      F             | 
|    outB/out[3]                             Rise  0.1680 0.0000                                                                           | 
|    result[11]                              Rise  0.1680 0.0000 0.0160          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6320        | 
-------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
|    outB/out_reg[2]/Q         DFF_X1        Rise  0.1680 0.1020 0.0150 0.265826 5        5.26583           1       100      F             | 
|    outB/out[2]                             Rise  0.1680 0.0000                                                                           | 
|    result[10]                              Rise  0.1680 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6320        | 
-------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
|    outB/out_reg[1]/Q         DFF_X1        Rise  0.1680 0.1020 0.0150 0.19819  5        5.19819           1       100      F             | 
|    outB/out[1]                             Rise  0.1680 0.0000                                                                           | 
|    result[9]                               Rise  0.1680 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6320        | 
-------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[7]/Q         DFF_X1        Rise  0.1670 0.1020 0.0150 0.292382 5        5.29238           1       100      F             | 
|    outB/out[7]                             Rise  0.1670 0.0000                                                                           | 
|    result[15]                              Rise  0.1670 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6330        | 
-------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[6]/Q         DFF_X1        Rise  0.1670 0.1020 0.0150 0.269172 5        5.26917           1       100      F             | 
|    outB/out[6]                             Rise  0.1670 0.0000                                                                           | 
|    result[14]                              Rise  0.1670 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6330        | 
-------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
|    outB/out_reg[4]/Q         DFF_X1        Rise  0.1670 0.1020 0.0150 0.293626 5        5.29363           1       100      F             | 
|    outB/out[4]                             Rise  0.1670 0.0000                                                                           | 
|    result[12]                              Rise  0.1670 0.0000 0.0150          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| output delay                             | -0.2000 0.8000 | 
| data required time                       |  0.8000        | 
|                                          |                | 
| data required time                       |  0.8000        | 
| data arrival time                        | -0.1670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6330        | 
-------------------------------------------------------------


 Timing Path to outA/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : outA/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Fall  0.2000 0.0000 0.1000 2.28821  3.78726  6.07547           4       100      c             | 
|    outA/en                               Fall  0.2000 0.0000                                                                           | 
|    outA/i_0_0/A1           OR2_X1        Fall  0.2000 0.0000 0.1000          0.792385                                                  | 
|    outA/i_0_0/ZN           OR2_X1        Fall  0.2880 0.0880 0.0140 2.92755  0.87798  3.80553           1       100                    | 
|    outA/clk_gate_out_reg/E CLKGATETST_X1 Fall  0.2880 0.0000 0.0140          0.841652                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
|    outA/clk                               Rise  0.0000 0.0000                                                                          | 
|    outA/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0010 1.0010 | 
| library setup check                      | -0.0710 0.9300 | 
| data required time                       |  0.9300        | 
|                                          |                | 
| data required time                       |  0.9300        | 
| data arrival time                        | -0.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6420        | 
-------------------------------------------------------------


 Timing Path to regB/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : regB/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Fall  0.2000 0.0000 0.1000 2.28821  3.78726  6.07547           4       100      c             | 
|    regB/en                               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_0/A1           OR2_X1        Fall  0.2000 0.0000 0.1000          0.792385                                                  | 
|    regB/i_0_0/ZN           OR2_X1        Fall  0.2810 0.0810 0.0120 0.385634 0.87798  1.26361           1       100                    | 
|    regB/clk_gate_out_reg/E CLKGATETST_X1 Fall  0.2810 0.0000 0.0120          0.841652                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
|    regB/clk                               Rise  0.0000 0.0000                                                                          | 
|    regB/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| library setup check                      | -0.0700 0.9300 | 
| data required time                       |  0.9300        | 
|                                          |                | 
| data required time                       |  0.9300        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6490        | 
-------------------------------------------------------------


 Timing Path to regA/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : regA/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Fall  0.2000 0.0000 0.1000 2.28821  3.78726  6.07547           4       100      c             | 
|    regA/en                               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_0/A1           OR2_X1        Fall  0.2000 0.0000 0.1000          0.792385                                                  | 
|    regA/i_0_0/ZN           OR2_X1        Fall  0.2810 0.0810 0.0120 0.387022 0.87798  1.265             1       100                    | 
|    regA/clk_gate_out_reg/E CLKGATETST_X1 Fall  0.2810 0.0000 0.0120          0.841652                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
|    regA/clk                               Rise  0.0000 0.0000                                                                          | 
|    regA/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| library setup check                      | -0.0700 0.9300 | 
| data required time                       |  0.9300        | 
|                                          |                | 
| data required time                       |  0.9300        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6490        | 
-------------------------------------------------------------


 Timing Path to outB/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : outB/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Fall  0.2000 0.0000 0.1000 2.28821  3.78726  6.07547           4       100      c             | 
|    outB/en                               Fall  0.2000 0.0000                                                                           | 
|    outB/i_0_0/A1           OR2_X1        Fall  0.2000 0.0000 0.1000          0.792385                                                  | 
|    outB/i_0_0/ZN           OR2_X1        Fall  0.2810 0.0810 0.0120 0.375218 0.87798  1.2532            1       100                    | 
|    outB/clk_gate_out_reg/E CLKGATETST_X1 Fall  0.2810 0.0000 0.0120          0.841652                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  6.67034 11.975            4       100      c    K        | 
|    outB/clk                               Rise  0.0000 0.0000                                                                          | 
|    outB/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0010 1.0010 | 
| library setup check                      | -0.0700 0.9310 | 
| data required time                       |  0.9310        | 
|                                          |                | 
| data required time                       |  0.9310        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6500        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290             3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Rise  0.2100 0.1430 0.0550             5.78249  17.0257  22.8082           11      100      F             | 
|    regB/out[1]                             Rise  0.2100 0.0000                                                                                       | 
|    mult/inputB[1]                          Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Rise  0.2100 0.0000                                                                                       | 
|    mult/i_0/i_32/A1          NAND2_X1      Rise  0.2130 0.0030 0.0550    0.0020            1.59903                                                   | 
|    mult/i_0/i_32/ZN          NAND2_X1      Fall  0.2410 0.0280 0.0200             0.790892 3.3282   4.11909           2       100                    | 
|    mult/i_0/i_33/A2          NOR2_X1       Fall  0.2410 0.0000 0.0200                      1.56385                                                   | 
|    mult/i_0/i_33/ZN          NOR2_X1       Rise  0.2840 0.0430 0.0250             0.344234 3.32658  3.67082           2       100                    | 
|    mult/i_0/i_35/A           AOI21_X1      Rise  0.2840 0.0000 0.0250                      1.62635                                                   | 
|    mult/i_0/i_35/ZN          AOI21_X1      Fall  0.3010 0.0170 0.0110             1.11521  0.97463  2.08984           1       100                    | 
|    mult/i_0/result[1]                      Fall  0.3010 0.0000                                                                                       | 
|    mult/result[1]                          Fall  0.3010 0.0000                                                                                       | 
|    outA/inp[1]                             Fall  0.3010 0.0000                                                                                       | 
|    outA/i_0_3/A2             AND2_X1       Fall  0.3010 0.0000 0.0110                      0.894119                                                  | 
|    outA/i_0_3/ZN             AND2_X1       Fall  0.3340 0.0330 0.0070             1.04108  1.14029  2.18137           1       100                    | 
|    outA/out_reg[1]/D         DFF_X1        Fall  0.3340 0.0000 0.0070                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99994  6.85152  9.85146           8       100      FA   K        | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0310 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.3340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.6980        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Rise  0.2050 0.1380 0.0500 4.7662   15.7442  20.5104           11      100      F             | 
|    regB/out[0]                             Rise  0.2050 0.0000                                                                           | 
|    mult/inputB[0]                          Rise  0.2050 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Rise  0.2050 0.0000                                                                           | 
|    mult/i_0/i_28/A1          AND2_X1       Rise  0.2060 0.0010 0.0500          0.918145                                                  | 
|    mult/i_0/i_28/ZN          AND2_X1       Rise  0.2500 0.0440 0.0110 1.36681  0.97463  2.34144           1       100                    | 
|    mult/i_0/result[0]                      Rise  0.2500 0.0000                                                                           | 
|    mult/result[0]                          Rise  0.2500 0.0000                                                                           | 
|    outA/inp[0]                             Rise  0.2500 0.0000                                                                           | 
|    outA/i_0_2/A2             AND2_X1       Rise  0.2500 0.0000 0.0110          0.97463                                                   | 
|    outA/i_0_2/ZN             AND2_X1       Rise  0.2810 0.0310 0.0090 0.320527 1.14029  1.46082           1       100                    | 
|    outA/out_reg[0]/D         DFF_X1        Rise  0.2810 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260             2.99994  6.85152  9.85146           8       100      FA   K        | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0630 1.0630 | 
| library setup check                      | -0.0280 1.0350 | 
| data required time                       |  1.0350        | 
|                                          |                | 
| data required time                       |  1.0350        | 
| data arrival time                        | -0.2810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7540        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                 Fall  0.2000 0.0000 0.1000 0.611413 0.97463  1.58604           1       100      c             | 
|    regA/inp[2]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_4/ZN     AND2_X1 Fall  0.2660 0.0660 0.0100 0.768018 1.14029  1.90831           1       100                    | 
|    regA/out_reg[2]/D DFF_X1  Fall  0.2660 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[2]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2660        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7640        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                 Fall  0.2000 0.0000 0.1000 0.21307  0.97463  1.1877            1       100      c             | 
|    regA/inp[0]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_2/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.563499 1.14029  1.70379           1       100                    | 
|    regA/out_reg[0]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7650        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                 Fall  0.2000 0.0000 0.1000 0.19393  0.97463  1.16856           1       100      c             | 
|    regA/inp[1]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_3/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.683675 1.14029  1.82396           1       100                    | 
|    regA/out_reg[1]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7650        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                 Fall  0.2000 0.0000 0.1000 0.562809 0.97463  1.53744           1       100      c             | 
|    regA/inp[3]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_5/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.276432 1.14029  1.41672           1       100                    | 
|    regA/out_reg[3]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                 Fall  0.2000 0.0000 0.1000 0.656801 0.97463  1.63143           1       100      c             | 
|    regA/inp[4]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_6/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.366307 1.14029  1.5066            1       100                    | 
|    regA/out_reg[4]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[4]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                 Fall  0.2000 0.0000 0.1000 0.280247 0.97463  1.25488           1       100      c             | 
|    regA/inp[5]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_7/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.237266 1.14029  1.37756           1       100                    | 
|    regA/out_reg[5]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[5]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                 Fall  0.2000 0.0000 0.1000 0.392088 0.97463  1.36672           1       100      c             | 
|    regA/inp[6]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_8/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.205289 1.14029  1.34558           1       100                    | 
|    regA/out_reg[6]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                 Fall  0.2000 0.0000 0.1000 0.201297 0.97463  1.17593           1       100      c             | 
|    regA/inp[7]               Fall  0.2000 0.0000                                                                           | 
|    regA/i_0_9/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regA/i_0_9/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.275028 1.14029  1.41532           1       100                    | 
|    regA/out_reg[7]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0620 1.0620 | 
| library setup check                      | -0.0320 1.0300 | 
| data required time                       |  1.0300        | 
|                                          |                | 
| data required time                       |  1.0300        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7660        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                 Fall  0.2000 0.0000 0.1000 0.572781 0.97463  1.54741           1       100      c             | 
|    regB/inp[6]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_8/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.455542 1.14029  1.59583           1       100                    | 
|    regB/out_reg[6]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[6]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0320 1.0320 | 
| data required time                       |  1.0320        | 
|                                          |                | 
| data required time                       |  1.0320        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7670        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                 Fall  0.2000 0.0000 0.1000 0.614623 0.97463  1.58925           1       100      c             | 
|    regB/inp[1]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_3/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.589151 1.14029  1.72944           1       100                    | 
|    regB/out_reg[1]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0650 1.0650 | 
| library setup check                      | -0.0320 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7680        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                 Fall  0.2000 0.0000 0.1000 0.395886 0.97463  1.37052           1       100      c             | 
|    regB/inp[2]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_4/ZN     AND2_X1 Fall  0.2650 0.0650 0.0100 0.546759 1.14029  1.68705           1       100                    | 
|    regB/out_reg[2]/D DFF_X1  Fall  0.2650 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0650 1.0650 | 
| library setup check                      | -0.0320 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7680        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                 Fall  0.2000 0.0000 0.1000 0.452494 0.97463  1.42712           1       100      c             | 
|    regB/inp[3]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_5/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.380978 1.14029  1.52127           1       100                    | 
|    regB/out_reg[3]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0310 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7690        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                 Fall  0.2000 0.0000 0.1000 0.456649 0.97463  1.43128           1       100      c             | 
|    regB/inp[4]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_6/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.303892 1.14029  1.44418           1       100                    | 
|    regB/out_reg[4]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0310 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7690        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                 Fall  0.2000 0.0000 0.1000 0.276261 0.97463  1.25089           1       100      c             | 
|    regB/inp[5]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_7/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.153661 1.14029  1.29395           1       100                    | 
|    regB/out_reg[5]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[5]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0310 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7690        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                 Fall  0.2000 0.0000 0.1000 0.209913 0.97463  1.18454           1       100      c             | 
|    regB/inp[7]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_9/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.383049 1.14029  1.52334           1       100                    | 
|    regB/out_reg[7]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0640 1.0640 | 
| library setup check                      | -0.0310 1.0330 | 
| data required time                       |  1.0330        | 
|                                          |                | 
| data required time                       |  1.0330        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7690        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                 Fall  0.2000 0.0000 0.1000 0.615851 0.97463  1.59048           1       100      c             | 
|    regB/inp[0]               Fall  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2     AND2_X1 Fall  0.2000 0.0000 0.1000          0.894119                                                  | 
|    regB/i_0_2/ZN     AND2_X1 Fall  0.2640 0.0640 0.0090 0.236089 1.14029  1.37638           1       100                    | 
|    regB/out_reg[0]/D DFF_X1  Fall  0.2640 0.0000 0.0090          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.0000 1.0000 | 
| target clock propagated network latency  |  0.0650 1.0650 | 
| library setup check                      | -0.0310 1.0340 | 
| data required time                       |  1.0340        | 
|                                          |                | 
| data required time                       |  1.0340        | 
| data arrival time                        | -0.2640        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.7700        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 274M, CVMEM - 874M, PVMEM - 904M)
