<use f='llvm/build/lib/Target/AMDGPU/R600GenDAGISel.inc' l='9526' u='r' c='_ZN12_GLOBAL__N_116R600DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/AMDGPU/R600GenDAGISel.inc' l='9526' u='r' c='_ZN12_GLOBAL__N_116R600DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='494' c='_ZN12_GLOBAL__N_121AMDGPUCFGStructurizer20getBranchNzeroOpcodeEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='505' c='_ZN12_GLOBAL__N_121AMDGPUCFGStructurizer19getBranchZeroOpcodeEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='553' c='_ZN12_GLOBAL__N_121AMDGPUCFGStructurizer12isCondBranchEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='372' c='_ZNK4llvm18R600TargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='648' u='r' c='_ZL8isBranchj'/>
