Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 30 08:20:16 2020
| Host         : betu-nb-p1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg1_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[ruyacik_addr][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[ruyacik_addr][15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.460        0.000                      0                 4158        0.036        0.000                      0                 4158       19.020        0.000                       0                  1299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         28.460        0.000                      0                 4158        0.036        0.000                      0                 4158       19.020        0.000                       0                  1299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.460ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.945ns  (logic 5.596ns (51.126%)  route 5.349ns (48.874%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 42.656 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.437    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.551    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.885 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000    13.885    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__6_n_6
    SLICE_X44Y92         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.477    42.656    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y92         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][29]/C
                         clock pessimism              0.229    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.062    42.346    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][29]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                 28.460    

Slack (MET) :             28.481ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.924ns  (logic 5.575ns (51.032%)  route 5.349ns (48.968%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 42.656 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.437    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.551    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.864 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000    13.864    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__6_n_4
    SLICE_X44Y92         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.477    42.656    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y92         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][31]/C
                         clock pessimism              0.229    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.062    42.346    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][31]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                         -13.864    
  -------------------------------------------------------------------
                         slack                                 28.481    

Slack (MET) :             28.555ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 5.501ns (50.698%)  route 5.349ns (49.302%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 42.656 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.437    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.551    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.790 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000    13.790    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__6_n_5
    SLICE_X44Y92         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.477    42.656    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y92         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][30]/C
                         clock pessimism              0.229    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.062    42.346    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][30]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                 28.555    

Slack (MET) :             28.571ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.834ns  (logic 5.485ns (50.625%)  route 5.349ns (49.375%))
  Logic Levels:           20  (CARRY4=15 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 42.656 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.437    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.551    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.774 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000    13.774    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__6_n_7
    SLICE_X44Y92         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.477    42.656    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y92         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][28]/C
                         clock pessimism              0.229    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X44Y92         FDRE (Setup_fdre_C_D)        0.062    42.346    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][28]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                 28.571    

Slack (MET) :             28.574ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.831ns  (logic 5.482ns (50.612%)  route 5.349ns (49.388%))
  Logic Levels:           19  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 42.656 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.437    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.771 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000    13.771    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5_n_6
    SLICE_X44Y91         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.477    42.656    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y91         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][25]/C
                         clock pessimism              0.229    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.062    42.346    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][25]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                 28.574    

Slack (MET) :             28.595ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.810ns  (logic 5.461ns (50.516%)  route 5.349ns (49.484%))
  Logic Levels:           19  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 42.656 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.437    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.750 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000    13.750    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5_n_4
    SLICE_X44Y91         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.477    42.656    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y91         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][27]/C
                         clock pessimism              0.229    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.062    42.346    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][27]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                 28.595    

Slack (MET) :             28.669ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.736ns  (logic 5.387ns (50.175%)  route 5.349ns (49.825%))
  Logic Levels:           19  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 42.656 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.437    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.676 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000    13.676    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5_n_5
    SLICE_X44Y91         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.477    42.656    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y91         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][26]/C
                         clock pessimism              0.229    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.062    42.346    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][26]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                 28.669    

Slack (MET) :             28.685ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 5.371ns (50.100%)  route 5.349ns (49.900%))
  Logic Levels:           19  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 42.656 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.437    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.660 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000    13.660    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__5_n_7
    SLICE_X44Y91         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.477    42.656    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y91         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][24]/C
                         clock pessimism              0.229    42.885    
                         clock uncertainty           -0.601    42.284    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.062    42.346    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][24]
  -------------------------------------------------------------------
                         required time                         42.346    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                 28.685    

Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.717ns  (logic 5.368ns (50.086%)  route 5.349ns (49.914%))
  Logic Levels:           18  (CARRY4=13 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 42.655 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.657 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    13.657    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_6
    SLICE_X44Y90         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.476    42.655    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y90         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][21]/C
                         clock pessimism              0.229    42.884    
                         clock uncertainty           -0.601    42.283    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)        0.062    42.345    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][21]
  -------------------------------------------------------------------
                         required time                         42.345    
                         arrival time                         -13.657    
  -------------------------------------------------------------------
                         slack                                 28.687    

Slack (MET) :             28.708ns  (required time - arrival time)
  Source:                 system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.696ns  (logic 5.347ns (49.988%)  route 5.349ns (50.012%))
  Logic Levels:           18  (CARRY4=13 LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 42.655 - 40.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.646     2.940    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse][1]/Q
                         net (fo=4, routed)           0.975     4.371    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[h_sync_pulse]__0[1]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.124     4.495 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11/O
                         net (fo=1, routed)           0.000     4.495    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_11_n_0
    SLICE_X37Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.045 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.045    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry_i_4_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.267 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_1__3/O[0]
                         net (fo=10, routed)          1.735     7.002    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/O[0]
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     7.301 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.509     7.810    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_3_n_0
    SLICE_X48Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.934 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.934    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_i_7_n_0
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.484 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.484    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__0_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.598 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.598    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__1_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.712 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.712    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]2__1_carry__2_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.983 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5/CO[0]
                         net (fo=6, routed)           0.994     9.977    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__0_i_5_n_3
    SLICE_X45Y90         LUT4 (Prop_lut4_I3_O)        0.373    10.350 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.350    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1_i_3_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    10.886 f  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/v[xcount]1_carry__1/CO[2]
                         net (fo=65, routed)          1.137    12.022    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/load
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.313    12.335 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000    12.335    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i__carry_i_5__4_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.867 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.867    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.981 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.981    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__0_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.095 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.095    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__1_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.209 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.209    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__2_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.323    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__3_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.636 r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4/O[3]
                         net (fo=1, routed)           0.000    13.636    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/i_/i_/i__carry__4_n_4
    SLICE_X44Y90         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        1.476    42.655    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/s00_axi_aclk
    SLICE_X44Y90         FDRE                                         r  system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][23]/C
                         clock pessimism              0.229    42.884    
                         clock uncertainty           -0.601    42.283    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)        0.062    42.345    system/bd_embVision_i/vga_timing_controller_0/U0/vga_timing_controller_v1_0_S00_AXI_inst/vga_timing_ctrller_inst/r_reg[xcount][23]
  -------------------------------------------------------------------
                         required time                         42.345    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                 28.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.596%)  route 0.106ns (45.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.659     0.995    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.106     1.229    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X31Y99         FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.845     1.211    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.018     1.194    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.904%)  route 0.166ns (54.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.659     0.995    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.166     1.302    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    SLICE_X31Y99         FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.845     1.211    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.075     1.251    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.246%)  route 0.313ns (62.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.577     0.913    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[27]/Q
                         net (fo=1, routed)           0.313     1.367    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[27]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.412 r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.412    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[27]
    SLICE_X28Y100        FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.931     1.297    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.354    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg1_reg[11]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[1].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.838%)  route 0.450ns (76.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.557     0.893    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y59         FDRE                                         r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg1_reg[11]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg1_reg[11]_rep__0/Q
                         net (fo=12, routed)          0.450     1.484    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[1].bram_b/slv_reg1_reg[11]_rep__0[11]
    RAMB36_X2Y9          RAMB36E1                                     r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[1].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.873     1.239    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[1].bram_b/s00_axi_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[1].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.030     1.209    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.392    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[1].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[5].bram_r/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.368%)  route 0.323ns (69.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.555     0.891    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y91         FDRE                                         r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=13, routed)          0.323     1.355    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[5].bram_r/slv_reg2_reg[23][2]
    RAMB36_X2Y17         RAMB36E1                                     r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[5].bram_r/ramb_bl.ramb36_dp_bl.ram36_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.865     1.231    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[5].bram_r/s00_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[5].bram_r/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.264     0.967    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.263    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[5].bram_r/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.790%)  route 0.349ns (65.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.577     0.913    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=10, routed)          0.349     1.402    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[47][3]
    SLICE_X29Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.447 r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1/O
                         net (fo=1, routed)           0.000     1.447    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1_n_0
    SLICE_X29Y102        FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.931     1.297    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y102        FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.092     1.354    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.322%)  route 0.177ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.659     0.995    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y102        FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.177     1.313    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.930     1.296    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.557     0.893    system/bd_embVision_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system/bd_embVision_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.114     1.148    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X34Y91         SRLC32E                                      r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.824     1.190    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.574     0.910    system/bd_embVision_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y88         FDRE                                         r  system/bd_embVision_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  system/bd_embVision_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.119     1.157    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y88         SRLC32E                                      r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.842     1.208    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.052    system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[1].bram_r/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.546     0.882    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y76         FDRE                                         r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/slv_reg1_reg[8]/Q
                         net (fo=13, routed)          0.183     1.229    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[1].bram_r/slv_reg1_reg[11][8]
    RAMB36_X2Y15         RAMB36E1                                     r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[1].bram_r/ramb_bl.ramb36_dp_bl.ram36_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system/bd_embVision_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system/bd_embVision_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1299, routed)        0.855     1.221    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[1].bram_r/s00_axi_aclk
    RAMB36_X2Y15         RAMB36E1                                     r  system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[1].bram_r/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
                         clock pessimism             -0.281     0.940    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.123    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_r_chain[1].bram_r/ramb_bl.ramb36_dp_bl.ram36_bl
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system/bd_embVision_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[1].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[1].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[4].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[4].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y7    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[7].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y7    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_b_chain[7].bram_b/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_g_chain[0].bram_g/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_g_chain[0].bram_g/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_g_chain[1].bram_g/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8    system/bd_embVision_i/img_buffer_0/U0/img_buffer_v1_0_S00_AXI_inst/synth.img_buff_synth/bram_g_chain[1].bram_g/ramb_bl.ramb36_dp_bl.ram36_bl/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X26Y104  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X26Y104  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X38Y103  system/bd_embVision_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y87   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X32Y96   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X32Y95   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X32Y95   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X32Y96   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y87   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X32Y96   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y107  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y106  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y106  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y107  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y107  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y107  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y106  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X30Y106  system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X34Y90   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X34Y90   system/bd_embVision_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



