    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; TE
TE__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
TE__0__MASK EQU 0x20
TE__0__PC EQU CYREG_PRT0_PC5
TE__0__PORT EQU 0
TE__0__SHIFT EQU 5
TE__AG EQU CYREG_PRT0_AG
TE__AMUX EQU CYREG_PRT0_AMUX
TE__BIE EQU CYREG_PRT0_BIE
TE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TE__BYP EQU CYREG_PRT0_BYP
TE__CTL EQU CYREG_PRT0_CTL
TE__DM0 EQU CYREG_PRT0_DM0
TE__DM1 EQU CYREG_PRT0_DM1
TE__DM2 EQU CYREG_PRT0_DM2
TE__DR EQU CYREG_PRT0_DR
TE__INP_DIS EQU CYREG_PRT0_INP_DIS
TE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TE__LCD_EN EQU CYREG_PRT0_LCD_EN
TE__MASK EQU 0x20
TE__PORT EQU 0
TE__PRT EQU CYREG_PRT0_PRT
TE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TE__PS EQU CYREG_PRT0_PS
TE__SHIFT EQU 5
TE__SLW EQU CYREG_PRT0_SLW

; CLK
CLK__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
CLK__0__MASK EQU 0x10
CLK__0__PC EQU CYREG_IO_PC_PRT15_PC4
CLK__0__PORT EQU 15
CLK__0__SHIFT EQU 4
CLK__AG EQU CYREG_PRT15_AG
CLK__AMUX EQU CYREG_PRT15_AMUX
CLK__BIE EQU CYREG_PRT15_BIE
CLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CLK__BYP EQU CYREG_PRT15_BYP
CLK__CTL EQU CYREG_PRT15_CTL
CLK__DM0 EQU CYREG_PRT15_DM0
CLK__DM1 EQU CYREG_PRT15_DM1
CLK__DM2 EQU CYREG_PRT15_DM2
CLK__DR EQU CYREG_PRT15_DR
CLK__INP_DIS EQU CYREG_PRT15_INP_DIS
CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CLK__LCD_EN EQU CYREG_PRT15_LCD_EN
CLK__MASK EQU 0x10
CLK__PORT EQU 15
CLK__PRT EQU CYREG_PRT15_PRT
CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CLK__PS EQU CYREG_PRT15_PS
CLK__SHIFT EQU 4
CLK__SLW EQU CYREG_PRT15_SLW

; SW1
SW1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
SW1__0__MASK EQU 0x01
SW1__0__PC EQU CYREG_PRT0_PC0
SW1__0__PORT EQU 0
SW1__0__SHIFT EQU 0
SW1__AG EQU CYREG_PRT0_AG
SW1__AMUX EQU CYREG_PRT0_AMUX
SW1__BIE EQU CYREG_PRT0_BIE
SW1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW1__BYP EQU CYREG_PRT0_BYP
SW1__CTL EQU CYREG_PRT0_CTL
SW1__DM0 EQU CYREG_PRT0_DM0
SW1__DM1 EQU CYREG_PRT0_DM1
SW1__DM2 EQU CYREG_PRT0_DM2
SW1__DR EQU CYREG_PRT0_DR
SW1__INP_DIS EQU CYREG_PRT0_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW1__LCD_EN EQU CYREG_PRT0_LCD_EN
SW1__MASK EQU 0x01
SW1__PORT EQU 0
SW1__PRT EQU CYREG_PRT0_PRT
SW1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW1__PS EQU CYREG_PRT0_PS
SW1__SHIFT EQU 0
SW1__SLW EQU CYREG_PRT0_SLW

; SW2
SW2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SW2__0__MASK EQU 0x02
SW2__0__PC EQU CYREG_PRT0_PC1
SW2__0__PORT EQU 0
SW2__0__SHIFT EQU 1
SW2__AG EQU CYREG_PRT0_AG
SW2__AMUX EQU CYREG_PRT0_AMUX
SW2__BIE EQU CYREG_PRT0_BIE
SW2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW2__BYP EQU CYREG_PRT0_BYP
SW2__CTL EQU CYREG_PRT0_CTL
SW2__DM0 EQU CYREG_PRT0_DM0
SW2__DM1 EQU CYREG_PRT0_DM1
SW2__DM2 EQU CYREG_PRT0_DM2
SW2__DR EQU CYREG_PRT0_DR
SW2__INP_DIS EQU CYREG_PRT0_INP_DIS
SW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW2__LCD_EN EQU CYREG_PRT0_LCD_EN
SW2__MASK EQU 0x02
SW2__PORT EQU 0
SW2__PRT EQU CYREG_PRT0_PRT
SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW2__PS EQU CYREG_PRT0_PS
SW2__SHIFT EQU 1
SW2__SLW EQU CYREG_PRT0_SLW

; USB_arb_int
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_bus_reset
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_Dm
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW

; USB_Dp
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USB_dp_int
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_1
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x20
USB_ep_1__INTC_NUMBER EQU 5
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_ep_2
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x40
USB_ep_2__INTC_NUMBER EQU 6
USB_ep_2__INTC_PRIOR_NUM EQU 7
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_sof_int
USB_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_sof_int__INTC_MASK EQU 0x200000
USB_sof_int__INTC_NUMBER EQU 21
USB_sof_int__INTC_PRIOR_NUM EQU 7
USB_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USB_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USB_USB
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; DATA
DATA__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
DATA__0__MASK EQU 0x01
DATA__0__PC EQU CYREG_IO_PC_PRT15_PC0
DATA__0__PORT EQU 15
DATA__0__SHIFT EQU 0
DATA__AG EQU CYREG_PRT15_AG
DATA__AMUX EQU CYREG_PRT15_AMUX
DATA__BIE EQU CYREG_PRT15_BIE
DATA__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DATA__BYP EQU CYREG_PRT15_BYP
DATA__CTL EQU CYREG_PRT15_CTL
DATA__DM0 EQU CYREG_PRT15_DM0
DATA__DM1 EQU CYREG_PRT15_DM1
DATA__DM2 EQU CYREG_PRT15_DM2
DATA__DR EQU CYREG_PRT15_DR
DATA__INP_DIS EQU CYREG_PRT15_INP_DIS
DATA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DATA__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DATA__LCD_EN EQU CYREG_PRT15_LCD_EN
DATA__MASK EQU 0x01
DATA__PORT EQU 15
DATA__PRT EQU CYREG_PRT15_PRT
DATA__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DATA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DATA__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DATA__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DATA__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DATA__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DATA__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DATA__PS EQU CYREG_PRT15_PS
DATA__SHIFT EQU 0
DATA__SLW EQU CYREG_PRT15_SLW

; SCLK
SCLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SCLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SCLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SCLK__CFG2_SRC_SEL_MASK EQU 0x07
SCLK__INDEX EQU 0x01
SCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SCLK__PM_ACT_MSK EQU 0x02
SCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SCLK__PM_STBY_MSK EQU 0x02

; Tabs_1
Tabs_1_Sync_ctrl_reg__0__MASK EQU 0x01
Tabs_1_Sync_ctrl_reg__0__POS EQU 0
Tabs_1_Sync_ctrl_reg__1__MASK EQU 0x02
Tabs_1_Sync_ctrl_reg__1__POS EQU 1
Tabs_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Tabs_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Tabs_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Tabs_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Tabs_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Tabs_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Tabs_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Tabs_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Tabs_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Tabs_1_Sync_ctrl_reg__2__MASK EQU 0x04
Tabs_1_Sync_ctrl_reg__2__POS EQU 2
Tabs_1_Sync_ctrl_reg__3__MASK EQU 0x08
Tabs_1_Sync_ctrl_reg__3__POS EQU 3
Tabs_1_Sync_ctrl_reg__4__MASK EQU 0x10
Tabs_1_Sync_ctrl_reg__4__POS EQU 4
Tabs_1_Sync_ctrl_reg__5__MASK EQU 0x20
Tabs_1_Sync_ctrl_reg__5__POS EQU 5
Tabs_1_Sync_ctrl_reg__6__MASK EQU 0x40
Tabs_1_Sync_ctrl_reg__6__POS EQU 6
Tabs_1_Sync_ctrl_reg__7__MASK EQU 0x80
Tabs_1_Sync_ctrl_reg__7__POS EQU 7
Tabs_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Tabs_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Tabs_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Tabs_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Tabs_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Tabs_1_Sync_ctrl_reg__MASK EQU 0xFF
Tabs_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Tabs_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Tabs_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Tabs_2
Tabs_2_Sync_ctrl_reg__0__MASK EQU 0x01
Tabs_2_Sync_ctrl_reg__0__POS EQU 0
Tabs_2_Sync_ctrl_reg__1__MASK EQU 0x02
Tabs_2_Sync_ctrl_reg__1__POS EQU 1
Tabs_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Tabs_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Tabs_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Tabs_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Tabs_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Tabs_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Tabs_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Tabs_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Tabs_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Tabs_2_Sync_ctrl_reg__2__MASK EQU 0x04
Tabs_2_Sync_ctrl_reg__2__POS EQU 2
Tabs_2_Sync_ctrl_reg__3__MASK EQU 0x08
Tabs_2_Sync_ctrl_reg__3__POS EQU 3
Tabs_2_Sync_ctrl_reg__4__MASK EQU 0x10
Tabs_2_Sync_ctrl_reg__4__POS EQU 4
Tabs_2_Sync_ctrl_reg__5__MASK EQU 0x20
Tabs_2_Sync_ctrl_reg__5__POS EQU 5
Tabs_2_Sync_ctrl_reg__6__MASK EQU 0x40
Tabs_2_Sync_ctrl_reg__6__POS EQU 6
Tabs_2_Sync_ctrl_reg__7__MASK EQU 0x80
Tabs_2_Sync_ctrl_reg__7__POS EQU 7
Tabs_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Tabs_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Tabs_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Tabs_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Tabs_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Tabs_2_Sync_ctrl_reg__MASK EQU 0xFF
Tabs_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Tabs_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Tabs_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; Tabs_3
Tabs_3_Sync_ctrl_reg__0__MASK EQU 0x01
Tabs_3_Sync_ctrl_reg__0__POS EQU 0
Tabs_3_Sync_ctrl_reg__1__MASK EQU 0x02
Tabs_3_Sync_ctrl_reg__1__POS EQU 1
Tabs_3_Sync_ctrl_reg__2__MASK EQU 0x04
Tabs_3_Sync_ctrl_reg__2__POS EQU 2
Tabs_3_Sync_ctrl_reg__3__MASK EQU 0x08
Tabs_3_Sync_ctrl_reg__3__POS EQU 3
Tabs_3_Sync_ctrl_reg__4__MASK EQU 0x10
Tabs_3_Sync_ctrl_reg__4__POS EQU 4
Tabs_3_Sync_ctrl_reg__5__MASK EQU 0x20
Tabs_3_Sync_ctrl_reg__5__POS EQU 5
Tabs_3_Sync_ctrl_reg__6__MASK EQU 0x40
Tabs_3_Sync_ctrl_reg__6__POS EQU 6
Tabs_3_Sync_ctrl_reg__7__MASK EQU 0x80
Tabs_3_Sync_ctrl_reg__7__POS EQU 7
Tabs_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Tabs_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Tabs_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Tabs_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Tabs_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Tabs_3_Sync_ctrl_reg__MASK EQU 0xFF
Tabs_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Tabs_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Tabs_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; Tabs_4
Tabs_4_Sync_ctrl_reg__0__MASK EQU 0x01
Tabs_4_Sync_ctrl_reg__0__POS EQU 0
Tabs_4_Sync_ctrl_reg__1__MASK EQU 0x02
Tabs_4_Sync_ctrl_reg__1__POS EQU 1
Tabs_4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Tabs_4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Tabs_4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Tabs_4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Tabs_4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Tabs_4_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Tabs_4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Tabs_4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Tabs_4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Tabs_4_Sync_ctrl_reg__2__MASK EQU 0x04
Tabs_4_Sync_ctrl_reg__2__POS EQU 2
Tabs_4_Sync_ctrl_reg__3__MASK EQU 0x08
Tabs_4_Sync_ctrl_reg__3__POS EQU 3
Tabs_4_Sync_ctrl_reg__4__MASK EQU 0x10
Tabs_4_Sync_ctrl_reg__4__POS EQU 4
Tabs_4_Sync_ctrl_reg__5__MASK EQU 0x20
Tabs_4_Sync_ctrl_reg__5__POS EQU 5
Tabs_4_Sync_ctrl_reg__6__MASK EQU 0x40
Tabs_4_Sync_ctrl_reg__6__POS EQU 6
Tabs_4_Sync_ctrl_reg__7__MASK EQU 0x80
Tabs_4_Sync_ctrl_reg__7__POS EQU 7
Tabs_4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Tabs_4_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Tabs_4_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Tabs_4_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Tabs_4_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Tabs_4_Sync_ctrl_reg__MASK EQU 0xFF
Tabs_4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Tabs_4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Tabs_4_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; LED_InA
LED_InA__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
LED_InA__0__MASK EQU 0x10
LED_InA__0__PC EQU CYREG_PRT1_PC4
LED_InA__0__PORT EQU 1
LED_InA__0__SHIFT EQU 4
LED_InA__AG EQU CYREG_PRT1_AG
LED_InA__AMUX EQU CYREG_PRT1_AMUX
LED_InA__BIE EQU CYREG_PRT1_BIE
LED_InA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_InA__BYP EQU CYREG_PRT1_BYP
LED_InA__CTL EQU CYREG_PRT1_CTL
LED_InA__DM0 EQU CYREG_PRT1_DM0
LED_InA__DM1 EQU CYREG_PRT1_DM1
LED_InA__DM2 EQU CYREG_PRT1_DM2
LED_InA__DR EQU CYREG_PRT1_DR
LED_InA__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_InA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_InA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_InA__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_InA__MASK EQU 0x10
LED_InA__PORT EQU 1
LED_InA__PRT EQU CYREG_PRT1_PRT
LED_InA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_InA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_InA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_InA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_InA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_InA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_InA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_InA__PS EQU CYREG_PRT1_PS
LED_InA__SHIFT EQU 4
LED_InA__SLW EQU CYREG_PRT1_SLW

; LED_InB
LED_InB__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
LED_InB__0__MASK EQU 0x40
LED_InB__0__PC EQU CYREG_PRT1_PC6
LED_InB__0__PORT EQU 1
LED_InB__0__SHIFT EQU 6
LED_InB__AG EQU CYREG_PRT1_AG
LED_InB__AMUX EQU CYREG_PRT1_AMUX
LED_InB__BIE EQU CYREG_PRT1_BIE
LED_InB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_InB__BYP EQU CYREG_PRT1_BYP
LED_InB__CTL EQU CYREG_PRT1_CTL
LED_InB__DM0 EQU CYREG_PRT1_DM0
LED_InB__DM1 EQU CYREG_PRT1_DM1
LED_InB__DM2 EQU CYREG_PRT1_DM2
LED_InB__DR EQU CYREG_PRT1_DR
LED_InB__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_InB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_InB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_InB__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_InB__MASK EQU 0x40
LED_InB__PORT EQU 1
LED_InB__PRT EQU CYREG_PRT1_PRT
LED_InB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_InB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_InB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_InB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_InB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_InB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_InB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_InB__PS EQU CYREG_PRT1_PS
LED_InB__SHIFT EQU 6
LED_InB__SLW EQU CYREG_PRT1_SLW

; LED_OutA
LED_OutA__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_OutA__0__MASK EQU 0x02
LED_OutA__0__PC EQU CYREG_PRT2_PC1
LED_OutA__0__PORT EQU 2
LED_OutA__0__SHIFT EQU 1
LED_OutA__AG EQU CYREG_PRT2_AG
LED_OutA__AMUX EQU CYREG_PRT2_AMUX
LED_OutA__BIE EQU CYREG_PRT2_BIE
LED_OutA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_OutA__BYP EQU CYREG_PRT2_BYP
LED_OutA__CTL EQU CYREG_PRT2_CTL
LED_OutA__DM0 EQU CYREG_PRT2_DM0
LED_OutA__DM1 EQU CYREG_PRT2_DM1
LED_OutA__DM2 EQU CYREG_PRT2_DM2
LED_OutA__DR EQU CYREG_PRT2_DR
LED_OutA__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_OutA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_OutA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_OutA__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_OutA__MASK EQU 0x02
LED_OutA__PORT EQU 2
LED_OutA__PRT EQU CYREG_PRT2_PRT
LED_OutA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_OutA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_OutA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_OutA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_OutA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_OutA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_OutA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_OutA__PS EQU CYREG_PRT2_PS
LED_OutA__SHIFT EQU 1
LED_OutA__SLW EQU CYREG_PRT2_SLW

; LED_OutB
LED_OutB__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED_OutB__0__MASK EQU 0x80
LED_OutB__0__PC EQU CYREG_PRT1_PC7
LED_OutB__0__PORT EQU 1
LED_OutB__0__SHIFT EQU 7
LED_OutB__AG EQU CYREG_PRT1_AG
LED_OutB__AMUX EQU CYREG_PRT1_AMUX
LED_OutB__BIE EQU CYREG_PRT1_BIE
LED_OutB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_OutB__BYP EQU CYREG_PRT1_BYP
LED_OutB__CTL EQU CYREG_PRT1_CTL
LED_OutB__DM0 EQU CYREG_PRT1_DM0
LED_OutB__DM1 EQU CYREG_PRT1_DM1
LED_OutB__DM2 EQU CYREG_PRT1_DM2
LED_OutB__DR EQU CYREG_PRT1_DR
LED_OutB__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_OutB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_OutB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_OutB__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_OutB__MASK EQU 0x80
LED_OutB__PORT EQU 1
LED_OutB__PRT EQU CYREG_PRT1_PRT
LED_OutB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_OutB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_OutB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_OutB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_OutB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_OutB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_OutB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_OutB__PS EQU CYREG_PRT1_PS
LED_OutB__SHIFT EQU 7
LED_OutB__SLW EQU CYREG_PRT1_SLW

; MIDI_IN1
MIDI_IN1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
MIDI_IN1__0__MASK EQU 0x04
MIDI_IN1__0__PC EQU CYREG_PRT1_PC2
MIDI_IN1__0__PORT EQU 1
MIDI_IN1__0__SHIFT EQU 2
MIDI_IN1__AG EQU CYREG_PRT1_AG
MIDI_IN1__AMUX EQU CYREG_PRT1_AMUX
MIDI_IN1__BIE EQU CYREG_PRT1_BIE
MIDI_IN1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MIDI_IN1__BYP EQU CYREG_PRT1_BYP
MIDI_IN1__CTL EQU CYREG_PRT1_CTL
MIDI_IN1__DM0 EQU CYREG_PRT1_DM0
MIDI_IN1__DM1 EQU CYREG_PRT1_DM1
MIDI_IN1__DM2 EQU CYREG_PRT1_DM2
MIDI_IN1__DR EQU CYREG_PRT1_DR
MIDI_IN1__INP_DIS EQU CYREG_PRT1_INP_DIS
MIDI_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MIDI_IN1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MIDI_IN1__LCD_EN EQU CYREG_PRT1_LCD_EN
MIDI_IN1__MASK EQU 0x04
MIDI_IN1__PORT EQU 1
MIDI_IN1__PRT EQU CYREG_PRT1_PRT
MIDI_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MIDI_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MIDI_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MIDI_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MIDI_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MIDI_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MIDI_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MIDI_IN1__PS EQU CYREG_PRT1_PS
MIDI_IN1__SHIFT EQU 2
MIDI_IN1__SLW EQU CYREG_PRT1_SLW

; MIDI_IN2
MIDI_IN2__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
MIDI_IN2__0__MASK EQU 0x01
MIDI_IN2__0__PC EQU CYREG_PRT3_PC0
MIDI_IN2__0__PORT EQU 3
MIDI_IN2__0__SHIFT EQU 0
MIDI_IN2__AG EQU CYREG_PRT3_AG
MIDI_IN2__AMUX EQU CYREG_PRT3_AMUX
MIDI_IN2__BIE EQU CYREG_PRT3_BIE
MIDI_IN2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MIDI_IN2__BYP EQU CYREG_PRT3_BYP
MIDI_IN2__CTL EQU CYREG_PRT3_CTL
MIDI_IN2__DM0 EQU CYREG_PRT3_DM0
MIDI_IN2__DM1 EQU CYREG_PRT3_DM1
MIDI_IN2__DM2 EQU CYREG_PRT3_DM2
MIDI_IN2__DR EQU CYREG_PRT3_DR
MIDI_IN2__INP_DIS EQU CYREG_PRT3_INP_DIS
MIDI_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MIDI_IN2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MIDI_IN2__LCD_EN EQU CYREG_PRT3_LCD_EN
MIDI_IN2__MASK EQU 0x01
MIDI_IN2__PORT EQU 3
MIDI_IN2__PRT EQU CYREG_PRT3_PRT
MIDI_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MIDI_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MIDI_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MIDI_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MIDI_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MIDI_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MIDI_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MIDI_IN2__PS EQU CYREG_PRT3_PS
MIDI_IN2__SHIFT EQU 0
MIDI_IN2__SLW EQU CYREG_PRT3_SLW

; MIDI_PWR
MIDI_PWR__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
MIDI_PWR__0__MASK EQU 0x20
MIDI_PWR__0__PC EQU CYREG_PRT1_PC5
MIDI_PWR__0__PORT EQU 1
MIDI_PWR__0__SHIFT EQU 5
MIDI_PWR__AG EQU CYREG_PRT1_AG
MIDI_PWR__AMUX EQU CYREG_PRT1_AMUX
MIDI_PWR__BIE EQU CYREG_PRT1_BIE
MIDI_PWR__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MIDI_PWR__BYP EQU CYREG_PRT1_BYP
MIDI_PWR__CTL EQU CYREG_PRT1_CTL
MIDI_PWR__DM0 EQU CYREG_PRT1_DM0
MIDI_PWR__DM1 EQU CYREG_PRT1_DM1
MIDI_PWR__DM2 EQU CYREG_PRT1_DM2
MIDI_PWR__DR EQU CYREG_PRT1_DR
MIDI_PWR__INP_DIS EQU CYREG_PRT1_INP_DIS
MIDI_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MIDI_PWR__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MIDI_PWR__LCD_EN EQU CYREG_PRT1_LCD_EN
MIDI_PWR__MASK EQU 0x20
MIDI_PWR__PORT EQU 1
MIDI_PWR__PRT EQU CYREG_PRT1_PRT
MIDI_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MIDI_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MIDI_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MIDI_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MIDI_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MIDI_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MIDI_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MIDI_PWR__PS EQU CYREG_PRT1_PS
MIDI_PWR__SHIFT EQU 5
MIDI_PWR__SLW EQU CYREG_PRT1_SLW

; MIDI_OUT1
MIDI_OUT1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
MIDI_OUT1__0__MASK EQU 0x10
MIDI_OUT1__0__PC EQU CYREG_PRT0_PC4
MIDI_OUT1__0__PORT EQU 0
MIDI_OUT1__0__SHIFT EQU 4
MIDI_OUT1__AG EQU CYREG_PRT0_AG
MIDI_OUT1__AMUX EQU CYREG_PRT0_AMUX
MIDI_OUT1__BIE EQU CYREG_PRT0_BIE
MIDI_OUT1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MIDI_OUT1__BYP EQU CYREG_PRT0_BYP
MIDI_OUT1__CTL EQU CYREG_PRT0_CTL
MIDI_OUT1__DM0 EQU CYREG_PRT0_DM0
MIDI_OUT1__DM1 EQU CYREG_PRT0_DM1
MIDI_OUT1__DM2 EQU CYREG_PRT0_DM2
MIDI_OUT1__DR EQU CYREG_PRT0_DR
MIDI_OUT1__INP_DIS EQU CYREG_PRT0_INP_DIS
MIDI_OUT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MIDI_OUT1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MIDI_OUT1__LCD_EN EQU CYREG_PRT0_LCD_EN
MIDI_OUT1__MASK EQU 0x10
MIDI_OUT1__PORT EQU 0
MIDI_OUT1__PRT EQU CYREG_PRT0_PRT
MIDI_OUT1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MIDI_OUT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MIDI_OUT1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MIDI_OUT1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MIDI_OUT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MIDI_OUT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MIDI_OUT1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MIDI_OUT1__PS EQU CYREG_PRT0_PS
MIDI_OUT1__SHIFT EQU 4
MIDI_OUT1__SLW EQU CYREG_PRT0_SLW

; MIDI_OUT2
MIDI_OUT2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
MIDI_OUT2__0__MASK EQU 0x08
MIDI_OUT2__0__PC EQU CYREG_PRT0_PC3
MIDI_OUT2__0__PORT EQU 0
MIDI_OUT2__0__SHIFT EQU 3
MIDI_OUT2__AG EQU CYREG_PRT0_AG
MIDI_OUT2__AMUX EQU CYREG_PRT0_AMUX
MIDI_OUT2__BIE EQU CYREG_PRT0_BIE
MIDI_OUT2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MIDI_OUT2__BYP EQU CYREG_PRT0_BYP
MIDI_OUT2__CTL EQU CYREG_PRT0_CTL
MIDI_OUT2__DM0 EQU CYREG_PRT0_DM0
MIDI_OUT2__DM1 EQU CYREG_PRT0_DM1
MIDI_OUT2__DM2 EQU CYREG_PRT0_DM2
MIDI_OUT2__DR EQU CYREG_PRT0_DR
MIDI_OUT2__INP_DIS EQU CYREG_PRT0_INP_DIS
MIDI_OUT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MIDI_OUT2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MIDI_OUT2__LCD_EN EQU CYREG_PRT0_LCD_EN
MIDI_OUT2__MASK EQU 0x08
MIDI_OUT2__PORT EQU 0
MIDI_OUT2__PRT EQU CYREG_PRT0_PRT
MIDI_OUT2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MIDI_OUT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MIDI_OUT2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MIDI_OUT2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MIDI_OUT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MIDI_OUT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MIDI_OUT2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MIDI_OUT2__PS EQU CYREG_PRT0_PS
MIDI_OUT2__SHIFT EQU 3
MIDI_OUT2__SLW EQU CYREG_PRT0_SLW

; Sleep_isr
Sleep_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sleep_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sleep_isr__INTC_MASK EQU 0x01
Sleep_isr__INTC_NUMBER EQU 0
Sleep_isr__INTC_PRIOR_NUM EQU 7
Sleep_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Sleep_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sleep_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; store_out
store_out__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
store_out__0__MASK EQU 0x80
store_out__0__PC EQU CYREG_PRT0_PC7
store_out__0__PORT EQU 0
store_out__0__SHIFT EQU 7
store_out__AG EQU CYREG_PRT0_AG
store_out__AMUX EQU CYREG_PRT0_AMUX
store_out__BIE EQU CYREG_PRT0_BIE
store_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
store_out__BYP EQU CYREG_PRT0_BYP
store_out__CTL EQU CYREG_PRT0_CTL
store_out__DM0 EQU CYREG_PRT0_DM0
store_out__DM1 EQU CYREG_PRT0_DM1
store_out__DM2 EQU CYREG_PRT0_DM2
store_out__DR EQU CYREG_PRT0_DR
store_out__INP_DIS EQU CYREG_PRT0_INP_DIS
store_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
store_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
store_out__LCD_EN EQU CYREG_PRT0_LCD_EN
store_out__MASK EQU 0x80
store_out__PORT EQU 0
store_out__PRT EQU CYREG_PRT0_PRT
store_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
store_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
store_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
store_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
store_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
store_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
store_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
store_out__PS EQU CYREG_PRT0_PS
store_out__SHIFT EQU 7
store_out__SLW EQU CYREG_PRT0_SLW

; Bass_Notes
Bass_Notes_Sync_ctrl_reg__0__MASK EQU 0x01
Bass_Notes_Sync_ctrl_reg__0__POS EQU 0
Bass_Notes_Sync_ctrl_reg__1__MASK EQU 0x02
Bass_Notes_Sync_ctrl_reg__1__POS EQU 1
Bass_Notes_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Bass_Notes_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Bass_Notes_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Bass_Notes_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Bass_Notes_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Bass_Notes_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Bass_Notes_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Bass_Notes_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Bass_Notes_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Bass_Notes_Sync_ctrl_reg__2__MASK EQU 0x04
Bass_Notes_Sync_ctrl_reg__2__POS EQU 2
Bass_Notes_Sync_ctrl_reg__3__MASK EQU 0x08
Bass_Notes_Sync_ctrl_reg__3__POS EQU 3
Bass_Notes_Sync_ctrl_reg__4__MASK EQU 0x10
Bass_Notes_Sync_ctrl_reg__4__POS EQU 4
Bass_Notes_Sync_ctrl_reg__5__MASK EQU 0x20
Bass_Notes_Sync_ctrl_reg__5__POS EQU 5
Bass_Notes_Sync_ctrl_reg__6__MASK EQU 0x40
Bass_Notes_Sync_ctrl_reg__6__POS EQU 6
Bass_Notes_Sync_ctrl_reg__7__MASK EQU 0x80
Bass_Notes_Sync_ctrl_reg__7__POS EQU 7
Bass_Notes_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Bass_Notes_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Bass_Notes_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Bass_Notes_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Bass_Notes_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Bass_Notes_Sync_ctrl_reg__MASK EQU 0xFF
Bass_Notes_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Bass_Notes_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Bass_Notes_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; MIDI1_UART_BUART
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
MIDI1_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
MIDI1_UART_BUART_sRX_RxSts__3__POS EQU 3
MIDI1_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
MIDI1_UART_BUART_sRX_RxSts__4__POS EQU 4
MIDI1_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
MIDI1_UART_BUART_sRX_RxSts__5__POS EQU 5
MIDI1_UART_BUART_sRX_RxSts__MASK EQU 0x38
MIDI1_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
MIDI1_UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
MIDI1_UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
MIDI1_UART_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
MIDI1_UART_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
MIDI1_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
MIDI1_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MIDI1_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
MIDI1_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
MIDI1_UART_BUART_sTX_TxSts__0__POS EQU 0
MIDI1_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
MIDI1_UART_BUART_sTX_TxSts__1__POS EQU 1
MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
MIDI1_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
MIDI1_UART_BUART_sTX_TxSts__2__POS EQU 2
MIDI1_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
MIDI1_UART_BUART_sTX_TxSts__3__POS EQU 3
MIDI1_UART_BUART_sTX_TxSts__MASK EQU 0x0F
MIDI1_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MIDI1_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST

; MIDI1_UART_RXInternalInterrupt
MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI1_UART_RXInternalInterrupt__INTC_MASK EQU 0x02
MIDI1_UART_RXInternalInterrupt__INTC_NUMBER EQU 1
MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIDI1_UART_TXInternalInterrupt
MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI1_UART_TXInternalInterrupt__INTC_MASK EQU 0x04
MIDI1_UART_TXInternalInterrupt__INTC_NUMBER EQU 2
MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIDI2_UART_BUART
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MIDI2_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
MIDI2_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
MIDI2_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
MIDI2_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
MIDI2_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
MIDI2_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
MIDI2_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
MIDI2_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MIDI2_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
MIDI2_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
MIDI2_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
MIDI2_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MIDI2_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MIDI2_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
MIDI2_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
MIDI2_UART_BUART_sRX_RxSts__3__POS EQU 3
MIDI2_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
MIDI2_UART_BUART_sRX_RxSts__4__POS EQU 4
MIDI2_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
MIDI2_UART_BUART_sRX_RxSts__5__POS EQU 5
MIDI2_UART_BUART_sRX_RxSts__MASK EQU 0x38
MIDI2_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
MIDI2_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MIDI2_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
MIDI2_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
MIDI2_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
MIDI2_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
MIDI2_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
MIDI2_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
MIDI2_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
MIDI2_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
MIDI2_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
MIDI2_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
MIDI2_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
MIDI2_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
MIDI2_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
MIDI2_UART_BUART_sTX_TxSts__0__POS EQU 0
MIDI2_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
MIDI2_UART_BUART_sTX_TxSts__1__POS EQU 1
MIDI2_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
MIDI2_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
MIDI2_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
MIDI2_UART_BUART_sTX_TxSts__2__POS EQU 2
MIDI2_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
MIDI2_UART_BUART_sTX_TxSts__3__POS EQU 3
MIDI2_UART_BUART_sTX_TxSts__MASK EQU 0x0F
MIDI2_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
MIDI2_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
MIDI2_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST

; MIDI2_UART_RXInternalInterrupt
MIDI2_UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI2_UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI2_UART_RXInternalInterrupt__INTC_MASK EQU 0x08
MIDI2_UART_RXInternalInterrupt__INTC_NUMBER EQU 3
MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
MIDI2_UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI2_UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MIDI2_UART_TXInternalInterrupt
MIDI2_UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MIDI2_UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MIDI2_UART_TXInternalInterrupt__INTC_MASK EQU 0x10
MIDI2_UART_TXInternalInterrupt__INTC_NUMBER EQU 4
MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
MIDI2_UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MIDI2_UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SW_shift_in
SW_shift_in__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SW_shift_in__0__MASK EQU 0x40
SW_shift_in__0__PC EQU CYREG_PRT0_PC6
SW_shift_in__0__PORT EQU 0
SW_shift_in__0__SHIFT EQU 6
SW_shift_in__AG EQU CYREG_PRT0_AG
SW_shift_in__AMUX EQU CYREG_PRT0_AMUX
SW_shift_in__BIE EQU CYREG_PRT0_BIE
SW_shift_in__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SW_shift_in__BYP EQU CYREG_PRT0_BYP
SW_shift_in__CTL EQU CYREG_PRT0_CTL
SW_shift_in__DM0 EQU CYREG_PRT0_DM0
SW_shift_in__DM1 EQU CYREG_PRT0_DM1
SW_shift_in__DM2 EQU CYREG_PRT0_DM2
SW_shift_in__DR EQU CYREG_PRT0_DR
SW_shift_in__INP_DIS EQU CYREG_PRT0_INP_DIS
SW_shift_in__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SW_shift_in__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SW_shift_in__LCD_EN EQU CYREG_PRT0_LCD_EN
SW_shift_in__MASK EQU 0x40
SW_shift_in__PORT EQU 0
SW_shift_in__PRT EQU CYREG_PRT0_PRT
SW_shift_in__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SW_shift_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SW_shift_in__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SW_shift_in__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SW_shift_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SW_shift_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SW_shift_in__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SW_shift_in__PS EQU CYREG_PRT0_PS
SW_shift_in__SHIFT EQU 6
SW_shift_in__SLW EQU CYREG_PRT0_SLW

; Chords_Notes
Chords_Notes_Sync_ctrl_reg__0__MASK EQU 0x01
Chords_Notes_Sync_ctrl_reg__0__POS EQU 0
Chords_Notes_Sync_ctrl_reg__1__MASK EQU 0x02
Chords_Notes_Sync_ctrl_reg__1__POS EQU 1
Chords_Notes_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Chords_Notes_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Chords_Notes_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Chords_Notes_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Chords_Notes_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Chords_Notes_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Chords_Notes_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Chords_Notes_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Chords_Notes_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Chords_Notes_Sync_ctrl_reg__2__MASK EQU 0x04
Chords_Notes_Sync_ctrl_reg__2__POS EQU 2
Chords_Notes_Sync_ctrl_reg__3__MASK EQU 0x08
Chords_Notes_Sync_ctrl_reg__3__POS EQU 3
Chords_Notes_Sync_ctrl_reg__4__MASK EQU 0x10
Chords_Notes_Sync_ctrl_reg__4__POS EQU 4
Chords_Notes_Sync_ctrl_reg__5__MASK EQU 0x20
Chords_Notes_Sync_ctrl_reg__5__POS EQU 5
Chords_Notes_Sync_ctrl_reg__6__MASK EQU 0x40
Chords_Notes_Sync_ctrl_reg__6__POS EQU 6
Chords_Notes_Sync_ctrl_reg__7__MASK EQU 0x80
Chords_Notes_Sync_ctrl_reg__7__POS EQU 7
Chords_Notes_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Chords_Notes_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Chords_Notes_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Chords_Notes_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Chords_Notes_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Chords_Notes_Sync_ctrl_reg__MASK EQU 0xFF
Chords_Notes_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Chords_Notes_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Chords_Notes_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; Chorus_Speed
Chorus_Speed_Sync_ctrl_reg__0__MASK EQU 0x01
Chorus_Speed_Sync_ctrl_reg__0__POS EQU 0
Chorus_Speed_Sync_ctrl_reg__1__MASK EQU 0x02
Chorus_Speed_Sync_ctrl_reg__1__POS EQU 1
Chorus_Speed_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Chorus_Speed_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Chorus_Speed_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Chorus_Speed_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Chorus_Speed_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Chorus_Speed_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Chorus_Speed_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Chorus_Speed_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Chorus_Speed_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Chorus_Speed_Sync_ctrl_reg__2__MASK EQU 0x04
Chorus_Speed_Sync_ctrl_reg__2__POS EQU 2
Chorus_Speed_Sync_ctrl_reg__3__MASK EQU 0x08
Chorus_Speed_Sync_ctrl_reg__3__POS EQU 3
Chorus_Speed_Sync_ctrl_reg__4__MASK EQU 0x10
Chorus_Speed_Sync_ctrl_reg__4__POS EQU 4
Chorus_Speed_Sync_ctrl_reg__5__MASK EQU 0x20
Chorus_Speed_Sync_ctrl_reg__5__POS EQU 5
Chorus_Speed_Sync_ctrl_reg__6__MASK EQU 0x40
Chorus_Speed_Sync_ctrl_reg__6__POS EQU 6
Chorus_Speed_Sync_ctrl_reg__7__MASK EQU 0x80
Chorus_Speed_Sync_ctrl_reg__7__POS EQU 7
Chorus_Speed_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Chorus_Speed_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Chorus_Speed_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Chorus_Speed_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Chorus_Speed_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Chorus_Speed_Sync_ctrl_reg__MASK EQU 0xFF
Chorus_Speed_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Chorus_Speed_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Chorus_Speed_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

; Keys_Notes_1
Keys_Notes_1_Sync_ctrl_reg__0__MASK EQU 0x01
Keys_Notes_1_Sync_ctrl_reg__0__POS EQU 0
Keys_Notes_1_Sync_ctrl_reg__1__MASK EQU 0x02
Keys_Notes_1_Sync_ctrl_reg__1__POS EQU 1
Keys_Notes_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Keys_Notes_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Keys_Notes_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Keys_Notes_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Keys_Notes_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Keys_Notes_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Keys_Notes_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Keys_Notes_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Keys_Notes_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Keys_Notes_1_Sync_ctrl_reg__2__MASK EQU 0x04
Keys_Notes_1_Sync_ctrl_reg__2__POS EQU 2
Keys_Notes_1_Sync_ctrl_reg__3__MASK EQU 0x08
Keys_Notes_1_Sync_ctrl_reg__3__POS EQU 3
Keys_Notes_1_Sync_ctrl_reg__4__MASK EQU 0x10
Keys_Notes_1_Sync_ctrl_reg__4__POS EQU 4
Keys_Notes_1_Sync_ctrl_reg__5__MASK EQU 0x20
Keys_Notes_1_Sync_ctrl_reg__5__POS EQU 5
Keys_Notes_1_Sync_ctrl_reg__6__MASK EQU 0x40
Keys_Notes_1_Sync_ctrl_reg__6__POS EQU 6
Keys_Notes_1_Sync_ctrl_reg__7__MASK EQU 0x80
Keys_Notes_1_Sync_ctrl_reg__7__POS EQU 7
Keys_Notes_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Keys_Notes_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Keys_Notes_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Keys_Notes_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Keys_Notes_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Keys_Notes_1_Sync_ctrl_reg__MASK EQU 0xFF
Keys_Notes_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Keys_Notes_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Keys_Notes_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; Keys_Notes_2
Keys_Notes_2_Sync_ctrl_reg__0__MASK EQU 0x01
Keys_Notes_2_Sync_ctrl_reg__0__POS EQU 0
Keys_Notes_2_Sync_ctrl_reg__1__MASK EQU 0x02
Keys_Notes_2_Sync_ctrl_reg__1__POS EQU 1
Keys_Notes_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Keys_Notes_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Keys_Notes_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Keys_Notes_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Keys_Notes_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Keys_Notes_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Keys_Notes_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Keys_Notes_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Keys_Notes_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Keys_Notes_2_Sync_ctrl_reg__2__MASK EQU 0x04
Keys_Notes_2_Sync_ctrl_reg__2__POS EQU 2
Keys_Notes_2_Sync_ctrl_reg__3__MASK EQU 0x08
Keys_Notes_2_Sync_ctrl_reg__3__POS EQU 3
Keys_Notes_2_Sync_ctrl_reg__4__MASK EQU 0x10
Keys_Notes_2_Sync_ctrl_reg__4__POS EQU 4
Keys_Notes_2_Sync_ctrl_reg__5__MASK EQU 0x20
Keys_Notes_2_Sync_ctrl_reg__5__POS EQU 5
Keys_Notes_2_Sync_ctrl_reg__6__MASK EQU 0x40
Keys_Notes_2_Sync_ctrl_reg__6__POS EQU 6
Keys_Notes_2_Sync_ctrl_reg__7__MASK EQU 0x80
Keys_Notes_2_Sync_ctrl_reg__7__POS EQU 7
Keys_Notes_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Keys_Notes_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Keys_Notes_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Keys_Notes_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Keys_Notes_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Keys_Notes_2_Sync_ctrl_reg__MASK EQU 0xFF
Keys_Notes_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Keys_Notes_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Keys_Notes_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

; Keys_Notes_3
Keys_Notes_3_Sync_ctrl_reg__0__MASK EQU 0x01
Keys_Notes_3_Sync_ctrl_reg__0__POS EQU 0
Keys_Notes_3_Sync_ctrl_reg__1__MASK EQU 0x02
Keys_Notes_3_Sync_ctrl_reg__1__POS EQU 1
Keys_Notes_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Keys_Notes_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Keys_Notes_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Keys_Notes_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Keys_Notes_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Keys_Notes_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Keys_Notes_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Keys_Notes_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Keys_Notes_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Keys_Notes_3_Sync_ctrl_reg__2__MASK EQU 0x04
Keys_Notes_3_Sync_ctrl_reg__2__POS EQU 2
Keys_Notes_3_Sync_ctrl_reg__3__MASK EQU 0x08
Keys_Notes_3_Sync_ctrl_reg__3__POS EQU 3
Keys_Notes_3_Sync_ctrl_reg__4__MASK EQU 0x10
Keys_Notes_3_Sync_ctrl_reg__4__POS EQU 4
Keys_Notes_3_Sync_ctrl_reg__5__MASK EQU 0x20
Keys_Notes_3_Sync_ctrl_reg__5__POS EQU 5
Keys_Notes_3_Sync_ctrl_reg__6__MASK EQU 0x40
Keys_Notes_3_Sync_ctrl_reg__6__POS EQU 6
Keys_Notes_3_Sync_ctrl_reg__7__MASK EQU 0x80
Keys_Notes_3_Sync_ctrl_reg__7__POS EQU 7
Keys_Notes_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Keys_Notes_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Keys_Notes_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Keys_Notes_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Keys_Notes_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Keys_Notes_3_Sync_ctrl_reg__MASK EQU 0xFF
Keys_Notes_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Keys_Notes_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Keys_Notes_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; Keys_Notes_4
Keys_Notes_4_Sync_ctrl_reg__0__MASK EQU 0x01
Keys_Notes_4_Sync_ctrl_reg__0__POS EQU 0
Keys_Notes_4_Sync_ctrl_reg__1__MASK EQU 0x02
Keys_Notes_4_Sync_ctrl_reg__1__POS EQU 1
Keys_Notes_4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Keys_Notes_4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Keys_Notes_4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Keys_Notes_4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
Keys_Notes_4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
Keys_Notes_4_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Keys_Notes_4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Keys_Notes_4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
Keys_Notes_4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
Keys_Notes_4_Sync_ctrl_reg__2__MASK EQU 0x04
Keys_Notes_4_Sync_ctrl_reg__2__POS EQU 2
Keys_Notes_4_Sync_ctrl_reg__3__MASK EQU 0x08
Keys_Notes_4_Sync_ctrl_reg__3__POS EQU 3
Keys_Notes_4_Sync_ctrl_reg__4__MASK EQU 0x10
Keys_Notes_4_Sync_ctrl_reg__4__POS EQU 4
Keys_Notes_4_Sync_ctrl_reg__5__MASK EQU 0x20
Keys_Notes_4_Sync_ctrl_reg__5__POS EQU 5
Keys_Notes_4_Sync_ctrl_reg__6__MASK EQU 0x40
Keys_Notes_4_Sync_ctrl_reg__6__POS EQU 6
Keys_Notes_4_Sync_ctrl_reg__7__MASK EQU 0x80
Keys_Notes_4_Sync_ctrl_reg__7__POS EQU 7
Keys_Notes_4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Keys_Notes_4_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
Keys_Notes_4_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Keys_Notes_4_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB00_CTL
Keys_Notes_4_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
Keys_Notes_4_Sync_ctrl_reg__MASK EQU 0xFF
Keys_Notes_4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Keys_Notes_4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
Keys_Notes_4_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB00_MSK

; Keys_Notes_5
Keys_Notes_5_Sync_ctrl_reg__0__MASK EQU 0x01
Keys_Notes_5_Sync_ctrl_reg__0__POS EQU 0
Keys_Notes_5_Sync_ctrl_reg__1__MASK EQU 0x02
Keys_Notes_5_Sync_ctrl_reg__1__POS EQU 1
Keys_Notes_5_Sync_ctrl_reg__2__MASK EQU 0x04
Keys_Notes_5_Sync_ctrl_reg__2__POS EQU 2
Keys_Notes_5_Sync_ctrl_reg__3__MASK EQU 0x08
Keys_Notes_5_Sync_ctrl_reg__3__POS EQU 3
Keys_Notes_5_Sync_ctrl_reg__4__MASK EQU 0x10
Keys_Notes_5_Sync_ctrl_reg__4__POS EQU 4
Keys_Notes_5_Sync_ctrl_reg__5__MASK EQU 0x20
Keys_Notes_5_Sync_ctrl_reg__5__POS EQU 5
Keys_Notes_5_Sync_ctrl_reg__6__MASK EQU 0x40
Keys_Notes_5_Sync_ctrl_reg__6__POS EQU 6
Keys_Notes_5_Sync_ctrl_reg__7__MASK EQU 0x80
Keys_Notes_5_Sync_ctrl_reg__7__POS EQU 7
Keys_Notes_5_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Keys_Notes_5_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Keys_Notes_5_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Keys_Notes_5_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Keys_Notes_5_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Keys_Notes_5_Sync_ctrl_reg__MASK EQU 0xFF
Keys_Notes_5_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Keys_Notes_5_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Keys_Notes_5_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; Keys_Notes_6
Keys_Notes_6_Sync_ctrl_reg__0__MASK EQU 0x01
Keys_Notes_6_Sync_ctrl_reg__0__POS EQU 0
Keys_Notes_6_Sync_ctrl_reg__1__MASK EQU 0x02
Keys_Notes_6_Sync_ctrl_reg__1__POS EQU 1
Keys_Notes_6_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Keys_Notes_6_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Keys_Notes_6_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Keys_Notes_6_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Keys_Notes_6_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Keys_Notes_6_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Keys_Notes_6_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Keys_Notes_6_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Keys_Notes_6_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Keys_Notes_6_Sync_ctrl_reg__2__MASK EQU 0x04
Keys_Notes_6_Sync_ctrl_reg__2__POS EQU 2
Keys_Notes_6_Sync_ctrl_reg__3__MASK EQU 0x08
Keys_Notes_6_Sync_ctrl_reg__3__POS EQU 3
Keys_Notes_6_Sync_ctrl_reg__4__MASK EQU 0x10
Keys_Notes_6_Sync_ctrl_reg__4__POS EQU 4
Keys_Notes_6_Sync_ctrl_reg__5__MASK EQU 0x20
Keys_Notes_6_Sync_ctrl_reg__5__POS EQU 5
Keys_Notes_6_Sync_ctrl_reg__6__MASK EQU 0x40
Keys_Notes_6_Sync_ctrl_reg__6__POS EQU 6
Keys_Notes_6_Sync_ctrl_reg__7__MASK EQU 0x80
Keys_Notes_6_Sync_ctrl_reg__7__POS EQU 7
Keys_Notes_6_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Keys_Notes_6_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Keys_Notes_6_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Keys_Notes_6_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Keys_Notes_6_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Keys_Notes_6_Sync_ctrl_reg__MASK EQU 0xFF
Keys_Notes_6_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Keys_Notes_6_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Keys_Notes_6_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; Control_Reg_10
Control_Reg_10_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_10_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_10_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_10_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_10_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Control_Reg_10_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_10_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_10_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_10_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_10_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_10_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_10_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_10_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_10_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_10_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_10_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_10_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_10_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_10_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_10_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_10_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_10_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_10_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_10_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_10_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_10_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Control_Reg_10_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Control_Reg_10_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Reg_10_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Control_Reg_10_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Reg_10_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_10_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Reg_10_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Reg_10_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

; Control_Reg_11
Control_Reg_11_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_11_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_11_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_11_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_11_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Control_Reg_11_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_11_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_11_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_11_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_11_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_11_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_11_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_11_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_11_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_11_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_11_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_11_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_11_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_11_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_11_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_11_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_11_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_11_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_11_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_11_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_11_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Control_Reg_11_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_11_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_11_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_11_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_11_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_11_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_11_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_11_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Chords_Bass_Notes
Chords_Bass_Notes_Sync_ctrl_reg__0__MASK EQU 0x01
Chords_Bass_Notes_Sync_ctrl_reg__0__POS EQU 0
Chords_Bass_Notes_Sync_ctrl_reg__1__MASK EQU 0x02
Chords_Bass_Notes_Sync_ctrl_reg__1__POS EQU 1
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Chords_Bass_Notes_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Chords_Bass_Notes_Sync_ctrl_reg__2__MASK EQU 0x04
Chords_Bass_Notes_Sync_ctrl_reg__2__POS EQU 2
Chords_Bass_Notes_Sync_ctrl_reg__3__MASK EQU 0x08
Chords_Bass_Notes_Sync_ctrl_reg__3__POS EQU 3
Chords_Bass_Notes_Sync_ctrl_reg__4__MASK EQU 0x10
Chords_Bass_Notes_Sync_ctrl_reg__4__POS EQU 4
Chords_Bass_Notes_Sync_ctrl_reg__5__MASK EQU 0x20
Chords_Bass_Notes_Sync_ctrl_reg__5__POS EQU 5
Chords_Bass_Notes_Sync_ctrl_reg__6__MASK EQU 0x40
Chords_Bass_Notes_Sync_ctrl_reg__6__POS EQU 6
Chords_Bass_Notes_Sync_ctrl_reg__7__MASK EQU 0x80
Chords_Bass_Notes_Sync_ctrl_reg__7__POS EQU 7
Chords_Bass_Notes_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Chords_Bass_Notes_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Chords_Bass_Notes_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Chords_Bass_Notes_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Chords_Bass_Notes_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Chords_Bass_Notes_Sync_ctrl_reg__MASK EQU 0xFF
Chords_Bass_Notes_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Chords_Bass_Notes_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Chords_Bass_Notes_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; Input_SW_ShiftReg_bSR
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B0_UDB12_A0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B0_UDB12_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B0_UDB12_D0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B0_UDB12_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B0_UDB12_F0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B0_UDB12_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B0_UDB13_A0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B0_UDB13_A1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B0_UDB13_D0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B0_UDB13_D1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B0_UDB13_F0
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B0_UDB13_F1
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Input_SW_ShiftReg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Input_SW_ShiftReg_bSR_StsReg__1__MASK EQU 0x02
Input_SW_ShiftReg_bSR_StsReg__1__POS EQU 1
Input_SW_ShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Input_SW_ShiftReg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Input_SW_ShiftReg_bSR_StsReg__3__MASK EQU 0x08
Input_SW_ShiftReg_bSR_StsReg__3__POS EQU 3
Input_SW_ShiftReg_bSR_StsReg__4__MASK EQU 0x10
Input_SW_ShiftReg_bSR_StsReg__4__POS EQU 4
Input_SW_ShiftReg_bSR_StsReg__5__MASK EQU 0x20
Input_SW_ShiftReg_bSR_StsReg__5__POS EQU 5
Input_SW_ShiftReg_bSR_StsReg__6__MASK EQU 0x40
Input_SW_ShiftReg_bSR_StsReg__6__POS EQU 6
Input_SW_ShiftReg_bSR_StsReg__MASK EQU 0x7A
Input_SW_ShiftReg_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
Input_SW_ShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Input_SW_ShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Input_SW_ShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Input_SW_ShiftReg_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
Input_SW_ShiftReg_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
Input_SW_ShiftReg_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB14_ST
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Input_SW_ShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 60000000
BCLK__BUS_CLK__KHZ EQU 60000
BCLK__BUS_CLK__MHZ EQU 60
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001E
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
