VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-12163-g8178b7129
Revision: v8.0.0-12163-g8178b7129
Compiled: 2025-02-07T13:27:18
Compiler: GNU 11.4.0 on Linux-6.8.0-49-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/run008/vpr_arch/mesh_1x2/MIN_ROUTE_CHAN_WIDTH/arch/vpr_arch.xml mesh_1x2.blif --device large --constant_net_method route

Using up to 1 parallel worker(s)

Architecture file: /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/stanford-router/run008/vpr_arch/mesh_1x2/MIN_ROUTE_CHAN_WIDTH/arch/vpr_arch.xml
Circuit name: mesh_1x2

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'ble6[default]' is defined by user to be disabled in packing
mode 'router_wrap[router_phy]' is defined by user to be disabled in packing
