
well-monitor-2-bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e9c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  0800703c  0800703c  0000803c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007574  08007574  00009088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007574  08007574  00008574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800757c  0800757c  00009088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800757c  0800757c  0000857c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007580  08007580  00008580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  08007584  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001380  20000088  0800760c  00009088  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20001408  0800760c  00009408  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c334  00000000  00000000  000090b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000274a  00000000  00000000  000153ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  00017b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000841  00000000  00000000  000185e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001727d  00000000  00000000  00018e29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e3cc  00000000  00000000  000300a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088658  00000000  00000000  0003e472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c6aca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003594  00000000  00000000  000c6b10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000ca0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007024 	.word	0x08007024

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	08007024 	.word	0x08007024

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <AT_SendCommand>:

// Note: HAL_UART_RxCpltCallback is implemented in firmware_update.c
// AT commands use blocking receive to avoid conflicts

at_status_t AT_SendCommand(const char* command, char* response, uint16_t response_len, uint32_t timeout_ms)
{
 80005bc:	b590      	push	{r4, r7, lr}
 80005be:	b0cb      	sub	sp, #300	@ 0x12c
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	f507 7494 	add.w	r4, r7, #296	@ 0x128
 80005c6:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 80005ca:	6020      	str	r0, [r4, #0]
 80005cc:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 80005d0:	f5a0 7090 	sub.w	r0, r0, #288	@ 0x120
 80005d4:	6001      	str	r1, [r0, #0]
 80005d6:	4611      	mov	r1, r2
 80005d8:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80005dc:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 80005e0:	6013      	str	r3, [r2, #0]
 80005e2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80005e6:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 80005ea:	460a      	mov	r2, r1
 80005ec:	801a      	strh	r2, [r3, #0]
    uint8_t cmd_with_crlf[256];
    uint16_t cmd_len;
    HAL_StatusTypeDef status;
    uint32_t start_tick;
    uint16_t received_bytes = 0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    
    if (command == NULL) return AT_ERROR;
 80005f4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80005f8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d101      	bne.n	8000606 <AT_SendCommand+0x4a>
 8000602:	2301      	movs	r3, #1
 8000604:	e0fd      	b.n	8000802 <AT_SendCommand+0x246>
    
    // Prepare command with CRLF
    cmd_len = strlen(command);
 8000606:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800060a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800060e:	6818      	ldr	r0, [r3, #0]
 8000610:	f7ff fde6 	bl	80001e0 <strlen>
 8000614:	4603      	mov	r3, r0
 8000616:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
    if (cmd_len > 250) return AT_ERROR;
 800061a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 800061e:	2bfa      	cmp	r3, #250	@ 0xfa
 8000620:	d901      	bls.n	8000626 <AT_SendCommand+0x6a>
 8000622:	2301      	movs	r3, #1
 8000624:	e0ed      	b.n	8000802 <AT_SendCommand+0x246>
    
    memcpy(cmd_with_crlf, command, cmd_len);
 8000626:	f8b7 2124 	ldrh.w	r2, [r7, #292]	@ 0x124
 800062a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800062e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000632:	f107 0018 	add.w	r0, r7, #24
 8000636:	6819      	ldr	r1, [r3, #0]
 8000638:	f005 fd21 	bl	800607e <memcpy>
    cmd_with_crlf[cmd_len++] = '\r';
 800063c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8000640:	1c5a      	adds	r2, r3, #1
 8000642:	f8a7 2124 	strh.w	r2, [r7, #292]	@ 0x124
 8000646:	461a      	mov	r2, r3
 8000648:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800064c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000650:	210d      	movs	r1, #13
 8000652:	5499      	strb	r1, [r3, r2]
    cmd_with_crlf[cmd_len++] = '\n';
 8000654:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8000658:	1c5a      	adds	r2, r3, #1
 800065a:	f8a7 2124 	strh.w	r2, [r7, #292]	@ 0x124
 800065e:	461a      	mov	r2, r3
 8000660:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000664:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000668:	210a      	movs	r1, #10
 800066a:	5499      	strb	r1, [r3, r2]
    
    // Clear response buffer
    memset(at_response_buffer, 0, sizeof(at_response_buffer));
 800066c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000670:	2100      	movs	r1, #0
 8000672:	4866      	ldr	r0, [pc, #408]	@ (800080c <AT_SendCommand+0x250>)
 8000674:	f005 fbf1 	bl	8005e5a <memset>
    at_response_len = 0;
 8000678:	4b65      	ldr	r3, [pc, #404]	@ (8000810 <AT_SendCommand+0x254>)
 800067a:	2200      	movs	r2, #0
 800067c:	801a      	strh	r2, [r3, #0]
    
    // Note: Interrupt-based receive is active, but for AT commands we use blocking receive
    // This will temporarily override the interrupt receive
    
    // Send command
    status = HAL_UART_Transmit(STEPHANO_UART_PTR, cmd_with_crlf, cmd_len, timeout_ms);
 800067e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000682:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000686:	f8b7 2124 	ldrh.w	r2, [r7, #292]	@ 0x124
 800068a:	f107 0118 	add.w	r1, r7, #24
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4860      	ldr	r0, [pc, #384]	@ (8000814 <AT_SendCommand+0x258>)
 8000692:	f003 fffd 	bl	8004690 <HAL_UART_Transmit>
 8000696:	4603      	mov	r3, r0
 8000698:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
    if (status != HAL_OK) {
 800069c:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <AT_SendCommand+0xec>
        return AT_ERROR;
 80006a4:	2301      	movs	r3, #1
 80006a6:	e0ac      	b.n	8000802 <AT_SendCommand+0x246>
    }
    
    // Wait for response - read bytes until we get CRLF or timeout
    start_tick = HAL_GetTick();
 80006a8:	f002 f8f0 	bl	800288c <HAL_GetTick>
 80006ac:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
    received_bytes = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    
    while ((HAL_GetTick() - start_tick) < timeout_ms) {
 80006b6:	e030      	b.n	800071a <AT_SendCommand+0x15e>
        uint8_t byte;
        status = HAL_UART_Receive(STEPHANO_UART_PTR, &byte, 1, 100);
 80006b8:	f107 0117 	add.w	r1, r7, #23
 80006bc:	2364      	movs	r3, #100	@ 0x64
 80006be:	2201      	movs	r2, #1
 80006c0:	4854      	ldr	r0, [pc, #336]	@ (8000814 <AT_SendCommand+0x258>)
 80006c2:	f004 f870 	bl	80047a6 <HAL_UART_Receive>
 80006c6:	4603      	mov	r3, r0
 80006c8:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
        
        if (status == HAL_OK) {
 80006cc:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d122      	bne.n	800071a <AT_SendCommand+0x15e>
            if (received_bytes < (AT_MAX_RESPONSE_LEN - 1)) {
 80006d4:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80006d8:	2bfe      	cmp	r3, #254	@ 0xfe
 80006da:	d82c      	bhi.n	8000736 <AT_SendCommand+0x17a>
                at_response_buffer[received_bytes++] = byte;
 80006dc:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80006e0:	1c5a      	adds	r2, r3, #1
 80006e2:	f8a7 2126 	strh.w	r2, [r7, #294]	@ 0x126
 80006e6:	461a      	mov	r2, r3
 80006e8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006ec:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80006f0:	7819      	ldrb	r1, [r3, #0]
 80006f2:	4b46      	ldr	r3, [pc, #280]	@ (800080c <AT_SendCommand+0x250>)
 80006f4:	5499      	strb	r1, [r3, r2]
                
                // Check for CRLF (end of response)
                if (received_bytes >= 2 && 
 80006f6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80006fa:	2b01      	cmp	r3, #1
 80006fc:	d90d      	bls.n	800071a <AT_SendCommand+0x15e>
                    at_response_buffer[received_bytes - 2] == '\r' &&
 80006fe:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8000702:	3b02      	subs	r3, #2
 8000704:	4a41      	ldr	r2, [pc, #260]	@ (800080c <AT_SendCommand+0x250>)
 8000706:	5cd3      	ldrb	r3, [r2, r3]
                if (received_bytes >= 2 && 
 8000708:	2b0d      	cmp	r3, #13
 800070a:	d106      	bne.n	800071a <AT_SendCommand+0x15e>
                    at_response_buffer[received_bytes - 1] == '\n') {
 800070c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8000710:	3b01      	subs	r3, #1
 8000712:	4a3e      	ldr	r2, [pc, #248]	@ (800080c <AT_SendCommand+0x250>)
 8000714:	5cd3      	ldrb	r3, [r2, r3]
                    at_response_buffer[received_bytes - 2] == '\r' &&
 8000716:	2b0a      	cmp	r3, #10
 8000718:	d00f      	beq.n	800073a <AT_SendCommand+0x17e>
    while ((HAL_GetTick() - start_tick) < timeout_ms) {
 800071a:	f002 f8b7 	bl	800288c <HAL_GetTick>
 800071e:	4602      	mov	r2, r0
 8000720:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 800072a:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 800072e:	6812      	ldr	r2, [r2, #0]
 8000730:	429a      	cmp	r2, r3
 8000732:	d8c1      	bhi.n	80006b8 <AT_SendCommand+0xfc>
 8000734:	e002      	b.n	800073c <AT_SendCommand+0x180>
                    break;
                }
            } else {
                break;  // Buffer full
 8000736:	bf00      	nop
 8000738:	e000      	b.n	800073c <AT_SendCommand+0x180>
                    break;
 800073a:	bf00      	nop
            }
        }
    }
    
    at_response_buffer[received_bytes] = '\0';
 800073c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8000740:	4a32      	ldr	r2, [pc, #200]	@ (800080c <AT_SendCommand+0x250>)
 8000742:	2100      	movs	r1, #0
 8000744:	54d1      	strb	r1, [r2, r3]
    at_response_len = received_bytes;
 8000746:	4a32      	ldr	r2, [pc, #200]	@ (8000810 <AT_SendCommand+0x254>)
 8000748:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800074c:	8013      	strh	r3, [r2, #0]
    
    // Note: Interrupt-based receive is stopped during AT commands to avoid conflicts
    // It will be restarted by firmware_update module after AT commands complete
    
    // Copy response if buffer provided
    if (response != NULL && response_len > 0 && at_response_len > 0) {
 800074e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000752:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d038      	beq.n	80007ce <AT_SendCommand+0x212>
 800075c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000760:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8000764:	881b      	ldrh	r3, [r3, #0]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d031      	beq.n	80007ce <AT_SendCommand+0x212>
 800076a:	4b29      	ldr	r3, [pc, #164]	@ (8000810 <AT_SendCommand+0x254>)
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	b29b      	uxth	r3, r3
 8000770:	2b00      	cmp	r3, #0
 8000772:	d02c      	beq.n	80007ce <AT_SendCommand+0x212>
        uint16_t copy_len = (at_response_len < response_len - 1) ? 
 8000774:	4b26      	ldr	r3, [pc, #152]	@ (8000810 <AT_SendCommand+0x254>)
 8000776:	881b      	ldrh	r3, [r3, #0]
 8000778:	b29b      	uxth	r3, r3
 800077a:	461a      	mov	r2, r3
 800077c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000780:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8000784:	881b      	ldrh	r3, [r3, #0]
 8000786:	3b01      	subs	r3, #1
 8000788:	429a      	cmp	r2, r3
 800078a:	db07      	blt.n	800079c <AT_SendCommand+0x1e0>
 800078c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000790:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	3b01      	subs	r3, #1
 8000798:	b29b      	uxth	r3, r3
 800079a:	e002      	b.n	80007a2 <AT_SendCommand+0x1e6>
 800079c:	4b1c      	ldr	r3, [pc, #112]	@ (8000810 <AT_SendCommand+0x254>)
 800079e:	881b      	ldrh	r3, [r3, #0]
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
                            at_response_len : response_len - 1;
        memcpy(response, at_response_buffer, copy_len);
 80007a6:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80007aa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80007ae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80007b2:	4916      	ldr	r1, [pc, #88]	@ (800080c <AT_SendCommand+0x250>)
 80007b4:	6818      	ldr	r0, [r3, #0]
 80007b6:	f005 fc62 	bl	800607e <memcpy>
        response[copy_len] = '\0';
 80007ba:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80007be:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80007c2:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 80007c6:	6812      	ldr	r2, [r2, #0]
 80007c8:	4413      	add	r3, r2
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
    }
    
    // Check for OK/ERROR
    if (strstr((char*)at_response_buffer, "OK") != NULL) {
 80007ce:	4912      	ldr	r1, [pc, #72]	@ (8000818 <AT_SendCommand+0x25c>)
 80007d0:	480e      	ldr	r0, [pc, #56]	@ (800080c <AT_SendCommand+0x250>)
 80007d2:	f005 fbcb 	bl	8005f6c <strstr>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <AT_SendCommand+0x224>
        return AT_OK;
 80007dc:	2300      	movs	r3, #0
 80007de:	e010      	b.n	8000802 <AT_SendCommand+0x246>
    } else if (strstr((char*)at_response_buffer, "ERROR") != NULL) {
 80007e0:	490e      	ldr	r1, [pc, #56]	@ (800081c <AT_SendCommand+0x260>)
 80007e2:	480a      	ldr	r0, [pc, #40]	@ (800080c <AT_SendCommand+0x250>)
 80007e4:	f005 fbc2 	bl	8005f6c <strstr>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <AT_SendCommand+0x236>
        return AT_ERROR;
 80007ee:	2301      	movs	r3, #1
 80007f0:	e007      	b.n	8000802 <AT_SendCommand+0x246>
    }
    
    return (at_response_len > 0) ? AT_OK : AT_TIMEOUT;
 80007f2:	4b07      	ldr	r3, [pc, #28]	@ (8000810 <AT_SendCommand+0x254>)
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <AT_SendCommand+0x244>
 80007fc:	2300      	movs	r3, #0
 80007fe:	e000      	b.n	8000802 <AT_SendCommand+0x246>
 8000800:	2302      	movs	r3, #2
}
 8000802:	4618      	mov	r0, r3
 8000804:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 8000808:	46bd      	mov	sp, r7
 800080a:	bd90      	pop	{r4, r7, pc}
 800080c:	200000a4 	.word	0x200000a4
 8000810:	200001a4 	.word	0x200001a4
 8000814:	2000123c 	.word	0x2000123c
 8000818:	0800703c 	.word	0x0800703c
 800081c:	08007040 	.word	0x08007040

08000820 <AT_Test>:

at_status_t AT_Test(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
    return AT_SendCommand("AT", NULL, 0, AT_RESPONSE_TIMEOUT_MS);
 8000824:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000828:	2200      	movs	r2, #0
 800082a:	2100      	movs	r1, #0
 800082c:	4802      	ldr	r0, [pc, #8]	@ (8000838 <AT_Test+0x18>)
 800082e:	f7ff fec5 	bl	80005bc <AT_SendCommand>
 8000832:	4603      	mov	r3, r0
}
 8000834:	4618      	mov	r0, r3
 8000836:	bd80      	pop	{r7, pc}
 8000838:	08007048 	.word	0x08007048

0800083c <AT_Reset>:

at_status_t AT_Reset(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
    return AT_SendCommand("AT+RST", NULL, 0, AT_RESPONSE_TIMEOUT_MS);
 8000840:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000844:	2200      	movs	r2, #0
 8000846:	2100      	movs	r1, #0
 8000848:	4802      	ldr	r0, [pc, #8]	@ (8000854 <AT_Reset+0x18>)
 800084a:	f7ff feb7 	bl	80005bc <AT_SendCommand>
 800084e:	4603      	mov	r3, r0
}
 8000850:	4618      	mov	r0, r3
 8000852:	bd80      	pop	{r7, pc}
 8000854:	0800704c 	.word	0x0800704c

08000858 <AT_ConfigureFlowControl>:

at_status_t AT_ConfigureFlowControl(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
    // AT+UART_CUR command format: AT+UART_CUR=<baud>,<databits>,<stopbits>,<parity>,<flowcontrol>
    // Flow control: 0=None, 1=RTS/CTS
    at_status_t status;
    
    // Set UART with hardware flow control
    status = AT_SendCommand("AT+UART_CUR=115200,8,1,0,1", NULL, 0, AT_RESPONSE_TIMEOUT_MS);
 800085e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000862:	2200      	movs	r2, #0
 8000864:	2100      	movs	r1, #0
 8000866:	4807      	ldr	r0, [pc, #28]	@ (8000884 <AT_ConfigureFlowControl+0x2c>)
 8000868:	f7ff fea8 	bl	80005bc <AT_SendCommand>
 800086c:	4603      	mov	r3, r0
 800086e:	71fb      	strb	r3, [r7, #7]
    if (status != AT_OK) {
 8000870:	79fb      	ldrb	r3, [r7, #7]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <AT_ConfigureFlowControl+0x22>
        return status;
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	e000      	b.n	800087c <AT_ConfigureFlowControl+0x24>
    }
    
    return AT_OK;
 800087a:	2300      	movs	r3, #0
}
 800087c:	4618      	mov	r0, r3
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	08007054 	.word	0x08007054

08000888 <AT_EnableBLE>:

at_status_t AT_EnableBLE(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
    // Enable BLE mode
    at_status_t status;
    
    // Set to BLE mode
    status = AT_SendCommand("AT+BLEMODE=1", NULL, 0, AT_RESPONSE_TIMEOUT_MS);
 800088e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000892:	2200      	movs	r2, #0
 8000894:	2100      	movs	r1, #0
 8000896:	4807      	ldr	r0, [pc, #28]	@ (80008b4 <AT_EnableBLE+0x2c>)
 8000898:	f7ff fe90 	bl	80005bc <AT_SendCommand>
 800089c:	4603      	mov	r3, r0
 800089e:	71fb      	strb	r3, [r7, #7]
    if (status != AT_OK) {
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <AT_EnableBLE+0x22>
        return status;
 80008a6:	79fb      	ldrb	r3, [r7, #7]
 80008a8:	e000      	b.n	80008ac <AT_EnableBLE+0x24>
    }
    
    return AT_OK;
 80008aa:	2300      	movs	r3, #0
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	08007070 	.word	0x08007070

080008b8 <AT_ConnectBLE>:

at_status_t AT_ConnectBLE(const char* address)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
    // Connect to BLE device (server will initiate connection, so this may not be needed)
    // For now, we'll configure the module to be discoverable and connectable
    at_status_t status;
    
    // Make device discoverable
    status = AT_SendCommand("AT+BLEADV=1", NULL, 0, AT_RESPONSE_TIMEOUT_MS);
 80008c0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80008c4:	2200      	movs	r2, #0
 80008c6:	2100      	movs	r1, #0
 80008c8:	4807      	ldr	r0, [pc, #28]	@ (80008e8 <AT_ConnectBLE+0x30>)
 80008ca:	f7ff fe77 	bl	80005bc <AT_SendCommand>
 80008ce:	4603      	mov	r3, r0
 80008d0:	73fb      	strb	r3, [r7, #15]
    if (status != AT_OK) {
 80008d2:	7bfb      	ldrb	r3, [r7, #15]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <AT_ConnectBLE+0x24>
        return status;
 80008d8:	7bfb      	ldrb	r3, [r7, #15]
 80008da:	e000      	b.n	80008de <AT_ConnectBLE+0x26>
    }
    
    return AT_OK;
 80008dc:	2300      	movs	r3, #0
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	08007080 	.word	0x08007080

080008ec <AT_DisconnectBLE>:

at_status_t AT_DisconnectBLE(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
    // Disconnect BLE
    return AT_SendCommand("AT+BLEDISCON", NULL, 0, AT_RESPONSE_TIMEOUT_MS);
 80008f0:	f241 3388 	movw	r3, #5000	@ 0x1388
 80008f4:	2200      	movs	r2, #0
 80008f6:	2100      	movs	r1, #0
 80008f8:	4802      	ldr	r0, [pc, #8]	@ (8000904 <AT_DisconnectBLE+0x18>)
 80008fa:	f7ff fe5f 	bl	80005bc <AT_SendCommand>
 80008fe:	4603      	mov	r3, r0
}
 8000900:	4618      	mov	r0, r3
 8000902:	bd80      	pop	{r7, pc}
 8000904:	0800708c 	.word	0x0800708c

08000908 <AT_FactoryReset>:

at_status_t AT_FactoryReset(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
    // Reset to factory settings
    return AT_SendCommand("AT+RESTORE", NULL, 0, AT_RESPONSE_TIMEOUT_MS);
 800090c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000910:	2200      	movs	r2, #0
 8000912:	2100      	movs	r1, #0
 8000914:	4802      	ldr	r0, [pc, #8]	@ (8000920 <AT_FactoryReset+0x18>)
 8000916:	f7ff fe51 	bl	80005bc <AT_SendCommand>
 800091a:	4603      	mov	r3, r0
}
 800091c:	4618      	mov	r0, r3
 800091e:	bd80      	pop	{r7, pc}
 8000920:	0800709c 	.word	0x0800709c

08000924 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000928:	f3bf 8f4f 	dsb	sy
}
 800092c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800092e:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <__NVIC_SystemReset+0x24>)
 8000930:	68db      	ldr	r3, [r3, #12]
 8000932:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000936:	4904      	ldr	r1, [pc, #16]	@ (8000948 <__NVIC_SystemReset+0x24>)
 8000938:	4b04      	ldr	r3, [pc, #16]	@ (800094c <__NVIC_SystemReset+0x28>)
 800093a:	4313      	orrs	r3, r2
 800093c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800093e:	f3bf 8f4f 	dsb	sy
}
 8000942:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <__NVIC_SystemReset+0x20>
 8000948:	e000ed00 	.word	0xe000ed00
 800094c:	05fa0004 	.word	0x05fa0004

08000950 <FirmwareUpdate_Init>:
static void HandleFirmwarePacket(void);
static void GetVersionTimestamp(char* version, uint16_t len);

/* Initialize firmware update module */
void FirmwareUpdate_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
    memset(&uart_buffers, 0, sizeof(uart_buffers));
 8000954:	f241 020c 	movw	r2, #4108	@ 0x100c
 8000958:	2100      	movs	r1, #0
 800095a:	480c      	ldr	r0, [pc, #48]	@ (800098c <FirmwareUpdate_Init+0x3c>)
 800095c:	f005 fa7d 	bl	8005e5a <memset>
    update_state = FW_UPDATE_IDLE;
 8000960:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <FirmwareUpdate_Init+0x40>)
 8000962:	2200      	movs	r2, #0
 8000964:	701a      	strb	r2, [r3, #0]
    update_active = false;
 8000966:	4b0b      	ldr	r3, [pc, #44]	@ (8000994 <FirmwareUpdate_Init+0x44>)
 8000968:	2200      	movs	r2, #0
 800096a:	701a      	strb	r2, [r3, #0]
    expected_packet_num = 0;
 800096c:	4b0a      	ldr	r3, [pc, #40]	@ (8000998 <FirmwareUpdate_Init+0x48>)
 800096e:	2200      	movs	r2, #0
 8000970:	801a      	strh	r2, [r3, #0]
    firmware_size = 0;
 8000972:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <FirmwareUpdate_Init+0x4c>)
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
    firmware_received = 0;
 8000978:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <FirmwareUpdate_Init+0x50>)
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
    
    // Start UART receive in interrupt mode (receive one byte at a time)
    HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 800097e:	2201      	movs	r2, #1
 8000980:	4908      	ldr	r1, [pc, #32]	@ (80009a4 <FirmwareUpdate_Init+0x54>)
 8000982:	4809      	ldr	r0, [pc, #36]	@ (80009a8 <FirmwareUpdate_Init+0x58>)
 8000984:	f003 ffa6 	bl	80048d4 <HAL_UART_Receive_IT>
}
 8000988:	bf00      	nop
 800098a:	bd80      	pop	{r7, pc}
 800098c:	200001a8 	.word	0x200001a8
 8000990:	200001a6 	.word	0x200001a6
 8000994:	200011c0 	.word	0x200011c0
 8000998:	200011b4 	.word	0x200011b4
 800099c:	200011b8 	.word	0x200011b8
 80009a0:	200011bc 	.word	0x200011bc
 80009a4:	200011c1 	.word	0x200011c1
 80009a8:	2000123c 	.word	0x2000123c

080009ac <StephanoI_PowerOn>:

/* Power on Stephano-I module */
static void StephanoI_PowerOn(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
#if !STEPHANO_USE_UART1
    // Set n_STEPHANO_ON to LOW (active low)
    HAL_GPIO_WritePin(n_STEPHANO_ON_GPIO_Port, n_STEPHANO_ON_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009b6:	4804      	ldr	r0, [pc, #16]	@ (80009c8 <StephanoI_PowerOn+0x1c>)
 80009b8:	f002 ffc4 	bl	8003944 <HAL_GPIO_WritePin>
    HAL_Delay(100);  // Wait 100ms
 80009bc:	2064      	movs	r0, #100	@ 0x64
 80009be:	f001 ff71 	bl	80028a4 <HAL_Delay>
#endif
}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40020400 	.word	0x40020400

080009cc <StephanoI_Reset>:

/* Reset Stephano-I module */
static void StephanoI_Reset(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
#if !STEPHANO_USE_UART1
    // Set n_STEPHANO_RST to LOW for 100ms, then HIGH
    HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_RESET);
 80009d0:	2200      	movs	r2, #0
 80009d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009d6:	4808      	ldr	r0, [pc, #32]	@ (80009f8 <StephanoI_Reset+0x2c>)
 80009d8:	f002 ffb4 	bl	8003944 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80009dc:	2064      	movs	r0, #100	@ 0x64
 80009de:	f001 ff61 	bl	80028a4 <HAL_Delay>
    HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_SET);
 80009e2:	2201      	movs	r2, #1
 80009e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009e8:	4803      	ldr	r0, [pc, #12]	@ (80009f8 <StephanoI_Reset+0x2c>)
 80009ea:	f002 ffab 	bl	8003944 <HAL_GPIO_WritePin>
    HAL_Delay(100);  // Wait for module to stabilize
 80009ee:	2064      	movs	r0, #100	@ 0x64
 80009f0:	f001 ff58 	bl	80028a4 <HAL_Delay>
#endif
}
 80009f4:	bf00      	nop
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40020400 	.word	0x40020400

080009fc <FirmwareUpdate_Start>:

/* Start firmware update process */
void FirmwareUpdate_Start(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b092      	sub	sp, #72	@ 0x48
 8000a00:	af00      	add	r7, sp, #0
    at_status_t at_status;
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a02:	463b      	mov	r3, r7
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]
 8000a0e:	611a      	str	r2, [r3, #16]
    
    if (update_active) return;
 8000a10:	4b78      	ldr	r3, [pc, #480]	@ (8000bf4 <FirmwareUpdate_Start+0x1f8>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	f040 80e9 	bne.w	8000bec <FirmwareUpdate_Start+0x1f0>
    
    update_active = true;
 8000a1a:	4b76      	ldr	r3, [pc, #472]	@ (8000bf4 <FirmwareUpdate_Start+0x1f8>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	701a      	strb	r2, [r3, #0]
    update_state = FW_UPDATE_IDLE;
 8000a20:	4b75      	ldr	r3, [pc, #468]	@ (8000bf8 <FirmwareUpdate_Start+0x1fc>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	701a      	strb	r2, [r3, #0]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(EXT_MODEM_CTS_GPIO_Port, &GPIO_InitStruct);
#else
    // USART2_CTS is on PA0 (STEPHANO_CTS)
    // First, configure as GPIO output and drive low
    GPIO_InitStruct.Pin = STEPHANO_CTS_Pin;
 8000a26:	2301      	movs	r3, #1
 8000a28:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a32:	2303      	movs	r3, #3
 8000a34:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(STEPHANO_CTS_GPIO_Port, &GPIO_InitStruct);
 8000a36:	463b      	mov	r3, r7
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4870      	ldr	r0, [pc, #448]	@ (8000bfc <FirmwareUpdate_Start+0x200>)
 8000a3c:	f002 fcf0 	bl	8003420 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(STEPHANO_CTS_GPIO_Port, STEPHANO_CTS_Pin, GPIO_PIN_RESET);
 8000a40:	2200      	movs	r2, #0
 8000a42:	2101      	movs	r1, #1
 8000a44:	486d      	ldr	r0, [pc, #436]	@ (8000bfc <FirmwareUpdate_Start+0x200>)
 8000a46:	f002 ff7d 	bl	8003944 <HAL_GPIO_WritePin>
    HAL_Delay(10);  // Small delay to ensure signal is stable
 8000a4a:	200a      	movs	r0, #10
 8000a4c:	f001 ff2a 	bl	80028a4 <HAL_Delay>
    
    // Now restore to alternate function mode
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a50:	2302      	movs	r3, #2
 8000a52:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a54:	2307      	movs	r3, #7
 8000a56:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(STEPHANO_CTS_GPIO_Port, &GPIO_InitStruct);
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4867      	ldr	r0, [pc, #412]	@ (8000bfc <FirmwareUpdate_Start+0x200>)
 8000a5e:	f002 fcdf 	bl	8003420 <HAL_GPIO_Init>
#endif
    
    // Power on Stephano-I module
    StephanoI_PowerOn();
 8000a62:	f7ff ffa3 	bl	80009ac <StephanoI_PowerOn>
    
    // Reset Stephano-I module
    StephanoI_Reset();
 8000a66:	f7ff ffb1 	bl	80009cc <StephanoI_Reset>
    
    // Wait a bit for module to initialize
    HAL_Delay(500);
 8000a6a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a6e:	f001 ff19 	bl	80028a4 <HAL_Delay>
    
    // Stop interrupt-based receive temporarily for AT commands
    HAL_UART_AbortReceive_IT(STEPHANO_UART_PTR);
 8000a72:	4863      	ldr	r0, [pc, #396]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000a74:	f003 ff54 	bl	8004920 <HAL_UART_AbortReceive_IT>

    // Temporarily disable CTS hardware flow control for initial AT commands
    // The module may not be ready to assert CTS immediately after power-on/reset
    // We'll re-enable it after configuring the module
    __HAL_UART_DISABLE(STEPHANO_UART_PTR);
 8000a78:	4b61      	ldr	r3, [pc, #388]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	68da      	ldr	r2, [r3, #12]
 8000a7e:	4b60      	ldr	r3, [pc, #384]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000a86:	60da      	str	r2, [r3, #12]
    __HAL_UART_HWCONTROL_CTS_DISABLE(STEPHANO_UART_PTR);
 8000a88:	4b5d      	ldr	r3, [pc, #372]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	3314      	adds	r3, #20
 8000a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a92:	e853 3f00 	ldrex	r3, [r3]
 8000a96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8000a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a9a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000a9e:	647b      	str	r3, [r7, #68]	@ 0x44
 8000aa0:	4b57      	ldr	r3, [pc, #348]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	3314      	adds	r3, #20
 8000aa6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000aa8:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000aaa:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000aac:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000aae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000ab0:	e841 2300 	strex	r3, r2, [r1]
 8000ab4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8000ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d1e5      	bne.n	8000a88 <FirmwareUpdate_Start+0x8c>
 8000abc:	4b50      	ldr	r3, [pc, #320]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000abe:	699b      	ldr	r3, [r3, #24]
 8000ac0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000ac4:	4a4e      	ldr	r2, [pc, #312]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000ac6:	6193      	str	r3, [r2, #24]
    __HAL_UART_ENABLE(STEPHANO_UART_PTR);
 8000ac8:	4b4d      	ldr	r3, [pc, #308]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	68da      	ldr	r2, [r3, #12]
 8000ace:	4b4c      	ldr	r3, [pc, #304]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000ad6:	60da      	str	r2, [r3, #12]

    // Reset module via AT command before initial test
    at_status = AT_Reset();
 8000ad8:	f7ff feb0 	bl	800083c <AT_Reset>
 8000adc:	4603      	mov	r3, r0
 8000ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (at_status != AT_OK) {
 8000ae2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d006      	beq.n	8000af8 <FirmwareUpdate_Start+0xfc>
        update_state = FW_UPDATE_ERROR;
 8000aea:	4b43      	ldr	r3, [pc, #268]	@ (8000bf8 <FirmwareUpdate_Start+0x1fc>)
 8000aec:	2206      	movs	r2, #6
 8000aee:	701a      	strb	r2, [r3, #0]
        update_active = false;
 8000af0:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <FirmwareUpdate_Start+0x1f8>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	701a      	strb	r2, [r3, #0]
        return;
 8000af6:	e07a      	b.n	8000bee <FirmwareUpdate_Start+0x1f2>
    }
    
    // Test AT command
    at_status = AT_Test();
 8000af8:	f7ff fe92 	bl	8000820 <AT_Test>
 8000afc:	4603      	mov	r3, r0
 8000afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (at_status != AT_OK) {
 8000b02:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d006      	beq.n	8000b18 <FirmwareUpdate_Start+0x11c>
        update_state = FW_UPDATE_ERROR;
 8000b0a:	4b3b      	ldr	r3, [pc, #236]	@ (8000bf8 <FirmwareUpdate_Start+0x1fc>)
 8000b0c:	2206      	movs	r2, #6
 8000b0e:	701a      	strb	r2, [r3, #0]
        update_active = false;
 8000b10:	4b38      	ldr	r3, [pc, #224]	@ (8000bf4 <FirmwareUpdate_Start+0x1f8>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
        return;
 8000b16:	e06a      	b.n	8000bee <FirmwareUpdate_Start+0x1f2>
    }
    
    // Configure hardware flow control on the module
    at_status = AT_ConfigureFlowControl();
 8000b18:	f7ff fe9e 	bl	8000858 <AT_ConfigureFlowControl>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (at_status != AT_OK) {
 8000b22:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d006      	beq.n	8000b38 <FirmwareUpdate_Start+0x13c>
        update_state = FW_UPDATE_ERROR;
 8000b2a:	4b33      	ldr	r3, [pc, #204]	@ (8000bf8 <FirmwareUpdate_Start+0x1fc>)
 8000b2c:	2206      	movs	r2, #6
 8000b2e:	701a      	strb	r2, [r3, #0]
        update_active = false;
 8000b30:	4b30      	ldr	r3, [pc, #192]	@ (8000bf4 <FirmwareUpdate_Start+0x1f8>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
        return;
 8000b36:	e05a      	b.n	8000bee <FirmwareUpdate_Start+0x1f2>
    }
    
    // Re-enable hardware flow control in UART now that module is configured
    // The module should now be ready to assert CTS properly
    __HAL_UART_DISABLE(STEPHANO_UART_PTR);
 8000b38:	4b31      	ldr	r3, [pc, #196]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	68da      	ldr	r2, [r3, #12]
 8000b3e:	4b30      	ldr	r3, [pc, #192]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000b46:	60da      	str	r2, [r3, #12]
    __HAL_UART_HWCONTROL_CTS_ENABLE(STEPHANO_UART_PTR);
 8000b48:	4b2d      	ldr	r3, [pc, #180]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	3314      	adds	r3, #20
 8000b4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	e853 3f00 	ldrex	r3, [r3]
 8000b56:	617b      	str	r3, [r7, #20]
   return(result);
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b60:	4b27      	ldr	r3, [pc, #156]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	3314      	adds	r3, #20
 8000b66:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000b68:	627a      	str	r2, [r7, #36]	@ 0x24
 8000b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000b6c:	6a39      	ldr	r1, [r7, #32]
 8000b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b70:	e841 2300 	strex	r3, r2, [r1]
 8000b74:	61fb      	str	r3, [r7, #28]
   return(result);
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d1e5      	bne.n	8000b48 <FirmwareUpdate_Start+0x14c>
 8000b7c:	4b20      	ldr	r3, [pc, #128]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b84:	4a1e      	ldr	r2, [pc, #120]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000b86:	6193      	str	r3, [r2, #24]
    __HAL_UART_ENABLE(STEPHANO_UART_PTR);
 8000b88:	4b1d      	ldr	r3, [pc, #116]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	68da      	ldr	r2, [r3, #12]
 8000b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000b96:	60da      	str	r2, [r3, #12]
    
    // Enable BLE mode
    at_status = AT_EnableBLE();
 8000b98:	f7ff fe76 	bl	8000888 <AT_EnableBLE>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (at_status != AT_OK) {
 8000ba2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d006      	beq.n	8000bb8 <FirmwareUpdate_Start+0x1bc>
        update_state = FW_UPDATE_ERROR;
 8000baa:	4b13      	ldr	r3, [pc, #76]	@ (8000bf8 <FirmwareUpdate_Start+0x1fc>)
 8000bac:	2206      	movs	r2, #6
 8000bae:	701a      	strb	r2, [r3, #0]
        update_active = false;
 8000bb0:	4b10      	ldr	r3, [pc, #64]	@ (8000bf4 <FirmwareUpdate_Start+0x1f8>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	701a      	strb	r2, [r3, #0]
        return;
 8000bb6:	e01a      	b.n	8000bee <FirmwareUpdate_Start+0x1f2>
    }
    
    // Make device discoverable and wait for connection
    at_status = AT_ConnectBLE(NULL);
 8000bb8:	2000      	movs	r0, #0
 8000bba:	f7ff fe7d 	bl	80008b8 <AT_ConnectBLE>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if (at_status != AT_OK) {
 8000bc4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d006      	beq.n	8000bda <FirmwareUpdate_Start+0x1de>
        update_state = FW_UPDATE_ERROR;
 8000bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf8 <FirmwareUpdate_Start+0x1fc>)
 8000bce:	2206      	movs	r2, #6
 8000bd0:	701a      	strb	r2, [r3, #0]
        update_active = false;
 8000bd2:	4b08      	ldr	r3, [pc, #32]	@ (8000bf4 <FirmwareUpdate_Start+0x1f8>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]
        return;
 8000bd8:	e009      	b.n	8000bee <FirmwareUpdate_Start+0x1f2>
    }
    
    // Restart UART receive in interrupt mode for firmware update protocol
    HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	4909      	ldr	r1, [pc, #36]	@ (8000c04 <FirmwareUpdate_Start+0x208>)
 8000bde:	4808      	ldr	r0, [pc, #32]	@ (8000c00 <FirmwareUpdate_Start+0x204>)
 8000be0:	f003 fe78 	bl	80048d4 <HAL_UART_Receive_IT>
    
    update_state = FW_UPDATE_WAITING_CONNECTION;
 8000be4:	4b04      	ldr	r3, [pc, #16]	@ (8000bf8 <FirmwareUpdate_Start+0x1fc>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	701a      	strb	r2, [r3, #0]
 8000bea:	e000      	b.n	8000bee <FirmwareUpdate_Start+0x1f2>
    if (update_active) return;
 8000bec:	bf00      	nop
}
 8000bee:	3748      	adds	r7, #72	@ 0x48
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200011c0 	.word	0x200011c0
 8000bf8:	200001a6 	.word	0x200001a6
 8000bfc:	40020000 	.word	0x40020000
 8000c00:	2000123c 	.word	0x2000123c
 8000c04:	200011c1 	.word	0x200011c1

08000c08 <ParseWESPPPacket>:
    return update_active;
}

/* Parse WE SPP packet (header 0x01) */
static bool ParseWESPPPacket(const uint8_t* data, uint16_t len, uint8_t** payload, uint16_t* payload_len)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	607a      	str	r2, [r7, #4]
 8000c12:	603b      	str	r3, [r7, #0]
 8000c14:	460b      	mov	r3, r1
 8000c16:	817b      	strh	r3, [r7, #10]
    if (data == NULL || len < 1) return false;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d002      	beq.n	8000c24 <ParseWESPPPacket+0x1c>
 8000c1e:	897b      	ldrh	r3, [r7, #10]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d101      	bne.n	8000c28 <ParseWESPPPacket+0x20>
 8000c24:	2300      	movs	r3, #0
 8000c26:	e015      	b.n	8000c54 <ParseWESPPPacket+0x4c>
    
    // Check for WE SPP header
    if (data[0] != WE_SPP_HEADER) return false;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d001      	beq.n	8000c34 <ParseWESPPPacket+0x2c>
 8000c30:	2300      	movs	r3, #0
 8000c32:	e00f      	b.n	8000c54 <ParseWESPPPacket+0x4c>
    
    if (payload != NULL) {
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d003      	beq.n	8000c42 <ParseWESPPPacket+0x3a>
        *payload = (uint8_t*)(data + 1);
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	1c5a      	adds	r2, r3, #1
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	601a      	str	r2, [r3, #0]
    }
    
    if (payload_len != NULL) {
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d004      	beq.n	8000c52 <ParseWESPPPacket+0x4a>
        *payload_len = len - 1;
 8000c48:	897b      	ldrh	r3, [r7, #10]
 8000c4a:	3b01      	subs	r3, #1
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	801a      	strh	r2, [r3, #0]
    }
    
    return true;
 8000c52:	2301      	movs	r3, #1
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <CreateWESPPPacket>:

/* Create WE SPP packet */
static bool CreateWESPPPacket(const uint8_t* payload, uint16_t payload_len, uint8_t* packet, uint16_t* packet_len)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60f8      	str	r0, [r7, #12]
 8000c68:	607a      	str	r2, [r7, #4]
 8000c6a:	603b      	str	r3, [r7, #0]
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	817b      	strh	r3, [r7, #10]
    if (packet == NULL || packet_len == NULL) return false;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d002      	beq.n	8000c7c <CreateWESPPPacket+0x1c>
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d101      	bne.n	8000c80 <CreateWESPPPacket+0x20>
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	e015      	b.n	8000cac <CreateWESPPPacket+0x4c>
    
    packet[0] = WE_SPP_HEADER;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2201      	movs	r2, #1
 8000c84:	701a      	strb	r2, [r3, #0]
    
    if (payload != NULL && payload_len > 0) {
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d009      	beq.n	8000ca0 <CreateWESPPPacket+0x40>
 8000c8c:	897b      	ldrh	r3, [r7, #10]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d006      	beq.n	8000ca0 <CreateWESPPPacket+0x40>
        memcpy(packet + 1, payload, payload_len);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3301      	adds	r3, #1
 8000c96:	897a      	ldrh	r2, [r7, #10]
 8000c98:	68f9      	ldr	r1, [r7, #12]
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f005 f9ef 	bl	800607e <memcpy>
    }
    
    *packet_len = 1 + payload_len;
 8000ca0:	897b      	ldrh	r3, [r7, #10]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	b29a      	uxth	r2, r3
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	801a      	strh	r2, [r3, #0]
    return true;
 8000caa:	2301      	movs	r3, #1
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3710      	adds	r7, #16
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <GetVersionTimestamp>:

/* Get version timestamp */
static void GetVersionTimestamp(char* version, uint16_t len)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b086      	sub	sp, #24
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	807b      	strh	r3, [r7, #2]
    firmware_version_t fw_version;
    
    if (version == NULL || len < 15) return;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d023      	beq.n	8000d0e <GetVersionTimestamp+0x5a>
 8000cc6:	887b      	ldrh	r3, [r7, #2]
 8000cc8:	2b0e      	cmp	r3, #14
 8000cca:	d920      	bls.n	8000d0e <GetVersionTimestamp+0x5a>
    
    if (Flash_GetCurrentVersion(&fw_version) && fw_version.valid) {
 8000ccc:	f107 0308 	add.w	r3, r7, #8
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 fd57 	bl	8001784 <Flash_GetCurrentVersion>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d00e      	beq.n	8000cfa <GetVersionTimestamp+0x46>
 8000cdc:	7dfb      	ldrb	r3, [r7, #23]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d00b      	beq.n	8000cfa <GetVersionTimestamp+0x46>
        // Copy version timestamp (14 characters: YYYYMMDDHHMMSS)
        memcpy(version, fw_version.version, 14);
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	220e      	movs	r2, #14
 8000ce8:	4619      	mov	r1, r3
 8000cea:	6878      	ldr	r0, [r7, #4]
 8000cec:	f005 f9c7 	bl	800607e <memcpy>
        version[14] = '\0';
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	330e      	adds	r3, #14
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
 8000cf8:	e00a      	b.n	8000d10 <GetVersionTimestamp+0x5c>
    } else {
        // No valid version - report as version 0 (all zeros)
        memcpy(version, "00000000000000", 14);
 8000cfa:	220e      	movs	r2, #14
 8000cfc:	4906      	ldr	r1, [pc, #24]	@ (8000d18 <GetVersionTimestamp+0x64>)
 8000cfe:	6878      	ldr	r0, [r7, #4]
 8000d00:	f005 f9bd 	bl	800607e <memcpy>
        version[14] = '\0';
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	330e      	adds	r3, #14
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
 8000d0c:	e000      	b.n	8000d10 <GetVersionTimestamp+0x5c>
    if (version == NULL || len < 15) return;
 8000d0e:	bf00      	nop
    }
}
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	080070a8 	.word	0x080070a8

08000d1c <ProcessReceivedData>:

/* Process received data from UART */
static void ProcessReceivedData(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
    // Process data if we have enough in the buffer
    if (uart_buffers.rx_count > 0) {
 8000d20:	4b0f      	ldr	r3, [pc, #60]	@ (8000d60 <ProcessReceivedData+0x44>)
 8000d22:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d017      	beq.n	8000d5a <ProcessReceivedData+0x3e>
        // Process based on current state
        switch (update_state) {
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <ProcessReceivedData+0x48>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b04      	cmp	r3, #4
 8000d30:	d00f      	beq.n	8000d52 <ProcessReceivedData+0x36>
 8000d32:	2b04      	cmp	r3, #4
 8000d34:	dc10      	bgt.n	8000d58 <ProcessReceivedData+0x3c>
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	dc02      	bgt.n	8000d40 <ProcessReceivedData+0x24>
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	dc03      	bgt.n	8000d46 <ProcessReceivedData+0x2a>
            case FW_UPDATE_RECEIVING_DATA:
                HandleFirmwarePacket();
                break;
                
            default:
                break;
 8000d3e:	e00b      	b.n	8000d58 <ProcessReceivedData+0x3c>
        switch (update_state) {
 8000d40:	2b03      	cmp	r3, #3
 8000d42:	d003      	beq.n	8000d4c <ProcessReceivedData+0x30>
                break;
 8000d44:	e008      	b.n	8000d58 <ProcessReceivedData+0x3c>
                HandleTokenExchange();
 8000d46:	f000 f819 	bl	8000d7c <HandleTokenExchange>
                break;
 8000d4a:	e006      	b.n	8000d5a <ProcessReceivedData+0x3e>
                HandleFirmwareSize();
 8000d4c:	f000 f8ee 	bl	8000f2c <HandleFirmwareSize>
                break;
 8000d50:	e003      	b.n	8000d5a <ProcessReceivedData+0x3e>
                HandleFirmwarePacket();
 8000d52:	f000 fa0b 	bl	800116c <HandleFirmwarePacket>
                break;
 8000d56:	e000      	b.n	8000d5a <ProcessReceivedData+0x3e>
                break;
 8000d58:	bf00      	nop
        }
    }
}
 8000d5a:	bf00      	nop
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	200001a8 	.word	0x200001a8
 8000d64:	200001a6 	.word	0x200001a6

08000d68 <FirmwareUpdate_UART_IRQHandler>:

/* UART interrupt handler - called from USART1 or USART2 IRQHandler (selected at compile time) */
void FirmwareUpdate_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
    // This function is called before HAL_UART_IRQHandler
    // HAL will handle the interrupt and call HAL_UART_RxCpltCallback
    // No additional processing needed here
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr

08000d7c <HandleTokenExchange>:

/* Handle token exchange */
static void HandleTokenExchange(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b0fc      	sub	sp, #496	@ 0x1f0
 8000d80:	af02      	add	r7, sp, #8
    char version[15];
    char server_info[64];
    uint16_t bytes_to_process;
    
    // Check if we received SERVER token
    if (uart_buffers.rx_count > 0) {
 8000d82:	4b64      	ldr	r3, [pc, #400]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000d84:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	f000 80be 	beq.w	8000f0a <HandleTokenExchange+0x18e>
        // Process data from circular buffer
        bytes_to_process = uart_buffers.rx_count;
 8000d8e:	4b61      	ldr	r3, [pc, #388]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000d90:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 8000d94:	f8a7 31e2 	strh.w	r3, [r7, #482]	@ 0x1e2
        uint8_t* rx_data = uart_buffers.rx_buffer + uart_buffers.rx_head;
 8000d98:	4b5e      	ldr	r3, [pc, #376]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000d9a:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8000d9e:	461a      	mov	r2, r3
 8000da0:	4b5c      	ldr	r3, [pc, #368]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000da2:	4413      	add	r3, r2
 8000da4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
        
        // Handle wrap-around if needed
        uint8_t temp_buffer[128];
        if ((uart_buffers.rx_head + bytes_to_process) > UART_BUFFER_SIZE) {
 8000da8:	4b5a      	ldr	r3, [pc, #360]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000daa:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8000dae:	461a      	mov	r2, r3
 8000db0:	f8b7 31e2 	ldrh.w	r3, [r7, #482]	@ 0x1e2
 8000db4:	4413      	add	r3, r2
 8000db6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000dba:	dd1e      	ble.n	8000dfa <HandleTokenExchange+0x7e>
            // Data wraps around
            uint16_t first_part = UART_BUFFER_SIZE - uart_buffers.rx_head;
 8000dbc:	4b55      	ldr	r3, [pc, #340]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000dbe:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8000dc2:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8000dc6:	f8a7 31e0 	strh.w	r3, [r7, #480]	@ 0x1e0
            memcpy(temp_buffer, rx_data, first_part);
 8000dca:	f8b7 21e0 	ldrh.w	r2, [r7, #480]	@ 0x1e0
 8000dce:	463b      	mov	r3, r7
 8000dd0:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f005 f952 	bl	800607e <memcpy>
            memcpy(temp_buffer + first_part, uart_buffers.rx_buffer, bytes_to_process - first_part);
 8000dda:	f8b7 31e0 	ldrh.w	r3, [r7, #480]	@ 0x1e0
 8000dde:	463a      	mov	r2, r7
 8000de0:	18d0      	adds	r0, r2, r3
 8000de2:	f8b7 21e2 	ldrh.w	r2, [r7, #482]	@ 0x1e2
 8000de6:	f8b7 31e0 	ldrh.w	r3, [r7, #480]	@ 0x1e0
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	461a      	mov	r2, r3
 8000dee:	4949      	ldr	r1, [pc, #292]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000df0:	f005 f945 	bl	800607e <memcpy>
            rx_data = temp_buffer;
 8000df4:	463b      	mov	r3, r7
 8000df6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
        }
        
        uint8_t* payload = NULL;
 8000dfa:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000dfe:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
        uint16_t payload_len = 0;
 8000e06:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000e0a:	f5a3 73b3 	sub.w	r3, r3, #358	@ 0x166
 8000e0e:	2200      	movs	r2, #0
 8000e10:	801a      	strh	r2, [r3, #0]
        
        if (ParseWESPPPacket(rx_data, bytes_to_process, &payload, &payload_len)) {
 8000e12:	f107 0382 	add.w	r3, r7, #130	@ 0x82
 8000e16:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8000e1a:	f8b7 11e2 	ldrh.w	r1, [r7, #482]	@ 0x1e2
 8000e1e:	f8d7 01e4 	ldr.w	r0, [r7, #484]	@ 0x1e4
 8000e22:	f7ff fef1 	bl	8000c08 <ParseWESPPPacket>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d06e      	beq.n	8000f0a <HandleTokenExchange+0x18e>
            server_info[0] = '\0';
 8000e2c:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000e30:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8000e34:	2200      	movs	r2, #0
 8000e36:	701a      	strb	r2, [r3, #0]
            if (payload_len < sizeof(server_info)) {
 8000e38:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000e3c:	f5a3 73b3 	sub.w	r3, r3, #358	@ 0x166
 8000e40:	881b      	ldrh	r3, [r3, #0]
 8000e42:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e44:	d81b      	bhi.n	8000e7e <HandleTokenExchange+0x102>
                memcpy(server_info, payload, payload_len);
 8000e46:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000e4a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8000e4e:	6819      	ldr	r1, [r3, #0]
 8000e50:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000e54:	f5a3 73b3 	sub.w	r3, r3, #358	@ 0x166
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8000e60:	4618      	mov	r0, r3
 8000e62:	f005 f90c 	bl	800607e <memcpy>
                server_info[payload_len] = '\0';
 8000e66:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000e6a:	f5a3 73b3 	sub.w	r3, r3, #358	@ 0x166
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000e76:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	5499      	strb	r1, [r3, r2]
            }
            
            // Check if it starts with SERVER
            if (strncmp((char*)payload, TOKEN_SERVER_ROLE, strlen(TOKEN_SERVER_ROLE)) == 0) {
 8000e7e:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000e82:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	2206      	movs	r2, #6
 8000e8a:	4923      	ldr	r1, [pc, #140]	@ (8000f18 <HandleTokenExchange+0x19c>)
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f004 ffec 	bl	8005e6a <strncmp>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d138      	bne.n	8000f0a <HandleTokenExchange+0x18e>
                // Get our version
                GetVersionTimestamp(version, sizeof(version));
 8000e98:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8000e9c:	210f      	movs	r1, #15
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ff08 	bl	8000cb4 <GetVersionTimestamp>
                
                // Send CLIENT token with our version
                snprintf((char*)response, sizeof(response), "%s:%s", TOKEN_CLIENT_ROLE, version);
 8000ea4:	f507 70ae 	add.w	r0, r7, #348	@ 0x15c
 8000ea8:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	4b1b      	ldr	r3, [pc, #108]	@ (8000f1c <HandleTokenExchange+0x1a0>)
 8000eb0:	4a1b      	ldr	r2, [pc, #108]	@ (8000f20 <HandleTokenExchange+0x1a4>)
 8000eb2:	2180      	movs	r1, #128	@ 0x80
 8000eb4:	f004 ff58 	bl	8005d68 <sniprintf>
                response_len = strlen((char*)response);
 8000eb8:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff f98f 	bl	80001e0 <strlen>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	f8a7 31de 	strh.w	r3, [r7, #478]	@ 0x1de
                
                CreateWESPPPacket(response, response_len, packet, &packet_len);
 8000ec8:	f107 03da 	add.w	r3, r7, #218	@ 0xda
 8000ecc:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8000ed0:	f8b7 11de 	ldrh.w	r1, [r7, #478]	@ 0x1de
 8000ed4:	f507 70ae 	add.w	r0, r7, #348	@ 0x15c
 8000ed8:	f7ff fec2 	bl	8000c60 <CreateWESPPPacket>
                HAL_UART_Transmit(STEPHANO_UART_PTR, packet, packet_len, 1000);
 8000edc:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8000ee0:	f5a3 7387 	sub.w	r3, r3, #270	@ 0x10e
 8000ee4:	881a      	ldrh	r2, [r3, #0]
 8000ee6:	f107 01dc 	add.w	r1, r7, #220	@ 0xdc
 8000eea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eee:	480d      	ldr	r0, [pc, #52]	@ (8000f24 <HandleTokenExchange+0x1a8>)
 8000ef0:	f003 fbce 	bl	8004690 <HAL_UART_Transmit>
                
                // Clear processed data from buffer
                uart_buffers.rx_count = 0;
 8000ef4:	4b07      	ldr	r3, [pc, #28]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f8a3 2804 	strh.w	r2, [r3, #2052]	@ 0x804
                uart_buffers.rx_head = 0;
 8000efc:	4b05      	ldr	r3, [pc, #20]	@ (8000f14 <HandleTokenExchange+0x198>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800
                
                update_state = FW_UPDATE_RECEIVING_SIZE;
 8000f04:	4b08      	ldr	r3, [pc, #32]	@ (8000f28 <HandleTokenExchange+0x1ac>)
 8000f06:	2203      	movs	r2, #3
 8000f08:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 8000f0a:	bf00      	nop
 8000f0c:	f507 77f4 	add.w	r7, r7, #488	@ 0x1e8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	200001a8 	.word	0x200001a8
 8000f18:	080070b8 	.word	0x080070b8
 8000f1c:	080070c0 	.word	0x080070c0
 8000f20:	080070c8 	.word	0x080070c8
 8000f24:	2000123c 	.word	0x2000123c
 8000f28:	200001a6 	.word	0x200001a6

08000f2c <HandleFirmwareSize>:

/* Handle firmware size message */
static void HandleFirmwareSize(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b0c8      	sub	sp, #288	@ 0x120
 8000f30:	af00      	add	r7, sp, #0
    uint8_t packet[64];
    uint16_t response_len, packet_len;
    char* size_token;
    uint16_t bytes_to_process;
    
    if (uart_buffers.rx_count > 0) {
 8000f32:	4b84      	ldr	r3, [pc, #528]	@ (8001144 <HandleFirmwareSize+0x218>)
 8000f34:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f000 80fe 	beq.w	800113a <HandleFirmwareSize+0x20e>
        bytes_to_process = uart_buffers.rx_count;
 8000f3e:	4b81      	ldr	r3, [pc, #516]	@ (8001144 <HandleFirmwareSize+0x218>)
 8000f40:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 8000f44:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
        uint8_t* rx_data = uart_buffers.rx_buffer + uart_buffers.rx_head;
 8000f48:	4b7e      	ldr	r3, [pc, #504]	@ (8001144 <HandleFirmwareSize+0x218>)
 8000f4a:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4b7c      	ldr	r3, [pc, #496]	@ (8001144 <HandleFirmwareSize+0x218>)
 8000f52:	4413      	add	r3, r2
 8000f54:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        
        // Handle wrap-around if needed
        uint8_t temp_buffer[128];
        if ((uart_buffers.rx_head + bytes_to_process) > UART_BUFFER_SIZE) {
 8000f58:	4b7a      	ldr	r3, [pc, #488]	@ (8001144 <HandleFirmwareSize+0x218>)
 8000f5a:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8000f5e:	461a      	mov	r2, r3
 8000f60:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8000f64:	4413      	add	r3, r2
 8000f66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000f6a:	dd1e      	ble.n	8000faa <HandleFirmwareSize+0x7e>
            // Data wraps around
            uint16_t first_part = UART_BUFFER_SIZE - uart_buffers.rx_head;
 8000f6c:	4b75      	ldr	r3, [pc, #468]	@ (8001144 <HandleFirmwareSize+0x218>)
 8000f6e:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 8000f72:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8000f76:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
            memcpy(temp_buffer, rx_data, first_part);
 8000f7a:	f8b7 2118 	ldrh.w	r2, [r7, #280]	@ 0x118
 8000f7e:	1d3b      	adds	r3, r7, #4
 8000f80:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 8000f84:	4618      	mov	r0, r3
 8000f86:	f005 f87a 	bl	800607e <memcpy>
            memcpy(temp_buffer + first_part, uart_buffers.rx_buffer, bytes_to_process - first_part);
 8000f8a:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8000f8e:	1d3a      	adds	r2, r7, #4
 8000f90:	18d0      	adds	r0, r2, r3
 8000f92:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8000f96:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4969      	ldr	r1, [pc, #420]	@ (8001144 <HandleFirmwareSize+0x218>)
 8000fa0:	f005 f86d 	bl	800607e <memcpy>
            rx_data = temp_buffer;
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        }
        
        uint8_t* payload = NULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        uint16_t payload_len = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
        
        if (ParseWESPPPacket(rx_data, bytes_to_process, &payload, &payload_len)) {
 8000fb6:	f107 0386 	add.w	r3, r7, #134	@ 0x86
 8000fba:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8000fbe:	f8b7 111a 	ldrh.w	r1, [r7, #282]	@ 0x11a
 8000fc2:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8000fc6:	f7ff fe1f 	bl	8000c08 <ParseWESPPPacket>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	f000 80b4 	beq.w	800113a <HandleFirmwareSize+0x20e>
            // Check for FW_SIZE token
            if (strncmp((char*)payload, TOKEN_FIRMWARE_SIZE, strlen(TOKEN_FIRMWARE_SIZE)) == 0) {
 8000fd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000fd6:	2207      	movs	r2, #7
 8000fd8:	495b      	ldr	r1, [pc, #364]	@ (8001148 <HandleFirmwareSize+0x21c>)
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f004 ff45 	bl	8005e6a <strncmp>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	f040 80a9 	bne.w	800113a <HandleFirmwareSize+0x20e>
                // Extract size
                (void)strtok((char*)payload, ":");  // Skip token part
 8000fe8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000fec:	4957      	ldr	r1, [pc, #348]	@ (800114c <HandleFirmwareSize+0x220>)
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f004 ff60 	bl	8005eb4 <strtok>
                size_token = strtok(NULL, ":");
 8000ff4:	4955      	ldr	r1, [pc, #340]	@ (800114c <HandleFirmwareSize+0x220>)
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f004 ff5c 	bl	8005eb4 <strtok>
 8000ffc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
                
                if (size_token != NULL) {
 8001000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001004:	2b00      	cmp	r3, #0
 8001006:	f000 8098 	beq.w	800113a <HandleFirmwareSize+0x20e>
                    firmware_size = strtoul(size_token, NULL, 10);
 800100a:	220a      	movs	r2, #10
 800100c:	2100      	movs	r1, #0
 800100e:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8001012:	f004 fddd 	bl	8005bd0 <strtoul>
 8001016:	4603      	mov	r3, r0
 8001018:	4a4d      	ldr	r2, [pc, #308]	@ (8001150 <HandleFirmwareSize+0x224>)
 800101a:	6013      	str	r3, [r2, #0]
                    
                    // Check if we have enough flash space
                    if (Flash_CheckSpaceAvailable(firmware_size)) {
 800101c:	4b4c      	ldr	r3, [pc, #304]	@ (8001150 <HandleFirmwareSize+0x224>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4618      	mov	r0, r3
 8001022:	f000 fbf3 	bl	800180c <Flash_CheckSpaceAvailable>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d060      	beq.n	80010ee <HandleFirmwareSize+0x1c2>
                        // Erase sector 6
                        if (Flash_EraseSector(FLASH_SECTOR_DOWNLOAD)) {
 800102c:	2006      	movs	r0, #6
 800102e:	f000 faf5 	bl	800161c <Flash_EraseSector>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d033      	beq.n	80010a0 <HandleFirmwareSize+0x174>
                            firmware_received = 0;
 8001038:	4b46      	ldr	r3, [pc, #280]	@ (8001154 <HandleFirmwareSize+0x228>)
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
                            expected_packet_num = 0;
 800103e:	4b46      	ldr	r3, [pc, #280]	@ (8001158 <HandleFirmwareSize+0x22c>)
 8001040:	2200      	movs	r2, #0
 8001042:	801a      	strh	r2, [r3, #0]
                            
                            // Send SUCCESS
                            strcpy((char*)response, TOKEN_SUCCESS);
 8001044:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001048:	4a44      	ldr	r2, [pc, #272]	@ (800115c <HandleFirmwareSize+0x230>)
 800104a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800104e:	e883 0003 	stmia.w	r3, {r0, r1}
                            response_len = strlen((char*)response);
 8001052:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff f8c2 	bl	80001e0 <strlen>
 800105c:	4603      	mov	r3, r0
 800105e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
                            
                            CreateWESPPPacket(response, response_len, packet, &packet_len);
 8001062:	f107 038e 	add.w	r3, r7, #142	@ 0x8e
 8001066:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 800106a:	f8b7 1112 	ldrh.w	r1, [r7, #274]	@ 0x112
 800106e:	f107 00d0 	add.w	r0, r7, #208	@ 0xd0
 8001072:	f7ff fdf5 	bl	8000c60 <CreateWESPPPacket>
                            HAL_UART_Transmit(STEPHANO_UART_PTR, packet, packet_len, 1000);
 8001076:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800107a:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800107e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001082:	4837      	ldr	r0, [pc, #220]	@ (8001160 <HandleFirmwareSize+0x234>)
 8001084:	f003 fb04 	bl	8004690 <HAL_UART_Transmit>
                            
                            // Clear processed data from buffer
                            uart_buffers.rx_count = 0;
 8001088:	4b2e      	ldr	r3, [pc, #184]	@ (8001144 <HandleFirmwareSize+0x218>)
 800108a:	2200      	movs	r2, #0
 800108c:	f8a3 2804 	strh.w	r2, [r3, #2052]	@ 0x804
                            uart_buffers.rx_head = 0;
 8001090:	4b2c      	ldr	r3, [pc, #176]	@ (8001144 <HandleFirmwareSize+0x218>)
 8001092:	2200      	movs	r2, #0
 8001094:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800
                            
                            update_state = FW_UPDATE_RECEIVING_DATA;
 8001098:	4b32      	ldr	r3, [pc, #200]	@ (8001164 <HandleFirmwareSize+0x238>)
 800109a:	2204      	movs	r2, #4
 800109c:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
        }
    }
}
 800109e:	e04c      	b.n	800113a <HandleFirmwareSize+0x20e>
                            strcpy((char*)response, TOKEN_ERROR);
 80010a0:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80010a4:	4a30      	ldr	r2, [pc, #192]	@ (8001168 <HandleFirmwareSize+0x23c>)
 80010a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010aa:	6018      	str	r0, [r3, #0]
 80010ac:	3304      	adds	r3, #4
 80010ae:	8019      	strh	r1, [r3, #0]
                            response_len = strlen((char*)response);
 80010b0:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f893 	bl	80001e0 <strlen>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
                            CreateWESPPPacket(response, response_len, packet, &packet_len);
 80010c0:	f107 038e 	add.w	r3, r7, #142	@ 0x8e
 80010c4:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 80010c8:	f8b7 1112 	ldrh.w	r1, [r7, #274]	@ 0x112
 80010cc:	f107 00d0 	add.w	r0, r7, #208	@ 0xd0
 80010d0:	f7ff fdc6 	bl	8000c60 <CreateWESPPPacket>
                            HAL_UART_Transmit(STEPHANO_UART_PTR, packet, packet_len, 1000);
 80010d4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80010d8:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80010dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e0:	481f      	ldr	r0, [pc, #124]	@ (8001160 <HandleFirmwareSize+0x234>)
 80010e2:	f003 fad5 	bl	8004690 <HAL_UART_Transmit>
                            update_state = FW_UPDATE_ERROR;
 80010e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001164 <HandleFirmwareSize+0x238>)
 80010e8:	2206      	movs	r2, #6
 80010ea:	701a      	strb	r2, [r3, #0]
}
 80010ec:	e025      	b.n	800113a <HandleFirmwareSize+0x20e>
                        strcpy((char*)response, TOKEN_ERROR);
 80010ee:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80010f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001168 <HandleFirmwareSize+0x23c>)
 80010f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010f8:	6018      	str	r0, [r3, #0]
 80010fa:	3304      	adds	r3, #4
 80010fc:	8019      	strh	r1, [r3, #0]
                        response_len = strlen((char*)response);
 80010fe:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff f86c 	bl	80001e0 <strlen>
 8001108:	4603      	mov	r3, r0
 800110a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
                        CreateWESPPPacket(response, response_len, packet, &packet_len);
 800110e:	f107 038e 	add.w	r3, r7, #142	@ 0x8e
 8001112:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8001116:	f8b7 1112 	ldrh.w	r1, [r7, #274]	@ 0x112
 800111a:	f107 00d0 	add.w	r0, r7, #208	@ 0xd0
 800111e:	f7ff fd9f 	bl	8000c60 <CreateWESPPPacket>
                        HAL_UART_Transmit(STEPHANO_UART_PTR, packet, packet_len, 1000);
 8001122:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8001126:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800112a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800112e:	480c      	ldr	r0, [pc, #48]	@ (8001160 <HandleFirmwareSize+0x234>)
 8001130:	f003 faae 	bl	8004690 <HAL_UART_Transmit>
                        update_state = FW_UPDATE_ERROR;
 8001134:	4b0b      	ldr	r3, [pc, #44]	@ (8001164 <HandleFirmwareSize+0x238>)
 8001136:	2206      	movs	r2, #6
 8001138:	701a      	strb	r2, [r3, #0]
}
 800113a:	bf00      	nop
 800113c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200001a8 	.word	0x200001a8
 8001148:	080070d0 	.word	0x080070d0
 800114c:	080070d8 	.word	0x080070d8
 8001150:	200011b8 	.word	0x200011b8
 8001154:	200011bc 	.word	0x200011bc
 8001158:	200011b4 	.word	0x200011b4
 800115c:	080070dc 	.word	0x080070dc
 8001160:	2000123c 	.word	0x2000123c
 8001164:	200001a6 	.word	0x200001a6
 8001168:	080070e4 	.word	0x080070e4

0800116c <HandleFirmwarePacket>:

/* Handle firmware data packet */
static void HandleFirmwarePacket(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	f5ad 6db4 	sub.w	sp, sp, #1440	@ 0x5a0
 8001172:	af00      	add	r7, sp, #0
    uint8_t response[128];
    uint8_t packet[128];
    uint16_t response_len, packet_len;
    uint8_t* payload = NULL;
 8001174:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001178:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
    uint16_t payload_len = 0;
 8001180:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001184:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 8001188:	2200      	movs	r2, #0
 800118a:	801a      	strh	r2, [r3, #0]
    uint8_t sha256_hash[SHA256_DIGEST_SIZE];
    char sha256_hex[SHA256_DIGEST_HEX_LEN + 1];
    uint16_t bytes_to_process;
    uint8_t temp_buffer[PACKET_SIZE_MAX + 16];  // Max packet size + header
    
    if (uart_buffers.rx_count == 0) return;
 800118c:	4ba6      	ldr	r3, [pc, #664]	@ (8001428 <HandleFirmwarePacket+0x2bc>)
 800118e:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 8001192:	2b00      	cmp	r3, #0
 8001194:	f000 81b9 	beq.w	800150a <HandleFirmwarePacket+0x39e>
    
    bytes_to_process = uart_buffers.rx_count;
 8001198:	4ba3      	ldr	r3, [pc, #652]	@ (8001428 <HandleFirmwarePacket+0x2bc>)
 800119a:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 800119e:	f8a7 3596 	strh.w	r3, [r7, #1430]	@ 0x596
    uint8_t* rx_data = uart_buffers.rx_buffer + uart_buffers.rx_head;
 80011a2:	4ba1      	ldr	r3, [pc, #644]	@ (8001428 <HandleFirmwarePacket+0x2bc>)
 80011a4:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 80011a8:	461a      	mov	r2, r3
 80011aa:	4b9f      	ldr	r3, [pc, #636]	@ (8001428 <HandleFirmwarePacket+0x2bc>)
 80011ac:	4413      	add	r3, r2
 80011ae:	f8c7 3598 	str.w	r3, [r7, #1432]	@ 0x598
    
    // Handle wrap-around if needed
    if ((uart_buffers.rx_head + bytes_to_process) > UART_BUFFER_SIZE) {
 80011b2:	4b9d      	ldr	r3, [pc, #628]	@ (8001428 <HandleFirmwarePacket+0x2bc>)
 80011b4:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 80011b8:	461a      	mov	r2, r3
 80011ba:	f8b7 3596 	ldrh.w	r3, [r7, #1430]	@ 0x596
 80011be:	4413      	add	r3, r2
 80011c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80011c4:	dd24      	ble.n	8001210 <HandleFirmwarePacket+0xa4>
        // Data wraps around
        uint16_t first_part = UART_BUFFER_SIZE - uart_buffers.rx_head;
 80011c6:	4b98      	ldr	r3, [pc, #608]	@ (8001428 <HandleFirmwarePacket+0x2bc>)
 80011c8:	f8b3 3800 	ldrh.w	r3, [r3, #2048]	@ 0x800
 80011cc:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80011d0:	f8a7 3594 	strh.w	r3, [r7, #1428]	@ 0x594
        if (bytes_to_process <= sizeof(temp_buffer)) {
 80011d4:	f8b7 3596 	ldrh.w	r3, [r7, #1430]	@ 0x596
 80011d8:	f5b3 6f82 	cmp.w	r3, #1040	@ 0x410
 80011dc:	f200 8197 	bhi.w	800150e <HandleFirmwarePacket+0x3a2>
            memcpy(temp_buffer, rx_data, first_part);
 80011e0:	f8b7 2594 	ldrh.w	r2, [r7, #1428]	@ 0x594
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	f8d7 1598 	ldr.w	r1, [r7, #1432]	@ 0x598
 80011ea:	4618      	mov	r0, r3
 80011ec:	f004 ff47 	bl	800607e <memcpy>
            memcpy(temp_buffer + first_part, uart_buffers.rx_buffer, bytes_to_process - first_part);
 80011f0:	f8b7 3594 	ldrh.w	r3, [r7, #1428]	@ 0x594
 80011f4:	1d3a      	adds	r2, r7, #4
 80011f6:	18d0      	adds	r0, r2, r3
 80011f8:	f8b7 2596 	ldrh.w	r2, [r7, #1430]	@ 0x596
 80011fc:	f8b7 3594 	ldrh.w	r3, [r7, #1428]	@ 0x594
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	461a      	mov	r2, r3
 8001204:	4988      	ldr	r1, [pc, #544]	@ (8001428 <HandleFirmwarePacket+0x2bc>)
 8001206:	f004 ff3a 	bl	800607e <memcpy>
            rx_data = temp_buffer;
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	f8c7 3598 	str.w	r3, [r7, #1432]	@ 0x598
        } else {
            return;  // Packet too large
        }
    }
    
    if (!ParseWESPPPacket(rx_data, bytes_to_process, &payload, &payload_len)) {
 8001210:	f207 437a 	addw	r3, r7, #1146	@ 0x47a
 8001214:	f207 427c 	addw	r2, r7, #1148	@ 0x47c
 8001218:	f8b7 1596 	ldrh.w	r1, [r7, #1430]	@ 0x596
 800121c:	f8d7 0598 	ldr.w	r0, [r7, #1432]	@ 0x598
 8001220:	f7ff fcf2 	bl	8000c08 <ParseWESPPPacket>
 8001224:	4603      	mov	r3, r0
 8001226:	f083 0301 	eor.w	r3, r3, #1
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b00      	cmp	r3, #0
 800122e:	f040 8170 	bne.w	8001512 <HandleFirmwarePacket+0x3a6>
        return;
    }
    
    // Parse packet header
    // Header: token(2) + packet_num(2) + data_size(2) + offset(2) + flags(2) + padding(2) = 12 bytes
    if (payload_len < 12) return;
 8001232:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001236:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	2b0b      	cmp	r3, #11
 800123e:	f240 816a 	bls.w	8001516 <HandleFirmwarePacket+0x3aa>
    
    // Check token (first 2 bytes should be "FW")
    if (payload[0] != 'F' || payload[1] != 'W') return;
 8001242:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001246:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b46      	cmp	r3, #70	@ 0x46
 8001250:	f040 8163 	bne.w	800151a <HandleFirmwarePacket+0x3ae>
 8001254:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001258:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	3301      	adds	r3, #1
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b57      	cmp	r3, #87	@ 0x57
 8001264:	f040 8159 	bne.w	800151a <HandleFirmwarePacket+0x3ae>
    
    // Extract header fields (little-endian)
    packet_num = payload[2] | (payload[3] << 8);
 8001268:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 800126c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	3302      	adds	r3, #2
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	b21a      	sxth	r2, r3
 8001278:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 800127c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	3303      	adds	r3, #3
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	b21b      	sxth	r3, r3
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21b      	sxth	r3, r3
 800128c:	4313      	orrs	r3, r2
 800128e:	b21b      	sxth	r3, r3
 8001290:	f8a7 3592 	strh.w	r3, [r7, #1426]	@ 0x592
    data_size = payload[4] | (payload[5] << 8);
 8001294:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001298:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	3304      	adds	r3, #4
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 80012a8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	3305      	adds	r3, #5
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	b21b      	sxth	r3, r3
 80012b4:	021b      	lsls	r3, r3, #8
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	b21b      	sxth	r3, r3
 80012bc:	f8a7 359e 	strh.w	r3, [r7, #1438]	@ 0x59e
    header_data_offset = payload[6] | (payload[7] << 8);  // Offset from header start to data
 80012c0:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 80012c4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	3306      	adds	r3, #6
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 80012d4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	3307      	adds	r3, #7
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	b21b      	sxth	r3, r3
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	4313      	orrs	r3, r2
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	f8a7 3590 	strh.w	r3, [r7, #1424]	@ 0x590
    flags = payload[8] | (payload[9] << 8);
 80012ec:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 80012f0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	3308      	adds	r3, #8
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001300:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	3309      	adds	r3, #9
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b21b      	sxth	r3, r3
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	b21b      	sxth	r3, r3
 8001310:	4313      	orrs	r3, r2
 8001312:	b21b      	sxth	r3, r3
 8001314:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
    
    // Check if this is the expected packet
    if (packet_num != expected_packet_num) {
 8001318:	4b44      	ldr	r3, [pc, #272]	@ (800142c <HandleFirmwarePacket+0x2c0>)
 800131a:	881b      	ldrh	r3, [r3, #0]
 800131c:	f8b7 2592 	ldrh.w	r2, [r7, #1426]	@ 0x592
 8001320:	429a      	cmp	r2, r3
 8001322:	d01d      	beq.n	8001360 <HandleFirmwarePacket+0x1f4>
        // Send "0" to indicate unexpected packet number
        strcpy((char*)response, "0");
 8001324:	f207 5304 	addw	r3, r7, #1284	@ 0x504
 8001328:	2230      	movs	r2, #48	@ 0x30
 800132a:	801a      	strh	r2, [r3, #0]
        response_len = 1;
 800132c:	2301      	movs	r3, #1
 800132e:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
        
        CreateWESPPPacket(response, response_len, packet, &packet_len);
 8001332:	f207 4382 	addw	r3, r7, #1154	@ 0x482
 8001336:	f207 4284 	addw	r2, r7, #1156	@ 0x484
 800133a:	f8b7 1586 	ldrh.w	r1, [r7, #1414]	@ 0x586
 800133e:	f207 5004 	addw	r0, r7, #1284	@ 0x504
 8001342:	f7ff fc8d 	bl	8000c60 <CreateWESPPPacket>
        HAL_UART_Transmit(STEPHANO_UART_PTR, packet, packet_len, 1000);
 8001346:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 800134a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 800134e:	881a      	ldrh	r2, [r3, #0]
 8001350:	f207 4184 	addw	r1, r7, #1156	@ 0x484
 8001354:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001358:	4835      	ldr	r0, [pc, #212]	@ (8001430 <HandleFirmwarePacket+0x2c4>)
 800135a:	f003 f999 	bl	8004690 <HAL_UART_Transmit>
        return;
 800135e:	e0df      	b.n	8001520 <HandleFirmwarePacket+0x3b4>
    }
    
    // Extract firmware data (starts at header_data_offset from the start of the payload/header)
    // The header_data_offset is relative to the start of the header (which is at payload[0])
    if (header_data_offset > payload_len) return;
 8001360:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001364:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	f8b7 2590 	ldrh.w	r2, [r7, #1424]	@ 0x590
 800136e:	429a      	cmp	r2, r3
 8001370:	f200 80d5 	bhi.w	800151e <HandleFirmwarePacket+0x3b2>
    firmware_data = payload + header_data_offset;
 8001374:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 8001378:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	f8b7 3590 	ldrh.w	r3, [r7, #1424]	@ 0x590
 8001382:	4413      	add	r3, r2
 8001384:	f8c7 3588 	str.w	r3, [r7, #1416]	@ 0x588
    
    // Adjust data_size if it exceeds available payload
    if ((header_data_offset + data_size) > payload_len) {
 8001388:	f8b7 2590 	ldrh.w	r2, [r7, #1424]	@ 0x590
 800138c:	f8b7 359e 	ldrh.w	r3, [r7, #1438]	@ 0x59e
 8001390:	4413      	add	r3, r2
 8001392:	f507 62b4 	add.w	r2, r7, #1440	@ 0x5a0
 8001396:	f5a2 7293 	sub.w	r2, r2, #294	@ 0x126
 800139a:	8812      	ldrh	r2, [r2, #0]
 800139c:	4293      	cmp	r3, r2
 800139e:	dd09      	ble.n	80013b4 <HandleFirmwarePacket+0x248>
        data_size = payload_len - header_data_offset;
 80013a0:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 80013a4:	f5a3 7393 	sub.w	r3, r3, #294	@ 0x126
 80013a8:	881a      	ldrh	r2, [r3, #0]
 80013aa:	f8b7 3590 	ldrh.w	r3, [r7, #1424]	@ 0x590
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	f8a7 359e 	strh.w	r3, [r7, #1438]	@ 0x59e
    }
    
    // Program firmware data to flash
    if (!Flash_ProgramFirmwareData(firmware_received, firmware_data, data_size)) {
 80013b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001434 <HandleFirmwarePacket+0x2c8>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f8b7 259e 	ldrh.w	r2, [r7, #1438]	@ 0x59e
 80013bc:	f8d7 1588 	ldr.w	r1, [r7, #1416]	@ 0x588
 80013c0:	4618      	mov	r0, r3
 80013c2:	f000 fa34 	bl	800182e <Flash_ProgramFirmwareData>
 80013c6:	4603      	mov	r3, r0
 80013c8:	f083 0301 	eor.w	r3, r3, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d036      	beq.n	8001440 <HandleFirmwarePacket+0x2d4>
        // Error programming flash
        strcpy((char*)response, TOKEN_ERROR);
 80013d2:	f207 5304 	addw	r3, r7, #1284	@ 0x504
 80013d6:	4a18      	ldr	r2, [pc, #96]	@ (8001438 <HandleFirmwarePacket+0x2cc>)
 80013d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013dc:	6018      	str	r0, [r3, #0]
 80013de:	3304      	adds	r3, #4
 80013e0:	8019      	strh	r1, [r3, #0]
        response_len = strlen((char*)response);
 80013e2:	f207 5304 	addw	r3, r7, #1284	@ 0x504
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7fe fefa 	bl	80001e0 <strlen>
 80013ec:	4603      	mov	r3, r0
 80013ee:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
        
        CreateWESPPPacket(response, response_len, packet, &packet_len);
 80013f2:	f207 4382 	addw	r3, r7, #1154	@ 0x482
 80013f6:	f207 4284 	addw	r2, r7, #1156	@ 0x484
 80013fa:	f8b7 1586 	ldrh.w	r1, [r7, #1414]	@ 0x586
 80013fe:	f207 5004 	addw	r0, r7, #1284	@ 0x504
 8001402:	f7ff fc2d 	bl	8000c60 <CreateWESPPPacket>
        HAL_UART_Transmit(STEPHANO_UART_PTR, packet, packet_len, 1000);
 8001406:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 800140a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 800140e:	881a      	ldrh	r2, [r3, #0]
 8001410:	f207 4184 	addw	r1, r7, #1156	@ 0x484
 8001414:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001418:	4805      	ldr	r0, [pc, #20]	@ (8001430 <HandleFirmwarePacket+0x2c4>)
 800141a:	f003 f939 	bl	8004690 <HAL_UART_Transmit>
        
        update_state = FW_UPDATE_ERROR;
 800141e:	4b07      	ldr	r3, [pc, #28]	@ (800143c <HandleFirmwarePacket+0x2d0>)
 8001420:	2206      	movs	r2, #6
 8001422:	701a      	strb	r2, [r3, #0]
        return;
 8001424:	e07c      	b.n	8001520 <HandleFirmwarePacket+0x3b4>
 8001426:	bf00      	nop
 8001428:	200001a8 	.word	0x200001a8
 800142c:	200011b4 	.word	0x200011b4
 8001430:	2000123c 	.word	0x2000123c
 8001434:	200011bc 	.word	0x200011bc
 8001438:	080070e4 	.word	0x080070e4
 800143c:	200001a6 	.word	0x200001a6
    }
    
    // Calculate SHA256 digest of received data
    SHA256_Calculate(firmware_data, data_size, sha256_hash);
 8001440:	f8b7 359e 	ldrh.w	r3, [r7, #1438]	@ 0x59e
 8001444:	f507 628b 	add.w	r2, r7, #1112	@ 0x458
 8001448:	4619      	mov	r1, r3
 800144a:	f8d7 0588 	ldr.w	r0, [r7, #1416]	@ 0x588
 800144e:	f000 ff6f 	bl	8002330 <SHA256_Calculate>
    SHA256_HashToHex(sha256_hash, sha256_hex);
 8001452:	f207 4214 	addw	r2, r7, #1044	@ 0x414
 8001456:	f507 638b 	add.w	r3, r7, #1112	@ 0x458
 800145a:	4611      	mov	r1, r2
 800145c:	4618      	mov	r0, r3
 800145e:	f000 ff83 	bl	8002368 <SHA256_HashToHex>
    
    // Send digest back
    strncpy((char*)response, sha256_hex, sizeof(response) - 1);
 8001462:	f207 4114 	addw	r1, r7, #1044	@ 0x414
 8001466:	f207 5304 	addw	r3, r7, #1284	@ 0x504
 800146a:	227f      	movs	r2, #127	@ 0x7f
 800146c:	4618      	mov	r0, r3
 800146e:	f004 fd0e 	bl	8005e8e <strncpy>
    response[sizeof(response) - 1] = '\0';
 8001472:	2300      	movs	r3, #0
 8001474:	f887 3583 	strb.w	r3, [r7, #1411]	@ 0x583
    response_len = strlen((char*)response);
 8001478:	f207 5304 	addw	r3, r7, #1284	@ 0x504
 800147c:	4618      	mov	r0, r3
 800147e:	f7fe feaf 	bl	80001e0 <strlen>
 8001482:	4603      	mov	r3, r0
 8001484:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
    
    CreateWESPPPacket(response, response_len, packet, &packet_len);
 8001488:	f207 4382 	addw	r3, r7, #1154	@ 0x482
 800148c:	f207 4284 	addw	r2, r7, #1156	@ 0x484
 8001490:	f8b7 1586 	ldrh.w	r1, [r7, #1414]	@ 0x586
 8001494:	f207 5004 	addw	r0, r7, #1284	@ 0x504
 8001498:	f7ff fbe2 	bl	8000c60 <CreateWESPPPacket>
    HAL_UART_Transmit(STEPHANO_UART_PTR, packet, packet_len, 1000);
 800149c:	f507 63b4 	add.w	r3, r7, #1440	@ 0x5a0
 80014a0:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80014a4:	881a      	ldrh	r2, [r3, #0]
 80014a6:	f207 4184 	addw	r1, r7, #1156	@ 0x484
 80014aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ae:	481e      	ldr	r0, [pc, #120]	@ (8001528 <HandleFirmwarePacket+0x3bc>)
 80014b0:	f003 f8ee 	bl	8004690 <HAL_UART_Transmit>
    
    // Update state
    firmware_received += data_size;
 80014b4:	f8b7 259e 	ldrh.w	r2, [r7, #1438]	@ 0x59e
 80014b8:	4b1c      	ldr	r3, [pc, #112]	@ (800152c <HandleFirmwarePacket+0x3c0>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4413      	add	r3, r2
 80014be:	4a1b      	ldr	r2, [pc, #108]	@ (800152c <HandleFirmwarePacket+0x3c0>)
 80014c0:	6013      	str	r3, [r2, #0]
    expected_packet_num++;
 80014c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001530 <HandleFirmwarePacket+0x3c4>)
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	3301      	adds	r3, #1
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <HandleFirmwarePacket+0x3c4>)
 80014cc:	801a      	strh	r2, [r3, #0]
    
    // Clear processed data from buffer
    // For simplicity, clear all data after processing a complete packet
    // In a more sophisticated implementation, we'd track how much was consumed
    uart_buffers.rx_count = 0;
 80014ce:	4b19      	ldr	r3, [pc, #100]	@ (8001534 <HandleFirmwarePacket+0x3c8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	f8a3 2804 	strh.w	r2, [r3, #2052]	@ 0x804
    uart_buffers.rx_head = 0;
 80014d6:	4b17      	ldr	r3, [pc, #92]	@ (8001534 <HandleFirmwarePacket+0x3c8>)
 80014d8:	2200      	movs	r2, #0
 80014da:	f8a3 2800 	strh.w	r2, [r3, #2048]	@ 0x800
    
    // Check if this was the last packet
    if (flags == 1 || firmware_received >= firmware_size) {
 80014de:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d005      	beq.n	80014f2 <HandleFirmwarePacket+0x386>
 80014e6:	4b11      	ldr	r3, [pc, #68]	@ (800152c <HandleFirmwarePacket+0x3c0>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	4b13      	ldr	r3, [pc, #76]	@ (8001538 <HandleFirmwarePacket+0x3cc>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d316      	bcc.n	8001520 <HandleFirmwarePacket+0x3b4>
        update_state = FW_UPDATE_COMPLETE;
 80014f2:	4b12      	ldr	r3, [pc, #72]	@ (800153c <HandleFirmwarePacket+0x3d0>)
 80014f4:	2205      	movs	r2, #5
 80014f6:	701a      	strb	r2, [r3, #0]
        
        // Reset Stephano-I to factory settings
        AT_FactoryReset();
 80014f8:	f7ff fa06 	bl	8000908 <AT_FactoryReset>
        
        // Disconnect
        AT_DisconnectBLE();
 80014fc:	f7ff f9f6 	bl	80008ec <AT_DisconnectBLE>
        
        // Reboot (NVIC_SystemReset)
        HAL_Delay(100);
 8001500:	2064      	movs	r0, #100	@ 0x64
 8001502:	f001 f9cf 	bl	80028a4 <HAL_Delay>
        NVIC_SystemReset();
 8001506:	f7ff fa0d 	bl	8000924 <__NVIC_SystemReset>
    if (uart_buffers.rx_count == 0) return;
 800150a:	bf00      	nop
 800150c:	e008      	b.n	8001520 <HandleFirmwarePacket+0x3b4>
            return;  // Packet too large
 800150e:	bf00      	nop
 8001510:	e006      	b.n	8001520 <HandleFirmwarePacket+0x3b4>
        return;
 8001512:	bf00      	nop
 8001514:	e004      	b.n	8001520 <HandleFirmwarePacket+0x3b4>
    if (payload_len < 12) return;
 8001516:	bf00      	nop
 8001518:	e002      	b.n	8001520 <HandleFirmwarePacket+0x3b4>
    if (payload[0] != 'F' || payload[1] != 'W') return;
 800151a:	bf00      	nop
 800151c:	e000      	b.n	8001520 <HandleFirmwarePacket+0x3b4>
    if (header_data_offset > payload_len) return;
 800151e:	bf00      	nop
    }
}
 8001520:	f507 67b4 	add.w	r7, r7, #1440	@ 0x5a0
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	2000123c 	.word	0x2000123c
 800152c:	200011bc 	.word	0x200011bc
 8001530:	200011b4 	.word	0x200011b4
 8001534:	200001a8 	.word	0x200001a8
 8001538:	200011b8 	.word	0x200011b8
 800153c:	200001a6 	.word	0x200001a6

08001540 <FirmwareUpdate_Process>:

/* Main process function - call from main loop */
void FirmwareUpdate_Process(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
    if (!update_active) return;
 8001544:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <FirmwareUpdate_Process+0x34>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	f083 0301 	eor.w	r3, r3, #1
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d10d      	bne.n	800156e <FirmwareUpdate_Process+0x2e>
    
    // Process received UART data
    ProcessReceivedData();
 8001552:	f7ff fbe3 	bl	8000d1c <ProcessReceivedData>
    
    // Check for completion or error
    if (update_state == FW_UPDATE_COMPLETE || update_state == FW_UPDATE_ERROR) {
 8001556:	4b08      	ldr	r3, [pc, #32]	@ (8001578 <FirmwareUpdate_Process+0x38>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2b05      	cmp	r3, #5
 800155c:	d003      	beq.n	8001566 <FirmwareUpdate_Process+0x26>
 800155e:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <FirmwareUpdate_Process+0x38>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b06      	cmp	r3, #6
 8001564:	d104      	bne.n	8001570 <FirmwareUpdate_Process+0x30>
        update_active = false;
 8001566:	4b03      	ldr	r3, [pc, #12]	@ (8001574 <FirmwareUpdate_Process+0x34>)
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]
 800156c:	e000      	b.n	8001570 <FirmwareUpdate_Process+0x30>
    if (!update_active) return;
 800156e:	bf00      	nop
    }
}
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	200011c0 	.word	0x200011c0
 8001578:	200001a6 	.word	0x200001a6

0800157c <HAL_UART_RxCpltCallback>:

/* UART RX complete callback - called by HAL after interrupt-based receive completes */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
#if STEPHANO_USE_UART1
    if (huart->Instance == USART1) {
#else
    if (huart->Instance == USART2) {
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a14      	ldr	r2, [pc, #80]	@ (80015dc <HAL_UART_RxCpltCallback+0x60>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d122      	bne.n	80015d4 <HAL_UART_RxCpltCallback+0x58>
#endif
        // Add received byte to circular buffer
        if (uart_buffers.rx_count < UART_BUFFER_SIZE) {
 800158e:	4b14      	ldr	r3, [pc, #80]	@ (80015e0 <HAL_UART_RxCpltCallback+0x64>)
 8001590:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 8001594:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001598:	d217      	bcs.n	80015ca <HAL_UART_RxCpltCallback+0x4e>
            uint16_t write_pos = (uart_buffers.rx_head + uart_buffers.rx_count) % UART_BUFFER_SIZE;
 800159a:	4b11      	ldr	r3, [pc, #68]	@ (80015e0 <HAL_UART_RxCpltCallback+0x64>)
 800159c:	f8b3 2800 	ldrh.w	r2, [r3, #2048]	@ 0x800
 80015a0:	4b0f      	ldr	r3, [pc, #60]	@ (80015e0 <HAL_UART_RxCpltCallback+0x64>)
 80015a2:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 80015a6:	4413      	add	r3, r2
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015ae:	81fb      	strh	r3, [r7, #14]
            uart_buffers.rx_buffer[write_pos] = uart_rx_byte;
 80015b0:	89fb      	ldrh	r3, [r7, #14]
 80015b2:	4a0c      	ldr	r2, [pc, #48]	@ (80015e4 <HAL_UART_RxCpltCallback+0x68>)
 80015b4:	7811      	ldrb	r1, [r2, #0]
 80015b6:	4a0a      	ldr	r2, [pc, #40]	@ (80015e0 <HAL_UART_RxCpltCallback+0x64>)
 80015b8:	54d1      	strb	r1, [r2, r3]
            uart_buffers.rx_count++;
 80015ba:	4b09      	ldr	r3, [pc, #36]	@ (80015e0 <HAL_UART_RxCpltCallback+0x64>)
 80015bc:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	@ 0x804
 80015c0:	3301      	adds	r3, #1
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <HAL_UART_RxCpltCallback+0x64>)
 80015c6:	f8a3 2804 	strh.w	r2, [r3, #2052]	@ 0x804
        }
        // If buffer is full, data will be lost (could add error handling)
        
        // Restart receive for next byte
        HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 80015ca:	2201      	movs	r2, #1
 80015cc:	4905      	ldr	r1, [pc, #20]	@ (80015e4 <HAL_UART_RxCpltCallback+0x68>)
 80015ce:	4806      	ldr	r0, [pc, #24]	@ (80015e8 <HAL_UART_RxCpltCallback+0x6c>)
 80015d0:	f003 f980 	bl	80048d4 <HAL_UART_Receive_IT>
    }
}
 80015d4:	bf00      	nop
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40004400 	.word	0x40004400
 80015e0:	200001a8 	.word	0x200001a8
 80015e4:	200011c1 	.word	0x200011c1
 80015e8:	2000123c 	.word	0x2000123c

080015ec <HAL_UART_ErrorCallback>:

/* UART error callback */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
#if STEPHANO_USE_UART1
    if (huart->Instance == USART1) {
#else
    if (huart->Instance == USART2) {
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a05      	ldr	r2, [pc, #20]	@ (8001610 <HAL_UART_ErrorCallback+0x24>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d104      	bne.n	8001608 <HAL_UART_ErrorCallback+0x1c>
#endif
        // Restart receive after error
        HAL_UART_Receive_IT(STEPHANO_UART_PTR, &uart_rx_byte, 1);
 80015fe:	2201      	movs	r2, #1
 8001600:	4904      	ldr	r1, [pc, #16]	@ (8001614 <HAL_UART_ErrorCallback+0x28>)
 8001602:	4805      	ldr	r0, [pc, #20]	@ (8001618 <HAL_UART_ErrorCallback+0x2c>)
 8001604:	f003 f966 	bl	80048d4 <HAL_UART_Receive_IT>
    }
}
 8001608:	bf00      	nop
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40004400 	.word	0x40004400
 8001614:	200011c1 	.word	0x200011c1
 8001618:	2000123c 	.word	0x2000123c

0800161c <Flash_EraseSector>:
    char version[14];  // YYYYMMDDHHMMSS
    uint8_t reserved[2];
} version_header_t;

bool Flash_EraseSector(uint32_t sector)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	60bb      	str	r3, [r7, #8]
    
    if (sector > 7) return false;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b07      	cmp	r3, #7
 800162c:	d901      	bls.n	8001632 <Flash_EraseSector+0x16>
 800162e:	2300      	movs	r3, #0
 8001630:	e01b      	b.n	800166a <Flash_EraseSector+0x4e>
    
    // Unlock Flash
    HAL_FLASH_Unlock();
 8001632:	f001 fb91 	bl	8002d58 <HAL_FLASH_Unlock>
    
    // Configure erase
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800163a:	2302      	movs	r3, #2
 800163c:	61fb      	str	r3, [r7, #28]
    EraseInitStruct.Sector = sector;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	617b      	str	r3, [r7, #20]
    EraseInitStruct.NbSectors = 1;
 8001642:	2301      	movs	r3, #1
 8001644:	61bb      	str	r3, [r7, #24]
    
    // Erase sector
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 8001646:	f107 0208 	add.w	r2, r7, #8
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	4611      	mov	r1, r2
 8001650:	4618      	mov	r0, r3
 8001652:	f001 fd5f 	bl	8003114 <HAL_FLASHEx_Erase>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d003      	beq.n	8001664 <Flash_EraseSector+0x48>
        HAL_FLASH_Lock();
 800165c:	f001 fb9e 	bl	8002d9c <HAL_FLASH_Lock>
        return false;
 8001660:	2300      	movs	r3, #0
 8001662:	e002      	b.n	800166a <Flash_EraseSector+0x4e>
    }
    
    HAL_FLASH_Lock();
 8001664:	f001 fb9a 	bl	8002d9c <HAL_FLASH_Lock>
    return true;
 8001668:	2301      	movs	r3, #1
}
 800166a:	4618      	mov	r0, r3
 800166c:	3720      	adds	r7, #32
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <Flash_WriteData>:

bool Flash_WriteData(uint32_t address, const uint8_t* data, uint32_t length)
{
 8001672:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001676:	b08c      	sub	sp, #48	@ 0x30
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
    uint32_t i;
    uint32_t write_address = address;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	62bb      	str	r3, [r7, #40]	@ 0x28
    const uint32_t* data_ptr = (const uint32_t*)data;
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t words = length / 4;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	089b      	lsrs	r3, r3, #2
 800168c:	623b      	str	r3, [r7, #32]
    uint32_t remainder = length % 4;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f003 0303 	and.w	r3, r3, #3
 8001694:	61fb      	str	r3, [r7, #28]
    
    // Address must be 4-byte aligned
    if (address % 4 != 0) return false;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <Flash_WriteData+0x32>
 80016a0:	2300      	movs	r3, #0
 80016a2:	e059      	b.n	8001758 <Flash_WriteData+0xe6>
    
    HAL_FLASH_Unlock();
 80016a4:	f001 fb58 	bl	8002d58 <HAL_FLASH_Unlock>
    
    // Write 32-bit words
    for (i = 0; i < words; i++) {
 80016a8:	2300      	movs	r3, #0
 80016aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016ac:	e01a      	b.n	80016e4 <Flash_WriteData+0x72>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_address, data_ptr[i]) != HAL_OK) {
 80016ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016b4:	4413      	add	r3, r2
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2200      	movs	r2, #0
 80016ba:	4698      	mov	r8, r3
 80016bc:	4691      	mov	r9, r2
 80016be:	4642      	mov	r2, r8
 80016c0:	464b      	mov	r3, r9
 80016c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80016c4:	2002      	movs	r0, #2
 80016c6:	f001 fae3 	bl	8002c90 <HAL_FLASH_Program>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d003      	beq.n	80016d8 <Flash_WriteData+0x66>
            HAL_FLASH_Lock();
 80016d0:	f001 fb64 	bl	8002d9c <HAL_FLASH_Lock>
            return false;
 80016d4:	2300      	movs	r3, #0
 80016d6:	e03f      	b.n	8001758 <Flash_WriteData+0xe6>
        }
        write_address += 4;
 80016d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016da:	3304      	adds	r3, #4
 80016dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (i = 0; i < words; i++) {
 80016de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016e0:	3301      	adds	r3, #1
 80016e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016e6:	6a3b      	ldr	r3, [r7, #32]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d3e0      	bcc.n	80016ae <Flash_WriteData+0x3c>
    }
    
    // Write remaining bytes if any
    if (remainder > 0) {
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d02f      	beq.n	8001752 <Flash_WriteData+0xe0>
        uint32_t last_word = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
        uint8_t* last_word_ptr = (uint8_t*)&last_word;
 80016f6:	f107 0310 	add.w	r3, r7, #16
 80016fa:	61bb      	str	r3, [r7, #24]
        const uint8_t* remainder_data = data + (words * 4);
 80016fc:	6a3b      	ldr	r3, [r7, #32]
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	68ba      	ldr	r2, [r7, #8]
 8001702:	4413      	add	r3, r2
 8001704:	617b      	str	r3, [r7, #20]
        
        // Read existing word
        last_word = *((uint32_t*)write_address);
 8001706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	613b      	str	r3, [r7, #16]
        
        // Copy remainder bytes
        for (i = 0; i < remainder; i++) {
 800170c:	2300      	movs	r3, #0
 800170e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001710:	e00a      	b.n	8001728 <Flash_WriteData+0xb6>
            last_word_ptr[i] = remainder_data[i];
 8001712:	697a      	ldr	r2, [r7, #20]
 8001714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001716:	441a      	add	r2, r3
 8001718:	69b9      	ldr	r1, [r7, #24]
 800171a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800171c:	440b      	add	r3, r1
 800171e:	7812      	ldrb	r2, [r2, #0]
 8001720:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < remainder; i++) {
 8001722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001724:	3301      	adds	r3, #1
 8001726:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001728:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	429a      	cmp	r2, r3
 800172e:	d3f0      	bcc.n	8001712 <Flash_WriteData+0xa0>
        }
        
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, write_address, last_word) != HAL_OK) {
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	2200      	movs	r2, #0
 8001734:	461c      	mov	r4, r3
 8001736:	4615      	mov	r5, r2
 8001738:	4622      	mov	r2, r4
 800173a:	462b      	mov	r3, r5
 800173c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800173e:	2002      	movs	r0, #2
 8001740:	f001 faa6 	bl	8002c90 <HAL_FLASH_Program>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <Flash_WriteData+0xe0>
            HAL_FLASH_Lock();
 800174a:	f001 fb27 	bl	8002d9c <HAL_FLASH_Lock>
            return false;
 800174e:	2300      	movs	r3, #0
 8001750:	e002      	b.n	8001758 <Flash_WriteData+0xe6>
        }
    }
    
    HAL_FLASH_Lock();
 8001752:	f001 fb23 	bl	8002d9c <HAL_FLASH_Lock>
    return true;
 8001756:	2301      	movs	r3, #1
}
 8001758:	4618      	mov	r0, r3
 800175a:	3730      	adds	r7, #48	@ 0x30
 800175c:	46bd      	mov	sp, r7
 800175e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001762 <Flash_ReadData>:

bool Flash_ReadData(uint32_t address, uint8_t* data, uint32_t length)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b084      	sub	sp, #16
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
    memcpy(data, (const void*)address, length);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	4619      	mov	r1, r3
 8001774:	68b8      	ldr	r0, [r7, #8]
 8001776:	f004 fc82 	bl	800607e <memcpy>
    return true;
 800177a:	2301      	movs	r3, #1
}
 800177c:	4618      	mov	r0, r3
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <Flash_GetCurrentVersion>:

bool Flash_GetCurrentVersion(firmware_version_t* version)
{
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b089      	sub	sp, #36	@ 0x24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
    version_header_t header;
    
    if (version == NULL) return false;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d101      	bne.n	8001796 <Flash_GetCurrentVersion+0x12>
 8001792:	2300      	movs	r3, #0
 8001794:	e02f      	b.n	80017f6 <Flash_GetCurrentVersion+0x72>
    
    // Read version header from sector 7
    Flash_ReadData(FLASH_SECTOR_7_ADDRESS + VERSION_OFFSET_IN_SECTOR7, 
 8001796:	f107 030c 	add.w	r3, r7, #12
 800179a:	2214      	movs	r2, #20
 800179c:	4619      	mov	r1, r3
 800179e:	4818      	ldr	r0, [pc, #96]	@ (8001800 <Flash_GetCurrentVersion+0x7c>)
 80017a0:	f7ff ffdf 	bl	8001762 <Flash_ReadData>
                   (uint8_t*)&header, sizeof(version_header_t));
    
    // Check magic number
    if (header.magic == VERSION_MAGIC) {
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	4a17      	ldr	r2, [pc, #92]	@ (8001804 <Flash_GetCurrentVersion+0x80>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d111      	bne.n	80017d0 <Flash_GetCurrentVersion+0x4c>
        memcpy(version->version, header.version, 14);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	461c      	mov	r4, r3
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80017b6:	6020      	str	r0, [r4, #0]
 80017b8:	6061      	str	r1, [r4, #4]
 80017ba:	60a2      	str	r2, [r4, #8]
 80017bc:	881b      	ldrh	r3, [r3, #0]
 80017be:	81a3      	strh	r3, [r4, #12]
        version->version[14] = '\0';
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2200      	movs	r2, #0
 80017c4:	739a      	strb	r2, [r3, #14]
        version->valid = true;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2201      	movs	r2, #1
 80017ca:	73da      	strb	r2, [r3, #15]
        return true;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e012      	b.n	80017f6 <Flash_GetCurrentVersion+0x72>
    }
    
    // No valid version found
    strcpy(version->version, "00000000000000");
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001808 <Flash_GetCurrentVersion+0x84>)
 80017d4:	461c      	mov	r4, r3
 80017d6:	4613      	mov	r3, r2
 80017d8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80017da:	6020      	str	r0, [r4, #0]
 80017dc:	6061      	str	r1, [r4, #4]
 80017de:	60a2      	str	r2, [r4, #8]
 80017e0:	881a      	ldrh	r2, [r3, #0]
 80017e2:	789b      	ldrb	r3, [r3, #2]
 80017e4:	81a2      	strh	r2, [r4, #12]
 80017e6:	73a3      	strb	r3, [r4, #14]
    version->version[14] = '\0';
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	739a      	strb	r2, [r3, #14]
    version->valid = false;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	73da      	strb	r2, [r3, #15]
    return false;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3724      	adds	r7, #36	@ 0x24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd90      	pop	{r4, r7, pc}
 80017fe:	bf00      	nop
 8001800:	08060000 	.word	0x08060000
 8001804:	56455253 	.word	0x56455253
 8001808:	080070ec 	.word	0x080070ec

0800180c <Flash_CheckSpaceAvailable>:

bool Flash_CheckSpaceAvailable(uint32_t required_size)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
    // Check if required size fits in sector 6 (128KB)
    return (required_size <= FLASH_SECTOR_SIZE_6_7);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800181a:	bf94      	ite	ls
 800181c:	2301      	movls	r3, #1
 800181e:	2300      	movhi	r3, #0
 8001820:	b2db      	uxtb	r3, r3
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <Flash_ProgramFirmwareData>:

bool Flash_ProgramFirmwareData(uint32_t offset, const uint8_t* data, uint32_t length)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b086      	sub	sp, #24
 8001832:	af00      	add	r7, sp, #0
 8001834:	60f8      	str	r0, [r7, #12]
 8001836:	60b9      	str	r1, [r7, #8]
 8001838:	607a      	str	r2, [r7, #4]
    uint32_t address = FLASH_SECTOR_6_ADDRESS + offset;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001840:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
 8001844:	617b      	str	r3, [r7, #20]
    
    // Ensure address is 4-byte aligned
    if (address % 4 != 0) return false;
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	f003 0303 	and.w	r3, r3, #3
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <Flash_ProgramFirmwareData+0x26>
 8001850:	2300      	movs	r3, #0
 8001852:	e00d      	b.n	8001870 <Flash_ProgramFirmwareData+0x42>
    
    // Ensure we don't exceed sector 6 boundaries
    if ((offset + length) > FLASH_SECTOR_SIZE_6_7) return false;
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800185e:	d901      	bls.n	8001864 <Flash_ProgramFirmwareData+0x36>
 8001860:	2300      	movs	r3, #0
 8001862:	e005      	b.n	8001870 <Flash_ProgramFirmwareData+0x42>
    
    return Flash_WriteData(address, data, length);
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	6978      	ldr	r0, [r7, #20]
 800186a:	f7ff ff02 	bl	8001672 <Flash_WriteData>
 800186e:	4603      	mov	r3, r0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800187c:	f000 ffa0 	bl	80027c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001880:	f000 f812 	bl	80018a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001884:	f000 f8ce 	bl	8001a24 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001888:	f000 f8a2 	bl	80019d0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800188c:	f000 f876 	bl	800197c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  
  // Initialize firmware update module
  FirmwareUpdate_Init();
 8001890:	f7ff f85e 	bl	8000950 <FirmwareUpdate_Init>
  
  // Start firmware update process
  FirmwareUpdate_Start();
 8001894:	f7ff f8b2 	bl	80009fc <FirmwareUpdate_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // Process firmware update
    FirmwareUpdate_Process();
 8001898:	f7ff fe52 	bl	8001540 <FirmwareUpdate_Process>
    
    // Small delay to prevent CPU spinning
    HAL_Delay(10);
 800189c:	200a      	movs	r0, #10
 800189e:	f001 f801 	bl	80028a4 <HAL_Delay>
    FirmwareUpdate_Process();
 80018a2:	bf00      	nop
 80018a4:	e7f8      	b.n	8001898 <main+0x20>
	...

080018a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b094      	sub	sp, #80	@ 0x50
 80018ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ae:	f107 0320 	add.w	r3, r7, #32
 80018b2:	2230      	movs	r2, #48	@ 0x30
 80018b4:	2100      	movs	r1, #0
 80018b6:	4618      	mov	r0, r3
 80018b8:	f004 facf 	bl	8005e5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018bc:	f107 030c 	add.w	r3, r7, #12
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	4b28      	ldr	r3, [pc, #160]	@ (8001974 <SystemClock_Config+0xcc>)
 80018d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d4:	4a27      	ldr	r2, [pc, #156]	@ (8001974 <SystemClock_Config+0xcc>)
 80018d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018da:	6413      	str	r3, [r2, #64]	@ 0x40
 80018dc:	4b25      	ldr	r3, [pc, #148]	@ (8001974 <SystemClock_Config+0xcc>)
 80018de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80018e8:	2300      	movs	r3, #0
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	4b22      	ldr	r3, [pc, #136]	@ (8001978 <SystemClock_Config+0xd0>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80018f4:	4a20      	ldr	r2, [pc, #128]	@ (8001978 <SystemClock_Config+0xd0>)
 80018f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018fa:	6013      	str	r3, [r2, #0]
 80018fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001978 <SystemClock_Config+0xd0>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001908:	2301      	movs	r3, #1
 800190a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800190c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001912:	2302      	movs	r3, #2
 8001914:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001916:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800191a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800191c:	230c      	movs	r3, #12
 800191e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001920:	2348      	movs	r3, #72	@ 0x48
 8001922:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001924:	2302      	movs	r3, #2
 8001926:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001928:	2304      	movs	r3, #4
 800192a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800192c:	f107 0320 	add.w	r3, r7, #32
 8001930:	4618      	mov	r0, r3
 8001932:	f002 f833 	bl	800399c <HAL_RCC_OscConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800193c:	f000 f934 	bl	8001ba8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001940:	230f      	movs	r3, #15
 8001942:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001944:	2302      	movs	r3, #2
 8001946:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800194c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001950:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001956:	f107 030c 	add.w	r3, r7, #12
 800195a:	2102      	movs	r1, #2
 800195c:	4618      	mov	r0, r3
 800195e:	f002 fb49 	bl	8003ff4 <HAL_RCC_ClockConfig>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001968:	f000 f91e 	bl	8001ba8 <Error_Handler>
  }
}
 800196c:	bf00      	nop
 800196e:	3750      	adds	r7, #80	@ 0x50
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40023800 	.word	0x40023800
 8001978:	40007000 	.word	0x40007000

0800197c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001980:	4b11      	ldr	r3, [pc, #68]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 8001982:	4a12      	ldr	r2, [pc, #72]	@ (80019cc <MX_USART1_UART_Init+0x50>)
 8001984:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001986:	4b10      	ldr	r3, [pc, #64]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 8001988:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800198c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800198e:	4b0e      	ldr	r3, [pc, #56]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001994:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800199a:	4b0b      	ldr	r3, [pc, #44]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019a0:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 80019a2:	220c      	movs	r2, #12
 80019a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80019a6:	4b08      	ldr	r3, [pc, #32]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 80019a8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80019ac:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019b4:	4804      	ldr	r0, [pc, #16]	@ (80019c8 <MX_USART1_UART_Init+0x4c>)
 80019b6:	f002 fda5 	bl	8004504 <HAL_UART_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 80019c0:	f000 f8f2 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	200011c4 	.word	0x200011c4
 80019cc:	40011000 	.word	0x40011000

080019d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019d4:	4b11      	ldr	r3, [pc, #68]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019d6:	4a12      	ldr	r2, [pc, #72]	@ (8001a20 <MX_USART2_UART_Init+0x50>)
 80019d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019da:	4b10      	ldr	r3, [pc, #64]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019e2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019e8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019ee:	4b0b      	ldr	r3, [pc, #44]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019f6:	220c      	movs	r2, #12
 80019f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80019fa:	4b08      	ldr	r3, [pc, #32]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 80019fc:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001a00:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a02:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a08:	4804      	ldr	r0, [pc, #16]	@ (8001a1c <MX_USART2_UART_Init+0x4c>)
 8001a0a:	f002 fd7b 	bl	8004504 <HAL_UART_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 8001a14:	f000 f8c8 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	2000123c 	.word	0x2000123c
 8001a20:	40004400 	.word	0x40004400

08001a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	@ 0x28
 8001a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	4b55      	ldr	r3, [pc, #340]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	4a54      	ldr	r2, [pc, #336]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a44:	f043 0304 	orr.w	r3, r3, #4
 8001a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4a:	4b52      	ldr	r3, [pc, #328]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a4d      	ldr	r2, [pc, #308]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4b4b      	ldr	r3, [pc, #300]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	4b47      	ldr	r3, [pc, #284]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a46      	ldr	r2, [pc, #280]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b44      	ldr	r3, [pc, #272]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	4b40      	ldr	r3, [pc, #256]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	4a3f      	ldr	r2, [pc, #252]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001a98:	f043 0302 	orr.w	r3, r3, #2
 8001a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	603b      	str	r3, [r7, #0]
 8001aae:	4b39      	ldr	r3, [pc, #228]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	4a38      	ldr	r2, [pc, #224]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001ab4:	f043 0308 	orr.w	r3, r3, #8
 8001ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aba:	4b36      	ldr	r3, [pc, #216]	@ (8001b94 <MX_GPIO_Init+0x170>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	f003 0308 	and.w	r3, r3, #8
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_STEPHANO_ON_GPIO_Port, n_STEPHANO_ON_Pin, GPIO_PIN_RESET);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001acc:	4832      	ldr	r0, [pc, #200]	@ (8001b98 <MX_GPIO_Init+0x174>)
 8001ace:	f001 ff39 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_STEPHANO_RST_GPIO_Port, n_STEPHANO_RST_Pin, GPIO_PIN_SET);
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001ad8:	482f      	ldr	r0, [pc, #188]	@ (8001b98 <MX_GPIO_Init+0x174>)
 8001ada:	f001 ff33 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(n_3GON_GPIO_Port, n_3GON_Pin, GPIO_PIN_RESET);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ae4:	482d      	ldr	r0, [pc, #180]	@ (8001b9c <MX_GPIO_Init+0x178>)
 8001ae6:	f001 ff2d 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2
                           PC3 PC4 PC5 PC6
                           PC7 PC8 PC9 PC10
                           PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 8001aea:	f642 73ff 	movw	r3, #12287	@ 0x2fff
 8001aee:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001af0:	2303      	movs	r3, #3
 8001af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	4619      	mov	r1, r3
 8001afe:	4827      	ldr	r0, [pc, #156]	@ (8001b9c <MX_GPIO_Init+0x178>)
 8001b00:	f001 fc8e 	bl	8003420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8001b04:	f248 13f0 	movw	r3, #33264	@ 0x81f0
 8001b08:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b12:	f107 0314 	add.w	r3, r7, #20
 8001b16:	4619      	mov	r1, r3
 8001b18:	4821      	ldr	r0, [pc, #132]	@ (8001ba0 <MX_GPIO_Init+0x17c>)
 8001b1a:	f001 fc81 	bl	8003420 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB15 PB3 PB4
                           PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001b1e:	f249 73ff 	movw	r3, #38911	@ 0x97ff
 8001b22:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b24:	2303      	movs	r3, #3
 8001b26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	4619      	mov	r1, r3
 8001b32:	4819      	ldr	r0, [pc, #100]	@ (8001b98 <MX_GPIO_Init+0x174>)
 8001b34:	f001 fc74 	bl	8003420 <HAL_GPIO_Init>

  /*Configure GPIO pins : n_STEPHANO_ON_Pin n_STEPHANO_RST_Pin */
  GPIO_InitStruct.Pin = n_STEPHANO_ON_Pin|n_STEPHANO_RST_Pin;
 8001b38:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b46:	2300      	movs	r3, #0
 8001b48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b4a:	f107 0314 	add.w	r3, r7, #20
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4811      	ldr	r0, [pc, #68]	@ (8001b98 <MX_GPIO_Init+0x174>)
 8001b52:	f001 fc65 	bl	8003420 <HAL_GPIO_Init>

  /*Configure GPIO pin : n_3GON_Pin */
  GPIO_InitStruct.Pin = n_3GON_Pin;
 8001b56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b64:	2300      	movs	r3, #0
 8001b66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(n_3GON_GPIO_Port, &GPIO_InitStruct);
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	480b      	ldr	r0, [pc, #44]	@ (8001b9c <MX_GPIO_Init+0x178>)
 8001b70:	f001 fc56 	bl	8003420 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b74:	2304      	movs	r3, #4
 8001b76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b78:	2303      	movs	r3, #3
 8001b7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	4619      	mov	r1, r3
 8001b86:	4807      	ldr	r0, [pc, #28]	@ (8001ba4 <MX_GPIO_Init+0x180>)
 8001b88:	f001 fc4a 	bl	8003420 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b8c:	bf00      	nop
 8001b8e:	3728      	adds	r7, #40	@ 0x28
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40020400 	.word	0x40020400
 8001b9c:	40020800 	.word	0x40020800
 8001ba0:	40020000 	.word	0x40020000
 8001ba4:	40020c00 	.word	0x40020c00

08001ba8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bac:	b672      	cpsid	i
}
 8001bae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <Error_Handler+0x8>

08001bb4 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <sha256_transform>:
    0x19a4c116,0x1e376c08,0x2748774c,0x34b0bcb5,0x391c0cb3,0x4ed8aa4a,0x5b9cca4f,0x682e6ff3,
    0x748f82ee,0x78a5636f,0x84c87814,0x8cc70208,0x90befffa,0xa4506ceb,0xbef9a3f7,0xc67178f2
};

static void sha256_transform(sha256_ctx_t* ctx, const uint8_t* data)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b0cf      	sub	sp, #316	@ 0x13c
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001bd6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001bda:	6018      	str	r0, [r3, #0]
 8001bdc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001be0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001be4:	6019      	str	r1, [r3, #0]
    uint32_t a, b, c, d, e, f, g, h, i, j, t1, t2, m[64];

    for (i = 0, j = 0; i < 16; ++i, j += 4)
 8001be6:	2300      	movs	r3, #0
 8001be8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001bec:	2300      	movs	r3, #0
 8001bee:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001bf2:	e03f      	b.n	8001c74 <sha256_transform+0xa8>
        m[i] = (data[j] << 24) | (data[j + 1] << 16) | (data[j + 2] << 8) | (data[j + 3]);
 8001bf4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001bf8:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001c02:	4413      	add	r3, r2
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	061a      	lsls	r2, r3, #24
 8001c08:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8001c12:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8001c16:	6809      	ldr	r1, [r1, #0]
 8001c18:	440b      	add	r3, r1
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	041b      	lsls	r3, r3, #16
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001c24:	3302      	adds	r3, #2
 8001c26:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8001c2a:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8001c2e:	6809      	ldr	r1, [r1, #0]
 8001c30:	440b      	add	r3, r1
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	4313      	orrs	r3, r2
 8001c38:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001c3c:	3203      	adds	r2, #3
 8001c3e:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8001c42:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8001c46:	6809      	ldr	r1, [r1, #0]
 8001c48:	440a      	add	r2, r1
 8001c4a:	7812      	ldrb	r2, [r2, #0]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	4619      	mov	r1, r3
 8001c50:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001c54:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001c58:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0, j = 0; i < 16; ++i, j += 4)
 8001c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001c64:	3301      	adds	r3, #1
 8001c66:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001c6a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001c6e:	3304      	adds	r3, #4
 8001c70:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001c78:	2b0f      	cmp	r3, #15
 8001c7a:	d9bb      	bls.n	8001bf4 <sha256_transform+0x28>
    for (; i < 64; ++i)
 8001c7c:	e069      	b.n	8001d52 <sha256_transform+0x186>
        m[i] = SIG1(m[i - 2]) + m[i - 7] + SIG0(m[i - 15]) + m[i - 16];
 8001c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001c82:	1e9a      	subs	r2, r3, #2
 8001c84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001c88:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c90:	ea4f 4273 	mov.w	r2, r3, ror #17
 8001c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001c98:	1e99      	subs	r1, r3, #2
 8001c9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001c9e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001ca2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001ca6:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8001caa:	405a      	eors	r2, r3
 8001cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001cb0:	1e99      	subs	r1, r3, #2
 8001cb2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001cb6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001cba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001cbe:	0a9b      	lsrs	r3, r3, #10
 8001cc0:	405a      	eors	r2, r3
 8001cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001cc6:	1fd9      	subs	r1, r3, #7
 8001cc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001ccc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001cd0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001cd4:	441a      	add	r2, r3
 8001cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001cda:	f1a3 010f 	sub.w	r1, r3, #15
 8001cde:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001ce2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001ce6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001cea:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8001cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001cf2:	f1a3 000f 	sub.w	r0, r3, #15
 8001cf6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001cfa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001cfe:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001d02:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8001d06:	4059      	eors	r1, r3
 8001d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001d0c:	f1a3 000f 	sub.w	r0, r3, #15
 8001d10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001d14:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001d18:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001d1c:	08db      	lsrs	r3, r3, #3
 8001d1e:	404b      	eors	r3, r1
 8001d20:	441a      	add	r2, r3
 8001d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001d26:	f1a3 0110 	sub.w	r1, r3, #16
 8001d2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001d2e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001d32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001d36:	18d1      	adds	r1, r2, r3
 8001d38:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001d3c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001d40:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001d44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (; i < 64; ++i)
 8001d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001d52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001d56:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d58:	d991      	bls.n	8001c7e <sha256_transform+0xb2>

    a = ctx->state[0];
 8001d5a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001d5e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d66:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    b = ctx->state[1];
 8001d6a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001d6e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d76:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    c = ctx->state[2];
 8001d7a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001d7e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d86:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    d = ctx->state[3];
 8001d8a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001d8e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    e = ctx->state[4];
 8001d9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001d9e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001da6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    f = ctx->state[5];
 8001daa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001dae:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001db6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    g = ctx->state[6];
 8001dba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001dbe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001dc6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    h = ctx->state[7];
 8001dca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001dce:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001dd6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 64; ++i) {
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001de0:	e078      	b.n	8001ed4 <sha256_transform+0x308>
        t1 = h + EP1(e) + CH(e,f,g) + k[i] + m[i];
 8001de2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001de6:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8001dea:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001dee:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8001df2:	405a      	eors	r2, r3
 8001df4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001df8:	ea4f 6373 	mov.w	r3, r3, ror #25
 8001dfc:	405a      	eors	r2, r3
 8001dfe:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001e02:	441a      	add	r2, r3
 8001e04:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8001e08:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001e0c:	4019      	ands	r1, r3
 8001e0e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001e12:	43d8      	mvns	r0, r3
 8001e14:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001e18:	4003      	ands	r3, r0
 8001e1a:	404b      	eors	r3, r1
 8001e1c:	441a      	add	r2, r3
 8001e1e:	496f      	ldr	r1, [pc, #444]	@ (8001fdc <sha256_transform+0x410>)
 8001e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001e24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001e28:	441a      	add	r2, r3
 8001e2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001e2e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001e32:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8001e36:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        t2 = EP0(a) + MAJ(a,b,c);
 8001e40:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e44:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8001e48:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e4c:	ea4f 3373 	mov.w	r3, r3, ror #13
 8001e50:	405a      	eors	r2, r3
 8001e52:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e56:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8001e5a:	405a      	eors	r2, r3
 8001e5c:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8001e60:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e64:	4059      	eors	r1, r3
 8001e66:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e6a:	4019      	ands	r1, r3
 8001e6c:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8001e70:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e74:	4003      	ands	r3, r0
 8001e76:	404b      	eors	r3, r1
 8001e78:	4413      	add	r3, r2
 8001e7a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        h = g;
 8001e7e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001e82:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
        g = f;
 8001e86:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001e8a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        f = e;
 8001e8e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001e92:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        e = d + t1;
 8001e96:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8001e9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001e9e:	4413      	add	r3, r2
 8001ea0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        d = c;
 8001ea4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001ea8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        c = b;
 8001eac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001eb0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        b = a;
 8001eb4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001eb8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        a = t1 + t2;
 8001ebc:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8001ec0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001ec4:	4413      	add	r3, r2
 8001ec6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; ++i) {
 8001eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001ece:	3301      	adds	r3, #1
 8001ed0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001ed8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001eda:	d982      	bls.n	8001de2 <sha256_transform+0x216>
    }

    ctx->state[0] += a;
 8001edc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001ee0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ee8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001eec:	441a      	add	r2, r3
 8001eee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001ef2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	651a      	str	r2, [r3, #80]	@ 0x50
    ctx->state[1] += b;
 8001efa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001efe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001f06:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001f0a:	441a      	add	r2, r3
 8001f0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f10:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	655a      	str	r2, [r3, #84]	@ 0x54
    ctx->state[2] += c;
 8001f18:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001f24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001f28:	441a      	add	r2, r3
 8001f2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f2e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	659a      	str	r2, [r3, #88]	@ 0x58
    ctx->state[3] += d;
 8001f36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f3a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f42:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001f46:	441a      	add	r2, r3
 8001f48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f4c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctx->state[4] += e;
 8001f54:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f58:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f60:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001f64:	441a      	add	r2, r3
 8001f66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f6a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	661a      	str	r2, [r3, #96]	@ 0x60
    ctx->state[5] += f;
 8001f72:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f76:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001f7e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001f82:	441a      	add	r2, r3
 8001f84:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f88:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	665a      	str	r2, [r3, #100]	@ 0x64
    ctx->state[6] += g;
 8001f90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001f94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001f9c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001fa0:	441a      	add	r2, r3
 8001fa2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001fa6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	669a      	str	r2, [r3, #104]	@ 0x68
    ctx->state[7] += h;
 8001fae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001fb2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001fba:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001fbe:	441a      	add	r2, r3
 8001fc0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001fc4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8001fcc:	bf00      	nop
 8001fce:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	08007278 	.word	0x08007278

08001fe0 <SHA256_Init>:

void SHA256_Init(sha256_ctx_t* ctx)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
    ctx->datalen = 0;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	641a      	str	r2, [r3, #64]	@ 0x40
    ctx->bitlen = 0;
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	f04f 0200 	mov.w	r2, #0
 8001ff4:	f04f 0300 	mov.w	r3, #0
 8001ff8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    ctx->state[0] = 0x6a09e667;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8002038 <SHA256_Init+0x58>)
 8002000:	651a      	str	r2, [r3, #80]	@ 0x50
    ctx->state[1] = 0xbb67ae85;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a0d      	ldr	r2, [pc, #52]	@ (800203c <SHA256_Init+0x5c>)
 8002006:	655a      	str	r2, [r3, #84]	@ 0x54
    ctx->state[2] = 0x3c6ef372;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a0d      	ldr	r2, [pc, #52]	@ (8002040 <SHA256_Init+0x60>)
 800200c:	659a      	str	r2, [r3, #88]	@ 0x58
    ctx->state[3] = 0xa54ff53a;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a0c      	ldr	r2, [pc, #48]	@ (8002044 <SHA256_Init+0x64>)
 8002012:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctx->state[4] = 0x510e527f;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a0c      	ldr	r2, [pc, #48]	@ (8002048 <SHA256_Init+0x68>)
 8002018:	661a      	str	r2, [r3, #96]	@ 0x60
    ctx->state[5] = 0x9b05688c;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a0b      	ldr	r2, [pc, #44]	@ (800204c <SHA256_Init+0x6c>)
 800201e:	665a      	str	r2, [r3, #100]	@ 0x64
    ctx->state[6] = 0x1f83d9ab;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a0b      	ldr	r2, [pc, #44]	@ (8002050 <SHA256_Init+0x70>)
 8002024:	669a      	str	r2, [r3, #104]	@ 0x68
    ctx->state[7] = 0x5be0cd19;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a0a      	ldr	r2, [pc, #40]	@ (8002054 <SHA256_Init+0x74>)
 800202a:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	6a09e667 	.word	0x6a09e667
 800203c:	bb67ae85 	.word	0xbb67ae85
 8002040:	3c6ef372 	.word	0x3c6ef372
 8002044:	a54ff53a 	.word	0xa54ff53a
 8002048:	510e527f 	.word	0x510e527f
 800204c:	9b05688c 	.word	0x9b05688c
 8002050:	1f83d9ab 	.word	0x1f83d9ab
 8002054:	5be0cd19 	.word	0x5be0cd19

08002058 <SHA256_Update>:

void SHA256_Update(sha256_ctx_t* ctx, const uint8_t* data, size_t len)
{
 8002058:	b5b0      	push	{r4, r5, r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
    uint32_t i;

    for (i = 0; i < len; ++i) {
 8002064:	2300      	movs	r3, #0
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	e025      	b.n	80020b6 <SHA256_Update+0x5e>
        ctx->data[ctx->datalen] = data[i];
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	441a      	add	r2, r3
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002074:	7811      	ldrb	r1, [r2, #0]
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	54d1      	strb	r1, [r2, r3]
        ctx->datalen++;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	1c5a      	adds	r2, r3, #1
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	641a      	str	r2, [r3, #64]	@ 0x40
        if (ctx->datalen == 64) {
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002088:	2b40      	cmp	r3, #64	@ 0x40
 800208a:	d111      	bne.n	80020b0 <SHA256_Update+0x58>
            sha256_transform(ctx, ctx->data);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4619      	mov	r1, r3
 8002090:	68f8      	ldr	r0, [r7, #12]
 8002092:	f7ff fd9b 	bl	8001bcc <sha256_transform>
            ctx->bitlen += 512;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800209c:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 80020a0:	f143 0500 	adc.w	r5, r3, #0
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	e9c3 4512 	strd	r4, r5, [r3, #72]	@ 0x48
            ctx->datalen = 0;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	641a      	str	r2, [r3, #64]	@ 0x40
    for (i = 0; i < len; ++i) {
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	3301      	adds	r3, #1
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d3d5      	bcc.n	800206a <SHA256_Update+0x12>
        }
    }
}
 80020be:	bf00      	nop
 80020c0:	bf00      	nop
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bdb0      	pop	{r4, r5, r7, pc}

080020c8 <SHA256_Final>:

void SHA256_Final(sha256_ctx_t* ctx, uint8_t* hash)
{
 80020c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020cc:	b084      	sub	sp, #16
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
    uint32_t i;

    i = ctx->datalen;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d8:	60fb      	str	r3, [r7, #12]

    // Pad whatever data is left in the buffer.
    if (ctx->datalen < 56) {
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	2b37      	cmp	r3, #55	@ 0x37
 80020e0:	d810      	bhi.n	8002104 <SHA256_Final+0x3c>
        ctx->data[i++] = 0x80;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	1c5a      	adds	r2, r3, #1
 80020e6:	60fa      	str	r2, [r7, #12]
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	2180      	movs	r1, #128	@ 0x80
 80020ec:	54d1      	strb	r1, [r2, r3]
        while (i < 56)
 80020ee:	e005      	b.n	80020fc <SHA256_Final+0x34>
            ctx->data[i++] = 0x00;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	1c5a      	adds	r2, r3, #1
 80020f4:	60fa      	str	r2, [r7, #12]
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	2100      	movs	r1, #0
 80020fa:	54d1      	strb	r1, [r2, r3]
        while (i < 56)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2b37      	cmp	r3, #55	@ 0x37
 8002100:	d9f6      	bls.n	80020f0 <SHA256_Final+0x28>
 8002102:	e01a      	b.n	800213a <SHA256_Final+0x72>
    } else {
        ctx->data[i++] = 0x80;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	1c5a      	adds	r2, r3, #1
 8002108:	60fa      	str	r2, [r7, #12]
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	2180      	movs	r1, #128	@ 0x80
 800210e:	54d1      	strb	r1, [r2, r3]
        while (i < 64)
 8002110:	e005      	b.n	800211e <SHA256_Final+0x56>
            ctx->data[i++] = 0x00;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1c5a      	adds	r2, r3, #1
 8002116:	60fa      	str	r2, [r7, #12]
 8002118:	687a      	ldr	r2, [r7, #4]
 800211a:	2100      	movs	r1, #0
 800211c:	54d1      	strb	r1, [r2, r3]
        while (i < 64)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2b3f      	cmp	r3, #63	@ 0x3f
 8002122:	d9f6      	bls.n	8002112 <SHA256_Final+0x4a>
        sha256_transform(ctx, ctx->data);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4619      	mov	r1, r3
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff fd4f 	bl	8001bcc <sha256_transform>
        memset(ctx->data, 0, 56);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2238      	movs	r2, #56	@ 0x38
 8002132:	2100      	movs	r1, #0
 8002134:	4618      	mov	r0, r3
 8002136:	f003 fe90 	bl	8005e5a <memset>
    }

    // Append to the padding the total message's length in bits and transform.
    ctx->bitlen += ctx->datalen * 8;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8002140:	6879      	ldr	r1, [r7, #4]
 8002142:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002144:	00c9      	lsls	r1, r1, #3
 8002146:	2000      	movs	r0, #0
 8002148:	460c      	mov	r4, r1
 800214a:	4605      	mov	r5, r0
 800214c:	eb12 0804 	adds.w	r8, r2, r4
 8002150:	eb43 0905 	adc.w	r9, r3, r5
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	e9c3 8912 	strd	r8, r9, [r3, #72]	@ 0x48
    ctx->data[63] = ctx->bitlen;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    ctx->data[62] = ctx->bitlen >> 8;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	f04f 0300 	mov.w	r3, #0
 8002176:	0a02      	lsrs	r2, r0, #8
 8002178:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800217c:	0a0b      	lsrs	r3, r1, #8
 800217e:	b2d2      	uxtb	r2, r2
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    ctx->data[61] = ctx->bitlen >> 16;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	f04f 0300 	mov.w	r3, #0
 8002194:	0c02      	lsrs	r2, r0, #16
 8002196:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800219a:	0c0b      	lsrs	r3, r1, #16
 800219c:	b2d2      	uxtb	r2, r2
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ctx->data[60] = ctx->bitlen >> 24;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80021aa:	f04f 0200 	mov.w	r2, #0
 80021ae:	f04f 0300 	mov.w	r3, #0
 80021b2:	0e02      	lsrs	r2, r0, #24
 80021b4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80021b8:	0e0b      	lsrs	r3, r1, #24
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    ctx->data[59] = ctx->bitlen >> 32;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80021c8:	f04f 0200 	mov.w	r2, #0
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	000a      	movs	r2, r1
 80021d2:	2300      	movs	r3, #0
 80021d4:	b2d2      	uxtb	r2, r2
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    ctx->data[58] = ctx->bitlen >> 40;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	f04f 0300 	mov.w	r3, #0
 80021ea:	0a0a      	lsrs	r2, r1, #8
 80021ec:	2300      	movs	r3, #0
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    ctx->data[57] = ctx->bitlen >> 48;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	f04f 0300 	mov.w	r3, #0
 8002204:	0c0a      	lsrs	r2, r1, #16
 8002206:	2300      	movs	r3, #0
 8002208:	b2d2      	uxtb	r2, r2
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    ctx->data[56] = ctx->bitlen >> 56;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	f04f 0300 	mov.w	r3, #0
 800221e:	0e0a      	lsrs	r2, r1, #24
 8002220:	2300      	movs	r3, #0
 8002222:	b2d2      	uxtb	r2, r2
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    sha256_transform(ctx, ctx->data);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4619      	mov	r1, r3
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7ff fccc 	bl	8001bcc <sha256_transform>

    // Since this implementation uses little endian byte ordering and SHA uses big endian,
    // reverse all the bytes when copying the final state to the output hash.
    for (i = 0; i < 4; ++i) {
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	e071      	b.n	800231e <SHA256_Final+0x256>
        hash[i]      = (ctx->state[0] >> (24 - i * 8)) & 0x000000ff;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f1c3 0303 	rsb	r3, r3, #3
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	fa22 f103 	lsr.w	r1, r2, r3
 800224a:	683a      	ldr	r2, [r7, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4413      	add	r3, r2
 8002250:	b2ca      	uxtb	r2, r1
 8002252:	701a      	strb	r2, [r3, #0]
        hash[i + 4]  = (ctx->state[1] >> (24 - i * 8)) & 0x000000ff;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f1c3 0303 	rsb	r3, r3, #3
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	fa22 f103 	lsr.w	r1, r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	3304      	adds	r3, #4
 8002268:	683a      	ldr	r2, [r7, #0]
 800226a:	4413      	add	r3, r2
 800226c:	b2ca      	uxtb	r2, r1
 800226e:	701a      	strb	r2, [r3, #0]
        hash[i + 8]  = (ctx->state[2] >> (24 - i * 8)) & 0x000000ff;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f1c3 0303 	rsb	r3, r3, #3
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	fa22 f103 	lsr.w	r1, r2, r3
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	3308      	adds	r3, #8
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	4413      	add	r3, r2
 8002288:	b2ca      	uxtb	r2, r1
 800228a:	701a      	strb	r2, [r3, #0]
        hash[i + 12] = (ctx->state[3] >> (24 - i * 8)) & 0x000000ff;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f1c3 0303 	rsb	r3, r3, #3
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	fa22 f103 	lsr.w	r1, r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	330c      	adds	r3, #12
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	4413      	add	r3, r2
 80022a4:	b2ca      	uxtb	r2, r1
 80022a6:	701a      	strb	r2, [r3, #0]
        hash[i + 16] = (ctx->state[4] >> (24 - i * 8)) & 0x000000ff;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f1c3 0303 	rsb	r3, r3, #3
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	fa22 f103 	lsr.w	r1, r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	3310      	adds	r3, #16
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	4413      	add	r3, r2
 80022c0:	b2ca      	uxtb	r2, r1
 80022c2:	701a      	strb	r2, [r3, #0]
        hash[i + 20] = (ctx->state[5] >> (24 - i * 8)) & 0x000000ff;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f1c3 0303 	rsb	r3, r3, #3
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	fa22 f103 	lsr.w	r1, r2, r3
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	3314      	adds	r3, #20
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	4413      	add	r3, r2
 80022dc:	b2ca      	uxtb	r2, r1
 80022de:	701a      	strb	r2, [r3, #0]
        hash[i + 24] = (ctx->state[6] >> (24 - i * 8)) & 0x000000ff;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f1c3 0303 	rsb	r3, r3, #3
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	fa22 f103 	lsr.w	r1, r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	3318      	adds	r3, #24
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	4413      	add	r3, r2
 80022f8:	b2ca      	uxtb	r2, r1
 80022fa:	701a      	strb	r2, [r3, #0]
        hash[i + 28] = (ctx->state[7] >> (24 - i * 8)) & 0x000000ff;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f1c3 0303 	rsb	r3, r3, #3
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	fa22 f103 	lsr.w	r1, r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	331c      	adds	r3, #28
 8002310:	683a      	ldr	r2, [r7, #0]
 8002312:	4413      	add	r3, r2
 8002314:	b2ca      	uxtb	r2, r1
 8002316:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; ++i) {
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	3301      	adds	r3, #1
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b03      	cmp	r3, #3
 8002322:	d98a      	bls.n	800223a <SHA256_Final+0x172>
    }
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08002330 <SHA256_Calculate>:

void SHA256_Calculate(const uint8_t* data, size_t len, uint8_t* hash)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b0a0      	sub	sp, #128	@ 0x80
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
    sha256_ctx_t ctx;
    SHA256_Init(&ctx);
 800233c:	f107 0310 	add.w	r3, r7, #16
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff fe4d 	bl	8001fe0 <SHA256_Init>
    SHA256_Update(&ctx, data, len);
 8002346:	f107 0310 	add.w	r3, r7, #16
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	68f9      	ldr	r1, [r7, #12]
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fe82 	bl	8002058 <SHA256_Update>
    SHA256_Final(&ctx, hash);
 8002354:	f107 0310 	add.w	r3, r7, #16
 8002358:	6879      	ldr	r1, [r7, #4]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff feb4 	bl	80020c8 <SHA256_Final>
}
 8002360:	bf00      	nop
 8002362:	3780      	adds	r7, #128	@ 0x80
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <SHA256_HashToHex>:

void SHA256_HashToHex(const uint8_t* hash, char* hex_string)
{
 8002368:	b4b0      	push	{r4, r5, r7}
 800236a:	b089      	sub	sp, #36	@ 0x24
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
    const char hex_chars[] = "0123456789abcdef";
 8002372:	4b1d      	ldr	r3, [pc, #116]	@ (80023e8 <SHA256_HashToHex+0x80>)
 8002374:	f107 0408 	add.w	r4, r7, #8
 8002378:	461d      	mov	r5, r3
 800237a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800237c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800237e:	682b      	ldr	r3, [r5, #0]
 8002380:	7023      	strb	r3, [r4, #0]
    uint32_t i;
    
    for (i = 0; i < SHA256_DIGEST_SIZE; i++) {
 8002382:	2300      	movs	r3, #0
 8002384:	61fb      	str	r3, [r7, #28]
 8002386:	e023      	b.n	80023d0 <SHA256_HashToHex+0x68>
        hex_string[i * 2] = hex_chars[(hash[i] >> 4) & 0x0F];
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	4413      	add	r3, r2
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	091b      	lsrs	r3, r3, #4
 8002392:	b2db      	uxtb	r3, r3
 8002394:	f003 020f 	and.w	r2, r3, #15
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	6839      	ldr	r1, [r7, #0]
 800239e:	440b      	add	r3, r1
 80023a0:	3220      	adds	r2, #32
 80023a2:	443a      	add	r2, r7
 80023a4:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80023a8:	701a      	strb	r2, [r3, #0]
        hex_string[i * 2 + 1] = hex_chars[hash[i] & 0x0F];
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	4413      	add	r3, r2
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	f003 020f 	and.w	r2, r3, #15
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	3301      	adds	r3, #1
 80023bc:	6839      	ldr	r1, [r7, #0]
 80023be:	440b      	add	r3, r1
 80023c0:	3220      	adds	r2, #32
 80023c2:	443a      	add	r2, r7
 80023c4:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 80023c8:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < SHA256_DIGEST_SIZE; i++) {
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3301      	adds	r3, #1
 80023ce:	61fb      	str	r3, [r7, #28]
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	2b1f      	cmp	r3, #31
 80023d4:	d9d8      	bls.n	8002388 <SHA256_HashToHex+0x20>
    }
    hex_string[SHA256_DIGEST_HEX_LEN] = '\0';
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	3340      	adds	r3, #64	@ 0x40
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
}
 80023de:	bf00      	nop
 80023e0:	3724      	adds	r7, #36	@ 0x24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bcb0      	pop	{r4, r5, r7}
 80023e6:	4770      	bx	lr
 80023e8:	080070fc 	.word	0x080070fc

080023ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	607b      	str	r3, [r7, #4]
 80023f6:	4b10      	ldr	r3, [pc, #64]	@ (8002438 <HAL_MspInit+0x4c>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	4a0f      	ldr	r2, [pc, #60]	@ (8002438 <HAL_MspInit+0x4c>)
 80023fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002400:	6453      	str	r3, [r2, #68]	@ 0x44
 8002402:	4b0d      	ldr	r3, [pc, #52]	@ (8002438 <HAL_MspInit+0x4c>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002406:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800240a:	607b      	str	r3, [r7, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	603b      	str	r3, [r7, #0]
 8002412:	4b09      	ldr	r3, [pc, #36]	@ (8002438 <HAL_MspInit+0x4c>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	4a08      	ldr	r2, [pc, #32]	@ (8002438 <HAL_MspInit+0x4c>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800241c:	6413      	str	r3, [r2, #64]	@ 0x40
 800241e:	4b06      	ldr	r3, [pc, #24]	@ (8002438 <HAL_MspInit+0x4c>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002426:	603b      	str	r3, [r7, #0]
 8002428:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800242a:	bf00      	nop
 800242c:	370c      	adds	r7, #12
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40023800 	.word	0x40023800

0800243c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b08c      	sub	sp, #48	@ 0x30
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002444:	f107 031c 	add.w	r3, r7, #28
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]
 8002452:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a36      	ldr	r2, [pc, #216]	@ (8002534 <HAL_UART_MspInit+0xf8>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d12d      	bne.n	80024ba <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	61bb      	str	r3, [r7, #24]
 8002462:	4b35      	ldr	r3, [pc, #212]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 8002464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002466:	4a34      	ldr	r2, [pc, #208]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	6453      	str	r3, [r2, #68]	@ 0x44
 800246e:	4b32      	ldr	r3, [pc, #200]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 8002470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	61bb      	str	r3, [r7, #24]
 8002478:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	4b2e      	ldr	r3, [pc, #184]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	4a2d      	ldr	r2, [pc, #180]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	6313      	str	r3, [r2, #48]	@ 0x30
 800248a:	4b2b      	ldr	r3, [pc, #172]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    PA12     ------> USART1_RTS
    */
    GPIO_InitStruct.Pin = EXT_MODEM_TX_Pin|EXT_MODEM_RX_Pin|EXT_MODEM_CTS_Pin|EXT_MODEM_RTS_Pin;
 8002496:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 800249a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249c:	2302      	movs	r3, #2
 800249e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a4:	2303      	movs	r3, #3
 80024a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024a8:	2307      	movs	r3, #7
 80024aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ac:	f107 031c 	add.w	r3, r7, #28
 80024b0:	4619      	mov	r1, r3
 80024b2:	4822      	ldr	r0, [pc, #136]	@ (800253c <HAL_UART_MspInit+0x100>)
 80024b4:	f000 ffb4 	bl	8003420 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80024b8:	e038      	b.n	800252c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a20      	ldr	r2, [pc, #128]	@ (8002540 <HAL_UART_MspInit+0x104>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d133      	bne.n	800252c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024c4:	2300      	movs	r3, #0
 80024c6:	613b      	str	r3, [r7, #16]
 80024c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 80024ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 80024ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80024d4:	4b18      	ldr	r3, [pc, #96]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 80024d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024dc:	613b      	str	r3, [r7, #16]
 80024de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e0:	2300      	movs	r3, #0
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 80024e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e8:	4a13      	ldr	r2, [pc, #76]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f0:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <HAL_UART_MspInit+0xfc>)
 80024f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEPHANO_CTS_Pin|STEPHANO_RTS_Pin|STEPHANO_TX_Pin|STEPHANO_RX_Pin;
 80024fc:	230f      	movs	r3, #15
 80024fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002500:	2302      	movs	r3, #2
 8002502:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002504:	2300      	movs	r3, #0
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002508:	2303      	movs	r3, #3
 800250a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800250c:	2307      	movs	r3, #7
 800250e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002510:	f107 031c 	add.w	r3, r7, #28
 8002514:	4619      	mov	r1, r3
 8002516:	4809      	ldr	r0, [pc, #36]	@ (800253c <HAL_UART_MspInit+0x100>)
 8002518:	f000 ff82 	bl	8003420 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800251c:	2200      	movs	r2, #0
 800251e:	2100      	movs	r1, #0
 8002520:	2026      	movs	r0, #38	@ 0x26
 8002522:	f000 fad3 	bl	8002acc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002526:	2026      	movs	r0, #38	@ 0x26
 8002528:	f000 fafc 	bl	8002b24 <HAL_NVIC_EnableIRQ>
}
 800252c:	bf00      	nop
 800252e:	3730      	adds	r7, #48	@ 0x30
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40011000 	.word	0x40011000
 8002538:	40023800 	.word	0x40023800
 800253c:	40020000 	.word	0x40020000
 8002540:	40004400 	.word	0x40004400

08002544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002548:	bf00      	nop
 800254a:	e7fd      	b.n	8002548 <NMI_Handler+0x4>

0800254c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002550:	bf00      	nop
 8002552:	e7fd      	b.n	8002550 <HardFault_Handler+0x4>

08002554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002558:	bf00      	nop
 800255a:	e7fd      	b.n	8002558 <MemManage_Handler+0x4>

0800255c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002560:	bf00      	nop
 8002562:	e7fd      	b.n	8002560 <BusFault_Handler+0x4>

08002564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002568:	bf00      	nop
 800256a:	e7fd      	b.n	8002568 <UsageFault_Handler+0x4>

0800256c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800257a:	b480      	push	{r7}
 800257c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr

08002596 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800259a:	f000 f963 	bl	8002864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <USART2_IRQHandler>:
#else
/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  FirmwareUpdate_UART_IRQHandler(&huart2);
 80025a8:	4803      	ldr	r0, [pc, #12]	@ (80025b8 <USART2_IRQHandler+0x14>)
 80025aa:	f7fe fbdd 	bl	8000d68 <FirmwareUpdate_UART_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025ae:	4802      	ldr	r0, [pc, #8]	@ (80025b8 <USART2_IRQHandler+0x14>)
 80025b0:	f002 fa6a 	bl	8004a88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	2000123c 	.word	0x2000123c

080025bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return 1;
 80025c0:	2301      	movs	r3, #1
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <_kill>:

int _kill(int pid, int sig)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025d6:	f003 fd25 	bl	8006024 <__errno>
 80025da:	4603      	mov	r3, r0
 80025dc:	2216      	movs	r2, #22
 80025de:	601a      	str	r2, [r3, #0]
  return -1;
 80025e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <_exit>:

void _exit (int status)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025f4:	f04f 31ff 	mov.w	r1, #4294967295
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f7ff ffe7 	bl	80025cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80025fe:	bf00      	nop
 8002600:	e7fd      	b.n	80025fe <_exit+0x12>

08002602 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	60f8      	str	r0, [r7, #12]
 800260a:	60b9      	str	r1, [r7, #8]
 800260c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
 8002612:	e00a      	b.n	800262a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002614:	f3af 8000 	nop.w
 8002618:	4601      	mov	r1, r0
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	1c5a      	adds	r2, r3, #1
 800261e:	60ba      	str	r2, [r7, #8]
 8002620:	b2ca      	uxtb	r2, r1
 8002622:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	3301      	adds	r3, #1
 8002628:	617b      	str	r3, [r7, #20]
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	429a      	cmp	r2, r3
 8002630:	dbf0      	blt.n	8002614 <_read+0x12>
  }

  return len;
 8002632:	687b      	ldr	r3, [r7, #4]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	e009      	b.n	8002662 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	60ba      	str	r2, [r7, #8]
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3301      	adds	r3, #1
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	429a      	cmp	r2, r3
 8002668:	dbf1      	blt.n	800264e <_write+0x12>
  }
  return len;
 800266a:	687b      	ldr	r3, [r7, #4]
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <_close>:

int _close(int file)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800267c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002680:	4618      	mov	r0, r3
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800269c:	605a      	str	r2, [r3, #4]
  return 0;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <_isatty>:

int _isatty(int file)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026b4:	2301      	movs	r3, #1
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b085      	sub	sp, #20
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e4:	4a14      	ldr	r2, [pc, #80]	@ (8002738 <_sbrk+0x5c>)
 80026e6:	4b15      	ldr	r3, [pc, #84]	@ (800273c <_sbrk+0x60>)
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026f0:	4b13      	ldr	r3, [pc, #76]	@ (8002740 <_sbrk+0x64>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d102      	bne.n	80026fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026f8:	4b11      	ldr	r3, [pc, #68]	@ (8002740 <_sbrk+0x64>)
 80026fa:	4a12      	ldr	r2, [pc, #72]	@ (8002744 <_sbrk+0x68>)
 80026fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026fe:	4b10      	ldr	r3, [pc, #64]	@ (8002740 <_sbrk+0x64>)
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4413      	add	r3, r2
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	429a      	cmp	r2, r3
 800270a:	d207      	bcs.n	800271c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800270c:	f003 fc8a 	bl	8006024 <__errno>
 8002710:	4603      	mov	r3, r0
 8002712:	220c      	movs	r2, #12
 8002714:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002716:	f04f 33ff 	mov.w	r3, #4294967295
 800271a:	e009      	b.n	8002730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800271c:	4b08      	ldr	r3, [pc, #32]	@ (8002740 <_sbrk+0x64>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002722:	4b07      	ldr	r3, [pc, #28]	@ (8002740 <_sbrk+0x64>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	4a05      	ldr	r2, [pc, #20]	@ (8002740 <_sbrk+0x64>)
 800272c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800272e:	68fb      	ldr	r3, [r7, #12]
}
 8002730:	4618      	mov	r0, r3
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20018000 	.word	0x20018000
 800273c:	00000400 	.word	0x00000400
 8002740:	200012b4 	.word	0x200012b4
 8002744:	20001408 	.word	0x20001408

08002748 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <SystemInit+0x20>)
 800274e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002752:	4a05      	ldr	r2, [pc, #20]	@ (8002768 <SystemInit+0x20>)
 8002754:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002758:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800276c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002770:	f7ff ffea 	bl	8002748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002774:	480c      	ldr	r0, [pc, #48]	@ (80027a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002776:	490d      	ldr	r1, [pc, #52]	@ (80027ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002778:	4a0d      	ldr	r2, [pc, #52]	@ (80027b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800277a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800277c:	e002      	b.n	8002784 <LoopCopyDataInit>

0800277e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800277e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002782:	3304      	adds	r3, #4

08002784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002788:	d3f9      	bcc.n	800277e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800278a:	4a0a      	ldr	r2, [pc, #40]	@ (80027b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800278c:	4c0a      	ldr	r4, [pc, #40]	@ (80027b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800278e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002790:	e001      	b.n	8002796 <LoopFillZerobss>

08002792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002794:	3204      	adds	r2, #4

08002796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002798:	d3fb      	bcc.n	8002792 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800279a:	f003 fc49 	bl	8006030 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800279e:	f7ff f86b 	bl	8001878 <main>
  bx  lr    
 80027a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80027a4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80027a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027ac:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80027b0:	08007584 	.word	0x08007584
  ldr r2, =_sbss
 80027b4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80027b8:	20001408 	.word	0x20001408

080027bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027bc:	e7fe      	b.n	80027bc <ADC_IRQHandler>
	...

080027c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002800 <HAL_Init+0x40>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002800 <HAL_Init+0x40>)
 80027ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002800 <HAL_Init+0x40>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002800 <HAL_Init+0x40>)
 80027d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027dc:	4b08      	ldr	r3, [pc, #32]	@ (8002800 <HAL_Init+0x40>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a07      	ldr	r2, [pc, #28]	@ (8002800 <HAL_Init+0x40>)
 80027e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027e8:	2003      	movs	r0, #3
 80027ea:	f000 f94f 	bl	8002a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027ee:	200f      	movs	r0, #15
 80027f0:	f000 f808 	bl	8002804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027f4:	f7ff fdfa 	bl	80023ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	40023c00 	.word	0x40023c00

08002804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800280c:	4b12      	ldr	r3, [pc, #72]	@ (8002858 <HAL_InitTick+0x54>)
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4b12      	ldr	r3, [pc, #72]	@ (800285c <HAL_InitTick+0x58>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	4619      	mov	r1, r3
 8002816:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800281a:	fbb3 f3f1 	udiv	r3, r3, r1
 800281e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002822:	4618      	mov	r0, r3
 8002824:	f000 f996 	bl	8002b54 <HAL_SYSTICK_Config>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e00e      	b.n	8002850 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b0f      	cmp	r3, #15
 8002836:	d80a      	bhi.n	800284e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002838:	2200      	movs	r2, #0
 800283a:	6879      	ldr	r1, [r7, #4]
 800283c:	f04f 30ff 	mov.w	r0, #4294967295
 8002840:	f000 f944 	bl	8002acc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002844:	4a06      	ldr	r2, [pc, #24]	@ (8002860 <HAL_InitTick+0x5c>)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800284a:	2300      	movs	r3, #0
 800284c:	e000      	b.n	8002850 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
}
 8002850:	4618      	mov	r0, r3
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	20000000 	.word	0x20000000
 800285c:	20000008 	.word	0x20000008
 8002860:	20000004 	.word	0x20000004

08002864 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002868:	4b06      	ldr	r3, [pc, #24]	@ (8002884 <HAL_IncTick+0x20>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	461a      	mov	r2, r3
 800286e:	4b06      	ldr	r3, [pc, #24]	@ (8002888 <HAL_IncTick+0x24>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4413      	add	r3, r2
 8002874:	4a04      	ldr	r2, [pc, #16]	@ (8002888 <HAL_IncTick+0x24>)
 8002876:	6013      	str	r3, [r2, #0]
}
 8002878:	bf00      	nop
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	20000008 	.word	0x20000008
 8002888:	200012b8 	.word	0x200012b8

0800288c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  return uwTick;
 8002890:	4b03      	ldr	r3, [pc, #12]	@ (80028a0 <HAL_GetTick+0x14>)
 8002892:	681b      	ldr	r3, [r3, #0]
}
 8002894:	4618      	mov	r0, r3
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	200012b8 	.word	0x200012b8

080028a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028ac:	f7ff ffee 	bl	800288c <HAL_GetTick>
 80028b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028bc:	d005      	beq.n	80028ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028be:	4b0a      	ldr	r3, [pc, #40]	@ (80028e8 <HAL_Delay+0x44>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4413      	add	r3, r2
 80028c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028ca:	bf00      	nop
 80028cc:	f7ff ffde 	bl	800288c <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d8f7      	bhi.n	80028cc <HAL_Delay+0x28>
  {
  }
}
 80028dc:	bf00      	nop
 80028de:	bf00      	nop
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20000008 	.word	0x20000008

080028ec <__NVIC_SetPriorityGrouping>:
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002908:	4013      	ands	r3, r2
 800290a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002914:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002918:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800291c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800291e:	4a04      	ldr	r2, [pc, #16]	@ (8002930 <__NVIC_SetPriorityGrouping+0x44>)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	60d3      	str	r3, [r2, #12]
}
 8002924:	bf00      	nop
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <__NVIC_GetPriorityGrouping>:
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002938:	4b04      	ldr	r3, [pc, #16]	@ (800294c <__NVIC_GetPriorityGrouping+0x18>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	0a1b      	lsrs	r3, r3, #8
 800293e:	f003 0307 	and.w	r3, r3, #7
}
 8002942:	4618      	mov	r0, r3
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <__NVIC_EnableIRQ>:
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295e:	2b00      	cmp	r3, #0
 8002960:	db0b      	blt.n	800297a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002962:	79fb      	ldrb	r3, [r7, #7]
 8002964:	f003 021f 	and.w	r2, r3, #31
 8002968:	4907      	ldr	r1, [pc, #28]	@ (8002988 <__NVIC_EnableIRQ+0x38>)
 800296a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296e:	095b      	lsrs	r3, r3, #5
 8002970:	2001      	movs	r0, #1
 8002972:	fa00 f202 	lsl.w	r2, r0, r2
 8002976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800297a:	bf00      	nop
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	e000e100 	.word	0xe000e100

0800298c <__NVIC_SetPriority>:
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	6039      	str	r1, [r7, #0]
 8002996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299c:	2b00      	cmp	r3, #0
 800299e:	db0a      	blt.n	80029b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	490c      	ldr	r1, [pc, #48]	@ (80029d8 <__NVIC_SetPriority+0x4c>)
 80029a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029aa:	0112      	lsls	r2, r2, #4
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	440b      	add	r3, r1
 80029b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80029b4:	e00a      	b.n	80029cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	4908      	ldr	r1, [pc, #32]	@ (80029dc <__NVIC_SetPriority+0x50>)
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	3b04      	subs	r3, #4
 80029c4:	0112      	lsls	r2, r2, #4
 80029c6:	b2d2      	uxtb	r2, r2
 80029c8:	440b      	add	r3, r1
 80029ca:	761a      	strb	r2, [r3, #24]
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000e100 	.word	0xe000e100
 80029dc:	e000ed00 	.word	0xe000ed00

080029e0 <NVIC_EncodePriority>:
{
 80029e0:	b480      	push	{r7}
 80029e2:	b089      	sub	sp, #36	@ 0x24
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	f1c3 0307 	rsb	r3, r3, #7
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	bf28      	it	cs
 80029fe:	2304      	movcs	r3, #4
 8002a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	3304      	adds	r3, #4
 8002a06:	2b06      	cmp	r3, #6
 8002a08:	d902      	bls.n	8002a10 <NVIC_EncodePriority+0x30>
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3b03      	subs	r3, #3
 8002a0e:	e000      	b.n	8002a12 <NVIC_EncodePriority+0x32>
 8002a10:	2300      	movs	r3, #0
 8002a12:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a14:	f04f 32ff 	mov.w	r2, #4294967295
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43da      	mvns	r2, r3
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	401a      	ands	r2, r3
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a28:	f04f 31ff 	mov.w	r1, #4294967295
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	43d9      	mvns	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a38:	4313      	orrs	r3, r2
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3724      	adds	r7, #36	@ 0x24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a58:	d301      	bcc.n	8002a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e00f      	b.n	8002a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a88 <SysTick_Config+0x40>)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a66:	210f      	movs	r1, #15
 8002a68:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6c:	f7ff ff8e 	bl	800298c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a70:	4b05      	ldr	r3, [pc, #20]	@ (8002a88 <SysTick_Config+0x40>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a76:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <SysTick_Config+0x40>)
 8002a78:	2207      	movs	r2, #7
 8002a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	e000e010 	.word	0xe000e010

08002a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b07      	cmp	r3, #7
 8002a98:	d00f      	beq.n	8002aba <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2b06      	cmp	r3, #6
 8002a9e:	d00c      	beq.n	8002aba <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b05      	cmp	r3, #5
 8002aa4:	d009      	beq.n	8002aba <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2b04      	cmp	r3, #4
 8002aaa:	d006      	beq.n	8002aba <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d003      	beq.n	8002aba <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002ab2:	2190      	movs	r1, #144	@ 0x90
 8002ab4:	4804      	ldr	r0, [pc, #16]	@ (8002ac8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002ab6:	f7ff f87d 	bl	8001bb4 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff ff16 	bl	80028ec <__NVIC_SetPriorityGrouping>
}
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	08007110 	.word	0x08007110

08002acc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
 8002ad8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ada:	2300      	movs	r3, #0
 8002adc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2b0f      	cmp	r3, #15
 8002ae2:	d903      	bls.n	8002aec <HAL_NVIC_SetPriority+0x20>
 8002ae4:	21a8      	movs	r1, #168	@ 0xa8
 8002ae6:	480e      	ldr	r0, [pc, #56]	@ (8002b20 <HAL_NVIC_SetPriority+0x54>)
 8002ae8:	f7ff f864 	bl	8001bb4 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	2b0f      	cmp	r3, #15
 8002af0:	d903      	bls.n	8002afa <HAL_NVIC_SetPriority+0x2e>
 8002af2:	21a9      	movs	r1, #169	@ 0xa9
 8002af4:	480a      	ldr	r0, [pc, #40]	@ (8002b20 <HAL_NVIC_SetPriority+0x54>)
 8002af6:	f7ff f85d 	bl	8001bb4 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002afa:	f7ff ff1b 	bl	8002934 <__NVIC_GetPriorityGrouping>
 8002afe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	68b9      	ldr	r1, [r7, #8]
 8002b04:	6978      	ldr	r0, [r7, #20]
 8002b06:	f7ff ff6b 	bl	80029e0 <NVIC_EncodePriority>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b10:	4611      	mov	r1, r2
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff ff3a 	bl	800298c <__NVIC_SetPriority>
}
 8002b18:	bf00      	nop
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	08007110 	.word	0x08007110

08002b24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	da03      	bge.n	8002b3e <HAL_NVIC_EnableIRQ+0x1a>
 8002b36:	21bc      	movs	r1, #188	@ 0xbc
 8002b38:	4805      	ldr	r0, [pc, #20]	@ (8002b50 <HAL_NVIC_EnableIRQ+0x2c>)
 8002b3a:	f7ff f83b 	bl	8001bb4 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff ff04 	bl	8002950 <__NVIC_EnableIRQ>
}
 8002b48:	bf00      	nop
 8002b4a:	3708      	adds	r7, #8
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	08007110 	.word	0x08007110

08002b54 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f7ff ff73 	bl	8002a48 <SysTick_Config>
 8002b62:	4603      	mov	r3, r0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3708      	adds	r7, #8
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b78:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b7a:	f7ff fe87 	bl	800288c <HAL_GetTick>
 8002b7e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d008      	beq.n	8002b9e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2280      	movs	r2, #128	@ 0x80
 8002b90:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e052      	b.n	8002c44 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0216 	bic.w	r2, r2, #22
 8002bac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	695a      	ldr	r2, [r3, #20]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bbc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d103      	bne.n	8002bce <HAL_DMA_Abort+0x62>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d007      	beq.n	8002bde <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 0208 	bic.w	r2, r2, #8
 8002bdc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 0201 	bic.w	r2, r2, #1
 8002bec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bee:	e013      	b.n	8002c18 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bf0:	f7ff fe4c 	bl	800288c <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b05      	cmp	r3, #5
 8002bfc:	d90c      	bls.n	8002c18 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2220      	movs	r2, #32
 8002c02:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2203      	movs	r2, #3
 8002c08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e015      	b.n	8002c44 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0301 	and.w	r3, r3, #1
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1e4      	bne.n	8002bf0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2a:	223f      	movs	r2, #63	@ 0x3f
 8002c2c:	409a      	lsls	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2201      	movs	r2, #1
 8002c36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d004      	beq.n	8002c6a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2280      	movs	r2, #128	@ 0x80
 8002c64:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e00c      	b.n	8002c84 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2205      	movs	r2, #5
 8002c6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 0201 	bic.w	r2, r2, #1
 8002c80:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002c9e:	4b2b      	ldr	r3, [pc, #172]	@ (8002d4c <HAL_FLASH_Program+0xbc>)
 8002ca0:	7e1b      	ldrb	r3, [r3, #24]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <HAL_FLASH_Program+0x1a>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e04b      	b.n	8002d42 <HAL_FLASH_Program+0xb2>
 8002caa:	4b28      	ldr	r3, [pc, #160]	@ (8002d4c <HAL_FLASH_Program+0xbc>)
 8002cac:	2201      	movs	r2, #1
 8002cae:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d00c      	beq.n	8002cd0 <HAL_FLASH_Program+0x40>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d009      	beq.n	8002cd0 <HAL_FLASH_Program+0x40>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d006      	beq.n	8002cd0 <HAL_FLASH_Program+0x40>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2b03      	cmp	r3, #3
 8002cc6:	d003      	beq.n	8002cd0 <HAL_FLASH_Program+0x40>
 8002cc8:	21a9      	movs	r1, #169	@ 0xa9
 8002cca:	4821      	ldr	r0, [pc, #132]	@ (8002d50 <HAL_FLASH_Program+0xc0>)
 8002ccc:	f7fe ff72 	bl	8001bb4 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002cd0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002cd4:	f000 f872 	bl	8002dbc <FLASH_WaitForLastOperation>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002cdc:	7dfb      	ldrb	r3, [r7, #23]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d12b      	bne.n	8002d3a <HAL_FLASH_Program+0xaa>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d105      	bne.n	8002cf4 <HAL_FLASH_Program+0x64>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002ce8:	783b      	ldrb	r3, [r7, #0]
 8002cea:	4619      	mov	r1, r3
 8002cec:	68b8      	ldr	r0, [r7, #8]
 8002cee:	f000 f96f 	bl	8002fd0 <FLASH_Program_Byte>
 8002cf2:	e016      	b.n	8002d22 <HAL_FLASH_Program+0x92>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d105      	bne.n	8002d06 <HAL_FLASH_Program+0x76>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002cfa:	883b      	ldrh	r3, [r7, #0]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	68b8      	ldr	r0, [r7, #8]
 8002d00:	f000 f928 	bl	8002f54 <FLASH_Program_HalfWord>
 8002d04:	e00d      	b.n	8002d22 <HAL_FLASH_Program+0x92>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d105      	bne.n	8002d18 <HAL_FLASH_Program+0x88>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	4619      	mov	r1, r3
 8002d10:	68b8      	ldr	r0, [r7, #8]
 8002d12:	f000 f8e1 	bl	8002ed8 <FLASH_Program_Word>
 8002d16:	e004      	b.n	8002d22 <HAL_FLASH_Program+0x92>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002d18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d1c:	68b8      	ldr	r0, [r7, #8]
 8002d1e:	f000 f88d 	bl	8002e3c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d22:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d26:	f000 f849 	bl	8002dbc <FLASH_WaitForLastOperation>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002d2e:	4b09      	ldr	r3, [pc, #36]	@ (8002d54 <HAL_FLASH_Program+0xc4>)
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	4a08      	ldr	r2, [pc, #32]	@ (8002d54 <HAL_FLASH_Program+0xc4>)
 8002d34:	f023 0301 	bic.w	r3, r3, #1
 8002d38:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d3a:	4b04      	ldr	r3, [pc, #16]	@ (8002d4c <HAL_FLASH_Program+0xbc>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	761a      	strb	r2, [r3, #24]

  return status;
 8002d40:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	2000000c 	.word	0x2000000c
 8002d50:	0800714c 	.word	0x0800714c
 8002d54:	40023c00 	.word	0x40023c00

08002d58 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d62:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <HAL_FLASH_Unlock+0x38>)
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	da0b      	bge.n	8002d82 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002d6a:	4b09      	ldr	r3, [pc, #36]	@ (8002d90 <HAL_FLASH_Unlock+0x38>)
 8002d6c:	4a09      	ldr	r2, [pc, #36]	@ (8002d94 <HAL_FLASH_Unlock+0x3c>)
 8002d6e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002d70:	4b07      	ldr	r3, [pc, #28]	@ (8002d90 <HAL_FLASH_Unlock+0x38>)
 8002d72:	4a09      	ldr	r2, [pc, #36]	@ (8002d98 <HAL_FLASH_Unlock+0x40>)
 8002d74:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d76:	4b06      	ldr	r3, [pc, #24]	@ (8002d90 <HAL_FLASH_Unlock+0x38>)
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	da01      	bge.n	8002d82 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002d82:	79fb      	ldrb	r3, [r7, #7]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	40023c00 	.word	0x40023c00
 8002d94:	45670123 	.word	0x45670123
 8002d98:	cdef89ab 	.word	0xcdef89ab

08002d9c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002da0:	4b05      	ldr	r3, [pc, #20]	@ (8002db8 <HAL_FLASH_Lock+0x1c>)
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	4a04      	ldr	r2, [pc, #16]	@ (8002db8 <HAL_FLASH_Lock+0x1c>)
 8002da6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002daa:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	40023c00 	.word	0x40023c00

08002dbc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8002e34 <FLASH_WaitForLastOperation+0x78>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002dce:	f7ff fd5d 	bl	800288c <HAL_GetTick>
 8002dd2:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002dd4:	e010      	b.n	8002df8 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ddc:	d00c      	beq.n	8002df8 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d007      	beq.n	8002df4 <FLASH_WaitForLastOperation+0x38>
 8002de4:	f7ff fd52 	bl	800288c <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d201      	bcs.n	8002df8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e019      	b.n	8002e2c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002df8:	4b0f      	ldr	r3, [pc, #60]	@ (8002e38 <FLASH_WaitForLastOperation+0x7c>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d1e8      	bne.n	8002dd6 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002e04:	4b0c      	ldr	r3, [pc, #48]	@ (8002e38 <FLASH_WaitForLastOperation+0x7c>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d002      	beq.n	8002e16 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002e10:	4b09      	ldr	r3, [pc, #36]	@ (8002e38 <FLASH_WaitForLastOperation+0x7c>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002e16:	4b08      	ldr	r3, [pc, #32]	@ (8002e38 <FLASH_WaitForLastOperation+0x7c>)
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002e22:	f000 f911 	bl	8003048 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e000      	b.n	8002e2c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0

}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	2000000c 	.word	0x2000000c
 8002e38:	40023c00 	.word	0x40023c00

08002e3c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e4e:	d303      	bcc.n	8002e58 <FLASH_Program_DoubleWord+0x1c>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	4a1c      	ldr	r2, [pc, #112]	@ (8002ec4 <FLASH_Program_DoubleWord+0x88>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d90c      	bls.n	8002e72 <FLASH_Program_DoubleWord+0x36>
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ec8 <FLASH_Program_DoubleWord+0x8c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d903      	bls.n	8002e68 <FLASH_Program_DoubleWord+0x2c>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4a1a      	ldr	r2, [pc, #104]	@ (8002ecc <FLASH_Program_DoubleWord+0x90>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d904      	bls.n	8002e72 <FLASH_Program_DoubleWord+0x36>
 8002e68:	f240 2166 	movw	r1, #614	@ 0x266
 8002e6c:	4818      	ldr	r0, [pc, #96]	@ (8002ed0 <FLASH_Program_DoubleWord+0x94>)
 8002e6e:	f7fe fea1 	bl	8001bb4 <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002e72:	4b18      	ldr	r3, [pc, #96]	@ (8002ed4 <FLASH_Program_DoubleWord+0x98>)
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	4a17      	ldr	r2, [pc, #92]	@ (8002ed4 <FLASH_Program_DoubleWord+0x98>)
 8002e78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e7c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002e7e:	4b15      	ldr	r3, [pc, #84]	@ (8002ed4 <FLASH_Program_DoubleWord+0x98>)
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	4a14      	ldr	r2, [pc, #80]	@ (8002ed4 <FLASH_Program_DoubleWord+0x98>)
 8002e84:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002e88:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002e8a:	4b12      	ldr	r3, [pc, #72]	@ (8002ed4 <FLASH_Program_DoubleWord+0x98>)
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	4a11      	ldr	r2, [pc, #68]	@ (8002ed4 <FLASH_Program_DoubleWord+0x98>)
 8002e90:	f043 0301 	orr.w	r3, r3, #1
 8002e94:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002e9c:	f3bf 8f6f 	isb	sy
}
 8002ea0:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002ea2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	f04f 0300 	mov.w	r3, #0
 8002eae:	000a      	movs	r2, r1
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	68f9      	ldr	r1, [r7, #12]
 8002eb4:	3104      	adds	r1, #4
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	600b      	str	r3, [r1, #0]
}
 8002eba:	bf00      	nop
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	0807ffff 	.word	0x0807ffff
 8002ec8:	1fff77ff 	.word	0x1fff77ff
 8002ecc:	1fff7a0f 	.word	0x1fff7a0f
 8002ed0:	0800714c 	.word	0x0800714c
 8002ed4:	40023c00 	.word	0x40023c00

08002ed8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ee8:	d303      	bcc.n	8002ef2 <FLASH_Program_Word+0x1a>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a14      	ldr	r2, [pc, #80]	@ (8002f40 <FLASH_Program_Word+0x68>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d90c      	bls.n	8002f0c <FLASH_Program_Word+0x34>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a13      	ldr	r2, [pc, #76]	@ (8002f44 <FLASH_Program_Word+0x6c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d903      	bls.n	8002f02 <FLASH_Program_Word+0x2a>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a12      	ldr	r2, [pc, #72]	@ (8002f48 <FLASH_Program_Word+0x70>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d904      	bls.n	8002f0c <FLASH_Program_Word+0x34>
 8002f02:	f44f 7122 	mov.w	r1, #648	@ 0x288
 8002f06:	4811      	ldr	r0, [pc, #68]	@ (8002f4c <FLASH_Program_Word+0x74>)
 8002f08:	f7fe fe54 	bl	8001bb4 <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002f0c:	4b10      	ldr	r3, [pc, #64]	@ (8002f50 <FLASH_Program_Word+0x78>)
 8002f0e:	691b      	ldr	r3, [r3, #16]
 8002f10:	4a0f      	ldr	r2, [pc, #60]	@ (8002f50 <FLASH_Program_Word+0x78>)
 8002f12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002f18:	4b0d      	ldr	r3, [pc, #52]	@ (8002f50 <FLASH_Program_Word+0x78>)
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	4a0c      	ldr	r2, [pc, #48]	@ (8002f50 <FLASH_Program_Word+0x78>)
 8002f1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002f24:	4b0a      	ldr	r3, [pc, #40]	@ (8002f50 <FLASH_Program_Word+0x78>)
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	4a09      	ldr	r2, [pc, #36]	@ (8002f50 <FLASH_Program_Word+0x78>)
 8002f2a:	f043 0301 	orr.w	r3, r3, #1
 8002f2e:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	601a      	str	r2, [r3, #0]
}
 8002f36:	bf00      	nop
 8002f38:	3708      	adds	r7, #8
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	0807ffff 	.word	0x0807ffff
 8002f44:	1fff77ff 	.word	0x1fff77ff
 8002f48:	1fff7a0f 	.word	0x1fff7a0f
 8002f4c:	0800714c 	.word	0x0800714c
 8002f50:	40023c00 	.word	0x40023c00

08002f54 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f66:	d303      	bcc.n	8002f70 <FLASH_Program_HalfWord+0x1c>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a14      	ldr	r2, [pc, #80]	@ (8002fbc <FLASH_Program_HalfWord+0x68>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d90c      	bls.n	8002f8a <FLASH_Program_HalfWord+0x36>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a13      	ldr	r2, [pc, #76]	@ (8002fc0 <FLASH_Program_HalfWord+0x6c>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d903      	bls.n	8002f80 <FLASH_Program_HalfWord+0x2c>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a12      	ldr	r2, [pc, #72]	@ (8002fc4 <FLASH_Program_HalfWord+0x70>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d904      	bls.n	8002f8a <FLASH_Program_HalfWord+0x36>
 8002f80:	f240 21a1 	movw	r1, #673	@ 0x2a1
 8002f84:	4810      	ldr	r0, [pc, #64]	@ (8002fc8 <FLASH_Program_HalfWord+0x74>)
 8002f86:	f7fe fe15 	bl	8001bb4 <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002f8a:	4b10      	ldr	r3, [pc, #64]	@ (8002fcc <FLASH_Program_HalfWord+0x78>)
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	4a0f      	ldr	r2, [pc, #60]	@ (8002fcc <FLASH_Program_HalfWord+0x78>)
 8002f90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f94:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002f96:	4b0d      	ldr	r3, [pc, #52]	@ (8002fcc <FLASH_Program_HalfWord+0x78>)
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	4a0c      	ldr	r2, [pc, #48]	@ (8002fcc <FLASH_Program_HalfWord+0x78>)
 8002f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8002fcc <FLASH_Program_HalfWord+0x78>)
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	4a09      	ldr	r2, [pc, #36]	@ (8002fcc <FLASH_Program_HalfWord+0x78>)
 8002fa8:	f043 0301 	orr.w	r3, r3, #1
 8002fac:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	887a      	ldrh	r2, [r7, #2]
 8002fb2:	801a      	strh	r2, [r3, #0]
}
 8002fb4:	bf00      	nop
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	0807ffff 	.word	0x0807ffff
 8002fc0:	1fff77ff 	.word	0x1fff77ff
 8002fc4:	1fff7a0f 	.word	0x1fff7a0f
 8002fc8:	0800714c 	.word	0x0800714c
 8002fcc:	40023c00 	.word	0x40023c00

08002fd0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fe2:	d303      	bcc.n	8002fec <FLASH_Program_Byte+0x1c>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a13      	ldr	r2, [pc, #76]	@ (8003034 <FLASH_Program_Byte+0x64>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d90c      	bls.n	8003006 <FLASH_Program_Byte+0x36>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a12      	ldr	r2, [pc, #72]	@ (8003038 <FLASH_Program_Byte+0x68>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d903      	bls.n	8002ffc <FLASH_Program_Byte+0x2c>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a11      	ldr	r2, [pc, #68]	@ (800303c <FLASH_Program_Byte+0x6c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d904      	bls.n	8003006 <FLASH_Program_Byte+0x36>
 8002ffc:	f240 21ba 	movw	r1, #698	@ 0x2ba
 8003000:	480f      	ldr	r0, [pc, #60]	@ (8003040 <FLASH_Program_Byte+0x70>)
 8003002:	f7fe fdd7 	bl	8001bb4 <assert_failed>

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003006:	4b0f      	ldr	r3, [pc, #60]	@ (8003044 <FLASH_Program_Byte+0x74>)
 8003008:	691b      	ldr	r3, [r3, #16]
 800300a:	4a0e      	ldr	r2, [pc, #56]	@ (8003044 <FLASH_Program_Byte+0x74>)
 800300c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003010:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003012:	4b0c      	ldr	r3, [pc, #48]	@ (8003044 <FLASH_Program_Byte+0x74>)
 8003014:	4a0b      	ldr	r2, [pc, #44]	@ (8003044 <FLASH_Program_Byte+0x74>)
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800301a:	4b0a      	ldr	r3, [pc, #40]	@ (8003044 <FLASH_Program_Byte+0x74>)
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	4a09      	ldr	r2, [pc, #36]	@ (8003044 <FLASH_Program_Byte+0x74>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	701a      	strb	r2, [r3, #0]
}
 800302c:	bf00      	nop
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	0807ffff 	.word	0x0807ffff
 8003038:	1fff77ff 	.word	0x1fff77ff
 800303c:	1fff7a0f 	.word	0x1fff7a0f
 8003040:	0800714c 	.word	0x0800714c
 8003044:	40023c00 	.word	0x40023c00

08003048 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800304c:	4b2f      	ldr	r3, [pc, #188]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f003 0310 	and.w	r3, r3, #16
 8003054:	2b00      	cmp	r3, #0
 8003056:	d008      	beq.n	800306a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003058:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	f043 0310 	orr.w	r3, r3, #16
 8003060:	4a2b      	ldr	r2, [pc, #172]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 8003062:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003064:	4b29      	ldr	r3, [pc, #164]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 8003066:	2210      	movs	r2, #16
 8003068:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800306a:	4b28      	ldr	r3, [pc, #160]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	f003 0320 	and.w	r3, r3, #32
 8003072:	2b00      	cmp	r3, #0
 8003074:	d008      	beq.n	8003088 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003076:	4b26      	ldr	r3, [pc, #152]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 8003078:	69db      	ldr	r3, [r3, #28]
 800307a:	f043 0308 	orr.w	r3, r3, #8
 800307e:	4a24      	ldr	r2, [pc, #144]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 8003080:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003082:	4b22      	ldr	r3, [pc, #136]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 8003084:	2220      	movs	r2, #32
 8003086:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003088:	4b20      	ldr	r3, [pc, #128]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003094:	4b1e      	ldr	r3, [pc, #120]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 8003096:	69db      	ldr	r3, [r3, #28]
 8003098:	f043 0304 	orr.w	r3, r3, #4
 800309c:	4a1c      	ldr	r2, [pc, #112]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 800309e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80030a0:	4b1a      	ldr	r3, [pc, #104]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 80030a2:	2240      	movs	r2, #64	@ 0x40
 80030a4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80030a6:	4b19      	ldr	r3, [pc, #100]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d008      	beq.n	80030c4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80030b2:	4b17      	ldr	r3, [pc, #92]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	f043 0302 	orr.w	r3, r3, #2
 80030ba:	4a15      	ldr	r2, [pc, #84]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 80030bc:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80030be:	4b13      	ldr	r3, [pc, #76]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 80030c0:	2280      	movs	r2, #128	@ 0x80
 80030c2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80030c4:	4b11      	ldr	r3, [pc, #68]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d009      	beq.n	80030e4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80030d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 80030d2:	69db      	ldr	r3, [r3, #28]
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 80030da:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80030dc:	4b0b      	ldr	r3, [pc, #44]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 80030de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030e2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80030e4:	4b09      	ldr	r3, [pc, #36]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d008      	beq.n	8003102 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80030f0:	4b07      	ldr	r3, [pc, #28]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	f043 0320 	orr.w	r3, r3, #32
 80030f8:	4a05      	ldr	r2, [pc, #20]	@ (8003110 <FLASH_SetErrorCode+0xc8>)
 80030fa:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80030fc:	4b03      	ldr	r3, [pc, #12]	@ (800310c <FLASH_SetErrorCode+0xc4>)
 80030fe:	2202      	movs	r2, #2
 8003100:	60da      	str	r2, [r3, #12]
  }
}
 8003102:	bf00      	nop
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	40023c00 	.word	0x40023c00
 8003110:	2000000c 	.word	0x2000000c

08003114 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003122:	4b40      	ldr	r3, [pc, #256]	@ (8003224 <HAL_FLASHEx_Erase+0x110>)
 8003124:	7e1b      	ldrb	r3, [r3, #24]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d101      	bne.n	800312e <HAL_FLASHEx_Erase+0x1a>
 800312a:	2302      	movs	r3, #2
 800312c:	e076      	b.n	800321c <HAL_FLASHEx_Erase+0x108>
 800312e:	4b3d      	ldr	r3, [pc, #244]	@ (8003224 <HAL_FLASHEx_Erase+0x110>)
 8003130:	2201      	movs	r2, #1
 8003132:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d007      	beq.n	800314c <HAL_FLASHEx_Erase+0x38>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d003      	beq.n	800314c <HAL_FLASHEx_Erase+0x38>
 8003144:	21a9      	movs	r1, #169	@ 0xa9
 8003146:	4838      	ldr	r0, [pc, #224]	@ (8003228 <HAL_FLASHEx_Erase+0x114>)
 8003148:	f7fe fd34 	bl	8001bb4 <assert_failed>

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800314c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003150:	f7ff fe34 	bl	8002dbc <FLASH_WaitForLastOperation>
 8003154:	4603      	mov	r3, r0
 8003156:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d15a      	bne.n	8003214 <HAL_FLASHEx_Erase+0x100>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	f04f 32ff 	mov.w	r2, #4294967295
 8003164:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d115      	bne.n	800319a <HAL_FLASHEx_Erase+0x86>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	b2da      	uxtb	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	4619      	mov	r1, r3
 800317a:	4610      	mov	r0, r2
 800317c:	f000 f858 	bl	8003230 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003180:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8003184:	f7ff fe1a 	bl	8002dbc <FLASH_WaitForLastOperation>
 8003188:	4603      	mov	r3, r0
 800318a:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800318c:	4b27      	ldr	r3, [pc, #156]	@ (800322c <HAL_FLASHEx_Erase+0x118>)
 800318e:	691b      	ldr	r3, [r3, #16]
 8003190:	4a26      	ldr	r2, [pc, #152]	@ (800322c <HAL_FLASHEx_Erase+0x118>)
 8003192:	f023 0304 	bic.w	r3, r3, #4
 8003196:	6113      	str	r3, [r2, #16]
 8003198:	e03a      	b.n	8003210 <HAL_FLASHEx_Erase+0xfc>
    }
    else
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68da      	ldr	r2, [r3, #12]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	4413      	add	r3, r2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d006      	beq.n	80031b6 <HAL_FLASHEx_Erase+0xa2>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	4413      	add	r3, r2
 80031b2:	2b08      	cmp	r3, #8
 80031b4:	d903      	bls.n	80031be <HAL_FLASHEx_Erase+0xaa>
 80031b6:	21c1      	movs	r1, #193	@ 0xc1
 80031b8:	481b      	ldr	r0, [pc, #108]	@ (8003228 <HAL_FLASHEx_Erase+0x114>)
 80031ba:	f7fe fcfb 	bl	8001bb4 <assert_failed>

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	60bb      	str	r3, [r7, #8]
 80031c4:	e01c      	b.n	8003200 <HAL_FLASHEx_Erase+0xec>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	4619      	mov	r1, r3
 80031ce:	68b8      	ldr	r0, [r7, #8]
 80031d0:	f000 f86a 	bl	80032a8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80031d4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80031d8:	f7ff fdf0 	bl	8002dbc <FLASH_WaitForLastOperation>
 80031dc:	4603      	mov	r3, r0
 80031de:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80031e0:	4b12      	ldr	r3, [pc, #72]	@ (800322c <HAL_FLASHEx_Erase+0x118>)
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	4a11      	ldr	r2, [pc, #68]	@ (800322c <HAL_FLASHEx_Erase+0x118>)
 80031e6:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 80031ea:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80031ec:	7bfb      	ldrb	r3, [r7, #15]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_FLASHEx_Erase+0xe6>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	601a      	str	r2, [r3, #0]
          break;
 80031f8:	e00a      	b.n	8003210 <HAL_FLASHEx_Erase+0xfc>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	3301      	adds	r3, #1
 80031fe:	60bb      	str	r3, [r7, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	68da      	ldr	r2, [r3, #12]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	4413      	add	r3, r2
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	429a      	cmp	r2, r3
 800320e:	d3da      	bcc.n	80031c6 <HAL_FLASHEx_Erase+0xb2>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003210:	f000 f8c0 	bl	8003394 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003214:	4b03      	ldr	r3, [pc, #12]	@ (8003224 <HAL_FLASHEx_Erase+0x110>)
 8003216:	2200      	movs	r2, #0
 8003218:	761a      	strb	r2, [r3, #24]

  return status;
 800321a:	7bfb      	ldrb	r3, [r7, #15]
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	2000000c 	.word	0x2000000c
 8003228:	08007188 	.word	0x08007188
 800322c:	40023c00 	.word	0x40023c00

08003230 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	6039      	str	r1, [r7, #0]
 800323a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 800323c:	79fb      	ldrb	r3, [r7, #7]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00d      	beq.n	800325e <FLASH_MassErase+0x2e>
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	2b01      	cmp	r3, #1
 8003246:	d00a      	beq.n	800325e <FLASH_MassErase+0x2e>
 8003248:	79fb      	ldrb	r3, [r7, #7]
 800324a:	2b02      	cmp	r3, #2
 800324c:	d007      	beq.n	800325e <FLASH_MassErase+0x2e>
 800324e:	79fb      	ldrb	r3, [r7, #7]
 8003250:	2b03      	cmp	r3, #3
 8003252:	d004      	beq.n	800325e <FLASH_MassErase+0x2e>
 8003254:	f240 31b7 	movw	r1, #951	@ 0x3b7
 8003258:	4811      	ldr	r0, [pc, #68]	@ (80032a0 <FLASH_MassErase+0x70>)
 800325a:	f7fe fcab 	bl	8001bb4 <assert_failed>
  assert_param(IS_FLASH_BANK(Banks));
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d004      	beq.n	800326e <FLASH_MassErase+0x3e>
 8003264:	f44f 716e 	mov.w	r1, #952	@ 0x3b8
 8003268:	480d      	ldr	r0, [pc, #52]	@ (80032a0 <FLASH_MassErase+0x70>)
 800326a:	f7fe fca3 	bl	8001bb4 <assert_failed>

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800326e:	4b0d      	ldr	r3, [pc, #52]	@ (80032a4 <FLASH_MassErase+0x74>)
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	4a0c      	ldr	r2, [pc, #48]	@ (80032a4 <FLASH_MassErase+0x74>)
 8003274:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003278:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800327a:	4b0a      	ldr	r3, [pc, #40]	@ (80032a4 <FLASH_MassErase+0x74>)
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	4a09      	ldr	r2, [pc, #36]	@ (80032a4 <FLASH_MassErase+0x74>)
 8003280:	f043 0304 	orr.w	r3, r3, #4
 8003284:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003286:	4b07      	ldr	r3, [pc, #28]	@ (80032a4 <FLASH_MassErase+0x74>)
 8003288:	691a      	ldr	r2, [r3, #16]
 800328a:	79fb      	ldrb	r3, [r7, #7]
 800328c:	021b      	lsls	r3, r3, #8
 800328e:	4313      	orrs	r3, r2
 8003290:	4a04      	ldr	r2, [pc, #16]	@ (80032a4 <FLASH_MassErase+0x74>)
 8003292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003296:	6113      	str	r3, [r2, #16]
}
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	08007188 	.word	0x08007188
 80032a4:	40023c00 	.word	0x40023c00

080032a8 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	460b      	mov	r3, r1
 80032b2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d019      	beq.n	80032f2 <FLASH_Erase_Sector+0x4a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d016      	beq.n	80032f2 <FLASH_Erase_Sector+0x4a>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d013      	beq.n	80032f2 <FLASH_Erase_Sector+0x4a>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	d010      	beq.n	80032f2 <FLASH_Erase_Sector+0x4a>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b04      	cmp	r3, #4
 80032d4:	d00d      	beq.n	80032f2 <FLASH_Erase_Sector+0x4a>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b05      	cmp	r3, #5
 80032da:	d00a      	beq.n	80032f2 <FLASH_Erase_Sector+0x4a>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b06      	cmp	r3, #6
 80032e0:	d007      	beq.n	80032f2 <FLASH_Erase_Sector+0x4a>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2b07      	cmp	r3, #7
 80032e6:	d004      	beq.n	80032f2 <FLASH_Erase_Sector+0x4a>
 80032e8:	f240 31d6 	movw	r1, #982	@ 0x3d6
 80032ec:	4827      	ldr	r0, [pc, #156]	@ (800338c <FLASH_Erase_Sector+0xe4>)
 80032ee:	f7fe fc61 	bl	8001bb4 <assert_failed>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
 80032f2:	78fb      	ldrb	r3, [r7, #3]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00d      	beq.n	8003314 <FLASH_Erase_Sector+0x6c>
 80032f8:	78fb      	ldrb	r3, [r7, #3]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d00a      	beq.n	8003314 <FLASH_Erase_Sector+0x6c>
 80032fe:	78fb      	ldrb	r3, [r7, #3]
 8003300:	2b02      	cmp	r3, #2
 8003302:	d007      	beq.n	8003314 <FLASH_Erase_Sector+0x6c>
 8003304:	78fb      	ldrb	r3, [r7, #3]
 8003306:	2b03      	cmp	r3, #3
 8003308:	d004      	beq.n	8003314 <FLASH_Erase_Sector+0x6c>
 800330a:	f240 31d7 	movw	r1, #983	@ 0x3d7
 800330e:	481f      	ldr	r0, [pc, #124]	@ (800338c <FLASH_Erase_Sector+0xe4>)
 8003310:	f7fe fc50 	bl	8001bb4 <assert_failed>

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003314:	78fb      	ldrb	r3, [r7, #3]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d102      	bne.n	8003320 <FLASH_Erase_Sector+0x78>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
 800331e:	e010      	b.n	8003342 <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003320:	78fb      	ldrb	r3, [r7, #3]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d103      	bne.n	800332e <FLASH_Erase_Sector+0x86>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003326:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800332a:	60fb      	str	r3, [r7, #12]
 800332c:	e009      	b.n	8003342 <FLASH_Erase_Sector+0x9a>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800332e:	78fb      	ldrb	r3, [r7, #3]
 8003330:	2b02      	cmp	r3, #2
 8003332:	d103      	bne.n	800333c <FLASH_Erase_Sector+0x94>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003334:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	e002      	b.n	8003342 <FLASH_Erase_Sector+0x9a>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800333c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003340:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003342:	4b13      	ldr	r3, [pc, #76]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	4a12      	ldr	r2, [pc, #72]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 8003348:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800334c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800334e:	4b10      	ldr	r3, [pc, #64]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 8003350:	691a      	ldr	r2, [r3, #16]
 8003352:	490f      	ldr	r1, [pc, #60]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	4313      	orrs	r3, r2
 8003358:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800335a:	4b0d      	ldr	r3, [pc, #52]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	4a0c      	ldr	r2, [pc, #48]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 8003360:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8003364:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003366:	4b0a      	ldr	r3, [pc, #40]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 8003368:	691a      	ldr	r2, [r3, #16]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	00db      	lsls	r3, r3, #3
 800336e:	4313      	orrs	r3, r2
 8003370:	4a07      	ldr	r2, [pc, #28]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 8003372:	f043 0302 	orr.w	r3, r3, #2
 8003376:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003378:	4b05      	ldr	r3, [pc, #20]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	4a04      	ldr	r2, [pc, #16]	@ (8003390 <FLASH_Erase_Sector+0xe8>)
 800337e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003382:	6113      	str	r3, [r2, #16]
}
 8003384:	bf00      	nop
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	08007188 	.word	0x08007188
 8003390:	40023c00 	.word	0x40023c00

08003394 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003398:	4b20      	ldr	r3, [pc, #128]	@ (800341c <FLASH_FlushCaches+0x88>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d017      	beq.n	80033d4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80033a4:	4b1d      	ldr	r3, [pc, #116]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a1c      	ldr	r2, [pc, #112]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033aa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80033ae:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80033b0:	4b1a      	ldr	r3, [pc, #104]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a19      	ldr	r2, [pc, #100]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80033ba:	6013      	str	r3, [r2, #0]
 80033bc:	4b17      	ldr	r3, [pc, #92]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a16      	ldr	r2, [pc, #88]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80033c6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033c8:	4b14      	ldr	r3, [pc, #80]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a13      	ldr	r2, [pc, #76]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033d2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80033d4:	4b11      	ldr	r3, [pc, #68]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d017      	beq.n	8003410 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80033e0:	4b0e      	ldr	r3, [pc, #56]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a0d      	ldr	r2, [pc, #52]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80033ea:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80033ec:	4b0b      	ldr	r3, [pc, #44]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a0a      	ldr	r2, [pc, #40]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80033f6:	6013      	str	r3, [r2, #0]
 80033f8:	4b08      	ldr	r3, [pc, #32]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a07      	ldr	r2, [pc, #28]	@ (800341c <FLASH_FlushCaches+0x88>)
 80033fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003402:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003404:	4b05      	ldr	r3, [pc, #20]	@ (800341c <FLASH_FlushCaches+0x88>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a04      	ldr	r2, [pc, #16]	@ (800341c <FLASH_FlushCaches+0x88>)
 800340a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800340e:	6013      	str	r3, [r2, #0]
  }
}
 8003410:	bf00      	nop
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40023c00 	.word	0x40023c00

08003420 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b088      	sub	sp, #32
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003432:	2300      	movs	r3, #0
 8003434:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a32      	ldr	r2, [pc, #200]	@ (8003504 <HAL_GPIO_Init+0xe4>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d017      	beq.n	800346e <HAL_GPIO_Init+0x4e>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a31      	ldr	r2, [pc, #196]	@ (8003508 <HAL_GPIO_Init+0xe8>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d013      	beq.n	800346e <HAL_GPIO_Init+0x4e>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a30      	ldr	r2, [pc, #192]	@ (800350c <HAL_GPIO_Init+0xec>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d00f      	beq.n	800346e <HAL_GPIO_Init+0x4e>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a2f      	ldr	r2, [pc, #188]	@ (8003510 <HAL_GPIO_Init+0xf0>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d00b      	beq.n	800346e <HAL_GPIO_Init+0x4e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a2e      	ldr	r2, [pc, #184]	@ (8003514 <HAL_GPIO_Init+0xf4>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d007      	beq.n	800346e <HAL_GPIO_Init+0x4e>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a2d      	ldr	r2, [pc, #180]	@ (8003518 <HAL_GPIO_Init+0xf8>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d003      	beq.n	800346e <HAL_GPIO_Init+0x4e>
 8003466:	21ac      	movs	r1, #172	@ 0xac
 8003468:	482c      	ldr	r0, [pc, #176]	@ (800351c <HAL_GPIO_Init+0xfc>)
 800346a:	f7fe fba3 	bl	8001bb4 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	b29b      	uxth	r3, r3
 8003474:	2b00      	cmp	r3, #0
 8003476:	d004      	beq.n	8003482 <HAL_GPIO_Init+0x62>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003480:	d303      	bcc.n	800348a <HAL_GPIO_Init+0x6a>
 8003482:	21ad      	movs	r1, #173	@ 0xad
 8003484:	4825      	ldr	r0, [pc, #148]	@ (800351c <HAL_GPIO_Init+0xfc>)
 8003486:	f7fe fb95 	bl	8001bb4 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d035      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d031      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b11      	cmp	r3, #17
 80034a0:	d02d      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d029      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	2b12      	cmp	r3, #18
 80034b0:	d025      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80034ba:	d020      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80034c4:	d01b      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 80034ce:	d016      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 80034d8:	d011      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 80034e2:	d00c      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 80034ec:	d007      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	d003      	beq.n	80034fe <HAL_GPIO_Init+0xde>
 80034f6:	21ae      	movs	r1, #174	@ 0xae
 80034f8:	4808      	ldr	r0, [pc, #32]	@ (800351c <HAL_GPIO_Init+0xfc>)
 80034fa:	f7fe fb5b 	bl	8001bb4 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034fe:	2300      	movs	r3, #0
 8003500:	61fb      	str	r3, [r7, #28]
 8003502:	e205      	b.n	8003910 <HAL_GPIO_Init+0x4f0>
 8003504:	40020000 	.word	0x40020000
 8003508:	40020400 	.word	0x40020400
 800350c:	40020800 	.word	0x40020800
 8003510:	40020c00 	.word	0x40020c00
 8003514:	40021000 	.word	0x40021000
 8003518:	40021c00 	.word	0x40021c00
 800351c:	080071c8 	.word	0x080071c8
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003520:	2201      	movs	r2, #1
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	4013      	ands	r3, r2
 8003532:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	429a      	cmp	r2, r3
 800353a:	f040 81e6 	bne.w	800390a <HAL_GPIO_Init+0x4ea>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f003 0303 	and.w	r3, r3, #3
 8003546:	2b01      	cmp	r3, #1
 8003548:	d005      	beq.n	8003556 <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003552:	2b02      	cmp	r3, #2
 8003554:	d144      	bne.n	80035e0 <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00f      	beq.n	800357e <HAL_GPIO_Init+0x15e>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d00b      	beq.n	800357e <HAL_GPIO_Init+0x15e>
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	2b02      	cmp	r3, #2
 800356c:	d007      	beq.n	800357e <HAL_GPIO_Init+0x15e>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	2b03      	cmp	r3, #3
 8003574:	d003      	beq.n	800357e <HAL_GPIO_Init+0x15e>
 8003576:	21c0      	movs	r1, #192	@ 0xc0
 8003578:	4894      	ldr	r0, [pc, #592]	@ (80037cc <HAL_GPIO_Init+0x3ac>)
 800357a:	f7fe fb1b 	bl	8001bb4 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	2203      	movs	r2, #3
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	43db      	mvns	r3, r3
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	4013      	ands	r3, r2
 8003594:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035b4:	2201      	movs	r2, #1
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	fa02 f303 	lsl.w	r3, r2, r3
 80035bc:	43db      	mvns	r3, r3
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	4013      	ands	r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	091b      	lsrs	r3, r3, #4
 80035ca:	f003 0201 	and.w	r2, r3, #1
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f003 0303 	and.w	r3, r3, #3
 80035e8:	2b03      	cmp	r3, #3
 80035ea:	d027      	beq.n	800363c <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00b      	beq.n	800360c <HAL_GPIO_Init+0x1ec>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d007      	beq.n	800360c <HAL_GPIO_Init+0x1ec>
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	2b02      	cmp	r3, #2
 8003602:	d003      	beq.n	800360c <HAL_GPIO_Init+0x1ec>
 8003604:	21d1      	movs	r1, #209	@ 0xd1
 8003606:	4871      	ldr	r0, [pc, #452]	@ (80037cc <HAL_GPIO_Init+0x3ac>)
 8003608:	f7fe fad4 	bl	8001bb4 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	2203      	movs	r2, #3
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	43db      	mvns	r3, r3
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	4013      	ands	r3, r2
 8003622:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	4313      	orrs	r3, r2
 8003634:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f003 0303 	and.w	r3, r3, #3
 8003644:	2b02      	cmp	r3, #2
 8003646:	f040 8098 	bne.w	800377a <HAL_GPIO_Init+0x35a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d06f      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	2b0c      	cmp	r3, #12
 8003658:	d06b      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d067      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d063      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d05f      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d05b      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d057      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	691b      	ldr	r3, [r3, #16]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d053      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	2b02      	cmp	r3, #2
 8003690:	d04f      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	691b      	ldr	r3, [r3, #16]
 8003696:	2b02      	cmp	r3, #2
 8003698:	d04b      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d047      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	2b03      	cmp	r3, #3
 80036a8:	d043      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	2b03      	cmp	r3, #3
 80036b0:	d03f      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b03      	cmp	r3, #3
 80036b8:	d03b      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d037      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	d033      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	2b04      	cmp	r3, #4
 80036d0:	d02f      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	2b05      	cmp	r3, #5
 80036d8:	d02b      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	2b05      	cmp	r3, #5
 80036e0:	d027      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	2b05      	cmp	r3, #5
 80036e8:	d023      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	2b06      	cmp	r3, #6
 80036f0:	d01f      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	2b07      	cmp	r3, #7
 80036f8:	d01b      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	2b07      	cmp	r3, #7
 8003700:	d017      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b08      	cmp	r3, #8
 8003708:	d013      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	2b09      	cmp	r3, #9
 8003710:	d00f      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	691b      	ldr	r3, [r3, #16]
 8003716:	2b09      	cmp	r3, #9
 8003718:	d00b      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	2b0a      	cmp	r3, #10
 8003720:	d007      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	2b0f      	cmp	r3, #15
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_Init+0x312>
 800372a:	21de      	movs	r1, #222	@ 0xde
 800372c:	4827      	ldr	r0, [pc, #156]	@ (80037cc <HAL_GPIO_Init+0x3ac>)
 800372e:	f7fe fa41 	bl	8001bb4 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	08da      	lsrs	r2, r3, #3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	3208      	adds	r2, #8
 800373a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800373e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f003 0307 	and.w	r3, r3, #7
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	220f      	movs	r2, #15
 800374a:	fa02 f303 	lsl.w	r3, r2, r3
 800374e:	43db      	mvns	r3, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4013      	ands	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	691a      	ldr	r2, [r3, #16]
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	fa02 f303 	lsl.w	r3, r2, r3
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	4313      	orrs	r3, r2
 800376a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	08da      	lsrs	r2, r3, #3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3208      	adds	r2, #8
 8003774:	69b9      	ldr	r1, [r7, #24]
 8003776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	2203      	movs	r2, #3
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43db      	mvns	r3, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4013      	ands	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f003 0203 	and.w	r2, r3, #3
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	fa02 f303 	lsl.w	r3, r2, r3
 80037a2:	69ba      	ldr	r2, [r7, #24]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	f000 80a7 	beq.w	800390a <HAL_GPIO_Init+0x4ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037bc:	2300      	movs	r3, #0
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	4b03      	ldr	r3, [pc, #12]	@ (80037d0 <HAL_GPIO_Init+0x3b0>)
 80037c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c4:	4a02      	ldr	r2, [pc, #8]	@ (80037d0 <HAL_GPIO_Init+0x3b0>)
 80037c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037ca:	e003      	b.n	80037d4 <HAL_GPIO_Init+0x3b4>
 80037cc:	080071c8 	.word	0x080071c8
 80037d0:	40023800 	.word	0x40023800
 80037d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80037d6:	4b53      	ldr	r3, [pc, #332]	@ (8003924 <HAL_GPIO_Init+0x504>)
 80037d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037de:	60fb      	str	r3, [r7, #12]
 80037e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037e2:	4a51      	ldr	r2, [pc, #324]	@ (8003928 <HAL_GPIO_Init+0x508>)
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	089b      	lsrs	r3, r3, #2
 80037e8:	3302      	adds	r3, #2
 80037ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	f003 0303 	and.w	r3, r3, #3
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	220f      	movs	r2, #15
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	43db      	mvns	r3, r3
 8003800:	69ba      	ldr	r2, [r7, #24]
 8003802:	4013      	ands	r3, r2
 8003804:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a48      	ldr	r2, [pc, #288]	@ (800392c <HAL_GPIO_Init+0x50c>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d019      	beq.n	8003842 <HAL_GPIO_Init+0x422>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a47      	ldr	r2, [pc, #284]	@ (8003930 <HAL_GPIO_Init+0x510>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d013      	beq.n	800383e <HAL_GPIO_Init+0x41e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a46      	ldr	r2, [pc, #280]	@ (8003934 <HAL_GPIO_Init+0x514>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d00d      	beq.n	800383a <HAL_GPIO_Init+0x41a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a45      	ldr	r2, [pc, #276]	@ (8003938 <HAL_GPIO_Init+0x518>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d007      	beq.n	8003836 <HAL_GPIO_Init+0x416>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a44      	ldr	r2, [pc, #272]	@ (800393c <HAL_GPIO_Init+0x51c>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d101      	bne.n	8003832 <HAL_GPIO_Init+0x412>
 800382e:	2304      	movs	r3, #4
 8003830:	e008      	b.n	8003844 <HAL_GPIO_Init+0x424>
 8003832:	2307      	movs	r3, #7
 8003834:	e006      	b.n	8003844 <HAL_GPIO_Init+0x424>
 8003836:	2303      	movs	r3, #3
 8003838:	e004      	b.n	8003844 <HAL_GPIO_Init+0x424>
 800383a:	2302      	movs	r3, #2
 800383c:	e002      	b.n	8003844 <HAL_GPIO_Init+0x424>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <HAL_GPIO_Init+0x424>
 8003842:	2300      	movs	r3, #0
 8003844:	69fa      	ldr	r2, [r7, #28]
 8003846:	f002 0203 	and.w	r2, r2, #3
 800384a:	0092      	lsls	r2, r2, #2
 800384c:	4093      	lsls	r3, r2
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003854:	4934      	ldr	r1, [pc, #208]	@ (8003928 <HAL_GPIO_Init+0x508>)
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	089b      	lsrs	r3, r3, #2
 800385a:	3302      	adds	r3, #2
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003862:	4b37      	ldr	r3, [pc, #220]	@ (8003940 <HAL_GPIO_Init+0x520>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	43db      	mvns	r3, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4013      	ands	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_GPIO_Init+0x466>
        {
          temp |= iocurrent;
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	4313      	orrs	r3, r2
 8003884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003886:	4a2e      	ldr	r2, [pc, #184]	@ (8003940 <HAL_GPIO_Init+0x520>)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800388c:	4b2c      	ldr	r3, [pc, #176]	@ (8003940 <HAL_GPIO_Init+0x520>)
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	43db      	mvns	r3, r3
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	4013      	ands	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_GPIO_Init+0x490>
        {
          temp |= iocurrent;
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038b0:	4a23      	ldr	r2, [pc, #140]	@ (8003940 <HAL_GPIO_Init+0x520>)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038b6:	4b22      	ldr	r3, [pc, #136]	@ (8003940 <HAL_GPIO_Init+0x520>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	43db      	mvns	r3, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4013      	ands	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d003      	beq.n	80038da <HAL_GPIO_Init+0x4ba>
        {
          temp |= iocurrent;
 80038d2:	69ba      	ldr	r2, [r7, #24]
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038da:	4a19      	ldr	r2, [pc, #100]	@ (8003940 <HAL_GPIO_Init+0x520>)
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038e0:	4b17      	ldr	r3, [pc, #92]	@ (8003940 <HAL_GPIO_Init+0x520>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_GPIO_Init+0x4e4>
        {
          temp |= iocurrent;
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003904:	4a0e      	ldr	r2, [pc, #56]	@ (8003940 <HAL_GPIO_Init+0x520>)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800390a:	69fb      	ldr	r3, [r7, #28]
 800390c:	3301      	adds	r3, #1
 800390e:	61fb      	str	r3, [r7, #28]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	2b0f      	cmp	r3, #15
 8003914:	f67f ae04 	bls.w	8003520 <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 8003918:	bf00      	nop
 800391a:	bf00      	nop
 800391c:	3720      	adds	r7, #32
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40023800 	.word	0x40023800
 8003928:	40013800 	.word	0x40013800
 800392c:	40020000 	.word	0x40020000
 8003930:	40020400 	.word	0x40020400
 8003934:	40020800 	.word	0x40020800
 8003938:	40020c00 	.word	0x40020c00
 800393c:	40021000 	.word	0x40021000
 8003940:	40013c00 	.word	0x40013c00

08003944 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	807b      	strh	r3, [r7, #2]
 8003950:	4613      	mov	r3, r2
 8003952:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003954:	887b      	ldrh	r3, [r7, #2]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d104      	bne.n	8003964 <HAL_GPIO_WritePin+0x20>
 800395a:	f240 119d 	movw	r1, #413	@ 0x19d
 800395e:	480e      	ldr	r0, [pc, #56]	@ (8003998 <HAL_GPIO_WritePin+0x54>)
 8003960:	f7fe f928 	bl	8001bb4 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003964:	787b      	ldrb	r3, [r7, #1]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d007      	beq.n	800397a <HAL_GPIO_WritePin+0x36>
 800396a:	787b      	ldrb	r3, [r7, #1]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d004      	beq.n	800397a <HAL_GPIO_WritePin+0x36>
 8003970:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 8003974:	4808      	ldr	r0, [pc, #32]	@ (8003998 <HAL_GPIO_WritePin+0x54>)
 8003976:	f7fe f91d 	bl	8001bb4 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 800397a:	787b      	ldrb	r3, [r7, #1]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003980:	887a      	ldrh	r2, [r7, #2]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003986:	e003      	b.n	8003990 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003988:	887b      	ldrh	r3, [r7, #2]
 800398a:	041a      	lsls	r2, r3, #16
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	619a      	str	r2, [r3, #24]
}
 8003990:	bf00      	nop
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	080071c8 	.word	0x080071c8

0800399c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e318      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b0f      	cmp	r3, #15
 80039b4:	d903      	bls.n	80039be <HAL_RCC_OscConfig+0x22>
 80039b6:	21e6      	movs	r1, #230	@ 0xe6
 80039b8:	4897      	ldr	r0, [pc, #604]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 80039ba:	f7fe f8fb 	bl	8001bb4 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	f000 8088 	beq.w	8003adc <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00d      	beq.n	80039f0 <HAL_RCC_OscConfig+0x54>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039dc:	d008      	beq.n	80039f0 <HAL_RCC_OscConfig+0x54>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039e6:	d003      	beq.n	80039f0 <HAL_RCC_OscConfig+0x54>
 80039e8:	21eb      	movs	r1, #235	@ 0xeb
 80039ea:	488b      	ldr	r0, [pc, #556]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 80039ec:	f7fe f8e2 	bl	8001bb4 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039f0:	4b8a      	ldr	r3, [pc, #552]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f003 030c 	and.w	r3, r3, #12
 80039f8:	2b04      	cmp	r3, #4
 80039fa:	d00c      	beq.n	8003a16 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039fc:	4b87      	ldr	r3, [pc, #540]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a04:	2b08      	cmp	r3, #8
 8003a06:	d112      	bne.n	8003a2e <HAL_RCC_OscConfig+0x92>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a08:	4b84      	ldr	r3, [pc, #528]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a14:	d10b      	bne.n	8003a2e <HAL_RCC_OscConfig+0x92>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a16:	4b81      	ldr	r3, [pc, #516]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d05b      	beq.n	8003ada <HAL_RCC_OscConfig+0x13e>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d157      	bne.n	8003ada <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e2d8      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a36:	d106      	bne.n	8003a46 <HAL_RCC_OscConfig+0xaa>
 8003a38:	4b78      	ldr	r3, [pc, #480]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a77      	ldr	r2, [pc, #476]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	e01d      	b.n	8003a82 <HAL_RCC_OscConfig+0xe6>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a4e:	d10c      	bne.n	8003a6a <HAL_RCC_OscConfig+0xce>
 8003a50:	4b72      	ldr	r3, [pc, #456]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a71      	ldr	r2, [pc, #452]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	4b6f      	ldr	r3, [pc, #444]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a6e      	ldr	r2, [pc, #440]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	e00b      	b.n	8003a82 <HAL_RCC_OscConfig+0xe6>
 8003a6a:	4b6c      	ldr	r3, [pc, #432]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a6b      	ldr	r2, [pc, #428]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a74:	6013      	str	r3, [r2, #0]
 8003a76:	4b69      	ldr	r3, [pc, #420]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a68      	ldr	r2, [pc, #416]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003a7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a80:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d013      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8a:	f7fe feff 	bl	800288c <HAL_GetTick>
 8003a8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a90:	e008      	b.n	8003aa4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a92:	f7fe fefb 	bl	800288c <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b64      	cmp	r3, #100	@ 0x64
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e29d      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa4:	4b5d      	ldr	r3, [pc, #372]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d0f0      	beq.n	8003a92 <HAL_RCC_OscConfig+0xf6>
 8003ab0:	e014      	b.n	8003adc <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab2:	f7fe feeb 	bl	800288c <HAL_GetTick>
 8003ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ab8:	e008      	b.n	8003acc <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aba:	f7fe fee7 	bl	800288c <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b64      	cmp	r3, #100	@ 0x64
 8003ac6:	d901      	bls.n	8003acc <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e289      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003acc:	4b53      	ldr	r3, [pc, #332]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1f0      	bne.n	8003aba <HAL_RCC_OscConfig+0x11e>
 8003ad8:	e000      	b.n	8003adc <HAL_RCC_OscConfig+0x140>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ada:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d079      	beq.n	8003bdc <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_RCC_OscConfig+0x166>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d004      	beq.n	8003b02 <HAL_RCC_OscConfig+0x166>
 8003af8:	f240 111d 	movw	r1, #285	@ 0x11d
 8003afc:	4846      	ldr	r0, [pc, #280]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003afe:	f7fe f859 	bl	8001bb4 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	2b1f      	cmp	r3, #31
 8003b08:	d904      	bls.n	8003b14 <HAL_RCC_OscConfig+0x178>
 8003b0a:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8003b0e:	4842      	ldr	r0, [pc, #264]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003b10:	f7fe f850 	bl	8001bb4 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b14:	4b41      	ldr	r3, [pc, #260]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f003 030c 	and.w	r3, r3, #12
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00b      	beq.n	8003b38 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b20:	4b3e      	ldr	r3, [pc, #248]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d11c      	bne.n	8003b66 <HAL_RCC_OscConfig+0x1ca>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d116      	bne.n	8003b66 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b38:	4b38      	ldr	r3, [pc, #224]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d005      	beq.n	8003b50 <HAL_RCC_OscConfig+0x1b4>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d001      	beq.n	8003b50 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e247      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b50:	4b32      	ldr	r3, [pc, #200]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	00db      	lsls	r3, r3, #3
 8003b5e:	492f      	ldr	r1, [pc, #188]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b64:	e03a      	b.n	8003bdc <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d020      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b6e:	4b2c      	ldr	r3, [pc, #176]	@ (8003c20 <HAL_RCC_OscConfig+0x284>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7fe fe8a 	bl	800288c <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b7c:	f7fe fe86 	bl	800288c <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e228      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b8e:	4b23      	ldr	r3, [pc, #140]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0f0      	beq.n	8003b7c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b9a:	4b20      	ldr	r3, [pc, #128]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	691b      	ldr	r3, [r3, #16]
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	491c      	ldr	r1, [pc, #112]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	600b      	str	r3, [r1, #0]
 8003bae:	e015      	b.n	8003bdc <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c20 <HAL_RCC_OscConfig+0x284>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bb6:	f7fe fe69 	bl	800288c <HAL_GetTick>
 8003bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bbc:	e008      	b.n	8003bd0 <HAL_RCC_OscConfig+0x234>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bbe:	f7fe fe65 	bl	800288c <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e207      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bd0:	4b12      	ldr	r3, [pc, #72]	@ (8003c1c <HAL_RCC_OscConfig+0x280>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1f0      	bne.n	8003bbe <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0308 	and.w	r3, r3, #8
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d045      	beq.n	8003c74 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d008      	beq.n	8003c02 <HAL_RCC_OscConfig+0x266>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	695b      	ldr	r3, [r3, #20]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d004      	beq.n	8003c02 <HAL_RCC_OscConfig+0x266>
 8003bf8:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8003bfc:	4806      	ldr	r0, [pc, #24]	@ (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003bfe:	f7fd ffd9 	bl	8001bb4 <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d01e      	beq.n	8003c48 <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c0a:	4b06      	ldr	r3, [pc, #24]	@ (8003c24 <HAL_RCC_OscConfig+0x288>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c10:	f7fe fe3c 	bl	800288c <HAL_GetTick>
 8003c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c16:	e010      	b.n	8003c3a <HAL_RCC_OscConfig+0x29e>
 8003c18:	08007204 	.word	0x08007204
 8003c1c:	40023800 	.word	0x40023800
 8003c20:	42470000 	.word	0x42470000
 8003c24:	42470e80 	.word	0x42470e80
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c28:	f7fe fe30 	bl	800288c <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e1d2      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c3a:	4b5e      	ldr	r3, [pc, #376]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d0f0      	beq.n	8003c28 <HAL_RCC_OscConfig+0x28c>
 8003c46:	e015      	b.n	8003c74 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c48:	4b5b      	ldr	r3, [pc, #364]	@ (8003db8 <HAL_RCC_OscConfig+0x41c>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c4e:	f7fe fe1d 	bl	800288c <HAL_GetTick>
 8003c52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c54:	e008      	b.n	8003c68 <HAL_RCC_OscConfig+0x2cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c56:	f7fe fe19 	bl	800288c <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d901      	bls.n	8003c68 <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e1bb      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c68:	4b52      	ldr	r3, [pc, #328]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1f0      	bne.n	8003c56 <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0304 	and.w	r3, r3, #4
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 80b0 	beq.w	8003de2 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c82:	2300      	movs	r3, #0
 8003c84:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00c      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x30c>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d008      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x30c>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	2b05      	cmp	r3, #5
 8003c9c:	d004      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x30c>
 8003c9e:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 8003ca2:	4846      	ldr	r0, [pc, #280]	@ (8003dbc <HAL_RCC_OscConfig+0x420>)
 8003ca4:	f7fd ff86 	bl	8001bb4 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca8:	4b42      	ldr	r3, [pc, #264]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10f      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60bb      	str	r3, [r7, #8]
 8003cb8:	4b3e      	ldr	r3, [pc, #248]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cbc:	4a3d      	ldr	r2, [pc, #244]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003cbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ccc:	60bb      	str	r3, [r7, #8]
 8003cce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd4:	4b3a      	ldr	r3, [pc, #232]	@ (8003dc0 <HAL_RCC_OscConfig+0x424>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d118      	bne.n	8003d12 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ce0:	4b37      	ldr	r3, [pc, #220]	@ (8003dc0 <HAL_RCC_OscConfig+0x424>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a36      	ldr	r2, [pc, #216]	@ (8003dc0 <HAL_RCC_OscConfig+0x424>)
 8003ce6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cec:	f7fe fdce 	bl	800288c <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x36a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cf4:	f7fe fdca 	bl	800288c <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e16c      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d06:	4b2e      	ldr	r3, [pc, #184]	@ (8003dc0 <HAL_RCC_OscConfig+0x424>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d106      	bne.n	8003d28 <HAL_RCC_OscConfig+0x38c>
 8003d1a:	4b26      	ldr	r3, [pc, #152]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d1e:	4a25      	ldr	r2, [pc, #148]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d20:	f043 0301 	orr.w	r3, r3, #1
 8003d24:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d26:	e01c      	b.n	8003d62 <HAL_RCC_OscConfig+0x3c6>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	2b05      	cmp	r3, #5
 8003d2e:	d10c      	bne.n	8003d4a <HAL_RCC_OscConfig+0x3ae>
 8003d30:	4b20      	ldr	r3, [pc, #128]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d34:	4a1f      	ldr	r2, [pc, #124]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d36:	f043 0304 	orr.w	r3, r3, #4
 8003d3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d40:	4a1c      	ldr	r2, [pc, #112]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d42:	f043 0301 	orr.w	r3, r3, #1
 8003d46:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d48:	e00b      	b.n	8003d62 <HAL_RCC_OscConfig+0x3c6>
 8003d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d4e:	4a19      	ldr	r2, [pc, #100]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d50:	f023 0301 	bic.w	r3, r3, #1
 8003d54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d56:	4b17      	ldr	r3, [pc, #92]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d5a:	4a16      	ldr	r2, [pc, #88]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d5c:	f023 0304 	bic.w	r3, r3, #4
 8003d60:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d015      	beq.n	8003d96 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d6a:	f7fe fd8f 	bl	800288c <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d70:	e00a      	b.n	8003d88 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d72:	f7fe fd8b 	bl	800288c <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e12b      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d88:	4b0a      	ldr	r3, [pc, #40]	@ (8003db4 <HAL_RCC_OscConfig+0x418>)
 8003d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0ee      	beq.n	8003d72 <HAL_RCC_OscConfig+0x3d6>
 8003d94:	e01c      	b.n	8003dd0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d96:	f7fe fd79 	bl	800288c <HAL_GetTick>
 8003d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d9c:	e012      	b.n	8003dc4 <HAL_RCC_OscConfig+0x428>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d9e:	f7fe fd75 	bl	800288c <HAL_GetTick>
 8003da2:	4602      	mov	r2, r0
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d909      	bls.n	8003dc4 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	e115      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
 8003db4:	40023800 	.word	0x40023800
 8003db8:	42470e80 	.word	0x42470e80
 8003dbc:	08007204 	.word	0x08007204
 8003dc0:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dc4:	4b88      	ldr	r3, [pc, #544]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1e6      	bne.n	8003d9e <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003dd0:	7dfb      	ldrb	r3, [r7, #23]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d105      	bne.n	8003de2 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dd6:	4b84      	ldr	r3, [pc, #528]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dda:	4a83      	ldr	r2, [pc, #524]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003ddc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003de0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00c      	beq.n	8003e04 <HAL_RCC_OscConfig+0x468>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d008      	beq.n	8003e04 <HAL_RCC_OscConfig+0x468>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d004      	beq.n	8003e04 <HAL_RCC_OscConfig+0x468>
 8003dfa:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8003dfe:	487b      	ldr	r0, [pc, #492]	@ (8003fec <HAL_RCC_OscConfig+0x650>)
 8003e00:	f7fd fed8 	bl	8001bb4 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	699b      	ldr	r3, [r3, #24]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80e8 	beq.w	8003fde <HAL_RCC_OscConfig+0x642>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e0e:	4b76      	ldr	r3, [pc, #472]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 030c 	and.w	r3, r3, #12
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	f000 80a9 	beq.w	8003f6e <HAL_RCC_OscConfig+0x5d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	f040 808d 	bne.w	8003f40 <HAL_RCC_OscConfig+0x5a4>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d009      	beq.n	8003e42 <HAL_RCC_OscConfig+0x4a6>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e36:	d004      	beq.n	8003e42 <HAL_RCC_OscConfig+0x4a6>
 8003e38:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 8003e3c:	486b      	ldr	r0, [pc, #428]	@ (8003fec <HAL_RCC_OscConfig+0x650>)
 8003e3e:	f7fd feb9 	bl	8001bb4 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d903      	bls.n	8003e52 <HAL_RCC_OscConfig+0x4b6>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e50:	d904      	bls.n	8003e5c <HAL_RCC_OscConfig+0x4c0>
 8003e52:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8003e56:	4865      	ldr	r0, [pc, #404]	@ (8003fec <HAL_RCC_OscConfig+0x650>)
 8003e58:	f7fd feac 	bl	8001bb4 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e60:	2b31      	cmp	r3, #49	@ 0x31
 8003e62:	d904      	bls.n	8003e6e <HAL_RCC_OscConfig+0x4d2>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e68:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8003e6c:	d904      	bls.n	8003e78 <HAL_RCC_OscConfig+0x4dc>
 8003e6e:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8003e72:	485e      	ldr	r0, [pc, #376]	@ (8003fec <HAL_RCC_OscConfig+0x650>)
 8003e74:	f7fd fe9e 	bl	8001bb4 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d010      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x506>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e84:	2b04      	cmp	r3, #4
 8003e86:	d00c      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x506>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8c:	2b06      	cmp	r3, #6
 8003e8e:	d008      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x506>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d004      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x506>
 8003e98:	f240 11d9 	movw	r1, #473	@ 0x1d9
 8003e9c:	4853      	ldr	r0, [pc, #332]	@ (8003fec <HAL_RCC_OscConfig+0x650>)
 8003e9e:	f7fd fe89 	bl	8001bb4 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d903      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x516>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eae:	2b0f      	cmp	r3, #15
 8003eb0:	d904      	bls.n	8003ebc <HAL_RCC_OscConfig+0x520>
 8003eb2:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 8003eb6:	484d      	ldr	r0, [pc, #308]	@ (8003fec <HAL_RCC_OscConfig+0x650>)
 8003eb8:	f7fd fe7c 	bl	8001bb4 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ebc:	4b4c      	ldr	r3, [pc, #304]	@ (8003ff0 <HAL_RCC_OscConfig+0x654>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec2:	f7fe fce3 	bl	800288c <HAL_GetTick>
 8003ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec8:	e008      	b.n	8003edc <HAL_RCC_OscConfig+0x540>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eca:	f7fe fcdf 	bl	800288c <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d901      	bls.n	8003edc <HAL_RCC_OscConfig+0x540>
          {
            return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e081      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003edc:	4b42      	ldr	r3, [pc, #264]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1f0      	bne.n	8003eca <HAL_RCC_OscConfig+0x52e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	69da      	ldr	r2, [r3, #28]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef6:	019b      	lsls	r3, r3, #6
 8003ef8:	431a      	orrs	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efe:	085b      	lsrs	r3, r3, #1
 8003f00:	3b01      	subs	r3, #1
 8003f02:	041b      	lsls	r3, r3, #16
 8003f04:	431a      	orrs	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0a:	061b      	lsls	r3, r3, #24
 8003f0c:	4936      	ldr	r1, [pc, #216]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f12:	4b37      	ldr	r3, [pc, #220]	@ (8003ff0 <HAL_RCC_OscConfig+0x654>)
 8003f14:	2201      	movs	r2, #1
 8003f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f18:	f7fe fcb8 	bl	800288c <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x596>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f20:	f7fe fcb4 	bl	800288c <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e056      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f32:	4b2d      	ldr	r3, [pc, #180]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d0f0      	beq.n	8003f20 <HAL_RCC_OscConfig+0x584>
 8003f3e:	e04e      	b.n	8003fde <HAL_RCC_OscConfig+0x642>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f40:	4b2b      	ldr	r3, [pc, #172]	@ (8003ff0 <HAL_RCC_OscConfig+0x654>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f46:	f7fe fca1 	bl	800288c <HAL_GetTick>
 8003f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f4c:	e008      	b.n	8003f60 <HAL_RCC_OscConfig+0x5c4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f4e:	f7fe fc9d 	bl	800288c <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d901      	bls.n	8003f60 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	e03f      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f60:	4b21      	ldr	r3, [pc, #132]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1f0      	bne.n	8003f4e <HAL_RCC_OscConfig+0x5b2>
 8003f6c:	e037      	b.n	8003fde <HAL_RCC_OscConfig+0x642>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	699b      	ldr	r3, [r3, #24]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d101      	bne.n	8003f7a <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e032      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8003fe8 <HAL_RCC_OscConfig+0x64c>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	699b      	ldr	r3, [r3, #24]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d028      	beq.n	8003fda <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d121      	bne.n	8003fda <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d11a      	bne.n	8003fda <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003faa:	4013      	ands	r3, r2
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fb0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d111      	bne.n	8003fda <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc0:	085b      	lsrs	r3, r3, #1
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d107      	bne.n	8003fda <HAL_RCC_OscConfig+0x63e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d001      	beq.n	8003fde <HAL_RCC_OscConfig+0x642>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e000      	b.n	8003fe0 <HAL_RCC_OscConfig+0x644>
        }
      }
    }
  }
  return HAL_OK;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40023800 	.word	0x40023800
 8003fec:	08007204 	.word	0x08007204
 8003ff0:	42470060 	.word	0x42470060

08003ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e174      	b.n	80042f2 <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d003      	beq.n	8004018 <HAL_RCC_ClockConfig+0x24>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2b0f      	cmp	r3, #15
 8004016:	d904      	bls.n	8004022 <HAL_RCC_ClockConfig+0x2e>
 8004018:	f240 215a 	movw	r1, #602	@ 0x25a
 800401c:	487b      	ldr	r0, [pc, #492]	@ (800420c <HAL_RCC_ClockConfig+0x218>)
 800401e:	f7fd fdc9 	bl	8001bb4 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d019      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d016      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	2b02      	cmp	r3, #2
 8004032:	d013      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d010      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b04      	cmp	r3, #4
 800403e:	d00d      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	2b05      	cmp	r3, #5
 8004044:	d00a      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2b06      	cmp	r3, #6
 800404a:	d007      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	2b07      	cmp	r3, #7
 8004050:	d004      	beq.n	800405c <HAL_RCC_ClockConfig+0x68>
 8004052:	f240 215b 	movw	r1, #603	@ 0x25b
 8004056:	486d      	ldr	r0, [pc, #436]	@ (800420c <HAL_RCC_ClockConfig+0x218>)
 8004058:	f7fd fdac 	bl	8001bb4 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800405c:	4b6c      	ldr	r3, [pc, #432]	@ (8004210 <HAL_RCC_ClockConfig+0x21c>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0307 	and.w	r3, r3, #7
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	429a      	cmp	r2, r3
 8004068:	d90c      	bls.n	8004084 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800406a:	4b69      	ldr	r3, [pc, #420]	@ (8004210 <HAL_RCC_ClockConfig+0x21c>)
 800406c:	683a      	ldr	r2, [r7, #0]
 800406e:	b2d2      	uxtb	r2, r2
 8004070:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004072:	4b67      	ldr	r3, [pc, #412]	@ (8004210 <HAL_RCC_ClockConfig+0x21c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	683a      	ldr	r2, [r7, #0]
 800407c:	429a      	cmp	r2, r3
 800407e:	d001      	beq.n	8004084 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e136      	b.n	80042f2 <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d049      	beq.n	8004124 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b00      	cmp	r3, #0
 800409a:	d005      	beq.n	80040a8 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800409c:	4b5d      	ldr	r3, [pc, #372]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	4a5c      	ldr	r2, [pc, #368]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 80040a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80040a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d005      	beq.n	80040c0 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040b4:	4b57      	ldr	r3, [pc, #348]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	4a56      	ldr	r2, [pc, #344]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 80040ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80040be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d024      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	2b80      	cmp	r3, #128	@ 0x80
 80040ce:	d020      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	2b90      	cmp	r3, #144	@ 0x90
 80040d6:	d01c      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	2ba0      	cmp	r3, #160	@ 0xa0
 80040de:	d018      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	2bb0      	cmp	r3, #176	@ 0xb0
 80040e6:	d014      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	2bc0      	cmp	r3, #192	@ 0xc0
 80040ee:	d010      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	2bd0      	cmp	r3, #208	@ 0xd0
 80040f6:	d00c      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	2be0      	cmp	r3, #224	@ 0xe0
 80040fe:	d008      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	2bf0      	cmp	r3, #240	@ 0xf0
 8004106:	d004      	beq.n	8004112 <HAL_RCC_ClockConfig+0x11e>
 8004108:	f240 217e 	movw	r1, #638	@ 0x27e
 800410c:	483f      	ldr	r0, [pc, #252]	@ (800420c <HAL_RCC_ClockConfig+0x218>)
 800410e:	f7fd fd51 	bl	8001bb4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004112:	4b40      	ldr	r3, [pc, #256]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	493d      	ldr	r1, [pc, #244]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 8004120:	4313      	orrs	r3, r2
 8004122:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0301 	and.w	r3, r3, #1
 800412c:	2b00      	cmp	r3, #0
 800412e:	d059      	beq.n	80041e4 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d010      	beq.n	800415a <HAL_RCC_ClockConfig+0x166>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d00c      	beq.n	800415a <HAL_RCC_ClockConfig+0x166>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2b02      	cmp	r3, #2
 8004146:	d008      	beq.n	800415a <HAL_RCC_ClockConfig+0x166>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	2b03      	cmp	r3, #3
 800414e:	d004      	beq.n	800415a <HAL_RCC_ClockConfig+0x166>
 8004150:	f240 2185 	movw	r1, #645	@ 0x285
 8004154:	482d      	ldr	r0, [pc, #180]	@ (800420c <HAL_RCC_ClockConfig+0x218>)
 8004156:	f7fd fd2d 	bl	8001bb4 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	2b01      	cmp	r3, #1
 8004160:	d107      	bne.n	8004172 <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004162:	4b2c      	ldr	r3, [pc, #176]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d119      	bne.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e0bf      	b.n	80042f2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	2b02      	cmp	r3, #2
 8004178:	d003      	beq.n	8004182 <HAL_RCC_ClockConfig+0x18e>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800417e:	2b03      	cmp	r3, #3
 8004180:	d107      	bne.n	8004192 <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004182:	4b24      	ldr	r3, [pc, #144]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d109      	bne.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800418e:	2301      	movs	r3, #1
 8004190:	e0af      	b.n	80042f2 <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004192:	4b20      	ldr	r3, [pc, #128]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0302 	and.w	r3, r3, #2
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e0a7      	b.n	80042f2 <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f023 0203 	bic.w	r2, r3, #3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	4919      	ldr	r1, [pc, #100]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041b4:	f7fe fb6a 	bl	800288c <HAL_GetTick>
 80041b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041ba:	e00a      	b.n	80041d2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041bc:	f7fe fb66 	bl	800288c <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d901      	bls.n	80041d2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e08f      	b.n	80042f2 <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041d2:	4b10      	ldr	r3, [pc, #64]	@ (8004214 <HAL_RCC_ClockConfig+0x220>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 020c 	and.w	r2, r3, #12
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d1eb      	bne.n	80041bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004210 <HAL_RCC_ClockConfig+0x21c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d212      	bcs.n	8004218 <HAL_RCC_ClockConfig+0x224>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041f2:	4b07      	ldr	r3, [pc, #28]	@ (8004210 <HAL_RCC_ClockConfig+0x21c>)
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	b2d2      	uxtb	r2, r2
 80041f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041fa:	4b05      	ldr	r3, [pc, #20]	@ (8004210 <HAL_RCC_ClockConfig+0x21c>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0307 	and.w	r3, r3, #7
 8004202:	683a      	ldr	r2, [r7, #0]
 8004204:	429a      	cmp	r2, r3
 8004206:	d007      	beq.n	8004218 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e072      	b.n	80042f2 <HAL_RCC_ClockConfig+0x2fe>
 800420c:	08007204 	.word	0x08007204
 8004210:	40023c00 	.word	0x40023c00
 8004214:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b00      	cmp	r3, #0
 8004222:	d025      	beq.n	8004270 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d018      	beq.n	800425e <HAL_RCC_ClockConfig+0x26a>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004234:	d013      	beq.n	800425e <HAL_RCC_ClockConfig+0x26a>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800423e:	d00e      	beq.n	800425e <HAL_RCC_ClockConfig+0x26a>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8004248:	d009      	beq.n	800425e <HAL_RCC_ClockConfig+0x26a>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 8004252:	d004      	beq.n	800425e <HAL_RCC_ClockConfig+0x26a>
 8004254:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8004258:	4828      	ldr	r0, [pc, #160]	@ (80042fc <HAL_RCC_ClockConfig+0x308>)
 800425a:	f7fd fcab 	bl	8001bb4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800425e:	4b28      	ldr	r3, [pc, #160]	@ (8004300 <HAL_RCC_ClockConfig+0x30c>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	4925      	ldr	r1, [pc, #148]	@ (8004300 <HAL_RCC_ClockConfig+0x30c>)
 800426c:	4313      	orrs	r3, r2
 800426e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0308 	and.w	r3, r3, #8
 8004278:	2b00      	cmp	r3, #0
 800427a:	d026      	beq.n	80042ca <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d018      	beq.n	80042b6 <HAL_RCC_ClockConfig+0x2c2>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800428c:	d013      	beq.n	80042b6 <HAL_RCC_ClockConfig+0x2c2>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004296:	d00e      	beq.n	80042b6 <HAL_RCC_ClockConfig+0x2c2>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80042a0:	d009      	beq.n	80042b6 <HAL_RCC_ClockConfig+0x2c2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 80042aa:	d004      	beq.n	80042b6 <HAL_RCC_ClockConfig+0x2c2>
 80042ac:	f240 21ca 	movw	r1, #714	@ 0x2ca
 80042b0:	4812      	ldr	r0, [pc, #72]	@ (80042fc <HAL_RCC_ClockConfig+0x308>)
 80042b2:	f7fd fc7f 	bl	8001bb4 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042b6:	4b12      	ldr	r3, [pc, #72]	@ (8004300 <HAL_RCC_ClockConfig+0x30c>)
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	00db      	lsls	r3, r3, #3
 80042c4:	490e      	ldr	r1, [pc, #56]	@ (8004300 <HAL_RCC_ClockConfig+0x30c>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042ca:	f000 f821 	bl	8004310 <HAL_RCC_GetSysClockFreq>
 80042ce:	4602      	mov	r2, r0
 80042d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004300 <HAL_RCC_ClockConfig+0x30c>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	091b      	lsrs	r3, r3, #4
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	490a      	ldr	r1, [pc, #40]	@ (8004304 <HAL_RCC_ClockConfig+0x310>)
 80042dc:	5ccb      	ldrb	r3, [r1, r3]
 80042de:	fa22 f303 	lsr.w	r3, r2, r3
 80042e2:	4a09      	ldr	r2, [pc, #36]	@ (8004308 <HAL_RCC_ClockConfig+0x314>)
 80042e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80042e6:	4b09      	ldr	r3, [pc, #36]	@ (800430c <HAL_RCC_ClockConfig+0x318>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4618      	mov	r0, r3
 80042ec:	f7fe fa8a 	bl	8002804 <HAL_InitTick>

  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	08007204 	.word	0x08007204
 8004300:	40023800 	.word	0x40023800
 8004304:	08007378 	.word	0x08007378
 8004308:	20000000 	.word	0x20000000
 800430c:	20000004 	.word	0x20000004

08004310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004314:	b090      	sub	sp, #64	@ 0x40
 8004316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800431c:	2300      	movs	r3, #0
 800431e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004320:	2300      	movs	r3, #0
 8004322:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004324:	2300      	movs	r3, #0
 8004326:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004328:	4b59      	ldr	r3, [pc, #356]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f003 030c 	and.w	r3, r3, #12
 8004330:	2b08      	cmp	r3, #8
 8004332:	d00d      	beq.n	8004350 <HAL_RCC_GetSysClockFreq+0x40>
 8004334:	2b08      	cmp	r3, #8
 8004336:	f200 80a1 	bhi.w	800447c <HAL_RCC_GetSysClockFreq+0x16c>
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_RCC_GetSysClockFreq+0x34>
 800433e:	2b04      	cmp	r3, #4
 8004340:	d003      	beq.n	800434a <HAL_RCC_GetSysClockFreq+0x3a>
 8004342:	e09b      	b.n	800447c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004344:	4b53      	ldr	r3, [pc, #332]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x184>)
 8004346:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004348:	e09b      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800434a:	4b53      	ldr	r3, [pc, #332]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x188>)
 800434c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800434e:	e098      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004350:	4b4f      	ldr	r3, [pc, #316]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004358:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800435a:	4b4d      	ldr	r3, [pc, #308]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d028      	beq.n	80043b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004366:	4b4a      	ldr	r3, [pc, #296]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	099b      	lsrs	r3, r3, #6
 800436c:	2200      	movs	r2, #0
 800436e:	623b      	str	r3, [r7, #32]
 8004370:	627a      	str	r2, [r7, #36]	@ 0x24
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004378:	2100      	movs	r1, #0
 800437a:	4b47      	ldr	r3, [pc, #284]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x188>)
 800437c:	fb03 f201 	mul.w	r2, r3, r1
 8004380:	2300      	movs	r3, #0
 8004382:	fb00 f303 	mul.w	r3, r0, r3
 8004386:	4413      	add	r3, r2
 8004388:	4a43      	ldr	r2, [pc, #268]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x188>)
 800438a:	fba0 1202 	umull	r1, r2, r0, r2
 800438e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004390:	460a      	mov	r2, r1
 8004392:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004394:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004396:	4413      	add	r3, r2
 8004398:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800439a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800439c:	2200      	movs	r2, #0
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	61fa      	str	r2, [r7, #28]
 80043a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80043aa:	f7fb ff71 	bl	8000290 <__aeabi_uldivmod>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4613      	mov	r3, r2
 80043b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043b6:	e053      	b.n	8004460 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043b8:	4b35      	ldr	r3, [pc, #212]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	099b      	lsrs	r3, r3, #6
 80043be:	2200      	movs	r2, #0
 80043c0:	613b      	str	r3, [r7, #16]
 80043c2:	617a      	str	r2, [r7, #20]
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80043ca:	f04f 0b00 	mov.w	fp, #0
 80043ce:	4652      	mov	r2, sl
 80043d0:	465b      	mov	r3, fp
 80043d2:	f04f 0000 	mov.w	r0, #0
 80043d6:	f04f 0100 	mov.w	r1, #0
 80043da:	0159      	lsls	r1, r3, #5
 80043dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043e0:	0150      	lsls	r0, r2, #5
 80043e2:	4602      	mov	r2, r0
 80043e4:	460b      	mov	r3, r1
 80043e6:	ebb2 080a 	subs.w	r8, r2, sl
 80043ea:	eb63 090b 	sbc.w	r9, r3, fp
 80043ee:	f04f 0200 	mov.w	r2, #0
 80043f2:	f04f 0300 	mov.w	r3, #0
 80043f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80043fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80043fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004402:	ebb2 0408 	subs.w	r4, r2, r8
 8004406:	eb63 0509 	sbc.w	r5, r3, r9
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	f04f 0300 	mov.w	r3, #0
 8004412:	00eb      	lsls	r3, r5, #3
 8004414:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004418:	00e2      	lsls	r2, r4, #3
 800441a:	4614      	mov	r4, r2
 800441c:	461d      	mov	r5, r3
 800441e:	eb14 030a 	adds.w	r3, r4, sl
 8004422:	603b      	str	r3, [r7, #0]
 8004424:	eb45 030b 	adc.w	r3, r5, fp
 8004428:	607b      	str	r3, [r7, #4]
 800442a:	f04f 0200 	mov.w	r2, #0
 800442e:	f04f 0300 	mov.w	r3, #0
 8004432:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004436:	4629      	mov	r1, r5
 8004438:	028b      	lsls	r3, r1, #10
 800443a:	4621      	mov	r1, r4
 800443c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004440:	4621      	mov	r1, r4
 8004442:	028a      	lsls	r2, r1, #10
 8004444:	4610      	mov	r0, r2
 8004446:	4619      	mov	r1, r3
 8004448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800444a:	2200      	movs	r2, #0
 800444c:	60bb      	str	r3, [r7, #8]
 800444e:	60fa      	str	r2, [r7, #12]
 8004450:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004454:	f7fb ff1c 	bl	8000290 <__aeabi_uldivmod>
 8004458:	4602      	mov	r2, r0
 800445a:	460b      	mov	r3, r1
 800445c:	4613      	mov	r3, r2
 800445e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004460:	4b0b      	ldr	r3, [pc, #44]	@ (8004490 <HAL_RCC_GetSysClockFreq+0x180>)
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	0c1b      	lsrs	r3, r3, #16
 8004466:	f003 0303 	and.w	r3, r3, #3
 800446a:	3301      	adds	r3, #1
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004470:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004474:	fbb2 f3f3 	udiv	r3, r2, r3
 8004478:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800447a:	e002      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800447c:	4b05      	ldr	r3, [pc, #20]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x184>)
 800447e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004484:	4618      	mov	r0, r3
 8004486:	3740      	adds	r7, #64	@ 0x40
 8004488:	46bd      	mov	sp, r7
 800448a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800448e:	bf00      	nop
 8004490:	40023800 	.word	0x40023800
 8004494:	00f42400 	.word	0x00f42400
 8004498:	016e3600 	.word	0x016e3600

0800449c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800449c:	b480      	push	{r7}
 800449e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044a0:	4b03      	ldr	r3, [pc, #12]	@ (80044b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80044a2:	681b      	ldr	r3, [r3, #0]
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	20000000 	.word	0x20000000

080044b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044b8:	f7ff fff0 	bl	800449c <HAL_RCC_GetHCLKFreq>
 80044bc:	4602      	mov	r2, r0
 80044be:	4b05      	ldr	r3, [pc, #20]	@ (80044d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	0a9b      	lsrs	r3, r3, #10
 80044c4:	f003 0307 	and.w	r3, r3, #7
 80044c8:	4903      	ldr	r1, [pc, #12]	@ (80044d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044ca:	5ccb      	ldrb	r3, [r1, r3]
 80044cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	40023800 	.word	0x40023800
 80044d8:	08007388 	.word	0x08007388

080044dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044e0:	f7ff ffdc 	bl	800449c <HAL_RCC_GetHCLKFreq>
 80044e4:	4602      	mov	r2, r0
 80044e6:	4b05      	ldr	r3, [pc, #20]	@ (80044fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	0b5b      	lsrs	r3, r3, #13
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	4903      	ldr	r1, [pc, #12]	@ (8004500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044f2:	5ccb      	ldrb	r3, [r1, r3]
 80044f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40023800 	.word	0x40023800
 8004500:	08007388 	.word	0x08007388

08004504 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e0ae      	b.n	8004674 <HAL_UART_Init+0x170>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d02c      	beq.n	8004578 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a56      	ldr	r2, [pc, #344]	@ (800467c <HAL_UART_Init+0x178>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d00e      	beq.n	8004546 <HAL_UART_Init+0x42>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a54      	ldr	r2, [pc, #336]	@ (8004680 <HAL_UART_Init+0x17c>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d009      	beq.n	8004546 <HAL_UART_Init+0x42>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a53      	ldr	r2, [pc, #332]	@ (8004684 <HAL_UART_Init+0x180>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d004      	beq.n	8004546 <HAL_UART_Init+0x42>
 800453c:	f240 1173 	movw	r1, #371	@ 0x173
 8004540:	4851      	ldr	r0, [pc, #324]	@ (8004688 <HAL_UART_Init+0x184>)
 8004542:	f7fd fb37 	bl	8001bb4 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d028      	beq.n	80045a0 <HAL_UART_Init+0x9c>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	699b      	ldr	r3, [r3, #24]
 8004552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004556:	d023      	beq.n	80045a0 <HAL_UART_Init+0x9c>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004560:	d01e      	beq.n	80045a0 <HAL_UART_Init+0x9c>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800456a:	d019      	beq.n	80045a0 <HAL_UART_Init+0x9c>
 800456c:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 8004570:	4845      	ldr	r0, [pc, #276]	@ (8004688 <HAL_UART_Init+0x184>)
 8004572:	f7fd fb1f 	bl	8001bb4 <assert_failed>
 8004576:	e013      	b.n	80045a0 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a3f      	ldr	r2, [pc, #252]	@ (800467c <HAL_UART_Init+0x178>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d00e      	beq.n	80045a0 <HAL_UART_Init+0x9c>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a3e      	ldr	r2, [pc, #248]	@ (8004680 <HAL_UART_Init+0x17c>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d009      	beq.n	80045a0 <HAL_UART_Init+0x9c>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a3c      	ldr	r2, [pc, #240]	@ (8004684 <HAL_UART_Init+0x180>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d004      	beq.n	80045a0 <HAL_UART_Init+0x9c>
 8004596:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 800459a:	483b      	ldr	r0, [pc, #236]	@ (8004688 <HAL_UART_Init+0x184>)
 800459c:	f7fd fb0a 	bl	8001bb4 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d009      	beq.n	80045bc <HAL_UART_Init+0xb8>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045b0:	d004      	beq.n	80045bc <HAL_UART_Init+0xb8>
 80045b2:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 80045b6:	4834      	ldr	r0, [pc, #208]	@ (8004688 <HAL_UART_Init+0x184>)
 80045b8:	f7fd fafc 	bl	8001bb4 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	69db      	ldr	r3, [r3, #28]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d009      	beq.n	80045d8 <HAL_UART_Init+0xd4>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045cc:	d004      	beq.n	80045d8 <HAL_UART_Init+0xd4>
 80045ce:	f240 117b 	movw	r1, #379	@ 0x17b
 80045d2:	482d      	ldr	r0, [pc, #180]	@ (8004688 <HAL_UART_Init+0x184>)
 80045d4:	f7fd faee 	bl	8001bb4 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d111      	bne.n	8004608 <HAL_UART_Init+0x104>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 fd45 	bl	800507c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d102      	bne.n	8004600 <HAL_UART_Init+0xfc>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a23      	ldr	r2, [pc, #140]	@ (800468c <HAL_UART_Init+0x188>)
 80045fe:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2224      	movs	r2, #36	@ 0x24
 800460c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68da      	ldr	r2, [r3, #12]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800461e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 ffad 	bl	8005580 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	691a      	ldr	r2, [r3, #16]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004634:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	695a      	ldr	r2, [r3, #20]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004644:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68da      	ldr	r2, [r3, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004654:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2220      	movs	r2, #32
 8004660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2220      	movs	r2, #32
 8004668:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3708      	adds	r7, #8
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40011000 	.word	0x40011000
 8004680:	40004400 	.word	0x40004400
 8004684:	40011400 	.word	0x40011400
 8004688:	0800723c 	.word	0x0800723c
 800468c:	0800243d 	.word	0x0800243d

08004690 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08a      	sub	sp, #40	@ 0x28
 8004694:	af02      	add	r7, sp, #8
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	603b      	str	r3, [r7, #0]
 800469c:	4613      	mov	r3, r2
 800469e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	2b20      	cmp	r3, #32
 80046ae:	d175      	bne.n	800479c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d002      	beq.n	80046bc <HAL_UART_Transmit+0x2c>
 80046b6:	88fb      	ldrh	r3, [r7, #6]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80046bc:	2301      	movs	r3, #1
 80046be:	e06e      	b.n	800479e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2221      	movs	r2, #33	@ 0x21
 80046ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046ce:	f7fe f8dd 	bl	800288c <HAL_GetTick>
 80046d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	88fa      	ldrh	r2, [r7, #6]
 80046d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	88fa      	ldrh	r2, [r7, #6]
 80046de:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046e8:	d108      	bne.n	80046fc <HAL_UART_Transmit+0x6c>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d104      	bne.n	80046fc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	61bb      	str	r3, [r7, #24]
 80046fa:	e003      	b.n	8004704 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004700:	2300      	movs	r3, #0
 8004702:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004704:	e02e      	b.n	8004764 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2200      	movs	r2, #0
 800470e:	2180      	movs	r1, #128	@ 0x80
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 fceb 	bl	80050ec <UART_WaitOnFlagUntilTimeout>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d005      	beq.n	8004728 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e03a      	b.n	800479e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004728:	69fb      	ldr	r3, [r7, #28]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10b      	bne.n	8004746 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	881b      	ldrh	r3, [r3, #0]
 8004732:	461a      	mov	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800473c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800473e:	69bb      	ldr	r3, [r7, #24]
 8004740:	3302      	adds	r3, #2
 8004742:	61bb      	str	r3, [r7, #24]
 8004744:	e007      	b.n	8004756 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004746:	69fb      	ldr	r3, [r7, #28]
 8004748:	781a      	ldrb	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	3301      	adds	r3, #1
 8004754:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800475a:	b29b      	uxth	r3, r3
 800475c:	3b01      	subs	r3, #1
 800475e:	b29a      	uxth	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004768:	b29b      	uxth	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1cb      	bne.n	8004706 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2200      	movs	r2, #0
 8004776:	2140      	movs	r1, #64	@ 0x40
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 fcb7 	bl	80050ec <UART_WaitOnFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d005      	beq.n	8004790 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2220      	movs	r2, #32
 8004788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e006      	b.n	800479e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004798:	2300      	movs	r3, #0
 800479a:	e000      	b.n	800479e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800479c:	2302      	movs	r3, #2
  }
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3720      	adds	r7, #32
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b08a      	sub	sp, #40	@ 0x28
 80047aa:	af02      	add	r7, sp, #8
 80047ac:	60f8      	str	r0, [r7, #12]
 80047ae:	60b9      	str	r1, [r7, #8]
 80047b0:	603b      	str	r3, [r7, #0]
 80047b2:	4613      	mov	r3, r2
 80047b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80047b6:	2300      	movs	r3, #0
 80047b8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	2b20      	cmp	r3, #32
 80047c4:	f040 8081 	bne.w	80048ca <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d002      	beq.n	80047d4 <HAL_UART_Receive+0x2e>
 80047ce:	88fb      	ldrh	r3, [r7, #6]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d101      	bne.n	80047d8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e079      	b.n	80048cc <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2222      	movs	r2, #34	@ 0x22
 80047e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047ec:	f7fe f84e 	bl	800288c <HAL_GetTick>
 80047f0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	88fa      	ldrh	r2, [r7, #6]
 80047f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	88fa      	ldrh	r2, [r7, #6]
 80047fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004806:	d108      	bne.n	800481a <HAL_UART_Receive+0x74>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d104      	bne.n	800481a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004810:	2300      	movs	r3, #0
 8004812:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	61bb      	str	r3, [r7, #24]
 8004818:	e003      	b.n	8004822 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800481e:	2300      	movs	r3, #0
 8004820:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004822:	e047      	b.n	80048b4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	2200      	movs	r2, #0
 800482c:	2120      	movs	r1, #32
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f000 fc5c 	bl	80050ec <UART_WaitOnFlagUntilTimeout>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d005      	beq.n	8004846 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2220      	movs	r2, #32
 800483e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e042      	b.n	80048cc <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d10c      	bne.n	8004866 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	b29b      	uxth	r3, r3
 8004854:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004858:	b29a      	uxth	r2, r3
 800485a:	69bb      	ldr	r3, [r7, #24]
 800485c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	3302      	adds	r3, #2
 8004862:	61bb      	str	r3, [r7, #24]
 8004864:	e01f      	b.n	80048a6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800486e:	d007      	beq.n	8004880 <HAL_UART_Receive+0xda>
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10a      	bne.n	800488e <HAL_UART_Receive+0xe8>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d106      	bne.n	800488e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	b2da      	uxtb	r2, r3
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	701a      	strb	r2, [r3, #0]
 800488c:	e008      	b.n	80048a0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	b2db      	uxtb	r3, r3
 8004896:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800489a:	b2da      	uxtb	r2, r3
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	3301      	adds	r3, #1
 80048a4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1b2      	bne.n	8004824 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2220      	movs	r2, #32
 80048c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80048c6:	2300      	movs	r3, #0
 80048c8:	e000      	b.n	80048cc <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80048ca:	2302      	movs	r3, #2
  }
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3720      	adds	r7, #32
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	4613      	mov	r3, r2
 80048e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b20      	cmp	r3, #32
 80048ec:	d112      	bne.n	8004914 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d002      	beq.n	80048fa <HAL_UART_Receive_IT+0x26>
 80048f4:	88fb      	ldrh	r3, [r7, #6]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e00b      	b.n	8004916 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004904:	88fb      	ldrh	r3, [r7, #6]
 8004906:	461a      	mov	r2, r3
 8004908:	68b9      	ldr	r1, [r7, #8]
 800490a:	68f8      	ldr	r0, [r7, #12]
 800490c:	f000 fc47 	bl	800519e <UART_Start_Receive_IT>
 8004910:	4603      	mov	r3, r0
 8004912:	e000      	b.n	8004916 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004914:	2302      	movs	r3, #2
  }
}
 8004916:	4618      	mov	r0, r3
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
	...

08004920 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b09a      	sub	sp, #104	@ 0x68
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	330c      	adds	r3, #12
 800492e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004930:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004932:	e853 3f00 	ldrex	r3, [r3]
 8004936:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004938:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800493a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800493e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	330c      	adds	r3, #12
 8004946:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004948:	657a      	str	r2, [r7, #84]	@ 0x54
 800494a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800494e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004950:	e841 2300 	strex	r3, r2, [r1]
 8004954:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1e5      	bne.n	8004928 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	3314      	adds	r3, #20
 8004962:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004966:	e853 3f00 	ldrex	r3, [r3]
 800496a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800496c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496e:	f023 0301 	bic.w	r3, r3, #1
 8004972:	663b      	str	r3, [r7, #96]	@ 0x60
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	3314      	adds	r3, #20
 800497a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800497c:	643a      	str	r2, [r7, #64]	@ 0x40
 800497e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004980:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004982:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004984:	e841 2300 	strex	r3, r2, [r1]
 8004988:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800498a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1e5      	bne.n	800495c <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004994:	2b01      	cmp	r3, #1
 8004996:	d119      	bne.n	80049cc <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	330c      	adds	r3, #12
 800499e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a0:	6a3b      	ldr	r3, [r7, #32]
 80049a2:	e853 3f00 	ldrex	r3, [r3]
 80049a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f023 0310 	bic.w	r3, r3, #16
 80049ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	330c      	adds	r3, #12
 80049b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80049b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049c0:	e841 2300 	strex	r3, r2, [r1]
 80049c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1e5      	bne.n	8004998 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d6:	2b40      	cmp	r3, #64	@ 0x40
 80049d8:	d140      	bne.n	8004a5c <HAL_UART_AbortReceive_IT+0x13c>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	3314      	adds	r3, #20
 80049e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	e853 3f00 	ldrex	r3, [r3]
 80049e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	3314      	adds	r3, #20
 80049f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80049fa:	61ba      	str	r2, [r7, #24]
 80049fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fe:	6979      	ldr	r1, [r7, #20]
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	e841 2300 	strex	r3, r2, [r1]
 8004a06:	613b      	str	r3, [r7, #16]
   return(result);
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1e5      	bne.n	80049da <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d013      	beq.n	8004a3e <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1a:	4a1a      	ldr	r2, [pc, #104]	@ (8004a84 <HAL_UART_AbortReceive_IT+0x164>)
 8004a1c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7fe f912 	bl	8002c4c <HAL_DMA_Abort_IT>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d024      	beq.n	8004a78 <HAL_UART_AbortReceive_IT+0x158>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a38:	4610      	mov	r0, r2
 8004a3a:	4798      	blx	r3
 8004a3c:	e01c      	b.n	8004a78 <HAL_UART_AbortReceive_IT+0x158>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2220      	movs	r2, #32
 8004a48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	631a      	str	r2, [r3, #48]	@ 0x30

      /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	4798      	blx	r3
 8004a5a:	e00d      	b.n	8004a78 <HAL_UART_AbortReceive_IT+0x158>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	4798      	blx	r3
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3768      	adds	r7, #104	@ 0x68
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	080052fd 	.word	0x080052fd

08004a88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b0ba      	sub	sp, #232	@ 0xe8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004abe:	f003 030f 	and.w	r3, r3, #15
 8004ac2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004ac6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10f      	bne.n	8004aee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ad2:	f003 0320 	and.w	r3, r3, #32
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d009      	beq.n	8004aee <HAL_UART_IRQHandler+0x66>
 8004ada:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ade:	f003 0320 	and.w	r3, r3, #32
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d003      	beq.n	8004aee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 fc8a 	bl	8005400 <UART_Receive_IT>
      return;
 8004aec:	e27a      	b.n	8004fe4 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004aee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 80e1 	beq.w	8004cba <HAL_UART_IRQHandler+0x232>
 8004af8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d106      	bne.n	8004b12 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b08:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f000 80d4 	beq.w	8004cba <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00b      	beq.n	8004b36 <HAL_UART_IRQHandler+0xae>
 8004b1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d005      	beq.n	8004b36 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2e:	f043 0201 	orr.w	r2, r3, #1
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00b      	beq.n	8004b5a <HAL_UART_IRQHandler+0xd2>
 8004b42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d005      	beq.n	8004b5a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	f043 0202 	orr.w	r2, r3, #2
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00b      	beq.n	8004b7e <HAL_UART_IRQHandler+0xf6>
 8004b66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d005      	beq.n	8004b7e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b76:	f043 0204 	orr.w	r2, r3, #4
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b82:	f003 0308 	and.w	r3, r3, #8
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d011      	beq.n	8004bae <HAL_UART_IRQHandler+0x126>
 8004b8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b8e:	f003 0320 	and.w	r3, r3, #32
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d105      	bne.n	8004ba2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d005      	beq.n	8004bae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba6:	f043 0208 	orr.w	r2, r3, #8
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f000 8211 	beq.w	8004fda <HAL_UART_IRQHandler+0x552>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004bb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bbc:	f003 0320 	and.w	r3, r3, #32
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d008      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x14e>
 8004bc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bc8:	f003 0320 	and.w	r3, r3, #32
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d002      	beq.n	8004bd6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 fc15 	bl	8005400 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	695b      	ldr	r3, [r3, #20]
 8004bdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be0:	2b40      	cmp	r3, #64	@ 0x40
 8004be2:	bf0c      	ite	eq
 8004be4:	2301      	moveq	r3, #1
 8004be6:	2300      	movne	r3, #0
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf2:	f003 0308 	and.w	r3, r3, #8
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d103      	bne.n	8004c02 <HAL_UART_IRQHandler+0x17a>
 8004bfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d051      	beq.n	8004ca6 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 fb05 	bl	8005212 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c12:	2b40      	cmp	r3, #64	@ 0x40
 8004c14:	d142      	bne.n	8004c9c <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	3314      	adds	r3, #20
 8004c1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004c24:	e853 3f00 	ldrex	r3, [r3]
 8004c28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004c2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	3314      	adds	r3, #20
 8004c3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004c42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004c46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004c4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004c52:	e841 2300 	strex	r3, r2, [r1]
 8004c56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004c5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1d9      	bne.n	8004c16 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d013      	beq.n	8004c92 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c6e:	4a8d      	ldr	r2, [pc, #564]	@ (8004ea4 <HAL_UART_IRQHandler+0x41c>)
 8004c70:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7fd ffe8 	bl	8002c4c <HAL_DMA_Abort_IT>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d019      	beq.n	8004cb6 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c8c:	4610      	mov	r0, r2
 8004c8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c90:	e011      	b.n	8004cb6 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c9a:	e00c      	b.n	8004cb6 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca4:	e007      	b.n	8004cb6 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004cb4:	e191      	b.n	8004fda <HAL_UART_IRQHandler+0x552>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb6:	bf00      	nop
    return;
 8004cb8:	e18f      	b.n	8004fda <HAL_UART_IRQHandler+0x552>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	f040 816b 	bne.w	8004f9a <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004cc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cc8:	f003 0310 	and.w	r3, r3, #16
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 8164 	beq.w	8004f9a <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cd6:	f003 0310 	and.w	r3, r3, #16
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 815d 	beq.w	8004f9a <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	60bb      	str	r3, [r7, #8]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	60bb      	str	r3, [r7, #8]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	60bb      	str	r3, [r7, #8]
 8004cf4:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d00:	2b40      	cmp	r3, #64	@ 0x40
 8004d02:	f040 80d1 	bne.w	8004ea8 <HAL_UART_IRQHandler+0x420>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d12:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 80aa 	beq.w	8004e70 <HAL_UART_IRQHandler+0x3e8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d20:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d24:	429a      	cmp	r2, r3
 8004d26:	f080 80a3 	bcs.w	8004e70 <HAL_UART_IRQHandler+0x3e8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d30:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d36:	69db      	ldr	r3, [r3, #28]
 8004d38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d3c:	f000 8088 	beq.w	8004e50 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	330c      	adds	r3, #12
 8004d46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004d4e:	e853 3f00 	ldrex	r3, [r3]
 8004d52:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004d56:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004d5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d5e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	330c      	adds	r3, #12
 8004d68:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004d6c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d74:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004d78:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004d7c:	e841 2300 	strex	r3, r2, [r1]
 8004d80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004d84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1d9      	bne.n	8004d40 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	3314      	adds	r3, #20
 8004d92:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d96:	e853 3f00 	ldrex	r3, [r3]
 8004d9a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004d9c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d9e:	f023 0301 	bic.w	r3, r3, #1
 8004da2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3314      	adds	r3, #20
 8004dac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004db0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004db4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004db8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004dbc:	e841 2300 	strex	r3, r2, [r1]
 8004dc0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004dc2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1e1      	bne.n	8004d8c <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	3314      	adds	r3, #20
 8004dce:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004dd2:	e853 3f00 	ldrex	r3, [r3]
 8004dd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004dd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004dda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3314      	adds	r3, #20
 8004de8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004dec:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004dee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004df2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004df4:	e841 2300 	strex	r3, r2, [r1]
 8004df8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004dfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d1e3      	bne.n	8004dc8 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2220      	movs	r2, #32
 8004e04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	330c      	adds	r3, #12
 8004e14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e18:	e853 3f00 	ldrex	r3, [r3]
 8004e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e20:	f023 0310 	bic.w	r3, r3, #16
 8004e24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	330c      	adds	r3, #12
 8004e2e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004e32:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004e34:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e3a:	e841 2300 	strex	r3, r2, [r1]
 8004e3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004e40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1e3      	bne.n	8004e0e <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fd fe8e 	bl	8002b6c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8004e62:	b292      	uxth	r2, r2
 8004e64:	1a8a      	subs	r2, r1, r2
 8004e66:	b292      	uxth	r2, r2
 8004e68:	4611      	mov	r1, r2
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004e6e:	e0b6      	b.n	8004fde <HAL_UART_IRQHandler+0x556>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	f040 80b0 	bne.w	8004fde <HAL_UART_IRQHandler+0x556>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e88:	f040 80a9 	bne.w	8004fde <HAL_UART_IRQHandler+0x556>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	635a      	str	r2, [r3, #52]	@ 0x34
            huart->RxEventCallback(huart, huart->RxXferSize);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	4798      	blx	r3
      return;
 8004ea0:	e09d      	b.n	8004fde <HAL_UART_IRQHandler+0x556>
 8004ea2:	bf00      	nop
 8004ea4:	080052d9 	.word	0x080052d9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	f000 808f 	beq.w	8004fe2 <HAL_UART_IRQHandler+0x55a>
          && (nb_rx_data > 0U))
 8004ec4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f000 808a 	beq.w	8004fe2 <HAL_UART_IRQHandler+0x55a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	330c      	adds	r3, #12
 8004ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed8:	e853 3f00 	ldrex	r3, [r3]
 8004edc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ee4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	330c      	adds	r3, #12
 8004eee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004ef2:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ef4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ef8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004efa:	e841 2300 	strex	r3, r2, [r1]
 8004efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e3      	bne.n	8004ece <HAL_UART_IRQHandler+0x446>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3314      	adds	r3, #20
 8004f0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f10:	e853 3f00 	ldrex	r3, [r3]
 8004f14:	623b      	str	r3, [r7, #32]
   return(result);
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	f023 0301 	bic.w	r3, r3, #1
 8004f1c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3314      	adds	r3, #20
 8004f26:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004f2a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f32:	e841 2300 	strex	r3, r2, [r1]
 8004f36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1e3      	bne.n	8004f06 <HAL_UART_IRQHandler+0x47e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2220      	movs	r2, #32
 8004f42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	330c      	adds	r3, #12
 8004f52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	e853 3f00 	ldrex	r3, [r3]
 8004f5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f023 0310 	bic.w	r3, r3, #16
 8004f62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	330c      	adds	r3, #12
 8004f6c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004f70:	61fa      	str	r2, [r7, #28]
 8004f72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f74:	69b9      	ldr	r1, [r7, #24]
 8004f76:	69fa      	ldr	r2, [r7, #28]
 8004f78:	e841 2300 	strex	r3, r2, [r1]
 8004f7c:	617b      	str	r3, [r7, #20]
   return(result);
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1e3      	bne.n	8004f4c <HAL_UART_IRQHandler+0x4c4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2202      	movs	r2, #2
 8004f88:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f8e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8004f92:	4611      	mov	r1, r2
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f98:	e023      	b.n	8004fe2 <HAL_UART_IRQHandler+0x55a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d009      	beq.n	8004fba <HAL_UART_IRQHandler+0x532>
 8004fa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d003      	beq.n	8004fba <HAL_UART_IRQHandler+0x532>
  {
    UART_Transmit_IT(huart);
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f000 f9bb 	bl	800532e <UART_Transmit_IT>
    return;
 8004fb8:	e014      	b.n	8004fe4 <HAL_UART_IRQHandler+0x55c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00e      	beq.n	8004fe4 <HAL_UART_IRQHandler+0x55c>
 8004fc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d008      	beq.n	8004fe4 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f9fb 	bl	80053ce <UART_EndTransmit_IT>
    return;
 8004fd8:	e004      	b.n	8004fe4 <HAL_UART_IRQHandler+0x55c>
    return;
 8004fda:	bf00      	nop
 8004fdc:	e002      	b.n	8004fe4 <HAL_UART_IRQHandler+0x55c>
      return;
 8004fde:	bf00      	nop
 8004fe0:	e000      	b.n	8004fe4 <HAL_UART_IRQHandler+0x55c>
      return;
 8004fe2:	bf00      	nop
  }
}
 8004fe4:	37e8      	adds	r7, #232	@ 0xe8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop

08004fec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800501c:	bf00      	nop
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	460b      	mov	r3, r1
 800506e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a10      	ldr	r2, [pc, #64]	@ (80050c8 <UART_InitCallbacksToDefault+0x4c>)
 8005088:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a0f      	ldr	r2, [pc, #60]	@ (80050cc <UART_InitCallbacksToDefault+0x50>)
 800508e:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a0f      	ldr	r2, [pc, #60]	@ (80050d0 <UART_InitCallbacksToDefault+0x54>)
 8005094:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a0e      	ldr	r2, [pc, #56]	@ (80050d4 <UART_InitCallbacksToDefault+0x58>)
 800509a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a0e      	ldr	r2, [pc, #56]	@ (80050d8 <UART_InitCallbacksToDefault+0x5c>)
 80050a0:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a0d      	ldr	r2, [pc, #52]	@ (80050dc <UART_InitCallbacksToDefault+0x60>)
 80050a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a0d      	ldr	r2, [pc, #52]	@ (80050e0 <UART_InitCallbacksToDefault+0x64>)
 80050ac:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a0c      	ldr	r2, [pc, #48]	@ (80050e4 <UART_InitCallbacksToDefault+0x68>)
 80050b2:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a0c      	ldr	r2, [pc, #48]	@ (80050e8 <UART_InitCallbacksToDefault+0x6c>)
 80050b8:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 80050ba:	bf00      	nop
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	08005001 	.word	0x08005001
 80050cc:	08004fed 	.word	0x08004fed
 80050d0:	08005015 	.word	0x08005015
 80050d4:	0800157d 	.word	0x0800157d
 80050d8:	080015ed 	.word	0x080015ed
 80050dc:	08005029 	.word	0x08005029
 80050e0:	0800503d 	.word	0x0800503d
 80050e4:	08005051 	.word	0x08005051
 80050e8:	08005065 	.word	0x08005065

080050ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	60f8      	str	r0, [r7, #12]
 80050f4:	60b9      	str	r1, [r7, #8]
 80050f6:	603b      	str	r3, [r7, #0]
 80050f8:	4613      	mov	r3, r2
 80050fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050fc:	e03b      	b.n	8005176 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050fe:	6a3b      	ldr	r3, [r7, #32]
 8005100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005104:	d037      	beq.n	8005176 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005106:	f7fd fbc1 	bl	800288c <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	6a3a      	ldr	r2, [r7, #32]
 8005112:	429a      	cmp	r2, r3
 8005114:	d302      	bcc.n	800511c <UART_WaitOnFlagUntilTimeout+0x30>
 8005116:	6a3b      	ldr	r3, [r7, #32]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d101      	bne.n	8005120 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e03a      	b.n	8005196 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	f003 0304 	and.w	r3, r3, #4
 800512a:	2b00      	cmp	r3, #0
 800512c:	d023      	beq.n	8005176 <UART_WaitOnFlagUntilTimeout+0x8a>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	2b80      	cmp	r3, #128	@ 0x80
 8005132:	d020      	beq.n	8005176 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b40      	cmp	r3, #64	@ 0x40
 8005138:	d01d      	beq.n	8005176 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0308 	and.w	r3, r3, #8
 8005144:	2b08      	cmp	r3, #8
 8005146:	d116      	bne.n	8005176 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005148:	2300      	movs	r3, #0
 800514a:	617b      	str	r3, [r7, #20]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	617b      	str	r3, [r7, #20]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	617b      	str	r3, [r7, #20]
 800515c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f000 f857 	bl	8005212 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2208      	movs	r2, #8
 8005168:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e00f      	b.n	8005196 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4013      	ands	r3, r2
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	429a      	cmp	r2, r3
 8005184:	bf0c      	ite	eq
 8005186:	2301      	moveq	r3, #1
 8005188:	2300      	movne	r3, #0
 800518a:	b2db      	uxtb	r3, r3
 800518c:	461a      	mov	r2, r3
 800518e:	79fb      	ldrb	r3, [r7, #7]
 8005190:	429a      	cmp	r2, r3
 8005192:	d0b4      	beq.n	80050fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3718      	adds	r7, #24
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800519e:	b480      	push	{r7}
 80051a0:	b085      	sub	sp, #20
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	60f8      	str	r0, [r7, #12]
 80051a6:	60b9      	str	r1, [r7, #8]
 80051a8:	4613      	mov	r3, r2
 80051aa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	88fa      	ldrh	r2, [r7, #6]
 80051b6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	88fa      	ldrh	r2, [r7, #6]
 80051bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2222      	movs	r2, #34	@ 0x22
 80051c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d007      	beq.n	80051e4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68da      	ldr	r2, [r3, #12]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051e2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	695a      	ldr	r2, [r3, #20]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f042 0201 	orr.w	r2, r2, #1
 80051f2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68da      	ldr	r2, [r3, #12]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f042 0220 	orr.w	r2, r2, #32
 8005202:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr

08005212 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005212:	b480      	push	{r7}
 8005214:	b095      	sub	sp, #84	@ 0x54
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	330c      	adds	r3, #12
 8005220:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005224:	e853 3f00 	ldrex	r3, [r3]
 8005228:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800522a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800522c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005230:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	330c      	adds	r3, #12
 8005238:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800523a:	643a      	str	r2, [r7, #64]	@ 0x40
 800523c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005240:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005242:	e841 2300 	strex	r3, r2, [r1]
 8005246:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1e5      	bne.n	800521a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3314      	adds	r3, #20
 8005254:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005256:	6a3b      	ldr	r3, [r7, #32]
 8005258:	e853 3f00 	ldrex	r3, [r3]
 800525c:	61fb      	str	r3, [r7, #28]
   return(result);
 800525e:	69fb      	ldr	r3, [r7, #28]
 8005260:	f023 0301 	bic.w	r3, r3, #1
 8005264:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	3314      	adds	r3, #20
 800526c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800526e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005270:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005274:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005276:	e841 2300 	strex	r3, r2, [r1]
 800527a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	2b00      	cmp	r3, #0
 8005280:	d1e5      	bne.n	800524e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005286:	2b01      	cmp	r3, #1
 8005288:	d119      	bne.n	80052be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	330c      	adds	r3, #12
 8005290:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	e853 3f00 	ldrex	r3, [r3]
 8005298:	60bb      	str	r3, [r7, #8]
   return(result);
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	f023 0310 	bic.w	r3, r3, #16
 80052a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	330c      	adds	r3, #12
 80052a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052aa:	61ba      	str	r2, [r7, #24]
 80052ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ae:	6979      	ldr	r1, [r7, #20]
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	e841 2300 	strex	r3, r2, [r1]
 80052b6:	613b      	str	r3, [r7, #16]
   return(result);
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1e5      	bne.n	800528a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2220      	movs	r2, #32
 80052c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2200      	movs	r2, #0
 80052ca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052cc:	bf00      	nop
 80052ce:	3754      	adds	r7, #84	@ 0x54
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052f4:	bf00      	nop
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005308:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Call user Abort complete callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005322:	68f8      	ldr	r0, [r7, #12]
 8005324:	4798      	blx	r3
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005326:	bf00      	nop
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800532e:	b480      	push	{r7}
 8005330:	b085      	sub	sp, #20
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b21      	cmp	r3, #33	@ 0x21
 8005340:	d13e      	bne.n	80053c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800534a:	d114      	bne.n	8005376 <UART_Transmit_IT+0x48>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	691b      	ldr	r3, [r3, #16]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d110      	bne.n	8005376 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a1b      	ldr	r3, [r3, #32]
 8005358:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	881b      	ldrh	r3, [r3, #0]
 800535e:	461a      	mov	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005368:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	1c9a      	adds	r2, r3, #2
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	621a      	str	r2, [r3, #32]
 8005374:	e008      	b.n	8005388 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	1c59      	adds	r1, r3, #1
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	6211      	str	r1, [r2, #32]
 8005380:	781a      	ldrb	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800538c:	b29b      	uxth	r3, r3
 800538e:	3b01      	subs	r3, #1
 8005390:	b29b      	uxth	r3, r3
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	4619      	mov	r1, r3
 8005396:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10f      	bne.n	80053bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68da      	ldr	r2, [r3, #12]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80053aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68da      	ldr	r2, [r3, #12]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80053bc:	2300      	movs	r3, #0
 80053be:	e000      	b.n	80053c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80053c0:	2302      	movs	r3, #2
  }
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b082      	sub	sp, #8
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68da      	ldr	r2, [r3, #12]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3708      	adds	r7, #8
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b08c      	sub	sp, #48	@ 0x30
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005408:	2300      	movs	r3, #0
 800540a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800540c:	2300      	movs	r3, #0
 800540e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b22      	cmp	r3, #34	@ 0x22
 800541a:	f040 80ac 	bne.w	8005576 <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005426:	d115      	bne.n	8005454 <UART_Receive_IT+0x54>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d111      	bne.n	8005454 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005434:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	b29b      	uxth	r3, r3
 800543e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005442:	b29a      	uxth	r2, r3
 8005444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005446:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544c:	1c9a      	adds	r2, r3, #2
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	629a      	str	r2, [r3, #40]	@ 0x28
 8005452:	e024      	b.n	800549e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005458:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005462:	d007      	beq.n	8005474 <UART_Receive_IT+0x74>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d10a      	bne.n	8005482 <UART_Receive_IT+0x82>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d106      	bne.n	8005482 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	b2da      	uxtb	r2, r3
 800547c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800547e:	701a      	strb	r2, [r3, #0]
 8005480:	e008      	b.n	8005494 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	b2db      	uxtb	r3, r3
 800548a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800548e:	b2da      	uxtb	r2, r3
 8005490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005492:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005498:	1c5a      	adds	r2, r3, #1
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	3b01      	subs	r3, #1
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	4619      	mov	r1, r3
 80054ac:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d15f      	bne.n	8005572 <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68da      	ldr	r2, [r3, #12]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 0220 	bic.w	r2, r2, #32
 80054c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68da      	ldr	r2, [r3, #12]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695a      	ldr	r2, [r3, #20]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f022 0201 	bic.w	r2, r2, #1
 80054e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2220      	movs	r2, #32
 80054e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d136      	bne.n	8005566 <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	330c      	adds	r3, #12
 8005504:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	e853 3f00 	ldrex	r3, [r3]
 800550c:	613b      	str	r3, [r7, #16]
   return(result);
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	f023 0310 	bic.w	r3, r3, #16
 8005514:	627b      	str	r3, [r7, #36]	@ 0x24
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	330c      	adds	r3, #12
 800551c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800551e:	623a      	str	r2, [r7, #32]
 8005520:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005522:	69f9      	ldr	r1, [r7, #28]
 8005524:	6a3a      	ldr	r2, [r7, #32]
 8005526:	e841 2300 	strex	r3, r2, [r1]
 800552a:	61bb      	str	r3, [r7, #24]
   return(result);
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1e5      	bne.n	80054fe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 0310 	and.w	r3, r3, #16
 800553c:	2b10      	cmp	r3, #16
 800553e:	d10a      	bne.n	8005556 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005540:	2300      	movs	r3, #0
 8005542:	60fb      	str	r3, [r7, #12]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	60fb      	str	r3, [r7, #12]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	60fb      	str	r3, [r7, #12]
 8005554:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 800555e:	4611      	mov	r1, r2
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	4798      	blx	r3
 8005564:	e003      	b.n	800556e <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800556e:	2300      	movs	r3, #0
 8005570:	e002      	b.n	8005578 <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 8005572:	2300      	movs	r3, #0
 8005574:	e000      	b.n	8005578 <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 8005576:	2302      	movs	r3, #2
  }
}
 8005578:	4618      	mov	r0, r3
 800557a:	3730      	adds	r7, #48	@ 0x30
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005584:	b0c0      	sub	sp, #256	@ 0x100
 8005586:	af00      	add	r7, sp, #0
 8005588:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800558c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	4bcf      	ldr	r3, [pc, #828]	@ (80058d0 <UART_SetConfig+0x350>)
 8005594:	429a      	cmp	r2, r3
 8005596:	d904      	bls.n	80055a2 <UART_SetConfig+0x22>
 8005598:	f640 6199 	movw	r1, #3737	@ 0xe99
 800559c:	48cd      	ldr	r0, [pc, #820]	@ (80058d4 <UART_SetConfig+0x354>)
 800559e:	f7fc fb09 	bl	8001bb4 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80055a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00a      	beq.n	80055c2 <UART_SetConfig+0x42>
 80055ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055b6:	d004      	beq.n	80055c2 <UART_SetConfig+0x42>
 80055b8:	f640 619a 	movw	r1, #3738	@ 0xe9a
 80055bc:	48c5      	ldr	r0, [pc, #788]	@ (80058d4 <UART_SetConfig+0x354>)
 80055be:	f7fc faf9 	bl	8001bb4 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80055c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d010      	beq.n	80055ee <UART_SetConfig+0x6e>
 80055cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055d6:	d00a      	beq.n	80055ee <UART_SetConfig+0x6e>
 80055d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80055e2:	d004      	beq.n	80055ee <UART_SetConfig+0x6e>
 80055e4:	f640 619b 	movw	r1, #3739	@ 0xe9b
 80055e8:	48ba      	ldr	r0, [pc, #744]	@ (80058d4 <UART_SetConfig+0x354>)
 80055ea:	f7fc fae3 	bl	8001bb4 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80055ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f2:	695a      	ldr	r2, [r3, #20]
 80055f4:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 80055f8:	4013      	ands	r3, r2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d104      	bne.n	8005608 <UART_SetConfig+0x88>
 80055fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005602:	695b      	ldr	r3, [r3, #20]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d104      	bne.n	8005612 <UART_SetConfig+0x92>
 8005608:	f640 619c 	movw	r1, #3740	@ 0xe9c
 800560c:	48b1      	ldr	r0, [pc, #708]	@ (80058d4 <UART_SetConfig+0x354>)
 800560e:	f7fc fad1 	bl	8001bb4 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800561e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005622:	68d9      	ldr	r1, [r3, #12]
 8005624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	ea40 0301 	orr.w	r3, r0, r1
 800562e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005634:	689a      	ldr	r2, [r3, #8]
 8005636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800563a:	691b      	ldr	r3, [r3, #16]
 800563c:	431a      	orrs	r2, r3
 800563e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005642:	695b      	ldr	r3, [r3, #20]
 8005644:	431a      	orrs	r2, r3
 8005646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	4313      	orrs	r3, r2
 800564e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800565e:	f021 010c 	bic.w	r1, r1, #12
 8005662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800566c:	430b      	orrs	r3, r1
 800566e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800567c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005680:	6999      	ldr	r1, [r3, #24]
 8005682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	ea40 0301 	orr.w	r3, r0, r1
 800568c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800568e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	4b90      	ldr	r3, [pc, #576]	@ (80058d8 <UART_SetConfig+0x358>)
 8005696:	429a      	cmp	r2, r3
 8005698:	d005      	beq.n	80056a6 <UART_SetConfig+0x126>
 800569a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	4b8e      	ldr	r3, [pc, #568]	@ (80058dc <UART_SetConfig+0x35c>)
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d104      	bne.n	80056b0 <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056a6:	f7fe ff19 	bl	80044dc <HAL_RCC_GetPCLK2Freq>
 80056aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80056ae:	e003      	b.n	80056b8 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056b0:	f7fe ff00 	bl	80044b4 <HAL_RCC_GetPCLK1Freq>
 80056b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056bc:	69db      	ldr	r3, [r3, #28]
 80056be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056c2:	f040 810f 	bne.w	80058e4 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80056c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056ca:	2200      	movs	r2, #0
 80056cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80056d0:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80056d4:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80056d8:	4622      	mov	r2, r4
 80056da:	462b      	mov	r3, r5
 80056dc:	1891      	adds	r1, r2, r2
 80056de:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056e0:	415b      	adcs	r3, r3
 80056e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80056e8:	4621      	mov	r1, r4
 80056ea:	eb12 0801 	adds.w	r8, r2, r1
 80056ee:	4629      	mov	r1, r5
 80056f0:	eb43 0901 	adc.w	r9, r3, r1
 80056f4:	f04f 0200 	mov.w	r2, #0
 80056f8:	f04f 0300 	mov.w	r3, #0
 80056fc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005700:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005704:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005708:	4690      	mov	r8, r2
 800570a:	4699      	mov	r9, r3
 800570c:	4623      	mov	r3, r4
 800570e:	eb18 0303 	adds.w	r3, r8, r3
 8005712:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005716:	462b      	mov	r3, r5
 8005718:	eb49 0303 	adc.w	r3, r9, r3
 800571c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005724:	685b      	ldr	r3, [r3, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800572c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005730:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005734:	460b      	mov	r3, r1
 8005736:	18db      	adds	r3, r3, r3
 8005738:	653b      	str	r3, [r7, #80]	@ 0x50
 800573a:	4613      	mov	r3, r2
 800573c:	eb42 0303 	adc.w	r3, r2, r3
 8005740:	657b      	str	r3, [r7, #84]	@ 0x54
 8005742:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005746:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800574a:	f7fa fda1 	bl	8000290 <__aeabi_uldivmod>
 800574e:	4602      	mov	r2, r0
 8005750:	460b      	mov	r3, r1
 8005752:	4b63      	ldr	r3, [pc, #396]	@ (80058e0 <UART_SetConfig+0x360>)
 8005754:	fba3 2302 	umull	r2, r3, r3, r2
 8005758:	095b      	lsrs	r3, r3, #5
 800575a:	011c      	lsls	r4, r3, #4
 800575c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005760:	2200      	movs	r2, #0
 8005762:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005766:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800576a:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800576e:	4642      	mov	r2, r8
 8005770:	464b      	mov	r3, r9
 8005772:	1891      	adds	r1, r2, r2
 8005774:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005776:	415b      	adcs	r3, r3
 8005778:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800577a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800577e:	4641      	mov	r1, r8
 8005780:	eb12 0a01 	adds.w	sl, r2, r1
 8005784:	4649      	mov	r1, r9
 8005786:	eb43 0b01 	adc.w	fp, r3, r1
 800578a:	f04f 0200 	mov.w	r2, #0
 800578e:	f04f 0300 	mov.w	r3, #0
 8005792:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005796:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800579a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800579e:	4692      	mov	sl, r2
 80057a0:	469b      	mov	fp, r3
 80057a2:	4643      	mov	r3, r8
 80057a4:	eb1a 0303 	adds.w	r3, sl, r3
 80057a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057ac:	464b      	mov	r3, r9
 80057ae:	eb4b 0303 	adc.w	r3, fp, r3
 80057b2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057c2:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80057c6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80057ca:	460b      	mov	r3, r1
 80057cc:	18db      	adds	r3, r3, r3
 80057ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80057d0:	4613      	mov	r3, r2
 80057d2:	eb42 0303 	adc.w	r3, r2, r3
 80057d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80057d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80057dc:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80057e0:	f7fa fd56 	bl	8000290 <__aeabi_uldivmod>
 80057e4:	4602      	mov	r2, r0
 80057e6:	460b      	mov	r3, r1
 80057e8:	4611      	mov	r1, r2
 80057ea:	4b3d      	ldr	r3, [pc, #244]	@ (80058e0 <UART_SetConfig+0x360>)
 80057ec:	fba3 2301 	umull	r2, r3, r3, r1
 80057f0:	095b      	lsrs	r3, r3, #5
 80057f2:	2264      	movs	r2, #100	@ 0x64
 80057f4:	fb02 f303 	mul.w	r3, r2, r3
 80057f8:	1acb      	subs	r3, r1, r3
 80057fa:	00db      	lsls	r3, r3, #3
 80057fc:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005800:	4b37      	ldr	r3, [pc, #220]	@ (80058e0 <UART_SetConfig+0x360>)
 8005802:	fba3 2302 	umull	r2, r3, r3, r2
 8005806:	095b      	lsrs	r3, r3, #5
 8005808:	005b      	lsls	r3, r3, #1
 800580a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800580e:	441c      	add	r4, r3
 8005810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005814:	2200      	movs	r2, #0
 8005816:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800581a:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800581e:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005822:	4642      	mov	r2, r8
 8005824:	464b      	mov	r3, r9
 8005826:	1891      	adds	r1, r2, r2
 8005828:	63b9      	str	r1, [r7, #56]	@ 0x38
 800582a:	415b      	adcs	r3, r3
 800582c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800582e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005832:	4641      	mov	r1, r8
 8005834:	1851      	adds	r1, r2, r1
 8005836:	6339      	str	r1, [r7, #48]	@ 0x30
 8005838:	4649      	mov	r1, r9
 800583a:	414b      	adcs	r3, r1
 800583c:	637b      	str	r3, [r7, #52]	@ 0x34
 800583e:	f04f 0200 	mov.w	r2, #0
 8005842:	f04f 0300 	mov.w	r3, #0
 8005846:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800584a:	4659      	mov	r1, fp
 800584c:	00cb      	lsls	r3, r1, #3
 800584e:	4651      	mov	r1, sl
 8005850:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005854:	4651      	mov	r1, sl
 8005856:	00ca      	lsls	r2, r1, #3
 8005858:	4610      	mov	r0, r2
 800585a:	4619      	mov	r1, r3
 800585c:	4603      	mov	r3, r0
 800585e:	4642      	mov	r2, r8
 8005860:	189b      	adds	r3, r3, r2
 8005862:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005866:	464b      	mov	r3, r9
 8005868:	460a      	mov	r2, r1
 800586a:	eb42 0303 	adc.w	r3, r2, r3
 800586e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800587e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005882:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005886:	460b      	mov	r3, r1
 8005888:	18db      	adds	r3, r3, r3
 800588a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800588c:	4613      	mov	r3, r2
 800588e:	eb42 0303 	adc.w	r3, r2, r3
 8005892:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005894:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005898:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800589c:	f7fa fcf8 	bl	8000290 <__aeabi_uldivmod>
 80058a0:	4602      	mov	r2, r0
 80058a2:	460b      	mov	r3, r1
 80058a4:	4b0e      	ldr	r3, [pc, #56]	@ (80058e0 <UART_SetConfig+0x360>)
 80058a6:	fba3 1302 	umull	r1, r3, r3, r2
 80058aa:	095b      	lsrs	r3, r3, #5
 80058ac:	2164      	movs	r1, #100	@ 0x64
 80058ae:	fb01 f303 	mul.w	r3, r1, r3
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	00db      	lsls	r3, r3, #3
 80058b6:	3332      	adds	r3, #50	@ 0x32
 80058b8:	4a09      	ldr	r2, [pc, #36]	@ (80058e0 <UART_SetConfig+0x360>)
 80058ba:	fba2 2303 	umull	r2, r3, r2, r3
 80058be:	095b      	lsrs	r3, r3, #5
 80058c0:	f003 0207 	and.w	r2, r3, #7
 80058c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4422      	add	r2, r4
 80058cc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80058ce:	e109      	b.n	8005ae4 <UART_SetConfig+0x564>
 80058d0:	00a037a0 	.word	0x00a037a0
 80058d4:	0800723c 	.word	0x0800723c
 80058d8:	40011000 	.word	0x40011000
 80058dc:	40011400 	.word	0x40011400
 80058e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058e8:	2200      	movs	r2, #0
 80058ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80058f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80058f6:	4642      	mov	r2, r8
 80058f8:	464b      	mov	r3, r9
 80058fa:	1891      	adds	r1, r2, r2
 80058fc:	6239      	str	r1, [r7, #32]
 80058fe:	415b      	adcs	r3, r3
 8005900:	627b      	str	r3, [r7, #36]	@ 0x24
 8005902:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005906:	4641      	mov	r1, r8
 8005908:	1854      	adds	r4, r2, r1
 800590a:	4649      	mov	r1, r9
 800590c:	eb43 0501 	adc.w	r5, r3, r1
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	f04f 0300 	mov.w	r3, #0
 8005918:	00eb      	lsls	r3, r5, #3
 800591a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800591e:	00e2      	lsls	r2, r4, #3
 8005920:	4614      	mov	r4, r2
 8005922:	461d      	mov	r5, r3
 8005924:	4643      	mov	r3, r8
 8005926:	18e3      	adds	r3, r4, r3
 8005928:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800592c:	464b      	mov	r3, r9
 800592e:	eb45 0303 	adc.w	r3, r5, r3
 8005932:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005942:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005946:	f04f 0200 	mov.w	r2, #0
 800594a:	f04f 0300 	mov.w	r3, #0
 800594e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005952:	4629      	mov	r1, r5
 8005954:	008b      	lsls	r3, r1, #2
 8005956:	4621      	mov	r1, r4
 8005958:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800595c:	4621      	mov	r1, r4
 800595e:	008a      	lsls	r2, r1, #2
 8005960:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005964:	f7fa fc94 	bl	8000290 <__aeabi_uldivmod>
 8005968:	4602      	mov	r2, r0
 800596a:	460b      	mov	r3, r1
 800596c:	4b60      	ldr	r3, [pc, #384]	@ (8005af0 <UART_SetConfig+0x570>)
 800596e:	fba3 2302 	umull	r2, r3, r3, r2
 8005972:	095b      	lsrs	r3, r3, #5
 8005974:	011c      	lsls	r4, r3, #4
 8005976:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800597a:	2200      	movs	r2, #0
 800597c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005980:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005984:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005988:	4642      	mov	r2, r8
 800598a:	464b      	mov	r3, r9
 800598c:	1891      	adds	r1, r2, r2
 800598e:	61b9      	str	r1, [r7, #24]
 8005990:	415b      	adcs	r3, r3
 8005992:	61fb      	str	r3, [r7, #28]
 8005994:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005998:	4641      	mov	r1, r8
 800599a:	1851      	adds	r1, r2, r1
 800599c:	6139      	str	r1, [r7, #16]
 800599e:	4649      	mov	r1, r9
 80059a0:	414b      	adcs	r3, r1
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	f04f 0200 	mov.w	r2, #0
 80059a8:	f04f 0300 	mov.w	r3, #0
 80059ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059b0:	4659      	mov	r1, fp
 80059b2:	00cb      	lsls	r3, r1, #3
 80059b4:	4651      	mov	r1, sl
 80059b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059ba:	4651      	mov	r1, sl
 80059bc:	00ca      	lsls	r2, r1, #3
 80059be:	4610      	mov	r0, r2
 80059c0:	4619      	mov	r1, r3
 80059c2:	4603      	mov	r3, r0
 80059c4:	4642      	mov	r2, r8
 80059c6:	189b      	adds	r3, r3, r2
 80059c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059cc:	464b      	mov	r3, r9
 80059ce:	460a      	mov	r2, r1
 80059d0:	eb42 0303 	adc.w	r3, r2, r3
 80059d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80059e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80059e4:	f04f 0200 	mov.w	r2, #0
 80059e8:	f04f 0300 	mov.w	r3, #0
 80059ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80059f0:	4649      	mov	r1, r9
 80059f2:	008b      	lsls	r3, r1, #2
 80059f4:	4641      	mov	r1, r8
 80059f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059fa:	4641      	mov	r1, r8
 80059fc:	008a      	lsls	r2, r1, #2
 80059fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005a02:	f7fa fc45 	bl	8000290 <__aeabi_uldivmod>
 8005a06:	4602      	mov	r2, r0
 8005a08:	460b      	mov	r3, r1
 8005a0a:	4611      	mov	r1, r2
 8005a0c:	4b38      	ldr	r3, [pc, #224]	@ (8005af0 <UART_SetConfig+0x570>)
 8005a0e:	fba3 2301 	umull	r2, r3, r3, r1
 8005a12:	095b      	lsrs	r3, r3, #5
 8005a14:	2264      	movs	r2, #100	@ 0x64
 8005a16:	fb02 f303 	mul.w	r3, r2, r3
 8005a1a:	1acb      	subs	r3, r1, r3
 8005a1c:	011b      	lsls	r3, r3, #4
 8005a1e:	3332      	adds	r3, #50	@ 0x32
 8005a20:	4a33      	ldr	r2, [pc, #204]	@ (8005af0 <UART_SetConfig+0x570>)
 8005a22:	fba2 2303 	umull	r2, r3, r2, r3
 8005a26:	095b      	lsrs	r3, r3, #5
 8005a28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a2c:	441c      	add	r4, r3
 8005a2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a32:	2200      	movs	r2, #0
 8005a34:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a36:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a38:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a3c:	4642      	mov	r2, r8
 8005a3e:	464b      	mov	r3, r9
 8005a40:	1891      	adds	r1, r2, r2
 8005a42:	60b9      	str	r1, [r7, #8]
 8005a44:	415b      	adcs	r3, r3
 8005a46:	60fb      	str	r3, [r7, #12]
 8005a48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a4c:	4641      	mov	r1, r8
 8005a4e:	1851      	adds	r1, r2, r1
 8005a50:	6039      	str	r1, [r7, #0]
 8005a52:	4649      	mov	r1, r9
 8005a54:	414b      	adcs	r3, r1
 8005a56:	607b      	str	r3, [r7, #4]
 8005a58:	f04f 0200 	mov.w	r2, #0
 8005a5c:	f04f 0300 	mov.w	r3, #0
 8005a60:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a64:	4659      	mov	r1, fp
 8005a66:	00cb      	lsls	r3, r1, #3
 8005a68:	4651      	mov	r1, sl
 8005a6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a6e:	4651      	mov	r1, sl
 8005a70:	00ca      	lsls	r2, r1, #3
 8005a72:	4610      	mov	r0, r2
 8005a74:	4619      	mov	r1, r3
 8005a76:	4603      	mov	r3, r0
 8005a78:	4642      	mov	r2, r8
 8005a7a:	189b      	adds	r3, r3, r2
 8005a7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a7e:	464b      	mov	r3, r9
 8005a80:	460a      	mov	r2, r1
 8005a82:	eb42 0303 	adc.w	r3, r2, r3
 8005a86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a92:	667a      	str	r2, [r7, #100]	@ 0x64
 8005a94:	f04f 0200 	mov.w	r2, #0
 8005a98:	f04f 0300 	mov.w	r3, #0
 8005a9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005aa0:	4649      	mov	r1, r9
 8005aa2:	008b      	lsls	r3, r1, #2
 8005aa4:	4641      	mov	r1, r8
 8005aa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aaa:	4641      	mov	r1, r8
 8005aac:	008a      	lsls	r2, r1, #2
 8005aae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ab2:	f7fa fbed 	bl	8000290 <__aeabi_uldivmod>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	460b      	mov	r3, r1
 8005aba:	4b0d      	ldr	r3, [pc, #52]	@ (8005af0 <UART_SetConfig+0x570>)
 8005abc:	fba3 1302 	umull	r1, r3, r3, r2
 8005ac0:	095b      	lsrs	r3, r3, #5
 8005ac2:	2164      	movs	r1, #100	@ 0x64
 8005ac4:	fb01 f303 	mul.w	r3, r1, r3
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	011b      	lsls	r3, r3, #4
 8005acc:	3332      	adds	r3, #50	@ 0x32
 8005ace:	4a08      	ldr	r2, [pc, #32]	@ (8005af0 <UART_SetConfig+0x570>)
 8005ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad4:	095b      	lsrs	r3, r3, #5
 8005ad6:	f003 020f 	and.w	r2, r3, #15
 8005ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4422      	add	r2, r4
 8005ae2:	609a      	str	r2, [r3, #8]
}
 8005ae4:	bf00      	nop
 8005ae6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005aea:	46bd      	mov	sp, r7
 8005aec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005af0:	51eb851f 	.word	0x51eb851f

08005af4 <_strtoul_l.isra.0>:
 8005af4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005af8:	4e34      	ldr	r6, [pc, #208]	@ (8005bcc <_strtoul_l.isra.0+0xd8>)
 8005afa:	4686      	mov	lr, r0
 8005afc:	460d      	mov	r5, r1
 8005afe:	4628      	mov	r0, r5
 8005b00:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b04:	5d37      	ldrb	r7, [r6, r4]
 8005b06:	f017 0708 	ands.w	r7, r7, #8
 8005b0a:	d1f8      	bne.n	8005afe <_strtoul_l.isra.0+0xa>
 8005b0c:	2c2d      	cmp	r4, #45	@ 0x2d
 8005b0e:	d110      	bne.n	8005b32 <_strtoul_l.isra.0+0x3e>
 8005b10:	782c      	ldrb	r4, [r5, #0]
 8005b12:	2701      	movs	r7, #1
 8005b14:	1c85      	adds	r5, r0, #2
 8005b16:	f033 0010 	bics.w	r0, r3, #16
 8005b1a:	d115      	bne.n	8005b48 <_strtoul_l.isra.0+0x54>
 8005b1c:	2c30      	cmp	r4, #48	@ 0x30
 8005b1e:	d10d      	bne.n	8005b3c <_strtoul_l.isra.0+0x48>
 8005b20:	7828      	ldrb	r0, [r5, #0]
 8005b22:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8005b26:	2858      	cmp	r0, #88	@ 0x58
 8005b28:	d108      	bne.n	8005b3c <_strtoul_l.isra.0+0x48>
 8005b2a:	786c      	ldrb	r4, [r5, #1]
 8005b2c:	3502      	adds	r5, #2
 8005b2e:	2310      	movs	r3, #16
 8005b30:	e00a      	b.n	8005b48 <_strtoul_l.isra.0+0x54>
 8005b32:	2c2b      	cmp	r4, #43	@ 0x2b
 8005b34:	bf04      	itt	eq
 8005b36:	782c      	ldrbeq	r4, [r5, #0]
 8005b38:	1c85      	addeq	r5, r0, #2
 8005b3a:	e7ec      	b.n	8005b16 <_strtoul_l.isra.0+0x22>
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d1f6      	bne.n	8005b2e <_strtoul_l.isra.0+0x3a>
 8005b40:	2c30      	cmp	r4, #48	@ 0x30
 8005b42:	bf14      	ite	ne
 8005b44:	230a      	movne	r3, #10
 8005b46:	2308      	moveq	r3, #8
 8005b48:	f04f 38ff 	mov.w	r8, #4294967295
 8005b4c:	2600      	movs	r6, #0
 8005b4e:	fbb8 f8f3 	udiv	r8, r8, r3
 8005b52:	fb03 f908 	mul.w	r9, r3, r8
 8005b56:	ea6f 0909 	mvn.w	r9, r9
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8005b60:	f1bc 0f09 	cmp.w	ip, #9
 8005b64:	d810      	bhi.n	8005b88 <_strtoul_l.isra.0+0x94>
 8005b66:	4664      	mov	r4, ip
 8005b68:	42a3      	cmp	r3, r4
 8005b6a:	dd1e      	ble.n	8005baa <_strtoul_l.isra.0+0xb6>
 8005b6c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8005b70:	d007      	beq.n	8005b82 <_strtoul_l.isra.0+0x8e>
 8005b72:	4580      	cmp	r8, r0
 8005b74:	d316      	bcc.n	8005ba4 <_strtoul_l.isra.0+0xb0>
 8005b76:	d101      	bne.n	8005b7c <_strtoul_l.isra.0+0x88>
 8005b78:	45a1      	cmp	r9, r4
 8005b7a:	db13      	blt.n	8005ba4 <_strtoul_l.isra.0+0xb0>
 8005b7c:	fb00 4003 	mla	r0, r0, r3, r4
 8005b80:	2601      	movs	r6, #1
 8005b82:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b86:	e7e9      	b.n	8005b5c <_strtoul_l.isra.0+0x68>
 8005b88:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8005b8c:	f1bc 0f19 	cmp.w	ip, #25
 8005b90:	d801      	bhi.n	8005b96 <_strtoul_l.isra.0+0xa2>
 8005b92:	3c37      	subs	r4, #55	@ 0x37
 8005b94:	e7e8      	b.n	8005b68 <_strtoul_l.isra.0+0x74>
 8005b96:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8005b9a:	f1bc 0f19 	cmp.w	ip, #25
 8005b9e:	d804      	bhi.n	8005baa <_strtoul_l.isra.0+0xb6>
 8005ba0:	3c57      	subs	r4, #87	@ 0x57
 8005ba2:	e7e1      	b.n	8005b68 <_strtoul_l.isra.0+0x74>
 8005ba4:	f04f 36ff 	mov.w	r6, #4294967295
 8005ba8:	e7eb      	b.n	8005b82 <_strtoul_l.isra.0+0x8e>
 8005baa:	1c73      	adds	r3, r6, #1
 8005bac:	d106      	bne.n	8005bbc <_strtoul_l.isra.0+0xc8>
 8005bae:	2322      	movs	r3, #34	@ 0x22
 8005bb0:	f8ce 3000 	str.w	r3, [lr]
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	b932      	cbnz	r2, 8005bc6 <_strtoul_l.isra.0+0xd2>
 8005bb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005bbc:	b107      	cbz	r7, 8005bc0 <_strtoul_l.isra.0+0xcc>
 8005bbe:	4240      	negs	r0, r0
 8005bc0:	2a00      	cmp	r2, #0
 8005bc2:	d0f9      	beq.n	8005bb8 <_strtoul_l.isra.0+0xc4>
 8005bc4:	b106      	cbz	r6, 8005bc8 <_strtoul_l.isra.0+0xd4>
 8005bc6:	1e69      	subs	r1, r5, #1
 8005bc8:	6011      	str	r1, [r2, #0]
 8005bca:	e7f5      	b.n	8005bb8 <_strtoul_l.isra.0+0xc4>
 8005bcc:	08007391 	.word	0x08007391

08005bd0 <strtoul>:
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	460a      	mov	r2, r1
 8005bd4:	4601      	mov	r1, r0
 8005bd6:	4802      	ldr	r0, [pc, #8]	@ (8005be0 <strtoul+0x10>)
 8005bd8:	6800      	ldr	r0, [r0, #0]
 8005bda:	f7ff bf8b 	b.w	8005af4 <_strtoul_l.isra.0>
 8005bde:	bf00      	nop
 8005be0:	20000038 	.word	0x20000038

08005be4 <std>:
 8005be4:	2300      	movs	r3, #0
 8005be6:	b510      	push	{r4, lr}
 8005be8:	4604      	mov	r4, r0
 8005bea:	e9c0 3300 	strd	r3, r3, [r0]
 8005bee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bf2:	6083      	str	r3, [r0, #8]
 8005bf4:	8181      	strh	r1, [r0, #12]
 8005bf6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005bf8:	81c2      	strh	r2, [r0, #14]
 8005bfa:	6183      	str	r3, [r0, #24]
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	2208      	movs	r2, #8
 8005c00:	305c      	adds	r0, #92	@ 0x5c
 8005c02:	f000 f92a 	bl	8005e5a <memset>
 8005c06:	4b0d      	ldr	r3, [pc, #52]	@ (8005c3c <std+0x58>)
 8005c08:	6263      	str	r3, [r4, #36]	@ 0x24
 8005c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c40 <std+0x5c>)
 8005c0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c44 <std+0x60>)
 8005c10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c12:	4b0d      	ldr	r3, [pc, #52]	@ (8005c48 <std+0x64>)
 8005c14:	6323      	str	r3, [r4, #48]	@ 0x30
 8005c16:	4b0d      	ldr	r3, [pc, #52]	@ (8005c4c <std+0x68>)
 8005c18:	6224      	str	r4, [r4, #32]
 8005c1a:	429c      	cmp	r4, r3
 8005c1c:	d006      	beq.n	8005c2c <std+0x48>
 8005c1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005c22:	4294      	cmp	r4, r2
 8005c24:	d002      	beq.n	8005c2c <std+0x48>
 8005c26:	33d0      	adds	r3, #208	@ 0xd0
 8005c28:	429c      	cmp	r4, r3
 8005c2a:	d105      	bne.n	8005c38 <std+0x54>
 8005c2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c34:	f000 ba20 	b.w	8006078 <__retarget_lock_init_recursive>
 8005c38:	bd10      	pop	{r4, pc}
 8005c3a:	bf00      	nop
 8005c3c:	08005dd5 	.word	0x08005dd5
 8005c40:	08005df7 	.word	0x08005df7
 8005c44:	08005e2f 	.word	0x08005e2f
 8005c48:	08005e53 	.word	0x08005e53
 8005c4c:	200012bc 	.word	0x200012bc

08005c50 <stdio_exit_handler>:
 8005c50:	4a02      	ldr	r2, [pc, #8]	@ (8005c5c <stdio_exit_handler+0xc>)
 8005c52:	4903      	ldr	r1, [pc, #12]	@ (8005c60 <stdio_exit_handler+0x10>)
 8005c54:	4803      	ldr	r0, [pc, #12]	@ (8005c64 <stdio_exit_handler+0x14>)
 8005c56:	f000 b869 	b.w	8005d2c <_fwalk_sglue>
 8005c5a:	bf00      	nop
 8005c5c:	2000002c 	.word	0x2000002c
 8005c60:	080069a9 	.word	0x080069a9
 8005c64:	2000003c 	.word	0x2000003c

08005c68 <cleanup_stdio>:
 8005c68:	6841      	ldr	r1, [r0, #4]
 8005c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c9c <cleanup_stdio+0x34>)
 8005c6c:	4299      	cmp	r1, r3
 8005c6e:	b510      	push	{r4, lr}
 8005c70:	4604      	mov	r4, r0
 8005c72:	d001      	beq.n	8005c78 <cleanup_stdio+0x10>
 8005c74:	f000 fe98 	bl	80069a8 <_fflush_r>
 8005c78:	68a1      	ldr	r1, [r4, #8]
 8005c7a:	4b09      	ldr	r3, [pc, #36]	@ (8005ca0 <cleanup_stdio+0x38>)
 8005c7c:	4299      	cmp	r1, r3
 8005c7e:	d002      	beq.n	8005c86 <cleanup_stdio+0x1e>
 8005c80:	4620      	mov	r0, r4
 8005c82:	f000 fe91 	bl	80069a8 <_fflush_r>
 8005c86:	68e1      	ldr	r1, [r4, #12]
 8005c88:	4b06      	ldr	r3, [pc, #24]	@ (8005ca4 <cleanup_stdio+0x3c>)
 8005c8a:	4299      	cmp	r1, r3
 8005c8c:	d004      	beq.n	8005c98 <cleanup_stdio+0x30>
 8005c8e:	4620      	mov	r0, r4
 8005c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c94:	f000 be88 	b.w	80069a8 <_fflush_r>
 8005c98:	bd10      	pop	{r4, pc}
 8005c9a:	bf00      	nop
 8005c9c:	200012bc 	.word	0x200012bc
 8005ca0:	20001324 	.word	0x20001324
 8005ca4:	2000138c 	.word	0x2000138c

08005ca8 <global_stdio_init.part.0>:
 8005ca8:	b510      	push	{r4, lr}
 8005caa:	4b0b      	ldr	r3, [pc, #44]	@ (8005cd8 <global_stdio_init.part.0+0x30>)
 8005cac:	4c0b      	ldr	r4, [pc, #44]	@ (8005cdc <global_stdio_init.part.0+0x34>)
 8005cae:	4a0c      	ldr	r2, [pc, #48]	@ (8005ce0 <global_stdio_init.part.0+0x38>)
 8005cb0:	601a      	str	r2, [r3, #0]
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	2104      	movs	r1, #4
 8005cb8:	f7ff ff94 	bl	8005be4 <std>
 8005cbc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	2109      	movs	r1, #9
 8005cc4:	f7ff ff8e 	bl	8005be4 <std>
 8005cc8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ccc:	2202      	movs	r2, #2
 8005cce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cd2:	2112      	movs	r1, #18
 8005cd4:	f7ff bf86 	b.w	8005be4 <std>
 8005cd8:	200013f4 	.word	0x200013f4
 8005cdc:	200012bc 	.word	0x200012bc
 8005ce0:	08005c51 	.word	0x08005c51

08005ce4 <__sfp_lock_acquire>:
 8005ce4:	4801      	ldr	r0, [pc, #4]	@ (8005cec <__sfp_lock_acquire+0x8>)
 8005ce6:	f000 b9c8 	b.w	800607a <__retarget_lock_acquire_recursive>
 8005cea:	bf00      	nop
 8005cec:	200013fd 	.word	0x200013fd

08005cf0 <__sfp_lock_release>:
 8005cf0:	4801      	ldr	r0, [pc, #4]	@ (8005cf8 <__sfp_lock_release+0x8>)
 8005cf2:	f000 b9c3 	b.w	800607c <__retarget_lock_release_recursive>
 8005cf6:	bf00      	nop
 8005cf8:	200013fd 	.word	0x200013fd

08005cfc <__sinit>:
 8005cfc:	b510      	push	{r4, lr}
 8005cfe:	4604      	mov	r4, r0
 8005d00:	f7ff fff0 	bl	8005ce4 <__sfp_lock_acquire>
 8005d04:	6a23      	ldr	r3, [r4, #32]
 8005d06:	b11b      	cbz	r3, 8005d10 <__sinit+0x14>
 8005d08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d0c:	f7ff bff0 	b.w	8005cf0 <__sfp_lock_release>
 8005d10:	4b04      	ldr	r3, [pc, #16]	@ (8005d24 <__sinit+0x28>)
 8005d12:	6223      	str	r3, [r4, #32]
 8005d14:	4b04      	ldr	r3, [pc, #16]	@ (8005d28 <__sinit+0x2c>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d1f5      	bne.n	8005d08 <__sinit+0xc>
 8005d1c:	f7ff ffc4 	bl	8005ca8 <global_stdio_init.part.0>
 8005d20:	e7f2      	b.n	8005d08 <__sinit+0xc>
 8005d22:	bf00      	nop
 8005d24:	08005c69 	.word	0x08005c69
 8005d28:	200013f4 	.word	0x200013f4

08005d2c <_fwalk_sglue>:
 8005d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d30:	4607      	mov	r7, r0
 8005d32:	4688      	mov	r8, r1
 8005d34:	4614      	mov	r4, r2
 8005d36:	2600      	movs	r6, #0
 8005d38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d3c:	f1b9 0901 	subs.w	r9, r9, #1
 8005d40:	d505      	bpl.n	8005d4e <_fwalk_sglue+0x22>
 8005d42:	6824      	ldr	r4, [r4, #0]
 8005d44:	2c00      	cmp	r4, #0
 8005d46:	d1f7      	bne.n	8005d38 <_fwalk_sglue+0xc>
 8005d48:	4630      	mov	r0, r6
 8005d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d4e:	89ab      	ldrh	r3, [r5, #12]
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d907      	bls.n	8005d64 <_fwalk_sglue+0x38>
 8005d54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	d003      	beq.n	8005d64 <_fwalk_sglue+0x38>
 8005d5c:	4629      	mov	r1, r5
 8005d5e:	4638      	mov	r0, r7
 8005d60:	47c0      	blx	r8
 8005d62:	4306      	orrs	r6, r0
 8005d64:	3568      	adds	r5, #104	@ 0x68
 8005d66:	e7e9      	b.n	8005d3c <_fwalk_sglue+0x10>

08005d68 <sniprintf>:
 8005d68:	b40c      	push	{r2, r3}
 8005d6a:	b530      	push	{r4, r5, lr}
 8005d6c:	4b18      	ldr	r3, [pc, #96]	@ (8005dd0 <sniprintf+0x68>)
 8005d6e:	1e0c      	subs	r4, r1, #0
 8005d70:	681d      	ldr	r5, [r3, #0]
 8005d72:	b09d      	sub	sp, #116	@ 0x74
 8005d74:	da08      	bge.n	8005d88 <sniprintf+0x20>
 8005d76:	238b      	movs	r3, #139	@ 0x8b
 8005d78:	602b      	str	r3, [r5, #0]
 8005d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7e:	b01d      	add	sp, #116	@ 0x74
 8005d80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d84:	b002      	add	sp, #8
 8005d86:	4770      	bx	lr
 8005d88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d90:	f04f 0300 	mov.w	r3, #0
 8005d94:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005d96:	bf14      	ite	ne
 8005d98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d9c:	4623      	moveq	r3, r4
 8005d9e:	9304      	str	r3, [sp, #16]
 8005da0:	9307      	str	r3, [sp, #28]
 8005da2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005da6:	9002      	str	r0, [sp, #8]
 8005da8:	9006      	str	r0, [sp, #24]
 8005daa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005dae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005db0:	ab21      	add	r3, sp, #132	@ 0x84
 8005db2:	a902      	add	r1, sp, #8
 8005db4:	4628      	mov	r0, r5
 8005db6:	9301      	str	r3, [sp, #4]
 8005db8:	f000 faea 	bl	8006390 <_svfiprintf_r>
 8005dbc:	1c43      	adds	r3, r0, #1
 8005dbe:	bfbc      	itt	lt
 8005dc0:	238b      	movlt	r3, #139	@ 0x8b
 8005dc2:	602b      	strlt	r3, [r5, #0]
 8005dc4:	2c00      	cmp	r4, #0
 8005dc6:	d0da      	beq.n	8005d7e <sniprintf+0x16>
 8005dc8:	9b02      	ldr	r3, [sp, #8]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	701a      	strb	r2, [r3, #0]
 8005dce:	e7d6      	b.n	8005d7e <sniprintf+0x16>
 8005dd0:	20000038 	.word	0x20000038

08005dd4 <__sread>:
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	460c      	mov	r4, r1
 8005dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ddc:	f000 f8fe 	bl	8005fdc <_read_r>
 8005de0:	2800      	cmp	r0, #0
 8005de2:	bfab      	itete	ge
 8005de4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005de6:	89a3      	ldrhlt	r3, [r4, #12]
 8005de8:	181b      	addge	r3, r3, r0
 8005dea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005dee:	bfac      	ite	ge
 8005df0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005df2:	81a3      	strhlt	r3, [r4, #12]
 8005df4:	bd10      	pop	{r4, pc}

08005df6 <__swrite>:
 8005df6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dfa:	461f      	mov	r7, r3
 8005dfc:	898b      	ldrh	r3, [r1, #12]
 8005dfe:	05db      	lsls	r3, r3, #23
 8005e00:	4605      	mov	r5, r0
 8005e02:	460c      	mov	r4, r1
 8005e04:	4616      	mov	r6, r2
 8005e06:	d505      	bpl.n	8005e14 <__swrite+0x1e>
 8005e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f000 f8d2 	bl	8005fb8 <_lseek_r>
 8005e14:	89a3      	ldrh	r3, [r4, #12]
 8005e16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e1e:	81a3      	strh	r3, [r4, #12]
 8005e20:	4632      	mov	r2, r6
 8005e22:	463b      	mov	r3, r7
 8005e24:	4628      	mov	r0, r5
 8005e26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e2a:	f000 b8e9 	b.w	8006000 <_write_r>

08005e2e <__sseek>:
 8005e2e:	b510      	push	{r4, lr}
 8005e30:	460c      	mov	r4, r1
 8005e32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e36:	f000 f8bf 	bl	8005fb8 <_lseek_r>
 8005e3a:	1c43      	adds	r3, r0, #1
 8005e3c:	89a3      	ldrh	r3, [r4, #12]
 8005e3e:	bf15      	itete	ne
 8005e40:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005e42:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005e46:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005e4a:	81a3      	strheq	r3, [r4, #12]
 8005e4c:	bf18      	it	ne
 8005e4e:	81a3      	strhne	r3, [r4, #12]
 8005e50:	bd10      	pop	{r4, pc}

08005e52 <__sclose>:
 8005e52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e56:	f000 b89f 	b.w	8005f98 <_close_r>

08005e5a <memset>:
 8005e5a:	4402      	add	r2, r0
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d100      	bne.n	8005e64 <memset+0xa>
 8005e62:	4770      	bx	lr
 8005e64:	f803 1b01 	strb.w	r1, [r3], #1
 8005e68:	e7f9      	b.n	8005e5e <memset+0x4>

08005e6a <strncmp>:
 8005e6a:	b510      	push	{r4, lr}
 8005e6c:	b16a      	cbz	r2, 8005e8a <strncmp+0x20>
 8005e6e:	3901      	subs	r1, #1
 8005e70:	1884      	adds	r4, r0, r2
 8005e72:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e76:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d103      	bne.n	8005e86 <strncmp+0x1c>
 8005e7e:	42a0      	cmp	r0, r4
 8005e80:	d001      	beq.n	8005e86 <strncmp+0x1c>
 8005e82:	2a00      	cmp	r2, #0
 8005e84:	d1f5      	bne.n	8005e72 <strncmp+0x8>
 8005e86:	1ad0      	subs	r0, r2, r3
 8005e88:	bd10      	pop	{r4, pc}
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	e7fc      	b.n	8005e88 <strncmp+0x1e>

08005e8e <strncpy>:
 8005e8e:	b510      	push	{r4, lr}
 8005e90:	3901      	subs	r1, #1
 8005e92:	4603      	mov	r3, r0
 8005e94:	b132      	cbz	r2, 8005ea4 <strncpy+0x16>
 8005e96:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005e9a:	f803 4b01 	strb.w	r4, [r3], #1
 8005e9e:	3a01      	subs	r2, #1
 8005ea0:	2c00      	cmp	r4, #0
 8005ea2:	d1f7      	bne.n	8005e94 <strncpy+0x6>
 8005ea4:	441a      	add	r2, r3
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d100      	bne.n	8005eae <strncpy+0x20>
 8005eac:	bd10      	pop	{r4, pc}
 8005eae:	f803 1b01 	strb.w	r1, [r3], #1
 8005eb2:	e7f9      	b.n	8005ea8 <strncpy+0x1a>

08005eb4 <strtok>:
 8005eb4:	4b16      	ldr	r3, [pc, #88]	@ (8005f10 <strtok+0x5c>)
 8005eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005eba:	681f      	ldr	r7, [r3, #0]
 8005ebc:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8005ebe:	4605      	mov	r5, r0
 8005ec0:	460e      	mov	r6, r1
 8005ec2:	b9ec      	cbnz	r4, 8005f00 <strtok+0x4c>
 8005ec4:	2050      	movs	r0, #80	@ 0x50
 8005ec6:	f000 f951 	bl	800616c <malloc>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	6478      	str	r0, [r7, #68]	@ 0x44
 8005ece:	b920      	cbnz	r0, 8005eda <strtok+0x26>
 8005ed0:	4b10      	ldr	r3, [pc, #64]	@ (8005f14 <strtok+0x60>)
 8005ed2:	4811      	ldr	r0, [pc, #68]	@ (8005f18 <strtok+0x64>)
 8005ed4:	215b      	movs	r1, #91	@ 0x5b
 8005ed6:	f000 f8e1 	bl	800609c <__assert_func>
 8005eda:	e9c0 4400 	strd	r4, r4, [r0]
 8005ede:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005ee2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005ee6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8005eea:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8005eee:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8005ef2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8005ef6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8005efa:	6184      	str	r4, [r0, #24]
 8005efc:	7704      	strb	r4, [r0, #28]
 8005efe:	6244      	str	r4, [r0, #36]	@ 0x24
 8005f00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f02:	4631      	mov	r1, r6
 8005f04:	4628      	mov	r0, r5
 8005f06:	2301      	movs	r3, #1
 8005f08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f0c:	f000 b806 	b.w	8005f1c <__strtok_r>
 8005f10:	20000038 	.word	0x20000038
 8005f14:	08007491 	.word	0x08007491
 8005f18:	080074a8 	.word	0x080074a8

08005f1c <__strtok_r>:
 8005f1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f1e:	4604      	mov	r4, r0
 8005f20:	b908      	cbnz	r0, 8005f26 <__strtok_r+0xa>
 8005f22:	6814      	ldr	r4, [r2, #0]
 8005f24:	b144      	cbz	r4, 8005f38 <__strtok_r+0x1c>
 8005f26:	4620      	mov	r0, r4
 8005f28:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005f2c:	460f      	mov	r7, r1
 8005f2e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005f32:	b91e      	cbnz	r6, 8005f3c <__strtok_r+0x20>
 8005f34:	b965      	cbnz	r5, 8005f50 <__strtok_r+0x34>
 8005f36:	6015      	str	r5, [r2, #0]
 8005f38:	2000      	movs	r0, #0
 8005f3a:	e005      	b.n	8005f48 <__strtok_r+0x2c>
 8005f3c:	42b5      	cmp	r5, r6
 8005f3e:	d1f6      	bne.n	8005f2e <__strtok_r+0x12>
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d1f0      	bne.n	8005f26 <__strtok_r+0xa>
 8005f44:	6014      	str	r4, [r2, #0]
 8005f46:	7003      	strb	r3, [r0, #0]
 8005f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f4a:	461c      	mov	r4, r3
 8005f4c:	e00c      	b.n	8005f68 <__strtok_r+0x4c>
 8005f4e:	b91d      	cbnz	r5, 8005f58 <__strtok_r+0x3c>
 8005f50:	4627      	mov	r7, r4
 8005f52:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005f56:	460e      	mov	r6, r1
 8005f58:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005f5c:	42ab      	cmp	r3, r5
 8005f5e:	d1f6      	bne.n	8005f4e <__strtok_r+0x32>
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d0f2      	beq.n	8005f4a <__strtok_r+0x2e>
 8005f64:	2300      	movs	r3, #0
 8005f66:	703b      	strb	r3, [r7, #0]
 8005f68:	6014      	str	r4, [r2, #0]
 8005f6a:	e7ed      	b.n	8005f48 <__strtok_r+0x2c>

08005f6c <strstr>:
 8005f6c:	780a      	ldrb	r2, [r1, #0]
 8005f6e:	b570      	push	{r4, r5, r6, lr}
 8005f70:	b96a      	cbnz	r2, 8005f8e <strstr+0x22>
 8005f72:	bd70      	pop	{r4, r5, r6, pc}
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d109      	bne.n	8005f8c <strstr+0x20>
 8005f78:	460c      	mov	r4, r1
 8005f7a:	4605      	mov	r5, r0
 8005f7c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d0f6      	beq.n	8005f72 <strstr+0x6>
 8005f84:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005f88:	429e      	cmp	r6, r3
 8005f8a:	d0f7      	beq.n	8005f7c <strstr+0x10>
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	7803      	ldrb	r3, [r0, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1ef      	bne.n	8005f74 <strstr+0x8>
 8005f94:	4618      	mov	r0, r3
 8005f96:	e7ec      	b.n	8005f72 <strstr+0x6>

08005f98 <_close_r>:
 8005f98:	b538      	push	{r3, r4, r5, lr}
 8005f9a:	4d06      	ldr	r5, [pc, #24]	@ (8005fb4 <_close_r+0x1c>)
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	4608      	mov	r0, r1
 8005fa2:	602b      	str	r3, [r5, #0]
 8005fa4:	f7fc fb66 	bl	8002674 <_close>
 8005fa8:	1c43      	adds	r3, r0, #1
 8005faa:	d102      	bne.n	8005fb2 <_close_r+0x1a>
 8005fac:	682b      	ldr	r3, [r5, #0]
 8005fae:	b103      	cbz	r3, 8005fb2 <_close_r+0x1a>
 8005fb0:	6023      	str	r3, [r4, #0]
 8005fb2:	bd38      	pop	{r3, r4, r5, pc}
 8005fb4:	200013f8 	.word	0x200013f8

08005fb8 <_lseek_r>:
 8005fb8:	b538      	push	{r3, r4, r5, lr}
 8005fba:	4d07      	ldr	r5, [pc, #28]	@ (8005fd8 <_lseek_r+0x20>)
 8005fbc:	4604      	mov	r4, r0
 8005fbe:	4608      	mov	r0, r1
 8005fc0:	4611      	mov	r1, r2
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	602a      	str	r2, [r5, #0]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f7fc fb7b 	bl	80026c2 <_lseek>
 8005fcc:	1c43      	adds	r3, r0, #1
 8005fce:	d102      	bne.n	8005fd6 <_lseek_r+0x1e>
 8005fd0:	682b      	ldr	r3, [r5, #0]
 8005fd2:	b103      	cbz	r3, 8005fd6 <_lseek_r+0x1e>
 8005fd4:	6023      	str	r3, [r4, #0]
 8005fd6:	bd38      	pop	{r3, r4, r5, pc}
 8005fd8:	200013f8 	.word	0x200013f8

08005fdc <_read_r>:
 8005fdc:	b538      	push	{r3, r4, r5, lr}
 8005fde:	4d07      	ldr	r5, [pc, #28]	@ (8005ffc <_read_r+0x20>)
 8005fe0:	4604      	mov	r4, r0
 8005fe2:	4608      	mov	r0, r1
 8005fe4:	4611      	mov	r1, r2
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	602a      	str	r2, [r5, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	f7fc fb09 	bl	8002602 <_read>
 8005ff0:	1c43      	adds	r3, r0, #1
 8005ff2:	d102      	bne.n	8005ffa <_read_r+0x1e>
 8005ff4:	682b      	ldr	r3, [r5, #0]
 8005ff6:	b103      	cbz	r3, 8005ffa <_read_r+0x1e>
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	bd38      	pop	{r3, r4, r5, pc}
 8005ffc:	200013f8 	.word	0x200013f8

08006000 <_write_r>:
 8006000:	b538      	push	{r3, r4, r5, lr}
 8006002:	4d07      	ldr	r5, [pc, #28]	@ (8006020 <_write_r+0x20>)
 8006004:	4604      	mov	r4, r0
 8006006:	4608      	mov	r0, r1
 8006008:	4611      	mov	r1, r2
 800600a:	2200      	movs	r2, #0
 800600c:	602a      	str	r2, [r5, #0]
 800600e:	461a      	mov	r2, r3
 8006010:	f7fc fb14 	bl	800263c <_write>
 8006014:	1c43      	adds	r3, r0, #1
 8006016:	d102      	bne.n	800601e <_write_r+0x1e>
 8006018:	682b      	ldr	r3, [r5, #0]
 800601a:	b103      	cbz	r3, 800601e <_write_r+0x1e>
 800601c:	6023      	str	r3, [r4, #0]
 800601e:	bd38      	pop	{r3, r4, r5, pc}
 8006020:	200013f8 	.word	0x200013f8

08006024 <__errno>:
 8006024:	4b01      	ldr	r3, [pc, #4]	@ (800602c <__errno+0x8>)
 8006026:	6818      	ldr	r0, [r3, #0]
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	20000038 	.word	0x20000038

08006030 <__libc_init_array>:
 8006030:	b570      	push	{r4, r5, r6, lr}
 8006032:	4d0d      	ldr	r5, [pc, #52]	@ (8006068 <__libc_init_array+0x38>)
 8006034:	4c0d      	ldr	r4, [pc, #52]	@ (800606c <__libc_init_array+0x3c>)
 8006036:	1b64      	subs	r4, r4, r5
 8006038:	10a4      	asrs	r4, r4, #2
 800603a:	2600      	movs	r6, #0
 800603c:	42a6      	cmp	r6, r4
 800603e:	d109      	bne.n	8006054 <__libc_init_array+0x24>
 8006040:	4d0b      	ldr	r5, [pc, #44]	@ (8006070 <__libc_init_array+0x40>)
 8006042:	4c0c      	ldr	r4, [pc, #48]	@ (8006074 <__libc_init_array+0x44>)
 8006044:	f000 ffee 	bl	8007024 <_init>
 8006048:	1b64      	subs	r4, r4, r5
 800604a:	10a4      	asrs	r4, r4, #2
 800604c:	2600      	movs	r6, #0
 800604e:	42a6      	cmp	r6, r4
 8006050:	d105      	bne.n	800605e <__libc_init_array+0x2e>
 8006052:	bd70      	pop	{r4, r5, r6, pc}
 8006054:	f855 3b04 	ldr.w	r3, [r5], #4
 8006058:	4798      	blx	r3
 800605a:	3601      	adds	r6, #1
 800605c:	e7ee      	b.n	800603c <__libc_init_array+0xc>
 800605e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006062:	4798      	blx	r3
 8006064:	3601      	adds	r6, #1
 8006066:	e7f2      	b.n	800604e <__libc_init_array+0x1e>
 8006068:	0800757c 	.word	0x0800757c
 800606c:	0800757c 	.word	0x0800757c
 8006070:	0800757c 	.word	0x0800757c
 8006074:	08007580 	.word	0x08007580

08006078 <__retarget_lock_init_recursive>:
 8006078:	4770      	bx	lr

0800607a <__retarget_lock_acquire_recursive>:
 800607a:	4770      	bx	lr

0800607c <__retarget_lock_release_recursive>:
 800607c:	4770      	bx	lr

0800607e <memcpy>:
 800607e:	440a      	add	r2, r1
 8006080:	4291      	cmp	r1, r2
 8006082:	f100 33ff 	add.w	r3, r0, #4294967295
 8006086:	d100      	bne.n	800608a <memcpy+0xc>
 8006088:	4770      	bx	lr
 800608a:	b510      	push	{r4, lr}
 800608c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006090:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006094:	4291      	cmp	r1, r2
 8006096:	d1f9      	bne.n	800608c <memcpy+0xe>
 8006098:	bd10      	pop	{r4, pc}
	...

0800609c <__assert_func>:
 800609c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800609e:	4614      	mov	r4, r2
 80060a0:	461a      	mov	r2, r3
 80060a2:	4b09      	ldr	r3, [pc, #36]	@ (80060c8 <__assert_func+0x2c>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4605      	mov	r5, r0
 80060a8:	68d8      	ldr	r0, [r3, #12]
 80060aa:	b14c      	cbz	r4, 80060c0 <__assert_func+0x24>
 80060ac:	4b07      	ldr	r3, [pc, #28]	@ (80060cc <__assert_func+0x30>)
 80060ae:	9100      	str	r1, [sp, #0]
 80060b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80060b4:	4906      	ldr	r1, [pc, #24]	@ (80060d0 <__assert_func+0x34>)
 80060b6:	462b      	mov	r3, r5
 80060b8:	f000 fc9e 	bl	80069f8 <fiprintf>
 80060bc:	f000 fcd8 	bl	8006a70 <abort>
 80060c0:	4b04      	ldr	r3, [pc, #16]	@ (80060d4 <__assert_func+0x38>)
 80060c2:	461c      	mov	r4, r3
 80060c4:	e7f3      	b.n	80060ae <__assert_func+0x12>
 80060c6:	bf00      	nop
 80060c8:	20000038 	.word	0x20000038
 80060cc:	08007502 	.word	0x08007502
 80060d0:	0800750f 	.word	0x0800750f
 80060d4:	0800753d 	.word	0x0800753d

080060d8 <_free_r>:
 80060d8:	b538      	push	{r3, r4, r5, lr}
 80060da:	4605      	mov	r5, r0
 80060dc:	2900      	cmp	r1, #0
 80060de:	d041      	beq.n	8006164 <_free_r+0x8c>
 80060e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060e4:	1f0c      	subs	r4, r1, #4
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	bfb8      	it	lt
 80060ea:	18e4      	addlt	r4, r4, r3
 80060ec:	f000 f8e8 	bl	80062c0 <__malloc_lock>
 80060f0:	4a1d      	ldr	r2, [pc, #116]	@ (8006168 <_free_r+0x90>)
 80060f2:	6813      	ldr	r3, [r2, #0]
 80060f4:	b933      	cbnz	r3, 8006104 <_free_r+0x2c>
 80060f6:	6063      	str	r3, [r4, #4]
 80060f8:	6014      	str	r4, [r2, #0]
 80060fa:	4628      	mov	r0, r5
 80060fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006100:	f000 b8e4 	b.w	80062cc <__malloc_unlock>
 8006104:	42a3      	cmp	r3, r4
 8006106:	d908      	bls.n	800611a <_free_r+0x42>
 8006108:	6820      	ldr	r0, [r4, #0]
 800610a:	1821      	adds	r1, r4, r0
 800610c:	428b      	cmp	r3, r1
 800610e:	bf01      	itttt	eq
 8006110:	6819      	ldreq	r1, [r3, #0]
 8006112:	685b      	ldreq	r3, [r3, #4]
 8006114:	1809      	addeq	r1, r1, r0
 8006116:	6021      	streq	r1, [r4, #0]
 8006118:	e7ed      	b.n	80060f6 <_free_r+0x1e>
 800611a:	461a      	mov	r2, r3
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	b10b      	cbz	r3, 8006124 <_free_r+0x4c>
 8006120:	42a3      	cmp	r3, r4
 8006122:	d9fa      	bls.n	800611a <_free_r+0x42>
 8006124:	6811      	ldr	r1, [r2, #0]
 8006126:	1850      	adds	r0, r2, r1
 8006128:	42a0      	cmp	r0, r4
 800612a:	d10b      	bne.n	8006144 <_free_r+0x6c>
 800612c:	6820      	ldr	r0, [r4, #0]
 800612e:	4401      	add	r1, r0
 8006130:	1850      	adds	r0, r2, r1
 8006132:	4283      	cmp	r3, r0
 8006134:	6011      	str	r1, [r2, #0]
 8006136:	d1e0      	bne.n	80060fa <_free_r+0x22>
 8006138:	6818      	ldr	r0, [r3, #0]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	6053      	str	r3, [r2, #4]
 800613e:	4408      	add	r0, r1
 8006140:	6010      	str	r0, [r2, #0]
 8006142:	e7da      	b.n	80060fa <_free_r+0x22>
 8006144:	d902      	bls.n	800614c <_free_r+0x74>
 8006146:	230c      	movs	r3, #12
 8006148:	602b      	str	r3, [r5, #0]
 800614a:	e7d6      	b.n	80060fa <_free_r+0x22>
 800614c:	6820      	ldr	r0, [r4, #0]
 800614e:	1821      	adds	r1, r4, r0
 8006150:	428b      	cmp	r3, r1
 8006152:	bf04      	itt	eq
 8006154:	6819      	ldreq	r1, [r3, #0]
 8006156:	685b      	ldreq	r3, [r3, #4]
 8006158:	6063      	str	r3, [r4, #4]
 800615a:	bf04      	itt	eq
 800615c:	1809      	addeq	r1, r1, r0
 800615e:	6021      	streq	r1, [r4, #0]
 8006160:	6054      	str	r4, [r2, #4]
 8006162:	e7ca      	b.n	80060fa <_free_r+0x22>
 8006164:	bd38      	pop	{r3, r4, r5, pc}
 8006166:	bf00      	nop
 8006168:	20001404 	.word	0x20001404

0800616c <malloc>:
 800616c:	4b02      	ldr	r3, [pc, #8]	@ (8006178 <malloc+0xc>)
 800616e:	4601      	mov	r1, r0
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	f000 b825 	b.w	80061c0 <_malloc_r>
 8006176:	bf00      	nop
 8006178:	20000038 	.word	0x20000038

0800617c <sbrk_aligned>:
 800617c:	b570      	push	{r4, r5, r6, lr}
 800617e:	4e0f      	ldr	r6, [pc, #60]	@ (80061bc <sbrk_aligned+0x40>)
 8006180:	460c      	mov	r4, r1
 8006182:	6831      	ldr	r1, [r6, #0]
 8006184:	4605      	mov	r5, r0
 8006186:	b911      	cbnz	r1, 800618e <sbrk_aligned+0x12>
 8006188:	f000 fc62 	bl	8006a50 <_sbrk_r>
 800618c:	6030      	str	r0, [r6, #0]
 800618e:	4621      	mov	r1, r4
 8006190:	4628      	mov	r0, r5
 8006192:	f000 fc5d 	bl	8006a50 <_sbrk_r>
 8006196:	1c43      	adds	r3, r0, #1
 8006198:	d103      	bne.n	80061a2 <sbrk_aligned+0x26>
 800619a:	f04f 34ff 	mov.w	r4, #4294967295
 800619e:	4620      	mov	r0, r4
 80061a0:	bd70      	pop	{r4, r5, r6, pc}
 80061a2:	1cc4      	adds	r4, r0, #3
 80061a4:	f024 0403 	bic.w	r4, r4, #3
 80061a8:	42a0      	cmp	r0, r4
 80061aa:	d0f8      	beq.n	800619e <sbrk_aligned+0x22>
 80061ac:	1a21      	subs	r1, r4, r0
 80061ae:	4628      	mov	r0, r5
 80061b0:	f000 fc4e 	bl	8006a50 <_sbrk_r>
 80061b4:	3001      	adds	r0, #1
 80061b6:	d1f2      	bne.n	800619e <sbrk_aligned+0x22>
 80061b8:	e7ef      	b.n	800619a <sbrk_aligned+0x1e>
 80061ba:	bf00      	nop
 80061bc:	20001400 	.word	0x20001400

080061c0 <_malloc_r>:
 80061c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061c4:	1ccd      	adds	r5, r1, #3
 80061c6:	f025 0503 	bic.w	r5, r5, #3
 80061ca:	3508      	adds	r5, #8
 80061cc:	2d0c      	cmp	r5, #12
 80061ce:	bf38      	it	cc
 80061d0:	250c      	movcc	r5, #12
 80061d2:	2d00      	cmp	r5, #0
 80061d4:	4606      	mov	r6, r0
 80061d6:	db01      	blt.n	80061dc <_malloc_r+0x1c>
 80061d8:	42a9      	cmp	r1, r5
 80061da:	d904      	bls.n	80061e6 <_malloc_r+0x26>
 80061dc:	230c      	movs	r3, #12
 80061de:	6033      	str	r3, [r6, #0]
 80061e0:	2000      	movs	r0, #0
 80061e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80062bc <_malloc_r+0xfc>
 80061ea:	f000 f869 	bl	80062c0 <__malloc_lock>
 80061ee:	f8d8 3000 	ldr.w	r3, [r8]
 80061f2:	461c      	mov	r4, r3
 80061f4:	bb44      	cbnz	r4, 8006248 <_malloc_r+0x88>
 80061f6:	4629      	mov	r1, r5
 80061f8:	4630      	mov	r0, r6
 80061fa:	f7ff ffbf 	bl	800617c <sbrk_aligned>
 80061fe:	1c43      	adds	r3, r0, #1
 8006200:	4604      	mov	r4, r0
 8006202:	d158      	bne.n	80062b6 <_malloc_r+0xf6>
 8006204:	f8d8 4000 	ldr.w	r4, [r8]
 8006208:	4627      	mov	r7, r4
 800620a:	2f00      	cmp	r7, #0
 800620c:	d143      	bne.n	8006296 <_malloc_r+0xd6>
 800620e:	2c00      	cmp	r4, #0
 8006210:	d04b      	beq.n	80062aa <_malloc_r+0xea>
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	4639      	mov	r1, r7
 8006216:	4630      	mov	r0, r6
 8006218:	eb04 0903 	add.w	r9, r4, r3
 800621c:	f000 fc18 	bl	8006a50 <_sbrk_r>
 8006220:	4581      	cmp	r9, r0
 8006222:	d142      	bne.n	80062aa <_malloc_r+0xea>
 8006224:	6821      	ldr	r1, [r4, #0]
 8006226:	1a6d      	subs	r5, r5, r1
 8006228:	4629      	mov	r1, r5
 800622a:	4630      	mov	r0, r6
 800622c:	f7ff ffa6 	bl	800617c <sbrk_aligned>
 8006230:	3001      	adds	r0, #1
 8006232:	d03a      	beq.n	80062aa <_malloc_r+0xea>
 8006234:	6823      	ldr	r3, [r4, #0]
 8006236:	442b      	add	r3, r5
 8006238:	6023      	str	r3, [r4, #0]
 800623a:	f8d8 3000 	ldr.w	r3, [r8]
 800623e:	685a      	ldr	r2, [r3, #4]
 8006240:	bb62      	cbnz	r2, 800629c <_malloc_r+0xdc>
 8006242:	f8c8 7000 	str.w	r7, [r8]
 8006246:	e00f      	b.n	8006268 <_malloc_r+0xa8>
 8006248:	6822      	ldr	r2, [r4, #0]
 800624a:	1b52      	subs	r2, r2, r5
 800624c:	d420      	bmi.n	8006290 <_malloc_r+0xd0>
 800624e:	2a0b      	cmp	r2, #11
 8006250:	d917      	bls.n	8006282 <_malloc_r+0xc2>
 8006252:	1961      	adds	r1, r4, r5
 8006254:	42a3      	cmp	r3, r4
 8006256:	6025      	str	r5, [r4, #0]
 8006258:	bf18      	it	ne
 800625a:	6059      	strne	r1, [r3, #4]
 800625c:	6863      	ldr	r3, [r4, #4]
 800625e:	bf08      	it	eq
 8006260:	f8c8 1000 	streq.w	r1, [r8]
 8006264:	5162      	str	r2, [r4, r5]
 8006266:	604b      	str	r3, [r1, #4]
 8006268:	4630      	mov	r0, r6
 800626a:	f000 f82f 	bl	80062cc <__malloc_unlock>
 800626e:	f104 000b 	add.w	r0, r4, #11
 8006272:	1d23      	adds	r3, r4, #4
 8006274:	f020 0007 	bic.w	r0, r0, #7
 8006278:	1ac2      	subs	r2, r0, r3
 800627a:	bf1c      	itt	ne
 800627c:	1a1b      	subne	r3, r3, r0
 800627e:	50a3      	strne	r3, [r4, r2]
 8006280:	e7af      	b.n	80061e2 <_malloc_r+0x22>
 8006282:	6862      	ldr	r2, [r4, #4]
 8006284:	42a3      	cmp	r3, r4
 8006286:	bf0c      	ite	eq
 8006288:	f8c8 2000 	streq.w	r2, [r8]
 800628c:	605a      	strne	r2, [r3, #4]
 800628e:	e7eb      	b.n	8006268 <_malloc_r+0xa8>
 8006290:	4623      	mov	r3, r4
 8006292:	6864      	ldr	r4, [r4, #4]
 8006294:	e7ae      	b.n	80061f4 <_malloc_r+0x34>
 8006296:	463c      	mov	r4, r7
 8006298:	687f      	ldr	r7, [r7, #4]
 800629a:	e7b6      	b.n	800620a <_malloc_r+0x4a>
 800629c:	461a      	mov	r2, r3
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	42a3      	cmp	r3, r4
 80062a2:	d1fb      	bne.n	800629c <_malloc_r+0xdc>
 80062a4:	2300      	movs	r3, #0
 80062a6:	6053      	str	r3, [r2, #4]
 80062a8:	e7de      	b.n	8006268 <_malloc_r+0xa8>
 80062aa:	230c      	movs	r3, #12
 80062ac:	6033      	str	r3, [r6, #0]
 80062ae:	4630      	mov	r0, r6
 80062b0:	f000 f80c 	bl	80062cc <__malloc_unlock>
 80062b4:	e794      	b.n	80061e0 <_malloc_r+0x20>
 80062b6:	6005      	str	r5, [r0, #0]
 80062b8:	e7d6      	b.n	8006268 <_malloc_r+0xa8>
 80062ba:	bf00      	nop
 80062bc:	20001404 	.word	0x20001404

080062c0 <__malloc_lock>:
 80062c0:	4801      	ldr	r0, [pc, #4]	@ (80062c8 <__malloc_lock+0x8>)
 80062c2:	f7ff beda 	b.w	800607a <__retarget_lock_acquire_recursive>
 80062c6:	bf00      	nop
 80062c8:	200013fc 	.word	0x200013fc

080062cc <__malloc_unlock>:
 80062cc:	4801      	ldr	r0, [pc, #4]	@ (80062d4 <__malloc_unlock+0x8>)
 80062ce:	f7ff bed5 	b.w	800607c <__retarget_lock_release_recursive>
 80062d2:	bf00      	nop
 80062d4:	200013fc 	.word	0x200013fc

080062d8 <__ssputs_r>:
 80062d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062dc:	688e      	ldr	r6, [r1, #8]
 80062de:	461f      	mov	r7, r3
 80062e0:	42be      	cmp	r6, r7
 80062e2:	680b      	ldr	r3, [r1, #0]
 80062e4:	4682      	mov	sl, r0
 80062e6:	460c      	mov	r4, r1
 80062e8:	4690      	mov	r8, r2
 80062ea:	d82d      	bhi.n	8006348 <__ssputs_r+0x70>
 80062ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80062f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80062f4:	d026      	beq.n	8006344 <__ssputs_r+0x6c>
 80062f6:	6965      	ldr	r5, [r4, #20]
 80062f8:	6909      	ldr	r1, [r1, #16]
 80062fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80062fe:	eba3 0901 	sub.w	r9, r3, r1
 8006302:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006306:	1c7b      	adds	r3, r7, #1
 8006308:	444b      	add	r3, r9
 800630a:	106d      	asrs	r5, r5, #1
 800630c:	429d      	cmp	r5, r3
 800630e:	bf38      	it	cc
 8006310:	461d      	movcc	r5, r3
 8006312:	0553      	lsls	r3, r2, #21
 8006314:	d527      	bpl.n	8006366 <__ssputs_r+0x8e>
 8006316:	4629      	mov	r1, r5
 8006318:	f7ff ff52 	bl	80061c0 <_malloc_r>
 800631c:	4606      	mov	r6, r0
 800631e:	b360      	cbz	r0, 800637a <__ssputs_r+0xa2>
 8006320:	6921      	ldr	r1, [r4, #16]
 8006322:	464a      	mov	r2, r9
 8006324:	f7ff feab 	bl	800607e <memcpy>
 8006328:	89a3      	ldrh	r3, [r4, #12]
 800632a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800632e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006332:	81a3      	strh	r3, [r4, #12]
 8006334:	6126      	str	r6, [r4, #16]
 8006336:	6165      	str	r5, [r4, #20]
 8006338:	444e      	add	r6, r9
 800633a:	eba5 0509 	sub.w	r5, r5, r9
 800633e:	6026      	str	r6, [r4, #0]
 8006340:	60a5      	str	r5, [r4, #8]
 8006342:	463e      	mov	r6, r7
 8006344:	42be      	cmp	r6, r7
 8006346:	d900      	bls.n	800634a <__ssputs_r+0x72>
 8006348:	463e      	mov	r6, r7
 800634a:	6820      	ldr	r0, [r4, #0]
 800634c:	4632      	mov	r2, r6
 800634e:	4641      	mov	r1, r8
 8006350:	f000 fb64 	bl	8006a1c <memmove>
 8006354:	68a3      	ldr	r3, [r4, #8]
 8006356:	1b9b      	subs	r3, r3, r6
 8006358:	60a3      	str	r3, [r4, #8]
 800635a:	6823      	ldr	r3, [r4, #0]
 800635c:	4433      	add	r3, r6
 800635e:	6023      	str	r3, [r4, #0]
 8006360:	2000      	movs	r0, #0
 8006362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006366:	462a      	mov	r2, r5
 8006368:	f000 fb89 	bl	8006a7e <_realloc_r>
 800636c:	4606      	mov	r6, r0
 800636e:	2800      	cmp	r0, #0
 8006370:	d1e0      	bne.n	8006334 <__ssputs_r+0x5c>
 8006372:	6921      	ldr	r1, [r4, #16]
 8006374:	4650      	mov	r0, sl
 8006376:	f7ff feaf 	bl	80060d8 <_free_r>
 800637a:	230c      	movs	r3, #12
 800637c:	f8ca 3000 	str.w	r3, [sl]
 8006380:	89a3      	ldrh	r3, [r4, #12]
 8006382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006386:	81a3      	strh	r3, [r4, #12]
 8006388:	f04f 30ff 	mov.w	r0, #4294967295
 800638c:	e7e9      	b.n	8006362 <__ssputs_r+0x8a>
	...

08006390 <_svfiprintf_r>:
 8006390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006394:	4698      	mov	r8, r3
 8006396:	898b      	ldrh	r3, [r1, #12]
 8006398:	061b      	lsls	r3, r3, #24
 800639a:	b09d      	sub	sp, #116	@ 0x74
 800639c:	4607      	mov	r7, r0
 800639e:	460d      	mov	r5, r1
 80063a0:	4614      	mov	r4, r2
 80063a2:	d510      	bpl.n	80063c6 <_svfiprintf_r+0x36>
 80063a4:	690b      	ldr	r3, [r1, #16]
 80063a6:	b973      	cbnz	r3, 80063c6 <_svfiprintf_r+0x36>
 80063a8:	2140      	movs	r1, #64	@ 0x40
 80063aa:	f7ff ff09 	bl	80061c0 <_malloc_r>
 80063ae:	6028      	str	r0, [r5, #0]
 80063b0:	6128      	str	r0, [r5, #16]
 80063b2:	b930      	cbnz	r0, 80063c2 <_svfiprintf_r+0x32>
 80063b4:	230c      	movs	r3, #12
 80063b6:	603b      	str	r3, [r7, #0]
 80063b8:	f04f 30ff 	mov.w	r0, #4294967295
 80063bc:	b01d      	add	sp, #116	@ 0x74
 80063be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063c2:	2340      	movs	r3, #64	@ 0x40
 80063c4:	616b      	str	r3, [r5, #20]
 80063c6:	2300      	movs	r3, #0
 80063c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80063ca:	2320      	movs	r3, #32
 80063cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80063d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80063d4:	2330      	movs	r3, #48	@ 0x30
 80063d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006574 <_svfiprintf_r+0x1e4>
 80063da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80063de:	f04f 0901 	mov.w	r9, #1
 80063e2:	4623      	mov	r3, r4
 80063e4:	469a      	mov	sl, r3
 80063e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80063ea:	b10a      	cbz	r2, 80063f0 <_svfiprintf_r+0x60>
 80063ec:	2a25      	cmp	r2, #37	@ 0x25
 80063ee:	d1f9      	bne.n	80063e4 <_svfiprintf_r+0x54>
 80063f0:	ebba 0b04 	subs.w	fp, sl, r4
 80063f4:	d00b      	beq.n	800640e <_svfiprintf_r+0x7e>
 80063f6:	465b      	mov	r3, fp
 80063f8:	4622      	mov	r2, r4
 80063fa:	4629      	mov	r1, r5
 80063fc:	4638      	mov	r0, r7
 80063fe:	f7ff ff6b 	bl	80062d8 <__ssputs_r>
 8006402:	3001      	adds	r0, #1
 8006404:	f000 80a7 	beq.w	8006556 <_svfiprintf_r+0x1c6>
 8006408:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800640a:	445a      	add	r2, fp
 800640c:	9209      	str	r2, [sp, #36]	@ 0x24
 800640e:	f89a 3000 	ldrb.w	r3, [sl]
 8006412:	2b00      	cmp	r3, #0
 8006414:	f000 809f 	beq.w	8006556 <_svfiprintf_r+0x1c6>
 8006418:	2300      	movs	r3, #0
 800641a:	f04f 32ff 	mov.w	r2, #4294967295
 800641e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006422:	f10a 0a01 	add.w	sl, sl, #1
 8006426:	9304      	str	r3, [sp, #16]
 8006428:	9307      	str	r3, [sp, #28]
 800642a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800642e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006430:	4654      	mov	r4, sl
 8006432:	2205      	movs	r2, #5
 8006434:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006438:	484e      	ldr	r0, [pc, #312]	@ (8006574 <_svfiprintf_r+0x1e4>)
 800643a:	f7f9 fed9 	bl	80001f0 <memchr>
 800643e:	9a04      	ldr	r2, [sp, #16]
 8006440:	b9d8      	cbnz	r0, 800647a <_svfiprintf_r+0xea>
 8006442:	06d0      	lsls	r0, r2, #27
 8006444:	bf44      	itt	mi
 8006446:	2320      	movmi	r3, #32
 8006448:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800644c:	0711      	lsls	r1, r2, #28
 800644e:	bf44      	itt	mi
 8006450:	232b      	movmi	r3, #43	@ 0x2b
 8006452:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006456:	f89a 3000 	ldrb.w	r3, [sl]
 800645a:	2b2a      	cmp	r3, #42	@ 0x2a
 800645c:	d015      	beq.n	800648a <_svfiprintf_r+0xfa>
 800645e:	9a07      	ldr	r2, [sp, #28]
 8006460:	4654      	mov	r4, sl
 8006462:	2000      	movs	r0, #0
 8006464:	f04f 0c0a 	mov.w	ip, #10
 8006468:	4621      	mov	r1, r4
 800646a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800646e:	3b30      	subs	r3, #48	@ 0x30
 8006470:	2b09      	cmp	r3, #9
 8006472:	d94b      	bls.n	800650c <_svfiprintf_r+0x17c>
 8006474:	b1b0      	cbz	r0, 80064a4 <_svfiprintf_r+0x114>
 8006476:	9207      	str	r2, [sp, #28]
 8006478:	e014      	b.n	80064a4 <_svfiprintf_r+0x114>
 800647a:	eba0 0308 	sub.w	r3, r0, r8
 800647e:	fa09 f303 	lsl.w	r3, r9, r3
 8006482:	4313      	orrs	r3, r2
 8006484:	9304      	str	r3, [sp, #16]
 8006486:	46a2      	mov	sl, r4
 8006488:	e7d2      	b.n	8006430 <_svfiprintf_r+0xa0>
 800648a:	9b03      	ldr	r3, [sp, #12]
 800648c:	1d19      	adds	r1, r3, #4
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	9103      	str	r1, [sp, #12]
 8006492:	2b00      	cmp	r3, #0
 8006494:	bfbb      	ittet	lt
 8006496:	425b      	neglt	r3, r3
 8006498:	f042 0202 	orrlt.w	r2, r2, #2
 800649c:	9307      	strge	r3, [sp, #28]
 800649e:	9307      	strlt	r3, [sp, #28]
 80064a0:	bfb8      	it	lt
 80064a2:	9204      	strlt	r2, [sp, #16]
 80064a4:	7823      	ldrb	r3, [r4, #0]
 80064a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80064a8:	d10a      	bne.n	80064c0 <_svfiprintf_r+0x130>
 80064aa:	7863      	ldrb	r3, [r4, #1]
 80064ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80064ae:	d132      	bne.n	8006516 <_svfiprintf_r+0x186>
 80064b0:	9b03      	ldr	r3, [sp, #12]
 80064b2:	1d1a      	adds	r2, r3, #4
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	9203      	str	r2, [sp, #12]
 80064b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80064bc:	3402      	adds	r4, #2
 80064be:	9305      	str	r3, [sp, #20]
 80064c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006584 <_svfiprintf_r+0x1f4>
 80064c4:	7821      	ldrb	r1, [r4, #0]
 80064c6:	2203      	movs	r2, #3
 80064c8:	4650      	mov	r0, sl
 80064ca:	f7f9 fe91 	bl	80001f0 <memchr>
 80064ce:	b138      	cbz	r0, 80064e0 <_svfiprintf_r+0x150>
 80064d0:	9b04      	ldr	r3, [sp, #16]
 80064d2:	eba0 000a 	sub.w	r0, r0, sl
 80064d6:	2240      	movs	r2, #64	@ 0x40
 80064d8:	4082      	lsls	r2, r0
 80064da:	4313      	orrs	r3, r2
 80064dc:	3401      	adds	r4, #1
 80064de:	9304      	str	r3, [sp, #16]
 80064e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80064e4:	4824      	ldr	r0, [pc, #144]	@ (8006578 <_svfiprintf_r+0x1e8>)
 80064e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80064ea:	2206      	movs	r2, #6
 80064ec:	f7f9 fe80 	bl	80001f0 <memchr>
 80064f0:	2800      	cmp	r0, #0
 80064f2:	d036      	beq.n	8006562 <_svfiprintf_r+0x1d2>
 80064f4:	4b21      	ldr	r3, [pc, #132]	@ (800657c <_svfiprintf_r+0x1ec>)
 80064f6:	bb1b      	cbnz	r3, 8006540 <_svfiprintf_r+0x1b0>
 80064f8:	9b03      	ldr	r3, [sp, #12]
 80064fa:	3307      	adds	r3, #7
 80064fc:	f023 0307 	bic.w	r3, r3, #7
 8006500:	3308      	adds	r3, #8
 8006502:	9303      	str	r3, [sp, #12]
 8006504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006506:	4433      	add	r3, r6
 8006508:	9309      	str	r3, [sp, #36]	@ 0x24
 800650a:	e76a      	b.n	80063e2 <_svfiprintf_r+0x52>
 800650c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006510:	460c      	mov	r4, r1
 8006512:	2001      	movs	r0, #1
 8006514:	e7a8      	b.n	8006468 <_svfiprintf_r+0xd8>
 8006516:	2300      	movs	r3, #0
 8006518:	3401      	adds	r4, #1
 800651a:	9305      	str	r3, [sp, #20]
 800651c:	4619      	mov	r1, r3
 800651e:	f04f 0c0a 	mov.w	ip, #10
 8006522:	4620      	mov	r0, r4
 8006524:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006528:	3a30      	subs	r2, #48	@ 0x30
 800652a:	2a09      	cmp	r2, #9
 800652c:	d903      	bls.n	8006536 <_svfiprintf_r+0x1a6>
 800652e:	2b00      	cmp	r3, #0
 8006530:	d0c6      	beq.n	80064c0 <_svfiprintf_r+0x130>
 8006532:	9105      	str	r1, [sp, #20]
 8006534:	e7c4      	b.n	80064c0 <_svfiprintf_r+0x130>
 8006536:	fb0c 2101 	mla	r1, ip, r1, r2
 800653a:	4604      	mov	r4, r0
 800653c:	2301      	movs	r3, #1
 800653e:	e7f0      	b.n	8006522 <_svfiprintf_r+0x192>
 8006540:	ab03      	add	r3, sp, #12
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	462a      	mov	r2, r5
 8006546:	4b0e      	ldr	r3, [pc, #56]	@ (8006580 <_svfiprintf_r+0x1f0>)
 8006548:	a904      	add	r1, sp, #16
 800654a:	4638      	mov	r0, r7
 800654c:	f3af 8000 	nop.w
 8006550:	1c42      	adds	r2, r0, #1
 8006552:	4606      	mov	r6, r0
 8006554:	d1d6      	bne.n	8006504 <_svfiprintf_r+0x174>
 8006556:	89ab      	ldrh	r3, [r5, #12]
 8006558:	065b      	lsls	r3, r3, #25
 800655a:	f53f af2d 	bmi.w	80063b8 <_svfiprintf_r+0x28>
 800655e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006560:	e72c      	b.n	80063bc <_svfiprintf_r+0x2c>
 8006562:	ab03      	add	r3, sp, #12
 8006564:	9300      	str	r3, [sp, #0]
 8006566:	462a      	mov	r2, r5
 8006568:	4b05      	ldr	r3, [pc, #20]	@ (8006580 <_svfiprintf_r+0x1f0>)
 800656a:	a904      	add	r1, sp, #16
 800656c:	4638      	mov	r0, r7
 800656e:	f000 f879 	bl	8006664 <_printf_i>
 8006572:	e7ed      	b.n	8006550 <_svfiprintf_r+0x1c0>
 8006574:	0800753e 	.word	0x0800753e
 8006578:	08007548 	.word	0x08007548
 800657c:	00000000 	.word	0x00000000
 8006580:	080062d9 	.word	0x080062d9
 8006584:	08007544 	.word	0x08007544

08006588 <_printf_common>:
 8006588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800658c:	4616      	mov	r6, r2
 800658e:	4698      	mov	r8, r3
 8006590:	688a      	ldr	r2, [r1, #8]
 8006592:	690b      	ldr	r3, [r1, #16]
 8006594:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006598:	4293      	cmp	r3, r2
 800659a:	bfb8      	it	lt
 800659c:	4613      	movlt	r3, r2
 800659e:	6033      	str	r3, [r6, #0]
 80065a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80065a4:	4607      	mov	r7, r0
 80065a6:	460c      	mov	r4, r1
 80065a8:	b10a      	cbz	r2, 80065ae <_printf_common+0x26>
 80065aa:	3301      	adds	r3, #1
 80065ac:	6033      	str	r3, [r6, #0]
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	0699      	lsls	r1, r3, #26
 80065b2:	bf42      	ittt	mi
 80065b4:	6833      	ldrmi	r3, [r6, #0]
 80065b6:	3302      	addmi	r3, #2
 80065b8:	6033      	strmi	r3, [r6, #0]
 80065ba:	6825      	ldr	r5, [r4, #0]
 80065bc:	f015 0506 	ands.w	r5, r5, #6
 80065c0:	d106      	bne.n	80065d0 <_printf_common+0x48>
 80065c2:	f104 0a19 	add.w	sl, r4, #25
 80065c6:	68e3      	ldr	r3, [r4, #12]
 80065c8:	6832      	ldr	r2, [r6, #0]
 80065ca:	1a9b      	subs	r3, r3, r2
 80065cc:	42ab      	cmp	r3, r5
 80065ce:	dc26      	bgt.n	800661e <_printf_common+0x96>
 80065d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80065d4:	6822      	ldr	r2, [r4, #0]
 80065d6:	3b00      	subs	r3, #0
 80065d8:	bf18      	it	ne
 80065da:	2301      	movne	r3, #1
 80065dc:	0692      	lsls	r2, r2, #26
 80065de:	d42b      	bmi.n	8006638 <_printf_common+0xb0>
 80065e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80065e4:	4641      	mov	r1, r8
 80065e6:	4638      	mov	r0, r7
 80065e8:	47c8      	blx	r9
 80065ea:	3001      	adds	r0, #1
 80065ec:	d01e      	beq.n	800662c <_printf_common+0xa4>
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	6922      	ldr	r2, [r4, #16]
 80065f2:	f003 0306 	and.w	r3, r3, #6
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	bf02      	ittt	eq
 80065fa:	68e5      	ldreq	r5, [r4, #12]
 80065fc:	6833      	ldreq	r3, [r6, #0]
 80065fe:	1aed      	subeq	r5, r5, r3
 8006600:	68a3      	ldr	r3, [r4, #8]
 8006602:	bf0c      	ite	eq
 8006604:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006608:	2500      	movne	r5, #0
 800660a:	4293      	cmp	r3, r2
 800660c:	bfc4      	itt	gt
 800660e:	1a9b      	subgt	r3, r3, r2
 8006610:	18ed      	addgt	r5, r5, r3
 8006612:	2600      	movs	r6, #0
 8006614:	341a      	adds	r4, #26
 8006616:	42b5      	cmp	r5, r6
 8006618:	d11a      	bne.n	8006650 <_printf_common+0xc8>
 800661a:	2000      	movs	r0, #0
 800661c:	e008      	b.n	8006630 <_printf_common+0xa8>
 800661e:	2301      	movs	r3, #1
 8006620:	4652      	mov	r2, sl
 8006622:	4641      	mov	r1, r8
 8006624:	4638      	mov	r0, r7
 8006626:	47c8      	blx	r9
 8006628:	3001      	adds	r0, #1
 800662a:	d103      	bne.n	8006634 <_printf_common+0xac>
 800662c:	f04f 30ff 	mov.w	r0, #4294967295
 8006630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006634:	3501      	adds	r5, #1
 8006636:	e7c6      	b.n	80065c6 <_printf_common+0x3e>
 8006638:	18e1      	adds	r1, r4, r3
 800663a:	1c5a      	adds	r2, r3, #1
 800663c:	2030      	movs	r0, #48	@ 0x30
 800663e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006642:	4422      	add	r2, r4
 8006644:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006648:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800664c:	3302      	adds	r3, #2
 800664e:	e7c7      	b.n	80065e0 <_printf_common+0x58>
 8006650:	2301      	movs	r3, #1
 8006652:	4622      	mov	r2, r4
 8006654:	4641      	mov	r1, r8
 8006656:	4638      	mov	r0, r7
 8006658:	47c8      	blx	r9
 800665a:	3001      	adds	r0, #1
 800665c:	d0e6      	beq.n	800662c <_printf_common+0xa4>
 800665e:	3601      	adds	r6, #1
 8006660:	e7d9      	b.n	8006616 <_printf_common+0x8e>
	...

08006664 <_printf_i>:
 8006664:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006668:	7e0f      	ldrb	r7, [r1, #24]
 800666a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800666c:	2f78      	cmp	r7, #120	@ 0x78
 800666e:	4691      	mov	r9, r2
 8006670:	4680      	mov	r8, r0
 8006672:	460c      	mov	r4, r1
 8006674:	469a      	mov	sl, r3
 8006676:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800667a:	d807      	bhi.n	800668c <_printf_i+0x28>
 800667c:	2f62      	cmp	r7, #98	@ 0x62
 800667e:	d80a      	bhi.n	8006696 <_printf_i+0x32>
 8006680:	2f00      	cmp	r7, #0
 8006682:	f000 80d1 	beq.w	8006828 <_printf_i+0x1c4>
 8006686:	2f58      	cmp	r7, #88	@ 0x58
 8006688:	f000 80b8 	beq.w	80067fc <_printf_i+0x198>
 800668c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006690:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006694:	e03a      	b.n	800670c <_printf_i+0xa8>
 8006696:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800669a:	2b15      	cmp	r3, #21
 800669c:	d8f6      	bhi.n	800668c <_printf_i+0x28>
 800669e:	a101      	add	r1, pc, #4	@ (adr r1, 80066a4 <_printf_i+0x40>)
 80066a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066a4:	080066fd 	.word	0x080066fd
 80066a8:	08006711 	.word	0x08006711
 80066ac:	0800668d 	.word	0x0800668d
 80066b0:	0800668d 	.word	0x0800668d
 80066b4:	0800668d 	.word	0x0800668d
 80066b8:	0800668d 	.word	0x0800668d
 80066bc:	08006711 	.word	0x08006711
 80066c0:	0800668d 	.word	0x0800668d
 80066c4:	0800668d 	.word	0x0800668d
 80066c8:	0800668d 	.word	0x0800668d
 80066cc:	0800668d 	.word	0x0800668d
 80066d0:	0800680f 	.word	0x0800680f
 80066d4:	0800673b 	.word	0x0800673b
 80066d8:	080067c9 	.word	0x080067c9
 80066dc:	0800668d 	.word	0x0800668d
 80066e0:	0800668d 	.word	0x0800668d
 80066e4:	08006831 	.word	0x08006831
 80066e8:	0800668d 	.word	0x0800668d
 80066ec:	0800673b 	.word	0x0800673b
 80066f0:	0800668d 	.word	0x0800668d
 80066f4:	0800668d 	.word	0x0800668d
 80066f8:	080067d1 	.word	0x080067d1
 80066fc:	6833      	ldr	r3, [r6, #0]
 80066fe:	1d1a      	adds	r2, r3, #4
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	6032      	str	r2, [r6, #0]
 8006704:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006708:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800670c:	2301      	movs	r3, #1
 800670e:	e09c      	b.n	800684a <_printf_i+0x1e6>
 8006710:	6833      	ldr	r3, [r6, #0]
 8006712:	6820      	ldr	r0, [r4, #0]
 8006714:	1d19      	adds	r1, r3, #4
 8006716:	6031      	str	r1, [r6, #0]
 8006718:	0606      	lsls	r6, r0, #24
 800671a:	d501      	bpl.n	8006720 <_printf_i+0xbc>
 800671c:	681d      	ldr	r5, [r3, #0]
 800671e:	e003      	b.n	8006728 <_printf_i+0xc4>
 8006720:	0645      	lsls	r5, r0, #25
 8006722:	d5fb      	bpl.n	800671c <_printf_i+0xb8>
 8006724:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006728:	2d00      	cmp	r5, #0
 800672a:	da03      	bge.n	8006734 <_printf_i+0xd0>
 800672c:	232d      	movs	r3, #45	@ 0x2d
 800672e:	426d      	negs	r5, r5
 8006730:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006734:	4858      	ldr	r0, [pc, #352]	@ (8006898 <_printf_i+0x234>)
 8006736:	230a      	movs	r3, #10
 8006738:	e011      	b.n	800675e <_printf_i+0xfa>
 800673a:	6821      	ldr	r1, [r4, #0]
 800673c:	6833      	ldr	r3, [r6, #0]
 800673e:	0608      	lsls	r0, r1, #24
 8006740:	f853 5b04 	ldr.w	r5, [r3], #4
 8006744:	d402      	bmi.n	800674c <_printf_i+0xe8>
 8006746:	0649      	lsls	r1, r1, #25
 8006748:	bf48      	it	mi
 800674a:	b2ad      	uxthmi	r5, r5
 800674c:	2f6f      	cmp	r7, #111	@ 0x6f
 800674e:	4852      	ldr	r0, [pc, #328]	@ (8006898 <_printf_i+0x234>)
 8006750:	6033      	str	r3, [r6, #0]
 8006752:	bf14      	ite	ne
 8006754:	230a      	movne	r3, #10
 8006756:	2308      	moveq	r3, #8
 8006758:	2100      	movs	r1, #0
 800675a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800675e:	6866      	ldr	r6, [r4, #4]
 8006760:	60a6      	str	r6, [r4, #8]
 8006762:	2e00      	cmp	r6, #0
 8006764:	db05      	blt.n	8006772 <_printf_i+0x10e>
 8006766:	6821      	ldr	r1, [r4, #0]
 8006768:	432e      	orrs	r6, r5
 800676a:	f021 0104 	bic.w	r1, r1, #4
 800676e:	6021      	str	r1, [r4, #0]
 8006770:	d04b      	beq.n	800680a <_printf_i+0x1a6>
 8006772:	4616      	mov	r6, r2
 8006774:	fbb5 f1f3 	udiv	r1, r5, r3
 8006778:	fb03 5711 	mls	r7, r3, r1, r5
 800677c:	5dc7      	ldrb	r7, [r0, r7]
 800677e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006782:	462f      	mov	r7, r5
 8006784:	42bb      	cmp	r3, r7
 8006786:	460d      	mov	r5, r1
 8006788:	d9f4      	bls.n	8006774 <_printf_i+0x110>
 800678a:	2b08      	cmp	r3, #8
 800678c:	d10b      	bne.n	80067a6 <_printf_i+0x142>
 800678e:	6823      	ldr	r3, [r4, #0]
 8006790:	07df      	lsls	r7, r3, #31
 8006792:	d508      	bpl.n	80067a6 <_printf_i+0x142>
 8006794:	6923      	ldr	r3, [r4, #16]
 8006796:	6861      	ldr	r1, [r4, #4]
 8006798:	4299      	cmp	r1, r3
 800679a:	bfde      	ittt	le
 800679c:	2330      	movle	r3, #48	@ 0x30
 800679e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80067a6:	1b92      	subs	r2, r2, r6
 80067a8:	6122      	str	r2, [r4, #16]
 80067aa:	f8cd a000 	str.w	sl, [sp]
 80067ae:	464b      	mov	r3, r9
 80067b0:	aa03      	add	r2, sp, #12
 80067b2:	4621      	mov	r1, r4
 80067b4:	4640      	mov	r0, r8
 80067b6:	f7ff fee7 	bl	8006588 <_printf_common>
 80067ba:	3001      	adds	r0, #1
 80067bc:	d14a      	bne.n	8006854 <_printf_i+0x1f0>
 80067be:	f04f 30ff 	mov.w	r0, #4294967295
 80067c2:	b004      	add	sp, #16
 80067c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067c8:	6823      	ldr	r3, [r4, #0]
 80067ca:	f043 0320 	orr.w	r3, r3, #32
 80067ce:	6023      	str	r3, [r4, #0]
 80067d0:	4832      	ldr	r0, [pc, #200]	@ (800689c <_printf_i+0x238>)
 80067d2:	2778      	movs	r7, #120	@ 0x78
 80067d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80067d8:	6823      	ldr	r3, [r4, #0]
 80067da:	6831      	ldr	r1, [r6, #0]
 80067dc:	061f      	lsls	r7, r3, #24
 80067de:	f851 5b04 	ldr.w	r5, [r1], #4
 80067e2:	d402      	bmi.n	80067ea <_printf_i+0x186>
 80067e4:	065f      	lsls	r7, r3, #25
 80067e6:	bf48      	it	mi
 80067e8:	b2ad      	uxthmi	r5, r5
 80067ea:	6031      	str	r1, [r6, #0]
 80067ec:	07d9      	lsls	r1, r3, #31
 80067ee:	bf44      	itt	mi
 80067f0:	f043 0320 	orrmi.w	r3, r3, #32
 80067f4:	6023      	strmi	r3, [r4, #0]
 80067f6:	b11d      	cbz	r5, 8006800 <_printf_i+0x19c>
 80067f8:	2310      	movs	r3, #16
 80067fa:	e7ad      	b.n	8006758 <_printf_i+0xf4>
 80067fc:	4826      	ldr	r0, [pc, #152]	@ (8006898 <_printf_i+0x234>)
 80067fe:	e7e9      	b.n	80067d4 <_printf_i+0x170>
 8006800:	6823      	ldr	r3, [r4, #0]
 8006802:	f023 0320 	bic.w	r3, r3, #32
 8006806:	6023      	str	r3, [r4, #0]
 8006808:	e7f6      	b.n	80067f8 <_printf_i+0x194>
 800680a:	4616      	mov	r6, r2
 800680c:	e7bd      	b.n	800678a <_printf_i+0x126>
 800680e:	6833      	ldr	r3, [r6, #0]
 8006810:	6825      	ldr	r5, [r4, #0]
 8006812:	6961      	ldr	r1, [r4, #20]
 8006814:	1d18      	adds	r0, r3, #4
 8006816:	6030      	str	r0, [r6, #0]
 8006818:	062e      	lsls	r6, r5, #24
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	d501      	bpl.n	8006822 <_printf_i+0x1be>
 800681e:	6019      	str	r1, [r3, #0]
 8006820:	e002      	b.n	8006828 <_printf_i+0x1c4>
 8006822:	0668      	lsls	r0, r5, #25
 8006824:	d5fb      	bpl.n	800681e <_printf_i+0x1ba>
 8006826:	8019      	strh	r1, [r3, #0]
 8006828:	2300      	movs	r3, #0
 800682a:	6123      	str	r3, [r4, #16]
 800682c:	4616      	mov	r6, r2
 800682e:	e7bc      	b.n	80067aa <_printf_i+0x146>
 8006830:	6833      	ldr	r3, [r6, #0]
 8006832:	1d1a      	adds	r2, r3, #4
 8006834:	6032      	str	r2, [r6, #0]
 8006836:	681e      	ldr	r6, [r3, #0]
 8006838:	6862      	ldr	r2, [r4, #4]
 800683a:	2100      	movs	r1, #0
 800683c:	4630      	mov	r0, r6
 800683e:	f7f9 fcd7 	bl	80001f0 <memchr>
 8006842:	b108      	cbz	r0, 8006848 <_printf_i+0x1e4>
 8006844:	1b80      	subs	r0, r0, r6
 8006846:	6060      	str	r0, [r4, #4]
 8006848:	6863      	ldr	r3, [r4, #4]
 800684a:	6123      	str	r3, [r4, #16]
 800684c:	2300      	movs	r3, #0
 800684e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006852:	e7aa      	b.n	80067aa <_printf_i+0x146>
 8006854:	6923      	ldr	r3, [r4, #16]
 8006856:	4632      	mov	r2, r6
 8006858:	4649      	mov	r1, r9
 800685a:	4640      	mov	r0, r8
 800685c:	47d0      	blx	sl
 800685e:	3001      	adds	r0, #1
 8006860:	d0ad      	beq.n	80067be <_printf_i+0x15a>
 8006862:	6823      	ldr	r3, [r4, #0]
 8006864:	079b      	lsls	r3, r3, #30
 8006866:	d413      	bmi.n	8006890 <_printf_i+0x22c>
 8006868:	68e0      	ldr	r0, [r4, #12]
 800686a:	9b03      	ldr	r3, [sp, #12]
 800686c:	4298      	cmp	r0, r3
 800686e:	bfb8      	it	lt
 8006870:	4618      	movlt	r0, r3
 8006872:	e7a6      	b.n	80067c2 <_printf_i+0x15e>
 8006874:	2301      	movs	r3, #1
 8006876:	4632      	mov	r2, r6
 8006878:	4649      	mov	r1, r9
 800687a:	4640      	mov	r0, r8
 800687c:	47d0      	blx	sl
 800687e:	3001      	adds	r0, #1
 8006880:	d09d      	beq.n	80067be <_printf_i+0x15a>
 8006882:	3501      	adds	r5, #1
 8006884:	68e3      	ldr	r3, [r4, #12]
 8006886:	9903      	ldr	r1, [sp, #12]
 8006888:	1a5b      	subs	r3, r3, r1
 800688a:	42ab      	cmp	r3, r5
 800688c:	dcf2      	bgt.n	8006874 <_printf_i+0x210>
 800688e:	e7eb      	b.n	8006868 <_printf_i+0x204>
 8006890:	2500      	movs	r5, #0
 8006892:	f104 0619 	add.w	r6, r4, #25
 8006896:	e7f5      	b.n	8006884 <_printf_i+0x220>
 8006898:	0800754f 	.word	0x0800754f
 800689c:	08007560 	.word	0x08007560

080068a0 <__sflush_r>:
 80068a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80068a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068a8:	0716      	lsls	r6, r2, #28
 80068aa:	4605      	mov	r5, r0
 80068ac:	460c      	mov	r4, r1
 80068ae:	d454      	bmi.n	800695a <__sflush_r+0xba>
 80068b0:	684b      	ldr	r3, [r1, #4]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	dc02      	bgt.n	80068bc <__sflush_r+0x1c>
 80068b6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	dd48      	ble.n	800694e <__sflush_r+0xae>
 80068bc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80068be:	2e00      	cmp	r6, #0
 80068c0:	d045      	beq.n	800694e <__sflush_r+0xae>
 80068c2:	2300      	movs	r3, #0
 80068c4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80068c8:	682f      	ldr	r7, [r5, #0]
 80068ca:	6a21      	ldr	r1, [r4, #32]
 80068cc:	602b      	str	r3, [r5, #0]
 80068ce:	d030      	beq.n	8006932 <__sflush_r+0x92>
 80068d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80068d2:	89a3      	ldrh	r3, [r4, #12]
 80068d4:	0759      	lsls	r1, r3, #29
 80068d6:	d505      	bpl.n	80068e4 <__sflush_r+0x44>
 80068d8:	6863      	ldr	r3, [r4, #4]
 80068da:	1ad2      	subs	r2, r2, r3
 80068dc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80068de:	b10b      	cbz	r3, 80068e4 <__sflush_r+0x44>
 80068e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80068e2:	1ad2      	subs	r2, r2, r3
 80068e4:	2300      	movs	r3, #0
 80068e6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80068e8:	6a21      	ldr	r1, [r4, #32]
 80068ea:	4628      	mov	r0, r5
 80068ec:	47b0      	blx	r6
 80068ee:	1c43      	adds	r3, r0, #1
 80068f0:	89a3      	ldrh	r3, [r4, #12]
 80068f2:	d106      	bne.n	8006902 <__sflush_r+0x62>
 80068f4:	6829      	ldr	r1, [r5, #0]
 80068f6:	291d      	cmp	r1, #29
 80068f8:	d82b      	bhi.n	8006952 <__sflush_r+0xb2>
 80068fa:	4a2a      	ldr	r2, [pc, #168]	@ (80069a4 <__sflush_r+0x104>)
 80068fc:	40ca      	lsrs	r2, r1
 80068fe:	07d6      	lsls	r6, r2, #31
 8006900:	d527      	bpl.n	8006952 <__sflush_r+0xb2>
 8006902:	2200      	movs	r2, #0
 8006904:	6062      	str	r2, [r4, #4]
 8006906:	04d9      	lsls	r1, r3, #19
 8006908:	6922      	ldr	r2, [r4, #16]
 800690a:	6022      	str	r2, [r4, #0]
 800690c:	d504      	bpl.n	8006918 <__sflush_r+0x78>
 800690e:	1c42      	adds	r2, r0, #1
 8006910:	d101      	bne.n	8006916 <__sflush_r+0x76>
 8006912:	682b      	ldr	r3, [r5, #0]
 8006914:	b903      	cbnz	r3, 8006918 <__sflush_r+0x78>
 8006916:	6560      	str	r0, [r4, #84]	@ 0x54
 8006918:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800691a:	602f      	str	r7, [r5, #0]
 800691c:	b1b9      	cbz	r1, 800694e <__sflush_r+0xae>
 800691e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006922:	4299      	cmp	r1, r3
 8006924:	d002      	beq.n	800692c <__sflush_r+0x8c>
 8006926:	4628      	mov	r0, r5
 8006928:	f7ff fbd6 	bl	80060d8 <_free_r>
 800692c:	2300      	movs	r3, #0
 800692e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006930:	e00d      	b.n	800694e <__sflush_r+0xae>
 8006932:	2301      	movs	r3, #1
 8006934:	4628      	mov	r0, r5
 8006936:	47b0      	blx	r6
 8006938:	4602      	mov	r2, r0
 800693a:	1c50      	adds	r0, r2, #1
 800693c:	d1c9      	bne.n	80068d2 <__sflush_r+0x32>
 800693e:	682b      	ldr	r3, [r5, #0]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d0c6      	beq.n	80068d2 <__sflush_r+0x32>
 8006944:	2b1d      	cmp	r3, #29
 8006946:	d001      	beq.n	800694c <__sflush_r+0xac>
 8006948:	2b16      	cmp	r3, #22
 800694a:	d11e      	bne.n	800698a <__sflush_r+0xea>
 800694c:	602f      	str	r7, [r5, #0]
 800694e:	2000      	movs	r0, #0
 8006950:	e022      	b.n	8006998 <__sflush_r+0xf8>
 8006952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006956:	b21b      	sxth	r3, r3
 8006958:	e01b      	b.n	8006992 <__sflush_r+0xf2>
 800695a:	690f      	ldr	r7, [r1, #16]
 800695c:	2f00      	cmp	r7, #0
 800695e:	d0f6      	beq.n	800694e <__sflush_r+0xae>
 8006960:	0793      	lsls	r3, r2, #30
 8006962:	680e      	ldr	r6, [r1, #0]
 8006964:	bf08      	it	eq
 8006966:	694b      	ldreq	r3, [r1, #20]
 8006968:	600f      	str	r7, [r1, #0]
 800696a:	bf18      	it	ne
 800696c:	2300      	movne	r3, #0
 800696e:	eba6 0807 	sub.w	r8, r6, r7
 8006972:	608b      	str	r3, [r1, #8]
 8006974:	f1b8 0f00 	cmp.w	r8, #0
 8006978:	dde9      	ble.n	800694e <__sflush_r+0xae>
 800697a:	6a21      	ldr	r1, [r4, #32]
 800697c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800697e:	4643      	mov	r3, r8
 8006980:	463a      	mov	r2, r7
 8006982:	4628      	mov	r0, r5
 8006984:	47b0      	blx	r6
 8006986:	2800      	cmp	r0, #0
 8006988:	dc08      	bgt.n	800699c <__sflush_r+0xfc>
 800698a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800698e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006992:	81a3      	strh	r3, [r4, #12]
 8006994:	f04f 30ff 	mov.w	r0, #4294967295
 8006998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800699c:	4407      	add	r7, r0
 800699e:	eba8 0800 	sub.w	r8, r8, r0
 80069a2:	e7e7      	b.n	8006974 <__sflush_r+0xd4>
 80069a4:	20400001 	.word	0x20400001

080069a8 <_fflush_r>:
 80069a8:	b538      	push	{r3, r4, r5, lr}
 80069aa:	690b      	ldr	r3, [r1, #16]
 80069ac:	4605      	mov	r5, r0
 80069ae:	460c      	mov	r4, r1
 80069b0:	b913      	cbnz	r3, 80069b8 <_fflush_r+0x10>
 80069b2:	2500      	movs	r5, #0
 80069b4:	4628      	mov	r0, r5
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	b118      	cbz	r0, 80069c2 <_fflush_r+0x1a>
 80069ba:	6a03      	ldr	r3, [r0, #32]
 80069bc:	b90b      	cbnz	r3, 80069c2 <_fflush_r+0x1a>
 80069be:	f7ff f99d 	bl	8005cfc <__sinit>
 80069c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d0f3      	beq.n	80069b2 <_fflush_r+0xa>
 80069ca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80069cc:	07d0      	lsls	r0, r2, #31
 80069ce:	d404      	bmi.n	80069da <_fflush_r+0x32>
 80069d0:	0599      	lsls	r1, r3, #22
 80069d2:	d402      	bmi.n	80069da <_fflush_r+0x32>
 80069d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069d6:	f7ff fb50 	bl	800607a <__retarget_lock_acquire_recursive>
 80069da:	4628      	mov	r0, r5
 80069dc:	4621      	mov	r1, r4
 80069de:	f7ff ff5f 	bl	80068a0 <__sflush_r>
 80069e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80069e4:	07da      	lsls	r2, r3, #31
 80069e6:	4605      	mov	r5, r0
 80069e8:	d4e4      	bmi.n	80069b4 <_fflush_r+0xc>
 80069ea:	89a3      	ldrh	r3, [r4, #12]
 80069ec:	059b      	lsls	r3, r3, #22
 80069ee:	d4e1      	bmi.n	80069b4 <_fflush_r+0xc>
 80069f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80069f2:	f7ff fb43 	bl	800607c <__retarget_lock_release_recursive>
 80069f6:	e7dd      	b.n	80069b4 <_fflush_r+0xc>

080069f8 <fiprintf>:
 80069f8:	b40e      	push	{r1, r2, r3}
 80069fa:	b503      	push	{r0, r1, lr}
 80069fc:	4601      	mov	r1, r0
 80069fe:	ab03      	add	r3, sp, #12
 8006a00:	4805      	ldr	r0, [pc, #20]	@ (8006a18 <fiprintf+0x20>)
 8006a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a06:	6800      	ldr	r0, [r0, #0]
 8006a08:	9301      	str	r3, [sp, #4]
 8006a0a:	f000 f88f 	bl	8006b2c <_vfiprintf_r>
 8006a0e:	b002      	add	sp, #8
 8006a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a14:	b003      	add	sp, #12
 8006a16:	4770      	bx	lr
 8006a18:	20000038 	.word	0x20000038

08006a1c <memmove>:
 8006a1c:	4288      	cmp	r0, r1
 8006a1e:	b510      	push	{r4, lr}
 8006a20:	eb01 0402 	add.w	r4, r1, r2
 8006a24:	d902      	bls.n	8006a2c <memmove+0x10>
 8006a26:	4284      	cmp	r4, r0
 8006a28:	4623      	mov	r3, r4
 8006a2a:	d807      	bhi.n	8006a3c <memmove+0x20>
 8006a2c:	1e43      	subs	r3, r0, #1
 8006a2e:	42a1      	cmp	r1, r4
 8006a30:	d008      	beq.n	8006a44 <memmove+0x28>
 8006a32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a3a:	e7f8      	b.n	8006a2e <memmove+0x12>
 8006a3c:	4402      	add	r2, r0
 8006a3e:	4601      	mov	r1, r0
 8006a40:	428a      	cmp	r2, r1
 8006a42:	d100      	bne.n	8006a46 <memmove+0x2a>
 8006a44:	bd10      	pop	{r4, pc}
 8006a46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a4e:	e7f7      	b.n	8006a40 <memmove+0x24>

08006a50 <_sbrk_r>:
 8006a50:	b538      	push	{r3, r4, r5, lr}
 8006a52:	4d06      	ldr	r5, [pc, #24]	@ (8006a6c <_sbrk_r+0x1c>)
 8006a54:	2300      	movs	r3, #0
 8006a56:	4604      	mov	r4, r0
 8006a58:	4608      	mov	r0, r1
 8006a5a:	602b      	str	r3, [r5, #0]
 8006a5c:	f7fb fe3e 	bl	80026dc <_sbrk>
 8006a60:	1c43      	adds	r3, r0, #1
 8006a62:	d102      	bne.n	8006a6a <_sbrk_r+0x1a>
 8006a64:	682b      	ldr	r3, [r5, #0]
 8006a66:	b103      	cbz	r3, 8006a6a <_sbrk_r+0x1a>
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	200013f8 	.word	0x200013f8

08006a70 <abort>:
 8006a70:	b508      	push	{r3, lr}
 8006a72:	2006      	movs	r0, #6
 8006a74:	f000 fa2e 	bl	8006ed4 <raise>
 8006a78:	2001      	movs	r0, #1
 8006a7a:	f7fb fdb7 	bl	80025ec <_exit>

08006a7e <_realloc_r>:
 8006a7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a82:	4607      	mov	r7, r0
 8006a84:	4614      	mov	r4, r2
 8006a86:	460d      	mov	r5, r1
 8006a88:	b921      	cbnz	r1, 8006a94 <_realloc_r+0x16>
 8006a8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8e:	4611      	mov	r1, r2
 8006a90:	f7ff bb96 	b.w	80061c0 <_malloc_r>
 8006a94:	b92a      	cbnz	r2, 8006aa2 <_realloc_r+0x24>
 8006a96:	f7ff fb1f 	bl	80060d8 <_free_r>
 8006a9a:	4625      	mov	r5, r4
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aa2:	f000 fa33 	bl	8006f0c <_malloc_usable_size_r>
 8006aa6:	4284      	cmp	r4, r0
 8006aa8:	4606      	mov	r6, r0
 8006aaa:	d802      	bhi.n	8006ab2 <_realloc_r+0x34>
 8006aac:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006ab0:	d8f4      	bhi.n	8006a9c <_realloc_r+0x1e>
 8006ab2:	4621      	mov	r1, r4
 8006ab4:	4638      	mov	r0, r7
 8006ab6:	f7ff fb83 	bl	80061c0 <_malloc_r>
 8006aba:	4680      	mov	r8, r0
 8006abc:	b908      	cbnz	r0, 8006ac2 <_realloc_r+0x44>
 8006abe:	4645      	mov	r5, r8
 8006ac0:	e7ec      	b.n	8006a9c <_realloc_r+0x1e>
 8006ac2:	42b4      	cmp	r4, r6
 8006ac4:	4622      	mov	r2, r4
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	bf28      	it	cs
 8006aca:	4632      	movcs	r2, r6
 8006acc:	f7ff fad7 	bl	800607e <memcpy>
 8006ad0:	4629      	mov	r1, r5
 8006ad2:	4638      	mov	r0, r7
 8006ad4:	f7ff fb00 	bl	80060d8 <_free_r>
 8006ad8:	e7f1      	b.n	8006abe <_realloc_r+0x40>

08006ada <__sfputc_r>:
 8006ada:	6893      	ldr	r3, [r2, #8]
 8006adc:	3b01      	subs	r3, #1
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	b410      	push	{r4}
 8006ae2:	6093      	str	r3, [r2, #8]
 8006ae4:	da08      	bge.n	8006af8 <__sfputc_r+0x1e>
 8006ae6:	6994      	ldr	r4, [r2, #24]
 8006ae8:	42a3      	cmp	r3, r4
 8006aea:	db01      	blt.n	8006af0 <__sfputc_r+0x16>
 8006aec:	290a      	cmp	r1, #10
 8006aee:	d103      	bne.n	8006af8 <__sfputc_r+0x1e>
 8006af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006af4:	f000 b932 	b.w	8006d5c <__swbuf_r>
 8006af8:	6813      	ldr	r3, [r2, #0]
 8006afa:	1c58      	adds	r0, r3, #1
 8006afc:	6010      	str	r0, [r2, #0]
 8006afe:	7019      	strb	r1, [r3, #0]
 8006b00:	4608      	mov	r0, r1
 8006b02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <__sfputs_r>:
 8006b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0a:	4606      	mov	r6, r0
 8006b0c:	460f      	mov	r7, r1
 8006b0e:	4614      	mov	r4, r2
 8006b10:	18d5      	adds	r5, r2, r3
 8006b12:	42ac      	cmp	r4, r5
 8006b14:	d101      	bne.n	8006b1a <__sfputs_r+0x12>
 8006b16:	2000      	movs	r0, #0
 8006b18:	e007      	b.n	8006b2a <__sfputs_r+0x22>
 8006b1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b1e:	463a      	mov	r2, r7
 8006b20:	4630      	mov	r0, r6
 8006b22:	f7ff ffda 	bl	8006ada <__sfputc_r>
 8006b26:	1c43      	adds	r3, r0, #1
 8006b28:	d1f3      	bne.n	8006b12 <__sfputs_r+0xa>
 8006b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b2c <_vfiprintf_r>:
 8006b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b30:	460d      	mov	r5, r1
 8006b32:	b09d      	sub	sp, #116	@ 0x74
 8006b34:	4614      	mov	r4, r2
 8006b36:	4698      	mov	r8, r3
 8006b38:	4606      	mov	r6, r0
 8006b3a:	b118      	cbz	r0, 8006b44 <_vfiprintf_r+0x18>
 8006b3c:	6a03      	ldr	r3, [r0, #32]
 8006b3e:	b90b      	cbnz	r3, 8006b44 <_vfiprintf_r+0x18>
 8006b40:	f7ff f8dc 	bl	8005cfc <__sinit>
 8006b44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b46:	07d9      	lsls	r1, r3, #31
 8006b48:	d405      	bmi.n	8006b56 <_vfiprintf_r+0x2a>
 8006b4a:	89ab      	ldrh	r3, [r5, #12]
 8006b4c:	059a      	lsls	r2, r3, #22
 8006b4e:	d402      	bmi.n	8006b56 <_vfiprintf_r+0x2a>
 8006b50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b52:	f7ff fa92 	bl	800607a <__retarget_lock_acquire_recursive>
 8006b56:	89ab      	ldrh	r3, [r5, #12]
 8006b58:	071b      	lsls	r3, r3, #28
 8006b5a:	d501      	bpl.n	8006b60 <_vfiprintf_r+0x34>
 8006b5c:	692b      	ldr	r3, [r5, #16]
 8006b5e:	b99b      	cbnz	r3, 8006b88 <_vfiprintf_r+0x5c>
 8006b60:	4629      	mov	r1, r5
 8006b62:	4630      	mov	r0, r6
 8006b64:	f000 f938 	bl	8006dd8 <__swsetup_r>
 8006b68:	b170      	cbz	r0, 8006b88 <_vfiprintf_r+0x5c>
 8006b6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006b6c:	07dc      	lsls	r4, r3, #31
 8006b6e:	d504      	bpl.n	8006b7a <_vfiprintf_r+0x4e>
 8006b70:	f04f 30ff 	mov.w	r0, #4294967295
 8006b74:	b01d      	add	sp, #116	@ 0x74
 8006b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b7a:	89ab      	ldrh	r3, [r5, #12]
 8006b7c:	0598      	lsls	r0, r3, #22
 8006b7e:	d4f7      	bmi.n	8006b70 <_vfiprintf_r+0x44>
 8006b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006b82:	f7ff fa7b 	bl	800607c <__retarget_lock_release_recursive>
 8006b86:	e7f3      	b.n	8006b70 <_vfiprintf_r+0x44>
 8006b88:	2300      	movs	r3, #0
 8006b8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b8c:	2320      	movs	r3, #32
 8006b8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b92:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b96:	2330      	movs	r3, #48	@ 0x30
 8006b98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006d48 <_vfiprintf_r+0x21c>
 8006b9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ba0:	f04f 0901 	mov.w	r9, #1
 8006ba4:	4623      	mov	r3, r4
 8006ba6:	469a      	mov	sl, r3
 8006ba8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bac:	b10a      	cbz	r2, 8006bb2 <_vfiprintf_r+0x86>
 8006bae:	2a25      	cmp	r2, #37	@ 0x25
 8006bb0:	d1f9      	bne.n	8006ba6 <_vfiprintf_r+0x7a>
 8006bb2:	ebba 0b04 	subs.w	fp, sl, r4
 8006bb6:	d00b      	beq.n	8006bd0 <_vfiprintf_r+0xa4>
 8006bb8:	465b      	mov	r3, fp
 8006bba:	4622      	mov	r2, r4
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	4630      	mov	r0, r6
 8006bc0:	f7ff ffa2 	bl	8006b08 <__sfputs_r>
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	f000 80a7 	beq.w	8006d18 <_vfiprintf_r+0x1ec>
 8006bca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bcc:	445a      	add	r2, fp
 8006bce:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 809f 	beq.w	8006d18 <_vfiprintf_r+0x1ec>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8006be0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006be4:	f10a 0a01 	add.w	sl, sl, #1
 8006be8:	9304      	str	r3, [sp, #16]
 8006bea:	9307      	str	r3, [sp, #28]
 8006bec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006bf0:	931a      	str	r3, [sp, #104]	@ 0x68
 8006bf2:	4654      	mov	r4, sl
 8006bf4:	2205      	movs	r2, #5
 8006bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bfa:	4853      	ldr	r0, [pc, #332]	@ (8006d48 <_vfiprintf_r+0x21c>)
 8006bfc:	f7f9 faf8 	bl	80001f0 <memchr>
 8006c00:	9a04      	ldr	r2, [sp, #16]
 8006c02:	b9d8      	cbnz	r0, 8006c3c <_vfiprintf_r+0x110>
 8006c04:	06d1      	lsls	r1, r2, #27
 8006c06:	bf44      	itt	mi
 8006c08:	2320      	movmi	r3, #32
 8006c0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c0e:	0713      	lsls	r3, r2, #28
 8006c10:	bf44      	itt	mi
 8006c12:	232b      	movmi	r3, #43	@ 0x2b
 8006c14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c18:	f89a 3000 	ldrb.w	r3, [sl]
 8006c1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c1e:	d015      	beq.n	8006c4c <_vfiprintf_r+0x120>
 8006c20:	9a07      	ldr	r2, [sp, #28]
 8006c22:	4654      	mov	r4, sl
 8006c24:	2000      	movs	r0, #0
 8006c26:	f04f 0c0a 	mov.w	ip, #10
 8006c2a:	4621      	mov	r1, r4
 8006c2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c30:	3b30      	subs	r3, #48	@ 0x30
 8006c32:	2b09      	cmp	r3, #9
 8006c34:	d94b      	bls.n	8006cce <_vfiprintf_r+0x1a2>
 8006c36:	b1b0      	cbz	r0, 8006c66 <_vfiprintf_r+0x13a>
 8006c38:	9207      	str	r2, [sp, #28]
 8006c3a:	e014      	b.n	8006c66 <_vfiprintf_r+0x13a>
 8006c3c:	eba0 0308 	sub.w	r3, r0, r8
 8006c40:	fa09 f303 	lsl.w	r3, r9, r3
 8006c44:	4313      	orrs	r3, r2
 8006c46:	9304      	str	r3, [sp, #16]
 8006c48:	46a2      	mov	sl, r4
 8006c4a:	e7d2      	b.n	8006bf2 <_vfiprintf_r+0xc6>
 8006c4c:	9b03      	ldr	r3, [sp, #12]
 8006c4e:	1d19      	adds	r1, r3, #4
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	9103      	str	r1, [sp, #12]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	bfbb      	ittet	lt
 8006c58:	425b      	neglt	r3, r3
 8006c5a:	f042 0202 	orrlt.w	r2, r2, #2
 8006c5e:	9307      	strge	r3, [sp, #28]
 8006c60:	9307      	strlt	r3, [sp, #28]
 8006c62:	bfb8      	it	lt
 8006c64:	9204      	strlt	r2, [sp, #16]
 8006c66:	7823      	ldrb	r3, [r4, #0]
 8006c68:	2b2e      	cmp	r3, #46	@ 0x2e
 8006c6a:	d10a      	bne.n	8006c82 <_vfiprintf_r+0x156>
 8006c6c:	7863      	ldrb	r3, [r4, #1]
 8006c6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c70:	d132      	bne.n	8006cd8 <_vfiprintf_r+0x1ac>
 8006c72:	9b03      	ldr	r3, [sp, #12]
 8006c74:	1d1a      	adds	r2, r3, #4
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	9203      	str	r2, [sp, #12]
 8006c7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c7e:	3402      	adds	r4, #2
 8006c80:	9305      	str	r3, [sp, #20]
 8006c82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006d58 <_vfiprintf_r+0x22c>
 8006c86:	7821      	ldrb	r1, [r4, #0]
 8006c88:	2203      	movs	r2, #3
 8006c8a:	4650      	mov	r0, sl
 8006c8c:	f7f9 fab0 	bl	80001f0 <memchr>
 8006c90:	b138      	cbz	r0, 8006ca2 <_vfiprintf_r+0x176>
 8006c92:	9b04      	ldr	r3, [sp, #16]
 8006c94:	eba0 000a 	sub.w	r0, r0, sl
 8006c98:	2240      	movs	r2, #64	@ 0x40
 8006c9a:	4082      	lsls	r2, r0
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	3401      	adds	r4, #1
 8006ca0:	9304      	str	r3, [sp, #16]
 8006ca2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ca6:	4829      	ldr	r0, [pc, #164]	@ (8006d4c <_vfiprintf_r+0x220>)
 8006ca8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006cac:	2206      	movs	r2, #6
 8006cae:	f7f9 fa9f 	bl	80001f0 <memchr>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	d03f      	beq.n	8006d36 <_vfiprintf_r+0x20a>
 8006cb6:	4b26      	ldr	r3, [pc, #152]	@ (8006d50 <_vfiprintf_r+0x224>)
 8006cb8:	bb1b      	cbnz	r3, 8006d02 <_vfiprintf_r+0x1d6>
 8006cba:	9b03      	ldr	r3, [sp, #12]
 8006cbc:	3307      	adds	r3, #7
 8006cbe:	f023 0307 	bic.w	r3, r3, #7
 8006cc2:	3308      	adds	r3, #8
 8006cc4:	9303      	str	r3, [sp, #12]
 8006cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cc8:	443b      	add	r3, r7
 8006cca:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ccc:	e76a      	b.n	8006ba4 <_vfiprintf_r+0x78>
 8006cce:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	2001      	movs	r0, #1
 8006cd6:	e7a8      	b.n	8006c2a <_vfiprintf_r+0xfe>
 8006cd8:	2300      	movs	r3, #0
 8006cda:	3401      	adds	r4, #1
 8006cdc:	9305      	str	r3, [sp, #20]
 8006cde:	4619      	mov	r1, r3
 8006ce0:	f04f 0c0a 	mov.w	ip, #10
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cea:	3a30      	subs	r2, #48	@ 0x30
 8006cec:	2a09      	cmp	r2, #9
 8006cee:	d903      	bls.n	8006cf8 <_vfiprintf_r+0x1cc>
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d0c6      	beq.n	8006c82 <_vfiprintf_r+0x156>
 8006cf4:	9105      	str	r1, [sp, #20]
 8006cf6:	e7c4      	b.n	8006c82 <_vfiprintf_r+0x156>
 8006cf8:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cfc:	4604      	mov	r4, r0
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e7f0      	b.n	8006ce4 <_vfiprintf_r+0x1b8>
 8006d02:	ab03      	add	r3, sp, #12
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	462a      	mov	r2, r5
 8006d08:	4b12      	ldr	r3, [pc, #72]	@ (8006d54 <_vfiprintf_r+0x228>)
 8006d0a:	a904      	add	r1, sp, #16
 8006d0c:	4630      	mov	r0, r6
 8006d0e:	f3af 8000 	nop.w
 8006d12:	4607      	mov	r7, r0
 8006d14:	1c78      	adds	r0, r7, #1
 8006d16:	d1d6      	bne.n	8006cc6 <_vfiprintf_r+0x19a>
 8006d18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d1a:	07d9      	lsls	r1, r3, #31
 8006d1c:	d405      	bmi.n	8006d2a <_vfiprintf_r+0x1fe>
 8006d1e:	89ab      	ldrh	r3, [r5, #12]
 8006d20:	059a      	lsls	r2, r3, #22
 8006d22:	d402      	bmi.n	8006d2a <_vfiprintf_r+0x1fe>
 8006d24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d26:	f7ff f9a9 	bl	800607c <__retarget_lock_release_recursive>
 8006d2a:	89ab      	ldrh	r3, [r5, #12]
 8006d2c:	065b      	lsls	r3, r3, #25
 8006d2e:	f53f af1f 	bmi.w	8006b70 <_vfiprintf_r+0x44>
 8006d32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d34:	e71e      	b.n	8006b74 <_vfiprintf_r+0x48>
 8006d36:	ab03      	add	r3, sp, #12
 8006d38:	9300      	str	r3, [sp, #0]
 8006d3a:	462a      	mov	r2, r5
 8006d3c:	4b05      	ldr	r3, [pc, #20]	@ (8006d54 <_vfiprintf_r+0x228>)
 8006d3e:	a904      	add	r1, sp, #16
 8006d40:	4630      	mov	r0, r6
 8006d42:	f7ff fc8f 	bl	8006664 <_printf_i>
 8006d46:	e7e4      	b.n	8006d12 <_vfiprintf_r+0x1e6>
 8006d48:	0800753e 	.word	0x0800753e
 8006d4c:	08007548 	.word	0x08007548
 8006d50:	00000000 	.word	0x00000000
 8006d54:	08006b09 	.word	0x08006b09
 8006d58:	08007544 	.word	0x08007544

08006d5c <__swbuf_r>:
 8006d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d5e:	460e      	mov	r6, r1
 8006d60:	4614      	mov	r4, r2
 8006d62:	4605      	mov	r5, r0
 8006d64:	b118      	cbz	r0, 8006d6e <__swbuf_r+0x12>
 8006d66:	6a03      	ldr	r3, [r0, #32]
 8006d68:	b90b      	cbnz	r3, 8006d6e <__swbuf_r+0x12>
 8006d6a:	f7fe ffc7 	bl	8005cfc <__sinit>
 8006d6e:	69a3      	ldr	r3, [r4, #24]
 8006d70:	60a3      	str	r3, [r4, #8]
 8006d72:	89a3      	ldrh	r3, [r4, #12]
 8006d74:	071a      	lsls	r2, r3, #28
 8006d76:	d501      	bpl.n	8006d7c <__swbuf_r+0x20>
 8006d78:	6923      	ldr	r3, [r4, #16]
 8006d7a:	b943      	cbnz	r3, 8006d8e <__swbuf_r+0x32>
 8006d7c:	4621      	mov	r1, r4
 8006d7e:	4628      	mov	r0, r5
 8006d80:	f000 f82a 	bl	8006dd8 <__swsetup_r>
 8006d84:	b118      	cbz	r0, 8006d8e <__swbuf_r+0x32>
 8006d86:	f04f 37ff 	mov.w	r7, #4294967295
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	6922      	ldr	r2, [r4, #16]
 8006d92:	1a98      	subs	r0, r3, r2
 8006d94:	6963      	ldr	r3, [r4, #20]
 8006d96:	b2f6      	uxtb	r6, r6
 8006d98:	4283      	cmp	r3, r0
 8006d9a:	4637      	mov	r7, r6
 8006d9c:	dc05      	bgt.n	8006daa <__swbuf_r+0x4e>
 8006d9e:	4621      	mov	r1, r4
 8006da0:	4628      	mov	r0, r5
 8006da2:	f7ff fe01 	bl	80069a8 <_fflush_r>
 8006da6:	2800      	cmp	r0, #0
 8006da8:	d1ed      	bne.n	8006d86 <__swbuf_r+0x2a>
 8006daa:	68a3      	ldr	r3, [r4, #8]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	60a3      	str	r3, [r4, #8]
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	1c5a      	adds	r2, r3, #1
 8006db4:	6022      	str	r2, [r4, #0]
 8006db6:	701e      	strb	r6, [r3, #0]
 8006db8:	6962      	ldr	r2, [r4, #20]
 8006dba:	1c43      	adds	r3, r0, #1
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d004      	beq.n	8006dca <__swbuf_r+0x6e>
 8006dc0:	89a3      	ldrh	r3, [r4, #12]
 8006dc2:	07db      	lsls	r3, r3, #31
 8006dc4:	d5e1      	bpl.n	8006d8a <__swbuf_r+0x2e>
 8006dc6:	2e0a      	cmp	r6, #10
 8006dc8:	d1df      	bne.n	8006d8a <__swbuf_r+0x2e>
 8006dca:	4621      	mov	r1, r4
 8006dcc:	4628      	mov	r0, r5
 8006dce:	f7ff fdeb 	bl	80069a8 <_fflush_r>
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	d0d9      	beq.n	8006d8a <__swbuf_r+0x2e>
 8006dd6:	e7d6      	b.n	8006d86 <__swbuf_r+0x2a>

08006dd8 <__swsetup_r>:
 8006dd8:	b538      	push	{r3, r4, r5, lr}
 8006dda:	4b29      	ldr	r3, [pc, #164]	@ (8006e80 <__swsetup_r+0xa8>)
 8006ddc:	4605      	mov	r5, r0
 8006dde:	6818      	ldr	r0, [r3, #0]
 8006de0:	460c      	mov	r4, r1
 8006de2:	b118      	cbz	r0, 8006dec <__swsetup_r+0x14>
 8006de4:	6a03      	ldr	r3, [r0, #32]
 8006de6:	b90b      	cbnz	r3, 8006dec <__swsetup_r+0x14>
 8006de8:	f7fe ff88 	bl	8005cfc <__sinit>
 8006dec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006df0:	0719      	lsls	r1, r3, #28
 8006df2:	d422      	bmi.n	8006e3a <__swsetup_r+0x62>
 8006df4:	06da      	lsls	r2, r3, #27
 8006df6:	d407      	bmi.n	8006e08 <__swsetup_r+0x30>
 8006df8:	2209      	movs	r2, #9
 8006dfa:	602a      	str	r2, [r5, #0]
 8006dfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e00:	81a3      	strh	r3, [r4, #12]
 8006e02:	f04f 30ff 	mov.w	r0, #4294967295
 8006e06:	e033      	b.n	8006e70 <__swsetup_r+0x98>
 8006e08:	0758      	lsls	r0, r3, #29
 8006e0a:	d512      	bpl.n	8006e32 <__swsetup_r+0x5a>
 8006e0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e0e:	b141      	cbz	r1, 8006e22 <__swsetup_r+0x4a>
 8006e10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e14:	4299      	cmp	r1, r3
 8006e16:	d002      	beq.n	8006e1e <__swsetup_r+0x46>
 8006e18:	4628      	mov	r0, r5
 8006e1a:	f7ff f95d 	bl	80060d8 <_free_r>
 8006e1e:	2300      	movs	r3, #0
 8006e20:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e22:	89a3      	ldrh	r3, [r4, #12]
 8006e24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006e28:	81a3      	strh	r3, [r4, #12]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	6063      	str	r3, [r4, #4]
 8006e2e:	6923      	ldr	r3, [r4, #16]
 8006e30:	6023      	str	r3, [r4, #0]
 8006e32:	89a3      	ldrh	r3, [r4, #12]
 8006e34:	f043 0308 	orr.w	r3, r3, #8
 8006e38:	81a3      	strh	r3, [r4, #12]
 8006e3a:	6923      	ldr	r3, [r4, #16]
 8006e3c:	b94b      	cbnz	r3, 8006e52 <__swsetup_r+0x7a>
 8006e3e:	89a3      	ldrh	r3, [r4, #12]
 8006e40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006e44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e48:	d003      	beq.n	8006e52 <__swsetup_r+0x7a>
 8006e4a:	4621      	mov	r1, r4
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	f000 f88b 	bl	8006f68 <__smakebuf_r>
 8006e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e56:	f013 0201 	ands.w	r2, r3, #1
 8006e5a:	d00a      	beq.n	8006e72 <__swsetup_r+0x9a>
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	60a2      	str	r2, [r4, #8]
 8006e60:	6962      	ldr	r2, [r4, #20]
 8006e62:	4252      	negs	r2, r2
 8006e64:	61a2      	str	r2, [r4, #24]
 8006e66:	6922      	ldr	r2, [r4, #16]
 8006e68:	b942      	cbnz	r2, 8006e7c <__swsetup_r+0xa4>
 8006e6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006e6e:	d1c5      	bne.n	8006dfc <__swsetup_r+0x24>
 8006e70:	bd38      	pop	{r3, r4, r5, pc}
 8006e72:	0799      	lsls	r1, r3, #30
 8006e74:	bf58      	it	pl
 8006e76:	6962      	ldrpl	r2, [r4, #20]
 8006e78:	60a2      	str	r2, [r4, #8]
 8006e7a:	e7f4      	b.n	8006e66 <__swsetup_r+0x8e>
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	e7f7      	b.n	8006e70 <__swsetup_r+0x98>
 8006e80:	20000038 	.word	0x20000038

08006e84 <_raise_r>:
 8006e84:	291f      	cmp	r1, #31
 8006e86:	b538      	push	{r3, r4, r5, lr}
 8006e88:	4605      	mov	r5, r0
 8006e8a:	460c      	mov	r4, r1
 8006e8c:	d904      	bls.n	8006e98 <_raise_r+0x14>
 8006e8e:	2316      	movs	r3, #22
 8006e90:	6003      	str	r3, [r0, #0]
 8006e92:	f04f 30ff 	mov.w	r0, #4294967295
 8006e96:	bd38      	pop	{r3, r4, r5, pc}
 8006e98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006e9a:	b112      	cbz	r2, 8006ea2 <_raise_r+0x1e>
 8006e9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ea0:	b94b      	cbnz	r3, 8006eb6 <_raise_r+0x32>
 8006ea2:	4628      	mov	r0, r5
 8006ea4:	f000 f830 	bl	8006f08 <_getpid_r>
 8006ea8:	4622      	mov	r2, r4
 8006eaa:	4601      	mov	r1, r0
 8006eac:	4628      	mov	r0, r5
 8006eae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006eb2:	f000 b817 	b.w	8006ee4 <_kill_r>
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d00a      	beq.n	8006ed0 <_raise_r+0x4c>
 8006eba:	1c59      	adds	r1, r3, #1
 8006ebc:	d103      	bne.n	8006ec6 <_raise_r+0x42>
 8006ebe:	2316      	movs	r3, #22
 8006ec0:	6003      	str	r3, [r0, #0]
 8006ec2:	2001      	movs	r0, #1
 8006ec4:	e7e7      	b.n	8006e96 <_raise_r+0x12>
 8006ec6:	2100      	movs	r1, #0
 8006ec8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006ecc:	4620      	mov	r0, r4
 8006ece:	4798      	blx	r3
 8006ed0:	2000      	movs	r0, #0
 8006ed2:	e7e0      	b.n	8006e96 <_raise_r+0x12>

08006ed4 <raise>:
 8006ed4:	4b02      	ldr	r3, [pc, #8]	@ (8006ee0 <raise+0xc>)
 8006ed6:	4601      	mov	r1, r0
 8006ed8:	6818      	ldr	r0, [r3, #0]
 8006eda:	f7ff bfd3 	b.w	8006e84 <_raise_r>
 8006ede:	bf00      	nop
 8006ee0:	20000038 	.word	0x20000038

08006ee4 <_kill_r>:
 8006ee4:	b538      	push	{r3, r4, r5, lr}
 8006ee6:	4d07      	ldr	r5, [pc, #28]	@ (8006f04 <_kill_r+0x20>)
 8006ee8:	2300      	movs	r3, #0
 8006eea:	4604      	mov	r4, r0
 8006eec:	4608      	mov	r0, r1
 8006eee:	4611      	mov	r1, r2
 8006ef0:	602b      	str	r3, [r5, #0]
 8006ef2:	f7fb fb6b 	bl	80025cc <_kill>
 8006ef6:	1c43      	adds	r3, r0, #1
 8006ef8:	d102      	bne.n	8006f00 <_kill_r+0x1c>
 8006efa:	682b      	ldr	r3, [r5, #0]
 8006efc:	b103      	cbz	r3, 8006f00 <_kill_r+0x1c>
 8006efe:	6023      	str	r3, [r4, #0]
 8006f00:	bd38      	pop	{r3, r4, r5, pc}
 8006f02:	bf00      	nop
 8006f04:	200013f8 	.word	0x200013f8

08006f08 <_getpid_r>:
 8006f08:	f7fb bb58 	b.w	80025bc <_getpid>

08006f0c <_malloc_usable_size_r>:
 8006f0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f10:	1f18      	subs	r0, r3, #4
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	bfbc      	itt	lt
 8006f16:	580b      	ldrlt	r3, [r1, r0]
 8006f18:	18c0      	addlt	r0, r0, r3
 8006f1a:	4770      	bx	lr

08006f1c <__swhatbuf_r>:
 8006f1c:	b570      	push	{r4, r5, r6, lr}
 8006f1e:	460c      	mov	r4, r1
 8006f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f24:	2900      	cmp	r1, #0
 8006f26:	b096      	sub	sp, #88	@ 0x58
 8006f28:	4615      	mov	r5, r2
 8006f2a:	461e      	mov	r6, r3
 8006f2c:	da0d      	bge.n	8006f4a <__swhatbuf_r+0x2e>
 8006f2e:	89a3      	ldrh	r3, [r4, #12]
 8006f30:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006f34:	f04f 0100 	mov.w	r1, #0
 8006f38:	bf14      	ite	ne
 8006f3a:	2340      	movne	r3, #64	@ 0x40
 8006f3c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006f40:	2000      	movs	r0, #0
 8006f42:	6031      	str	r1, [r6, #0]
 8006f44:	602b      	str	r3, [r5, #0]
 8006f46:	b016      	add	sp, #88	@ 0x58
 8006f48:	bd70      	pop	{r4, r5, r6, pc}
 8006f4a:	466a      	mov	r2, sp
 8006f4c:	f000 f848 	bl	8006fe0 <_fstat_r>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	dbec      	blt.n	8006f2e <__swhatbuf_r+0x12>
 8006f54:	9901      	ldr	r1, [sp, #4]
 8006f56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006f5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006f5e:	4259      	negs	r1, r3
 8006f60:	4159      	adcs	r1, r3
 8006f62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f66:	e7eb      	b.n	8006f40 <__swhatbuf_r+0x24>

08006f68 <__smakebuf_r>:
 8006f68:	898b      	ldrh	r3, [r1, #12]
 8006f6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f6c:	079d      	lsls	r5, r3, #30
 8006f6e:	4606      	mov	r6, r0
 8006f70:	460c      	mov	r4, r1
 8006f72:	d507      	bpl.n	8006f84 <__smakebuf_r+0x1c>
 8006f74:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006f78:	6023      	str	r3, [r4, #0]
 8006f7a:	6123      	str	r3, [r4, #16]
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	6163      	str	r3, [r4, #20]
 8006f80:	b003      	add	sp, #12
 8006f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f84:	ab01      	add	r3, sp, #4
 8006f86:	466a      	mov	r2, sp
 8006f88:	f7ff ffc8 	bl	8006f1c <__swhatbuf_r>
 8006f8c:	9f00      	ldr	r7, [sp, #0]
 8006f8e:	4605      	mov	r5, r0
 8006f90:	4639      	mov	r1, r7
 8006f92:	4630      	mov	r0, r6
 8006f94:	f7ff f914 	bl	80061c0 <_malloc_r>
 8006f98:	b948      	cbnz	r0, 8006fae <__smakebuf_r+0x46>
 8006f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f9e:	059a      	lsls	r2, r3, #22
 8006fa0:	d4ee      	bmi.n	8006f80 <__smakebuf_r+0x18>
 8006fa2:	f023 0303 	bic.w	r3, r3, #3
 8006fa6:	f043 0302 	orr.w	r3, r3, #2
 8006faa:	81a3      	strh	r3, [r4, #12]
 8006fac:	e7e2      	b.n	8006f74 <__smakebuf_r+0xc>
 8006fae:	89a3      	ldrh	r3, [r4, #12]
 8006fb0:	6020      	str	r0, [r4, #0]
 8006fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fb6:	81a3      	strh	r3, [r4, #12]
 8006fb8:	9b01      	ldr	r3, [sp, #4]
 8006fba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006fbe:	b15b      	cbz	r3, 8006fd8 <__smakebuf_r+0x70>
 8006fc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	f000 f81d 	bl	8007004 <_isatty_r>
 8006fca:	b128      	cbz	r0, 8006fd8 <__smakebuf_r+0x70>
 8006fcc:	89a3      	ldrh	r3, [r4, #12]
 8006fce:	f023 0303 	bic.w	r3, r3, #3
 8006fd2:	f043 0301 	orr.w	r3, r3, #1
 8006fd6:	81a3      	strh	r3, [r4, #12]
 8006fd8:	89a3      	ldrh	r3, [r4, #12]
 8006fda:	431d      	orrs	r5, r3
 8006fdc:	81a5      	strh	r5, [r4, #12]
 8006fde:	e7cf      	b.n	8006f80 <__smakebuf_r+0x18>

08006fe0 <_fstat_r>:
 8006fe0:	b538      	push	{r3, r4, r5, lr}
 8006fe2:	4d07      	ldr	r5, [pc, #28]	@ (8007000 <_fstat_r+0x20>)
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	4608      	mov	r0, r1
 8006fea:	4611      	mov	r1, r2
 8006fec:	602b      	str	r3, [r5, #0]
 8006fee:	f7fb fb4d 	bl	800268c <_fstat>
 8006ff2:	1c43      	adds	r3, r0, #1
 8006ff4:	d102      	bne.n	8006ffc <_fstat_r+0x1c>
 8006ff6:	682b      	ldr	r3, [r5, #0]
 8006ff8:	b103      	cbz	r3, 8006ffc <_fstat_r+0x1c>
 8006ffa:	6023      	str	r3, [r4, #0]
 8006ffc:	bd38      	pop	{r3, r4, r5, pc}
 8006ffe:	bf00      	nop
 8007000:	200013f8 	.word	0x200013f8

08007004 <_isatty_r>:
 8007004:	b538      	push	{r3, r4, r5, lr}
 8007006:	4d06      	ldr	r5, [pc, #24]	@ (8007020 <_isatty_r+0x1c>)
 8007008:	2300      	movs	r3, #0
 800700a:	4604      	mov	r4, r0
 800700c:	4608      	mov	r0, r1
 800700e:	602b      	str	r3, [r5, #0]
 8007010:	f7fb fb4c 	bl	80026ac <_isatty>
 8007014:	1c43      	adds	r3, r0, #1
 8007016:	d102      	bne.n	800701e <_isatty_r+0x1a>
 8007018:	682b      	ldr	r3, [r5, #0]
 800701a:	b103      	cbz	r3, 800701e <_isatty_r+0x1a>
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	bd38      	pop	{r3, r4, r5, pc}
 8007020:	200013f8 	.word	0x200013f8

08007024 <_init>:
 8007024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007026:	bf00      	nop
 8007028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800702a:	bc08      	pop	{r3}
 800702c:	469e      	mov	lr, r3
 800702e:	4770      	bx	lr

08007030 <_fini>:
 8007030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007032:	bf00      	nop
 8007034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007036:	bc08      	pop	{r3}
 8007038:	469e      	mov	lr, r3
 800703a:	4770      	bx	lr
