## Single Port RAM Design using Verilog HDL
## ğŸ“Œ Overview
This repository contains the design and verification of a Single Port RAM implemented using Verilog HDL.
The RAM supports read and write operations using a single address port, controlled synchronously by a clock signal.

---

## The project includes:
* RTL design (Top Module)
* Testbench for functional verification
* Simulation waveform
* RTL view
This project is suitable for VLSI internships, FPGA beginners, and digital design practice.

---

## âš™ï¸ Features
* Single port architecture (shared read/write address)
* Synchronous write operation
* Controlled read operation
* Chip select support
* Parameterized memory depth (easy scalability)
* Fully verified using testbench

---

## Block Diagram
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚              â”‚
Addr â”€â”€â–ºâ”‚              â”‚
Data_inâ–ºâ”‚  Single Port  â”‚â”€â”€â–º Data_out
  clk â”€â–ºâ”‚      RAM      â”‚
  cs  â”€â–ºâ”‚              â”‚
 read â”€â–ºâ”‚              â”‚
 writeâ”€â–ºâ”‚              â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

---

## Simulation Waveform
ğŸ“‚ /waveform/
   â””â”€â”€ single_port_ram_waveform.png
## ğŸ‘‰ The waveform verifies:
* Correct write operation on clock edge
* Proper data read from memory
* Chip select enable behavior

---

## Schematic / RTL Diagram
ğŸ“‚ /schematic/
   â””â”€â”€ single_port_ram_rtl.png

---

## Verilog-code
Top Module â€“ Single Port RAM (RTL)
Testbench

---

## ğŸ›  Tools Used

Verilog HDL

ModelSim / QuestaSim / Vivado (any simulator)

GTKWave (for waveform visualization)

---

## ğŸ¯ Applications
* Memory subsystem basics
* FPGA-based designs
* SoC memory blocks

---

## ğŸš€ How to Run
* Compile the RTL and testbench
* Run simulation
* Observe waveform
* Verify read/write operations

---

## ğŸ‘¨â€ğŸ’» Author

Kowshin
VLSI & Embedded Systems Enthusiast
BE ECE, HICET

â­ Acknowledgement

This project is developed for learning and internship preparation in VLSI Design & Verification.
