
ping_pong.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000146  00800100  0000123e  000012d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000123e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  00800246  00800246  00001418  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001418  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002f8  00000000  00000000  00001448  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003228  00000000  00000000  00001740  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001144  00000000  00000000  00004968  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000010e3  00000000  00000000  00005aac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000854  00000000  00000000  00006b90  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000938  00000000  00000000  000073e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001d63  00000000  00000000  00007d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002b8  00000000  00000000  00009a7f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
       4:	0c 94 48 02 	jmp	0x490	; 0x490 <__vector_1>
       8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
       c:	0c 94 e7 01 	jmp	0x3ce	; 0x3ce <__vector_3>
      10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      24:	0c 94 89 02 	jmp	0x512	; 0x512 <__vector_9>
      28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      3c:	0c 94 6c 02 	jmp	0x4d8	; 0x4d8 <__vector_15>
      40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
      78:	00 06       	cpc	r0, r16
      7a:	5f 5f       	subi	r21, 0xFF	; 255
      7c:	06 00       	.word	0x0006	; ????
      7e:	00 00       	nop
      80:	00 07       	cpc	r16, r16
      82:	07 00       	.word	0x0007	; ????
      84:	07 07       	cpc	r16, r23
      86:	00 00       	nop
      88:	14 7f       	andi	r17, 0xF4	; 244
      8a:	7f 14       	cp	r7, r15
      8c:	7f 7f       	andi	r23, 0xFF	; 255
      8e:	14 00       	.word	0x0014	; ????
      90:	24 2e       	mov	r2, r20
      92:	6b 6b       	ori	r22, 0xBB	; 187
      94:	3a 12       	cpse	r3, r26
      96:	00 00       	nop
      98:	46 66       	ori	r20, 0x66	; 102
      9a:	30 18       	sub	r3, r0
      9c:	0c 66       	ori	r16, 0x6C	; 108
      9e:	62 00       	.word	0x0062	; ????
      a0:	30 7a       	andi	r19, 0xA0	; 160
      a2:	4f 5d       	subi	r20, 0xDF	; 223
      a4:	37 7a       	andi	r19, 0xA7	; 167
      a6:	48 00       	.word	0x0048	; ????
      a8:	04 07       	cpc	r16, r20
      aa:	03 00       	.word	0x0003	; ????
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	00 1c       	adc	r0, r0
      b2:	3e 63       	ori	r19, 0x3E	; 62
      b4:	41 00       	.word	0x0041	; ????
      b6:	00 00       	nop
      b8:	00 41       	sbci	r16, 0x10	; 16
      ba:	63 3e       	cpi	r22, 0xE3	; 227
      bc:	1c 00       	.word	0x001c	; ????
      be:	00 00       	nop
      c0:	08 2a       	or	r0, r24
      c2:	3e 1c       	adc	r3, r14
      c4:	1c 3e       	cpi	r17, 0xEC	; 236
      c6:	2a 08       	sbc	r2, r10
      c8:	08 08       	sbc	r0, r8
      ca:	3e 3e       	cpi	r19, 0xEE	; 238
      cc:	08 08       	sbc	r0, r8
      ce:	00 00       	nop
      d0:	00 a0       	ldd	r0, Z+32	; 0x20
      d2:	e0 60       	ori	r30, 0x00	; 0
      d4:	00 00       	nop
      d6:	00 00       	nop
      d8:	08 08       	sbc	r0, r8
      da:	08 08       	sbc	r0, r8
      dc:	08 08       	sbc	r0, r8
      de:	00 00       	nop
      e0:	00 00       	nop
      e2:	60 60       	ori	r22, 0x00	; 0
      e4:	00 00       	nop
      e6:	00 00       	nop
      e8:	60 30       	cpi	r22, 0x00	; 0
      ea:	18 0c       	add	r1, r8
      ec:	06 03       	mulsu	r16, r22
      ee:	01 00       	.word	0x0001	; ????
      f0:	3e 7f       	andi	r19, 0xFE	; 254
      f2:	59 4d       	sbci	r21, 0xD9	; 217
      f4:	7f 3e       	cpi	r23, 0xEF	; 239
      f6:	00 00       	nop
      f8:	42 42       	sbci	r20, 0x22	; 34
      fa:	7f 7f       	andi	r23, 0xFF	; 255
      fc:	40 40       	sbci	r20, 0x00	; 0
      fe:	00 00       	nop
     100:	62 73       	andi	r22, 0x32	; 50
     102:	59 49       	sbci	r21, 0x99	; 153
     104:	6f 66       	ori	r22, 0x6F	; 111
     106:	00 00       	nop
     108:	22 63       	ori	r18, 0x32	; 50
     10a:	49 49       	sbci	r20, 0x99	; 153
     10c:	7f 36       	cpi	r23, 0x6F	; 111
     10e:	00 00       	nop
     110:	18 1c       	adc	r1, r8
     112:	16 13       	cpse	r17, r22
     114:	7f 7f       	andi	r23, 0xFF	; 255
     116:	10 00       	.word	0x0010	; ????
     118:	27 67       	ori	r18, 0x77	; 119
     11a:	45 45       	sbci	r20, 0x55	; 85
     11c:	7d 39       	cpi	r23, 0x9D	; 157
     11e:	00 00       	nop
     120:	3c 7e       	andi	r19, 0xEC	; 236
     122:	4b 49       	sbci	r20, 0x9B	; 155
     124:	79 30       	cpi	r23, 0x09	; 9
     126:	00 00       	nop
     128:	03 63       	ori	r16, 0x33	; 51
     12a:	71 19       	sub	r23, r1
     12c:	0f 07       	cpc	r16, r31
     12e:	00 00       	nop
     130:	36 7f       	andi	r19, 0xF6	; 246
     132:	49 49       	sbci	r20, 0x99	; 153
     134:	7f 36       	cpi	r23, 0x6F	; 111
     136:	00 00       	nop
     138:	06 4f       	sbci	r16, 0xF6	; 246
     13a:	49 69       	ori	r20, 0x99	; 153
     13c:	3f 1e       	adc	r3, r31
     13e:	00 00       	nop
     140:	00 00       	nop
     142:	6c 6c       	ori	r22, 0xCC	; 204
     144:	00 00       	nop
     146:	00 00       	nop
     148:	00 a0       	ldd	r0, Z+32	; 0x20
     14a:	ec 6c       	ori	r30, 0xCC	; 204
     14c:	00 00       	nop
     14e:	00 00       	nop
     150:	08 1c       	adc	r0, r8
     152:	36 63       	ori	r19, 0x36	; 54
     154:	41 00       	.word	0x0041	; ????
     156:	00 00       	nop
     158:	14 14       	cp	r1, r4
     15a:	14 14       	cp	r1, r4
     15c:	14 14       	cp	r1, r4
     15e:	00 00       	nop
     160:	00 41       	sbci	r16, 0x10	; 16
     162:	63 36       	cpi	r22, 0x63	; 99
     164:	1c 08       	sbc	r1, r12
     166:	00 00       	nop
     168:	02 03       	mulsu	r16, r18
     16a:	51 59       	subi	r21, 0x91	; 145
     16c:	0f 06       	cpc	r0, r31
     16e:	00 00       	nop
     170:	3e 7f       	andi	r19, 0xFE	; 254
     172:	41 5d       	subi	r20, 0xD1	; 209
     174:	5d 1f       	adc	r21, r29
     176:	1e 00       	.word	0x001e	; ????
     178:	7c 7e       	andi	r23, 0xEC	; 236
     17a:	13 13       	cpse	r17, r19
     17c:	7e 7c       	andi	r23, 0xCE	; 206
     17e:	00 00       	nop
     180:	41 7f       	andi	r20, 0xF1	; 241
     182:	7f 49       	sbci	r23, 0x9F	; 159
     184:	49 7f       	andi	r20, 0xF9	; 249
     186:	36 00       	.word	0x0036	; ????
     188:	1c 3e       	cpi	r17, 0xEC	; 236
     18a:	63 41       	sbci	r22, 0x13	; 19
     18c:	41 63       	ori	r20, 0x31	; 49
     18e:	22 00       	.word	0x0022	; ????
     190:	41 7f       	andi	r20, 0xF1	; 241
     192:	7f 41       	sbci	r23, 0x1F	; 31
     194:	63 7f       	andi	r22, 0xF3	; 243
     196:	1c 00       	.word	0x001c	; ????
     198:	41 7f       	andi	r20, 0xF1	; 241
     19a:	7f 49       	sbci	r23, 0x9F	; 159
     19c:	5d 41       	sbci	r21, 0x1D	; 29
     19e:	63 00       	.word	0x0063	; ????
     1a0:	41 7f       	andi	r20, 0xF1	; 241
     1a2:	7f 49       	sbci	r23, 0x9F	; 159
     1a4:	1d 01       	movw	r2, r26
     1a6:	03 00       	.word	0x0003	; ????
     1a8:	1c 3e       	cpi	r17, 0xEC	; 236
     1aa:	63 41       	sbci	r22, 0x13	; 19
     1ac:	51 73       	andi	r21, 0x31	; 49
     1ae:	72 00       	.word	0x0072	; ????
     1b0:	7f 7f       	andi	r23, 0xFF	; 255
     1b2:	08 08       	sbc	r0, r8
     1b4:	7f 7f       	andi	r23, 0xFF	; 255
     1b6:	00 00       	nop
     1b8:	00 41       	sbci	r16, 0x10	; 16
     1ba:	7f 7f       	andi	r23, 0xFF	; 255
     1bc:	41 00       	.word	0x0041	; ????
     1be:	00 00       	nop
     1c0:	30 70       	andi	r19, 0x00	; 0
     1c2:	40 41       	sbci	r20, 0x10	; 16
     1c4:	7f 3f       	cpi	r23, 0xFF	; 255
     1c6:	01 00       	.word	0x0001	; ????
     1c8:	41 7f       	andi	r20, 0xF1	; 241
     1ca:	7f 08       	sbc	r7, r15
     1cc:	1c 77       	andi	r17, 0x7C	; 124
     1ce:	63 00       	.word	0x0063	; ????
     1d0:	41 7f       	andi	r20, 0xF1	; 241
     1d2:	7f 41       	sbci	r23, 0x1F	; 31
     1d4:	40 60       	ori	r20, 0x00	; 0
     1d6:	70 00       	.word	0x0070	; ????
     1d8:	7f 7f       	andi	r23, 0xFF	; 255
     1da:	06 0c       	add	r0, r6
     1dc:	06 7f       	andi	r16, 0xF6	; 246
     1de:	7f 00       	.word	0x007f	; ????
     1e0:	7f 7f       	andi	r23, 0xFF	; 255
     1e2:	06 0c       	add	r0, r6
     1e4:	18 7f       	andi	r17, 0xF8	; 248
     1e6:	7f 00       	.word	0x007f	; ????
     1e8:	1c 3e       	cpi	r17, 0xEC	; 236
     1ea:	63 41       	sbci	r22, 0x13	; 19
     1ec:	63 3e       	cpi	r22, 0xE3	; 227
     1ee:	1c 00       	.word	0x001c	; ????
     1f0:	41 7f       	andi	r20, 0xF1	; 241
     1f2:	7f 49       	sbci	r23, 0x9F	; 159
     1f4:	09 0f       	add	r16, r25
     1f6:	06 00       	.word	0x0006	; ????
     1f8:	1e 3f       	cpi	r17, 0xFE	; 254
     1fa:	21 71       	andi	r18, 0x11	; 17
     1fc:	7f 5e       	subi	r23, 0xEF	; 239
     1fe:	00 00       	nop
     200:	41 7f       	andi	r20, 0xF1	; 241
     202:	7f 19       	sub	r23, r15
     204:	39 6f       	ori	r19, 0xF9	; 249
     206:	46 00       	.word	0x0046	; ????
     208:	26 67       	ori	r18, 0x76	; 118
     20a:	4d 59       	subi	r20, 0x9D	; 157
     20c:	7b 32       	cpi	r23, 0x2B	; 43
     20e:	00 00       	nop
     210:	03 41       	sbci	r16, 0x13	; 19
     212:	7f 7f       	andi	r23, 0xFF	; 255
     214:	41 03       	mulsu	r20, r17
     216:	00 00       	nop
     218:	7f 7f       	andi	r23, 0xFF	; 255
     21a:	40 40       	sbci	r20, 0x00	; 0
     21c:	7f 7f       	andi	r23, 0xFF	; 255
     21e:	00 00       	nop
     220:	1f 3f       	cpi	r17, 0xFF	; 255
     222:	60 60       	ori	r22, 0x00	; 0
     224:	3f 1f       	adc	r19, r31
     226:	00 00       	nop
     228:	7f 7f       	andi	r23, 0xFF	; 255
     22a:	30 18       	sub	r3, r0
     22c:	30 7f       	andi	r19, 0xF0	; 240
     22e:	7f 00       	.word	0x007f	; ????
     230:	63 77       	andi	r22, 0x73	; 115
     232:	1c 08       	sbc	r1, r12
     234:	1c 77       	andi	r17, 0x7C	; 124
     236:	63 00       	.word	0x0063	; ????
     238:	07 4f       	sbci	r16, 0xF7	; 247
     23a:	78 78       	andi	r23, 0x88	; 136
     23c:	4f 07       	cpc	r20, r31
     23e:	00 00       	nop
     240:	67 73       	andi	r22, 0x37	; 55
     242:	59 4d       	sbci	r21, 0xD9	; 217
     244:	47 63       	ori	r20, 0x37	; 55
     246:	71 00       	.word	0x0071	; ????
     248:	00 7f       	andi	r16, 0xF0	; 240
     24a:	7f 41       	sbci	r23, 0x1F	; 31
     24c:	41 00       	.word	0x0041	; ????
     24e:	00 00       	nop
     250:	01 03       	mulsu	r16, r17
     252:	06 0c       	add	r0, r6
     254:	18 30       	cpi	r17, 0x08	; 8
     256:	60 00       	.word	0x0060	; ????
     258:	00 41       	sbci	r16, 0x10	; 16
     25a:	41 7f       	andi	r20, 0xF1	; 241
     25c:	7f 00       	.word	0x007f	; ????
     25e:	00 00       	nop
     260:	08 0c       	add	r0, r8
     262:	06 03       	mulsu	r16, r22
     264:	06 0c       	add	r0, r6
     266:	08 00       	.word	0x0008	; ????
     268:	80 80       	ld	r8, Z
     26a:	80 80       	ld	r8, Z
     26c:	80 80       	ld	r8, Z
     26e:	80 80       	ld	r8, Z
     270:	00 00       	nop
     272:	03 07       	cpc	r16, r19
     274:	04 00       	.word	0x0004	; ????
     276:	00 00       	nop
     278:	20 74       	andi	r18, 0x40	; 64
     27a:	54 54       	subi	r21, 0x44	; 68
     27c:	3c 78       	andi	r19, 0x8C	; 140
     27e:	40 00       	.word	0x0040	; ????
     280:	41 3f       	cpi	r20, 0xF1	; 241
     282:	7f 44       	sbci	r23, 0x4F	; 79
     284:	44 7c       	andi	r20, 0xC4	; 196
     286:	38 00       	.word	0x0038	; ????
     288:	38 7c       	andi	r19, 0xC8	; 200
     28a:	44 44       	sbci	r20, 0x44	; 68
     28c:	6c 28       	or	r6, r12
     28e:	00 00       	nop
     290:	30 78       	andi	r19, 0x80	; 128
     292:	48 49       	sbci	r20, 0x98	; 152
     294:	3f 7f       	andi	r19, 0xFF	; 255
     296:	40 00       	.word	0x0040	; ????
     298:	38 7c       	andi	r19, 0xC8	; 200
     29a:	54 54       	subi	r21, 0x44	; 68
     29c:	5c 18       	sub	r5, r12
     29e:	00 00       	nop
     2a0:	48 7e       	andi	r20, 0xE8	; 232
     2a2:	7f 49       	sbci	r23, 0x9F	; 159
     2a4:	03 02       	muls	r16, r19
     2a6:	00 00       	nop
     2a8:	98 bc       	out	0x28, r9	; 40
     2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
     2ac:	f8 7c       	andi	r31, 0xC8	; 200
     2ae:	04 00       	.word	0x0004	; ????
     2b0:	41 7f       	andi	r20, 0xF1	; 241
     2b2:	7f 08       	sbc	r7, r15
     2b4:	04 7c       	andi	r16, 0xC4	; 196
     2b6:	78 00       	.word	0x0078	; ????
     2b8:	00 44       	sbci	r16, 0x40	; 64
     2ba:	7d 7d       	andi	r23, 0xDD	; 221
     2bc:	40 00       	.word	0x0040	; ????
     2be:	00 00       	nop
     2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <oled_init+0xd6>
     2c2:	84 fd       	sbrc	r24, 4
     2c4:	7d 00       	.word	0x007d	; ????
     2c6:	00 00       	nop
     2c8:	41 7f       	andi	r20, 0xF1	; 241
     2ca:	7f 10       	cpse	r7, r15
     2cc:	38 6c       	ori	r19, 0xC8	; 200
     2ce:	44 00       	.word	0x0044	; ????
     2d0:	00 41       	sbci	r16, 0x10	; 16
     2d2:	7f 7f       	andi	r23, 0xFF	; 255
     2d4:	40 00       	.word	0x0040	; ????
     2d6:	00 00       	nop
     2d8:	7c 7c       	andi	r23, 0xCC	; 204
     2da:	0c 18       	sub	r0, r12
     2dc:	0c 7c       	andi	r16, 0xCC	; 204
     2de:	78 00       	.word	0x0078	; ????
     2e0:	7c 7c       	andi	r23, 0xCC	; 204
     2e2:	04 04       	cpc	r0, r4
     2e4:	7c 78       	andi	r23, 0x8C	; 140
     2e6:	00 00       	nop
     2e8:	38 7c       	andi	r19, 0xC8	; 200
     2ea:	44 44       	sbci	r20, 0x44	; 68
     2ec:	7c 38       	cpi	r23, 0x8C	; 140
     2ee:	00 00       	nop
     2f0:	84 fc       	sbrc	r8, 4
     2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
     2f4:	24 3c       	cpi	r18, 0xC4	; 196
     2f6:	18 00       	.word	0x0018	; ????
     2f8:	18 3c       	cpi	r17, 0xC8	; 200
     2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
     2fc:	f8 fc       	.word	0xfcf8	; ????
     2fe:	84 00       	.word	0x0084	; ????
     300:	44 7c       	andi	r20, 0xC4	; 196
     302:	78 44       	sbci	r23, 0x48	; 72
     304:	1c 18       	sub	r1, r12
     306:	00 00       	nop
     308:	48 5c       	subi	r20, 0xC8	; 200
     30a:	54 54       	subi	r21, 0x44	; 68
     30c:	74 24       	eor	r7, r4
     30e:	00 00       	nop
     310:	00 04       	cpc	r0, r0
     312:	3e 7f       	andi	r19, 0xFE	; 254
     314:	44 24       	eor	r4, r4
     316:	00 00       	nop
     318:	3c 7c       	andi	r19, 0xCC	; 204
     31a:	40 40       	sbci	r20, 0x00	; 0
     31c:	3c 7c       	andi	r19, 0xCC	; 204
     31e:	40 00       	.word	0x0040	; ????
     320:	1c 3c       	cpi	r17, 0xCC	; 204
     322:	60 60       	ori	r22, 0x00	; 0
     324:	3c 1c       	adc	r3, r12
     326:	00 00       	nop
     328:	3c 7c       	andi	r19, 0xCC	; 204
     32a:	60 30       	cpi	r22, 0x00	; 0
     32c:	60 7c       	andi	r22, 0xC0	; 192
     32e:	3c 00       	.word	0x003c	; ????
     330:	44 6c       	ori	r20, 0xC4	; 196
     332:	38 10       	cpse	r3, r8
     334:	38 6c       	ori	r19, 0xC8	; 200
     336:	44 00       	.word	0x0044	; ????
     338:	9c bc       	out	0x2c, r9	; 44
     33a:	a0 a0       	ldd	r10, Z+32	; 0x20
     33c:	fc 7c       	andi	r31, 0xCC	; 204
     33e:	00 00       	nop
     340:	4c 64       	ori	r20, 0x4C	; 76
     342:	74 5c       	subi	r23, 0xC4	; 196
     344:	4c 64       	ori	r20, 0x4C	; 76
     346:	00 00       	nop
     348:	08 08       	sbc	r0, r8
     34a:	3e 77       	andi	r19, 0x7E	; 126
     34c:	41 41       	sbci	r20, 0x11	; 17
     34e:	00 00       	nop
     350:	00 00       	nop
     352:	00 77       	andi	r16, 0x70	; 112
     354:	77 00       	.word	0x0077	; ????
     356:	00 00       	nop
     358:	41 41       	sbci	r20, 0x11	; 17
     35a:	77 3e       	cpi	r23, 0xE7	; 231
     35c:	08 08       	sbc	r0, r8
     35e:	00 00       	nop
     360:	02 03       	mulsu	r16, r18
     362:	01 03       	mulsu	r16, r17
     364:	02 03       	mulsu	r16, r18
     366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
     368:	11 24       	eor	r1, r1
     36a:	1f be       	out	0x3f, r1	; 63
     36c:	cf ef       	ldi	r28, 0xFF	; 255
     36e:	d4 e0       	ldi	r29, 0x04	; 4
     370:	de bf       	out	0x3e, r29	; 62
     372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
     374:	12 e0       	ldi	r17, 0x02	; 2
     376:	a0 e0       	ldi	r26, 0x00	; 0
     378:	b1 e0       	ldi	r27, 0x01	; 1
     37a:	ee e3       	ldi	r30, 0x3E	; 62
     37c:	f2 e1       	ldi	r31, 0x12	; 18
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
     380:	05 90       	lpm	r0, Z+
     382:	0d 92       	st	X+, r0
     384:	a6 34       	cpi	r26, 0x46	; 70
     386:	b1 07       	cpc	r27, r17
     388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
     38a:	22 e0       	ldi	r18, 0x02	; 2
     38c:	a6 e4       	ldi	r26, 0x46	; 70
     38e:	b2 e0       	ldi	r27, 0x02	; 2
     390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
     392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
     394:	a1 36       	cpi	r26, 0x61	; 97
     396:	b2 07       	cpc	r27, r18
     398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
     39a:	0e 94 09 07 	call	0xe12	; 0xe12 <main>
     39e:	0c 94 1d 09 	jmp	0x123a	; 0x123a <_exit>

000003a2 <__bad_interrupt>:
     3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <ADC_init>:

volatile int ADC_ready;

int ADC_init(void) {
	// Interrupt on rising edge PE0
	EMCUCR |= (1<<ISC2);
     3a6:	86 b7       	in	r24, 0x36	; 54
     3a8:	81 60       	ori	r24, 0x01	; 1
     3aa:	86 bf       	out	0x36, r24	; 54

	// Enable interrupt on PE0
	GICR |= (1<<INT2);
     3ac:	8b b7       	in	r24, 0x3b	; 59
     3ae:	80 62       	ori	r24, 0x20	; 32
     3b0:	8b bf       	out	0x3b, r24	; 59
	
	// Button input
	clr_bit(DDRE, PE0);
     3b2:	30 98       	cbi	0x06, 0	; 6
	
	//Enable the external memory interface/4 bits address
	MCUCR |= (1<<SRE);
     3b4:	85 b7       	in	r24, 0x35	; 53
     3b6:	80 68       	ori	r24, 0x80	; 128
     3b8:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1<<XMM2);
     3ba:	80 b7       	in	r24, 0x30	; 48
     3bc:	80 62       	ori	r24, 0x20	; 32
     3be:	80 bf       	out	0x30, r24	; 48
	
	//Set the interrupt pin to input
	DDRE &= ~(1<<PINE0);
     3c0:	30 98       	cbi	0x06, 0	; 6

	//set button pins to input
	clr_bit(DDRB, DDB0);
     3c2:	b8 98       	cbi	0x17, 0	; 23
	clr_bit(DDRB, DDB1);
     3c4:	b9 98       	cbi	0x17, 1	; 23
	
	//set joystick button to input
	clr_bit(DDRB, DDB2);
     3c6:	ba 98       	cbi	0x17, 2	; 23
	return 0;
}
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	08 95       	ret

000003ce <__vector_3>:
	ADC_ready = 0; 
	return *adc;
}


ISR(INT2_vect){
     3ce:	1f 92       	push	r1
     3d0:	0f 92       	push	r0
     3d2:	0f b6       	in	r0, 0x3f	; 63
     3d4:	0f 92       	push	r0
     3d6:	11 24       	eor	r1, r1
     3d8:	8f 93       	push	r24
     3da:	9f 93       	push	r25
	ADC_ready = 1;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	90 93 52 02 	sts	0x0252, r25
     3e4:	80 93 51 02 	sts	0x0251, r24
	//wake up the CPU
}
     3e8:	9f 91       	pop	r25
     3ea:	8f 91       	pop	r24
     3ec:	0f 90       	pop	r0
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	0f 90       	pop	r0
     3f2:	1f 90       	pop	r1
     3f4:	18 95       	reti

000003f6 <CAN_init>:
extern volatile uint8_t rx_int_flag; 


Message msg;

int CAN_init(){
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
     3fa:	1f 92       	push	r1
     3fc:	cd b7       	in	r28, 0x3d	; 61
     3fe:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	//config-mode
	MCP2515_init();
     400:	0e 94 c8 03 	call	0x790	; 0x790 <MCP2515_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     404:	8c ec       	ldi	r24, 0xCC	; 204
     406:	94 e0       	ldi	r25, 0x04	; 4
     408:	01 97       	sbiw	r24, 0x01	; 1
     40a:	f1 f7       	brne	.-4      	; 0x408 <CAN_init+0x12>
     40c:	00 c0       	rjmp	.+0      	; 0x40e <CAN_init+0x18>
     40e:	00 00       	nop
	//enable interrupts in MCP
	//Interrupt when message received in RXB0
		
	
	
	value = MCP2515_read(MCP_CANSTAT);
     410:	8e e0       	ldi	r24, 0x0E	; 14
     412:	0e 94 cd 03 	call	0x79a	; 0x79a <MCP2515_read>
     416:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     418:	89 81       	ldd	r24, Y+1	; 0x01
     41a:	80 7e       	andi	r24, 0xE0	; 224
     41c:	80 38       	cpi	r24, 0x80	; 128
     41e:	39 f0       	breq	.+14     	; 0x42e <CAN_init+0x38>
		printf("MCP2515 is NOT in config mode after reset!\n");
     420:	82 e2       	ldi	r24, 0x22	; 34
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	0e 94 bd 08 	call	0x117a	; 0x117a <puts>
		return 1;
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	1f c0       	rjmp	.+62     	; 0x46c <CAN_init+0x76>
	}
	
	MCP2515_bit_modify(MCP_CANINTE, 0x01, 0x01);
     42e:	41 e0       	ldi	r20, 0x01	; 1
     430:	61 e0       	ldi	r22, 0x01	; 1
     432:	8b e2       	ldi	r24, 0x2B	; 43
     434:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <MCP2515_bit_modify>
	MCP2515_bit_modify(MCP_RXB0CTRL, 0x60, 0xFF);
     438:	4f ef       	ldi	r20, 0xFF	; 255
     43a:	60 e6       	ldi	r22, 0x60	; 96
     43c:	80 e6       	ldi	r24, 0x60	; 96
     43e:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <MCP2515_bit_modify>
	
	//Set loopback-mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK , MODE_NORMAL);
     442:	40 e0       	ldi	r20, 0x00	; 0
     444:	60 ee       	ldi	r22, 0xE0	; 224
     446:	8f e0       	ldi	r24, 0x0F	; 15
     448:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <MCP2515_bit_modify>
	
	value = MCP2515_read(MCP_CANSTAT);
     44c:	8e e0       	ldi	r24, 0x0E	; 14
     44e:	0e 94 cd 03 	call	0x79a	; 0x79a <MCP2515_read>
     452:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL) {
     454:	89 81       	ldd	r24, Y+1	; 0x01
     456:	80 7e       	andi	r24, 0xE0	; 224
     458:	39 f0       	breq	.+14     	; 0x468 <CAN_init+0x72>
		printf("MCP2515 is NOT in normal mode!\n");
     45a:	8d e4       	ldi	r24, 0x4D	; 77
     45c:	91 e0       	ldi	r25, 0x01	; 1
     45e:	0e 94 bd 08 	call	0x117a	; 0x117a <puts>
		return 1;
     462:	81 e0       	ldi	r24, 0x01	; 1
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	02 c0       	rjmp	.+4      	; 0x46c <CAN_init+0x76>
	}
	
	return 0;
     468:	80 e0       	ldi	r24, 0x00	; 0
     46a:	90 e0       	ldi	r25, 0x00	; 0
}
     46c:	0f 90       	pop	r0
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <CAN_int_vect>:
	return 0; 
}

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     474:	40 e0       	ldi	r20, 0x00	; 0
     476:	61 e0       	ldi	r22, 0x01	; 1
     478:	8c e2       	ldi	r24, 0x2C	; 44
     47a:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     47e:	40 e0       	ldi	r20, 0x00	; 0
     480:	64 e0       	ldi	r22, 0x04	; 4
     482:	8c e2       	ldi	r24, 0x2C	; 44
     484:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <MCP2515_bit_modify>
	rx_int_flag = 1;
     488:	81 e0       	ldi	r24, 0x01	; 1
     48a:	80 93 46 02 	sts	0x0246, r24
     48e:	08 95       	ret

00000490 <__vector_1>:
		
}



ISR(INT0_vect){
     490:	1f 92       	push	r1
     492:	0f 92       	push	r0
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	0f 92       	push	r0
     498:	11 24       	eor	r1, r1
     49a:	2f 93       	push	r18
     49c:	3f 93       	push	r19
     49e:	4f 93       	push	r20
     4a0:	5f 93       	push	r21
     4a2:	6f 93       	push	r22
     4a4:	7f 93       	push	r23
     4a6:	8f 93       	push	r24
     4a8:	9f 93       	push	r25
     4aa:	af 93       	push	r26
     4ac:	bf 93       	push	r27
     4ae:	ef 93       	push	r30
     4b0:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     4b2:	0e 94 3a 02 	call	0x474	; 0x474 <CAN_int_vect>
}
     4b6:	ff 91       	pop	r31
     4b8:	ef 91       	pop	r30
     4ba:	bf 91       	pop	r27
     4bc:	af 91       	pop	r26
     4be:	9f 91       	pop	r25
     4c0:	8f 91       	pop	r24
     4c2:	7f 91       	pop	r23
     4c4:	6f 91       	pop	r22
     4c6:	5f 91       	pop	r21
     4c8:	4f 91       	pop	r20
     4ca:	3f 91       	pop	r19
     4cc:	2f 91       	pop	r18
     4ce:	0f 90       	pop	r0
     4d0:	0f be       	out	0x3f, r0	; 63
     4d2:	0f 90       	pop	r0
     4d4:	1f 90       	pop	r1
     4d6:	18 95       	reti

000004d8 <__vector_15>:
}*/




ISR(TIMER1_OVF_vect){
     4d8:	1f 92       	push	r1
     4da:	0f 92       	push	r0
     4dc:	0f b6       	in	r0, 0x3f	; 63
     4de:	0f 92       	push	r0
     4e0:	11 24       	eor	r1, r1
     4e2:	8f 93       	push	r24
     4e4:	9f 93       	push	r25
	oled_flag = 1;
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	90 93 50 02 	sts	0x0250, r25
     4ee:	80 93 4f 02 	sts	0x024F, r24
	score += 1;	
     4f2:	80 91 49 02 	lds	r24, 0x0249
     4f6:	90 91 4a 02 	lds	r25, 0x024A
     4fa:	01 96       	adiw	r24, 0x01	; 1
     4fc:	90 93 4a 02 	sts	0x024A, r25
     500:	80 93 49 02 	sts	0x0249, r24
}
     504:	9f 91       	pop	r25
     506:	8f 91       	pop	r24
     508:	0f 90       	pop	r0
     50a:	0f be       	out	0x3f, r0	; 63
     50c:	0f 90       	pop	r0
     50e:	1f 90       	pop	r1
     510:	18 95       	reti

00000512 <__vector_9>:

ISR(TIMER3_OVF_vect){
     512:	1f 92       	push	r1
     514:	0f 92       	push	r0
     516:	0f b6       	in	r0, 0x3f	; 63
     518:	0f 92       	push	r0
     51a:	11 24       	eor	r1, r1
     51c:	8f 93       	push	r24
     51e:	9f 93       	push	r25
	send_can_flag = 1;
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	90 93 48 02 	sts	0x0248, r25
     528:	80 93 47 02 	sts	0x0247, r24
	
}
     52c:	9f 91       	pop	r25
     52e:	8f 91       	pop	r24
     530:	0f 90       	pop	r0
     532:	0f be       	out	0x3f, r0	; 63
     534:	0f 90       	pop	r0
     536:	1f 90       	pop	r1
     538:	18 95       	reti

0000053a <EEPROM_write>:

void EEPROM_write(uint8_t ucData, unsigned int uiAddress){
	/* 
	Wait for completion of previous write
	*/
	cli();
     53a:	f8 94       	cli
	while(EECR & (1<<EEWE));
     53c:	e1 99       	sbic	0x1c, 1	; 28
     53e:	fe cf       	rjmp	.-4      	; 0x53c <EEPROM_write+0x2>
	/* Set up address and data registers */
	EEAR = uiAddress;
     540:	7f bb       	out	0x1f, r23	; 31
     542:	6e bb       	out	0x1e, r22	; 30
	EEDR = ucData;
     544:	8d bb       	out	0x1d, r24	; 29
	/* Write logical one to EEMWE */
	EECR |= (1<<EEMWE);
     546:	e2 9a       	sbi	0x1c, 2	; 28
	/* Start eeprom write by setting EEWE */
	EECR |= (1<<EEWE);
     548:	e1 9a       	sbi	0x1c, 1	; 28
	sei(); 
     54a:	78 94       	sei
     54c:	08 95       	ret

0000054e <update_highscore_list>:
	for (int i = 0; i < 5 ; i++){
		highscore_scores[i] = EEPROM_read(i+15);
	}
}

void update_highscore_list(void){
     54e:	cf 92       	push	r12
     550:	df 92       	push	r13
     552:	ef 92       	push	r14
     554:	ff 92       	push	r15
     556:	0f 93       	push	r16
     558:	1f 93       	push	r17
     55a:	cf 93       	push	r28
     55c:	df 93       	push	r29
     55e:	0f 2e       	mov	r0, r31
     560:	f0 e1       	ldi	r31, 0x10	; 16
     562:	ef 2e       	mov	r14, r31
     564:	f1 e0       	ldi	r31, 0x01	; 1
     566:	ff 2e       	mov	r15, r31
     568:	f0 2d       	mov	r31, r0
     56a:	00 e0       	ldi	r16, 0x00	; 0
     56c:	10 e0       	ldi	r17, 0x00	; 0
     56e:	c1 2c       	mov	r12, r1
     570:	d1 2c       	mov	r13, r1
     572:	17 c0       	rjmp	.+46     	; 0x5a2 <update_highscore_list+0x54>
     574:	b8 01       	movw	r22, r16
     576:	6c 0f       	add	r22, r28
     578:	7d 1f       	adc	r23, r29
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			EEPROM_write(highscore_names[i][j], 3*i+j);
     57a:	d7 01       	movw	r26, r14
     57c:	ed 91       	ld	r30, X+
     57e:	fc 91       	ld	r31, X
     580:	ec 0f       	add	r30, r28
     582:	fd 1f       	adc	r31, r29
     584:	80 81       	ld	r24, Z
     586:	0e 94 9d 02 	call	0x53a	; 0x53a <EEPROM_write>
	}
}

void update_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
     58a:	21 96       	adiw	r28, 0x01	; 1
     58c:	c3 30       	cpi	r28, 0x03	; 3
     58e:	d1 05       	cpc	r29, r1
     590:	89 f7       	brne	.-30     	; 0x574 <update_highscore_list+0x26>
     592:	0d 5f       	subi	r16, 0xFD	; 253
     594:	1f 4f       	sbci	r17, 0xFF	; 255
     596:	b2 e0       	ldi	r27, 0x02	; 2
     598:	eb 0e       	add	r14, r27
     59a:	f1 1c       	adc	r15, r1
		highscore_scores[i] = EEPROM_read(i+15);
	}
}

void update_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
     59c:	0f 30       	cpi	r16, 0x0F	; 15
     59e:	11 05       	cpc	r17, r1
     5a0:	19 f0       	breq	.+6      	; 0x5a8 <update_highscore_list+0x5a>
	for (int i = 0; i < 5 ; i++){
		highscore_scores[i] = EEPROM_read(i+15);
	}
}

void update_highscore_list(void){
     5a2:	cc 2d       	mov	r28, r12
     5a4:	dd 2d       	mov	r29, r13
     5a6:	e6 cf       	rjmp	.-52     	; 0x574 <update_highscore_list+0x26>
     5a8:	06 e0       	ldi	r16, 0x06	; 6
     5aa:	11 e0       	ldi	r17, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
     5ac:	cf e0       	ldi	r28, 0x0F	; 15
     5ae:	d0 e0       	ldi	r29, 0x00	; 0
		for(int j = 0 ; j < 3 ; j++){
			EEPROM_write(highscore_names[i][j], 3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
		EEPROM_write(highscore_scores[i], 15+i);
     5b0:	d8 01       	movw	r26, r16
     5b2:	8c 91       	ld	r24, X
     5b4:	0e 5f       	subi	r16, 0xFE	; 254
     5b6:	1f 4f       	sbci	r17, 0xFF	; 255
     5b8:	be 01       	movw	r22, r28
     5ba:	0e 94 9d 02 	call	0x53a	; 0x53a <EEPROM_write>
     5be:	21 96       	adiw	r28, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			EEPROM_write(highscore_names[i][j], 3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
     5c0:	c4 31       	cpi	r28, 0x14	; 20
     5c2:	d1 05       	cpc	r29, r1
     5c4:	a9 f7       	brne	.-22     	; 0x5b0 <update_highscore_list+0x62>
		EEPROM_write(highscore_scores[i], 15+i);
	}
}
     5c6:	df 91       	pop	r29
     5c8:	cf 91       	pop	r28
     5ca:	1f 91       	pop	r17
     5cc:	0f 91       	pop	r16
     5ce:	ff 90       	pop	r15
     5d0:	ef 90       	pop	r14
     5d2:	df 90       	pop	r13
     5d4:	cf 90       	pop	r12
     5d6:	08 95       	ret

000005d8 <insert_highscore>:
		}
	}
	return -1;
}

void insert_highscore(int place, int score, char* new_name){
     5d8:	cf 93       	push	r28
     5da:	df 93       	push	r29
	for(int j = 4 ; j > place ; j--){
     5dc:	84 30       	cpi	r24, 0x04	; 4
     5de:	91 05       	cpc	r25, r1
     5e0:	ac f4       	brge	.+42     	; 0x60c <insert_highscore+0x34>
     5e2:	ae e0       	ldi	r26, 0x0E	; 14
     5e4:	b1 e0       	ldi	r27, 0x01	; 1
     5e6:	e8 e1       	ldi	r30, 0x18	; 24
     5e8:	f1 e0       	ldi	r31, 0x01	; 1
     5ea:	24 e0       	ldi	r18, 0x04	; 4
     5ec:	30 e0       	ldi	r19, 0x00	; 0
		highscore_scores[j] = highscore_scores[j-1];
     5ee:	21 50       	subi	r18, 0x01	; 1
     5f0:	31 09       	sbc	r19, r1
     5f2:	de 91       	ld	r29, -X
     5f4:	ce 91       	ld	r28, -X
     5f6:	13 96       	adiw	r26, 0x03	; 3
     5f8:	dc 93       	st	X, r29
     5fa:	ce 93       	st	-X, r28
     5fc:	12 97       	sbiw	r26, 0x02	; 2
		highscore_names[j] =  highscore_names[j-1];
     5fe:	d2 91       	ld	r29, -Z
     600:	c2 91       	ld	r28, -Z
     602:	d3 83       	std	Z+3, r29	; 0x03
     604:	c2 83       	std	Z+2, r28	; 0x02
	}
	return -1;
}

void insert_highscore(int place, int score, char* new_name){
	for(int j = 4 ; j > place ; j--){
     606:	28 17       	cp	r18, r24
     608:	39 07       	cpc	r19, r25
     60a:	89 f7       	brne	.-30     	; 0x5ee <insert_highscore+0x16>
		highscore_scores[j] = highscore_scores[j-1];
		highscore_names[j] =  highscore_names[j-1];
	}
	highscore_scores[place] = score;
     60c:	88 0f       	add	r24, r24
     60e:	99 1f       	adc	r25, r25
     610:	fc 01       	movw	r30, r24
     612:	ea 5f       	subi	r30, 0xFA	; 250
     614:	fe 4f       	sbci	r31, 0xFE	; 254
     616:	71 83       	std	Z+1, r23	; 0x01
     618:	60 83       	st	Z, r22
	highscore_names[place] =  new_name;
     61a:	fc 01       	movw	r30, r24
     61c:	e0 5f       	subi	r30, 0xF0	; 240
     61e:	fe 4f       	sbci	r31, 0xFE	; 254
     620:	51 83       	std	Z+1, r21	; 0x01
     622:	40 83       	st	Z, r20
	update_highscore_list();
     624:	0e 94 a7 02 	call	0x54e	; 0x54e <update_highscore_list>
}
     628:	df 91       	pop	r29
     62a:	cf 91       	pop	r28
     62c:	08 95       	ret

0000062e <EEPROM_read>:
}

unsigned char EEPROM_read(unsigned int uiAddress)
{
	/* Wait for completion of previous write */
	while(EECR & (1<<EEWE));
     62e:	e1 99       	sbic	0x1c, 1	; 28
     630:	fe cf       	rjmp	.-4      	; 0x62e <EEPROM_read>
	/* Set up address register */
	EEAR = uiAddress;
     632:	9f bb       	out	0x1f, r25	; 31
     634:	8e bb       	out	0x1e, r24	; 30
	/* Start eeprom read by writing EERE */
	EECR |= (1<<EERE);
     636:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	return EEDR;
     638:	8d b3       	in	r24, 0x1d	; 29
}
     63a:	08 95       	ret

0000063c <read_highscore_list>:
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
     63c:	af 92       	push	r10
     63e:	bf 92       	push	r11
     640:	cf 92       	push	r12
     642:	df 92       	push	r13
     644:	ef 92       	push	r14
     646:	ff 92       	push	r15
     648:	0f 93       	push	r16
     64a:	1f 93       	push	r17
     64c:	cf 93       	push	r28
     64e:	df 93       	push	r29
     650:	0f 2e       	mov	r0, r31
     652:	f0 e1       	ldi	r31, 0x10	; 16
     654:	cf 2e       	mov	r12, r31
     656:	f1 e0       	ldi	r31, 0x01	; 1
     658:	df 2e       	mov	r13, r31
     65a:	f0 2d       	mov	r31, r0
     65c:	00 e0       	ldi	r16, 0x00	; 0
     65e:	10 e0       	ldi	r17, 0x00	; 0
     660:	a1 2c       	mov	r10, r1
     662:	b1 2c       	mov	r11, r1
     664:	18 c0       	rjmp	.+48     	; 0x696 <read_highscore_list+0x5a>
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
     666:	f6 01       	movw	r30, r12
     668:	e0 80       	ld	r14, Z
     66a:	f1 80       	ldd	r15, Z+1	; 0x01
     66c:	ec 0e       	add	r14, r28
     66e:	fd 1e       	adc	r15, r29
     670:	ce 01       	movw	r24, r28
     672:	80 0f       	add	r24, r16
     674:	91 1f       	adc	r25, r17
     676:	0e 94 17 03 	call	0x62e	; 0x62e <EEPROM_read>
     67a:	f7 01       	movw	r30, r14
     67c:	80 83       	st	Z, r24
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
     67e:	21 96       	adiw	r28, 0x01	; 1
     680:	c3 30       	cpi	r28, 0x03	; 3
     682:	d1 05       	cpc	r29, r1
     684:	81 f7       	brne	.-32     	; 0x666 <read_highscore_list+0x2a>
     686:	f2 e0       	ldi	r31, 0x02	; 2
     688:	cf 0e       	add	r12, r31
     68a:	d1 1c       	adc	r13, r1
     68c:	0d 5f       	subi	r16, 0xFD	; 253
     68e:	1f 4f       	sbci	r17, 0xFF	; 255
	update_highscore_list();
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
     690:	0f 30       	cpi	r16, 0x0F	; 15
     692:	11 05       	cpc	r17, r1
     694:	19 f0       	breq	.+6      	; 0x69c <read_highscore_list+0x60>
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
     696:	ca 2d       	mov	r28, r10
     698:	db 2d       	mov	r29, r11
     69a:	e5 cf       	rjmp	.-54     	; 0x666 <read_highscore_list+0x2a>
     69c:	06 e0       	ldi	r16, 0x06	; 6
     69e:	11 e0       	ldi	r17, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
     6a0:	cf e0       	ldi	r28, 0x0F	; 15
     6a2:	d0 e0       	ldi	r29, 0x00	; 0
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
		highscore_scores[i] = EEPROM_read(i+15);
     6a4:	ce 01       	movw	r24, r28
     6a6:	0e 94 17 03 	call	0x62e	; 0x62e <EEPROM_read>
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	f8 01       	movw	r30, r16
     6ae:	81 93       	st	Z+, r24
     6b0:	91 93       	st	Z+, r25
     6b2:	8f 01       	movw	r16, r30
     6b4:	21 96       	adiw	r28, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
     6b6:	c4 31       	cpi	r28, 0x14	; 20
     6b8:	d1 05       	cpc	r29, r1
     6ba:	a1 f7       	brne	.-24     	; 0x6a4 <read_highscore_list+0x68>
		highscore_scores[i] = EEPROM_read(i+15);
	}
}
     6bc:	df 91       	pop	r29
     6be:	cf 91       	pop	r28
     6c0:	1f 91       	pop	r17
     6c2:	0f 91       	pop	r16
     6c4:	ff 90       	pop	r15
     6c6:	ef 90       	pop	r14
     6c8:	df 90       	pop	r13
     6ca:	cf 90       	pop	r12
     6cc:	bf 90       	pop	r11
     6ce:	af 90       	pop	r10
     6d0:	08 95       	ret

000006d2 <oled_print_highscore>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include "highscore.h"
#include "OLED_driver.h"

void oled_print_highscore(void){
     6d2:	cf 92       	push	r12
     6d4:	df 92       	push	r13
     6d6:	ef 92       	push	r14
     6d8:	ff 92       	push	r15
     6da:	0f 93       	push	r16
     6dc:	1f 93       	push	r17
     6de:	cf 93       	push	r28
     6e0:	df 93       	push	r29
	oled_sram_reset();
     6e2:	0e 94 ba 05 	call	0xb74	; 0xb74 <oled_sram_reset>
	oled_sram_string("HIGHSCORE", 0, 3);
     6e6:	43 e0       	ldi	r20, 0x03	; 3
     6e8:	50 e0       	ldi	r21, 0x00	; 0
     6ea:	60 e0       	ldi	r22, 0x00	; 0
     6ec:	70 e0       	ldi	r23, 0x00	; 0
     6ee:	80 e0       	ldi	r24, 0x00	; 0
     6f0:	92 e0       	ldi	r25, 0x02	; 2
     6f2:	0e 94 36 06 	call	0xc6c	; 0xc6c <oled_sram_string>
	read_highscore_list();
     6f6:	0e 94 1e 03 	call	0x63c	; 0x63c <read_highscore_list>
     6fa:	0f 2e       	mov	r0, r31
     6fc:	f0 e1       	ldi	r31, 0x10	; 16
     6fe:	cf 2e       	mov	r12, r31
     700:	f1 e0       	ldi	r31, 0x01	; 1
     702:	df 2e       	mov	r13, r31
     704:	f0 2d       	mov	r31, r0
     706:	0f 2e       	mov	r0, r31
     708:	f6 e0       	ldi	r31, 0x06	; 6
     70a:	ef 2e       	mov	r14, r31
     70c:	f1 e0       	ldi	r31, 0x01	; 1
     70e:	ff 2e       	mov	r15, r31
     710:	f0 2d       	mov	r31, r0
	
	for(int i = 0; i < 5 ; i++){
     712:	c0 e0       	ldi	r28, 0x00	; 0
     714:	d0 e0       	ldi	r29, 0x00	; 0
     716:	8e 01       	movw	r16, r28
     718:	0e 5f       	subi	r16, 0xFE	; 254
     71a:	1f 4f       	sbci	r17, 0xFF	; 255
		oled_sram_string(highscore_names[i], i+2, 3);
     71c:	43 e0       	ldi	r20, 0x03	; 3
     71e:	50 e0       	ldi	r21, 0x00	; 0
     720:	b8 01       	movw	r22, r16
     722:	f6 01       	movw	r30, r12
     724:	81 91       	ld	r24, Z+
     726:	91 91       	ld	r25, Z+
     728:	6f 01       	movw	r12, r30
     72a:	0e 94 36 06 	call	0xc6c	; 0xc6c <oled_sram_string>
		oled_sram_string(int_to_str(i+1),i+2, 0);
     72e:	21 96       	adiw	r28, 0x01	; 1
     730:	ce 01       	movw	r24, r28
     732:	0e 94 bd 06 	call	0xd7a	; 0xd7a <int_to_str>
     736:	40 e0       	ldi	r20, 0x00	; 0
     738:	50 e0       	ldi	r21, 0x00	; 0
     73a:	b8 01       	movw	r22, r16
     73c:	0e 94 36 06 	call	0xc6c	; 0xc6c <oled_sram_string>
		oled_sram_string(".", i+2, 1);
     740:	41 e0       	ldi	r20, 0x01	; 1
     742:	50 e0       	ldi	r21, 0x00	; 0
     744:	b8 01       	movw	r22, r16
     746:	8c e6       	ldi	r24, 0x6C	; 108
     748:	91 e0       	ldi	r25, 0x01	; 1
     74a:	0e 94 36 06 	call	0xc6c	; 0xc6c <oled_sram_string>
		oled_sram_string(int_to_str(highscore_scores[i]), i+2, 10);
     74e:	f7 01       	movw	r30, r14
     750:	81 91       	ld	r24, Z+
     752:	91 91       	ld	r25, Z+
     754:	7f 01       	movw	r14, r30
     756:	0e 94 bd 06 	call	0xd7a	; 0xd7a <int_to_str>
     75a:	4a e0       	ldi	r20, 0x0A	; 10
     75c:	50 e0       	ldi	r21, 0x00	; 0
     75e:	b8 01       	movw	r22, r16
     760:	0e 94 36 06 	call	0xc6c	; 0xc6c <oled_sram_string>
void oled_print_highscore(void){
	oled_sram_reset();
	oled_sram_string("HIGHSCORE", 0, 3);
	read_highscore_list();
	
	for(int i = 0; i < 5 ; i++){
     764:	c5 30       	cpi	r28, 0x05	; 5
     766:	d1 05       	cpc	r29, r1
     768:	b1 f6       	brne	.-84     	; 0x716 <oled_print_highscore+0x44>
		oled_sram_string(int_to_str(i+1),i+2, 0);
		oled_sram_string(".", i+2, 1);
		oled_sram_string(int_to_str(highscore_scores[i]), i+2, 10);
		
	}
	oled_update();
     76a:	0e 94 98 06 	call	0xd30	; 0xd30 <oled_update>
}
     76e:	df 91       	pop	r29
     770:	cf 91       	pop	r28
     772:	1f 91       	pop	r17
     774:	0f 91       	pop	r16
     776:	ff 90       	pop	r15
     778:	ef 90       	pop	r14
     77a:	df 90       	pop	r13
     77c:	cf 90       	pop	r12
     77e:	08 95       	ret

00000780 <MCP2515_reset>:
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
}

void MCP2515_reset(void){
	SPI_activate_SS();
     780:	0e 94 ca 06 	call	0xd94	; 0xd94 <SPI_activate_SS>
	SPI_read_write(MCP_RESET);
     784:	80 ec       	ldi	r24, 0xC0	; 192
     786:	0e 94 c5 06 	call	0xd8a	; 0xd8a <SPI_read_write>
	SPI_deactivate_SS();
     78a:	0e 94 cc 06 	call	0xd98	; 0xd98 <SPI_deactivate_SS>
     78e:	08 95       	ret

00000790 <MCP2515_init>:
#include "MCP2515.h"
#include "MCP2515_driver.h"
#include <string.h>

void MCP2515_init(void){
	SPI_init();
     790:	0e 94 ce 06 	call	0xd9c	; 0xd9c <SPI_init>
	//set MCP2515 in configuration mode
	MCP2515_reset(); 
     794:	0e 94 c0 03 	call	0x780	; 0x780 <MCP2515_reset>
     798:	08 95       	ret

0000079a <MCP2515_read>:
	SPI_activate_SS();
	SPI_read_write(MCP_RESET);
	SPI_deactivate_SS();
}

uint8_t MCP2515_read(uint8_t address){
     79a:	cf 93       	push	r28
     79c:	c8 2f       	mov	r28, r24
	uint8_t data;
	SPI_activate_SS();
     79e:	0e 94 ca 06 	call	0xd94	; 0xd94 <SPI_activate_SS>
	SPI_read_write(MCP_READ);
     7a2:	83 e0       	ldi	r24, 0x03	; 3
     7a4:	0e 94 c5 06 	call	0xd8a	; 0xd8a <SPI_read_write>
	SPI_read_write(address);
     7a8:	8c 2f       	mov	r24, r28
     7aa:	0e 94 c5 06 	call	0xd8a	; 0xd8a <SPI_read_write>
	data = SPI_read_write(0x00);
     7ae:	80 e0       	ldi	r24, 0x00	; 0
     7b0:	0e 94 c5 06 	call	0xd8a	; 0xd8a <SPI_read_write>
     7b4:	c8 2f       	mov	r28, r24
	SPI_deactivate_SS();
     7b6:	0e 94 cc 06 	call	0xd98	; 0xd98 <SPI_deactivate_SS>
	return data;
}
     7ba:	8c 2f       	mov	r24, r28
     7bc:	cf 91       	pop	r28
     7be:	08 95       	ret

000007c0 <MCP2515_bit_modify>:
	SPI_deactivate_SS();	
	return status;
}


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     7c0:	1f 93       	push	r17
     7c2:	cf 93       	push	r28
     7c4:	df 93       	push	r29
     7c6:	18 2f       	mov	r17, r24
     7c8:	d6 2f       	mov	r29, r22
     7ca:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     7cc:	0e 94 ca 06 	call	0xd94	; 0xd94 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     7d0:	85 e0       	ldi	r24, 0x05	; 5
     7d2:	0e 94 c5 06 	call	0xd8a	; 0xd8a <SPI_read_write>
	SPI_read_write(address);
     7d6:	81 2f       	mov	r24, r17
     7d8:	0e 94 c5 06 	call	0xd8a	; 0xd8a <SPI_read_write>
	SPI_read_write(mask_byte);
     7dc:	8d 2f       	mov	r24, r29
     7de:	0e 94 c5 06 	call	0xd8a	; 0xd8a <SPI_read_write>
	SPI_read_write(data_byte);
     7e2:	8c 2f       	mov	r24, r28
     7e4:	0e 94 c5 06 	call	0xd8a	; 0xd8a <SPI_read_write>
	SPI_deactivate_SS();
     7e8:	0e 94 cc 06 	call	0xd98	; 0xd98 <SPI_deactivate_SS>
     7ec:	df 91       	pop	r29
     7ee:	cf 91       	pop	r28
     7f0:	1f 91       	pop	r17
     7f2:	08 95       	ret

000007f4 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while( !( UCSR0A & (1<<UDRE0)) );
     7f4:	5d 9b       	sbis	0x0b, 5	; 11
     7f6:	fe cf       	rjmp	.-4      	; 0x7f4 <UART_transmit>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     7f8:	8c b9       	out	0x0c, r24	; 12
	return 0; 
}
     7fa:	80 e0       	ldi	r24, 0x00	; 0
     7fc:	90 e0       	ldi	r25, 0x00	; 0
     7fe:	08 95       	ret

00000800 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     800:	5f 9b       	sbis	0x0b, 7	; 11
     802:	fe cf       	rjmp	.-4      	; 0x800 <UART_receive>
 
	//Get and return received data from buffer
 
	return UDR0;
     804:	8c b1       	in	r24, 0x0c	; 12
}
     806:	08 95       	ret

00000808 <UART_init>:

int UART_init(unsigned int ubrr ){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     808:	89 b9       	out	0x09, r24	; 9

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     80a:	88 e1       	ldi	r24, 0x18	; 24
     80c:	8a b9       	out	0x0a, r24	; 10
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     80e:	60 e0       	ldi	r22, 0x00	; 0
     810:	74 e0       	ldi	r23, 0x04	; 4
     812:	8a ef       	ldi	r24, 0xFA	; 250
     814:	93 e0       	ldi	r25, 0x03	; 3
     816:	0e 94 72 08 	call	0x10e4	; 0x10e4 <fdevopen>
     81a:	90 93 54 02 	sts	0x0254, r25
     81e:	80 93 53 02 	sts	0x0253, r24
	
	return 0; 
}
     822:	80 e0       	ldi	r24, 0x00	; 0
     824:	90 e0       	ldi	r25, 0x00	; 0
     826:	08 95       	ret

00000828 <menu_sram_update>:
	}
	print_selection_sign(page);
	
}*/

void menu_sram_update(menu* menu_node, int selector_pos){
     828:	ef 92       	push	r14
     82a:	ff 92       	push	r15
     82c:	0f 93       	push	r16
     82e:	1f 93       	push	r17
     830:	cf 93       	push	r28
     832:	df 93       	push	r29
     834:	8c 01       	movw	r16, r24
     836:	7b 01       	movw	r14, r22
	int col = 0; 
	int page = 0; 
	oled_sram_reset();
     838:	0e 94 ba 05 	call	0xb74	; 0xb74 <oled_sram_reset>
	
	menu* current = menu_node->child;
     83c:	f8 01       	movw	r30, r16
     83e:	c6 81       	ldd	r28, Z+6	; 0x06
     840:	d7 81       	ldd	r29, Z+7	; 0x07
	
	oled_sram_string(menu_node->name, page, col);
     842:	40 e0       	ldi	r20, 0x00	; 0
     844:	50 e0       	ldi	r21, 0x00	; 0
     846:	60 e0       	ldi	r22, 0x00	; 0
     848:	70 e0       	ldi	r23, 0x00	; 0
     84a:	80 81       	ld	r24, Z
     84c:	91 81       	ldd	r25, Z+1	; 0x01
     84e:	0e 94 36 06 	call	0xc6c	; 0xc6c <oled_sram_string>
	
	page = 1;
	col = 2;
	while(current != NULL){
     852:	20 97       	sbiw	r28, 0x00	; 0
     854:	81 f0       	breq	.+32     	; 0x876 <menu_sram_update+0x4e>
	
	menu* current = menu_node->child;
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
     856:	01 e0       	ldi	r16, 0x01	; 1
     858:	10 e0       	ldi	r17, 0x00	; 0
	col = 2;
	while(current != NULL){
		oled_sram_string(current->name, page, col);
     85a:	42 e0       	ldi	r20, 0x02	; 2
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	b8 01       	movw	r22, r16
     860:	88 81       	ld	r24, Y
     862:	99 81       	ldd	r25, Y+1	; 0x01
     864:	0e 94 36 06 	call	0xc6c	; 0xc6c <oled_sram_string>
		current = current->next_sibling;
     868:	0a 80       	ldd	r0, Y+2	; 0x02
     86a:	db 81       	ldd	r29, Y+3	; 0x03
     86c:	c0 2d       	mov	r28, r0
		page++;
     86e:	0f 5f       	subi	r16, 0xFF	; 255
     870:	1f 4f       	sbci	r17, 0xFF	; 255
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
	col = 2;
	while(current != NULL){
     872:	20 97       	sbiw	r28, 0x00	; 0
     874:	91 f7       	brne	.-28     	; 0x85a <menu_sram_update+0x32>
		oled_sram_string(current->name, page, col);
		current = current->next_sibling;
		page++;
	}
	oled_sram_char('*', selector_pos, 0);
     876:	40 e0       	ldi	r20, 0x00	; 0
     878:	50 e0       	ldi	r21, 0x00	; 0
     87a:	b7 01       	movw	r22, r14
     87c:	8a e2       	ldi	r24, 0x2A	; 42
     87e:	0e 94 7a 06 	call	0xcf4	; 0xcf4 <oled_sram_char>
	
}
     882:	df 91       	pop	r29
     884:	cf 91       	pop	r28
     886:	1f 91       	pop	r17
     888:	0f 91       	pop	r16
     88a:	ff 90       	pop	r15
     88c:	ef 90       	pop	r14
     88e:	08 95       	ret

00000890 <create_menu>:


menu* create_menu(char* new_name){
     890:	cf 93       	push	r28
     892:	df 93       	push	r29
     894:	ec 01       	movw	r28, r24
	menu* new_menu = (menu*)malloc(sizeof(menu));
     896:	8c e0       	ldi	r24, 0x0C	; 12
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	0e 94 26 07 	call	0xe4c	; 0xe4c <malloc>
     89e:	fc 01       	movw	r30, r24
	
	if(new_menu == NULL){
     8a0:	00 97       	sbiw	r24, 0x00	; 0
     8a2:	41 f4       	brne	.+16     	; 0x8b4 <create_menu+0x24>
		printf("Out of mem\n");
     8a4:	82 e8       	ldi	r24, 0x82	; 130
     8a6:	91 e0       	ldi	r25, 0x01	; 1
     8a8:	0e 94 bd 08 	call	0x117a	; 0x117a <puts>
		exit(1);
     8ac:	81 e0       	ldi	r24, 0x01	; 1
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	0e 94 1d 09 	call	0x123a	; 0x123a <_exit>
	}
	
	new_menu->name = new_name;
     8b4:	d1 83       	std	Z+1, r29	; 0x01
     8b6:	c0 83       	st	Z, r28
	new_menu->next_sibling = NULL;
     8b8:	13 82       	std	Z+3, r1	; 0x03
     8ba:	12 82       	std	Z+2, r1	; 0x02
	new_menu->prev_sibling = NULL;
     8bc:	15 82       	std	Z+5, r1	; 0x05
     8be:	14 82       	std	Z+4, r1	; 0x04
	new_menu->parent = NULL;
     8c0:	11 86       	std	Z+9, r1	; 0x09
     8c2:	10 86       	std	Z+8, r1	; 0x08
	new_menu->child = NULL;
     8c4:	17 82       	std	Z+7, r1	; 0x07
     8c6:	16 82       	std	Z+6, r1	; 0x06
	new_menu->number_of_childs = 0;
     8c8:	13 86       	std	Z+11, r1	; 0x0b
     8ca:	12 86       	std	Z+10, r1	; 0x0a
	
	return new_menu;
}
     8cc:	df 91       	pop	r29
     8ce:	cf 91       	pop	r28
     8d0:	08 95       	ret

000008d2 <create_submenu>:

menu* create_submenu(menu* parent_menu, menu* child_menu){ //tar inn liste av submenu struct
	if (parent_menu->child == NULL){
     8d2:	dc 01       	movw	r26, r24
     8d4:	16 96       	adiw	r26, 0x06	; 6
     8d6:	ed 91       	ld	r30, X+
     8d8:	fc 91       	ld	r31, X
     8da:	17 97       	sbiw	r26, 0x07	; 7
     8dc:	30 97       	sbiw	r30, 0x00	; 0
     8de:	29 f4       	brne	.+10     	; 0x8ea <create_submenu+0x18>
		//make new child
		parent_menu->child = child_menu;
     8e0:	17 96       	adiw	r26, 0x07	; 7
     8e2:	7c 93       	st	X, r23
     8e4:	6e 93       	st	-X, r22
     8e6:	16 97       	sbiw	r26, 0x06	; 6
     8e8:	0e c0       	rjmp	.+28     	; 0x906 <create_submenu+0x34>
	}
	
	else{
		//make new sibling
		menu* current = parent_menu->child;
		while (current->next_sibling != NULL){
     8ea:	22 81       	ldd	r18, Z+2	; 0x02
     8ec:	33 81       	ldd	r19, Z+3	; 0x03
     8ee:	21 15       	cp	r18, r1
     8f0:	31 05       	cpc	r19, r1
     8f2:	11 f0       	breq	.+4      	; 0x8f8 <create_submenu+0x26>
			current = current->next_sibling;
     8f4:	f9 01       	movw	r30, r18
     8f6:	f9 cf       	rjmp	.-14     	; 0x8ea <create_submenu+0x18>
		}
		
		current->next_sibling =child_menu;
     8f8:	73 83       	std	Z+3, r23	; 0x03
     8fa:	62 83       	std	Z+2, r22	; 0x02
		child_menu->prev_sibling =current;
     8fc:	db 01       	movw	r26, r22
     8fe:	15 96       	adiw	r26, 0x05	; 5
     900:	fc 93       	st	X, r31
     902:	ee 93       	st	-X, r30
     904:	14 97       	sbiw	r26, 0x04	; 4
		
	}
	parent_menu->number_of_childs++;
     906:	fc 01       	movw	r30, r24
     908:	22 85       	ldd	r18, Z+10	; 0x0a
     90a:	33 85       	ldd	r19, Z+11	; 0x0b
     90c:	2f 5f       	subi	r18, 0xFF	; 255
     90e:	3f 4f       	sbci	r19, 0xFF	; 255
     910:	33 87       	std	Z+11, r19	; 0x0b
     912:	22 87       	std	Z+10, r18	; 0x0a
	child_menu->parent = parent_menu;
     914:	db 01       	movw	r26, r22
     916:	19 96       	adiw	r26, 0x09	; 9
     918:	9c 93       	st	X, r25
     91a:	8e 93       	st	-X, r24
     91c:	18 97       	sbiw	r26, 0x08	; 8
	
	return parent_menu;
}
     91e:	08 95       	ret

00000920 <menu_setup>:


extern states current_state; 


void menu_setup(void){
     920:	2f 92       	push	r2
     922:	3f 92       	push	r3
     924:	4f 92       	push	r4
     926:	5f 92       	push	r5
     928:	6f 92       	push	r6
     92a:	7f 92       	push	r7
     92c:	8f 92       	push	r8
     92e:	9f 92       	push	r9
     930:	af 92       	push	r10
     932:	bf 92       	push	r11
     934:	cf 92       	push	r12
     936:	df 92       	push	r13
     938:	ef 92       	push	r14
     93a:	ff 92       	push	r15
     93c:	0f 93       	push	r16
     93e:	1f 93       	push	r17
     940:	cf 93       	push	r28
     942:	df 93       	push	r29
     944:	00 d0       	rcall	.+0      	; 0x946 <menu_setup+0x26>
     946:	00 d0       	rcall	.+0      	; 0x948 <menu_setup+0x28>
     948:	cd b7       	in	r28, 0x3d	; 61
     94a:	de b7       	in	r29, 0x3e	; 62
	menu* menu_front_page = create_menu("JAJ PINGPONG");
     94c:	8d e8       	ldi	r24, 0x8D	; 141
     94e:	91 e0       	ldi	r25, 0x01	; 1
     950:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     954:	6c 01       	movw	r12, r24
	display_menu = menu_front_page;
     956:	90 93 56 02 	sts	0x0256, r25
     95a:	80 93 55 02 	sts	0x0255, r24

	menu* sub1 = create_menu("Play game");
     95e:	8a e9       	ldi	r24, 0x9A	; 154
     960:	91 e0       	ldi	r25, 0x01	; 1
     962:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     966:	9c 83       	std	Y+4, r25	; 0x04
     968:	8b 83       	std	Y+3, r24	; 0x03
	menu* sub2 = create_menu("Highscore");
     96a:	84 ea       	ldi	r24, 0xA4	; 164
     96c:	91 e0       	ldi	r25, 0x01	; 1
     96e:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     972:	7c 01       	movw	r14, r24
	menu* subsub1 = create_menu("Easy");
     974:	8e ea       	ldi	r24, 0xAE	; 174
     976:	91 e0       	ldi	r25, 0x01	; 1
     978:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     97c:	5c 01       	movw	r10, r24
	menu* subsub2 = create_menu("Medium");
     97e:	83 eb       	ldi	r24, 0xB3	; 179
     980:	91 e0       	ldi	r25, 0x01	; 1
     982:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     986:	4c 01       	movw	r8, r24
	menu* subsub3 = create_menu("Hard");
     988:	8a eb       	ldi	r24, 0xBA	; 186
     98a:	91 e0       	ldi	r25, 0x01	; 1
     98c:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     990:	3c 01       	movw	r6, r24
	menu* subsub4 = create_menu("View highscore");
     992:	8f eb       	ldi	r24, 0xBF	; 191
     994:	91 e0       	ldi	r25, 0x01	; 1
     996:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     99a:	2c 01       	movw	r4, r24
	menu* subsub5 = create_menu("Reset highscore");
     99c:	8e ec       	ldi	r24, 0xCE	; 206
     99e:	91 e0       	ldi	r25, 0x01	; 1
     9a0:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     9a4:	8c 01       	movw	r16, r24
	menu* subsubsub1 = create_menu("YES");
     9a6:	8e ed       	ldi	r24, 0xDE	; 222
     9a8:	91 e0       	ldi	r25, 0x01	; 1
     9aa:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     9ae:	1c 01       	movw	r2, r24
	menu* subsubsub2 = create_menu("NO");
     9b0:	82 ee       	ldi	r24, 0xE2	; 226
     9b2:	91 e0       	ldi	r25, 0x01	; 1
     9b4:	0e 94 48 04 	call	0x890	; 0x890 <create_menu>
     9b8:	9a 83       	std	Y+2, r25	; 0x02
     9ba:	89 83       	std	Y+1, r24	; 0x01
	
	
	create_submenu(menu_front_page, sub1);
     9bc:	6b 81       	ldd	r22, Y+3	; 0x03
     9be:	7c 81       	ldd	r23, Y+4	; 0x04
     9c0:	c6 01       	movw	r24, r12
     9c2:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	create_submenu(menu_front_page, sub2);
     9c6:	b7 01       	movw	r22, r14
     9c8:	c6 01       	movw	r24, r12
     9ca:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	create_submenu(sub1, subsub1);
     9ce:	b5 01       	movw	r22, r10
     9d0:	8b 81       	ldd	r24, Y+3	; 0x03
     9d2:	9c 81       	ldd	r25, Y+4	; 0x04
     9d4:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	create_submenu(sub1, subsub2);
     9d8:	b4 01       	movw	r22, r8
     9da:	8b 81       	ldd	r24, Y+3	; 0x03
     9dc:	9c 81       	ldd	r25, Y+4	; 0x04
     9de:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	create_submenu(sub1, subsub3);
     9e2:	b3 01       	movw	r22, r6
     9e4:	8b 81       	ldd	r24, Y+3	; 0x03
     9e6:	9c 81       	ldd	r25, Y+4	; 0x04
     9e8:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	create_submenu(sub2, subsub4);
     9ec:	b2 01       	movw	r22, r4
     9ee:	c7 01       	movw	r24, r14
     9f0:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	create_submenu(sub2, subsub5);
     9f4:	b8 01       	movw	r22, r16
     9f6:	c7 01       	movw	r24, r14
     9f8:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	create_submenu(subsub5, subsubsub1);
     9fc:	b1 01       	movw	r22, r2
     9fe:	c8 01       	movw	r24, r16
     a00:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	create_submenu(subsub5, subsubsub2);
     a04:	69 81       	ldd	r22, Y+1	; 0x01
     a06:	7a 81       	ldd	r23, Y+2	; 0x02
     a08:	c8 01       	movw	r24, r16
     a0a:	0e 94 69 04 	call	0x8d2	; 0x8d2 <create_submenu>
	
	oled_reset();
     a0e:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <oled_reset>
	menu_sram_update(display_menu, current_page);
     a12:	60 91 1a 01 	lds	r22, 0x011A
     a16:	70 91 1b 01 	lds	r23, 0x011B
     a1a:	80 91 55 02 	lds	r24, 0x0255
     a1e:	90 91 56 02 	lds	r25, 0x0256
     a22:	0e 94 14 04 	call	0x828	; 0x828 <menu_sram_update>
	oled_update();
     a26:	0e 94 98 06 	call	0xd30	; 0xd30 <oled_update>
	current_menu = display_menu->child;
     a2a:	e0 91 55 02 	lds	r30, 0x0255
     a2e:	f0 91 56 02 	lds	r31, 0x0256
     a32:	86 81       	ldd	r24, Z+6	; 0x06
     a34:	97 81       	ldd	r25, Z+7	; 0x07
     a36:	90 93 4c 02 	sts	0x024C, r25
     a3a:	80 93 4b 02 	sts	0x024B, r24
}
     a3e:	0f 90       	pop	r0
     a40:	0f 90       	pop	r0
     a42:	0f 90       	pop	r0
     a44:	0f 90       	pop	r0
     a46:	df 91       	pop	r29
     a48:	cf 91       	pop	r28
     a4a:	1f 91       	pop	r17
     a4c:	0f 91       	pop	r16
     a4e:	ff 90       	pop	r15
     a50:	ef 90       	pop	r14
     a52:	df 90       	pop	r13
     a54:	cf 90       	pop	r12
     a56:	bf 90       	pop	r11
     a58:	af 90       	pop	r10
     a5a:	9f 90       	pop	r9
     a5c:	8f 90       	pop	r8
     a5e:	7f 90       	pop	r7
     a60:	6f 90       	pop	r6
     a62:	5f 90       	pop	r5
     a64:	4f 90       	pop	r4
     a66:	3f 90       	pop	r3
     a68:	2f 90       	pop	r2
     a6a:	08 95       	ret

00000a6c <oled_init>:
char* highscore_names[5];
int highscore_scores[5];

void oled_init(){
	//  display  off
	*OLED_c = 0xae;
     a6c:	e0 91 20 01 	lds	r30, 0x0120
     a70:	f0 91 21 01 	lds	r31, 0x0121
     a74:	8e ea       	ldi	r24, 0xAE	; 174
     a76:	80 83       	st	Z, r24

	//segment  remap
	*OLED_c = 0xa1;	
     a78:	e0 91 20 01 	lds	r30, 0x0120
     a7c:	f0 91 21 01 	lds	r31, 0x0121
     a80:	81 ea       	ldi	r24, 0xA1	; 161
     a82:	80 83       	st	Z, r24

	//common  pads  hardware:  alternative		
	*OLED_c = 0xda;			
     a84:	e0 91 20 01 	lds	r30, 0x0120
     a88:	f0 91 21 01 	lds	r31, 0x0121
     a8c:	8a ed       	ldi	r24, 0xDA	; 218
     a8e:	80 83       	st	Z, r24
	*OLED_c = 0x12;
     a90:	e0 91 20 01 	lds	r30, 0x0120
     a94:	f0 91 21 01 	lds	r31, 0x0121
     a98:	82 e1       	ldi	r24, 0x12	; 18
     a9a:	80 83       	st	Z, r24

	//common output scan direction:com63~com0
	*OLED_c = 0xc8;
     a9c:	e0 91 20 01 	lds	r30, 0x0120
     aa0:	f0 91 21 01 	lds	r31, 0x0121
     aa4:	88 ec       	ldi	r24, 0xC8	; 200
     aa6:	80 83       	st	Z, r24

	//multiplex  ration  mode:63
	*OLED_c = 0xa8;
     aa8:	e0 91 20 01 	lds	r30, 0x0120
     aac:	f0 91 21 01 	lds	r31, 0x0121
     ab0:	88 ea       	ldi	r24, 0xA8	; 168
     ab2:	80 83       	st	Z, r24
	*OLED_c = 0x3f;
     ab4:	e0 91 20 01 	lds	r30, 0x0120
     ab8:	f0 91 21 01 	lds	r31, 0x0121
     abc:	8f e3       	ldi	r24, 0x3F	; 63
     abe:	80 83       	st	Z, r24

	//display divide ratio/osc. freq. mode
	*OLED_c = 0xd5;
     ac0:	e0 91 20 01 	lds	r30, 0x0120
     ac4:	f0 91 21 01 	lds	r31, 0x0121
     ac8:	85 ed       	ldi	r24, 0xD5	; 213
     aca:	80 83       	st	Z, r24
	*OLED_c = 0x80;
     acc:	e0 91 20 01 	lds	r30, 0x0120
     ad0:	f0 91 21 01 	lds	r31, 0x0121
     ad4:	80 e8       	ldi	r24, 0x80	; 128
     ad6:	80 83       	st	Z, r24

	//contrast  control
	*OLED_c = 0x81;
     ad8:	e0 91 20 01 	lds	r30, 0x0120
     adc:	f0 91 21 01 	lds	r31, 0x0121
     ae0:	81 e8       	ldi	r24, 0x81	; 129
     ae2:	80 83       	st	Z, r24
	*OLED_c = 0x50;
     ae4:	e0 91 20 01 	lds	r30, 0x0120
     ae8:	f0 91 21 01 	lds	r31, 0x0121
     aec:	80 e5       	ldi	r24, 0x50	; 80
     aee:	80 83       	st	Z, r24

	//set  pre-charge  period
	*OLED_c = 0xd9;
     af0:	e0 91 20 01 	lds	r30, 0x0120
     af4:	f0 91 21 01 	lds	r31, 0x0121
     af8:	89 ed       	ldi	r24, 0xD9	; 217
     afa:	80 83       	st	Z, r24
	*OLED_c = 0x21;
     afc:	e0 91 20 01 	lds	r30, 0x0120
     b00:	f0 91 21 01 	lds	r31, 0x0121
     b04:	81 e2       	ldi	r24, 0x21	; 33
     b06:	80 83       	st	Z, r24

	 //Set  Memory  Addressing  Mode
	*OLED_c = 0x20;
     b08:	e0 91 20 01 	lds	r30, 0x0120
     b0c:	f0 91 21 01 	lds	r31, 0x0121
     b10:	80 e2       	ldi	r24, 0x20	; 32
     b12:	80 83       	st	Z, r24
	*OLED_c = 0x02;
     b14:	e0 91 20 01 	lds	r30, 0x0120
     b18:	f0 91 21 01 	lds	r31, 0x0121
     b1c:	82 e0       	ldi	r24, 0x02	; 2
     b1e:	80 83       	st	Z, r24

	//VCOM  deselect  level  mode
	*OLED_c = 0xdb;
     b20:	e0 91 20 01 	lds	r30, 0x0120
     b24:	f0 91 21 01 	lds	r31, 0x0121
     b28:	8b ed       	ldi	r24, 0xDB	; 219
     b2a:	80 83       	st	Z, r24
	*OLED_c = 0x30;
     b2c:	e0 91 20 01 	lds	r30, 0x0120
     b30:	f0 91 21 01 	lds	r31, 0x0121
     b34:	80 e3       	ldi	r24, 0x30	; 48
     b36:	80 83       	st	Z, r24

	//master  configuration
	*OLED_c = 0xad;
     b38:	e0 91 20 01 	lds	r30, 0x0120
     b3c:	f0 91 21 01 	lds	r31, 0x0121
     b40:	8d ea       	ldi	r24, 0xAD	; 173
     b42:	80 83       	st	Z, r24

	//out follows RAM content 
	*OLED_c = 0x00;
     b44:	e0 91 20 01 	lds	r30, 0x0120
     b48:	f0 91 21 01 	lds	r31, 0x0121
     b4c:	10 82       	st	Z, r1
	
	//set  normal  display
	*OLED_c = 0xa4;
     b4e:	e0 91 20 01 	lds	r30, 0x0120
     b52:	f0 91 21 01 	lds	r31, 0x0121
     b56:	84 ea       	ldi	r24, 0xA4	; 164
     b58:	80 83       	st	Z, r24
	*OLED_c = 0xa6;
     b5a:	e0 91 20 01 	lds	r30, 0x0120
     b5e:	f0 91 21 01 	lds	r31, 0x0121
     b62:	86 ea       	ldi	r24, 0xA6	; 166
     b64:	80 83       	st	Z, r24
	
	//  display  on
	*OLED_c = 0xaf;
     b66:	e0 91 20 01 	lds	r30, 0x0120
     b6a:	f0 91 21 01 	lds	r31, 0x0121
     b6e:	8f ea       	ldi	r24, 0xAF	; 175
     b70:	80 83       	st	Z, r24
     b72:	08 95       	ret

00000b74 <oled_sram_reset>:
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     b74:	80 e0       	ldi	r24, 0x00	; 0
     b76:	90 e0       	ldi	r25, 0x00	; 0
		SRAM[i] = ' ';
     b78:	20 e2       	ldi	r18, 0x20	; 32
     b7a:	e0 91 1c 01 	lds	r30, 0x011C
     b7e:	f0 91 1d 01 	lds	r31, 0x011D
     b82:	e8 0f       	add	r30, r24
     b84:	f9 1f       	adc	r31, r25
     b86:	20 83       	st	Z, r18
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     b88:	01 96       	adiw	r24, 0x01	; 1
     b8a:	81 15       	cp	r24, r1
     b8c:	34 e0       	ldi	r19, 0x04	; 4
     b8e:	93 07       	cpc	r25, r19
     b90:	a1 f7       	brne	.-24     	; 0xb7a <oled_sram_reset+0x6>
		SRAM[i] = ' ';
	}
}
     b92:	08 95       	ret

00000b94 <oled_goto_page>:
		}
	}
}

void oled_goto_page(int page){
	*OLED_c = (page | 0xb0);
     b94:	e0 91 20 01 	lds	r30, 0x0120
     b98:	f0 91 21 01 	lds	r31, 0x0121
     b9c:	98 2f       	mov	r25, r24
     b9e:	90 6b       	ori	r25, 0xB0	; 176
     ba0:	90 83       	st	Z, r25
	current_page = page;
     ba2:	80 93 4e 02 	sts	0x024E, r24
     ba6:	08 95       	ret

00000ba8 <oled_goto_column>:
}


void oled_goto_column(int column){
	*OLED_c = (column & 0x0f); //clearer de 4 frste bitsene
     ba8:	e0 91 20 01 	lds	r30, 0x0120
     bac:	f0 91 21 01 	lds	r31, 0x0121
     bb0:	28 2f       	mov	r18, r24
     bb2:	2f 70       	andi	r18, 0x0F	; 15
     bb4:	20 83       	st	Z, r18
	*OLED_c = ((column & 0xf0) >> 4) | (0x10);
     bb6:	e0 91 20 01 	lds	r30, 0x0120
     bba:	f0 91 21 01 	lds	r31, 0x0121
     bbe:	9c 01       	movw	r18, r24
     bc0:	20 7f       	andi	r18, 0xF0	; 240
     bc2:	33 27       	eor	r19, r19
     bc4:	35 95       	asr	r19
     bc6:	27 95       	ror	r18
     bc8:	35 95       	asr	r19
     bca:	27 95       	ror	r18
     bcc:	35 95       	asr	r19
     bce:	27 95       	ror	r18
     bd0:	35 95       	asr	r19
     bd2:	27 95       	ror	r18
     bd4:	20 61       	ori	r18, 0x10	; 16
     bd6:	20 83       	st	Z, r18
	current_col = column;
     bd8:	80 93 4d 02 	sts	0x024D, r24
     bdc:	08 95       	ret

00000bde <oled_pos>:

int oled_return_page(void){
	return current_page;
}

void oled_pos(int row,int column){
     bde:	cf 93       	push	r28
     be0:	df 93       	push	r29
     be2:	eb 01       	movw	r28, r22
	oled_goto_page(row);
     be4:	0e 94 ca 05 	call	0xb94	; 0xb94 <oled_goto_page>
	oled_goto_column(column);
     be8:	ce 01       	movw	r24, r28
     bea:	0e 94 d4 05 	call	0xba8	; 0xba8 <oled_goto_column>
}
     bee:	df 91       	pop	r29
     bf0:	cf 91       	pop	r28
     bf2:	08 95       	ret

00000bf4 <oled_reset>:
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
		SRAM[i] = ' ';
	}
}
void oled_reset(){
     bf4:	0f 93       	push	r16
     bf6:	1f 93       	push	r17
     bf8:	cf 93       	push	r28
     bfa:	df 93       	push	r29
     bfc:	c0 e0       	ldi	r28, 0x00	; 0
     bfe:	d0 e0       	ldi	r29, 0x00	; 0
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
     c00:	00 e8       	ldi	r16, 0x80	; 128
     c02:	10 e0       	ldi	r17, 0x00	; 0
     c04:	60 e0       	ldi	r22, 0x00	; 0
     c06:	70 e0       	ldi	r23, 0x00	; 0
     c08:	ce 01       	movw	r24, r28
     c0a:	0e 94 ef 05 	call	0xbde	; 0xbde <oled_pos>
     c0e:	20 2f       	mov	r18, r16
     c10:	31 2f       	mov	r19, r17
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
     c12:	e0 91 1e 01 	lds	r30, 0x011E
     c16:	f0 91 1f 01 	lds	r31, 0x011F
     c1a:	10 82       	st	Z, r1
     c1c:	21 50       	subi	r18, 0x01	; 1
     c1e:	31 09       	sbc	r19, r1
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
     c20:	21 15       	cp	r18, r1
     c22:	31 05       	cpc	r19, r1
     c24:	b1 f7       	brne	.-20     	; 0xc12 <oled_reset+0x1e>
     c26:	21 96       	adiw	r28, 0x01	; 1
		SRAM[i] = ' ';
	}
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
     c28:	c8 30       	cpi	r28, 0x08	; 8
     c2a:	d1 05       	cpc	r29, r1
     c2c:	59 f7       	brne	.-42     	; 0xc04 <oled_reset+0x10>
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
		}
	}
}
     c2e:	df 91       	pop	r29
     c30:	cf 91       	pop	r28
     c32:	1f 91       	pop	r17
     c34:	0f 91       	pop	r16
     c36:	08 95       	ret

00000c38 <oled_home>:
	oled_goto_column(column);
}


void oled_home(){
	oled_pos(0,0);
     c38:	60 e0       	ldi	r22, 0x00	; 0
     c3a:	70 e0       	ldi	r23, 0x00	; 0
     c3c:	80 e0       	ldi	r24, 0x00	; 0
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	0e 94 ef 05 	call	0xbde	; 0xbde <oled_pos>
     c44:	08 95       	ret

00000c46 <oled_print_char>:
	for (uint16_t i = 0 ; i < 128; i++){
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
     c46:	28 e0       	ldi	r18, 0x08	; 8
     c48:	82 9f       	mul	r24, r18
     c4a:	c0 01       	movw	r24, r0
     c4c:	11 24       	eor	r1, r1
     c4e:	fc 01       	movw	r30, r24
     c50:	e0 59       	subi	r30, 0x90	; 144
     c52:	f0 40       	sbci	r31, 0x00	; 0
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     c54:	80 e0       	ldi	r24, 0x00	; 0
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
     c56:	a0 91 1e 01 	lds	r26, 0x011E
     c5a:	b0 91 1f 01 	lds	r27, 0x011F
     c5e:	94 91       	lpm	r25, Z
     c60:	9c 93       	st	X, r25
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     c62:	8f 5f       	subi	r24, 0xFF	; 255
     c64:	31 96       	adiw	r30, 0x01	; 1
     c66:	88 30       	cpi	r24, 0x08	; 8
     c68:	b1 f7       	brne	.-20     	; 0xc56 <oled_print_char+0x10>
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}
     c6a:	08 95       	ret

00000c6c <oled_sram_string>:
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}

void oled_sram_string(char* string, int page, int start_col){
     c6c:	0f 93       	push	r16
     c6e:	1f 93       	push	r17
     c70:	cf 93       	push	r28
     c72:	df 93       	push	r29
     c74:	dc 01       	movw	r26, r24
	int col = start_col;
     c76:	9a 01       	movw	r18, r20
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     c78:	c0 e0       	ldi	r28, 0x00	; 0
		if (i+start_col == 16){
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
     c7a:	14 2f       	mov	r17, r20
     c7c:	d5 2f       	mov	r29, r21
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     c7e:	29 c0       	rjmp	.+82     	; 0xcd2 <oled_sram_string+0x66>
		if (i+start_col == 16){
     c80:	fa 01       	movw	r30, r20
     c82:	ec 0f       	add	r30, r28
     c84:	f1 1d       	adc	r31, r1
     c86:	70 97       	sbiw	r30, 0x10	; 16
     c88:	71 f4       	brne	.+28     	; 0xca6 <oled_sram_string+0x3a>
			//16 char per column, linjeskift
			page = (page+1)%8;
     c8a:	6f 5f       	subi	r22, 0xFF	; 255
     c8c:	7f 4f       	sbci	r23, 0xFF	; 255
     c8e:	67 70       	andi	r22, 0x07	; 7
     c90:	70 78       	andi	r23, 0x80	; 128
     c92:	77 23       	and	r23, r23
     c94:	34 f4       	brge	.+12     	; 0xca2 <oled_sram_string+0x36>
     c96:	61 50       	subi	r22, 0x01	; 1
     c98:	71 09       	sbc	r23, r1
     c9a:	68 6f       	ori	r22, 0xF8	; 248
     c9c:	7f 6f       	ori	r23, 0xFF	; 255
     c9e:	6f 5f       	subi	r22, 0xFF	; 255
     ca0:	7f 4f       	sbci	r23, 0xFF	; 255
			col = start_col;
     ca2:	21 2f       	mov	r18, r17
     ca4:	3d 2f       	mov	r19, r29
		}
		oled_sram_char(string[i], page, col);
     ca6:	fd 01       	movw	r30, r26
     ca8:	e8 0f       	add	r30, r24
     caa:	f9 1f       	adc	r31, r25
     cac:	00 81       	ld	r16, Z
	}
}


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     cae:	fb 01       	movw	r30, r22
     cb0:	f6 95       	lsr	r31
     cb2:	fe 2f       	mov	r31, r30
     cb4:	ee 27       	eor	r30, r30
     cb6:	f7 95       	ror	r31
     cb8:	e7 95       	ror	r30
     cba:	e2 0f       	add	r30, r18
     cbc:	f3 1f       	adc	r31, r19
     cbe:	80 91 1c 01 	lds	r24, 0x011C
     cc2:	90 91 1d 01 	lds	r25, 0x011D
     cc6:	e8 0f       	add	r30, r24
     cc8:	f9 1f       	adc	r31, r25
     cca:	00 83       	st	Z, r16
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
     ccc:	2f 5f       	subi	r18, 0xFF	; 255
     cce:	3f 4f       	sbci	r19, 0xFF	; 255
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     cd0:	cf 5f       	subi	r28, 0xFF	; 255
     cd2:	8c 2f       	mov	r24, r28
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	fd 01       	movw	r30, r26
     cd8:	01 90       	ld	r0, Z+
     cda:	00 20       	and	r0, r0
     cdc:	e9 f7       	brne	.-6      	; 0xcd8 <oled_sram_string+0x6c>
     cde:	31 97       	sbiw	r30, 0x01	; 1
     ce0:	ea 1b       	sub	r30, r26
     ce2:	fb 0b       	sbc	r31, r27
     ce4:	8e 17       	cp	r24, r30
     ce6:	9f 07       	cpc	r25, r31
     ce8:	58 f2       	brcs	.-106    	; 0xc80 <oled_sram_string+0x14>
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
	}
}
     cea:	df 91       	pop	r29
     cec:	cf 91       	pop	r28
     cee:	1f 91       	pop	r17
     cf0:	0f 91       	pop	r16
     cf2:	08 95       	ret

00000cf4 <oled_sram_char>:


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     cf4:	76 95       	lsr	r23
     cf6:	76 2f       	mov	r23, r22
     cf8:	66 27       	eor	r22, r22
     cfa:	77 95       	ror	r23
     cfc:	67 95       	ror	r22
     cfe:	64 0f       	add	r22, r20
     d00:	75 1f       	adc	r23, r21
     d02:	e0 91 1c 01 	lds	r30, 0x011C
     d06:	f0 91 1d 01 	lds	r31, 0x011D
     d0a:	e6 0f       	add	r30, r22
     d0c:	f7 1f       	adc	r31, r23
     d0e:	80 83       	st	Z, r24
     d10:	08 95       	ret

00000d12 <oled_read_SRAM>:
}


char oled_read_SRAM(int page, int col){
	return SRAM[128 * page + col];
     d12:	96 95       	lsr	r25
     d14:	98 2f       	mov	r25, r24
     d16:	88 27       	eor	r24, r24
     d18:	97 95       	ror	r25
     d1a:	87 95       	ror	r24
     d1c:	68 0f       	add	r22, r24
     d1e:	79 1f       	adc	r23, r25
     d20:	e0 91 1c 01 	lds	r30, 0x011C
     d24:	f0 91 1d 01 	lds	r31, 0x011D
     d28:	e6 0f       	add	r30, r22
     d2a:	f7 1f       	adc	r31, r23
     d2c:	80 81       	ld	r24, Z
}
     d2e:	08 95       	ret

00000d30 <oled_update>:
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}


void oled_update(){
     d30:	0f 93       	push	r16
     d32:	1f 93       	push	r17
     d34:	cf 93       	push	r28
     d36:	df 93       	push	r29
	oled_reset();
     d38:	0e 94 fa 05 	call	0xbf4	; 0xbf4 <oled_reset>
	oled_home();
     d3c:	0e 94 1c 06 	call	0xc38	; 0xc38 <oled_home>
	for(int i = 0; i<8; i++){
     d40:	00 e0       	ldi	r16, 0x00	; 0
     d42:	10 e0       	ldi	r17, 0x00	; 0
		oled_pos(i,0);
     d44:	60 e0       	ldi	r22, 0x00	; 0
     d46:	70 e0       	ldi	r23, 0x00	; 0
     d48:	c8 01       	movw	r24, r16
     d4a:	0e 94 ef 05 	call	0xbde	; 0xbde <oled_pos>
		for(int j = 0; j < 16; j++){
     d4e:	c0 e0       	ldi	r28, 0x00	; 0
     d50:	d0 e0       	ldi	r29, 0x00	; 0
			oled_print_char(oled_read_SRAM(i, j)); 
     d52:	be 01       	movw	r22, r28
     d54:	c8 01       	movw	r24, r16
     d56:	0e 94 89 06 	call	0xd12	; 0xd12 <oled_read_SRAM>
     d5a:	0e 94 23 06 	call	0xc46	; 0xc46 <oled_print_char>
void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
     d5e:	21 96       	adiw	r28, 0x01	; 1
     d60:	c0 31       	cpi	r28, 0x10	; 16
     d62:	d1 05       	cpc	r29, r1
     d64:	b1 f7       	brne	.-20     	; 0xd52 <oled_update+0x22>


void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
     d66:	0f 5f       	subi	r16, 0xFF	; 255
     d68:	1f 4f       	sbci	r17, 0xFF	; 255
     d6a:	08 30       	cpi	r16, 0x08	; 8
     d6c:	11 05       	cpc	r17, r1
     d6e:	51 f7       	brne	.-44     	; 0xd44 <oled_update+0x14>
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}
     d70:	df 91       	pop	r29
     d72:	cf 91       	pop	r28
     d74:	1f 91       	pop	r17
     d76:	0f 91       	pop	r16
     d78:	08 95       	ret

00000d7a <int_to_str>:
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     d7a:	4a e0       	ldi	r20, 0x0A	; 10
     d7c:	6b ef       	ldi	r22, 0xFB	; 251
     d7e:	71 e0       	ldi	r23, 0x01	; 1
     d80:	0e 94 4d 08 	call	0x109a	; 0x109a <__itoa_ncheck>

char* int_to_str(int data){
	char* data_str = "";
	itoa(data, data_str, 10);
	return data_str;
}
     d84:	8b ef       	ldi	r24, 0xFB	; 251
     d86:	91 e0       	ldi	r25, 0x01	; 1
     d88:	08 95       	ret

00000d8a <SPI_read_write>:
}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	
	SPDR = cData;
     d8a:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     d8c:	77 9b       	sbis	0x0e, 7	; 14
     d8e:	fe cf       	rjmp	.-4      	; 0xd8c <SPI_read_write+0x2>
	return SPDR;
     d90:	8f b1       	in	r24, 0x0f	; 15
}
     d92:	08 95       	ret

00000d94 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     d94:	c4 98       	cbi	0x18, 4	; 24
     d96:	08 95       	ret

00000d98 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     d98:	c4 9a       	sbi	0x18, 4	; 24
     d9a:	08 95       	ret

00000d9c <SPI_init>:
#include <avr/io.h>


void SPI_init(void){
	//SPI enable
	set_bit(SPCR, SPE);
     d9c:	6e 9a       	sbi	0x0d, 6	; 13
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     d9e:	6c 9a       	sbi	0x0d, 4	; 13
	
	//set SPI clock rate = Fosc/2
	set_bit(SPSR, SPI2X);
     da0:	70 9a       	sbi	0x0e, 0	; 14
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     da2:	bd 9a       	sbi	0x17, 5	; 23
	set_bit(DDRB, SCK);
     da4:	bf 9a       	sbi	0x17, 7	; 23
	set_bit(DDRB, SS);
     da6:	bc 9a       	sbi	0x17, 4	; 23
	
	SPI_deactivate_SS();
     da8:	0e 94 cc 06 	call	0xd98	; 0xd98 <SPI_deactivate_SS>
     dac:	08 95       	ret

00000dae <register_init>:
#define REGISTER_INIT_H_
void register_init(void);

void register_init(void){
	//enabler externt minne i MCU
	set_bit(MCUCR, SRE);
     dae:	85 b7       	in	r24, 0x35	; 53
     db0:	80 68       	ori	r24, 0x80	; 128
     db2:	85 bf       	out	0x35, r24	; 53
	set_bit(SFIOR, XMM2);
     db4:	80 b7       	in	r24, 0x30	; 48
     db6:	80 62       	ori	r24, 0x20	; 32
     db8:	80 bf       	out	0x30, r24	; 48

	//enable interrupts in MCU
	clr_bit(MCUCR,ISC00);
     dba:	85 b7       	in	r24, 0x35	; 53
     dbc:	8e 7f       	andi	r24, 0xFE	; 254
     dbe:	85 bf       	out	0x35, r24	; 53
	set_bit(MCUCR,ISC01);
     dc0:	85 b7       	in	r24, 0x35	; 53
     dc2:	82 60       	ori	r24, 0x02	; 2
     dc4:	85 bf       	out	0x35, r24	; 53
	set_bit(GICR,INT0);
     dc6:	8b b7       	in	r24, 0x3b	; 59
     dc8:	80 64       	ori	r24, 0x40	; 64
     dca:	8b bf       	out	0x3b, r24	; 59
	
	
	clr_bit(DDRD, DDD2);
     dcc:	8a 98       	cbi	0x11, 2	; 17
	
	//Set timer/counter1 interrupt
	//Normal mode
	clr_bit(TCCR1A, WGM11);
     dce:	8f b5       	in	r24, 0x2f	; 47
     dd0:	8d 7f       	andi	r24, 0xFD	; 253
     dd2:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR1A, WGM10);
     dd4:	8f b5       	in	r24, 0x2f	; 47
     dd6:	8e 7f       	andi	r24, 0xFE	; 254
     dd8:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR3A, WGM31);
     dda:	eb e8       	ldi	r30, 0x8B	; 139
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	8d 7f       	andi	r24, 0xFD	; 253
     de2:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     de4:	80 81       	ld	r24, Z
     de6:	8e 7f       	andi	r24, 0xFE	; 254
     de8:	80 83       	st	Z, r24
	
	//Timer 1: Prescaler Fosc/1024
	set_bit(TCCR1B, CS11);
     dea:	8e b5       	in	r24, 0x2e	; 46
     dec:	82 60       	ori	r24, 0x02	; 2
     dee:	8e bd       	out	0x2e, r24	; 46
	set_bit(TCCR1B, CS10);
     df0:	8e b5       	in	r24, 0x2e	; 46
     df2:	81 60       	ori	r24, 0x01	; 1
     df4:	8e bd       	out	0x2e, r24	; 46
	
	
	//Timer 2: Precale Fosc/8
	set_bit(TCCR3B, CS31);
     df6:	ea e8       	ldi	r30, 0x8A	; 138
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	80 81       	ld	r24, Z
     dfc:	82 60       	ori	r24, 0x02	; 2
     dfe:	80 83       	st	Z, r24


	
	//Interrupt enable overflow
	set_bit(TIMSK, TOIE1);
     e00:	89 b7       	in	r24, 0x39	; 57
     e02:	80 68       	ori	r24, 0x80	; 128
     e04:	89 bf       	out	0x39, r24	; 57
	set_bit(ETIMSK, TOIE3);		//Enable Can_send interrupt
     e06:	ed e7       	ldi	r30, 0x7D	; 125
     e08:	f0 e0       	ldi	r31, 0x00	; 0
     e0a:	80 81       	ld	r24, Z
     e0c:	84 60       	ori	r24, 0x04	; 4
     e0e:	80 83       	st	Z, r24
     e10:	08 95       	ret

00000e12 <main>:
int highest_score;


int main(void) {
	// Disable global interrupts
	cli();
     e12:	f8 94       	cli
	UART_init(31);
     e14:	8f e1       	ldi	r24, 0x1F	; 31
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	0e 94 04 04 	call	0x808	; 0x808 <UART_init>
	register_init();
     e1c:	0e 94 d7 06 	call	0xdae	; 0xdae <register_init>
	oled_init();
     e20:	0e 94 36 05 	call	0xa6c	; 0xa6c <oled_init>
	ADC_init();
     e24:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <ADC_init>
	CAN_init();
     e28:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <CAN_init>
	//Enable global interrupts
	sei();
     e2c:	78 94       	sei
	
	/*IKKE FJRN*/
	menu_setup();
     e2e:	0e 94 90 04 	call	0x920	; 0x920 <menu_setup>
	read_highscore_list();
     e32:	0e 94 1e 03 	call	0x63c	; 0x63c <read_highscore_list>
	
	
	
	insert_highscore(1, 2, "AAA");
     e36:	4a e7       	ldi	r20, 0x7A	; 122
     e38:	51 e0       	ldi	r21, 0x01	; 1
     e3a:	62 e0       	ldi	r22, 0x02	; 2
     e3c:	70 e0       	ldi	r23, 0x00	; 0
     e3e:	81 e0       	ldi	r24, 0x01	; 1
     e40:	90 e0       	ldi	r25, 0x00	; 0
     e42:	0e 94 ec 02 	call	0x5d8	; 0x5d8 <insert_highscore>
	oled_print_highscore();
     e46:	0e 94 69 03 	call	0x6d2	; 0x6d2 <oled_print_highscore>
     e4a:	ff cf       	rjmp	.-2      	; 0xe4a <main+0x38>

00000e4c <malloc>:
     e4c:	cf 93       	push	r28
     e4e:	df 93       	push	r29
     e50:	82 30       	cpi	r24, 0x02	; 2
     e52:	91 05       	cpc	r25, r1
     e54:	10 f4       	brcc	.+4      	; 0xe5a <malloc+0xe>
     e56:	82 e0       	ldi	r24, 0x02	; 2
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	e0 91 59 02 	lds	r30, 0x0259
     e5e:	f0 91 5a 02 	lds	r31, 0x025A
     e62:	20 e0       	ldi	r18, 0x00	; 0
     e64:	30 e0       	ldi	r19, 0x00	; 0
     e66:	a0 e0       	ldi	r26, 0x00	; 0
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	30 97       	sbiw	r30, 0x00	; 0
     e6c:	39 f1       	breq	.+78     	; 0xebc <malloc+0x70>
     e6e:	40 81       	ld	r20, Z
     e70:	51 81       	ldd	r21, Z+1	; 0x01
     e72:	48 17       	cp	r20, r24
     e74:	59 07       	cpc	r21, r25
     e76:	b8 f0       	brcs	.+46     	; 0xea6 <malloc+0x5a>
     e78:	48 17       	cp	r20, r24
     e7a:	59 07       	cpc	r21, r25
     e7c:	71 f4       	brne	.+28     	; 0xe9a <malloc+0x4e>
     e7e:	82 81       	ldd	r24, Z+2	; 0x02
     e80:	93 81       	ldd	r25, Z+3	; 0x03
     e82:	10 97       	sbiw	r26, 0x00	; 0
     e84:	29 f0       	breq	.+10     	; 0xe90 <malloc+0x44>
     e86:	13 96       	adiw	r26, 0x03	; 3
     e88:	9c 93       	st	X, r25
     e8a:	8e 93       	st	-X, r24
     e8c:	12 97       	sbiw	r26, 0x02	; 2
     e8e:	2c c0       	rjmp	.+88     	; 0xee8 <malloc+0x9c>
     e90:	90 93 5a 02 	sts	0x025A, r25
     e94:	80 93 59 02 	sts	0x0259, r24
     e98:	27 c0       	rjmp	.+78     	; 0xee8 <malloc+0x9c>
     e9a:	21 15       	cp	r18, r1
     e9c:	31 05       	cpc	r19, r1
     e9e:	31 f0       	breq	.+12     	; 0xeac <malloc+0x60>
     ea0:	42 17       	cp	r20, r18
     ea2:	53 07       	cpc	r21, r19
     ea4:	18 f0       	brcs	.+6      	; 0xeac <malloc+0x60>
     ea6:	a9 01       	movw	r20, r18
     ea8:	db 01       	movw	r26, r22
     eaa:	01 c0       	rjmp	.+2      	; 0xeae <malloc+0x62>
     eac:	ef 01       	movw	r28, r30
     eae:	9a 01       	movw	r18, r20
     eb0:	bd 01       	movw	r22, r26
     eb2:	df 01       	movw	r26, r30
     eb4:	02 80       	ldd	r0, Z+2	; 0x02
     eb6:	f3 81       	ldd	r31, Z+3	; 0x03
     eb8:	e0 2d       	mov	r30, r0
     eba:	d7 cf       	rjmp	.-82     	; 0xe6a <malloc+0x1e>
     ebc:	21 15       	cp	r18, r1
     ebe:	31 05       	cpc	r19, r1
     ec0:	f9 f0       	breq	.+62     	; 0xf00 <malloc+0xb4>
     ec2:	28 1b       	sub	r18, r24
     ec4:	39 0b       	sbc	r19, r25
     ec6:	24 30       	cpi	r18, 0x04	; 4
     ec8:	31 05       	cpc	r19, r1
     eca:	80 f4       	brcc	.+32     	; 0xeec <malloc+0xa0>
     ecc:	8a 81       	ldd	r24, Y+2	; 0x02
     ece:	9b 81       	ldd	r25, Y+3	; 0x03
     ed0:	61 15       	cp	r22, r1
     ed2:	71 05       	cpc	r23, r1
     ed4:	21 f0       	breq	.+8      	; 0xede <malloc+0x92>
     ed6:	fb 01       	movw	r30, r22
     ed8:	93 83       	std	Z+3, r25	; 0x03
     eda:	82 83       	std	Z+2, r24	; 0x02
     edc:	04 c0       	rjmp	.+8      	; 0xee6 <malloc+0x9a>
     ede:	90 93 5a 02 	sts	0x025A, r25
     ee2:	80 93 59 02 	sts	0x0259, r24
     ee6:	fe 01       	movw	r30, r28
     ee8:	32 96       	adiw	r30, 0x02	; 2
     eea:	44 c0       	rjmp	.+136    	; 0xf74 <malloc+0x128>
     eec:	fe 01       	movw	r30, r28
     eee:	e2 0f       	add	r30, r18
     ef0:	f3 1f       	adc	r31, r19
     ef2:	81 93       	st	Z+, r24
     ef4:	91 93       	st	Z+, r25
     ef6:	22 50       	subi	r18, 0x02	; 2
     ef8:	31 09       	sbc	r19, r1
     efa:	39 83       	std	Y+1, r19	; 0x01
     efc:	28 83       	st	Y, r18
     efe:	3a c0       	rjmp	.+116    	; 0xf74 <malloc+0x128>
     f00:	20 91 57 02 	lds	r18, 0x0257
     f04:	30 91 58 02 	lds	r19, 0x0258
     f08:	23 2b       	or	r18, r19
     f0a:	41 f4       	brne	.+16     	; 0xf1c <malloc+0xd0>
     f0c:	20 91 02 01 	lds	r18, 0x0102
     f10:	30 91 03 01 	lds	r19, 0x0103
     f14:	30 93 58 02 	sts	0x0258, r19
     f18:	20 93 57 02 	sts	0x0257, r18
     f1c:	20 91 00 01 	lds	r18, 0x0100
     f20:	30 91 01 01 	lds	r19, 0x0101
     f24:	21 15       	cp	r18, r1
     f26:	31 05       	cpc	r19, r1
     f28:	41 f4       	brne	.+16     	; 0xf3a <malloc+0xee>
     f2a:	2d b7       	in	r18, 0x3d	; 61
     f2c:	3e b7       	in	r19, 0x3e	; 62
     f2e:	40 91 04 01 	lds	r20, 0x0104
     f32:	50 91 05 01 	lds	r21, 0x0105
     f36:	24 1b       	sub	r18, r20
     f38:	35 0b       	sbc	r19, r21
     f3a:	e0 91 57 02 	lds	r30, 0x0257
     f3e:	f0 91 58 02 	lds	r31, 0x0258
     f42:	e2 17       	cp	r30, r18
     f44:	f3 07       	cpc	r31, r19
     f46:	a0 f4       	brcc	.+40     	; 0xf70 <malloc+0x124>
     f48:	2e 1b       	sub	r18, r30
     f4a:	3f 0b       	sbc	r19, r31
     f4c:	28 17       	cp	r18, r24
     f4e:	39 07       	cpc	r19, r25
     f50:	78 f0       	brcs	.+30     	; 0xf70 <malloc+0x124>
     f52:	ac 01       	movw	r20, r24
     f54:	4e 5f       	subi	r20, 0xFE	; 254
     f56:	5f 4f       	sbci	r21, 0xFF	; 255
     f58:	24 17       	cp	r18, r20
     f5a:	35 07       	cpc	r19, r21
     f5c:	48 f0       	brcs	.+18     	; 0xf70 <malloc+0x124>
     f5e:	4e 0f       	add	r20, r30
     f60:	5f 1f       	adc	r21, r31
     f62:	50 93 58 02 	sts	0x0258, r21
     f66:	40 93 57 02 	sts	0x0257, r20
     f6a:	81 93       	st	Z+, r24
     f6c:	91 93       	st	Z+, r25
     f6e:	02 c0       	rjmp	.+4      	; 0xf74 <malloc+0x128>
     f70:	e0 e0       	ldi	r30, 0x00	; 0
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	cf 01       	movw	r24, r30
     f76:	df 91       	pop	r29
     f78:	cf 91       	pop	r28
     f7a:	08 95       	ret

00000f7c <free>:
     f7c:	cf 93       	push	r28
     f7e:	df 93       	push	r29
     f80:	00 97       	sbiw	r24, 0x00	; 0
     f82:	09 f4       	brne	.+2      	; 0xf86 <free+0xa>
     f84:	87 c0       	rjmp	.+270    	; 0x1094 <free+0x118>
     f86:	fc 01       	movw	r30, r24
     f88:	32 97       	sbiw	r30, 0x02	; 2
     f8a:	13 82       	std	Z+3, r1	; 0x03
     f8c:	12 82       	std	Z+2, r1	; 0x02
     f8e:	c0 91 59 02 	lds	r28, 0x0259
     f92:	d0 91 5a 02 	lds	r29, 0x025A
     f96:	20 97       	sbiw	r28, 0x00	; 0
     f98:	81 f4       	brne	.+32     	; 0xfba <free+0x3e>
     f9a:	20 81       	ld	r18, Z
     f9c:	31 81       	ldd	r19, Z+1	; 0x01
     f9e:	28 0f       	add	r18, r24
     fa0:	39 1f       	adc	r19, r25
     fa2:	80 91 57 02 	lds	r24, 0x0257
     fa6:	90 91 58 02 	lds	r25, 0x0258
     faa:	82 17       	cp	r24, r18
     fac:	93 07       	cpc	r25, r19
     fae:	79 f5       	brne	.+94     	; 0x100e <free+0x92>
     fb0:	f0 93 58 02 	sts	0x0258, r31
     fb4:	e0 93 57 02 	sts	0x0257, r30
     fb8:	6d c0       	rjmp	.+218    	; 0x1094 <free+0x118>
     fba:	de 01       	movw	r26, r28
     fbc:	20 e0       	ldi	r18, 0x00	; 0
     fbe:	30 e0       	ldi	r19, 0x00	; 0
     fc0:	ae 17       	cp	r26, r30
     fc2:	bf 07       	cpc	r27, r31
     fc4:	50 f4       	brcc	.+20     	; 0xfda <free+0x5e>
     fc6:	12 96       	adiw	r26, 0x02	; 2
     fc8:	4d 91       	ld	r20, X+
     fca:	5c 91       	ld	r21, X
     fcc:	13 97       	sbiw	r26, 0x03	; 3
     fce:	9d 01       	movw	r18, r26
     fd0:	41 15       	cp	r20, r1
     fd2:	51 05       	cpc	r21, r1
     fd4:	09 f1       	breq	.+66     	; 0x1018 <free+0x9c>
     fd6:	da 01       	movw	r26, r20
     fd8:	f3 cf       	rjmp	.-26     	; 0xfc0 <free+0x44>
     fda:	b3 83       	std	Z+3, r27	; 0x03
     fdc:	a2 83       	std	Z+2, r26	; 0x02
     fde:	40 81       	ld	r20, Z
     fe0:	51 81       	ldd	r21, Z+1	; 0x01
     fe2:	84 0f       	add	r24, r20
     fe4:	95 1f       	adc	r25, r21
     fe6:	8a 17       	cp	r24, r26
     fe8:	9b 07       	cpc	r25, r27
     fea:	71 f4       	brne	.+28     	; 0x1008 <free+0x8c>
     fec:	8d 91       	ld	r24, X+
     fee:	9c 91       	ld	r25, X
     ff0:	11 97       	sbiw	r26, 0x01	; 1
     ff2:	84 0f       	add	r24, r20
     ff4:	95 1f       	adc	r25, r21
     ff6:	02 96       	adiw	r24, 0x02	; 2
     ff8:	91 83       	std	Z+1, r25	; 0x01
     ffa:	80 83       	st	Z, r24
     ffc:	12 96       	adiw	r26, 0x02	; 2
     ffe:	8d 91       	ld	r24, X+
    1000:	9c 91       	ld	r25, X
    1002:	13 97       	sbiw	r26, 0x03	; 3
    1004:	93 83       	std	Z+3, r25	; 0x03
    1006:	82 83       	std	Z+2, r24	; 0x02
    1008:	21 15       	cp	r18, r1
    100a:	31 05       	cpc	r19, r1
    100c:	29 f4       	brne	.+10     	; 0x1018 <free+0x9c>
    100e:	f0 93 5a 02 	sts	0x025A, r31
    1012:	e0 93 59 02 	sts	0x0259, r30
    1016:	3e c0       	rjmp	.+124    	; 0x1094 <free+0x118>
    1018:	d9 01       	movw	r26, r18
    101a:	13 96       	adiw	r26, 0x03	; 3
    101c:	fc 93       	st	X, r31
    101e:	ee 93       	st	-X, r30
    1020:	12 97       	sbiw	r26, 0x02	; 2
    1022:	4d 91       	ld	r20, X+
    1024:	5d 91       	ld	r21, X+
    1026:	a4 0f       	add	r26, r20
    1028:	b5 1f       	adc	r27, r21
    102a:	ea 17       	cp	r30, r26
    102c:	fb 07       	cpc	r31, r27
    102e:	79 f4       	brne	.+30     	; 0x104e <free+0xd2>
    1030:	80 81       	ld	r24, Z
    1032:	91 81       	ldd	r25, Z+1	; 0x01
    1034:	84 0f       	add	r24, r20
    1036:	95 1f       	adc	r25, r21
    1038:	02 96       	adiw	r24, 0x02	; 2
    103a:	d9 01       	movw	r26, r18
    103c:	11 96       	adiw	r26, 0x01	; 1
    103e:	9c 93       	st	X, r25
    1040:	8e 93       	st	-X, r24
    1042:	82 81       	ldd	r24, Z+2	; 0x02
    1044:	93 81       	ldd	r25, Z+3	; 0x03
    1046:	13 96       	adiw	r26, 0x03	; 3
    1048:	9c 93       	st	X, r25
    104a:	8e 93       	st	-X, r24
    104c:	12 97       	sbiw	r26, 0x02	; 2
    104e:	e0 e0       	ldi	r30, 0x00	; 0
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	8a 81       	ldd	r24, Y+2	; 0x02
    1054:	9b 81       	ldd	r25, Y+3	; 0x03
    1056:	00 97       	sbiw	r24, 0x00	; 0
    1058:	19 f0       	breq	.+6      	; 0x1060 <free+0xe4>
    105a:	fe 01       	movw	r30, r28
    105c:	ec 01       	movw	r28, r24
    105e:	f9 cf       	rjmp	.-14     	; 0x1052 <free+0xd6>
    1060:	ce 01       	movw	r24, r28
    1062:	02 96       	adiw	r24, 0x02	; 2
    1064:	28 81       	ld	r18, Y
    1066:	39 81       	ldd	r19, Y+1	; 0x01
    1068:	82 0f       	add	r24, r18
    106a:	93 1f       	adc	r25, r19
    106c:	20 91 57 02 	lds	r18, 0x0257
    1070:	30 91 58 02 	lds	r19, 0x0258
    1074:	28 17       	cp	r18, r24
    1076:	39 07       	cpc	r19, r25
    1078:	69 f4       	brne	.+26     	; 0x1094 <free+0x118>
    107a:	30 97       	sbiw	r30, 0x00	; 0
    107c:	29 f4       	brne	.+10     	; 0x1088 <free+0x10c>
    107e:	10 92 5a 02 	sts	0x025A, r1
    1082:	10 92 59 02 	sts	0x0259, r1
    1086:	02 c0       	rjmp	.+4      	; 0x108c <free+0x110>
    1088:	13 82       	std	Z+3, r1	; 0x03
    108a:	12 82       	std	Z+2, r1	; 0x02
    108c:	d0 93 58 02 	sts	0x0258, r29
    1090:	c0 93 57 02 	sts	0x0257, r28
    1094:	df 91       	pop	r29
    1096:	cf 91       	pop	r28
    1098:	08 95       	ret

0000109a <__itoa_ncheck>:
    109a:	bb 27       	eor	r27, r27
    109c:	4a 30       	cpi	r20, 0x0A	; 10
    109e:	31 f4       	brne	.+12     	; 0x10ac <__itoa_ncheck+0x12>
    10a0:	99 23       	and	r25, r25
    10a2:	22 f4       	brpl	.+8      	; 0x10ac <__itoa_ncheck+0x12>
    10a4:	bd e2       	ldi	r27, 0x2D	; 45
    10a6:	90 95       	com	r25
    10a8:	81 95       	neg	r24
    10aa:	9f 4f       	sbci	r25, 0xFF	; 255
    10ac:	0c 94 59 08 	jmp	0x10b2	; 0x10b2 <__utoa_common>

000010b0 <__utoa_ncheck>:
    10b0:	bb 27       	eor	r27, r27

000010b2 <__utoa_common>:
    10b2:	fb 01       	movw	r30, r22
    10b4:	55 27       	eor	r21, r21
    10b6:	aa 27       	eor	r26, r26
    10b8:	88 0f       	add	r24, r24
    10ba:	99 1f       	adc	r25, r25
    10bc:	aa 1f       	adc	r26, r26
    10be:	a4 17       	cp	r26, r20
    10c0:	10 f0       	brcs	.+4      	; 0x10c6 <__utoa_common+0x14>
    10c2:	a4 1b       	sub	r26, r20
    10c4:	83 95       	inc	r24
    10c6:	50 51       	subi	r21, 0x10	; 16
    10c8:	b9 f7       	brne	.-18     	; 0x10b8 <__utoa_common+0x6>
    10ca:	a0 5d       	subi	r26, 0xD0	; 208
    10cc:	aa 33       	cpi	r26, 0x3A	; 58
    10ce:	08 f0       	brcs	.+2      	; 0x10d2 <__utoa_common+0x20>
    10d0:	a9 5d       	subi	r26, 0xD9	; 217
    10d2:	a1 93       	st	Z+, r26
    10d4:	00 97       	sbiw	r24, 0x00	; 0
    10d6:	79 f7       	brne	.-34     	; 0x10b6 <__utoa_common+0x4>
    10d8:	b1 11       	cpse	r27, r1
    10da:	b1 93       	st	Z+, r27
    10dc:	11 92       	st	Z+, r1
    10de:	cb 01       	movw	r24, r22
    10e0:	0c 94 0d 09 	jmp	0x121a	; 0x121a <strrev>

000010e4 <fdevopen>:
    10e4:	0f 93       	push	r16
    10e6:	1f 93       	push	r17
    10e8:	cf 93       	push	r28
    10ea:	df 93       	push	r29
    10ec:	ec 01       	movw	r28, r24
    10ee:	8b 01       	movw	r16, r22
    10f0:	00 97       	sbiw	r24, 0x00	; 0
    10f2:	31 f4       	brne	.+12     	; 0x1100 <fdevopen+0x1c>
    10f4:	61 15       	cp	r22, r1
    10f6:	71 05       	cpc	r23, r1
    10f8:	19 f4       	brne	.+6      	; 0x1100 <fdevopen+0x1c>
    10fa:	80 e0       	ldi	r24, 0x00	; 0
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	38 c0       	rjmp	.+112    	; 0x1170 <fdevopen+0x8c>
    1100:	6e e0       	ldi	r22, 0x0E	; 14
    1102:	70 e0       	ldi	r23, 0x00	; 0
    1104:	81 e0       	ldi	r24, 0x01	; 1
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	0e 94 ea 08 	call	0x11d4	; 0x11d4 <calloc>
    110c:	fc 01       	movw	r30, r24
    110e:	00 97       	sbiw	r24, 0x00	; 0
    1110:	a1 f3       	breq	.-24     	; 0x10fa <fdevopen+0x16>
    1112:	80 e8       	ldi	r24, 0x80	; 128
    1114:	83 83       	std	Z+3, r24	; 0x03
    1116:	01 15       	cp	r16, r1
    1118:	11 05       	cpc	r17, r1
    111a:	71 f0       	breq	.+28     	; 0x1138 <fdevopen+0x54>
    111c:	13 87       	std	Z+11, r17	; 0x0b
    111e:	02 87       	std	Z+10, r16	; 0x0a
    1120:	81 e8       	ldi	r24, 0x81	; 129
    1122:	83 83       	std	Z+3, r24	; 0x03
    1124:	80 91 5b 02 	lds	r24, 0x025B
    1128:	90 91 5c 02 	lds	r25, 0x025C
    112c:	89 2b       	or	r24, r25
    112e:	21 f4       	brne	.+8      	; 0x1138 <fdevopen+0x54>
    1130:	f0 93 5c 02 	sts	0x025C, r31
    1134:	e0 93 5b 02 	sts	0x025B, r30
    1138:	20 97       	sbiw	r28, 0x00	; 0
    113a:	c9 f0       	breq	.+50     	; 0x116e <fdevopen+0x8a>
    113c:	d1 87       	std	Z+9, r29	; 0x09
    113e:	c0 87       	std	Z+8, r28	; 0x08
    1140:	83 81       	ldd	r24, Z+3	; 0x03
    1142:	82 60       	ori	r24, 0x02	; 2
    1144:	83 83       	std	Z+3, r24	; 0x03
    1146:	80 91 5d 02 	lds	r24, 0x025D
    114a:	90 91 5e 02 	lds	r25, 0x025E
    114e:	89 2b       	or	r24, r25
    1150:	71 f4       	brne	.+28     	; 0x116e <fdevopen+0x8a>
    1152:	f0 93 5e 02 	sts	0x025E, r31
    1156:	e0 93 5d 02 	sts	0x025D, r30
    115a:	80 91 5f 02 	lds	r24, 0x025F
    115e:	90 91 60 02 	lds	r25, 0x0260
    1162:	89 2b       	or	r24, r25
    1164:	21 f4       	brne	.+8      	; 0x116e <fdevopen+0x8a>
    1166:	f0 93 60 02 	sts	0x0260, r31
    116a:	e0 93 5f 02 	sts	0x025F, r30
    116e:	cf 01       	movw	r24, r30
    1170:	df 91       	pop	r29
    1172:	cf 91       	pop	r28
    1174:	1f 91       	pop	r17
    1176:	0f 91       	pop	r16
    1178:	08 95       	ret

0000117a <puts>:
    117a:	0f 93       	push	r16
    117c:	1f 93       	push	r17
    117e:	cf 93       	push	r28
    1180:	df 93       	push	r29
    1182:	e0 91 5d 02 	lds	r30, 0x025D
    1186:	f0 91 5e 02 	lds	r31, 0x025E
    118a:	23 81       	ldd	r18, Z+3	; 0x03
    118c:	21 ff       	sbrs	r18, 1
    118e:	1b c0       	rjmp	.+54     	; 0x11c6 <puts+0x4c>
    1190:	ec 01       	movw	r28, r24
    1192:	00 e0       	ldi	r16, 0x00	; 0
    1194:	10 e0       	ldi	r17, 0x00	; 0
    1196:	89 91       	ld	r24, Y+
    1198:	60 91 5d 02 	lds	r22, 0x025D
    119c:	70 91 5e 02 	lds	r23, 0x025E
    11a0:	db 01       	movw	r26, r22
    11a2:	18 96       	adiw	r26, 0x08	; 8
    11a4:	ed 91       	ld	r30, X+
    11a6:	fc 91       	ld	r31, X
    11a8:	19 97       	sbiw	r26, 0x09	; 9
    11aa:	88 23       	and	r24, r24
    11ac:	31 f0       	breq	.+12     	; 0x11ba <puts+0x40>
    11ae:	09 95       	icall
    11b0:	89 2b       	or	r24, r25
    11b2:	89 f3       	breq	.-30     	; 0x1196 <puts+0x1c>
    11b4:	0f ef       	ldi	r16, 0xFF	; 255
    11b6:	1f ef       	ldi	r17, 0xFF	; 255
    11b8:	ee cf       	rjmp	.-36     	; 0x1196 <puts+0x1c>
    11ba:	8a e0       	ldi	r24, 0x0A	; 10
    11bc:	09 95       	icall
    11be:	89 2b       	or	r24, r25
    11c0:	11 f4       	brne	.+4      	; 0x11c6 <puts+0x4c>
    11c2:	c8 01       	movw	r24, r16
    11c4:	02 c0       	rjmp	.+4      	; 0x11ca <puts+0x50>
    11c6:	8f ef       	ldi	r24, 0xFF	; 255
    11c8:	9f ef       	ldi	r25, 0xFF	; 255
    11ca:	df 91       	pop	r29
    11cc:	cf 91       	pop	r28
    11ce:	1f 91       	pop	r17
    11d0:	0f 91       	pop	r16
    11d2:	08 95       	ret

000011d4 <calloc>:
    11d4:	0f 93       	push	r16
    11d6:	1f 93       	push	r17
    11d8:	cf 93       	push	r28
    11da:	df 93       	push	r29
    11dc:	86 9f       	mul	r24, r22
    11de:	80 01       	movw	r16, r0
    11e0:	87 9f       	mul	r24, r23
    11e2:	10 0d       	add	r17, r0
    11e4:	96 9f       	mul	r25, r22
    11e6:	10 0d       	add	r17, r0
    11e8:	11 24       	eor	r1, r1
    11ea:	c8 01       	movw	r24, r16
    11ec:	0e 94 26 07 	call	0xe4c	; 0xe4c <malloc>
    11f0:	ec 01       	movw	r28, r24
    11f2:	00 97       	sbiw	r24, 0x00	; 0
    11f4:	29 f0       	breq	.+10     	; 0x1200 <calloc+0x2c>
    11f6:	a8 01       	movw	r20, r16
    11f8:	60 e0       	ldi	r22, 0x00	; 0
    11fa:	70 e0       	ldi	r23, 0x00	; 0
    11fc:	0e 94 06 09 	call	0x120c	; 0x120c <memset>
    1200:	ce 01       	movw	r24, r28
    1202:	df 91       	pop	r29
    1204:	cf 91       	pop	r28
    1206:	1f 91       	pop	r17
    1208:	0f 91       	pop	r16
    120a:	08 95       	ret

0000120c <memset>:
    120c:	dc 01       	movw	r26, r24
    120e:	01 c0       	rjmp	.+2      	; 0x1212 <memset+0x6>
    1210:	6d 93       	st	X+, r22
    1212:	41 50       	subi	r20, 0x01	; 1
    1214:	50 40       	sbci	r21, 0x00	; 0
    1216:	e0 f7       	brcc	.-8      	; 0x1210 <memset+0x4>
    1218:	08 95       	ret

0000121a <strrev>:
    121a:	dc 01       	movw	r26, r24
    121c:	fc 01       	movw	r30, r24
    121e:	67 2f       	mov	r22, r23
    1220:	71 91       	ld	r23, Z+
    1222:	77 23       	and	r23, r23
    1224:	e1 f7       	brne	.-8      	; 0x121e <strrev+0x4>
    1226:	32 97       	sbiw	r30, 0x02	; 2
    1228:	04 c0       	rjmp	.+8      	; 0x1232 <strrev+0x18>
    122a:	7c 91       	ld	r23, X
    122c:	6d 93       	st	X+, r22
    122e:	70 83       	st	Z, r23
    1230:	62 91       	ld	r22, -Z
    1232:	ae 17       	cp	r26, r30
    1234:	bf 07       	cpc	r27, r31
    1236:	c8 f3       	brcs	.-14     	; 0x122a <strrev+0x10>
    1238:	08 95       	ret

0000123a <_exit>:
    123a:	f8 94       	cli

0000123c <__stop_program>:
    123c:	ff cf       	rjmp	.-2      	; 0x123c <__stop_program>
