# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Ins_Decoder.vhd" \
"../../../../Lab9Dummy2.srcs/sim_1/new/Ins_Dec_TB.vhd" \

# Do not sort compile order
nosort
