-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerator is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    w1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w1_ce0 : OUT STD_LOGIC;
    w1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w1_ce1 : OUT STD_LOGIC;
    w1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    w2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w2_ce0 : OUT STD_LOGIC;
    w2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    w2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    w2_ce1 : OUT STD_LOGIC;
    w2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bias_1_ce0 : OUT STD_LOGIC;
    bias_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bias_2_ce0 : OUT STD_LOGIC;
    bias_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    training : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (255 downto 0) );
end;


architecture behav of accelerator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "accelerator_accelerator,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sfvc784-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.187688,HLS_SYN_LAT=13515,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3753,HLS_SYN_LUT=4453,HLS_VERSION=2024_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_1F4 : STD_LOGIC_VECTOR (8 downto 0) := "111110100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal cmp_i_i113_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i113_reg_1962 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln65_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_2023 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_892_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_2_reg_2027 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_2056 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln69_20_fu_1202_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln69_21_fu_1209_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_22_fu_1216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_23_fu_1223_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce1 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce1 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_ce0 : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_idle : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_ready : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out_ap_vld : STD_LOGIC;
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out_ap_vld : STD_LOGIC;
    signal mux_case_179_reg_410 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_8_fu_1106_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_078_reg_420 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_9_fu_1114_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_177_reg_430 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_10_fu_1122_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_076_reg_440 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_11_fu_1130_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_175_reg_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_12_fu_1138_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_074_reg_460 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_13_fu_1146_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_173_reg_470 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_14_fu_1154_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_072_reg_480 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_15_fu_1162_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_01385_lcssa_lcssa_reg_490 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_16_fu_1170_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_01385_1_lcssa_lcssa_reg_500 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_17_fu_1178_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_01382_lcssa_lcssa_reg_510 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_18_fu_1186_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0_0_01382_1_lcssa_lcssa_reg_520 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln69_19_fu_1194_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_3_0_0_0_load_lcssa_lcssa_reg_530 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_2_0_0_0_load_lcssa_lcssa_reg_540 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_1_0_0_0_load_lcssa_lcssa_reg_550 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_0_0_0_0_load_lcssa_lcssa_reg_560 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_0_0_01385_1_lcssa31_fu_112 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_01385_lcssa29_fu_108 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_01382_1_lcssa27_fu_104 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_0_0_01382_lcssa25_fu_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg : STD_LOGIC := '0';
    signal w2_local_3_1_loc_fu_368 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_2_1_loc_fu_364 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_1_loc_fu_360 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_165_loc_fu_356 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_3_1_loc_fu_352 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_2_1_loc_fu_348 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_1_loc_fu_344 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_163_loc_fu_340 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_17943_loc_fu_336 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_07839_loc_fu_332 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_17735_loc_fu_328 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_07631_loc_fu_324 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_17527_loc_fu_320 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_07423_loc_fu_316 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_17319_loc_fu_312 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_07215_loc_fu_308 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_3_0_0_0_load108_loc_fu_304 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_2_0_0_0_load102_loc_fu_300 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_1_0_0_0_load96_loc_fu_296 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_0_0_0_0_load90_loc_fu_292 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_2_local_idx4_val23_loc_fu_288 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_2_local_idx_val22_loc_fu_284 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_idx1_val21_loc_fu_280 : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_1_local_idx_val20_loc_fu_276 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_3_0_0_0_load_loc_fu_272 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_2_0_0_0_load_loc_fu_268 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_1_0_0_0_load_loc_fu_264 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_0_0_0_0_load_loc_fu_260 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_loc_fu_256 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_4_loc_fu_252 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_5_loc_fu_248 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_weight_changes_6_loc_fu_244 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_bias_change_loc_fu_240 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back2_bias_change_2_loc_fu_236 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_loc_fu_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_4_loc_fu_228 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_5_loc_fu_224 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_weight_changes_6_loc_fu_220 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_bias_change_loc_fu_216 : STD_LOGIC_VECTOR (15 downto 0);
    signal array_back1_bias_change_2_loc_fu_212 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i_fu_64 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal w1_local_0_fu_68 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_7_fu_1099_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_1_0_fu_72 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_6_fu_1092_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_2_0_fu_76 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_5_fu_1085_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w1_local_3_0_fu_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_4_fu_1078_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_0_fu_84 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_3_fu_1071_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_1_0_fu_88 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_2_fu_1064_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_2_0_fu_92 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_1_fu_1057_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal w2_local_3_0_fu_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal select_ln69_fu_1050_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal retval_0_0_0_0_0_load91_fu_116 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal retval_0_1_0_0_0_load97_fu_120 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal retval_0_2_0_0_0_load103_fu_124 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal retval_0_3_0_0_0_load109_fu_128 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_07216_fu_132 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_17320_fu_136 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_07424_fu_140 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_17528_fu_144 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_07632_fu_148 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_17736_fu_152 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_07840_fu_156 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal mux_case_17944_fu_160 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w1_ce0 : OUT STD_LOGIC;
        w1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w1_ce1 : OUT STD_LOGIC;
        w1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w2_ce0 : OUT STD_LOGIC;
        w2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        w2_ce1 : OUT STD_LOGIC;
        w2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bias_1_ce0 : OUT STD_LOGIC;
        bias_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        bias_2_ce0 : OUT STD_LOGIC;
        bias_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_3_out_ap_vld : OUT STD_LOGIC;
        w2_local_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_2_out_ap_vld : OUT STD_LOGIC;
        w1_local_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_3_out_ap_vld : OUT STD_LOGIC;
        w1_local_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_2_out_ap_vld : OUT STD_LOGIC;
        w2_local_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_out_ap_vld : OUT STD_LOGIC;
        w1_local_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_out_ap_vld : OUT STD_LOGIC;
        w1_local_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_out_ap_vld : OUT STD_LOGIC;
        bias_2_local_idx4_promoted3086_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_idx4_promoted3086_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_idx4_promoted3086_out_o_ap_vld : OUT STD_LOGIC;
        bias_2_local_idx_promoted2884_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_idx_promoted2884_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_idx_promoted2884_out_o_ap_vld : OUT STD_LOGIC;
        bias_1_local_idx1_promoted2682_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_idx1_promoted2682_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_idx1_promoted2682_out_o_ap_vld : OUT STD_LOGIC;
        bias_1_local_idx_promoted2480_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_idx_promoted2480_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_idx_promoted2480_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component accelerator_accelerator_Pipeline_VITIS_LOOP_69_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        w2_local_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w2_local_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        w1_local_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_17944 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_07840 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_17736 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_07632 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_17528 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_07424 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_17320 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_07216 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_0_3_0_0_0_load109 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_0_2_0_0_0_load103 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_0_1_0_0_0_load97 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_0_0_0_0_0_load91 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_01385_1_lcssa31 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_01385_lcssa29 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_01382_1_lcssa27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_01382_lcssa25 : IN STD_LOGIC_VECTOR (15 downto 0);
        training : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp_i_i113 : IN STD_LOGIC_VECTOR (0 downto 0);
        w2_local_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_3_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_2_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_1_1_out_ap_vld : OUT STD_LOGIC;
        w2_local_165_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w2_local_165_out_ap_vld : OUT STD_LOGIC;
        w1_local_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_3_1_out_ap_vld : OUT STD_LOGIC;
        w1_local_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_2_1_out_ap_vld : OUT STD_LOGIC;
        w1_local_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_1_1_out_ap_vld : OUT STD_LOGIC;
        w1_local_163_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        w1_local_163_out_ap_vld : OUT STD_LOGIC;
        mux_case_17943_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_17943_out_ap_vld : OUT STD_LOGIC;
        mux_case_07839_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_07839_out_ap_vld : OUT STD_LOGIC;
        mux_case_17735_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_17735_out_ap_vld : OUT STD_LOGIC;
        mux_case_07631_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_07631_out_ap_vld : OUT STD_LOGIC;
        mux_case_17527_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_17527_out_ap_vld : OUT STD_LOGIC;
        mux_case_07423_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_07423_out_ap_vld : OUT STD_LOGIC;
        mux_case_17319_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_17319_out_ap_vld : OUT STD_LOGIC;
        mux_case_07215_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        mux_case_07215_out_ap_vld : OUT STD_LOGIC;
        retval_0_3_0_0_0_load108_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_3_0_0_0_load108_out_ap_vld : OUT STD_LOGIC;
        retval_0_2_0_0_0_load102_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_2_0_0_0_load102_out_ap_vld : OUT STD_LOGIC;
        retval_0_1_0_0_0_load96_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_1_0_0_0_load96_out_ap_vld : OUT STD_LOGIC;
        retval_0_0_0_0_0_load90_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_0_0_0_0_load90_out_ap_vld : OUT STD_LOGIC;
        bias_2_local_idx4_val23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_idx4_val23_out_ap_vld : OUT STD_LOGIC;
        bias_2_local_idx_val22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_2_local_idx_val22_out_ap_vld : OUT STD_LOGIC;
        bias_1_local_idx1_val21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_idx1_val21_out_ap_vld : OUT STD_LOGIC;
        bias_1_local_idx_val20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_1_local_idx_val20_out_ap_vld : OUT STD_LOGIC;
        retval_0_3_0_0_0_load_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_3_0_0_0_load_out_ap_vld : OUT STD_LOGIC;
        retval_0_2_0_0_0_load_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_2_0_0_0_load_out_ap_vld : OUT STD_LOGIC;
        retval_0_1_0_0_0_load_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_1_0_0_0_load_out_ap_vld : OUT STD_LOGIC;
        retval_0_0_0_0_0_load_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_0_0_0_0_0_load_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_4_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_5_out_ap_vld : OUT STD_LOGIC;
        array_back2_weight_changes_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_weight_changes_6_out_ap_vld : OUT STD_LOGIC;
        array_back2_bias_change_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_bias_change_out_ap_vld : OUT STD_LOGIC;
        array_back2_bias_change_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back2_bias_change_2_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_4_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_5_out_ap_vld : OUT STD_LOGIC;
        array_back1_weight_changes_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_weight_changes_6_out_ap_vld : OUT STD_LOGIC;
        array_back1_bias_change_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_bias_change_out_ap_vld : OUT STD_LOGIC;
        array_back1_bias_change_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        array_back1_bias_change_2_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accelerator_accelerator_Pipeline_VITIS_LOOP_160_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_0_0_01382_1_lcssa_lcssa : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_01382_lcssa_lcssa : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_01385_1_lcssa_lcssa : IN STD_LOGIC_VECTOR (15 downto 0);
        p_0_0_01385_lcssa_lcssa : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_173 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_072 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_175 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_074 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_177 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_076 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_179 : IN STD_LOGIC_VECTOR (15 downto 0);
        mux_case_078 : IN STD_LOGIC_VECTOR (15 downto 0);
        retval_4_1_0_0_0_load134_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_4_1_0_0_0_load134_out_ap_vld : OUT STD_LOGIC;
        retval_4_0_0_0_0_load132_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_4_0_0_0_0_load132_out_ap_vld : OUT STD_LOGIC;
        retval_3_1_0_0_0_load130_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_3_1_0_0_0_load130_out_ap_vld : OUT STD_LOGIC;
        retval_3_0_0_0_0_load128_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_3_0_0_0_0_load128_out_ap_vld : OUT STD_LOGIC;
        retval_2_1_1_0_0_0_load126_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_2_1_1_0_0_0_load126_out_ap_vld : OUT STD_LOGIC;
        retval_2_1_0_0_0_0_load124_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_2_1_0_0_0_0_load124_out_ap_vld : OUT STD_LOGIC;
        retval_2_0_1_0_0_0_load122_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_2_0_1_0_0_0_load122_out_ap_vld : OUT STD_LOGIC;
        retval_2_0_0_0_0_0_load120_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_2_0_0_0_0_0_load120_out_ap_vld : OUT STD_LOGIC;
        retval_1_1_1_0_0_0_load118_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_1_1_1_0_0_0_load118_out_ap_vld : OUT STD_LOGIC;
        retval_1_1_0_0_0_0_load116_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_1_1_0_0_0_0_load116_out_ap_vld : OUT STD_LOGIC;
        retval_1_0_1_0_0_0_load114_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_1_0_1_0_0_0_load114_out_ap_vld : OUT STD_LOGIC;
        retval_1_0_0_0_0_0_load112_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        retval_1_0_0_0_0_0_load112_out_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570 : component accelerator_accelerator_Pipeline_VITIS_LOOP_47_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_ready,
        w1_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address0,
        w1_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce0,
        w1_q0 => w1_q0,
        w1_address1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address1,
        w1_ce1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce1,
        w1_q1 => w1_q1,
        w2_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address0,
        w2_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce0,
        w2_q0 => w2_q0,
        w2_address1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address1,
        w2_ce1 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce1,
        w2_q1 => w2_q1,
        bias_1_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_address0,
        bias_1_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_ce0,
        bias_1_q0 => bias_1_q0,
        bias_2_address0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_address0,
        bias_2_ce0 => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_ce0,
        bias_2_q0 => bias_2_q0,
        w2_local_3_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out,
        w2_local_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out_ap_vld,
        w2_local_2_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out,
        w2_local_2_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out_ap_vld,
        w1_local_3_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out,
        w1_local_3_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out_ap_vld,
        w1_local_2_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out,
        w1_local_2_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out_ap_vld,
        w2_local_1_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out,
        w2_local_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out_ap_vld,
        w2_local_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out,
        w2_local_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out_ap_vld,
        w1_local_1_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out,
        w1_local_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out_ap_vld,
        w1_local_out => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out,
        w1_local_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out_ap_vld,
        bias_2_local_idx4_promoted3086_out_i => p_0_0_01385_1_lcssa31_fu_112,
        bias_2_local_idx4_promoted3086_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o,
        bias_2_local_idx4_promoted3086_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o_ap_vld,
        bias_2_local_idx_promoted2884_out_i => p_0_0_01385_lcssa29_fu_108,
        bias_2_local_idx_promoted2884_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o,
        bias_2_local_idx_promoted2884_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o_ap_vld,
        bias_1_local_idx1_promoted2682_out_i => p_0_0_01382_1_lcssa27_fu_104,
        bias_1_local_idx1_promoted2682_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o,
        bias_1_local_idx1_promoted2682_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o_ap_vld,
        bias_1_local_idx_promoted2480_out_i => p_0_0_01382_lcssa25_fu_100,
        bias_1_local_idx_promoted2480_out_o => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o,
        bias_1_local_idx_promoted2480_out_o_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o_ap_vld);

    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594 : component accelerator_accelerator_Pipeline_VITIS_LOOP_69_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_ready,
        w2_local_3_0 => w2_local_3_0_fu_96,
        w2_local_2_0 => w2_local_2_0_fu_92,
        w2_local_1_0 => w2_local_1_0_fu_88,
        w2_local_0 => w2_local_0_fu_84,
        w1_local_3_0 => w1_local_3_0_fu_80,
        w1_local_2_0 => w1_local_2_0_fu_76,
        w1_local_1_0 => w1_local_1_0_fu_72,
        w1_local_0 => w1_local_0_fu_68,
        mux_case_17944 => mux_case_17944_fu_160,
        mux_case_07840 => mux_case_07840_fu_156,
        mux_case_17736 => mux_case_17736_fu_152,
        mux_case_07632 => mux_case_07632_fu_148,
        mux_case_17528 => mux_case_17528_fu_144,
        mux_case_07424 => mux_case_07424_fu_140,
        mux_case_17320 => mux_case_17320_fu_136,
        mux_case_07216 => mux_case_07216_fu_132,
        retval_0_3_0_0_0_load109 => retval_0_3_0_0_0_load109_fu_128,
        retval_0_2_0_0_0_load103 => retval_0_2_0_0_0_load103_fu_124,
        retval_0_1_0_0_0_load97 => retval_0_1_0_0_0_load97_fu_120,
        retval_0_0_0_0_0_load91 => retval_0_0_0_0_0_load91_fu_116,
        p_0_0_01385_1_lcssa31 => p_0_0_01385_1_lcssa31_fu_112,
        p_0_0_01385_lcssa29 => p_0_0_01385_lcssa29_fu_108,
        p_0_0_01382_1_lcssa27 => p_0_0_01382_1_lcssa27_fu_104,
        p_0_0_01382_lcssa25 => p_0_0_01382_lcssa25_fu_100,
        training => training,
        cmp_i_i113 => cmp_i_i113_reg_1962,
        w2_local_3_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out,
        w2_local_3_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out_ap_vld,
        w2_local_2_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out,
        w2_local_2_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out_ap_vld,
        w2_local_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out,
        w2_local_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out_ap_vld,
        w2_local_165_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out,
        w2_local_165_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out_ap_vld,
        w1_local_3_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out,
        w1_local_3_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out_ap_vld,
        w1_local_2_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out,
        w1_local_2_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out_ap_vld,
        w1_local_1_1_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out,
        w1_local_1_1_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out_ap_vld,
        w1_local_163_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out,
        w1_local_163_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out_ap_vld,
        mux_case_17943_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out,
        mux_case_17943_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out_ap_vld,
        mux_case_07839_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out,
        mux_case_07839_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out_ap_vld,
        mux_case_17735_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out,
        mux_case_17735_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out_ap_vld,
        mux_case_07631_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out,
        mux_case_07631_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out_ap_vld,
        mux_case_17527_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out,
        mux_case_17527_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out_ap_vld,
        mux_case_07423_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out,
        mux_case_07423_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out_ap_vld,
        mux_case_17319_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out,
        mux_case_17319_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out_ap_vld,
        mux_case_07215_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out,
        mux_case_07215_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out_ap_vld,
        retval_0_3_0_0_0_load108_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out,
        retval_0_3_0_0_0_load108_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out_ap_vld,
        retval_0_2_0_0_0_load102_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out,
        retval_0_2_0_0_0_load102_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out_ap_vld,
        retval_0_1_0_0_0_load96_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out,
        retval_0_1_0_0_0_load96_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out_ap_vld,
        retval_0_0_0_0_0_load90_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out,
        retval_0_0_0_0_0_load90_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out_ap_vld,
        bias_2_local_idx4_val23_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out,
        bias_2_local_idx4_val23_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out_ap_vld,
        bias_2_local_idx_val22_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out,
        bias_2_local_idx_val22_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out_ap_vld,
        bias_1_local_idx1_val21_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out,
        bias_1_local_idx1_val21_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out_ap_vld,
        bias_1_local_idx_val20_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out,
        bias_1_local_idx_val20_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out_ap_vld,
        retval_0_3_0_0_0_load_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out,
        retval_0_3_0_0_0_load_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out_ap_vld,
        retval_0_2_0_0_0_load_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out,
        retval_0_2_0_0_0_load_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out_ap_vld,
        retval_0_1_0_0_0_load_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out,
        retval_0_1_0_0_0_load_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out_ap_vld,
        retval_0_0_0_0_0_load_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out,
        retval_0_0_0_0_0_load_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out_ap_vld,
        array_back2_weight_changes_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out,
        array_back2_weight_changes_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out_ap_vld,
        array_back2_weight_changes_4_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out,
        array_back2_weight_changes_4_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out_ap_vld,
        array_back2_weight_changes_5_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out,
        array_back2_weight_changes_5_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out_ap_vld,
        array_back2_weight_changes_6_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out,
        array_back2_weight_changes_6_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out_ap_vld,
        array_back2_bias_change_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out,
        array_back2_bias_change_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out_ap_vld,
        array_back2_bias_change_2_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out,
        array_back2_bias_change_2_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out_ap_vld,
        array_back1_weight_changes_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out,
        array_back1_weight_changes_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out_ap_vld,
        array_back1_weight_changes_4_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out,
        array_back1_weight_changes_4_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out_ap_vld,
        array_back1_weight_changes_5_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out,
        array_back1_weight_changes_5_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out_ap_vld,
        array_back1_weight_changes_6_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out,
        array_back1_weight_changes_6_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out_ap_vld,
        array_back1_bias_change_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out,
        array_back1_bias_change_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out_ap_vld,
        array_back1_bias_change_2_out => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out,
        array_back1_bias_change_2_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out_ap_vld,
        ap_return => grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_return);

    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664 : component accelerator_accelerator_Pipeline_VITIS_LOOP_160_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start,
        ap_done => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done,
        ap_idle => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_idle,
        ap_ready => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_ready,
        p_0_0_01382_1_lcssa_lcssa => p_0_0_01382_1_lcssa_lcssa_reg_520,
        p_0_0_01382_lcssa_lcssa => p_0_0_01382_lcssa_lcssa_reg_510,
        p_0_0_01385_1_lcssa_lcssa => p_0_0_01385_1_lcssa_lcssa_reg_500,
        p_0_0_01385_lcssa_lcssa => p_0_0_01385_lcssa_lcssa_reg_490,
        mux_case_173 => mux_case_173_reg_470,
        mux_case_072 => mux_case_072_reg_480,
        mux_case_175 => mux_case_175_reg_450,
        mux_case_074 => mux_case_074_reg_460,
        mux_case_177 => mux_case_177_reg_430,
        mux_case_076 => mux_case_076_reg_440,
        mux_case_179 => mux_case_179_reg_410,
        mux_case_078 => mux_case_078_reg_420,
        retval_4_1_0_0_0_load134_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out,
        retval_4_1_0_0_0_load134_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out_ap_vld,
        retval_4_0_0_0_0_load132_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out,
        retval_4_0_0_0_0_load132_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out_ap_vld,
        retval_3_1_0_0_0_load130_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out,
        retval_3_1_0_0_0_load130_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out_ap_vld,
        retval_3_0_0_0_0_load128_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out,
        retval_3_0_0_0_0_load128_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out_ap_vld,
        retval_2_1_1_0_0_0_load126_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out,
        retval_2_1_1_0_0_0_load126_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out_ap_vld,
        retval_2_1_0_0_0_0_load124_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out,
        retval_2_1_0_0_0_0_load124_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out_ap_vld,
        retval_2_0_1_0_0_0_load122_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out,
        retval_2_0_1_0_0_0_load122_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out_ap_vld,
        retval_2_0_0_0_0_0_load120_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out,
        retval_2_0_0_0_0_0_load120_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out_ap_vld,
        retval_1_1_1_0_0_0_load118_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out,
        retval_1_1_1_0_0_0_load118_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out_ap_vld,
        retval_1_1_0_0_0_0_load116_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out,
        retval_1_1_0_0_0_0_load116_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out_ap_vld,
        retval_1_0_1_0_0_0_load114_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out,
        retval_1_0_1_0_0_0_load114_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out_ap_vld,
        retval_1_0_0_0_0_0_load112_out => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out,
        retval_1_0_0_0_0_0_load112_out_ap_vld => grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and ((icmp_ln65_reg_2023 = ap_const_lv1_1) or (cmp_i_i113_reg_1962 = ap_const_lv1_1)))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln65_fu_886_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_ready = ap_const_logic_1)) then 
                    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_64_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_64 <= ap_const_lv9_0;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_fu_64 <= i_2_reg_2027;
            end if; 
        end if;
    end process;

    mux_case_07216_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_07216_fu_132 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_07216_fu_132 <= select_ln69_15_fu_1162_p3;
            end if; 
        end if;
    end process;

    mux_case_072_reg_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_072_reg_480 <= select_ln69_15_fu_1162_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_072_reg_480 <= mux_case_07216_fu_132;
            end if; 
        end if;
    end process;

    mux_case_07424_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_07424_fu_140 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_07424_fu_140 <= select_ln69_13_fu_1146_p3;
            end if; 
        end if;
    end process;

    mux_case_074_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_074_reg_460 <= select_ln69_13_fu_1146_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_074_reg_460 <= mux_case_07424_fu_140;
            end if; 
        end if;
    end process;

    mux_case_07632_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_07632_fu_148 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_07632_fu_148 <= select_ln69_11_fu_1130_p3;
            end if; 
        end if;
    end process;

    mux_case_076_reg_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_076_reg_440 <= select_ln69_11_fu_1130_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_076_reg_440 <= mux_case_07632_fu_148;
            end if; 
        end if;
    end process;

    mux_case_07840_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_07840_fu_156 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_07840_fu_156 <= select_ln69_9_fu_1114_p3;
            end if; 
        end if;
    end process;

    mux_case_078_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_078_reg_420 <= select_ln69_9_fu_1114_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_078_reg_420 <= mux_case_07840_fu_156;
            end if; 
        end if;
    end process;

    mux_case_17320_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_17320_fu_136 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_17320_fu_136 <= select_ln69_14_fu_1154_p3;
            end if; 
        end if;
    end process;

    mux_case_173_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_173_reg_470 <= select_ln69_14_fu_1154_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_173_reg_470 <= mux_case_17320_fu_136;
            end if; 
        end if;
    end process;

    mux_case_17528_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_17528_fu_144 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_17528_fu_144 <= select_ln69_12_fu_1138_p3;
            end if; 
        end if;
    end process;

    mux_case_175_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_175_reg_450 <= select_ln69_12_fu_1138_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_175_reg_450 <= mux_case_17528_fu_144;
            end if; 
        end if;
    end process;

    mux_case_17736_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_17736_fu_152 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_17736_fu_152 <= select_ln69_10_fu_1122_p3;
            end if; 
        end if;
    end process;

    mux_case_177_reg_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_177_reg_430 <= select_ln69_10_fu_1122_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_177_reg_430 <= mux_case_17736_fu_152;
            end if; 
        end if;
    end process;

    mux_case_17944_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                mux_case_17944_fu_160 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_17944_fu_160 <= select_ln69_8_fu_1106_p3;
            end if; 
        end if;
    end process;

    mux_case_179_reg_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                mux_case_179_reg_410 <= select_ln69_8_fu_1106_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                mux_case_179_reg_410 <= mux_case_17944_fu_160;
            end if; 
        end if;
    end process;

    p_0_0_01382_1_lcssa27_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_0_01382_1_lcssa27_fu_104 <= select_ln69_19_fu_1194_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o_ap_vld = ap_const_logic_1))) then 
                p_0_0_01382_1_lcssa27_fu_104 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx1_promoted2682_out_o;
            end if; 
        end if;
    end process;

    p_0_0_01382_1_lcssa_lcssa_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_0_01382_1_lcssa_lcssa_reg_520 <= select_ln69_19_fu_1194_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                p_0_0_01382_1_lcssa_lcssa_reg_520 <= p_0_0_01382_1_lcssa27_fu_104;
            end if; 
        end if;
    end process;

    p_0_0_01382_lcssa25_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_0_01382_lcssa25_fu_100 <= select_ln69_18_fu_1186_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o_ap_vld = ap_const_logic_1))) then 
                p_0_0_01382_lcssa25_fu_100 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_local_idx_promoted2480_out_o;
            end if; 
        end if;
    end process;

    p_0_0_01382_lcssa_lcssa_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_0_01382_lcssa_lcssa_reg_510 <= select_ln69_18_fu_1186_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                p_0_0_01382_lcssa_lcssa_reg_510 <= p_0_0_01382_lcssa25_fu_100;
            end if; 
        end if;
    end process;

    p_0_0_01385_1_lcssa31_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_0_01385_1_lcssa31_fu_112 <= select_ln69_17_fu_1178_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o_ap_vld = ap_const_logic_1))) then 
                p_0_0_01385_1_lcssa31_fu_112 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx4_promoted3086_out_o;
            end if; 
        end if;
    end process;

    p_0_0_01385_1_lcssa_lcssa_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_0_01385_1_lcssa_lcssa_reg_500 <= select_ln69_17_fu_1178_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                p_0_0_01385_1_lcssa_lcssa_reg_500 <= p_0_0_01385_1_lcssa31_fu_112;
            end if; 
        end if;
    end process;

    p_0_0_01385_lcssa29_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_0_01385_lcssa29_fu_108 <= select_ln69_16_fu_1170_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o_ap_vld = ap_const_logic_1))) then 
                p_0_0_01385_lcssa29_fu_108 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_local_idx_promoted2884_out_o;
            end if; 
        end if;
    end process;

    p_0_0_01385_lcssa_lcssa_reg_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_0_0_01385_lcssa_lcssa_reg_490 <= select_ln69_16_fu_1170_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                p_0_0_01385_lcssa_lcssa_reg_490 <= p_0_0_01385_lcssa29_fu_108;
            end if; 
        end if;
    end process;

    retval_0_0_0_0_0_load_lcssa_lcssa_reg_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                retval_0_0_0_0_0_load_lcssa_lcssa_reg_560 <= select_ln69_23_fu_1223_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                retval_0_0_0_0_0_load_lcssa_lcssa_reg_560 <= retval_0_0_0_0_0_load91_fu_116;
            end if; 
        end if;
    end process;

    retval_0_1_0_0_0_load_lcssa_lcssa_reg_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                retval_0_1_0_0_0_load_lcssa_lcssa_reg_550 <= select_ln69_22_fu_1216_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                retval_0_1_0_0_0_load_lcssa_lcssa_reg_550 <= retval_0_1_0_0_0_load97_fu_120;
            end if; 
        end if;
    end process;

    retval_0_2_0_0_0_load_lcssa_lcssa_reg_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                retval_0_2_0_0_0_load_lcssa_lcssa_reg_540 <= select_ln69_21_fu_1209_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                retval_0_2_0_0_0_load_lcssa_lcssa_reg_540 <= retval_0_2_0_0_0_load103_fu_124;
            end if; 
        end if;
    end process;

    retval_0_3_0_0_0_load_lcssa_lcssa_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                retval_0_3_0_0_0_load_lcssa_lcssa_reg_530 <= select_ln69_20_fu_1202_p3;
            elsif (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                retval_0_3_0_0_0_load_lcssa_lcssa_reg_530 <= retval_0_3_0_0_0_load109_fu_128;
            end if; 
        end if;
    end process;

    w1_local_0_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w1_local_0_fu_68 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_2_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w1_local_0_fu_68 <= select_ln69_7_fu_1099_p3;
            end if; 
        end if;
    end process;

    w1_local_1_0_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w1_local_1_0_fu_72 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_3_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w1_local_1_0_fu_72 <= select_ln69_6_fu_1092_p3;
            end if; 
        end if;
    end process;

    w1_local_2_0_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w1_local_2_0_fu_76 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w1_local_2_0_fu_76 <= select_ln69_5_fu_1085_p3;
            end if; 
        end if;
    end process;

    w1_local_3_0_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w1_local_3_0_fu_80 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_local_1_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w1_local_3_0_fu_80 <= select_ln69_4_fu_1078_p3;
            end if; 
        end if;
    end process;

    w2_local_0_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w2_local_0_fu_84 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_2_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w2_local_0_fu_84 <= select_ln69_3_fu_1071_p3;
            end if; 
        end if;
    end process;

    w2_local_1_0_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w2_local_1_0_fu_88 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_3_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w2_local_1_0_fu_88 <= select_ln69_2_fu_1064_p3;
            end if; 
        end if;
    end process;

    w2_local_2_0_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w2_local_2_0_fu_92 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w2_local_2_0_fu_92 <= select_ln69_1_fu_1057_p3;
            end if; 
        end if;
    end process;

    w2_local_3_0_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                w2_local_3_0_fu_96 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_local_1_out;
            elsif (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                w2_local_3_0_fu_96 <= select_ln69_fu_1050_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_bias_change_2_loc_fu_212 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_bias_change_loc_fu_216 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_bias_change_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_weight_changes_4_loc_fu_228 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_weight_changes_5_loc_fu_224 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_weight_changes_6_loc_fu_220 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_6_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back1_weight_changes_loc_fu_232 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back1_weight_changes_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_bias_change_2_loc_fu_236 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_bias_change_loc_fu_240 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_bias_change_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_weight_changes_4_loc_fu_252 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_weight_changes_5_loc_fu_248 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_weight_changes_6_loc_fu_244 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_6_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                array_back2_weight_changes_loc_fu_256 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_array_back2_weight_changes_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                bias_1_local_idx1_val21_loc_fu_280 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx1_val21_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                bias_1_local_idx_val20_loc_fu_276 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_1_local_idx_val20_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                bias_2_local_idx4_val23_loc_fu_288 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx4_val23_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                bias_2_local_idx_val22_loc_fu_284 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_bias_2_local_idx_val22_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                cmp_i_i113_reg_1962 <= cmp_i_i113_fu_733_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_2_reg_2027 <= i_2_fu_892_p2;
                icmp_ln65_reg_2023 <= icmp_ln65_fu_886_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_07215_loc_fu_308 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07215_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_07423_loc_fu_316 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07423_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_07631_loc_fu_324 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07631_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_07839_loc_fu_332 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_07839_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_17319_loc_fu_312 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17319_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_17527_loc_fu_320 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17527_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_17735_loc_fu_328 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17735_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_17943_loc_fu_336 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_mux_case_17943_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_0_0_0_0_load90_loc_fu_292 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load90_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                retval_0_0_0_0_0_load91_fu_116 <= select_ln69_23_fu_1223_p3;
                retval_0_1_0_0_0_load97_fu_120 <= select_ln69_22_fu_1216_p3;
                retval_0_2_0_0_0_load103_fu_124 <= select_ln69_21_fu_1209_p3;
                retval_0_3_0_0_0_load109_fu_128 <= select_ln69_20_fu_1202_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_0_0_0_0_load_loc_fu_260 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_0_0_0_0_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_1_0_0_0_load96_loc_fu_296 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load96_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_1_0_0_0_load_loc_fu_264 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_1_0_0_0_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_2_0_0_0_load102_loc_fu_300 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load102_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_2_0_0_0_load_loc_fu_268 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_2_0_0_0_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_3_0_0_0_load108_loc_fu_304 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load108_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                retval_0_3_0_0_0_load_loc_fu_272 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_retval_0_3_0_0_0_load_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                targetBlock_reg_2056 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w1_local_163_loc_fu_340 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_163_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w1_local_1_1_loc_fu_344 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                w1_local_2_1_loc_fu_348 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out_ap_vld = ap_const_logic_1))) then
                w1_local_3_1_loc_fu_352 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w1_local_3_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out_ap_vld = ap_const_logic_1))) then
                w2_local_165_loc_fu_356 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_165_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out_ap_vld = ap_const_logic_1))) then
                w2_local_1_1_loc_fu_360 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_1_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out_ap_vld = ap_const_logic_1))) then
                w2_local_2_1_loc_fu_364 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out_ap_vld = ap_const_logic_1))) then
                w2_local_3_1_loc_fu_368 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_w2_local_3_1_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, cmp_i_i113_reg_1962, ap_CS_fsm_state4, icmp_ln65_fu_886_p2, icmp_ln65_reg_2023, ap_CS_fsm_state5, ap_CS_fsm_state6, grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done, grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done, grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln65_fu_886_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln65_reg_2023 = ap_const_lv1_0) and (cmp_i_i113_reg_1962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done)
    begin
        if ((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= (((((((((((((((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_1_0_0_0_load134_out & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_4_0_0_0_0_load132_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_1_0_0_0_load130_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_3_0_0_0_0_load128_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_1_0_0_0_load126_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_1_0_0_0_0_load124_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_1_0_0_0_load122_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_2_0_0_0_0_0_load120_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_1_0_0_0_load118_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_1_0_0_0_0_load116_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_1_0_0_0_load114_out) & grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_retval_1_0_0_0_0_0_load112_out) & retval_0_3_0_0_0_load_lcssa_lcssa_reg_530) 
    & retval_0_2_0_0_0_load_lcssa_lcssa_reg_540) & retval_0_1_0_0_0_load_lcssa_lcssa_reg_550) & retval_0_0_0_0_0_load_lcssa_lcssa_reg_560);
    bias_1_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_address0;
    bias_1_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_1_ce0;
    bias_2_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_address0;
    bias_2_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_bias_2_ce0;
    cmp_i_i113_fu_733_p2 <= "1" when (training = ap_const_lv16_0) else "0";
    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_664_ap_start_reg;
    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_ap_start_reg;
    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_594_ap_start_reg;
    i_2_fu_892_p2 <= std_logic_vector(unsigned(i_fu_64) + unsigned(ap_const_lv9_1));
    icmp_ln65_fu_886_p2 <= "1" when (i_fu_64 = ap_const_lv9_1F4) else "0";
    select_ln69_10_fu_1122_p3 <= 
        mux_case_17735_loc_fu_328 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_weight_changes_5_loc_fu_248;
    select_ln69_11_fu_1130_p3 <= 
        mux_case_07631_loc_fu_324 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_weight_changes_loc_fu_256;
    select_ln69_12_fu_1138_p3 <= 
        mux_case_17527_loc_fu_320 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_weight_changes_6_loc_fu_220;
    select_ln69_13_fu_1146_p3 <= 
        mux_case_07423_loc_fu_316 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_weight_changes_4_loc_fu_228;
    select_ln69_14_fu_1154_p3 <= 
        mux_case_17319_loc_fu_312 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_weight_changes_5_loc_fu_224;
    select_ln69_15_fu_1162_p3 <= 
        mux_case_07215_loc_fu_308 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_weight_changes_loc_fu_232;
    select_ln69_16_fu_1170_p3 <= 
        bias_2_local_idx_val22_loc_fu_284 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_bias_change_loc_fu_240;
    select_ln69_17_fu_1178_p3 <= 
        bias_2_local_idx4_val23_loc_fu_288 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_bias_change_2_loc_fu_236;
    select_ln69_18_fu_1186_p3 <= 
        bias_1_local_idx_val20_loc_fu_276 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_bias_change_loc_fu_216;
    select_ln69_19_fu_1194_p3 <= 
        bias_1_local_idx1_val21_loc_fu_280 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_bias_change_2_loc_fu_212;
    select_ln69_1_fu_1057_p3 <= 
        w2_local_2_1_loc_fu_364 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_weight_changes_5_loc_fu_248;
    select_ln69_20_fu_1202_p3 <= 
        retval_0_3_0_0_0_load108_loc_fu_304 when (targetBlock_reg_2056(0) = '1') else 
        retval_0_3_0_0_0_load_loc_fu_272;
    select_ln69_21_fu_1209_p3 <= 
        retval_0_2_0_0_0_load102_loc_fu_300 when (targetBlock_reg_2056(0) = '1') else 
        retval_0_2_0_0_0_load_loc_fu_268;
    select_ln69_22_fu_1216_p3 <= 
        retval_0_1_0_0_0_load96_loc_fu_296 when (targetBlock_reg_2056(0) = '1') else 
        retval_0_1_0_0_0_load_loc_fu_264;
    select_ln69_23_fu_1223_p3 <= 
        retval_0_0_0_0_0_load90_loc_fu_292 when (targetBlock_reg_2056(0) = '1') else 
        retval_0_0_0_0_0_load_loc_fu_260;
    select_ln69_2_fu_1064_p3 <= 
        w2_local_1_1_loc_fu_360 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_weight_changes_4_loc_fu_252;
    select_ln69_3_fu_1071_p3 <= 
        w2_local_165_loc_fu_356 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_weight_changes_loc_fu_256;
    select_ln69_4_fu_1078_p3 <= 
        w1_local_3_1_loc_fu_352 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_weight_changes_6_loc_fu_220;
    select_ln69_5_fu_1085_p3 <= 
        w1_local_2_1_loc_fu_348 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_weight_changes_5_loc_fu_224;
    select_ln69_6_fu_1092_p3 <= 
        w1_local_1_1_loc_fu_344 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_weight_changes_4_loc_fu_228;
    select_ln69_7_fu_1099_p3 <= 
        w1_local_163_loc_fu_340 when (targetBlock_reg_2056(0) = '1') else 
        array_back1_weight_changes_loc_fu_232;
    select_ln69_8_fu_1106_p3 <= 
        mux_case_17943_loc_fu_336 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_weight_changes_6_loc_fu_244;
    select_ln69_9_fu_1114_p3 <= 
        mux_case_07839_loc_fu_332 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_weight_changes_4_loc_fu_252;
    select_ln69_fu_1050_p3 <= 
        w2_local_3_1_loc_fu_368 when (targetBlock_reg_2056(0) = '1') else 
        array_back2_weight_changes_6_loc_fu_244;
    w1_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address0;
    w1_address1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_address1;
    w1_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce0;
    w1_ce1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w1_ce1;
    w2_address0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address0;
    w2_address1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_address1;
    w2_ce0 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce0;
    w2_ce1 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_570_w2_ce1;
end behav;
