5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign1.1.vcd -o dly_assign1.1.cdd -v dly_assign1.1.v
3 0 $root $root NA 0 0 1
3 0 main main dly_assign1.1.v 1 28 1
2 1 6 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 6 10002 2 2c 12100a 1 0 32 2 aa aa aa aa aa aa aa aa
2 3 7 50008 1 0 20004 0 0 1 4 0
2 4 7 10001 0 1 400 0 0 a
2 5 7 10008 1 37 6 3 4
2 6 8 120012 1 1 18 0 0 c
2 7 8 f000f 2 1 c 0 0 b
2 8 8 7000d 0 2a 20000 0 0 1 2 2
2 9 8 7000f 2 27 20008 7 8 1 2 2
2 10 8 50012 2 56 20020 6 9 1 2 2
2 11 8 10001 0 1 400 0 0 a
2 12 8 10012 2 55 2 10 11
2 13 12 50008 1 0 20004 0 0 1 4 0
2 14 12 10001 0 1 400 0 0 b
2 15 12 10008 1 37 1006 13 14
2 16 13 50008 1 0 20008 0 0 1 4 1
2 17 13 10001 0 1 400 0 0 c
2 18 13 10008 1 37 a 16 17
2 19 14 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 20 14 10003 2 2c 12000a 19 0 32 2 aa aa aa aa aa aa aa aa
2 21 15 50008 1 0 20008 0 0 1 4 1
2 22 15 10001 0 1 400 0 0 b
2 23 15 10008 1 37 a 21 22
2 24 16 50008 1 0 20004 0 0 1 4 0
2 25 16 10001 0 1 400 0 0 c
2 26 16 10008 1 37 6 24 25
1 a 3 830004 1 0 0 0 1 1 102
1 b 3 830007 1 0 0 0 1 1 102
1 c 3 83000a 1 0 0 0 1 1 1002
4 12 0 0
4 5 12 12
4 2 5 0
4 26 0 0
4 23 26 26
4 20 23 0
4 18 20 20
4 15 18 18
