[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/if2id:IF2ID/instruction:PipelineRegister",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_1",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/if2id:IF2ID/instruction_address:PipelineRegister_1",
    "index":0.2153846153846154
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_2",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/if2id:IF2ID/interrupt_flag:PipelineRegister_2",
    "index":0.23076923076923078
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_3",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/instruction:PipelineRegister",
    "index":0.27692307692307694
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_4",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/instruction_address:PipelineRegister_1",
    "index":0.2923076923076923
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_5",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/regs_reg1_read_address:PipelineRegister_5",
    "index":0.3076923076923077
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_6",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/regs_reg2_read_address:PipelineRegister_5",
    "index":0.3230769230769231
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_7",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/regs_write_enable:PipelineRegister_7",
    "index":0.3384615384615385
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_8",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/regs_write_address:PipelineRegister_5",
    "index":0.35384615384615387
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_9",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/regs_write_source:PipelineRegister_9",
    "index":0.36923076923076925
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_10",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/reg1_data:PipelineRegister_2",
    "index":0.38461538461538464
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_11",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/reg2_data:PipelineRegister_2",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_12",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/immediate:PipelineRegister_2",
    "index":0.4153846153846154
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_13",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/aluop1_source:PipelineRegister_7",
    "index":0.4307692307692308
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_14",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/aluop2_source:PipelineRegister_7",
    "index":0.4461538461538462
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_15",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/csr_write_enable:PipelineRegister_7",
    "index":0.46153846153846156
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_17",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/memory_read_enable:PipelineRegister_7",
    "index":0.49230769230769234
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_18",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/memory_write_enable:PipelineRegister_7",
    "index":0.5076923076923077
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_19",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/id2ex:ID2EX/csr_read_data:PipelineRegister_2",
    "index":0.5230769230769231
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_20",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/regs_write_enable:PipelineRegister_7",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_21",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/regs_write_source:PipelineRegister_9",
    "index":0.6153846153846154
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_22",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/regs_write_address:PipelineRegister_5",
    "index":0.6307692307692307
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_23",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/instruction_address:PipelineRegister_2",
    "index":0.6461538461538462
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_25",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/reg2_data:PipelineRegister_2",
    "index":0.676923076923077
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_26",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/alu_result:PipelineRegister_2",
    "index":0.6923076923076923
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_27",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/memory_read_enable:PipelineRegister_7",
    "index":0.7076923076923077
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_28",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/memory_write_enable:PipelineRegister_7",
    "index":0.7230769230769231
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_29",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/ex2mem:EX2MEM/csr_read_data:PipelineRegister_2",
    "index":0.7384615384615385
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_30",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/mem2wb:MEM2WB/alu_result:PipelineRegister_2",
    "index":0.7846153846153846
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_31",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/mem2wb:MEM2WB/memory_read_data:PipelineRegister_2",
    "index":0.8
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_32",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/mem2wb:MEM2WB/regs_write_enable:PipelineRegister_7",
    "index":0.8153846153846154
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_33",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/mem2wb:MEM2WB/regs_write_source:PipelineRegister_9",
    "index":0.8307692307692308
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_34",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/mem2wb:MEM2WB/regs_write_address:PipelineRegister_5",
    "index":0.8461538461538461
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_35",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/mem2wb:MEM2WB/instruction_address:PipelineRegister_2",
    "index":0.8615384615384616
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Top|PipelineRegister_36",
    "duplicate":"~Top|Top/cpu:CPU_1/cpu:CPU/mem2wb:MEM2WB/csr_read_data:PipelineRegister_2",
    "index":0.8769230769230769
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_33",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_31",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_29",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_27",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_25",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_23",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_21",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_17",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_15",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_13",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_11",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_9",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_7",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_5",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_3",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl._io_alu_funct_T_1",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALUControl.io_alu_funct",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"riscv.core.ALUFunctions",
    "definition":{
      "sll":3,
      "sra":9,
      "or":6,
      "xor":5,
      "slt":4,
      "sub":2,
      "add":1,
      "sltu":10,
      "and":7,
      "srl":8,
      "zero":0
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.ALU.io_func",
    "enumTypeName":"riscv.core.ALUFunctions"
  },
  {
    "class":"firrtl.annotations.MemorySynthInit$"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog/z710"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~Top|InstructionROM>mem",
    "filename":"/workspaces/2023-fall-yatcpu-repo/lab3/verilog/say_goodbye.asmbin.txt",
    "hexOrBinary":"h"
  }
]