<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: SPD3_MODULE_LOADREDUCED Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structSPD3__MODULE__LOADREDUCED-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">SPD3_MODULE_LOADREDUCED Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SdramSpdDdr3_8h_source.html">SdramSpdDdr3.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for SPD3_MODULE_LOADREDUCED:</div>
<div class="dyncontent">
<div class="center"><img src="structSPD3__MODULE__LOADREDUCED__coll__graph.png" border="0" usemap="#aSPD3__MODULE__LOADREDUCED_coll__map" alt="Collaboration graph"/></div>
<map name="aSPD3__MODULE__LOADREDUCED_coll__map" id="aSPD3__MODULE__LOADREDUCED_coll__map">
<area shape="rect" title=" " alt="" coords="587,431,813,457"/>
<area shape="rect" href="unionSPD3__LRDIMM__MODULE__NOMINAL__HEIGHT.html" title=" " alt="" coords="42,23,223,63"/>
<area shape="poly" title=" " alt="" coords="237,22,315,17,401,22,444,30,487,42,527,60,564,83,604,122,635,168,659,219,676,271,695,367,701,431,696,431,690,368,671,273,654,221,631,171,600,125,561,87,525,64,485,47,443,35,400,27,315,22,237,27"/>
<area shape="rect" href="unionSPD3__LRDIMM__MODULE__NOMINAL__THICKNESS.html" title=" " alt="" coords="42,87,223,127"/>
<area shape="poly" title=" " alt="" coords="237,102,327,103,422,110,506,122,540,132,564,144,599,176,628,213,650,254,668,297,690,376,700,431,695,431,685,377,663,299,646,257,623,216,595,179,561,149,538,137,505,128,422,115,327,109,237,107"/>
<area shape="rect" href="unionSPD3__LRDIMM__REFERENCE__RAW__CARD.html" title=" " alt="" coords="32,151,233,191"/>
<area shape="poly" title=" " alt="" coords="247,164,335,164,427,168,508,178,540,187,564,198,595,222,621,252,643,285,661,319,686,384,699,430,693,432,681,386,656,322,639,288,617,255,591,226,561,202,538,192,507,184,426,173,335,169,247,169"/>
<area shape="rect" href="unionSPD3__LRDIMM__MODULE__ATTRIBUTES.html" title=" " alt="" coords="42,215,223,255"/>
<area shape="poly" title=" " alt="" coords="237,219,312,216,397,221,483,238,524,252,564,270,589,286,612,306,650,351,678,396,695,430,691,432,674,399,646,355,608,310,586,290,561,274,523,256,481,243,396,227,312,222,237,224"/>
<area shape="rect" href="unionSPD3__MANUFACTURER__ID__CODE.html" title=" " alt="" coords="14,279,251,305"/>
<area shape="poly" title=" " alt="" coords="266,287,336,292,412,301,489,316,564,340,602,360,637,384,688,429,684,433,634,388,599,364,562,345,488,322,411,306,335,297,265,293"/>
<area shape="rect" href="unionSPD3__LRDIMM__TIMING__CONTROL__DRIVE__STRENGTH.html" title=" " alt="" coords="24,329,241,369"/>
<area shape="poly" title=" " alt="" coords="255,356,403,373,563,400,663,429,662,434,562,405,402,378,255,361"/>
<area shape="rect" href="unionSPD3__LRDIMM__TIMING__DRIVE__STRENGTH.html" title=" " alt="" coords="47,393,219,433"/>
<area shape="poly" title=" " alt="" coords="233,416,587,435,586,441,233,421"/>
<area shape="rect" href="unionSPD3__LRDIMM__EXTENDED__DELAY.html" title=" " alt="" coords="35,457,230,497"/>
<area shape="poly" title=" " alt="" coords="244,471,562,455,586,453,587,458,563,460,244,476"/>
<area shape="rect" href="unionSPD3__LRDIMM__ADDITIVE__DELAY__FOR__QXCS__N__QXCA.html" title=" " alt="" coords="29,521,236,561"/>
<area shape="poly" title=" " alt="" coords="249,533,399,519,482,507,562,491,619,474,669,454,671,459,621,479,563,496,482,512,400,524,250,538"/>
<area shape="rect" href="unionSPD3__LRDIMM__ADDITIVE__DELAY__FOR__QXODT__QXCKE.html" title=" " alt="" coords="28,585,237,625"/>
<area shape="poly" title=" " alt="" coords="251,592,440,571,518,561,562,551,600,530,635,503,686,455,689,459,639,508,603,534,564,556,519,566,440,577,251,597"/>
<area shape="rect" href="unionSPD3__LRDIMM__MDQ__TERMINATION__DRIVE__STRENGTH.html" title=" " alt="" coords="5,649,260,689"/>
<area shape="poly" title=" " alt="" coords="274,681,357,686,440,687,512,682,540,676,561,667,591,646,616,620,637,590,655,559,680,499,693,456,698,458,685,501,659,561,642,593,620,623,594,650,564,672,542,681,513,687,440,693,357,692,273,687"/>
<area shape="rect" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html" title=" " alt="" coords="31,988,235,1028"/>
<area shape="poly" title=" " alt="" coords="249,1020,338,1027,429,1029,509,1021,539,1013,561,1002,577,985,592,962,618,898,641,819,659,732,684,564,695,457,700,457,689,565,664,733,646,820,624,900,597,964,581,989,564,1006,541,1018,510,1027,429,1034,337,1032,248,1025"/>
<area shape="rect" href="unionSPD3__LRDIMM__MR__1__2.html" title=" " alt="" coords="45,1099,220,1125"/>
<area shape="poly" title=" " alt="" coords="234,1123,325,1132,422,1135,506,1129,538,1121,561,1109,580,1088,597,1060,626,983,649,888,666,783,688,583,695,457,701,457,693,583,672,784,654,889,631,985,601,1062,584,1091,564,1113,540,1126,507,1134,422,1140,325,1137,234,1128"/>
<area shape="rect" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html" title=" " alt="" coords="42,1284,223,1324"/>
<area shape="poly" title=" " alt="" coords="202,1326,283,1346,330,1354,379,1357,428,1355,476,1347,521,1330,561,1303,584,1276,605,1238,623,1192,639,1137,663,1011,679,874,689,738,694,615,696,457,701,457,700,615,694,738,685,875,668,1012,644,1138,628,1193,610,1241,589,1279,564,1307,523,1335,477,1352,429,1361,379,1363,329,1359,282,1352,200,1331"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af3466bc917f051074927c37247ed8411" id="r_af3466bc917f051074927c37247ed8411"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__NOMINAL__HEIGHT.html">SPD3_LRDIMM_MODULE_NOMINAL_HEIGHT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#af3466bc917f051074927c37247ed8411">ModuleNominalHeight</a></td></tr>
<tr class="memdesc:af3466bc917f051074927c37247ed8411"><td class="mdescLeft">&#160;</td><td class="mdescRight">60 Module Nominal Height  <br /></td></tr>
<tr class="separator:af3466bc917f051074927c37247ed8411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad030bd7cde3e8230718ff9faddc4e1de" id="r_ad030bd7cde3e8230718ff9faddc4e1de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__NOMINAL__THICKNESS.html">SPD3_LRDIMM_MODULE_NOMINAL_THICKNESS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ad030bd7cde3e8230718ff9faddc4e1de">ModuleMaximumThickness</a></td></tr>
<tr class="memdesc:ad030bd7cde3e8230718ff9faddc4e1de"><td class="mdescLeft">&#160;</td><td class="mdescRight">61 Module Maximum Thickness  <br /></td></tr>
<tr class="separator:ad030bd7cde3e8230718ff9faddc4e1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c66bf3c3935f203caec4cfa00ce9d09" id="r_a0c66bf3c3935f203caec4cfa00ce9d09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__REFERENCE__RAW__CARD.html">SPD3_LRDIMM_REFERENCE_RAW_CARD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a0c66bf3c3935f203caec4cfa00ce9d09">ReferenceRawCardUsed</a></td></tr>
<tr class="memdesc:a0c66bf3c3935f203caec4cfa00ce9d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">62 Reference Raw Card Used  <br /></td></tr>
<tr class="separator:a0c66bf3c3935f203caec4cfa00ce9d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b38508995eea3161d53ea7210f02105" id="r_a8b38508995eea3161d53ea7210f02105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__ATTRIBUTES.html">SPD3_LRDIMM_MODULE_ATTRIBUTES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a8b38508995eea3161d53ea7210f02105">DimmModuleAttributes</a></td></tr>
<tr class="memdesc:a8b38508995eea3161d53ea7210f02105"><td class="mdescLeft">&#160;</td><td class="mdescRight">63 Module Attributes  <br /></td></tr>
<tr class="separator:a8b38508995eea3161d53ea7210f02105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb03ba16da2b011fe95bfad8c237b177" id="r_adb03ba16da2b011fe95bfad8c237b177"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#adb03ba16da2b011fe95bfad8c237b177">MemoryBufferRevisionNumber</a></td></tr>
<tr class="memdesc:adb03ba16da2b011fe95bfad8c237b177"><td class="mdescLeft">&#160;</td><td class="mdescRight">64 Memory Buffer Revision Number  <br /></td></tr>
<tr class="separator:adb03ba16da2b011fe95bfad8c237b177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad15011faa18dcc8c9ffb180544f08d58" id="r_ad15011faa18dcc8c9ffb180544f08d58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__MANUFACTURER__ID__CODE.html">SPD3_MANUFACTURER_ID_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ad15011faa18dcc8c9ffb180544f08d58">ManufacturerIdCode</a></td></tr>
<tr class="memdesc:ad15011faa18dcc8c9ffb180544f08d58"><td class="mdescLeft">&#160;</td><td class="mdescRight">65-66 Memory Buffer Manufacturer ID Code  <br /></td></tr>
<tr class="separator:ad15011faa18dcc8c9ffb180544f08d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e01136a8658d9e6bba0e1b322154fa0" id="r_a3e01136a8658d9e6bba0e1b322154fa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__TIMING__CONTROL__DRIVE__STRENGTH.html">SPD3_LRDIMM_TIMING_CONTROL_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a3e01136a8658d9e6bba0e1b322154fa0">TimingControlDriveStrengthCaCs</a></td></tr>
<tr class="memdesc:a3e01136a8658d9e6bba0e1b322154fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">67 F0RC3 / F0RC2 - Timing Control &amp; Drive Strength, CA &amp; CS  <br /></td></tr>
<tr class="separator:a3e01136a8658d9e6bba0e1b322154fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551886534b886dbae60a1b2772896403" id="r_a551886534b886dbae60a1b2772896403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__TIMING__DRIVE__STRENGTH.html">SPD3_LRDIMM_TIMING_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a551886534b886dbae60a1b2772896403">DriveStrength</a></td></tr>
<tr class="memdesc:a551886534b886dbae60a1b2772896403"><td class="mdescLeft">&#160;</td><td class="mdescRight">68 F0RC5 / F0RC4 - Drive Strength, ODT &amp; CKE and Y  <br /></td></tr>
<tr class="separator:a551886534b886dbae60a1b2772896403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262480367861cd73315b307659172bf4" id="r_a262480367861cd73315b307659172bf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__EXTENDED__DELAY.html">SPD3_LRDIMM_EXTENDED_DELAY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a262480367861cd73315b307659172bf4">ExtendedDelay</a></td></tr>
<tr class="memdesc:a262480367861cd73315b307659172bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">69 F1RC11 / F1RC8 - Extended Delay for Y, CS and ODT &amp; CKE  <br /></td></tr>
<tr class="separator:a262480367861cd73315b307659172bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740a1108b4e12f20a7c81f7e6d939b9f" id="r_a740a1108b4e12f20a7c81f7e6d939b9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__ADDITIVE__DELAY__FOR__QXCS__N__QXCA.html">SPD3_LRDIMM_ADDITIVE_DELAY_FOR_QXCS_N_QXCA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a740a1108b4e12f20a7c81f7e6d939b9f">AdditiveDelayForCsCa</a></td></tr>
<tr class="memdesc:a740a1108b4e12f20a7c81f7e6d939b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">70 F1RC13 / F1RC12 - Additive Delay for CS and CA  <br /></td></tr>
<tr class="separator:a740a1108b4e12f20a7c81f7e6d939b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcaddadcd0bb39d7cfeca456cf2aacc" id="r_aebcaddadcd0bb39d7cfeca456cf2aacc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__ADDITIVE__DELAY__FOR__QXODT__QXCKE.html">SPD3_LRDIMM_ADDITIVE_DELAY_FOR_QXODT_QXCKE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#aebcaddadcd0bb39d7cfeca456cf2aacc">AdditiveDelayForOdtCke</a></td></tr>
<tr class="memdesc:aebcaddadcd0bb39d7cfeca456cf2aacc"><td class="mdescLeft">&#160;</td><td class="mdescRight">71 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE  <br /></td></tr>
<tr class="separator:aebcaddadcd0bb39d7cfeca456cf2aacc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a733de5f0851aa357008ccdef3c2fb" id="r_a50a733de5f0851aa357008ccdef3c2fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MDQ__TERMINATION__DRIVE__STRENGTH.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a50a733de5f0851aa357008ccdef3c2fb">MdqTerminationDriveStrengthFor800_1066</a></td></tr>
<tr class="memdesc:a50a733de5f0851aa357008ccdef3c2fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">72 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE  <br /></td></tr>
<tr class="separator:a50a733de5f0851aa357008ccdef3c2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1de9cd3c4a0b22733f17bba82eeee6" id="r_a2f1de9cd3c4a0b22733f17bba82eeee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a2f1de9cd3c4a0b22733f17bba82eeee6">Rank_0_1QxOdtControlFor800_1066</a></td></tr>
<tr class="memdesc:a2f1de9cd3c4a0b22733f17bba82eeee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">73 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a2f1de9cd3c4a0b22733f17bba82eeee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6fa18a4843a9fb91321a77318cacd8" id="r_a9b6fa18a4843a9fb91321a77318cacd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a9b6fa18a4843a9fb91321a77318cacd8">Rank_2_3QxOdtControlFor800_1066</a></td></tr>
<tr class="memdesc:a9b6fa18a4843a9fb91321a77318cacd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">74 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a9b6fa18a4843a9fb91321a77318cacd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b82b8a2086f1db5c9f12800db6e695b" id="r_a6b82b8a2086f1db5c9f12800db6e695b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a6b82b8a2086f1db5c9f12800db6e695b">Rank_4_5QxOdtControlFor800_1066</a></td></tr>
<tr class="memdesc:a6b82b8a2086f1db5c9f12800db6e695b"><td class="mdescLeft">&#160;</td><td class="mdescRight">75 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a6b82b8a2086f1db5c9f12800db6e695b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79c4336d488932fb201d83bc05fdcb7" id="r_ac79c4336d488932fb201d83bc05fdcb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ac79c4336d488932fb201d83bc05fdcb7">Rank_6_7QxOdtControlFor800_1066</a></td></tr>
<tr class="memdesc:ac79c4336d488932fb201d83bc05fdcb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">76 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:ac79c4336d488932fb201d83bc05fdcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b211ee2b0fd700ac0c4f63ebc68e1f" id="r_ad5b211ee2b0fd700ac0c4f63ebc68e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MR__1__2.html">SPD3_LRDIMM_MR_1_2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ad5b211ee2b0fd700ac0c4f63ebc68e1f">MR_1_2RegistersFor800_1066</a></td></tr>
<tr class="memdesc:ad5b211ee2b0fd700ac0c4f63ebc68e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">77 MR1,2 Registers for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:ad5b211ee2b0fd700ac0c4f63ebc68e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accecdb0ec570e8e61c04f363144b2801" id="r_accecdb0ec570e8e61c04f363144b2801"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MDQ__TERMINATION__DRIVE__STRENGTH.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#accecdb0ec570e8e61c04f363144b2801">MdqTerminationDriveStrengthFor1333_1600</a></td></tr>
<tr class="memdesc:accecdb0ec570e8e61c04f363144b2801"><td class="mdescLeft">&#160;</td><td class="mdescRight">78 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE  <br /></td></tr>
<tr class="separator:accecdb0ec570e8e61c04f363144b2801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5a59a7ad1bf3b6bc7e1aa3869d11c2" id="r_a7c5a59a7ad1bf3b6bc7e1aa3869d11c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a7c5a59a7ad1bf3b6bc7e1aa3869d11c2">Rank_0_1QxOdtControlFor1333_1600</a></td></tr>
<tr class="memdesc:a7c5a59a7ad1bf3b6bc7e1aa3869d11c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">79 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a7c5a59a7ad1bf3b6bc7e1aa3869d11c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1926d14ff0ccb1e1f399deda47f93d" id="r_a1a1926d14ff0ccb1e1f399deda47f93d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a1a1926d14ff0ccb1e1f399deda47f93d">Rank_2_3QxOdtControlFor1333_1600</a></td></tr>
<tr class="memdesc:a1a1926d14ff0ccb1e1f399deda47f93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">80 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a1a1926d14ff0ccb1e1f399deda47f93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c680c9516066cba18fa5d5b7a828b58" id="r_a7c680c9516066cba18fa5d5b7a828b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a7c680c9516066cba18fa5d5b7a828b58">Rank_4_5QxOdtControlFor1333_1600</a></td></tr>
<tr class="memdesc:a7c680c9516066cba18fa5d5b7a828b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">81 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a7c680c9516066cba18fa5d5b7a828b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d56543d6d3fe1d55bf8c489ea4730cc" id="r_a8d56543d6d3fe1d55bf8c489ea4730cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a8d56543d6d3fe1d55bf8c489ea4730cc">Rank_6_7QxOdtControlFor1333_1600</a></td></tr>
<tr class="memdesc:a8d56543d6d3fe1d55bf8c489ea4730cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">82 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a8d56543d6d3fe1d55bf8c489ea4730cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a997e2440c1a7a6466f25dde7aa236" id="r_a62a997e2440c1a7a6466f25dde7aa236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MR__1__2.html">SPD3_LRDIMM_MR_1_2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a62a997e2440c1a7a6466f25dde7aa236">MR_1_2RegistersFor1333_1600</a></td></tr>
<tr class="memdesc:a62a997e2440c1a7a6466f25dde7aa236"><td class="mdescLeft">&#160;</td><td class="mdescRight">83 MR1,2 Registers for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a62a997e2440c1a7a6466f25dde7aa236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a888e226b326544e502c89e9134e4f" id="r_a20a888e226b326544e502c89e9134e4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MDQ__TERMINATION__DRIVE__STRENGTH.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a20a888e226b326544e502c89e9134e4f">MdqTerminationDriveStrengthFor1866_2133</a></td></tr>
<tr class="memdesc:a20a888e226b326544e502c89e9134e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">84 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE  <br /></td></tr>
<tr class="separator:a20a888e226b326544e502c89e9134e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c307165eed91652333f4cdf009fcd3a" id="r_a9c307165eed91652333f4cdf009fcd3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a9c307165eed91652333f4cdf009fcd3a">Rank_0_1QxOdtControlFor1866_2133</a></td></tr>
<tr class="memdesc:a9c307165eed91652333f4cdf009fcd3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">85 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a9c307165eed91652333f4cdf009fcd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1631179b93f72fb1e9c3a0ebf5dcd3a9" id="r_a1631179b93f72fb1e9c3a0ebf5dcd3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a1631179b93f72fb1e9c3a0ebf5dcd3a9">Rank_2_3QxOdtControlFor1866_2133</a></td></tr>
<tr class="memdesc:a1631179b93f72fb1e9c3a0ebf5dcd3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">86 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a1631179b93f72fb1e9c3a0ebf5dcd3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef044a63b42d88a6765d4820069fab46" id="r_aef044a63b42d88a6765d4820069fab46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#aef044a63b42d88a6765d4820069fab46">Rank_4_5QxOdtControlFor1866_2133</a></td></tr>
<tr class="memdesc:aef044a63b42d88a6765d4820069fab46"><td class="mdescLeft">&#160;</td><td class="mdescRight">87 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:aef044a63b42d88a6765d4820069fab46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94e7dd6e5a2685f9d65e152eea96b16" id="r_ab94e7dd6e5a2685f9d65e152eea96b16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ab94e7dd6e5a2685f9d65e152eea96b16">Rank_6_7QxOdtControlFor1866_2133</a></td></tr>
<tr class="memdesc:ab94e7dd6e5a2685f9d65e152eea96b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">88 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:ab94e7dd6e5a2685f9d65e152eea96b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1320287c17531f68d09b437d10f64d" id="r_a7e1320287c17531f68d09b437d10f64d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MR__1__2.html">SPD3_LRDIMM_MR_1_2</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a7e1320287c17531f68d09b437d10f64d">MR_1_2RegistersFor1866_2133</a></td></tr>
<tr class="memdesc:a7e1320287c17531f68d09b437d10f64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">89 MR1,2 Registers for 800 &amp; 1066  <br /></td></tr>
<tr class="separator:a7e1320287c17531f68d09b437d10f64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad672c2da1b693bfd2ca562dac8f0e0db" id="r_ad672c2da1b693bfd2ca562dac8f0e0db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ad672c2da1b693bfd2ca562dac8f0e0db">MinimumModuleDelayTimeFor1_5V</a></td></tr>
<tr class="memdesc:ad672c2da1b693bfd2ca562dac8f0e0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">90 Minimum Module Delay Time for 1.5 V  <br /></td></tr>
<tr class="separator:ad672c2da1b693bfd2ca562dac8f0e0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf01c8fb9f661214b7b48448bd6b49b1" id="r_acf01c8fb9f661214b7b48448bd6b49b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#acf01c8fb9f661214b7b48448bd6b49b1">MaximumModuleDelayTimeFor1_5V</a></td></tr>
<tr class="memdesc:acf01c8fb9f661214b7b48448bd6b49b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">91 Maximum Module Delay Time for 1.5 V  <br /></td></tr>
<tr class="separator:acf01c8fb9f661214b7b48448bd6b49b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207a45769181ffac4a07984839c665eb" id="r_a207a45769181ffac4a07984839c665eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a207a45769181ffac4a07984839c665eb">MinimumModuleDelayTimeFor1_35V</a></td></tr>
<tr class="memdesc:a207a45769181ffac4a07984839c665eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">92 Minimum Module Delay Time for 1.35 V  <br /></td></tr>
<tr class="separator:a207a45769181ffac4a07984839c665eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16c40f6cf4c8838bbb5a29e66871098" id="r_ab16c40f6cf4c8838bbb5a29e66871098"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ab16c40f6cf4c8838bbb5a29e66871098">MaximumModuleDelayTimeFor1_35V</a></td></tr>
<tr class="memdesc:ab16c40f6cf4c8838bbb5a29e66871098"><td class="mdescLeft">&#160;</td><td class="mdescRight">93 Maximum Module Delay Time for 1.35 V  <br /></td></tr>
<tr class="separator:ab16c40f6cf4c8838bbb5a29e66871098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b79720998a559e18cc5e3ebeca1b96" id="r_ab5b79720998a559e18cc5e3ebeca1b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ab5b79720998a559e18cc5e3ebeca1b96">MinimumModuleDelayTimeFor1_25V</a></td></tr>
<tr class="memdesc:ab5b79720998a559e18cc5e3ebeca1b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">94 Minimum Module Delay Time for 1.25 V  <br /></td></tr>
<tr class="separator:ab5b79720998a559e18cc5e3ebeca1b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa0e9c3ec799f9eededc40fc738c6a4" id="r_abaa0e9c3ec799f9eededc40fc738c6a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#abaa0e9c3ec799f9eededc40fc738c6a4">MaximumModuleDelayTimeFor1_25V</a></td></tr>
<tr class="memdesc:abaa0e9c3ec799f9eededc40fc738c6a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">95 Maximum Module Delay Time for 1.25 V  <br /></td></tr>
<tr class="separator:abaa0e9c3ec799f9eededc40fc738c6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a043bff3c906c9c46685fe4ade8c6d68a" id="r_a043bff3c906c9c46685fe4ade8c6d68a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#a043bff3c906c9c46685fe4ade8c6d68a">Reserved</a> [101 - 96+1]</td></tr>
<tr class="memdesc:a043bff3c906c9c46685fe4ade8c6d68a"><td class="mdescLeft">&#160;</td><td class="mdescRight">96-101 Reserved  <br /></td></tr>
<tr class="separator:a043bff3c906c9c46685fe4ade8c6d68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae303d6cf5df8f8bd72651ad83b248c8e" id="r_ae303d6cf5df8f8bd72651ad83b248c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__MODULE__LOADREDUCED.html#ae303d6cf5df8f8bd72651ad83b248c8e">PersonalityByte</a> [116 - 102+1]</td></tr>
<tr class="memdesc:ae303d6cf5df8f8bd72651ad83b248c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">102-116 Memory Buffer Personality Bytes  <br /></td></tr>
<tr class="separator:ae303d6cf5df8f8bd72651ad83b248c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a740a1108b4e12f20a7c81f7e6d939b9f" name="a740a1108b4e12f20a7c81f7e6d939b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740a1108b4e12f20a7c81f7e6d939b9f">&#9670;&#160;</a></span>AdditiveDelayForCsCa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__ADDITIVE__DELAY__FOR__QXCS__N__QXCA.html">SPD3_LRDIMM_ADDITIVE_DELAY_FOR_QXCS_N_QXCA</a> SPD3_MODULE_LOADREDUCED::AdditiveDelayForCsCa</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>70 F1RC13 / F1RC12 - Additive Delay for CS and CA </p>

</div>
</div>
<a id="aebcaddadcd0bb39d7cfeca456cf2aacc" name="aebcaddadcd0bb39d7cfeca456cf2aacc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebcaddadcd0bb39d7cfeca456cf2aacc">&#9670;&#160;</a></span>AdditiveDelayForOdtCke</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__ADDITIVE__DELAY__FOR__QXODT__QXCKE.html">SPD3_LRDIMM_ADDITIVE_DELAY_FOR_QXODT_QXCKE</a> SPD3_MODULE_LOADREDUCED::AdditiveDelayForOdtCke</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>71 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE </p>

</div>
</div>
<a id="a8b38508995eea3161d53ea7210f02105" name="a8b38508995eea3161d53ea7210f02105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b38508995eea3161d53ea7210f02105">&#9670;&#160;</a></span>DimmModuleAttributes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__ATTRIBUTES.html">SPD3_LRDIMM_MODULE_ATTRIBUTES</a> SPD3_MODULE_LOADREDUCED::DimmModuleAttributes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>63 Module Attributes </p>

</div>
</div>
<a id="a551886534b886dbae60a1b2772896403" name="a551886534b886dbae60a1b2772896403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551886534b886dbae60a1b2772896403">&#9670;&#160;</a></span>DriveStrength</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__TIMING__DRIVE__STRENGTH.html">SPD3_LRDIMM_TIMING_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::DriveStrength</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>68 F0RC5 / F0RC4 - Drive Strength, ODT &amp; CKE and Y </p>

</div>
</div>
<a id="a262480367861cd73315b307659172bf4" name="a262480367861cd73315b307659172bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262480367861cd73315b307659172bf4">&#9670;&#160;</a></span>ExtendedDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__EXTENDED__DELAY.html">SPD3_LRDIMM_EXTENDED_DELAY</a> SPD3_MODULE_LOADREDUCED::ExtendedDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>69 F1RC11 / F1RC8 - Extended Delay for Y, CS and ODT &amp; CKE </p>

</div>
</div>
<a id="ad15011faa18dcc8c9ffb180544f08d58" name="ad15011faa18dcc8c9ffb180544f08d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad15011faa18dcc8c9ffb180544f08d58">&#9670;&#160;</a></span>ManufacturerIdCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__MANUFACTURER__ID__CODE.html">SPD3_MANUFACTURER_ID_CODE</a> SPD3_MODULE_LOADREDUCED::ManufacturerIdCode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>65-66 Memory Buffer Manufacturer ID Code </p>

</div>
</div>
<a id="abaa0e9c3ec799f9eededc40fc738c6a4" name="abaa0e9c3ec799f9eededc40fc738c6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa0e9c3ec799f9eededc40fc738c6a4">&#9670;&#160;</a></span>MaximumModuleDelayTimeFor1_25V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MaximumModuleDelayTimeFor1_25V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>95 Maximum Module Delay Time for 1.25 V </p>

</div>
</div>
<a id="ab16c40f6cf4c8838bbb5a29e66871098" name="ab16c40f6cf4c8838bbb5a29e66871098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16c40f6cf4c8838bbb5a29e66871098">&#9670;&#160;</a></span>MaximumModuleDelayTimeFor1_35V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MaximumModuleDelayTimeFor1_35V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>93 Maximum Module Delay Time for 1.35 V </p>

</div>
</div>
<a id="acf01c8fb9f661214b7b48448bd6b49b1" name="acf01c8fb9f661214b7b48448bd6b49b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf01c8fb9f661214b7b48448bd6b49b1">&#9670;&#160;</a></span>MaximumModuleDelayTimeFor1_5V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MaximumModuleDelayTimeFor1_5V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>91 Maximum Module Delay Time for 1.5 V </p>

</div>
</div>
<a id="accecdb0ec570e8e61c04f363144b2801" name="accecdb0ec570e8e61c04f363144b2801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accecdb0ec570e8e61c04f363144b2801">&#9670;&#160;</a></span>MdqTerminationDriveStrengthFor1333_1600</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MDQ__TERMINATION__DRIVE__STRENGTH.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::MdqTerminationDriveStrengthFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>78 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE </p>

</div>
</div>
<a id="a20a888e226b326544e502c89e9134e4f" name="a20a888e226b326544e502c89e9134e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a888e226b326544e502c89e9134e4f">&#9670;&#160;</a></span>MdqTerminationDriveStrengthFor1866_2133</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MDQ__TERMINATION__DRIVE__STRENGTH.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::MdqTerminationDriveStrengthFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>84 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE </p>

</div>
</div>
<a id="a50a733de5f0851aa357008ccdef3c2fb" name="a50a733de5f0851aa357008ccdef3c2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a733de5f0851aa357008ccdef3c2fb">&#9670;&#160;</a></span>MdqTerminationDriveStrengthFor800_1066</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MDQ__TERMINATION__DRIVE__STRENGTH.html">SPD3_LRDIMM_MDQ_TERMINATION_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::MdqTerminationDriveStrengthFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>72 F1RC15 / F1RC14 - Additive Delay for ODT &amp; CKE </p>

</div>
</div>
<a id="adb03ba16da2b011fe95bfad8c237b177" name="adb03ba16da2b011fe95bfad8c237b177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb03ba16da2b011fe95bfad8c237b177">&#9670;&#160;</a></span>MemoryBufferRevisionNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_MODULE_LOADREDUCED::MemoryBufferRevisionNumber</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>64 Memory Buffer Revision Number </p>

</div>
</div>
<a id="ab5b79720998a559e18cc5e3ebeca1b96" name="ab5b79720998a559e18cc5e3ebeca1b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b79720998a559e18cc5e3ebeca1b96">&#9670;&#160;</a></span>MinimumModuleDelayTimeFor1_25V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MinimumModuleDelayTimeFor1_25V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>94 Minimum Module Delay Time for 1.25 V </p>

</div>
</div>
<a id="a207a45769181ffac4a07984839c665eb" name="a207a45769181ffac4a07984839c665eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a207a45769181ffac4a07984839c665eb">&#9670;&#160;</a></span>MinimumModuleDelayTimeFor1_35V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MinimumModuleDelayTimeFor1_35V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>92 Minimum Module Delay Time for 1.35 V </p>

</div>
</div>
<a id="ad672c2da1b693bfd2ca562dac8f0e0db" name="ad672c2da1b693bfd2ca562dac8f0e0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad672c2da1b693bfd2ca562dac8f0e0db">&#9670;&#160;</a></span>MinimumModuleDelayTimeFor1_5V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__DELAY__TIME.html">SPD3_LRDIMM_MODULE_DELAY_TIME</a> SPD3_MODULE_LOADREDUCED::MinimumModuleDelayTimeFor1_5V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>90 Minimum Module Delay Time for 1.5 V </p>

</div>
</div>
<a id="ad030bd7cde3e8230718ff9faddc4e1de" name="ad030bd7cde3e8230718ff9faddc4e1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad030bd7cde3e8230718ff9faddc4e1de">&#9670;&#160;</a></span>ModuleMaximumThickness</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__NOMINAL__THICKNESS.html">SPD3_LRDIMM_MODULE_NOMINAL_THICKNESS</a> SPD3_MODULE_LOADREDUCED::ModuleMaximumThickness</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>61 Module Maximum Thickness </p>

</div>
</div>
<a id="af3466bc917f051074927c37247ed8411" name="af3466bc917f051074927c37247ed8411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3466bc917f051074927c37247ed8411">&#9670;&#160;</a></span>ModuleNominalHeight</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MODULE__NOMINAL__HEIGHT.html">SPD3_LRDIMM_MODULE_NOMINAL_HEIGHT</a> SPD3_MODULE_LOADREDUCED::ModuleNominalHeight</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>60 Module Nominal Height </p>

</div>
</div>
<a id="a62a997e2440c1a7a6466f25dde7aa236" name="a62a997e2440c1a7a6466f25dde7aa236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a997e2440c1a7a6466f25dde7aa236">&#9670;&#160;</a></span>MR_1_2RegistersFor1333_1600</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MR__1__2.html">SPD3_LRDIMM_MR_1_2</a> SPD3_MODULE_LOADREDUCED::MR_1_2RegistersFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>83 MR1,2 Registers for 800 &amp; 1066 </p>

</div>
</div>
<a id="a7e1320287c17531f68d09b437d10f64d" name="a7e1320287c17531f68d09b437d10f64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e1320287c17531f68d09b437d10f64d">&#9670;&#160;</a></span>MR_1_2RegistersFor1866_2133</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MR__1__2.html">SPD3_LRDIMM_MR_1_2</a> SPD3_MODULE_LOADREDUCED::MR_1_2RegistersFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>89 MR1,2 Registers for 800 &amp; 1066 </p>

</div>
</div>
<a id="ad5b211ee2b0fd700ac0c4f63ebc68e1f" name="ad5b211ee2b0fd700ac0c4f63ebc68e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b211ee2b0fd700ac0c4f63ebc68e1f">&#9670;&#160;</a></span>MR_1_2RegistersFor800_1066</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__MR__1__2.html">SPD3_LRDIMM_MR_1_2</a> SPD3_MODULE_LOADREDUCED::MR_1_2RegistersFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>77 MR1,2 Registers for 800 &amp; 1066 </p>

</div>
</div>
<a id="ae303d6cf5df8f8bd72651ad83b248c8e" name="ae303d6cf5df8f8bd72651ad83b248c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae303d6cf5df8f8bd72651ad83b248c8e">&#9670;&#160;</a></span>PersonalityByte</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_MODULE_LOADREDUCED::PersonalityByte[116 - 102+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>102-116 Memory Buffer Personality Bytes </p>

</div>
</div>
<a id="a7c5a59a7ad1bf3b6bc7e1aa3869d11c2" name="a7c5a59a7ad1bf3b6bc7e1aa3869d11c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5a59a7ad1bf3b6bc7e1aa3869d11c2">&#9670;&#160;</a></span>Rank_0_1QxOdtControlFor1333_1600</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_0_1QxOdtControlFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>79 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a9c307165eed91652333f4cdf009fcd3a" name="a9c307165eed91652333f4cdf009fcd3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c307165eed91652333f4cdf009fcd3a">&#9670;&#160;</a></span>Rank_0_1QxOdtControlFor1866_2133</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_0_1QxOdtControlFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>85 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a2f1de9cd3c4a0b22733f17bba82eeee6" name="a2f1de9cd3c4a0b22733f17bba82eeee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f1de9cd3c4a0b22733f17bba82eeee6">&#9670;&#160;</a></span>Rank_0_1QxOdtControlFor800_1066</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_0_1QxOdtControlFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>73 F[3,4]RC11 / F[3,4]RC10 - Rank 0 &amp; 1 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a1a1926d14ff0ccb1e1f399deda47f93d" name="a1a1926d14ff0ccb1e1f399deda47f93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1926d14ff0ccb1e1f399deda47f93d">&#9670;&#160;</a></span>Rank_2_3QxOdtControlFor1333_1600</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_2_3QxOdtControlFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>80 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a1631179b93f72fb1e9c3a0ebf5dcd3a9" name="a1631179b93f72fb1e9c3a0ebf5dcd3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1631179b93f72fb1e9c3a0ebf5dcd3a9">&#9670;&#160;</a></span>Rank_2_3QxOdtControlFor1866_2133</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_2_3QxOdtControlFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>86 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a9b6fa18a4843a9fb91321a77318cacd8" name="a9b6fa18a4843a9fb91321a77318cacd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6fa18a4843a9fb91321a77318cacd8">&#9670;&#160;</a></span>Rank_2_3QxOdtControlFor800_1066</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_2_3QxOdtControlFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>74 F[5,6]RC11 / F[5,6]RC10 - Rank 2 &amp; 3 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a7c680c9516066cba18fa5d5b7a828b58" name="a7c680c9516066cba18fa5d5b7a828b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c680c9516066cba18fa5d5b7a828b58">&#9670;&#160;</a></span>Rank_4_5QxOdtControlFor1333_1600</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_4_5QxOdtControlFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>81 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="aef044a63b42d88a6765d4820069fab46" name="aef044a63b42d88a6765d4820069fab46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef044a63b42d88a6765d4820069fab46">&#9670;&#160;</a></span>Rank_4_5QxOdtControlFor1866_2133</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_4_5QxOdtControlFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>87 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a6b82b8a2086f1db5c9f12800db6e695b" name="a6b82b8a2086f1db5c9f12800db6e695b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b82b8a2086f1db5c9f12800db6e695b">&#9670;&#160;</a></span>Rank_4_5QxOdtControlFor800_1066</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_4_5QxOdtControlFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>75 F[7,8]RC11 / F[7,8]RC10 - Rank 4 &amp; 5 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a8d56543d6d3fe1d55bf8c489ea4730cc" name="a8d56543d6d3fe1d55bf8c489ea4730cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d56543d6d3fe1d55bf8c489ea4730cc">&#9670;&#160;</a></span>Rank_6_7QxOdtControlFor1333_1600</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_6_7QxOdtControlFor1333_1600</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>82 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="ab94e7dd6e5a2685f9d65e152eea96b16" name="ab94e7dd6e5a2685f9d65e152eea96b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94e7dd6e5a2685f9d65e152eea96b16">&#9670;&#160;</a></span>Rank_6_7QxOdtControlFor1866_2133</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_6_7QxOdtControlFor1866_2133</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>88 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="ac79c4336d488932fb201d83bc05fdcb7" name="ac79c4336d488932fb201d83bc05fdcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79c4336d488932fb201d83bc05fdcb7">&#9670;&#160;</a></span>Rank_6_7QxOdtControlFor800_1066</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__RANK__READ__WRITE__QXODT__CONTROL.html">SPD3_LRDIMM_RANK_READ_WRITE_QXODT_CONTROL</a> SPD3_MODULE_LOADREDUCED::Rank_6_7QxOdtControlFor800_1066</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>76 F[9,10]RC11 / F[9,10]RC10 - Rank 6 &amp; 7 RD &amp; WR QxODT Control for 800 &amp; 1066 </p>

</div>
</div>
<a id="a0c66bf3c3935f203caec4cfa00ce9d09" name="a0c66bf3c3935f203caec4cfa00ce9d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c66bf3c3935f203caec4cfa00ce9d09">&#9670;&#160;</a></span>ReferenceRawCardUsed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__REFERENCE__RAW__CARD.html">SPD3_LRDIMM_REFERENCE_RAW_CARD</a> SPD3_MODULE_LOADREDUCED::ReferenceRawCardUsed</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>62 Reference Raw Card Used </p>

</div>
</div>
<a id="a043bff3c906c9c46685fe4ade8c6d68a" name="a043bff3c906c9c46685fe4ade8c6d68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a043bff3c906c9c46685fe4ade8c6d68a">&#9670;&#160;</a></span>Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_MODULE_LOADREDUCED::Reserved[101 - 96+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>96-101 Reserved </p>

</div>
</div>
<a id="a3e01136a8658d9e6bba0e1b322154fa0" name="a3e01136a8658d9e6bba0e1b322154fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e01136a8658d9e6bba0e1b322154fa0">&#9670;&#160;</a></span>TimingControlDriveStrengthCaCs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__LRDIMM__TIMING__CONTROL__DRIVE__STRENGTH.html">SPD3_LRDIMM_TIMING_CONTROL_DRIVE_STRENGTH</a> SPD3_MODULE_LOADREDUCED::TimingControlDriveStrengthCaCs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>67 F0RC3 / F0RC2 - Timing Control &amp; Drive Strength, CA &amp; CS </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>XenevaOS/Boot/include/IndustryStandard/<a class="el" href="SdramSpdDdr3_8h_source.html">SdramSpdDdr3.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
