<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;14.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUInstructionSelector.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUInstructionSelector_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPUInstructionSelector.cpp ----------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file implements the targeting of the InstructionSelector class for</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// AMDGPU.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="GISelKnownBits_8h.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="InstructionSelectorImpl_8h.html">llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="DiagnosticInfo_8h.html">llvm/IR/DiagnosticInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   29</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-isel&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a896ec2e1b35a5cb6cf2cbb02c7f992b4">   34</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="AMDGPUInstructionSelector_8cpp.html#a896ec2e1b35a5cb6cf2cbb02c7f992b4">AllowRiskySelect</a>(</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <span class="stringliteral">&quot;amdgpu-global-isel-risky-select&quot;</span>,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Allow GlobalISel to select cases that are likely to not work yet&quot;</span>),</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>);</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ae706a3af700f8ed432e93918d7601d5a">   40</a></span><span class="preprocessor">#define GET_GLOBALISEL_IMPL</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">   41</a></span><span class="preprocessor">#define AMDGPUSubtarget GCNSubtarget</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;AMDGPUGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#undef GET_GLOBALISEL_IMPL</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#undef AMDGPUSubtarget</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="foldopen" id="foldopen00046" data-start="{" data-end="}">
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">   46</a></span><a class="code hl_function" href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">AMDGPUInstructionSelector::AMDGPUInstructionSelector</a>(</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>)</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    : <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(*STI.getInstrInfo()), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(*STI.getRegisterInfo()), RBI(RBI), <a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>(<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>      STI(STI),</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>      EnableLateStructurizeCFG(<a class="code hl_class" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a>::EnableLateStructurizeCFG),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>#define <a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>#include <span class="stringliteral">&quot;AMDGPUGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>#undef <a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>#define <a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>#include <span class="stringliteral">&quot;AMDGPUGenGlobalISel.inc&quot;</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>#undef <a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>{</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>}</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1AMDGPUInstructionSelector.html#a31d8f3539028d6af3bbcd78745ea50bf">AMDGPUInstructionSelector::getName</a>() { <span class="keywordflow">return</span> <a class="code hl_define" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>; }</div>
</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="foldopen" id="foldopen00063" data-start="{" data-end="}">
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstructionSelector.html#a8738f8086619b83bb38f36d70e463c5d">   63</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPUInstructionSelector.html#a8738f8086619b83bb38f36d70e463c5d">AMDGPUInstructionSelector::setupMF</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> *KB,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>                                        <a class="code hl_class" href="classllvm_1_1CodeGenCoverage.html">CodeGenCoverage</a> &amp;CoverageInfo,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                                        <a class="code hl_class" href="classllvm_1_1ProfileSummaryInfo.html">ProfileSummaryInfo</a> *PSI,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>                                        <a class="code hl_class" href="classllvm_1_1BlockFrequencyInfo.html">BlockFrequencyInfo</a> *BFI) {</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  MRI = &amp;<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  Subtarget = &amp;<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <a class="code hl_function" href="classllvm_1_1InstructionSelector.html#a6ed0a63bc189027f8e81235be11886e3">InstructionSelector::setupMF</a>(<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, KB, <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>, <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#af332e3f632b9e1157f10bbaeae22fff9">PSI</a>, <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#aed8cfb6b1276de6a1a9bd98314246fa6">BFI</a>);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>}</div>
</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isVCC(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="comment">// The verifier is oblivious to s1 being a valid value for wavesize registers.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordflow">if</span> (Reg.isPhysical())</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keyword">auto</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(Reg);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*&gt;();</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordflow">if</span> (RC) {</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="keywordflow">return</span> RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>()) &amp;&amp;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>           Ty.isValid() &amp;&amp; Ty.getSizeInBits() == 1;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.get&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>-&gt;getID() == AMDGPU::VCCRegBankID;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>}</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::constrainCopyLikeIntrin(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                                                        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>));</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.RemoveOperand(1); <span class="comment">// Remove intrinsic ID.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addOperand(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="comment">// TODO: This should be legalized to s32 if needed</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(Dst.getReg()) == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1))</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, *MRI);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, *MRI);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>)</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst.getReg(), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI) &amp;&amp;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>         RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src.getReg(), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>}</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectCOPY(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(TargetOpcode::COPY));</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = Dst.getReg();</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = Src.getReg();</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keywordflow">if</span> (isVCC(DstReg, *MRI)) {</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="keywordflow">if</span> (SrcReg == AMDGPU::SCC) {</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, *MRI);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>      <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, *MRI);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    }</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">if</span> (!isVCC(SrcReg, *MRI)) {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>      <span class="comment">// TODO: Should probably leave the copy and let copyPhysReg expand it.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>(), *MRI))</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>        = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, *MRI);</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;ValueAndVReg&gt;</a> ConstVal =</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>          <a class="code hl_function" href="namespacellvm.html#a7066134eb9cf96753259fabef3c1bea7">getIConstantVRegValWithLookThrough</a>(SrcReg, *MRI, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>      <span class="keywordflow">if</span> (ConstVal) {</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>        <span class="keywordtype">unsigned</span> MovOpc =</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>            STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#adb983b483404f765e1716c96f4a42580">isWave64</a>() ? AMDGPU::S_MOV_B64 : AMDGPU::S_MOV_B32;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(MovOpc), DstReg)</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ConstVal-&gt;Value.getBoolValue() ? -1 : 0);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        <span class="comment">// We can&#39;t trust the high bits at this point, so clear them.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <span class="comment">// TODO: Skip masking high bits if def is known boolean.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>        <span class="keywordtype">unsigned</span> AndOpc =</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>            TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>) ? AMDGPU::S_AND_B32 : AMDGPU::V_AND_B32_e32;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AndOpc), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedReg</a>)</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(1)</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_CMP_NE_U32_e64), DstReg)</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedReg</a>);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>      }</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClassOrNull(SrcReg))</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    }</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>      TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, *MRI);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="keywordflow">if</span> (RC &amp;&amp; !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, *MRI))</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  }</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.operands()) {</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="keywordflow">if</span> (MO.getReg().isPhysical())</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>            TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, *MRI);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.getReg(), *RC, *MRI);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  }</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectPHI(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>);</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a> == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1)) {</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AMDGPUInstructionSelector_8cpp.html#a896ec2e1b35a5cb6cf2cbb02c7f992b4">AllowRiskySelect</a>) {</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Skipping risky boolean phi\n&quot;</span>);</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Selecting risky boolean phi\n&quot;</span>);</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  }</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="comment">// TODO: Verify this doesn&#39;t have insane operands (i.e. VGPR to SGPR copy)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrRegBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a> =</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClassOrRegBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;();</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>) {</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a>.isValid()) {</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has no type, not a gvreg?\n&quot;</span>);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    }</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.get&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;();</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a> = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">getRegClassForTypeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefTy</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>, *MRI);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>) {</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PHI operand has unexpected size/bank\n&quot;</span>);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    }</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  }</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="comment">// TODO: Verify that all registers have the same bank</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(TargetOpcode::PHI));</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefReg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefRC</a>, *MRI);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>}</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>AMDGPUInstructionSelector::getSubOperand64(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRC</a>,</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                                           <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>();</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRC</a>);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ComposedSubIdx</a> = TRI.composeSubRegIndices(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>(), SubIdx);</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), TII.get(AMDGPU::COPY), DstReg)</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Reg, 0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ComposedSubIdx</a>);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(DstReg, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>(), MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>(),</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                                     MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>(), MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>(),</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                                     MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>(), 0, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>(),</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                                     MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">isInternalRead</a>());</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  }</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> Imm(64, MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="keywordflow">switch</span> (SubIdx) {</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;do not know to split immediate with this sub index.&quot;</span>);</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keywordflow">case</span> AMDGPU::sub0:</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Imm.getLoBits(32).getSExtValue());</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordflow">case</span> AMDGPU::sub1:</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Imm.getHiBits(32).getSExtValue());</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  }</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>}</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="foldopen" id="foldopen00266" data-start="{" data-end="}">
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">  266</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a>) {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="keywordflow">case</span> AMDGPU::G_AND:</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::S_AND_B64 : AMDGPU::S_AND_B32;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordflow">case</span> AMDGPU::G_OR:</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::S_OR_B64 : AMDGPU::S_OR_B32;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keywordflow">case</span> AMDGPU::G_XOR:</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::S_XOR_B64 : AMDGPU::S_XOR_B32;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not a bit op&quot;</span>);</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  }</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>}</div>
</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_AND_OR_XOR(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() != AMDGPU::SGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() != AMDGPU::VCCRegBankID)</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &gt; 32 || (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::VCCRegBankID &amp;&amp;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>                            STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#adb983b483404f765e1716c96f4a42580">isWave64</a>());</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a>)));</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">// Dead implicit-def of scc</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(<a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::SCC, <span class="keyword">true</span>, <span class="comment">// isDef</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>                                         <span class="keyword">true</span>, <span class="comment">// isImp</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>                                         <span class="keyword">false</span>, <span class="comment">// isKill</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>                                         <span class="keyword">true</span>)); <span class="comment">// isDead</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>}</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_ADD_SUB(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = <a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>-&gt;getParent();</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keywordflow">if</span> (Ty.isVector())</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = Ty.getSizeInBits();</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> Sub = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_SUB;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32) {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a>) {</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::S_SUB_U32 : AMDGPU::S_ADD_U32;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a> =</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opc), DstReg)</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1))</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2));</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    }</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">hasAddNoCarry</a>()) {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::V_SUB_U32_e64 : AMDGPU::V_ADD_U32_e64;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(Opc));</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    }</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = Sub ? AMDGPU::V_SUB_CO_U32_e64 : AMDGPU::V_ADD_CO_U32_e64;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnusedCarry</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>());</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opc), DstReg)</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UnusedCarry</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1))</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">Add</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  }</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Sub &amp;&amp; <span class="stringliteral">&quot;illegal sub should not reach here&quot;</span>);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a> ? AMDGPU::SReg_64_XEXECRegClass : AMDGPU::VReg_64RegClass;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HalfRC</a></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a> ? AMDGPU::SReg_32RegClass : AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo1</a>(getSubOperand64(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HalfRC</a>, AMDGPU::sub0));</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo2</a>(getSubOperand64(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HalfRC</a>, AMDGPU::sub0));</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi1</a>(getSubOperand64(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HalfRC</a>, AMDGPU::sub1));</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi2</a>(getSubOperand64(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HalfRC</a>, AMDGPU::sub1));</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstLo</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HalfRC</a>);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstHi</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HalfRC</a>);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSALU</a>) {</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_ADD_U32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstLo</a>)</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo1</a>)</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo2</a>);</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_ADDC_U32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstHi</a>)</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi1</a>)</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi2</a>);</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryRC</a> = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>();</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryRC</a>);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_ADD_CO_U32_e64), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstLo</a>)</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryReg</a>)</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo1</a>)</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo2</a>)</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Addc</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_ADDC_U32_e64), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstHi</a>)</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryRC</a>), <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi1</a>)</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi2</a>)</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryReg</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Addc</a>, TII, TRI, RBI))</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  }</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstLo</a>)</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstHi</a>)</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, RC, *MRI))</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>}</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_UADDO_USUBO_UADDE_USUBE(</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = <a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>-&gt;getParent();</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst0Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsAdd = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_UADDO ||</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>                     <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_UADDE;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasCarryIn</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_UADDE ||</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>                          <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_USUBE;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <span class="keywordflow">if</span> (isVCC(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1Reg</a>, *MRI)) {</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoCarryOpc</a> =</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>        IsAdd ? AMDGPU::V_ADD_CO_U32_e64 : AMDGPU::V_SUB_CO_U32_e64;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryOpc</a> = IsAdd ? AMDGPU::V_ADDC_U32_e64 : AMDGPU::V_SUBB_U32_e64;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasCarryIn</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryOpc</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoCarryOpc</a>));</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0));</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  }</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasCarryIn</a>) {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::SCC)</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(4).getReg());</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  }</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoCarryOpc</a> = IsAdd ? AMDGPU::S_ADD_U32 : AMDGPU::S_SUB_U32;</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryOpc</a> = IsAdd ? AMDGPU::S_ADDC_U32 : AMDGPU::S_SUBB_U32;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasCarryIn</a> ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CarryOpc</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoCarryOpc</a>), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst0Reg</a>)</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    .<a class="code hl_enumvalue" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    .<a class="code hl_enumvalue" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1Reg</a>)</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(AMDGPU::SCC);</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClassOrNull(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1Reg</a>))</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1Reg</a>, &amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst0Reg</a>, AMDGPU::SReg_32RegClass, *MRI) ||</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a>, AMDGPU::SReg_32RegClass, *MRI) ||</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>, AMDGPU::SReg_32RegClass, *MRI))</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasCarryIn</a> &amp;&amp;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(4).getReg(),</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>                                    AMDGPU::SReg_32RegClass, *MRI))</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>}</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// TODO: We should probably legalize these to only using 32-bit results.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_EXTRACT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(SrcReg);</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = SrcTy.getSizeInBits();</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="comment">// TODO: Should handle any multiple of 32 offset.</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm();</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> % 32 != 0 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &gt; 128)</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <span class="comment">// 16-bit operations really use 32-bit registers.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <span class="comment">// FIXME: Probably should not allow 16-bit G_EXTRACT results.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 16)</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = 32;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0), *MRI);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> || !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI))</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, *MRI, TRI);</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> =</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>, *MRI);</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>)</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">SIRegisterInfo::getSubRegFromChannel</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> / 32,</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>                                                         <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> / 32);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> = TRI.getSubClassWithSubReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>)</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  SrcReg = <a class="code hl_function" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">constrainOperandRegClass</a>(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, TRI, *MRI, TII, RBI, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                                    *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1));</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(TargetOpcode::COPY), DstReg)</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>}</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_MERGE_VALUES(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = SrcTy.getSizeInBits();</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> &lt; 32)</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>, *MRI);</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>)</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int16_t&gt;</a> SubRegs = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> / 8);</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(TargetOpcode::REG_SEQUENCE), DstReg);</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1);</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src.getReg(), <a class="code hl_function" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(Src.isUndef()));</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(SubRegs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>      = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Src, *MRI);</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> &amp;&amp; !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src.getReg(), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI))</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  }</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI))</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>}</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_UNMERGE_VALUES(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumDst</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() - 1;</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumDst</a>);</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = Src.getReg();</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstReg0</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstReg0</a>);</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(SrcReg);</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = SrcTy.getSizeInBits();</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, *MRI, TRI);</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> =</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>, *MRI);</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> || !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI))</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <span class="comment">// Note we could have mixed SGPR and VGPR destination banks for an SGPR</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  <span class="comment">// source, and this relies on the fact that the same subregister indices are</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  <span class="comment">// used for both.</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int16_t&gt;</a> SubRegs = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> / 8);</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumDst</a>; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(TargetOpcode::COPY), Dst.getReg())</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, SubRegs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>    <span class="comment">// Make sure the subregister index is valid for the source register.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> = TRI.getSubClassWithSubReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, SubRegs[<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> || !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI))</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>      TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, *MRI);</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> &amp;&amp; !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst.getReg(), *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI))</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  }</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>}</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_BUILD_VECTOR_TRUNC(</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="keywordflow">if</span> (selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">V2S16</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2, 16);</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(Dst) != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">V2S16</a>)</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Dst, *MRI, TRI);</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>-&gt;getID() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src1 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(Src0) != S32)</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSrc1</a> = <a class="code hl_function" href="namespacellvm.html#ab7a126ad8b2cae629952e6fafed8139b">getAnyConstantVRegValWithLookThrough</a>(Src1, *MRI, <span class="keyword">true</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSrc1</a>) {</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSrc0</a> =</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>        <a class="code hl_function" href="namespacellvm.html#ab7a126ad8b2cae629952e6fafed8139b">getAnyConstantVRegValWithLookThrough</a>(Src0, *MRI, <span class="keyword">true</span>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSrc0</a>) {</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>      <span class="keyword">const</span> int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">K0</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSrc0</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>      <span class="keyword">const</span> int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">K1</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSrc1</a>-&gt;Value.getSExtValue();</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo16</a> = <span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">K0</a>) &amp; 0xffff;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>      <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi16</a> = <span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">K1</a>) &amp; 0xffff;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_MOV_B32), Dst)</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Lo16</a> | (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Hi16</a> &lt;&lt; 16));</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst, AMDGPU::SReg_32RegClass, *MRI);</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>    }</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  }</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="comment">// TODO: This should probably be a combine somewhere</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <span class="comment">// (build_vector_trunc $src0, undef -&gt; copy $src0</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Def</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Src1, *MRI);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Def</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Def</a>-&gt;getOpcode() == AMDGPU::G_IMPLICIT_DEF) {</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(TII.get(AMDGPU::COPY));</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.RemoveOperand(2);</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst, AMDGPU::SReg_32RegClass, *MRI) &amp;&amp;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>           RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src0, AMDGPU::SReg_32RegClass, *MRI);</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  }</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc0</a>;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc1</a>;</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <span class="comment">// With multiple uses of the shift, this will duplicate the shift and</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="comment">// increase register pressure.</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="comment">// (build_vector_trunc (lshr_oneuse $src0, 16), (lshr_oneuse $src1, 16)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="comment">//  =&gt; (S_PACK_HH_B32_B16 $src0, $src1)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <span class="comment">// (build_vector_trunc $src0, (lshr_oneuse SReg_32:$src1, 16))</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <span class="comment">//  =&gt; (S_PACK_LH_B32_B16 $src0, $src1)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="comment">// (build_vector_trunc $src0, $src1)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="comment">//  =&gt; (S_PACK_LL_B32_B16 $src0, $src1)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Shift0</a> = <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>      Src0, *MRI, <a class="code hl_function" href="namespacellvm_1_1PatternMatch.html#a5be13f3abb6bddf7ad9747b077da5a0e">m_OneUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#ad7baea71af036277e3c15cee5c21351e">m_GLShr</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc0</a>), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a27f29a27e5d3b0d6222ade8ab95e2be5">m_SpecificICst</a>(16))));</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Shift1</a> = <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>      Src1, *MRI, <a class="code hl_function" href="namespacellvm_1_1PatternMatch.html#a5be13f3abb6bddf7ad9747b077da5a0e">m_OneUse</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#ad7baea71af036277e3c15cee5c21351e">m_GLShr</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc1</a>), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a27f29a27e5d3b0d6222ade8ab95e2be5">m_SpecificICst</a>(16))));</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <span class="keywordtype">unsigned</span> Opc = AMDGPU::S_PACK_LL_B32_B16;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Shift0</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Shift1</a>) {</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    Opc = AMDGPU::S_PACK_HH_B32_B16;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc0</a>);</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc1</a>);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Shift1</a>) {</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>    Opc = AMDGPU::S_PACK_LH_B32_B16;</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).setReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc1</a>);</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Shift0</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSrc1</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSrc1</a>-&gt;Value == 0) {</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    <span class="comment">// build_vector_trunc (lshr $src0, 16), 0 -&gt; s_lshr_b32 $src0, 16</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_LSHR_B32), Dst)</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShiftSrc0</a>)</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  }</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(TII.get(Opc));</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>}</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_PTR_ADD(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <span class="keywordflow">return</span> selectG_ADD_SUB(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>}</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_IMPLICIT_DEF(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <span class="comment">// FIXME: Interface for getConstrainedRegClassForOperand needs work. The</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="comment">// regbank check here is to know why getConstrainedRegClassForOperand failed.</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(MO, *MRI);</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordflow">if</span> ((!RC &amp;&amp; !<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegBankOrNull(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) ||</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>      (RC &amp;&amp; RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *RC, *MRI))) {</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(TargetOpcode::IMPLICIT_DEF));</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  }</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>}</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INSERT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span> </div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Src1Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>);</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg).getSizeInBits();</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSize</a> = Src1Ty.getSizeInBits();</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getImm();</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <span class="comment">// FIXME: These cases should have been illegal and unnecessary to check here.</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> % 32 != 0 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSize</a> % 32 != 0)</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="comment">// Currently not handled by getSubRegFromChannel.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSize</a> &gt; 128)</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> / 32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSize</a> / 32);</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> == AMDGPU::NoSubRegister)</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>, *MRI);</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>)</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Bank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a>, *MRI, TRI);</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Bank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>, *MRI, TRI);</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0RC</a> =</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Bank</a>, *MRI);</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1RC</a> =</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InsSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Bank</a>, *MRI);</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span> </div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  <span class="comment">// Deal with weird cases where the class only partially supports the subreg</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <span class="comment">// index.</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0RC</a> = TRI.getSubClassWithSubReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0RC</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0RC</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1RC</a>)</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI) ||</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0RC</a>, *MRI) ||</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1RC</a>, *MRI))</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(TargetOpcode::INSERT_SUBREG), DstReg)</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a>)</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>)</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>}</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_SBFX_UBFX(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OffsetReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>         <span class="stringliteral">&quot;scalar BFX instructions are expanded in regbankselect&quot;</span>);</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg()).getSizeInBits() == 32 &amp;&amp;</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>         <span class="stringliteral">&quot;64-bit vector BFX instructions are expanded in regbankselect&quot;</span>);</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="keywordtype">bool</span> IsSigned = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_SBFX;</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="keywordtype">unsigned</span> Opc = IsSigned ? AMDGPU::V_BFE_I32_e64 : AMDGPU::V_BFE_U32_e64;</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opc), DstReg)</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(OffsetReg)</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>                 .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WidthReg</a>);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>}</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectInterpP1F16(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0cfaf858a04f4c55a92005ab1ee5694c">getLDSBankCount</a>() != 16)</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Val</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(6).getReg();</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Val</a>, AMDGPU::SReg_32RegClass, *MRI) ||</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst, AMDGPU::VGPR_32RegClass, *MRI) ||</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src0, AMDGPU::VGPR_32RegClass, *MRI))</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <span class="comment">// This requires 2 instructions. It is possible to write a pattern to support</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <span class="comment">// this, but the generated isel emitter doesn&#39;t correctly deal with multiple</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>  <span class="comment">// output instructions using the same physical register input. The copy to m0</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <span class="comment">// is incorrectly placed before the second instruction.</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <span class="comment">// TODO: Match source modifiers.</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InterpMov</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span> </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Val</a>);</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_INTERP_MOV_F32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InterpMov</a>)</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(2)</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getImm())  <span class="comment">// $attr</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm()); <span class="comment">// $attrchan</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_INTERP_P1LV_F16), Dst)</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                          <span class="comment">// $src0_modifiers</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src0)                       <span class="comment">// $src0</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getImm())  <span class="comment">// $attr</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getImm())  <span class="comment">// $attrchan</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                          <span class="comment">// $src2_modifiers</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InterpMov</a>)                  <span class="comment">// $src2 - 2 f16 values selected by high</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getImm())  <span class="comment">// $high</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                          <span class="comment">// $clamp</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);                         <span class="comment">// $omod</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>}</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">// Writelane is special in that it can use SGPR and M0 (which would normally</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">// count as using the constant bus twice - but in this case it is allowed since</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">// the lane selector doesn&#39;t count as a use of the constant bus). However, it is</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">// still required to abide by the 1 SGPR rule. Fix this up if we might have</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">// multiple SGPRs.</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectWritelane(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  <span class="comment">// With a constant bus limit of at least 2, there&#39;s no issue.</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(AMDGPU::V_WRITELANE_B32) &gt; 1)</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDst</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneSelect</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDstIn</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg();</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_WRITELANE_B32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDst</a>);</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;ValueAndVReg&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSelect</a> =</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>      <a class="code hl_function" href="namespacellvm.html#a7066134eb9cf96753259fabef3c1bea7">getIConstantVRegValWithLookThrough</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneSelect</a>, *MRI);</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSelect</a>) {</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    <span class="comment">// The selector has to be an inline immediate, so we can use whatever for</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <span class="comment">// the other operands.</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Val);</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstSelect</a>-&gt;Value.getSExtValue() &amp;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>               <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">maskTrailingOnes&lt;uint64_t&gt;</a>(STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>()));</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;ValueAndVReg&gt;</a> ConstVal =</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>        <a class="code hl_function" href="namespacellvm.html#a7066134eb9cf96753259fabef3c1bea7">getIConstantVRegValWithLookThrough</a>(Val, *MRI);</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>    <span class="comment">// If the value written is an inline immediate, we can get away without a</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>    <span class="comment">// copy to m0.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>    <span class="keywordflow">if</span> (ConstVal &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(ConstVal-&gt;Value.getSExtValue(),</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>                                                 STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>())) {</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(ConstVal-&gt;Value.getSExtValue());</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneSelect</a>);</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Val);</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>      <span class="comment">// If the lane selector was originally in a VGPR and copied with</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>      <span class="comment">// readfirstlane, there&#39;s a hazard to read the same SGPR from the</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>      <span class="comment">// VALU. Constrain to a different SGPR to help avoid needing a nop later.</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneSelect</a>, AMDGPU::SReg_32_XM0RegClass, *MRI);</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LaneSelect</a>);</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(AMDGPU::M0);</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    }</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  }</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDstIn</a>);</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>}</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">// We need to handle this here because tablegen doesn&#39;t support matching</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">// instructions with multiple outputs.</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectDivScale(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst0</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst0</a>);</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32))</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>    Opc = AMDGPU::V_DIV_SCALE_F32_e64;</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Ty == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64))</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>    Opc = AMDGPU::V_DIV_SCALE_F64_e64;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  <span class="comment">// TODO: Match source modifiers.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Numer</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Denom</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg();</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ChooseDenom</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5).getImm();</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span> </div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ChooseDenom</a> != 0 ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Numer</a> : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Denom</a>;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opc), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst0</a>)</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Dst1</a>)</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)     <span class="comment">// $src0_modifiers</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(Src0)  <span class="comment">// $src0</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)     <span class="comment">// $src1_modifiers</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Denom</a>) <span class="comment">// $src1</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)     <span class="comment">// $src2_modifiers</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">addUse</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Numer</a>) <span class="comment">// $src2</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)     <span class="comment">// $clamp</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);    <span class="comment">// $omod</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>}</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INTRINSIC(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="keywordtype">unsigned</span> IntrinsicID = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getIntrinsicID();</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <span class="keywordflow">switch</span> (IntrinsicID) {</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_if_break: {</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>    <span class="comment">// FIXME: Manually selecting to avoid dealing with the SReg_1 trick</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>    <span class="comment">// SelectionDAG uses for wave32 vs wave64.</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), TII.get(AMDGPU::SI_IF_BREAK))</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0))</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>    <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg : { DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> })</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(Reg, TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>());</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  }</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_interp_p1_f16:</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>    <span class="keywordflow">return</span> selectInterpP1F16(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_wqm:</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>    <span class="keywordflow">return</span> constrainCopyLikeIntrin(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AMDGPU::WQM);</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_softwqm:</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    <span class="keywordflow">return</span> constrainCopyLikeIntrin(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AMDGPU::SOFT_WQM);</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_strict_wwm:</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_wwm:</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <span class="keywordflow">return</span> constrainCopyLikeIntrin(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AMDGPU::STRICT_WWM);</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_strict_wqm:</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>    <span class="keywordflow">return</span> constrainCopyLikeIntrin(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AMDGPU::STRICT_WQM);</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_writelane:</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>    <span class="keywordflow">return</span> selectWritelane(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_div_scale:</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>    <span class="keywordflow">return</span> selectDivScale(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_icmp:</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    <span class="keywordflow">return</span> selectIntrinsicIcmp(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ballot:</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>    <span class="keywordflow">return</span> selectBallot(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_reloc_constant:</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>    <span class="keywordflow">return</span> selectRelocConstant(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_groupstaticsize:</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>    <span class="keywordflow">return</span> selectGroupStaticSize(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <span class="keywordflow">case</span> Intrinsic::returnaddress:</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>    <span class="keywordflow">return</span> selectReturnAddress(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  }</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>}</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="foldopen" id="foldopen00978" data-start="{" data-end="}">
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">  978</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a>(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 32 &amp;&amp; <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 64)</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_NE_U32_e64 : AMDGPU::V_CMP_NE_U64_e64;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_EQ_U32_e64 : AMDGPU::V_CMP_EQ_U64_e64;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_GT_I32_e64 : AMDGPU::V_CMP_GT_I64_e64;</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_GE_I32_e64 : AMDGPU::V_CMP_GE_I64_e64;</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_LT_I32_e64 : AMDGPU::V_CMP_LT_I64_e64;</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_LE_I32_e64 : AMDGPU::V_CMP_LE_I64_e64;</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_GT_U32_e64 : AMDGPU::V_CMP_GT_U64_e64;</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_GE_U32_e64 : AMDGPU::V_CMP_GE_U64_e64;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_LT_U32_e64 : AMDGPU::V_CMP_LT_U64_e64;</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 32 ? AMDGPU::V_CMP_LE_U32_e64 : AMDGPU::V_CMP_LE_U64_e64;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  }</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>}</div>
</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="keywordtype">int</span> AMDGPUInstructionSelector::getS_CMPOpcode(<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>                                              <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64) {</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>    <span class="keywordflow">if</span> (!STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">hasScalarCompareEq64</a>())</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>      <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    <span class="keywordflow">switch</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>      <span class="keywordflow">return</span> AMDGPU::S_CMP_LG_U64;</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>      <span class="keywordflow">return</span> AMDGPU::S_CMP_EQ_U64;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>      <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>    }</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  }</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 32)</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) {</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>:</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LG_U32;</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">CmpInst::ICMP_EQ</a>:</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_EQ_U32;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>:</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_GT_I32;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">CmpInst::ICMP_SGE</a>:</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_GE_I32;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>:</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LT_I32;</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">CmpInst::ICMP_SLE</a>:</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LE_I32;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">CmpInst::ICMP_UGT</a>:</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_GT_U32;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">CmpInst::ICMP_UGE</a>:</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_GE_U32;</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">CmpInst::ICMP_ULT</a>:</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LT_U32;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">CmpInst::ICMP_ULE</a>:</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="keywordflow">return</span> AMDGPU::S_CMP_LE_U32;</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown condition code!&quot;</span>);</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  }</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>}</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_ICMP(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(SrcReg, *MRI, TRI);</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  <span class="keyword">auto</span> Pred = (<a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a>)<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getPredicate();</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <span class="keywordflow">if</span> (!isVCC(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a>, *MRI)) {</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>    <span class="keywordtype">int</span> Opcode = getS_CMPOpcode(Pred, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>    <span class="keywordflow">if</span> (Opcode == -1)</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ICmp = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode))</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a>)</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(AMDGPU::SCC);</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>    <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> =</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>        <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ICmp, TII, TRI, RBI) &amp;&amp;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>        RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a>, AMDGPU::SReg_32RegClass, *MRI);</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  }</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  <span class="keywordtype">int</span> Opcode = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a>(Pred, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <span class="keywordflow">if</span> (Opcode == -1)</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ICmp = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode),</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>            <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(ICmp-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>                               *TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>(), *MRI);</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ICmp, TII, TRI, RBI);</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>}</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectIntrinsicIcmp(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  <span class="keywordflow">if</span> (isVCC(Dst, *MRI))</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(Dst).getSizeInBits() != STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>())</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(SrcReg, *MRI, TRI);</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="keyword">auto</span> Pred = <span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a><span class="keyword">&gt;</span>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(4).getImm());</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1CmpInst.html#ad73f009e1b3b060bcdf6c2c1dd86600e">ICmpInst::isIntPredicate</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">ICmpInst::Predicate</a><span class="keyword">&gt;</span>(Pred))) {</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ICmp =</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::IMPLICIT_DEF), Dst);</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>    <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(ICmp-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>                                      *TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>(), *MRI))</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  }</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  <span class="keywordtype">int</span> Opcode = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a>(Pred, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <span class="keywordflow">if</span> (Opcode == -1)</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ICmp = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode), Dst)</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>                           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>                           .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(ICmp-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>(),</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>                               *MRI);</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ICmp, TII, TRI, RBI);</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>}</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span> </div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectBallot(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg).getSizeInBits();</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>())</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span> </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;ValueAndVReg&gt;</a> <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> =</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>      <a class="code hl_function" href="namespacellvm.html#a7066134eb9cf96753259fabef3c1bea7">getIConstantVRegValWithLookThrough</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg(), *MRI);</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span> </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasValue()) {</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>    <span class="keyword">const</span> int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> = <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getValue().Value.getSExtValue();</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1Value.html">Value</a> == 0) {</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>      <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::S_MOV_B64 : AMDGPU::S_MOV_B32;</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode), DstReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1Value.html">Value</a> == -1) { <span class="comment">// all ones</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::EXEC : AMDGPU::EXEC_LO;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), DstReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>    } <span class="keywordflow">else</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), DstReg).<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  }</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>}</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectRelocConstant(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>    TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(32, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>, *MRI);</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> || !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI))</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span> </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>-&gt;getID() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> *M = <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1GlobalValue.html#a739b30c811f1eece61b05320ddf44e5b">getParent</a>();</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDNode.html">MDNode</a> *<a class="code hl_class" href="classllvm_1_1Metadata.html">Metadata</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getMetadata();</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>  <span class="keyword">auto</span> <a class="code hl_variable" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#af0b71165db16633df4a356825edea094">SymbolName</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">cast&lt;MDString&gt;</a>(<a class="code hl_class" href="classllvm_1_1Metadata.html">Metadata</a>-&gt;getOperand(0))-&gt;getString();</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RelocSymbol</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">cast&lt;GlobalVariable&gt;</a>(</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>    M-&gt;getOrInsertGlobal(SymbolName, <a class="code hl_function" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(M-&gt;getContext())));</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(),</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>          TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> ? AMDGPU::V_MOV_B32_e32 : <a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S_MOV_B32</a>), DstReg)</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>    .addGlobalAddress(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RelocSymbol</a>, 0, <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>::MO_ABS32_LO);</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>}</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectGroupStaticSize(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <a class="code hl_enumeration" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cd">Triple::OSType</a> OS = <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>().<a class="code hl_function" href="classllvm_1_1TargetMachine.html#a33fe94054a904130a7c774f78423c8b7">getTargetTriple</a>().<a class="code hl_function" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>();</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mov</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::SGPRRegBankID ?</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>    AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Mov</a>), DstReg);</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span> </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  <span class="keywordflow">if</span> (OS == <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> || OS == <a class="code hl_enumvalue" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a>) {</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(MFI-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>());</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> *M = <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1GlobalValue.html#a739b30c811f1eece61b05320ddf44e5b">getParent</a>();</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>      = <a class="code hl_function" href="namespacellvm_1_1Intrinsic.html#a842176a2c8c60a94bc788454b0828ea2">Intrinsic::getDeclaration</a>(M, Intrinsic::amdgcn_groupstaticsize);</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a9117be19af857a7bdcee7bdf0279024c">addGlobalAddress</a>(GV, 0, <a class="code hl_enumvalue" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">SIInstrInfo::MO_ABS32_LO</a>);</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  }</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span> </div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>}</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectReturnAddress(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dst = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = Dst.getReg();</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm();</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>    = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(Dst, *MRI);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  <span class="keywordflow">if</span> (!RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">hasSubClassEq</a>(&amp;AMDGPU::SGPR_64RegClass) ||</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *RC, *MRI))</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span> </div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  <span class="comment">// Check for kernel and shader functions</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> != 0 ||</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>      <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_MOV_B64), DstReg)</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>  }</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>  <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  <span class="comment">// There is a call to @llvm.returnaddress in this function</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  MFI.<a class="code hl_function" href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">setReturnAddressIsTaken</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  <span class="comment">// Get the return address reg and mark it as an implicit live-in</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReturnAddrReg</a> = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">getReturnAddressReg</a>(<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>);</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LiveIn = <a class="code hl_function" href="namespacellvm.html#a02134e88cd18139c71d9274c7d287ac3">getFunctionLiveInPhysReg</a>(<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, TII, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ReturnAddrReg</a>,</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>                                             AMDGPU::SReg_64RegClass, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>);</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), DstReg)</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(LiveIn);</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>}</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectEndCfIntrinsic(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  <span class="comment">// FIXME: Manually selecting to avoid dealing with the SReg_1 trick</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  <span class="comment">// SelectionDAG uses for wave32 vs wave64.</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), TII.get(AMDGPU::SI_END_CF))</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1));</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClassOrNull(Reg))</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(Reg, TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>());</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>}</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectDSOrderedIntrinsic(</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classunsigned.html">Intrinsic::ID</a> IntrID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexOperand</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(7).getImm();</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRelease</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(8).getImm() != 0;</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveDone</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(9).getImm() != 0;</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span> </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveDone</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRelease</a>)</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count: wave_done requires wave_release&quot;</span>);</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrderedCountIndex</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexOperand</a> &amp; 0x3f;</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexOperand</a> &amp;= ~0x3f;</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CountDw</a> = 0;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>) {</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CountDw</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexOperand</a> &gt;&gt; 24) &amp; 0xf;</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexOperand</a> &amp;= ~(0xf &lt;&lt; 24);</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CountDw &lt; 1 || CountDw &gt;</a> 4) {</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>      <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>        <span class="stringliteral">&quot;ds_ordered_count: dword count must be between 1 and 4&quot;</span>);</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>    }</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  }</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span> </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IndexOperand</a>)</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;ds_ordered_count: bad index operand&quot;</span>);</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> = IntrID == Intrinsic::amdgcn_ds_ordered_add ? 0 : 1;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShaderType</a> = <a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a8221c74806acd5e0e133095c1bd6a3ce">SIInstrInfo::getDSShaderTypeValue</a>(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>);</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset0</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrderedCountIndex</a> &lt;&lt; 2;</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset1</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveRelease</a> | (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveDone</a> &lt;&lt; 1) | (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShaderType</a> &lt;&lt; 2) |</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>                     (<a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> &lt;&lt; 4);</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span> </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">AMDGPUSubtarget::GFX10</a>)</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset1</a> |= (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CountDw</a> - 1) &lt;&lt; 6;</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span> </div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset0</a> | (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset1</a> &lt;&lt; 8);</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Val</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Val</a>);</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a953a5ba3766c4aea8d9b8eeeba722679">DS</a> =</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::DS_ORDERED_COUNT), DstReg)</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ValReg)</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span> </div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Val</a>, AMDGPU::SReg_32RegClass, *MRI))</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*DS, TII, TRI, RBI);</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>}</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="foldopen" id="foldopen01331" data-start="{" data-end="}">
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a6a4ecac5b11f0caf472f0f4845f8f910"> 1331</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a6a4ecac5b11f0caf472f0f4845f8f910">gwsIntrinToOpcode</a>(<span class="keywordtype">unsigned</span> IntrID) {</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>  <span class="keywordflow">switch</span> (IntrID) {</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>    <span class="keywordflow">return</span> AMDGPU::DS_GWS_INIT;</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>    <span class="keywordflow">return</span> AMDGPU::DS_GWS_BARRIER;</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>    <span class="keywordflow">return</span> AMDGPU::DS_GWS_SEMA_V;</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br:</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>    <span class="keywordflow">return</span> AMDGPU::DS_GWS_SEMA_BR;</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>    <span class="keywordflow">return</span> AMDGPU::DS_GWS_SEMA_P;</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all:</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="keywordflow">return</span> AMDGPU::DS_GWS_SEMA_RELEASE_ALL;</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not a gws intrinsic&quot;</span>);</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  }</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>}</div>
</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectDSGWSIntrinsic(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>                                                     <a class="code hl_class" href="classunsigned.html">Intrinsic::ID</a> IID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  <span class="keywordflow">if</span> (IID == Intrinsic::amdgcn_ds_gws_sema_release_all &amp;&amp;</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>      !STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad6b3273818698235f76b04db7793dd12">hasGWSSemaReleaseAll</a>())</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span> </div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  <span class="comment">// intrinsic ID, vsrc, offset</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVSrc</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() == 3;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVSrc</a> || <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() == 2);</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BaseOffset = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVSrc</a> ? 2 : 1).<a class="code hl_function" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>();</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(BaseOffset, *MRI, TRI);</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetRB</a>-&gt;getID() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetDef</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(BaseOffset, *MRI);</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetDef</a>);</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span> </div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>;</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Readfirstlane</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  <span class="comment">// If we legalized the VGPR input, strip out the readfirstlane to analyze the</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>  <span class="comment">// incoming offset, in case there&#39;s an add of a constant. We&#39;ll have to put it</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>  <span class="comment">// back later.</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetDef</a>-&gt;getOpcode() == AMDGPU::V_READFIRSTLANE_B32) {</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Readfirstlane</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetDef</a>;</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>    BaseOffset = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetDef</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetDef</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(BaseOffset, *MRI);</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  }</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetDef</a>-&gt;getOpcode() == AMDGPU::G_CONSTANT) {</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>    <span class="comment">// If we have a constant offset, try to use the 0 in m0 as the base.</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>    <span class="comment">// TODO: Look into changing the default m0 initialization value. If the</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>    <span class="comment">// default -1 only set the low 16-bits, we could leave it as-is and add 1 to</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>    <span class="comment">// the immediate offset.</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetDef</a>-&gt;getOperand(1).getCImm()-&gt;getZExtValue();</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_MOV_B32), AMDGPU::M0)</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    std::tie(BaseOffset, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>) =</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">AMDGPU::getBaseWithConstantOffset</a>(*MRI, BaseOffset);</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Readfirstlane</a>) {</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>      <span class="comment">// We have the constant offset now, so put the readfirstlane back on the</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>      <span class="comment">// variable component.</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>      <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(BaseOffset, AMDGPU::VGPR_32RegClass, *MRI))</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Readfirstlane</a>-&gt;getOperand(1).setReg(BaseOffset);</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>      BaseOffset = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Readfirstlane</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>      <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(BaseOffset,</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>                                        AMDGPU::SReg_32RegClass, *MRI))</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>    }</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Base</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_LSHL_B32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Base</a>)</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(BaseOffset)</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">M0Base</a>);</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  }</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  <span class="comment">// The resource id offset is computed as (&lt;isa opaque base&gt; + M0[21:16] +</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  <span class="comment">// offset field) % 64. Some versions of the programming guide omit the m0</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>  <span class="comment">// part, or claim it&#39;s from offset 0.</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a6a4ecac5b11f0caf472f0f4845f8f910">gwsIntrinToOpcode</a>(IID)));</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span> </div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVSrc</a>) {</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VSrc</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span> </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>    <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">needsAlignedVGPRs</a>()) {</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>      <span class="comment">// Add implicit aligned super-reg to force alignment on the data operand.</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277ab502f975742e9bff6d6dd7b49439b806">Undef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;*MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::IMPLICIT_DEF), Undef);</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVR</a> =</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>          <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VReg_64_Align2RegClass);</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;*MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVR</a>)</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VSrc</a>, 0, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getSubReg())</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Undef)</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVR</a>, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVR</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VSrc</a>);</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>    }</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span> </div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>    <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VSrc</a>, AMDGPU::VGPR_32RegClass, *MRI))</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>  }</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span> </div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>)</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>     .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span> </div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>}</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span> </div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectDSAppendConsume(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>                                                      <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsAppend</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>);</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGDS</a> = PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaa5b71ba6fa435ec288aba849e113721a7">AMDGPUAS::REGION_ADDRESS</a>;</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span> </div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) = selectDS1Addr1OffsetImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2));</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  <span class="comment">// TODO: Should this try to look through readfirstlane like GWS?</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>  <span class="keywordflow">if</span> (!isDSOffsetLegal(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) {</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  }</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span> </div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsAppend</a> ? AMDGPU::DS_APPEND : AMDGPU::DS_CONSUME;</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span> </div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>);</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, AMDGPU::SReg_32RegClass, *MRI))</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opc), <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGDS</a> ? -1 : 0)</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>    .cloneMemRefs(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>}</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span> </div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectSBarrier(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="keywordflow">if</span> (TM.<a class="code hl_function" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() &gt; <a class="code hl_enumvalue" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>) {</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WGSize</a> = STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">getFlatWorkGroupSizes</a>(<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>()).second;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WGSize</a> &lt;= STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>()) {</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::WAVE_BARRIER));</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>    }</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>  }</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>  <span class="keywordflow">return</span> selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>}</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span> </div>
<div class="foldopen" id="foldopen01502" data-start="{" data-end="}">
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a5b39d405001650be13c2a2415d3d42f9"> 1502</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a5b39d405001650be13c2a2415d3d42f9">parseTexFail</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TexFailCtrl</a>, <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TFE</a>, <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LWE</a>,</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>                         <span class="keywordtype">bool</span> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsTexFail</a>) {</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TexFailCtrl</a>)</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsTexFail</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span> </div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TFE</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TexFailCtrl</a> &amp; 0x1) ? <span class="keyword">true</span> : <span class="keyword">false</span>;</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TexFailCtrl</a> &amp;= ~(<a class="code hl_class" href="classuint64__t.html">uint64_t</a>)0x1;</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LWE</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TexFailCtrl</a> &amp; 0x2) ? <span class="keyword">true</span> : <span class="keyword">false</span>;</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TexFailCtrl</a> &amp;= ~(<a class="code hl_class" href="classuint64__t.html">uint64_t</a>)0x2;</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span> </div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TexFailCtrl</a> == 0;</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>}</div>
</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span> </div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectImageIntrinsic(</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *<a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span> </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode =</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>    <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">AMDGPU::getMIMGBaseOpcodeInfo</a>(<a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;BaseOpcode);</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DimInfo</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">AMDGPU::getMIMGDimInfo</a>(<a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;Dim);</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrOpcode</a> = <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;BaseOpcode;</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGFX10Plus</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">AMDGPU::isGFX10Plus</a>(STI);</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span> </div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumExplicitDefs() + 1;</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span> </div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a>;</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataTy</a>;</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a> = -1;</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsD16</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD_D16 ||</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE_D16;</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span> </div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unorm</a>;</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>  <span class="keywordflow">if</span> (!BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">Sampler</a>)</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unorm</a> = <span class="keyword">true</span>;</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unorm</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;UnormIndex).getImm() != 0;</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TFE</a>;</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LWE</a>;</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsTexFail</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a5b39d405001650be13c2a2415d3d42f9">parseTexFail</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;TexFailCtrlIndex).getImm(),</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TFE</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LWE</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsTexFail</a>))</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> Flags = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;NumArgs).getImm();</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsA16</a> = (Flags &amp; 1) != 0;</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsG16</a> = (Flags &amp; 2) != 0;</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span> </div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  <span class="comment">// A16 implies 16 bit gradients if subtarget doesn&#39;t support G16</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsA16</a> &amp;&amp; !STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#aaac87839eb0077c44120678bcab56bc9">hasG16</a>() &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsG16</a>)</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>  <span class="keywordtype">unsigned</span> DMask = 0;</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DMaskLanes</a> = 0;</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">Atomic</a>) {</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>    <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>);</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span> </div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>    <span class="comment">// Be careful to allow atomic swap on 16-bit element vectors.</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    <span class="keyword">const</span> <span class="keywordtype">bool</span> Is64Bit = BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">AtomicX2</a> ?</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>      Ty.getSizeInBits() == 128 :</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>      Ty.getSizeInBits() == 64;</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>    <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">AtomicX2</a>) {</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg() == AMDGPU::NoRegister);</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span> </div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>      DMask = Is64Bit ? 0xf : 0x3;</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a> = Is64Bit ? 4 : 2;</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>      DMask = Is64Bit ? 0x3 : 0x1;</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a> = Is64Bit ? 2 : 1;</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>    }</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>    DMask = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;DMaskIndex).getImm();</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DMaskLanes</a> = BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">Gather4</a> ? 4 : <a class="code hl_function" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(DMask);</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span> </div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>    <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">Store</a>) {</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>);</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataTy</a>.getSizeInBits() + 31) / 32;</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a>);</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DMaskLanes</a>;</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span> </div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsD16</a> &amp;&amp; !STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">hasUnpackedD16VMem</a>())</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DMaskLanes</a> + 1) / 2;</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>    }</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>  }</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span> </div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>  <span class="comment">// Set G16 opcode</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsG16</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsA16</a>) {</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">AMDGPU::MIMGG16MappingInfo</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">G16MappingInfo</a> =</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">AMDGPU::getMIMGG16MappingInfo</a>(<a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;BaseOpcode);</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">G16MappingInfo</a>);</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrOpcode</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">G16MappingInfo</a>-&gt;G16; <span class="comment">// set opcode to variant with _g16</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>  }</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  <span class="comment">// TODO: Check this in verifier.</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsTexFail</a> || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DMaskLanes</a> &gt;= 1) &amp;&amp; <span class="stringliteral">&quot;should have legalized this&quot;</span>);</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">CPol</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;CachePolicyIndex).getImm();</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">Atomic</a>)</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">CPol</a> |= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">AMDGPU::CPol::GLC</a>; <span class="comment">// TODO no-return optimization</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>  <span class="keywordflow">if</span> (CPol &amp; ~<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a">AMDGPU::CPol::ALL</a>)</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrRegs</a> = 0;</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrDwords</a> = 0;</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;VAddrStart; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;VAddrEnd; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>    <span class="comment">// Skip the $noregs and 0s inserted during legalization.</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrOp</a>.isReg())</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>      <span class="keywordflow">continue</span>; <span class="comment">// XXX - Break?</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span> </div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrOp</a>.getReg();</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>)</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span> </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>    ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrRegs</a>;</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrDwords</a> += (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>).getSizeInBits() + 31) / 32;</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  }</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>  <span class="comment">// The legalizer preprocessed the intrinsic arguments. If we aren&#39;t using</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  <span class="comment">// NSA, these should have beeen packed into a single value in the first</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>  <span class="comment">// address register</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseNSA</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrRegs</a> != 1 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrDwords</a> == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrRegs</a>;</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseNSA</a> &amp;&amp; !STI.hasFeature(AMDGPU::FeatureNSAEncoding)) {</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Trying to use NSA on non-NSA target\n&quot;</span>);</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>  }</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span> </div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsTexFail</a>)</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>    ++<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a>;</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  <span class="keywordtype">int</span> Opcode = -1;</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGFX10Plus</a>) {</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>    Opcode = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrOpcode</a>,</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>                                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseNSA</a> ? AMDGPU::MIMGEncGfx10NSA</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>                                          : <a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MIMGEncGfx10Default</a>,</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>                                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrDwords</a>);</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>    <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a>)</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>      Opcode = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrOpcode</a>, AMDGPU::MIMGEncGfx8,</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>                                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrDwords</a>);</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>    <span class="keywordflow">if</span> (Opcode == -1)</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>      Opcode = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IntrOpcode</a>, AMDGPU::MIMGEncGfx6,</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>                                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVDataDwords</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrDwords</a>);</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>  }</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Opcode != -1);</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode))</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span> </div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a>) {</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>    <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">AtomicX2</a>) {</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a>).getSizeInBits() == 64;</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? &amp;AMDGPU::VReg_128RegClass : &amp;<a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VReg_64RegClass</a>);</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::sub0_sub1 : AMDGPU::sub0;</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(TmpReg);</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>      <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;use_empty(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a>)) {</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a>)</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>      }</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span> </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">addDef</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a>); <span class="comment">// vdata output</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>    }</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  }</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span> </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>)</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>); <span class="comment">// vdata input</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumVAddrRegs</a>; ++<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;VAddrStart + <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.isReg()) {</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>() != 0);</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>      MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1SrcOp.html">SrcOp</a>.<a class="code hl_function" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>());</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>    }</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>  }</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span> </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;RsrcIndex).getReg());</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">Sampler</a>)</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgOffset</a> + <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>-&gt;SampIndex).getReg());</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(DMask); <span class="comment">// dmask</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGFX10Plus</a>)</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DimInfo</a>-&gt;Encoding);</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Unorm</a>);</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(CPol);</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsA16</a> &amp;&amp;  <span class="comment">// a16 or r128</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>             STI.hasFeature(AMDGPU::FeatureR128A16) ? -1 : 0);</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGFX10Plus</a>)</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsA16</a> ? -1 : 0);</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span> </div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TFE</a>); <span class="comment">// tfe</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LWE</a>); <span class="comment">// lwe</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsGFX10Plus</a>)</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DimInfo</a>-&gt;DA ? -1 : 0);</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  <span class="keywordflow">if</span> (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">HasD16</a>)</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsD16</a> ? -1 : 0);</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span> </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsTexFail</a>) {</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>    <span class="comment">// An image load instruction with TFE/LWE only conditionally writes to its</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>    <span class="comment">// result registers. Initialize them to zero so that we always get well</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>    <span class="comment">// defined result values.</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>);</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Tied = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;cloneVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataOut</a>);</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Zero = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_MOV_B32_e32), Zero)</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>    <span class="keyword">auto</span> Parts = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClass(Tied), 4);</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>    <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a92348ae76d31e89c8201b89c0eeb00cb">usePRTStrictNull</a>()) {</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>      <span class="comment">// With enable-prt-strict-null enabled, initialize all result registers to</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>      <span class="comment">// zero.</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>      <span class="keyword">auto</span> RegSeq =</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), Tied);</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span> Sub : Parts)</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>        RegSeq.addReg(Zero).addImm(Sub);</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>      <span class="comment">// With enable-prt-strict-null disabled, only initialize the extra TFE/LWE</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>      <span class="comment">// result register.</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277ab502f975742e9bff6d6dd7b49439b806">Undef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::IMPLICIT_DEF), Undef);</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>      <span class="keyword">auto</span> RegSeq =</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>          <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, *MIB, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), Tied);</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>      <span class="keywordflow">for</span> (<span class="keyword">auto</span> Sub : Parts.drop_back(1))</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>        RegSeq.addReg(<a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277ab502f975742e9bff6d6dd7b49439b806">Undef</a>).addImm(Sub);</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>      RegSeq.addReg(Zero).addImm(Parts.back());</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>    }</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Tied, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>    MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(0, MIB-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1);</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>  }</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span> </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>}</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INTRINSIC_W_SIDE_EFFECTS(</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>  <span class="keywordtype">unsigned</span> IntrinsicID = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getIntrinsicID();</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>  <span class="keywordflow">switch</span> (IntrinsicID) {</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_end_cf:</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>    <span class="keywordflow">return</span> selectEndCfIntrinsic(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_add:</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_ordered_swap:</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>    <span class="keywordflow">return</span> selectDSOrderedIntrinsic(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, IntrinsicID);</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_init:</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_barrier:</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_v:</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_br:</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_p:</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_gws_sema_release_all:</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>    <span class="keywordflow">return</span> selectDSGWSIntrinsic(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, IntrinsicID);</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_append:</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>    <span class="keywordflow">return</span> selectDSAppendConsume(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_ds_consume:</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>    <span class="keywordflow">return</span> selectDSAppendConsume(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">false</span>);</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_s_barrier:</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>    <span class="keywordflow">return</span> selectSBarrier(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>  <span class="keywordflow">case</span> Intrinsic::amdgcn_global_atomic_fadd:</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>    <span class="keywordflow">return</span> selectGlobalAtomicFadd(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  <span class="keywordflow">default</span>: {</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>  }</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  }</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>}</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_SELECT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>  <span class="keywordflow">if</span> (selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span> </div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span> </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &lt;= 32 || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64);</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CCOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a> = CCOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>  <span class="keywordflow">if</span> (!isVCC(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a>, *MRI)) {</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelectOpcode</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 64 ? AMDGPU::S_CSELECT_B64 :</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>                                         AMDGPU::S_CSELECT_B32;</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopySCC</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::SCC)</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a>);</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>    <span class="comment">// The generic constrainSelectedInstRegOperands doesn&#39;t work for the scc register</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>    <span class="comment">// bank, because it does not cover the register class that we used to represent</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>    <span class="comment">// for it.  So we need to manually set the register class here.</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClassOrNull(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a>))</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>        <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CCReg</a>, TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(CCOp, *MRI));</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SelectOpcode</a>), DstReg)</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>            .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3));</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span> </div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>    <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> |= <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Select, TII, TRI, RBI);</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> |= <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CopySCC</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>  }</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span> </div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>  <span class="comment">// Wide VGPR select should have been split in RegBankSelect.</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &gt; 32)</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span> </div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">Select</a> =</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_CNDMASK_B32_e64), DstReg)</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(3))</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2))</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>              .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1));</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span> </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*Select, TII, TRI, RBI);</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>;</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>}</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span> </div>
<div class="foldopen" id="foldopen01830" data-start="{" data-end="}">
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75"> 1830</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) {</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>  <span class="keywordflow">case</span> 32:</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>    <span class="keywordflow">return</span> AMDGPU::sub0;</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>  <span class="keywordflow">case</span> 64:</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>    <span class="keywordflow">return</span> AMDGPU::sub0_sub1;</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>  <span class="keywordflow">case</span> 96:</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2;</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  <span class="keywordflow">case</span> 128:</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2_sub3;</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>  <span class="keywordflow">case</span> 256:</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>    <span class="keywordflow">return</span> AMDGPU::sub0_sub1_sub2_sub3_sub4_sub5_sub6_sub7;</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &lt; 32)</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>      <span class="keywordflow">return</span> AMDGPU::sub0;</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> &gt; 256)</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>      <span class="keywordflow">return</span> -1;</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(<a class="code hl_function" href="namespacellvm.html#a5542d44947f8d964b5ce3b20ea719b44">PowerOf2Ceil</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>));</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>  }</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>}</div>
</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span> </div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_TRUNC(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(SrcReg);</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span> </div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, *MRI, TRI);</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>;</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> == S1) {</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>    <span class="comment">// This is a special case. We don&#39;t treat s1 for legalization artifacts as</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>    <span class="comment">// vcc booleans.</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>;</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>)</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  }</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span> </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span> </div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = SrcTy.getSizeInBits();</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span> </div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>    = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>, *MRI);</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>    = TRI.<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>, *MRI);</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>)</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span> </div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI) ||</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI)) {</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to constrain G_TRUNC\n&quot;</span>);</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>  }</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span> </div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> == <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2, 16) &amp;&amp; SrcTy == <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2, 32)) {</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span> </div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LoReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> HiReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), LoReg)</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), HiReg)</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, AMDGPU::sub1);</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span> </div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> &amp;&amp; STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a1fc1d6d384bfb39f6a1ad286154258a5">hasSDWA</a>()) {</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>      <span class="comment">// Write the low 16-bits of the high element into the high 16-bits of the</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>      <span class="comment">// low element.</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a> =</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_MOV_B32_sdwa), DstReg)</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                             <span class="comment">// $src0_modifiers</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(HiReg)                         <span class="comment">// $src0</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                             <span class="comment">// $clamp</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">AMDGPU::SDWA::WORD_1</a>)          <span class="comment">// $dst_sel</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">AMDGPU::SDWA::UNUSED_PRESERVE</a>) <span class="comment">// $dst_unused</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">AMDGPU::SDWA::WORD_0</a>)          <span class="comment">// $src0_sel</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(LoReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a>-&gt;tieOperands(0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a>-&gt;getNumOperands() - 1);</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>);</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a>) {</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_LSHLREV_B32_e64), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a>)</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16)</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(HiReg);</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_LSHL_B32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a>)</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(HiReg)</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>      }</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span> </div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>      <span class="keywordtype">unsigned</span> MovOpc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32;</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>      <span class="keywordtype">unsigned</span> AndOpc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> ? AMDGPU::V_AND_B32_e64 : AMDGPU::S_AND_B32;</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>      <span class="keywordtype">unsigned</span> OrOpc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> ? AMDGPU::V_OR_B32_e64 : AMDGPU::S_OR_B32;</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span> </div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(MovOpc), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmReg</a>)</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0xffff);</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AndOpc), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a>)</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(LoReg)</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmReg</a>);</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(OrOpc), DstReg)</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg0</a>)</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TmpReg1</a>);</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>    }</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span> </div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>  }</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isScalar())</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span> </div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> &gt; 32) {</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>    <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>);</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a> == -1)</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span> </div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>    <span class="comment">// Deal with weird cases where the class only partially supports the subreg</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>    <span class="comment">// index.</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcWithSubRC</a></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>      = TRI.getSubClassWithSubReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a>);</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcWithSubRC</a>)</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span> </div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcWithSubRC</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>) {</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>      <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcWithSubRC</a>, *MRI))</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>    }</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span> </div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).setSubReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SubRegIdx</a>);</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>  }</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span> </div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(TargetOpcode::COPY));</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>}</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment"></span> </div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment">/// \returns true if a bitmask for \p Size bits will be an inline immediate.</span></div>
<div class="foldopen" id="foldopen01972" data-start="{" data-end="}">
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42"> 1972</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <span class="keywordtype">unsigned</span> &amp;Mask) {</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>  Mask = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">maskTrailingOnes&lt;unsigned&gt;</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>  <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SignedMask</a> = <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(Mask);</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SignedMask</a> &gt;= -16 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SignedMask</a> &lt;= 64;</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>}</div>
</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span> </div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">// Like RegisterBankInfo::getRegBank, but don&#39;t assume vcc for s1.</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *AMDGPUInstructionSelector::getArtifactRegBank(</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrRegBank</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClassOrRegBank(Reg);</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&gt;())</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RB</a>;</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span> </div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <span class="comment">// Ignore the type, since we don&#39;t use vcc in artifacts.</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>  <span class="keywordflow">if</span> (<span class="keyword">auto</span> *RC = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegClassOrBank</a>.dyn_cast&lt;<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&gt;())</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>    <span class="keywordflow">return</span> &amp;RBI.<a class="code hl_function" href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a>(*RC, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a>());</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>}</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span> </div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_SZA_EXT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_SEXT_INREG;</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>  <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_SEXT || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InReg</a>;</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span> </div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(SrcReg);</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_SEXT_INREG ?</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getImm() : SrcTy.getSizeInBits();</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits();</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.isScalar())</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>  <span class="comment">// Artifact casts should never use vcc.</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a> = getArtifactRegBank(SrcReg, *MRI, TRI);</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span> </div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>  <span class="comment">// FIXME: This should probably be illegal and split earlier.</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == AMDGPU::G_ANYEXT) {</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt;= 32)</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>      <span class="keywordflow">return</span> selectCOPY(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span> </div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> =</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>        <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForTypeOnBank(SrcTy, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>, *MRI);</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>        <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForSizeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstBank</a>, *MRI);</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span> </div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> UndefReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>);</div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::IMPLICIT_DEF), UndefReg);</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(UndefReg)</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span> </div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>    <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI) &amp;&amp;</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>           RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI);</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>  }</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span> </div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>-&gt;getID() == AMDGPU::VGPRRegBankID &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt;= 32) {</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>    <span class="comment">// 64-bit should have been split up in RegBankSelect</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span> </div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>    <span class="comment">// Try to use an and with a mask if it will save code size.</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#afdc93647e76bc4828318aa002d7e47df">Mask</a>;</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> &amp;&amp; <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>, Mask)) {</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI =</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_AND_B32_e32), DstReg)</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mask)</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, TII, TRI, RBI);</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>    }</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span> </div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BFE</a> = <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::V_BFE_I32_e64 : AMDGPU::V_BFE_U32_e64;</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ExtI =</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BFE</a>), DstReg)</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// Offset</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>); <span class="comment">// Width</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*ExtI, TII, TRI, RBI);</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>  }</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcBank</a>-&gt;getID() == AMDGPU::SGPRRegBankID &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &lt;= 64) {</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InReg</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &gt; 32 ?</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>      AMDGPU::SReg_64RegClass : AMDGPU::SReg_32RegClass;</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>    <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI))</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span> </div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>    <span class="keywordflow">if</span> (<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> == 32 &amp;&amp; (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> == 8 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> == 16)) {</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SextOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> == 8 ?</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>        AMDGPU::S_SEXT_I32_I8 : AMDGPU::S_SEXT_I32_I16;</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SextOpc</a>), DstReg)</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_32RegClass, *MRI);</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>    }</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span> </div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BFE64</a> = <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::S_BFE_I64 : AMDGPU::S_BFE_U64;</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BFE32</a> = <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> ? AMDGPU::S_BFE_I32 : AMDGPU::S_BFE_U32;</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>    <span class="comment">// Scalar BFE is encoded as S1[5:0] = offset, S1[22:16]= width.</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstSize</a> &gt; 32 &amp;&amp; (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> &lt;= 32 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InReg</a>)) {</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>      <span class="comment">// We need a 64-bit register source, but the high bits don&#39;t matter.</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> UndefReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InReg</a> ? AMDGPU::sub0 : 0;</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::IMPLICIT_DEF), UndefReg);</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a>)</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(UndefReg)</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span> </div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BFE64</a>), DstReg)</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtReg</a>)</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> &lt;&lt; 16);</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span> </div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>      <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>      <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_64RegClass, *MRI);</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>    }</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span> </div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#afdc93647e76bc4828318aa002d7e47df">Mask</a>;</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a> &amp;&amp; <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a>, Mask)) {</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_AND_B32), DstReg)</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mask);</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BFE32</a>), DstReg)</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcSize</a> &lt;&lt; 16);</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>    }</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span> </div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>    <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, AMDGPU::SReg_32RegClass, *MRI);</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>  }</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span> </div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>}</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span> </div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_CONSTANT(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImmOp = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1);</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg).getSizeInBits();</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>  <span class="comment">// The AMDGPU backend only supports Imm operands and not CImm or FPImm.</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>  <span class="keywordflow">if</span> (ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>()) {</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm = ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">getFPImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#a32aa14715eeb813d764fcf20f161f0a1">getValueAPF</a>().<a class="code hl_function" href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">bitcastToAPInt</a>();</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>    ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(Imm.<a class="code hl_function" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>()) {</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>    ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">ChangeToImmediate</a>(ImmOp.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">getCImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">getSExtValue</a>());</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not supported by g_constants&quot;</span>);</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  }</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span> </div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSgpr</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span> </div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>  <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::VCCRegBankID) {</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>    Opcode = STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>() ? AMDGPU::S_MOV_B32 : AMDGPU::S_MOV_B64;</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>    Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSgpr</a> ? AMDGPU::S_MOV_B32 : AMDGPU::V_MOV_B32_e32;</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span> </div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>    <span class="comment">// We should never produce s1 values on banks other than VCC. If the user of</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>    <span class="comment">// this already constrained the register, we may incorrectly think it&#39;s VCC</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>    <span class="comment">// if it wasn&#39;t originally.</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> == 1)</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>  }</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 64) {</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(Opcode));</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addImplicitDefUseOperands(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>);</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TII, TRI, RBI);</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>  }</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span> </div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span> </div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> Imm(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm());</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResInst</a>;</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSgpr</a> &amp;&amp; TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Imm)) {</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResInst</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_MOV_B64), DstReg)</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm());</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSgpr</a> ?</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>      &amp;AMDGPU::SReg_32RegClass : &amp;AMDGPU::VGPR_32RegClass;</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LoReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(RC);</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> HiReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(RC);</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span> </div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode), LoReg)</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Imm.<a class="code hl_function" href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">trunc</a>(32).<a class="code hl_function" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span> </div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode), HiReg)</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Imm.<a class="code hl_function" href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">ashr</a>(32).<a class="code hl_function" href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">getZExtValue</a>());</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span> </div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResInst</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(LoReg)</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(HiReg)</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>  }</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span> </div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>  <span class="comment">// We can&#39;t call constrainSelectedInstRegOperands here, because it doesn&#39;t</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>  <span class="comment">// work for target independent opcodes</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> =</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>    <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getConstrainedRegClassForOperand(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ResInst</a>-&gt;getOperand(0), *MRI);</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>)</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI);</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>}</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span> </div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_FNEG(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>  <span class="comment">// Only manually handle the f64 SGPR case.</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>  <span class="comment">// FIXME: This is a workaround for 2.5 different tablegen problems. Because</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>  <span class="comment">// the bit ops theoretically have a second result due to the implicit def of</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>  <span class="comment">// SCC, the GlobalISelEmitter is overly conservative and rejects it. Fixing</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>  <span class="comment">// that is easy by disabling the check. The result works, but uses a</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>  <span class="comment">// nonsensical sreg32orlds_and_sreg_1 regclass.</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>  <span class="comment">//</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>  <span class="comment">// The DAG emitter is more problematic, and incorrectly adds both S_XOR_B32 to</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>  <span class="comment">// the variadic REG_SEQUENCE operands.</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span> </div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Dst, *MRI, TRI);</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() != AMDGPU::SGPRRegBankID ||</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(Dst) != <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64))</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span> </div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fabs</a> = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_FABS, Src, *MRI);</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fabs</a>)</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span>    Src = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fabs</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span> </div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src, AMDGPU::SReg_64RegClass, *MRI) ||</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst, AMDGPU::SReg_64RegClass, *MRI))</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span> </div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LoReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> HiReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span> </div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), LoReg)</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), HiReg)</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src, 0, AMDGPU::sub1);</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_MOV_B32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstReg</a>)</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0x80000000);</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span> </div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>  <span class="comment">// Set or toggle sign bit.</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Fabs</a> ? AMDGPU::S_OR_B32 : AMDGPU::S_XOR_B32;</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opc), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>)</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(HiReg)</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstReg</a>);</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), Dst)</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(LoReg)</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>)</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>}</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span> </div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">// FIXME: This is a workaround for the same tablegen problems as G_FNEG</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_FABS(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Dst, *MRI, TRI);</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() != AMDGPU::SGPRRegBankID ||</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(Dst) != <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64))</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span> </div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LoReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> HiReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span> </div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Src, AMDGPU::SReg_64RegClass, *MRI) ||</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Dst, AMDGPU::SReg_64RegClass, *MRI))</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span> </div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), LoReg)</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), HiReg)</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src, 0, AMDGPU::sub1);</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_MOV_B32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstReg</a>)</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0x7fffffff);</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>  <span class="comment">// Clear sign bit.</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>  <span class="comment">// TODO: Should this used S_BITSET0_*?</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_AND_B32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>)</div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(HiReg)</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstReg</a>);</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), Dst)</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(LoReg)</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpReg</a>)</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span> </div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>}</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span> </div>
<div class="foldopen" id="foldopen02289" data-start="{" data-end="}">
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de"> 2289</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT;</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>}</div>
</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span> </div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::getAddrModeInfo(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Load,</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;GEPInfo&gt;</a> &amp;AddrInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span> </div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(<a class="code hl_enumvalue" href="namespacellvm_1_1SPII.html#a68ee224e3d8abe8e14c77fc1c88f4c68a5069619ca8fdce305534f3fe85091a0f">Load</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span> </div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMI</a>);</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span> </div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMI</a>-&gt;getOpcode() != TargetOpcode::G_PTR_ADD)</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span> </div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>  GEPInfo GEPInfo(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMI</a>);</div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span> </div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i != 3; ++i) {</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GEPOp</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMI</a>-&gt;getOperand(i);</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GEPOp</a>.getReg());</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDef</a>);</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>    <span class="keywordflow">if</span> (i == 2 &amp;&amp; <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDef</a>)) {</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>      <span class="comment">// TODO: Could handle constant base + variable offset, but a combine</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>      <span class="comment">// probably should have commuted it.</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(GEPInfo.Imm == 0);</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>      GEPInfo.Imm = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpDef</a>-&gt;getOperand(1).getCImm()-&gt;getSExtValue();</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>    }</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GEPOp</a>.getReg(), MRI, TRI);</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OpBank</a>-&gt;getID() == AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>      GEPInfo.SgprParts.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GEPOp</a>.getReg());</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>      GEPInfo.VgprParts.push_back(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GEPOp</a>.getReg());</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  }</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span> </div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>  AddrInfo.push_back(GEPInfo);</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>  getAddrModeInfo(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrMI</a>, MRI, AddrInfo);</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>}</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span> </div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isSGPR(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Reg, *MRI, TRI)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::SGPRRegBankID;</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>}</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span> </div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInstrUniform(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.hasOneMemOperand())</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span> </div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands_begin();</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Ptr = MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#add9e6ff8fe1923cb64757a6dbcd61676">getValue</a>();</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span> </div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>  <span class="comment">// UndefValue means this is a load of a kernel input.  These are uniform.</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>  <span class="comment">// Sometimes LDS instructions have constant pointers.</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>  <span class="comment">// If Ptr is null, then that means this mem operand contains a</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>  <span class="comment">// PseudoSourceValue like GOT.</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>  <span class="keywordflow">if</span> (!Ptr || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;UndefValue&gt;</a>(Ptr) || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;Argument&gt;</a>(Ptr) ||</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;Constant&gt;</a>(Ptr) || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;GlobalValue&gt;</a>(Ptr))</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span> </div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>  <span class="keywordflow">if</span> (MMO-&gt;<a class="code hl_function" href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">getAddrSpace</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaa1caf1e287a5fe7250388d66ed72aa0c1">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>)</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span> </div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">dyn_cast&lt;Instruction&gt;</a>(Ptr);</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span>  <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &amp;&amp; <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getMetadata(<span class="stringliteral">&quot;amdgpu.uniform&quot;</span>);</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>}</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span> </div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::hasVgprParts(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;GEPInfo&gt;</a> AddrInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>  <span class="keywordflow">for</span> (<span class="keyword">const</span> GEPInfo &amp;GEPInfo : AddrInfo) {</div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>    <span class="keywordflow">if</span> (!GEPInfo.VgprParts.empty())</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span>  }</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>}</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span> </div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::initM0(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>  <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>  <span class="keywordflow">if</span> ((AS == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaa77b1c964e2ff99057bf5e75140457abe">AMDGPUAS::LOCAL_ADDRESS</a> || AS == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaa5b71ba6fa435ec288aba849e113721a7">AMDGPUAS::REGION_ADDRESS</a>) &amp;&amp;</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>      STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">ldsRequiresM0Init</a>()) {</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>    <span class="comment">// If DS instructions require M0 initialization, insert it before selecting.</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc(), TII.get(AMDGPU::S_MOV_B32), AMDGPU::M0)</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-1);</div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>  }</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>}</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span> </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_LOAD_STORE_ATOMICRMW(</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == TargetOpcode::G_ATOMICRMW_FADD) {</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>    <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>    <span class="keywordflow">if</span> (AS == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaabf4559ef958a13c33f6ec7ed13fd44e5">AMDGPUAS::GLOBAL_ADDRESS</a>)</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>      <span class="keywordflow">return</span> selectGlobalAtomicFadd(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1), <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2));</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>  }</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span> </div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>  initM0(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>  <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>}</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span> </div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment">// TODO: No rtn optimization.</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_AMDGPU_ATOMIC_CMPXCHG(</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>);</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>  <span class="keywordflow">if</span> (PtrTy.<a class="code hl_function" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaaaa1e27e4fc68e5706a4b7bbaed447c14">AMDGPUAS::FLAT_ADDRESS</a> ||</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>      STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">useFlatForGlobal</a>())</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span> </div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> = Ty.getSizeInBits() == 64;</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::sub0_sub1 : AMDGPU::sub0;</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? &amp;AMDGPU::VReg_128RegClass : &amp;<a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VReg_64RegClass</a>);</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span> </div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span> </div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VAddr, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>, SOffset;</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span> </div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>  <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>  <span class="keywordflow">if</span> (selectMUBUFOffsetImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>, SOffset, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) {</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>    Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN :</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>                             AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN;</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (selectMUBUFAddr64Impl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1), VAddr,</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>                                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>, SOffset, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) {</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>    Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN :</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>                    AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN;</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode), TmpReg)</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg());</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span> </div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>  <span class="keywordflow">if</span> (VAddr)</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VAddr);</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span> </div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>);</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>  <span class="keywordflow">if</span> (SOffset)</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SOffset);</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span> </div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">AMDGPU::CPol::GLC</a>);</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span> </div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), DstReg)</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span> </div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span> </div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>    DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? &amp;AMDGPU::VReg_64RegClass : &amp;<a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPR_32RegClass</a>);</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>}</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span> </div>
<div class="foldopen" id="foldopen02446" data-start="{" data-end="}">
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2"> 2446</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>  <span class="keywordflow">if</span> (Reg.isPhysical())</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span> </div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getUniqueVRegDef(Reg);</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span> </div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>  <span class="keywordflow">if</span> (Opcode == AMDGPU::COPY)</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span> </div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>  <span class="keywordflow">if</span> (Opcode == AMDGPU::G_AND || Opcode == AMDGPU::G_OR ||</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>      Opcode == AMDGPU::G_XOR)</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &amp;&amp;</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>           <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span> </div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>  <span class="keywordflow">if</span> (Opcode == TargetOpcode::G_INTRINSIC)</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getIntrinsicID() == Intrinsic::amdgcn_class;</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span> </div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span>  <span class="keywordflow">return</span> Opcode == AMDGPU::G_ICMP || Opcode == AMDGPU::G_FCMP;</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>}</div>
</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span> </div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_BRCOND(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondOp</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0);</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> CondReg = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondOp</a>.getReg();</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span> </div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BrOpcode</a>;</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondPhysReg</a>;</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstrainRC</a>;</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span> </div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>  <span class="comment">// In SelectionDAG, we inspect the IR block for uniformity metadata to decide</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>  <span class="comment">// whether the branch is uniform when selecting the instruction. In</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>  <span class="comment">// GlobalISel, we should push that decision into RegBankSelect. Assume for now</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>  <span class="comment">// RegBankSelect knows what it&#39;s doing if the branch condition is scc, even</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>  <span class="comment">// though it currently does not.</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>  <span class="keywordflow">if</span> (!isVCC(CondReg, *MRI)) {</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(CondReg) != <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32))</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span> </div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondPhysReg</a> = AMDGPU::SCC;</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BrOpcode</a> = AMDGPU::S_CBRANCH_SCC1;</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstrainRC</a> = &amp;AMDGPU::SReg_32RegClass;</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>    <span class="comment">// FIXME: Should scc-&gt;vcc copies and with exec?</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span> </div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>    <span class="comment">// Unless the value of CondReg is a result of a V_CMP* instruction then we</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>    <span class="comment">// need to insert an and with exec.</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a>(CondReg, *MRI)) {</div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>      <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> = STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#adb983b483404f765e1716c96f4a42580">isWave64</a>();</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::S_AND_B64 : AMDGPU::S_AND_B32;</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1jitlink.html#a29f155f11045ffc25f86aa95c79347fea953feeff1e20f40677fb7f77c073b3be">Exec</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::EXEC : AMDGPU::EXEC_LO;</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span> </div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getBoolRC());</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode), TmpReg)</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CondReg)</div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Exec);</div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span>      CondReg = TmpReg;</div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span>    }</div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span> </div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondPhysReg</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getVCC();</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BrOpcode</a> = AMDGPU::S_CBRANCH_VCCNZ;</div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstrainRC</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getBoolRC();</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>  }</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span> </div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getRegClassOrNull(CondReg))</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>    <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;setRegClass(CondReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstrainRC</a>);</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span> </div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CondPhysReg</a>)</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(CondReg);</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BrOpcode</a>))</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">addMBB</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getMBB());</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span> </div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>}</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span> </div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_GLOBAL_VALUE(</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> ? AMDGPU::V_MOV_B32_e32 : <a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">S_MOV_B32</a>));</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a>)</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.addOperand(*<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>, <a class="code hl_function" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(AMDGPU::EXEC, <span class="keyword">false</span>, <span class="keyword">true</span>));</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span> </div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>    DstReg, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> ? AMDGPU::VGPR_32RegClass : <a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>::<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SReg_32RegClass</a>, *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>}</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span> </div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_PTRMASK(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>);</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span> </div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, *MRI, TRI);</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>, *MRI, TRI);</div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>) <span class="comment">// Should only happen for hand written MIR.</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span> </div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>  <span class="comment">// Try to avoid emitting a bit operation when we only need to touch half of</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>  <span class="comment">// the 64-bit pointer.</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskOnes</a> = <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a>-&gt;getKnownOnes(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>).zextOrSelf(64);</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskHi32</a> = <a class="code hl_function" href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">APInt::getHighBitsSet</a>(64, 32);</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo32</a> = <a class="code hl_function" href="classllvm_1_1APInt.html#ad960e1ff48d25c382b6d28e7961f074e">APInt::getLowBitsSet</a>(64, 32);</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span> </div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanCopyLow32</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskOnes</a> &amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo32</a>) == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo32</a>;</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanCopyHi32</a> = (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskOnes</a> &amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskHi32</a>) == <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskHi32</a>;</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span> </div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> &amp;&amp; Ty.getSizeInBits() == 64 &amp;&amp;</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>      !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanCopyLow32</a> &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanCopyHi32</a>) {</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>    <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_AND_B64), DstReg)</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>);</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>  }</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span> </div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> ? AMDGPU::V_AND_B32_e64 : AMDGPU::S_AND_B32;</div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegRC</a></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>    = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVGPR</a> ? AMDGPU::VGPR_32RegClass : AMDGPU::SReg_32RegClass;</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span> </div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForTypeOnBank(Ty, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>,</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>                                                                  *MRI);</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForTypeOnBank(Ty, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>,</div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>                                                                  *MRI);</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskRC</a> =</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>      <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskTy</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskRB</a>, *MRI);</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span> </div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI) ||</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI) ||</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskRC</a>, *MRI))</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span> </div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>  <span class="keywordflow">if</span> (Ty.getSizeInBits() == 32) {</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskTy</a>.getSizeInBits() == 32 &amp;&amp;</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>           <span class="stringliteral">&quot;ptrmask should have been narrowed during legalize&quot;</span>);</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span> </div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>), DstReg)</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>);</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>  }</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span> </div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> HiReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegRC</a>);</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LoReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegRC</a>);</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span> </div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>  <span class="comment">// Extract the subregisters from the source pointer.</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), LoReg)</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), HiReg)</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, AMDGPU::sub1);</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedLo</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedHi</a>;</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span> </div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanCopyLow32</a>) {</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>    <span class="comment">// If all the bits in the low half are 1, we only need a copy for it.</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedLo</a> = LoReg;</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>    <span class="comment">// Extract the mask subregister and apply the and.</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegRC</a>);</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedLo</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegRC</a>);</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span> </div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo</a>)</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>, 0, AMDGPU::sub0);</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedLo</a>)</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(LoReg)</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskLo</a>);</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>  }</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span> </div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CanCopyHi32</a>) {</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>    <span class="comment">// If all the bits in the high half are 1, we only need a copy for it.</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedHi</a> = HiReg;</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskHi</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegRC</a>);</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedHi</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegRC</a>);</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span> </div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskHi</a>)</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskReg</a>, 0, AMDGPU::sub1);</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewOpc</a>), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedHi</a>)</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(HiReg)</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskHi</a>);</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>  }</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span> </div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), DstReg)</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedLo</a>)</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaskedHi</a>)</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.eraseFromParent();</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>}</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment"></span> </div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment">/// Return the register to use for the index value, and the subregister to use</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">/// for the indirectly accessed register.</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment"></span><span class="keyword">static</span> std::pair&lt;Register, unsigned&gt;</div>
<div class="foldopen" id="foldopen02649" data-start="{" data-end="}">
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a91f294eb13a79d0d4b6bc49774abbcf8"> 2649</a></span><a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a91f294eb13a79d0d4b6bc49774abbcf8">computeIndirectRegIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperRC</a>,</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>                        <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>,</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>                        <span class="keywordtype">unsigned</span> EltSize) {</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBaseReg</a>;</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span> </div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBaseReg</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">AMDGPU::getBaseWithConstantOffset</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>);</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBaseReg</a> == AMDGPU::NoRegister) {</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>    <span class="comment">// This will happen if the index is a known constant. This should ordinarily</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>    <span class="comment">// be legalized out, but handle it as a register just in case.</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> == 0);</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBaseReg</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>;</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>  }</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span> </div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int16_t&gt;</a> SubRegs = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSplitParts(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SuperRC</a>, EltSize);</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span> </div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>  <span class="comment">// Skip out of bounds offsets, or else we would end up using an undefined</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>  <span class="comment">// register.</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>  <span class="keywordflow">if</span> (<span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) &gt;= SubRegs.size())</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>    <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, SubRegs[0]);</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>  <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxBaseReg</a>, SubRegs[<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>]);</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>}</div>
</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span> </div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_EXTRACT_VECTOR_ELT(</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span> </div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> SrcTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(SrcReg);</div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span> </div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(SrcReg, *MRI, TRI);</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, *MRI, TRI);</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span> </div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>  <span class="comment">// The index must be scalar. If it wasn&#39;t RegBankSelect should have moved this</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>  <span class="comment">// into a waterfall loop.</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxRB</a>-&gt;getID() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span> </div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForTypeOnBank(SrcTy, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>,</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>                                                                  *MRI);</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForTypeOnBank(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>,</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>                                                                  *MRI);</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>)</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(SrcReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, *MRI) ||</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, *MRI) ||</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, AMDGPU::SReg_32RegClass, *MRI))</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span> </div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() == 64;</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span> </div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a91f294eb13a79d0d4b6bc49774abbcf8">computeIndirectRegIndex</a>(*MRI, TRI, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>,</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>                                                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() / 8);</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span> </div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>-&gt;getID() == AMDGPU::SGPRRegBankID) {</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() != 32 &amp;&amp; !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a>)</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span> </div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>);</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span> </div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span>    <span class="keywordtype">unsigned</span> Opc = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Is64</a> ? AMDGPU::S_MOVRELS_B64 : AMDGPU::S_MOVRELS_B32;</div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opc), DstReg)</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>  }</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span> </div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRB</a>-&gt;getID() != AMDGPU::VGPRRegBankID || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>.getSizeInBits() != 32)</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span> </div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>  <span class="keywordflow">if</span> (!STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">useVGPRIndexMode</a>()) {</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>);</div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_MOVRELS_B32_e32), DstReg)</div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, 0, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>  }</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span> </div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GPRIDXDesc</a> =</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>      TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a">getIndirectGPRIDXPseudo</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>), <span class="keyword">true</span>);</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GPRIDXDesc</a>, DstReg)</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>)</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span> </div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>}</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span> </div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment">// TODO: Fold insert_vector_elt (extract_vector_elt) into movrelsd</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_INSERT_VECTOR_ELT(</div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> ValReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg();</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span> </div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg);</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> ValTy = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(ValReg);</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>  <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ARMII.html#ab13ee567a5ffd60afa57d52fa4dd1379a479711d0ab662307550fc709665589ea">VecSize</a> = VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">getSizeInBits</a>();</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>  <span class="keywordtype">unsigned</span> ValSize = ValTy.getSizeInBits();</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span> </div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>, *MRI, TRI);</div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(ValReg, *MRI, TRI);</div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, *MRI, TRI);</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span> </div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VecTy.<a class="code hl_function" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>() == ValTy);</div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span> </div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>  <span class="comment">// The index must be scalar. If it wasn&#39;t RegBankSelect should have moved this</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>  <span class="comment">// into a waterfall loop.</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxRB</a>-&gt;getID() != AMDGPU::SGPRRegBankID)</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span> </div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRC</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForTypeOnBank(VecTy, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a>,</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>                                                                  *MRI);</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValRC</a> = <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegClassForTypeOnBank(ValTy, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValRB</a>,</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>                                                                  *MRI);</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span> </div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRC</a>, *MRI) ||</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRC</a>, *MRI) ||</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(ValReg, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ValRC</a>, *MRI) ||</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, AMDGPU::SReg_32RegClass, *MRI))</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span> </div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a>-&gt;getID() == AMDGPU::VGPRRegBankID &amp;&amp; ValSize != 32)</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>;</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a91f294eb13a79d0d4b6bc49774abbcf8">computeIndirectRegIndex</a>(*MRI, TRI, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRC</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>,</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>                                                     ValSize / 8);</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span> </div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_enumeration" href="namespacellvm_1_1ARMII.html#ac3c83a9ce4f6ef1a90d63ebe5722b2b9">IndexMode</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a>-&gt;getID() == AMDGPU::VGPRRegBankID &amp;&amp;</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>                         STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">useVGPRIndexMode</a>();</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span> </div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span> </div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>  <span class="keywordflow">if</span> (!IndexMode) {</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), AMDGPU::M0)</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>);</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegWriteOp</a> = TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a14d33066a44cffac139a9ab987c34c6d">getIndirectRegWriteMovRelPseudo</a>(</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>        VecSize, ValSize, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRB</a>-&gt;getID() == AMDGPU::SGPRRegBankID);</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RegWriteOp</a>, DstReg)</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>)</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ValReg)</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>  }</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span> </div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GPRIDXDesc</a> =</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>      TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a">getIndirectGPRIDXPseudo</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getRegSizeInBits(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecRC</a>), <span class="keyword">false</span>);</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GPRIDXDesc</a>, DstReg)</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VecReg</a>)</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(ValReg)</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>)</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span> </div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span>}</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span> </div>
<div class="foldopen" id="foldopen02824" data-start="{" data-end="}">
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a7d7d627b567753eec59e4414dbab9f32"> 2824</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a7d7d627b567753eec59e4414dbab9f32">isZeroOrUndef</a>(<span class="keywordtype">int</span> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>) {</div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> == 0 || <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> == -1;</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>}</div>
</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span> </div>
<div class="foldopen" id="foldopen02828" data-start="{" data-end="}">
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a5ee5a618f090cf60753f4b2f694369b8"> 2828</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a5ee5a618f090cf60753f4b2f694369b8">isOneOrUndef</a>(<span class="keywordtype">int</span> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>) {</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> == 1 || <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> == -1;</div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>}</div>
</div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span> </div>
<div class="foldopen" id="foldopen02832" data-start="{" data-end="}">
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a03003e81063358aa37f5e2d3e6c4b79c"> 2832</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a03003e81063358aa37f5e2d3e6c4b79c">isZeroOrOneOrUndef</a>(<span class="keywordtype">int</span> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>) {</div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> == 0 || <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> == 1 || <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a> == -1;</div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>}</div>
</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span> </div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="comment">// Normalize a VOP3P shuffle mask to refer to the low/high half of a single</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">// 32-bit register.</span></div>
<div class="foldopen" id="foldopen02838" data-start="{" data-end="}">
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a9e7864ba5a0af79a3792ef61e02c7e9d"> 2838</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a9e7864ba5a0af79a3792ef61e02c7e9d">normalizeVOP3PMask</a>(<span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[2], <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src0, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src1,</div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span>                                   <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int&gt;</a> Mask) {</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[0] = Mask[0];</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[1] = Mask[1];</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a03003e81063358aa37f5e2d3e6c4b79c">isZeroOrOneOrUndef</a>(Mask[0]) &amp;&amp; <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a03003e81063358aa37f5e2d3e6c4b79c">isZeroOrOneOrUndef</a>(Mask[1]))</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>    <span class="keywordflow">return</span> Src0;</div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span> </div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[0] == 2 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[0] == 3 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[0] == -1);</div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[1] == 2 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[1] == 3 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[1] == -1);</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span> </div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>  <span class="comment">// Shift the mask inputs to be 0/1;</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[0] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[0] == -1 ? -1 : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[0] - 2;</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[1] = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[1] == -1 ? -1 : <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewMask</a>[1] - 2;</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span>  <span class="keywordflow">return</span> Src1;</div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>}</div>
</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span> </div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment">// This is only legal with VOP3P instructions as an aid to op_sel matching.</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectG_SHUFFLE_VECTOR(</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg();</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;int&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShufMask</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getShuffleMask();</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span> </div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">V2S16</a> = <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2, 16);</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(DstReg) != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">V2S16</a> || <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a>) != <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">V2S16</a>)</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span> </div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ac16128acb48df11fb8f6cc86e10360c8">AMDGPU::isLegalVOP3PShuffleMask</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShufMask</a>))</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span> </div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShufMask</a>.size() == 2);</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a1fc1d6d384bfb39f6a1ad286154258a5">hasSDWA</a>() &amp;&amp; <span class="stringliteral">&quot;no target has VOP3P but not SDWA&quot;</span>);</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span> </div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span> </div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> ?</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>    AMDGPU::VGPR_32RegClass : AMDGPU::SReg_32RegClass;</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span> </div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>  <span class="comment">// Handle the degenerate case which should have folded out.</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShufMask</a>[0] == -1 &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShufMask</a>[1] == -1) {</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::IMPLICIT_DEF), DstReg);</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span> </div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>    <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, RC, *MRI);</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>  }</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span> </div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>  <span class="comment">// A legal VOP3P mask only reads one of the sources.</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1BitmaskEnumDetail.html#afdc93647e76bc4828318aa002d7e47df">Mask</a>[2];</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a9e7864ba5a0af79a3792ef61e02c7e9d">normalizeVOP3PMask</a>(Mask, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src0Reg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Src1Reg</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShufMask</a>);</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span> </div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, RC, *MRI) ||</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>      !RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>, RC, *MRI))</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span> </div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>  <span class="comment">// TODO: This also should have been folded out</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a7d7d627b567753eec59e4414dbab9f32">isZeroOrUndef</a>(Mask[0]) &amp;&amp; <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a5ee5a618f090cf60753f4b2f694369b8">isOneOrUndef</a>(Mask[1])) {</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::COPY), DstReg)</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>);</div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span> </div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>  }</div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span> </div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span>  <span class="keywordflow">if</span> (Mask[0] == 1 &amp;&amp; Mask[1] == -1) {</div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a>) {</div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_LSHRREV_B32_e64), DstReg)</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16)</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>);</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_LSHR_B32), DstReg)</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>    }</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mask[0] == -1 &amp;&amp; Mask[1] == 0) {</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a>) {</div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_LSHLREV_B32_e64), DstReg)</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16)</div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>);</div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_LSHL_B32), DstReg)</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)</div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>    }</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mask[0] == 0 &amp;&amp; Mask[1] == 0) {</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a>) {</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>      <span class="comment">// Write low half of the register into the high half.</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a> =</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_MOV_B32_sdwa), DstReg)</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                             <span class="comment">// $src0_modifiers</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)                        <span class="comment">// $src0</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                             <span class="comment">// $clamp</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">AMDGPU::SDWA::WORD_1</a>)          <span class="comment">// $dst_sel</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">AMDGPU::SDWA::UNUSED_PRESERVE</a>) <span class="comment">// $dst_unused</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">AMDGPU::SDWA::WORD_0</a>)          <span class="comment">// $src0_sel</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a>-&gt;tieOperands(0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a>-&gt;getNumOperands() - 1);</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_PACK_LL_B32_B16), DstReg)</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>);</div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>    }</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mask[0] == 1 &amp;&amp; Mask[1] == 1) {</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a>) {</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>      <span class="comment">// Write high half of the register into the low half.</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a> =</div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>        <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_MOV_B32_sdwa), DstReg)</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                             <span class="comment">// $src0_modifiers</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)                        <span class="comment">// $src0</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0)                             <span class="comment">// $clamp</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">AMDGPU::SDWA::WORD_0</a>)          <span class="comment">// $dst_sel</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">AMDGPU::SDWA::UNUSED_PRESERVE</a>) <span class="comment">// $dst_unused</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">AMDGPU::SDWA::WORD_1</a>)          <span class="comment">// $src0_sel</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a>-&gt;tieOperands(0, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MovSDWA</a>-&gt;getNumOperands() - 1);</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_PACK_HH_B32_B16), DstReg)</div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>);</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>    }</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Mask[0] == 1 &amp;&amp; Mask[1] == 0) {</div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a>) {</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_ALIGNBIT_B32_e64), DstReg)</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> TmpReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_LSHR_B32), TmpReg)</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>)</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(16);</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_PACK_LL_B32_B16), DstReg)</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(TmpReg)</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>        .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVec</a>);</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>    }</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;all shuffle masks should be handled&quot;</span>);</div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span> </div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span>}</div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span> </div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectAMDGPU_BUFFER_ATOMIC_FADD(</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>())</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span> </div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span> </div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;use_nodbg_empty(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())) {</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>    <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>();</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>    <a class="code hl_class" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoFpRet</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <span class="stringliteral">&quot;return versions of fp atomics not supported&quot;</span>,</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_enumvalue" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>);</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span>    <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext().diagnose(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoFpRet</a>);</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>  }</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span> </div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>  <span class="comment">// FIXME: This is only needed because tablegen requires number of dst operands</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>  <span class="comment">// in match and replace pattern to be the same. Otherwise patterns can be</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>  <span class="comment">// exported from SDag path.</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VIndex</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3);</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4);</div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SOffset = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(5);</div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>  int16_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(6).getImm();</div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span> </div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVOffset</a> = !<a class="code hl_function" href="classllvm_1_1InstructionSelector.html#a2c93e71b352a34eb1de2fad183715a5d">isOperandImmEqual</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>, 0, *MRI);</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>  <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVIndex</a> = !<a class="code hl_function" href="classllvm_1_1InstructionSelector.html#a2c93e71b352a34eb1de2fad183715a5d">isOperandImmEqual</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VIndex</a>, 0, *MRI);</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span> </div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span>  <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVOffset</a>) {</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>    Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVIndex</a> ? AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>                       : AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN;</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>    Opcode = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVIndex</a> ? AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>                       : AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET;</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>  }</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span> </div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>.getReg()).isVector()) {</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>    <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>    <span class="keywordflow">case</span> AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN:</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span>      Opcode = AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN;</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>    <span class="keywordflow">case</span> AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFEN:</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>      Opcode = AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFEN;</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>    <span class="keywordflow">case</span> AMDGPU::BUFFER_ATOMIC_ADD_F32_IDXEN:</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>      Opcode = AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_IDXEN;</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>    <span class="keywordflow">case</span> AMDGPU::BUFFER_ATOMIC_ADD_F32_OFFSET:</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>      Opcode = AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_OFFSET;</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>    }</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>  }</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span> </div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>  <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opcode));</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.add(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VDataIn</a>);</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span> </div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>  <span class="keywordflow">if</span> (Opcode == AMDGPU::BUFFER_ATOMIC_ADD_F32_BOTHEN ||</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>      Opcode == AMDGPU::BUFFER_ATOMIC_PK_ADD_F16_BOTHEN) {</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.getVGPR64Class());</div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;*<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::REG_SEQUENCE), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>)</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VIndex</a>.getReg())</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub0)</div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>.getReg())</div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(AMDGPU::sub1);</div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span> </div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IdxReg</a>);</div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVIndex</a>) {</div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VIndex</a>);</div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HasVOffset</a>) {</div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>);</div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span>  }</div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span> </div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2)); <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(SOffset);</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(7).getImm()); <span class="comment">// cpol</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>  <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span> </div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span> </div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>}</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span> </div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectGlobalAtomicFadd(</div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrOp</a>, <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DataOp</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span> </div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">hasGFX90AInsts</a>()) {</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>    <span class="comment">// gfx90a adds return versions of the global atomic fadd instructions so no</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>    <span class="comment">// special handling is required.</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>  }</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span> </div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span> </div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;use_nodbg_empty(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg())) {</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>    <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>();</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span>    <a class="code hl_class" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoFpRet</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <span class="stringliteral">&quot;return versions of fp atomics not supported&quot;</span>,</div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc(), <a class="code hl_enumvalue" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>);</div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span>    <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext().diagnose(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NoFpRet</a>);</div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>  }</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span> </div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>  <span class="comment">// FIXME: This is only needed because tablegen requires number of dst operands</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>  <span class="comment">// in match and replace pattern to be the same. Otherwise patterns can be</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>  <span class="comment">// exported from SDag path.</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>  <span class="keyword">auto</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = selectFlatOffsetImpl(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrOp</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a125415c6b554fcb76cedd65841141a92">SIInstrFlags::FlatGlobal</a>);</div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span> </div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DataOp</a>.getReg();</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span>  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getType(<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>).isVector() ?</div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>    AMDGPU::GLOBAL_ATOMIC_PK_ADD_F16 : AMDGPU::GLOBAL_ATOMIC_ADD_F32;</div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>  <span class="keyword">auto</span> MIB = <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(Opc))</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>.first)</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>)</div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>.second)</div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0) <span class="comment">// cpol</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>    .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">cloneMemRefs</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span> </div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">constrainSelectedInstRegOperands</a>(*MIB, TII, TRI, RBI);</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span>}</div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span> </div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectBVHIntrinsic(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const</span>{</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setDesc(TII.get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getImm()));</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.RemoveOperand(1);</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.addImplicitDefUseOperands(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent());</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>}</div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span> </div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectWaveAddress(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg();</div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(DstReg, *MRI, TRI);</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstRB</a>-&gt;getID() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent();</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDebugLoc();</div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span> </div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a>) {</div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::V_LSHRREV_B32_e64), DstReg)</div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Subtarget-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>())</div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg);</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_LSHR_B32), DstReg)</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SrcReg)</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Subtarget-&gt;<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">getWavefrontSizeLog2</a>());</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>  }</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span> </div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC =</div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsVALU</a> ? AMDGPU::VGPR_32RegClass : AMDGPU::SReg_32RegClass;</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>  <span class="keywordflow">if</span> (!RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(DstReg, RC, *MRI))</div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span> </div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>}</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span> </div>
<div class="foldopen" id="foldopen03142" data-start="{" data-end="}">
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstructionSelector.html#a978498ac91a6e163a70f06bf1259e224"> 3142</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUInstructionSelector.html#a978498ac91a6e163a70f06bf1259e224">AMDGPUInstructionSelector::select</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isPHI())</div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>    <span class="keywordflow">return</span> selectPHI(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span> </div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isPreISelOpcode()) {</div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isCopy())</div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span>      <span class="keywordflow">return</span> selectCOPY(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>  }</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span> </div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode()) {</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>  <span class="keywordflow">case</span> TargetOpcode::G_AND:</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>  <span class="keywordflow">case</span> TargetOpcode::G_OR:</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>  <span class="keywordflow">case</span> TargetOpcode::G_XOR:</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span>    <span class="keywordflow">if</span> (selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span>    <span class="keywordflow">return</span> selectG_AND_OR_XOR(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>  <span class="keywordflow">case</span> TargetOpcode::G_ADD:</div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>  <span class="keywordflow">case</span> TargetOpcode::G_SUB:</div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>    <span class="keywordflow">if</span> (selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>    <span class="keywordflow">return</span> selectG_ADD_SUB(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span>  <span class="keywordflow">case</span> TargetOpcode::G_UADDO:</div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>  <span class="keywordflow">case</span> TargetOpcode::G_USUBO:</div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span>  <span class="keywordflow">case</span> TargetOpcode::G_UADDE:</div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>  <span class="keywordflow">case</span> TargetOpcode::G_USUBE:</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span>    <span class="keywordflow">return</span> selectG_UADDO_USUBO_UADDE_USUBE(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTTOPTR:</div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span>  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST:</div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTRTOINT:</div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span>    <span class="keywordflow">return</span> selectCOPY(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT:</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT:</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>    <span class="keywordflow">return</span> selectG_CONSTANT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>  <span class="keywordflow">case</span> TargetOpcode::G_FNEG:</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>    <span class="keywordflow">if</span> (selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>    <span class="keywordflow">return</span> selectG_FNEG(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>  <span class="keywordflow">case</span> TargetOpcode::G_FABS:</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>    <span class="keywordflow">if</span> (selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>    <span class="keywordflow">return</span> selectG_FABS(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT:</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span>    <span class="keywordflow">return</span> selectG_EXTRACT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>  <span class="keywordflow">case</span> TargetOpcode::G_MERGE_VALUES:</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR:</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span>  <span class="keywordflow">case</span> TargetOpcode::G_CONCAT_VECTORS:</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span>    <span class="keywordflow">return</span> selectG_MERGE_VALUES(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES:</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>    <span class="keywordflow">return</span> selectG_UNMERGE_VALUES(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span>  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR_TRUNC:</div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span>    <span class="keywordflow">return</span> selectG_BUILD_VECTOR_TRUNC(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD:</div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>    <span class="keywordflow">return</span> selectG_PTR_ADD(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>  <span class="keywordflow">case</span> TargetOpcode::G_IMPLICIT_DEF:</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span>    <span class="keywordflow">return</span> selectG_IMPLICIT_DEF(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span>  <span class="keywordflow">case</span> TargetOpcode::G_FREEZE:</div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span>    <span class="keywordflow">return</span> selectCOPY(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span>  <span class="keywordflow">case</span> TargetOpcode::G_INSERT:</div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span>    <span class="keywordflow">return</span> selectG_INSERT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC:</div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span>    <span class="keywordflow">return</span> selectG_INTRINSIC(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span>  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS:</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>    <span class="keywordflow">return</span> selectG_INTRINSIC_W_SIDE_EFFECTS(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>  <span class="keywordflow">case</span> TargetOpcode::G_ICMP:</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>    <span class="keywordflow">if</span> (selectG_ICMP(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMIC_CMPXCHG:</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_XCHG:</div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_ADD:</div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_SUB:</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_AND:</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_OR:</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_XOR:</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_MIN:</div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_MAX:</div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_UMIN:</div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_UMAX:</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>  <span class="keywordflow">case</span> TargetOpcode::G_ATOMICRMW_FADD:</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_INC:</div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_DEC:</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_FMIN:</div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_FMAX:</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>    <span class="keywordflow">return</span> selectG_LOAD_STORE_ATOMICRMW(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG:</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span>    <span class="keywordflow">return</span> selectG_AMDGPU_ATOMIC_CMPXCHG(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>  <span class="keywordflow">case</span> TargetOpcode::G_SELECT:</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span>    <span class="keywordflow">return</span> selectG_SELECT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span>    <span class="keywordflow">return</span> selectG_TRUNC(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>  <span class="keywordflow">case</span> TargetOpcode::G_SEXT:</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span>  <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT:</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>  <span class="keywordflow">case</span> TargetOpcode::G_SEXT_INREG:</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>    <span class="keywordflow">if</span> (selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>))</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span>    <span class="keywordflow">return</span> selectG_SZA_EXT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>  <span class="keywordflow">case</span> TargetOpcode::G_BRCOND:</div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span>    <span class="keywordflow">return</span> selectG_BRCOND(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>  <span class="keywordflow">case</span> TargetOpcode::G_GLOBAL_VALUE:</div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span>    <span class="keywordflow">return</span> selectG_GLOBAL_VALUE(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span>  <span class="keywordflow">case</span> TargetOpcode::G_PTRMASK:</div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>    <span class="keywordflow">return</span> selectG_PTRMASK(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>    <span class="keywordflow">return</span> selectG_EXTRACT_VECTOR_ELT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>  <span class="keywordflow">case</span> TargetOpcode::G_INSERT_VECTOR_ELT:</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>    <span class="keywordflow">return</span> selectG_INSERT_VECTOR_ELT(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>  <span class="keywordflow">case</span> TargetOpcode::G_SHUFFLE_VECTOR:</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>    <span class="keywordflow">return</span> selectG_SHUFFLE_VECTOR(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD:</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD_D16:</div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE:</div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE_D16: {</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *<a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>      = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aed8a22d92c99b81842589d3cd66c7bee">AMDGPU::getImageDimIntrinsicInfo</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getIntrinsicID());</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a> &amp;&amp; <span class="stringliteral">&quot;not an image intrinsic with image pseudo&quot;</span>);</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>    <span class="keywordflow">return</span> selectImageIntrinsic(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>);</div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>  }</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY:</div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span>    <span class="keywordflow">return</span> selectBVHIntrinsic(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD:</div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span>    <span class="keywordflow">return</span> selectAMDGPU_BUFFER_ATOMIC_FADD(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>  <span class="keywordflow">case</span> AMDGPU::G_SBFX:</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>  <span class="keywordflow">case</span> AMDGPU::G_UBFX:</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>    <span class="keywordflow">return</span> selectG_SBFX_UBFX(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>  <span class="keywordflow">case</span> AMDGPU::G_SI_CALL:</div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.setDesc(TII.get(AMDGPU::SI_CALL));</div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>  <span class="keywordflow">case</span> AMDGPU::G_AMDGPU_WAVE_ADDRESS:</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>    <span class="keywordflow">return</span> selectWaveAddress(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span>    <span class="keywordflow">return</span> selectImpl(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">CoverageInfo</a>);</div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span>  }</div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span>}</div>
</div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span> </div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>AMDGPUInstructionSelector::selectVCSRC(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root); }</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span>  }};</div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span> </div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span>}</div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span> </div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>std::pair&lt;Register, unsigned&gt;</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span>AMDGPUInstructionSelector::selectVOP3ModsImpl(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span>                                              <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowAbs</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrigSrc</a> = Src;</div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span>  <span class="keywordtype">unsigned</span> Mods = 0;</div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Src, *MRI);</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span> </div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::G_FNEG) {</div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>    Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span>    Mods |= <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1af1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a>;</div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Src, *MRI);</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span>  }</div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span> </div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowAbs</a> &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::G_FABS) {</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>    Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>    Mods |= <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1a1be8a1ab79f4d1830526cc8d48960168">SISrcMods::ABS</a>;</div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>  }</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span> </div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>  <span class="keywordflow">if</span> (Mods != 0 &amp;&amp;</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>      RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(Src, *MRI, TRI)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() != AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span> </div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>    <span class="comment">// If we looked through copies to find source modifiers on an SGPR operand,</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span>    <span class="comment">// we now have an SGPR register source. To avoid potentially violating the</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>    <span class="comment">// constant bus restriction, we need to insert a copy to a VGPR.</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSrc</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;cloneVirtualRegister(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OrigSrc</a>);</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>(), <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">getDebugLoc</a>(),</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>            TII.get(AMDGPU::COPY), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSrc</a>)</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src);</div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span>    Src = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VGPRSrc</a>;</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>  }</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span> </div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>  <span class="keywordflow">return</span> std::make_pair(Src, Mods);</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span>}</div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="comment"></span> </div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="comment">///</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment">/// This will select either an SGPR or VGPR operand and will save us from</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment">/// having to write an extra tablegen pattern.</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment"></span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span>AMDGPUInstructionSelector::selectVSRC0(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root); }</div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>  }};</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span>}</div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span> </div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>AMDGPUInstructionSelector::selectVOP3Mods0(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src;</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>  <span class="keywordtype">unsigned</span> Mods;</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>  std::tie(Src, Mods) = selectVOP3ModsImpl(Root);</div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span> </div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src); },</div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mods); }, <span class="comment">// src0_mods</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); },    <span class="comment">// clamp</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }     <span class="comment">// omod</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>  }};</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>}</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span> </div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>AMDGPUInstructionSelector::selectVOP3BMods0(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src;</div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span>  <span class="keywordtype">unsigned</span> Mods;</div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span>  std::tie(Src, Mods) = selectVOP3ModsImpl(Root, <span class="comment">/* AllowAbs */</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span> </div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src); },</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mods); }, <span class="comment">// src0_mods</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); },    <span class="comment">// clamp</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }     <span class="comment">// omod</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>  }};</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>}</div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span> </div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>AMDGPUInstructionSelector::selectVOP3OMods(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">add</a>(Root); },</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }, <span class="comment">// clamp</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); }  <span class="comment">// omod</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span>  }};</div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span>}</div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span> </div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span>AMDGPUInstructionSelector::selectVOP3Mods(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src;</div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span>  <span class="keywordtype">unsigned</span> Mods;</div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span>  std::tie(Src, Mods) = selectVOP3ModsImpl(Root);</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span> </div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src); },</div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mods); }  <span class="comment">// src_mods</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span>  }};</div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span>}</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span> </div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>AMDGPUInstructionSelector::selectVOP3BMods(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src;</div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>  <span class="keywordtype">unsigned</span> Mods;</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>  std::tie(Src, Mods) = selectVOP3ModsImpl(Root, <span class="comment">/* AllowAbs */</span> <span class="keyword">false</span>);</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span> </div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src); },</div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mods); } <span class="comment">// src_mods</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span>  }};</div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>}</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span> </div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>AMDGPUInstructionSelector::selectVOP3NoMods(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Reg, *MRI);</div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span>  <span class="keywordflow">if</span> (Def &amp;&amp; (<a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;getOpcode() == AMDGPU::G_FNEG ||</div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span>              <a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>-&gt;getOpcode() == AMDGPU::G_FABS))</div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Reg); },</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>  }};</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>}</div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span> </div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span>std::pair&lt;Register, unsigned&gt;</div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>AMDGPUInstructionSelector::selectVOP3PModsImpl(</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>  <span class="keywordtype">unsigned</span> Mods = 0;</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Src);</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span> </div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::G_FNEG &amp;&amp;</div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span>      <span class="comment">// It&#39;s possible to see an f32 fneg here, but unlikely.</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>      <span class="comment">// TODO: Treat f32 fneg as only high bit.</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Src) == <a class="code hl_function" href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">LLT::fixed_vector</a>(2, 16)) {</div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>    Mods ^= (<a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1af1ceb53a1b47dab205dc19070b47a1a6">SISrcMods::NEG</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1aa2e6fe69892c3b751a1f9cb4933ca368">SISrcMods::NEG_HI</a>);</div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>    Src = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getVRegDef(Src);</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>  }</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span> </div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>  <span class="comment">// TODO: Match op_sel through g_build_vector_trunc and g_shuffle_vector.</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span> </div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span>  <span class="comment">// Packed instructions do not have abs modifiers.</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span>  Mods |= <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1af0e8126187c47c5b74a1bdc635158144">SISrcMods::OP_SEL_1</a>;</div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span> </div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>  <span class="keywordflow">return</span> std::make_pair(Src, Mods);</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>}</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span> </div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span>AMDGPUInstructionSelector::selectVOP3PMods(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>  <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span>    = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">getRegInfo</a>();</div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span> </div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src;</div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span>  <span class="keywordtype">unsigned</span> Mods;</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>  std::tie(Src, Mods) = selectVOP3PModsImpl(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MRI);</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span> </div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src); },</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mods); }  <span class="comment">// src_mods</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span>  }};</div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span>}</div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span> </div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span>AMDGPUInstructionSelector::selectVOP3Mods_nnan(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src;</div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span>  <span class="keywordtype">unsigned</span> Mods;</div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span>  std::tie(Src, Mods) = selectVOP3ModsImpl(Root);</div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">isKnownNeverNaN</a>(Src, *MRI))</div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span> </div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Src); },</div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(Mods); }  <span class="comment">// src_mods</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span>  }};</div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>}</div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span> </div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span>AMDGPUInstructionSelector::selectVOP3OpSelMods(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span>  <span class="comment">// FIXME: Handle op_sel</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()); },</div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); } <span class="comment">// src_mods</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span>  }};</div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span>}</div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span> </div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>AMDGPUInstructionSelector::selectSmrdImm(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>  getAddrModeInfo(*Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>(), *MRI, AddrInfo);</div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span> </div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span>  <span class="keywordflow">if</span> (AddrInfo.empty() || AddrInfo[0].SgprParts.size() != 1)</div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span> </div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span>  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int64_t&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a> =</div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">AMDGPU::getSMRDEncodedOffset</a>(STI, GEPInfo.Imm, <span class="keyword">false</span>);</div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a>)</div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span> </div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span>  <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a> = GEPInfo.SgprParts[0];</div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>); },</div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a>); }</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>  }};</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>}</div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span> </div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>AMDGPUInstructionSelector::selectSmrdImm32(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span>  getAddrModeInfo(*Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>(), *MRI, AddrInfo);</div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span> </div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span>  <span class="keywordflow">if</span> (AddrInfo.empty() || AddrInfo[0].SgprParts.size() != 1)</div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span> </div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a> = GEPInfo.SgprParts[0];</div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int64_t&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a> =</div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">AMDGPU::getSMRDEncodedLiteralOffset32</a>(STI, GEPInfo.Imm);</div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a>)</div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span> </div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>); },</div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a>); }</div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span>  }};</div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span>}</div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span> </div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span>AMDGPUInstructionSelector::selectSmrdSgpr(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span> </div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;GEPInfo, 4&gt;</a> AddrInfo;</div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span>  getAddrModeInfo(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MRI, AddrInfo);</div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span> </div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span>  <span class="comment">// FIXME: We should shrink the GEP if the offset is known to be &lt;= 32-bits,</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span>  <span class="comment">// then we can select all ptr + 32-bit offsets not just immediate offsets.</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>  <span class="keywordflow">if</span> (AddrInfo.empty() || AddrInfo[0].SgprParts.size() != 1)</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span> </div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>  <span class="keyword">const</span> GEPInfo &amp;GEPInfo = AddrInfo[0];</div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>  <span class="comment">// SGPR offset is unsigned.</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>  <span class="keywordflow">if</span> (!GEPInfo.Imm || GEPInfo.Imm &lt; 0 || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isUInt&lt;32&gt;</a>(GEPInfo.Imm))</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span> </div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>  <span class="comment">// If we make it this far we have a load with an 32-bit immediate offset.</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span>  <span class="comment">// It is OK to select this using a sgpr offset, because we have already</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>  <span class="comment">// failed trying to select this load into one of the _IMM variants since</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>  <span class="comment">// the _IMM Patterns are considered before the _SGPR patterns.</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a> = GEPInfo.SgprParts[0];</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> OffsetReg = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), TII.get(AMDGPU::S_MOV_B32), OffsetReg)</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(GEPInfo.Imm);</div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrReg</a>); },</div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>    [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(OffsetReg); }</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span>  }};</div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span>}</div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span> </div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span>std::pair&lt;Register, int&gt;</div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span>AMDGPUInstructionSelector::selectFlatOffsetImpl(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span>                                                <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FlatVariant</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span> </div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a> = std::make_pair(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0);</div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span> </div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span>  <span class="keywordflow">if</span> (!STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">hasFlatInstOffsets</a>())</div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span> </div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>) =</div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>      getPtrBaseWithConstantOffset(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI);</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> == 0)</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span> </div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span>  <span class="keywordtype">unsigned</span> AddrSpace = (*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;memoperands_begin())-&gt;<a class="code hl_function" href="DataLayout_8cpp.html#a5a734c1034b66b6852f68ffa2789b2ca">getAddrSpace</a>();</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span>  <span class="keywordflow">if</span> (!TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">isLegalFLATOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>, AddrSpace, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FlatVariant</a>))</div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>;</div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span> </div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span>  <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>);</div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span>}</div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span> </div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>AMDGPUInstructionSelector::selectFlatOffset(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a> = selectFlatOffsetImpl(Root, <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88ab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a>);</div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span> </div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a>.first); },</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a>.second); },</div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span>    }};</div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>}</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span> </div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>AMDGPUInstructionSelector::selectGlobalOffset(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a> = selectFlatOffsetImpl(Root, <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a125415c6b554fcb76cedd65841141a92">SIInstrFlags::FlatGlobal</a>);</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span> </div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a>.first); },</div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a>.second); },</div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span>  }};</div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span>}</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span> </div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span>AMDGPUInstructionSelector::selectScratchOffset(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a> = selectFlatOffsetImpl(Root, <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>);</div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span> </div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a>.first); },</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrWithOffset</a>.second); },</div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span>    }};</div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span>}</div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment"></span> </div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="comment">/// Match a zero extend from a 32-bit value to 64-bits.</span></div>
<div class="foldopen" id="foldopen03598" data-start="{" data-end="}">
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a92451ecb6973ca4c1190514f75618d40"> 3598</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a92451ecb6973ca4c1190514f75618d40">matchZeroExtendFromS32</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) {</div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZExtSrc</a>;</div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a2e06342dcfb65c2c40e4121eb688d4df">m_GZExt</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZExtSrc</a>))))</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZExtSrc</a>) == <a class="code hl_function" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32) ? <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ZExtSrc</a> : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span> </div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span>  <span class="comment">// Match legalized form %zext = G_MERGE_VALUES (s32 %x), (s32 0)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span>  <span class="keywordflow">if</span> (Def-&gt;getOpcode() != AMDGPU::G_MERGE_VALUES)</div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span> </div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Def-&gt;getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1PatternMatch.html#a54d7212b9b2c57cced42037ae2fa7c61">m_ZeroInt</a>())) {</div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span>    <span class="keywordflow">return</span> Def-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span>  }</div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span> </div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span>}</div>
</div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span> </div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span><span class="comment">// Match (64-bit SGPR base) + (zext vgpr offset) + sext(imm offset)</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span>AMDGPUInstructionSelector::selectGlobalSAddr(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> = 0;</div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span> </div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span>  <span class="comment">// Match the immediate offset first, which canonically is moved as low as</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>  <span class="comment">// possible.</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>) = getPtrBaseWithConstantOffset(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, *MRI);</div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span> </div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> != 0) {</div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span>    <span class="keywordflow">if</span> (TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">isLegalFLATOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaabf4559ef958a13c33f6ec7ed13fd44e5">AMDGPUAS::GLOBAL_ADDRESS</a>,</div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span>                              <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a125415c6b554fcb76cedd65841141a92">SIInstrFlags::FlatGlobal</a>)) {</div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span>      <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>      <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBaseDef</a> = <a class="code hl_function" href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">getDefSrcRegIgnoringCopies</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, *MRI);</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span>      <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBaseDef</a>)</div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>        <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span> </div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span>      <span class="keywordflow">if</span> (isSGPR(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBaseDef</a>-&gt;Reg)) {</div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> &gt; 0) {</div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>          <span class="comment">// Offset is too large.</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>          <span class="comment">//</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>          <span class="comment">// saddr + large_offset -&gt; saddr +</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>          <span class="comment">//                         (voffset = large_offset &amp; ~MaxOffset) +</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>          <span class="comment">//                         (large_offset &amp; MaxOffset);</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>          int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SplitImmOffset</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderOffset</a>;</div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span>          std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SplitImmOffset</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderOffset</a>) = TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a">splitFlatOffset</a>(</div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span>              <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaabf4559ef958a13c33f6ec7ed13fd44e5">AMDGPUAS::GLOBAL_ADDRESS</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a125415c6b554fcb76cedd65841141a92">SIInstrFlags::FlatGlobal</a>);</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span> </div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span>          <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isUInt&lt;32&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderOffset</a>)) {</div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span>            <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>            <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span>            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HighBits</a> =</div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span>                <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span> </div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span>            <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), TII.get(AMDGPU::V_MOV_B32_e32),</div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HighBits</a>)</div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>                .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RemainderOffset</a>);</div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span> </div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>            <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span>                [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>); }, <span class="comment">// saddr</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span>                [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>                  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HighBits</a>);</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>                }, <span class="comment">// voffset</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span>                [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SplitImmOffset</a>); },</div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span>            }};</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>          }</div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>        }</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span> </div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>        <span class="comment">// We are adding a 64 bit SGPR and a constant. If constant bus limit</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>        <span class="comment">// is 1 we would need to perform 1 or 2 extra moves for each half of</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span>        <span class="comment">// the constant and it is better to do a scalar add and then issue a</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>        <span class="comment">// single VALU instruction to materialize zero. Otherwise it is less</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>        <span class="comment">// instructions to perform VALU adds with immediates or inline literals.</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLiterals</a> =</div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>            !TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a>(32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> &amp; 0xffffffff)) +</div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span>            !TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a>(32, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> &gt;&gt; 32));</div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span>        <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">getConstantBusLimit</a>(AMDGPU::V_ADD_U32_e64) &gt; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumLiterals</a>)</div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>          <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>      }</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span>    }</div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>  }</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span> </div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a> = <a class="code hl_function" href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">getDefSrcRegIgnoringCopies</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, *MRI);</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>)</div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span> </div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span>  <span class="comment">// Match the variable offset.</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOpcode() == AMDGPU::G_PTR_ADD) {</div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>    <span class="comment">// Look through the SGPR-&gt;VGPR copy.</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a> =</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>        <a class="code hl_function" href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">getSrcRegIgnoringCopies</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOperand(1).getReg(), *MRI);</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span> </div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a> &amp;&amp; isSGPR(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a>)) {</div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span>      <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBaseOffset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span> </div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span>      <span class="comment">// It&#39;s possible voffset is an SGPR here, but the copy to VGPR will be</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span>      <span class="comment">// inserted later.</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span>      <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a92451ecb6973ca4c1190514f75618d40">matchZeroExtendFromS32</a>(*MRI, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBaseOffset</a>)) {</div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span>        <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// saddr</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span>                   MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a>);</div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span>                 },</div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>                 [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// voffset</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>                   MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>);</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>                 },</div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>                 [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>                   MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>);</div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span>                 }}};</div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span>      }</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span>    }</div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span>  }</div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span> </div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span>  <span class="comment">// FIXME: We should probably have folded COPY (G_IMPLICIT_DEF) earlier, and</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span>  <span class="comment">// drop this.</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOpcode() == AMDGPU::G_IMPLICIT_DEF ||</div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOpcode() == AMDGPU::G_CONSTANT || !isSGPR(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;Reg))</div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span> </div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span>  <span class="comment">// It&#39;s cheaper to materialize a single 32-bit zero for vaddr than the two</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span>  <span class="comment">// moves required to copy a 64-bit SGPR to VGPR.</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span> </div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span>  <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), TII.get(AMDGPU::V_MOV_B32_e32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>)</div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span> </div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;Reg); }, <span class="comment">// saddr</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VOffset</a>); },      <span class="comment">// voffset</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>); }     <span class="comment">// offset</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span>  }};</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>}</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span> </div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span>AMDGPUInstructionSelector::selectScratchSAddr(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> = 0;</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span> </div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>  <span class="comment">// Match the immediate offset first, which canonically is moved as low as</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>  <span class="comment">// possible.</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>) = getPtrBaseWithConstantOffset(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, *MRI);</div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span> </div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> != 0 &amp;&amp;</div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span>      TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">isLegalFLATOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaaec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>,</div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span>                            <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>)) {</div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span>    <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>  }</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span> </div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>  <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a> = <a class="code hl_function" href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">getDefSrcRegIgnoringCopies</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, *MRI);</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>)</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span> </div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOpcode() == AMDGPU::G_FRAME_INDEX) {</div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span>    <span class="keywordtype">int</span> FI = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOperand(1).getIndex();</div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span>    <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FI); }, <span class="comment">// saddr</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>); } <span class="comment">// offset</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span>    }};</div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span>  }</div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span> </div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;Reg;</div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span> </div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOpcode() == AMDGPU::G_PTR_ADD) {</div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> LHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> RHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrDef</a>-&gt;MI-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a> = <a class="code hl_function" href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">getDefSrcRegIgnoringCopies</a>(LHS, *MRI);</div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span>    <span class="keyword">auto</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a> = <a class="code hl_function" href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">getDefSrcRegIgnoringCopies</a>(RHS, *MRI);</div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span> </div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a> &amp;&amp; <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a> &amp;&amp;</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>-&gt;MI-&gt;getOpcode() == AMDGPU::G_FRAME_INDEX &amp;&amp;</div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span>        isSGPR(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a>-&gt;Reg)) {</div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>      <span class="keywordtype">int</span> FI = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSDef</a>-&gt;MI-&gt;getOperand(1).getIndex();</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = *Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getDebugLoc();</div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span> </div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span>      <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_enumvalue" href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">BB</a>, &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, TII.get(AMDGPU::S_ADD_I32), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a>)</div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FI)</div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span>          .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RHSDef</a>-&gt;Reg);</div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>    }</div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span>  }</div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span> </div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>  <span class="keywordflow">if</span> (!isSGPR(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a>))</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span> </div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SAddr</a>); }, <span class="comment">// saddr</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>); } <span class="comment">// offset</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span>  }};</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>}</div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span> </div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>AMDGPUInstructionSelector::selectMUBUFScratchOffen(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>();</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getParent();</div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span>  <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a> = <a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">getParent</a>();</div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *Info = <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span> </div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) &amp;&amp;</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>      <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> != TM.<a class="code hl_function" href="classllvm_1_1AMDGPUTargetMachine.html#a0cdc78a746b623575007c91573f9bd8b">getNullPointerValue</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaaec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>)) {</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HighBits</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span> </div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span>    <span class="comment">// TODO: Should this be inside the render function? The iterator seems to</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span>    <span class="comment">// move.</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span>    <a class="code hl_function" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getDebugLoc(), TII.get(AMDGPU::V_MOV_B32_e32),</div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span>            <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HighBits</a>)</div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span>      .<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &amp; ~4095);</div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span> </div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>    <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Info-&gt;getScratchRSrcReg());</div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>             },</div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>             [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// vaddr</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">HighBits</a>);</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>             },</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>             [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span>               <span class="comment">// Use constant zero for soffset and rely on eliminateFrameIndex</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span>               <span class="comment">// to choose the appropriate frame register if need be.</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span>             },</div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span>             [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> &amp; 4095);</div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span>             }}};</div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span>  }</div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span> </div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> == 0 || <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> == -1);</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span> </div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>  <span class="comment">// Try to fold a frame index directly into the MUBUF vaddr field, and any</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span>  <span class="comment">// offsets.</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int&gt;</a> FI;</div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VAddr = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>    std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>) = getPtrBaseWithConstantOffset(VAddr, *MRI);</div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a> != 0) {</div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>) &amp;&amp;</div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span>          (!STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a3c9cd4a438837eb5883a8b62107e8219">privateMemoryResourceIsRangeChecked</a>() ||</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span>           <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a>-&gt;signBitIsZero(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>))) {</div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span>        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBaseDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>);</div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span>        <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBaseDef</a>-&gt;getOpcode() == AMDGPU::G_FRAME_INDEX)</div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span>          FI = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBaseDef</a>-&gt;getOperand(1).getIndex();</div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span>          VAddr = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span>        <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>;</div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span>      }</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOpcode() == AMDGPU::G_FRAME_INDEX) {</div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>      FI = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOperand(1).getIndex();</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>    }</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span>  }</div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span> </div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>  <span class="keywordflow">return</span> {{[=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span>             MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Info-&gt;getScratchRSrcReg());</div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span>           },</div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// vaddr</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span>             <span class="keywordflow">if</span> (FI.hasValue())</div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>(FI.getValue());</div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>             <span class="keywordflow">else</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>               MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VAddr);</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>           },</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span>             <span class="comment">// Use constant zero for soffset and rely on eliminateFrameIndex</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span>             <span class="comment">// to choose the appropriate frame register if need be.</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span>             MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span>           },</div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span>           [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span>             MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span>           }}};</div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>}</div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span> </div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isDSOffsetLegal(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>,</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>                                                int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isUInt&lt;16&gt;</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>))</div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span> </div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a10f2e810ecf2f7e2bb9150ed2c5b622a">hasUsableDSOffset</a>() || STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1a905685dd1e80d0d65b2d02865b365f">unsafeDSOffsetFoldingEnabled</a>())</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span> </div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>  <span class="comment">// On Southern Islands instruction with a negative base value and an offset</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>  <span class="comment">// don&#39;t seem to work.</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>  <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a>-&gt;signBitIsZero(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>);</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>}</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span> </div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isDSOffset2Legal(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>, int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset0</a>,</div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span>                                                 int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset1</a>,</div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span>                                                 <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset0</a> % <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 0 || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset1</a> % <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a> != 0)</div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isUInt&lt;8&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset0</a> / <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>) || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isUInt&lt;8&gt;</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Offset1</a> / <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>))</div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span> </div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a10f2e810ecf2f7e2bb9150ed2c5b622a">hasUsableDSOffset</a>() || STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a1a905685dd1e80d0d65b2d02865b365f">unsafeDSOffsetFoldingEnabled</a>())</div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span> </div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span>  <span class="comment">// On Southern Islands instruction with a negative base value and an offset</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span>  <span class="comment">// don&#39;t seem to work.</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span>  <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a>-&gt;signBitIsZero(<a class="code hl_enumvalue" href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">Base</a>);</div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span>}</div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span> </div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isUnneededShiftMask(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>                                                    <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShAmtBits</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_AND);</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span> </div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;APInt&gt;</a> RHS = <a class="code hl_function" href="namespacellvm.html#a506e31567e4812970c2df466a5082389">getIConstantVRegVal</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), *MRI);</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span>  <span class="keywordflow">if</span> (!RHS)</div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span> </div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span>  <span class="keywordflow">if</span> (RHS-&gt;countTrailingOnes() &gt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShAmtBits</a>)</div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span> </div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSKnownZeros</a> =</div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span>      <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a>-&gt;getKnownZeroes(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg());</div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>  <span class="keywordflow">return</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">LHSKnownZeros</a> | *RHS).countTrailingOnes() &gt;= <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ShAmtBits</a>;</div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span>}</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span> </div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="comment">// Return the wave level SGPR base address if this is a wave address.</span></div>
<div class="foldopen" id="foldopen03920" data-start="{" data-end="}">
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a3bea0d2df6224f7191466538e5ef0c9f"> 3920</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a3bea0d2df6224f7191466538e5ef0c9f">getWaveAddress</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Def) {</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span>  <span class="keywordflow">return</span> Def-&gt;getOpcode() == AMDGPU::G_AMDGPU_WAVE_ADDRESS</div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span>             ? Def-&gt;getOperand(1).getReg()</div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span>             : <a class="code hl_variable" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span>}</div>
</div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span> </div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span>AMDGPUInstructionSelector::selectMUBUFScratchOffset(</div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg = Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *Info = <a class="code hl_variable" href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">MF</a>-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"> 3931</span> </div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"> 3932</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(Reg);</div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveBase</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a3bea0d2df6224f7191466538e5ef0c9f">getWaveAddress</a>(Def)) {</div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span>    <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Info-&gt;getScratchRSrcReg());</div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span>        },</div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveBase</a>);</div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span>        },</div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0); } <span class="comment">// offset</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span>    }};</div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span>  }</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span> </div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span> </div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span>  <span class="comment">// FIXME: Copy check is a hack</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_enumvalue" href="namespacellvm_1_1codeview.html#aa8c11d016a2dd473a4cf0ed1da777f5ea67f23a49a4828b272554feea07834f7d">BasePtr</a>;</div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Reg, *MRI, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aabc13e9685078919223b80faf25c4b4e">m_GPtrAdd</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(BasePtr), <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a26d4fa544340416fd300803ea0bd1cee">m_Copy</a>(<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>))))) {</div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>))</div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span>      <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(BasePtr);</div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveBase</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a3bea0d2df6224f7191466538e5ef0c9f">getWaveAddress</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BasePtrDef</a>);</div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span>    <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveBase</a>)</div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span>      <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span> </div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span>    <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Info-&gt;getScratchRSrcReg());</div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span>        },</div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"> 3962</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WaveBase</a>);</div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"> 3963</span>        },</div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"> 3964</span>        [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>); } <span class="comment">// offset</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span>    }};</div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span>  }</div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span> </div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) ||</div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span>      !<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>))</div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span> </div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// rsrc</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Info-&gt;getScratchRSrcReg());</div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span>      },</div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span>      },</div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>); } <span class="comment">// offset</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span>  }};</div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span>}</div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span> </div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span>std::pair&lt;Register, unsigned&gt;</div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>AMDGPUInstructionSelector::selectDS1Addr1OffsetImpl(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"> 3985</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>)</div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"> 3987</span>    <span class="keywordflow">return</span> std::make_pair(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0);</div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span> </div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstAddr</a> = 0;</div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span> </div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) =</div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"> 3994</span>    getPtrBaseWithConstantOffset(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI);</div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span> </div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"> 3996</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) {</div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span>    <span class="keywordflow">if</span> (isDSOffsetLegal(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) {</div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span>      <span class="comment">// (add n0, c0)</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span>      <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span>    }</div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOpcode() == AMDGPU::G_SUB) {</div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span>    <span class="comment">// TODO</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span> </div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span> </div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstAddr</a>))) {</div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span>    <span class="comment">// TODO</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span> </div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span>  }</div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span> </div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span>  <span class="keywordflow">return</span> std::make_pair(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0);</div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span>}</div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span> </div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span>AMDGPUInstructionSelector::selectDS1Addr1Offset(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span>  std::tie(Reg, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) = selectDS1Addr1OffsetImpl(Root);</div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Reg); },</div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"> 4020</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>); }</div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span>    }};</div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span>}</div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span> </div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span>AMDGPUInstructionSelector::selectDS64Bit4ByteAligned(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span>  <span class="keywordflow">return</span> selectDSReadWrite2(Root, 4);</div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span>}</div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span> </div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"> 4030</span>AMDGPUInstructionSelector::selectDS128Bit8ByteAligned(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span>  <span class="keywordflow">return</span> selectDSReadWrite2(Root, 8);</div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span>}</div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span> </div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span>AMDGPUInstructionSelector::selectDSReadWrite2(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span>                                              <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"> 4038</span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span>  std::tie(Reg, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) = selectDSReadWrite2Impl(Root, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(Reg); },</div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>); },</div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>+1); }</div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span>    }};</div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span>}</div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span> </div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span>std::pair&lt;Register, unsigned&gt;</div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span>AMDGPUInstructionSelector::selectDSReadWrite2Impl(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root,</div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span>                                                  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getVRegDef(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>)</div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span>    <span class="keywordflow">return</span> std::make_pair(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0);</div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span> </div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span>  int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstAddr</a> = 0;</div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span> </div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) =</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>    getPtrBaseWithConstantOffset(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI);</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span> </div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) {</div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetValue0</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span>    int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetValue1</a> = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> + <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>;</div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span>    <span class="keywordflow">if</span> (isDSOffset2Legal(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetValue0</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetValue1</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)) {</div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span>      <span class="comment">// (add n0, c0)</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span>      <span class="keywordflow">return</span> std::make_pair(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetValue0</a> / <a class="code hl_variable" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>);</div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span>    }</div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootDef</a>-&gt;getOpcode() == AMDGPU::G_SUB) {</div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>    <span class="comment">// TODO</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span> </div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">m_ICst</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ConstAddr</a>))) {</div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"> 4072</span>    <span class="comment">// TODO</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span> </div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span>  }</div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span> </div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"> 4076</span>  <span class="keywordflow">return</span> std::make_pair(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0);</div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"> 4077</span>}</div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="comment"></span> </div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"> 4079</span><span class="comment">/// If \p Root is a G_PTR_ADD with a G_CONSTANT on the right hand side, return</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"> 4080</span><span class="comment">/// the base value with the constant offset. There may be intervening copies</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="comment">/// between \p Root and the identified constant. Returns \p Root, 0 if this does</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span><span class="comment">/// not match the pattern.</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="comment"></span>std::pair&lt;Register, int64_t&gt;</div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span>AMDGPUInstructionSelector::getPtrBaseWithConstantOffset(</div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Root, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootI</a> = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(Root, MRI);</div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootI</a>-&gt;getOpcode() != TargetOpcode::G_PTR_ADD)</div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span>    <span class="keywordflow">return</span> {Root, 0};</div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span> </div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RHS = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootI</a>-&gt;getOperand(2);</div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;ValueAndVReg&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeOffset</a> =</div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span>      <a class="code hl_function" href="namespacellvm.html#a7066134eb9cf96753259fabef3c1bea7">getIConstantVRegValWithLookThrough</a>(RHS.getReg(), MRI);</div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeOffset</a>)</div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span>    <span class="keywordflow">return</span> {Root, 0};</div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span>  <span class="keywordflow">return</span> {<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RootI</a>-&gt;getOperand(1).getReg(), <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaybeOffset</a>-&gt;Value.getSExtValue()};</div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span>}</div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span> </div>
<div class="foldopen" id="foldopen04098" data-start="{" data-end="}">
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4"> 4098</a></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span>}</div>
</div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><span class="comment"></span> </div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span><span class="comment">/// Return a resource descriptor for use with an arbitrary 64-bit pointer. If \p</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="comment">/// BasePtr is not valid, a null base pointer will be used.</span></div>
<div class="foldopen" id="foldopen04104" data-start="{" data-end="}">
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a8c50f7491840d8eeaaaa91ae82110ef3"> 4104</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a8c50f7491840d8eeaaaa91ae82110ef3">buildRSRC</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span>                          <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FormatLo</a>, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FormatHi</a>,</div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span>                          <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BasePtr) {</div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc2</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc3</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcHi</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SGPR_128RegClass);</div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span> </div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"> 4112</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_MOV_B32)</div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"> 4113</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc2</a>)</div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span>    .addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FormatLo</a>);</div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_MOV_B32)</div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc3</a>)</div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span>    .addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FormatHi</a>);</div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span> </div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span>  <span class="comment">// Build the half of the subregister with the constants before building the</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span>  <span class="comment">// full 128-bit register. If we are building multiple resource descriptors,</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"> 4121</span>  <span class="comment">// this will allow CSEing of the 2-component register.</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::REG_SEQUENCE)</div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcHi</a>)</div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc2</a>)</div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span>    .addImm(AMDGPU::sub0)</div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc3</a>)</div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span>    .addImm(AMDGPU::sub1);</div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span> </div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcLo</a> = BasePtr;</div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span>  <span class="keywordflow">if</span> (!BasePtr) {</div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcLo</a> = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.createVirtualRegister(&amp;AMDGPU::SReg_64RegClass);</div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span>    <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_MOV_B64)</div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span>      .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcLo</a>)</div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span>      .addImm(0);</div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span>  }</div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span> </div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::REG_SEQUENCE)</div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span>    .addDef(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc</a>)</div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcLo</a>)</div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span>    .addImm(AMDGPU::sub0_sub1)</div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span>    .addReg(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcHi</a>)</div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span>    .addImm(AMDGPU::sub2_sub3);</div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span> </div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrc</a>;</div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span>}</div>
</div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span> </div>
<div class="foldopen" id="foldopen04147" data-start="{" data-end="}">
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#af879b7c612ce1a9da26b2466a814fa47"> 4147</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af879b7c612ce1a9da26b2466a814fa47">buildAddr64RSrc</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BasePtr) {</div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefaultFormat</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getDefaultRsrcDataFormat();</div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"> 4150</span> </div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span>  <span class="comment">// FIXME: Why are half the &quot;default&quot; bits ignored based on the addressing</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span>  <span class="comment">// mode?</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a8c50f7491840d8eeaaaa91ae82110ef3">buildRSRC</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, 0, <a class="code hl_function" href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">Hi_32</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefaultFormat</a>), BasePtr);</div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span>}</div>
</div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span> </div>
<div class="foldopen" id="foldopen04156" data-start="{" data-end="}">
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#a1107813cf704eae4068d8544e2723207"> 4156</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a1107813cf704eae4068d8544e2723207">buildOffsetSrc</a>(<a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> BasePtr) {</div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefaultFormat</a> = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.getDefaultRsrcDataFormat();</div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span> </div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span>  <span class="comment">// FIXME: Why are half the &quot;default&quot; bits ignored based on the addressing</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span>  <span class="comment">// mode?</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a8c50f7491840d8eeaaaa91ae82110ef3">buildRSRC</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, -1, <a class="code hl_function" href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">Hi_32</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DefaultFormat</a>), BasePtr);</div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span>}</div>
</div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span> </div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span>AMDGPUInstructionSelector::MUBUFAddressData</div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span>AMDGPUInstructionSelector::parseMUBUFAddress(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Src)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span>  MUBUFAddressData <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>;</div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span>  <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N0 = Src;</div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span> </div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span> </div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span>  std::tie(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) = getPtrBaseWithConstantOffset(Src, *MRI);</div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isUInt&lt;32&gt;</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)) {</div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N0 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PtrBase</a>;</div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"> 4176</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.Offset = <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>;</div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"> 4177</span>  }</div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span> </div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span>  <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InputAdd</a></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span>      = <a class="code hl_function" href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">getOpcodeDef</a>(TargetOpcode::G_PTR_ADD, <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N0, *MRI)) {</div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N2 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InputAdd</a>-&gt;getOperand(1).getReg();</div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N3 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InputAdd</a>-&gt;getOperand(2).getReg();</div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span> </div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span>    <span class="comment">// FIXME: Need to fix extra SGPR-&gt;VGPRcopies inserted</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"> 4185</span>    <span class="comment">// FIXME: Don&#39;t know this was defined by operand 0</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span>    <span class="comment">//</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span>    <span class="comment">// TODO: Remove this when we have copy folding optimizations after</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span>    <span class="comment">// RegBankSelect.</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N2 = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N2, *MRI)-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span>    <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N3 = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>.N3, *MRI)-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"> 4191</span>  }</div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span> </div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">Data</a>;</div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span>}</div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="comment"></span> </div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span><span class="comment">/// Return if the addr64 mubuf mode should be used for the given address.</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><span class="comment"></span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::shouldUseAddr64(MUBUFAddressData <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span>  <span class="comment">// (ptr_add N2, N3) -&gt; addr64, or</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span>  <span class="comment">// (ptr_add (ptr_add N2, N3), C1) -&gt; addr64</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>.N2)</div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span> </div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">N0Bank</a> = RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>.N0, *MRI, TRI);</div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">N0Bank</a>-&gt;getID() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span>}</div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span><span class="comment"></span> </div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span><span class="comment">/// Split an immediate offset \p ImmOffset depending on whether it fits in the</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span><span class="comment">/// immediate field. Modifies \p ImmOffset and sets \p SOffset to the variable</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span><span class="comment">/// component.</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><span class="comment"></span><span class="keywordtype">void</span> AMDGPUInstructionSelector::splitIllegalMUBUFOffset(</div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SOffset, int64_t &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">SIInstrInfo::isLegalMUBUFImmOffset</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>))</div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span> </div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span>  <span class="comment">// Illegal offset, store it in soffset.</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span>  SOffset = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::S_MOV_B32)</div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span>    .addDef(SOffset)</div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span>    .addImm(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>);</div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a> = 0;</div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span>}</div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span> </div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectMUBUFAddr64Impl(</div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;VAddr, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>,</div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SOffset, int64_t &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span>  <span class="comment">// FIXME: Predicates should stop this from reaching here.</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span>  <span class="comment">// addr64 bit was removed for volcanic islands.</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span>  <span class="keywordflow">if</span> (!STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ad773dab02c945afb0bc889ebd67649c0">hasAddr64</a>() || STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">useFlatForGlobal</a>())</div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"> 4230</span> </div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"> 4231</span>  MUBUFAddressData <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a> = parseMUBUFAddress(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"> 4232</span>  <span class="keywordflow">if</span> (!shouldUseAddr64(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a>))</div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"> 4233</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span> </div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> N0 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a>.N0;</div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> N2 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a>.N2;</div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> N3 = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a>.N3;</div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span>  <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a>.Offset;</div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span> </div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span>  <span class="comment">// Base pointer for the SRD.</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRDPtr</a>;</div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span> </div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"> 4243</span>  <span class="keywordflow">if</span> (N2) {</div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span>    <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(N2, *MRI, TRI)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"> 4245</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(N3);</div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"> 4246</span>      <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(N3, *MRI, TRI)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span>        <span class="comment">// Both N2 and N3 are divergent. Use N0 (the result of the add) as the</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span>        <span class="comment">// addr64, and construct the default resource from a 0 address.</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span>        VAddr = N0;</div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span>        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRDPtr</a> = N3;</div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span>        VAddr = N2;</div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span>      }</div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"> 4255</span>      <span class="comment">// N2 is not divergent.</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span>      <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRDPtr</a> = N2;</div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span>      VAddr = N3;</div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span>    }</div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a>(N0, *MRI, TRI)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID) {</div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span>    <span class="comment">// Use the default null pointer in the resource</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span>    VAddr = N0;</div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span>    <span class="comment">// N0 -&gt; offset, or</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span>    <span class="comment">// (N0 + C1) -&gt; offset</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span>    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRDPtr</a> = N0;</div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span>  }</div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span> </div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(*Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>());</div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"> 4269</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#af879b7c612ce1a9da26b2466a814fa47">buildAddr64RSrc</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, *MRI, TII, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRDPtr</a>);</div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span>  splitIllegalMUBUFOffset(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, SOffset, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"> 4272</span>}</div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span> </div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::selectMUBUFOffsetImpl(</div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;SOffset,</div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span>  int64_t &amp;<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span> </div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span>  <span class="comment">// FIXME: Pattern should not reach here.</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span>  <span class="keywordflow">if</span> (STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">useFlatForGlobal</a>())</div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span> </div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span>  MUBUFAddressData <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a> = parseMUBUFAddress(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span>  <span class="keywordflow">if</span> (shouldUseAddr64(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a>))</div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"> 4285</span> </div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"> 4286</span>  <span class="comment">// N0 -&gt; offset, or</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span>  <span class="comment">// (N0 + C1) -&gt; offset</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRDPtr</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a>.N0;</div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span>  <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AddrData</a>.Offset;</div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span> </div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span>  <span class="comment">// TODO: Look through extensions for 32-bit soffset.</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span>  <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>(*Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">getParent</a>());</div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span> </div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"> 4294</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a1107813cf704eae4068d8544e2723207">buildOffsetSrc</a>(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, *MRI, TII, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SRDPtr</a>);</div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span>  splitIllegalMUBUFOffset(<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, SOffset, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span>}</div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span> </div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span>AMDGPUInstructionSelector::selectMUBUFAddr64(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VAddr;</div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>;</div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffset;</div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span> </div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span>  <span class="keywordflow">if</span> (!selectMUBUFAddr64Impl(Root, VAddr, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>, SOffset, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>))</div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span> </div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span>  <span class="comment">// FIXME: Use defaulted operands for trailing 0s and remove from the complex</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span>  <span class="comment">// pattern.</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {  <span class="comment">// rsrc</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>);</div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span>      },</div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// vaddr</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VAddr);</div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span>      },</div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"> 4318</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span>        <span class="keywordflow">if</span> (SOffset)</div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SOffset);</div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span>      },</div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span>      },</div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span>      <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a>, <span class="comment">//  cpol</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span>      <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a>, <span class="comment">//  tfe</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span>      <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a>  <span class="comment">//  swz</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span>    }};</div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"> 4331</span>}</div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"> 4332</span> </div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"> 4333</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span>AMDGPUInstructionSelector::selectMUBUFOffset(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"> 4335</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>;</div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffset;</div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span> </div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span>  <span class="keywordflow">if</span> (!selectMUBUFOffsetImpl(Root, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>, SOffset, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>))</div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span> </div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {  <span class="comment">// rsrc</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>);</div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"> 4345</span>      },</div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"> 4346</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"> 4347</span>        <span class="keywordflow">if</span> (SOffset)</div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SOffset);</div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span>      },</div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>); }, <span class="comment">// offset</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span>      <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a>, <span class="comment">//  cpol</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span>      <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a>, <span class="comment">//  tfe</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span>      <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a>, <span class="comment">//  swz</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"> 4356</span>    }};</div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"> 4357</span>}</div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"> 4358</span> </div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"> 4359</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"> 4360</span>AMDGPUInstructionSelector::selectMUBUFAddr64Atomic(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VAddr;</div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>;</div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffset;</div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span> </div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span>  <span class="keywordflow">if</span> (!selectMUBUFAddr64Impl(Root, VAddr, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>, SOffset, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>))</div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span> </div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"> 4369</span>  <span class="comment">// FIXME: Use defaulted operands for trailing 0s and remove from the complex</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"> 4370</span>  <span class="comment">// pattern.</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"> 4372</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {  <span class="comment">// rsrc</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"> 4373</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>);</div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span>      },</div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// vaddr</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(VAddr);</div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span>      },</div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span>        <span class="keywordflow">if</span> (SOffset)</div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SOffset);</div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"> 4382</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"> 4383</span>      },</div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"> 4384</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// offset</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>);</div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span>      },</div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {</div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">AMDGPU::CPol::GLC</a>); <span class="comment">// cpol</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span>      }</div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span>    }};</div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span>}</div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span> </div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"> 4394</span>AMDGPUInstructionSelector::selectMUBUFOffsetAtomic(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>;</div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"> 4396</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> SOffset;</div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"> 4397</span>  int64_t <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a> = 0;</div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"> 4398</span> </div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span>  <span class="keywordflow">if</span> (!selectMUBUFOffsetImpl(Root, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>, SOffset, <a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>))</div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"> 4400</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span> </div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span>  <span class="keywordflow">return</span> {{</div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) {  <span class="comment">// rsrc</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span>        MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RSrcReg</a>);</div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span>      },</div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { <span class="comment">// soffset</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span>        <span class="keywordflow">if</span> (SOffset)</div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">addReg</a>(SOffset);</div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span>        <span class="keywordflow">else</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span>          MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(0);</div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span>      },</div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>); }, <span class="comment">// offset</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span>      [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">AMDGPU::CPol::GLC</a>); } <span class="comment">// cpol</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span>    }};</div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span>}</div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="comment"></span> </div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span><span class="comment">/// Get an immediate that must be 32-bits, and treated as zero extended.</span></div>
<div class="foldopen" id="foldopen04418" data-start="{" data-end="}">
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="AMDGPUInstructionSelector_8cpp.html#ae3aa3930a0800568f904635ee8e44b32"> 4418</a></span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;uint64_t&gt;</a> <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#ae3aa3930a0800568f904635ee8e44b32">getConstantZext32Val</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg,</div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span>                                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span>  <span class="comment">// getIConstantVRegVal sexts any values, so see if that matters.</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int64_t&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a> = <a class="code hl_function" href="namespacellvm.html#a7a5e4b94178675c76a7e5fa4959aa342">getIConstantVRegSExtVal</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a> || !<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isInt&lt;32&gt;</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a>))</div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a901112c493d3827cda924430a6fbc9f4">Lo_32</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a>);</div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span>}</div>
</div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span> </div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span>AMDGPUInstructionSelector::selectSMRDBufferImm(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;uint64_t&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#ae3aa3930a0800568f904635ee8e44b32">getConstantZext32Val</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI);</div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a>)</div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span> </div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int64_t&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a> =</div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">AMDGPU::getSMRDEncodedOffset</a>(STI, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a>, <span class="keyword">true</span>);</div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a>)</div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span> </div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span>  <span class="keywordflow">return</span> {{ [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a>); }  }};</div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span>}</div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span> </div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">InstructionSelector::ComplexRendererFns</a></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span>AMDGPUInstructionSelector::selectSMRDBufferImm32(<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Root)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() == <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>);</div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"> 4444</span> </div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;uint64_t&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a> = <a class="code hl_function" href="AMDGPUInstructionSelector_8cpp.html#ae3aa3930a0800568f904635ee8e44b32">getConstantZext32Val</a>(Root.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *MRI);</div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a>)</div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span> </div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Optional&lt;int64_t&gt;</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span>    = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">AMDGPU::getSMRDEncodedLiteralOffset32</a>(STI, *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">OffsetVal</a>);</div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span>  <span class="keywordflow">if</span> (!<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a>)</div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span>    <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span> </div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"> 4454</span>  <span class="keywordflow">return</span> {{ [=](<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) { MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(*<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">EncodedImm</a>); }  }};</div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span>}</div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span> </div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"> 4457</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderTruncImm32(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span>                                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span>                                                 <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getSExtValue());</div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span>}</div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span> </div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderNegateImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span>                                                <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(-<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getSExtValue());</div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span>}</div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span> </div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderBitcastImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span>                                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span>                                                 <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"> 4476</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpIdx == -1);</div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span> </div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_FCONSTANT)</div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getFPImm()-&gt;getValueAPF().bitcastToAPInt().getZExtValue());</div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"> 4482</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span>    MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_enumeration" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getCImm()-&gt;getSExtValue());</div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span>  }</div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"> 4485</span>}</div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span> </div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderPopcntImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span>                                                <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::G_CONSTANT &amp;&amp; OpIdx == -1 &amp;&amp;</div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span>         <span class="stringliteral">&quot;Expected G_CONSTANT&quot;</span>);</div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getCImm()-&gt;getValue().countPopulation());</div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span>}</div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"> 4494</span><span class="comment"></span> </div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span><span class="comment">/// This only really exists to satisfy DAG type checking machinery, so is a</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span><span class="comment">/// no-op here.</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><span class="comment"></span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderTruncTImm(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span>                                                <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getImm());</div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span>}</div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span> </div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"> 4503</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderExtractCPol(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span>                                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span>                                                  <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpIdx &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;expected to match an immediate operand&quot;</span>);</div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getImm() &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a">AMDGPU::CPol::ALL</a>);</div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span>}</div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span> </div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderExtractSWZ(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span>                                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"> 4512</span>                                                 <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpIdx &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;expected to match an immediate operand&quot;</span>);</div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>((<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getImm() &gt;&gt; 3) &amp; 1);</div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"> 4515</span>}</div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span> </div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderSetGLC(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span>                                             <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpIdx &gt;= 0 &amp;&amp; <span class="stringliteral">&quot;expected to match an immediate operand&quot;</span>);</div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">addImm</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx).getImm() | <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">AMDGPU::CPol::GLC</a>);</div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span>}</div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span> </div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"> 4524</span><span class="keywordtype">void</span> AMDGPUInstructionSelector::renderFrameIndex(<a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB,</div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span>                                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span>                                                 <span class="keywordtype">int</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span>  MIB.<a class="code hl_function" href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">addFrameIndex</a>((<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getIndex()));</div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span>}</div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span> </div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInlineImmediate16(int64_t Imm)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">AMDGPU::isInlinableLiteral16</a>(Imm, STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span>}</div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span> </div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInlineImmediate32(int64_t Imm)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">AMDGPU::isInlinableLiteral32</a>(Imm, STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span>}</div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span> </div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInlineImmediate64(int64_t Imm)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">AMDGPU::isInlinableLiteral64</a>(Imm, STI.<a class="code hl_function" href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">hasInv2PiInlineImm</a>());</div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span>}</div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span> </div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span><span class="keywordtype">bool</span> AMDGPUInstructionSelector::isInlineImmediate(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span>  <span class="keywordflow">return</span> TII.<a class="code hl_function" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(Imm);</div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00102">AArch64ExpandPseudoInsts.cpp:102</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8cpp_html_ad18f9973176b870e59d30b81d8a1091e"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02026">AMDGPUBaseInfo.cpp:2026</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUGlobalISelUtils_8h_html"><div class="ttname"><a href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a></div></div>
<div class="ttc" id="aAMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs.</div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a03003e81063358aa37f5e2d3e6c4b79c"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a03003e81063358aa37f5e2d3e6c4b79c">isZeroOrOneOrUndef</a></div><div class="ttdeci">static bool isZeroOrOneOrUndef(int X)</div><div class="ttdef"><b>Definition</b> <a href="#l02832">AMDGPUInstructionSelector.cpp:2832</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a1107813cf704eae4068d8544e2723207"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a1107813cf704eae4068d8544e2723207">buildOffsetSrc</a></div><div class="ttdeci">static Register buildOffsetSrc(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, const SIInstrInfo &amp;TII, Register BasePtr)</div><div class="ttdef"><b>Definition</b> <a href="#l04156">AMDGPUInstructionSelector.cpp:4156</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a1ab538c256c3204b950075744d5b2b16"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a1ab538c256c3204b950075744d5b2b16">GET_GLOBALISEL_PREDICATES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_PREDICATES_INIT</div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a1cd36a579f079f7f4506d9d097b2f0a8"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a1cd36a579f079f7f4506d9d097b2f0a8">GET_GLOBALISEL_TEMPORARIES_INIT</a></div><div class="ttdeci">#define GET_GLOBALISEL_TEMPORARIES_INIT</div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a3bea0d2df6224f7191466538e5ef0c9f"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a3bea0d2df6224f7191466538e5ef0c9f">getWaveAddress</a></div><div class="ttdeci">static Register getWaveAddress(const MachineInstr *Def)</div><div class="ttdef"><b>Definition</b> <a href="#l03920">AMDGPUInstructionSelector.cpp:3920</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a45196db8d0526bb15f9684498739ce42"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a45196db8d0526bb15f9684498739ce42">shouldUseAndMask</a></div><div class="ttdeci">static bool shouldUseAndMask(unsigned Size, unsigned &amp;Mask)</div><div class="ttdef"><b>Definition</b> <a href="#l01972">AMDGPUInstructionSelector.cpp:1972</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a5b39d405001650be13c2a2415d3d42f9"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a5b39d405001650be13c2a2415d3d42f9">parseTexFail</a></div><div class="ttdeci">static bool parseTexFail(uint64_t TexFailCtrl, bool &amp;TFE, bool &amp;LWE, bool &amp;IsTexFail)</div><div class="ttdef"><b>Definition</b> <a href="#l01502">AMDGPUInstructionSelector.cpp:1502</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a5ee5a618f090cf60753f4b2f694369b8"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a5ee5a618f090cf60753f4b2f694369b8">isOneOrUndef</a></div><div class="ttdeci">static bool isOneOrUndef(int X)</div><div class="ttdef"><b>Definition</b> <a href="#l02828">AMDGPUInstructionSelector.cpp:2828</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a66f49b91bc14b1efa661b26e7f2bb8d4"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a66f49b91bc14b1efa661b26e7f2bb8d4">addZeroImm</a></div><div class="ttdeci">static void addZeroImm(MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition</b> <a href="#l04098">AMDGPUInstructionSelector.cpp:4098</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a6a4ecac5b11f0caf472f0f4845f8f910"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a6a4ecac5b11f0caf472f0f4845f8f910">gwsIntrinToOpcode</a></div><div class="ttdeci">static unsigned gwsIntrinToOpcode(unsigned IntrID)</div><div class="ttdef"><b>Definition</b> <a href="#l01331">AMDGPUInstructionSelector.cpp:1331</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a6dee2d9e1e2a288de903228075ac71de"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a6dee2d9e1e2a288de903228075ac71de">isConstant</a></div><div class="ttdeci">static bool isConstant(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition</b> <a href="#l02289">AMDGPUInstructionSelector.cpp:2289</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a765767c2535b2960404e43ac06025b75"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a765767c2535b2960404e43ac06025b75">sizeToSubRegIndex</a></div><div class="ttdeci">static int sizeToSubRegIndex(unsigned Size)</div><div class="ttdef"><b>Definition</b> <a href="#l01830">AMDGPUInstructionSelector.cpp:1830</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a7d7d627b567753eec59e4414dbab9f32"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a7d7d627b567753eec59e4414dbab9f32">isZeroOrUndef</a></div><div class="ttdeci">static bool isZeroOrUndef(int X)</div><div class="ttdef"><b>Definition</b> <a href="#l02824">AMDGPUInstructionSelector.cpp:2824</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a896ec2e1b35a5cb6cf2cbb02c7f992b4"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a896ec2e1b35a5cb6cf2cbb02c7f992b4">AllowRiskySelect</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; AllowRiskySelect(&quot;amdgpu-global-isel-risky-select&quot;, cl::desc(&quot;Allow GlobalISel to select cases that are likely to not work yet&quot;), cl::init(false), cl::ReallyHidden)</div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a8c50f7491840d8eeaaaa91ae82110ef3"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a8c50f7491840d8eeaaaa91ae82110ef3">buildRSRC</a></div><div class="ttdeci">static Register buildRSRC(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, uint32_t FormatLo, uint32_t FormatHi, Register BasePtr)</div><div class="ttdoc">Return a resource descriptor for use with an arbitrary 64-bit pointer.</div><div class="ttdef"><b>Definition</b> <a href="#l04104">AMDGPUInstructionSelector.cpp:4104</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a91f294eb13a79d0d4b6bc49774abbcf8"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a91f294eb13a79d0d4b6bc49774abbcf8">computeIndirectRegIndex</a></div><div class="ttdeci">static std::pair&lt; Register, unsigned &gt; computeIndirectRegIndex(MachineRegisterInfo &amp;MRI, const SIRegisterInfo &amp;TRI, const TargetRegisterClass *SuperRC, Register IdxReg, unsigned EltSize)</div><div class="ttdoc">Return the register to use for the index value, and the subregister to use for the indirectly accesse...</div><div class="ttdef"><b>Definition</b> <a href="#l02649">AMDGPUInstructionSelector.cpp:2649</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a92451ecb6973ca4c1190514f75618d40"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a92451ecb6973ca4c1190514f75618d40">matchZeroExtendFromS32</a></div><div class="ttdeci">static Register matchZeroExtendFromS32(MachineRegisterInfo &amp;MRI, Register Reg)</div><div class="ttdoc">Match a zero extend from a 32-bit value to 64-bits.</div><div class="ttdef"><b>Definition</b> <a href="#l03598">AMDGPUInstructionSelector.cpp:3598</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a9e7864ba5a0af79a3792ef61e02c7e9d"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a9e7864ba5a0af79a3792ef61e02c7e9d">normalizeVOP3PMask</a></div><div class="ttdeci">static Register normalizeVOP3PMask(int NewMask[2], Register Src0, Register Src1, ArrayRef&lt; int &gt; Mask)</div><div class="ttdef"><b>Definition</b> <a href="#l02838">AMDGPUInstructionSelector.cpp:2838</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_aaab739d5e76cedd61b85b54d0bdc63c1"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#aaab739d5e76cedd61b85b54d0bdc63c1">getLogicalBitOpcode</a></div><div class="ttdeci">static unsigned getLogicalBitOpcode(unsigned Opc, bool Is64)</div><div class="ttdef"><b>Definition</b> <a href="#l00266">AMDGPUInstructionSelector.cpp:266</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_aab0b8fe13f031662fdeeaecf918ac245"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#aab0b8fe13f031662fdeeaecf918ac245">getV_CMPOpcode</a></div><div class="ttdeci">static int getV_CMPOpcode(CmpInst::Predicate P, unsigned Size)</div><div class="ttdef"><b>Definition</b> <a href="#l00978">AMDGPUInstructionSelector.cpp:978</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_ae3aa3930a0800568f904635ee8e44b32"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#ae3aa3930a0800568f904635ee8e44b32">getConstantZext32Val</a></div><div class="ttdeci">static Optional&lt; uint64_t &gt; getConstantZext32Val(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Get an immediate that must be 32-bits, and treated as zero extended.</div><div class="ttdef"><b>Definition</b> <a href="#l04418">AMDGPUInstructionSelector.cpp:4418</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_af036c502ce8cd3a539589497206c53e2"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#af036c502ce8cd3a539589497206c53e2">isVCmpResult</a></div><div class="ttdeci">static bool isVCmpResult(Register Reg, MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="#l02446">AMDGPUInstructionSelector.cpp:2446</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_af879b7c612ce1a9da26b2466a814fa47"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#af879b7c612ce1a9da26b2466a814fa47">buildAddr64RSrc</a></div><div class="ttdeci">static Register buildAddr64RSrc(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, const SIInstrInfo &amp;TII, Register BasePtr)</div><div class="ttdef"><b>Definition</b> <a href="#l04147">AMDGPUInstructionSelector.cpp:4147</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8h_html"><div class="ttname"><a href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a></div><div class="ttdoc">This file declares the targeting of the InstructionSelector class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition</b> <a href="AMDGPULibCalls_8cpp_source.html#l00186">AMDGPULibCalls.cpp:186</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets.</div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aDataLayout_8cpp_html_a5a734c1034b66b6852f68ffa2789b2ca"><div class="ttname"><a href="DataLayout_8cpp.html#a5a734c1034b66b6852f68ffa2789b2ca">getAddrSpace</a></div><div class="ttdeci">static Error getAddrSpace(StringRef R, unsigned &amp;AddrSpace)</div><div class="ttdef"><b>Definition</b> <a href="DataLayout_8cpp_source.html#l00250">DataLayout.cpp:250</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="aDiagnosticInfo_8h_html"><div class="ttname"><a href="DiagnosticInfo_8h.html">DiagnosticInfo.h</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a250e66aa31a03567cc345ca1bc463b8c"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a></div><div class="ttdeci">uint64_t Offset</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00080">ELFObjHandler.cpp:80</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_af1557b042f2005cd730068528cfad1d2"><div class="ttname"><a href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a></div><div class="ttdeci">uint64_t Size</div><div class="ttdef"><b>Definition</b> <a href="ELFObjHandler_8cpp_source.html#l00081">ELFObjHandler.cpp:81</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a7ad930f7345a8faa5e6132305e2a6f49"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aGISelKnownBits_8h_html"><div class="ttname"><a href="GISelKnownBits_8h.html">GISelKnownBits.h</a></div><div class="ttdoc">Provides analysis for querying information about KnownBits during GISel passes.</div></div>
<div class="ttc" id="aGenericCycleImpl_8h_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition</b> <a href="GenericCycleImpl_8h_source.html#l00030">GenericCycleImpl.h:30</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00105">IRTranslator.cpp:105</a></div></div>
<div class="ttc" id="aInstructionSelectorImpl_8h_html"><div class="ttname"><a href="InstructionSelectorImpl_8h.html">InstructionSelectorImpl.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div><div class="ttdoc">Contains matchers for matching SSA Machine Instructions.</div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01576">MachineSink.cpp:1576</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01575">MachineSink.cpp:1575</a></div></div>
<div class="ttc" id="aMem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition</b> <a href="MipsDisassembler_8cpp_source.html#l00572">MipsDisassembler.cpp:572</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition</b> <a href="NVPTXISelLowering_8cpp_source.html#l04644">NVPTXISelLowering.cpp:4644</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstructionSelector_html_a203023216032eb2fbf52960b97876e8b"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a203023216032eb2fbf52960b97876e8b">llvm::AMDGPUInstructionSelector::AMDGPUInstructionSelector</a></div><div class="ttdeci">AMDGPUInstructionSelector(const GCNSubtarget &amp;STI, const AMDGPURegisterBankInfo &amp;RBI, const AMDGPUTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition</b> <a href="#l00046">AMDGPUInstructionSelector.cpp:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstructionSelector_html_a31d8f3539028d6af3bbcd78745ea50bf"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a31d8f3539028d6af3bbcd78745ea50bf">llvm::AMDGPUInstructionSelector::getName</a></div><div class="ttdeci">static const char * getName()</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstructionSelector_html_a8738f8086619b83bb38f36d70e463c5d"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a8738f8086619b83bb38f36d70e463c5d">llvm::AMDGPUInstructionSelector::setupMF</a></div><div class="ttdeci">void setupMF(MachineFunction &amp;MF, GISelKnownBits *KB, CodeGenCoverage &amp;CoverageInfo, ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI) override</div><div class="ttdoc">Setup per-MF selector state.</div><div class="ttdef"><b>Definition</b> <a href="#l00063">AMDGPUInstructionSelector.cpp:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstructionSelector_html_a978498ac91a6e163a70f06bf1259e224"><div class="ttname"><a href="classllvm_1_1AMDGPUInstructionSelector.html#a978498ac91a6e163a70f06bf1259e224">llvm::AMDGPUInstructionSelector::select</a></div><div class="ttdeci">bool select(MachineInstr &amp;I) override</div><div class="ttdoc">Select the (possibly generic) instruction I to only use target-specific opcodes.</div><div class="ttdef"><b>Definition</b> <a href="#l03142">AMDGPUInstructionSelector.cpp:3142</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_aa45fae350d65e1a308f339a1e4a264b3"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">unsigned getLDSSize() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUMachineFunction_8h_source.html#l00068">AMDGPUMachineFunction.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUMachineFunction_8h_source.html#l00076">AMDGPUMachineFunction.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html">llvm::AMDGPURegisterBankInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPURegisterBankInfo_8h_source.html#l00042">AMDGPURegisterBankInfo.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPURegisterBankInfo_html_a53fe77055b01a82e1a53e7798cef110a"><div class="ttname"><a href="classllvm_1_1AMDGPURegisterBankInfo.html#a53fe77055b01a82e1a53e7798cef110a">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC, LLT) const override</div><div class="ttdoc">Get a register bank that covers RC.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPURegisterBankInfo_8cpp_source.html#l00276">AMDGPURegisterBankInfo.cpp:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a1fc1d6d384bfb39f6a1ad286154258a5"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a1fc1d6d384bfb39f6a1ad286154258a5">llvm::AMDGPUSubtarget::hasSDWA</a></div><div class="ttdeci">bool hasSDWA() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00160">AMDGPUSubtarget.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a52b3955112597a3fcbe612414ec40e79"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a52b3955112597a3fcbe612414ec40e79">llvm::AMDGPUSubtarget::getFlatWorkGroupSizes</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getFlatWorkGroupSizes(const Function &amp;F) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00511">AMDGPUSubtarget.cpp:511</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a0a29519a2da61e1cf78d898e26fef446">llvm::AMDGPUSubtarget::GFX10</a></div><div class="ttdeci">@ GFX10</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00042">AMDGPUSubtarget.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdeci">@ SEA_ISLANDS</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00038">AMDGPUSubtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a></div><div class="ttdeci">@ VOLCANIC_ISLANDS</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00039">AMDGPUSubtarget.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a726f6e520aaa1372f3572d993e1027b1"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a726f6e520aaa1372f3572d993e1027b1">llvm::AMDGPUSubtarget::getWavefrontSizeLog2</a></div><div class="ttdeci">unsigned getWavefrontSizeLog2() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00200">AMDGPUSubtarget.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00196">AMDGPUSubtarget.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_aef466388625883e4ee6ba4ae7b969606"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#aef466388625883e4ee6ba4ae7b969606">llvm::AMDGPUSubtarget::hasInv2PiInlineImm</a></div><div class="ttdeci">bool hasInv2PiInlineImm() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8h_source.html#l00180">AMDGPUSubtarget.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUTargetMachine_8h_source.html#l00028">AMDGPUTargetMachine.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetMachine_html_a0cdc78a746b623575007c91573f9bd8b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a0cdc78a746b623575007c91573f9bd8b">llvm::AMDGPUTargetMachine::getNullPointerValue</a></div><div class="ttdeci">static int64_t getNullPointerValue(unsigned AddrSpace)</div><div class="ttdoc">Get the integer value of a null pointer in the given address space.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00744">AMDGPUTargetMachine.cpp:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition</b> <a href="APFloat_8h_source.html#l00700">APFloat.h:700</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html_a9c5a2112c559ffbe2c7bbf5698b6482f"><div class="ttname"><a href="classllvm_1_1APFloat.html#a9c5a2112c559ffbe2c7bbf5698b6482f">llvm::APFloat::bitcastToAPInt</a></div><div class="ttdeci">APInt bitcastToAPInt() const</div><div class="ttdef"><b>Definition</b> <a href="APFloat_8h_source.html#l01129">APFloat.h:1129</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a217e0207d9cc8e046c2dccbf0e4bb198"><div class="ttname"><a href="classllvm_1_1APInt.html#a217e0207d9cc8e046c2dccbf0e4bb198">llvm::APInt::getZExtValue</a></div><div class="ttdeci">uint64_t getZExtValue() const</div><div class="ttdoc">Get zero extended value.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l01467">APInt.h:1467</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a317c64fd4cfebc88e79387b3821a629d"><div class="ttname"><a href="classllvm_1_1APInt.html#a317c64fd4cfebc88e79387b3821a629d">llvm::APInt::trunc</a></div><div class="ttdeci">APInt trunc(unsigned width) const</div><div class="ttdoc">Truncate to new width.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8cpp_source.html#l00881">APInt.cpp:881</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_ab6006923d1a3139d70abc8f6552a7960"><div class="ttname"><a href="classllvm_1_1APInt.html#ab6006923d1a3139d70abc8f6552a7960">llvm::APInt::ashr</a></div><div class="ttdeci">APInt ashr(unsigned ShiftAmt) const</div><div class="ttdoc">Arithmetic right-shift function.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00791">APInt.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_ad960e1ff48d25c382b6d28e7961f074e"><div class="ttname"><a href="classllvm_1_1APInt.html#ad960e1ff48d25c382b6d28e7961f074e">llvm::APInt::getLowBitsSet</a></div><div class="ttdeci">static APInt getLowBitsSet(unsigned numBits, unsigned loBitsSet)</div><div class="ttdoc">Constructs an APInt value that has the bottom loBitsSet bits set.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00289">APInt.h:289</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_adcb96bd09d7c75c7669fa5f9d1190899"><div class="ttname"><a href="classllvm_1_1APInt.html#adcb96bd09d7c75c7669fa5f9d1190899">llvm::APInt::getHighBitsSet</a></div><div class="ttdeci">static APInt getHighBitsSet(unsigned numBits, unsigned hiBitsSet)</div><div class="ttdoc">Constructs an APInt value that has the top hiBitsSet bits set.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00279">APInt.h:279</a></div></div>
<div class="ttc" id="aclassllvm_1_1BlockFrequencyInfo_html"><div class="ttname"><a href="classllvm_1_1BlockFrequencyInfo.html">llvm::BlockFrequencyInfo</a></div><div class="ttdoc">BlockFrequencyInfo pass uses BlockFrequencyInfoImpl implementation to estimate IR basic block frequen...</div><div class="ttdef"><b>Definition</b> <a href="BlockFrequencyInfo_8h_source.html#l00037">BlockFrequencyInfo.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00721">InstrTypes.h:721</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdeci">@ ICMP_SLT</div><div class="ttdoc">signed less than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00750">InstrTypes.h:750</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba2751d6136a2819749dcef65dc19a4246">llvm::CmpInst::ICMP_SLE</a></div><div class="ttdeci">@ ICMP_SLE</div><div class="ttdoc">signed less or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00751">InstrTypes.h:751</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba573bcd571c938fce863525330bbfc4b8">llvm::CmpInst::ICMP_UGE</a></div><div class="ttdeci">@ ICMP_UGE</div><div class="ttdoc">unsigned greater or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00745">InstrTypes.h:745</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba607cecdc5172814382033e001ed11fad">llvm::CmpInst::ICMP_UGT</a></div><div class="ttdeci">@ ICMP_UGT</div><div class="ttdoc">unsigned greater than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00744">InstrTypes.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba720a42e85f7e981afd61e28473b0000a">llvm::CmpInst::ICMP_SGT</a></div><div class="ttdeci">@ ICMP_SGT</div><div class="ttdoc">signed greater than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00748">InstrTypes.h:748</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78ba91d86a4753c8bd7624e01bf565d87f8e">llvm::CmpInst::ICMP_ULT</a></div><div class="ttdeci">@ ICMP_ULT</div><div class="ttdoc">unsigned less than</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00746">InstrTypes.h:746</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78baa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdeci">@ ICMP_EQ</div><div class="ttdoc">equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00742">InstrTypes.h:742</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdeci">@ ICMP_NE</div><div class="ttdoc">not equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00743">InstrTypes.h:743</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bac1aa7b798ba11d2e497d5cce6ce6d3dc">llvm::CmpInst::ICMP_SGE</a></div><div class="ttdeci">@ ICMP_SGE</div><div class="ttdoc">signed greater or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00749">InstrTypes.h:749</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78bad92f160316221fd4090520bb2b3cefc5">llvm::CmpInst::ICMP_ULE</a></div><div class="ttdeci">@ ICMP_ULE</div><div class="ttdoc">unsigned less or equal</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00747">InstrTypes.h:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_ad73f009e1b3b060bcdf6c2c1dd86600e"><div class="ttname"><a href="classllvm_1_1CmpInst.html#ad73f009e1b3b060bcdf6c2c1dd86600e">llvm::CmpInst::isIntPredicate</a></div><div class="ttdeci">bool isIntPredicate() const</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00829">InstrTypes.h:829</a></div></div>
<div class="ttc" id="aclassllvm_1_1CodeGenCoverage_html"><div class="ttname"><a href="classllvm_1_1CodeGenCoverage.html">llvm::CodeGenCoverage</a></div><div class="ttdef"><b>Definition</b> <a href="CodeGenCoverage_8h_source.html#l00019">CodeGenCoverage.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html_a32aa14715eeb813d764fcf20f161f0a1"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a32aa14715eeb813d764fcf20f161f0a1">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00297">Constants.h:297</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantInt_html_aa8f4be0661aa64f5b1f20b15e93bb403"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#aa8f4be0661aa64f5b1f20b15e93bb403">llvm::ConstantInt::getSExtValue</a></div><div class="ttdeci">int64_t getSExtValue() const</div><div class="ttdoc">Return the constant as a 64-bit integer value after it has been sign extended as appropriate for the ...</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00148">Constants.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DiagnosticInfoUnsupported_html"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoUnsupported.html">llvm::DiagnosticInfoUnsupported</a></div><div class="ttdoc">Diagnostic information for unsupported feature in backend.</div><div class="ttdef"><b>Definition</b> <a href="DiagnosticInfo_8h_source.html#l01008">DiagnosticInfo.h:1008</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00062">Function.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00031">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a021be99fec633060e46fd3c482c1c3bc"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a021be99fec633060e46fd3c482c1c3bc">llvm::GCNSubtarget::useVGPRIndexMode</a></div><div class="ttdeci">bool useVGPRIndexMode() const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00732">AMDGPUSubtarget.cpp:732</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0c71068f31a85453c97cfb17a44746b0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0c71068f31a85453c97cfb17a44746b0">llvm::GCNSubtarget::hasScalarCompareEq64</a></div><div class="ttdeci">bool hasScalarCompareEq64() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00791">GCNSubtarget.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a0cfaf858a04f4c55a92005ab1ee5694c"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a0cfaf858a04f4c55a92005ab1ee5694c">llvm::GCNSubtarget::getLDSBankCount</a></div><div class="ttdeci">int getLDSBankCount() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00266">GCNSubtarget.h:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a10f2e810ecf2f7e2bb9150ed2c5b622a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a10f2e810ecf2f7e2bb9150ed2c5b622a">llvm::GCNSubtarget::hasUsableDSOffset</a></div><div class="ttdeci">bool hasUsableDSOffset() const</div><div class="ttdoc">True if the offset field of DS instructions works as expected.</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00394">GCNSubtarget.h:394</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a1a905685dd1e80d0d65b2d02865b365f"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1a905685dd1e80d0d65b2d02865b365f">llvm::GCNSubtarget::unsafeDSOffsetFoldingEnabled</a></div><div class="ttdeci">bool unsafeDSOffsetFoldingEnabled() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00398">GCNSubtarget.h:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a1b42b67d0df8ad1a351bbdc503c115a1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1b42b67d0df8ad1a351bbdc503c115a1">llvm::GCNSubtarget::hasFlatInstOffsets</a></div><div class="ttdeci">bool hasFlatInstOffsets() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00545">GCNSubtarget.h:545</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a1fc0ea9be83e3d4cb2aeb2d7b2363e73"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1fc0ea9be83e3d4cb2aeb2d7b2363e73">llvm::GCNSubtarget::hasGFX90AInsts</a></div><div class="ttdeci">bool hasGFX90AInsts() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00954">GCNSubtarget.h:954</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a33a600e1b2e066f85e6a2bb588a7f3f1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a33a600e1b2e066f85e6a2bb588a7f3f1">llvm::GCNSubtarget::getConstantBusLimit</a></div><div class="ttdeci">unsigned getConstantBusLimit(unsigned Opcode) const</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00322">AMDGPUSubtarget.cpp:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3b3c319ca867b6775449a12b4623634a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3b3c319ca867b6775449a12b4623634a">llvm::GCNSubtarget::needsAlignedVGPRs</a></div><div class="ttdeci">bool needsAlignedVGPRs() const</div><div class="ttdoc">Return if operations acting on VGPR tuples require even alignment.</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00957">GCNSubtarget.h:957</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a3c9cd4a438837eb5883a8b62107e8219"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3c9cd4a438837eb5883a8b62107e8219">llvm::GCNSubtarget::privateMemoryResourceIsRangeChecked</a></div><div class="ttdeci">bool privateMemoryResourceIsRangeChecked() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00479">GCNSubtarget.h:479</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a92348ae76d31e89c8201b89c0eeb00cb"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a92348ae76d31e89c8201b89c0eeb00cb">llvm::GCNSubtarget::usePRTStrictNull</a></div><div class="ttdeci">bool usePRTStrictNull() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00485">GCNSubtarget.h:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a9d0bd109d96d0faea4a639d43910eaa0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">llvm::GCNSubtarget::ldsRequiresM0Init</a></div><div class="ttdeci">bool ldsRequiresM0Init() const</div><div class="ttdoc">Return if most LDS instructions have an m0 use that require m0 to be initialized.</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00602">GCNSubtarget.h:602</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l01125">GCNSubtarget.h:1125</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_aaac87839eb0077c44120678bcab56bc9"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aaac87839eb0077c44120678bcab56bc9">llvm::GCNSubtarget::hasG16</a></div><div class="ttdeci">bool hasG16() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00850">GCNSubtarget.h:850</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ac984e6be051494d2f59e7bbe563b84b9"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ac984e6be051494d2f59e7bbe563b84b9">llvm::GCNSubtarget::useFlatForGlobal</a></div><div class="ttdeci">bool useFlatForGlobal() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00457">GCNSubtarget.h:457</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00257">GCNSubtarget.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad30b3c952ed576256171d49971ec9241"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad30b3c952ed576256171d49971ec9241">llvm::GCNSubtarget::hasUnpackedD16VMem</a></div><div class="ttdeci">bool hasUnpackedD16VMem() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00628">GCNSubtarget.h:628</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad6b3273818698235f76b04db7793dd12"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad6b3273818698235f76b04db7793dd12">llvm::GCNSubtarget::hasGWSSemaReleaseAll</a></div><div class="ttdeci">bool hasGWSSemaReleaseAll() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00616">GCNSubtarget.h:616</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ad773dab02c945afb0bc889ebd67649c0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad773dab02c945afb0bc889ebd67649c0">llvm::GCNSubtarget::hasAddr64</a></div><div class="ttdeci">bool hasAddr64() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00309">GCNSubtarget.h:309</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_adb983b483404f765e1716c96f4a42580"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#adb983b483404f765e1716c96f4a42580">llvm::GCNSubtarget::isWave64</a></div><div class="ttdeci">bool isWave64() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l01129">GCNSubtarget.h:1129</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_ae431b2e8fc0aee94b01cece42984d2dd"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ae431b2e8fc0aee94b01cece42984d2dd">llvm::GCNSubtarget::hasAddNoCarry</a></div><div class="ttdeci">bool hasAddNoCarry() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00624">GCNSubtarget.h:624</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelKnownBits_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBits.html">llvm::GISelKnownBits</a></div><div class="ttdef"><b>Definition</b> <a href="GISelKnownBits_8h_source.html#l00029">GISelKnownBits.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html_a739b30c811f1eece61b05320ddf44e5b"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a739b30c811f1eece61b05320ddf44e5b">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of...</div><div class="ttdef"><b>Definition</b> <a href="GlobalValue_8h_source.html#l00578">GlobalValue.h:578</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_a2c93e71b352a34eb1de2fad183715a5d"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a2c93e71b352a34eb1de2fad183715a5d">llvm::InstructionSelector::isOperandImmEqual</a></div><div class="ttdeci">bool isOperandImmEqual(const MachineOperand &amp;MO, int64_t Value, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8cpp_source.html#l00036">InstructionSelector.cpp:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_a3c8bd04d6182464498387ff5b9ffbd51"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a3c8bd04d6182464498387ff5b9ffbd51">llvm::InstructionSelector::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8h_source.html#l00441">InstructionSelector.h:441</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_a6ed0a63bc189027f8e81235be11886e3"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a6ed0a63bc189027f8e81235be11886e3">llvm::InstructionSelector::setupMF</a></div><div class="ttdeci">virtual void setupMF(MachineFunction &amp;mf, GISelKnownBits *KB, CodeGenCoverage &amp;covinfo, ProfileSummaryInfo *psi, BlockFrequencyInfo *bfi)</div><div class="ttdoc">Setup per-MF selector state.</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8h_source.html#l00452">InstructionSelector.h:452</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_a9bf2cf760707716772ee94d72c0882b8"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#a9bf2cf760707716772ee94d72c0882b8">llvm::InstructionSelector::CoverageInfo</a></div><div class="ttdeci">CodeGenCoverage * CoverageInfo</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8h_source.html#l00439">InstructionSelector.h:439</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_aed8cfb6b1276de6a1a9bd98314246fa6"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#aed8cfb6b1276de6a1a9bd98314246fa6">llvm::InstructionSelector::BFI</a></div><div class="ttdeci">BlockFrequencyInfo * BFI</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8h_source.html#l00443">InstructionSelector.h:443</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelector_html_af332e3f632b9e1157f10bbaeae22fff9"><div class="ttname"><a href="classllvm_1_1InstructionSelector.html#af332e3f632b9e1157f10bbaeae22fff9">llvm::InstructionSelector::PSI</a></div><div class="ttdeci">ProfileSummaryInfo * PSI</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelector_8h_source.html#l00442">InstructionSelector.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ac4919a3dad89846440a26f0643456f5c"><div class="ttname"><a href="classllvm_1_1LLT.html#ac4919a3dad89846440a26f0643456f5c">llvm::LLT::fixed_vector</a></div><div class="ttdeci">static LLT fixed_vector(unsigned NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level fixed-width vector of some number of elements and element width.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00074">LowLevelTypeImpl.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ad668b2a49b861d40533e071c40a1a58d"><div class="ttname"><a href="classllvm_1_1LLT.html#ad668b2a49b861d40533e071c40a1a58d">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00152">LowLevelTypeImpl.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector's element type. Only valid for vector types.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00236">LowLevelTypeImpl.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aed8219ac18128c2d2a0003c52146ddb4"><div class="ttname"><a href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">llvm::LLT::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00226">LowLevelTypeImpl.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00195">MCInstrDesc.h:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node.</div><div class="ttdef"><b>Definition</b> <a href="Metadata_8h_source.html#l00925">Metadata.h:925</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acf6442108e21e7e5379feb8962de65b7"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acf6442108e21e7e5379feb8962de65b7">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block.</div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00229">MachineBasicBlock.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a81b01652144140bfb79c6ffdaff923f9"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a81b01652144140bfb79c6ffdaff923f9">llvm::MachineFrameInfo::setReturnAddressIsTaken</a></div><div class="ttdeci">void setReturnAddressIsTaken(bool s)</div><div class="ttdef"><b>Definition</b> <a href="MachineFrameInfo_8h_source.html#l00374">MachineFrameInfo.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00241">MachineFunction.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00641">MachineFunction.h:641</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a54f334a9c8ca6d105eae383ae87e4524"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a54f334a9c8ca6d105eae383ae87e4524">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00657">MachineFunction.h:657</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a810234b6b3d223b7c74a4253fcc5ea5e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a810234b6b3d223b7c74a4253fcc5ea5e">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00651">MachineFunction.h:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00607">MachineFunction.h:607</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a9e51edf88ef3878857794a6bf7e44287"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00637">MachineFunction.h:637</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00739">MachineFunction.h:739</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00212">MachineIRBuilder.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a6c1f959947905135c7dd215b64957654"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a6c1f959947905135c7dd215b64957654">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a713eab58694282971c413a0d6de5975c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a713eab58694282971c413a0d6de5975c">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00224">MachineInstrBuilder.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a86a93dd8ddbce120d8c3101c16bc3cc6"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a86a93dd8ddbce120d8c3101c16bc3cc6">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00152">MachineInstrBuilder.h:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a9117be19af857a7bdcee7bdf0279024c"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9117be19af857a7bdcee7bdf0279024c">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00177">MachineInstrBuilder.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a927857fc69e4b4f0cde307f86f180df5"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a927857fc69e4b4f0cde307f86f180df5">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00097">MachineInstrBuilder.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_abf1febf2a98f588146548a3a485d3838"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#abf1febf2a98f588146548a3a485d3838">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00146">MachineInstrBuilder.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad84ebe08bb098cd283e922fd186f77e9"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad84ebe08bb098cd283e922fd186f77e9">llvm::MachineInstrBuilder::cloneMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMemRefs(const MachineInstr &amp;OtherMI) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00213">MachineInstrBuilder.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_ad88e27102395957e457fed8e73a085cf"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad88e27102395957e457fed8e73a085cf">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00123">MachineInstrBuilder.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_af584d2eb0342e655d6ec597c0f7958db"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af584d2eb0342e655d6ec597c0f7958db">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00116">MachineInstrBuilder.h:116</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a1e855100f407ca4be098d0050be403b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e855100f407ca4be098d0050be403b0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00286">MachineInstr.h:286</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aa37e31e5df481d2f8a6f9f022886cf5e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">llvm::MachineInstr::tieOperands</a></div><div class="ttdeci">void tieOperands(unsigned DefIdx, unsigned UseIdx)</div><div class="ttdoc">Add a tie between the register operands at DefIdx and UseIdx.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8cpp_source.html#l01082">MachineInstr.cpp:1082</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_abb10ef030fba4ea901518a0c8dbef3e2"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abb10ef030fba4ea901518a0c8dbef3e2">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00418">MachineInstr.h:418</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00499">MachineInstr.h:499</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00128">MachineMemOperand.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_a3f583e2bb417139560bde043214d064a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a3f583e2bb417139560bde043214d064a">llvm::MachineMemOperand::getAddrSpace</a></div><div class="ttdeci">unsigned getAddrSpace() const</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00229">MachineMemOperand.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_add9e6ff8fe1923cb64757a6dbcd61676"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#add9e6ff8fe1923cb64757a6dbcd61676">llvm::MachineMemOperand::getValue</a></div><div class="ttdeci">const Value * getValue() const</div><div class="ttdoc">Return the base address of the memory access.</div><div class="ttdef"><b>Definition</b> <a href="MachineMemOperand_8h_source.html#l00211">MachineMemOperand.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00365">MachineOperand.h:365</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00395">MachineOperand.h:395</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a29e05cd075864928ae65e1751fdc346e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a29e05cd075864928ae65e1751fdc346e">llvm::MachineOperand::getCImm</a></div><div class="ttdeci">const ConstantInt * getCImm() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00542">MachineOperand.h:542</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a32ea768fbb182d6bbe3ff85ae1eb7031"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">llvm::MachineOperand::isCImm</a></div><div class="ttdeci">bool isCImm() const</div><div class="ttdoc">isCImm - Test if this is a MO_CImmediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00325">MachineOperand.h:325</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00537">MachineOperand.h:537</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00380">MachineOperand.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00390">MachineOperand.h:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00375">MachineOperand.h:375</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00323">MachineOperand.h:323</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a7b39ecfd6793534206dbb095b0d464c7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7b39ecfd6793534206dbb095b0d464c7">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal, unsigned TargetFlags=0)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8cpp_source.html#l00156">MachineOperand.cpp:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a9719077fcba2cd439e84897257a47bb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9719077fcba2cd439e84897257a47bb0">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00238">MachineOperand.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aa2d3a60e597b4a6cf24ee4ac12d2cdbf"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">llvm::MachineOperand::isDebug</a></div><div class="ttdeci">bool isDebug() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00446">MachineOperand.h:446</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00385">MachineOperand.h:385</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00773">MachineOperand.h:773</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_abd6aa9da048ef7a4faeaac6484d5c9a6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">llvm::MachineOperand::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00436">MachineOperand.h:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00360">MachineOperand.h:360</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ad3008c73231cdb4922d197fe56525364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">llvm::MachineOperand::isInternalRead</a></div><div class="ttdeci">bool isInternalRead() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00431">MachineOperand.h:431</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aee59c647052fc9557561e596681da3c0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00547">MachineOperand.h:547</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00791">MachineOperand.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_afcb818bd3e34498f8f72ca555a36d5eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00327">MachineOperand.h:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1Metadata_html"><div class="ttname"><a href="classllvm_1_1Metadata.html">llvm::Metadata</a></div><div class="ttdoc">Root of the metadata hierarchy.</div><div class="ttdef"><b>Definition</b> <a href="Metadata_8h_source.html#l00062">Metadata.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1ProfileSummaryInfo_html"><div class="ttname"><a href="classllvm_1_1ProfileSummaryInfo.html">llvm::ProfileSummaryInfo</a></div><div class="ttdoc">Analysis providing profile information.</div><div class="ttdef"><b>Definition</b> <a href="ProfileSummaryInfo_8h_source.html#l00039">ProfileSummaryInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a03400563b62282df90443c4893d1f0e9"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">llvm::RegisterBankInfo::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00493">RegisterBankInfo.cpp:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a1cfd8b1df608cb89b0acb94d29d447b3"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">llvm::RegisterBankInfo::constrainGenericRegister</a></div><div class="ttdeci">static const TargetRegisterClass * constrainGenericRegister(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Constrain the (possibly generic) virtual register Reg to RC.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8cpp_source.html#l00132">RegisterBankInfo.cpp:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_ab5092c9e3173624b66ddbec3e360101d"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00432">RegisterBankInfo.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00047">RegisterBank.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l00038">SIInstrInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0480d6290cd95e40641f2af7a18fb764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8cpp_source.html#l03485">SIInstrInfo.cpp:3485</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a14d33066a44cffac139a9ab987c34c6d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a14d33066a44cffac139a9ab987c34c6d">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getIndirectRegWriteMovRelPseudo(unsigned VecSize, unsigned EltSize, bool IsSGPR) const</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8cpp_source.html#l01340">SIInstrInfo.cpp:1340</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2c6c099091f6e286415971cc7979316a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a">llvm::SIInstrInfo::getIndirectGPRIDXPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getIndirectGPRIDXPseudo(unsigned VecSize, bool IsIndirectSrc) const</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8cpp_source.html#l01239">SIInstrInfo.cpp:1239</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a51b89f22fd1adb2250ed1a38ed01ff5a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a">llvm::SIInstrInfo::splitFlatOffset</a></div><div class="ttdeci">std::pair&lt; int64_t, int64_t &gt; splitFlatOffset(int64_t COffsetVal, unsigned AddrSpace, uint64_t FlatVariant) const</div><div class="ttdoc">Split COffsetVal into {immediate offset field, remainder offset} values.</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8cpp_source.html#l07659">SIInstrInfo.cpp:7659</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6f42f246e7fe1f60196d02fd63890a13"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">llvm::SIInstrInfo::isLegalMUBUFImmOffset</a></div><div class="ttdeci">static bool isLegalMUBUFImmOffset(unsigned Imm)</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l01083">SIInstrInfo.h:1083</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8221c74806acd5e0e133095c1bd6a3ce"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8221c74806acd5e0e133095c1bd6a3ce">llvm::SIInstrInfo::getDSShaderTypeValue</a></div><div class="ttdeci">static unsigned getDSShaderTypeValue(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8cpp_source.html#l08060">SIInstrInfo.cpp:8060</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab97de5c81e48922426466768a69b38bf"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">llvm::SIInstrInfo::isLegalFLATOffset</a></div><div class="ttdeci">bool isLegalFLATOffset(int64_t Offset, unsigned AddrSpace, uint64_t FlatVariant) const</div><div class="ttdoc">Returns if Offset is legal for the subtarget as the offset to a FLAT encoded instruction.</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8cpp_source.html#l07632">SIInstrInfo.cpp:7632</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">llvm::SIInstrInfo::MO_ABS32_LO</a></div><div class="ttdeci">@ MO_ABS32_LO</div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l00167">SIInstrInfo.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00335">SIMachineFunctionInfo.h:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00030">SIRegisterInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a1be43761db2568933db89648201ab15c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1be43761db2568933db89648201ab15c">llvm::SIRegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8cpp_source.html#l00505">SIRegisterInfo.cpp:505</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a42bd3548ca638f68b47f7996f163c2b7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a42bd3548ca638f68b47f7996f163c2b7">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">MCRegister getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8cpp_source.html#l02661">SIRegisterInfo.cpp:2661</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8cpp_source.html#l02562">SIRegisterInfo.cpp:2562</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8cpp_source.html#l02687">SIRegisterInfo.cpp:2687</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8bebeaaa44e5522df8b680612d239980"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00312">SIRegisterInfo.h:312</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a905ab9a0629b7a9e2e6191462cdddfd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8cpp_source.html#l02667">SIRegisterInfo.cpp:2667</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac3849d39b02d4071b4fca54e2c7f49c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00322">SIRegisterInfo.h:322</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae13a2d4e77a20d7844faee6e8cbcec42"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00327">SIRegisterInfo.h:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af58d646af8dd60e4e514303dfa81de9c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af58d646af8dd60e4e514303dfa81de9c">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">static bool isSGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition</b> <a href="SIRegisterInfo_8h_source.html#l00174">SIRegisterInfo.h:174</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00119">MachineIRBuilder.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1SrcOp_html_ae229785d0c8a8ce25d34be18fe150a54"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">llvm::SrcOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00171">MachineIRBuilder.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a33fe94054a904130a7c774f78423c8b7"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a33fe94054a904130a7c774f78423c8b7">llvm::TargetMachine::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00129">TargetMachine.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a3f36b7c907385d9b367f7b22a9fcc797"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">llvm::TargetMachine::getOptLevel</a></div><div class="ttdeci">CodeGenOpt::Level getOptLevel() const</div><div class="ttdoc">Returns the optimization level: None, Less, Default, or Aggressive.</div><div class="ttdef"><b>Definition</b> <a href="TargetMachine_8cpp_source.html#l00188">TargetMachine.cpp:188</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00046">TargetRegisterInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_a8ea8ce186fc4a70ad542e74d015d84ed"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a8ea8ce186fc4a70ad542e74d015d84ed">llvm::TargetRegisterClass::hasSubClassEq</a></div><div class="ttdeci">bool hasSubClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a sub-class of or equal to this class.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00126">TargetRegisterInfo.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00138">TargetRegisterInfo.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00233">TargetRegisterInfo.h:233</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cd"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cd">llvm::Triple::OSType</a></div><div class="ttdeci">OSType</div><div class="ttdef"><b>Definition</b> <a href="Triple_8h_source.html#l00170">Triple.h:170</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">llvm::Triple::AMDHSA</a></div><div class="ttdeci">@ AMDHSA</div><div class="ttdef"><b>Definition</b> <a href="Triple_8h_source.html#l00196">Triple.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">llvm::Triple::AMDPAL</a></div><div class="ttdeci">@ AMDPAL</div><div class="ttdef"><b>Definition</b> <a href="Triple_8h_source.html#l00203">Triple.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html_a5a777de4cd152c5b22b9d28439326d50"><div class="ttname"><a href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">llvm::Triple::getOS</a></div><div class="ttdeci">OSType getOS() const</div><div class="ttdoc">Get the parsed operating system type of this triple.</div><div class="ttdef"><b>Definition</b> <a href="Triple_8h_source.html#l00320">Triple.h:320</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html_a30dd396c5b40cd86c1591872e574ccdf"><div class="ttname"><a href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">llvm::Type::getInt32Ty</a></div><div class="ttdeci">static IntegerType * getInt32Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition</b> <a href="Type_8cpp_source.html#l00239">Type.cpp:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l01432">CommandLine.h:1434</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00134">ErrorHandling.h:134</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_a485086ea251e959a53b6c9a281c27edaa1caf1e287a5fe7250388d66ed72aa0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaa1caf1e287a5fe7250388d66ed72aa0c1">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdeci">@ CONSTANT_ADDRESS_32BIT</div><div class="ttdoc">Address space for 32-bit constant memory.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00367">AMDGPU.h:367</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_a485086ea251e959a53b6c9a281c27edaa5b71ba6fa435ec288aba849e113721a7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaa5b71ba6fa435ec288aba849e113721a7">llvm::AMDGPUAS::REGION_ADDRESS</a></div><div class="ttdeci">@ REGION_ADDRESS</div><div class="ttdoc">Address space for region memory. (GDS)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00361">AMDGPU.h:361</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_a485086ea251e959a53b6c9a281c27edaa77b1c964e2ff99057bf5e75140457abe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaa77b1c964e2ff99057bf5e75140457abe">llvm::AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdeci">@ LOCAL_ADDRESS</div><div class="ttdoc">Address space for local memory.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00364">AMDGPU.h:364</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_a485086ea251e959a53b6c9a281c27edaaaa1e27e4fc68e5706a4b7bbaed447c14"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaaaa1e27e4fc68e5706a4b7bbaed447c14">llvm::AMDGPUAS::FLAT_ADDRESS</a></div><div class="ttdeci">@ FLAT_ADDRESS</div><div class="ttdoc">Address space for flat memory.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00359">AMDGPU.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_a485086ea251e959a53b6c9a281c27edaabf4559ef958a13c33f6ec7ed13fd44e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaabf4559ef958a13c33f6ec7ed13fd44e5">llvm::AMDGPUAS::GLOBAL_ADDRESS</a></div><div class="ttdeci">@ GLOBAL_ADDRESS</div><div class="ttdoc">Address space for global memory (RAT0, VTX0).</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00360">AMDGPU.h:360</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_a485086ea251e959a53b6c9a281c27edaaec164f45437d8827346f2d8ec645479a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#a485086ea251e959a53b6c9a281c27edaaec164f45437d8827346f2d8ec645479a">llvm::AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdeci">@ PRIVATE_ADDRESS</div><div class="ttdoc">Address space for private memory.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPU_8h_source.html#l00365">AMDGPU.h:365</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4">llvm::AMDGPU::CPol::CPol</a></div><div class="ttdeci">CPol</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00292">SIDefines.h:292</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a54ef769ac24b3f9c29d7f0dc5433fecd">llvm::AMDGPU::CPol::GLC</a></div><div class="ttdeci">@ GLC</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00293">SIDefines.h:293</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1CPol_html_a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1CPol.html#a7d79a4b341da8ac60b91c1f4b1ea42c4a6180464a3b68ceb5491256aeef23553a">llvm::AMDGPU::CPol::ALL</a></div><div class="ttdeci">@ ALL</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00298">SIDefines.h:297</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_af0b71165db16633df4a356825edea094"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#af0b71165db16633df4a356825edea094">llvm::AMDGPU::HSAMD::Kernel::Key::SymbolName</a></div><div class="ttdeci">constexpr char SymbolName[]</div><div class="ttdoc">Key for Kernel::Metadata::mSymbolName.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUMetadata_8h_source.html#l00386">AMDGPUMetadata.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a4473412439e8285e235ccafa0c3824b6a58f19664e2b69107495d2085514f7874">llvm::AMDGPU::SDWA::UNUSED_PRESERVE</a></div><div class="ttdeci">@ UNUSED_PRESERVE</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00665">SIDefines.h:665</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aa3bd07eb171e650bc021c8e2517e175d0">llvm::AMDGPU::SDWA::WORD_1</a></div><div class="ttdeci">@ WORD_1</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00658">SIDefines.h:658</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SDWA_html_a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a487d59303b94fbf4adddd9a08c30da0aaf4e7a9b6898b774104bfcd24a211d7e3">llvm::AMDGPU::SDWA::WORD_0</a></div><div class="ttdeci">@ WORD_0</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00657">SIDefines.h:657</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00325">SIDefines.h:325</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a03ae61d27fd3e265ad881a31a75b49f3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a03ae61d27fd3e265ad881a31a75b49f3">llvm::AMDGPU::getMIMGG16MappingInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGG16MappingInfo * getMIMGG16MappingInfo(unsigned G)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a04097b4ec5e8da48a2fb3c407900f938"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a></div><div class="ttdeci">bool isInlinableLiteral16(int16_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01790">AMDGPUBaseInfo.cpp:1790</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00149">AMDGPUBaseInfo.cpp:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a18181fdfe7f00ce255e61dda5d4dd0af"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">llvm::AMDGPU::getBaseWithConstantOffset</a></div><div class="ttdeci">std::pair&lt; Register, unsigned &gt; getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg)</div><div class="ttdoc">Returns base register and constant offset.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">AMDGPUGlobalISelUtils.cpp:17</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a79ce723bbdcb8a66b32fec6499ecd9f9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a></div><div class="ttdeci">bool isInlinableLiteral32(int32_t Literal, bool HasInv2Pi)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01764">AMDGPUBaseInfo.cpp:1764</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a80380f62f4cbf7ddccc3deaeb206f5e7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset, bool IsBuffer)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01910">AMDGPUBaseInfo.cpp:1910</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a80c40a8423e8e22561da6f6215db9952"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getSMRDEncodedLiteralOffset32(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01927">AMDGPUBaseInfo.cpp:1927</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01478">AMDGPUBaseInfo.cpp:1478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac16128acb48df11fb8f6cc86e10360c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac16128acb48df11fb8f6cc86e10360c8">llvm::AMDGPU::isLegalVOP3PShuffleMask</a></div><div class="ttdeci">bool isLegalVOP3PShuffleMask(ArrayRef&lt; int &gt; Mask)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUGlobalISelUtils_8cpp_source.html#l00061">AMDGPUGlobalISelUtils.cpp:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad69abc53c68db78ad61f21abb89e7ea5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad69abc53c68db78ad61f21abb89e7ea5">llvm::AMDGPU::getMIMGDimInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfo(unsigned DimEnum)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae1884e3318cb1f8a4465b1b4bd4d9827"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aed8a22d92c99b81842589d3cd66c7bee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aed8a22d92c99b81842589d3cd66c7bee">llvm::AMDGPU::getImageDimIntrinsicInfo</a></div><div class="ttdeci">const ImageDimIntrinsicInfo * getImageDimIntrinsicInfo(unsigned Intr)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af4cb2c8159c390d78b6a547ac87179ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a></div><div class="ttdeci">bool isInlinableLiteral64(int64_t Literal, bool HasInv2Pi)</div><div class="ttdoc">Is this literal inlinable.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01747">AMDGPUBaseInfo.cpp:1747</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMII_html_ab13ee567a5ffd60afa57d52fa4dd1379a479711d0ab662307550fc709665589ea"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ab13ee567a5ffd60afa57d52fa4dd1379a479711d0ab662307550fc709665589ea">llvm::ARMII::VecSize</a></div><div class="ttdeci">@ VecSize</div><div class="ttdef"><b>Definition</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">ARMBaseInfo.h:421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMII_html_ac3c83a9ce4f6ef1a90d63ebe5722b2b9"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac3c83a9ce4f6ef1a90d63ebe5722b2b9">llvm::ARMII::IndexMode</a></div><div class="ttdeci">IndexMode</div><div class="ttdoc">ARM Index Modes.</div><div class="ttdef"><b>Definition</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00177">ARMBaseInfo.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cdae6bcee28992dab735eaa43f5dfa48a09">llvm::ARM_AM::add</a></div><div class="ttdeci">@ add</div><div class="ttdef"><b>Definition</b> <a href="ARMAddressingModes_8h_source.html#l00040">ARMAddressingModes.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_afdc93647e76bc4828318aa002d7e47df"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#afdc93647e76bc4828318aa002d7e47df">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">llvm::CodeGenOpt::None</a></div><div class="ttdeci">@ None</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00053">CodeGen.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Intrinsic_html_a842176a2c8c60a94bc788454b0828ea2"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a842176a2c8c60a94bc788454b0828ea2">llvm::Intrinsic::getDeclaration</a></div><div class="ttdeci">Function * getDeclaration(Module *M, ID id, ArrayRef&lt; Type * &gt; Tys=None)</div><div class="ttdoc">Create or insert an LLVM Function declaration for an intrinsic, and return it.</div><div class="ttdef"><b>Definition</b> <a href="Function_8cpp_source.html#l01398">Function.cpp:1398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a32dbd2c72a98eaee90e3ad5ef7b5af16">llvm::MCID::Select</a></div><div class="ttdeci">@ Select</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00162">MCInstrDesc.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a00b04b7613c62a52917e1d2467faeab0"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">llvm::MIPatternMatch::m_Reg</a></div><div class="ttdeci">operand_type_match m_Reg()</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00210">MIPatternMatch.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a26d4fa544340416fd300803ea0bd1cee"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a26d4fa544340416fd300803ea0bd1cee">llvm::MIPatternMatch::m_Copy</a></div><div class="ttdeci">UnaryOp_match&lt; SrcTy, TargetOpcode::COPY &gt; m_Copy(SrcTy &amp;&amp;Src)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00546">MIPatternMatch.h:546</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a27f29a27e5d3b0d6222ade8ab95e2be5"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a27f29a27e5d3b0d6222ade8ab95e2be5">llvm::MIPatternMatch::m_SpecificICst</a></div><div class="ttdeci">SpecificConstantMatch m_SpecificICst(int64_t RequestedValue)</div><div class="ttdoc">Matches a constant equal to RequestedValue.</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00149">MIPatternMatch.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a2e06342dcfb65c2c40e4121eb688d4df"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a2e06342dcfb65c2c40e4121eb688d4df">llvm::MIPatternMatch::m_GZExt</a></div><div class="ttdeci">UnaryOp_match&lt; SrcTy, TargetOpcode::G_ZEXT &gt; m_GZExt(const SrcTy &amp;Src)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00497">MIPatternMatch.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a441b9fc17e390be4c8dc6a1f1dd3d424"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a441b9fc17e390be4c8dc6a1f1dd3d424">llvm::MIPatternMatch::m_ICst</a></div><div class="ttdeci">ConstantMatch&lt; APInt &gt; m_ICst(APInt &amp;Cst)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00090">MIPatternMatch.h:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00025">MIPatternMatch.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aabc13e9685078919223b80faf25c4b4e"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aabc13e9685078919223b80faf25c4b4e">llvm::MIPatternMatch::m_GPtrAdd</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_PTR_ADD, false &gt; m_GPtrAdd(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00386">MIPatternMatch.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_ad7baea71af036277e3c15cee5c21351e"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#ad7baea71af036277e3c15cee5c21351e">llvm::MIPatternMatch::m_GLShr</a></div><div class="ttdeci">BinaryOp_match&lt; LHS, RHS, TargetOpcode::G_LSHR, false &gt; m_GLShr(const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00446">MIPatternMatch.h:446</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdeci">@ Ret</div><div class="ttdef"><b>Definition</b> <a href="MipsISelLowering_8h_source.html#l00116">MipsISelLowering.h:116</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PatternMatch_html_a54d7212b9b2c57cced42037ae2fa7c61"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html#a54d7212b9b2c57cced42037ae2fa7c61">llvm::PatternMatch::m_ZeroInt</a></div><div class="ttdeci">cst_pred_ty&lt; is_zero_int &gt; m_ZeroInt()</div><div class="ttdoc">Match an integer 0 or a vector with all elements equal to 0.</div><div class="ttdef"><b>Definition</b> <a href="PatternMatch_8h_source.html#l00522">PatternMatch.h:522</a></div></div>
<div class="ttc" id="anamespacellvm_1_1PatternMatch_html_a5be13f3abb6bddf7ad9747b077da5a0e"><div class="ttname"><a href="namespacellvm_1_1PatternMatch.html#a5be13f3abb6bddf7ad9747b077da5a0e">llvm::PatternMatch::m_OneUse</a></div><div class="ttdeci">OneUse_match&lt; T &gt; m_OneUse(const T &amp;SubPattern)</div><div class="ttdef"><b>Definition</b> <a href="PatternMatch_8h_source.html#l00067">PatternMatch.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdoc">Not emitted register (e.g. carry, or temporary result).</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a74cbaca4aa2a170fac231dccf14e1277a2fee1a7db4e84247a193a9af1f907013"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a2fee1a7db4e84247a193a9af1f907013">llvm::RegState::Dead</a></div><div class="ttdeci">@ Dead</div><div class="ttdoc">Unused definition.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00050">MachineInstrBuilder.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdeci">@ Kill</div><div class="ttdoc">The last use of a register.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_a74cbaca4aa2a170fac231dccf14e1277ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a74cbaca4aa2a170fac231dccf14e1277ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdeci">@ Undef</div><div class="ttdoc">Value of the register doesn't matter.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00052">MachineInstrBuilder.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_acc538bd54a963166f5cf3435a403be88a125415c6b554fcb76cedd65841141a92"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a125415c6b554fcb76cedd65841141a92">llvm::SIInstrFlags::FlatGlobal</a></div><div class="ttdeci">@ FlatGlobal</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00102">SIDefines.h:102</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_acc538bd54a963166f5cf3435a403be88a953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdeci">@ DS</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00060">SIDefines.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_acc538bd54a963166f5cf3435a403be88a9a72e6ffd62dc38f5f4b7fd3e1f778da"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88a9a72e6ffd62dc38f5f4b7fd3e1f778da">llvm::SIInstrFlags::FlatScratch</a></div><div class="ttdeci">@ FlatScratch</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00117">SIDefines.h:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_acc538bd54a963166f5cf3435a403be88ab0e8527c8c81d2caa91d9b2bd1852574"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#acc538bd54a963166f5cf3435a403be88ab0e8527c8c81d2caa91d9b2bd1852574">llvm::SIInstrFlags::FLAT</a></div><div class="ttdeci">@ FLAT</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00059">SIDefines.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a633e4219db48741d8f99e5320c71ceb1a1be8a1ab79f4d1830526cc8d48960168"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1a1be8a1ab79f4d1830526cc8d48960168">llvm::SISrcMods::ABS</a></div><div class="ttdeci">@ ABS</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00211">SIDefines.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a633e4219db48741d8f99e5320c71ceb1aa2e6fe69892c3b751a1f9cb4933ca368"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1aa2e6fe69892c3b751a1f9cb4933ca368">llvm::SISrcMods::NEG_HI</a></div><div class="ttdeci">@ NEG_HI</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00213">SIDefines.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a633e4219db48741d8f99e5320c71ceb1af0e8126187c47c5b74a1bdc635158144"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1af0e8126187c47c5b74a1bdc635158144">llvm::SISrcMods::OP_SEL_1</a></div><div class="ttdeci">@ OP_SEL_1</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00215">SIDefines.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_a633e4219db48741d8f99e5320c71ceb1af1ceb53a1b47dab205dc19070b47a1a6"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#a633e4219db48741d8f99e5320c71ceb1af1ceb53a1b47dab205dc19070b47a1a6">llvm::SISrcMods::NEG</a></div><div class="ttdeci">@ NEG</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00210">SIDefines.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPII_html_a68ee224e3d8abe8e14c77fc1c88f4c68a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a68ee224e3d8abe8e14c77fc1c88f4c68a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdeci">@ Load</div><div class="ttdef"><b>Definition</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">llvm::cl::ReallyHidden</a></div><div class="ttdeci">@ ReallyHidden</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00145">CommandLine.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00441">CommandLine.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1codeview_html_aa8c11d016a2dd473a4cf0ed1da777f5ea67f23a49a4828b272554feea07834f7d"><div class="ttname"><a href="namespacellvm_1_1codeview.html#aa8c11d016a2dd473a4cf0ed1da777f5ea67f23a49a4828b272554feea07834f7d">llvm::codeview::EncodedFramePtrReg::BasePtr</a></div><div class="ttdeci">@ BasePtr</div></div>
<div class="ttc" id="anamespacellvm_1_1jitlink_html_a29f155f11045ffc25f86aa95c79347fea953feeff1e20f40677fb7f77c073b3be"><div class="ttname"><a href="namespacellvm_1_1jitlink.html#a29f155f11045ffc25f86aa95c79347fea953feeff1e20f40677fb7f77c073b3be">llvm::jitlink::MemProt::Exec</a></div><div class="ttdeci">@ Exec</div></div>
<div class="ttc" id="anamespacellvm_1_1sampleprof_html_a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41"><div class="ttname"><a href="namespacellvm_1_1sampleprof.html#a702f69807459cc25db5754a5f179d3fcaf6fbeb8fa9f451468611536b00878d41">llvm::sampleprof::Base</a></div><div class="ttdeci">@ Base</div><div class="ttdef"><b>Definition</b> <a href="Discriminator_8h_source.html#l00058">Discriminator.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">/file This file defines the SmallVector class.</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00022">AllocatorList.h:22</a></div></div>
<div class="ttc" id="anamespacellvm_html_a003dc19605e68eb37737bbd8d7e468a7"><div class="ttname"><a href="namespacellvm.html#a003dc19605e68eb37737bbd8d7e468a7">llvm::getDefSrcRegIgnoringCopies</a></div><div class="ttdeci">Optional&lt; DefinitionAndSourceRegister &gt; getDefSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, and underlying value Register folding away any copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00434">Utils.cpp:434</a></div></div>
<div class="ttc" id="anamespacellvm_html_a02134e88cd18139c71d9274c7d287ac3"><div class="ttname"><a href="namespacellvm.html#a02134e88cd18139c71d9274c7d287ac3">llvm::getFunctionLiveInPhysReg</a></div><div class="ttdeci">Register getFunctionLiveInPhysReg(MachineFunction &amp;MF, const TargetInstrInfo &amp;TII, MCRegister PhysReg, const TargetRegisterClass &amp;RC, const DebugLoc &amp;DL, LLT RegTy=LLT())</div><div class="ttdoc">Return a virtual register corresponding to the incoming argument register PhysReg.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00703">Utils.cpp:703</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0de00f38864016881b1182ebac4b7b30"><div class="ttname"><a href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">llvm::constrainOperandRegClass</a></div><div class="ttdeci">Register constrainOperandRegClass(const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI, MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const TargetRegisterClass &amp;RegClass, MachineOperand &amp;RegMO)</div><div class="ttdoc">Constrain the Register operand OpIdx, so that it is now constrained to the TargetRegisterClass passed...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00050">Utils.cpp:50</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0edf31d256ecb3ac003bf2d81a576c9e"><div class="ttname"><a href="namespacellvm.html#a0edf31d256ecb3ac003bf2d81a576c9e">llvm::getOpcodeDef</a></div><div class="ttdeci">MachineInstr * getOpcodeDef(unsigned Opcode, Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">See if Reg is defined by an single def instruction that is Opcode.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00467">Utils.cpp:467</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">llvm::InliningAdvisorMode::Default</a></div><div class="ttdeci">@ Default</div></div>
<div class="ttc" id="anamespacellvm_html_a2a0be879cebaa17d623212f729b1d4b1"><div class="ttname"><a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a></div><div class="ttdeci">bool constrainSelectedInstRegOperands(MachineInstr &amp;I, const TargetInstrInfo &amp;TII, const TargetRegisterInfo &amp;TRI, const RegisterBankInfo &amp;RBI)</div><div class="ttdoc">Mutate the newly-selected instruction I to constrain its (possibly generic) virtual register operands...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00144">Utils.cpp:144</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b2430ab5e686b82f8cd6fd588d6de6f"><div class="ttname"><a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00453">Utils.cpp:453</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4c88ebe757c51044c4ad4275012e4593"><div class="ttname"><a href="namespacellvm.html#a4c88ebe757c51044c4ad4275012e4593">llvm::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(const Value *V, const TargetLibraryInfo *TLI, unsigned Depth=0)</div><div class="ttdoc">Return true if the floating-point scalar value is not a NaN or if the floating-point vector value has...</div><div class="ttdef"><b>Definition</b> <a href="ValueTracking_8cpp_source.html#l03641">ValueTracking.cpp:3641</a></div></div>
<div class="ttc" id="anamespacellvm_html_a506e31567e4812970c2df466a5082389"><div class="ttname"><a href="namespacellvm.html#a506e31567e4812970c2df466a5082389">llvm::getIConstantVRegVal</a></div><div class="ttdeci">Optional&lt; APInt &gt; getIConstantVRegVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT, return the corresponding value.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00280">Utils.cpp:280</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5542d44947f8d964b5ce3b20ea719b44"><div class="ttname"><a href="namespacellvm.html#a5542d44947f8d964b5ce3b20ea719b44">llvm::PowerOf2Ceil</a></div><div class="ttdeci">uint64_t PowerOf2Ceil(uint64_t A)</div><div class="ttdoc">Returns the power of two which is greater than or equal to the given value.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00702">MathExtras.h:702</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition</b> <a href="None_8h_source.html#l00024">None.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7066134eb9cf96753259fabef3c1bea7"><div class="ttname"><a href="namespacellvm.html#a7066134eb9cf96753259fabef3c1bea7">llvm::getIConstantVRegValWithLookThrough</a></div><div class="ttdeci">Optional&lt; ValueAndVReg &gt; getIConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_CONSTANT returns its...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00401">Utils.cpp:401</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7a5e4b94178675c76a7e5fa4959aa342"><div class="ttname"><a href="namespacellvm.html#a7a5e4b94178675c76a7e5fa4959aa342">llvm::getIConstantVRegSExtVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getIConstantVRegSExtVal(Register VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00292">Utils.cpp:292</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7b622c469acc130c9a500b85b1473ef3"><div class="ttname"><a href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">llvm::Hi_32</a></div><div class="ttdeci">constexpr uint32_t Hi_32(uint64_t Value)</div><div class="ttdoc">Return the high 32 bits of a 64 bit value.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00348">MathExtras.h:348</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00143">Error.cpp:143</a></div></div>
<div class="ttc" id="anamespacellvm_html_a901112c493d3827cda924430a6fbc9f4"><div class="ttname"><a href="namespacellvm.html#a901112c493d3827cda924430a6fbc9f4">llvm::Lo_32</a></div><div class="ttdeci">constexpr uint32_t Lo_32(uint64_t Value)</div><div class="ttdoc">Return the low 32 bits of a 64 bit value.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00353">MathExtras.h:353</a></div></div>
<div class="ttc" id="anamespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00567">MathExtras.h:567</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00514">MachineInstrBuilder.h:514</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9"><div class="ttname"><a href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::RecurKind::Add</a></div><div class="ttdeci">@ Add</div><div class="ttdoc">Sum of integers.</div></div>
<div class="ttc" id="anamespacellvm_html_ab7a126ad8b2cae629952e6fafed8139b"><div class="ttname"><a href="namespacellvm.html#ab7a126ad8b2cae629952e6fafed8139b">llvm::getAnyConstantVRegValWithLookThrough</a></div><div class="ttdeci">Optional&lt; ValueAndVReg &gt; getAnyConstantVRegValWithLookThrough(Register VReg, const MachineRegisterInfo &amp;MRI, bool LookThroughInstrs=true, bool LookThroughAnyExt=false)</div><div class="ttdoc">If VReg is defined by a statically evaluable chain of instructions rooted on a G_CONSTANT or G_FCONST...</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00407">Utils.cpp:407</a></div></div>
<div class="ttc" id="anamespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBuilder_8h_source.html#l00328">MachineInstrBuilder.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_html_abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba"><div class="ttname"><a href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">llvm::DS_Error</a></div><div class="ttdeci">@ DS_Error</div><div class="ttdef"><b>Definition</b> <a href="DiagnosticInfo_8h_source.html#l00050">DiagnosticInfo.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb39eef3d8e7cf19a9145c51a5e46253"><div class="ttname"><a href="namespacellvm.html#adb39eef3d8e7cf19a9145c51a5e46253">llvm::getSrcRegIgnoringCopies</a></div><div class="ttdeci">Register getSrcRegIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the source register for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00460">Utils.cpp:460</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d"><div class="ttname"><a href="namespacellvm.html#ae551fe3e2b167b36005b26473e993884a26aa2e7865f749b52f3b77991776c40d">llvm::Data</a></div><div class="ttdeci">@ Data</div><div class="ttdef"><b>Definition</b> <a href="SIMachineScheduler_8h_source.html#l00056">SIMachineScheduler.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_html_afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7"><div class="ttname"><a href="namespacellvm.html#afe5a7327058c6702e128c22292fb66c6a9d3d9048db16a7eee539e93e3618cbe7">llvm::InstrProfKind::BB</a></div><div class="ttdeci">@ BB</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">llvm::AMDGPU::ImageDimIntrinsicInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUInstrInfo_8h_source.html#l00047">AMDGPUInstrInfo.h:47</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00284">AMDGPUBaseInfo.h:284</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a08a241a250332ee93cf1dce846b01cad"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a08a241a250332ee93cf1dce846b01cad">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4</a></div><div class="ttdeci">bool Gather4</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00290">AMDGPUBaseInfo.h:290</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a3b6665b446a6192cc2b5ecf51082ea83"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a3b6665b446a6192cc2b5ecf51082ea83">llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2</a></div><div class="ttdeci">bool AtomicX2</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00288">AMDGPUBaseInfo.h:288</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a48ae3b8db545c374ea470b0d856e302f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler</a></div><div class="ttdeci">bool Sampler</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00289">AMDGPUBaseInfo.h:289</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a66ef92137c7ef7b55f59e0406e491696"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a66ef92137c7ef7b55f59e0406e491696">llvm::AMDGPU::MIMGBaseOpcodeInfo::HasD16</a></div><div class="ttdeci">bool HasD16</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00297">AMDGPUBaseInfo.h:297</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a89201ea82f62bd544438593981c5b8ff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a89201ea82f62bd544438593981c5b8ff">llvm::AMDGPU::MIMGBaseOpcodeInfo::Store</a></div><div class="ttdeci">bool Store</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00286">AMDGPUBaseInfo.h:286</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a9b768edaf13fa245f7f32392066e8214"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a9b768edaf13fa245f7f32392066e8214">llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic</a></div><div class="ttdeci">bool Atomic</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00287">AMDGPUBaseInfo.h:287</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00308">AMDGPUBaseInfo.h:308</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGG16MappingInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">llvm::AMDGPU::MIMGG16MappingInfo</a></div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00347">AMDGPUBaseInfo.h:347</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00412">CommandLine.h:412</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 18:28:11 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
