============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  11:53:28 pm
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock TX_CLK)                launch                                     0 R 
(constraint.sdc_line_23)      ext delay                      +1000    1000 F 
parity_type                   in port            2  0.5  100    +0    1000 F 
U0_UART_TX/parity_type 
  U0_parity_calc/parity_type 
    g384__9945/A                                                +0    1000   
    g384__9945/Y              XNOR2X1HVT         1  0.3   36  +333    1333 R 
    g379__9315/B                                                +0    1333   
    g379__9315/Y              XNOR2X1HVT         1  0.3   40  +171    1504 F 
    g374__6161/B                                                +0    1504   
    g374__6161/Y              XNOR2X1HVT         1  0.3   36  +254    1758 R 
    g373__4733/B                                                +0    1758   
    g373__4733/Y              XNOR2X1HVT         1  0.3   40  +171    1930 F 
    g372__7482/B                                                +0    1930   
    g372__7482/Y              XNOR2X1HVT         1  0.3   36  +254    2184 R 
    g371__5115/B                                                +0    2184   
    g371__5115/Y              XNOR2X1HVT         1  0.3   40  +171    2355 F 
    g370__1881/B                                                +0    2355   
    g370__1881/Y              XNOR2X1HVT         1  0.3   36  +254    2610 R 
    g369__6131/B                                                +0    2610   
    g369__6131/Y              XNOR2X1HVT         1  0.3   36  +199    2808 R 
    parity_reg/SI        <<<  SDFFRHQX1HVT                      +0    2808   
    parity_reg/CK             setup                      100  +313    3121 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock TX_CLK)                capture                                10000 R 
                              uncertainty                      -10    9990 R 
-----------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :    6869ps 
Start-point  : parity_type
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

