ERROR: [Synth 8-685] variable 'res' should not be used in output port connection [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50.v:569]
ERROR: [Synth 8-6156] failed synthesizing module 'td_fused_top_ap_hmul_2_max_dsp_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50.v:541]
ERROR: [Synth 8-6156] failed synthesizing module 'td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50.v:473]
ERROR: [Synth 8-6156] failed synthesizing module 'td_fused_top_tdf7_l2_multiply50' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50.v:15]
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
