Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Sep  3 12:15:51 2020
| Host         : the-churchill running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file one_second_clock_behaviour_timing_summary_routed.rpt -pb one_second_clock_behaviour_timing_summary_routed.pb -rpx one_second_clock_behaviour_timing_summary_routed.rpx -warn_on_violation
| Design       : one_second_clock_behaviour
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (24)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (24)
-------------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.826        0.000                      0                   49        0.193        0.000                      0                   49        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
mclk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHZ    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHZ    {0.000 25.000}       50.000          20.000          
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHZ_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHZ_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_5MHZ        193.826        0.000                      0                   49        0.511        0.000                      0                   49       13.360        0.000                       0                    26  
  clkfbout_clk_5MHZ                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5MHZ_1      193.854        0.000                      0                   49        0.511        0.000                      0                   49       13.360        0.000                       0                    26  
  clkfbout_clk_5MHZ_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5MHZ_1  clk_out1_clk_5MHZ        193.826        0.000                      0                   49        0.193        0.000                      0                   49  
clk_out1_clk_5MHZ    clk_out1_clk_5MHZ_1      193.826        0.000                      0                   49        0.193        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ
  To Clock:  clk_out1_clk_5MHZ

Setup :            0  Failing Endpoints,  Worst Slack      193.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.355ns (40.226%)  route 0.528ns (59.774%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.323 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.323    count_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.366ns (40.962%)  route 0.528ns (59.038%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.334 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.334    count_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.177%)  route 0.390ns (60.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.566    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  count_reg[17]/Q
                         net (fo=3, routed)           0.390    -0.035    count_reg[17]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.075 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    count_reg[16]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.802    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.391ns (42.569%)  route 0.528ns (57.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.359 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.359    count_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.391ns (42.569%)  route 0.528ns (57.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.359 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.359    count_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.510%)  route 0.401ns (61.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.565    clk_sig
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_reg[13]/Q
                         net (fo=3, routed)           0.401    -0.023    count_reg[13]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.087 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    count_reg[12]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.510%)  route 0.401ns (61.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.565    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_reg[9]/Q
                         net (fo=3, routed)           0.401    -0.023    count_reg[9]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.087 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    count_reg[8]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.394ns (42.756%)  route 0.528ns (57.244%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.362 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.362    count_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.405ns (43.431%)  route 0.528ns (56.569%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.373 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    count_reg[8]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.430ns (44.908%)  route 0.528ns (55.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.398 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.398    count_reg[8]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHZ
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { input_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   input_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y103     clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y99      count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHZ
  To Clock:  clkfbout_clk_5MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHZ
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { input_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   input_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ_1
  To Clock:  clk_out1_clk_5MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack      193.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.854ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.348    count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.348    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.854    

Slack (MET) :             193.854ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.348    count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.348    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.854    

Slack (MET) :             193.854ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.348    count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.348    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.854    

Slack (MET) :             193.854ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.289   198.777    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.348    count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.348    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.854    

Slack (MET) :             193.915ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.426    count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.915    

Slack (MET) :             193.915ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.426    count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.915    

Slack (MET) :             193.915ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.426    count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.915    

Slack (MET) :             194.231ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.289   198.880    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.451    count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.451    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.231    

Slack (MET) :             194.231ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.289   198.880    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.451    count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.451    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.231    

Slack (MET) :             194.231ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.289   198.880    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.451    count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.451    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.355ns (40.226%)  route 0.528ns (59.774%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.323 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.323    count_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.366ns (40.962%)  route 0.528ns (59.038%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.334 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.334    count_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.177%)  route 0.390ns (60.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.566    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  count_reg[17]/Q
                         net (fo=3, routed)           0.390    -0.035    count_reg[17]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.075 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    count_reg[16]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.802    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.391ns (42.569%)  route 0.528ns (57.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.359 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.359    count_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.391ns (42.569%)  route 0.528ns (57.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.359 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.359    count_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.510%)  route 0.401ns (61.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.565    clk_sig
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_reg[13]/Q
                         net (fo=3, routed)           0.401    -0.023    count_reg[13]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.087 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    count_reg[12]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.510%)  route 0.401ns (61.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.565    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_reg[9]/Q
                         net (fo=3, routed)           0.401    -0.023    count_reg[9]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.087 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    count_reg[8]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.394ns (42.756%)  route 0.528ns (57.244%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.362 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.362    count_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.405ns (43.431%)  route 0.528ns (56.569%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.373 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    count_reg[8]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.430ns (44.908%)  route 0.528ns (55.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.398 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.398    count_reg[8]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.187    count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHZ_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { input_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   input_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y103     clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y99      count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y101     count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y101     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y103     clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y99      count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     count_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHZ_1
  To Clock:  clkfbout_clk_5MHZ_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHZ_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { input_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   input_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  input_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ_1
  To Clock:  clk_out1_clk_5MHZ

Setup :            0  Failing Endpoints,  Worst Slack      193.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.355ns (40.226%)  route 0.528ns (59.774%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.323 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.323    count_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.366ns (40.962%)  route 0.528ns (59.038%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.334 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.334    count_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.177%)  route 0.390ns (60.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.566    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  count_reg[17]/Q
                         net (fo=3, routed)           0.390    -0.035    count_reg[17]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.075 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    count_reg[16]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.802    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105    -0.143    count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.391ns (42.569%)  route 0.528ns (57.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.359 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.359    count_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.391ns (42.569%)  route 0.528ns (57.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.359 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.359    count_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.510%)  route 0.401ns (61.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.565    clk_sig
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_reg[13]/Q
                         net (fo=3, routed)           0.401    -0.023    count_reg[13]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.087 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    count_reg[12]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.510%)  route 0.401ns (61.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.565    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_reg[9]/Q
                         net (fo=3, routed)           0.401    -0.023    count_reg[9]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.087 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    count_reg[8]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.142    count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.394ns (42.756%)  route 0.528ns (57.244%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.362 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.362    count_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.405ns (43.431%)  route 0.528ns (56.569%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.373 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    count_reg[8]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.430ns (44.908%)  route 0.528ns (55.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.398 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.398    count_reg[8]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ
  To Clock:  clk_out1_clk_5MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack      193.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[0]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[1]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[2]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 1.058ns (19.870%)  route 4.267ns (80.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.131     4.493    count[0]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.606   198.586    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.480   199.066    
                         clock uncertainty           -0.318   198.749    
    SLICE_X0Y99          FDRE (Setup_fdre_C_R)       -0.429   198.320    count_reg[3]
  -------------------------------------------------------------------
                         required time                        198.320    
                         arrival time                          -4.493    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[20]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[21]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             193.887ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.058ns (19.807%)  route 4.284ns (80.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          1.148     4.510    count[0]_i_1_n_0
    SLICE_X0Y104         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y104         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y104         FDRE (Setup_fdre_C_R)       -0.429   198.397    count_reg[22]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                193.887    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[17]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    

Slack (MET) :             194.202ns  (required time - arrival time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.058ns (20.946%)  route 3.993ns (79.054%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -0.831    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  count_reg[16]/Q
                         net (fo=3, routed)           1.371     0.996    count_reg[16]
    SLICE_X1Y102         LUT4 (Prop_lut4_I2_O)        0.152     1.148 f  clk_out_i_12/O
                         net (fo=1, routed)           0.941     2.089    clk_out_i_12_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I3_O)        0.326     2.415 f  clk_out_i_5/O
                         net (fo=2, routed)           0.824     3.239    clk_out_i_5_n_0
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     3.363 r  count[0]_i_1/O
                         net (fo=23, routed)          0.857     4.220    count[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  mclk (IN)
                         net (fo=0)                   0.000   200.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589   198.568    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.601   199.169    
                         clock uncertainty           -0.318   198.851    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.422    count_reg[18]
  -------------------------------------------------------------------
                         required time                        198.422    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                194.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.355ns (40.226%)  route 0.528ns (59.774%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.323 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.323    count_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.366ns (40.962%)  route 0.528ns (59.038%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.334 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.334    count_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.251ns (39.177%)  route 0.390ns (60.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.566    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  count_reg[17]/Q
                         net (fo=3, routed)           0.390    -0.035    count_reg[17]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.075 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.075    count_reg[16]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.802    clk_sig
    SLICE_X0Y103         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105    -0.143    count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.391ns (42.569%)  route 0.528ns (57.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.359 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.359    count_reg[4]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.391ns (42.569%)  route 0.528ns (57.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.359 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.359    count_reg[4]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y100         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.510%)  route 0.401ns (61.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.565    clk_sig
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_reg[13]/Q
                         net (fo=3, routed)           0.401    -0.023    count_reg[13]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.087 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    count_reg[12]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y102         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.251ns (38.510%)  route 0.401ns (61.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.599    -0.565    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  count_reg[9]/Q
                         net (fo=3, routed)           0.401    -0.023    count_reg[9]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.087 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.087    count_reg[8]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.142    count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.394ns (42.756%)  route 0.528ns (57.244%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.362 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.362    count_reg[8]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.405ns (43.431%)  route 0.528ns (56.569%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.373 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    count_reg[8]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.430ns (44.908%)  route 0.528ns (55.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.605    -0.559    clk_sig
    SLICE_X0Y99          FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  count_reg[3]/Q
                         net (fo=2, routed)           0.527     0.109    count_reg[3]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.269 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     0.269    count_reg[0]_i_2_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.308 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.308    count_reg[4]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.398 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.398    count_reg[8]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    input_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  input_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    input_clk/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  input_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    input_clk/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  input_clk/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872    -0.801    clk_sig
    SLICE_X0Y101         FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     0.130    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.268    





