{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1690272549163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690272549168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690272549168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 18:09:09 2023 " "Processing started: Tue Jul 25 18:09:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690272549168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272549168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CYC10-project -c CYC10-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CYC10-project -c CYC10-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272549168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690272549605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690272549605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272557671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272557671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272557673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272557673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272557675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272557675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/lattice_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/lattice_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdc_decode-beh " "Found design unit 1: tdc_decode-beh" {  } { { "../DE2-FSM2-project/src/lattice_sensor.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/lattice_sensor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558067 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdc_decode " "Found entity 1: tdc_decode" {  } { { "../DE2-FSM2-project/src/lattice_sensor.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/lattice_sensor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272558067 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do aes_composite_enc.v(184) " "Verilog HDL Declaration warning at aes_composite_enc.v(184): \"do\" is SystemVerilog-2005 keyword" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 184 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1690272558069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/aes_composite_enc.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/de2-fsm2-project/src/aes_composite_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Composite_enc " "Found entity 1: AES_Composite_enc" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558070 ""} { "Info" "ISGN_ENTITY_NAME" "2 SubBytes " "Found entity 2: SubBytes" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558070 ""} { "Info" "ISGN_ENTITY_NAME" "3 AES_Comp_MixColumns " "Found entity 3: AES_Comp_MixColumns" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558070 ""} { "Info" "ISGN_ENTITY_NAME" "4 AES_Comp_EncCore " "Found entity 4: AES_Comp_EncCore" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558070 ""} { "Info" "ISGN_ENTITY_NAME" "5 AES_Comp_ENC " "Found entity 5: AES_Comp_ENC" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272558070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272558071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/clock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272558074 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HB top.v(97) " "Verilog HDL Implicit Net warning at top.v(97): created implicit net for \"HB\"" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWR top.v(100) " "Verilog HDL Implicit Net warning at top.v(100): created implicit net for \"PWR\"" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(47) " "Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(48) " "Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(49) " "Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(50) " "Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(51) " "Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(23) " "Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(24) " "Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(25) " "Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(26) " "Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(27) " "Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1690272558076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690272558129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HB top.v(97) " "Verilog HDL or VHDL warning at top.v(97): object \"HB\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558131 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PWR top.v(100) " "Verilog HDL or VHDL warning at top.v(100): object \"PWR\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558131 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SensorBusy top.v(40) " "Verilog HDL or VHDL warning at top.v(40): object \"SensorBusy\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558131 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fsm1 top.v(52) " "Verilog HDL or VHDL warning at top.v(52): object \"fsm1\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558131 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EncDec top.v(62) " "Verilog HDL or VHDL warning at top.v(62): object \"EncDec\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558131 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CE top.v(65) " "Verilog HDL or VHDL warning at top.v(65): object \"CE\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558131 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R top.v(65) " "Verilog HDL or VHDL warning at top.v(65): object \"R\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558131 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A top.v(84) " "Verilog HDL or VHDL warning at top.v(84): object \"A\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558134 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B top.v(84) " "Verilog HDL or VHDL warning at top.v(84): object \"B\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558134 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adj top.v(92) " "Verilog HDL or VHDL warning at top.v(92): object \"adj\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558134 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adjEN top.v(92) " "Verilog HDL or VHDL warning at top.v(92): object \"adjEN\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558134 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count top.v(93) " "Verilog HDL or VHDL warning at top.v(93): object \"count\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558134 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adjust top.v(136) " "Verilog HDL or VHDL warning at top.v(136): object \"adjust\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558134 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(218) " "Verilog HDL assignment warning at top.v(218): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558139 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(311) " "Verilog HDL assignment warning at top.v(311): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558141 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(381) " "Verilog HDL assignment warning at top.v(381): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558142 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(413) " "Verilog HDL assignment warning at top.v(413): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558142 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(437) " "Verilog HDL assignment warning at top.v(437): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558143 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(463) " "Verilog HDL assignment warning at top.v(463): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558143 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(510) " "Verilog HDL assignment warning at top.v(510): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558144 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock " "Elaborating entity \"clock\" for hierarchy \"clock:clock\"" {  } { { "../DE2-FSM2-project/src/top.v" "clock" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:clock\|altpll:altpll_component\"" {  } { { "clock.v" "altpll_component" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/clock.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:clock\|altpll:altpll_component\"" {  } { { "clock.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/clock.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clock\|altpll:altpll_component " "Instantiated megafunction \"clock:clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272558420 ""}  } { { "clock.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/clock.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690272558420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_altpll " "Found entity 1: clock_altpll" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272558462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272558462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_altpll clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated " "Elaborating entity \"clock_altpll\" for hierarchy \"clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uartTX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uartTX\"" {  } { { "../DE2-FSM2-project/src/top.v" "uartTX" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(91) " "Verilog HDL assignment warning at uartTX.v(91): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558466 "|top|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(109) " "Verilog HDL assignment warning at uartTX.v(109): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558466 "|top|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartTX.v(119) " "Verilog HDL assignment warning at uartTX.v(119): truncated value with size 32 to match size of target (3)" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558466 "|top|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(139) " "Verilog HDL assignment warning at uartTX.v(139): truncated value with size 32 to match size of target (16)" {  } { { "../DE2-FSM2-project/src/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558466 "|top|uart_tx:uartTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uartRX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uartRX\"" {  } { { "../DE2-FSM2-project/src/top.v" "uartRX" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(81) " "Verilog HDL assignment warning at uartrx.v(81): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558468 "|top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(92) " "Verilog HDL assignment warning at uartrx.v(92): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558468 "|top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartrx.v(103) " "Verilog HDL assignment warning at uartrx.v(103): truncated value with size 32 to match size of target (3)" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558468 "|top|uart_rx:uartRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(121) " "Verilog HDL assignment warning at uartrx.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../DE2-FSM2-project/src/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690272558468 "|top|uart_rx:uartRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_decode tdc_decode:tdc_decode " "Elaborating entity \"tdc_decode\" for hierarchy \"tdc_decode:tdc_decode\"" {  } { { "../DE2-FSM2-project/src/top.v" "tdc_decode" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Composite_enc AES_Composite_enc:gen_code_label\[0\].aes_tinyi " "Elaborating entity \"AES_Composite_enc\" for hierarchy \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\"" {  } { { "../DE2-FSM2-project/src/top.v" "gen_code_label\[0\].aes_tinyi" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EN_D aes_composite_enc.v(50) " "Verilog HDL or VHDL warning at aes_composite_enc.v(50): object \"EN_D\" assigned a value but never read" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690272558474 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Comp_ENC AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0 " "Elaborating entity \"AES_Comp_ENC\" for hierarchy \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\"" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "AES_Comp_ENC0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Comp_EncCore AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC " "Elaborating entity \"AES_Comp_EncCore\" for hierarchy \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\"" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "EC" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558480 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(211) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(211): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 211 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558482 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(212) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(212): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 212 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558482 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(213) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(213): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 213 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558482 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(214) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(214): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 214 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558482 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(215) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(215): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 215 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558482 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(216) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(216): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 216 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558482 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(217) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(217): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 217 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558483 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(218) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(218): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 218 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558483 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "aes_composite_enc.v(219) " "Verilog HDL Casex/Casez warning at aes_composite_enc.v(219): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 219 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1690272558483 "|top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3 " "Elaborating entity \"SubBytes\" for hierarchy \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\"" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "SB3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Comp_MixColumns AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|AES_Comp_MixColumns:MX3 " "Elaborating entity \"AES_Comp_MixColumns\" for hierarchy \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|AES_Comp_MixColumns:MX3\"" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "MX3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272558487 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data2_rtl_0 " "Inferred dual-clock RAM node \"data2_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1690272559917 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "60 " "Found 60 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[2\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[1\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB1\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB2\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SB0\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram3 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram3" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram2 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram2" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram1 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram0 " "RAM logic \"AES_Composite_enc:gen_code_label\[0\].aes_tinyi\|AES_Comp_ENC:AES_Comp_ENC0\|AES_Comp_EncCore:EC\|SubBytes:SBK\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../DE2-FSM2-project/src/aes_composite_enc.v" "Ram0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v" 104 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690272559918 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1690272559918 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1690272564013 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1690272564013 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1690272564013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:data2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:data2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272564065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:data2_rtl_0 " "Instantiated megafunction \"altsyncram:data2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690272564065 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690272564065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mke1 " "Found entity 1: altsyncram_mke1" {  } { { "db/altsyncram_mke1.tdf" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/altsyncram_mke1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690272564107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272564107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690272572052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690272663543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690272664261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690272664261 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c10_resetn " "No output dependent on input pin \"c10_resetn\"" {  } { { "../DE2-FSM2-project/src/top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690272664945 "|top|c10_resetn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690272664945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16773 " "Implemented 16773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690272664946 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690272664946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16757 " "Implemented 16757 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690272664946 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1690272664946 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1690272664946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690272664946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690272664989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 18:11:04 2023 " "Processing ended: Tue Jul 25 18:11:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690272664989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690272664989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690272664989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690272664989 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1690272666017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1690272666261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690272666261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 18:11:05 2023 " "Processing started: Tue Jul 25 18:11:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690272666261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1690272666261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CYC10-project -c CYC10-project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CYC10-project -c CYC10-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1690272666261 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1690272666371 ""}
{ "Info" "0" "" "Project  = CYC10-project" {  } {  } 0 0 "Project  = CYC10-project" 0 0 "Fitter" 0 0 1690272666372 ""}
{ "Info" "0" "" "Revision = CYC10-project" {  } {  } 0 0 "Revision = CYC10-project" 0 0 "Fitter" 0 0 1690272666372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1690272666552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1690272666552 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CYC10-project 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"CYC10-project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690272666641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690272666686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690272666686 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] 24 5 0 0 " "Implementing clock multiplication of 24, clock division of 5, and phase shift of 0 degrees (0 ps) for clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/clock_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690272666733 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/clock_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690272666733 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/clock_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1690272666733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690272666924 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1690272666931 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690272667165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690272667165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690272667165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690272667165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690272667165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690272667165 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690272667165 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1690272667165 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 19542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690272667188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 19544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690272667188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 19546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690272667188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 19548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690272667188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 19550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690272667188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1690272667188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690272667195 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1690272667658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690272668348 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/clock_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690272668348 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clock:clock\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690272668348 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/db/clock_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690272668348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CYC10-project.sdc " "Synopsys Design Constraints File file not found: 'CYC10-project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1690272669316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690272669316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1690272669355 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1690272669359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1690272669498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1690272669499 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1690272669567 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690272669734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690272669743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690272669743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690272669755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690272669766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690272669779 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690272669779 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690272669786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690272670223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1690272670231 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690272670231 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690272670817 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1690272670838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690272672482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690272675761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690272675869 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690272694533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690272694533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690272696620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1690272704162 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690272704162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1690272709335 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690272709335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690272709339 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.90 " "Total time spent on timing analysis during the Fitter is 6.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1690272709718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690272709784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690272710982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690272710987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690272712858 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690272715288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/output_files/CYC10-project.fit.smsg " "Generated suppressed messages file C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/CYC10-FSM2-project/output_files/CYC10-project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690272716987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5713 " "Peak virtual memory: 5713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690272719180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 18:11:59 2023 " "Processing ended: Tue Jul 25 18:11:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690272719180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690272719180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690272719180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690272719180 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1690272720300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1690272720304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690272720305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 18:12:00 2023 " "Processing started: Tue Jul 25 18:12:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690272720305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1690272720305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CYC10-project -c CYC10-project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CYC10-project -c CYC10-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1690272720305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1690272720785 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1690272721662 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1690272721699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690272721891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 18:12:01 2023 " "Processing ended: Tue Jul 25 18:12:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690272721891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690272721891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690272721891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1690272721891 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1690272722563 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1690272722958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1690272723175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690272723175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 25 18:12:02 2023 " "Processing started: Tue Jul 25 18:12:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690272723175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1690272723175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CYC10-project -c CYC10-project " "Command: quartus_sta CYC10-project -c CYC10-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1690272723176 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1690272723289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1690272723642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1690272723642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272723686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272723686 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CYC10-project.sdc " "Synopsys Design Constraints File file not found: 'CYC10-project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1690272724515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272724515 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690272724560 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 24 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 24 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690272724560 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690272724560 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690272724560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272724560 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1690272724566 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1690272724735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690272724735 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1690272724803 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1690272724810 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690272724856 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690272724856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.666 " "Worst-case setup slack is -8.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.666            -396.799 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.666            -396.799 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   67.787               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   67.787               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272724860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.318 " "Worst-case hold slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.318               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.417               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272724887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690272724906 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690272724921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.456 " "Worst-case minimum pulse width slack is 0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.456               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.876               0.000 clk  " "    9.876               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.338               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.338               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272724931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272724931 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272724989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272724989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272724989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272724989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 162.089 ns " "Worst Case Available Settling Time: 162.089 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272724989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272724989 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690272724989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1690272724993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690272725047 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690272727057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690272727853 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690272727966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690272727966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.904 " "Worst-case setup slack is -6.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272727971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272727971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.904            -275.827 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.904            -275.827 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272727971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   69.457               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   69.457               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272727971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272727971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272727996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272727996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.260               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272727996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.343               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272727996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272727996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690272728015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690272728041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.517 " "Worst-case minimum pulse width slack is 0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.517               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.883               0.000 clk  " "    9.883               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.342               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.342               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272728052 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 162.551 ns " "Worst Case Available Settling Time: 162.551 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728113 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690272728113 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1690272728119 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690272728639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690272728727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690272728727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.141 " "Worst-case setup slack is -2.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.141             -79.372 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.141             -79.372 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.432               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   75.432               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272728731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.125               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.179               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272728753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690272728774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1690272728798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.800 " "Worst-case minimum pulse width slack is 1.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.800               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.800               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 clk  " "    9.622               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.393               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   41.393               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690272728809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690272728809 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728884 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728884 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728884 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728884 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 164.487 ns " "Worst Case Available Settling Time: 164.487 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728884 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1690272728884 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690272728884 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690272729221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690272729221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690272729383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 25 18:12:09 2023 " "Processing ended: Tue Jul 25 18:12:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690272729383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690272729383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690272729383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690272729383 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690272730117 ""}
