

================================================================
== Vitis HLS Report for 'xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop'
================================================================
* Date:           Sat Nov 13 15:33:02 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ModelComposerDesign_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.171 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      163|      163|  0.815 us|  0.815 us|  163|  163|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- colLoop  |      161|      161|         3|          1|          1|   160|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     133|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      63|    -|
|Register         |        -|    -|      77|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      77|     196|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      890|  840|  407600|  203800|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |dst_obj_451_din                   |         +|   0|  0|  23|          16|          16|
    |j_2_fu_81_p2                      |         +|   0|  0|  15|           8|           1|
    |sub_ln98_fu_92_p2                 |         -|   0|  0|  23|           1|          16|
    |sub_ln99_fu_98_p2                 |         -|   0|  0|  23|           1|          16|
    |icmp_ln79_fu_75_p2                |      icmp|   0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |p_1_fu_111_p3                     |    select|   0|  0|  16|           1|          16|
    |q_1_fu_124_p3                     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 133|          39|          93|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    8|         16|
    |dst_obj_451_blk_n        |   9|          2|    1|          2|
    |j_fu_44                  |   9|          2|    8|         16|
    |srcX_obj_449_blk_n       |   9|          2|    1|          2|
    |srcY_obj_450_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_fu_44                           |   8|   0|    8|          0|
    |sub_ln98_reg_160                  |  16|   0|   16|          0|
    |sub_ln99_reg_165                  |  16|   0|   16|          0|
    |tmp_V_3_reg_154                   |  16|   0|   16|          0|
    |tmp_V_reg_148                     |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  77|   0|   77|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>_Pipeline_colLoop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>_Pipeline_colLoop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>_Pipeline_colLoop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>_Pipeline_colLoop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>_Pipeline_colLoop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  xFMagnitudeKernel<2, 2, 120, 160, 3, 3, 1, 5, 5, 160, 2>_Pipeline_colLoop|  return value|
|srcX_obj_449_dout     |   in|   16|     ap_fifo|                                                               srcX_obj_449|       pointer|
|srcX_obj_449_empty_n  |   in|    1|     ap_fifo|                                                               srcX_obj_449|       pointer|
|srcX_obj_449_read     |  out|    1|     ap_fifo|                                                               srcX_obj_449|       pointer|
|srcY_obj_450_dout     |   in|   16|     ap_fifo|                                                               srcY_obj_450|       pointer|
|srcY_obj_450_empty_n  |   in|    1|     ap_fifo|                                                               srcY_obj_450|       pointer|
|srcY_obj_450_read     |  out|    1|     ap_fifo|                                                               srcY_obj_450|       pointer|
|dst_obj_451_din       |  out|   16|     ap_fifo|                                                                dst_obj_451|       pointer|
|dst_obj_451_full_n    |   in|    1|     ap_fifo|                                                                dst_obj_451|       pointer|
|dst_obj_451_write     |  out|    1|     ap_fifo|                                                                dst_obj_451|       pointer|
+----------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

