<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock Management Tile - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-management-tile"><a class="header" href="#clock-management-tile">Clock Management Tile</a></h1>
<h2 id="tile-cmt"><a class="header" href="#tile-cmt">Tile CMT</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufce_row_cmt0"><a class="header" href="#bel-bufce_row_cmt0">Bel BUFCE_ROW_CMT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt1"><a class="header" href="#bel-bufce_row_cmt1">Bel BUFCE_ROW_CMT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt2"><a class="header" href="#bel-bufce_row_cmt2">Bel BUFCE_ROW_CMT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt3"><a class="header" href="#bel-bufce_row_cmt3">Bel BUFCE_ROW_CMT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt4"><a class="header" href="#bel-bufce_row_cmt4">Bel BUFCE_ROW_CMT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt5"><a class="header" href="#bel-bufce_row_cmt5">Bel BUFCE_ROW_CMT[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt6"><a class="header" href="#bel-bufce_row_cmt6">Bel BUFCE_ROW_CMT[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt7"><a class="header" href="#bel-bufce_row_cmt7">Bel BUFCE_ROW_CMT[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt8"><a class="header" href="#bel-bufce_row_cmt8">Bel BUFCE_ROW_CMT[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt9"><a class="header" href="#bel-bufce_row_cmt9">Bel BUFCE_ROW_CMT[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt10"><a class="header" href="#bel-bufce_row_cmt10">Bel BUFCE_ROW_CMT[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt11"><a class="header" href="#bel-bufce_row_cmt11">Bel BUFCE_ROW_CMT[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt12"><a class="header" href="#bel-bufce_row_cmt12">Bel BUFCE_ROW_CMT[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt13"><a class="header" href="#bel-bufce_row_cmt13">Bel BUFCE_ROW_CMT[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt14"><a class="header" href="#bel-bufce_row_cmt14">Bel BUFCE_ROW_CMT[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt15"><a class="header" href="#bel-bufce_row_cmt15">Bel BUFCE_ROW_CMT[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt16"><a class="header" href="#bel-bufce_row_cmt16">Bel BUFCE_ROW_CMT[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt17"><a class="header" href="#bel-bufce_row_cmt17">Bel BUFCE_ROW_CMT[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt18"><a class="header" href="#bel-bufce_row_cmt18">Bel BUFCE_ROW_CMT[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt19"><a class="header" href="#bel-bufce_row_cmt19">Bel BUFCE_ROW_CMT[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt20"><a class="header" href="#bel-bufce_row_cmt20">Bel BUFCE_ROW_CMT[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt21"><a class="header" href="#bel-bufce_row_cmt21">Bel BUFCE_ROW_CMT[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt22"><a class="header" href="#bel-bufce_row_cmt22">Bel BUFCE_ROW_CMT[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt23"><a class="header" href="#bel-bufce_row_cmt23">Bel BUFCE_ROW_CMT[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFCE_ROW_CMT[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt0"><a class="header" href="#bel-gclk_test_buf_cmt0">Bel GCLK_TEST_BUF_CMT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt1"><a class="header" href="#bel-gclk_test_buf_cmt1">Bel GCLK_TEST_BUF_CMT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt2"><a class="header" href="#bel-gclk_test_buf_cmt2">Bel GCLK_TEST_BUF_CMT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt3"><a class="header" href="#bel-gclk_test_buf_cmt3">Bel GCLK_TEST_BUF_CMT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt4"><a class="header" href="#bel-gclk_test_buf_cmt4">Bel GCLK_TEST_BUF_CMT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt5"><a class="header" href="#bel-gclk_test_buf_cmt5">Bel GCLK_TEST_BUF_CMT[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt6"><a class="header" href="#bel-gclk_test_buf_cmt6">Bel GCLK_TEST_BUF_CMT[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt7"><a class="header" href="#bel-gclk_test_buf_cmt7">Bel GCLK_TEST_BUF_CMT[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt8"><a class="header" href="#bel-gclk_test_buf_cmt8">Bel GCLK_TEST_BUF_CMT[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt9"><a class="header" href="#bel-gclk_test_buf_cmt9">Bel GCLK_TEST_BUF_CMT[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt10"><a class="header" href="#bel-gclk_test_buf_cmt10">Bel GCLK_TEST_BUF_CMT[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt11"><a class="header" href="#bel-gclk_test_buf_cmt11">Bel GCLK_TEST_BUF_CMT[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt12"><a class="header" href="#bel-gclk_test_buf_cmt12">Bel GCLK_TEST_BUF_CMT[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt13"><a class="header" href="#bel-gclk_test_buf_cmt13">Bel GCLK_TEST_BUF_CMT[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt14"><a class="header" href="#bel-gclk_test_buf_cmt14">Bel GCLK_TEST_BUF_CMT[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt15"><a class="header" href="#bel-gclk_test_buf_cmt15">Bel GCLK_TEST_BUF_CMT[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt16"><a class="header" href="#bel-gclk_test_buf_cmt16">Bel GCLK_TEST_BUF_CMT[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt17"><a class="header" href="#bel-gclk_test_buf_cmt17">Bel GCLK_TEST_BUF_CMT[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt18"><a class="header" href="#bel-gclk_test_buf_cmt18">Bel GCLK_TEST_BUF_CMT[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt19"><a class="header" href="#bel-gclk_test_buf_cmt19">Bel GCLK_TEST_BUF_CMT[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt20"><a class="header" href="#bel-gclk_test_buf_cmt20">Bel GCLK_TEST_BUF_CMT[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt21"><a class="header" href="#bel-gclk_test_buf_cmt21">Bel GCLK_TEST_BUF_CMT[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt22"><a class="header" href="#bel-gclk_test_buf_cmt22">Bel GCLK_TEST_BUF_CMT[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt23"><a class="header" href="#bel-gclk_test_buf_cmt23">Bel GCLK_TEST_BUF_CMT[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel GCLK_TEST_BUF_CMT[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufgce0"><a class="header" href="#bel-bufgce0">Bel BUFGCE[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[24]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce1"><a class="header" href="#bel-bufgce1">Bel BUFGCE[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[25]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce2"><a class="header" href="#bel-bufgce2">Bel BUFGCE[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[26]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce3"><a class="header" href="#bel-bufgce3">Bel BUFGCE[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[27]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce4"><a class="header" href="#bel-bufgce4">Bel BUFGCE[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[28]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce5"><a class="header" href="#bel-bufgce5">Bel BUFGCE[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[29]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce6"><a class="header" href="#bel-bufgce6">Bel BUFGCE[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[30]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce7"><a class="header" href="#bel-bufgce7">Bel BUFGCE[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[31]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce8"><a class="header" href="#bel-bufgce8">Bel BUFGCE[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[32]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce9"><a class="header" href="#bel-bufgce9">Bel BUFGCE[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[33]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce10"><a class="header" href="#bel-bufgce10">Bel BUFGCE[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[34]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce11"><a class="header" href="#bel-bufgce11">Bel BUFGCE[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[35]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce12"><a class="header" href="#bel-bufgce12">Bel BUFGCE[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[36]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce13"><a class="header" href="#bel-bufgce13">Bel BUFGCE[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[37]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce14"><a class="header" href="#bel-bufgce14">Bel BUFGCE[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[38]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce15"><a class="header" href="#bel-bufgce15">Bel BUFGCE[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[39]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce16"><a class="header" href="#bel-bufgce16">Bel BUFGCE[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[40]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce17"><a class="header" href="#bel-bufgce17">Bel BUFGCE[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[41]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce18"><a class="header" href="#bel-bufgce18">Bel BUFGCE[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[42]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce19"><a class="header" href="#bel-bufgce19">Bel BUFGCE[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[43]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce20"><a class="header" href="#bel-bufgce20">Bel BUFGCE[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[44]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce21"><a class="header" href="#bel-bufgce21">Bel BUFGCE[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[45]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce22"><a class="header" href="#bel-bufgce22">Bel BUFGCE[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce23"><a class="header" href="#bel-bufgce23">Bel BUFGCE[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[47]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl0"><a class="header" href="#bel-bufgctrl0">Bel BUFGCTRL[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCTRL[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[45]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl1"><a class="header" href="#bel-bufgctrl1">Bel BUFGCTRL[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCTRL[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl2"><a class="header" href="#bel-bufgctrl2">Bel BUFGCTRL[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCTRL[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[47]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl3"><a class="header" href="#bel-bufgctrl3">Bel BUFGCTRL[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCTRL[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[17]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl4"><a class="header" href="#bel-bufgctrl4">Bel BUFGCTRL[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCTRL[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl5"><a class="header" href="#bel-bufgctrl5">Bel BUFGCTRL[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCTRL[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[19]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl6"><a class="header" href="#bel-bufgctrl6">Bel BUFGCTRL[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCTRL[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl7"><a class="header" href="#bel-bufgctrl7">Bel BUFGCTRL[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCTRL[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div0"><a class="header" href="#bel-bufgce_div0">Bel BUFGCE_DIV[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE_DIV[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div1"><a class="header" href="#bel-bufgce_div1">Bel BUFGCE_DIV[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE_DIV[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div2"><a class="header" href="#bel-bufgce_div2">Bel BUFGCE_DIV[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE_DIV[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div3"><a class="header" href="#bel-bufgce_div3">Bel BUFGCE_DIV[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel BUFGCE_DIV[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll0"><a class="header" href="#bel-pll0">Bel PLL[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel PLL[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[11].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[12].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[12].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[9].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[9].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[8].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[8].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[8].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[7].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[12].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[11].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[11].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[11].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[10].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[10].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[10].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[9].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[13].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[13].OUT_TMIN[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[13].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[13].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[7].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[7].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[4].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[3].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[3].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[3].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[2].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[2].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[6].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[6].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[6].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[5].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[5].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[5].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[4].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[4].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll1"><a class="header" href="#bel-pll1">Bel PLL[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel PLL[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[25].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[26].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[26].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[23].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[23].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[22].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[22].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[22].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[21].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[26].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[25].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[25].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[25].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[24].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[24].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[24].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[23].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[27].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[27].OUT_TMIN[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[27].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[27].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[21].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[21].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[18].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[17].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[17].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[17].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[16].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[16].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[20].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[20].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[20].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[19].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[19].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[19].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[18].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[18].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-mmcm"><a class="header" href="#bel-mmcm">Bel MMCM</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel MMCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CDDCDONE</td><td>output</td><td>CELL[56].OUT_TMIN[0]</td></tr>

<tr><td>CDDCREQ</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>CLKFBSTOPPED</td><td>output</td><td>CELL[55].OUT_TMIN[0]</td></tr>

<tr><td>CLKINSEL</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>CLKINSTOPPED</td><td>output</td><td>CELL[55].OUT_TMIN[1]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[52].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[53].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[53].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[50].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[50].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[49].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[49].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[49].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[48].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[53].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[52].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[52].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[52].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[51].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[51].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[51].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[50].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[54].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[54].OUT_TMIN[0]</td></tr>

<tr><td>PSCLK</td><td>input</td><td>CELL[53].IMUX_CTRL[0]</td></tr>

<tr><td>PSDONE</td><td>output</td><td>CELL[55].OUT_TMIN[2]</td></tr>

<tr><td>PSEN</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PSINCDEC</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[54].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[54].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[48].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[48].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[45].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[44].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[44].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[44].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[43].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[43].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[47].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[47].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[47].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[46].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[46].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[46].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[45].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[45].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-cmt"><a class="header" href="#bel-cmt">Bel CMT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-vcc_cmt"><a class="header" href="#bel-vcc_cmt">Bel VCC_CMT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel VCC_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-abus_switch_cmt"><a class="header" href="#bel-abus_switch_cmt">Bel ABUS_SWITCH_CMT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel ABUS_SWITCH_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN28</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN29</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN30</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN31</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN24</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN25</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN26</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN27</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[0]</td><td>PLL[0].CLKOUTPHY_EN</td></tr>

<tr><td>CELL[2].OUT_TMIN[0]</td><td>PLL[0].TESTOUT14</td></tr>

<tr><td>CELL[2].OUT_TMIN[1]</td><td>PLL[0].TESTOUT15</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN20</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN21</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN22</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN23</td></tr>

<tr><td>CELL[3].OUT_TMIN[0]</td><td>PLL[0].TESTOUT11</td></tr>

<tr><td>CELL[3].OUT_TMIN[1]</td><td>PLL[0].TESTOUT12</td></tr>

<tr><td>CELL[3].OUT_TMIN[2]</td><td>PLL[0].TESTOUT13</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN16</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN17</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN18</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN19</td></tr>

<tr><td>CELL[4].OUT_TMIN[0]</td><td>PLL[0].TESTOUT8</td></tr>

<tr><td>CELL[4].OUT_TMIN[1]</td><td>PLL[0].TESTOUT9</td></tr>

<tr><td>CELL[4].OUT_TMIN[2]</td><td>PLL[0].TESTOUT10</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN12</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN13</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN14</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN15</td></tr>

<tr><td>CELL[5].OUT_TMIN[0]</td><td>PLL[0].TESTOUT5</td></tr>

<tr><td>CELL[5].OUT_TMIN[1]</td><td>PLL[0].TESTOUT6</td></tr>

<tr><td>CELL[5].OUT_TMIN[2]</td><td>PLL[0].TESTOUT7</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN8</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN9</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN10</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN11</td></tr>

<tr><td>CELL[6].OUT_TMIN[0]</td><td>PLL[0].TESTOUT2</td></tr>

<tr><td>CELL[6].OUT_TMIN[1]</td><td>PLL[0].TESTOUT3</td></tr>

<tr><td>CELL[6].OUT_TMIN[2]</td><td>PLL[0].TESTOUT4</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN4</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN5</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN6</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[0]</td><td>PLL[0].SCANMODEB</td></tr>

<tr><td>CELL[7].OUT_TMIN[0]</td><td>PLL[0].DOUT15</td></tr>

<tr><td>CELL[7].OUT_TMIN[1]</td><td>PLL[0].TESTOUT0</td></tr>

<tr><td>CELL[7].OUT_TMIN[2]</td><td>PLL[0].TESTOUT1</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN0</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN1</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN2</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN3</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[0]</td><td>PLL[0].SCANENB</td></tr>

<tr><td>CELL[8].OUT_TMIN[0]</td><td>PLL[0].DOUT12</td></tr>

<tr><td>CELL[8].OUT_TMIN[1]</td><td>PLL[0].DOUT13</td></tr>

<tr><td>CELL[8].OUT_TMIN[2]</td><td>PLL[0].DOUT14</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[0]</td><td>PLL[0].DADDR4</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[1]</td><td>PLL[0].DADDR5</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[2]</td><td>PLL[0].DADDR6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[0]</td><td>PLL[0].SCANIN</td></tr>

<tr><td>CELL[9].OUT_TMIN[0]</td><td>PLL[0].DOUT9</td></tr>

<tr><td>CELL[9].OUT_TMIN[1]</td><td>PLL[0].DOUT10</td></tr>

<tr><td>CELL[9].OUT_TMIN[2]</td><td>PLL[0].DOUT11</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[0]</td><td>PLL[0].DADDR0</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[1]</td><td>PLL[0].DADDR1</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[2]</td><td>PLL[0].DADDR2</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[3]</td><td>PLL[0].DADDR3</td></tr>

<tr><td>CELL[10].OUT_TMIN[0]</td><td>PLL[0].DOUT6</td></tr>

<tr><td>CELL[10].OUT_TMIN[1]</td><td>PLL[0].DOUT7</td></tr>

<tr><td>CELL[10].OUT_TMIN[2]</td><td>PLL[0].DOUT8</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[0]</td><td>PLL[0].DI12</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[1]</td><td>PLL[0].DI13</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[2]</td><td>PLL[0].DI14</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[3]</td><td>PLL[0].DI15</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[0]</td><td>PLL[0].DWE</td></tr>

<tr><td>CELL[11].OUT_TMIN[0]</td><td>PLL[0].DOUT3</td></tr>

<tr><td>CELL[11].OUT_TMIN[1]</td><td>PLL[0].DOUT4</td></tr>

<tr><td>CELL[11].OUT_TMIN[2]</td><td>PLL[0].DOUT5</td></tr>

<tr><td>CELL[11].IMUX_CTRL[0]</td><td>PLL[0].DCLK</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[0]</td><td>PLL[0].DI8</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[1]</td><td>PLL[0].DI9</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[2]</td><td>PLL[0].DI10</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[3]</td><td>PLL[0].DI11</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[0]</td><td>PLL[0].DEN</td></tr>

<tr><td>CELL[12].OUT_TMIN[0]</td><td>PLL[0].DOUT0</td></tr>

<tr><td>CELL[12].OUT_TMIN[1]</td><td>PLL[0].DOUT1</td></tr>

<tr><td>CELL[12].OUT_TMIN[2]</td><td>PLL[0].DOUT2</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[0]</td><td>PLL[0].DI4</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[1]</td><td>PLL[0].DI5</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[2]</td><td>PLL[0].DI6</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[3]</td><td>PLL[0].DI7</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[0]</td><td>PLL[0].PWRDWN</td></tr>

<tr><td>CELL[13].OUT_TMIN[0]</td><td>PLL[0].LOCKED</td></tr>

<tr><td>CELL[13].OUT_TMIN[1]</td><td>PLL[0].DRDY</td></tr>

<tr><td>CELL[13].OUT_TMIN[2]</td><td>PLL[0].SCANOUT</td></tr>

<tr><td>CELL[13].IMUX_CTRL[0]</td><td>PLL[0].SCANCLK</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[0]</td><td>PLL[0].DI0</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[1]</td><td>PLL[0].DI1</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[2]</td><td>PLL[0].DI2</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[3]</td><td>PLL[0].DI3</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[0]</td><td>PLL[0].RST</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN28</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN29</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN30</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN31</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN24</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN25</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN26</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN27</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[0]</td><td>PLL[1].CLKOUTPHY_EN</td></tr>

<tr><td>CELL[16].OUT_TMIN[0]</td><td>PLL[1].TESTOUT14</td></tr>

<tr><td>CELL[16].OUT_TMIN[1]</td><td>PLL[1].TESTOUT15</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN20</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN21</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN22</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN23</td></tr>

<tr><td>CELL[17].OUT_TMIN[0]</td><td>PLL[1].TESTOUT11</td></tr>

<tr><td>CELL[17].OUT_TMIN[1]</td><td>PLL[1].TESTOUT12</td></tr>

<tr><td>CELL[17].OUT_TMIN[2]</td><td>PLL[1].TESTOUT13</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN16</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN17</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN18</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN19</td></tr>

<tr><td>CELL[18].OUT_TMIN[0]</td><td>PLL[1].TESTOUT8</td></tr>

<tr><td>CELL[18].OUT_TMIN[1]</td><td>PLL[1].TESTOUT9</td></tr>

<tr><td>CELL[18].OUT_TMIN[2]</td><td>PLL[1].TESTOUT10</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN12</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN13</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN14</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN15</td></tr>

<tr><td>CELL[19].OUT_TMIN[0]</td><td>PLL[1].TESTOUT5</td></tr>

<tr><td>CELL[19].OUT_TMIN[1]</td><td>PLL[1].TESTOUT6</td></tr>

<tr><td>CELL[19].OUT_TMIN[2]</td><td>PLL[1].TESTOUT7</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN8</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN9</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN10</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN11</td></tr>

<tr><td>CELL[20].OUT_TMIN[0]</td><td>PLL[1].TESTOUT2</td></tr>

<tr><td>CELL[20].OUT_TMIN[1]</td><td>PLL[1].TESTOUT3</td></tr>

<tr><td>CELL[20].OUT_TMIN[2]</td><td>PLL[1].TESTOUT4</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN4</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN5</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN6</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[0]</td><td>PLL[1].SCANMODEB</td></tr>

<tr><td>CELL[21].OUT_TMIN[0]</td><td>PLL[1].DOUT15</td></tr>

<tr><td>CELL[21].OUT_TMIN[1]</td><td>PLL[1].TESTOUT0</td></tr>

<tr><td>CELL[21].OUT_TMIN[2]</td><td>PLL[1].TESTOUT1</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN0</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN1</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN2</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN3</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[0]</td><td>PLL[1].SCANENB</td></tr>

<tr><td>CELL[22].OUT_TMIN[0]</td><td>PLL[1].DOUT12</td></tr>

<tr><td>CELL[22].OUT_TMIN[1]</td><td>PLL[1].DOUT13</td></tr>

<tr><td>CELL[22].OUT_TMIN[2]</td><td>PLL[1].DOUT14</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[0]</td><td>PLL[1].DADDR4</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[1]</td><td>PLL[1].DADDR5</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[2]</td><td>PLL[1].DADDR6</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[0]</td><td>PLL[1].SCANIN</td></tr>

<tr><td>CELL[23].OUT_TMIN[0]</td><td>PLL[1].DOUT9</td></tr>

<tr><td>CELL[23].OUT_TMIN[1]</td><td>PLL[1].DOUT10</td></tr>

<tr><td>CELL[23].OUT_TMIN[2]</td><td>PLL[1].DOUT11</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[0]</td><td>PLL[1].DADDR0</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[1]</td><td>PLL[1].DADDR1</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[2]</td><td>PLL[1].DADDR2</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[3]</td><td>PLL[1].DADDR3</td></tr>

<tr><td>CELL[24].OUT_TMIN[0]</td><td>PLL[1].DOUT6</td></tr>

<tr><td>CELL[24].OUT_TMIN[1]</td><td>PLL[1].DOUT7</td></tr>

<tr><td>CELL[24].OUT_TMIN[2]</td><td>PLL[1].DOUT8</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[0]</td><td>PLL[1].DI12</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[1]</td><td>PLL[1].DI13</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[2]</td><td>PLL[1].DI14</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[3]</td><td>PLL[1].DI15</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[0]</td><td>PLL[1].DWE</td></tr>

<tr><td>CELL[25].OUT_TMIN[0]</td><td>PLL[1].DOUT3</td></tr>

<tr><td>CELL[25].OUT_TMIN[1]</td><td>PLL[1].DOUT4</td></tr>

<tr><td>CELL[25].OUT_TMIN[2]</td><td>PLL[1].DOUT5</td></tr>

<tr><td>CELL[25].IMUX_CTRL[0]</td><td>PLL[1].DCLK</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[0]</td><td>PLL[1].DI8</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[1]</td><td>PLL[1].DI9</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[2]</td><td>PLL[1].DI10</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[3]</td><td>PLL[1].DI11</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[0]</td><td>PLL[1].DEN</td></tr>

<tr><td>CELL[26].OUT_TMIN[0]</td><td>PLL[1].DOUT0</td></tr>

<tr><td>CELL[26].OUT_TMIN[1]</td><td>PLL[1].DOUT1</td></tr>

<tr><td>CELL[26].OUT_TMIN[2]</td><td>PLL[1].DOUT2</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[0]</td><td>PLL[1].DI4</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[1]</td><td>PLL[1].DI5</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[2]</td><td>PLL[1].DI6</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[3]</td><td>PLL[1].DI7</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[0]</td><td>PLL[1].PWRDWN</td></tr>

<tr><td>CELL[27].OUT_TMIN[0]</td><td>PLL[1].LOCKED</td></tr>

<tr><td>CELL[27].OUT_TMIN[1]</td><td>PLL[1].DRDY</td></tr>

<tr><td>CELL[27].OUT_TMIN[2]</td><td>PLL[1].SCANOUT</td></tr>

<tr><td>CELL[27].IMUX_CTRL[0]</td><td>PLL[1].SCANCLK</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[0]</td><td>PLL[1].DI0</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[1]</td><td>PLL[1].DI1</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[2]</td><td>PLL[1].DI2</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[3]</td><td>PLL[1].DI3</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[0]</td><td>PLL[1].RST</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[0].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[17]</td><td>BUFCE_ROW_CMT[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[18]</td><td>BUFCE_ROW_CMT[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[19]</td><td>BUFCE_ROW_CMT[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[20]</td><td>BUFCE_ROW_CMT[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[21]</td><td>BUFCE_ROW_CMT[4].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[22]</td><td>BUFCE_ROW_CMT[5].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[23]</td><td>BUFCE_ROW_CMT[6].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[24]</td><td>BUFCE_ROW_CMT[7].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[25]</td><td>BUFCE_ROW_CMT[8].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[26]</td><td>BUFCE_ROW_CMT[9].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[27]</td><td>BUFCE_ROW_CMT[10].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[28]</td><td>BUFCE_ROW_CMT[11].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[29]</td><td>BUFCE_ROW_CMT[12].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[30]</td><td>BUFCE_ROW_CMT[13].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[31]</td><td>BUFCE_ROW_CMT[14].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[32]</td><td>BUFCE_ROW_CMT[15].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[33]</td><td>BUFCE_ROW_CMT[16].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[34]</td><td>BUFCE_ROW_CMT[17].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[35]</td><td>BUFCE_ROW_CMT[18].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[36]</td><td>BUFCE_ROW_CMT[19].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[37]</td><td>BUFCE_ROW_CMT[20].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[38]</td><td>BUFCE_ROW_CMT[21].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[39]</td><td>BUFCE_ROW_CMT[22].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[40]</td><td>BUFCE_ROW_CMT[23].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[41]</td><td>BUFGCE_DIV[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[42]</td><td>BUFGCE_DIV[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[43]</td><td>BUFGCE_DIV[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[44]</td><td>BUFGCE_DIV[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[45]</td><td>BUFGCTRL[0].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[46]</td><td>BUFGCTRL[1].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[47]</td><td>BUFGCTRL[2].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[1].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[17]</td><td>BUFGCTRL[3].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[18]</td><td>BUFGCTRL[4].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[19]</td><td>BUFGCTRL[5].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[20]</td><td>BUFGCTRL[6].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[21]</td><td>BUFGCTRL[7].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[22]</td><td>BUFGCTRL[0].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[23]</td><td>BUFGCTRL[1].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[24]</td><td>BUFGCTRL[2].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[25]</td><td>BUFGCTRL[3].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[26]</td><td>BUFGCTRL[4].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[27]</td><td>BUFGCTRL[5].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[28]</td><td>BUFGCTRL[6].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[29]</td><td>BUFGCTRL[7].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[30]</td><td>BUFGCTRL[0].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[31]</td><td>BUFGCTRL[1].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[32]</td><td>BUFGCTRL[2].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[33]</td><td>BUFGCTRL[3].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[34]</td><td>BUFGCTRL[4].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[35]</td><td>BUFGCTRL[5].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[36]</td><td>BUFGCTRL[6].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[37]</td><td>BUFGCTRL[7].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[38]</td><td>BUFGCTRL[0].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[39]</td><td>BUFGCTRL[1].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[40]</td><td>BUFGCTRL[2].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[41]</td><td>BUFGCTRL[3].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[42]</td><td>BUFGCTRL[4].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[43]</td><td>BUFGCTRL[5].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[44]</td><td>BUFGCTRL[6].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[45]</td><td>BUFGCTRL[7].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[46]</td><td>BUFGCTRL[0].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[47]</td><td>BUFGCTRL[1].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[2].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[17]</td><td>BUFGCTRL[2].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[18]</td><td>BUFGCTRL[3].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[19]</td><td>BUFGCTRL[4].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[20]</td><td>BUFGCTRL[5].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[21]</td><td>BUFGCTRL[6].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[22]</td><td>BUFGCTRL[7].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[23]</td><td>BUFGCTRL[0].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[24]</td><td>BUFGCTRL[1].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[25]</td><td>BUFGCTRL[2].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[26]</td><td>BUFGCTRL[3].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[27]</td><td>BUFGCTRL[4].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[28]</td><td>BUFGCTRL[5].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[29]</td><td>BUFGCTRL[6].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[30]</td><td>BUFGCTRL[7].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[31]</td><td>BUFGCE[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[32]</td><td>BUFGCE[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[33]</td><td>BUFGCE[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[34]</td><td>BUFGCE[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[35]</td><td>BUFGCE[4].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[36]</td><td>BUFGCE[5].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[37]</td><td>BUFGCE[6].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[38]</td><td>BUFGCE[7].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[39]</td><td>BUFGCE[8].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[40]</td><td>BUFGCE[9].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[41]</td><td>BUFGCE[10].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[42]</td><td>BUFGCE[11].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[43]</td><td>BUFGCE[12].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[44]</td><td>BUFGCE[13].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[45]</td><td>BUFGCE[14].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[46]</td><td>BUFGCE[15].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[47]</td><td>BUFGCE[16].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_RCLK[16]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST0, BUFCE_ROW_CMT[1].OPT_DELAY_TEST0, BUFCE_ROW_CMT[2].OPT_DELAY_TEST0, BUFCE_ROW_CMT[6].OPT_DELAY_TEST0, BUFCE_ROW_CMT[7].OPT_DELAY_TEST0, BUFCE_ROW_CMT[8].OPT_DELAY_TEST0, BUFCE_ROW_CMT[12].OPT_DELAY_TEST0, BUFCE_ROW_CMT[13].OPT_DELAY_TEST0, BUFCE_ROW_CMT[14].OPT_DELAY_TEST0, BUFCE_ROW_CMT[18].OPT_DELAY_TEST0, BUFCE_ROW_CMT[19].OPT_DELAY_TEST0, BUFCE_ROW_CMT[20].OPT_DELAY_TEST0</td></tr>

<tr><td>CELL[30].IMUX_RCLK[17]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST0, BUFCE_ROW_CMT[4].OPT_DELAY_TEST0, BUFCE_ROW_CMT[5].OPT_DELAY_TEST0, BUFCE_ROW_CMT[9].OPT_DELAY_TEST0, BUFCE_ROW_CMT[10].OPT_DELAY_TEST0, BUFCE_ROW_CMT[11].OPT_DELAY_TEST0, BUFCE_ROW_CMT[15].OPT_DELAY_TEST0, BUFCE_ROW_CMT[16].OPT_DELAY_TEST0, BUFCE_ROW_CMT[17].OPT_DELAY_TEST0, BUFCE_ROW_CMT[21].OPT_DELAY_TEST0, BUFCE_ROW_CMT[22].OPT_DELAY_TEST0, BUFCE_ROW_CMT[23].OPT_DELAY_TEST0</td></tr>

<tr><td>CELL[30].IMUX_RCLK[18]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST1, BUFCE_ROW_CMT[1].OPT_DELAY_TEST1, BUFCE_ROW_CMT[2].OPT_DELAY_TEST1, BUFCE_ROW_CMT[6].OPT_DELAY_TEST1, BUFCE_ROW_CMT[7].OPT_DELAY_TEST1, BUFCE_ROW_CMT[8].OPT_DELAY_TEST1, BUFCE_ROW_CMT[12].OPT_DELAY_TEST1, BUFCE_ROW_CMT[13].OPT_DELAY_TEST1, BUFCE_ROW_CMT[14].OPT_DELAY_TEST1, BUFCE_ROW_CMT[18].OPT_DELAY_TEST1, BUFCE_ROW_CMT[19].OPT_DELAY_TEST1, BUFCE_ROW_CMT[20].OPT_DELAY_TEST1</td></tr>

<tr><td>CELL[30].IMUX_RCLK[19]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST1, BUFCE_ROW_CMT[4].OPT_DELAY_TEST1, BUFCE_ROW_CMT[5].OPT_DELAY_TEST1, BUFCE_ROW_CMT[9].OPT_DELAY_TEST1, BUFCE_ROW_CMT[10].OPT_DELAY_TEST1, BUFCE_ROW_CMT[11].OPT_DELAY_TEST1, BUFCE_ROW_CMT[15].OPT_DELAY_TEST1, BUFCE_ROW_CMT[16].OPT_DELAY_TEST1, BUFCE_ROW_CMT[17].OPT_DELAY_TEST1, BUFCE_ROW_CMT[21].OPT_DELAY_TEST1, BUFCE_ROW_CMT[22].OPT_DELAY_TEST1, BUFCE_ROW_CMT[23].OPT_DELAY_TEST1</td></tr>

<tr><td>CELL[30].IMUX_RCLK[20]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST2, BUFCE_ROW_CMT[1].OPT_DELAY_TEST2, BUFCE_ROW_CMT[2].OPT_DELAY_TEST2, BUFCE_ROW_CMT[6].OPT_DELAY_TEST2, BUFCE_ROW_CMT[7].OPT_DELAY_TEST2, BUFCE_ROW_CMT[8].OPT_DELAY_TEST2, BUFCE_ROW_CMT[12].OPT_DELAY_TEST2, BUFCE_ROW_CMT[13].OPT_DELAY_TEST2, BUFCE_ROW_CMT[14].OPT_DELAY_TEST2, BUFCE_ROW_CMT[18].OPT_DELAY_TEST2, BUFCE_ROW_CMT[19].OPT_DELAY_TEST2, BUFCE_ROW_CMT[20].OPT_DELAY_TEST2</td></tr>

<tr><td>CELL[30].IMUX_RCLK[21]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST2, BUFCE_ROW_CMT[4].OPT_DELAY_TEST2, BUFCE_ROW_CMT[5].OPT_DELAY_TEST2, BUFCE_ROW_CMT[9].OPT_DELAY_TEST2, BUFCE_ROW_CMT[10].OPT_DELAY_TEST2, BUFCE_ROW_CMT[11].OPT_DELAY_TEST2, BUFCE_ROW_CMT[15].OPT_DELAY_TEST2, BUFCE_ROW_CMT[16].OPT_DELAY_TEST2, BUFCE_ROW_CMT[17].OPT_DELAY_TEST2, BUFCE_ROW_CMT[21].OPT_DELAY_TEST2, BUFCE_ROW_CMT[22].OPT_DELAY_TEST2, BUFCE_ROW_CMT[23].OPT_DELAY_TEST2</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[3].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[17]</td><td>BUFGCE[17].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[18]</td><td>BUFGCE[18].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[19]</td><td>BUFGCE[19].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[20]</td><td>BUFGCE[20].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[21]</td><td>BUFGCE[21].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[22]</td><td>BUFGCE[22].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[23]</td><td>BUFGCE[23].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[24]</td><td>BUFGCE[0].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[25]</td><td>BUFGCE[1].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[26]</td><td>BUFGCE[2].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[27]</td><td>BUFGCE[3].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[28]</td><td>BUFGCE[4].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[29]</td><td>BUFGCE[5].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[30]</td><td>BUFGCE[6].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[31]</td><td>BUFGCE[7].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[32]</td><td>BUFGCE[8].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[33]</td><td>BUFGCE[9].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[34]</td><td>BUFGCE[10].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[35]</td><td>BUFGCE[11].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[36]</td><td>BUFGCE[12].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[37]</td><td>BUFGCE[13].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[38]</td><td>BUFGCE[14].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[39]</td><td>BUFGCE[15].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[40]</td><td>BUFGCE[16].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[41]</td><td>BUFGCE[17].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[42]</td><td>BUFGCE[18].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[43]</td><td>BUFGCE[19].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[44]</td><td>BUFGCE[20].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[45]</td><td>BUFGCE[21].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[46]</td><td>BUFGCE[22].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[47]</td><td>BUFGCE[23].CLK_IN_CKINT</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[0]</td><td>ABUS_SWITCH_CMT.TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN28</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN29</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN30</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN31</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[0]</td><td>MMCM.CLKINSEL</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN24</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN25</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN26</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN27</td></tr>

<tr><td>CELL[43].OUT_TMIN[0]</td><td>MMCM.TESTOUT14</td></tr>

<tr><td>CELL[43].OUT_TMIN[1]</td><td>MMCM.TESTOUT15</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN20</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN21</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN22</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN23</td></tr>

<tr><td>CELL[44].OUT_TMIN[0]</td><td>MMCM.TESTOUT11</td></tr>

<tr><td>CELL[44].OUT_TMIN[1]</td><td>MMCM.TESTOUT12</td></tr>

<tr><td>CELL[44].OUT_TMIN[2]</td><td>MMCM.TESTOUT13</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN16</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN17</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN18</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN19</td></tr>

<tr><td>CELL[45].OUT_TMIN[0]</td><td>MMCM.TESTOUT8</td></tr>

<tr><td>CELL[45].OUT_TMIN[1]</td><td>MMCM.TESTOUT9</td></tr>

<tr><td>CELL[45].OUT_TMIN[2]</td><td>MMCM.TESTOUT10</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN12</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN13</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN14</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN15</td></tr>

<tr><td>CELL[46].OUT_TMIN[0]</td><td>MMCM.TESTOUT5</td></tr>

<tr><td>CELL[46].OUT_TMIN[1]</td><td>MMCM.TESTOUT6</td></tr>

<tr><td>CELL[46].OUT_TMIN[2]</td><td>MMCM.TESTOUT7</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN8</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN9</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN10</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN11</td></tr>

<tr><td>CELL[47].OUT_TMIN[0]</td><td>MMCM.TESTOUT2</td></tr>

<tr><td>CELL[47].OUT_TMIN[1]</td><td>MMCM.TESTOUT3</td></tr>

<tr><td>CELL[47].OUT_TMIN[2]</td><td>MMCM.TESTOUT4</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN4</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN5</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN6</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN7</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANMODEB</td></tr>

<tr><td>CELL[48].OUT_TMIN[0]</td><td>MMCM.DOUT15</td></tr>

<tr><td>CELL[48].OUT_TMIN[1]</td><td>MMCM.TESTOUT0</td></tr>

<tr><td>CELL[48].OUT_TMIN[2]</td><td>MMCM.TESTOUT1</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN0</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN1</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN2</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN3</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANENB</td></tr>

<tr><td>CELL[49].OUT_TMIN[0]</td><td>MMCM.DOUT12</td></tr>

<tr><td>CELL[49].OUT_TMIN[1]</td><td>MMCM.DOUT13</td></tr>

<tr><td>CELL[49].OUT_TMIN[2]</td><td>MMCM.DOUT14</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[0]</td><td>MMCM.DADDR4</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[1]</td><td>MMCM.DADDR5</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[2]</td><td>MMCM.DADDR6</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANIN</td></tr>

<tr><td>CELL[50].OUT_TMIN[0]</td><td>MMCM.DOUT9</td></tr>

<tr><td>CELL[50].OUT_TMIN[1]</td><td>MMCM.DOUT10</td></tr>

<tr><td>CELL[50].OUT_TMIN[2]</td><td>MMCM.DOUT11</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[0]</td><td>MMCM.DADDR0</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[1]</td><td>MMCM.DADDR1</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[2]</td><td>MMCM.DADDR2</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[3]</td><td>MMCM.DADDR3</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[0]</td><td>MMCM.CDDCREQ</td></tr>

<tr><td>CELL[51].OUT_TMIN[0]</td><td>MMCM.DOUT6</td></tr>

<tr><td>CELL[51].OUT_TMIN[1]</td><td>MMCM.DOUT7</td></tr>

<tr><td>CELL[51].OUT_TMIN[2]</td><td>MMCM.DOUT8</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[0]</td><td>MMCM.DI12</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[1]</td><td>MMCM.DI13</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[2]</td><td>MMCM.DI14</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[3]</td><td>MMCM.DI15</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[0]</td><td>MMCM.DWE</td></tr>

<tr><td>CELL[52].OUT_TMIN[0]</td><td>MMCM.DOUT3</td></tr>

<tr><td>CELL[52].OUT_TMIN[1]</td><td>MMCM.DOUT4</td></tr>

<tr><td>CELL[52].OUT_TMIN[2]</td><td>MMCM.DOUT5</td></tr>

<tr><td>CELL[52].IMUX_CTRL[0]</td><td>MMCM.DCLK</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[0]</td><td>MMCM.DI8</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[1]</td><td>MMCM.DI9</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[2]</td><td>MMCM.DI10</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[3]</td><td>MMCM.DI11</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[0]</td><td>MMCM.DEN</td></tr>

<tr><td>CELL[53].OUT_TMIN[0]</td><td>MMCM.DOUT0</td></tr>

<tr><td>CELL[53].OUT_TMIN[1]</td><td>MMCM.DOUT1</td></tr>

<tr><td>CELL[53].OUT_TMIN[2]</td><td>MMCM.DOUT2</td></tr>

<tr><td>CELL[53].IMUX_CTRL[0]</td><td>MMCM.PSCLK</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[0]</td><td>MMCM.DI4</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[1]</td><td>MMCM.DI5</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[2]</td><td>MMCM.DI6</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[3]</td><td>MMCM.DI7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[0]</td><td>MMCM.PWRDWN</td></tr>

<tr><td>CELL[54].OUT_TMIN[0]</td><td>MMCM.LOCKED</td></tr>

<tr><td>CELL[54].OUT_TMIN[1]</td><td>MMCM.DRDY</td></tr>

<tr><td>CELL[54].OUT_TMIN[2]</td><td>MMCM.SCANOUT</td></tr>

<tr><td>CELL[54].IMUX_CTRL[0]</td><td>MMCM.SCANCLK</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[0]</td><td>MMCM.DI0</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[1]</td><td>MMCM.DI1</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[2]</td><td>MMCM.DI2</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[3]</td><td>MMCM.DI3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[0]</td><td>MMCM.RST</td></tr>

<tr><td>CELL[55].OUT_TMIN[0]</td><td>MMCM.CLKFBSTOPPED</td></tr>

<tr><td>CELL[55].OUT_TMIN[1]</td><td>MMCM.CLKINSTOPPED</td></tr>

<tr><td>CELL[55].OUT_TMIN[2]</td><td>MMCM.PSDONE</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[0]</td><td>MMCM.PSINCDEC</td></tr>

<tr><td>CELL[56].OUT_TMIN[0]</td><td>MMCM.CDDCDONE</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[0]</td><td>MMCM.PSEN</td></tr>

</tbody>

</table>
</div>

<h2 id="tile-cmt_hbm"><a class="header" href="#tile-cmt_hbm">Tile CMT_HBM</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufce_row_cmt0-1"><a class="header" href="#bel-bufce_row_cmt0-1">Bel BUFCE_ROW_CMT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt1-1"><a class="header" href="#bel-bufce_row_cmt1-1">Bel BUFCE_ROW_CMT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt2-1"><a class="header" href="#bel-bufce_row_cmt2-1">Bel BUFCE_ROW_CMT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt3-1"><a class="header" href="#bel-bufce_row_cmt3-1">Bel BUFCE_ROW_CMT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt4-1"><a class="header" href="#bel-bufce_row_cmt4-1">Bel BUFCE_ROW_CMT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt5-1"><a class="header" href="#bel-bufce_row_cmt5-1">Bel BUFCE_ROW_CMT[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt6-1"><a class="header" href="#bel-bufce_row_cmt6-1">Bel BUFCE_ROW_CMT[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt7-1"><a class="header" href="#bel-bufce_row_cmt7-1">Bel BUFCE_ROW_CMT[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt8-1"><a class="header" href="#bel-bufce_row_cmt8-1">Bel BUFCE_ROW_CMT[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt9-1"><a class="header" href="#bel-bufce_row_cmt9-1">Bel BUFCE_ROW_CMT[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt10-1"><a class="header" href="#bel-bufce_row_cmt10-1">Bel BUFCE_ROW_CMT[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt11-1"><a class="header" href="#bel-bufce_row_cmt11-1">Bel BUFCE_ROW_CMT[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt12-1"><a class="header" href="#bel-bufce_row_cmt12-1">Bel BUFCE_ROW_CMT[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt13-1"><a class="header" href="#bel-bufce_row_cmt13-1">Bel BUFCE_ROW_CMT[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt14-1"><a class="header" href="#bel-bufce_row_cmt14-1">Bel BUFCE_ROW_CMT[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt15-1"><a class="header" href="#bel-bufce_row_cmt15-1">Bel BUFCE_ROW_CMT[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt16-1"><a class="header" href="#bel-bufce_row_cmt16-1">Bel BUFCE_ROW_CMT[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt17-1"><a class="header" href="#bel-bufce_row_cmt17-1">Bel BUFCE_ROW_CMT[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt18-1"><a class="header" href="#bel-bufce_row_cmt18-1">Bel BUFCE_ROW_CMT[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt19-1"><a class="header" href="#bel-bufce_row_cmt19-1">Bel BUFCE_ROW_CMT[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt20-1"><a class="header" href="#bel-bufce_row_cmt20-1">Bel BUFCE_ROW_CMT[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt21-1"><a class="header" href="#bel-bufce_row_cmt21-1">Bel BUFCE_ROW_CMT[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt22-1"><a class="header" href="#bel-bufce_row_cmt22-1">Bel BUFCE_ROW_CMT[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt23-1"><a class="header" href="#bel-bufce_row_cmt23-1">Bel BUFCE_ROW_CMT[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFCE_ROW_CMT[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt0-1"><a class="header" href="#bel-gclk_test_buf_cmt0-1">Bel GCLK_TEST_BUF_CMT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt1-1"><a class="header" href="#bel-gclk_test_buf_cmt1-1">Bel GCLK_TEST_BUF_CMT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt2-1"><a class="header" href="#bel-gclk_test_buf_cmt2-1">Bel GCLK_TEST_BUF_CMT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt3-1"><a class="header" href="#bel-gclk_test_buf_cmt3-1">Bel GCLK_TEST_BUF_CMT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt4-1"><a class="header" href="#bel-gclk_test_buf_cmt4-1">Bel GCLK_TEST_BUF_CMT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt5-1"><a class="header" href="#bel-gclk_test_buf_cmt5-1">Bel GCLK_TEST_BUF_CMT[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt6-1"><a class="header" href="#bel-gclk_test_buf_cmt6-1">Bel GCLK_TEST_BUF_CMT[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt7-1"><a class="header" href="#bel-gclk_test_buf_cmt7-1">Bel GCLK_TEST_BUF_CMT[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt8-1"><a class="header" href="#bel-gclk_test_buf_cmt8-1">Bel GCLK_TEST_BUF_CMT[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt9-1"><a class="header" href="#bel-gclk_test_buf_cmt9-1">Bel GCLK_TEST_BUF_CMT[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt10-1"><a class="header" href="#bel-gclk_test_buf_cmt10-1">Bel GCLK_TEST_BUF_CMT[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt11-1"><a class="header" href="#bel-gclk_test_buf_cmt11-1">Bel GCLK_TEST_BUF_CMT[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt12-1"><a class="header" href="#bel-gclk_test_buf_cmt12-1">Bel GCLK_TEST_BUF_CMT[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt13-1"><a class="header" href="#bel-gclk_test_buf_cmt13-1">Bel GCLK_TEST_BUF_CMT[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt14-1"><a class="header" href="#bel-gclk_test_buf_cmt14-1">Bel GCLK_TEST_BUF_CMT[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt15-1"><a class="header" href="#bel-gclk_test_buf_cmt15-1">Bel GCLK_TEST_BUF_CMT[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt16-1"><a class="header" href="#bel-gclk_test_buf_cmt16-1">Bel GCLK_TEST_BUF_CMT[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt17-1"><a class="header" href="#bel-gclk_test_buf_cmt17-1">Bel GCLK_TEST_BUF_CMT[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt18-1"><a class="header" href="#bel-gclk_test_buf_cmt18-1">Bel GCLK_TEST_BUF_CMT[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt19-1"><a class="header" href="#bel-gclk_test_buf_cmt19-1">Bel GCLK_TEST_BUF_CMT[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt20-1"><a class="header" href="#bel-gclk_test_buf_cmt20-1">Bel GCLK_TEST_BUF_CMT[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt21-1"><a class="header" href="#bel-gclk_test_buf_cmt21-1">Bel GCLK_TEST_BUF_CMT[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt22-1"><a class="header" href="#bel-gclk_test_buf_cmt22-1">Bel GCLK_TEST_BUF_CMT[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt23-1"><a class="header" href="#bel-gclk_test_buf_cmt23-1">Bel GCLK_TEST_BUF_CMT[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel GCLK_TEST_BUF_CMT[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufgce0-1"><a class="header" href="#bel-bufgce0-1">Bel BUFGCE[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[24]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce1-1"><a class="header" href="#bel-bufgce1-1">Bel BUFGCE[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[25]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce2-1"><a class="header" href="#bel-bufgce2-1">Bel BUFGCE[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[26]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce3-1"><a class="header" href="#bel-bufgce3-1">Bel BUFGCE[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[27]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce4-1"><a class="header" href="#bel-bufgce4-1">Bel BUFGCE[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[28]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce5-1"><a class="header" href="#bel-bufgce5-1">Bel BUFGCE[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[29]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce6-1"><a class="header" href="#bel-bufgce6-1">Bel BUFGCE[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[30]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce7-1"><a class="header" href="#bel-bufgce7-1">Bel BUFGCE[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[31]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce8-1"><a class="header" href="#bel-bufgce8-1">Bel BUFGCE[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[32]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce9-1"><a class="header" href="#bel-bufgce9-1">Bel BUFGCE[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[33]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce10-1"><a class="header" href="#bel-bufgce10-1">Bel BUFGCE[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[34]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce11-1"><a class="header" href="#bel-bufgce11-1">Bel BUFGCE[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[35]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce12-1"><a class="header" href="#bel-bufgce12-1">Bel BUFGCE[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[36]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce13-1"><a class="header" href="#bel-bufgce13-1">Bel BUFGCE[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[37]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce14-1"><a class="header" href="#bel-bufgce14-1">Bel BUFGCE[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[38]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce15-1"><a class="header" href="#bel-bufgce15-1">Bel BUFGCE[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[39]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce16-1"><a class="header" href="#bel-bufgce16-1">Bel BUFGCE[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[40]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce17-1"><a class="header" href="#bel-bufgce17-1">Bel BUFGCE[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[41]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce18-1"><a class="header" href="#bel-bufgce18-1">Bel BUFGCE[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[42]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce19-1"><a class="header" href="#bel-bufgce19-1">Bel BUFGCE[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[43]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce20-1"><a class="header" href="#bel-bufgce20-1">Bel BUFGCE[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[44]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce21-1"><a class="header" href="#bel-bufgce21-1">Bel BUFGCE[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[45]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce22-1"><a class="header" href="#bel-bufgce22-1">Bel BUFGCE[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce23-1"><a class="header" href="#bel-bufgce23-1">Bel BUFGCE[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[47]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl0-1"><a class="header" href="#bel-bufgctrl0-1">Bel BUFGCTRL[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[45]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl1-1"><a class="header" href="#bel-bufgctrl1-1">Bel BUFGCTRL[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl2-1"><a class="header" href="#bel-bufgctrl2-1">Bel BUFGCTRL[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[47]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl3-1"><a class="header" href="#bel-bufgctrl3-1">Bel BUFGCTRL[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[17]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl4-1"><a class="header" href="#bel-bufgctrl4-1">Bel BUFGCTRL[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl5-1"><a class="header" href="#bel-bufgctrl5-1">Bel BUFGCTRL[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[19]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl6-1"><a class="header" href="#bel-bufgctrl6-1">Bel BUFGCTRL[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl7-1"><a class="header" href="#bel-bufgctrl7-1">Bel BUFGCTRL[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCTRL[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div0-1"><a class="header" href="#bel-bufgce_div0-1">Bel BUFGCE_DIV[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE_DIV[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div1-1"><a class="header" href="#bel-bufgce_div1-1">Bel BUFGCE_DIV[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE_DIV[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div2-1"><a class="header" href="#bel-bufgce_div2-1">Bel BUFGCE_DIV[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE_DIV[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div3-1"><a class="header" href="#bel-bufgce_div3-1">Bel BUFGCE_DIV[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel BUFGCE_DIV[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll0-1"><a class="header" href="#bel-pll0-1">Bel PLL[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel PLL[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[11].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[12].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[12].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[9].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[9].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[8].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[8].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[8].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[7].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[12].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[11].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[11].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[11].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[10].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[10].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[10].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[9].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[13].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[13].OUT_TMIN[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[13].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[13].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[7].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[7].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[4].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[3].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[3].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[3].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[2].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[2].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[6].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[6].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[6].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[5].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[5].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[5].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[4].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[4].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll1-1"><a class="header" href="#bel-pll1-1">Bel PLL[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel PLL[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[25].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[26].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[26].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[23].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[23].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[22].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[22].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[22].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[21].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[26].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[25].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[25].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[25].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[24].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[24].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[24].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[23].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[27].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[27].OUT_TMIN[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[27].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[27].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[21].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[21].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[18].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[17].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[17].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[17].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[16].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[16].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[20].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[20].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[20].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[19].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[19].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[19].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[18].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[18].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-mmcm-1"><a class="header" href="#bel-mmcm-1">Bel MMCM</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel MMCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CDDCDONE</td><td>output</td><td>CELL[56].OUT_TMIN[0]</td></tr>

<tr><td>CDDCREQ</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>CLKFBSTOPPED</td><td>output</td><td>CELL[55].OUT_TMIN[0]</td></tr>

<tr><td>CLKINSEL</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>CLKINSTOPPED</td><td>output</td><td>CELL[55].OUT_TMIN[1]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[52].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[53].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[53].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[50].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[50].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[49].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[49].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[49].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[48].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[53].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[52].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[52].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[52].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[51].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[51].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[51].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[50].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[54].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[54].OUT_TMIN[0]</td></tr>

<tr><td>PSCLK</td><td>input</td><td>CELL[53].IMUX_CTRL[0]</td></tr>

<tr><td>PSDONE</td><td>output</td><td>CELL[55].OUT_TMIN[2]</td></tr>

<tr><td>PSEN</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PSINCDEC</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[54].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[54].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[48].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[48].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[45].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[44].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[44].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[44].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[43].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[43].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[47].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[47].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[47].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[46].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[46].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[46].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[45].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[45].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-cmt-1"><a class="header" href="#bel-cmt-1">Bel CMT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-vcc_cmt-1"><a class="header" href="#bel-vcc_cmt-1">Bel VCC_CMT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel VCC_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-abus_switch_cmt-1"><a class="header" href="#bel-abus_switch_cmt-1">Bel ABUS_SWITCH_CMT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel ABUS_SWITCH_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-hbm_ref_clk0"><a class="header" href="#bel-hbm_ref_clk0">Bel HBM_REF_CLK[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel HBM_REF_CLK[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-hbm_ref_clk1"><a class="header" href="#bel-hbm_ref_clk1">Bel HBM_REF_CLK[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel HBM_REF_CLK[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMT_HBM bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN28</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN29</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN30</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN31</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN24</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN25</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN26</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN27</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[0]</td><td>PLL[0].CLKOUTPHY_EN</td></tr>

<tr><td>CELL[2].OUT_TMIN[0]</td><td>PLL[0].TESTOUT14</td></tr>

<tr><td>CELL[2].OUT_TMIN[1]</td><td>PLL[0].TESTOUT15</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN20</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN21</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN22</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN23</td></tr>

<tr><td>CELL[3].OUT_TMIN[0]</td><td>PLL[0].TESTOUT11</td></tr>

<tr><td>CELL[3].OUT_TMIN[1]</td><td>PLL[0].TESTOUT12</td></tr>

<tr><td>CELL[3].OUT_TMIN[2]</td><td>PLL[0].TESTOUT13</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN16</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN17</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN18</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN19</td></tr>

<tr><td>CELL[4].OUT_TMIN[0]</td><td>PLL[0].TESTOUT8</td></tr>

<tr><td>CELL[4].OUT_TMIN[1]</td><td>PLL[0].TESTOUT9</td></tr>

<tr><td>CELL[4].OUT_TMIN[2]</td><td>PLL[0].TESTOUT10</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN12</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN13</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN14</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN15</td></tr>

<tr><td>CELL[5].OUT_TMIN[0]</td><td>PLL[0].TESTOUT5</td></tr>

<tr><td>CELL[5].OUT_TMIN[1]</td><td>PLL[0].TESTOUT6</td></tr>

<tr><td>CELL[5].OUT_TMIN[2]</td><td>PLL[0].TESTOUT7</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN8</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN9</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN10</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN11</td></tr>

<tr><td>CELL[6].OUT_TMIN[0]</td><td>PLL[0].TESTOUT2</td></tr>

<tr><td>CELL[6].OUT_TMIN[1]</td><td>PLL[0].TESTOUT3</td></tr>

<tr><td>CELL[6].OUT_TMIN[2]</td><td>PLL[0].TESTOUT4</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN4</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN5</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN6</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[0]</td><td>PLL[0].SCANMODEB</td></tr>

<tr><td>CELL[7].OUT_TMIN[0]</td><td>PLL[0].DOUT15</td></tr>

<tr><td>CELL[7].OUT_TMIN[1]</td><td>PLL[0].TESTOUT0</td></tr>

<tr><td>CELL[7].OUT_TMIN[2]</td><td>PLL[0].TESTOUT1</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[0]</td><td>PLL[0].TESTIN0</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[1]</td><td>PLL[0].TESTIN1</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[2]</td><td>PLL[0].TESTIN2</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[3]</td><td>PLL[0].TESTIN3</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[0]</td><td>PLL[0].SCANENB</td></tr>

<tr><td>CELL[8].OUT_TMIN[0]</td><td>PLL[0].DOUT12</td></tr>

<tr><td>CELL[8].OUT_TMIN[1]</td><td>PLL[0].DOUT13</td></tr>

<tr><td>CELL[8].OUT_TMIN[2]</td><td>PLL[0].DOUT14</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[0]</td><td>PLL[0].DADDR4</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[1]</td><td>PLL[0].DADDR5</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[2]</td><td>PLL[0].DADDR6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[0]</td><td>PLL[0].SCANIN</td></tr>

<tr><td>CELL[9].OUT_TMIN[0]</td><td>PLL[0].DOUT9</td></tr>

<tr><td>CELL[9].OUT_TMIN[1]</td><td>PLL[0].DOUT10</td></tr>

<tr><td>CELL[9].OUT_TMIN[2]</td><td>PLL[0].DOUT11</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[0]</td><td>PLL[0].DADDR0</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[1]</td><td>PLL[0].DADDR1</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[2]</td><td>PLL[0].DADDR2</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[3]</td><td>PLL[0].DADDR3</td></tr>

<tr><td>CELL[10].OUT_TMIN[0]</td><td>PLL[0].DOUT6</td></tr>

<tr><td>CELL[10].OUT_TMIN[1]</td><td>PLL[0].DOUT7</td></tr>

<tr><td>CELL[10].OUT_TMIN[2]</td><td>PLL[0].DOUT8</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[0]</td><td>PLL[0].DI12</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[1]</td><td>PLL[0].DI13</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[2]</td><td>PLL[0].DI14</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[3]</td><td>PLL[0].DI15</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[0]</td><td>PLL[0].DWE</td></tr>

<tr><td>CELL[11].OUT_TMIN[0]</td><td>PLL[0].DOUT3</td></tr>

<tr><td>CELL[11].OUT_TMIN[1]</td><td>PLL[0].DOUT4</td></tr>

<tr><td>CELL[11].OUT_TMIN[2]</td><td>PLL[0].DOUT5</td></tr>

<tr><td>CELL[11].IMUX_CTRL[0]</td><td>PLL[0].DCLK</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[0]</td><td>PLL[0].DI8</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[1]</td><td>PLL[0].DI9</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[2]</td><td>PLL[0].DI10</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[3]</td><td>PLL[0].DI11</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[0]</td><td>PLL[0].DEN</td></tr>

<tr><td>CELL[12].OUT_TMIN[0]</td><td>PLL[0].DOUT0</td></tr>

<tr><td>CELL[12].OUT_TMIN[1]</td><td>PLL[0].DOUT1</td></tr>

<tr><td>CELL[12].OUT_TMIN[2]</td><td>PLL[0].DOUT2</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[0]</td><td>PLL[0].DI4</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[1]</td><td>PLL[0].DI5</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[2]</td><td>PLL[0].DI6</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[3]</td><td>PLL[0].DI7</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[0]</td><td>PLL[0].PWRDWN</td></tr>

<tr><td>CELL[13].OUT_TMIN[0]</td><td>PLL[0].LOCKED</td></tr>

<tr><td>CELL[13].OUT_TMIN[1]</td><td>PLL[0].DRDY</td></tr>

<tr><td>CELL[13].OUT_TMIN[2]</td><td>PLL[0].SCANOUT</td></tr>

<tr><td>CELL[13].IMUX_CTRL[0]</td><td>PLL[0].SCANCLK</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[0]</td><td>PLL[0].DI0</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[1]</td><td>PLL[0].DI1</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[2]</td><td>PLL[0].DI2</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[3]</td><td>PLL[0].DI3</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[0]</td><td>PLL[0].RST</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN28</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN29</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN30</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN31</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN24</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN25</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN26</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN27</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[0]</td><td>PLL[1].CLKOUTPHY_EN</td></tr>

<tr><td>CELL[16].OUT_TMIN[0]</td><td>PLL[1].TESTOUT14</td></tr>

<tr><td>CELL[16].OUT_TMIN[1]</td><td>PLL[1].TESTOUT15</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN20</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN21</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN22</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN23</td></tr>

<tr><td>CELL[17].OUT_TMIN[0]</td><td>PLL[1].TESTOUT11</td></tr>

<tr><td>CELL[17].OUT_TMIN[1]</td><td>PLL[1].TESTOUT12</td></tr>

<tr><td>CELL[17].OUT_TMIN[2]</td><td>PLL[1].TESTOUT13</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN16</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN17</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN18</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN19</td></tr>

<tr><td>CELL[18].OUT_TMIN[0]</td><td>PLL[1].TESTOUT8</td></tr>

<tr><td>CELL[18].OUT_TMIN[1]</td><td>PLL[1].TESTOUT9</td></tr>

<tr><td>CELL[18].OUT_TMIN[2]</td><td>PLL[1].TESTOUT10</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN12</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN13</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN14</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN15</td></tr>

<tr><td>CELL[19].OUT_TMIN[0]</td><td>PLL[1].TESTOUT5</td></tr>

<tr><td>CELL[19].OUT_TMIN[1]</td><td>PLL[1].TESTOUT6</td></tr>

<tr><td>CELL[19].OUT_TMIN[2]</td><td>PLL[1].TESTOUT7</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN8</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN9</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN10</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN11</td></tr>

<tr><td>CELL[20].OUT_TMIN[0]</td><td>PLL[1].TESTOUT2</td></tr>

<tr><td>CELL[20].OUT_TMIN[1]</td><td>PLL[1].TESTOUT3</td></tr>

<tr><td>CELL[20].OUT_TMIN[2]</td><td>PLL[1].TESTOUT4</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN4</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN5</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN6</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[0]</td><td>PLL[1].SCANMODEB</td></tr>

<tr><td>CELL[21].OUT_TMIN[0]</td><td>PLL[1].DOUT15</td></tr>

<tr><td>CELL[21].OUT_TMIN[1]</td><td>PLL[1].TESTOUT0</td></tr>

<tr><td>CELL[21].OUT_TMIN[2]</td><td>PLL[1].TESTOUT1</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[0]</td><td>PLL[1].TESTIN0</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[1]</td><td>PLL[1].TESTIN1</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[2]</td><td>PLL[1].TESTIN2</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[3]</td><td>PLL[1].TESTIN3</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[0]</td><td>PLL[1].SCANENB</td></tr>

<tr><td>CELL[22].OUT_TMIN[0]</td><td>PLL[1].DOUT12</td></tr>

<tr><td>CELL[22].OUT_TMIN[1]</td><td>PLL[1].DOUT13</td></tr>

<tr><td>CELL[22].OUT_TMIN[2]</td><td>PLL[1].DOUT14</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[0]</td><td>PLL[1].DADDR4</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[1]</td><td>PLL[1].DADDR5</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[2]</td><td>PLL[1].DADDR6</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[0]</td><td>PLL[1].SCANIN</td></tr>

<tr><td>CELL[23].OUT_TMIN[0]</td><td>PLL[1].DOUT9</td></tr>

<tr><td>CELL[23].OUT_TMIN[1]</td><td>PLL[1].DOUT10</td></tr>

<tr><td>CELL[23].OUT_TMIN[2]</td><td>PLL[1].DOUT11</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[0]</td><td>PLL[1].DADDR0</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[1]</td><td>PLL[1].DADDR1</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[2]</td><td>PLL[1].DADDR2</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[3]</td><td>PLL[1].DADDR3</td></tr>

<tr><td>CELL[24].OUT_TMIN[0]</td><td>PLL[1].DOUT6</td></tr>

<tr><td>CELL[24].OUT_TMIN[1]</td><td>PLL[1].DOUT7</td></tr>

<tr><td>CELL[24].OUT_TMIN[2]</td><td>PLL[1].DOUT8</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[0]</td><td>PLL[1].DI12</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[1]</td><td>PLL[1].DI13</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[2]</td><td>PLL[1].DI14</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[3]</td><td>PLL[1].DI15</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[0]</td><td>PLL[1].DWE</td></tr>

<tr><td>CELL[25].OUT_TMIN[0]</td><td>PLL[1].DOUT3</td></tr>

<tr><td>CELL[25].OUT_TMIN[1]</td><td>PLL[1].DOUT4</td></tr>

<tr><td>CELL[25].OUT_TMIN[2]</td><td>PLL[1].DOUT5</td></tr>

<tr><td>CELL[25].IMUX_CTRL[0]</td><td>PLL[1].DCLK</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[0]</td><td>PLL[1].DI8</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[1]</td><td>PLL[1].DI9</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[2]</td><td>PLL[1].DI10</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[3]</td><td>PLL[1].DI11</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[0]</td><td>PLL[1].DEN</td></tr>

<tr><td>CELL[26].OUT_TMIN[0]</td><td>PLL[1].DOUT0</td></tr>

<tr><td>CELL[26].OUT_TMIN[1]</td><td>PLL[1].DOUT1</td></tr>

<tr><td>CELL[26].OUT_TMIN[2]</td><td>PLL[1].DOUT2</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[0]</td><td>PLL[1].DI4</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[1]</td><td>PLL[1].DI5</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[2]</td><td>PLL[1].DI6</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[3]</td><td>PLL[1].DI7</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[0]</td><td>PLL[1].PWRDWN</td></tr>

<tr><td>CELL[27].OUT_TMIN[0]</td><td>PLL[1].LOCKED</td></tr>

<tr><td>CELL[27].OUT_TMIN[1]</td><td>PLL[1].DRDY</td></tr>

<tr><td>CELL[27].OUT_TMIN[2]</td><td>PLL[1].SCANOUT</td></tr>

<tr><td>CELL[27].IMUX_CTRL[0]</td><td>PLL[1].SCANCLK</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[0]</td><td>PLL[1].DI0</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[1]</td><td>PLL[1].DI1</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[2]</td><td>PLL[1].DI2</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[3]</td><td>PLL[1].DI3</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[0]</td><td>PLL[1].RST</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[0].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[17]</td><td>BUFCE_ROW_CMT[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[18]</td><td>BUFCE_ROW_CMT[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[19]</td><td>BUFCE_ROW_CMT[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[20]</td><td>BUFCE_ROW_CMT[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[21]</td><td>BUFCE_ROW_CMT[4].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[22]</td><td>BUFCE_ROW_CMT[5].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[23]</td><td>BUFCE_ROW_CMT[6].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[24]</td><td>BUFCE_ROW_CMT[7].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[25]</td><td>BUFCE_ROW_CMT[8].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[26]</td><td>BUFCE_ROW_CMT[9].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[27]</td><td>BUFCE_ROW_CMT[10].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[28]</td><td>BUFCE_ROW_CMT[11].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[29]</td><td>BUFCE_ROW_CMT[12].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[30]</td><td>BUFCE_ROW_CMT[13].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[31]</td><td>BUFCE_ROW_CMT[14].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[32]</td><td>BUFCE_ROW_CMT[15].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[33]</td><td>BUFCE_ROW_CMT[16].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[34]</td><td>BUFCE_ROW_CMT[17].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[35]</td><td>BUFCE_ROW_CMT[18].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[36]</td><td>BUFCE_ROW_CMT[19].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[37]</td><td>BUFCE_ROW_CMT[20].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[38]</td><td>BUFCE_ROW_CMT[21].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[39]</td><td>BUFCE_ROW_CMT[22].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[40]</td><td>BUFCE_ROW_CMT[23].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[41]</td><td>BUFGCE_DIV[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[42]</td><td>BUFGCE_DIV[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[43]</td><td>BUFGCE_DIV[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[44]</td><td>BUFGCE_DIV[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[45]</td><td>BUFGCTRL[0].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[46]</td><td>BUFGCTRL[1].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[47]</td><td>BUFGCTRL[2].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[1].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[17]</td><td>BUFGCTRL[3].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[18]</td><td>BUFGCTRL[4].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[19]</td><td>BUFGCTRL[5].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[20]</td><td>BUFGCTRL[6].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[21]</td><td>BUFGCTRL[7].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[22]</td><td>BUFGCTRL[0].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[23]</td><td>BUFGCTRL[1].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[24]</td><td>BUFGCTRL[2].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[25]</td><td>BUFGCTRL[3].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[26]</td><td>BUFGCTRL[4].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[27]</td><td>BUFGCTRL[5].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[28]</td><td>BUFGCTRL[6].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[29]</td><td>BUFGCTRL[7].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[30]</td><td>BUFGCTRL[0].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[31]</td><td>BUFGCTRL[1].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[32]</td><td>BUFGCTRL[2].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[33]</td><td>BUFGCTRL[3].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[34]</td><td>BUFGCTRL[4].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[35]</td><td>BUFGCTRL[5].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[36]</td><td>BUFGCTRL[6].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[37]</td><td>BUFGCTRL[7].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[38]</td><td>BUFGCTRL[0].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[39]</td><td>BUFGCTRL[1].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[40]</td><td>BUFGCTRL[2].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[41]</td><td>BUFGCTRL[3].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[42]</td><td>BUFGCTRL[4].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[43]</td><td>BUFGCTRL[5].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[44]</td><td>BUFGCTRL[6].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[45]</td><td>BUFGCTRL[7].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[46]</td><td>BUFGCTRL[0].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[47]</td><td>BUFGCTRL[1].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[2].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[17]</td><td>BUFGCTRL[2].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[18]</td><td>BUFGCTRL[3].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[19]</td><td>BUFGCTRL[4].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[20]</td><td>BUFGCTRL[5].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[21]</td><td>BUFGCTRL[6].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[22]</td><td>BUFGCTRL[7].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[23]</td><td>BUFGCTRL[0].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[24]</td><td>BUFGCTRL[1].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[25]</td><td>BUFGCTRL[2].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[26]</td><td>BUFGCTRL[3].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[27]</td><td>BUFGCTRL[4].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[28]</td><td>BUFGCTRL[5].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[29]</td><td>BUFGCTRL[6].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[30]</td><td>BUFGCTRL[7].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[31]</td><td>BUFGCE[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[32]</td><td>BUFGCE[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[33]</td><td>BUFGCE[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[34]</td><td>BUFGCE[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[35]</td><td>BUFGCE[4].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[36]</td><td>BUFGCE[5].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[37]</td><td>BUFGCE[6].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[38]</td><td>BUFGCE[7].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[39]</td><td>BUFGCE[8].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[40]</td><td>BUFGCE[9].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[41]</td><td>BUFGCE[10].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[42]</td><td>BUFGCE[11].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[43]</td><td>BUFGCE[12].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[44]</td><td>BUFGCE[13].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[45]</td><td>BUFGCE[14].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[46]</td><td>BUFGCE[15].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[47]</td><td>BUFGCE[16].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_RCLK[16]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST0, BUFCE_ROW_CMT[1].OPT_DELAY_TEST0, BUFCE_ROW_CMT[2].OPT_DELAY_TEST0, BUFCE_ROW_CMT[6].OPT_DELAY_TEST0, BUFCE_ROW_CMT[7].OPT_DELAY_TEST0, BUFCE_ROW_CMT[8].OPT_DELAY_TEST0, BUFCE_ROW_CMT[12].OPT_DELAY_TEST0, BUFCE_ROW_CMT[13].OPT_DELAY_TEST0, BUFCE_ROW_CMT[14].OPT_DELAY_TEST0, BUFCE_ROW_CMT[18].OPT_DELAY_TEST0, BUFCE_ROW_CMT[19].OPT_DELAY_TEST0, BUFCE_ROW_CMT[20].OPT_DELAY_TEST0</td></tr>

<tr><td>CELL[30].IMUX_RCLK[17]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST0, BUFCE_ROW_CMT[4].OPT_DELAY_TEST0, BUFCE_ROW_CMT[5].OPT_DELAY_TEST0, BUFCE_ROW_CMT[9].OPT_DELAY_TEST0, BUFCE_ROW_CMT[10].OPT_DELAY_TEST0, BUFCE_ROW_CMT[11].OPT_DELAY_TEST0, BUFCE_ROW_CMT[15].OPT_DELAY_TEST0, BUFCE_ROW_CMT[16].OPT_DELAY_TEST0, BUFCE_ROW_CMT[17].OPT_DELAY_TEST0, BUFCE_ROW_CMT[21].OPT_DELAY_TEST0, BUFCE_ROW_CMT[22].OPT_DELAY_TEST0, BUFCE_ROW_CMT[23].OPT_DELAY_TEST0</td></tr>

<tr><td>CELL[30].IMUX_RCLK[18]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST1, BUFCE_ROW_CMT[1].OPT_DELAY_TEST1, BUFCE_ROW_CMT[2].OPT_DELAY_TEST1, BUFCE_ROW_CMT[6].OPT_DELAY_TEST1, BUFCE_ROW_CMT[7].OPT_DELAY_TEST1, BUFCE_ROW_CMT[8].OPT_DELAY_TEST1, BUFCE_ROW_CMT[12].OPT_DELAY_TEST1, BUFCE_ROW_CMT[13].OPT_DELAY_TEST1, BUFCE_ROW_CMT[14].OPT_DELAY_TEST1, BUFCE_ROW_CMT[18].OPT_DELAY_TEST1, BUFCE_ROW_CMT[19].OPT_DELAY_TEST1, BUFCE_ROW_CMT[20].OPT_DELAY_TEST1</td></tr>

<tr><td>CELL[30].IMUX_RCLK[19]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST1, BUFCE_ROW_CMT[4].OPT_DELAY_TEST1, BUFCE_ROW_CMT[5].OPT_DELAY_TEST1, BUFCE_ROW_CMT[9].OPT_DELAY_TEST1, BUFCE_ROW_CMT[10].OPT_DELAY_TEST1, BUFCE_ROW_CMT[11].OPT_DELAY_TEST1, BUFCE_ROW_CMT[15].OPT_DELAY_TEST1, BUFCE_ROW_CMT[16].OPT_DELAY_TEST1, BUFCE_ROW_CMT[17].OPT_DELAY_TEST1, BUFCE_ROW_CMT[21].OPT_DELAY_TEST1, BUFCE_ROW_CMT[22].OPT_DELAY_TEST1, BUFCE_ROW_CMT[23].OPT_DELAY_TEST1</td></tr>

<tr><td>CELL[30].IMUX_RCLK[20]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST2, BUFCE_ROW_CMT[1].OPT_DELAY_TEST2, BUFCE_ROW_CMT[2].OPT_DELAY_TEST2, BUFCE_ROW_CMT[6].OPT_DELAY_TEST2, BUFCE_ROW_CMT[7].OPT_DELAY_TEST2, BUFCE_ROW_CMT[8].OPT_DELAY_TEST2, BUFCE_ROW_CMT[12].OPT_DELAY_TEST2, BUFCE_ROW_CMT[13].OPT_DELAY_TEST2, BUFCE_ROW_CMT[14].OPT_DELAY_TEST2, BUFCE_ROW_CMT[18].OPT_DELAY_TEST2, BUFCE_ROW_CMT[19].OPT_DELAY_TEST2, BUFCE_ROW_CMT[20].OPT_DELAY_TEST2</td></tr>

<tr><td>CELL[30].IMUX_RCLK[21]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST2, BUFCE_ROW_CMT[4].OPT_DELAY_TEST2, BUFCE_ROW_CMT[5].OPT_DELAY_TEST2, BUFCE_ROW_CMT[9].OPT_DELAY_TEST2, BUFCE_ROW_CMT[10].OPT_DELAY_TEST2, BUFCE_ROW_CMT[11].OPT_DELAY_TEST2, BUFCE_ROW_CMT[15].OPT_DELAY_TEST2, BUFCE_ROW_CMT[16].OPT_DELAY_TEST2, BUFCE_ROW_CMT[17].OPT_DELAY_TEST2, BUFCE_ROW_CMT[21].OPT_DELAY_TEST2, BUFCE_ROW_CMT[22].OPT_DELAY_TEST2, BUFCE_ROW_CMT[23].OPT_DELAY_TEST2</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[3].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[17]</td><td>BUFGCE[17].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[18]</td><td>BUFGCE[18].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[19]</td><td>BUFGCE[19].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[20]</td><td>BUFGCE[20].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[21]</td><td>BUFGCE[21].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[22]</td><td>BUFGCE[22].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[23]</td><td>BUFGCE[23].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[24]</td><td>BUFGCE[0].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[25]</td><td>BUFGCE[1].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[26]</td><td>BUFGCE[2].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[27]</td><td>BUFGCE[3].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[28]</td><td>BUFGCE[4].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[29]</td><td>BUFGCE[5].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[30]</td><td>BUFGCE[6].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[31]</td><td>BUFGCE[7].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[32]</td><td>BUFGCE[8].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[33]</td><td>BUFGCE[9].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[34]</td><td>BUFGCE[10].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[35]</td><td>BUFGCE[11].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[36]</td><td>BUFGCE[12].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[37]</td><td>BUFGCE[13].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[38]</td><td>BUFGCE[14].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[39]</td><td>BUFGCE[15].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[40]</td><td>BUFGCE[16].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[41]</td><td>BUFGCE[17].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[42]</td><td>BUFGCE[18].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[43]</td><td>BUFGCE[19].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[44]</td><td>BUFGCE[20].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[45]</td><td>BUFGCE[21].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[46]</td><td>BUFGCE[22].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[47]</td><td>BUFGCE[23].CLK_IN_CKINT</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[0]</td><td>ABUS_SWITCH_CMT.TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN28</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN29</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN30</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN31</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[0]</td><td>MMCM.CLKINSEL</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN24</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN25</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN26</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN27</td></tr>

<tr><td>CELL[43].OUT_TMIN[0]</td><td>MMCM.TESTOUT14</td></tr>

<tr><td>CELL[43].OUT_TMIN[1]</td><td>MMCM.TESTOUT15</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN20</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN21</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN22</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN23</td></tr>

<tr><td>CELL[44].OUT_TMIN[0]</td><td>MMCM.TESTOUT11</td></tr>

<tr><td>CELL[44].OUT_TMIN[1]</td><td>MMCM.TESTOUT12</td></tr>

<tr><td>CELL[44].OUT_TMIN[2]</td><td>MMCM.TESTOUT13</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN16</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN17</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN18</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN19</td></tr>

<tr><td>CELL[45].OUT_TMIN[0]</td><td>MMCM.TESTOUT8</td></tr>

<tr><td>CELL[45].OUT_TMIN[1]</td><td>MMCM.TESTOUT9</td></tr>

<tr><td>CELL[45].OUT_TMIN[2]</td><td>MMCM.TESTOUT10</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN12</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN13</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN14</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN15</td></tr>

<tr><td>CELL[46].OUT_TMIN[0]</td><td>MMCM.TESTOUT5</td></tr>

<tr><td>CELL[46].OUT_TMIN[1]</td><td>MMCM.TESTOUT6</td></tr>

<tr><td>CELL[46].OUT_TMIN[2]</td><td>MMCM.TESTOUT7</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN8</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN9</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN10</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN11</td></tr>

<tr><td>CELL[47].OUT_TMIN[0]</td><td>MMCM.TESTOUT2</td></tr>

<tr><td>CELL[47].OUT_TMIN[1]</td><td>MMCM.TESTOUT3</td></tr>

<tr><td>CELL[47].OUT_TMIN[2]</td><td>MMCM.TESTOUT4</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN4</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN5</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN6</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN7</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANMODEB</td></tr>

<tr><td>CELL[48].OUT_TMIN[0]</td><td>MMCM.DOUT15</td></tr>

<tr><td>CELL[48].OUT_TMIN[1]</td><td>MMCM.TESTOUT0</td></tr>

<tr><td>CELL[48].OUT_TMIN[2]</td><td>MMCM.TESTOUT1</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN0</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN1</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN2</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN3</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANENB</td></tr>

<tr><td>CELL[49].OUT_TMIN[0]</td><td>MMCM.DOUT12</td></tr>

<tr><td>CELL[49].OUT_TMIN[1]</td><td>MMCM.DOUT13</td></tr>

<tr><td>CELL[49].OUT_TMIN[2]</td><td>MMCM.DOUT14</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[0]</td><td>MMCM.DADDR4</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[1]</td><td>MMCM.DADDR5</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[2]</td><td>MMCM.DADDR6</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANIN</td></tr>

<tr><td>CELL[50].OUT_TMIN[0]</td><td>MMCM.DOUT9</td></tr>

<tr><td>CELL[50].OUT_TMIN[1]</td><td>MMCM.DOUT10</td></tr>

<tr><td>CELL[50].OUT_TMIN[2]</td><td>MMCM.DOUT11</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[0]</td><td>MMCM.DADDR0</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[1]</td><td>MMCM.DADDR1</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[2]</td><td>MMCM.DADDR2</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[3]</td><td>MMCM.DADDR3</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[0]</td><td>MMCM.CDDCREQ</td></tr>

<tr><td>CELL[51].OUT_TMIN[0]</td><td>MMCM.DOUT6</td></tr>

<tr><td>CELL[51].OUT_TMIN[1]</td><td>MMCM.DOUT7</td></tr>

<tr><td>CELL[51].OUT_TMIN[2]</td><td>MMCM.DOUT8</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[0]</td><td>MMCM.DI12</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[1]</td><td>MMCM.DI13</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[2]</td><td>MMCM.DI14</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[3]</td><td>MMCM.DI15</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[0]</td><td>MMCM.DWE</td></tr>

<tr><td>CELL[52].OUT_TMIN[0]</td><td>MMCM.DOUT3</td></tr>

<tr><td>CELL[52].OUT_TMIN[1]</td><td>MMCM.DOUT4</td></tr>

<tr><td>CELL[52].OUT_TMIN[2]</td><td>MMCM.DOUT5</td></tr>

<tr><td>CELL[52].IMUX_CTRL[0]</td><td>MMCM.DCLK</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[0]</td><td>MMCM.DI8</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[1]</td><td>MMCM.DI9</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[2]</td><td>MMCM.DI10</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[3]</td><td>MMCM.DI11</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[0]</td><td>MMCM.DEN</td></tr>

<tr><td>CELL[53].OUT_TMIN[0]</td><td>MMCM.DOUT0</td></tr>

<tr><td>CELL[53].OUT_TMIN[1]</td><td>MMCM.DOUT1</td></tr>

<tr><td>CELL[53].OUT_TMIN[2]</td><td>MMCM.DOUT2</td></tr>

<tr><td>CELL[53].IMUX_CTRL[0]</td><td>MMCM.PSCLK</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[0]</td><td>MMCM.DI4</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[1]</td><td>MMCM.DI5</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[2]</td><td>MMCM.DI6</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[3]</td><td>MMCM.DI7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[0]</td><td>MMCM.PWRDWN</td></tr>

<tr><td>CELL[54].OUT_TMIN[0]</td><td>MMCM.LOCKED</td></tr>

<tr><td>CELL[54].OUT_TMIN[1]</td><td>MMCM.DRDY</td></tr>

<tr><td>CELL[54].OUT_TMIN[2]</td><td>MMCM.SCANOUT</td></tr>

<tr><td>CELL[54].IMUX_CTRL[0]</td><td>MMCM.SCANCLK</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[0]</td><td>MMCM.DI0</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[1]</td><td>MMCM.DI1</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[2]</td><td>MMCM.DI2</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[3]</td><td>MMCM.DI3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[0]</td><td>MMCM.RST</td></tr>

<tr><td>CELL[55].OUT_TMIN[0]</td><td>MMCM.CLKFBSTOPPED</td></tr>

<tr><td>CELL[55].OUT_TMIN[1]</td><td>MMCM.CLKINSTOPPED</td></tr>

<tr><td>CELL[55].OUT_TMIN[2]</td><td>MMCM.PSDONE</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[0]</td><td>MMCM.PSINCDEC</td></tr>

<tr><td>CELL[56].OUT_TMIN[0]</td><td>MMCM.CDDCDONE</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[0]</td><td>MMCM.PSEN</td></tr>

</tbody>

</table>
</div>

<h2 id="tile-cmtxp"><a class="header" href="#tile-cmtxp">Tile CMTXP</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufce_row_cmt0-2"><a class="header" href="#bel-bufce_row_cmt0-2">Bel BUFCE_ROW_CMT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt1-2"><a class="header" href="#bel-bufce_row_cmt1-2">Bel BUFCE_ROW_CMT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt2-2"><a class="header" href="#bel-bufce_row_cmt2-2">Bel BUFCE_ROW_CMT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt3-2"><a class="header" href="#bel-bufce_row_cmt3-2">Bel BUFCE_ROW_CMT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt4-2"><a class="header" href="#bel-bufce_row_cmt4-2">Bel BUFCE_ROW_CMT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt5-2"><a class="header" href="#bel-bufce_row_cmt5-2">Bel BUFCE_ROW_CMT[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt6-2"><a class="header" href="#bel-bufce_row_cmt6-2">Bel BUFCE_ROW_CMT[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt7-2"><a class="header" href="#bel-bufce_row_cmt7-2">Bel BUFCE_ROW_CMT[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt8-2"><a class="header" href="#bel-bufce_row_cmt8-2">Bel BUFCE_ROW_CMT[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt9-2"><a class="header" href="#bel-bufce_row_cmt9-2">Bel BUFCE_ROW_CMT[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt10-2"><a class="header" href="#bel-bufce_row_cmt10-2">Bel BUFCE_ROW_CMT[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt11-2"><a class="header" href="#bel-bufce_row_cmt11-2">Bel BUFCE_ROW_CMT[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt12-2"><a class="header" href="#bel-bufce_row_cmt12-2">Bel BUFCE_ROW_CMT[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt13-2"><a class="header" href="#bel-bufce_row_cmt13-2">Bel BUFCE_ROW_CMT[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt14-2"><a class="header" href="#bel-bufce_row_cmt14-2">Bel BUFCE_ROW_CMT[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt15-2"><a class="header" href="#bel-bufce_row_cmt15-2">Bel BUFCE_ROW_CMT[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt16-2"><a class="header" href="#bel-bufce_row_cmt16-2">Bel BUFCE_ROW_CMT[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt17-2"><a class="header" href="#bel-bufce_row_cmt17-2">Bel BUFCE_ROW_CMT[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt18-2"><a class="header" href="#bel-bufce_row_cmt18-2">Bel BUFCE_ROW_CMT[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt19-2"><a class="header" href="#bel-bufce_row_cmt19-2">Bel BUFCE_ROW_CMT[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt20-2"><a class="header" href="#bel-bufce_row_cmt20-2">Bel BUFCE_ROW_CMT[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[16]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[18]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt21-2"><a class="header" href="#bel-bufce_row_cmt21-2">Bel BUFCE_ROW_CMT[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt22-2"><a class="header" href="#bel-bufce_row_cmt22-2">Bel BUFCE_ROW_CMT[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufce_row_cmt23-2"><a class="header" href="#bel-bufce_row_cmt23-2">Bel BUFCE_ROW_CMT[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFCE_ROW_CMT[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>OPT_DELAY_TEST0</td><td>input</td><td>CELL[30].IMUX_RCLK[17]</td></tr>

<tr><td>OPT_DELAY_TEST1</td><td>input</td><td>CELL[30].IMUX_RCLK[19]</td></tr>

<tr><td>OPT_DELAY_TEST2</td><td>input</td><td>CELL[30].IMUX_RCLK[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt0-2"><a class="header" href="#bel-gclk_test_buf_cmt0-2">Bel GCLK_TEST_BUF_CMT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt1-2"><a class="header" href="#bel-gclk_test_buf_cmt1-2">Bel GCLK_TEST_BUF_CMT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt2-2"><a class="header" href="#bel-gclk_test_buf_cmt2-2">Bel GCLK_TEST_BUF_CMT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt3-2"><a class="header" href="#bel-gclk_test_buf_cmt3-2">Bel GCLK_TEST_BUF_CMT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt4-2"><a class="header" href="#bel-gclk_test_buf_cmt4-2">Bel GCLK_TEST_BUF_CMT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt5-2"><a class="header" href="#bel-gclk_test_buf_cmt5-2">Bel GCLK_TEST_BUF_CMT[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt6-2"><a class="header" href="#bel-gclk_test_buf_cmt6-2">Bel GCLK_TEST_BUF_CMT[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt7-2"><a class="header" href="#bel-gclk_test_buf_cmt7-2">Bel GCLK_TEST_BUF_CMT[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt8-2"><a class="header" href="#bel-gclk_test_buf_cmt8-2">Bel GCLK_TEST_BUF_CMT[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt9-2"><a class="header" href="#bel-gclk_test_buf_cmt9-2">Bel GCLK_TEST_BUF_CMT[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt10-2"><a class="header" href="#bel-gclk_test_buf_cmt10-2">Bel GCLK_TEST_BUF_CMT[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt11-2"><a class="header" href="#bel-gclk_test_buf_cmt11-2">Bel GCLK_TEST_BUF_CMT[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt12-2"><a class="header" href="#bel-gclk_test_buf_cmt12-2">Bel GCLK_TEST_BUF_CMT[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt13-2"><a class="header" href="#bel-gclk_test_buf_cmt13-2">Bel GCLK_TEST_BUF_CMT[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt14-2"><a class="header" href="#bel-gclk_test_buf_cmt14-2">Bel GCLK_TEST_BUF_CMT[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt15-2"><a class="header" href="#bel-gclk_test_buf_cmt15-2">Bel GCLK_TEST_BUF_CMT[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt16-2"><a class="header" href="#bel-gclk_test_buf_cmt16-2">Bel GCLK_TEST_BUF_CMT[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt17-2"><a class="header" href="#bel-gclk_test_buf_cmt17-2">Bel GCLK_TEST_BUF_CMT[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt18-2"><a class="header" href="#bel-gclk_test_buf_cmt18-2">Bel GCLK_TEST_BUF_CMT[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt19-2"><a class="header" href="#bel-gclk_test_buf_cmt19-2">Bel GCLK_TEST_BUF_CMT[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt20-2"><a class="header" href="#bel-gclk_test_buf_cmt20-2">Bel GCLK_TEST_BUF_CMT[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt21-2"><a class="header" href="#bel-gclk_test_buf_cmt21-2">Bel GCLK_TEST_BUF_CMT[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt22-2"><a class="header" href="#bel-gclk_test_buf_cmt22-2">Bel GCLK_TEST_BUF_CMT[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-gclk_test_buf_cmt23-2"><a class="header" href="#bel-gclk_test_buf_cmt23-2">Bel GCLK_TEST_BUF_CMT[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel GCLK_TEST_BUF_CMT[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufgce0-2"><a class="header" href="#bel-bufgce0-2">Bel BUFGCE[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[24]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce1-2"><a class="header" href="#bel-bufgce1-2">Bel BUFGCE[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[25]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce2-2"><a class="header" href="#bel-bufgce2-2">Bel BUFGCE[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[26]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce3-2"><a class="header" href="#bel-bufgce3-2">Bel BUFGCE[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[27]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce4-2"><a class="header" href="#bel-bufgce4-2">Bel BUFGCE[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[28]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce5-2"><a class="header" href="#bel-bufgce5-2">Bel BUFGCE[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[29]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce6-2"><a class="header" href="#bel-bufgce6-2">Bel BUFGCE[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[30]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce7-2"><a class="header" href="#bel-bufgce7-2">Bel BUFGCE[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[31]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce8-2"><a class="header" href="#bel-bufgce8-2">Bel BUFGCE[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[32]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce9-2"><a class="header" href="#bel-bufgce9-2">Bel BUFGCE[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[33]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce10-2"><a class="header" href="#bel-bufgce10-2">Bel BUFGCE[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[34]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce11-2"><a class="header" href="#bel-bufgce11-2">Bel BUFGCE[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[35]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce12-2"><a class="header" href="#bel-bufgce12-2">Bel BUFGCE[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[36]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce13-2"><a class="header" href="#bel-bufgce13-2">Bel BUFGCE[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[37]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce14-2"><a class="header" href="#bel-bufgce14-2">Bel BUFGCE[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[38]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce15-2"><a class="header" href="#bel-bufgce15-2">Bel BUFGCE[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[39]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce16-2"><a class="header" href="#bel-bufgce16-2">Bel BUFGCE[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[40]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce17-2"><a class="header" href="#bel-bufgce17-2">Bel BUFGCE[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[41]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce18-2"><a class="header" href="#bel-bufgce18-2">Bel BUFGCE[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[42]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce19-2"><a class="header" href="#bel-bufgce19-2">Bel BUFGCE[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[43]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce20-2"><a class="header" href="#bel-bufgce20-2">Bel BUFGCE[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[44]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce21-2"><a class="header" href="#bel-bufgce21-2">Bel BUFGCE[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[45]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce22-2"><a class="header" href="#bel-bufgce22-2">Bel BUFGCE[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce23-2"><a class="header" href="#bel-bufgce23-2">Bel BUFGCE[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLK_IN_CKINT</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[47]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl0-2"><a class="header" href="#bel-bufgctrl0-2">Bel BUFGCTRL[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[45]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl1-2"><a class="header" href="#bel-bufgctrl1-2">Bel BUFGCTRL[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[46]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl2-2"><a class="header" href="#bel-bufgctrl2-2">Bel BUFGCTRL[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[47]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl3-2"><a class="header" href="#bel-bufgctrl3-2">Bel BUFGCTRL[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[17]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl4-2"><a class="header" href="#bel-bufgctrl4-2">Bel BUFGCTRL[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl5-2"><a class="header" href="#bel-bufgctrl5-2">Bel BUFGCTRL[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[19]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl6-2"><a class="header" href="#bel-bufgctrl6-2">Bel BUFGCTRL[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[20]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgctrl7-2"><a class="header" href="#bel-bufgctrl7-2">Bel BUFGCTRL[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCTRL[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE0_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CE1_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>IGNORE0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>IGNORE1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>SEL0_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>SEL1_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[21]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div0-2"><a class="header" href="#bel-bufgce_div0-2">Bel BUFGCE_DIV[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE_DIV[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div1-2"><a class="header" href="#bel-bufgce_div1-2">Bel BUFGCE_DIV[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE_DIV[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div2-2"><a class="header" href="#bel-bufgce_div2-2">Bel BUFGCE_DIV[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE_DIV[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufgce_div3-2"><a class="header" href="#bel-bufgce_div3-2">Bel BUFGCE_DIV[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel BUFGCE_DIV[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_PRE_OPTINV</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RST_PRE_OPTINV</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pllxp0"><a class="header" href="#bel-pllxp0">Bel PLLXP[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel PLLXP[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[9].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[8].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[11].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[10].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[13].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[12].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[11].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[12].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[12].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[9].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[9].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[8].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[8].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[8].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[7].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[12].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[11].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[11].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[11].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[10].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[10].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[10].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[9].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[13].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[13].OUT_TMIN[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[13].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[13].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[4].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[3].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[2].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[1].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[7].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[0].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[6].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[5].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[7].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[7].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[4].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[3].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[3].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[3].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[2].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[2].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[6].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[6].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[6].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[5].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[5].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[5].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[4].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[4].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pllxp1"><a class="header" href="#bel-pllxp1">Bel PLLXP[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel PLLXP[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLKOUTPHY_EN</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[23].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[22].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[25].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[24].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[27].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[26].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[25].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[26].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[26].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[23].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[23].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[22].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[22].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[22].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[21].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[26].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[25].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[25].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[25].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[24].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[24].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[24].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[23].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[27].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[27].OUT_TMIN[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[27].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[27].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[18].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[17].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[16].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[15].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[21].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[14].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[20].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[19].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[21].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[21].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[18].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[17].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[17].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[17].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[16].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[16].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[20].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[20].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[20].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[19].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[19].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[19].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[18].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[18].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-mmcm-2"><a class="header" href="#bel-mmcm-2">Bel MMCM</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel MMCM</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CDDCDONE</td><td>output</td><td>CELL[56].OUT_TMIN[0]</td></tr>

<tr><td>CDDCREQ</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>CLKFBSTOPPED</td><td>output</td><td>CELL[55].OUT_TMIN[0]</td></tr>

<tr><td>CLKINSEL</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>CLKINSTOPPED</td><td>output</td><td>CELL[55].OUT_TMIN[1]</td></tr>

<tr><td>DADDR0</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR1</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR2</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DADDR3</td><td>input</td><td>CELL[50].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DADDR4</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DADDR5</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DADDR6</td><td>input</td><td>CELL[49].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DCLK</td><td>input</td><td>CELL[52].IMUX_CTRL[0]</td></tr>

<tr><td>DEN</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>DI0</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI1</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI10</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI11</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI12</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI13</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI14</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI15</td><td>input</td><td>CELL[51].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI2</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI3</td><td>input</td><td>CELL[54].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI4</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI5</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DI6</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>DI7</td><td>input</td><td>CELL[53].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>DI8</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>DI9</td><td>input</td><td>CELL[52].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>DOUT0</td><td>output</td><td>CELL[53].OUT_TMIN[0]</td></tr>

<tr><td>DOUT1</td><td>output</td><td>CELL[53].OUT_TMIN[1]</td></tr>

<tr><td>DOUT10</td><td>output</td><td>CELL[50].OUT_TMIN[1]</td></tr>

<tr><td>DOUT11</td><td>output</td><td>CELL[50].OUT_TMIN[2]</td></tr>

<tr><td>DOUT12</td><td>output</td><td>CELL[49].OUT_TMIN[0]</td></tr>

<tr><td>DOUT13</td><td>output</td><td>CELL[49].OUT_TMIN[1]</td></tr>

<tr><td>DOUT14</td><td>output</td><td>CELL[49].OUT_TMIN[2]</td></tr>

<tr><td>DOUT15</td><td>output</td><td>CELL[48].OUT_TMIN[0]</td></tr>

<tr><td>DOUT2</td><td>output</td><td>CELL[53].OUT_TMIN[2]</td></tr>

<tr><td>DOUT3</td><td>output</td><td>CELL[52].OUT_TMIN[0]</td></tr>

<tr><td>DOUT4</td><td>output</td><td>CELL[52].OUT_TMIN[1]</td></tr>

<tr><td>DOUT5</td><td>output</td><td>CELL[52].OUT_TMIN[2]</td></tr>

<tr><td>DOUT6</td><td>output</td><td>CELL[51].OUT_TMIN[0]</td></tr>

<tr><td>DOUT7</td><td>output</td><td>CELL[51].OUT_TMIN[1]</td></tr>

<tr><td>DOUT8</td><td>output</td><td>CELL[51].OUT_TMIN[2]</td></tr>

<tr><td>DOUT9</td><td>output</td><td>CELL[50].OUT_TMIN[0]</td></tr>

<tr><td>DRDY</td><td>output</td><td>CELL[54].OUT_TMIN[1]</td></tr>

<tr><td>DWE</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>LOCKED</td><td>output</td><td>CELL[54].OUT_TMIN[0]</td></tr>

<tr><td>PSCLK</td><td>input</td><td>CELL[53].IMUX_CTRL[0]</td></tr>

<tr><td>PSDONE</td><td>output</td><td>CELL[55].OUT_TMIN[2]</td></tr>

<tr><td>PSEN</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PSINCDEC</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>PWRDWN</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>RST</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANCLK</td><td>input</td><td>CELL[54].IMUX_CTRL[0]</td></tr>

<tr><td>SCANENB</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANIN</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANMODEB</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[0]</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>CELL[54].OUT_TMIN[2]</td></tr>

<tr><td>TESTIN0</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN1</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN10</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN11</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN12</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN13</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN14</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN15</td><td>input</td><td>CELL[45].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN16</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN17</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN18</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN19</td><td>input</td><td>CELL[44].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN2</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN20</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN21</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN22</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN23</td><td>input</td><td>CELL[43].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN24</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN25</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN26</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN27</td><td>input</td><td>CELL[42].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN28</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN29</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN3</td><td>input</td><td>CELL[48].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN30</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN31</td><td>input</td><td>CELL[41].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN4</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN5</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTIN6</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[2]</td></tr>

<tr><td>TESTIN7</td><td>input</td><td>CELL[47].IMUX_BYP_DELAY[3]</td></tr>

<tr><td>TESTIN8</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[0]</td></tr>

<tr><td>TESTIN9</td><td>input</td><td>CELL[46].IMUX_BYP_DELAY[1]</td></tr>

<tr><td>TESTOUT0</td><td>output</td><td>CELL[48].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT1</td><td>output</td><td>CELL[48].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT10</td><td>output</td><td>CELL[45].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT11</td><td>output</td><td>CELL[44].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT12</td><td>output</td><td>CELL[44].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT13</td><td>output</td><td>CELL[44].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT14</td><td>output</td><td>CELL[43].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT15</td><td>output</td><td>CELL[43].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT2</td><td>output</td><td>CELL[47].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT3</td><td>output</td><td>CELL[47].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT4</td><td>output</td><td>CELL[47].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT5</td><td>output</td><td>CELL[46].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT6</td><td>output</td><td>CELL[46].OUT_TMIN[1]</td></tr>

<tr><td>TESTOUT7</td><td>output</td><td>CELL[46].OUT_TMIN[2]</td></tr>

<tr><td>TESTOUT8</td><td>output</td><td>CELL[45].OUT_TMIN[0]</td></tr>

<tr><td>TESTOUT9</td><td>output</td><td>CELL[45].OUT_TMIN[1]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-cmtxp"><a class="header" href="#bel-cmtxp">Bel CMTXP</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel CMTXP</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-vcc_cmt-2"><a class="header" href="#bel-vcc_cmt-2">Bel VCC_CMT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel VCC_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-abus_switch_cmt-2"><a class="header" href="#bel-abus_switch_cmt-2">Bel ABUS_SWITCH_CMT</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel ABUS_SWITCH_CMT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>TEST_ANALOGBUS_SEL_B</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascaleplus CMTXP bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].TESTIN28</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].TESTIN29</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].TESTIN30</td></tr>

<tr><td>CELL[0].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].TESTIN31</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].TESTIN24</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].TESTIN25</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].TESTIN26</td></tr>

<tr><td>CELL[1].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].TESTIN27</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[0]</td><td>PLLXP[0].CLKOUTPHY_EN</td></tr>

<tr><td>CELL[2].OUT_TMIN[0]</td><td>PLLXP[0].TESTOUT14</td></tr>

<tr><td>CELL[2].OUT_TMIN[1]</td><td>PLLXP[0].TESTOUT15</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].TESTIN20</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].TESTIN21</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].TESTIN22</td></tr>

<tr><td>CELL[2].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].TESTIN23</td></tr>

<tr><td>CELL[3].OUT_TMIN[0]</td><td>PLLXP[0].TESTOUT11</td></tr>

<tr><td>CELL[3].OUT_TMIN[1]</td><td>PLLXP[0].TESTOUT12</td></tr>

<tr><td>CELL[3].OUT_TMIN[2]</td><td>PLLXP[0].TESTOUT13</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].TESTIN16</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].TESTIN17</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].TESTIN18</td></tr>

<tr><td>CELL[3].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].TESTIN19</td></tr>

<tr><td>CELL[4].OUT_TMIN[0]</td><td>PLLXP[0].TESTOUT8</td></tr>

<tr><td>CELL[4].OUT_TMIN[1]</td><td>PLLXP[0].TESTOUT9</td></tr>

<tr><td>CELL[4].OUT_TMIN[2]</td><td>PLLXP[0].TESTOUT10</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].TESTIN12</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].TESTIN13</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].TESTIN14</td></tr>

<tr><td>CELL[4].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].TESTIN15</td></tr>

<tr><td>CELL[5].OUT_TMIN[0]</td><td>PLLXP[0].TESTOUT5</td></tr>

<tr><td>CELL[5].OUT_TMIN[1]</td><td>PLLXP[0].TESTOUT6</td></tr>

<tr><td>CELL[5].OUT_TMIN[2]</td><td>PLLXP[0].TESTOUT7</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].TESTIN8</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].TESTIN9</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].TESTIN10</td></tr>

<tr><td>CELL[5].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].TESTIN11</td></tr>

<tr><td>CELL[6].OUT_TMIN[0]</td><td>PLLXP[0].TESTOUT2</td></tr>

<tr><td>CELL[6].OUT_TMIN[1]</td><td>PLLXP[0].TESTOUT3</td></tr>

<tr><td>CELL[6].OUT_TMIN[2]</td><td>PLLXP[0].TESTOUT4</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].TESTIN4</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].TESTIN5</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].TESTIN6</td></tr>

<tr><td>CELL[6].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].TESTIN7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[0]</td><td>PLLXP[0].SCANMODEB</td></tr>

<tr><td>CELL[7].OUT_TMIN[0]</td><td>PLLXP[0].DOUT15</td></tr>

<tr><td>CELL[7].OUT_TMIN[1]</td><td>PLLXP[0].TESTOUT0</td></tr>

<tr><td>CELL[7].OUT_TMIN[2]</td><td>PLLXP[0].TESTOUT1</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].TESTIN0</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].TESTIN1</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].TESTIN2</td></tr>

<tr><td>CELL[7].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].TESTIN3</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[0]</td><td>PLLXP[0].SCANENB</td></tr>

<tr><td>CELL[8].OUT_TMIN[0]</td><td>PLLXP[0].DOUT12</td></tr>

<tr><td>CELL[8].OUT_TMIN[1]</td><td>PLLXP[0].DOUT13</td></tr>

<tr><td>CELL[8].OUT_TMIN[2]</td><td>PLLXP[0].DOUT14</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].DADDR4</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].DADDR5</td></tr>

<tr><td>CELL[8].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].DADDR6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[0]</td><td>PLLXP[0].SCANIN</td></tr>

<tr><td>CELL[9].OUT_TMIN[0]</td><td>PLLXP[0].DOUT9</td></tr>

<tr><td>CELL[9].OUT_TMIN[1]</td><td>PLLXP[0].DOUT10</td></tr>

<tr><td>CELL[9].OUT_TMIN[2]</td><td>PLLXP[0].DOUT11</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].DADDR0</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].DADDR1</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].DADDR2</td></tr>

<tr><td>CELL[9].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].DADDR3</td></tr>

<tr><td>CELL[10].OUT_TMIN[0]</td><td>PLLXP[0].DOUT6</td></tr>

<tr><td>CELL[10].OUT_TMIN[1]</td><td>PLLXP[0].DOUT7</td></tr>

<tr><td>CELL[10].OUT_TMIN[2]</td><td>PLLXP[0].DOUT8</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].DI12</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].DI13</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].DI14</td></tr>

<tr><td>CELL[10].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].DI15</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[0]</td><td>PLLXP[0].DWE</td></tr>

<tr><td>CELL[11].OUT_TMIN[0]</td><td>PLLXP[0].DOUT3</td></tr>

<tr><td>CELL[11].OUT_TMIN[1]</td><td>PLLXP[0].DOUT4</td></tr>

<tr><td>CELL[11].OUT_TMIN[2]</td><td>PLLXP[0].DOUT5</td></tr>

<tr><td>CELL[11].IMUX_CTRL[0]</td><td>PLLXP[0].DCLK</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].DI8</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].DI9</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].DI10</td></tr>

<tr><td>CELL[11].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].DI11</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[0]</td><td>PLLXP[0].DEN</td></tr>

<tr><td>CELL[12].OUT_TMIN[0]</td><td>PLLXP[0].DOUT0</td></tr>

<tr><td>CELL[12].OUT_TMIN[1]</td><td>PLLXP[0].DOUT1</td></tr>

<tr><td>CELL[12].OUT_TMIN[2]</td><td>PLLXP[0].DOUT2</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].DI4</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].DI5</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].DI6</td></tr>

<tr><td>CELL[12].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].DI7</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[0]</td><td>PLLXP[0].PWRDWN</td></tr>

<tr><td>CELL[13].OUT_TMIN[0]</td><td>PLLXP[0].LOCKED</td></tr>

<tr><td>CELL[13].OUT_TMIN[1]</td><td>PLLXP[0].DRDY</td></tr>

<tr><td>CELL[13].OUT_TMIN[2]</td><td>PLLXP[0].SCANOUT</td></tr>

<tr><td>CELL[13].IMUX_CTRL[0]</td><td>PLLXP[0].SCANCLK</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[0]</td><td>PLLXP[0].DI0</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[1]</td><td>PLLXP[0].DI1</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[2]</td><td>PLLXP[0].DI2</td></tr>

<tr><td>CELL[13].IMUX_BYP_DELAY[3]</td><td>PLLXP[0].DI3</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[0]</td><td>PLLXP[0].RST</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].TESTIN28</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].TESTIN29</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].TESTIN30</td></tr>

<tr><td>CELL[14].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].TESTIN31</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].TESTIN24</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].TESTIN25</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].TESTIN26</td></tr>

<tr><td>CELL[15].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].TESTIN27</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[0]</td><td>PLLXP[1].CLKOUTPHY_EN</td></tr>

<tr><td>CELL[16].OUT_TMIN[0]</td><td>PLLXP[1].TESTOUT14</td></tr>

<tr><td>CELL[16].OUT_TMIN[1]</td><td>PLLXP[1].TESTOUT15</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].TESTIN20</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].TESTIN21</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].TESTIN22</td></tr>

<tr><td>CELL[16].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].TESTIN23</td></tr>

<tr><td>CELL[17].OUT_TMIN[0]</td><td>PLLXP[1].TESTOUT11</td></tr>

<tr><td>CELL[17].OUT_TMIN[1]</td><td>PLLXP[1].TESTOUT12</td></tr>

<tr><td>CELL[17].OUT_TMIN[2]</td><td>PLLXP[1].TESTOUT13</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].TESTIN16</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].TESTIN17</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].TESTIN18</td></tr>

<tr><td>CELL[17].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].TESTIN19</td></tr>

<tr><td>CELL[18].OUT_TMIN[0]</td><td>PLLXP[1].TESTOUT8</td></tr>

<tr><td>CELL[18].OUT_TMIN[1]</td><td>PLLXP[1].TESTOUT9</td></tr>

<tr><td>CELL[18].OUT_TMIN[2]</td><td>PLLXP[1].TESTOUT10</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].TESTIN12</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].TESTIN13</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].TESTIN14</td></tr>

<tr><td>CELL[18].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].TESTIN15</td></tr>

<tr><td>CELL[19].OUT_TMIN[0]</td><td>PLLXP[1].TESTOUT5</td></tr>

<tr><td>CELL[19].OUT_TMIN[1]</td><td>PLLXP[1].TESTOUT6</td></tr>

<tr><td>CELL[19].OUT_TMIN[2]</td><td>PLLXP[1].TESTOUT7</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].TESTIN8</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].TESTIN9</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].TESTIN10</td></tr>

<tr><td>CELL[19].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].TESTIN11</td></tr>

<tr><td>CELL[20].OUT_TMIN[0]</td><td>PLLXP[1].TESTOUT2</td></tr>

<tr><td>CELL[20].OUT_TMIN[1]</td><td>PLLXP[1].TESTOUT3</td></tr>

<tr><td>CELL[20].OUT_TMIN[2]</td><td>PLLXP[1].TESTOUT4</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].TESTIN4</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].TESTIN5</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].TESTIN6</td></tr>

<tr><td>CELL[20].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].TESTIN7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[0]</td><td>PLLXP[1].SCANMODEB</td></tr>

<tr><td>CELL[21].OUT_TMIN[0]</td><td>PLLXP[1].DOUT15</td></tr>

<tr><td>CELL[21].OUT_TMIN[1]</td><td>PLLXP[1].TESTOUT0</td></tr>

<tr><td>CELL[21].OUT_TMIN[2]</td><td>PLLXP[1].TESTOUT1</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].TESTIN0</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].TESTIN1</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].TESTIN2</td></tr>

<tr><td>CELL[21].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].TESTIN3</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[0]</td><td>PLLXP[1].SCANENB</td></tr>

<tr><td>CELL[22].OUT_TMIN[0]</td><td>PLLXP[1].DOUT12</td></tr>

<tr><td>CELL[22].OUT_TMIN[1]</td><td>PLLXP[1].DOUT13</td></tr>

<tr><td>CELL[22].OUT_TMIN[2]</td><td>PLLXP[1].DOUT14</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].DADDR4</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].DADDR5</td></tr>

<tr><td>CELL[22].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].DADDR6</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[0]</td><td>PLLXP[1].SCANIN</td></tr>

<tr><td>CELL[23].OUT_TMIN[0]</td><td>PLLXP[1].DOUT9</td></tr>

<tr><td>CELL[23].OUT_TMIN[1]</td><td>PLLXP[1].DOUT10</td></tr>

<tr><td>CELL[23].OUT_TMIN[2]</td><td>PLLXP[1].DOUT11</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].DADDR0</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].DADDR1</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].DADDR2</td></tr>

<tr><td>CELL[23].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].DADDR3</td></tr>

<tr><td>CELL[24].OUT_TMIN[0]</td><td>PLLXP[1].DOUT6</td></tr>

<tr><td>CELL[24].OUT_TMIN[1]</td><td>PLLXP[1].DOUT7</td></tr>

<tr><td>CELL[24].OUT_TMIN[2]</td><td>PLLXP[1].DOUT8</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].DI12</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].DI13</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].DI14</td></tr>

<tr><td>CELL[24].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].DI15</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[0]</td><td>PLLXP[1].DWE</td></tr>

<tr><td>CELL[25].OUT_TMIN[0]</td><td>PLLXP[1].DOUT3</td></tr>

<tr><td>CELL[25].OUT_TMIN[1]</td><td>PLLXP[1].DOUT4</td></tr>

<tr><td>CELL[25].OUT_TMIN[2]</td><td>PLLXP[1].DOUT5</td></tr>

<tr><td>CELL[25].IMUX_CTRL[0]</td><td>PLLXP[1].DCLK</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].DI8</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].DI9</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].DI10</td></tr>

<tr><td>CELL[25].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].DI11</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[0]</td><td>PLLXP[1].DEN</td></tr>

<tr><td>CELL[26].OUT_TMIN[0]</td><td>PLLXP[1].DOUT0</td></tr>

<tr><td>CELL[26].OUT_TMIN[1]</td><td>PLLXP[1].DOUT1</td></tr>

<tr><td>CELL[26].OUT_TMIN[2]</td><td>PLLXP[1].DOUT2</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].DI4</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].DI5</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].DI6</td></tr>

<tr><td>CELL[26].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].DI7</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[0]</td><td>PLLXP[1].PWRDWN</td></tr>

<tr><td>CELL[27].OUT_TMIN[0]</td><td>PLLXP[1].LOCKED</td></tr>

<tr><td>CELL[27].OUT_TMIN[1]</td><td>PLLXP[1].DRDY</td></tr>

<tr><td>CELL[27].OUT_TMIN[2]</td><td>PLLXP[1].SCANOUT</td></tr>

<tr><td>CELL[27].IMUX_CTRL[0]</td><td>PLLXP[1].SCANCLK</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[0]</td><td>PLLXP[1].DI0</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[1]</td><td>PLLXP[1].DI1</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[2]</td><td>PLLXP[1].DI2</td></tr>

<tr><td>CELL[27].IMUX_BYP_DELAY[3]</td><td>PLLXP[1].DI3</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[0]</td><td>PLLXP[1].RST</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[0].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[17]</td><td>BUFCE_ROW_CMT[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[18]</td><td>BUFCE_ROW_CMT[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[19]</td><td>BUFCE_ROW_CMT[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[20]</td><td>BUFCE_ROW_CMT[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[21]</td><td>BUFCE_ROW_CMT[4].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[22]</td><td>BUFCE_ROW_CMT[5].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[23]</td><td>BUFCE_ROW_CMT[6].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[24]</td><td>BUFCE_ROW_CMT[7].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[25]</td><td>BUFCE_ROW_CMT[8].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[26]</td><td>BUFCE_ROW_CMT[9].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[27]</td><td>BUFCE_ROW_CMT[10].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[28]</td><td>BUFCE_ROW_CMT[11].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[29]</td><td>BUFCE_ROW_CMT[12].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[30]</td><td>BUFCE_ROW_CMT[13].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[31]</td><td>BUFCE_ROW_CMT[14].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[32]</td><td>BUFCE_ROW_CMT[15].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[33]</td><td>BUFCE_ROW_CMT[16].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[34]</td><td>BUFCE_ROW_CMT[17].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[35]</td><td>BUFCE_ROW_CMT[18].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[36]</td><td>BUFCE_ROW_CMT[19].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[37]</td><td>BUFCE_ROW_CMT[20].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[38]</td><td>BUFCE_ROW_CMT[21].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[39]</td><td>BUFCE_ROW_CMT[22].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[40]</td><td>BUFCE_ROW_CMT[23].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[41]</td><td>BUFGCE_DIV[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[42]</td><td>BUFGCE_DIV[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[43]</td><td>BUFGCE_DIV[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[44]</td><td>BUFGCE_DIV[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[45]</td><td>BUFGCTRL[0].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[46]</td><td>BUFGCTRL[1].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[47]</td><td>BUFGCTRL[2].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[1].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[17]</td><td>BUFGCTRL[3].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[18]</td><td>BUFGCTRL[4].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[19]</td><td>BUFGCTRL[5].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[20]</td><td>BUFGCTRL[6].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[21]</td><td>BUFGCTRL[7].SEL1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[22]</td><td>BUFGCTRL[0].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[23]</td><td>BUFGCTRL[1].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[24]</td><td>BUFGCTRL[2].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[25]</td><td>BUFGCTRL[3].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[26]</td><td>BUFGCTRL[4].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[27]</td><td>BUFGCTRL[5].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[28]</td><td>BUFGCTRL[6].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[29]</td><td>BUFGCTRL[7].SEL0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[30]</td><td>BUFGCTRL[0].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[31]</td><td>BUFGCTRL[1].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[32]</td><td>BUFGCTRL[2].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[33]</td><td>BUFGCTRL[3].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[34]</td><td>BUFGCTRL[4].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[35]</td><td>BUFGCTRL[5].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[36]</td><td>BUFGCTRL[6].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[37]</td><td>BUFGCTRL[7].IGNORE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[38]</td><td>BUFGCTRL[0].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[39]</td><td>BUFGCTRL[1].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[40]</td><td>BUFGCTRL[2].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[41]</td><td>BUFGCTRL[3].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[42]</td><td>BUFGCTRL[4].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[43]</td><td>BUFGCTRL[5].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[44]</td><td>BUFGCTRL[6].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[45]</td><td>BUFGCTRL[7].IGNORE0_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[46]</td><td>BUFGCTRL[0].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[47]</td><td>BUFGCTRL[1].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[2].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[17]</td><td>BUFGCTRL[2].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[18]</td><td>BUFGCTRL[3].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[19]</td><td>BUFGCTRL[4].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[20]</td><td>BUFGCTRL[5].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[21]</td><td>BUFGCTRL[6].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[22]</td><td>BUFGCTRL[7].CE1_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[23]</td><td>BUFGCTRL[0].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[24]</td><td>BUFGCTRL[1].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[25]</td><td>BUFGCTRL[2].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[26]</td><td>BUFGCTRL[3].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[27]</td><td>BUFGCTRL[4].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[28]</td><td>BUFGCTRL[5].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[29]</td><td>BUFGCTRL[6].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[30]</td><td>BUFGCTRL[7].CE0_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[31]</td><td>BUFGCE[0].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[32]</td><td>BUFGCE[1].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[33]</td><td>BUFGCE[2].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[34]</td><td>BUFGCE[3].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[35]</td><td>BUFGCE[4].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[36]</td><td>BUFGCE[5].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[37]</td><td>BUFGCE[6].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[38]</td><td>BUFGCE[7].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[39]</td><td>BUFGCE[8].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[40]</td><td>BUFGCE[9].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[41]</td><td>BUFGCE[10].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[42]</td><td>BUFGCE[11].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[43]</td><td>BUFGCE[12].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[44]</td><td>BUFGCE[13].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[45]</td><td>BUFGCE[14].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[46]</td><td>BUFGCE[15].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[47]</td><td>BUFGCE[16].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[30].IMUX_RCLK[16]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST0, BUFCE_ROW_CMT[1].OPT_DELAY_TEST0, BUFCE_ROW_CMT[2].OPT_DELAY_TEST0, BUFCE_ROW_CMT[6].OPT_DELAY_TEST0, BUFCE_ROW_CMT[7].OPT_DELAY_TEST0, BUFCE_ROW_CMT[8].OPT_DELAY_TEST0, BUFCE_ROW_CMT[12].OPT_DELAY_TEST0, BUFCE_ROW_CMT[13].OPT_DELAY_TEST0, BUFCE_ROW_CMT[14].OPT_DELAY_TEST0, BUFCE_ROW_CMT[18].OPT_DELAY_TEST0, BUFCE_ROW_CMT[19].OPT_DELAY_TEST0, BUFCE_ROW_CMT[20].OPT_DELAY_TEST0</td></tr>

<tr><td>CELL[30].IMUX_RCLK[17]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST0, BUFCE_ROW_CMT[4].OPT_DELAY_TEST0, BUFCE_ROW_CMT[5].OPT_DELAY_TEST0, BUFCE_ROW_CMT[9].OPT_DELAY_TEST0, BUFCE_ROW_CMT[10].OPT_DELAY_TEST0, BUFCE_ROW_CMT[11].OPT_DELAY_TEST0, BUFCE_ROW_CMT[15].OPT_DELAY_TEST0, BUFCE_ROW_CMT[16].OPT_DELAY_TEST0, BUFCE_ROW_CMT[17].OPT_DELAY_TEST0, BUFCE_ROW_CMT[21].OPT_DELAY_TEST0, BUFCE_ROW_CMT[22].OPT_DELAY_TEST0, BUFCE_ROW_CMT[23].OPT_DELAY_TEST0</td></tr>

<tr><td>CELL[30].IMUX_RCLK[18]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST1, BUFCE_ROW_CMT[1].OPT_DELAY_TEST1, BUFCE_ROW_CMT[2].OPT_DELAY_TEST1, BUFCE_ROW_CMT[6].OPT_DELAY_TEST1, BUFCE_ROW_CMT[7].OPT_DELAY_TEST1, BUFCE_ROW_CMT[8].OPT_DELAY_TEST1, BUFCE_ROW_CMT[12].OPT_DELAY_TEST1, BUFCE_ROW_CMT[13].OPT_DELAY_TEST1, BUFCE_ROW_CMT[14].OPT_DELAY_TEST1, BUFCE_ROW_CMT[18].OPT_DELAY_TEST1, BUFCE_ROW_CMT[19].OPT_DELAY_TEST1, BUFCE_ROW_CMT[20].OPT_DELAY_TEST1</td></tr>

<tr><td>CELL[30].IMUX_RCLK[19]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST1, BUFCE_ROW_CMT[4].OPT_DELAY_TEST1, BUFCE_ROW_CMT[5].OPT_DELAY_TEST1, BUFCE_ROW_CMT[9].OPT_DELAY_TEST1, BUFCE_ROW_CMT[10].OPT_DELAY_TEST1, BUFCE_ROW_CMT[11].OPT_DELAY_TEST1, BUFCE_ROW_CMT[15].OPT_DELAY_TEST1, BUFCE_ROW_CMT[16].OPT_DELAY_TEST1, BUFCE_ROW_CMT[17].OPT_DELAY_TEST1, BUFCE_ROW_CMT[21].OPT_DELAY_TEST1, BUFCE_ROW_CMT[22].OPT_DELAY_TEST1, BUFCE_ROW_CMT[23].OPT_DELAY_TEST1</td></tr>

<tr><td>CELL[30].IMUX_RCLK[20]</td><td>BUFCE_ROW_CMT[0].OPT_DELAY_TEST2, BUFCE_ROW_CMT[1].OPT_DELAY_TEST2, BUFCE_ROW_CMT[2].OPT_DELAY_TEST2, BUFCE_ROW_CMT[6].OPT_DELAY_TEST2, BUFCE_ROW_CMT[7].OPT_DELAY_TEST2, BUFCE_ROW_CMT[8].OPT_DELAY_TEST2, BUFCE_ROW_CMT[12].OPT_DELAY_TEST2, BUFCE_ROW_CMT[13].OPT_DELAY_TEST2, BUFCE_ROW_CMT[14].OPT_DELAY_TEST2, BUFCE_ROW_CMT[18].OPT_DELAY_TEST2, BUFCE_ROW_CMT[19].OPT_DELAY_TEST2, BUFCE_ROW_CMT[20].OPT_DELAY_TEST2</td></tr>

<tr><td>CELL[30].IMUX_RCLK[21]</td><td>BUFCE_ROW_CMT[3].OPT_DELAY_TEST2, BUFCE_ROW_CMT[4].OPT_DELAY_TEST2, BUFCE_ROW_CMT[5].OPT_DELAY_TEST2, BUFCE_ROW_CMT[9].OPT_DELAY_TEST2, BUFCE_ROW_CMT[10].OPT_DELAY_TEST2, BUFCE_ROW_CMT[11].OPT_DELAY_TEST2, BUFCE_ROW_CMT[15].OPT_DELAY_TEST2, BUFCE_ROW_CMT[16].OPT_DELAY_TEST2, BUFCE_ROW_CMT[17].OPT_DELAY_TEST2, BUFCE_ROW_CMT[21].OPT_DELAY_TEST2, BUFCE_ROW_CMT[22].OPT_DELAY_TEST2, BUFCE_ROW_CMT[23].OPT_DELAY_TEST2</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[0]</td><td>BUFGCE_DIV[3].RST_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[17]</td><td>BUFGCE[17].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[18]</td><td>BUFGCE[18].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[19]</td><td>BUFGCE[19].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[20]</td><td>BUFGCE[20].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[21]</td><td>BUFGCE[21].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[22]</td><td>BUFGCE[22].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[23]</td><td>BUFGCE[23].CE_PRE_OPTINV</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[24]</td><td>BUFGCE[0].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[25]</td><td>BUFGCE[1].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[26]</td><td>BUFGCE[2].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[27]</td><td>BUFGCE[3].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[28]</td><td>BUFGCE[4].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[29]</td><td>BUFGCE[5].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[30]</td><td>BUFGCE[6].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[31]</td><td>BUFGCE[7].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[32]</td><td>BUFGCE[8].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[33]</td><td>BUFGCE[9].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[34]</td><td>BUFGCE[10].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[35]</td><td>BUFGCE[11].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[36]</td><td>BUFGCE[12].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[37]</td><td>BUFGCE[13].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[38]</td><td>BUFGCE[14].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[39]</td><td>BUFGCE[15].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[40]</td><td>BUFGCE[16].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[41]</td><td>BUFGCE[17].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[42]</td><td>BUFGCE[18].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[43]</td><td>BUFGCE[19].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[44]</td><td>BUFGCE[20].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[45]</td><td>BUFGCE[21].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[46]</td><td>BUFGCE[22].CLK_IN_CKINT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[47]</td><td>BUFGCE[23].CLK_IN_CKINT</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[0]</td><td>ABUS_SWITCH_CMT.TEST_ANALOGBUS_SEL_B</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN28</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN29</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN30</td></tr>

<tr><td>CELL[41].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN31</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[0]</td><td>MMCM.CLKINSEL</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN24</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN25</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN26</td></tr>

<tr><td>CELL[42].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN27</td></tr>

<tr><td>CELL[43].OUT_TMIN[0]</td><td>MMCM.TESTOUT14</td></tr>

<tr><td>CELL[43].OUT_TMIN[1]</td><td>MMCM.TESTOUT15</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN20</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN21</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN22</td></tr>

<tr><td>CELL[43].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN23</td></tr>

<tr><td>CELL[44].OUT_TMIN[0]</td><td>MMCM.TESTOUT11</td></tr>

<tr><td>CELL[44].OUT_TMIN[1]</td><td>MMCM.TESTOUT12</td></tr>

<tr><td>CELL[44].OUT_TMIN[2]</td><td>MMCM.TESTOUT13</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN16</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN17</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN18</td></tr>

<tr><td>CELL[44].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN19</td></tr>

<tr><td>CELL[45].OUT_TMIN[0]</td><td>MMCM.TESTOUT8</td></tr>

<tr><td>CELL[45].OUT_TMIN[1]</td><td>MMCM.TESTOUT9</td></tr>

<tr><td>CELL[45].OUT_TMIN[2]</td><td>MMCM.TESTOUT10</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN12</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN13</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN14</td></tr>

<tr><td>CELL[45].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN15</td></tr>

<tr><td>CELL[46].OUT_TMIN[0]</td><td>MMCM.TESTOUT5</td></tr>

<tr><td>CELL[46].OUT_TMIN[1]</td><td>MMCM.TESTOUT6</td></tr>

<tr><td>CELL[46].OUT_TMIN[2]</td><td>MMCM.TESTOUT7</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN8</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN9</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN10</td></tr>

<tr><td>CELL[46].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN11</td></tr>

<tr><td>CELL[47].OUT_TMIN[0]</td><td>MMCM.TESTOUT2</td></tr>

<tr><td>CELL[47].OUT_TMIN[1]</td><td>MMCM.TESTOUT3</td></tr>

<tr><td>CELL[47].OUT_TMIN[2]</td><td>MMCM.TESTOUT4</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN4</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN5</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN6</td></tr>

<tr><td>CELL[47].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN7</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANMODEB</td></tr>

<tr><td>CELL[48].OUT_TMIN[0]</td><td>MMCM.DOUT15</td></tr>

<tr><td>CELL[48].OUT_TMIN[1]</td><td>MMCM.TESTOUT0</td></tr>

<tr><td>CELL[48].OUT_TMIN[2]</td><td>MMCM.TESTOUT1</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[0]</td><td>MMCM.TESTIN0</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[1]</td><td>MMCM.TESTIN1</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[2]</td><td>MMCM.TESTIN2</td></tr>

<tr><td>CELL[48].IMUX_BYP_DELAY[3]</td><td>MMCM.TESTIN3</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANENB</td></tr>

<tr><td>CELL[49].OUT_TMIN[0]</td><td>MMCM.DOUT12</td></tr>

<tr><td>CELL[49].OUT_TMIN[1]</td><td>MMCM.DOUT13</td></tr>

<tr><td>CELL[49].OUT_TMIN[2]</td><td>MMCM.DOUT14</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[0]</td><td>MMCM.DADDR4</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[1]</td><td>MMCM.DADDR5</td></tr>

<tr><td>CELL[49].IMUX_BYP_DELAY[2]</td><td>MMCM.DADDR6</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[0]</td><td>MMCM.SCANIN</td></tr>

<tr><td>CELL[50].OUT_TMIN[0]</td><td>MMCM.DOUT9</td></tr>

<tr><td>CELL[50].OUT_TMIN[1]</td><td>MMCM.DOUT10</td></tr>

<tr><td>CELL[50].OUT_TMIN[2]</td><td>MMCM.DOUT11</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[0]</td><td>MMCM.DADDR0</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[1]</td><td>MMCM.DADDR1</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[2]</td><td>MMCM.DADDR2</td></tr>

<tr><td>CELL[50].IMUX_BYP_DELAY[3]</td><td>MMCM.DADDR3</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[0]</td><td>MMCM.CDDCREQ</td></tr>

<tr><td>CELL[51].OUT_TMIN[0]</td><td>MMCM.DOUT6</td></tr>

<tr><td>CELL[51].OUT_TMIN[1]</td><td>MMCM.DOUT7</td></tr>

<tr><td>CELL[51].OUT_TMIN[2]</td><td>MMCM.DOUT8</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[0]</td><td>MMCM.DI12</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[1]</td><td>MMCM.DI13</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[2]</td><td>MMCM.DI14</td></tr>

<tr><td>CELL[51].IMUX_BYP_DELAY[3]</td><td>MMCM.DI15</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[0]</td><td>MMCM.DWE</td></tr>

<tr><td>CELL[52].OUT_TMIN[0]</td><td>MMCM.DOUT3</td></tr>

<tr><td>CELL[52].OUT_TMIN[1]</td><td>MMCM.DOUT4</td></tr>

<tr><td>CELL[52].OUT_TMIN[2]</td><td>MMCM.DOUT5</td></tr>

<tr><td>CELL[52].IMUX_CTRL[0]</td><td>MMCM.DCLK</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[0]</td><td>MMCM.DI8</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[1]</td><td>MMCM.DI9</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[2]</td><td>MMCM.DI10</td></tr>

<tr><td>CELL[52].IMUX_BYP_DELAY[3]</td><td>MMCM.DI11</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[0]</td><td>MMCM.DEN</td></tr>

<tr><td>CELL[53].OUT_TMIN[0]</td><td>MMCM.DOUT0</td></tr>

<tr><td>CELL[53].OUT_TMIN[1]</td><td>MMCM.DOUT1</td></tr>

<tr><td>CELL[53].OUT_TMIN[2]</td><td>MMCM.DOUT2</td></tr>

<tr><td>CELL[53].IMUX_CTRL[0]</td><td>MMCM.PSCLK</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[0]</td><td>MMCM.DI4</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[1]</td><td>MMCM.DI5</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[2]</td><td>MMCM.DI6</td></tr>

<tr><td>CELL[53].IMUX_BYP_DELAY[3]</td><td>MMCM.DI7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[0]</td><td>MMCM.PWRDWN</td></tr>

<tr><td>CELL[54].OUT_TMIN[0]</td><td>MMCM.LOCKED</td></tr>

<tr><td>CELL[54].OUT_TMIN[1]</td><td>MMCM.DRDY</td></tr>

<tr><td>CELL[54].OUT_TMIN[2]</td><td>MMCM.SCANOUT</td></tr>

<tr><td>CELL[54].IMUX_CTRL[0]</td><td>MMCM.SCANCLK</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[0]</td><td>MMCM.DI0</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[1]</td><td>MMCM.DI1</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[2]</td><td>MMCM.DI2</td></tr>

<tr><td>CELL[54].IMUX_BYP_DELAY[3]</td><td>MMCM.DI3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[0]</td><td>MMCM.RST</td></tr>

<tr><td>CELL[55].OUT_TMIN[0]</td><td>MMCM.CLKFBSTOPPED</td></tr>

<tr><td>CELL[55].OUT_TMIN[1]</td><td>MMCM.CLKINSTOPPED</td></tr>

<tr><td>CELL[55].OUT_TMIN[2]</td><td>MMCM.PSDONE</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[0]</td><td>MMCM.PSINCDEC</td></tr>

<tr><td>CELL[56].OUT_TMIN[0]</td><td>MMCM.CDDCDONE</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[0]</td><td>MMCM.PSEN</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../ultrascaleplus/io/xp5io.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../ultrascaleplus/center.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../ultrascaleplus/io/xp5io.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../ultrascaleplus/center.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
