#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a633124c80 .scope module, "layer1_discriminator_tb" "layer1_discriminator_tb" 2 3;
 .timescale -9 -12;
v000001a6331a6c10_0 .var "clk", 0 0;
v000001a6331a72f0_0 .net "done", 0 0, v000001a6331a59f0_0;  1 drivers
v000001a6331a5e50_0 .var/s "flat_input", 4095 0;
v000001a6331a6cb0_0 .net/s "flat_output", 2047 0, v000001a6331a74d0_0;  1 drivers
v000001a6331a6d50_0 .var/i "i_pack", 31 0;
v000001a6331a7110 .array/s "inputs", 255 0, 15 0;
v000001a6331a7390_0 .var/i "k", 31 0;
v000001a6331a6710_0 .var/i "m", 31 0;
v000001a6331a6df0_0 .var "rst", 0 0;
v000001a6331a5d10_0 .var "start", 0 0;
E_000001a633151470 .event anyedge, v000001a6331a59f0_0;
E_000001a6331514f0 .event posedge, v000001a6331a6b70_0;
v000001a6331a7110_0 .array/port v000001a6331a7110, 0;
v000001a6331a7110_1 .array/port v000001a6331a7110, 1;
v000001a6331a7110_2 .array/port v000001a6331a7110, 2;
v000001a6331a7110_3 .array/port v000001a6331a7110, 3;
E_000001a633151c70/0 .event anyedge, v000001a6331a7110_0, v000001a6331a7110_1, v000001a6331a7110_2, v000001a6331a7110_3;
v000001a6331a7110_4 .array/port v000001a6331a7110, 4;
v000001a6331a7110_5 .array/port v000001a6331a7110, 5;
v000001a6331a7110_6 .array/port v000001a6331a7110, 6;
v000001a6331a7110_7 .array/port v000001a6331a7110, 7;
E_000001a633151c70/1 .event anyedge, v000001a6331a7110_4, v000001a6331a7110_5, v000001a6331a7110_6, v000001a6331a7110_7;
v000001a6331a7110_8 .array/port v000001a6331a7110, 8;
v000001a6331a7110_9 .array/port v000001a6331a7110, 9;
v000001a6331a7110_10 .array/port v000001a6331a7110, 10;
v000001a6331a7110_11 .array/port v000001a6331a7110, 11;
E_000001a633151c70/2 .event anyedge, v000001a6331a7110_8, v000001a6331a7110_9, v000001a6331a7110_10, v000001a6331a7110_11;
v000001a6331a7110_12 .array/port v000001a6331a7110, 12;
v000001a6331a7110_13 .array/port v000001a6331a7110, 13;
v000001a6331a7110_14 .array/port v000001a6331a7110, 14;
v000001a6331a7110_15 .array/port v000001a6331a7110, 15;
E_000001a633151c70/3 .event anyedge, v000001a6331a7110_12, v000001a6331a7110_13, v000001a6331a7110_14, v000001a6331a7110_15;
v000001a6331a7110_16 .array/port v000001a6331a7110, 16;
v000001a6331a7110_17 .array/port v000001a6331a7110, 17;
v000001a6331a7110_18 .array/port v000001a6331a7110, 18;
v000001a6331a7110_19 .array/port v000001a6331a7110, 19;
E_000001a633151c70/4 .event anyedge, v000001a6331a7110_16, v000001a6331a7110_17, v000001a6331a7110_18, v000001a6331a7110_19;
v000001a6331a7110_20 .array/port v000001a6331a7110, 20;
v000001a6331a7110_21 .array/port v000001a6331a7110, 21;
v000001a6331a7110_22 .array/port v000001a6331a7110, 22;
v000001a6331a7110_23 .array/port v000001a6331a7110, 23;
E_000001a633151c70/5 .event anyedge, v000001a6331a7110_20, v000001a6331a7110_21, v000001a6331a7110_22, v000001a6331a7110_23;
v000001a6331a7110_24 .array/port v000001a6331a7110, 24;
v000001a6331a7110_25 .array/port v000001a6331a7110, 25;
v000001a6331a7110_26 .array/port v000001a6331a7110, 26;
v000001a6331a7110_27 .array/port v000001a6331a7110, 27;
E_000001a633151c70/6 .event anyedge, v000001a6331a7110_24, v000001a6331a7110_25, v000001a6331a7110_26, v000001a6331a7110_27;
v000001a6331a7110_28 .array/port v000001a6331a7110, 28;
v000001a6331a7110_29 .array/port v000001a6331a7110, 29;
v000001a6331a7110_30 .array/port v000001a6331a7110, 30;
v000001a6331a7110_31 .array/port v000001a6331a7110, 31;
E_000001a633151c70/7 .event anyedge, v000001a6331a7110_28, v000001a6331a7110_29, v000001a6331a7110_30, v000001a6331a7110_31;
v000001a6331a7110_32 .array/port v000001a6331a7110, 32;
v000001a6331a7110_33 .array/port v000001a6331a7110, 33;
v000001a6331a7110_34 .array/port v000001a6331a7110, 34;
v000001a6331a7110_35 .array/port v000001a6331a7110, 35;
E_000001a633151c70/8 .event anyedge, v000001a6331a7110_32, v000001a6331a7110_33, v000001a6331a7110_34, v000001a6331a7110_35;
v000001a6331a7110_36 .array/port v000001a6331a7110, 36;
v000001a6331a7110_37 .array/port v000001a6331a7110, 37;
v000001a6331a7110_38 .array/port v000001a6331a7110, 38;
v000001a6331a7110_39 .array/port v000001a6331a7110, 39;
E_000001a633151c70/9 .event anyedge, v000001a6331a7110_36, v000001a6331a7110_37, v000001a6331a7110_38, v000001a6331a7110_39;
v000001a6331a7110_40 .array/port v000001a6331a7110, 40;
v000001a6331a7110_41 .array/port v000001a6331a7110, 41;
v000001a6331a7110_42 .array/port v000001a6331a7110, 42;
v000001a6331a7110_43 .array/port v000001a6331a7110, 43;
E_000001a633151c70/10 .event anyedge, v000001a6331a7110_40, v000001a6331a7110_41, v000001a6331a7110_42, v000001a6331a7110_43;
v000001a6331a7110_44 .array/port v000001a6331a7110, 44;
v000001a6331a7110_45 .array/port v000001a6331a7110, 45;
v000001a6331a7110_46 .array/port v000001a6331a7110, 46;
v000001a6331a7110_47 .array/port v000001a6331a7110, 47;
E_000001a633151c70/11 .event anyedge, v000001a6331a7110_44, v000001a6331a7110_45, v000001a6331a7110_46, v000001a6331a7110_47;
v000001a6331a7110_48 .array/port v000001a6331a7110, 48;
v000001a6331a7110_49 .array/port v000001a6331a7110, 49;
v000001a6331a7110_50 .array/port v000001a6331a7110, 50;
v000001a6331a7110_51 .array/port v000001a6331a7110, 51;
E_000001a633151c70/12 .event anyedge, v000001a6331a7110_48, v000001a6331a7110_49, v000001a6331a7110_50, v000001a6331a7110_51;
v000001a6331a7110_52 .array/port v000001a6331a7110, 52;
v000001a6331a7110_53 .array/port v000001a6331a7110, 53;
v000001a6331a7110_54 .array/port v000001a6331a7110, 54;
v000001a6331a7110_55 .array/port v000001a6331a7110, 55;
E_000001a633151c70/13 .event anyedge, v000001a6331a7110_52, v000001a6331a7110_53, v000001a6331a7110_54, v000001a6331a7110_55;
v000001a6331a7110_56 .array/port v000001a6331a7110, 56;
v000001a6331a7110_57 .array/port v000001a6331a7110, 57;
v000001a6331a7110_58 .array/port v000001a6331a7110, 58;
v000001a6331a7110_59 .array/port v000001a6331a7110, 59;
E_000001a633151c70/14 .event anyedge, v000001a6331a7110_56, v000001a6331a7110_57, v000001a6331a7110_58, v000001a6331a7110_59;
v000001a6331a7110_60 .array/port v000001a6331a7110, 60;
v000001a6331a7110_61 .array/port v000001a6331a7110, 61;
v000001a6331a7110_62 .array/port v000001a6331a7110, 62;
v000001a6331a7110_63 .array/port v000001a6331a7110, 63;
E_000001a633151c70/15 .event anyedge, v000001a6331a7110_60, v000001a6331a7110_61, v000001a6331a7110_62, v000001a6331a7110_63;
v000001a6331a7110_64 .array/port v000001a6331a7110, 64;
v000001a6331a7110_65 .array/port v000001a6331a7110, 65;
v000001a6331a7110_66 .array/port v000001a6331a7110, 66;
v000001a6331a7110_67 .array/port v000001a6331a7110, 67;
E_000001a633151c70/16 .event anyedge, v000001a6331a7110_64, v000001a6331a7110_65, v000001a6331a7110_66, v000001a6331a7110_67;
v000001a6331a7110_68 .array/port v000001a6331a7110, 68;
v000001a6331a7110_69 .array/port v000001a6331a7110, 69;
v000001a6331a7110_70 .array/port v000001a6331a7110, 70;
v000001a6331a7110_71 .array/port v000001a6331a7110, 71;
E_000001a633151c70/17 .event anyedge, v000001a6331a7110_68, v000001a6331a7110_69, v000001a6331a7110_70, v000001a6331a7110_71;
v000001a6331a7110_72 .array/port v000001a6331a7110, 72;
v000001a6331a7110_73 .array/port v000001a6331a7110, 73;
v000001a6331a7110_74 .array/port v000001a6331a7110, 74;
v000001a6331a7110_75 .array/port v000001a6331a7110, 75;
E_000001a633151c70/18 .event anyedge, v000001a6331a7110_72, v000001a6331a7110_73, v000001a6331a7110_74, v000001a6331a7110_75;
v000001a6331a7110_76 .array/port v000001a6331a7110, 76;
v000001a6331a7110_77 .array/port v000001a6331a7110, 77;
v000001a6331a7110_78 .array/port v000001a6331a7110, 78;
v000001a6331a7110_79 .array/port v000001a6331a7110, 79;
E_000001a633151c70/19 .event anyedge, v000001a6331a7110_76, v000001a6331a7110_77, v000001a6331a7110_78, v000001a6331a7110_79;
v000001a6331a7110_80 .array/port v000001a6331a7110, 80;
v000001a6331a7110_81 .array/port v000001a6331a7110, 81;
v000001a6331a7110_82 .array/port v000001a6331a7110, 82;
v000001a6331a7110_83 .array/port v000001a6331a7110, 83;
E_000001a633151c70/20 .event anyedge, v000001a6331a7110_80, v000001a6331a7110_81, v000001a6331a7110_82, v000001a6331a7110_83;
v000001a6331a7110_84 .array/port v000001a6331a7110, 84;
v000001a6331a7110_85 .array/port v000001a6331a7110, 85;
v000001a6331a7110_86 .array/port v000001a6331a7110, 86;
v000001a6331a7110_87 .array/port v000001a6331a7110, 87;
E_000001a633151c70/21 .event anyedge, v000001a6331a7110_84, v000001a6331a7110_85, v000001a6331a7110_86, v000001a6331a7110_87;
v000001a6331a7110_88 .array/port v000001a6331a7110, 88;
v000001a6331a7110_89 .array/port v000001a6331a7110, 89;
v000001a6331a7110_90 .array/port v000001a6331a7110, 90;
v000001a6331a7110_91 .array/port v000001a6331a7110, 91;
E_000001a633151c70/22 .event anyedge, v000001a6331a7110_88, v000001a6331a7110_89, v000001a6331a7110_90, v000001a6331a7110_91;
v000001a6331a7110_92 .array/port v000001a6331a7110, 92;
v000001a6331a7110_93 .array/port v000001a6331a7110, 93;
v000001a6331a7110_94 .array/port v000001a6331a7110, 94;
v000001a6331a7110_95 .array/port v000001a6331a7110, 95;
E_000001a633151c70/23 .event anyedge, v000001a6331a7110_92, v000001a6331a7110_93, v000001a6331a7110_94, v000001a6331a7110_95;
v000001a6331a7110_96 .array/port v000001a6331a7110, 96;
v000001a6331a7110_97 .array/port v000001a6331a7110, 97;
v000001a6331a7110_98 .array/port v000001a6331a7110, 98;
v000001a6331a7110_99 .array/port v000001a6331a7110, 99;
E_000001a633151c70/24 .event anyedge, v000001a6331a7110_96, v000001a6331a7110_97, v000001a6331a7110_98, v000001a6331a7110_99;
v000001a6331a7110_100 .array/port v000001a6331a7110, 100;
v000001a6331a7110_101 .array/port v000001a6331a7110, 101;
v000001a6331a7110_102 .array/port v000001a6331a7110, 102;
v000001a6331a7110_103 .array/port v000001a6331a7110, 103;
E_000001a633151c70/25 .event anyedge, v000001a6331a7110_100, v000001a6331a7110_101, v000001a6331a7110_102, v000001a6331a7110_103;
v000001a6331a7110_104 .array/port v000001a6331a7110, 104;
v000001a6331a7110_105 .array/port v000001a6331a7110, 105;
v000001a6331a7110_106 .array/port v000001a6331a7110, 106;
v000001a6331a7110_107 .array/port v000001a6331a7110, 107;
E_000001a633151c70/26 .event anyedge, v000001a6331a7110_104, v000001a6331a7110_105, v000001a6331a7110_106, v000001a6331a7110_107;
v000001a6331a7110_108 .array/port v000001a6331a7110, 108;
v000001a6331a7110_109 .array/port v000001a6331a7110, 109;
v000001a6331a7110_110 .array/port v000001a6331a7110, 110;
v000001a6331a7110_111 .array/port v000001a6331a7110, 111;
E_000001a633151c70/27 .event anyedge, v000001a6331a7110_108, v000001a6331a7110_109, v000001a6331a7110_110, v000001a6331a7110_111;
v000001a6331a7110_112 .array/port v000001a6331a7110, 112;
v000001a6331a7110_113 .array/port v000001a6331a7110, 113;
v000001a6331a7110_114 .array/port v000001a6331a7110, 114;
v000001a6331a7110_115 .array/port v000001a6331a7110, 115;
E_000001a633151c70/28 .event anyedge, v000001a6331a7110_112, v000001a6331a7110_113, v000001a6331a7110_114, v000001a6331a7110_115;
v000001a6331a7110_116 .array/port v000001a6331a7110, 116;
v000001a6331a7110_117 .array/port v000001a6331a7110, 117;
v000001a6331a7110_118 .array/port v000001a6331a7110, 118;
v000001a6331a7110_119 .array/port v000001a6331a7110, 119;
E_000001a633151c70/29 .event anyedge, v000001a6331a7110_116, v000001a6331a7110_117, v000001a6331a7110_118, v000001a6331a7110_119;
v000001a6331a7110_120 .array/port v000001a6331a7110, 120;
v000001a6331a7110_121 .array/port v000001a6331a7110, 121;
v000001a6331a7110_122 .array/port v000001a6331a7110, 122;
v000001a6331a7110_123 .array/port v000001a6331a7110, 123;
E_000001a633151c70/30 .event anyedge, v000001a6331a7110_120, v000001a6331a7110_121, v000001a6331a7110_122, v000001a6331a7110_123;
v000001a6331a7110_124 .array/port v000001a6331a7110, 124;
v000001a6331a7110_125 .array/port v000001a6331a7110, 125;
v000001a6331a7110_126 .array/port v000001a6331a7110, 126;
v000001a6331a7110_127 .array/port v000001a6331a7110, 127;
E_000001a633151c70/31 .event anyedge, v000001a6331a7110_124, v000001a6331a7110_125, v000001a6331a7110_126, v000001a6331a7110_127;
v000001a6331a7110_128 .array/port v000001a6331a7110, 128;
v000001a6331a7110_129 .array/port v000001a6331a7110, 129;
v000001a6331a7110_130 .array/port v000001a6331a7110, 130;
v000001a6331a7110_131 .array/port v000001a6331a7110, 131;
E_000001a633151c70/32 .event anyedge, v000001a6331a7110_128, v000001a6331a7110_129, v000001a6331a7110_130, v000001a6331a7110_131;
v000001a6331a7110_132 .array/port v000001a6331a7110, 132;
v000001a6331a7110_133 .array/port v000001a6331a7110, 133;
v000001a6331a7110_134 .array/port v000001a6331a7110, 134;
v000001a6331a7110_135 .array/port v000001a6331a7110, 135;
E_000001a633151c70/33 .event anyedge, v000001a6331a7110_132, v000001a6331a7110_133, v000001a6331a7110_134, v000001a6331a7110_135;
v000001a6331a7110_136 .array/port v000001a6331a7110, 136;
v000001a6331a7110_137 .array/port v000001a6331a7110, 137;
v000001a6331a7110_138 .array/port v000001a6331a7110, 138;
v000001a6331a7110_139 .array/port v000001a6331a7110, 139;
E_000001a633151c70/34 .event anyedge, v000001a6331a7110_136, v000001a6331a7110_137, v000001a6331a7110_138, v000001a6331a7110_139;
v000001a6331a7110_140 .array/port v000001a6331a7110, 140;
v000001a6331a7110_141 .array/port v000001a6331a7110, 141;
v000001a6331a7110_142 .array/port v000001a6331a7110, 142;
v000001a6331a7110_143 .array/port v000001a6331a7110, 143;
E_000001a633151c70/35 .event anyedge, v000001a6331a7110_140, v000001a6331a7110_141, v000001a6331a7110_142, v000001a6331a7110_143;
v000001a6331a7110_144 .array/port v000001a6331a7110, 144;
v000001a6331a7110_145 .array/port v000001a6331a7110, 145;
v000001a6331a7110_146 .array/port v000001a6331a7110, 146;
v000001a6331a7110_147 .array/port v000001a6331a7110, 147;
E_000001a633151c70/36 .event anyedge, v000001a6331a7110_144, v000001a6331a7110_145, v000001a6331a7110_146, v000001a6331a7110_147;
v000001a6331a7110_148 .array/port v000001a6331a7110, 148;
v000001a6331a7110_149 .array/port v000001a6331a7110, 149;
v000001a6331a7110_150 .array/port v000001a6331a7110, 150;
v000001a6331a7110_151 .array/port v000001a6331a7110, 151;
E_000001a633151c70/37 .event anyedge, v000001a6331a7110_148, v000001a6331a7110_149, v000001a6331a7110_150, v000001a6331a7110_151;
v000001a6331a7110_152 .array/port v000001a6331a7110, 152;
v000001a6331a7110_153 .array/port v000001a6331a7110, 153;
v000001a6331a7110_154 .array/port v000001a6331a7110, 154;
v000001a6331a7110_155 .array/port v000001a6331a7110, 155;
E_000001a633151c70/38 .event anyedge, v000001a6331a7110_152, v000001a6331a7110_153, v000001a6331a7110_154, v000001a6331a7110_155;
v000001a6331a7110_156 .array/port v000001a6331a7110, 156;
v000001a6331a7110_157 .array/port v000001a6331a7110, 157;
v000001a6331a7110_158 .array/port v000001a6331a7110, 158;
v000001a6331a7110_159 .array/port v000001a6331a7110, 159;
E_000001a633151c70/39 .event anyedge, v000001a6331a7110_156, v000001a6331a7110_157, v000001a6331a7110_158, v000001a6331a7110_159;
v000001a6331a7110_160 .array/port v000001a6331a7110, 160;
v000001a6331a7110_161 .array/port v000001a6331a7110, 161;
v000001a6331a7110_162 .array/port v000001a6331a7110, 162;
v000001a6331a7110_163 .array/port v000001a6331a7110, 163;
E_000001a633151c70/40 .event anyedge, v000001a6331a7110_160, v000001a6331a7110_161, v000001a6331a7110_162, v000001a6331a7110_163;
v000001a6331a7110_164 .array/port v000001a6331a7110, 164;
v000001a6331a7110_165 .array/port v000001a6331a7110, 165;
v000001a6331a7110_166 .array/port v000001a6331a7110, 166;
v000001a6331a7110_167 .array/port v000001a6331a7110, 167;
E_000001a633151c70/41 .event anyedge, v000001a6331a7110_164, v000001a6331a7110_165, v000001a6331a7110_166, v000001a6331a7110_167;
v000001a6331a7110_168 .array/port v000001a6331a7110, 168;
v000001a6331a7110_169 .array/port v000001a6331a7110, 169;
v000001a6331a7110_170 .array/port v000001a6331a7110, 170;
v000001a6331a7110_171 .array/port v000001a6331a7110, 171;
E_000001a633151c70/42 .event anyedge, v000001a6331a7110_168, v000001a6331a7110_169, v000001a6331a7110_170, v000001a6331a7110_171;
v000001a6331a7110_172 .array/port v000001a6331a7110, 172;
v000001a6331a7110_173 .array/port v000001a6331a7110, 173;
v000001a6331a7110_174 .array/port v000001a6331a7110, 174;
v000001a6331a7110_175 .array/port v000001a6331a7110, 175;
E_000001a633151c70/43 .event anyedge, v000001a6331a7110_172, v000001a6331a7110_173, v000001a6331a7110_174, v000001a6331a7110_175;
v000001a6331a7110_176 .array/port v000001a6331a7110, 176;
v000001a6331a7110_177 .array/port v000001a6331a7110, 177;
v000001a6331a7110_178 .array/port v000001a6331a7110, 178;
v000001a6331a7110_179 .array/port v000001a6331a7110, 179;
E_000001a633151c70/44 .event anyedge, v000001a6331a7110_176, v000001a6331a7110_177, v000001a6331a7110_178, v000001a6331a7110_179;
v000001a6331a7110_180 .array/port v000001a6331a7110, 180;
v000001a6331a7110_181 .array/port v000001a6331a7110, 181;
v000001a6331a7110_182 .array/port v000001a6331a7110, 182;
v000001a6331a7110_183 .array/port v000001a6331a7110, 183;
E_000001a633151c70/45 .event anyedge, v000001a6331a7110_180, v000001a6331a7110_181, v000001a6331a7110_182, v000001a6331a7110_183;
v000001a6331a7110_184 .array/port v000001a6331a7110, 184;
v000001a6331a7110_185 .array/port v000001a6331a7110, 185;
v000001a6331a7110_186 .array/port v000001a6331a7110, 186;
v000001a6331a7110_187 .array/port v000001a6331a7110, 187;
E_000001a633151c70/46 .event anyedge, v000001a6331a7110_184, v000001a6331a7110_185, v000001a6331a7110_186, v000001a6331a7110_187;
v000001a6331a7110_188 .array/port v000001a6331a7110, 188;
v000001a6331a7110_189 .array/port v000001a6331a7110, 189;
v000001a6331a7110_190 .array/port v000001a6331a7110, 190;
v000001a6331a7110_191 .array/port v000001a6331a7110, 191;
E_000001a633151c70/47 .event anyedge, v000001a6331a7110_188, v000001a6331a7110_189, v000001a6331a7110_190, v000001a6331a7110_191;
v000001a6331a7110_192 .array/port v000001a6331a7110, 192;
v000001a6331a7110_193 .array/port v000001a6331a7110, 193;
v000001a6331a7110_194 .array/port v000001a6331a7110, 194;
v000001a6331a7110_195 .array/port v000001a6331a7110, 195;
E_000001a633151c70/48 .event anyedge, v000001a6331a7110_192, v000001a6331a7110_193, v000001a6331a7110_194, v000001a6331a7110_195;
v000001a6331a7110_196 .array/port v000001a6331a7110, 196;
v000001a6331a7110_197 .array/port v000001a6331a7110, 197;
v000001a6331a7110_198 .array/port v000001a6331a7110, 198;
v000001a6331a7110_199 .array/port v000001a6331a7110, 199;
E_000001a633151c70/49 .event anyedge, v000001a6331a7110_196, v000001a6331a7110_197, v000001a6331a7110_198, v000001a6331a7110_199;
v000001a6331a7110_200 .array/port v000001a6331a7110, 200;
v000001a6331a7110_201 .array/port v000001a6331a7110, 201;
v000001a6331a7110_202 .array/port v000001a6331a7110, 202;
v000001a6331a7110_203 .array/port v000001a6331a7110, 203;
E_000001a633151c70/50 .event anyedge, v000001a6331a7110_200, v000001a6331a7110_201, v000001a6331a7110_202, v000001a6331a7110_203;
v000001a6331a7110_204 .array/port v000001a6331a7110, 204;
v000001a6331a7110_205 .array/port v000001a6331a7110, 205;
v000001a6331a7110_206 .array/port v000001a6331a7110, 206;
v000001a6331a7110_207 .array/port v000001a6331a7110, 207;
E_000001a633151c70/51 .event anyedge, v000001a6331a7110_204, v000001a6331a7110_205, v000001a6331a7110_206, v000001a6331a7110_207;
v000001a6331a7110_208 .array/port v000001a6331a7110, 208;
v000001a6331a7110_209 .array/port v000001a6331a7110, 209;
v000001a6331a7110_210 .array/port v000001a6331a7110, 210;
v000001a6331a7110_211 .array/port v000001a6331a7110, 211;
E_000001a633151c70/52 .event anyedge, v000001a6331a7110_208, v000001a6331a7110_209, v000001a6331a7110_210, v000001a6331a7110_211;
v000001a6331a7110_212 .array/port v000001a6331a7110, 212;
v000001a6331a7110_213 .array/port v000001a6331a7110, 213;
v000001a6331a7110_214 .array/port v000001a6331a7110, 214;
v000001a6331a7110_215 .array/port v000001a6331a7110, 215;
E_000001a633151c70/53 .event anyedge, v000001a6331a7110_212, v000001a6331a7110_213, v000001a6331a7110_214, v000001a6331a7110_215;
v000001a6331a7110_216 .array/port v000001a6331a7110, 216;
v000001a6331a7110_217 .array/port v000001a6331a7110, 217;
v000001a6331a7110_218 .array/port v000001a6331a7110, 218;
v000001a6331a7110_219 .array/port v000001a6331a7110, 219;
E_000001a633151c70/54 .event anyedge, v000001a6331a7110_216, v000001a6331a7110_217, v000001a6331a7110_218, v000001a6331a7110_219;
v000001a6331a7110_220 .array/port v000001a6331a7110, 220;
v000001a6331a7110_221 .array/port v000001a6331a7110, 221;
v000001a6331a7110_222 .array/port v000001a6331a7110, 222;
v000001a6331a7110_223 .array/port v000001a6331a7110, 223;
E_000001a633151c70/55 .event anyedge, v000001a6331a7110_220, v000001a6331a7110_221, v000001a6331a7110_222, v000001a6331a7110_223;
v000001a6331a7110_224 .array/port v000001a6331a7110, 224;
v000001a6331a7110_225 .array/port v000001a6331a7110, 225;
v000001a6331a7110_226 .array/port v000001a6331a7110, 226;
v000001a6331a7110_227 .array/port v000001a6331a7110, 227;
E_000001a633151c70/56 .event anyedge, v000001a6331a7110_224, v000001a6331a7110_225, v000001a6331a7110_226, v000001a6331a7110_227;
v000001a6331a7110_228 .array/port v000001a6331a7110, 228;
v000001a6331a7110_229 .array/port v000001a6331a7110, 229;
v000001a6331a7110_230 .array/port v000001a6331a7110, 230;
v000001a6331a7110_231 .array/port v000001a6331a7110, 231;
E_000001a633151c70/57 .event anyedge, v000001a6331a7110_228, v000001a6331a7110_229, v000001a6331a7110_230, v000001a6331a7110_231;
v000001a6331a7110_232 .array/port v000001a6331a7110, 232;
v000001a6331a7110_233 .array/port v000001a6331a7110, 233;
v000001a6331a7110_234 .array/port v000001a6331a7110, 234;
v000001a6331a7110_235 .array/port v000001a6331a7110, 235;
E_000001a633151c70/58 .event anyedge, v000001a6331a7110_232, v000001a6331a7110_233, v000001a6331a7110_234, v000001a6331a7110_235;
v000001a6331a7110_236 .array/port v000001a6331a7110, 236;
v000001a6331a7110_237 .array/port v000001a6331a7110, 237;
v000001a6331a7110_238 .array/port v000001a6331a7110, 238;
v000001a6331a7110_239 .array/port v000001a6331a7110, 239;
E_000001a633151c70/59 .event anyedge, v000001a6331a7110_236, v000001a6331a7110_237, v000001a6331a7110_238, v000001a6331a7110_239;
v000001a6331a7110_240 .array/port v000001a6331a7110, 240;
v000001a6331a7110_241 .array/port v000001a6331a7110, 241;
v000001a6331a7110_242 .array/port v000001a6331a7110, 242;
v000001a6331a7110_243 .array/port v000001a6331a7110, 243;
E_000001a633151c70/60 .event anyedge, v000001a6331a7110_240, v000001a6331a7110_241, v000001a6331a7110_242, v000001a6331a7110_243;
v000001a6331a7110_244 .array/port v000001a6331a7110, 244;
v000001a6331a7110_245 .array/port v000001a6331a7110, 245;
v000001a6331a7110_246 .array/port v000001a6331a7110, 246;
v000001a6331a7110_247 .array/port v000001a6331a7110, 247;
E_000001a633151c70/61 .event anyedge, v000001a6331a7110_244, v000001a6331a7110_245, v000001a6331a7110_246, v000001a6331a7110_247;
v000001a6331a7110_248 .array/port v000001a6331a7110, 248;
v000001a6331a7110_249 .array/port v000001a6331a7110, 249;
v000001a6331a7110_250 .array/port v000001a6331a7110, 250;
v000001a6331a7110_251 .array/port v000001a6331a7110, 251;
E_000001a633151c70/62 .event anyedge, v000001a6331a7110_248, v000001a6331a7110_249, v000001a6331a7110_250, v000001a6331a7110_251;
v000001a6331a7110_252 .array/port v000001a6331a7110, 252;
v000001a6331a7110_253 .array/port v000001a6331a7110, 253;
v000001a6331a7110_254 .array/port v000001a6331a7110, 254;
v000001a6331a7110_255 .array/port v000001a6331a7110, 255;
E_000001a633151c70/63 .event anyedge, v000001a6331a7110_252, v000001a6331a7110_253, v000001a6331a7110_254, v000001a6331a7110_255;
E_000001a633151c70 .event/or E_000001a633151c70/0, E_000001a633151c70/1, E_000001a633151c70/2, E_000001a633151c70/3, E_000001a633151c70/4, E_000001a633151c70/5, E_000001a633151c70/6, E_000001a633151c70/7, E_000001a633151c70/8, E_000001a633151c70/9, E_000001a633151c70/10, E_000001a633151c70/11, E_000001a633151c70/12, E_000001a633151c70/13, E_000001a633151c70/14, E_000001a633151c70/15, E_000001a633151c70/16, E_000001a633151c70/17, E_000001a633151c70/18, E_000001a633151c70/19, E_000001a633151c70/20, E_000001a633151c70/21, E_000001a633151c70/22, E_000001a633151c70/23, E_000001a633151c70/24, E_000001a633151c70/25, E_000001a633151c70/26, E_000001a633151c70/27, E_000001a633151c70/28, E_000001a633151c70/29, E_000001a633151c70/30, E_000001a633151c70/31, E_000001a633151c70/32, E_000001a633151c70/33, E_000001a633151c70/34, E_000001a633151c70/35, E_000001a633151c70/36, E_000001a633151c70/37, E_000001a633151c70/38, E_000001a633151c70/39, E_000001a633151c70/40, E_000001a633151c70/41, E_000001a633151c70/42, E_000001a633151c70/43, E_000001a633151c70/44, E_000001a633151c70/45, E_000001a633151c70/46, E_000001a633151c70/47, E_000001a633151c70/48, E_000001a633151c70/49, E_000001a633151c70/50, E_000001a633151c70/51, E_000001a633151c70/52, E_000001a633151c70/53, E_000001a633151c70/54, E_000001a633151c70/55, E_000001a633151c70/56, E_000001a633151c70/57, E_000001a633151c70/58, E_000001a633151c70/59, E_000001a633151c70/60, E_000001a633151c70/61, E_000001a633151c70/62, E_000001a633151c70/63;
S_000001a63314f3f0 .scope function.real, "q8_8_to_real" "q8_8_to_real" 2 35, 2 35 0, S_000001a633124c80;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_000001a63314f3f0
v000001a633148ac0_0 .var/s "val", 15 0;
TD_layer1_discriminator_tb.q8_8_to_real ;
    %load/vec4 v000001a633148ac0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_000001a633146fc0 .scope module, "uut" "layer1_discriminator" 2 17, 3 1 0, S_000001a633124c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001a6331494c0_0 .net *"_ivl_0", 31 0, L_000001a6331a7430;  1 drivers
v000001a633148d40_0 .net *"_ivl_11", 31 0, L_000001a6331a6e90;  1 drivers
L_000001a6331e0160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a633148b60_0 .net/2u *"_ivl_12", 31 0, L_000001a6331e0160;  1 drivers
v000001a633148c00_0 .net *"_ivl_14", 31 0, L_000001a6331a6670;  1 drivers
v000001a6331487a0_0 .net *"_ivl_16", 33 0, L_000001a6331a6f30;  1 drivers
L_000001a6331e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a633148de0_0 .net *"_ivl_19", 1 0, L_000001a6331e01a8;  1 drivers
L_000001a6331e01f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001a633148fc0_0 .net/2s *"_ivl_20", 33 0, L_000001a6331e01f0;  1 drivers
v000001a633149380_0 .net/s *"_ivl_22", 33 0, L_000001a6331a7570;  1 drivers
v000001a6331485c0_0 .net/s *"_ivl_26", 31 0, L_000001a6331a7610;  1 drivers
v000001a633148e80_0 .net *"_ivl_28", 15 0, L_000001a6331a5a90;  1 drivers
L_000001a6331e0088 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a633148f20_0 .net *"_ivl_3", 22 0, L_000001a6331e0088;  1 drivers
v000001a633148700_0 .net *"_ivl_30", 31 0, L_000001a6331a63f0;  1 drivers
L_000001a6331e0238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a633149060_0 .net *"_ivl_33", 23 0, L_000001a6331e0238;  1 drivers
L_000001a6331e0280 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a633149100_0 .net/2u *"_ivl_34", 31 0, L_000001a6331e0280;  1 drivers
v000001a6331491a0_0 .net *"_ivl_37", 31 0, L_000001a6331a5b30;  1 drivers
v000001a633148a20_0 .net *"_ivl_38", 31 0, L_000001a6331a77f0;  1 drivers
L_000001a6331e00d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a633149240_0 .net/2u *"_ivl_4", 31 0, L_000001a6331e00d0;  1 drivers
L_000001a6331e02c8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a633149420_0 .net *"_ivl_41", 22 0, L_000001a6331e02c8;  1 drivers
v000001a633148660_0 .net *"_ivl_42", 31 0, L_000001a6331a5bd0;  1 drivers
v000001a6331488e0_0 .net/s *"_ivl_44", 31 0, L_000001a6331a60d0;  1 drivers
v000001a633148980_0 .net *"_ivl_6", 31 0, L_000001a6331a5c70;  1 drivers
L_000001a6331e0118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001a6331a6ad0_0 .net/2u *"_ivl_8", 31 0, L_000001a6331e0118;  1 drivers
v000001a6331a71b0_0 .var/s "accumulator", 31 0;
v000001a6331a68f0_0 .var/s "bias_shifted", 31 0;
v000001a6331a6490_0 .var "busy", 0 0;
v000001a6331a6b70_0 .net "clk", 0 0, v000001a6331a6c10_0;  1 drivers
v000001a6331a62b0_0 .net/s "current_input", 15 0, L_000001a6331a6350;  1 drivers
v000001a6331a7070_0 .net/s "current_product", 31 0, L_000001a6331a5db0;  1 drivers
v000001a6331a59f0_0 .var "done", 0 0;
v000001a6331a6990_0 .net/s "flat_input_flat", 4095 0, v000001a6331a5e50_0;  1 drivers
v000001a6331a74d0_0 .var/s "flat_output_flat", 2047 0;
v000001a6331a6a30_0 .var "input_idx", 8 0;
v000001a6331a6030 .array/s "layer1_disc_bias", 127 0, 15 0;
v000001a6331a7750 .array/s "layer1_disc_weights", 32767 0, 15 0;
v000001a6331a7250_0 .var "neuron_idx", 7 0;
v000001a6331a5950_0 .net/s "next_acc", 31 0, L_000001a6331a5f90;  1 drivers
v000001a6331a6fd0_0 .net "rst", 0 0, v000001a6331a6df0_0;  1 drivers
v000001a6331a76b0_0 .net "start", 0 0, v000001a6331a5d10_0;  1 drivers
E_000001a633151530 .event posedge, v000001a6331a6fd0_0, v000001a6331a6b70_0;
L_000001a6331a7430 .concat [ 9 23 0 0], v000001a6331a6a30_0, L_000001a6331e0088;
L_000001a6331a5c70 .arith/sum 32, L_000001a6331a7430, L_000001a6331e00d0;
L_000001a6331a6e90 .arith/mult 32, L_000001a6331a5c70, L_000001a6331e0118;
L_000001a6331a6670 .arith/sub 32, L_000001a6331a6e90, L_000001a6331e0160;
L_000001a6331a6f30 .concat [ 32 2 0 0], L_000001a6331a6670, L_000001a6331e01a8;
L_000001a6331a7570 .arith/sub 34, L_000001a6331a6f30, L_000001a6331e01f0;
L_000001a6331a6350 .part/v.s v000001a6331a5e50_0, L_000001a6331a7570, 16;
L_000001a6331a7610 .extend/s 32, L_000001a6331a6350;
L_000001a6331a5a90 .array/port v000001a6331a7750, L_000001a6331a5bd0;
L_000001a6331a63f0 .concat [ 8 24 0 0], v000001a6331a7250_0, L_000001a6331e0238;
L_000001a6331a5b30 .arith/mult 32, L_000001a6331a63f0, L_000001a6331e0280;
L_000001a6331a77f0 .concat [ 9 23 0 0], v000001a6331a6a30_0, L_000001a6331e02c8;
L_000001a6331a5bd0 .arith/sum 32, L_000001a6331a5b30, L_000001a6331a77f0;
L_000001a6331a60d0 .extend/s 32, L_000001a6331a5a90;
L_000001a6331a5db0 .arith/mult 32, L_000001a6331a7610, L_000001a6331a60d0;
L_000001a6331a5f90 .arith/sum 32, v000001a6331a71b0_0, L_000001a6331a5db0;
    .scope S_000001a633146fc0;
T_1 ;
    %vpi_call 3 21 "$readmemh", "hex_data/Discriminator_Layer1_Weights_All.hex", v000001a6331a7750 {0 0 0};
    %vpi_call 3 22 "$readmemh", "hex_data/Discriminator_Layer1_Biases_All.hex", v000001a6331a6030 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001a633146fc0;
T_2 ;
    %wait E_000001a633151530;
    %load/vec4 v000001a6331a6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a6331a7250_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001a6331a6a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a6331a71b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a6331a68f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6331a6490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6331a59f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a6331a76b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001a6331a6490_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a6331a7250_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001a6331a6a30_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a6331a6030, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a6331a68f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a6331a6030, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a6331a71b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a6331a6490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6331a59f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a6331a6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001a6331a5950_0;
    %assign/vec4 v000001a6331a71b0_0, 0;
    %load/vec4 v000001a6331a6a30_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v000001a6331a5950_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001a6331a7250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001a6331a74d0_0, 4, 5;
    %load/vec4 v000001a6331a7250_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6331a6490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a6331a59f0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001a6331a7250_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001a6331a7250_0, 0;
    %load/vec4 v000001a6331a7250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a6331a6030, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a6331a68f0_0, 0;
    %load/vec4 v000001a6331a7250_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a6331a6030, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a6331a71b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001a6331a6a30_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001a6331a6a30_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001a6331a6a30_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001a6331a59f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6331a59f0_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a633124c80;
T_3 ;
    %wait E_000001a633151c70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a6331a6d50_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001a6331a6d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v000001a6331a6d50_0;
    %load/vec4a v000001a6331a7110, 4;
    %load/vec4 v000001a6331a6d50_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001a6331a5e50_0, 4, 16;
    %load/vec4 v000001a6331a6d50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a6331a6d50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a633124c80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6331a6c10_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001a6331a6c10_0;
    %inv;
    %store/vec4 v000001a6331a6c10_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001a633124c80;
T_5 ;
    %vpi_call 2 51 "$dumpfile", "discriminator_layer1_test.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a633124c80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6331a6df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6331a5d10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6331a6df0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a6331a7390_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001a6331a7390_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001a6331a7390_0;
    %store/vec4a v000001a6331a7110, 4, 0;
    %load/vec4 v000001a6331a7390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a6331a7390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 65 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 66 "$display", "   TESTING DISCRIMINATOR LAYER 1" {0 0 0};
    %vpi_call 2 67 "$display", "   256 inputs -> 128 neurons" {0 0 0};
    %vpi_call 2 68 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 71 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a6331a7390_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001a6331a7390_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001a6331a7390_0;
    %store/vec4a v000001a6331a7110, 4, 0;
    %load/vec4 v000001a6331a7390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a6331a7390_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %wait E_000001a6331514f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6331a5d10_0, 0, 1;
    %wait E_000001a6331514f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6331a5d10_0, 0, 1;
T_5.4 ;
    %load/vec4 v000001a6331a72f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_000001a633151470;
    %jmp T_5.4;
T_5.5 ;
    %delay 1000, 0;
    %vpi_call 2 84 "$display", "Layer 1 Output (first 20 values with zero input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a6331a6710_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001a6331a6710_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v000001a6331a6cb0_0;
    %load/vec4 v000001a6331a6710_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001a633148ac0_0, 0, 16;
    %callf/real TD_layer1_discriminator_tb.q8_8_to_real, S_000001a63314f3f0;
    %load/vec4 v000001a6331a6cb0_0;
    %load/vec4 v000001a6331a6710_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 86 "$display", "[%2d] = %f (hex: %h)", v000001a6331a6710_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v000001a6331a6710_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a6331a6710_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call 2 93 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a6331a7390_0, 0, 32;
T_5.8 ;
    %load/vec4 v000001a6331a7390_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.9, 5;
    %vpi_func 2 95 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v000001a6331a7390_0;
    %store/vec4a v000001a6331a7110, 4, 0;
    %load/vec4 v000001a6331a7390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a6331a7390_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %wait E_000001a6331514f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a6331a5d10_0, 0, 1;
    %wait E_000001a6331514f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a6331a5d10_0, 0, 1;
T_5.10 ;
    %load/vec4 v000001a6331a72f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.11, 6;
    %wait E_000001a633151470;
    %jmp T_5.10;
T_5.11 ;
    %delay 1000, 0;
    %vpi_call 2 106 "$display", "Layer 1 Output (first 20 values with random input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a6331a6710_0, 0, 32;
T_5.12 ;
    %load/vec4 v000001a6331a6710_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v000001a6331a6cb0_0;
    %load/vec4 v000001a6331a6710_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000001a633148ac0_0, 0, 16;
    %callf/real TD_layer1_discriminator_tb.q8_8_to_real, S_000001a63314f3f0;
    %load/vec4 v000001a6331a6cb0_0;
    %load/vec4 v000001a6331a6710_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 108 "$display", "[%2d] = %f (hex: %h)", v000001a6331a6710_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v000001a6331a6710_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a6331a6710_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %vpi_call 2 114 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 115 "$display", "Layer 1 Test Complete" {0 0 0};
    %vpi_call 2 116 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer1_discriminator_tb.v";
    "layer1_discriminator.v";
