// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Gemmini(
  input          clock,
                 reset,
                 auto_spad_id_out_a_ready,
                 auto_spad_id_out_d_valid,
  input  [2:0]   auto_spad_id_out_d_bits_opcode,
  input  [1:0]   auto_spad_id_out_d_bits_param,
  input  [3:0]   auto_spad_id_out_d_bits_size,
  input  [4:0]   auto_spad_id_out_d_bits_source,
  input  [3:0]   auto_spad_id_out_d_bits_sink,
  input          auto_spad_id_out_d_bits_denied,
  input  [127:0] auto_spad_id_out_d_bits_data,
  input          auto_spad_id_out_d_bits_corrupt,
                 io_cmd_valid,
  input  [6:0]   io_cmd_bits_inst_funct,
  input  [4:0]   io_cmd_bits_inst_rs2,
                 io_cmd_bits_inst_rs1,
  input          io_cmd_bits_inst_xd,
                 io_cmd_bits_inst_xs1,
                 io_cmd_bits_inst_xs2,
  input  [4:0]   io_cmd_bits_inst_rd,
  input  [6:0]   io_cmd_bits_inst_opcode,
  input  [63:0]  io_cmd_bits_rs1,
                 io_cmd_bits_rs2,
  input          io_cmd_bits_status_debug,
                 io_cmd_bits_status_cease,
                 io_cmd_bits_status_wfi,
  input  [31:0]  io_cmd_bits_status_isa,
  input  [1:0]   io_cmd_bits_status_dprv,
  input          io_cmd_bits_status_dv,
  input  [1:0]   io_cmd_bits_status_prv,
  input          io_cmd_bits_status_v,
                 io_cmd_bits_status_sd,
  input  [22:0]  io_cmd_bits_status_zero2,
  input          io_cmd_bits_status_mpv,
                 io_cmd_bits_status_gva,
                 io_cmd_bits_status_mbe,
                 io_cmd_bits_status_sbe,
  input  [1:0]   io_cmd_bits_status_sxl,
                 io_cmd_bits_status_uxl,
  input          io_cmd_bits_status_sd_rv32,
  input  [7:0]   io_cmd_bits_status_zero1,
  input          io_cmd_bits_status_tsr,
                 io_cmd_bits_status_tw,
                 io_cmd_bits_status_tvm,
                 io_cmd_bits_status_mxr,
                 io_cmd_bits_status_sum,
                 io_cmd_bits_status_mprv,
  input  [1:0]   io_cmd_bits_status_xs,
                 io_cmd_bits_status_fs,
                 io_cmd_bits_status_mpp,
                 io_cmd_bits_status_vs,
  input          io_cmd_bits_status_spp,
                 io_cmd_bits_status_mpie,
                 io_cmd_bits_status_ube,
                 io_cmd_bits_status_spie,
                 io_cmd_bits_status_upie,
                 io_cmd_bits_status_mie,
                 io_cmd_bits_status_hie,
                 io_cmd_bits_status_sie,
                 io_cmd_bits_status_uie,
                 io_resp_ready,
                 io_ptw_0_req_ready,
                 io_ptw_0_resp_valid,
                 io_ptw_0_resp_bits_ae_ptw,
                 io_ptw_0_resp_bits_ae_final,
                 io_ptw_0_resp_bits_pf,
                 io_ptw_0_resp_bits_gf,
                 io_ptw_0_resp_bits_hr,
                 io_ptw_0_resp_bits_hw,
                 io_ptw_0_resp_bits_hx,
  input  [43:0]  io_ptw_0_resp_bits_pte_ppn,
  input          io_ptw_0_resp_bits_pte_d,
                 io_ptw_0_resp_bits_pte_a,
                 io_ptw_0_resp_bits_pte_g,
                 io_ptw_0_resp_bits_pte_u,
                 io_ptw_0_resp_bits_pte_x,
                 io_ptw_0_resp_bits_pte_w,
                 io_ptw_0_resp_bits_pte_r,
                 io_ptw_0_resp_bits_pte_v,
  input  [1:0]   io_ptw_0_resp_bits_level,
  input          io_ptw_0_resp_bits_homogeneous,
  input  [3:0]   io_ptw_0_ptbr_mode,
  input          io_ptw_0_pmp_0_cfg_l,
  input  [1:0]   io_ptw_0_pmp_0_cfg_a,
  input          io_ptw_0_pmp_0_cfg_x,
                 io_ptw_0_pmp_0_cfg_w,
                 io_ptw_0_pmp_0_cfg_r,
  input  [29:0]  io_ptw_0_pmp_0_addr,
  input  [31:0]  io_ptw_0_pmp_0_mask,
  input          io_ptw_0_pmp_1_cfg_l,
  input  [1:0]   io_ptw_0_pmp_1_cfg_a,
  input          io_ptw_0_pmp_1_cfg_x,
                 io_ptw_0_pmp_1_cfg_w,
                 io_ptw_0_pmp_1_cfg_r,
  input  [29:0]  io_ptw_0_pmp_1_addr,
  input  [31:0]  io_ptw_0_pmp_1_mask,
  input          io_ptw_0_pmp_2_cfg_l,
  input  [1:0]   io_ptw_0_pmp_2_cfg_a,
  input          io_ptw_0_pmp_2_cfg_x,
                 io_ptw_0_pmp_2_cfg_w,
                 io_ptw_0_pmp_2_cfg_r,
  input  [29:0]  io_ptw_0_pmp_2_addr,
  input  [31:0]  io_ptw_0_pmp_2_mask,
  input          io_ptw_0_pmp_3_cfg_l,
  input  [1:0]   io_ptw_0_pmp_3_cfg_a,
  input          io_ptw_0_pmp_3_cfg_x,
                 io_ptw_0_pmp_3_cfg_w,
                 io_ptw_0_pmp_3_cfg_r,
  input  [29:0]  io_ptw_0_pmp_3_addr,
  input  [31:0]  io_ptw_0_pmp_3_mask,
  input          io_ptw_0_pmp_4_cfg_l,
  input  [1:0]   io_ptw_0_pmp_4_cfg_a,
  input          io_ptw_0_pmp_4_cfg_x,
                 io_ptw_0_pmp_4_cfg_w,
                 io_ptw_0_pmp_4_cfg_r,
  input  [29:0]  io_ptw_0_pmp_4_addr,
  input  [31:0]  io_ptw_0_pmp_4_mask,
  input          io_ptw_0_pmp_5_cfg_l,
  input  [1:0]   io_ptw_0_pmp_5_cfg_a,
  input          io_ptw_0_pmp_5_cfg_x,
                 io_ptw_0_pmp_5_cfg_w,
                 io_ptw_0_pmp_5_cfg_r,
  input  [29:0]  io_ptw_0_pmp_5_addr,
  input  [31:0]  io_ptw_0_pmp_5_mask,
  input          io_ptw_0_pmp_6_cfg_l,
  input  [1:0]   io_ptw_0_pmp_6_cfg_a,
  input          io_ptw_0_pmp_6_cfg_x,
                 io_ptw_0_pmp_6_cfg_w,
                 io_ptw_0_pmp_6_cfg_r,
  input  [29:0]  io_ptw_0_pmp_6_addr,
  input  [31:0]  io_ptw_0_pmp_6_mask,
  input          io_ptw_0_pmp_7_cfg_l,
  input  [1:0]   io_ptw_0_pmp_7_cfg_a,
  input          io_ptw_0_pmp_7_cfg_x,
                 io_ptw_0_pmp_7_cfg_w,
                 io_ptw_0_pmp_7_cfg_r,
  input  [29:0]  io_ptw_0_pmp_7_addr,
  input  [31:0]  io_ptw_0_pmp_7_mask,
  output         auto_spad_id_out_a_valid,
  output [2:0]   auto_spad_id_out_a_bits_opcode,
                 auto_spad_id_out_a_bits_param,
  output [3:0]   auto_spad_id_out_a_bits_size,
  output [4:0]   auto_spad_id_out_a_bits_source,
  output [31:0]  auto_spad_id_out_a_bits_address,
  output [15:0]  auto_spad_id_out_a_bits_mask,
  output [127:0] auto_spad_id_out_a_bits_data,
  output         auto_spad_id_out_a_bits_corrupt,
                 auto_spad_id_out_d_ready,
                 io_cmd_ready,
                 io_resp_valid,
  output [4:0]   io_resp_bits_rd,
  output [63:0]  io_resp_bits_data,
  output         io_busy,
                 io_interrupt,
                 io_ptw_0_req_valid,
  output [26:0]  io_ptw_0_req_bits_bits_addr,
  output         io_ptw_0_req_bits_bits_need_gpa,
                 io_ptw_0_req_bits_bits_vstage1,
                 io_ptw_0_req_bits_bits_stage2
);

  wire         _reservation_station_completed_arb_io_in_1_ready;	// @[Controller.scala:312:49]
  wire         _reservation_station_completed_arb_io_in_2_ready;	// @[Controller.scala:312:49]
  wire         _reservation_station_completed_arb_io_out_valid;	// @[Controller.scala:312:49]
  wire [5:0]   _reservation_station_completed_arb_io_out_bits;	// @[Controller.scala:312:49]
  wire         _req_arb_3_io_in_0_ready;	// @[Controller.scala:268:25]
  wire         _req_arb_3_io_out_valid;	// @[Controller.scala:268:25]
  wire [11:0]  _req_arb_3_io_out_bits_addr;	// @[Controller.scala:268:25]
  wire         _req_arb_2_io_in_0_ready;	// @[Controller.scala:268:25]
  wire         _req_arb_2_io_out_valid;	// @[Controller.scala:268:25]
  wire [11:0]  _req_arb_2_io_out_bits_addr;	// @[Controller.scala:268:25]
  wire         _req_arb_1_io_in_0_ready;	// @[Controller.scala:268:25]
  wire         _req_arb_1_io_out_valid;	// @[Controller.scala:268:25]
  wire [11:0]  _req_arb_1_io_out_bits_addr;	// @[Controller.scala:268:25]
  wire         _req_arb_io_in_0_ready;	// @[Controller.scala:268:25]
  wire         _req_arb_io_out_valid;	// @[Controller.scala:268:25]
  wire [11:0]  _req_arb_io_out_bits_addr;	// @[Controller.scala:268:25]
  wire [11:0]  _im2col_io_sram_reads_0_req_bits_addr;	// @[Controller.scala:258:48]
  wire [11:0]  _im2col_io_sram_reads_1_req_bits_addr;	// @[Controller.scala:258:48]
  wire [11:0]  _im2col_io_sram_reads_2_req_bits_addr;	// @[Controller.scala:258:48]
  wire [11:0]  _im2col_io_sram_reads_3_req_bits_addr;	// @[Controller.scala:258:48]
  wire         _ex_controller_io_cmd_ready;	// @[Controller.scala:190:55]
  wire [13:0]  _ex_controller_io_im2col_req_bits_addr_data;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_read_0_req_valid;	// @[Controller.scala:190:55]
  wire [11:0]  _ex_controller_io_srams_read_0_req_bits_addr;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_read_0_resp_ready;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_read_1_req_valid;	// @[Controller.scala:190:55]
  wire [11:0]  _ex_controller_io_srams_read_1_req_bits_addr;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_read_1_resp_ready;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_read_2_req_valid;	// @[Controller.scala:190:55]
  wire [11:0]  _ex_controller_io_srams_read_2_req_bits_addr;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_read_2_resp_ready;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_read_3_req_valid;	// @[Controller.scala:190:55]
  wire [11:0]  _ex_controller_io_srams_read_3_req_bits_addr;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_read_3_resp_ready;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_en;	// @[Controller.scala:190:55]
  wire [11:0]  _ex_controller_io_srams_write_0_addr;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_0;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_1;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_2;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_3;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_4;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_5;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_6;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_7;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_8;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_9;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_10;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_11;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_12;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_13;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_14;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_0_mask_15;	// @[Controller.scala:190:55]
  wire [127:0] _ex_controller_io_srams_write_0_data;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_en;	// @[Controller.scala:190:55]
  wire [11:0]  _ex_controller_io_srams_write_1_addr;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_0;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_1;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_2;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_3;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_4;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_5;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_6;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_7;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_8;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_9;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_10;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_11;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_12;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_13;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_14;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_1_mask_15;	// @[Controller.scala:190:55]
  wire [127:0] _ex_controller_io_srams_write_1_data;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_en;	// @[Controller.scala:190:55]
  wire [11:0]  _ex_controller_io_srams_write_2_addr;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_0;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_1;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_2;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_3;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_4;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_5;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_6;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_7;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_8;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_9;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_10;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_11;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_12;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_13;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_14;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_2_mask_15;	// @[Controller.scala:190:55]
  wire [127:0] _ex_controller_io_srams_write_2_data;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_en;	// @[Controller.scala:190:55]
  wire [11:0]  _ex_controller_io_srams_write_3_addr;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_0;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_1;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_2;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_3;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_4;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_5;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_6;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_7;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_8;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_9;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_10;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_11;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_12;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_13;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_14;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_srams_write_3_mask_15;	// @[Controller.scala:190:55]
  wire [127:0] _ex_controller_io_srams_write_3_data;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_read_req_0_valid;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_read_req_0_bits_scale_bits;	// @[Controller.scala:190:55]
  wire [8:0]   _ex_controller_io_acc_read_req_0_bits_addr;	// @[Controller.scala:190:55]
  wire [2:0]   _ex_controller_io_acc_read_req_0_bits_act;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_read_req_1_valid;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_read_req_1_bits_scale_bits;	// @[Controller.scala:190:55]
  wire [8:0]   _ex_controller_io_acc_read_req_1_bits_addr;	// @[Controller.scala:190:55]
  wire [2:0]   _ex_controller_io_acc_read_req_1_bits_act;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_read_resp_0_ready;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_read_resp_1_ready;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_valid;	// @[Controller.scala:190:55]
  wire [8:0]   _ex_controller_io_acc_write_0_bits_addr;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_0_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_1_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_2_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_3_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_4_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_5_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_6_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_7_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_8_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_9_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_10_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_11_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_12_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_13_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_14_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_0_bits_data_15_0;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_acc;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_0;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_1;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_2;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_3;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_4;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_5;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_6;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_7;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_8;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_9;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_10;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_11;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_12;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_13;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_14;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_15;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_16;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_17;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_18;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_19;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_20;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_21;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_22;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_23;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_24;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_25;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_26;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_27;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_28;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_29;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_30;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_31;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_32;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_33;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_34;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_35;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_36;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_37;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_38;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_39;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_40;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_41;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_42;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_43;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_44;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_45;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_46;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_47;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_48;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_49;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_50;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_51;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_52;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_53;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_54;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_55;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_56;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_57;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_58;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_59;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_60;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_61;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_62;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_0_bits_mask_63;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_valid;	// @[Controller.scala:190:55]
  wire [8:0]   _ex_controller_io_acc_write_1_bits_addr;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_0_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_1_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_2_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_3_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_4_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_5_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_6_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_7_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_8_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_9_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_10_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_11_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_12_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_13_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_14_0;	// @[Controller.scala:190:55]
  wire [31:0]  _ex_controller_io_acc_write_1_bits_data_15_0;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_acc;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_0;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_1;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_2;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_3;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_4;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_5;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_6;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_7;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_8;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_9;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_10;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_11;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_12;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_13;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_14;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_15;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_16;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_17;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_18;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_19;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_20;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_21;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_22;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_23;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_24;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_25;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_26;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_27;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_28;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_29;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_30;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_31;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_32;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_33;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_34;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_35;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_36;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_37;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_38;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_39;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_40;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_41;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_42;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_43;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_44;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_45;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_46;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_47;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_48;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_49;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_50;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_51;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_52;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_53;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_54;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_55;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_56;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_57;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_58;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_59;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_60;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_61;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_62;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_acc_write_1_bits_mask_63;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_completed_valid;	// @[Controller.scala:190:55]
  wire [5:0]   _ex_controller_io_completed_bits;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_busy;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_24;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_25;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_26;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_27;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_28;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_29;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_30;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_31;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_32;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_33;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_34;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_35;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_36;	// @[Controller.scala:190:55]
  wire         _ex_controller_io_counter_event_signal_37;	// @[Controller.scala:190:55]
  wire         _store_controller_io_cmd_ready;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_valid;	// @[Controller.scala:189:58]
  wire [39:0]  _store_controller_io_dma_req_bits_vaddr;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_laddr_is_acc_addr;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_laddr_accumulate;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_laddr_read_full_acc_row;	// @[Controller.scala:189:58]
  wire [10:0]  _store_controller_io_dma_req_bits_laddr_garbage;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_laddr_garbage_bit;	// @[Controller.scala:189:58]
  wire [13:0]  _store_controller_io_dma_req_bits_laddr_data;	// @[Controller.scala:189:58]
  wire [2:0]   _store_controller_io_dma_req_bits_acc_act;	// @[Controller.scala:189:58]
  wire [31:0]  _store_controller_io_dma_req_bits_acc_scale;	// @[Controller.scala:189:58]
  wire [15:0]  _store_controller_io_dma_req_bits_len;	// @[Controller.scala:189:58]
  wire [7:0]   _store_controller_io_dma_req_bits_block;	// @[Controller.scala:189:58]
  wire [7:0]   _store_controller_io_dma_req_bits_cmd_id;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_debug;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_cease;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_wfi;	// @[Controller.scala:189:58]
  wire [31:0]  _store_controller_io_dma_req_bits_status_isa;	// @[Controller.scala:189:58]
  wire [1:0]   _store_controller_io_dma_req_bits_status_dprv;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_dv;	// @[Controller.scala:189:58]
  wire [1:0]   _store_controller_io_dma_req_bits_status_prv;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_v;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_sd;	// @[Controller.scala:189:58]
  wire [22:0]  _store_controller_io_dma_req_bits_status_zero2;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_mpv;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_gva;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_mbe;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_sbe;	// @[Controller.scala:189:58]
  wire [1:0]   _store_controller_io_dma_req_bits_status_sxl;	// @[Controller.scala:189:58]
  wire [1:0]   _store_controller_io_dma_req_bits_status_uxl;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_sd_rv32;	// @[Controller.scala:189:58]
  wire [7:0]   _store_controller_io_dma_req_bits_status_zero1;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_tsr;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_tw;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_tvm;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_mxr;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_sum;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_mprv;	// @[Controller.scala:189:58]
  wire [1:0]   _store_controller_io_dma_req_bits_status_xs;	// @[Controller.scala:189:58]
  wire [1:0]   _store_controller_io_dma_req_bits_status_fs;	// @[Controller.scala:189:58]
  wire [1:0]   _store_controller_io_dma_req_bits_status_mpp;	// @[Controller.scala:189:58]
  wire [1:0]   _store_controller_io_dma_req_bits_status_vs;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_spp;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_mpie;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_ube;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_spie;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_upie;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_mie;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_hie;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_sie;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_status_uie;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_pool_en;	// @[Controller.scala:189:58]
  wire         _store_controller_io_dma_req_bits_store_en;	// @[Controller.scala:189:58]
  wire         _store_controller_io_completed_valid;	// @[Controller.scala:189:58]
  wire [5:0]   _store_controller_io_completed_bits;	// @[Controller.scala:189:58]
  wire         _store_controller_io_busy;	// @[Controller.scala:189:58]
  wire         _store_controller_io_counter_event_signal_11;	// @[Controller.scala:189:58]
  wire         _store_controller_io_counter_event_signal_12;	// @[Controller.scala:189:58]
  wire         _store_controller_io_counter_event_signal_13;	// @[Controller.scala:189:58]
  wire         _store_controller_io_counter_event_signal_14;	// @[Controller.scala:189:58]
  wire         _load_controller_io_cmd_ready;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_valid;	// @[Controller.scala:188:57]
  wire [39:0]  _load_controller_io_dma_req_bits_vaddr;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_laddr_is_acc_addr;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_laddr_accumulate;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_laddr_read_full_acc_row;	// @[Controller.scala:188:57]
  wire [2:0]   _load_controller_io_dma_req_bits_laddr_norm_cmd;	// @[Controller.scala:188:57]
  wire [10:0]  _load_controller_io_dma_req_bits_laddr_garbage;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_laddr_garbage_bit;	// @[Controller.scala:188:57]
  wire [13:0]  _load_controller_io_dma_req_bits_laddr_data;	// @[Controller.scala:188:57]
  wire [15:0]  _load_controller_io_dma_req_bits_cols;	// @[Controller.scala:188:57]
  wire [15:0]  _load_controller_io_dma_req_bits_repeats;	// @[Controller.scala:188:57]
  wire [31:0]  _load_controller_io_dma_req_bits_scale;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_has_acc_bitwidth;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_all_zeros;	// @[Controller.scala:188:57]
  wire [15:0]  _load_controller_io_dma_req_bits_block_stride;	// @[Controller.scala:188:57]
  wire [7:0]   _load_controller_io_dma_req_bits_pixel_repeats;	// @[Controller.scala:188:57]
  wire [7:0]   _load_controller_io_dma_req_bits_cmd_id;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_debug;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_cease;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_wfi;	// @[Controller.scala:188:57]
  wire [31:0]  _load_controller_io_dma_req_bits_status_isa;	// @[Controller.scala:188:57]
  wire [1:0]   _load_controller_io_dma_req_bits_status_dprv;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_dv;	// @[Controller.scala:188:57]
  wire [1:0]   _load_controller_io_dma_req_bits_status_prv;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_v;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_sd;	// @[Controller.scala:188:57]
  wire [22:0]  _load_controller_io_dma_req_bits_status_zero2;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_mpv;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_gva;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_mbe;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_sbe;	// @[Controller.scala:188:57]
  wire [1:0]   _load_controller_io_dma_req_bits_status_sxl;	// @[Controller.scala:188:57]
  wire [1:0]   _load_controller_io_dma_req_bits_status_uxl;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_sd_rv32;	// @[Controller.scala:188:57]
  wire [7:0]   _load_controller_io_dma_req_bits_status_zero1;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_tsr;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_tw;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_tvm;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_mxr;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_sum;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_mprv;	// @[Controller.scala:188:57]
  wire [1:0]   _load_controller_io_dma_req_bits_status_xs;	// @[Controller.scala:188:57]
  wire [1:0]   _load_controller_io_dma_req_bits_status_fs;	// @[Controller.scala:188:57]
  wire [1:0]   _load_controller_io_dma_req_bits_status_mpp;	// @[Controller.scala:188:57]
  wire [1:0]   _load_controller_io_dma_req_bits_status_vs;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_spp;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_mpie;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_ube;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_spie;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_upie;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_mie;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_hie;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_sie;	// @[Controller.scala:188:57]
  wire         _load_controller_io_dma_req_bits_status_uie;	// @[Controller.scala:188:57]
  wire         _load_controller_io_completed_valid;	// @[Controller.scala:188:57]
  wire [5:0]   _load_controller_io_completed_bits;	// @[Controller.scala:188:57]
  wire         _load_controller_io_busy;	// @[Controller.scala:188:57]
  wire         _load_controller_io_counter_event_signal_8;	// @[Controller.scala:188:57]
  wire         _load_controller_io_counter_event_signal_9;	// @[Controller.scala:188:57]
  wire         _load_controller_io_counter_event_signal_10;	// @[Controller.scala:188:57]
  wire         _unrolled_cmd_io_enq_ready;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [6:0]   _unrolled_cmd_io_deq_bits_cmd_inst_funct;	// @[Decoupled.scala:375:21]
  wire [4:0]   _unrolled_cmd_io_deq_bits_cmd_inst_rs2;	// @[Decoupled.scala:375:21]
  wire [4:0]   _unrolled_cmd_io_deq_bits_cmd_inst_rs1;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_inst_xd;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_inst_xs1;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_inst_xs2;	// @[Decoupled.scala:375:21]
  wire [4:0]   _unrolled_cmd_io_deq_bits_cmd_inst_rd;	// @[Decoupled.scala:375:21]
  wire [6:0]   _unrolled_cmd_io_deq_bits_cmd_inst_opcode;	// @[Decoupled.scala:375:21]
  wire [63:0]  _unrolled_cmd_io_deq_bits_cmd_rs1;	// @[Decoupled.scala:375:21]
  wire [63:0]  _unrolled_cmd_io_deq_bits_cmd_rs2;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_debug;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_cease;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_wfi;	// @[Decoupled.scala:375:21]
  wire [31:0]  _unrolled_cmd_io_deq_bits_cmd_status_isa;	// @[Decoupled.scala:375:21]
  wire [1:0]   _unrolled_cmd_io_deq_bits_cmd_status_dprv;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_dv;	// @[Decoupled.scala:375:21]
  wire [1:0]   _unrolled_cmd_io_deq_bits_cmd_status_prv;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_v;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_sd;	// @[Decoupled.scala:375:21]
  wire [22:0]  _unrolled_cmd_io_deq_bits_cmd_status_zero2;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_mpv;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_gva;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_mbe;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_sbe;	// @[Decoupled.scala:375:21]
  wire [1:0]   _unrolled_cmd_io_deq_bits_cmd_status_sxl;	// @[Decoupled.scala:375:21]
  wire [1:0]   _unrolled_cmd_io_deq_bits_cmd_status_uxl;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_sd_rv32;	// @[Decoupled.scala:375:21]
  wire [7:0]   _unrolled_cmd_io_deq_bits_cmd_status_zero1;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_tsr;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_tw;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_tvm;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_mxr;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_sum;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_mprv;	// @[Decoupled.scala:375:21]
  wire [1:0]   _unrolled_cmd_io_deq_bits_cmd_status_xs;	// @[Decoupled.scala:375:21]
  wire [1:0]   _unrolled_cmd_io_deq_bits_cmd_status_fs;	// @[Decoupled.scala:375:21]
  wire [1:0]   _unrolled_cmd_io_deq_bits_cmd_status_mpp;	// @[Decoupled.scala:375:21]
  wire [1:0]   _unrolled_cmd_io_deq_bits_cmd_status_vs;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_spp;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_mpie;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_ube;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_spie;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_upie;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_mie;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_hie;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_sie;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_cmd_status_uie;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_rob_id_valid;	// @[Decoupled.scala:375:21]
  wire [5:0]   _unrolled_cmd_io_deq_bits_rob_id_bits;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_from_matmul_fsm;	// @[Decoupled.scala:375:21]
  wire         _unrolled_cmd_io_deq_bits_from_conv_fsm;	// @[Decoupled.scala:375:21]
  wire         _mod_1_io_in_ready;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_valid;	// @[LoopMatmul.scala:1071:21]
  wire [6:0]   _mod_1_io_out_bits_cmd_inst_funct;	// @[LoopMatmul.scala:1071:21]
  wire [4:0]   _mod_1_io_out_bits_cmd_inst_rs2;	// @[LoopMatmul.scala:1071:21]
  wire [4:0]   _mod_1_io_out_bits_cmd_inst_rs1;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_inst_xd;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_inst_xs1;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_inst_xs2;	// @[LoopMatmul.scala:1071:21]
  wire [4:0]   _mod_1_io_out_bits_cmd_inst_rd;	// @[LoopMatmul.scala:1071:21]
  wire [6:0]   _mod_1_io_out_bits_cmd_inst_opcode;	// @[LoopMatmul.scala:1071:21]
  wire [63:0]  _mod_1_io_out_bits_cmd_rs1;	// @[LoopMatmul.scala:1071:21]
  wire [63:0]  _mod_1_io_out_bits_cmd_rs2;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_debug;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_cease;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_wfi;	// @[LoopMatmul.scala:1071:21]
  wire [31:0]  _mod_1_io_out_bits_cmd_status_isa;	// @[LoopMatmul.scala:1071:21]
  wire [1:0]   _mod_1_io_out_bits_cmd_status_dprv;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_dv;	// @[LoopMatmul.scala:1071:21]
  wire [1:0]   _mod_1_io_out_bits_cmd_status_prv;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_v;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_sd;	// @[LoopMatmul.scala:1071:21]
  wire [22:0]  _mod_1_io_out_bits_cmd_status_zero2;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_mpv;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_gva;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_mbe;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_sbe;	// @[LoopMatmul.scala:1071:21]
  wire [1:0]   _mod_1_io_out_bits_cmd_status_sxl;	// @[LoopMatmul.scala:1071:21]
  wire [1:0]   _mod_1_io_out_bits_cmd_status_uxl;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_sd_rv32;	// @[LoopMatmul.scala:1071:21]
  wire [7:0]   _mod_1_io_out_bits_cmd_status_zero1;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_tsr;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_tw;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_tvm;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_mxr;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_sum;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_mprv;	// @[LoopMatmul.scala:1071:21]
  wire [1:0]   _mod_1_io_out_bits_cmd_status_xs;	// @[LoopMatmul.scala:1071:21]
  wire [1:0]   _mod_1_io_out_bits_cmd_status_fs;	// @[LoopMatmul.scala:1071:21]
  wire [1:0]   _mod_1_io_out_bits_cmd_status_mpp;	// @[LoopMatmul.scala:1071:21]
  wire [1:0]   _mod_1_io_out_bits_cmd_status_vs;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_spp;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_mpie;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_ube;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_spie;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_upie;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_mie;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_hie;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_sie;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_cmd_status_uie;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_from_matmul_fsm;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_out_bits_from_conv_fsm;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_1_io_busy;	// @[LoopMatmul.scala:1071:21]
  wire         _mod_io_in_ready;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_valid;	// @[LoopConv.scala:1521:21]
  wire [6:0]   _mod_io_out_bits_cmd_inst_funct;	// @[LoopConv.scala:1521:21]
  wire [4:0]   _mod_io_out_bits_cmd_inst_rs2;	// @[LoopConv.scala:1521:21]
  wire [4:0]   _mod_io_out_bits_cmd_inst_rs1;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_inst_xd;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_inst_xs1;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_inst_xs2;	// @[LoopConv.scala:1521:21]
  wire [4:0]   _mod_io_out_bits_cmd_inst_rd;	// @[LoopConv.scala:1521:21]
  wire [6:0]   _mod_io_out_bits_cmd_inst_opcode;	// @[LoopConv.scala:1521:21]
  wire [63:0]  _mod_io_out_bits_cmd_rs1;	// @[LoopConv.scala:1521:21]
  wire [63:0]  _mod_io_out_bits_cmd_rs2;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_debug;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_cease;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_wfi;	// @[LoopConv.scala:1521:21]
  wire [31:0]  _mod_io_out_bits_cmd_status_isa;	// @[LoopConv.scala:1521:21]
  wire [1:0]   _mod_io_out_bits_cmd_status_dprv;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_dv;	// @[LoopConv.scala:1521:21]
  wire [1:0]   _mod_io_out_bits_cmd_status_prv;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_v;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_sd;	// @[LoopConv.scala:1521:21]
  wire [22:0]  _mod_io_out_bits_cmd_status_zero2;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_mpv;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_gva;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_mbe;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_sbe;	// @[LoopConv.scala:1521:21]
  wire [1:0]   _mod_io_out_bits_cmd_status_sxl;	// @[LoopConv.scala:1521:21]
  wire [1:0]   _mod_io_out_bits_cmd_status_uxl;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_sd_rv32;	// @[LoopConv.scala:1521:21]
  wire [7:0]   _mod_io_out_bits_cmd_status_zero1;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_tsr;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_tw;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_tvm;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_mxr;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_sum;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_mprv;	// @[LoopConv.scala:1521:21]
  wire [1:0]   _mod_io_out_bits_cmd_status_xs;	// @[LoopConv.scala:1521:21]
  wire [1:0]   _mod_io_out_bits_cmd_status_fs;	// @[LoopConv.scala:1521:21]
  wire [1:0]   _mod_io_out_bits_cmd_status_mpp;	// @[LoopConv.scala:1521:21]
  wire [1:0]   _mod_io_out_bits_cmd_status_vs;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_spp;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_mpie;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_ube;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_spie;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_upie;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_mie;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_hie;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_sie;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_cmd_status_uie;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_from_matmul_fsm;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_out_bits_from_conv_fsm;	// @[LoopConv.scala:1521:21]
  wire         _mod_io_busy;	// @[LoopConv.scala:1521:21]
  wire         _raw_cmd_q_io_enq_ready;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_valid;	// @[Controller.scala:131:25]
  wire [6:0]   _raw_cmd_q_io_deq_bits_cmd_inst_funct;	// @[Controller.scala:131:25]
  wire [4:0]   _raw_cmd_q_io_deq_bits_cmd_inst_rs2;	// @[Controller.scala:131:25]
  wire [4:0]   _raw_cmd_q_io_deq_bits_cmd_inst_rs1;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_inst_xd;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_inst_xs1;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_inst_xs2;	// @[Controller.scala:131:25]
  wire [4:0]   _raw_cmd_q_io_deq_bits_cmd_inst_rd;	// @[Controller.scala:131:25]
  wire [6:0]   _raw_cmd_q_io_deq_bits_cmd_inst_opcode;	// @[Controller.scala:131:25]
  wire [63:0]  _raw_cmd_q_io_deq_bits_cmd_rs1;	// @[Controller.scala:131:25]
  wire [63:0]  _raw_cmd_q_io_deq_bits_cmd_rs2;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_debug;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_cease;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_wfi;	// @[Controller.scala:131:25]
  wire [31:0]  _raw_cmd_q_io_deq_bits_cmd_status_isa;	// @[Controller.scala:131:25]
  wire [1:0]   _raw_cmd_q_io_deq_bits_cmd_status_dprv;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_dv;	// @[Controller.scala:131:25]
  wire [1:0]   _raw_cmd_q_io_deq_bits_cmd_status_prv;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_v;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_sd;	// @[Controller.scala:131:25]
  wire [22:0]  _raw_cmd_q_io_deq_bits_cmd_status_zero2;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_mpv;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_gva;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_mbe;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_sbe;	// @[Controller.scala:131:25]
  wire [1:0]   _raw_cmd_q_io_deq_bits_cmd_status_sxl;	// @[Controller.scala:131:25]
  wire [1:0]   _raw_cmd_q_io_deq_bits_cmd_status_uxl;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_sd_rv32;	// @[Controller.scala:131:25]
  wire [7:0]   _raw_cmd_q_io_deq_bits_cmd_status_zero1;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_tsr;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_tw;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_tvm;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_mxr;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_sum;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_mprv;	// @[Controller.scala:131:25]
  wire [1:0]   _raw_cmd_q_io_deq_bits_cmd_status_xs;	// @[Controller.scala:131:25]
  wire [1:0]   _raw_cmd_q_io_deq_bits_cmd_status_fs;	// @[Controller.scala:131:25]
  wire [1:0]   _raw_cmd_q_io_deq_bits_cmd_status_mpp;	// @[Controller.scala:131:25]
  wire [1:0]   _raw_cmd_q_io_deq_bits_cmd_status_vs;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_spp;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_mpie;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_ube;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_spie;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_upie;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_mie;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_hie;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_sie;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_cmd_status_uie;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_rob_id_valid;	// @[Controller.scala:131:25]
  wire [5:0]   _raw_cmd_q_io_deq_bits_rob_id_bits;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_from_matmul_fsm;	// @[Controller.scala:131:25]
  wire         _raw_cmd_q_io_deq_bits_from_conv_fsm;	// @[Controller.scala:131:25]
  wire         _reservation_station_io_alloc_ready;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_valid;	// @[Controller.scala:124:61]
  wire [6:0]   _reservation_station_io_issue_ld_cmd_cmd_inst_funct;	// @[Controller.scala:124:61]
  wire [4:0]   _reservation_station_io_issue_ld_cmd_cmd_inst_rs2;	// @[Controller.scala:124:61]
  wire [4:0]   _reservation_station_io_issue_ld_cmd_cmd_inst_rs1;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_inst_xd;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_inst_xs1;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_inst_xs2;	// @[Controller.scala:124:61]
  wire [4:0]   _reservation_station_io_issue_ld_cmd_cmd_inst_rd;	// @[Controller.scala:124:61]
  wire [6:0]   _reservation_station_io_issue_ld_cmd_cmd_inst_opcode;	// @[Controller.scala:124:61]
  wire [63:0]  _reservation_station_io_issue_ld_cmd_cmd_rs1;	// @[Controller.scala:124:61]
  wire [63:0]  _reservation_station_io_issue_ld_cmd_cmd_rs2;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_debug;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_cease;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_wfi;	// @[Controller.scala:124:61]
  wire [31:0]  _reservation_station_io_issue_ld_cmd_cmd_status_isa;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_ld_cmd_cmd_status_dprv;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_dv;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_ld_cmd_cmd_status_prv;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_v;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_sd;	// @[Controller.scala:124:61]
  wire [22:0]  _reservation_station_io_issue_ld_cmd_cmd_status_zero2;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_mpv;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_gva;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_mbe;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_sbe;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_ld_cmd_cmd_status_sxl;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_ld_cmd_cmd_status_uxl;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_sd_rv32;	// @[Controller.scala:124:61]
  wire [7:0]   _reservation_station_io_issue_ld_cmd_cmd_status_zero1;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_tsr;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_tw;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_tvm;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_mxr;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_sum;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_mprv;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_ld_cmd_cmd_status_xs;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_ld_cmd_cmd_status_fs;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_ld_cmd_cmd_status_mpp;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_ld_cmd_cmd_status_vs;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_spp;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_mpie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_ube;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_spie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_upie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_mie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_hie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_sie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_cmd_status_uie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_from_matmul_fsm;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ld_cmd_from_conv_fsm;	// @[Controller.scala:124:61]
  wire [5:0]   _reservation_station_io_issue_ld_rob_id;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_valid;	// @[Controller.scala:124:61]
  wire [6:0]   _reservation_station_io_issue_st_cmd_cmd_inst_funct;	// @[Controller.scala:124:61]
  wire [4:0]   _reservation_station_io_issue_st_cmd_cmd_inst_rs2;	// @[Controller.scala:124:61]
  wire [4:0]   _reservation_station_io_issue_st_cmd_cmd_inst_rs1;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_inst_xd;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_inst_xs1;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_inst_xs2;	// @[Controller.scala:124:61]
  wire [4:0]   _reservation_station_io_issue_st_cmd_cmd_inst_rd;	// @[Controller.scala:124:61]
  wire [6:0]   _reservation_station_io_issue_st_cmd_cmd_inst_opcode;	// @[Controller.scala:124:61]
  wire [63:0]  _reservation_station_io_issue_st_cmd_cmd_rs1;	// @[Controller.scala:124:61]
  wire [63:0]  _reservation_station_io_issue_st_cmd_cmd_rs2;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_debug;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_cease;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_wfi;	// @[Controller.scala:124:61]
  wire [31:0]  _reservation_station_io_issue_st_cmd_cmd_status_isa;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_st_cmd_cmd_status_dprv;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_dv;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_st_cmd_cmd_status_prv;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_v;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_sd;	// @[Controller.scala:124:61]
  wire [22:0]  _reservation_station_io_issue_st_cmd_cmd_status_zero2;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_mpv;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_gva;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_mbe;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_sbe;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_st_cmd_cmd_status_sxl;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_st_cmd_cmd_status_uxl;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_sd_rv32;	// @[Controller.scala:124:61]
  wire [7:0]   _reservation_station_io_issue_st_cmd_cmd_status_zero1;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_tsr;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_tw;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_tvm;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_mxr;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_sum;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_mprv;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_st_cmd_cmd_status_xs;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_st_cmd_cmd_status_fs;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_st_cmd_cmd_status_mpp;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_issue_st_cmd_cmd_status_vs;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_spp;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_mpie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_ube;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_spie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_upie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_mie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_hie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_sie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_cmd_status_uie;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_from_matmul_fsm;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_st_cmd_from_conv_fsm;	// @[Controller.scala:124:61]
  wire [5:0]   _reservation_station_io_issue_st_rob_id;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_issue_ex_valid;	// @[Controller.scala:124:61]
  wire [6:0]   _reservation_station_io_issue_ex_cmd_cmd_inst_funct;	// @[Controller.scala:124:61]
  wire [63:0]  _reservation_station_io_issue_ex_cmd_cmd_rs1;	// @[Controller.scala:124:61]
  wire [63:0]  _reservation_station_io_issue_ex_cmd_cmd_rs2;	// @[Controller.scala:124:61]
  wire [5:0]   _reservation_station_io_issue_ex_rob_id;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_conv_ld_completed;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_conv_ex_completed;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_conv_st_completed;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_matmul_ld_completed;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_matmul_ex_completed;	// @[Controller.scala:124:61]
  wire [1:0]   _reservation_station_io_matmul_st_completed;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_busy;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_counter_event_signal_41;	// @[Controller.scala:124:61]
  wire         _reservation_station_io_counter_event_signal_42;	// @[Controller.scala:124:61]
  wire [31:0]  _reservation_station_io_counter_external_values_1;	// @[Controller.scala:124:61]
  wire [31:0]  _reservation_station_io_counter_external_values_2;	// @[Controller.scala:124:61]
  wire [31:0]  _reservation_station_io_counter_external_values_3;	// @[Controller.scala:124:61]
  wire         _tlb_io_clients_0_resp_miss;	// @[Controller.scala:69:19]
  wire [31:0]  _tlb_io_clients_0_resp_paddr;	// @[Controller.scala:69:19]
  wire         _tlb_io_clients_1_resp_miss;	// @[Controller.scala:69:19]
  wire [31:0]  _tlb_io_clients_1_resp_paddr;	// @[Controller.scala:69:19]
  wire         _tlb_io_counter_event_signal_15;	// @[Controller.scala:69:19]
  wire         _tlb_io_counter_event_signal_16;	// @[Controller.scala:69:19]
  wire         _tlb_io_counter_event_signal_17;	// @[Controller.scala:69:19]
  wire         _counters_io_in_ready;	// @[Controller.scala:59:24]
  wire         _counters_io_event_io_external_reset;	// @[Controller.scala:59:24]
  wire         _spad_io_dma_read_req_ready;	// @[Controller.scala:36:24]
  wire         _spad_io_dma_read_resp_valid;	// @[Controller.scala:36:24]
  wire [15:0]  _spad_io_dma_read_resp_bits_bytesRead;	// @[Controller.scala:36:24]
  wire [7:0]   _spad_io_dma_read_resp_bits_cmd_id;	// @[Controller.scala:36:24]
  wire         _spad_io_dma_write_req_ready;	// @[Controller.scala:36:24]
  wire         _spad_io_dma_write_resp_valid;	// @[Controller.scala:36:24]
  wire [7:0]   _spad_io_dma_write_resp_bits_cmd_id;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_0_req_ready;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_0_resp_valid;	// @[Controller.scala:36:24]
  wire [127:0] _spad_io_srams_read_0_resp_bits_data;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_0_resp_bits_fromDMA;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_1_req_ready;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_1_resp_valid;	// @[Controller.scala:36:24]
  wire [127:0] _spad_io_srams_read_1_resp_bits_data;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_1_resp_bits_fromDMA;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_2_req_ready;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_2_resp_valid;	// @[Controller.scala:36:24]
  wire [127:0] _spad_io_srams_read_2_resp_bits_data;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_2_resp_bits_fromDMA;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_3_req_ready;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_3_resp_valid;	// @[Controller.scala:36:24]
  wire [127:0] _spad_io_srams_read_3_resp_bits_data;	// @[Controller.scala:36:24]
  wire         _spad_io_srams_read_3_resp_bits_fromDMA;	// @[Controller.scala:36:24]
  wire         _spad_io_acc_read_req_0_ready;	// @[Controller.scala:36:24]
  wire         _spad_io_acc_read_req_1_ready;	// @[Controller.scala:36:24]
  wire         _spad_io_acc_read_resp_0_valid;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_0_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_1_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_2_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_3_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_4_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_5_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_6_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_7_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_8_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_9_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_10_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_11_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_12_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_13_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_14_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_0_bits_data_15_0;	// @[Controller.scala:36:24]
  wire         _spad_io_acc_read_resp_0_bits_fromDMA;	// @[Controller.scala:36:24]
  wire         _spad_io_acc_read_resp_1_valid;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_0_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_1_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_2_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_3_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_4_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_5_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_6_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_7_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_8_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_9_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_10_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_11_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_12_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_13_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_14_0;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_acc_read_resp_1_bits_data_15_0;	// @[Controller.scala:36:24]
  wire         _spad_io_acc_read_resp_1_bits_fromDMA;	// @[Controller.scala:36:24]
  wire         _spad_io_tlb_0_req_valid;	// @[Controller.scala:36:24]
  wire [39:0]  _spad_io_tlb_0_req_bits_tlb_req_vaddr;	// @[Controller.scala:36:24]
  wire         _spad_io_tlb_0_req_bits_status_debug;	// @[Controller.scala:36:24]
  wire         _spad_io_tlb_0_req_bits_status_mxr;	// @[Controller.scala:36:24]
  wire         _spad_io_tlb_0_req_bits_status_sum;	// @[Controller.scala:36:24]
  wire         _spad_io_tlb_1_req_valid;	// @[Controller.scala:36:24]
  wire [39:0]  _spad_io_tlb_1_req_bits_tlb_req_vaddr;	// @[Controller.scala:36:24]
  wire         _spad_io_tlb_1_req_bits_status_debug;	// @[Controller.scala:36:24]
  wire         _spad_io_tlb_1_req_bits_status_mxr;	// @[Controller.scala:36:24]
  wire         _spad_io_tlb_1_req_bits_status_sum;	// @[Controller.scala:36:24]
  wire         _spad_io_busy;	// @[Controller.scala:36:24]
  wire         _spad_io_counter_event_signal_18;	// @[Controller.scala:36:24]
  wire         _spad_io_counter_event_signal_19;	// @[Controller.scala:36:24]
  wire         _spad_io_counter_event_signal_20;	// @[Controller.scala:36:24]
  wire         _spad_io_counter_event_signal_21;	// @[Controller.scala:36:24]
  wire         _spad_io_counter_event_signal_22;	// @[Controller.scala:36:24]
  wire         _spad_io_counter_event_signal_23;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_counter_external_values_4;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_counter_external_values_5;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_counter_external_values_6;	// @[Controller.scala:36:24]
  wire [31:0]  _spad_io_counter_external_values_7;	// @[Controller.scala:36:24]
  wire         _io_busy_output = _raw_cmd_q_io_deq_valid | _mod_io_busy | _mod_1_io_busy | _reservation_station_io_busy | _spad_io_busy | _unrolled_cmd_io_deq_valid | _mod_1_io_out_valid | _mod_io_out_valid;	// @[Controller.scala:36:24, :124:61, :131:25, :330:178, Decoupled.scala:375:21, LoopConv.scala:1521:21, LoopMatmul.scala:1071:21]
  wire         _incr_ld_st_ex_cycles_T = _load_controller_io_busy & _store_controller_io_busy;	// @[Controller.scala:188:57, :189:58, :341:51]
  wire         is_flush = _unrolled_cmd_io_deq_bits_cmd_inst_funct == 7'h7;	// @[Controller.scala:364:31, Decoupled.scala:375:21]
  wire         is_counter_op = _unrolled_cmd_io_deq_bits_cmd_inst_funct == 7'h7E;	// @[Controller.scala:365:36, Decoupled.scala:375:21]
  wire         is_clock_gate_en = _unrolled_cmd_io_deq_bits_cmd_inst_funct == 7'h16;	// @[Controller.scala:366:39, Decoupled.scala:375:21]
  wire         _GEN = _unrolled_cmd_io_deq_valid & is_flush;	// @[Controller.scala:72:35, :358:29, :364:31, :375:21, :377:39, Decoupled.scala:375:21]
  wire         _GEN_0 = _unrolled_cmd_io_deq_valid & ~(is_flush | is_counter_op | is_clock_gate_en);	// @[Controller.scala:287:38, :358:29, :364:31, :365:36, :366:39, :375:21, :383:31, :390:34, :395:42, Decoupled.scala:375:21]
  reg  [31:0]  pipeline_stall_counter;	// @[Controller.scala:405:39]
  always @(posedge clock) begin
    if (reset)
      pipeline_stall_counter <= 32'h0;	// @[Controller.scala:405:39]
    else if (_raw_cmd_q_io_enq_ready & io_cmd_valid)	// @[Controller.scala:131:25, Decoupled.scala:51:35]
      pipeline_stall_counter <= 32'h0;	// @[Controller.scala:405:39]
    else if (_io_busy_output)	// @[Controller.scala:330:178]
      pipeline_stall_counter <= pipeline_stall_counter + 32'h1;	// @[Controller.scala:405:39, :409:54]
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[Controller.scala:411:9]
      if (~reset & pipeline_stall_counter > 32'h98967F) begin	// @[Controller.scala:405:39, :411:{9,33}]
        if (`ASSERT_VERBOSE_COND_)	// @[Controller.scala:411:9]
          $error("Assertion failed: pipeline stall\n    at Controller.scala:411 assert(pipeline_stall_counter < 10000000.U, \"pipeline stall\")\n");	// @[Controller.scala:411:9]
        if (`STOP_COND_)	// @[Controller.scala:411:9]
          $fatal;	// @[Controller.scala:411:9]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        pipeline_stall_counter = {_RANDOM_0[31:1], _RANDOM_1[0]};	// @[Controller.scala:405:39]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  Scratchpad spad (	// @[Controller.scala:36:24]
    .clock                                         (clock),
    .reset                                         (reset),
    .auto_id_out_a_ready                           (auto_spad_id_out_a_ready),
    .auto_id_out_d_valid                           (auto_spad_id_out_d_valid),
    .auto_id_out_d_bits_opcode                     (auto_spad_id_out_d_bits_opcode),
    .auto_id_out_d_bits_param                      (auto_spad_id_out_d_bits_param),
    .auto_id_out_d_bits_size                       (auto_spad_id_out_d_bits_size),
    .auto_id_out_d_bits_source                     (auto_spad_id_out_d_bits_source),
    .auto_id_out_d_bits_sink                       (auto_spad_id_out_d_bits_sink),
    .auto_id_out_d_bits_denied                     (auto_spad_id_out_d_bits_denied),
    .auto_id_out_d_bits_data                       (auto_spad_id_out_d_bits_data),
    .auto_id_out_d_bits_corrupt                    (auto_spad_id_out_d_bits_corrupt),
    .io_dma_read_req_valid                         (_load_controller_io_dma_req_valid),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_vaddr                    (_load_controller_io_dma_req_bits_vaddr),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_laddr_is_acc_addr        (_load_controller_io_dma_req_bits_laddr_is_acc_addr),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_laddr_accumulate         (_load_controller_io_dma_req_bits_laddr_accumulate),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_laddr_read_full_acc_row  (_load_controller_io_dma_req_bits_laddr_read_full_acc_row),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_laddr_norm_cmd           (_load_controller_io_dma_req_bits_laddr_norm_cmd),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_laddr_garbage            (_load_controller_io_dma_req_bits_laddr_garbage),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_laddr_garbage_bit        (_load_controller_io_dma_req_bits_laddr_garbage_bit),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_laddr_data               (_load_controller_io_dma_req_bits_laddr_data),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_cols                     (_load_controller_io_dma_req_bits_cols),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_repeats                  (_load_controller_io_dma_req_bits_repeats),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_scale                    (_load_controller_io_dma_req_bits_scale),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_has_acc_bitwidth         (_load_controller_io_dma_req_bits_has_acc_bitwidth),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_all_zeros                (_load_controller_io_dma_req_bits_all_zeros),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_block_stride             (_load_controller_io_dma_req_bits_block_stride),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_pixel_repeats            (_load_controller_io_dma_req_bits_pixel_repeats),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_cmd_id                   (_load_controller_io_dma_req_bits_cmd_id),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_debug             (_load_controller_io_dma_req_bits_status_debug),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_cease             (_load_controller_io_dma_req_bits_status_cease),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_wfi               (_load_controller_io_dma_req_bits_status_wfi),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_isa               (_load_controller_io_dma_req_bits_status_isa),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_dprv              (_load_controller_io_dma_req_bits_status_dprv),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_dv                (_load_controller_io_dma_req_bits_status_dv),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_prv               (_load_controller_io_dma_req_bits_status_prv),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_v                 (_load_controller_io_dma_req_bits_status_v),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_sd                (_load_controller_io_dma_req_bits_status_sd),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_zero2             (_load_controller_io_dma_req_bits_status_zero2),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_mpv               (_load_controller_io_dma_req_bits_status_mpv),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_gva               (_load_controller_io_dma_req_bits_status_gva),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_mbe               (_load_controller_io_dma_req_bits_status_mbe),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_sbe               (_load_controller_io_dma_req_bits_status_sbe),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_sxl               (_load_controller_io_dma_req_bits_status_sxl),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_uxl               (_load_controller_io_dma_req_bits_status_uxl),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_sd_rv32           (_load_controller_io_dma_req_bits_status_sd_rv32),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_zero1             (_load_controller_io_dma_req_bits_status_zero1),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_tsr               (_load_controller_io_dma_req_bits_status_tsr),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_tw                (_load_controller_io_dma_req_bits_status_tw),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_tvm               (_load_controller_io_dma_req_bits_status_tvm),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_mxr               (_load_controller_io_dma_req_bits_status_mxr),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_sum               (_load_controller_io_dma_req_bits_status_sum),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_mprv              (_load_controller_io_dma_req_bits_status_mprv),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_xs                (_load_controller_io_dma_req_bits_status_xs),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_fs                (_load_controller_io_dma_req_bits_status_fs),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_mpp               (_load_controller_io_dma_req_bits_status_mpp),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_vs                (_load_controller_io_dma_req_bits_status_vs),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_spp               (_load_controller_io_dma_req_bits_status_spp),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_mpie              (_load_controller_io_dma_req_bits_status_mpie),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_ube               (_load_controller_io_dma_req_bits_status_ube),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_spie              (_load_controller_io_dma_req_bits_status_spie),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_upie              (_load_controller_io_dma_req_bits_status_upie),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_mie               (_load_controller_io_dma_req_bits_status_mie),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_hie               (_load_controller_io_dma_req_bits_status_hie),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_sie               (_load_controller_io_dma_req_bits_status_sie),	// @[Controller.scala:188:57]
    .io_dma_read_req_bits_status_uie               (_load_controller_io_dma_req_bits_status_uie),	// @[Controller.scala:188:57]
    .io_dma_write_req_valid                        (_store_controller_io_dma_req_valid),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_vaddr                   (_store_controller_io_dma_req_bits_vaddr),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_laddr_is_acc_addr       (_store_controller_io_dma_req_bits_laddr_is_acc_addr),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_laddr_accumulate        (_store_controller_io_dma_req_bits_laddr_accumulate),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_laddr_read_full_acc_row (_store_controller_io_dma_req_bits_laddr_read_full_acc_row),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_laddr_garbage           (_store_controller_io_dma_req_bits_laddr_garbage),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_laddr_garbage_bit       (_store_controller_io_dma_req_bits_laddr_garbage_bit),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_laddr_data              (_store_controller_io_dma_req_bits_laddr_data),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_acc_act                 (_store_controller_io_dma_req_bits_acc_act),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_acc_scale               (_store_controller_io_dma_req_bits_acc_scale),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_len                     (_store_controller_io_dma_req_bits_len),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_block                   (_store_controller_io_dma_req_bits_block),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_cmd_id                  (_store_controller_io_dma_req_bits_cmd_id),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_debug            (_store_controller_io_dma_req_bits_status_debug),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_cease            (_store_controller_io_dma_req_bits_status_cease),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_wfi              (_store_controller_io_dma_req_bits_status_wfi),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_isa              (_store_controller_io_dma_req_bits_status_isa),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_dprv             (_store_controller_io_dma_req_bits_status_dprv),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_dv               (_store_controller_io_dma_req_bits_status_dv),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_prv              (_store_controller_io_dma_req_bits_status_prv),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_v                (_store_controller_io_dma_req_bits_status_v),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_sd               (_store_controller_io_dma_req_bits_status_sd),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_zero2            (_store_controller_io_dma_req_bits_status_zero2),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_mpv              (_store_controller_io_dma_req_bits_status_mpv),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_gva              (_store_controller_io_dma_req_bits_status_gva),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_mbe              (_store_controller_io_dma_req_bits_status_mbe),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_sbe              (_store_controller_io_dma_req_bits_status_sbe),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_sxl              (_store_controller_io_dma_req_bits_status_sxl),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_uxl              (_store_controller_io_dma_req_bits_status_uxl),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_sd_rv32          (_store_controller_io_dma_req_bits_status_sd_rv32),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_zero1            (_store_controller_io_dma_req_bits_status_zero1),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_tsr              (_store_controller_io_dma_req_bits_status_tsr),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_tw               (_store_controller_io_dma_req_bits_status_tw),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_tvm              (_store_controller_io_dma_req_bits_status_tvm),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_mxr              (_store_controller_io_dma_req_bits_status_mxr),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_sum              (_store_controller_io_dma_req_bits_status_sum),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_mprv             (_store_controller_io_dma_req_bits_status_mprv),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_xs               (_store_controller_io_dma_req_bits_status_xs),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_fs               (_store_controller_io_dma_req_bits_status_fs),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_mpp              (_store_controller_io_dma_req_bits_status_mpp),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_vs               (_store_controller_io_dma_req_bits_status_vs),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_spp              (_store_controller_io_dma_req_bits_status_spp),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_mpie             (_store_controller_io_dma_req_bits_status_mpie),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_ube              (_store_controller_io_dma_req_bits_status_ube),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_spie             (_store_controller_io_dma_req_bits_status_spie),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_upie             (_store_controller_io_dma_req_bits_status_upie),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_mie              (_store_controller_io_dma_req_bits_status_mie),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_hie              (_store_controller_io_dma_req_bits_status_hie),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_sie              (_store_controller_io_dma_req_bits_status_sie),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_status_uie              (_store_controller_io_dma_req_bits_status_uie),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_pool_en                 (_store_controller_io_dma_req_bits_pool_en),	// @[Controller.scala:189:58]
    .io_dma_write_req_bits_store_en                (_store_controller_io_dma_req_bits_store_en),	// @[Controller.scala:189:58]
    .io_srams_read_0_req_valid                     (_req_arb_io_out_valid),	// @[Controller.scala:268:25]
    .io_srams_read_0_req_bits_addr                 (_req_arb_io_out_bits_addr),	// @[Controller.scala:268:25]
    .io_srams_read_0_resp_ready                    (_ex_controller_io_srams_read_0_resp_ready),	// @[Controller.scala:190:55]
    .io_srams_read_1_req_valid                     (_req_arb_1_io_out_valid),	// @[Controller.scala:268:25]
    .io_srams_read_1_req_bits_addr                 (_req_arb_1_io_out_bits_addr),	// @[Controller.scala:268:25]
    .io_srams_read_1_resp_ready                    (_ex_controller_io_srams_read_1_resp_ready),	// @[Controller.scala:190:55]
    .io_srams_read_2_req_valid                     (_req_arb_2_io_out_valid),	// @[Controller.scala:268:25]
    .io_srams_read_2_req_bits_addr                 (_req_arb_2_io_out_bits_addr),	// @[Controller.scala:268:25]
    .io_srams_read_2_resp_ready                    (_ex_controller_io_srams_read_2_resp_ready),	// @[Controller.scala:190:55]
    .io_srams_read_3_req_valid                     (_req_arb_3_io_out_valid),	// @[Controller.scala:268:25]
    .io_srams_read_3_req_bits_addr                 (_req_arb_3_io_out_bits_addr),	// @[Controller.scala:268:25]
    .io_srams_read_3_resp_ready                    (_ex_controller_io_srams_read_3_resp_ready),	// @[Controller.scala:190:55]
    .io_srams_write_0_en                           (_ex_controller_io_srams_write_0_en),	// @[Controller.scala:190:55]
    .io_srams_write_0_addr                         (_ex_controller_io_srams_write_0_addr),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_0                       (_ex_controller_io_srams_write_0_mask_0),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_1                       (_ex_controller_io_srams_write_0_mask_1),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_2                       (_ex_controller_io_srams_write_0_mask_2),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_3                       (_ex_controller_io_srams_write_0_mask_3),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_4                       (_ex_controller_io_srams_write_0_mask_4),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_5                       (_ex_controller_io_srams_write_0_mask_5),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_6                       (_ex_controller_io_srams_write_0_mask_6),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_7                       (_ex_controller_io_srams_write_0_mask_7),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_8                       (_ex_controller_io_srams_write_0_mask_8),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_9                       (_ex_controller_io_srams_write_0_mask_9),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_10                      (_ex_controller_io_srams_write_0_mask_10),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_11                      (_ex_controller_io_srams_write_0_mask_11),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_12                      (_ex_controller_io_srams_write_0_mask_12),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_13                      (_ex_controller_io_srams_write_0_mask_13),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_14                      (_ex_controller_io_srams_write_0_mask_14),	// @[Controller.scala:190:55]
    .io_srams_write_0_mask_15                      (_ex_controller_io_srams_write_0_mask_15),	// @[Controller.scala:190:55]
    .io_srams_write_0_data                         (_ex_controller_io_srams_write_0_data),	// @[Controller.scala:190:55]
    .io_srams_write_1_en                           (_ex_controller_io_srams_write_1_en),	// @[Controller.scala:190:55]
    .io_srams_write_1_addr                         (_ex_controller_io_srams_write_1_addr),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_0                       (_ex_controller_io_srams_write_1_mask_0),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_1                       (_ex_controller_io_srams_write_1_mask_1),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_2                       (_ex_controller_io_srams_write_1_mask_2),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_3                       (_ex_controller_io_srams_write_1_mask_3),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_4                       (_ex_controller_io_srams_write_1_mask_4),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_5                       (_ex_controller_io_srams_write_1_mask_5),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_6                       (_ex_controller_io_srams_write_1_mask_6),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_7                       (_ex_controller_io_srams_write_1_mask_7),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_8                       (_ex_controller_io_srams_write_1_mask_8),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_9                       (_ex_controller_io_srams_write_1_mask_9),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_10                      (_ex_controller_io_srams_write_1_mask_10),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_11                      (_ex_controller_io_srams_write_1_mask_11),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_12                      (_ex_controller_io_srams_write_1_mask_12),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_13                      (_ex_controller_io_srams_write_1_mask_13),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_14                      (_ex_controller_io_srams_write_1_mask_14),	// @[Controller.scala:190:55]
    .io_srams_write_1_mask_15                      (_ex_controller_io_srams_write_1_mask_15),	// @[Controller.scala:190:55]
    .io_srams_write_1_data                         (_ex_controller_io_srams_write_1_data),	// @[Controller.scala:190:55]
    .io_srams_write_2_en                           (_ex_controller_io_srams_write_2_en),	// @[Controller.scala:190:55]
    .io_srams_write_2_addr                         (_ex_controller_io_srams_write_2_addr),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_0                       (_ex_controller_io_srams_write_2_mask_0),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_1                       (_ex_controller_io_srams_write_2_mask_1),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_2                       (_ex_controller_io_srams_write_2_mask_2),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_3                       (_ex_controller_io_srams_write_2_mask_3),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_4                       (_ex_controller_io_srams_write_2_mask_4),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_5                       (_ex_controller_io_srams_write_2_mask_5),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_6                       (_ex_controller_io_srams_write_2_mask_6),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_7                       (_ex_controller_io_srams_write_2_mask_7),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_8                       (_ex_controller_io_srams_write_2_mask_8),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_9                       (_ex_controller_io_srams_write_2_mask_9),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_10                      (_ex_controller_io_srams_write_2_mask_10),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_11                      (_ex_controller_io_srams_write_2_mask_11),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_12                      (_ex_controller_io_srams_write_2_mask_12),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_13                      (_ex_controller_io_srams_write_2_mask_13),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_14                      (_ex_controller_io_srams_write_2_mask_14),	// @[Controller.scala:190:55]
    .io_srams_write_2_mask_15                      (_ex_controller_io_srams_write_2_mask_15),	// @[Controller.scala:190:55]
    .io_srams_write_2_data                         (_ex_controller_io_srams_write_2_data),	// @[Controller.scala:190:55]
    .io_srams_write_3_en                           (_ex_controller_io_srams_write_3_en),	// @[Controller.scala:190:55]
    .io_srams_write_3_addr                         (_ex_controller_io_srams_write_3_addr),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_0                       (_ex_controller_io_srams_write_3_mask_0),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_1                       (_ex_controller_io_srams_write_3_mask_1),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_2                       (_ex_controller_io_srams_write_3_mask_2),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_3                       (_ex_controller_io_srams_write_3_mask_3),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_4                       (_ex_controller_io_srams_write_3_mask_4),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_5                       (_ex_controller_io_srams_write_3_mask_5),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_6                       (_ex_controller_io_srams_write_3_mask_6),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_7                       (_ex_controller_io_srams_write_3_mask_7),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_8                       (_ex_controller_io_srams_write_3_mask_8),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_9                       (_ex_controller_io_srams_write_3_mask_9),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_10                      (_ex_controller_io_srams_write_3_mask_10),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_11                      (_ex_controller_io_srams_write_3_mask_11),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_12                      (_ex_controller_io_srams_write_3_mask_12),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_13                      (_ex_controller_io_srams_write_3_mask_13),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_14                      (_ex_controller_io_srams_write_3_mask_14),	// @[Controller.scala:190:55]
    .io_srams_write_3_mask_15                      (_ex_controller_io_srams_write_3_mask_15),	// @[Controller.scala:190:55]
    .io_srams_write_3_data                         (_ex_controller_io_srams_write_3_data),	// @[Controller.scala:190:55]
    .io_acc_read_req_0_valid                       (_ex_controller_io_acc_read_req_0_valid),	// @[Controller.scala:190:55]
    .io_acc_read_req_0_bits_scale_bits             (_ex_controller_io_acc_read_req_0_bits_scale_bits),	// @[Controller.scala:190:55]
    .io_acc_read_req_0_bits_addr                   (_ex_controller_io_acc_read_req_0_bits_addr),	// @[Controller.scala:190:55]
    .io_acc_read_req_0_bits_act                    (_ex_controller_io_acc_read_req_0_bits_act),	// @[Controller.scala:190:55]
    .io_acc_read_req_1_valid                       (_ex_controller_io_acc_read_req_1_valid),	// @[Controller.scala:190:55]
    .io_acc_read_req_1_bits_scale_bits             (_ex_controller_io_acc_read_req_1_bits_scale_bits),	// @[Controller.scala:190:55]
    .io_acc_read_req_1_bits_addr                   (_ex_controller_io_acc_read_req_1_bits_addr),	// @[Controller.scala:190:55]
    .io_acc_read_req_1_bits_act                    (_ex_controller_io_acc_read_req_1_bits_act),	// @[Controller.scala:190:55]
    .io_acc_read_resp_0_ready                      (_ex_controller_io_acc_read_resp_0_ready),	// @[Controller.scala:190:55]
    .io_acc_read_resp_1_ready                      (_ex_controller_io_acc_read_resp_1_ready),	// @[Controller.scala:190:55]
    .io_acc_write_0_valid                          (_ex_controller_io_acc_write_0_valid),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_addr                      (_ex_controller_io_acc_write_0_bits_addr),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_0_0                  (_ex_controller_io_acc_write_0_bits_data_0_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_1_0                  (_ex_controller_io_acc_write_0_bits_data_1_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_2_0                  (_ex_controller_io_acc_write_0_bits_data_2_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_3_0                  (_ex_controller_io_acc_write_0_bits_data_3_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_4_0                  (_ex_controller_io_acc_write_0_bits_data_4_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_5_0                  (_ex_controller_io_acc_write_0_bits_data_5_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_6_0                  (_ex_controller_io_acc_write_0_bits_data_6_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_7_0                  (_ex_controller_io_acc_write_0_bits_data_7_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_8_0                  (_ex_controller_io_acc_write_0_bits_data_8_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_9_0                  (_ex_controller_io_acc_write_0_bits_data_9_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_10_0                 (_ex_controller_io_acc_write_0_bits_data_10_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_11_0                 (_ex_controller_io_acc_write_0_bits_data_11_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_12_0                 (_ex_controller_io_acc_write_0_bits_data_12_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_13_0                 (_ex_controller_io_acc_write_0_bits_data_13_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_14_0                 (_ex_controller_io_acc_write_0_bits_data_14_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_data_15_0                 (_ex_controller_io_acc_write_0_bits_data_15_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_acc                       (_ex_controller_io_acc_write_0_bits_acc),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_0                    (_ex_controller_io_acc_write_0_bits_mask_0),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_1                    (_ex_controller_io_acc_write_0_bits_mask_1),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_2                    (_ex_controller_io_acc_write_0_bits_mask_2),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_3                    (_ex_controller_io_acc_write_0_bits_mask_3),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_4                    (_ex_controller_io_acc_write_0_bits_mask_4),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_5                    (_ex_controller_io_acc_write_0_bits_mask_5),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_6                    (_ex_controller_io_acc_write_0_bits_mask_6),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_7                    (_ex_controller_io_acc_write_0_bits_mask_7),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_8                    (_ex_controller_io_acc_write_0_bits_mask_8),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_9                    (_ex_controller_io_acc_write_0_bits_mask_9),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_10                   (_ex_controller_io_acc_write_0_bits_mask_10),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_11                   (_ex_controller_io_acc_write_0_bits_mask_11),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_12                   (_ex_controller_io_acc_write_0_bits_mask_12),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_13                   (_ex_controller_io_acc_write_0_bits_mask_13),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_14                   (_ex_controller_io_acc_write_0_bits_mask_14),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_15                   (_ex_controller_io_acc_write_0_bits_mask_15),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_16                   (_ex_controller_io_acc_write_0_bits_mask_16),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_17                   (_ex_controller_io_acc_write_0_bits_mask_17),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_18                   (_ex_controller_io_acc_write_0_bits_mask_18),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_19                   (_ex_controller_io_acc_write_0_bits_mask_19),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_20                   (_ex_controller_io_acc_write_0_bits_mask_20),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_21                   (_ex_controller_io_acc_write_0_bits_mask_21),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_22                   (_ex_controller_io_acc_write_0_bits_mask_22),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_23                   (_ex_controller_io_acc_write_0_bits_mask_23),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_24                   (_ex_controller_io_acc_write_0_bits_mask_24),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_25                   (_ex_controller_io_acc_write_0_bits_mask_25),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_26                   (_ex_controller_io_acc_write_0_bits_mask_26),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_27                   (_ex_controller_io_acc_write_0_bits_mask_27),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_28                   (_ex_controller_io_acc_write_0_bits_mask_28),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_29                   (_ex_controller_io_acc_write_0_bits_mask_29),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_30                   (_ex_controller_io_acc_write_0_bits_mask_30),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_31                   (_ex_controller_io_acc_write_0_bits_mask_31),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_32                   (_ex_controller_io_acc_write_0_bits_mask_32),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_33                   (_ex_controller_io_acc_write_0_bits_mask_33),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_34                   (_ex_controller_io_acc_write_0_bits_mask_34),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_35                   (_ex_controller_io_acc_write_0_bits_mask_35),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_36                   (_ex_controller_io_acc_write_0_bits_mask_36),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_37                   (_ex_controller_io_acc_write_0_bits_mask_37),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_38                   (_ex_controller_io_acc_write_0_bits_mask_38),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_39                   (_ex_controller_io_acc_write_0_bits_mask_39),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_40                   (_ex_controller_io_acc_write_0_bits_mask_40),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_41                   (_ex_controller_io_acc_write_0_bits_mask_41),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_42                   (_ex_controller_io_acc_write_0_bits_mask_42),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_43                   (_ex_controller_io_acc_write_0_bits_mask_43),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_44                   (_ex_controller_io_acc_write_0_bits_mask_44),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_45                   (_ex_controller_io_acc_write_0_bits_mask_45),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_46                   (_ex_controller_io_acc_write_0_bits_mask_46),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_47                   (_ex_controller_io_acc_write_0_bits_mask_47),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_48                   (_ex_controller_io_acc_write_0_bits_mask_48),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_49                   (_ex_controller_io_acc_write_0_bits_mask_49),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_50                   (_ex_controller_io_acc_write_0_bits_mask_50),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_51                   (_ex_controller_io_acc_write_0_bits_mask_51),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_52                   (_ex_controller_io_acc_write_0_bits_mask_52),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_53                   (_ex_controller_io_acc_write_0_bits_mask_53),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_54                   (_ex_controller_io_acc_write_0_bits_mask_54),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_55                   (_ex_controller_io_acc_write_0_bits_mask_55),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_56                   (_ex_controller_io_acc_write_0_bits_mask_56),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_57                   (_ex_controller_io_acc_write_0_bits_mask_57),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_58                   (_ex_controller_io_acc_write_0_bits_mask_58),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_59                   (_ex_controller_io_acc_write_0_bits_mask_59),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_60                   (_ex_controller_io_acc_write_0_bits_mask_60),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_61                   (_ex_controller_io_acc_write_0_bits_mask_61),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_62                   (_ex_controller_io_acc_write_0_bits_mask_62),	// @[Controller.scala:190:55]
    .io_acc_write_0_bits_mask_63                   (_ex_controller_io_acc_write_0_bits_mask_63),	// @[Controller.scala:190:55]
    .io_acc_write_1_valid                          (_ex_controller_io_acc_write_1_valid),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_addr                      (_ex_controller_io_acc_write_1_bits_addr),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_0_0                  (_ex_controller_io_acc_write_1_bits_data_0_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_1_0                  (_ex_controller_io_acc_write_1_bits_data_1_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_2_0                  (_ex_controller_io_acc_write_1_bits_data_2_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_3_0                  (_ex_controller_io_acc_write_1_bits_data_3_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_4_0                  (_ex_controller_io_acc_write_1_bits_data_4_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_5_0                  (_ex_controller_io_acc_write_1_bits_data_5_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_6_0                  (_ex_controller_io_acc_write_1_bits_data_6_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_7_0                  (_ex_controller_io_acc_write_1_bits_data_7_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_8_0                  (_ex_controller_io_acc_write_1_bits_data_8_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_9_0                  (_ex_controller_io_acc_write_1_bits_data_9_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_10_0                 (_ex_controller_io_acc_write_1_bits_data_10_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_11_0                 (_ex_controller_io_acc_write_1_bits_data_11_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_12_0                 (_ex_controller_io_acc_write_1_bits_data_12_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_13_0                 (_ex_controller_io_acc_write_1_bits_data_13_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_14_0                 (_ex_controller_io_acc_write_1_bits_data_14_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_data_15_0                 (_ex_controller_io_acc_write_1_bits_data_15_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_acc                       (_ex_controller_io_acc_write_1_bits_acc),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_0                    (_ex_controller_io_acc_write_1_bits_mask_0),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_1                    (_ex_controller_io_acc_write_1_bits_mask_1),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_2                    (_ex_controller_io_acc_write_1_bits_mask_2),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_3                    (_ex_controller_io_acc_write_1_bits_mask_3),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_4                    (_ex_controller_io_acc_write_1_bits_mask_4),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_5                    (_ex_controller_io_acc_write_1_bits_mask_5),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_6                    (_ex_controller_io_acc_write_1_bits_mask_6),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_7                    (_ex_controller_io_acc_write_1_bits_mask_7),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_8                    (_ex_controller_io_acc_write_1_bits_mask_8),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_9                    (_ex_controller_io_acc_write_1_bits_mask_9),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_10                   (_ex_controller_io_acc_write_1_bits_mask_10),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_11                   (_ex_controller_io_acc_write_1_bits_mask_11),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_12                   (_ex_controller_io_acc_write_1_bits_mask_12),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_13                   (_ex_controller_io_acc_write_1_bits_mask_13),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_14                   (_ex_controller_io_acc_write_1_bits_mask_14),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_15                   (_ex_controller_io_acc_write_1_bits_mask_15),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_16                   (_ex_controller_io_acc_write_1_bits_mask_16),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_17                   (_ex_controller_io_acc_write_1_bits_mask_17),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_18                   (_ex_controller_io_acc_write_1_bits_mask_18),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_19                   (_ex_controller_io_acc_write_1_bits_mask_19),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_20                   (_ex_controller_io_acc_write_1_bits_mask_20),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_21                   (_ex_controller_io_acc_write_1_bits_mask_21),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_22                   (_ex_controller_io_acc_write_1_bits_mask_22),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_23                   (_ex_controller_io_acc_write_1_bits_mask_23),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_24                   (_ex_controller_io_acc_write_1_bits_mask_24),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_25                   (_ex_controller_io_acc_write_1_bits_mask_25),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_26                   (_ex_controller_io_acc_write_1_bits_mask_26),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_27                   (_ex_controller_io_acc_write_1_bits_mask_27),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_28                   (_ex_controller_io_acc_write_1_bits_mask_28),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_29                   (_ex_controller_io_acc_write_1_bits_mask_29),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_30                   (_ex_controller_io_acc_write_1_bits_mask_30),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_31                   (_ex_controller_io_acc_write_1_bits_mask_31),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_32                   (_ex_controller_io_acc_write_1_bits_mask_32),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_33                   (_ex_controller_io_acc_write_1_bits_mask_33),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_34                   (_ex_controller_io_acc_write_1_bits_mask_34),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_35                   (_ex_controller_io_acc_write_1_bits_mask_35),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_36                   (_ex_controller_io_acc_write_1_bits_mask_36),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_37                   (_ex_controller_io_acc_write_1_bits_mask_37),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_38                   (_ex_controller_io_acc_write_1_bits_mask_38),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_39                   (_ex_controller_io_acc_write_1_bits_mask_39),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_40                   (_ex_controller_io_acc_write_1_bits_mask_40),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_41                   (_ex_controller_io_acc_write_1_bits_mask_41),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_42                   (_ex_controller_io_acc_write_1_bits_mask_42),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_43                   (_ex_controller_io_acc_write_1_bits_mask_43),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_44                   (_ex_controller_io_acc_write_1_bits_mask_44),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_45                   (_ex_controller_io_acc_write_1_bits_mask_45),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_46                   (_ex_controller_io_acc_write_1_bits_mask_46),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_47                   (_ex_controller_io_acc_write_1_bits_mask_47),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_48                   (_ex_controller_io_acc_write_1_bits_mask_48),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_49                   (_ex_controller_io_acc_write_1_bits_mask_49),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_50                   (_ex_controller_io_acc_write_1_bits_mask_50),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_51                   (_ex_controller_io_acc_write_1_bits_mask_51),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_52                   (_ex_controller_io_acc_write_1_bits_mask_52),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_53                   (_ex_controller_io_acc_write_1_bits_mask_53),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_54                   (_ex_controller_io_acc_write_1_bits_mask_54),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_55                   (_ex_controller_io_acc_write_1_bits_mask_55),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_56                   (_ex_controller_io_acc_write_1_bits_mask_56),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_57                   (_ex_controller_io_acc_write_1_bits_mask_57),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_58                   (_ex_controller_io_acc_write_1_bits_mask_58),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_59                   (_ex_controller_io_acc_write_1_bits_mask_59),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_60                   (_ex_controller_io_acc_write_1_bits_mask_60),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_61                   (_ex_controller_io_acc_write_1_bits_mask_61),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_62                   (_ex_controller_io_acc_write_1_bits_mask_62),	// @[Controller.scala:190:55]
    .io_acc_write_1_bits_mask_63                   (_ex_controller_io_acc_write_1_bits_mask_63),	// @[Controller.scala:190:55]
    .io_tlb_0_resp_miss                            (_tlb_io_clients_0_resp_miss),	// @[Controller.scala:69:19]
    .io_tlb_0_resp_paddr                           (_tlb_io_clients_0_resp_paddr),	// @[Controller.scala:69:19]
    .io_tlb_1_resp_miss                            (_tlb_io_clients_1_resp_miss),	// @[Controller.scala:69:19]
    .io_tlb_1_resp_paddr                           (_tlb_io_clients_1_resp_paddr),	// @[Controller.scala:69:19]
    .io_counter_external_reset                     (_counters_io_event_io_external_reset),	// @[Controller.scala:59:24]
    .auto_id_out_a_valid                           (auto_spad_id_out_a_valid),
    .auto_id_out_a_bits_opcode                     (auto_spad_id_out_a_bits_opcode),
    .auto_id_out_a_bits_param                      (auto_spad_id_out_a_bits_param),
    .auto_id_out_a_bits_size                       (auto_spad_id_out_a_bits_size),
    .auto_id_out_a_bits_source                     (auto_spad_id_out_a_bits_source),
    .auto_id_out_a_bits_address                    (auto_spad_id_out_a_bits_address),
    .auto_id_out_a_bits_mask                       (auto_spad_id_out_a_bits_mask),
    .auto_id_out_a_bits_data                       (auto_spad_id_out_a_bits_data),
    .auto_id_out_a_bits_corrupt                    (auto_spad_id_out_a_bits_corrupt),
    .auto_id_out_d_ready                           (auto_spad_id_out_d_ready),
    .io_dma_read_req_ready                         (_spad_io_dma_read_req_ready),
    .io_dma_read_resp_valid                        (_spad_io_dma_read_resp_valid),
    .io_dma_read_resp_bits_bytesRead               (_spad_io_dma_read_resp_bits_bytesRead),
    .io_dma_read_resp_bits_cmd_id                  (_spad_io_dma_read_resp_bits_cmd_id),
    .io_dma_write_req_ready                        (_spad_io_dma_write_req_ready),
    .io_dma_write_resp_valid                       (_spad_io_dma_write_resp_valid),
    .io_dma_write_resp_bits_cmd_id                 (_spad_io_dma_write_resp_bits_cmd_id),
    .io_srams_read_0_req_ready                     (_spad_io_srams_read_0_req_ready),
    .io_srams_read_0_resp_valid                    (_spad_io_srams_read_0_resp_valid),
    .io_srams_read_0_resp_bits_data                (_spad_io_srams_read_0_resp_bits_data),
    .io_srams_read_0_resp_bits_fromDMA             (_spad_io_srams_read_0_resp_bits_fromDMA),
    .io_srams_read_1_req_ready                     (_spad_io_srams_read_1_req_ready),
    .io_srams_read_1_resp_valid                    (_spad_io_srams_read_1_resp_valid),
    .io_srams_read_1_resp_bits_data                (_spad_io_srams_read_1_resp_bits_data),
    .io_srams_read_1_resp_bits_fromDMA             (_spad_io_srams_read_1_resp_bits_fromDMA),
    .io_srams_read_2_req_ready                     (_spad_io_srams_read_2_req_ready),
    .io_srams_read_2_resp_valid                    (_spad_io_srams_read_2_resp_valid),
    .io_srams_read_2_resp_bits_data                (_spad_io_srams_read_2_resp_bits_data),
    .io_srams_read_2_resp_bits_fromDMA             (_spad_io_srams_read_2_resp_bits_fromDMA),
    .io_srams_read_3_req_ready                     (_spad_io_srams_read_3_req_ready),
    .io_srams_read_3_resp_valid                    (_spad_io_srams_read_3_resp_valid),
    .io_srams_read_3_resp_bits_data                (_spad_io_srams_read_3_resp_bits_data),
    .io_srams_read_3_resp_bits_fromDMA             (_spad_io_srams_read_3_resp_bits_fromDMA),
    .io_acc_read_req_0_ready                       (_spad_io_acc_read_req_0_ready),
    .io_acc_read_req_1_ready                       (_spad_io_acc_read_req_1_ready),
    .io_acc_read_resp_0_valid                      (_spad_io_acc_read_resp_0_valid),
    .io_acc_read_resp_0_bits_data_0_0              (_spad_io_acc_read_resp_0_bits_data_0_0),
    .io_acc_read_resp_0_bits_data_1_0              (_spad_io_acc_read_resp_0_bits_data_1_0),
    .io_acc_read_resp_0_bits_data_2_0              (_spad_io_acc_read_resp_0_bits_data_2_0),
    .io_acc_read_resp_0_bits_data_3_0              (_spad_io_acc_read_resp_0_bits_data_3_0),
    .io_acc_read_resp_0_bits_data_4_0              (_spad_io_acc_read_resp_0_bits_data_4_0),
    .io_acc_read_resp_0_bits_data_5_0              (_spad_io_acc_read_resp_0_bits_data_5_0),
    .io_acc_read_resp_0_bits_data_6_0              (_spad_io_acc_read_resp_0_bits_data_6_0),
    .io_acc_read_resp_0_bits_data_7_0              (_spad_io_acc_read_resp_0_bits_data_7_0),
    .io_acc_read_resp_0_bits_data_8_0              (_spad_io_acc_read_resp_0_bits_data_8_0),
    .io_acc_read_resp_0_bits_data_9_0              (_spad_io_acc_read_resp_0_bits_data_9_0),
    .io_acc_read_resp_0_bits_data_10_0             (_spad_io_acc_read_resp_0_bits_data_10_0),
    .io_acc_read_resp_0_bits_data_11_0             (_spad_io_acc_read_resp_0_bits_data_11_0),
    .io_acc_read_resp_0_bits_data_12_0             (_spad_io_acc_read_resp_0_bits_data_12_0),
    .io_acc_read_resp_0_bits_data_13_0             (_spad_io_acc_read_resp_0_bits_data_13_0),
    .io_acc_read_resp_0_bits_data_14_0             (_spad_io_acc_read_resp_0_bits_data_14_0),
    .io_acc_read_resp_0_bits_data_15_0             (_spad_io_acc_read_resp_0_bits_data_15_0),
    .io_acc_read_resp_0_bits_fromDMA               (_spad_io_acc_read_resp_0_bits_fromDMA),
    .io_acc_read_resp_1_valid                      (_spad_io_acc_read_resp_1_valid),
    .io_acc_read_resp_1_bits_data_0_0              (_spad_io_acc_read_resp_1_bits_data_0_0),
    .io_acc_read_resp_1_bits_data_1_0              (_spad_io_acc_read_resp_1_bits_data_1_0),
    .io_acc_read_resp_1_bits_data_2_0              (_spad_io_acc_read_resp_1_bits_data_2_0),
    .io_acc_read_resp_1_bits_data_3_0              (_spad_io_acc_read_resp_1_bits_data_3_0),
    .io_acc_read_resp_1_bits_data_4_0              (_spad_io_acc_read_resp_1_bits_data_4_0),
    .io_acc_read_resp_1_bits_data_5_0              (_spad_io_acc_read_resp_1_bits_data_5_0),
    .io_acc_read_resp_1_bits_data_6_0              (_spad_io_acc_read_resp_1_bits_data_6_0),
    .io_acc_read_resp_1_bits_data_7_0              (_spad_io_acc_read_resp_1_bits_data_7_0),
    .io_acc_read_resp_1_bits_data_8_0              (_spad_io_acc_read_resp_1_bits_data_8_0),
    .io_acc_read_resp_1_bits_data_9_0              (_spad_io_acc_read_resp_1_bits_data_9_0),
    .io_acc_read_resp_1_bits_data_10_0             (_spad_io_acc_read_resp_1_bits_data_10_0),
    .io_acc_read_resp_1_bits_data_11_0             (_spad_io_acc_read_resp_1_bits_data_11_0),
    .io_acc_read_resp_1_bits_data_12_0             (_spad_io_acc_read_resp_1_bits_data_12_0),
    .io_acc_read_resp_1_bits_data_13_0             (_spad_io_acc_read_resp_1_bits_data_13_0),
    .io_acc_read_resp_1_bits_data_14_0             (_spad_io_acc_read_resp_1_bits_data_14_0),
    .io_acc_read_resp_1_bits_data_15_0             (_spad_io_acc_read_resp_1_bits_data_15_0),
    .io_acc_read_resp_1_bits_fromDMA               (_spad_io_acc_read_resp_1_bits_fromDMA),
    .io_tlb_0_req_valid                            (_spad_io_tlb_0_req_valid),
    .io_tlb_0_req_bits_tlb_req_vaddr               (_spad_io_tlb_0_req_bits_tlb_req_vaddr),
    .io_tlb_0_req_bits_status_debug                (_spad_io_tlb_0_req_bits_status_debug),
    .io_tlb_0_req_bits_status_mxr                  (_spad_io_tlb_0_req_bits_status_mxr),
    .io_tlb_0_req_bits_status_sum                  (_spad_io_tlb_0_req_bits_status_sum),
    .io_tlb_1_req_valid                            (_spad_io_tlb_1_req_valid),
    .io_tlb_1_req_bits_tlb_req_vaddr               (_spad_io_tlb_1_req_bits_tlb_req_vaddr),
    .io_tlb_1_req_bits_status_debug                (_spad_io_tlb_1_req_bits_status_debug),
    .io_tlb_1_req_bits_status_mxr                  (_spad_io_tlb_1_req_bits_status_mxr),
    .io_tlb_1_req_bits_status_sum                  (_spad_io_tlb_1_req_bits_status_sum),
    .io_busy                                       (_spad_io_busy),
    .io_counter_event_signal_18                    (_spad_io_counter_event_signal_18),
    .io_counter_event_signal_19                    (_spad_io_counter_event_signal_19),
    .io_counter_event_signal_20                    (_spad_io_counter_event_signal_20),
    .io_counter_event_signal_21                    (_spad_io_counter_event_signal_21),
    .io_counter_event_signal_22                    (_spad_io_counter_event_signal_22),
    .io_counter_event_signal_23                    (_spad_io_counter_event_signal_23),
    .io_counter_external_values_4                  (_spad_io_counter_external_values_4),
    .io_counter_external_values_5                  (_spad_io_counter_external_values_5),
    .io_counter_external_values_6                  (_spad_io_counter_external_values_6),
    .io_counter_external_values_7                  (_spad_io_counter_external_values_7)
  );
  CounterController counters (	// @[Controller.scala:59:24]
    .clock                         (clock),
    .reset                         (reset),
    .io_in_valid                   (_unrolled_cmd_io_deq_valid & ~is_flush & is_counter_op),	// @[Controller.scala:63:24, :358:29, :364:31, :365:36, :375:21, :383:31, Decoupled.scala:375:21]
    .io_in_bits_inst_rd            (_unrolled_cmd_io_deq_bits_cmd_inst_rd),	// @[Decoupled.scala:375:21]
    .io_in_bits_rs1                (_unrolled_cmd_io_deq_bits_cmd_rs1),	// @[Decoupled.scala:375:21]
    .io_out_ready                  (io_resp_ready),
    .io_event_io_event_signal_1    (_load_controller_io_busy & ~_store_controller_io_busy & ~_ex_controller_io_busy),	// @[Controller.scala:188:57, :189:58, :190:55, :337:{51,77,80}]
    .io_event_io_event_signal_2    (~_load_controller_io_busy & _store_controller_io_busy & ~_ex_controller_io_busy),	// @[Controller.scala:188:57, :189:58, :190:55, :337:80, :338:{24,77}]
    .io_event_io_event_signal_3    (~_load_controller_io_busy & ~_store_controller_io_busy & _ex_controller_io_busy),	// @[Controller.scala:188:57, :189:58, :190:55, :337:51, :338:24, :339:78]
    .io_event_io_event_signal_4    (_incr_ld_st_ex_cycles_T & ~_ex_controller_io_busy),	// @[Controller.scala:190:55, :337:80, :341:{51,79}]
    .io_event_io_event_signal_5    (_load_controller_io_busy & ~_store_controller_io_busy & _ex_controller_io_busy),	// @[Controller.scala:188:57, :189:58, :190:55, :337:51, :342:80]
    .io_event_io_event_signal_6    (~_load_controller_io_busy & _store_controller_io_busy & _ex_controller_io_busy),	// @[Controller.scala:188:57, :189:58, :190:55, :338:24, :343:80]
    .io_event_io_event_signal_7    (_incr_ld_st_ex_cycles_T & _ex_controller_io_busy),	// @[Controller.scala:190:55, :341:51, :345:82]
    .io_event_io_event_signal_8    (_load_controller_io_counter_event_signal_8),	// @[Controller.scala:188:57]
    .io_event_io_event_signal_9    (_load_controller_io_counter_event_signal_9),	// @[Controller.scala:188:57]
    .io_event_io_event_signal_10   (_load_controller_io_counter_event_signal_10),	// @[Controller.scala:188:57]
    .io_event_io_event_signal_11   (_store_controller_io_counter_event_signal_11),	// @[Controller.scala:189:58]
    .io_event_io_event_signal_12   (_store_controller_io_counter_event_signal_12),	// @[Controller.scala:189:58]
    .io_event_io_event_signal_13   (_store_controller_io_counter_event_signal_13),	// @[Controller.scala:189:58]
    .io_event_io_event_signal_14   (_store_controller_io_counter_event_signal_14),	// @[Controller.scala:189:58]
    .io_event_io_event_signal_15   (_tlb_io_counter_event_signal_15),	// @[Controller.scala:69:19]
    .io_event_io_event_signal_16   (_tlb_io_counter_event_signal_16),	// @[Controller.scala:69:19]
    .io_event_io_event_signal_17   (_tlb_io_counter_event_signal_17),	// @[Controller.scala:69:19]
    .io_event_io_event_signal_18   (_spad_io_counter_event_signal_18),	// @[Controller.scala:36:24]
    .io_event_io_event_signal_19   (_spad_io_counter_event_signal_19),	// @[Controller.scala:36:24]
    .io_event_io_event_signal_20   (_spad_io_counter_event_signal_20),	// @[Controller.scala:36:24]
    .io_event_io_event_signal_21   (_spad_io_counter_event_signal_21),	// @[Controller.scala:36:24]
    .io_event_io_event_signal_22   (_spad_io_counter_event_signal_22),	// @[Controller.scala:36:24]
    .io_event_io_event_signal_23   (_spad_io_counter_event_signal_23),	// @[Controller.scala:36:24]
    .io_event_io_event_signal_24   (_ex_controller_io_counter_event_signal_24),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_25   (_ex_controller_io_counter_event_signal_25),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_26   (_ex_controller_io_counter_event_signal_26),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_27   (_ex_controller_io_counter_event_signal_27),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_28   (_ex_controller_io_counter_event_signal_28),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_29   (_ex_controller_io_counter_event_signal_29),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_30   (_ex_controller_io_counter_event_signal_30),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_31   (_ex_controller_io_counter_event_signal_31),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_32   (_ex_controller_io_counter_event_signal_32),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_33   (_ex_controller_io_counter_event_signal_33),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_34   (_ex_controller_io_counter_event_signal_34),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_35   (_ex_controller_io_counter_event_signal_35),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_36   (_ex_controller_io_counter_event_signal_36),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_37   (_ex_controller_io_counter_event_signal_37),	// @[Controller.scala:190:55]
    .io_event_io_event_signal_41   (_reservation_station_io_counter_event_signal_41),	// @[Controller.scala:124:61]
    .io_event_io_event_signal_42   (_reservation_station_io_counter_event_signal_42),	// @[Controller.scala:124:61]
    .io_event_io_event_signal_43   (_mod_1_io_busy),	// @[LoopMatmul.scala:1071:21]
    .io_event_io_external_values_1 (_reservation_station_io_counter_external_values_1),	// @[Controller.scala:124:61]
    .io_event_io_external_values_2 (_reservation_station_io_counter_external_values_2),	// @[Controller.scala:124:61]
    .io_event_io_external_values_3 (_reservation_station_io_counter_external_values_3),	// @[Controller.scala:124:61]
    .io_event_io_external_values_4 (_spad_io_counter_external_values_4),	// @[Controller.scala:36:24]
    .io_event_io_external_values_5 (_spad_io_counter_external_values_5),	// @[Controller.scala:36:24]
    .io_event_io_external_values_6 (_spad_io_counter_external_values_6),	// @[Controller.scala:36:24]
    .io_event_io_external_values_7 (_spad_io_counter_external_values_7),	// @[Controller.scala:36:24]
    .io_in_ready                   (_counters_io_in_ready),
    .io_out_valid                  (io_resp_valid),
    .io_out_bits_rd                (io_resp_bits_rd),
    .io_out_bits_data              (io_resp_bits_data),
    .io_event_io_external_reset    (_counters_io_event_io_external_reset)
  );
  FrontendTLB tlb (	// @[Controller.scala:69:19]
    .clock                               (clock),
    .reset                               (reset),
    .io_clients_0_req_valid              (_spad_io_tlb_0_req_valid),	// @[Controller.scala:36:24]
    .io_clients_0_req_bits_tlb_req_vaddr (_spad_io_tlb_0_req_bits_tlb_req_vaddr),	// @[Controller.scala:36:24]
    .io_clients_0_req_bits_status_debug  (_spad_io_tlb_0_req_bits_status_debug),	// @[Controller.scala:36:24]
    .io_clients_0_req_bits_status_mxr    (_spad_io_tlb_0_req_bits_status_mxr),	// @[Controller.scala:36:24]
    .io_clients_0_req_bits_status_sum    (_spad_io_tlb_0_req_bits_status_sum),	// @[Controller.scala:36:24]
    .io_clients_1_req_valid              (_spad_io_tlb_1_req_valid),	// @[Controller.scala:36:24]
    .io_clients_1_req_bits_tlb_req_vaddr (_spad_io_tlb_1_req_bits_tlb_req_vaddr),	// @[Controller.scala:36:24]
    .io_clients_1_req_bits_status_debug  (_spad_io_tlb_1_req_bits_status_debug),	// @[Controller.scala:36:24]
    .io_clients_1_req_bits_status_mxr    (_spad_io_tlb_1_req_bits_status_mxr),	// @[Controller.scala:36:24]
    .io_clients_1_req_bits_status_sum    (_spad_io_tlb_1_req_bits_status_sum),	// @[Controller.scala:36:24]
    .io_ptw_0_req_ready                  (io_ptw_0_req_ready),
    .io_ptw_0_resp_valid                 (io_ptw_0_resp_valid),
    .io_ptw_0_resp_bits_ae_ptw           (io_ptw_0_resp_bits_ae_ptw),
    .io_ptw_0_resp_bits_ae_final         (io_ptw_0_resp_bits_ae_final),
    .io_ptw_0_resp_bits_pf               (io_ptw_0_resp_bits_pf),
    .io_ptw_0_resp_bits_gf               (io_ptw_0_resp_bits_gf),
    .io_ptw_0_resp_bits_hr               (io_ptw_0_resp_bits_hr),
    .io_ptw_0_resp_bits_hw               (io_ptw_0_resp_bits_hw),
    .io_ptw_0_resp_bits_hx               (io_ptw_0_resp_bits_hx),
    .io_ptw_0_resp_bits_pte_ppn          (io_ptw_0_resp_bits_pte_ppn),
    .io_ptw_0_resp_bits_pte_d            (io_ptw_0_resp_bits_pte_d),
    .io_ptw_0_resp_bits_pte_a            (io_ptw_0_resp_bits_pte_a),
    .io_ptw_0_resp_bits_pte_g            (io_ptw_0_resp_bits_pte_g),
    .io_ptw_0_resp_bits_pte_u            (io_ptw_0_resp_bits_pte_u),
    .io_ptw_0_resp_bits_pte_x            (io_ptw_0_resp_bits_pte_x),
    .io_ptw_0_resp_bits_pte_w            (io_ptw_0_resp_bits_pte_w),
    .io_ptw_0_resp_bits_pte_r            (io_ptw_0_resp_bits_pte_r),
    .io_ptw_0_resp_bits_pte_v            (io_ptw_0_resp_bits_pte_v),
    .io_ptw_0_resp_bits_level            (io_ptw_0_resp_bits_level),
    .io_ptw_0_resp_bits_homogeneous      (io_ptw_0_resp_bits_homogeneous),
    .io_ptw_0_ptbr_mode                  (io_ptw_0_ptbr_mode),
    .io_ptw_0_pmp_0_cfg_l                (io_ptw_0_pmp_0_cfg_l),
    .io_ptw_0_pmp_0_cfg_a                (io_ptw_0_pmp_0_cfg_a),
    .io_ptw_0_pmp_0_cfg_x                (io_ptw_0_pmp_0_cfg_x),
    .io_ptw_0_pmp_0_cfg_w                (io_ptw_0_pmp_0_cfg_w),
    .io_ptw_0_pmp_0_cfg_r                (io_ptw_0_pmp_0_cfg_r),
    .io_ptw_0_pmp_0_addr                 (io_ptw_0_pmp_0_addr),
    .io_ptw_0_pmp_0_mask                 (io_ptw_0_pmp_0_mask),
    .io_ptw_0_pmp_1_cfg_l                (io_ptw_0_pmp_1_cfg_l),
    .io_ptw_0_pmp_1_cfg_a                (io_ptw_0_pmp_1_cfg_a),
    .io_ptw_0_pmp_1_cfg_x                (io_ptw_0_pmp_1_cfg_x),
    .io_ptw_0_pmp_1_cfg_w                (io_ptw_0_pmp_1_cfg_w),
    .io_ptw_0_pmp_1_cfg_r                (io_ptw_0_pmp_1_cfg_r),
    .io_ptw_0_pmp_1_addr                 (io_ptw_0_pmp_1_addr),
    .io_ptw_0_pmp_1_mask                 (io_ptw_0_pmp_1_mask),
    .io_ptw_0_pmp_2_cfg_l                (io_ptw_0_pmp_2_cfg_l),
    .io_ptw_0_pmp_2_cfg_a                (io_ptw_0_pmp_2_cfg_a),
    .io_ptw_0_pmp_2_cfg_x                (io_ptw_0_pmp_2_cfg_x),
    .io_ptw_0_pmp_2_cfg_w                (io_ptw_0_pmp_2_cfg_w),
    .io_ptw_0_pmp_2_cfg_r                (io_ptw_0_pmp_2_cfg_r),
    .io_ptw_0_pmp_2_addr                 (io_ptw_0_pmp_2_addr),
    .io_ptw_0_pmp_2_mask                 (io_ptw_0_pmp_2_mask),
    .io_ptw_0_pmp_3_cfg_l                (io_ptw_0_pmp_3_cfg_l),
    .io_ptw_0_pmp_3_cfg_a                (io_ptw_0_pmp_3_cfg_a),
    .io_ptw_0_pmp_3_cfg_x                (io_ptw_0_pmp_3_cfg_x),
    .io_ptw_0_pmp_3_cfg_w                (io_ptw_0_pmp_3_cfg_w),
    .io_ptw_0_pmp_3_cfg_r                (io_ptw_0_pmp_3_cfg_r),
    .io_ptw_0_pmp_3_addr                 (io_ptw_0_pmp_3_addr),
    .io_ptw_0_pmp_3_mask                 (io_ptw_0_pmp_3_mask),
    .io_ptw_0_pmp_4_cfg_l                (io_ptw_0_pmp_4_cfg_l),
    .io_ptw_0_pmp_4_cfg_a                (io_ptw_0_pmp_4_cfg_a),
    .io_ptw_0_pmp_4_cfg_x                (io_ptw_0_pmp_4_cfg_x),
    .io_ptw_0_pmp_4_cfg_w                (io_ptw_0_pmp_4_cfg_w),
    .io_ptw_0_pmp_4_cfg_r                (io_ptw_0_pmp_4_cfg_r),
    .io_ptw_0_pmp_4_addr                 (io_ptw_0_pmp_4_addr),
    .io_ptw_0_pmp_4_mask                 (io_ptw_0_pmp_4_mask),
    .io_ptw_0_pmp_5_cfg_l                (io_ptw_0_pmp_5_cfg_l),
    .io_ptw_0_pmp_5_cfg_a                (io_ptw_0_pmp_5_cfg_a),
    .io_ptw_0_pmp_5_cfg_x                (io_ptw_0_pmp_5_cfg_x),
    .io_ptw_0_pmp_5_cfg_w                (io_ptw_0_pmp_5_cfg_w),
    .io_ptw_0_pmp_5_cfg_r                (io_ptw_0_pmp_5_cfg_r),
    .io_ptw_0_pmp_5_addr                 (io_ptw_0_pmp_5_addr),
    .io_ptw_0_pmp_5_mask                 (io_ptw_0_pmp_5_mask),
    .io_ptw_0_pmp_6_cfg_l                (io_ptw_0_pmp_6_cfg_l),
    .io_ptw_0_pmp_6_cfg_a                (io_ptw_0_pmp_6_cfg_a),
    .io_ptw_0_pmp_6_cfg_x                (io_ptw_0_pmp_6_cfg_x),
    .io_ptw_0_pmp_6_cfg_w                (io_ptw_0_pmp_6_cfg_w),
    .io_ptw_0_pmp_6_cfg_r                (io_ptw_0_pmp_6_cfg_r),
    .io_ptw_0_pmp_6_addr                 (io_ptw_0_pmp_6_addr),
    .io_ptw_0_pmp_6_mask                 (io_ptw_0_pmp_6_mask),
    .io_ptw_0_pmp_7_cfg_l                (io_ptw_0_pmp_7_cfg_l),
    .io_ptw_0_pmp_7_cfg_a                (io_ptw_0_pmp_7_cfg_a),
    .io_ptw_0_pmp_7_cfg_x                (io_ptw_0_pmp_7_cfg_x),
    .io_ptw_0_pmp_7_cfg_w                (io_ptw_0_pmp_7_cfg_w),
    .io_ptw_0_pmp_7_cfg_r                (io_ptw_0_pmp_7_cfg_r),
    .io_ptw_0_pmp_7_addr                 (io_ptw_0_pmp_7_addr),
    .io_ptw_0_pmp_7_mask                 (io_ptw_0_pmp_7_mask),
    .io_exp_0_flush_retry                (_GEN & ~(_unrolled_cmd_io_deq_bits_cmd_rs1[0])),	// @[Controller.scala:72:35, :73:36, :358:29, :375:21, :376:43, :377:39, :378:{40,43}, Decoupled.scala:375:21]
    .io_exp_0_flush_skip                 (_GEN & _unrolled_cmd_io_deq_bits_cmd_rs1[0]),	// @[Controller.scala:72:35, :358:29, :375:21, :376:43, :377:39, Decoupled.scala:375:21]
    .io_clients_0_resp_miss              (_tlb_io_clients_0_resp_miss),
    .io_clients_0_resp_paddr             (_tlb_io_clients_0_resp_paddr),
    .io_clients_1_resp_miss              (_tlb_io_clients_1_resp_miss),
    .io_clients_1_resp_paddr             (_tlb_io_clients_1_resp_paddr),
    .io_ptw_0_req_valid                  (io_ptw_0_req_valid),
    .io_ptw_0_req_bits_bits_addr         (io_ptw_0_req_bits_bits_addr),
    .io_ptw_0_req_bits_bits_need_gpa     (io_ptw_0_req_bits_bits_need_gpa),
    .io_ptw_0_req_bits_bits_vstage1      (io_ptw_0_req_bits_bits_vstage1),
    .io_ptw_0_req_bits_bits_stage2       (io_ptw_0_req_bits_bits_stage2),
    .io_exp_0_interrupt                  (io_interrupt),
    .io_counter_event_signal_15          (_tlb_io_counter_event_signal_15),
    .io_counter_event_signal_16          (_tlb_io_counter_event_signal_16),
    .io_counter_event_signal_17          (_tlb_io_counter_event_signal_17)
  );
  ReservationStation reservation_station (	// @[Controller.scala:124:61]
    .clock                              (clock),
    .reset                              (reset),
    .io_alloc_valid                     (_GEN_0),	// @[Controller.scala:287:38, :358:29, :375:21]
    .io_alloc_bits_cmd_inst_funct       (_unrolled_cmd_io_deq_bits_cmd_inst_funct),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_inst_rs2         (_unrolled_cmd_io_deq_bits_cmd_inst_rs2),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_inst_rs1         (_unrolled_cmd_io_deq_bits_cmd_inst_rs1),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_inst_xd          (_unrolled_cmd_io_deq_bits_cmd_inst_xd),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_inst_xs1         (_unrolled_cmd_io_deq_bits_cmd_inst_xs1),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_inst_xs2         (_unrolled_cmd_io_deq_bits_cmd_inst_xs2),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_inst_rd          (_unrolled_cmd_io_deq_bits_cmd_inst_rd),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_inst_opcode      (_unrolled_cmd_io_deq_bits_cmd_inst_opcode),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_rs1              (_unrolled_cmd_io_deq_bits_cmd_rs1),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_rs2              (_unrolled_cmd_io_deq_bits_cmd_rs2),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_debug     (_unrolled_cmd_io_deq_bits_cmd_status_debug),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_cease     (_unrolled_cmd_io_deq_bits_cmd_status_cease),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_wfi       (_unrolled_cmd_io_deq_bits_cmd_status_wfi),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_isa       (_unrolled_cmd_io_deq_bits_cmd_status_isa),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_dprv      (_unrolled_cmd_io_deq_bits_cmd_status_dprv),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_dv        (_unrolled_cmd_io_deq_bits_cmd_status_dv),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_prv       (_unrolled_cmd_io_deq_bits_cmd_status_prv),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_v         (_unrolled_cmd_io_deq_bits_cmd_status_v),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_sd        (_unrolled_cmd_io_deq_bits_cmd_status_sd),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_zero2     (_unrolled_cmd_io_deq_bits_cmd_status_zero2),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_mpv       (_unrolled_cmd_io_deq_bits_cmd_status_mpv),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_gva       (_unrolled_cmd_io_deq_bits_cmd_status_gva),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_mbe       (_unrolled_cmd_io_deq_bits_cmd_status_mbe),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_sbe       (_unrolled_cmd_io_deq_bits_cmd_status_sbe),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_sxl       (_unrolled_cmd_io_deq_bits_cmd_status_sxl),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_uxl       (_unrolled_cmd_io_deq_bits_cmd_status_uxl),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_sd_rv32   (_unrolled_cmd_io_deq_bits_cmd_status_sd_rv32),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_zero1     (_unrolled_cmd_io_deq_bits_cmd_status_zero1),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_tsr       (_unrolled_cmd_io_deq_bits_cmd_status_tsr),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_tw        (_unrolled_cmd_io_deq_bits_cmd_status_tw),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_tvm       (_unrolled_cmd_io_deq_bits_cmd_status_tvm),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_mxr       (_unrolled_cmd_io_deq_bits_cmd_status_mxr),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_sum       (_unrolled_cmd_io_deq_bits_cmd_status_sum),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_mprv      (_unrolled_cmd_io_deq_bits_cmd_status_mprv),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_xs        (_unrolled_cmd_io_deq_bits_cmd_status_xs),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_fs        (_unrolled_cmd_io_deq_bits_cmd_status_fs),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_mpp       (_unrolled_cmd_io_deq_bits_cmd_status_mpp),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_vs        (_unrolled_cmd_io_deq_bits_cmd_status_vs),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_spp       (_unrolled_cmd_io_deq_bits_cmd_status_spp),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_mpie      (_unrolled_cmd_io_deq_bits_cmd_status_mpie),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_ube       (_unrolled_cmd_io_deq_bits_cmd_status_ube),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_spie      (_unrolled_cmd_io_deq_bits_cmd_status_spie),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_upie      (_unrolled_cmd_io_deq_bits_cmd_status_upie),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_mie       (_unrolled_cmd_io_deq_bits_cmd_status_mie),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_hie       (_unrolled_cmd_io_deq_bits_cmd_status_hie),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_sie       (_unrolled_cmd_io_deq_bits_cmd_status_sie),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_cmd_status_uie       (_unrolled_cmd_io_deq_bits_cmd_status_uie),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_from_matmul_fsm      (_unrolled_cmd_io_deq_bits_from_matmul_fsm),	// @[Decoupled.scala:375:21]
    .io_alloc_bits_from_conv_fsm        (_unrolled_cmd_io_deq_bits_from_conv_fsm),	// @[Decoupled.scala:375:21]
    .io_completed_valid                 (_reservation_station_completed_arb_io_out_valid),	// @[Controller.scala:312:49]
    .io_completed_bits                  (_reservation_station_completed_arb_io_out_bits),	// @[Controller.scala:312:49]
    .io_issue_ld_ready                  (_load_controller_io_cmd_ready),	// @[Controller.scala:188:57]
    .io_issue_st_ready                  (_store_controller_io_cmd_ready),	// @[Controller.scala:189:58]
    .io_issue_ex_ready                  (_ex_controller_io_cmd_ready),	// @[Controller.scala:190:55]
    .io_alloc_ready                     (_reservation_station_io_alloc_ready),
    .io_issue_ld_valid                  (_reservation_station_io_issue_ld_valid),
    .io_issue_ld_cmd_cmd_inst_funct     (_reservation_station_io_issue_ld_cmd_cmd_inst_funct),
    .io_issue_ld_cmd_cmd_inst_rs2       (_reservation_station_io_issue_ld_cmd_cmd_inst_rs2),
    .io_issue_ld_cmd_cmd_inst_rs1       (_reservation_station_io_issue_ld_cmd_cmd_inst_rs1),
    .io_issue_ld_cmd_cmd_inst_xd        (_reservation_station_io_issue_ld_cmd_cmd_inst_xd),
    .io_issue_ld_cmd_cmd_inst_xs1       (_reservation_station_io_issue_ld_cmd_cmd_inst_xs1),
    .io_issue_ld_cmd_cmd_inst_xs2       (_reservation_station_io_issue_ld_cmd_cmd_inst_xs2),
    .io_issue_ld_cmd_cmd_inst_rd        (_reservation_station_io_issue_ld_cmd_cmd_inst_rd),
    .io_issue_ld_cmd_cmd_inst_opcode    (_reservation_station_io_issue_ld_cmd_cmd_inst_opcode),
    .io_issue_ld_cmd_cmd_rs1            (_reservation_station_io_issue_ld_cmd_cmd_rs1),
    .io_issue_ld_cmd_cmd_rs2            (_reservation_station_io_issue_ld_cmd_cmd_rs2),
    .io_issue_ld_cmd_cmd_status_debug   (_reservation_station_io_issue_ld_cmd_cmd_status_debug),
    .io_issue_ld_cmd_cmd_status_cease   (_reservation_station_io_issue_ld_cmd_cmd_status_cease),
    .io_issue_ld_cmd_cmd_status_wfi     (_reservation_station_io_issue_ld_cmd_cmd_status_wfi),
    .io_issue_ld_cmd_cmd_status_isa     (_reservation_station_io_issue_ld_cmd_cmd_status_isa),
    .io_issue_ld_cmd_cmd_status_dprv    (_reservation_station_io_issue_ld_cmd_cmd_status_dprv),
    .io_issue_ld_cmd_cmd_status_dv      (_reservation_station_io_issue_ld_cmd_cmd_status_dv),
    .io_issue_ld_cmd_cmd_status_prv     (_reservation_station_io_issue_ld_cmd_cmd_status_prv),
    .io_issue_ld_cmd_cmd_status_v       (_reservation_station_io_issue_ld_cmd_cmd_status_v),
    .io_issue_ld_cmd_cmd_status_sd      (_reservation_station_io_issue_ld_cmd_cmd_status_sd),
    .io_issue_ld_cmd_cmd_status_zero2   (_reservation_station_io_issue_ld_cmd_cmd_status_zero2),
    .io_issue_ld_cmd_cmd_status_mpv     (_reservation_station_io_issue_ld_cmd_cmd_status_mpv),
    .io_issue_ld_cmd_cmd_status_gva     (_reservation_station_io_issue_ld_cmd_cmd_status_gva),
    .io_issue_ld_cmd_cmd_status_mbe     (_reservation_station_io_issue_ld_cmd_cmd_status_mbe),
    .io_issue_ld_cmd_cmd_status_sbe     (_reservation_station_io_issue_ld_cmd_cmd_status_sbe),
    .io_issue_ld_cmd_cmd_status_sxl     (_reservation_station_io_issue_ld_cmd_cmd_status_sxl),
    .io_issue_ld_cmd_cmd_status_uxl     (_reservation_station_io_issue_ld_cmd_cmd_status_uxl),
    .io_issue_ld_cmd_cmd_status_sd_rv32 (_reservation_station_io_issue_ld_cmd_cmd_status_sd_rv32),
    .io_issue_ld_cmd_cmd_status_zero1   (_reservation_station_io_issue_ld_cmd_cmd_status_zero1),
    .io_issue_ld_cmd_cmd_status_tsr     (_reservation_station_io_issue_ld_cmd_cmd_status_tsr),
    .io_issue_ld_cmd_cmd_status_tw      (_reservation_station_io_issue_ld_cmd_cmd_status_tw),
    .io_issue_ld_cmd_cmd_status_tvm     (_reservation_station_io_issue_ld_cmd_cmd_status_tvm),
    .io_issue_ld_cmd_cmd_status_mxr     (_reservation_station_io_issue_ld_cmd_cmd_status_mxr),
    .io_issue_ld_cmd_cmd_status_sum     (_reservation_station_io_issue_ld_cmd_cmd_status_sum),
    .io_issue_ld_cmd_cmd_status_mprv    (_reservation_station_io_issue_ld_cmd_cmd_status_mprv),
    .io_issue_ld_cmd_cmd_status_xs      (_reservation_station_io_issue_ld_cmd_cmd_status_xs),
    .io_issue_ld_cmd_cmd_status_fs      (_reservation_station_io_issue_ld_cmd_cmd_status_fs),
    .io_issue_ld_cmd_cmd_status_mpp     (_reservation_station_io_issue_ld_cmd_cmd_status_mpp),
    .io_issue_ld_cmd_cmd_status_vs      (_reservation_station_io_issue_ld_cmd_cmd_status_vs),
    .io_issue_ld_cmd_cmd_status_spp     (_reservation_station_io_issue_ld_cmd_cmd_status_spp),
    .io_issue_ld_cmd_cmd_status_mpie    (_reservation_station_io_issue_ld_cmd_cmd_status_mpie),
    .io_issue_ld_cmd_cmd_status_ube     (_reservation_station_io_issue_ld_cmd_cmd_status_ube),
    .io_issue_ld_cmd_cmd_status_spie    (_reservation_station_io_issue_ld_cmd_cmd_status_spie),
    .io_issue_ld_cmd_cmd_status_upie    (_reservation_station_io_issue_ld_cmd_cmd_status_upie),
    .io_issue_ld_cmd_cmd_status_mie     (_reservation_station_io_issue_ld_cmd_cmd_status_mie),
    .io_issue_ld_cmd_cmd_status_hie     (_reservation_station_io_issue_ld_cmd_cmd_status_hie),
    .io_issue_ld_cmd_cmd_status_sie     (_reservation_station_io_issue_ld_cmd_cmd_status_sie),
    .io_issue_ld_cmd_cmd_status_uie     (_reservation_station_io_issue_ld_cmd_cmd_status_uie),
    .io_issue_ld_cmd_from_matmul_fsm    (_reservation_station_io_issue_ld_cmd_from_matmul_fsm),
    .io_issue_ld_cmd_from_conv_fsm      (_reservation_station_io_issue_ld_cmd_from_conv_fsm),
    .io_issue_ld_rob_id                 (_reservation_station_io_issue_ld_rob_id),
    .io_issue_st_valid                  (_reservation_station_io_issue_st_valid),
    .io_issue_st_cmd_cmd_inst_funct     (_reservation_station_io_issue_st_cmd_cmd_inst_funct),
    .io_issue_st_cmd_cmd_inst_rs2       (_reservation_station_io_issue_st_cmd_cmd_inst_rs2),
    .io_issue_st_cmd_cmd_inst_rs1       (_reservation_station_io_issue_st_cmd_cmd_inst_rs1),
    .io_issue_st_cmd_cmd_inst_xd        (_reservation_station_io_issue_st_cmd_cmd_inst_xd),
    .io_issue_st_cmd_cmd_inst_xs1       (_reservation_station_io_issue_st_cmd_cmd_inst_xs1),
    .io_issue_st_cmd_cmd_inst_xs2       (_reservation_station_io_issue_st_cmd_cmd_inst_xs2),
    .io_issue_st_cmd_cmd_inst_rd        (_reservation_station_io_issue_st_cmd_cmd_inst_rd),
    .io_issue_st_cmd_cmd_inst_opcode    (_reservation_station_io_issue_st_cmd_cmd_inst_opcode),
    .io_issue_st_cmd_cmd_rs1            (_reservation_station_io_issue_st_cmd_cmd_rs1),
    .io_issue_st_cmd_cmd_rs2            (_reservation_station_io_issue_st_cmd_cmd_rs2),
    .io_issue_st_cmd_cmd_status_debug   (_reservation_station_io_issue_st_cmd_cmd_status_debug),
    .io_issue_st_cmd_cmd_status_cease   (_reservation_station_io_issue_st_cmd_cmd_status_cease),
    .io_issue_st_cmd_cmd_status_wfi     (_reservation_station_io_issue_st_cmd_cmd_status_wfi),
    .io_issue_st_cmd_cmd_status_isa     (_reservation_station_io_issue_st_cmd_cmd_status_isa),
    .io_issue_st_cmd_cmd_status_dprv    (_reservation_station_io_issue_st_cmd_cmd_status_dprv),
    .io_issue_st_cmd_cmd_status_dv      (_reservation_station_io_issue_st_cmd_cmd_status_dv),
    .io_issue_st_cmd_cmd_status_prv     (_reservation_station_io_issue_st_cmd_cmd_status_prv),
    .io_issue_st_cmd_cmd_status_v       (_reservation_station_io_issue_st_cmd_cmd_status_v),
    .io_issue_st_cmd_cmd_status_sd      (_reservation_station_io_issue_st_cmd_cmd_status_sd),
    .io_issue_st_cmd_cmd_status_zero2   (_reservation_station_io_issue_st_cmd_cmd_status_zero2),
    .io_issue_st_cmd_cmd_status_mpv     (_reservation_station_io_issue_st_cmd_cmd_status_mpv),
    .io_issue_st_cmd_cmd_status_gva     (_reservation_station_io_issue_st_cmd_cmd_status_gva),
    .io_issue_st_cmd_cmd_status_mbe     (_reservation_station_io_issue_st_cmd_cmd_status_mbe),
    .io_issue_st_cmd_cmd_status_sbe     (_reservation_station_io_issue_st_cmd_cmd_status_sbe),
    .io_issue_st_cmd_cmd_status_sxl     (_reservation_station_io_issue_st_cmd_cmd_status_sxl),
    .io_issue_st_cmd_cmd_status_uxl     (_reservation_station_io_issue_st_cmd_cmd_status_uxl),
    .io_issue_st_cmd_cmd_status_sd_rv32 (_reservation_station_io_issue_st_cmd_cmd_status_sd_rv32),
    .io_issue_st_cmd_cmd_status_zero1   (_reservation_station_io_issue_st_cmd_cmd_status_zero1),
    .io_issue_st_cmd_cmd_status_tsr     (_reservation_station_io_issue_st_cmd_cmd_status_tsr),
    .io_issue_st_cmd_cmd_status_tw      (_reservation_station_io_issue_st_cmd_cmd_status_tw),
    .io_issue_st_cmd_cmd_status_tvm     (_reservation_station_io_issue_st_cmd_cmd_status_tvm),
    .io_issue_st_cmd_cmd_status_mxr     (_reservation_station_io_issue_st_cmd_cmd_status_mxr),
    .io_issue_st_cmd_cmd_status_sum     (_reservation_station_io_issue_st_cmd_cmd_status_sum),
    .io_issue_st_cmd_cmd_status_mprv    (_reservation_station_io_issue_st_cmd_cmd_status_mprv),
    .io_issue_st_cmd_cmd_status_xs      (_reservation_station_io_issue_st_cmd_cmd_status_xs),
    .io_issue_st_cmd_cmd_status_fs      (_reservation_station_io_issue_st_cmd_cmd_status_fs),
    .io_issue_st_cmd_cmd_status_mpp     (_reservation_station_io_issue_st_cmd_cmd_status_mpp),
    .io_issue_st_cmd_cmd_status_vs      (_reservation_station_io_issue_st_cmd_cmd_status_vs),
    .io_issue_st_cmd_cmd_status_spp     (_reservation_station_io_issue_st_cmd_cmd_status_spp),
    .io_issue_st_cmd_cmd_status_mpie    (_reservation_station_io_issue_st_cmd_cmd_status_mpie),
    .io_issue_st_cmd_cmd_status_ube     (_reservation_station_io_issue_st_cmd_cmd_status_ube),
    .io_issue_st_cmd_cmd_status_spie    (_reservation_station_io_issue_st_cmd_cmd_status_spie),
    .io_issue_st_cmd_cmd_status_upie    (_reservation_station_io_issue_st_cmd_cmd_status_upie),
    .io_issue_st_cmd_cmd_status_mie     (_reservation_station_io_issue_st_cmd_cmd_status_mie),
    .io_issue_st_cmd_cmd_status_hie     (_reservation_station_io_issue_st_cmd_cmd_status_hie),
    .io_issue_st_cmd_cmd_status_sie     (_reservation_station_io_issue_st_cmd_cmd_status_sie),
    .io_issue_st_cmd_cmd_status_uie     (_reservation_station_io_issue_st_cmd_cmd_status_uie),
    .io_issue_st_cmd_from_matmul_fsm    (_reservation_station_io_issue_st_cmd_from_matmul_fsm),
    .io_issue_st_cmd_from_conv_fsm      (_reservation_station_io_issue_st_cmd_from_conv_fsm),
    .io_issue_st_rob_id                 (_reservation_station_io_issue_st_rob_id),
    .io_issue_ex_valid                  (_reservation_station_io_issue_ex_valid),
    .io_issue_ex_cmd_cmd_inst_funct     (_reservation_station_io_issue_ex_cmd_cmd_inst_funct),
    .io_issue_ex_cmd_cmd_rs1            (_reservation_station_io_issue_ex_cmd_cmd_rs1),
    .io_issue_ex_cmd_cmd_rs2            (_reservation_station_io_issue_ex_cmd_cmd_rs2),
    .io_issue_ex_rob_id                 (_reservation_station_io_issue_ex_rob_id),
    .io_conv_ld_completed               (_reservation_station_io_conv_ld_completed),
    .io_conv_ex_completed               (_reservation_station_io_conv_ex_completed),
    .io_conv_st_completed               (_reservation_station_io_conv_st_completed),
    .io_matmul_ld_completed             (_reservation_station_io_matmul_ld_completed),
    .io_matmul_ex_completed             (_reservation_station_io_matmul_ex_completed),
    .io_matmul_st_completed             (_reservation_station_io_matmul_st_completed),
    .io_busy                            (_reservation_station_io_busy),
    .io_counter_event_signal_41         (_reservation_station_io_counter_event_signal_41),
    .io_counter_event_signal_42         (_reservation_station_io_counter_event_signal_42),
    .io_counter_external_values_1       (_reservation_station_io_counter_external_values_1),
    .io_counter_external_values_2       (_reservation_station_io_counter_external_values_2),
    .io_counter_external_values_3       (_reservation_station_io_counter_external_values_3)
  );
  Queue_91 raw_cmd_q (	// @[Controller.scala:131:25]
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_valid                   (io_cmd_valid),
    .io_enq_bits_cmd_inst_funct     (io_cmd_bits_inst_funct),
    .io_enq_bits_cmd_inst_rs2       (io_cmd_bits_inst_rs2),
    .io_enq_bits_cmd_inst_rs1       (io_cmd_bits_inst_rs1),
    .io_enq_bits_cmd_inst_xd        (io_cmd_bits_inst_xd),
    .io_enq_bits_cmd_inst_xs1       (io_cmd_bits_inst_xs1),
    .io_enq_bits_cmd_inst_xs2       (io_cmd_bits_inst_xs2),
    .io_enq_bits_cmd_inst_rd        (io_cmd_bits_inst_rd),
    .io_enq_bits_cmd_inst_opcode    (io_cmd_bits_inst_opcode),
    .io_enq_bits_cmd_rs1            (io_cmd_bits_rs1),
    .io_enq_bits_cmd_rs2            (io_cmd_bits_rs2),
    .io_enq_bits_cmd_status_debug   (io_cmd_bits_status_debug),
    .io_enq_bits_cmd_status_cease   (io_cmd_bits_status_cease),
    .io_enq_bits_cmd_status_wfi     (io_cmd_bits_status_wfi),
    .io_enq_bits_cmd_status_isa     (io_cmd_bits_status_isa),
    .io_enq_bits_cmd_status_dprv    (io_cmd_bits_status_dprv),
    .io_enq_bits_cmd_status_dv      (io_cmd_bits_status_dv),
    .io_enq_bits_cmd_status_prv     (io_cmd_bits_status_prv),
    .io_enq_bits_cmd_status_v       (io_cmd_bits_status_v),
    .io_enq_bits_cmd_status_sd      (io_cmd_bits_status_sd),
    .io_enq_bits_cmd_status_zero2   (io_cmd_bits_status_zero2),
    .io_enq_bits_cmd_status_mpv     (io_cmd_bits_status_mpv),
    .io_enq_bits_cmd_status_gva     (io_cmd_bits_status_gva),
    .io_enq_bits_cmd_status_mbe     (io_cmd_bits_status_mbe),
    .io_enq_bits_cmd_status_sbe     (io_cmd_bits_status_sbe),
    .io_enq_bits_cmd_status_sxl     (io_cmd_bits_status_sxl),
    .io_enq_bits_cmd_status_uxl     (io_cmd_bits_status_uxl),
    .io_enq_bits_cmd_status_sd_rv32 (io_cmd_bits_status_sd_rv32),
    .io_enq_bits_cmd_status_zero1   (io_cmd_bits_status_zero1),
    .io_enq_bits_cmd_status_tsr     (io_cmd_bits_status_tsr),
    .io_enq_bits_cmd_status_tw      (io_cmd_bits_status_tw),
    .io_enq_bits_cmd_status_tvm     (io_cmd_bits_status_tvm),
    .io_enq_bits_cmd_status_mxr     (io_cmd_bits_status_mxr),
    .io_enq_bits_cmd_status_sum     (io_cmd_bits_status_sum),
    .io_enq_bits_cmd_status_mprv    (io_cmd_bits_status_mprv),
    .io_enq_bits_cmd_status_xs      (io_cmd_bits_status_xs),
    .io_enq_bits_cmd_status_fs      (io_cmd_bits_status_fs),
    .io_enq_bits_cmd_status_mpp     (io_cmd_bits_status_mpp),
    .io_enq_bits_cmd_status_vs      (io_cmd_bits_status_vs),
    .io_enq_bits_cmd_status_spp     (io_cmd_bits_status_spp),
    .io_enq_bits_cmd_status_mpie    (io_cmd_bits_status_mpie),
    .io_enq_bits_cmd_status_ube     (io_cmd_bits_status_ube),
    .io_enq_bits_cmd_status_spie    (io_cmd_bits_status_spie),
    .io_enq_bits_cmd_status_upie    (io_cmd_bits_status_upie),
    .io_enq_bits_cmd_status_mie     (io_cmd_bits_status_mie),
    .io_enq_bits_cmd_status_hie     (io_cmd_bits_status_hie),
    .io_enq_bits_cmd_status_sie     (io_cmd_bits_status_sie),
    .io_enq_bits_cmd_status_uie     (io_cmd_bits_status_uie),
    .io_enq_bits_rob_id_valid       (1'h0),
    .io_enq_bits_rob_id_bits        (6'h0),
    .io_enq_bits_from_matmul_fsm    (1'h0),
    .io_enq_bits_from_conv_fsm      (1'h0),
    .io_deq_ready                   (_mod_io_in_ready),	// @[LoopConv.scala:1521:21]
    .io_enq_ready                   (_raw_cmd_q_io_enq_ready),
    .io_deq_valid                   (_raw_cmd_q_io_deq_valid),
    .io_deq_bits_cmd_inst_funct     (_raw_cmd_q_io_deq_bits_cmd_inst_funct),
    .io_deq_bits_cmd_inst_rs2       (_raw_cmd_q_io_deq_bits_cmd_inst_rs2),
    .io_deq_bits_cmd_inst_rs1       (_raw_cmd_q_io_deq_bits_cmd_inst_rs1),
    .io_deq_bits_cmd_inst_xd        (_raw_cmd_q_io_deq_bits_cmd_inst_xd),
    .io_deq_bits_cmd_inst_xs1       (_raw_cmd_q_io_deq_bits_cmd_inst_xs1),
    .io_deq_bits_cmd_inst_xs2       (_raw_cmd_q_io_deq_bits_cmd_inst_xs2),
    .io_deq_bits_cmd_inst_rd        (_raw_cmd_q_io_deq_bits_cmd_inst_rd),
    .io_deq_bits_cmd_inst_opcode    (_raw_cmd_q_io_deq_bits_cmd_inst_opcode),
    .io_deq_bits_cmd_rs1            (_raw_cmd_q_io_deq_bits_cmd_rs1),
    .io_deq_bits_cmd_rs2            (_raw_cmd_q_io_deq_bits_cmd_rs2),
    .io_deq_bits_cmd_status_debug   (_raw_cmd_q_io_deq_bits_cmd_status_debug),
    .io_deq_bits_cmd_status_cease   (_raw_cmd_q_io_deq_bits_cmd_status_cease),
    .io_deq_bits_cmd_status_wfi     (_raw_cmd_q_io_deq_bits_cmd_status_wfi),
    .io_deq_bits_cmd_status_isa     (_raw_cmd_q_io_deq_bits_cmd_status_isa),
    .io_deq_bits_cmd_status_dprv    (_raw_cmd_q_io_deq_bits_cmd_status_dprv),
    .io_deq_bits_cmd_status_dv      (_raw_cmd_q_io_deq_bits_cmd_status_dv),
    .io_deq_bits_cmd_status_prv     (_raw_cmd_q_io_deq_bits_cmd_status_prv),
    .io_deq_bits_cmd_status_v       (_raw_cmd_q_io_deq_bits_cmd_status_v),
    .io_deq_bits_cmd_status_sd      (_raw_cmd_q_io_deq_bits_cmd_status_sd),
    .io_deq_bits_cmd_status_zero2   (_raw_cmd_q_io_deq_bits_cmd_status_zero2),
    .io_deq_bits_cmd_status_mpv     (_raw_cmd_q_io_deq_bits_cmd_status_mpv),
    .io_deq_bits_cmd_status_gva     (_raw_cmd_q_io_deq_bits_cmd_status_gva),
    .io_deq_bits_cmd_status_mbe     (_raw_cmd_q_io_deq_bits_cmd_status_mbe),
    .io_deq_bits_cmd_status_sbe     (_raw_cmd_q_io_deq_bits_cmd_status_sbe),
    .io_deq_bits_cmd_status_sxl     (_raw_cmd_q_io_deq_bits_cmd_status_sxl),
    .io_deq_bits_cmd_status_uxl     (_raw_cmd_q_io_deq_bits_cmd_status_uxl),
    .io_deq_bits_cmd_status_sd_rv32 (_raw_cmd_q_io_deq_bits_cmd_status_sd_rv32),
    .io_deq_bits_cmd_status_zero1   (_raw_cmd_q_io_deq_bits_cmd_status_zero1),
    .io_deq_bits_cmd_status_tsr     (_raw_cmd_q_io_deq_bits_cmd_status_tsr),
    .io_deq_bits_cmd_status_tw      (_raw_cmd_q_io_deq_bits_cmd_status_tw),
    .io_deq_bits_cmd_status_tvm     (_raw_cmd_q_io_deq_bits_cmd_status_tvm),
    .io_deq_bits_cmd_status_mxr     (_raw_cmd_q_io_deq_bits_cmd_status_mxr),
    .io_deq_bits_cmd_status_sum     (_raw_cmd_q_io_deq_bits_cmd_status_sum),
    .io_deq_bits_cmd_status_mprv    (_raw_cmd_q_io_deq_bits_cmd_status_mprv),
    .io_deq_bits_cmd_status_xs      (_raw_cmd_q_io_deq_bits_cmd_status_xs),
    .io_deq_bits_cmd_status_fs      (_raw_cmd_q_io_deq_bits_cmd_status_fs),
    .io_deq_bits_cmd_status_mpp     (_raw_cmd_q_io_deq_bits_cmd_status_mpp),
    .io_deq_bits_cmd_status_vs      (_raw_cmd_q_io_deq_bits_cmd_status_vs),
    .io_deq_bits_cmd_status_spp     (_raw_cmd_q_io_deq_bits_cmd_status_spp),
    .io_deq_bits_cmd_status_mpie    (_raw_cmd_q_io_deq_bits_cmd_status_mpie),
    .io_deq_bits_cmd_status_ube     (_raw_cmd_q_io_deq_bits_cmd_status_ube),
    .io_deq_bits_cmd_status_spie    (_raw_cmd_q_io_deq_bits_cmd_status_spie),
    .io_deq_bits_cmd_status_upie    (_raw_cmd_q_io_deq_bits_cmd_status_upie),
    .io_deq_bits_cmd_status_mie     (_raw_cmd_q_io_deq_bits_cmd_status_mie),
    .io_deq_bits_cmd_status_hie     (_raw_cmd_q_io_deq_bits_cmd_status_hie),
    .io_deq_bits_cmd_status_sie     (_raw_cmd_q_io_deq_bits_cmd_status_sie),
    .io_deq_bits_cmd_status_uie     (_raw_cmd_q_io_deq_bits_cmd_status_uie),
    .io_deq_bits_rob_id_valid       (_raw_cmd_q_io_deq_bits_rob_id_valid),
    .io_deq_bits_rob_id_bits        (_raw_cmd_q_io_deq_bits_rob_id_bits),
    .io_deq_bits_from_matmul_fsm    (_raw_cmd_q_io_deq_bits_from_matmul_fsm),
    .io_deq_bits_from_conv_fsm      (_raw_cmd_q_io_deq_bits_from_conv_fsm)
  );
  LoopConv mod (	// @[LoopConv.scala:1521:21]
    .clock                          (clock),
    .reset                          (reset),
    .io_in_valid                    (_raw_cmd_q_io_deq_valid),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_inst_funct      (_raw_cmd_q_io_deq_bits_cmd_inst_funct),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_inst_rs2        (_raw_cmd_q_io_deq_bits_cmd_inst_rs2),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_inst_rs1        (_raw_cmd_q_io_deq_bits_cmd_inst_rs1),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_inst_xd         (_raw_cmd_q_io_deq_bits_cmd_inst_xd),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_inst_xs1        (_raw_cmd_q_io_deq_bits_cmd_inst_xs1),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_inst_xs2        (_raw_cmd_q_io_deq_bits_cmd_inst_xs2),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_inst_rd         (_raw_cmd_q_io_deq_bits_cmd_inst_rd),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_inst_opcode     (_raw_cmd_q_io_deq_bits_cmd_inst_opcode),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_rs1             (_raw_cmd_q_io_deq_bits_cmd_rs1),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_rs2             (_raw_cmd_q_io_deq_bits_cmd_rs2),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_debug    (_raw_cmd_q_io_deq_bits_cmd_status_debug),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_cease    (_raw_cmd_q_io_deq_bits_cmd_status_cease),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_wfi      (_raw_cmd_q_io_deq_bits_cmd_status_wfi),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_isa      (_raw_cmd_q_io_deq_bits_cmd_status_isa),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_dprv     (_raw_cmd_q_io_deq_bits_cmd_status_dprv),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_dv       (_raw_cmd_q_io_deq_bits_cmd_status_dv),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_prv      (_raw_cmd_q_io_deq_bits_cmd_status_prv),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_v        (_raw_cmd_q_io_deq_bits_cmd_status_v),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_sd       (_raw_cmd_q_io_deq_bits_cmd_status_sd),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_zero2    (_raw_cmd_q_io_deq_bits_cmd_status_zero2),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_mpv      (_raw_cmd_q_io_deq_bits_cmd_status_mpv),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_gva      (_raw_cmd_q_io_deq_bits_cmd_status_gva),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_mbe      (_raw_cmd_q_io_deq_bits_cmd_status_mbe),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_sbe      (_raw_cmd_q_io_deq_bits_cmd_status_sbe),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_sxl      (_raw_cmd_q_io_deq_bits_cmd_status_sxl),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_uxl      (_raw_cmd_q_io_deq_bits_cmd_status_uxl),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_sd_rv32  (_raw_cmd_q_io_deq_bits_cmd_status_sd_rv32),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_zero1    (_raw_cmd_q_io_deq_bits_cmd_status_zero1),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_tsr      (_raw_cmd_q_io_deq_bits_cmd_status_tsr),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_tw       (_raw_cmd_q_io_deq_bits_cmd_status_tw),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_tvm      (_raw_cmd_q_io_deq_bits_cmd_status_tvm),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_mxr      (_raw_cmd_q_io_deq_bits_cmd_status_mxr),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_sum      (_raw_cmd_q_io_deq_bits_cmd_status_sum),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_mprv     (_raw_cmd_q_io_deq_bits_cmd_status_mprv),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_xs       (_raw_cmd_q_io_deq_bits_cmd_status_xs),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_fs       (_raw_cmd_q_io_deq_bits_cmd_status_fs),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_mpp      (_raw_cmd_q_io_deq_bits_cmd_status_mpp),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_vs       (_raw_cmd_q_io_deq_bits_cmd_status_vs),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_spp      (_raw_cmd_q_io_deq_bits_cmd_status_spp),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_mpie     (_raw_cmd_q_io_deq_bits_cmd_status_mpie),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_ube      (_raw_cmd_q_io_deq_bits_cmd_status_ube),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_spie     (_raw_cmd_q_io_deq_bits_cmd_status_spie),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_upie     (_raw_cmd_q_io_deq_bits_cmd_status_upie),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_mie      (_raw_cmd_q_io_deq_bits_cmd_status_mie),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_hie      (_raw_cmd_q_io_deq_bits_cmd_status_hie),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_sie      (_raw_cmd_q_io_deq_bits_cmd_status_sie),	// @[Controller.scala:131:25]
    .io_in_bits_cmd_status_uie      (_raw_cmd_q_io_deq_bits_cmd_status_uie),	// @[Controller.scala:131:25]
    .io_in_bits_rob_id_valid        (_raw_cmd_q_io_deq_bits_rob_id_valid),	// @[Controller.scala:131:25]
    .io_in_bits_rob_id_bits         (_raw_cmd_q_io_deq_bits_rob_id_bits),	// @[Controller.scala:131:25]
    .io_in_bits_from_matmul_fsm     (_raw_cmd_q_io_deq_bits_from_matmul_fsm),	// @[Controller.scala:131:25]
    .io_in_bits_from_conv_fsm       (_raw_cmd_q_io_deq_bits_from_conv_fsm),	// @[Controller.scala:131:25]
    .io_out_ready                   (_mod_1_io_in_ready),	// @[LoopMatmul.scala:1071:21]
    .io_ld_completed                ({4'h0, _reservation_station_io_conv_ld_completed}),	// @[Controller.scala:124:61, LoopConv.scala:1527:25]
    .io_st_completed                ({4'h0, _reservation_station_io_conv_st_completed}),	// @[Controller.scala:124:61, LoopConv.scala:1527:25, :1528:25]
    .io_ex_completed                ({4'h0, _reservation_station_io_conv_ex_completed}),	// @[Controller.scala:124:61, LoopConv.scala:1527:25, :1529:25]
    .io_in_ready                    (_mod_io_in_ready),
    .io_out_valid                   (_mod_io_out_valid),
    .io_out_bits_cmd_inst_funct     (_mod_io_out_bits_cmd_inst_funct),
    .io_out_bits_cmd_inst_rs2       (_mod_io_out_bits_cmd_inst_rs2),
    .io_out_bits_cmd_inst_rs1       (_mod_io_out_bits_cmd_inst_rs1),
    .io_out_bits_cmd_inst_xd        (_mod_io_out_bits_cmd_inst_xd),
    .io_out_bits_cmd_inst_xs1       (_mod_io_out_bits_cmd_inst_xs1),
    .io_out_bits_cmd_inst_xs2       (_mod_io_out_bits_cmd_inst_xs2),
    .io_out_bits_cmd_inst_rd        (_mod_io_out_bits_cmd_inst_rd),
    .io_out_bits_cmd_inst_opcode    (_mod_io_out_bits_cmd_inst_opcode),
    .io_out_bits_cmd_rs1            (_mod_io_out_bits_cmd_rs1),
    .io_out_bits_cmd_rs2            (_mod_io_out_bits_cmd_rs2),
    .io_out_bits_cmd_status_debug   (_mod_io_out_bits_cmd_status_debug),
    .io_out_bits_cmd_status_cease   (_mod_io_out_bits_cmd_status_cease),
    .io_out_bits_cmd_status_wfi     (_mod_io_out_bits_cmd_status_wfi),
    .io_out_bits_cmd_status_isa     (_mod_io_out_bits_cmd_status_isa),
    .io_out_bits_cmd_status_dprv    (_mod_io_out_bits_cmd_status_dprv),
    .io_out_bits_cmd_status_dv      (_mod_io_out_bits_cmd_status_dv),
    .io_out_bits_cmd_status_prv     (_mod_io_out_bits_cmd_status_prv),
    .io_out_bits_cmd_status_v       (_mod_io_out_bits_cmd_status_v),
    .io_out_bits_cmd_status_sd      (_mod_io_out_bits_cmd_status_sd),
    .io_out_bits_cmd_status_zero2   (_mod_io_out_bits_cmd_status_zero2),
    .io_out_bits_cmd_status_mpv     (_mod_io_out_bits_cmd_status_mpv),
    .io_out_bits_cmd_status_gva     (_mod_io_out_bits_cmd_status_gva),
    .io_out_bits_cmd_status_mbe     (_mod_io_out_bits_cmd_status_mbe),
    .io_out_bits_cmd_status_sbe     (_mod_io_out_bits_cmd_status_sbe),
    .io_out_bits_cmd_status_sxl     (_mod_io_out_bits_cmd_status_sxl),
    .io_out_bits_cmd_status_uxl     (_mod_io_out_bits_cmd_status_uxl),
    .io_out_bits_cmd_status_sd_rv32 (_mod_io_out_bits_cmd_status_sd_rv32),
    .io_out_bits_cmd_status_zero1   (_mod_io_out_bits_cmd_status_zero1),
    .io_out_bits_cmd_status_tsr     (_mod_io_out_bits_cmd_status_tsr),
    .io_out_bits_cmd_status_tw      (_mod_io_out_bits_cmd_status_tw),
    .io_out_bits_cmd_status_tvm     (_mod_io_out_bits_cmd_status_tvm),
    .io_out_bits_cmd_status_mxr     (_mod_io_out_bits_cmd_status_mxr),
    .io_out_bits_cmd_status_sum     (_mod_io_out_bits_cmd_status_sum),
    .io_out_bits_cmd_status_mprv    (_mod_io_out_bits_cmd_status_mprv),
    .io_out_bits_cmd_status_xs      (_mod_io_out_bits_cmd_status_xs),
    .io_out_bits_cmd_status_fs      (_mod_io_out_bits_cmd_status_fs),
    .io_out_bits_cmd_status_mpp     (_mod_io_out_bits_cmd_status_mpp),
    .io_out_bits_cmd_status_vs      (_mod_io_out_bits_cmd_status_vs),
    .io_out_bits_cmd_status_spp     (_mod_io_out_bits_cmd_status_spp),
    .io_out_bits_cmd_status_mpie    (_mod_io_out_bits_cmd_status_mpie),
    .io_out_bits_cmd_status_ube     (_mod_io_out_bits_cmd_status_ube),
    .io_out_bits_cmd_status_spie    (_mod_io_out_bits_cmd_status_spie),
    .io_out_bits_cmd_status_upie    (_mod_io_out_bits_cmd_status_upie),
    .io_out_bits_cmd_status_mie     (_mod_io_out_bits_cmd_status_mie),
    .io_out_bits_cmd_status_hie     (_mod_io_out_bits_cmd_status_hie),
    .io_out_bits_cmd_status_sie     (_mod_io_out_bits_cmd_status_sie),
    .io_out_bits_cmd_status_uie     (_mod_io_out_bits_cmd_status_uie),
    .io_out_bits_from_matmul_fsm    (_mod_io_out_bits_from_matmul_fsm),
    .io_out_bits_from_conv_fsm      (_mod_io_out_bits_from_conv_fsm),
    .io_busy                        (_mod_io_busy)
  );
  LoopMatmul mod_1 (	// @[LoopMatmul.scala:1071:21]
    .clock                          (clock),
    .reset                          (reset),
    .io_in_valid                    (_mod_io_out_valid),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_inst_funct      (_mod_io_out_bits_cmd_inst_funct),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_inst_rs2        (_mod_io_out_bits_cmd_inst_rs2),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_inst_rs1        (_mod_io_out_bits_cmd_inst_rs1),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_inst_xd         (_mod_io_out_bits_cmd_inst_xd),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_inst_xs1        (_mod_io_out_bits_cmd_inst_xs1),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_inst_xs2        (_mod_io_out_bits_cmd_inst_xs2),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_inst_rd         (_mod_io_out_bits_cmd_inst_rd),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_inst_opcode     (_mod_io_out_bits_cmd_inst_opcode),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_rs1             (_mod_io_out_bits_cmd_rs1),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_rs2             (_mod_io_out_bits_cmd_rs2),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_debug    (_mod_io_out_bits_cmd_status_debug),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_cease    (_mod_io_out_bits_cmd_status_cease),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_wfi      (_mod_io_out_bits_cmd_status_wfi),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_isa      (_mod_io_out_bits_cmd_status_isa),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_dprv     (_mod_io_out_bits_cmd_status_dprv),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_dv       (_mod_io_out_bits_cmd_status_dv),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_prv      (_mod_io_out_bits_cmd_status_prv),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_v        (_mod_io_out_bits_cmd_status_v),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_sd       (_mod_io_out_bits_cmd_status_sd),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_zero2    (_mod_io_out_bits_cmd_status_zero2),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_mpv      (_mod_io_out_bits_cmd_status_mpv),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_gva      (_mod_io_out_bits_cmd_status_gva),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_mbe      (_mod_io_out_bits_cmd_status_mbe),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_sbe      (_mod_io_out_bits_cmd_status_sbe),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_sxl      (_mod_io_out_bits_cmd_status_sxl),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_uxl      (_mod_io_out_bits_cmd_status_uxl),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_sd_rv32  (_mod_io_out_bits_cmd_status_sd_rv32),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_zero1    (_mod_io_out_bits_cmd_status_zero1),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_tsr      (_mod_io_out_bits_cmd_status_tsr),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_tw       (_mod_io_out_bits_cmd_status_tw),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_tvm      (_mod_io_out_bits_cmd_status_tvm),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_mxr      (_mod_io_out_bits_cmd_status_mxr),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_sum      (_mod_io_out_bits_cmd_status_sum),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_mprv     (_mod_io_out_bits_cmd_status_mprv),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_xs       (_mod_io_out_bits_cmd_status_xs),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_fs       (_mod_io_out_bits_cmd_status_fs),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_mpp      (_mod_io_out_bits_cmd_status_mpp),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_vs       (_mod_io_out_bits_cmd_status_vs),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_spp      (_mod_io_out_bits_cmd_status_spp),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_mpie     (_mod_io_out_bits_cmd_status_mpie),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_ube      (_mod_io_out_bits_cmd_status_ube),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_spie     (_mod_io_out_bits_cmd_status_spie),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_upie     (_mod_io_out_bits_cmd_status_upie),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_mie      (_mod_io_out_bits_cmd_status_mie),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_hie      (_mod_io_out_bits_cmd_status_hie),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_sie      (_mod_io_out_bits_cmd_status_sie),	// @[LoopConv.scala:1521:21]
    .io_in_bits_cmd_status_uie      (_mod_io_out_bits_cmd_status_uie),	// @[LoopConv.scala:1521:21]
    .io_in_bits_from_matmul_fsm     (_mod_io_out_bits_from_matmul_fsm),	// @[LoopConv.scala:1521:21]
    .io_in_bits_from_conv_fsm       (_mod_io_out_bits_from_conv_fsm),	// @[LoopConv.scala:1521:21]
    .io_out_ready                   (_unrolled_cmd_io_enq_ready),	// @[Decoupled.scala:375:21]
    .io_ld_completed                ({4'h0, _reservation_station_io_matmul_ld_completed}),	// @[Controller.scala:124:61, LoopConv.scala:1527:25, LoopMatmul.scala:1075:25]
    .io_st_completed                ({4'h0, _reservation_station_io_matmul_st_completed}),	// @[Controller.scala:124:61, LoopConv.scala:1527:25, LoopMatmul.scala:1076:25]
    .io_ex_completed                ({4'h0, _reservation_station_io_matmul_ex_completed}),	// @[Controller.scala:124:61, LoopConv.scala:1527:25, LoopMatmul.scala:1077:25]
    .io_in_ready                    (_mod_1_io_in_ready),
    .io_out_valid                   (_mod_1_io_out_valid),
    .io_out_bits_cmd_inst_funct     (_mod_1_io_out_bits_cmd_inst_funct),
    .io_out_bits_cmd_inst_rs2       (_mod_1_io_out_bits_cmd_inst_rs2),
    .io_out_bits_cmd_inst_rs1       (_mod_1_io_out_bits_cmd_inst_rs1),
    .io_out_bits_cmd_inst_xd        (_mod_1_io_out_bits_cmd_inst_xd),
    .io_out_bits_cmd_inst_xs1       (_mod_1_io_out_bits_cmd_inst_xs1),
    .io_out_bits_cmd_inst_xs2       (_mod_1_io_out_bits_cmd_inst_xs2),
    .io_out_bits_cmd_inst_rd        (_mod_1_io_out_bits_cmd_inst_rd),
    .io_out_bits_cmd_inst_opcode    (_mod_1_io_out_bits_cmd_inst_opcode),
    .io_out_bits_cmd_rs1            (_mod_1_io_out_bits_cmd_rs1),
    .io_out_bits_cmd_rs2            (_mod_1_io_out_bits_cmd_rs2),
    .io_out_bits_cmd_status_debug   (_mod_1_io_out_bits_cmd_status_debug),
    .io_out_bits_cmd_status_cease   (_mod_1_io_out_bits_cmd_status_cease),
    .io_out_bits_cmd_status_wfi     (_mod_1_io_out_bits_cmd_status_wfi),
    .io_out_bits_cmd_status_isa     (_mod_1_io_out_bits_cmd_status_isa),
    .io_out_bits_cmd_status_dprv    (_mod_1_io_out_bits_cmd_status_dprv),
    .io_out_bits_cmd_status_dv      (_mod_1_io_out_bits_cmd_status_dv),
    .io_out_bits_cmd_status_prv     (_mod_1_io_out_bits_cmd_status_prv),
    .io_out_bits_cmd_status_v       (_mod_1_io_out_bits_cmd_status_v),
    .io_out_bits_cmd_status_sd      (_mod_1_io_out_bits_cmd_status_sd),
    .io_out_bits_cmd_status_zero2   (_mod_1_io_out_bits_cmd_status_zero2),
    .io_out_bits_cmd_status_mpv     (_mod_1_io_out_bits_cmd_status_mpv),
    .io_out_bits_cmd_status_gva     (_mod_1_io_out_bits_cmd_status_gva),
    .io_out_bits_cmd_status_mbe     (_mod_1_io_out_bits_cmd_status_mbe),
    .io_out_bits_cmd_status_sbe     (_mod_1_io_out_bits_cmd_status_sbe),
    .io_out_bits_cmd_status_sxl     (_mod_1_io_out_bits_cmd_status_sxl),
    .io_out_bits_cmd_status_uxl     (_mod_1_io_out_bits_cmd_status_uxl),
    .io_out_bits_cmd_status_sd_rv32 (_mod_1_io_out_bits_cmd_status_sd_rv32),
    .io_out_bits_cmd_status_zero1   (_mod_1_io_out_bits_cmd_status_zero1),
    .io_out_bits_cmd_status_tsr     (_mod_1_io_out_bits_cmd_status_tsr),
    .io_out_bits_cmd_status_tw      (_mod_1_io_out_bits_cmd_status_tw),
    .io_out_bits_cmd_status_tvm     (_mod_1_io_out_bits_cmd_status_tvm),
    .io_out_bits_cmd_status_mxr     (_mod_1_io_out_bits_cmd_status_mxr),
    .io_out_bits_cmd_status_sum     (_mod_1_io_out_bits_cmd_status_sum),
    .io_out_bits_cmd_status_mprv    (_mod_1_io_out_bits_cmd_status_mprv),
    .io_out_bits_cmd_status_xs      (_mod_1_io_out_bits_cmd_status_xs),
    .io_out_bits_cmd_status_fs      (_mod_1_io_out_bits_cmd_status_fs),
    .io_out_bits_cmd_status_mpp     (_mod_1_io_out_bits_cmd_status_mpp),
    .io_out_bits_cmd_status_vs      (_mod_1_io_out_bits_cmd_status_vs),
    .io_out_bits_cmd_status_spp     (_mod_1_io_out_bits_cmd_status_spp),
    .io_out_bits_cmd_status_mpie    (_mod_1_io_out_bits_cmd_status_mpie),
    .io_out_bits_cmd_status_ube     (_mod_1_io_out_bits_cmd_status_ube),
    .io_out_bits_cmd_status_spie    (_mod_1_io_out_bits_cmd_status_spie),
    .io_out_bits_cmd_status_upie    (_mod_1_io_out_bits_cmd_status_upie),
    .io_out_bits_cmd_status_mie     (_mod_1_io_out_bits_cmd_status_mie),
    .io_out_bits_cmd_status_hie     (_mod_1_io_out_bits_cmd_status_hie),
    .io_out_bits_cmd_status_sie     (_mod_1_io_out_bits_cmd_status_sie),
    .io_out_bits_cmd_status_uie     (_mod_1_io_out_bits_cmd_status_uie),
    .io_out_bits_from_matmul_fsm    (_mod_1_io_out_bits_from_matmul_fsm),
    .io_out_bits_from_conv_fsm      (_mod_1_io_out_bits_from_conv_fsm),
    .io_busy                        (_mod_1_io_busy)
  );
  Queue_91 unrolled_cmd (	// @[Decoupled.scala:375:21]
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_valid                   (_mod_1_io_out_valid),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_inst_funct     (_mod_1_io_out_bits_cmd_inst_funct),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_inst_rs2       (_mod_1_io_out_bits_cmd_inst_rs2),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_inst_rs1       (_mod_1_io_out_bits_cmd_inst_rs1),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_inst_xd        (_mod_1_io_out_bits_cmd_inst_xd),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_inst_xs1       (_mod_1_io_out_bits_cmd_inst_xs1),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_inst_xs2       (_mod_1_io_out_bits_cmd_inst_xs2),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_inst_rd        (_mod_1_io_out_bits_cmd_inst_rd),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_inst_opcode    (_mod_1_io_out_bits_cmd_inst_opcode),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_rs1            (_mod_1_io_out_bits_cmd_rs1),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_rs2            (_mod_1_io_out_bits_cmd_rs2),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_debug   (_mod_1_io_out_bits_cmd_status_debug),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_cease   (_mod_1_io_out_bits_cmd_status_cease),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_wfi     (_mod_1_io_out_bits_cmd_status_wfi),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_isa     (_mod_1_io_out_bits_cmd_status_isa),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_dprv    (_mod_1_io_out_bits_cmd_status_dprv),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_dv      (_mod_1_io_out_bits_cmd_status_dv),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_prv     (_mod_1_io_out_bits_cmd_status_prv),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_v       (_mod_1_io_out_bits_cmd_status_v),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_sd      (_mod_1_io_out_bits_cmd_status_sd),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_zero2   (_mod_1_io_out_bits_cmd_status_zero2),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_mpv     (_mod_1_io_out_bits_cmd_status_mpv),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_gva     (_mod_1_io_out_bits_cmd_status_gva),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_mbe     (_mod_1_io_out_bits_cmd_status_mbe),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_sbe     (_mod_1_io_out_bits_cmd_status_sbe),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_sxl     (_mod_1_io_out_bits_cmd_status_sxl),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_uxl     (_mod_1_io_out_bits_cmd_status_uxl),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_sd_rv32 (_mod_1_io_out_bits_cmd_status_sd_rv32),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_zero1   (_mod_1_io_out_bits_cmd_status_zero1),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_tsr     (_mod_1_io_out_bits_cmd_status_tsr),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_tw      (_mod_1_io_out_bits_cmd_status_tw),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_tvm     (_mod_1_io_out_bits_cmd_status_tvm),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_mxr     (_mod_1_io_out_bits_cmd_status_mxr),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_sum     (_mod_1_io_out_bits_cmd_status_sum),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_mprv    (_mod_1_io_out_bits_cmd_status_mprv),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_xs      (_mod_1_io_out_bits_cmd_status_xs),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_fs      (_mod_1_io_out_bits_cmd_status_fs),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_mpp     (_mod_1_io_out_bits_cmd_status_mpp),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_vs      (_mod_1_io_out_bits_cmd_status_vs),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_spp     (_mod_1_io_out_bits_cmd_status_spp),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_mpie    (_mod_1_io_out_bits_cmd_status_mpie),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_ube     (_mod_1_io_out_bits_cmd_status_ube),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_spie    (_mod_1_io_out_bits_cmd_status_spie),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_upie    (_mod_1_io_out_bits_cmd_status_upie),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_mie     (_mod_1_io_out_bits_cmd_status_mie),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_hie     (_mod_1_io_out_bits_cmd_status_hie),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_sie     (_mod_1_io_out_bits_cmd_status_sie),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_cmd_status_uie     (_mod_1_io_out_bits_cmd_status_uie),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_rob_id_valid       (1'h0),
    .io_enq_bits_rob_id_bits        (6'h0),
    .io_enq_bits_from_matmul_fsm    (_mod_1_io_out_bits_from_matmul_fsm),	// @[LoopMatmul.scala:1071:21]
    .io_enq_bits_from_conv_fsm      (_mod_1_io_out_bits_from_conv_fsm),	// @[LoopMatmul.scala:1071:21]
    .io_deq_ready                   (_unrolled_cmd_io_deq_valid & (is_flush | (is_counter_op ? _counters_io_in_ready : is_clock_gate_en | _reservation_station_io_alloc_ready & _GEN_0))),	// @[Controller.scala:59:24, :124:61, :163:22, :287:38, :358:29, :364:31, :365:36, :366:39, :375:21, :380:26, :383:31, :386:26, :390:34, :391:26, :397:47, Decoupled.scala:51:35, :375:21]
    .io_enq_ready                   (_unrolled_cmd_io_enq_ready),
    .io_deq_valid                   (_unrolled_cmd_io_deq_valid),
    .io_deq_bits_cmd_inst_funct     (_unrolled_cmd_io_deq_bits_cmd_inst_funct),
    .io_deq_bits_cmd_inst_rs2       (_unrolled_cmd_io_deq_bits_cmd_inst_rs2),
    .io_deq_bits_cmd_inst_rs1       (_unrolled_cmd_io_deq_bits_cmd_inst_rs1),
    .io_deq_bits_cmd_inst_xd        (_unrolled_cmd_io_deq_bits_cmd_inst_xd),
    .io_deq_bits_cmd_inst_xs1       (_unrolled_cmd_io_deq_bits_cmd_inst_xs1),
    .io_deq_bits_cmd_inst_xs2       (_unrolled_cmd_io_deq_bits_cmd_inst_xs2),
    .io_deq_bits_cmd_inst_rd        (_unrolled_cmd_io_deq_bits_cmd_inst_rd),
    .io_deq_bits_cmd_inst_opcode    (_unrolled_cmd_io_deq_bits_cmd_inst_opcode),
    .io_deq_bits_cmd_rs1            (_unrolled_cmd_io_deq_bits_cmd_rs1),
    .io_deq_bits_cmd_rs2            (_unrolled_cmd_io_deq_bits_cmd_rs2),
    .io_deq_bits_cmd_status_debug   (_unrolled_cmd_io_deq_bits_cmd_status_debug),
    .io_deq_bits_cmd_status_cease   (_unrolled_cmd_io_deq_bits_cmd_status_cease),
    .io_deq_bits_cmd_status_wfi     (_unrolled_cmd_io_deq_bits_cmd_status_wfi),
    .io_deq_bits_cmd_status_isa     (_unrolled_cmd_io_deq_bits_cmd_status_isa),
    .io_deq_bits_cmd_status_dprv    (_unrolled_cmd_io_deq_bits_cmd_status_dprv),
    .io_deq_bits_cmd_status_dv      (_unrolled_cmd_io_deq_bits_cmd_status_dv),
    .io_deq_bits_cmd_status_prv     (_unrolled_cmd_io_deq_bits_cmd_status_prv),
    .io_deq_bits_cmd_status_v       (_unrolled_cmd_io_deq_bits_cmd_status_v),
    .io_deq_bits_cmd_status_sd      (_unrolled_cmd_io_deq_bits_cmd_status_sd),
    .io_deq_bits_cmd_status_zero2   (_unrolled_cmd_io_deq_bits_cmd_status_zero2),
    .io_deq_bits_cmd_status_mpv     (_unrolled_cmd_io_deq_bits_cmd_status_mpv),
    .io_deq_bits_cmd_status_gva     (_unrolled_cmd_io_deq_bits_cmd_status_gva),
    .io_deq_bits_cmd_status_mbe     (_unrolled_cmd_io_deq_bits_cmd_status_mbe),
    .io_deq_bits_cmd_status_sbe     (_unrolled_cmd_io_deq_bits_cmd_status_sbe),
    .io_deq_bits_cmd_status_sxl     (_unrolled_cmd_io_deq_bits_cmd_status_sxl),
    .io_deq_bits_cmd_status_uxl     (_unrolled_cmd_io_deq_bits_cmd_status_uxl),
    .io_deq_bits_cmd_status_sd_rv32 (_unrolled_cmd_io_deq_bits_cmd_status_sd_rv32),
    .io_deq_bits_cmd_status_zero1   (_unrolled_cmd_io_deq_bits_cmd_status_zero1),
    .io_deq_bits_cmd_status_tsr     (_unrolled_cmd_io_deq_bits_cmd_status_tsr),
    .io_deq_bits_cmd_status_tw      (_unrolled_cmd_io_deq_bits_cmd_status_tw),
    .io_deq_bits_cmd_status_tvm     (_unrolled_cmd_io_deq_bits_cmd_status_tvm),
    .io_deq_bits_cmd_status_mxr     (_unrolled_cmd_io_deq_bits_cmd_status_mxr),
    .io_deq_bits_cmd_status_sum     (_unrolled_cmd_io_deq_bits_cmd_status_sum),
    .io_deq_bits_cmd_status_mprv    (_unrolled_cmd_io_deq_bits_cmd_status_mprv),
    .io_deq_bits_cmd_status_xs      (_unrolled_cmd_io_deq_bits_cmd_status_xs),
    .io_deq_bits_cmd_status_fs      (_unrolled_cmd_io_deq_bits_cmd_status_fs),
    .io_deq_bits_cmd_status_mpp     (_unrolled_cmd_io_deq_bits_cmd_status_mpp),
    .io_deq_bits_cmd_status_vs      (_unrolled_cmd_io_deq_bits_cmd_status_vs),
    .io_deq_bits_cmd_status_spp     (_unrolled_cmd_io_deq_bits_cmd_status_spp),
    .io_deq_bits_cmd_status_mpie    (_unrolled_cmd_io_deq_bits_cmd_status_mpie),
    .io_deq_bits_cmd_status_ube     (_unrolled_cmd_io_deq_bits_cmd_status_ube),
    .io_deq_bits_cmd_status_spie    (_unrolled_cmd_io_deq_bits_cmd_status_spie),
    .io_deq_bits_cmd_status_upie    (_unrolled_cmd_io_deq_bits_cmd_status_upie),
    .io_deq_bits_cmd_status_mie     (_unrolled_cmd_io_deq_bits_cmd_status_mie),
    .io_deq_bits_cmd_status_hie     (_unrolled_cmd_io_deq_bits_cmd_status_hie),
    .io_deq_bits_cmd_status_sie     (_unrolled_cmd_io_deq_bits_cmd_status_sie),
    .io_deq_bits_cmd_status_uie     (_unrolled_cmd_io_deq_bits_cmd_status_uie),
    .io_deq_bits_rob_id_valid       (_unrolled_cmd_io_deq_bits_rob_id_valid),
    .io_deq_bits_rob_id_bits        (_unrolled_cmd_io_deq_bits_rob_id_bits),
    .io_deq_bits_from_matmul_fsm    (_unrolled_cmd_io_deq_bits_from_matmul_fsm),
    .io_deq_bits_from_conv_fsm      (_unrolled_cmd_io_deq_bits_from_conv_fsm)
  );
  LoadController load_controller (	// @[Controller.scala:188:57]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_cmd_valid                            (_reservation_station_io_issue_ld_valid),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_funct              (_reservation_station_io_issue_ld_cmd_cmd_inst_funct),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_rs2                (_reservation_station_io_issue_ld_cmd_cmd_inst_rs2),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_rs1                (_reservation_station_io_issue_ld_cmd_cmd_inst_rs1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_xd                 (_reservation_station_io_issue_ld_cmd_cmd_inst_xd),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_xs1                (_reservation_station_io_issue_ld_cmd_cmd_inst_xs1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_xs2                (_reservation_station_io_issue_ld_cmd_cmd_inst_xs2),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_rd                 (_reservation_station_io_issue_ld_cmd_cmd_inst_rd),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_opcode             (_reservation_station_io_issue_ld_cmd_cmd_inst_opcode),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_rs1                     (_reservation_station_io_issue_ld_cmd_cmd_rs1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_rs2                     (_reservation_station_io_issue_ld_cmd_cmd_rs2),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_debug            (_reservation_station_io_issue_ld_cmd_cmd_status_debug),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_cease            (_reservation_station_io_issue_ld_cmd_cmd_status_cease),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_wfi              (_reservation_station_io_issue_ld_cmd_cmd_status_wfi),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_isa              (_reservation_station_io_issue_ld_cmd_cmd_status_isa),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_dprv             (_reservation_station_io_issue_ld_cmd_cmd_status_dprv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_dv               (_reservation_station_io_issue_ld_cmd_cmd_status_dv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_prv              (_reservation_station_io_issue_ld_cmd_cmd_status_prv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_v                (_reservation_station_io_issue_ld_cmd_cmd_status_v),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sd               (_reservation_station_io_issue_ld_cmd_cmd_status_sd),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_zero2            (_reservation_station_io_issue_ld_cmd_cmd_status_zero2),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mpv              (_reservation_station_io_issue_ld_cmd_cmd_status_mpv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_gva              (_reservation_station_io_issue_ld_cmd_cmd_status_gva),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mbe              (_reservation_station_io_issue_ld_cmd_cmd_status_mbe),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sbe              (_reservation_station_io_issue_ld_cmd_cmd_status_sbe),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sxl              (_reservation_station_io_issue_ld_cmd_cmd_status_sxl),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_uxl              (_reservation_station_io_issue_ld_cmd_cmd_status_uxl),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sd_rv32          (_reservation_station_io_issue_ld_cmd_cmd_status_sd_rv32),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_zero1            (_reservation_station_io_issue_ld_cmd_cmd_status_zero1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_tsr              (_reservation_station_io_issue_ld_cmd_cmd_status_tsr),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_tw               (_reservation_station_io_issue_ld_cmd_cmd_status_tw),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_tvm              (_reservation_station_io_issue_ld_cmd_cmd_status_tvm),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mxr              (_reservation_station_io_issue_ld_cmd_cmd_status_mxr),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sum              (_reservation_station_io_issue_ld_cmd_cmd_status_sum),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mprv             (_reservation_station_io_issue_ld_cmd_cmd_status_mprv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_xs               (_reservation_station_io_issue_ld_cmd_cmd_status_xs),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_fs               (_reservation_station_io_issue_ld_cmd_cmd_status_fs),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mpp              (_reservation_station_io_issue_ld_cmd_cmd_status_mpp),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_vs               (_reservation_station_io_issue_ld_cmd_cmd_status_vs),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_spp              (_reservation_station_io_issue_ld_cmd_cmd_status_spp),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mpie             (_reservation_station_io_issue_ld_cmd_cmd_status_mpie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_ube              (_reservation_station_io_issue_ld_cmd_cmd_status_ube),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_spie             (_reservation_station_io_issue_ld_cmd_cmd_status_spie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_upie             (_reservation_station_io_issue_ld_cmd_cmd_status_upie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mie              (_reservation_station_io_issue_ld_cmd_cmd_status_mie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_hie              (_reservation_station_io_issue_ld_cmd_cmd_status_hie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sie              (_reservation_station_io_issue_ld_cmd_cmd_status_sie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_uie              (_reservation_station_io_issue_ld_cmd_cmd_status_uie),	// @[Controller.scala:124:61]
    .io_cmd_bits_rob_id_bits                 (_reservation_station_io_issue_ld_rob_id),	// @[Controller.scala:124:61]
    .io_cmd_bits_from_matmul_fsm             (_reservation_station_io_issue_ld_cmd_from_matmul_fsm),	// @[Controller.scala:124:61]
    .io_cmd_bits_from_conv_fsm               (_reservation_station_io_issue_ld_cmd_from_conv_fsm),	// @[Controller.scala:124:61]
    .io_dma_req_ready                        (_spad_io_dma_read_req_ready),	// @[Controller.scala:36:24]
    .io_dma_resp_valid                       (_spad_io_dma_read_resp_valid),	// @[Controller.scala:36:24]
    .io_dma_resp_bits_bytesRead              (_spad_io_dma_read_resp_bits_bytesRead),	// @[Controller.scala:36:24]
    .io_dma_resp_bits_cmd_id                 (_spad_io_dma_read_resp_bits_cmd_id),	// @[Controller.scala:36:24]
    .io_completed_ready                      (_reservation_station_completed_arb_io_in_1_ready),	// @[Controller.scala:312:49]
    .io_cmd_ready                            (_load_controller_io_cmd_ready),
    .io_dma_req_valid                        (_load_controller_io_dma_req_valid),
    .io_dma_req_bits_vaddr                   (_load_controller_io_dma_req_bits_vaddr),
    .io_dma_req_bits_laddr_is_acc_addr       (_load_controller_io_dma_req_bits_laddr_is_acc_addr),
    .io_dma_req_bits_laddr_accumulate        (_load_controller_io_dma_req_bits_laddr_accumulate),
    .io_dma_req_bits_laddr_read_full_acc_row (_load_controller_io_dma_req_bits_laddr_read_full_acc_row),
    .io_dma_req_bits_laddr_norm_cmd          (_load_controller_io_dma_req_bits_laddr_norm_cmd),
    .io_dma_req_bits_laddr_garbage           (_load_controller_io_dma_req_bits_laddr_garbage),
    .io_dma_req_bits_laddr_garbage_bit       (_load_controller_io_dma_req_bits_laddr_garbage_bit),
    .io_dma_req_bits_laddr_data              (_load_controller_io_dma_req_bits_laddr_data),
    .io_dma_req_bits_cols                    (_load_controller_io_dma_req_bits_cols),
    .io_dma_req_bits_repeats                 (_load_controller_io_dma_req_bits_repeats),
    .io_dma_req_bits_scale                   (_load_controller_io_dma_req_bits_scale),
    .io_dma_req_bits_has_acc_bitwidth        (_load_controller_io_dma_req_bits_has_acc_bitwidth),
    .io_dma_req_bits_all_zeros               (_load_controller_io_dma_req_bits_all_zeros),
    .io_dma_req_bits_block_stride            (_load_controller_io_dma_req_bits_block_stride),
    .io_dma_req_bits_pixel_repeats           (_load_controller_io_dma_req_bits_pixel_repeats),
    .io_dma_req_bits_cmd_id                  (_load_controller_io_dma_req_bits_cmd_id),
    .io_dma_req_bits_status_debug            (_load_controller_io_dma_req_bits_status_debug),
    .io_dma_req_bits_status_cease            (_load_controller_io_dma_req_bits_status_cease),
    .io_dma_req_bits_status_wfi              (_load_controller_io_dma_req_bits_status_wfi),
    .io_dma_req_bits_status_isa              (_load_controller_io_dma_req_bits_status_isa),
    .io_dma_req_bits_status_dprv             (_load_controller_io_dma_req_bits_status_dprv),
    .io_dma_req_bits_status_dv               (_load_controller_io_dma_req_bits_status_dv),
    .io_dma_req_bits_status_prv              (_load_controller_io_dma_req_bits_status_prv),
    .io_dma_req_bits_status_v                (_load_controller_io_dma_req_bits_status_v),
    .io_dma_req_bits_status_sd               (_load_controller_io_dma_req_bits_status_sd),
    .io_dma_req_bits_status_zero2            (_load_controller_io_dma_req_bits_status_zero2),
    .io_dma_req_bits_status_mpv              (_load_controller_io_dma_req_bits_status_mpv),
    .io_dma_req_bits_status_gva              (_load_controller_io_dma_req_bits_status_gva),
    .io_dma_req_bits_status_mbe              (_load_controller_io_dma_req_bits_status_mbe),
    .io_dma_req_bits_status_sbe              (_load_controller_io_dma_req_bits_status_sbe),
    .io_dma_req_bits_status_sxl              (_load_controller_io_dma_req_bits_status_sxl),
    .io_dma_req_bits_status_uxl              (_load_controller_io_dma_req_bits_status_uxl),
    .io_dma_req_bits_status_sd_rv32          (_load_controller_io_dma_req_bits_status_sd_rv32),
    .io_dma_req_bits_status_zero1            (_load_controller_io_dma_req_bits_status_zero1),
    .io_dma_req_bits_status_tsr              (_load_controller_io_dma_req_bits_status_tsr),
    .io_dma_req_bits_status_tw               (_load_controller_io_dma_req_bits_status_tw),
    .io_dma_req_bits_status_tvm              (_load_controller_io_dma_req_bits_status_tvm),
    .io_dma_req_bits_status_mxr              (_load_controller_io_dma_req_bits_status_mxr),
    .io_dma_req_bits_status_sum              (_load_controller_io_dma_req_bits_status_sum),
    .io_dma_req_bits_status_mprv             (_load_controller_io_dma_req_bits_status_mprv),
    .io_dma_req_bits_status_xs               (_load_controller_io_dma_req_bits_status_xs),
    .io_dma_req_bits_status_fs               (_load_controller_io_dma_req_bits_status_fs),
    .io_dma_req_bits_status_mpp              (_load_controller_io_dma_req_bits_status_mpp),
    .io_dma_req_bits_status_vs               (_load_controller_io_dma_req_bits_status_vs),
    .io_dma_req_bits_status_spp              (_load_controller_io_dma_req_bits_status_spp),
    .io_dma_req_bits_status_mpie             (_load_controller_io_dma_req_bits_status_mpie),
    .io_dma_req_bits_status_ube              (_load_controller_io_dma_req_bits_status_ube),
    .io_dma_req_bits_status_spie             (_load_controller_io_dma_req_bits_status_spie),
    .io_dma_req_bits_status_upie             (_load_controller_io_dma_req_bits_status_upie),
    .io_dma_req_bits_status_mie              (_load_controller_io_dma_req_bits_status_mie),
    .io_dma_req_bits_status_hie              (_load_controller_io_dma_req_bits_status_hie),
    .io_dma_req_bits_status_sie              (_load_controller_io_dma_req_bits_status_sie),
    .io_dma_req_bits_status_uie              (_load_controller_io_dma_req_bits_status_uie),
    .io_completed_valid                      (_load_controller_io_completed_valid),
    .io_completed_bits                       (_load_controller_io_completed_bits),
    .io_busy                                 (_load_controller_io_busy),
    .io_counter_event_signal_8               (_load_controller_io_counter_event_signal_8),
    .io_counter_event_signal_9               (_load_controller_io_counter_event_signal_9),
    .io_counter_event_signal_10              (_load_controller_io_counter_event_signal_10)
  );
  StoreController store_controller (	// @[Controller.scala:189:58]
    .clock                                   (clock),
    .reset                                   (reset),
    .io_cmd_valid                            (_reservation_station_io_issue_st_valid),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_funct              (_reservation_station_io_issue_st_cmd_cmd_inst_funct),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_rs2                (_reservation_station_io_issue_st_cmd_cmd_inst_rs2),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_rs1                (_reservation_station_io_issue_st_cmd_cmd_inst_rs1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_xd                 (_reservation_station_io_issue_st_cmd_cmd_inst_xd),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_xs1                (_reservation_station_io_issue_st_cmd_cmd_inst_xs1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_xs2                (_reservation_station_io_issue_st_cmd_cmd_inst_xs2),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_rd                 (_reservation_station_io_issue_st_cmd_cmd_inst_rd),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_opcode             (_reservation_station_io_issue_st_cmd_cmd_inst_opcode),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_rs1                     (_reservation_station_io_issue_st_cmd_cmd_rs1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_rs2                     (_reservation_station_io_issue_st_cmd_cmd_rs2),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_debug            (_reservation_station_io_issue_st_cmd_cmd_status_debug),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_cease            (_reservation_station_io_issue_st_cmd_cmd_status_cease),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_wfi              (_reservation_station_io_issue_st_cmd_cmd_status_wfi),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_isa              (_reservation_station_io_issue_st_cmd_cmd_status_isa),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_dprv             (_reservation_station_io_issue_st_cmd_cmd_status_dprv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_dv               (_reservation_station_io_issue_st_cmd_cmd_status_dv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_prv              (_reservation_station_io_issue_st_cmd_cmd_status_prv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_v                (_reservation_station_io_issue_st_cmd_cmd_status_v),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sd               (_reservation_station_io_issue_st_cmd_cmd_status_sd),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_zero2            (_reservation_station_io_issue_st_cmd_cmd_status_zero2),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mpv              (_reservation_station_io_issue_st_cmd_cmd_status_mpv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_gva              (_reservation_station_io_issue_st_cmd_cmd_status_gva),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mbe              (_reservation_station_io_issue_st_cmd_cmd_status_mbe),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sbe              (_reservation_station_io_issue_st_cmd_cmd_status_sbe),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sxl              (_reservation_station_io_issue_st_cmd_cmd_status_sxl),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_uxl              (_reservation_station_io_issue_st_cmd_cmd_status_uxl),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sd_rv32          (_reservation_station_io_issue_st_cmd_cmd_status_sd_rv32),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_zero1            (_reservation_station_io_issue_st_cmd_cmd_status_zero1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_tsr              (_reservation_station_io_issue_st_cmd_cmd_status_tsr),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_tw               (_reservation_station_io_issue_st_cmd_cmd_status_tw),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_tvm              (_reservation_station_io_issue_st_cmd_cmd_status_tvm),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mxr              (_reservation_station_io_issue_st_cmd_cmd_status_mxr),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sum              (_reservation_station_io_issue_st_cmd_cmd_status_sum),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mprv             (_reservation_station_io_issue_st_cmd_cmd_status_mprv),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_xs               (_reservation_station_io_issue_st_cmd_cmd_status_xs),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_fs               (_reservation_station_io_issue_st_cmd_cmd_status_fs),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mpp              (_reservation_station_io_issue_st_cmd_cmd_status_mpp),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_vs               (_reservation_station_io_issue_st_cmd_cmd_status_vs),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_spp              (_reservation_station_io_issue_st_cmd_cmd_status_spp),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mpie             (_reservation_station_io_issue_st_cmd_cmd_status_mpie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_ube              (_reservation_station_io_issue_st_cmd_cmd_status_ube),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_spie             (_reservation_station_io_issue_st_cmd_cmd_status_spie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_upie             (_reservation_station_io_issue_st_cmd_cmd_status_upie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_mie              (_reservation_station_io_issue_st_cmd_cmd_status_mie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_hie              (_reservation_station_io_issue_st_cmd_cmd_status_hie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_sie              (_reservation_station_io_issue_st_cmd_cmd_status_sie),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_status_uie              (_reservation_station_io_issue_st_cmd_cmd_status_uie),	// @[Controller.scala:124:61]
    .io_cmd_bits_rob_id_bits                 (_reservation_station_io_issue_st_rob_id),	// @[Controller.scala:124:61]
    .io_cmd_bits_from_matmul_fsm             (_reservation_station_io_issue_st_cmd_from_matmul_fsm),	// @[Controller.scala:124:61]
    .io_cmd_bits_from_conv_fsm               (_reservation_station_io_issue_st_cmd_from_conv_fsm),	// @[Controller.scala:124:61]
    .io_dma_req_ready                        (_spad_io_dma_write_req_ready),	// @[Controller.scala:36:24]
    .io_dma_resp_valid                       (_spad_io_dma_write_resp_valid),	// @[Controller.scala:36:24]
    .io_dma_resp_bits_cmd_id                 (_spad_io_dma_write_resp_bits_cmd_id),	// @[Controller.scala:36:24]
    .io_completed_ready                      (_reservation_station_completed_arb_io_in_2_ready),	// @[Controller.scala:312:49]
    .io_cmd_ready                            (_store_controller_io_cmd_ready),
    .io_dma_req_valid                        (_store_controller_io_dma_req_valid),
    .io_dma_req_bits_vaddr                   (_store_controller_io_dma_req_bits_vaddr),
    .io_dma_req_bits_laddr_is_acc_addr       (_store_controller_io_dma_req_bits_laddr_is_acc_addr),
    .io_dma_req_bits_laddr_accumulate        (_store_controller_io_dma_req_bits_laddr_accumulate),
    .io_dma_req_bits_laddr_read_full_acc_row (_store_controller_io_dma_req_bits_laddr_read_full_acc_row),
    .io_dma_req_bits_laddr_garbage           (_store_controller_io_dma_req_bits_laddr_garbage),
    .io_dma_req_bits_laddr_garbage_bit       (_store_controller_io_dma_req_bits_laddr_garbage_bit),
    .io_dma_req_bits_laddr_data              (_store_controller_io_dma_req_bits_laddr_data),
    .io_dma_req_bits_acc_act                 (_store_controller_io_dma_req_bits_acc_act),
    .io_dma_req_bits_acc_scale               (_store_controller_io_dma_req_bits_acc_scale),
    .io_dma_req_bits_len                     (_store_controller_io_dma_req_bits_len),
    .io_dma_req_bits_block                   (_store_controller_io_dma_req_bits_block),
    .io_dma_req_bits_cmd_id                  (_store_controller_io_dma_req_bits_cmd_id),
    .io_dma_req_bits_status_debug            (_store_controller_io_dma_req_bits_status_debug),
    .io_dma_req_bits_status_cease            (_store_controller_io_dma_req_bits_status_cease),
    .io_dma_req_bits_status_wfi              (_store_controller_io_dma_req_bits_status_wfi),
    .io_dma_req_bits_status_isa              (_store_controller_io_dma_req_bits_status_isa),
    .io_dma_req_bits_status_dprv             (_store_controller_io_dma_req_bits_status_dprv),
    .io_dma_req_bits_status_dv               (_store_controller_io_dma_req_bits_status_dv),
    .io_dma_req_bits_status_prv              (_store_controller_io_dma_req_bits_status_prv),
    .io_dma_req_bits_status_v                (_store_controller_io_dma_req_bits_status_v),
    .io_dma_req_bits_status_sd               (_store_controller_io_dma_req_bits_status_sd),
    .io_dma_req_bits_status_zero2            (_store_controller_io_dma_req_bits_status_zero2),
    .io_dma_req_bits_status_mpv              (_store_controller_io_dma_req_bits_status_mpv),
    .io_dma_req_bits_status_gva              (_store_controller_io_dma_req_bits_status_gva),
    .io_dma_req_bits_status_mbe              (_store_controller_io_dma_req_bits_status_mbe),
    .io_dma_req_bits_status_sbe              (_store_controller_io_dma_req_bits_status_sbe),
    .io_dma_req_bits_status_sxl              (_store_controller_io_dma_req_bits_status_sxl),
    .io_dma_req_bits_status_uxl              (_store_controller_io_dma_req_bits_status_uxl),
    .io_dma_req_bits_status_sd_rv32          (_store_controller_io_dma_req_bits_status_sd_rv32),
    .io_dma_req_bits_status_zero1            (_store_controller_io_dma_req_bits_status_zero1),
    .io_dma_req_bits_status_tsr              (_store_controller_io_dma_req_bits_status_tsr),
    .io_dma_req_bits_status_tw               (_store_controller_io_dma_req_bits_status_tw),
    .io_dma_req_bits_status_tvm              (_store_controller_io_dma_req_bits_status_tvm),
    .io_dma_req_bits_status_mxr              (_store_controller_io_dma_req_bits_status_mxr),
    .io_dma_req_bits_status_sum              (_store_controller_io_dma_req_bits_status_sum),
    .io_dma_req_bits_status_mprv             (_store_controller_io_dma_req_bits_status_mprv),
    .io_dma_req_bits_status_xs               (_store_controller_io_dma_req_bits_status_xs),
    .io_dma_req_bits_status_fs               (_store_controller_io_dma_req_bits_status_fs),
    .io_dma_req_bits_status_mpp              (_store_controller_io_dma_req_bits_status_mpp),
    .io_dma_req_bits_status_vs               (_store_controller_io_dma_req_bits_status_vs),
    .io_dma_req_bits_status_spp              (_store_controller_io_dma_req_bits_status_spp),
    .io_dma_req_bits_status_mpie             (_store_controller_io_dma_req_bits_status_mpie),
    .io_dma_req_bits_status_ube              (_store_controller_io_dma_req_bits_status_ube),
    .io_dma_req_bits_status_spie             (_store_controller_io_dma_req_bits_status_spie),
    .io_dma_req_bits_status_upie             (_store_controller_io_dma_req_bits_status_upie),
    .io_dma_req_bits_status_mie              (_store_controller_io_dma_req_bits_status_mie),
    .io_dma_req_bits_status_hie              (_store_controller_io_dma_req_bits_status_hie),
    .io_dma_req_bits_status_sie              (_store_controller_io_dma_req_bits_status_sie),
    .io_dma_req_bits_status_uie              (_store_controller_io_dma_req_bits_status_uie),
    .io_dma_req_bits_pool_en                 (_store_controller_io_dma_req_bits_pool_en),
    .io_dma_req_bits_store_en                (_store_controller_io_dma_req_bits_store_en),
    .io_completed_valid                      (_store_controller_io_completed_valid),
    .io_completed_bits                       (_store_controller_io_completed_bits),
    .io_busy                                 (_store_controller_io_busy),
    .io_counter_event_signal_11              (_store_controller_io_counter_event_signal_11),
    .io_counter_event_signal_12              (_store_controller_io_counter_event_signal_12),
    .io_counter_event_signal_13              (_store_controller_io_counter_event_signal_13),
    .io_counter_event_signal_14              (_store_controller_io_counter_event_signal_14)
  );
  ExecuteController ex_controller (	// @[Controller.scala:190:55]
    .clock                             (clock),
    .reset                             (reset),
    .io_cmd_valid                      (_reservation_station_io_issue_ex_valid),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_inst_funct        (_reservation_station_io_issue_ex_cmd_cmd_inst_funct),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_rs1               (_reservation_station_io_issue_ex_cmd_cmd_rs1),	// @[Controller.scala:124:61]
    .io_cmd_bits_cmd_rs2               (_reservation_station_io_issue_ex_cmd_cmd_rs2),	// @[Controller.scala:124:61]
    .io_cmd_bits_rob_id_bits           (_reservation_station_io_issue_ex_rob_id),	// @[Controller.scala:124:61]
    .io_srams_read_0_req_ready         (_req_arb_io_in_0_ready),	// @[Controller.scala:268:25]
    .io_srams_read_0_resp_valid        (_spad_io_srams_read_0_resp_valid),	// @[Controller.scala:36:24]
    .io_srams_read_0_resp_bits_data    (_spad_io_srams_read_0_resp_bits_data),	// @[Controller.scala:36:24]
    .io_srams_read_0_resp_bits_fromDMA (_spad_io_srams_read_0_resp_bits_fromDMA),	// @[Controller.scala:36:24]
    .io_srams_read_1_req_ready         (_req_arb_1_io_in_0_ready),	// @[Controller.scala:268:25]
    .io_srams_read_1_resp_valid        (_spad_io_srams_read_1_resp_valid),	// @[Controller.scala:36:24]
    .io_srams_read_1_resp_bits_data    (_spad_io_srams_read_1_resp_bits_data),	// @[Controller.scala:36:24]
    .io_srams_read_1_resp_bits_fromDMA (_spad_io_srams_read_1_resp_bits_fromDMA),	// @[Controller.scala:36:24]
    .io_srams_read_2_req_ready         (_req_arb_2_io_in_0_ready),	// @[Controller.scala:268:25]
    .io_srams_read_2_resp_valid        (_spad_io_srams_read_2_resp_valid),	// @[Controller.scala:36:24]
    .io_srams_read_2_resp_bits_data    (_spad_io_srams_read_2_resp_bits_data),	// @[Controller.scala:36:24]
    .io_srams_read_2_resp_bits_fromDMA (_spad_io_srams_read_2_resp_bits_fromDMA),	// @[Controller.scala:36:24]
    .io_srams_read_3_req_ready         (_req_arb_3_io_in_0_ready),	// @[Controller.scala:268:25]
    .io_srams_read_3_resp_valid        (_spad_io_srams_read_3_resp_valid),	// @[Controller.scala:36:24]
    .io_srams_read_3_resp_bits_data    (_spad_io_srams_read_3_resp_bits_data),	// @[Controller.scala:36:24]
    .io_srams_read_3_resp_bits_fromDMA (_spad_io_srams_read_3_resp_bits_fromDMA),	// @[Controller.scala:36:24]
    .io_acc_read_req_0_ready           (_spad_io_acc_read_req_0_ready),	// @[Controller.scala:36:24]
    .io_acc_read_req_1_ready           (_spad_io_acc_read_req_1_ready),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_valid          (_spad_io_acc_read_resp_0_valid),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_0_0  (_spad_io_acc_read_resp_0_bits_data_0_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_1_0  (_spad_io_acc_read_resp_0_bits_data_1_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_2_0  (_spad_io_acc_read_resp_0_bits_data_2_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_3_0  (_spad_io_acc_read_resp_0_bits_data_3_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_4_0  (_spad_io_acc_read_resp_0_bits_data_4_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_5_0  (_spad_io_acc_read_resp_0_bits_data_5_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_6_0  (_spad_io_acc_read_resp_0_bits_data_6_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_7_0  (_spad_io_acc_read_resp_0_bits_data_7_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_8_0  (_spad_io_acc_read_resp_0_bits_data_8_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_9_0  (_spad_io_acc_read_resp_0_bits_data_9_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_10_0 (_spad_io_acc_read_resp_0_bits_data_10_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_11_0 (_spad_io_acc_read_resp_0_bits_data_11_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_12_0 (_spad_io_acc_read_resp_0_bits_data_12_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_13_0 (_spad_io_acc_read_resp_0_bits_data_13_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_14_0 (_spad_io_acc_read_resp_0_bits_data_14_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_data_15_0 (_spad_io_acc_read_resp_0_bits_data_15_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_0_bits_fromDMA   (_spad_io_acc_read_resp_0_bits_fromDMA),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_valid          (_spad_io_acc_read_resp_1_valid),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_0_0  (_spad_io_acc_read_resp_1_bits_data_0_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_1_0  (_spad_io_acc_read_resp_1_bits_data_1_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_2_0  (_spad_io_acc_read_resp_1_bits_data_2_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_3_0  (_spad_io_acc_read_resp_1_bits_data_3_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_4_0  (_spad_io_acc_read_resp_1_bits_data_4_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_5_0  (_spad_io_acc_read_resp_1_bits_data_5_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_6_0  (_spad_io_acc_read_resp_1_bits_data_6_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_7_0  (_spad_io_acc_read_resp_1_bits_data_7_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_8_0  (_spad_io_acc_read_resp_1_bits_data_8_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_9_0  (_spad_io_acc_read_resp_1_bits_data_9_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_10_0 (_spad_io_acc_read_resp_1_bits_data_10_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_11_0 (_spad_io_acc_read_resp_1_bits_data_11_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_12_0 (_spad_io_acc_read_resp_1_bits_data_12_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_13_0 (_spad_io_acc_read_resp_1_bits_data_13_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_14_0 (_spad_io_acc_read_resp_1_bits_data_14_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_data_15_0 (_spad_io_acc_read_resp_1_bits_data_15_0),	// @[Controller.scala:36:24]
    .io_acc_read_resp_1_bits_fromDMA   (_spad_io_acc_read_resp_1_bits_fromDMA),	// @[Controller.scala:36:24]
    .io_cmd_ready                      (_ex_controller_io_cmd_ready),
    .io_im2col_req_bits_addr_data      (_ex_controller_io_im2col_req_bits_addr_data),
    .io_srams_read_0_req_valid         (_ex_controller_io_srams_read_0_req_valid),
    .io_srams_read_0_req_bits_addr     (_ex_controller_io_srams_read_0_req_bits_addr),
    .io_srams_read_0_resp_ready        (_ex_controller_io_srams_read_0_resp_ready),
    .io_srams_read_1_req_valid         (_ex_controller_io_srams_read_1_req_valid),
    .io_srams_read_1_req_bits_addr     (_ex_controller_io_srams_read_1_req_bits_addr),
    .io_srams_read_1_resp_ready        (_ex_controller_io_srams_read_1_resp_ready),
    .io_srams_read_2_req_valid         (_ex_controller_io_srams_read_2_req_valid),
    .io_srams_read_2_req_bits_addr     (_ex_controller_io_srams_read_2_req_bits_addr),
    .io_srams_read_2_resp_ready        (_ex_controller_io_srams_read_2_resp_ready),
    .io_srams_read_3_req_valid         (_ex_controller_io_srams_read_3_req_valid),
    .io_srams_read_3_req_bits_addr     (_ex_controller_io_srams_read_3_req_bits_addr),
    .io_srams_read_3_resp_ready        (_ex_controller_io_srams_read_3_resp_ready),
    .io_srams_write_0_en               (_ex_controller_io_srams_write_0_en),
    .io_srams_write_0_addr             (_ex_controller_io_srams_write_0_addr),
    .io_srams_write_0_mask_0           (_ex_controller_io_srams_write_0_mask_0),
    .io_srams_write_0_mask_1           (_ex_controller_io_srams_write_0_mask_1),
    .io_srams_write_0_mask_2           (_ex_controller_io_srams_write_0_mask_2),
    .io_srams_write_0_mask_3           (_ex_controller_io_srams_write_0_mask_3),
    .io_srams_write_0_mask_4           (_ex_controller_io_srams_write_0_mask_4),
    .io_srams_write_0_mask_5           (_ex_controller_io_srams_write_0_mask_5),
    .io_srams_write_0_mask_6           (_ex_controller_io_srams_write_0_mask_6),
    .io_srams_write_0_mask_7           (_ex_controller_io_srams_write_0_mask_7),
    .io_srams_write_0_mask_8           (_ex_controller_io_srams_write_0_mask_8),
    .io_srams_write_0_mask_9           (_ex_controller_io_srams_write_0_mask_9),
    .io_srams_write_0_mask_10          (_ex_controller_io_srams_write_0_mask_10),
    .io_srams_write_0_mask_11          (_ex_controller_io_srams_write_0_mask_11),
    .io_srams_write_0_mask_12          (_ex_controller_io_srams_write_0_mask_12),
    .io_srams_write_0_mask_13          (_ex_controller_io_srams_write_0_mask_13),
    .io_srams_write_0_mask_14          (_ex_controller_io_srams_write_0_mask_14),
    .io_srams_write_0_mask_15          (_ex_controller_io_srams_write_0_mask_15),
    .io_srams_write_0_data             (_ex_controller_io_srams_write_0_data),
    .io_srams_write_1_en               (_ex_controller_io_srams_write_1_en),
    .io_srams_write_1_addr             (_ex_controller_io_srams_write_1_addr),
    .io_srams_write_1_mask_0           (_ex_controller_io_srams_write_1_mask_0),
    .io_srams_write_1_mask_1           (_ex_controller_io_srams_write_1_mask_1),
    .io_srams_write_1_mask_2           (_ex_controller_io_srams_write_1_mask_2),
    .io_srams_write_1_mask_3           (_ex_controller_io_srams_write_1_mask_3),
    .io_srams_write_1_mask_4           (_ex_controller_io_srams_write_1_mask_4),
    .io_srams_write_1_mask_5           (_ex_controller_io_srams_write_1_mask_5),
    .io_srams_write_1_mask_6           (_ex_controller_io_srams_write_1_mask_6),
    .io_srams_write_1_mask_7           (_ex_controller_io_srams_write_1_mask_7),
    .io_srams_write_1_mask_8           (_ex_controller_io_srams_write_1_mask_8),
    .io_srams_write_1_mask_9           (_ex_controller_io_srams_write_1_mask_9),
    .io_srams_write_1_mask_10          (_ex_controller_io_srams_write_1_mask_10),
    .io_srams_write_1_mask_11          (_ex_controller_io_srams_write_1_mask_11),
    .io_srams_write_1_mask_12          (_ex_controller_io_srams_write_1_mask_12),
    .io_srams_write_1_mask_13          (_ex_controller_io_srams_write_1_mask_13),
    .io_srams_write_1_mask_14          (_ex_controller_io_srams_write_1_mask_14),
    .io_srams_write_1_mask_15          (_ex_controller_io_srams_write_1_mask_15),
    .io_srams_write_1_data             (_ex_controller_io_srams_write_1_data),
    .io_srams_write_2_en               (_ex_controller_io_srams_write_2_en),
    .io_srams_write_2_addr             (_ex_controller_io_srams_write_2_addr),
    .io_srams_write_2_mask_0           (_ex_controller_io_srams_write_2_mask_0),
    .io_srams_write_2_mask_1           (_ex_controller_io_srams_write_2_mask_1),
    .io_srams_write_2_mask_2           (_ex_controller_io_srams_write_2_mask_2),
    .io_srams_write_2_mask_3           (_ex_controller_io_srams_write_2_mask_3),
    .io_srams_write_2_mask_4           (_ex_controller_io_srams_write_2_mask_4),
    .io_srams_write_2_mask_5           (_ex_controller_io_srams_write_2_mask_5),
    .io_srams_write_2_mask_6           (_ex_controller_io_srams_write_2_mask_6),
    .io_srams_write_2_mask_7           (_ex_controller_io_srams_write_2_mask_7),
    .io_srams_write_2_mask_8           (_ex_controller_io_srams_write_2_mask_8),
    .io_srams_write_2_mask_9           (_ex_controller_io_srams_write_2_mask_9),
    .io_srams_write_2_mask_10          (_ex_controller_io_srams_write_2_mask_10),
    .io_srams_write_2_mask_11          (_ex_controller_io_srams_write_2_mask_11),
    .io_srams_write_2_mask_12          (_ex_controller_io_srams_write_2_mask_12),
    .io_srams_write_2_mask_13          (_ex_controller_io_srams_write_2_mask_13),
    .io_srams_write_2_mask_14          (_ex_controller_io_srams_write_2_mask_14),
    .io_srams_write_2_mask_15          (_ex_controller_io_srams_write_2_mask_15),
    .io_srams_write_2_data             (_ex_controller_io_srams_write_2_data),
    .io_srams_write_3_en               (_ex_controller_io_srams_write_3_en),
    .io_srams_write_3_addr             (_ex_controller_io_srams_write_3_addr),
    .io_srams_write_3_mask_0           (_ex_controller_io_srams_write_3_mask_0),
    .io_srams_write_3_mask_1           (_ex_controller_io_srams_write_3_mask_1),
    .io_srams_write_3_mask_2           (_ex_controller_io_srams_write_3_mask_2),
    .io_srams_write_3_mask_3           (_ex_controller_io_srams_write_3_mask_3),
    .io_srams_write_3_mask_4           (_ex_controller_io_srams_write_3_mask_4),
    .io_srams_write_3_mask_5           (_ex_controller_io_srams_write_3_mask_5),
    .io_srams_write_3_mask_6           (_ex_controller_io_srams_write_3_mask_6),
    .io_srams_write_3_mask_7           (_ex_controller_io_srams_write_3_mask_7),
    .io_srams_write_3_mask_8           (_ex_controller_io_srams_write_3_mask_8),
    .io_srams_write_3_mask_9           (_ex_controller_io_srams_write_3_mask_9),
    .io_srams_write_3_mask_10          (_ex_controller_io_srams_write_3_mask_10),
    .io_srams_write_3_mask_11          (_ex_controller_io_srams_write_3_mask_11),
    .io_srams_write_3_mask_12          (_ex_controller_io_srams_write_3_mask_12),
    .io_srams_write_3_mask_13          (_ex_controller_io_srams_write_3_mask_13),
    .io_srams_write_3_mask_14          (_ex_controller_io_srams_write_3_mask_14),
    .io_srams_write_3_mask_15          (_ex_controller_io_srams_write_3_mask_15),
    .io_srams_write_3_data             (_ex_controller_io_srams_write_3_data),
    .io_acc_read_req_0_valid           (_ex_controller_io_acc_read_req_0_valid),
    .io_acc_read_req_0_bits_scale_bits (_ex_controller_io_acc_read_req_0_bits_scale_bits),
    .io_acc_read_req_0_bits_addr       (_ex_controller_io_acc_read_req_0_bits_addr),
    .io_acc_read_req_0_bits_act        (_ex_controller_io_acc_read_req_0_bits_act),
    .io_acc_read_req_1_valid           (_ex_controller_io_acc_read_req_1_valid),
    .io_acc_read_req_1_bits_scale_bits (_ex_controller_io_acc_read_req_1_bits_scale_bits),
    .io_acc_read_req_1_bits_addr       (_ex_controller_io_acc_read_req_1_bits_addr),
    .io_acc_read_req_1_bits_act        (_ex_controller_io_acc_read_req_1_bits_act),
    .io_acc_read_resp_0_ready          (_ex_controller_io_acc_read_resp_0_ready),
    .io_acc_read_resp_1_ready          (_ex_controller_io_acc_read_resp_1_ready),
    .io_acc_write_0_valid              (_ex_controller_io_acc_write_0_valid),
    .io_acc_write_0_bits_addr          (_ex_controller_io_acc_write_0_bits_addr),
    .io_acc_write_0_bits_data_0_0      (_ex_controller_io_acc_write_0_bits_data_0_0),
    .io_acc_write_0_bits_data_1_0      (_ex_controller_io_acc_write_0_bits_data_1_0),
    .io_acc_write_0_bits_data_2_0      (_ex_controller_io_acc_write_0_bits_data_2_0),
    .io_acc_write_0_bits_data_3_0      (_ex_controller_io_acc_write_0_bits_data_3_0),
    .io_acc_write_0_bits_data_4_0      (_ex_controller_io_acc_write_0_bits_data_4_0),
    .io_acc_write_0_bits_data_5_0      (_ex_controller_io_acc_write_0_bits_data_5_0),
    .io_acc_write_0_bits_data_6_0      (_ex_controller_io_acc_write_0_bits_data_6_0),
    .io_acc_write_0_bits_data_7_0      (_ex_controller_io_acc_write_0_bits_data_7_0),
    .io_acc_write_0_bits_data_8_0      (_ex_controller_io_acc_write_0_bits_data_8_0),
    .io_acc_write_0_bits_data_9_0      (_ex_controller_io_acc_write_0_bits_data_9_0),
    .io_acc_write_0_bits_data_10_0     (_ex_controller_io_acc_write_0_bits_data_10_0),
    .io_acc_write_0_bits_data_11_0     (_ex_controller_io_acc_write_0_bits_data_11_0),
    .io_acc_write_0_bits_data_12_0     (_ex_controller_io_acc_write_0_bits_data_12_0),
    .io_acc_write_0_bits_data_13_0     (_ex_controller_io_acc_write_0_bits_data_13_0),
    .io_acc_write_0_bits_data_14_0     (_ex_controller_io_acc_write_0_bits_data_14_0),
    .io_acc_write_0_bits_data_15_0     (_ex_controller_io_acc_write_0_bits_data_15_0),
    .io_acc_write_0_bits_acc           (_ex_controller_io_acc_write_0_bits_acc),
    .io_acc_write_0_bits_mask_0        (_ex_controller_io_acc_write_0_bits_mask_0),
    .io_acc_write_0_bits_mask_1        (_ex_controller_io_acc_write_0_bits_mask_1),
    .io_acc_write_0_bits_mask_2        (_ex_controller_io_acc_write_0_bits_mask_2),
    .io_acc_write_0_bits_mask_3        (_ex_controller_io_acc_write_0_bits_mask_3),
    .io_acc_write_0_bits_mask_4        (_ex_controller_io_acc_write_0_bits_mask_4),
    .io_acc_write_0_bits_mask_5        (_ex_controller_io_acc_write_0_bits_mask_5),
    .io_acc_write_0_bits_mask_6        (_ex_controller_io_acc_write_0_bits_mask_6),
    .io_acc_write_0_bits_mask_7        (_ex_controller_io_acc_write_0_bits_mask_7),
    .io_acc_write_0_bits_mask_8        (_ex_controller_io_acc_write_0_bits_mask_8),
    .io_acc_write_0_bits_mask_9        (_ex_controller_io_acc_write_0_bits_mask_9),
    .io_acc_write_0_bits_mask_10       (_ex_controller_io_acc_write_0_bits_mask_10),
    .io_acc_write_0_bits_mask_11       (_ex_controller_io_acc_write_0_bits_mask_11),
    .io_acc_write_0_bits_mask_12       (_ex_controller_io_acc_write_0_bits_mask_12),
    .io_acc_write_0_bits_mask_13       (_ex_controller_io_acc_write_0_bits_mask_13),
    .io_acc_write_0_bits_mask_14       (_ex_controller_io_acc_write_0_bits_mask_14),
    .io_acc_write_0_bits_mask_15       (_ex_controller_io_acc_write_0_bits_mask_15),
    .io_acc_write_0_bits_mask_16       (_ex_controller_io_acc_write_0_bits_mask_16),
    .io_acc_write_0_bits_mask_17       (_ex_controller_io_acc_write_0_bits_mask_17),
    .io_acc_write_0_bits_mask_18       (_ex_controller_io_acc_write_0_bits_mask_18),
    .io_acc_write_0_bits_mask_19       (_ex_controller_io_acc_write_0_bits_mask_19),
    .io_acc_write_0_bits_mask_20       (_ex_controller_io_acc_write_0_bits_mask_20),
    .io_acc_write_0_bits_mask_21       (_ex_controller_io_acc_write_0_bits_mask_21),
    .io_acc_write_0_bits_mask_22       (_ex_controller_io_acc_write_0_bits_mask_22),
    .io_acc_write_0_bits_mask_23       (_ex_controller_io_acc_write_0_bits_mask_23),
    .io_acc_write_0_bits_mask_24       (_ex_controller_io_acc_write_0_bits_mask_24),
    .io_acc_write_0_bits_mask_25       (_ex_controller_io_acc_write_0_bits_mask_25),
    .io_acc_write_0_bits_mask_26       (_ex_controller_io_acc_write_0_bits_mask_26),
    .io_acc_write_0_bits_mask_27       (_ex_controller_io_acc_write_0_bits_mask_27),
    .io_acc_write_0_bits_mask_28       (_ex_controller_io_acc_write_0_bits_mask_28),
    .io_acc_write_0_bits_mask_29       (_ex_controller_io_acc_write_0_bits_mask_29),
    .io_acc_write_0_bits_mask_30       (_ex_controller_io_acc_write_0_bits_mask_30),
    .io_acc_write_0_bits_mask_31       (_ex_controller_io_acc_write_0_bits_mask_31),
    .io_acc_write_0_bits_mask_32       (_ex_controller_io_acc_write_0_bits_mask_32),
    .io_acc_write_0_bits_mask_33       (_ex_controller_io_acc_write_0_bits_mask_33),
    .io_acc_write_0_bits_mask_34       (_ex_controller_io_acc_write_0_bits_mask_34),
    .io_acc_write_0_bits_mask_35       (_ex_controller_io_acc_write_0_bits_mask_35),
    .io_acc_write_0_bits_mask_36       (_ex_controller_io_acc_write_0_bits_mask_36),
    .io_acc_write_0_bits_mask_37       (_ex_controller_io_acc_write_0_bits_mask_37),
    .io_acc_write_0_bits_mask_38       (_ex_controller_io_acc_write_0_bits_mask_38),
    .io_acc_write_0_bits_mask_39       (_ex_controller_io_acc_write_0_bits_mask_39),
    .io_acc_write_0_bits_mask_40       (_ex_controller_io_acc_write_0_bits_mask_40),
    .io_acc_write_0_bits_mask_41       (_ex_controller_io_acc_write_0_bits_mask_41),
    .io_acc_write_0_bits_mask_42       (_ex_controller_io_acc_write_0_bits_mask_42),
    .io_acc_write_0_bits_mask_43       (_ex_controller_io_acc_write_0_bits_mask_43),
    .io_acc_write_0_bits_mask_44       (_ex_controller_io_acc_write_0_bits_mask_44),
    .io_acc_write_0_bits_mask_45       (_ex_controller_io_acc_write_0_bits_mask_45),
    .io_acc_write_0_bits_mask_46       (_ex_controller_io_acc_write_0_bits_mask_46),
    .io_acc_write_0_bits_mask_47       (_ex_controller_io_acc_write_0_bits_mask_47),
    .io_acc_write_0_bits_mask_48       (_ex_controller_io_acc_write_0_bits_mask_48),
    .io_acc_write_0_bits_mask_49       (_ex_controller_io_acc_write_0_bits_mask_49),
    .io_acc_write_0_bits_mask_50       (_ex_controller_io_acc_write_0_bits_mask_50),
    .io_acc_write_0_bits_mask_51       (_ex_controller_io_acc_write_0_bits_mask_51),
    .io_acc_write_0_bits_mask_52       (_ex_controller_io_acc_write_0_bits_mask_52),
    .io_acc_write_0_bits_mask_53       (_ex_controller_io_acc_write_0_bits_mask_53),
    .io_acc_write_0_bits_mask_54       (_ex_controller_io_acc_write_0_bits_mask_54),
    .io_acc_write_0_bits_mask_55       (_ex_controller_io_acc_write_0_bits_mask_55),
    .io_acc_write_0_bits_mask_56       (_ex_controller_io_acc_write_0_bits_mask_56),
    .io_acc_write_0_bits_mask_57       (_ex_controller_io_acc_write_0_bits_mask_57),
    .io_acc_write_0_bits_mask_58       (_ex_controller_io_acc_write_0_bits_mask_58),
    .io_acc_write_0_bits_mask_59       (_ex_controller_io_acc_write_0_bits_mask_59),
    .io_acc_write_0_bits_mask_60       (_ex_controller_io_acc_write_0_bits_mask_60),
    .io_acc_write_0_bits_mask_61       (_ex_controller_io_acc_write_0_bits_mask_61),
    .io_acc_write_0_bits_mask_62       (_ex_controller_io_acc_write_0_bits_mask_62),
    .io_acc_write_0_bits_mask_63       (_ex_controller_io_acc_write_0_bits_mask_63),
    .io_acc_write_1_valid              (_ex_controller_io_acc_write_1_valid),
    .io_acc_write_1_bits_addr          (_ex_controller_io_acc_write_1_bits_addr),
    .io_acc_write_1_bits_data_0_0      (_ex_controller_io_acc_write_1_bits_data_0_0),
    .io_acc_write_1_bits_data_1_0      (_ex_controller_io_acc_write_1_bits_data_1_0),
    .io_acc_write_1_bits_data_2_0      (_ex_controller_io_acc_write_1_bits_data_2_0),
    .io_acc_write_1_bits_data_3_0      (_ex_controller_io_acc_write_1_bits_data_3_0),
    .io_acc_write_1_bits_data_4_0      (_ex_controller_io_acc_write_1_bits_data_4_0),
    .io_acc_write_1_bits_data_5_0      (_ex_controller_io_acc_write_1_bits_data_5_0),
    .io_acc_write_1_bits_data_6_0      (_ex_controller_io_acc_write_1_bits_data_6_0),
    .io_acc_write_1_bits_data_7_0      (_ex_controller_io_acc_write_1_bits_data_7_0),
    .io_acc_write_1_bits_data_8_0      (_ex_controller_io_acc_write_1_bits_data_8_0),
    .io_acc_write_1_bits_data_9_0      (_ex_controller_io_acc_write_1_bits_data_9_0),
    .io_acc_write_1_bits_data_10_0     (_ex_controller_io_acc_write_1_bits_data_10_0),
    .io_acc_write_1_bits_data_11_0     (_ex_controller_io_acc_write_1_bits_data_11_0),
    .io_acc_write_1_bits_data_12_0     (_ex_controller_io_acc_write_1_bits_data_12_0),
    .io_acc_write_1_bits_data_13_0     (_ex_controller_io_acc_write_1_bits_data_13_0),
    .io_acc_write_1_bits_data_14_0     (_ex_controller_io_acc_write_1_bits_data_14_0),
    .io_acc_write_1_bits_data_15_0     (_ex_controller_io_acc_write_1_bits_data_15_0),
    .io_acc_write_1_bits_acc           (_ex_controller_io_acc_write_1_bits_acc),
    .io_acc_write_1_bits_mask_0        (_ex_controller_io_acc_write_1_bits_mask_0),
    .io_acc_write_1_bits_mask_1        (_ex_controller_io_acc_write_1_bits_mask_1),
    .io_acc_write_1_bits_mask_2        (_ex_controller_io_acc_write_1_bits_mask_2),
    .io_acc_write_1_bits_mask_3        (_ex_controller_io_acc_write_1_bits_mask_3),
    .io_acc_write_1_bits_mask_4        (_ex_controller_io_acc_write_1_bits_mask_4),
    .io_acc_write_1_bits_mask_5        (_ex_controller_io_acc_write_1_bits_mask_5),
    .io_acc_write_1_bits_mask_6        (_ex_controller_io_acc_write_1_bits_mask_6),
    .io_acc_write_1_bits_mask_7        (_ex_controller_io_acc_write_1_bits_mask_7),
    .io_acc_write_1_bits_mask_8        (_ex_controller_io_acc_write_1_bits_mask_8),
    .io_acc_write_1_bits_mask_9        (_ex_controller_io_acc_write_1_bits_mask_9),
    .io_acc_write_1_bits_mask_10       (_ex_controller_io_acc_write_1_bits_mask_10),
    .io_acc_write_1_bits_mask_11       (_ex_controller_io_acc_write_1_bits_mask_11),
    .io_acc_write_1_bits_mask_12       (_ex_controller_io_acc_write_1_bits_mask_12),
    .io_acc_write_1_bits_mask_13       (_ex_controller_io_acc_write_1_bits_mask_13),
    .io_acc_write_1_bits_mask_14       (_ex_controller_io_acc_write_1_bits_mask_14),
    .io_acc_write_1_bits_mask_15       (_ex_controller_io_acc_write_1_bits_mask_15),
    .io_acc_write_1_bits_mask_16       (_ex_controller_io_acc_write_1_bits_mask_16),
    .io_acc_write_1_bits_mask_17       (_ex_controller_io_acc_write_1_bits_mask_17),
    .io_acc_write_1_bits_mask_18       (_ex_controller_io_acc_write_1_bits_mask_18),
    .io_acc_write_1_bits_mask_19       (_ex_controller_io_acc_write_1_bits_mask_19),
    .io_acc_write_1_bits_mask_20       (_ex_controller_io_acc_write_1_bits_mask_20),
    .io_acc_write_1_bits_mask_21       (_ex_controller_io_acc_write_1_bits_mask_21),
    .io_acc_write_1_bits_mask_22       (_ex_controller_io_acc_write_1_bits_mask_22),
    .io_acc_write_1_bits_mask_23       (_ex_controller_io_acc_write_1_bits_mask_23),
    .io_acc_write_1_bits_mask_24       (_ex_controller_io_acc_write_1_bits_mask_24),
    .io_acc_write_1_bits_mask_25       (_ex_controller_io_acc_write_1_bits_mask_25),
    .io_acc_write_1_bits_mask_26       (_ex_controller_io_acc_write_1_bits_mask_26),
    .io_acc_write_1_bits_mask_27       (_ex_controller_io_acc_write_1_bits_mask_27),
    .io_acc_write_1_bits_mask_28       (_ex_controller_io_acc_write_1_bits_mask_28),
    .io_acc_write_1_bits_mask_29       (_ex_controller_io_acc_write_1_bits_mask_29),
    .io_acc_write_1_bits_mask_30       (_ex_controller_io_acc_write_1_bits_mask_30),
    .io_acc_write_1_bits_mask_31       (_ex_controller_io_acc_write_1_bits_mask_31),
    .io_acc_write_1_bits_mask_32       (_ex_controller_io_acc_write_1_bits_mask_32),
    .io_acc_write_1_bits_mask_33       (_ex_controller_io_acc_write_1_bits_mask_33),
    .io_acc_write_1_bits_mask_34       (_ex_controller_io_acc_write_1_bits_mask_34),
    .io_acc_write_1_bits_mask_35       (_ex_controller_io_acc_write_1_bits_mask_35),
    .io_acc_write_1_bits_mask_36       (_ex_controller_io_acc_write_1_bits_mask_36),
    .io_acc_write_1_bits_mask_37       (_ex_controller_io_acc_write_1_bits_mask_37),
    .io_acc_write_1_bits_mask_38       (_ex_controller_io_acc_write_1_bits_mask_38),
    .io_acc_write_1_bits_mask_39       (_ex_controller_io_acc_write_1_bits_mask_39),
    .io_acc_write_1_bits_mask_40       (_ex_controller_io_acc_write_1_bits_mask_40),
    .io_acc_write_1_bits_mask_41       (_ex_controller_io_acc_write_1_bits_mask_41),
    .io_acc_write_1_bits_mask_42       (_ex_controller_io_acc_write_1_bits_mask_42),
    .io_acc_write_1_bits_mask_43       (_ex_controller_io_acc_write_1_bits_mask_43),
    .io_acc_write_1_bits_mask_44       (_ex_controller_io_acc_write_1_bits_mask_44),
    .io_acc_write_1_bits_mask_45       (_ex_controller_io_acc_write_1_bits_mask_45),
    .io_acc_write_1_bits_mask_46       (_ex_controller_io_acc_write_1_bits_mask_46),
    .io_acc_write_1_bits_mask_47       (_ex_controller_io_acc_write_1_bits_mask_47),
    .io_acc_write_1_bits_mask_48       (_ex_controller_io_acc_write_1_bits_mask_48),
    .io_acc_write_1_bits_mask_49       (_ex_controller_io_acc_write_1_bits_mask_49),
    .io_acc_write_1_bits_mask_50       (_ex_controller_io_acc_write_1_bits_mask_50),
    .io_acc_write_1_bits_mask_51       (_ex_controller_io_acc_write_1_bits_mask_51),
    .io_acc_write_1_bits_mask_52       (_ex_controller_io_acc_write_1_bits_mask_52),
    .io_acc_write_1_bits_mask_53       (_ex_controller_io_acc_write_1_bits_mask_53),
    .io_acc_write_1_bits_mask_54       (_ex_controller_io_acc_write_1_bits_mask_54),
    .io_acc_write_1_bits_mask_55       (_ex_controller_io_acc_write_1_bits_mask_55),
    .io_acc_write_1_bits_mask_56       (_ex_controller_io_acc_write_1_bits_mask_56),
    .io_acc_write_1_bits_mask_57       (_ex_controller_io_acc_write_1_bits_mask_57),
    .io_acc_write_1_bits_mask_58       (_ex_controller_io_acc_write_1_bits_mask_58),
    .io_acc_write_1_bits_mask_59       (_ex_controller_io_acc_write_1_bits_mask_59),
    .io_acc_write_1_bits_mask_60       (_ex_controller_io_acc_write_1_bits_mask_60),
    .io_acc_write_1_bits_mask_61       (_ex_controller_io_acc_write_1_bits_mask_61),
    .io_acc_write_1_bits_mask_62       (_ex_controller_io_acc_write_1_bits_mask_62),
    .io_acc_write_1_bits_mask_63       (_ex_controller_io_acc_write_1_bits_mask_63),
    .io_completed_valid                (_ex_controller_io_completed_valid),
    .io_completed_bits                 (_ex_controller_io_completed_bits),
    .io_busy                           (_ex_controller_io_busy),
    .io_counter_event_signal_24        (_ex_controller_io_counter_event_signal_24),
    .io_counter_event_signal_25        (_ex_controller_io_counter_event_signal_25),
    .io_counter_event_signal_26        (_ex_controller_io_counter_event_signal_26),
    .io_counter_event_signal_27        (_ex_controller_io_counter_event_signal_27),
    .io_counter_event_signal_28        (_ex_controller_io_counter_event_signal_28),
    .io_counter_event_signal_29        (_ex_controller_io_counter_event_signal_29),
    .io_counter_event_signal_30        (_ex_controller_io_counter_event_signal_30),
    .io_counter_event_signal_31        (_ex_controller_io_counter_event_signal_31),
    .io_counter_event_signal_32        (_ex_controller_io_counter_event_signal_32),
    .io_counter_event_signal_33        (_ex_controller_io_counter_event_signal_33),
    .io_counter_event_signal_34        (_ex_controller_io_counter_event_signal_34),
    .io_counter_event_signal_35        (_ex_controller_io_counter_event_signal_35),
    .io_counter_event_signal_36        (_ex_controller_io_counter_event_signal_36),
    .io_counter_event_signal_37        (_ex_controller_io_counter_event_signal_37)
  );
  Im2Col im2col (	// @[Controller.scala:258:48]
    .clock                         (clock),
    .reset                         (reset),
    .io_req_bits_addr_data         (_ex_controller_io_im2col_req_bits_addr_data),	// @[Controller.scala:190:55]
    .io_sram_reads_0_req_bits_addr (_im2col_io_sram_reads_0_req_bits_addr),
    .io_sram_reads_1_req_bits_addr (_im2col_io_sram_reads_1_req_bits_addr),
    .io_sram_reads_2_req_bits_addr (_im2col_io_sram_reads_2_req_bits_addr),
    .io_sram_reads_3_req_bits_addr (_im2col_io_sram_reads_3_req_bits_addr)
  );
  Arbiter_4 req_arb (	// @[Controller.scala:268:25]
    .io_in_0_valid     (_ex_controller_io_srams_read_0_req_valid),	// @[Controller.scala:190:55]
    .io_in_0_bits_addr (_ex_controller_io_srams_read_0_req_bits_addr),	// @[Controller.scala:190:55]
    .io_in_1_bits_addr (_im2col_io_sram_reads_0_req_bits_addr),	// @[Controller.scala:258:48]
    .io_out_ready      (_spad_io_srams_read_0_req_ready),	// @[Controller.scala:36:24]
    .io_in_0_ready     (_req_arb_io_in_0_ready),
    .io_out_valid      (_req_arb_io_out_valid),
    .io_out_bits_addr  (_req_arb_io_out_bits_addr)
  );
  Arbiter_4 req_arb_1 (	// @[Controller.scala:268:25]
    .io_in_0_valid     (_ex_controller_io_srams_read_1_req_valid),	// @[Controller.scala:190:55]
    .io_in_0_bits_addr (_ex_controller_io_srams_read_1_req_bits_addr),	// @[Controller.scala:190:55]
    .io_in_1_bits_addr (_im2col_io_sram_reads_1_req_bits_addr),	// @[Controller.scala:258:48]
    .io_out_ready      (_spad_io_srams_read_1_req_ready),	// @[Controller.scala:36:24]
    .io_in_0_ready     (_req_arb_1_io_in_0_ready),
    .io_out_valid      (_req_arb_1_io_out_valid),
    .io_out_bits_addr  (_req_arb_1_io_out_bits_addr)
  );
  Arbiter_4 req_arb_2 (	// @[Controller.scala:268:25]
    .io_in_0_valid     (_ex_controller_io_srams_read_2_req_valid),	// @[Controller.scala:190:55]
    .io_in_0_bits_addr (_ex_controller_io_srams_read_2_req_bits_addr),	// @[Controller.scala:190:55]
    .io_in_1_bits_addr (_im2col_io_sram_reads_2_req_bits_addr),	// @[Controller.scala:258:48]
    .io_out_ready      (_spad_io_srams_read_2_req_ready),	// @[Controller.scala:36:24]
    .io_in_0_ready     (_req_arb_2_io_in_0_ready),
    .io_out_valid      (_req_arb_2_io_out_valid),
    .io_out_bits_addr  (_req_arb_2_io_out_bits_addr)
  );
  Arbiter_4 req_arb_3 (	// @[Controller.scala:268:25]
    .io_in_0_valid     (_ex_controller_io_srams_read_3_req_valid),	// @[Controller.scala:190:55]
    .io_in_0_bits_addr (_ex_controller_io_srams_read_3_req_bits_addr),	// @[Controller.scala:190:55]
    .io_in_1_bits_addr (_im2col_io_sram_reads_3_req_bits_addr),	// @[Controller.scala:258:48]
    .io_out_ready      (_spad_io_srams_read_3_req_ready),	// @[Controller.scala:36:24]
    .io_in_0_ready     (_req_arb_3_io_in_0_ready),
    .io_out_valid      (_req_arb_3_io_out_valid),
    .io_out_bits_addr  (_req_arb_3_io_out_bits_addr)
  );
  Arbiter_8 reservation_station_completed_arb (	// @[Controller.scala:312:49]
    .io_in_0_valid (_ex_controller_io_completed_valid),	// @[Controller.scala:190:55]
    .io_in_0_bits  (_ex_controller_io_completed_bits),	// @[Controller.scala:190:55]
    .io_in_1_valid (_load_controller_io_completed_valid),	// @[Controller.scala:188:57]
    .io_in_1_bits  (_load_controller_io_completed_bits),	// @[Controller.scala:188:57]
    .io_in_2_valid (_store_controller_io_completed_valid),	// @[Controller.scala:189:58]
    .io_in_2_bits  (_store_controller_io_completed_bits),	// @[Controller.scala:189:58]
    .io_in_1_ready (_reservation_station_completed_arb_io_in_1_ready),
    .io_in_2_ready (_reservation_station_completed_arb_io_in_2_ready),
    .io_out_valid  (_reservation_station_completed_arb_io_out_valid),
    .io_out_bits   (_reservation_station_completed_arb_io_out_bits)
  );
  assign io_cmd_ready = _raw_cmd_q_io_enq_ready;	// @[Controller.scala:131:25]
  assign io_busy = _io_busy_output;	// @[Controller.scala:330:178]
endmodule

