0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/vhall/Desktop/senior_design_2/senior_design_2.sim/sim_1/impl/timing/xsim/sim_sccb1_time_impl.v,1518209636,verilog,,C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/sim_sccb1.v,,cam_reg_config;clk_div;glbl;sccb_interface;top,,,,,,,,
C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/sim_sccb1.v,1518207195,verilog,,,,sim_sccb1,,,,,,,,
