Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Jan 07 15:11:16 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 316 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.206        0.000                      0                  830        0.078        0.000                      0                  830        3.000        0.000                       0                   322  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          6.206        0.000                      0                  830        0.210        0.000                      0                  830        6.642        0.000                       0                   318  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        6.208        0.000                      0                  830        0.210        0.000                      0                  830        6.642        0.000                       0                   318  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          6.206        0.000                      0                  830        0.078        0.000                      0                  830  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        6.206        0.000                      0                  830        0.078        0.000                      0                  830  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.428ns (27.179%)  route 6.506ns (72.821%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.908     8.589    rgb[2]
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.049    14.796    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.428ns (27.241%)  route 6.485ns (72.759%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.888     8.569    rgb[2]
    SLICE_X89Y146        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y146        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.428ns (27.532%)  route 6.391ns (72.468%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.794     8.475    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.049    14.796    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.428ns (27.547%)  route 6.386ns (72.453%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.789     8.470    rgb[2]
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 2.428ns (27.896%)  route 6.276ns (72.104%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.679     8.360    rgb[2]
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.203    14.684    clock_65mhz
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.049    14.795    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.428ns (27.910%)  route 6.271ns (72.090%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.674     8.355    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.428ns (28.284%)  route 6.156ns (71.716%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.559     8.240    rgb[2]
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.203    14.684    clock_65mhz
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.039    14.805    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 2.428ns (29.036%)  route 5.934ns (70.964%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.337     8.018    rgb[2]
    SLICE_X89Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.201    14.682    clock_65mhz
    SLICE_X89Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.292    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)       -0.039    14.803    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cd/f/B6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 1.516ns (21.158%)  route 5.649ns (78.841%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 14.649 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.285    -0.332    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.341     0.009 r  xvga1/hcount_reg[7]/Q
                         net (fo=165, routed)         3.498     3.506    xvga1/Q[5]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.097     3.603 r  xvga1/font_addr0_carry_i_2__5/O
                         net (fo=3, routed)           0.856     4.459    xvga1/rgb_reg[2]_56[0]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.097     4.556 r  xvga1/font_addr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.556    cd/hcount_reg[7]_0[2]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     4.823 r  cd/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.642     5.465    xvga1/hcount_reg[7]_0[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.533     5.998 r  xvga1/f_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.998    cd/CO[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.179 r  cd/f_i_2/O[2]
                         net (fo=1, routed)           0.654     6.833    cd/f/addr[8]
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.168    14.649    cd/f/clk
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/CLKARDCLK
                         clock pessimism              0.346    14.994    
                         clock uncertainty           -0.132    14.862    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.575    14.287    cd/f/B6
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cd/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 1.583ns (22.088%)  route 5.584ns (77.912%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 14.649 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.285    -0.332    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.341     0.009 r  xvga1/hcount_reg[7]/Q
                         net (fo=165, routed)         3.498     3.506    xvga1/Q[5]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.097     3.603 r  xvga1/font_addr0_carry_i_2__5/O
                         net (fo=3, routed)           0.856     4.459    xvga1/rgb_reg[2]_56[0]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.097     4.556 r  xvga1/font_addr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.556    cd/hcount_reg[7]_0[2]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     4.823 r  cd/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.642     5.465    xvga1/hcount_reg[7]_0[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.533     5.998 r  xvga1/f_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.998    cd/CO[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.087 r  cd/f_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    cd/f_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.246 r  cd/f_i_1/O[0]
                         net (fo=1, routed)           0.588     6.835    cd/f/addr[10]
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.168    14.649    cd/f/clk
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/CLKARDCLK
                         clock pessimism              0.346    14.994    
                         clock uncertainty           -0.132    14.862    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.293    cd/f/B6
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 kbd/myps2/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.844%)  route 0.186ns (53.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.569    -0.595    kbd/myps2/clk_out_65mhz
    SLICE_X10Y104        FDRE                                         r  kbd/myps2/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  kbd/myps2/shift_reg[4]/Q
                         net (fo=3, routed)           0.186    -0.245    kbd/myps2/fifo_reg_0_7_0_5/DIB1
    SLICE_X10Y103        RAMD32                                       r  kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/myps2/fifo_reg_0_7_0_5/WCLK
    SLICE_X10Y103        RAMD32                                       r  kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.455    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 db1/new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.467%)  route 0.148ns (41.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.604    -0.560    db1/clk_out_65mhz
    SLICE_X6Y99          FDRE                                         r  db1/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  db1/new_reg/Q
                         net (fo=2, routed)           0.148    -0.248    db1/new
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.045    -0.203 r  db1/clean_i_1/O
                         net (fo=1, routed)           0.000    -0.203    db1/clean_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  db1/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.875    -0.798    db1/clk_out_65mhz
    SLICE_X6Y98          FDRE                                         r  db1/clean_reg/C
                         clock pessimism              0.254    -0.544    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120    -0.424    db1/clean_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/ascii_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.414%)  route 0.144ns (43.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/clk_out_65mhz
    SLICE_X9Y102         FDRE                                         r  kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.144    -0.309    kbd/p_1_in
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  kbd/ascii_ready0/O
                         net (fo=2, routed)           0.000    -0.264    kbd/ascii_ready0_n_0
    SLICE_X9Y103         FDRE                                         r  kbd/ascii_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/clk_out_65mhz
    SLICE_X9Y103         FDRE                                         r  kbd/ascii_ready_reg/C
                         clock pessimism              0.254    -0.579    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.092    -0.487    kbd/ascii_ready_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.586%)  route 0.143ns (43.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/clk_out_65mhz
    SLICE_X9Y102         FDRE                                         r  kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.143    -0.310    kbd/myps2/p_1_in
    SLICE_X9Y103         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 r  kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    kbd/myps2_n_1
    SLICE_X9Y103         FDRE                                         r  kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/clk_out_65mhz
    SLICE_X9Y103         FDRE                                         r  kbd/lastkey_reg[7]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.091    -0.488    kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.588    -0.576    xvga1/clk_out_65mhz
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.166    -0.269    xvga1/vsync
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.042    -0.227 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1/vsync_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.856    -0.816    xvga1/clk_out_65mhz
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.240    -0.576    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.471    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 kbd/myps2/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/myps2/clk_out_65mhz
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  kbd/myps2/rptr_reg[1]/Q
                         net (fo=15, routed)          0.178    -0.276    kbd/myps2/rptr[1]
    SLICE_X11Y102        LUT5 (Prop_lut5_I2_O)        0.042    -0.234 r  kbd/myps2/rptr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    kbd/myps2/rptr[2]_i_1_n_0
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.841    -0.832    kbd/myps2/clk_out_65mhz
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.107    -0.487    kbd/myps2/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 db1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.598    -0.566    db1/clk_out_65mhz
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  db1/count_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.312    db1/count_reg[11]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  db1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    db1/count_reg[8]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.868    -0.804    db1/clk_out_65mhz
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.461    db1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 db1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.598    -0.566    db1/clk_out_65mhz
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  db1/count_reg[15]/Q
                         net (fo=2, routed)           0.114    -0.312    db1/count_reg[15]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  db1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    db1/count_reg[12]_i_1_n_4
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.868    -0.804    db1/clk_out_65mhz
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.461    db1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 kbd/myps2/ps2c_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/ps2c_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.787%)  route 0.172ns (51.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.566    -0.598    kbd/myps2/clk_out_65mhz
    SLICE_X14Y112        FDRE                                         r  kbd/myps2/ps2c_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  kbd/myps2/ps2c_sync_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.262    kbd/myps2/ps2c_sync[0]
    SLICE_X14Y108        FDRE                                         r  kbd/myps2/ps2c_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.839    -0.834    kbd/myps2/clk_out_65mhz
    SLICE_X14Y108        FDRE                                         r  kbd/myps2/ps2c_sync_reg[1]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.059    -0.521    kbd/myps2/ps2c_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.176%)  route 0.177ns (48.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.589    -0.575    xvga1/clk_out_65mhz
    SLICE_X3Y120         FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  xvga1/hcount_reg[4]/Q
                         net (fo=40, routed)          0.177    -0.257    xvga1/hcount[4]
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.045    -0.212 r  xvga1/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    xvga1/p_0_in[7]
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.859    -0.814    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.091    -0.471    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y50     face/cd_a10/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y54     face/cd_a12/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y52     face/cd_a2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y55     face/cd_a4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y42     face/cd_a7/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y44     face/cd_a9/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y46     face/cd_a5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y41     kbd/curkey_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y45     cd/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y49     face/cd_a11/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.428ns (27.179%)  route 6.506ns (72.821%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.908     8.589    rgb[2]
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.049    14.798    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.428ns (27.241%)  route 6.485ns (72.759%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.888     8.569    rgb[2]
    SLICE_X89Y146        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y146        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)       -0.039    14.808    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.428ns (27.532%)  route 6.391ns (72.468%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.794     8.475    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.049    14.798    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.428ns (27.547%)  route 6.386ns (72.453%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.789     8.470    rgb[2]
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.039    14.808    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 2.428ns (27.896%)  route 6.276ns (72.104%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.679     8.360    rgb[2]
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.203    14.684    clock_65mhz
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.049    14.797    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.428ns (27.910%)  route 6.271ns (72.090%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.674     8.355    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.130    14.847    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.808    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.428ns (28.284%)  route 6.156ns (71.716%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.559     8.240    rgb[2]
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.203    14.684    clock_65mhz
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.130    14.846    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.039    14.807    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 2.428ns (29.036%)  route 5.934ns (70.964%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.337     8.018    rgb[2]
    SLICE_X89Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.201    14.682    clock_65mhz
    SLICE_X89Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.292    14.974    
                         clock uncertainty           -0.130    14.844    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)       -0.039    14.805    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cd/f/B6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 1.516ns (21.158%)  route 5.649ns (78.841%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 14.649 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.285    -0.332    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.341     0.009 r  xvga1/hcount_reg[7]/Q
                         net (fo=165, routed)         3.498     3.506    xvga1/Q[5]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.097     3.603 r  xvga1/font_addr0_carry_i_2__5/O
                         net (fo=3, routed)           0.856     4.459    xvga1/rgb_reg[2]_56[0]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.097     4.556 r  xvga1/font_addr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.556    cd/hcount_reg[7]_0[2]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     4.823 r  cd/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.642     5.465    xvga1/hcount_reg[7]_0[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.533     5.998 r  xvga1/f_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.998    cd/CO[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.179 r  cd/f_i_2/O[2]
                         net (fo=1, routed)           0.654     6.833    cd/f/addr[8]
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.168    14.649    cd/f/clk
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/CLKARDCLK
                         clock pessimism              0.346    14.994    
                         clock uncertainty           -0.130    14.864    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.575    14.289    cd/f/B6
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cd/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 1.583ns (22.088%)  route 5.584ns (77.912%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 14.649 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.285    -0.332    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.341     0.009 r  xvga1/hcount_reg[7]/Q
                         net (fo=165, routed)         3.498     3.506    xvga1/Q[5]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.097     3.603 r  xvga1/font_addr0_carry_i_2__5/O
                         net (fo=3, routed)           0.856     4.459    xvga1/rgb_reg[2]_56[0]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.097     4.556 r  xvga1/font_addr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.556    cd/hcount_reg[7]_0[2]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     4.823 r  cd/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.642     5.465    xvga1/hcount_reg[7]_0[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.533     5.998 r  xvga1/f_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.998    cd/CO[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.087 r  cd/f_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    cd/f_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.246 r  cd/f_i_1/O[0]
                         net (fo=1, routed)           0.588     6.835    cd/f/addr[10]
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.168    14.649    cd/f/clk
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/CLKARDCLK
                         clock pessimism              0.346    14.994    
                         clock uncertainty           -0.130    14.864    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.295    cd/f/B6
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 kbd/myps2/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.844%)  route 0.186ns (53.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.569    -0.595    kbd/myps2/clk_out_65mhz
    SLICE_X10Y104        FDRE                                         r  kbd/myps2/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  kbd/myps2/shift_reg[4]/Q
                         net (fo=3, routed)           0.186    -0.245    kbd/myps2/fifo_reg_0_7_0_5/DIB1
    SLICE_X10Y103        RAMD32                                       r  kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/myps2/fifo_reg_0_7_0_5/WCLK
    SLICE_X10Y103        RAMD32                                       r  kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X10Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.455    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 db1/new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.467%)  route 0.148ns (41.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.604    -0.560    db1/clk_out_65mhz
    SLICE_X6Y99          FDRE                                         r  db1/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  db1/new_reg/Q
                         net (fo=2, routed)           0.148    -0.248    db1/new
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.045    -0.203 r  db1/clean_i_1/O
                         net (fo=1, routed)           0.000    -0.203    db1/clean_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  db1/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.875    -0.798    db1/clk_out_65mhz
    SLICE_X6Y98          FDRE                                         r  db1/clean_reg/C
                         clock pessimism              0.254    -0.544    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120    -0.424    db1/clean_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/ascii_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.414%)  route 0.144ns (43.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/clk_out_65mhz
    SLICE_X9Y102         FDRE                                         r  kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.144    -0.309    kbd/p_1_in
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  kbd/ascii_ready0/O
                         net (fo=2, routed)           0.000    -0.264    kbd/ascii_ready0_n_0
    SLICE_X9Y103         FDRE                                         r  kbd/ascii_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/clk_out_65mhz
    SLICE_X9Y103         FDRE                                         r  kbd/ascii_ready_reg/C
                         clock pessimism              0.254    -0.579    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.092    -0.487    kbd/ascii_ready_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.586%)  route 0.143ns (43.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/clk_out_65mhz
    SLICE_X9Y102         FDRE                                         r  kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.143    -0.310    kbd/myps2/p_1_in
    SLICE_X9Y103         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 r  kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    kbd/myps2_n_1
    SLICE_X9Y103         FDRE                                         r  kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/clk_out_65mhz
    SLICE_X9Y103         FDRE                                         r  kbd/lastkey_reg[7]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.091    -0.488    kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.588    -0.576    xvga1/clk_out_65mhz
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.166    -0.269    xvga1/vsync
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.042    -0.227 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1/vsync_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.856    -0.816    xvga1/clk_out_65mhz
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.240    -0.576    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.471    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 kbd/myps2/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/myps2/clk_out_65mhz
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  kbd/myps2/rptr_reg[1]/Q
                         net (fo=15, routed)          0.178    -0.276    kbd/myps2/rptr[1]
    SLICE_X11Y102        LUT5 (Prop_lut5_I2_O)        0.042    -0.234 r  kbd/myps2/rptr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    kbd/myps2/rptr[2]_i_1_n_0
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.841    -0.832    kbd/myps2/clk_out_65mhz
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.107    -0.487    kbd/myps2/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 db1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.598    -0.566    db1/clk_out_65mhz
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  db1/count_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.312    db1/count_reg[11]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  db1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    db1/count_reg[8]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.868    -0.804    db1/clk_out_65mhz
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.461    db1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 db1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.598    -0.566    db1/clk_out_65mhz
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  db1/count_reg[15]/Q
                         net (fo=2, routed)           0.114    -0.312    db1/count_reg[15]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  db1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    db1/count_reg[12]_i_1_n_4
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.868    -0.804    db1/clk_out_65mhz
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.461    db1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 kbd/myps2/ps2c_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/ps2c_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.787%)  route 0.172ns (51.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.566    -0.598    kbd/myps2/clk_out_65mhz
    SLICE_X14Y112        FDRE                                         r  kbd/myps2/ps2c_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  kbd/myps2/ps2c_sync_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.262    kbd/myps2/ps2c_sync[0]
    SLICE_X14Y108        FDRE                                         r  kbd/myps2/ps2c_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.839    -0.834    kbd/myps2/clk_out_65mhz
    SLICE_X14Y108        FDRE                                         r  kbd/myps2/ps2c_sync_reg[1]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.059    -0.521    kbd/myps2/ps2c_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.176%)  route 0.177ns (48.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.589    -0.575    xvga1/clk_out_65mhz
    SLICE_X3Y120         FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  xvga1/hcount_reg[4]/Q
                         net (fo=40, routed)          0.177    -0.257    xvga1/hcount[4]
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.045    -0.212 r  xvga1/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    xvga1/p_0_in[7]
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.859    -0.814    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.091    -0.471    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y50     face/cd_a10/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y54     face/cd_a12/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y52     face/cd_a2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y55     face/cd_a4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y42     face/cd_a7/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y44     face/cd_a9/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y46     face/cd_a5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y41     kbd/curkey_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y45     cd/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y49     face/cd_a11/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y103    kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.428ns (27.179%)  route 6.506ns (72.821%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.908     8.589    rgb[2]
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.049    14.796    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.428ns (27.241%)  route 6.485ns (72.759%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.888     8.569    rgb[2]
    SLICE_X89Y146        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y146        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.428ns (27.532%)  route 6.391ns (72.468%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.794     8.475    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.049    14.796    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.428ns (27.547%)  route 6.386ns (72.453%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.789     8.470    rgb[2]
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 2.428ns (27.896%)  route 6.276ns (72.104%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.679     8.360    rgb[2]
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.203    14.684    clock_65mhz
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.049    14.795    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.428ns (27.910%)  route 6.271ns (72.090%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.674     8.355    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.428ns (28.284%)  route 6.156ns (71.716%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.559     8.240    rgb[2]
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.203    14.684    clock_65mhz
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.039    14.805    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 2.428ns (29.036%)  route 5.934ns (70.964%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.337     8.018    rgb[2]
    SLICE_X89Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.201    14.682    clock_65mhz
    SLICE_X89Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.292    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)       -0.039    14.803    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cd/f/B6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 1.516ns (21.158%)  route 5.649ns (78.841%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 14.649 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.285    -0.332    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.341     0.009 r  xvga1/hcount_reg[7]/Q
                         net (fo=165, routed)         3.498     3.506    xvga1/Q[5]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.097     3.603 r  xvga1/font_addr0_carry_i_2__5/O
                         net (fo=3, routed)           0.856     4.459    xvga1/rgb_reg[2]_56[0]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.097     4.556 r  xvga1/font_addr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.556    cd/hcount_reg[7]_0[2]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     4.823 r  cd/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.642     5.465    xvga1/hcount_reg[7]_0[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.533     5.998 r  xvga1/f_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.998    cd/CO[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.179 r  cd/f_i_2/O[2]
                         net (fo=1, routed)           0.654     6.833    cd/f/addr[8]
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.168    14.649    cd/f/clk
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/CLKARDCLK
                         clock pessimism              0.346    14.994    
                         clock uncertainty           -0.132    14.862    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.575    14.287    cd/f/B6
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cd/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 1.583ns (22.088%)  route 5.584ns (77.912%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 14.649 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.285    -0.332    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.341     0.009 r  xvga1/hcount_reg[7]/Q
                         net (fo=165, routed)         3.498     3.506    xvga1/Q[5]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.097     3.603 r  xvga1/font_addr0_carry_i_2__5/O
                         net (fo=3, routed)           0.856     4.459    xvga1/rgb_reg[2]_56[0]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.097     4.556 r  xvga1/font_addr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.556    cd/hcount_reg[7]_0[2]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     4.823 r  cd/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.642     5.465    xvga1/hcount_reg[7]_0[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.533     5.998 r  xvga1/f_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.998    cd/CO[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.087 r  cd/f_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    cd/f_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.246 r  cd/f_i_1/O[0]
                         net (fo=1, routed)           0.588     6.835    cd/f/addr[10]
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.168    14.649    cd/f/clk
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/CLKARDCLK
                         clock pessimism              0.346    14.994    
                         clock uncertainty           -0.132    14.862    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.293    cd/f/B6
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 kbd/myps2/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.844%)  route 0.186ns (53.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.569    -0.595    kbd/myps2/clk_out_65mhz
    SLICE_X10Y104        FDRE                                         r  kbd/myps2/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  kbd/myps2/shift_reg[4]/Q
                         net (fo=3, routed)           0.186    -0.245    kbd/myps2/fifo_reg_0_7_0_5/DIB1
    SLICE_X10Y103        RAMD32                                       r  kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/myps2/fifo_reg_0_7_0_5/WCLK
    SLICE_X10Y103        RAMD32                                       r  kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X10Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.323    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 db1/new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.467%)  route 0.148ns (41.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.604    -0.560    db1/clk_out_65mhz
    SLICE_X6Y99          FDRE                                         r  db1/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  db1/new_reg/Q
                         net (fo=2, routed)           0.148    -0.248    db1/new
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.045    -0.203 r  db1/clean_i_1/O
                         net (fo=1, routed)           0.000    -0.203    db1/clean_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  db1/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.875    -0.798    db1/clk_out_65mhz
    SLICE_X6Y98          FDRE                                         r  db1/clean_reg/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.132    -0.412    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120    -0.292    db1/clean_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/ascii_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.414%)  route 0.144ns (43.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/clk_out_65mhz
    SLICE_X9Y102         FDRE                                         r  kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.144    -0.309    kbd/p_1_in
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  kbd/ascii_ready0/O
                         net (fo=2, routed)           0.000    -0.264    kbd/ascii_ready0_n_0
    SLICE_X9Y103         FDRE                                         r  kbd/ascii_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/clk_out_65mhz
    SLICE_X9Y103         FDRE                                         r  kbd/ascii_ready_reg/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.092    -0.355    kbd/ascii_ready_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.586%)  route 0.143ns (43.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/clk_out_65mhz
    SLICE_X9Y102         FDRE                                         r  kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.143    -0.310    kbd/myps2/p_1_in
    SLICE_X9Y103         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 r  kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    kbd/myps2_n_1
    SLICE_X9Y103         FDRE                                         r  kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/clk_out_65mhz
    SLICE_X9Y103         FDRE                                         r  kbd/lastkey_reg[7]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.091    -0.356    kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.588    -0.576    xvga1/clk_out_65mhz
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.166    -0.269    xvga1/vsync
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.042    -0.227 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1/vsync_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.856    -0.816    xvga1/clk_out_65mhz
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.240    -0.576    
                         clock uncertainty            0.132    -0.444    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.339    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 kbd/myps2/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/myps2/clk_out_65mhz
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  kbd/myps2/rptr_reg[1]/Q
                         net (fo=15, routed)          0.178    -0.276    kbd/myps2/rptr[1]
    SLICE_X11Y102        LUT5 (Prop_lut5_I2_O)        0.042    -0.234 r  kbd/myps2/rptr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    kbd/myps2/rptr[2]_i_1_n_0
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.841    -0.832    kbd/myps2/clk_out_65mhz
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[2]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.132    -0.462    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.107    -0.355    kbd/myps2/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 db1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.598    -0.566    db1/clk_out_65mhz
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  db1/count_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.312    db1/count_reg[11]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  db1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    db1/count_reg[8]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.868    -0.804    db1/clk_out_65mhz
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.329    db1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 db1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.598    -0.566    db1/clk_out_65mhz
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  db1/count_reg[15]/Q
                         net (fo=2, routed)           0.114    -0.312    db1/count_reg[15]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  db1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    db1/count_reg[12]_i_1_n_4
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.868    -0.804    db1/clk_out_65mhz
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.329    db1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 kbd/myps2/ps2c_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/ps2c_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.787%)  route 0.172ns (51.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.566    -0.598    kbd/myps2/clk_out_65mhz
    SLICE_X14Y112        FDRE                                         r  kbd/myps2/ps2c_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  kbd/myps2/ps2c_sync_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.262    kbd/myps2/ps2c_sync[0]
    SLICE_X14Y108        FDRE                                         r  kbd/myps2/ps2c_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.839    -0.834    kbd/myps2/clk_out_65mhz
    SLICE_X14Y108        FDRE                                         r  kbd/myps2/ps2c_sync_reg[1]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.059    -0.389    kbd/myps2/ps2c_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.176%)  route 0.177ns (48.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.589    -0.575    xvga1/clk_out_65mhz
    SLICE_X3Y120         FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  xvga1/hcount_reg[4]/Q
                         net (fo=40, routed)          0.177    -0.257    xvga1/hcount[4]
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.045    -0.212 r  xvga1/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    xvga1/p_0_in[7]
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.859    -0.814    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.091    -0.339    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.428ns (27.179%)  route 6.506ns (72.821%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.908     8.589    rgb[2]
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.049    14.796    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.428ns (27.241%)  route 6.485ns (72.759%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.888     8.569    rgb[2]
    SLICE_X89Y146        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y146        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y146        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.428ns (27.532%)  route 6.391ns (72.468%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.794     8.475    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.049    14.796    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 2.428ns (27.547%)  route 6.386ns (72.453%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.789     8.470    rgb[2]
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y145        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.435ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 2.428ns (27.896%)  route 6.276ns (72.104%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.679     8.360    rgb[2]
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.203    14.684    clock_65mhz
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.049    14.795    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  6.435    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.428ns (27.910%)  route 6.271ns (72.090%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.674     8.355    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.292    14.977    
                         clock uncertainty           -0.132    14.845    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.806    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.584ns  (logic 2.428ns (28.284%)  route 6.156ns (71.716%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.559     8.240    rgb[2]
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.203    14.684    clock_65mhz
    SLICE_X89Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.292    14.976    
                         clock uncertainty           -0.132    14.844    
    SLICE_X89Y141        FDRE (Setup_fdre_C_D)       -0.039    14.805    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 face/cd_a3/f/B6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 2.428ns (29.036%)  route 5.934ns (70.964%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.273    -0.344    face/cd_a3/f/clk
    RAMB18_X0Y43         RAMB18E1                                     r  face/cd_a3/f/B6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y43         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.846     1.502 r  face/cd_a3/f/B6/DOADO[4]
                         net (fo=2, routed)           0.741     2.243    face/cd_a3/font_byte[4]
    SLICE_X10Y111        LUT4 (Prop_lut4_I0_O)        0.097     2.340 f  face/cd_a3/rgb[2]_i_142/O
                         net (fo=1, routed)           0.783     3.123    face/cd_a3/rgb[2]_i_142_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.097     3.220 f  face/cd_a3/rgb[2]_i_110/O
                         net (fo=1, routed)           0.606     3.827    xvga1/hcount_reg[1]_1
    SLICE_X7Y118         LUT6 (Prop_lut6_I3_O)        0.097     3.924 r  xvga1/rgb[2]_i_50/O
                         net (fo=2, routed)           0.495     4.419    xvga1/rgb[2]_i_50_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I1_O)        0.097     4.516 r  xvga1/rgb[2]_i_15/O
                         net (fo=1, routed)           0.430     4.946    xvga1/rgb[2]_i_15_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I2_O)        0.097     5.043 r  xvga1/rgb[2]_i_3/O
                         net (fo=1, routed)           0.541     5.584    xvga1/rgb[2]_i_3_n_0
    SLICE_X4Y124         LUT6 (Prop_lut6_I2_O)        0.097     5.681 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           2.337     8.018    rgb[2]
    SLICE_X89Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.201    14.682    clock_65mhz
    SLICE_X89Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.292    14.974    
                         clock uncertainty           -0.132    14.842    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)       -0.039    14.803    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cd/f/B6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 1.516ns (21.158%)  route 5.649ns (78.841%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 14.649 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.285    -0.332    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.341     0.009 r  xvga1/hcount_reg[7]/Q
                         net (fo=165, routed)         3.498     3.506    xvga1/Q[5]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.097     3.603 r  xvga1/font_addr0_carry_i_2__5/O
                         net (fo=3, routed)           0.856     4.459    xvga1/rgb_reg[2]_56[0]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.097     4.556 r  xvga1/font_addr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.556    cd/hcount_reg[7]_0[2]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     4.823 r  cd/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.642     5.465    xvga1/hcount_reg[7]_0[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.533     5.998 r  xvga1/f_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.998    cd/CO[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.179 r  cd/f_i_2/O[2]
                         net (fo=1, routed)           0.654     6.833    cd/f/addr[8]
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.168    14.649    cd/f/clk
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/CLKARDCLK
                         clock pessimism              0.346    14.994    
                         clock uncertainty           -0.132    14.862    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.575    14.287    cd/f/B6
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            cd/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 1.583ns (22.088%)  route 5.584ns (77.912%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.736ns = ( 14.649 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.332ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.285    -0.332    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.341     0.009 r  xvga1/hcount_reg[7]/Q
                         net (fo=165, routed)         3.498     3.506    xvga1/Q[5]
    SLICE_X3Y108         LUT6 (Prop_lut6_I5_O)        0.097     3.603 r  xvga1/font_addr0_carry_i_2__5/O
                         net (fo=3, routed)           0.856     4.459    xvga1/rgb_reg[2]_56[0]
    SLICE_X4Y109         LUT2 (Prop_lut2_I1_O)        0.097     4.556 r  xvga1/font_addr0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.556    cd/hcount_reg[7]_0[2]
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267     4.823 r  cd/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.642     5.465    xvga1/hcount_reg[7]_0[3]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.533     5.998 r  xvga1/f_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.998    cd/CO[0]
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.087 r  cd/f_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.087    cd/f_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.246 r  cd/f_i_1/O[0]
                         net (fo=1, routed)           0.588     6.835    cd/f/addr[10]
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         1.168    14.649    cd/f/clk
    RAMB18_X0Y45         RAMB18E1                                     r  cd/f/B6/CLKARDCLK
                         clock pessimism              0.346    14.994    
                         clock uncertainty           -0.132    14.862    
    RAMB18_X0Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.293    cd/f/B6
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  7.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 kbd/myps2/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.844%)  route 0.186ns (53.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.569    -0.595    kbd/myps2/clk_out_65mhz
    SLICE_X10Y104        FDRE                                         r  kbd/myps2/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  kbd/myps2/shift_reg[4]/Q
                         net (fo=3, routed)           0.186    -0.245    kbd/myps2/fifo_reg_0_7_0_5/DIB1
    SLICE_X10Y103        RAMD32                                       r  kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/myps2/fifo_reg_0_7_0_5/WCLK
    SLICE_X10Y103        RAMD32                                       r  kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X10Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.323    kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 db1/new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.467%)  route 0.148ns (41.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.604    -0.560    db1/clk_out_65mhz
    SLICE_X6Y99          FDRE                                         r  db1/new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  db1/new_reg/Q
                         net (fo=2, routed)           0.148    -0.248    db1/new
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.045    -0.203 r  db1/clean_i_1/O
                         net (fo=1, routed)           0.000    -0.203    db1/clean_i_1_n_0
    SLICE_X6Y98          FDRE                                         r  db1/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.875    -0.798    db1/clk_out_65mhz
    SLICE_X6Y98          FDRE                                         r  db1/clean_reg/C
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.132    -0.412    
    SLICE_X6Y98          FDRE (Hold_fdre_C_D)         0.120    -0.292    db1/clean_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/ascii_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.414%)  route 0.144ns (43.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/clk_out_65mhz
    SLICE_X9Y102         FDRE                                         r  kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.144    -0.309    kbd/p_1_in
    SLICE_X9Y103         LUT3 (Prop_lut3_I2_O)        0.045    -0.264 r  kbd/ascii_ready0/O
                         net (fo=2, routed)           0.000    -0.264    kbd/ascii_ready0_n_0
    SLICE_X9Y103         FDRE                                         r  kbd/ascii_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/clk_out_65mhz
    SLICE_X9Y103         FDRE                                         r  kbd/ascii_ready_reg/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.092    -0.355    kbd/ascii_ready_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.586%)  route 0.143ns (43.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/clk_out_65mhz
    SLICE_X9Y102         FDRE                                         r  kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.143    -0.310    kbd/myps2/p_1_in
    SLICE_X9Y103         LUT3 (Prop_lut3_I0_O)        0.045    -0.265 r  kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    kbd/myps2_n_1
    SLICE_X9Y103         FDRE                                         r  kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.840    -0.833    kbd/clk_out_65mhz
    SLICE_X9Y103         FDRE                                         r  kbd/lastkey_reg[7]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.132    -0.447    
    SLICE_X9Y103         FDRE (Hold_fdre_C_D)         0.091    -0.356    kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.588    -0.576    xvga1/clk_out_65mhz
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.166    -0.269    xvga1/vsync
    SLICE_X5Y120         LUT4 (Prop_lut4_I0_O)        0.042    -0.227 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.227    xvga1/vsync_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.856    -0.816    xvga1/clk_out_65mhz
    SLICE_X5Y120         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.240    -0.576    
                         clock uncertainty            0.132    -0.444    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105    -0.339    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 kbd/myps2/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.760%)  route 0.178ns (49.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.570    -0.594    kbd/myps2/clk_out_65mhz
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  kbd/myps2/rptr_reg[1]/Q
                         net (fo=15, routed)          0.178    -0.276    kbd/myps2/rptr[1]
    SLICE_X11Y102        LUT5 (Prop_lut5_I2_O)        0.042    -0.234 r  kbd/myps2/rptr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    kbd/myps2/rptr[2]_i_1_n_0
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.841    -0.832    kbd/myps2/clk_out_65mhz
    SLICE_X11Y102        FDRE                                         r  kbd/myps2/rptr_reg[2]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.132    -0.462    
    SLICE_X11Y102        FDRE (Hold_fdre_C_D)         0.107    -0.355    kbd/myps2/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 db1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.598    -0.566    db1/clk_out_65mhz
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  db1/count_reg[11]/Q
                         net (fo=2, routed)           0.113    -0.312    db1/count_reg[11]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  db1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    db1/count_reg[8]_i_1_n_4
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.868    -0.804    db1/clk_out_65mhz
    SLICE_X7Y100         FDRE                                         r  db1/count_reg[11]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105    -0.329    db1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 db1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.249ns (68.675%)  route 0.114ns (31.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.598    -0.566    db1/clk_out_65mhz
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  db1/count_reg[15]/Q
                         net (fo=2, routed)           0.114    -0.312    db1/count_reg[15]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  db1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    db1/count_reg[12]_i_1_n_4
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.868    -0.804    db1/clk_out_65mhz
    SLICE_X7Y101         FDRE                                         r  db1/count_reg[15]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105    -0.329    db1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 kbd/myps2/ps2c_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbd/myps2/ps2c_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.787%)  route 0.172ns (51.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.566    -0.598    kbd/myps2/clk_out_65mhz
    SLICE_X14Y112        FDRE                                         r  kbd/myps2/ps2c_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  kbd/myps2/ps2c_sync_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.262    kbd/myps2/ps2c_sync[0]
    SLICE_X14Y108        FDRE                                         r  kbd/myps2/ps2c_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.839    -0.834    kbd/myps2/clk_out_65mhz
    SLICE_X14Y108        FDRE                                         r  kbd/myps2/ps2c_sync_reg[1]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.132    -0.448    
    SLICE_X14Y108        FDRE (Hold_fdre_C_D)         0.059    -0.389    kbd/myps2/ps2c_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.176%)  route 0.177ns (48.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.589    -0.575    xvga1/clk_out_65mhz
    SLICE_X3Y120         FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  xvga1/hcount_reg[4]/Q
                         net (fo=40, routed)          0.177    -0.257    xvga1/hcount[4]
    SLICE_X3Y121         LUT5 (Prop_lut5_I4_O)        0.045    -0.212 r  xvga1/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    xvga1/p_0_in[7]
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=316, routed)         0.859    -0.814    xvga1/clk_out_65mhz
    SLICE_X3Y121         FDRE                                         r  xvga1/hcount_reg[7]/C
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.091    -0.339    xvga1/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.127    





