read -sv run_verilog_mid/adder_32b_10_88_f344126bbb29eb1a8569747de7513d56.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_88_f344126bbb29eb1a8569747de7513d56_yosys.v
