<TrID ver="2.00">
	<Info>
		<FileType>Berkeley Logic Interchange Format</FileType>
		<Ext>BLIF</Ext>
		<Mime>text/plain</Mime>
		<ExtraInfo>
			<Rem></Rem>
			<RefURL>https://en.wikipedia.org/wiki/Verilog-to-Routing</RefURL>
		</ExtraInfo>
		<User>Marco Pontello</User>
		<E-Mail>marcopon@gmail.com</E-Mail>
		<Home>http://mark0.net</Home>
	</Info>
	<General>
		<FileNum>6</FileNum>
		<Date>
			<Year>2016</Year>
			<Month>6</Month>
			<Day>28</Day>
		</Date>
		<Time>
			<Hour>23</Hour>
			<Min>32</Min>
			<Sec>40</Sec>
		</Time>
		<Creator>TrIDScan/Py v2.02</Creator>
	</General>
	<FrontBlock>
		<Pattern>
			<Bytes>2E6D6F64656C20</Bytes>
			<ASCII> . m o d e l</ASCII>
			<Pos>0</Pos>
		</Pattern>
	</FrontBlock>
</TrID>