Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 415f347581a647f1a1f997d4d2decdd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 19 for port 'inputB' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:175]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:34]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:41]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:76]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:93]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:173]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:181]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:280]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 64 for port 'inputA' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:77]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 64 for port 'inputB' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:78]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 64 for port 'outputData' [D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/datapath.v:80]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
