Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  3 23:42:40 2019
| Host         : DESKTOP-L28RN3T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file image_dvi_top_control_sets_placed.rpt
| Design       : image_dvi_top
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           25 |
| No           | No                    | Yes                    |              16 |            3 |
| No           | Yes                   | No                     |             122 |           18 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------------------------------------------------------------------+------------------+----------------+
|  en_sig_BUFG   |                       | rst_IBUF                                                                     |                1 |              4 |
|  en_sig_BUFG   |                       | rgb2dvi_0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]                      |                1 |              4 |
|  en_sig_BUFG   |                       | rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              8 |
|  clk_IBUF_BUFG |                       |                                                                              |                4 |             10 |
|  en_sig_BUFG   |                       | rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                 |                1 |             16 |
|  clk_IBUF_BUFG | en_sig_BUFG           |                                                                              |                6 |             16 |
|  clk_IBUF_BUFG | vga_ctrl_0/counter_h0 | vga_ctrl_0/counter_h[9]_i_1_n_0                                              |                4 |             18 |
|  clk_IBUF_BUFG | vga_ctrl_0/counter_v0 | vga_ctrl_0/counter_v[9]_i_1_n_0                                              |                3 |             20 |
|  clk_IBUF_BUFG | vga_ctrl_0/addr_sig0  | vga_ctrl_0/addr_sig_reg[17]                                                  |                5 |             36 |
|  en_sig_BUFG   |                       | rgb2dvi_0/DataEncoders[0].DataEncoder/SR[0]                                  |                9 |             42 |
|  clk_IBUF_BUFG |                       | clk_div_0/clear                                                              |                8 |             64 |
|  en_sig_BUFG   |                       |                                                                              |               21 |             84 |
+----------------+-----------------------+------------------------------------------------------------------------------+------------------+----------------+


