library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 8;
    stages: integer := 3
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic_vector (2 downto 0);
begin
  o <= n2184_o;
  -- vhdl_source/peres.vhdl:13:17
  n2175_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2176_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2177_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2178_o <= n2176_o xor n2177_o;
  -- vhdl_source/peres.vhdl:15:17
  n2179_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2180_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2181_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2182_o <= n2180_o and n2181_o;
  -- vhdl_source/peres.vhdl:15:21
  n2183_o <= n2179_o xor n2182_o;
  n2184_o <= n2175_o & n2178_o & n2183_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_in_place_10;

architecture rtl of add_in_place_10 is
  signal s1_a : std_logic_vector (9 downto 0);
  signal s1_b : std_logic_vector (9 downto 0);
  signal s2_mid : std_logic_vector (9 downto 0);
  signal s2_a : std_logic_vector (9 downto 0);
  signal s2_b : std_logic_vector (9 downto 0);
  signal s3_mid : std_logic_vector (9 downto 0);
  signal s3_a : std_logic_vector (9 downto 0);
  signal s3_b : std_logic_vector (9 downto 0);
  signal s4_mid : std_logic_vector (9 downto 0);
  signal s4_a : std_logic_vector (9 downto 0);
  signal s4_b : std_logic_vector (9 downto 0);
  signal s5_mid : std_logic_vector (9 downto 0);
  signal s5_a : std_logic_vector (9 downto 0);
  signal s5_b : std_logic_vector (9 downto 0);
  signal s6_a : std_logic_vector (9 downto 0);
  signal s6_b : std_logic_vector (9 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1671 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1679 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1687 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1695 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1703 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1711 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1714_o : std_logic;
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1719 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1727 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1735 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1747 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1755 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1758_o : std_logic;
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1763 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1771 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1779 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1787 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1795 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1803 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic_vector (1 downto 0);
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic;
  signal n1812_o : std_logic_vector (1 downto 0);
  signal n1813_o : std_logic;
  signal n1814_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1815 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic_vector (1 downto 0);
  signal n1824_o : std_logic;
  signal n1825_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1826 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic_vector (1 downto 0);
  signal n1835_o : std_logic;
  signal n1836_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1837 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic_vector (1 downto 0);
  signal n1846_o : std_logic;
  signal n1847_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1848 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic_vector (1 downto 0);
  signal n1857_o : std_logic;
  signal n1858_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1859 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (1 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1870 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1881 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic_vector (1 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1892 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic_vector (1 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1903 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1906_o : std_logic;
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1914 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic_vector (1 downto 0);
  signal n1922_o : std_logic;
  signal n1923_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1924 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (1 downto 0);
  signal n1933_o : std_logic;
  signal n1934_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1935 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1938_o : std_logic;
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (1 downto 0);
  signal n1944_o : std_logic;
  signal n1945_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1946 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic_vector (1 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1957 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (1 downto 0);
  signal n1966_o : std_logic;
  signal n1967_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1968 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic_vector (1 downto 0);
  signal n1977_o : std_logic;
  signal n1978_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1979 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic_vector (1 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1990 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic_vector (1 downto 0);
  signal n1999_o : std_logic;
  signal n2000_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2001 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (1 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2012 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2023 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2031 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2039 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2047 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2055 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2063 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2071 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2079 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2091 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2099 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2107 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2115 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2123 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2131 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2139 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2147 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2155 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (9 downto 0);
  signal n2161_o : std_logic_vector (9 downto 0);
  signal n2162_o : std_logic_vector (9 downto 0);
  signal n2163_o : std_logic_vector (9 downto 0);
  signal n2164_o : std_logic_vector (9 downto 0);
  signal n2165_o : std_logic_vector (9 downto 0);
  signal n2166_o : std_logic_vector (9 downto 0);
  signal n2167_o : std_logic_vector (9 downto 0);
  signal n2168_o : std_logic_vector (9 downto 0);
  signal n2169_o : std_logic_vector (9 downto 0);
  signal n2170_o : std_logic_vector (9 downto 0);
  signal n2171_o : std_logic_vector (9 downto 0);
  signal n2172_o : std_logic_vector (9 downto 0);
  signal n2173_o : std_logic_vector (9 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2160_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2161_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2162_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2163_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2164_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2165_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2166_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2167_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2168_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2169_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2170_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2171_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2172_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2173_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1668_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1669_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1670_o <= n1668_o & n1669_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1671 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1670_o,
    o => gen1_n1_cnot1_j_o);
  n1674_o <= gen1_n1_cnot1_j_n1671 (1);
  n1675_o <= gen1_n1_cnot1_j_n1671 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1676_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1677_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1679 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1678_o,
    o => gen1_n2_cnot1_j_o);
  n1682_o <= gen1_n2_cnot1_j_n1679 (1);
  n1683_o <= gen1_n2_cnot1_j_n1679 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1684_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1685_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1686_o <= n1684_o & n1685_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1687 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1686_o,
    o => gen1_n3_cnot1_j_o);
  n1690_o <= gen1_n3_cnot1_j_n1687 (1);
  n1691_o <= gen1_n3_cnot1_j_n1687 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1692_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1693_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1694_o <= n1692_o & n1693_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1695 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1694_o,
    o => gen1_n4_cnot1_j_o);
  n1698_o <= gen1_n4_cnot1_j_n1695 (1);
  n1699_o <= gen1_n4_cnot1_j_n1695 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1700_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1701_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1703 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1702_o,
    o => gen1_n5_cnot1_j_o);
  n1706_o <= gen1_n5_cnot1_j_n1703 (1);
  n1707_o <= gen1_n5_cnot1_j_n1703 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1708_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1709_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1710_o <= n1708_o & n1709_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1711 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1710_o,
    o => gen1_n6_cnot1_j_o);
  n1714_o <= gen1_n6_cnot1_j_n1711 (1);
  n1715_o <= gen1_n6_cnot1_j_n1711 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1716_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1717_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1718_o <= n1716_o & n1717_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1719 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1718_o,
    o => gen1_n7_cnot1_j_o);
  n1722_o <= gen1_n7_cnot1_j_n1719 (1);
  n1723_o <= gen1_n7_cnot1_j_n1719 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1724_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1725_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1726_o <= n1724_o & n1725_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1727 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1726_o,
    o => gen1_n8_cnot1_j_o);
  n1730_o <= gen1_n8_cnot1_j_n1727 (1);
  n1731_o <= gen1_n8_cnot1_j_n1727 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1732_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1733_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1734_o <= n1732_o & n1733_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1735 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1734_o,
    o => gen1_n9_cnot1_j_o);
  n1738_o <= gen1_n9_cnot1_j_n1735 (1);
  n1739_o <= gen1_n9_cnot1_j_n1735 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1740_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1741_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1742_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1743_o <= s1_a (9);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1744_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1745_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1746_o <= n1744_o & n1745_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1747 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1746_o,
    o => gen2_n9_cnot2_j_o);
  n1750_o <= gen2_n9_cnot2_j_n1747 (1);
  n1751_o <= gen2_n9_cnot2_j_n1747 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1752_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1753_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1754_o <= n1752_o & n1753_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1755 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1754_o,
    o => gen2_n8_cnot2_j_o);
  n1758_o <= gen2_n8_cnot2_j_n1755 (1);
  n1759_o <= gen2_n8_cnot2_j_n1755 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1760_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1761_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1763 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1762_o,
    o => gen2_n7_cnot2_j_o);
  n1766_o <= gen2_n7_cnot2_j_n1763 (1);
  n1767_o <= gen2_n7_cnot2_j_n1763 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1768_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1769_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1770_o <= n1768_o & n1769_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1771 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1770_o,
    o => gen2_n6_cnot2_j_o);
  n1774_o <= gen2_n6_cnot2_j_n1771 (1);
  n1775_o <= gen2_n6_cnot2_j_n1771 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1776_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1777_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1778_o <= n1776_o & n1777_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1779 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1778_o,
    o => gen2_n5_cnot2_j_o);
  n1782_o <= gen2_n5_cnot2_j_n1779 (1);
  n1783_o <= gen2_n5_cnot2_j_n1779 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1784_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1785_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1786_o <= n1784_o & n1785_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1787 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1786_o,
    o => gen2_n4_cnot2_j_o);
  n1790_o <= gen2_n4_cnot2_j_n1787 (1);
  n1791_o <= gen2_n4_cnot2_j_n1787 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1792_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1793_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1794_o <= n1792_o & n1793_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1795 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1794_o,
    o => gen2_n3_cnot2_j_o);
  n1798_o <= gen2_n3_cnot2_j_n1795 (1);
  n1799_o <= gen2_n3_cnot2_j_n1795 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1800_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1801_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1802_o <= n1800_o & n1801_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1803 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1802_o,
    o => gen2_n2_cnot2_j_o);
  n1806_o <= gen2_n2_cnot2_j_n1803 (1);
  n1807_o <= gen2_n2_cnot2_j_n1803 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1808_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1809_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1810_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1811_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1812_o <= n1810_o & n1811_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1813_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1814_o <= n1812_o & n1813_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1815 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1814_o,
    o => gen3_n1_ccnot3_j_o);
  n1818_o <= gen3_n1_ccnot3_j_n1815 (2);
  n1819_o <= gen3_n1_ccnot3_j_n1815 (1);
  n1820_o <= gen3_n1_ccnot3_j_n1815 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1821_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1822_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1823_o <= n1821_o & n1822_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1824_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1825_o <= n1823_o & n1824_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1826 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1825_o,
    o => gen3_n2_ccnot3_j_o);
  n1829_o <= gen3_n2_ccnot3_j_n1826 (2);
  n1830_o <= gen3_n2_ccnot3_j_n1826 (1);
  n1831_o <= gen3_n2_ccnot3_j_n1826 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1832_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1833_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1834_o <= n1832_o & n1833_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1835_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1836_o <= n1834_o & n1835_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1837 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1836_o,
    o => gen3_n3_ccnot3_j_o);
  n1840_o <= gen3_n3_ccnot3_j_n1837 (2);
  n1841_o <= gen3_n3_ccnot3_j_n1837 (1);
  n1842_o <= gen3_n3_ccnot3_j_n1837 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1843_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1844_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1845_o <= n1843_o & n1844_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1846_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1847_o <= n1845_o & n1846_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1848 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1847_o,
    o => gen3_n4_ccnot3_j_o);
  n1851_o <= gen3_n4_ccnot3_j_n1848 (2);
  n1852_o <= gen3_n4_ccnot3_j_n1848 (1);
  n1853_o <= gen3_n4_ccnot3_j_n1848 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1854_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1855_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1856_o <= n1854_o & n1855_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1857_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1858_o <= n1856_o & n1857_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1859 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1858_o,
    o => gen3_n5_ccnot3_j_o);
  n1862_o <= gen3_n5_ccnot3_j_n1859 (2);
  n1863_o <= gen3_n5_ccnot3_j_n1859 (1);
  n1864_o <= gen3_n5_ccnot3_j_n1859 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1865_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1866_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1868_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1869_o <= n1867_o & n1868_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1870 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1869_o,
    o => gen3_n6_ccnot3_j_o);
  n1873_o <= gen3_n6_ccnot3_j_n1870 (2);
  n1874_o <= gen3_n6_ccnot3_j_n1870 (1);
  n1875_o <= gen3_n6_ccnot3_j_n1870 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1876_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1877_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1878_o <= n1876_o & n1877_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1879_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1880_o <= n1878_o & n1879_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1881 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1880_o,
    o => gen3_n7_ccnot3_j_o);
  n1884_o <= gen3_n7_ccnot3_j_n1881 (2);
  n1885_o <= gen3_n7_ccnot3_j_n1881 (1);
  n1886_o <= gen3_n7_ccnot3_j_n1881 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1887_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1888_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1889_o <= n1887_o & n1888_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1890_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1891_o <= n1889_o & n1890_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1892 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1891_o,
    o => gen3_n8_ccnot3_j_o);
  n1895_o <= gen3_n8_ccnot3_j_n1892 (2);
  n1896_o <= gen3_n8_ccnot3_j_n1892 (1);
  n1897_o <= gen3_n8_ccnot3_j_n1892 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1898_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1899_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1900_o <= n1898_o & n1899_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1901_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1902_o <= n1900_o & n1901_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1903 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1902_o,
    o => gen3_n9_ccnot3_j_o);
  n1906_o <= gen3_n9_ccnot3_j_n1903 (2);
  n1907_o <= gen3_n9_ccnot3_j_n1903 (1);
  n1908_o <= gen3_n9_ccnot3_j_n1903 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1909_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1910_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1911_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1912_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1913_o <= n1911_o & n1912_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1914 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1913_o,
    o => cnot_4_o);
  n1917_o <= cnot_4_n1914 (1);
  n1918_o <= cnot_4_n1914 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1919_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1920_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1921_o <= n1919_o & n1920_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1922_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1923_o <= n1921_o & n1922_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1924 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1923_o,
    o => gen4_n8_peres4_j_o);
  n1927_o <= gen4_n8_peres4_j_n1924 (2);
  n1928_o <= gen4_n8_peres4_j_n1924 (1);
  n1929_o <= gen4_n8_peres4_j_n1924 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1930_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1931_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1933_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1934_o <= n1932_o & n1933_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1935 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1934_o,
    o => gen4_n7_peres4_j_o);
  n1938_o <= gen4_n7_peres4_j_n1935 (2);
  n1939_o <= gen4_n7_peres4_j_n1935 (1);
  n1940_o <= gen4_n7_peres4_j_n1935 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1941_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1942_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1944_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1945_o <= n1943_o & n1944_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1946 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1945_o,
    o => gen4_n6_peres4_j_o);
  n1949_o <= gen4_n6_peres4_j_n1946 (2);
  n1950_o <= gen4_n6_peres4_j_n1946 (1);
  n1951_o <= gen4_n6_peres4_j_n1946 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1952_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1953_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1954_o <= n1952_o & n1953_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1955_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1956_o <= n1954_o & n1955_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1957 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1956_o,
    o => gen4_n5_peres4_j_o);
  n1960_o <= gen4_n5_peres4_j_n1957 (2);
  n1961_o <= gen4_n5_peres4_j_n1957 (1);
  n1962_o <= gen4_n5_peres4_j_n1957 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1963_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1964_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1966_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1967_o <= n1965_o & n1966_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1968 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1967_o,
    o => gen4_n4_peres4_j_o);
  n1971_o <= gen4_n4_peres4_j_n1968 (2);
  n1972_o <= gen4_n4_peres4_j_n1968 (1);
  n1973_o <= gen4_n4_peres4_j_n1968 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1974_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1975_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1976_o <= n1974_o & n1975_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1977_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1978_o <= n1976_o & n1977_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1979 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1978_o,
    o => gen4_n3_peres4_j_o);
  n1982_o <= gen4_n3_peres4_j_n1979 (2);
  n1983_o <= gen4_n3_peres4_j_n1979 (1);
  n1984_o <= gen4_n3_peres4_j_n1979 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1985_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1986_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1987_o <= n1985_o & n1986_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1988_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1989_o <= n1987_o & n1988_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1990 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1989_o,
    o => gen4_n2_peres4_j_o);
  n1993_o <= gen4_n2_peres4_j_n1990 (2);
  n1994_o <= gen4_n2_peres4_j_n1990 (1);
  n1995_o <= gen4_n2_peres4_j_n1990 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1996_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1997_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1998_o <= n1996_o & n1997_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1999_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2000_o <= n1998_o & n1999_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2001 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2000_o,
    o => gen4_n1_peres4_j_o);
  n2004_o <= gen4_n1_peres4_j_n2001 (2);
  n2005_o <= gen4_n1_peres4_j_n2001 (1);
  n2006_o <= gen4_n1_peres4_j_n2001 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2007_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2008_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2010_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2011_o <= n2009_o & n2010_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2012 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2011_o,
    o => gen4_n0_peres4_j_o);
  n2015_o <= gen4_n0_peres4_j_n2012 (2);
  n2016_o <= gen4_n0_peres4_j_n2012 (1);
  n2017_o <= gen4_n0_peres4_j_n2012 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2018_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2019_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2020_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2021_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2022_o <= n2020_o & n2021_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2023 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2022_o,
    o => gen5_n1_cnot5_j_o);
  n2026_o <= gen5_n1_cnot5_j_n2023 (1);
  n2027_o <= gen5_n1_cnot5_j_n2023 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2028_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2029_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2030_o <= n2028_o & n2029_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2031 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2030_o,
    o => gen5_n2_cnot5_j_o);
  n2034_o <= gen5_n2_cnot5_j_n2031 (1);
  n2035_o <= gen5_n2_cnot5_j_n2031 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2036_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2037_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2038_o <= n2036_o & n2037_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2039 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2038_o,
    o => gen5_n3_cnot5_j_o);
  n2042_o <= gen5_n3_cnot5_j_n2039 (1);
  n2043_o <= gen5_n3_cnot5_j_n2039 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2044_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2045_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2046_o <= n2044_o & n2045_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2047 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2046_o,
    o => gen5_n4_cnot5_j_o);
  n2050_o <= gen5_n4_cnot5_j_n2047 (1);
  n2051_o <= gen5_n4_cnot5_j_n2047 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2052_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2053_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2054_o <= n2052_o & n2053_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2055 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2054_o,
    o => gen5_n5_cnot5_j_o);
  n2058_o <= gen5_n5_cnot5_j_n2055 (1);
  n2059_o <= gen5_n5_cnot5_j_n2055 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2060_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2061_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2062_o <= n2060_o & n2061_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2063 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2062_o,
    o => gen5_n6_cnot5_j_o);
  n2066_o <= gen5_n6_cnot5_j_n2063 (1);
  n2067_o <= gen5_n6_cnot5_j_n2063 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2068_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2069_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2070_o <= n2068_o & n2069_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2071 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2070_o,
    o => gen5_n7_cnot5_j_o);
  n2074_o <= gen5_n7_cnot5_j_n2071 (1);
  n2075_o <= gen5_n7_cnot5_j_n2071 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2076_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2077_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2078_o <= n2076_o & n2077_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2079 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2078_o,
    o => gen5_n8_cnot5_j_o);
  n2082_o <= gen5_n8_cnot5_j_n2079 (1);
  n2083_o <= gen5_n8_cnot5_j_n2079 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2084_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2085_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2086_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2087_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2088_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2089_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2090_o <= n2088_o & n2089_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2091 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2090_o,
    o => gen6_n1_cnot1_j_o);
  n2094_o <= gen6_n1_cnot1_j_n2091 (1);
  n2095_o <= gen6_n1_cnot1_j_n2091 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2096_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2097_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2098_o <= n2096_o & n2097_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2099 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2098_o,
    o => gen6_n2_cnot1_j_o);
  n2102_o <= gen6_n2_cnot1_j_n2099 (1);
  n2103_o <= gen6_n2_cnot1_j_n2099 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2104_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2105_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2106_o <= n2104_o & n2105_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2107 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2106_o,
    o => gen6_n3_cnot1_j_o);
  n2110_o <= gen6_n3_cnot1_j_n2107 (1);
  n2111_o <= gen6_n3_cnot1_j_n2107 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2112_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2113_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2115 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2114_o,
    o => gen6_n4_cnot1_j_o);
  n2118_o <= gen6_n4_cnot1_j_n2115 (1);
  n2119_o <= gen6_n4_cnot1_j_n2115 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2120_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2121_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2122_o <= n2120_o & n2121_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2123 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2122_o,
    o => gen6_n5_cnot1_j_o);
  n2126_o <= gen6_n5_cnot1_j_n2123 (1);
  n2127_o <= gen6_n5_cnot1_j_n2123 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2128_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2129_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2130_o <= n2128_o & n2129_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2131 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2130_o,
    o => gen6_n6_cnot1_j_o);
  n2134_o <= gen6_n6_cnot1_j_n2131 (1);
  n2135_o <= gen6_n6_cnot1_j_n2131 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2136_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2137_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2139 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2138_o,
    o => gen6_n7_cnot1_j_o);
  n2142_o <= gen6_n7_cnot1_j_n2139 (1);
  n2143_o <= gen6_n7_cnot1_j_n2139 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2144_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2145_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2146_o <= n2144_o & n2145_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2147 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2146_o,
    o => gen6_n8_cnot1_j_o);
  n2150_o <= gen6_n8_cnot1_j_n2147 (1);
  n2151_o <= gen6_n8_cnot1_j_n2147 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2152_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2153_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2154_o <= n2152_o & n2153_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2155 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2154_o,
    o => gen6_n9_cnot1_j_o);
  n2158_o <= gen6_n9_cnot1_j_n2155 (1);
  n2159_o <= gen6_n9_cnot1_j_n2155 (0);
  n2160_o <= n1738_o & n1730_o & n1722_o & n1714_o & n1706_o & n1698_o & n1690_o & n1682_o & n1674_o & n1740_o;
  n2161_o <= n1739_o & n1731_o & n1723_o & n1715_o & n1707_o & n1699_o & n1691_o & n1683_o & n1675_o & n1741_o;
  n2162_o <= n1743_o & n1750_o & n1758_o & n1766_o & n1774_o & n1782_o & n1790_o & n1798_o & n1806_o & n1742_o;
  n2163_o <= n1751_o & n1759_o & n1767_o & n1775_o & n1783_o & n1791_o & n1799_o & n1807_o & n1808_o;
  n2164_o <= n1908_o & n1897_o & n1886_o & n1875_o & n1864_o & n1853_o & n1842_o & n1831_o & n1820_o & n1809_o;
  n2165_o <= n1909_o & n1907_o & n1896_o & n1885_o & n1874_o & n1863_o & n1852_o & n1841_o & n1830_o & n1819_o;
  n2166_o <= n1910_o & n1906_o & n1895_o & n1884_o & n1873_o & n1862_o & n1851_o & n1840_o & n1829_o & n1818_o;
  n2167_o <= n1917_o & n1927_o & n1938_o & n1949_o & n1960_o & n1971_o & n1982_o & n1993_o & n2004_o & n2015_o;
  n2168_o <= n1929_o & n1940_o & n1951_o & n1962_o & n1973_o & n1984_o & n1995_o & n2006_o & n2017_o & n2018_o;
  n2169_o <= n1918_o & n1928_o & n1939_o & n1950_o & n1961_o & n1972_o & n1983_o & n1994_o & n2005_o & n2016_o;
  n2170_o <= n2083_o & n2075_o & n2067_o & n2059_o & n2051_o & n2043_o & n2035_o & n2027_o & n2019_o;
  n2171_o <= n2085_o & n2082_o & n2074_o & n2066_o & n2058_o & n2050_o & n2042_o & n2034_o & n2026_o & n2084_o;
  n2172_o <= n2158_o & n2150_o & n2142_o & n2134_o & n2126_o & n2118_o & n2110_o & n2102_o & n2094_o & n2086_o;
  n2173_o <= n2159_o & n2151_o & n2143_o & n2135_o & n2127_o & n2119_o & n2111_o & n2103_o & n2095_o & n2087_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1659_o : std_logic_vector (1 downto 0);
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic_vector (2 downto 0);
begin
  o <= n1665_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1659_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1660_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1661_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1662_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1663_o <= n1661_o and n1662_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1664_o <= n1660_o xor n1663_o;
  n1665_o <= n1659_o & n1664_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic_vector (1 downto 0);
begin
  o <= n1657_o;
  -- vhdl_source/cnot.vhdl:24:17
  n1653_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n1654_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n1655_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n1656_o <= n1654_o xor n1655_o;
  n1657_o <= n1653_o & n1656_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_3;

architecture rtl of angleh_lookup_9_3 is
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic_vector (8 downto 0);
begin
  o <= n1651_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1641_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1642_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1643_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1644_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1645_o <= not n1644_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1646_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1647_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1648_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1649_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1650_o <= i (0);
  n1651_o <= n1641_o & n1642_o & n1643_o & n1645_o & n1646_o & n1647_o & n1648_o & n1649_o & n1650_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1616 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1624 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1632 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic_vector (2 downto 0);
  signal n1639_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n1637_o;
  o <= n1638_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1639_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1613_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1614_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1615_o <= n1613_o & n1614_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1616 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1615_o,
    o => gen1_n0_cnot0_o);
  n1619_o <= gen1_n0_cnot0_n1616 (1);
  n1620_o <= gen1_n0_cnot0_n1616 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1621_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1622_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1624 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1623_o,
    o => gen1_n1_cnot0_o);
  n1627_o <= gen1_n1_cnot0_n1624 (1);
  n1628_o <= gen1_n1_cnot0_n1624 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1629_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1630_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1631_o <= n1629_o & n1630_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1632 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1631_o,
    o => gen1_n2_cnot0_o);
  n1635_o <= gen1_n2_cnot0_n1632 (1);
  n1636_o <= gen1_n2_cnot0_n1632 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1637_o <= ctrl_prop (3);
  n1638_o <= n1636_o & n1628_o & n1620_o;
  n1639_o <= n1635_o & n1627_o & n1619_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_2 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_2;

architecture rtl of angleh_lookup_9_2 is
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic_vector (8 downto 0);
begin
  o <= n1610_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1599_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1600_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1601_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1602_o <= not n1601_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1603_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1604_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1605_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1606_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1607_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1608_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1609_o <= not n1608_o;
  n1610_o <= n1599_o & n1600_o & n1602_o & n1603_o & n1604_o & n1605_o & n1606_o & n1607_o & n1609_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1582 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1590 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1593_o : std_logic;
  signal n1594_o : std_logic;
  signal n1595_o : std_logic;
  signal n1596_o : std_logic_vector (1 downto 0);
  signal n1597_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1595_o;
  o <= n1596_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1597_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1579_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1580_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1581_o <= n1579_o & n1580_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1582 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1581_o,
    o => gen1_n0_cnot0_o);
  n1585_o <= gen1_n0_cnot0_n1582 (1);
  n1586_o <= gen1_n0_cnot0_n1582 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1587_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1588_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1589_o <= n1587_o & n1588_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1590 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1589_o,
    o => gen1_n1_cnot0_o);
  n1593_o <= gen1_n1_cnot0_n1590 (1);
  n1594_o <= gen1_n1_cnot0_n1590 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1595_o <= ctrl_prop (2);
  n1596_o <= n1594_o & n1586_o;
  n1597_o <= n1593_o & n1585_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_9_1 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity angleh_lookup_9_1;

architecture rtl of angleh_lookup_9_1 is
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic_vector (8 downto 0);
begin
  o <= n1576_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1564_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1565_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1566_o <= not n1565_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1567_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1568_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1569_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1570_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1571_o <= not n1570_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n1572_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n1573_o <= not n1572_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1574_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n1575_o <= i (0);
  n1576_o <= n1564_o & n1566_o & n1567_o & n1568_o & n1569_o & n1571_o & n1573_o & n1574_o & n1575_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1499 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic;
  signal n1506_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1507 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1515 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1523 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1526_o : std_logic;
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1531 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1539 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1547 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1555 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic_vector (7 downto 0);
  signal n1562_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n1560_o;
  o <= n1561_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1562_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1496_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1497_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1498_o <= n1496_o & n1497_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1499 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1498_o,
    o => gen1_n0_cnot0_o);
  n1502_o <= gen1_n0_cnot0_n1499 (1);
  n1503_o <= gen1_n0_cnot0_n1499 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1504_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1505_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1506_o <= n1504_o & n1505_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1507 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1506_o,
    o => gen1_n1_cnot0_o);
  n1510_o <= gen1_n1_cnot0_n1507 (1);
  n1511_o <= gen1_n1_cnot0_n1507 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1512_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1513_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1515 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1514_o,
    o => gen1_n2_cnot0_o);
  n1518_o <= gen1_n2_cnot0_n1515 (1);
  n1519_o <= gen1_n2_cnot0_n1515 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1520_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1521_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1522_o <= n1520_o & n1521_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1523 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1522_o,
    o => gen1_n3_cnot0_o);
  n1526_o <= gen1_n3_cnot0_n1523 (1);
  n1527_o <= gen1_n3_cnot0_n1523 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1528_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1529_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1531 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1530_o,
    o => gen1_n4_cnot0_o);
  n1534_o <= gen1_n4_cnot0_n1531 (1);
  n1535_o <= gen1_n4_cnot0_n1531 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1536_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1537_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1539 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1538_o,
    o => gen1_n5_cnot0_o);
  n1542_o <= gen1_n5_cnot0_n1539 (1);
  n1543_o <= gen1_n5_cnot0_n1539 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1544_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1545_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1547 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1546_o,
    o => gen1_n6_cnot0_o);
  n1550_o <= gen1_n6_cnot0_n1547 (1);
  n1551_o <= gen1_n6_cnot0_n1547 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1552_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1553_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1554_o <= n1552_o & n1553_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1555 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1554_o,
    o => gen1_n7_cnot0_o);
  n1558_o <= gen1_n7_cnot0_n1555 (1);
  n1559_o <= gen1_n7_cnot0_n1555 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1560_o <= ctrl_prop (8);
  n1561_o <= n1559_o & n1551_o & n1543_o & n1535_o & n1527_o & n1519_o & n1511_o & n1503_o;
  n1562_o <= n1558_o & n1550_o & n1542_o & n1534_o & n1526_o & n1518_o & n1510_o & n1502_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1422 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1430 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1438 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1446 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1454 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1462 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1470 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1478 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1486 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (8 downto 0);
  signal n1493_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n1491_o;
  o <= n1492_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1493_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1419_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1420_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1421_o <= n1419_o & n1420_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1422 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1421_o,
    o => gen1_n0_cnot0_o);
  n1425_o <= gen1_n0_cnot0_n1422 (1);
  n1426_o <= gen1_n0_cnot0_n1422 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1427_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1428_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1429_o <= n1427_o & n1428_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1430 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1429_o,
    o => gen1_n1_cnot0_o);
  n1433_o <= gen1_n1_cnot0_n1430 (1);
  n1434_o <= gen1_n1_cnot0_n1430 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1435_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1436_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1438 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1437_o,
    o => gen1_n2_cnot0_o);
  n1441_o <= gen1_n2_cnot0_n1438 (1);
  n1442_o <= gen1_n2_cnot0_n1438 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1443_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1444_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1445_o <= n1443_o & n1444_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1446 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1445_o,
    o => gen1_n3_cnot0_o);
  n1449_o <= gen1_n3_cnot0_n1446 (1);
  n1450_o <= gen1_n3_cnot0_n1446 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1451_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1452_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1453_o <= n1451_o & n1452_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1454 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1453_o,
    o => gen1_n4_cnot0_o);
  n1457_o <= gen1_n4_cnot0_n1454 (1);
  n1458_o <= gen1_n4_cnot0_n1454 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1459_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1460_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1461_o <= n1459_o & n1460_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1462 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1461_o,
    o => gen1_n5_cnot0_o);
  n1465_o <= gen1_n5_cnot0_n1462 (1);
  n1466_o <= gen1_n5_cnot0_n1462 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1467_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1468_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1469_o <= n1467_o & n1468_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1470 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1469_o,
    o => gen1_n6_cnot0_o);
  n1473_o <= gen1_n6_cnot0_n1470 (1);
  n1474_o <= gen1_n6_cnot0_n1470 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1475_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1476_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1477_o <= n1475_o & n1476_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1478 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1477_o,
    o => gen1_n7_cnot0_o);
  n1481_o <= gen1_n7_cnot0_n1478 (1);
  n1482_o <= gen1_n7_cnot0_n1478 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1483_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1484_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1485_o <= n1483_o & n1484_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1486 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1485_o,
    o => gen1_n8_cnot0_o);
  n1489_o <= gen1_n8_cnot0_n1486 (1);
  n1490_o <= gen1_n8_cnot0_n1486 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1491_o <= ctrl_prop (9);
  n1492_o <= n1490_o & n1482_o & n1474_o & n1466_o & n1458_o & n1450_o & n1442_o & n1434_o & n1426_o;
  n1493_o <= n1489_o & n1481_o & n1473_o & n1465_o & n1457_o & n1449_o & n1441_o & n1433_o & n1425_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n968 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n976 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n984 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n992 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1000 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1008 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1016 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1024 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1036 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1044 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1052 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1060 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic;
  signal n1067_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1068 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1076 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1084 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1087_o : std_logic;
  signal n1088_o : std_logic;
  signal n1089_o : std_logic_vector (1 downto 0);
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic_vector (1 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1096 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic_vector (1 downto 0);
  signal n1105_o : std_logic;
  signal n1106_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1107 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic_vector (1 downto 0);
  signal n1116_o : std_logic;
  signal n1117_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1118 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic_vector (1 downto 0);
  signal n1127_o : std_logic;
  signal n1128_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1129 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1132_o : std_logic;
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (1 downto 0);
  signal n1138_o : std_logic;
  signal n1139_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1140 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic_vector (1 downto 0);
  signal n1149_o : std_logic;
  signal n1150_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1151 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1154_o : std_logic;
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic_vector (1 downto 0);
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1162 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic_vector (1 downto 0);
  signal n1171_o : std_logic;
  signal n1172_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1173 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1176_o : std_logic;
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1184 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (1 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1194 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic_vector (1 downto 0);
  signal n1203_o : std_logic;
  signal n1204_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1205 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1208_o : std_logic;
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (1 downto 0);
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1216 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic_vector (1 downto 0);
  signal n1225_o : std_logic;
  signal n1226_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1227 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic_vector (1 downto 0);
  signal n1236_o : std_logic;
  signal n1237_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1238 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic_vector (1 downto 0);
  signal n1247_o : std_logic;
  signal n1248_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1249 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal n1257_o : std_logic_vector (1 downto 0);
  signal n1258_o : std_logic;
  signal n1259_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1260 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic_vector (1 downto 0);
  signal n1269_o : std_logic;
  signal n1270_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1271 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1274_o : std_logic;
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic_vector (1 downto 0);
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1282 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1290 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1298 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1306 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1314 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1317_o : std_logic;
  signal n1318_o : std_logic;
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1322 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic;
  signal n1329_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1330 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1342 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1350 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1358 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1361_o : std_logic;
  signal n1362_o : std_logic;
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1366 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1374 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1382 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1390 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic;
  signal n1396_o : std_logic;
  signal n1397_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1398 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (8 downto 0);
  signal n1404_o : std_logic_vector (8 downto 0);
  signal n1405_o : std_logic_vector (8 downto 0);
  signal n1406_o : std_logic_vector (8 downto 0);
  signal n1407_o : std_logic_vector (8 downto 0);
  signal n1408_o : std_logic_vector (8 downto 0);
  signal n1409_o : std_logic_vector (8 downto 0);
  signal n1410_o : std_logic_vector (8 downto 0);
  signal n1411_o : std_logic_vector (8 downto 0);
  signal n1412_o : std_logic_vector (8 downto 0);
  signal n1413_o : std_logic_vector (8 downto 0);
  signal n1414_o : std_logic_vector (8 downto 0);
  signal n1415_o : std_logic_vector (8 downto 0);
  signal n1416_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1403_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1404_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1405_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1406_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1407_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1408_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1409_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1410_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1411_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1412_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1413_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1414_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1415_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1416_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n965_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n966_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n967_o <= n965_o & n966_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n968 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n967_o,
    o => gen1_n1_cnot1_j_o);
  n971_o <= gen1_n1_cnot1_j_n968 (1);
  n972_o <= gen1_n1_cnot1_j_n968 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n973_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n974_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n975_o <= n973_o & n974_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n976 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n975_o,
    o => gen1_n2_cnot1_j_o);
  n979_o <= gen1_n2_cnot1_j_n976 (1);
  n980_o <= gen1_n2_cnot1_j_n976 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n981_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n982_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n983_o <= n981_o & n982_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n984 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n983_o,
    o => gen1_n3_cnot1_j_o);
  n987_o <= gen1_n3_cnot1_j_n984 (1);
  n988_o <= gen1_n3_cnot1_j_n984 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n989_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n990_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n991_o <= n989_o & n990_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n992 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n991_o,
    o => gen1_n4_cnot1_j_o);
  n995_o <= gen1_n4_cnot1_j_n992 (1);
  n996_o <= gen1_n4_cnot1_j_n992 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n997_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n998_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n999_o <= n997_o & n998_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1000 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n999_o,
    o => gen1_n5_cnot1_j_o);
  n1003_o <= gen1_n5_cnot1_j_n1000 (1);
  n1004_o <= gen1_n5_cnot1_j_n1000 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1005_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1006_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1007_o <= n1005_o & n1006_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1008 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1007_o,
    o => gen1_n6_cnot1_j_o);
  n1011_o <= gen1_n6_cnot1_j_n1008 (1);
  n1012_o <= gen1_n6_cnot1_j_n1008 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1013_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1014_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1015_o <= n1013_o & n1014_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1016 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1015_o,
    o => gen1_n7_cnot1_j_o);
  n1019_o <= gen1_n7_cnot1_j_n1016 (1);
  n1020_o <= gen1_n7_cnot1_j_n1016 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1021_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1022_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1023_o <= n1021_o & n1022_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1024 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1023_o,
    o => gen1_n8_cnot1_j_o);
  n1027_o <= gen1_n8_cnot1_j_n1024 (1);
  n1028_o <= gen1_n8_cnot1_j_n1024 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1029_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1030_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1031_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1032_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1033_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1034_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1035_o <= n1033_o & n1034_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1036 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1035_o,
    o => gen2_n8_cnot2_j_o);
  n1039_o <= gen2_n8_cnot2_j_n1036 (1);
  n1040_o <= gen2_n8_cnot2_j_n1036 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1041_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1042_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1043_o <= n1041_o & n1042_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1044 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1043_o,
    o => gen2_n7_cnot2_j_o);
  n1047_o <= gen2_n7_cnot2_j_n1044 (1);
  n1048_o <= gen2_n7_cnot2_j_n1044 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1049_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1050_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1051_o <= n1049_o & n1050_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1052 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1051_o,
    o => gen2_n6_cnot2_j_o);
  n1055_o <= gen2_n6_cnot2_j_n1052 (1);
  n1056_o <= gen2_n6_cnot2_j_n1052 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1057_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1058_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1059_o <= n1057_o & n1058_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1060 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1059_o,
    o => gen2_n5_cnot2_j_o);
  n1063_o <= gen2_n5_cnot2_j_n1060 (1);
  n1064_o <= gen2_n5_cnot2_j_n1060 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1065_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1066_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1067_o <= n1065_o & n1066_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1068 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1067_o,
    o => gen2_n4_cnot2_j_o);
  n1071_o <= gen2_n4_cnot2_j_n1068 (1);
  n1072_o <= gen2_n4_cnot2_j_n1068 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1073_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1074_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1075_o <= n1073_o & n1074_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1076 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1075_o,
    o => gen2_n3_cnot2_j_o);
  n1079_o <= gen2_n3_cnot2_j_n1076 (1);
  n1080_o <= gen2_n3_cnot2_j_n1076 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1081_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1082_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1083_o <= n1081_o & n1082_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1084 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1083_o,
    o => gen2_n2_cnot2_j_o);
  n1087_o <= gen2_n2_cnot2_j_n1084 (1);
  n1088_o <= gen2_n2_cnot2_j_n1084 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1089_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1090_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1091_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1092_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1093_o <= n1091_o & n1092_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1094_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1096 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1095_o,
    o => gen3_n1_ccnot3_j_o);
  n1099_o <= gen3_n1_ccnot3_j_n1096 (2);
  n1100_o <= gen3_n1_ccnot3_j_n1096 (1);
  n1101_o <= gen3_n1_ccnot3_j_n1096 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1102_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1103_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1104_o <= n1102_o & n1103_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1105_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1106_o <= n1104_o & n1105_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1107 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1106_o,
    o => gen3_n2_ccnot3_j_o);
  n1110_o <= gen3_n2_ccnot3_j_n1107 (2);
  n1111_o <= gen3_n2_ccnot3_j_n1107 (1);
  n1112_o <= gen3_n2_ccnot3_j_n1107 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1113_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1114_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1115_o <= n1113_o & n1114_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1116_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1117_o <= n1115_o & n1116_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1118 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1117_o,
    o => gen3_n3_ccnot3_j_o);
  n1121_o <= gen3_n3_ccnot3_j_n1118 (2);
  n1122_o <= gen3_n3_ccnot3_j_n1118 (1);
  n1123_o <= gen3_n3_ccnot3_j_n1118 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1124_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1125_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1126_o <= n1124_o & n1125_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1127_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1128_o <= n1126_o & n1127_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1129 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1128_o,
    o => gen3_n4_ccnot3_j_o);
  n1132_o <= gen3_n4_ccnot3_j_n1129 (2);
  n1133_o <= gen3_n4_ccnot3_j_n1129 (1);
  n1134_o <= gen3_n4_ccnot3_j_n1129 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1135_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1136_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1137_o <= n1135_o & n1136_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1138_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1139_o <= n1137_o & n1138_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1140 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1139_o,
    o => gen3_n5_ccnot3_j_o);
  n1143_o <= gen3_n5_ccnot3_j_n1140 (2);
  n1144_o <= gen3_n5_ccnot3_j_n1140 (1);
  n1145_o <= gen3_n5_ccnot3_j_n1140 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1146_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1147_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1148_o <= n1146_o & n1147_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1149_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1150_o <= n1148_o & n1149_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1151 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1150_o,
    o => gen3_n6_ccnot3_j_o);
  n1154_o <= gen3_n6_ccnot3_j_n1151 (2);
  n1155_o <= gen3_n6_ccnot3_j_n1151 (1);
  n1156_o <= gen3_n6_ccnot3_j_n1151 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1157_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1158_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1159_o <= n1157_o & n1158_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1160_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1161_o <= n1159_o & n1160_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1162 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1161_o,
    o => gen3_n7_ccnot3_j_o);
  n1165_o <= gen3_n7_ccnot3_j_n1162 (2);
  n1166_o <= gen3_n7_ccnot3_j_n1162 (1);
  n1167_o <= gen3_n7_ccnot3_j_n1162 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1168_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1169_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1170_o <= n1168_o & n1169_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1171_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1172_o <= n1170_o & n1171_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1173 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1172_o,
    o => gen3_n8_ccnot3_j_o);
  n1176_o <= gen3_n8_ccnot3_j_n1173 (2);
  n1177_o <= gen3_n8_ccnot3_j_n1173 (1);
  n1178_o <= gen3_n8_ccnot3_j_n1173 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1179_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1180_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1181_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1182_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1183_o <= n1181_o & n1182_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1184 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1183_o,
    o => cnot_4_o);
  n1187_o <= cnot_4_n1184 (1);
  n1188_o <= cnot_4_n1184 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1189_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1190_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1191_o <= n1189_o & n1190_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1192_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1194 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1193_o,
    o => gen4_n7_peres4_j_o);
  n1197_o <= gen4_n7_peres4_j_n1194 (2);
  n1198_o <= gen4_n7_peres4_j_n1194 (1);
  n1199_o <= gen4_n7_peres4_j_n1194 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1200_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1201_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1202_o <= n1200_o & n1201_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1203_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1204_o <= n1202_o & n1203_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1205 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1204_o,
    o => gen4_n6_peres4_j_o);
  n1208_o <= gen4_n6_peres4_j_n1205 (2);
  n1209_o <= gen4_n6_peres4_j_n1205 (1);
  n1210_o <= gen4_n6_peres4_j_n1205 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1211_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1212_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1213_o <= n1211_o & n1212_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1214_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1216 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1215_o,
    o => gen4_n5_peres4_j_o);
  n1219_o <= gen4_n5_peres4_j_n1216 (2);
  n1220_o <= gen4_n5_peres4_j_n1216 (1);
  n1221_o <= gen4_n5_peres4_j_n1216 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1222_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1223_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1224_o <= n1222_o & n1223_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1225_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1226_o <= n1224_o & n1225_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1227 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1226_o,
    o => gen4_n4_peres4_j_o);
  n1230_o <= gen4_n4_peres4_j_n1227 (2);
  n1231_o <= gen4_n4_peres4_j_n1227 (1);
  n1232_o <= gen4_n4_peres4_j_n1227 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1233_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1234_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1235_o <= n1233_o & n1234_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1236_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1237_o <= n1235_o & n1236_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1238 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1237_o,
    o => gen4_n3_peres4_j_o);
  n1241_o <= gen4_n3_peres4_j_n1238 (2);
  n1242_o <= gen4_n3_peres4_j_n1238 (1);
  n1243_o <= gen4_n3_peres4_j_n1238 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1244_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1245_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1246_o <= n1244_o & n1245_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1247_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1248_o <= n1246_o & n1247_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1249 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1248_o,
    o => gen4_n2_peres4_j_o);
  n1252_o <= gen4_n2_peres4_j_n1249 (2);
  n1253_o <= gen4_n2_peres4_j_n1249 (1);
  n1254_o <= gen4_n2_peres4_j_n1249 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1255_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1256_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1257_o <= n1255_o & n1256_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1258_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1259_o <= n1257_o & n1258_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1260 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1259_o,
    o => gen4_n1_peres4_j_o);
  n1263_o <= gen4_n1_peres4_j_n1260 (2);
  n1264_o <= gen4_n1_peres4_j_n1260 (1);
  n1265_o <= gen4_n1_peres4_j_n1260 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1266_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1267_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1268_o <= n1266_o & n1267_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1269_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1270_o <= n1268_o & n1269_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1271 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1270_o,
    o => gen4_n0_peres4_j_o);
  n1274_o <= gen4_n0_peres4_j_n1271 (2);
  n1275_o <= gen4_n0_peres4_j_n1271 (1);
  n1276_o <= gen4_n0_peres4_j_n1271 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1277_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1278_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1279_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1280_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1281_o <= n1279_o & n1280_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1282 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1281_o,
    o => gen5_n1_cnot5_j_o);
  n1285_o <= gen5_n1_cnot5_j_n1282 (1);
  n1286_o <= gen5_n1_cnot5_j_n1282 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1287_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1288_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1289_o <= n1287_o & n1288_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1290 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1289_o,
    o => gen5_n2_cnot5_j_o);
  n1293_o <= gen5_n2_cnot5_j_n1290 (1);
  n1294_o <= gen5_n2_cnot5_j_n1290 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1295_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1296_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1297_o <= n1295_o & n1296_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1298 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1297_o,
    o => gen5_n3_cnot5_j_o);
  n1301_o <= gen5_n3_cnot5_j_n1298 (1);
  n1302_o <= gen5_n3_cnot5_j_n1298 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1303_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1304_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1305_o <= n1303_o & n1304_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1306 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1305_o,
    o => gen5_n4_cnot5_j_o);
  n1309_o <= gen5_n4_cnot5_j_n1306 (1);
  n1310_o <= gen5_n4_cnot5_j_n1306 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1311_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1312_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1313_o <= n1311_o & n1312_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1314 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1313_o,
    o => gen5_n5_cnot5_j_o);
  n1317_o <= gen5_n5_cnot5_j_n1314 (1);
  n1318_o <= gen5_n5_cnot5_j_n1314 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1319_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1320_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1321_o <= n1319_o & n1320_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1322 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1321_o,
    o => gen5_n6_cnot5_j_o);
  n1325_o <= gen5_n6_cnot5_j_n1322 (1);
  n1326_o <= gen5_n6_cnot5_j_n1322 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1327_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1328_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1329_o <= n1327_o & n1328_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1330 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1329_o,
    o => gen5_n7_cnot5_j_o);
  n1333_o <= gen5_n7_cnot5_j_n1330 (1);
  n1334_o <= gen5_n7_cnot5_j_n1330 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1335_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1336_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1337_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1338_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1339_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1340_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1341_o <= n1339_o & n1340_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1342 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1341_o,
    o => gen6_n1_cnot1_j_o);
  n1345_o <= gen6_n1_cnot1_j_n1342 (1);
  n1346_o <= gen6_n1_cnot1_j_n1342 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1347_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1348_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1349_o <= n1347_o & n1348_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1350 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1349_o,
    o => gen6_n2_cnot1_j_o);
  n1353_o <= gen6_n2_cnot1_j_n1350 (1);
  n1354_o <= gen6_n2_cnot1_j_n1350 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1355_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1356_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1357_o <= n1355_o & n1356_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1358 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1357_o,
    o => gen6_n3_cnot1_j_o);
  n1361_o <= gen6_n3_cnot1_j_n1358 (1);
  n1362_o <= gen6_n3_cnot1_j_n1358 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1363_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1364_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1365_o <= n1363_o & n1364_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1366 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1365_o,
    o => gen6_n4_cnot1_j_o);
  n1369_o <= gen6_n4_cnot1_j_n1366 (1);
  n1370_o <= gen6_n4_cnot1_j_n1366 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1371_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1372_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1373_o <= n1371_o & n1372_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1374 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1373_o,
    o => gen6_n5_cnot1_j_o);
  n1377_o <= gen6_n5_cnot1_j_n1374 (1);
  n1378_o <= gen6_n5_cnot1_j_n1374 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1379_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1380_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1381_o <= n1379_o & n1380_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1382 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1381_o,
    o => gen6_n6_cnot1_j_o);
  n1385_o <= gen6_n6_cnot1_j_n1382 (1);
  n1386_o <= gen6_n6_cnot1_j_n1382 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1387_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1388_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1389_o <= n1387_o & n1388_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1390 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1389_o,
    o => gen6_n7_cnot1_j_o);
  n1393_o <= gen6_n7_cnot1_j_n1390 (1);
  n1394_o <= gen6_n7_cnot1_j_n1390 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1395_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1396_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1397_o <= n1395_o & n1396_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1398 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1397_o,
    o => gen6_n8_cnot1_j_o);
  n1401_o <= gen6_n8_cnot1_j_n1398 (1);
  n1402_o <= gen6_n8_cnot1_j_n1398 (0);
  n1403_o <= n1027_o & n1019_o & n1011_o & n1003_o & n995_o & n987_o & n979_o & n971_o & n1029_o;
  n1404_o <= n1028_o & n1020_o & n1012_o & n1004_o & n996_o & n988_o & n980_o & n972_o & n1030_o;
  n1405_o <= n1032_o & n1039_o & n1047_o & n1055_o & n1063_o & n1071_o & n1079_o & n1087_o & n1031_o;
  n1406_o <= n1040_o & n1048_o & n1056_o & n1064_o & n1072_o & n1080_o & n1088_o & n1089_o;
  n1407_o <= n1178_o & n1167_o & n1156_o & n1145_o & n1134_o & n1123_o & n1112_o & n1101_o & n1090_o;
  n1408_o <= n1179_o & n1177_o & n1166_o & n1155_o & n1144_o & n1133_o & n1122_o & n1111_o & n1100_o;
  n1409_o <= n1180_o & n1176_o & n1165_o & n1154_o & n1143_o & n1132_o & n1121_o & n1110_o & n1099_o;
  n1410_o <= n1187_o & n1197_o & n1208_o & n1219_o & n1230_o & n1241_o & n1252_o & n1263_o & n1274_o;
  n1411_o <= n1199_o & n1210_o & n1221_o & n1232_o & n1243_o & n1254_o & n1265_o & n1276_o & n1277_o;
  n1412_o <= n1188_o & n1198_o & n1209_o & n1220_o & n1231_o & n1242_o & n1253_o & n1264_o & n1275_o;
  n1413_o <= n1334_o & n1326_o & n1318_o & n1310_o & n1302_o & n1294_o & n1286_o & n1278_o;
  n1414_o <= n1336_o & n1333_o & n1325_o & n1317_o & n1309_o & n1301_o & n1293_o & n1285_o & n1335_o;
  n1415_o <= n1401_o & n1393_o & n1385_o & n1377_o & n1369_o & n1361_o & n1353_o & n1345_o & n1337_o;
  n1416_o <= n1402_o & n1394_o & n1386_o & n1378_o & n1370_o & n1362_o & n1354_o & n1346_o & n1338_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n954_o : std_logic;
  signal n955_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n956 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n961_o;
  o <= n960_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n962_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n954_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n955_o <= n954_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n956 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n955_o,
    o => gen1_n0_cnot0_o);
  n959_o <= gen1_n0_cnot0_n956 (1);
  n960_o <= gen1_n0_cnot0_n956 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n961_o <= ctrl_prop (1);
  n962_o <= n959_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n869_o : std_logic;
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n872 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n880 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n888 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n896 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n899_o : std_logic;
  signal n900_o : std_logic;
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n904 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic;
  signal n911_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n912 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n920 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n928 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n936 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n944 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n947_o : std_logic;
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic_vector (9 downto 0);
  signal n951_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n949_o;
  o <= n950_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n951_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n869_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n870_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n871_o <= n869_o & n870_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n872 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n871_o,
    o => gen1_n0_cnot0_o);
  n875_o <= gen1_n0_cnot0_n872 (1);
  n876_o <= gen1_n0_cnot0_n872 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n877_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n878_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n879_o <= n877_o & n878_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n880 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n879_o,
    o => gen1_n1_cnot0_o);
  n883_o <= gen1_n1_cnot0_n880 (1);
  n884_o <= gen1_n1_cnot0_n880 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n885_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n886_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n887_o <= n885_o & n886_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n888 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n887_o,
    o => gen1_n2_cnot0_o);
  n891_o <= gen1_n2_cnot0_n888 (1);
  n892_o <= gen1_n2_cnot0_n888 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n893_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n894_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n895_o <= n893_o & n894_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n896 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n895_o,
    o => gen1_n3_cnot0_o);
  n899_o <= gen1_n3_cnot0_n896 (1);
  n900_o <= gen1_n3_cnot0_n896 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n901_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n902_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n903_o <= n901_o & n902_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n904 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n903_o,
    o => gen1_n4_cnot0_o);
  n907_o <= gen1_n4_cnot0_n904 (1);
  n908_o <= gen1_n4_cnot0_n904 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n909_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n910_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n911_o <= n909_o & n910_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n912 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n911_o,
    o => gen1_n5_cnot0_o);
  n915_o <= gen1_n5_cnot0_n912 (1);
  n916_o <= gen1_n5_cnot0_n912 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n917_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n918_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n919_o <= n917_o & n918_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n920 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n919_o,
    o => gen1_n6_cnot0_o);
  n923_o <= gen1_n6_cnot0_n920 (1);
  -- vhdl_source/add_scratch.vhdl:22:30
  n924_o <= gen1_n6_cnot0_n920 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n925_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n926_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n927_o <= n925_o & n926_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n928 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n927_o,
    o => gen1_n7_cnot0_o);
  n931_o <= gen1_n7_cnot0_n928 (1);
  n932_o <= gen1_n7_cnot0_n928 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n933_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n934_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n935_o <= n933_o & n934_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n936 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n935_o,
    o => gen1_n8_cnot0_o);
  n939_o <= gen1_n8_cnot0_n936 (1);
  n940_o <= gen1_n8_cnot0_n936 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n941_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n942_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n943_o <= n941_o & n942_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n944 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n943_o,
    o => gen1_n9_cnot0_o);
  n947_o <= gen1_n9_cnot0_n944 (1);
  n948_o <= gen1_n9_cnot0_n944 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n949_o <= ctrl_prop (10);
  n950_o <= n948_o & n940_o & n932_o & n924_o & n916_o & n908_o & n900_o & n892_o & n884_o & n876_o;
  n951_o <= n947_o & n939_o & n931_o & n923_o & n915_o & n907_o & n899_o & n891_o & n883_o & n875_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_10 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_sub_in_place_10;

architecture rtl of add_sub_in_place_10 is
  signal b_cnot : std_logic_vector (9 downto 0);
  signal cnotr_n855 : std_logic;
  signal cnotr_n856 : std_logic_vector (9 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (9 downto 0);
  signal add_n861 : std_logic_vector (9 downto 0);
  signal add_n862 : std_logic_vector (9 downto 0);
  signal add_a_out : std_logic_vector (9 downto 0);
  signal add_s : std_logic_vector (9 downto 0);
begin
  ctrl_out <= cnotr_n855;
  a_out <= add_n861;
  s <= add_n862;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n856; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n855 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n856 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_10 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n861 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n862 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_10 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_10 is
  port (
    a : in std_logic_vector (9 downto 0);
    b : in std_logic_vector (9 downto 0);
    w : in std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (9 downto 0);
    b_out : out std_logic_vector (9 downto 0);
    s : out std_logic_vector (9 downto 0));
end entity add_scratch_10;

architecture rtl of add_scratch_10 is
  signal a_s : std_logic_vector (8 downto 0);
  signal b_s : std_logic_vector (8 downto 0);
  signal s_s : std_logic_vector (8 downto 0);
  signal c_s : std_logic_vector (8 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n430_o : std_logic;
  signal n431_o : std_logic;
  signal n432_o : std_logic_vector (1 downto 0);
  signal cnota_n433 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic_vector (1 downto 0);
  signal cnotb_n440 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic_vector (1 downto 0);
  signal n446_o : std_logic;
  signal n447_o : std_logic_vector (2 downto 0);
  signal ccnotc_n448 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic_vector (1 downto 0);
  signal n457_o : std_logic;
  signal n458_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n459 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n462_o : std_logic;
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n469 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n472_o : std_logic;
  signal n473_o : std_logic;
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic_vector (1 downto 0);
  signal n479_o : std_logic;
  signal n480_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n481 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n484_o : std_logic;
  signal n485_o : std_logic;
  signal n486_o : std_logic;
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n491 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n498_o : std_logic;
  signal n499_o : std_logic;
  signal n500_o : std_logic_vector (1 downto 0);
  signal n501_o : std_logic;
  signal n502_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n503 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n506_o : std_logic;
  signal n507_o : std_logic;
  signal n508_o : std_logic;
  signal n509_o : std_logic;
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n513 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal n518_o : std_logic;
  signal n519_o : std_logic;
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic_vector (1 downto 0);
  signal n523_o : std_logic;
  signal n524_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n525 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n528_o : std_logic;
  signal n529_o : std_logic;
  signal n530_o : std_logic;
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n535 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n538_o : std_logic;
  signal n539_o : std_logic;
  signal n540_o : std_logic;
  signal n541_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic_vector (1 downto 0);
  signal n545_o : std_logic;
  signal n546_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n547 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n550_o : std_logic;
  signal n551_o : std_logic;
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal n556_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n557 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n560_o : std_logic;
  signal n561_o : std_logic;
  signal n562_o : std_logic;
  signal n563_o : std_logic;
  signal n564_o : std_logic;
  signal n565_o : std_logic;
  signal n566_o : std_logic_vector (1 downto 0);
  signal n567_o : std_logic;
  signal n568_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n569 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n572_o : std_logic;
  signal n573_o : std_logic;
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n579 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n586_o : std_logic;
  signal n587_o : std_logic;
  signal n588_o : std_logic_vector (1 downto 0);
  signal n589_o : std_logic;
  signal n590_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n591 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n594_o : std_logic;
  signal n595_o : std_logic;
  signal n596_o : std_logic;
  signal n597_o : std_logic;
  signal n598_o : std_logic;
  signal n599_o : std_logic;
  signal n600_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n601 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic;
  signal n608_o : std_logic;
  signal n609_o : std_logic;
  signal n610_o : std_logic_vector (1 downto 0);
  signal n611_o : std_logic;
  signal n612_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n613 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n616_o : std_logic;
  signal n617_o : std_logic;
  signal n618_o : std_logic;
  signal n619_o : std_logic;
  signal n620_o : std_logic;
  signal n621_o : std_logic;
  signal n622_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n623 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n626_o : std_logic;
  signal n627_o : std_logic;
  signal n628_o : std_logic;
  signal n629_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n630_o : std_logic;
  signal n631_o : std_logic;
  signal n632_o : std_logic_vector (1 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n635 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n638_o : std_logic;
  signal n639_o : std_logic;
  signal n640_o : std_logic;
  signal n641_o : std_logic;
  signal n642_o : std_logic;
  signal n643_o : std_logic;
  signal n644_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n645 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n648_o : std_logic;
  signal n649_o : std_logic;
  signal n650_o : std_logic;
  signal n651_o : std_logic;
  signal n652_o : std_logic;
  signal n653_o : std_logic;
  signal n654_o : std_logic_vector (1 downto 0);
  signal n655_o : std_logic;
  signal n656_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n657 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n660_o : std_logic;
  signal n661_o : std_logic;
  signal n662_o : std_logic;
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n667 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n670_o : std_logic;
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic_vector (1 downto 0);
  signal n677_o : std_logic;
  signal n678_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n679 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic;
  signal n685_o : std_logic;
  signal n686_o : std_logic;
  signal n687_o : std_logic;
  signal n688_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n689 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n692_o : std_logic;
  signal n693_o : std_logic;
  signal n694_o : std_logic;
  signal n695_o : std_logic;
  signal n696_o : std_logic;
  signal n697_o : std_logic;
  signal n698_o : std_logic_vector (1 downto 0);
  signal n699_o : std_logic;
  signal n700_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n701 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal n706_o : std_logic;
  signal n707_o : std_logic;
  signal n708_o : std_logic;
  signal n709_o : std_logic;
  signal n710_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n711 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n718_o : std_logic;
  signal n719_o : std_logic;
  signal n720_o : std_logic_vector (1 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n723 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n726_o : std_logic;
  signal n727_o : std_logic;
  signal n728_o : std_logic;
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal n732_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n733 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic;
  signal n739_o : std_logic;
  signal n740_o : std_logic;
  signal n741_o : std_logic;
  signal n742_o : std_logic_vector (1 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n745 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n748_o : std_logic;
  signal n749_o : std_logic;
  signal n750_o : std_logic;
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n755 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n758_o : std_logic;
  signal n759_o : std_logic;
  signal n760_o : std_logic;
  signal n761_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic_vector (1 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n767 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n770_o : std_logic;
  signal n771_o : std_logic;
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal n776_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n777 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic;
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal n786_o : std_logic_vector (1 downto 0);
  signal n787_o : std_logic;
  signal n788_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n789 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n792_o : std_logic;
  signal n793_o : std_logic;
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n799 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic;
  signal n804_o : std_logic;
  signal n805_o : std_logic;
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal n808_o : std_logic_vector (1 downto 0);
  signal cnoteb_n809 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n812_o : std_logic;
  signal n813_o : std_logic;
  signal n814_o : std_logic;
  signal n815_o : std_logic_vector (1 downto 0);
  signal cnotea_n816 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic_vector (9 downto 0);
  signal n822_o : std_logic_vector (9 downto 0);
  signal n823_o : std_logic_vector (9 downto 0);
  signal n824_o : std_logic_vector (8 downto 0);
  signal n825_o : std_logic_vector (8 downto 0);
  signal n826_o : std_logic_vector (8 downto 0);
  signal n827_o : std_logic_vector (8 downto 0);
  signal n828_o : std_logic_vector (3 downto 0);
  signal n829_o : std_logic_vector (3 downto 0);
  signal n830_o : std_logic_vector (3 downto 0);
  signal n831_o : std_logic_vector (3 downto 0);
  signal n832_o : std_logic_vector (3 downto 0);
  signal n833_o : std_logic_vector (3 downto 0);
  signal n834_o : std_logic_vector (3 downto 0);
  signal n835_o : std_logic_vector (3 downto 0);
  signal n836_o : std_logic_vector (3 downto 0);
  signal n837_o : std_logic_vector (3 downto 0);
  signal n838_o : std_logic_vector (3 downto 0);
  signal n839_o : std_logic_vector (3 downto 0);
  signal n840_o : std_logic_vector (3 downto 0);
  signal n841_o : std_logic_vector (3 downto 0);
  signal n842_o : std_logic_vector (3 downto 0);
  signal n843_o : std_logic_vector (3 downto 0);
  signal n844_o : std_logic_vector (3 downto 0);
  signal n845_o : std_logic_vector (3 downto 0);
  signal n846_o : std_logic_vector (3 downto 0);
  signal n847_o : std_logic_vector (3 downto 0);
  signal n848_o : std_logic_vector (3 downto 0);
  signal n849_o : std_logic_vector (3 downto 0);
  signal n850_o : std_logic_vector (3 downto 0);
  signal n851_o : std_logic_vector (3 downto 0);
begin
  a_out <= n821_o;
  b_out <= n822_o;
  s <= n823_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n824_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n825_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n826_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n827_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n436_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n443_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n437_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n813_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n430_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n431_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n432_o <= n430_o & n431_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n433 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n432_o,
    o => cnota_o);
  n436_o <= cnota_n433 (1);
  n437_o <= cnota_n433 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n438_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n439_o <= n438_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n440 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n439_o,
    o => cnotb_o);
  n443_o <= cnotb_n440 (1);
  n444_o <= cnotb_n440 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n445_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n446_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n447_o <= n445_o & n446_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n448 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n447_o,
    o => ccnotc_o);
  n451_o <= ccnotc_n448 (2);
  n452_o <= ccnotc_n448 (1);
  n453_o <= ccnotc_n448 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n828_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n829_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n830_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n454_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n455_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n456_o <= n454_o & n455_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n457_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n458_o <= n456_o & n457_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n459 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n458_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n462_o <= gen1_n1_ccnot1_n459 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n463_o <= gen1_n1_ccnot1_n459 (1);
  n464_o <= gen1_n1_ccnot1_n459 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n465_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n466_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n467_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n468_o <= n466_o & n467_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n469 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n468_o,
    o => gen1_n1_cnot1_o);
  n472_o <= gen1_n1_cnot1_n469 (1);
  n473_o <= gen1_n1_cnot1_n469 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n474_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n475_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n476_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n477_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n478_o <= n476_o & n477_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n479_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n480_o <= n478_o & n479_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n481 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n480_o,
    o => gen1_n1_ccnot2_o);
  n484_o <= gen1_n1_ccnot2_n481 (2);
  n485_o <= gen1_n1_ccnot2_n481 (1);
  n486_o <= gen1_n1_ccnot2_n481 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n487_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n488_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n489_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n490_o <= n488_o & n489_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n491 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n490_o,
    o => gen1_n1_cnot2_o);
  n494_o <= gen1_n1_cnot2_n491 (1);
  n495_o <= gen1_n1_cnot2_n491 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n496_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n497_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n831_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n832_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n833_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n498_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n499_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n500_o <= n498_o & n499_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n501_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n502_o <= n500_o & n501_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n503 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n502_o,
    o => gen1_n2_ccnot1_o);
  n506_o <= gen1_n2_ccnot1_n503 (2);
  n507_o <= gen1_n2_ccnot1_n503 (1);
  n508_o <= gen1_n2_ccnot1_n503 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n509_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n510_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n511_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n512_o <= n510_o & n511_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n513 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n512_o,
    o => gen1_n2_cnot1_o);
  n516_o <= gen1_n2_cnot1_n513 (1);
  n517_o <= gen1_n2_cnot1_n513 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n518_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n519_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n520_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n521_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n522_o <= n520_o & n521_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n523_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n524_o <= n522_o & n523_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n525 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n524_o,
    o => gen1_n2_ccnot2_o);
  n528_o <= gen1_n2_ccnot2_n525 (2);
  n529_o <= gen1_n2_ccnot2_n525 (1);
  n530_o <= gen1_n2_ccnot2_n525 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n531_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n532_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n533_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n534_o <= n532_o & n533_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n535 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n534_o,
    o => gen1_n2_cnot2_o);
  n538_o <= gen1_n2_cnot2_n535 (1);
  n539_o <= gen1_n2_cnot2_n535 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n540_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n541_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n834_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n835_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n836_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n542_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n543_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n544_o <= n542_o & n543_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n545_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n546_o <= n544_o & n545_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n547 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n546_o,
    o => gen1_n3_ccnot1_o);
  n550_o <= gen1_n3_ccnot1_n547 (2);
  n551_o <= gen1_n3_ccnot1_n547 (1);
  n552_o <= gen1_n3_ccnot1_n547 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n553_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n554_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n555_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n556_o <= n554_o & n555_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n557 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n556_o,
    o => gen1_n3_cnot1_o);
  n560_o <= gen1_n3_cnot1_n557 (1);
  n561_o <= gen1_n3_cnot1_n557 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n562_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n563_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n564_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n565_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n566_o <= n564_o & n565_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n567_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n568_o <= n566_o & n567_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n569 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n568_o,
    o => gen1_n3_ccnot2_o);
  n572_o <= gen1_n3_ccnot2_n569 (2);
  n573_o <= gen1_n3_ccnot2_n569 (1);
  n574_o <= gen1_n3_ccnot2_n569 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n575_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n576_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n577_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n578_o <= n576_o & n577_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n579 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n578_o,
    o => gen1_n3_cnot2_o);
  n582_o <= gen1_n3_cnot2_n579 (1);
  n583_o <= gen1_n3_cnot2_n579 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n584_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n585_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n837_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n838_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n839_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n586_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n587_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n588_o <= n586_o & n587_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n589_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n590_o <= n588_o & n589_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n591 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n590_o,
    o => gen1_n4_ccnot1_o);
  n594_o <= gen1_n4_ccnot1_n591 (2);
  n595_o <= gen1_n4_ccnot1_n591 (1);
  n596_o <= gen1_n4_ccnot1_n591 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n597_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n598_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n599_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n600_o <= n598_o & n599_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n601 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n600_o,
    o => gen1_n4_cnot1_o);
  n604_o <= gen1_n4_cnot1_n601 (1);
  n605_o <= gen1_n4_cnot1_n601 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n606_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n607_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n608_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n609_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n610_o <= n608_o & n609_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n611_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n612_o <= n610_o & n611_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n613 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n612_o,
    o => gen1_n4_ccnot2_o);
  n616_o <= gen1_n4_ccnot2_n613 (2);
  n617_o <= gen1_n4_ccnot2_n613 (1);
  n618_o <= gen1_n4_ccnot2_n613 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n619_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n620_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n621_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n622_o <= n620_o & n621_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n623 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n622_o,
    o => gen1_n4_cnot2_o);
  n626_o <= gen1_n4_cnot2_n623 (1);
  n627_o <= gen1_n4_cnot2_n623 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n628_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n629_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n840_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n841_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n842_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n630_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n631_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n632_o <= n630_o & n631_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n633_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n634_o <= n632_o & n633_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n635 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n634_o,
    o => gen1_n5_ccnot1_o);
  n638_o <= gen1_n5_ccnot1_n635 (2);
  n639_o <= gen1_n5_ccnot1_n635 (1);
  n640_o <= gen1_n5_ccnot1_n635 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n641_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n642_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n643_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n644_o <= n642_o & n643_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n645 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n644_o,
    o => gen1_n5_cnot1_o);
  n648_o <= gen1_n5_cnot1_n645 (1);
  n649_o <= gen1_n5_cnot1_n645 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n650_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n651_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n652_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n653_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n654_o <= n652_o & n653_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n655_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n656_o <= n654_o & n655_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n657 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n656_o,
    o => gen1_n5_ccnot2_o);
  n660_o <= gen1_n5_ccnot2_n657 (2);
  n661_o <= gen1_n5_ccnot2_n657 (1);
  n662_o <= gen1_n5_ccnot2_n657 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n663_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n664_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n665_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n666_o <= n664_o & n665_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n667 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n666_o,
    o => gen1_n5_cnot2_o);
  n670_o <= gen1_n5_cnot2_n667 (1);
  n671_o <= gen1_n5_cnot2_n667 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n672_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n673_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n843_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n844_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n845_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n674_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n675_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n676_o <= n674_o & n675_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n677_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n678_o <= n676_o & n677_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n679 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n678_o,
    o => gen1_n6_ccnot1_o);
  n682_o <= gen1_n6_ccnot1_n679 (2);
  n683_o <= gen1_n6_ccnot1_n679 (1);
  n684_o <= gen1_n6_ccnot1_n679 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n685_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n686_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n687_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n688_o <= n686_o & n687_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n689 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n688_o,
    o => gen1_n6_cnot1_o);
  n692_o <= gen1_n6_cnot1_n689 (1);
  n693_o <= gen1_n6_cnot1_n689 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n694_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n695_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n696_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n697_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n698_o <= n696_o & n697_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n699_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n700_o <= n698_o & n699_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n701 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n700_o,
    o => gen1_n6_ccnot2_o);
  n704_o <= gen1_n6_ccnot2_n701 (2);
  n705_o <= gen1_n6_ccnot2_n701 (1);
  n706_o <= gen1_n6_ccnot2_n701 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n707_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n708_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n709_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n710_o <= n708_o & n709_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n711 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n710_o,
    o => gen1_n6_cnot2_o);
  n714_o <= gen1_n6_cnot2_n711 (1);
  n715_o <= gen1_n6_cnot2_n711 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n716_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n717_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n846_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n847_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n848_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n718_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n719_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n720_o <= n718_o & n719_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n721_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n722_o <= n720_o & n721_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n723 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n722_o,
    o => gen1_n7_ccnot1_o);
  n726_o <= gen1_n7_ccnot1_n723 (2);
  n727_o <= gen1_n7_ccnot1_n723 (1);
  n728_o <= gen1_n7_ccnot1_n723 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n729_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n730_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n731_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n732_o <= n730_o & n731_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n733 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n732_o,
    o => gen1_n7_cnot1_o);
  n736_o <= gen1_n7_cnot1_n733 (1);
  n737_o <= gen1_n7_cnot1_n733 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n738_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n739_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n740_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n741_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n742_o <= n740_o & n741_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n743_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n744_o <= n742_o & n743_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n745 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n744_o,
    o => gen1_n7_ccnot2_o);
  n748_o <= gen1_n7_ccnot2_n745 (2);
  n749_o <= gen1_n7_ccnot2_n745 (1);
  n750_o <= gen1_n7_ccnot2_n745 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n751_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n752_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n753_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n754_o <= n752_o & n753_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n755 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n754_o,
    o => gen1_n7_cnot2_o);
  n758_o <= gen1_n7_cnot2_n755 (1);
  n759_o <= gen1_n7_cnot2_n755 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n760_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n761_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n849_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n850_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n851_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n762_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n763_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n764_o <= n762_o & n763_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n765_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n766_o <= n764_o & n765_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n767 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n766_o,
    o => gen1_n8_ccnot1_o);
  n770_o <= gen1_n8_ccnot1_n767 (2);
  n771_o <= gen1_n8_ccnot1_n767 (1);
  n772_o <= gen1_n8_ccnot1_n767 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n773_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n774_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n775_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n776_o <= n774_o & n775_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n777 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n776_o,
    o => gen1_n8_cnot1_o);
  n780_o <= gen1_n8_cnot1_n777 (1);
  n781_o <= gen1_n8_cnot1_n777 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n782_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n783_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n784_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n785_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n786_o <= n784_o & n785_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n787_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n788_o <= n786_o & n787_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n789 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n788_o,
    o => gen1_n8_ccnot2_o);
  n792_o <= gen1_n8_ccnot2_n789 (2);
  n793_o <= gen1_n8_ccnot2_n789 (1);
  n794_o <= gen1_n8_ccnot2_n789 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n795_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n796_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n797_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n798_o <= n796_o & n797_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n799 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n798_o,
    o => gen1_n8_cnot2_o);
  n802_o <= gen1_n8_cnot2_n799 (1);
  n803_o <= gen1_n8_cnot2_n799 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n804_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n805_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n806_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:101:49
  n807_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:101:44
  n808_o <= n806_o & n807_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n809 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n808_o,
    o => cnoteb_o);
  n812_o <= cnoteb_n809 (1);
  n813_o <= cnoteb_n809 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n814_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:105:44
  n815_o <= n814_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n816 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n815_o,
    o => cnotea_o);
  n819_o <= cnotea_n816 (1);
  n820_o <= cnotea_n816 (0);
  n821_o <= n819_o & a_s;
  n822_o <= n812_o & b_s;
  n823_o <= n820_o & s_s;
  n824_o <= n802_o & n758_o & n714_o & n670_o & n626_o & n582_o & n538_o & n494_o & n451_o;
  n825_o <= n804_o & n760_o & n716_o & n672_o & n628_o & n584_o & n540_o & n496_o & n452_o;
  n826_o <= n803_o & n759_o & n715_o & n671_o & n627_o & n583_o & n539_o & n495_o & n444_o;
  n827_o <= n805_o & n761_o & n717_o & n673_o & n629_o & n585_o & n541_o & n497_o & n453_o;
  n828_o <= n464_o & n463_o & n462_o & n465_o;
  n829_o <= n475_o & n473_o & n472_o & n474_o;
  n830_o <= n486_o & n485_o & n487_o & n484_o;
  n831_o <= n508_o & n507_o & n506_o & n509_o;
  n832_o <= n519_o & n517_o & n516_o & n518_o;
  n833_o <= n530_o & n529_o & n531_o & n528_o;
  n834_o <= n552_o & n551_o & n550_o & n553_o;
  n835_o <= n563_o & n561_o & n560_o & n562_o;
  n836_o <= n574_o & n573_o & n575_o & n572_o;
  n837_o <= n596_o & n595_o & n594_o & n597_o;
  n838_o <= n607_o & n605_o & n604_o & n606_o;
  n839_o <= n618_o & n617_o & n619_o & n616_o;
  n840_o <= n640_o & n639_o & n638_o & n641_o;
  n841_o <= n651_o & n649_o & n648_o & n650_o;
  n842_o <= n662_o & n661_o & n663_o & n660_o;
  n843_o <= n684_o & n683_o & n682_o & n685_o;
  n844_o <= n695_o & n693_o & n692_o & n694_o;
  n845_o <= n706_o & n705_o & n707_o & n704_o;
  n846_o <= n728_o & n727_o & n726_o & n729_o;
  n847_o <= n739_o & n737_o & n736_o & n738_o;
  n848_o <= n750_o & n749_o & n751_o & n748_o;
  n849_o <= n772_o & n771_o & n770_o & n773_o;
  n850_o <= n783_o & n781_o & n780_o & n782_o;
  n851_o <= n794_o & n793_o & n795_o & n792_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_3 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_3;

architecture rtl of cordich_stage_8_3 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n322_o : std_logic_vector (9 downto 0);
  signal add1_n323 : std_logic_vector (9 downto 0);
  signal add1_n324 : std_logic_vector (9 downto 0);
  signal add1_n325 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n332_o : std_logic;
  signal addsub_n333 : std_logic;
  signal addsub_n334 : std_logic_vector (9 downto 0);
  signal addsub_n335 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n342_o : std_logic;
  signal cnotr1_n343 : std_logic;
  signal cnotr1_n344 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n349_o : std_logic;
  signal cnotr2_n350 : std_logic;
  signal cnotr2_n351 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n356_o : std_logic;
  signal n357_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n358 : std_logic;
  signal gen0_cnotr3_n359 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n364_o : std_logic_vector (5 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n367 : std_logic;
  signal gen0_cnotr4_n368 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n373_o : std_logic_vector (5 downto 0);
  signal n374_o : std_logic_vector (2 downto 0);
  signal n375_o : std_logic_vector (8 downto 0);
  signal n376_o : std_logic;
  signal gen0_cnotr5_n377 : std_logic;
  signal gen0_cnotr5_n378 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n383_o : std_logic_vector (5 downto 0);
  signal n384_o : std_logic_vector (2 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (7 downto 0);
  signal n387_o : std_logic_vector (8 downto 0);
  signal add2_n388 : std_logic_vector (8 downto 0);
  signal add2_n389 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic;
  signal n398_o : std_logic;
  signal cnotr6_n399 : std_logic;
  signal cnotr6_n400 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n405_o : std_logic;
  signal n406_o : std_logic_vector (7 downto 0);
  signal cnotr7_n407 : std_logic;
  signal cnotr7_n408 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n413_o : std_logic;
  signal alut1_n414 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n417 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n420_o : std_logic_vector (13 downto 0);
  signal n421_o : std_logic_vector (8 downto 0);
  signal n422_o : std_logic_vector (9 downto 0);
  signal n423_o : std_logic_vector (9 downto 0);
  signal n424_o : std_logic_vector (9 downto 0);
  signal n425_o : std_logic_vector (5 downto 0);
begin
  g <= n420_o;
  a_out <= add2_n389;
  c_out <= n421_o;
  x_out <= add1_n325;
  y_out <= addsub_n335;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n323; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n422_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n423_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n344; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n324; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n351; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n424_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n425_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n414; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n400; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n388; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n417; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n368; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n387_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n322_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n323 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n324 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n325 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n322_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n332_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n333 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n334 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n335 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n332_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n342_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n343 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n344 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n342_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n349_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n350 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n351 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n349_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n356_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n357_o <= w (13 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n358 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n359 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n356_o,
    i => n357_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n364_o <= y (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n365_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n366_o <= y_4 (9 downto 7);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n367 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n368 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n365_o,
    i => n366_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n373_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n374_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n375_o <= n373_o & n374_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n376_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n377 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n378 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n376_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n383_o <= x_1 (8 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n384_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n385_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n386_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n387_o <= n385_o & n386_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n388 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n389 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n394_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n395_o <= not n394_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n396_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n397_o <= not n396_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n398_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n399 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n400 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n398_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n405_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n406_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n407 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n408 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n405_o,
    i => n406_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n413_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n414 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n417 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_3 port map (
    i => c_3,
    o => alut2_o);
  n420_o <= n384_o & addsub_n334 & cnotr7_n407;
  n421_o <= cnotr7_n408 & n413_o;
  n422_o <= gen0_cnotr5_n378 & gen0_cnotr5_n377 & n383_o;
  n423_o <= gen0_cnotr3_n359 & gen0_cnotr3_n358 & n364_o;
  n424_o <= gen0_cnotr4_n367 & n375_o;
  n425_o <= n397_o & addsub_n333 & cnotr6_n399 & cnotr2_n350 & cnotr1_n343 & n395_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_2 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_2;

architecture rtl of cordich_stage_8_2 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n212_o : std_logic_vector (9 downto 0);
  signal add1_n213 : std_logic_vector (9 downto 0);
  signal add1_n214 : std_logic_vector (9 downto 0);
  signal add1_n215 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n222_o : std_logic;
  signal addsub_n223 : std_logic;
  signal addsub_n224 : std_logic_vector (9 downto 0);
  signal addsub_n225 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n232_o : std_logic;
  signal cnotr1_n233 : std_logic;
  signal cnotr1_n234 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n239_o : std_logic;
  signal cnotr2_n240 : std_logic;
  signal cnotr2_n241 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n246_o : std_logic;
  signal n247_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n248 : std_logic;
  signal gen0_cnotr3_n249 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n254_o : std_logic_vector (6 downto 0);
  signal n255_o : std_logic;
  signal n256_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n257 : std_logic;
  signal gen0_cnotr4_n258 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n263_o : std_logic_vector (6 downto 0);
  signal n264_o : std_logic_vector (1 downto 0);
  signal n265_o : std_logic_vector (8 downto 0);
  signal n266_o : std_logic;
  signal gen0_cnotr5_n267 : std_logic;
  signal gen0_cnotr5_n268 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n273_o : std_logic_vector (6 downto 0);
  signal n274_o : std_logic_vector (1 downto 0);
  signal n275_o : std_logic;
  signal n276_o : std_logic_vector (7 downto 0);
  signal n277_o : std_logic_vector (8 downto 0);
  signal add2_n278 : std_logic_vector (8 downto 0);
  signal add2_n279 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n284_o : std_logic;
  signal n285_o : std_logic;
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal cnotr6_n289 : std_logic;
  signal cnotr6_n290 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n295_o : std_logic;
  signal n296_o : std_logic_vector (7 downto 0);
  signal cnotr7_n297 : std_logic;
  signal cnotr7_n298 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n303_o : std_logic;
  signal alut1_n304 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n307 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n310_o : std_logic_vector (12 downto 0);
  signal n311_o : std_logic_vector (8 downto 0);
  signal n312_o : std_logic_vector (9 downto 0);
  signal n313_o : std_logic_vector (9 downto 0);
  signal n314_o : std_logic_vector (9 downto 0);
  signal n315_o : std_logic_vector (5 downto 0);
begin
  g <= n310_o;
  a_out <= add2_n279;
  c_out <= n311_o;
  x_out <= add1_n215;
  y_out <= addsub_n225;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n213; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n312_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n313_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n234; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n214; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n241; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n314_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n315_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n304; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n290; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n278; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n307; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n258; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n277_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n212_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n213 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n214 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n215 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n212_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n222_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n223 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n224 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n225 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n222_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n232_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n233 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n234 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n232_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n239_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n240 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n241 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n239_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n246_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n247_o <= w (12 downto 11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n248 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n249 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n246_o,
    i => n247_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n254_o <= y (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n255_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n256_o <= y_4 (9 downto 8);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n257 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n258 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n255_o,
    i => n256_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n263_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n264_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n265_o <= n263_o & n264_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n266_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n267 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n268 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n266_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n273_o <= x_1 (8 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n274_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n275_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n276_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n277_o <= n275_o & n276_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n278 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n279 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n284_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n285_o <= not n284_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n286_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n287_o <= not n286_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n288_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n289 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n290 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n288_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n295_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n296_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n297 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n298 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n295_o,
    i => n296_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n303_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n304 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n307 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_2 port map (
    i => c_3,
    o => alut2_o);
  n310_o <= n274_o & addsub_n224 & cnotr7_n297;
  n311_o <= cnotr7_n298 & n303_o;
  n312_o <= gen0_cnotr5_n268 & gen0_cnotr5_n267 & n273_o;
  n313_o <= gen0_cnotr3_n249 & gen0_cnotr3_n248 & n254_o;
  n314_o <= gen0_cnotr4_n257 & n265_o;
  n315_o <= n287_o & addsub_n223 & cnotr6_n289 & cnotr2_n240 & cnotr1_n233 & n285_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_8_1 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (8 downto 0);
    c : in std_logic_vector (8 downto 0);
    x : in std_logic_vector (9 downto 0);
    y : in std_logic_vector (9 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    c_out : out std_logic_vector (8 downto 0);
    x_out : out std_logic_vector (9 downto 0);
    y_out : out std_logic_vector (9 downto 0));
end entity cordich_stage_8_1;

architecture rtl of cordich_stage_8_1 is
  signal x_1 : std_logic_vector (9 downto 0);
  signal x_2 : std_logic_vector (9 downto 0);
  signal y_1 : std_logic_vector (9 downto 0);
  signal y_2 : std_logic_vector (9 downto 0);
  signal y_3 : std_logic_vector (9 downto 0);
  signal y_4 : std_logic_vector (9 downto 0);
  signal y_5 : std_logic_vector (9 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (8 downto 0);
  signal c_2 : std_logic_vector (8 downto 0);
  signal c_3 : std_logic_vector (8 downto 0);
  signal c_4 : std_logic_vector (8 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (8 downto 0);
  signal n102_o : std_logic_vector (9 downto 0);
  signal add1_n103 : std_logic_vector (9 downto 0);
  signal add1_n104 : std_logic_vector (9 downto 0);
  signal add1_n105 : std_logic_vector (9 downto 0);
  signal add1_a_out : std_logic_vector (9 downto 0);
  signal add1_b_out : std_logic_vector (9 downto 0);
  signal add1_s : std_logic_vector (9 downto 0);
  signal n112_o : std_logic;
  signal addsub_n113 : std_logic;
  signal addsub_n114 : std_logic_vector (9 downto 0);
  signal addsub_n115 : std_logic_vector (9 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (9 downto 0);
  signal addsub_s : std_logic_vector (9 downto 0);
  signal n122_o : std_logic;
  signal cnotr1_n123 : std_logic;
  signal cnotr1_n124 : std_logic_vector (9 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (9 downto 0);
  signal n129_o : std_logic;
  signal cnotr2_n130 : std_logic;
  signal cnotr2_n131 : std_logic_vector (9 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (9 downto 0);
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal gen0_cnotr3_n138 : std_logic;
  signal gen0_cnotr3_n139 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n144_o : std_logic_vector (7 downto 0);
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal gen0_cnotr4_n147 : std_logic;
  signal gen0_cnotr4_n148 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n153_o : std_logic_vector (7 downto 0);
  signal n154_o : std_logic;
  signal n155_o : std_logic_vector (8 downto 0);
  signal n156_o : std_logic;
  signal gen0_cnotr5_n157 : std_logic;
  signal gen0_cnotr5_n158 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n163_o : std_logic_vector (7 downto 0);
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic_vector (7 downto 0);
  signal n167_o : std_logic_vector (8 downto 0);
  signal add2_n168 : std_logic_vector (8 downto 0);
  signal add2_n169 : std_logic_vector (8 downto 0);
  signal add2_a_out : std_logic_vector (8 downto 0);
  signal add2_s : std_logic_vector (8 downto 0);
  signal n174_o : std_logic;
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal cnotr6_n179 : std_logic;
  signal cnotr6_n180 : std_logic_vector (8 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (8 downto 0);
  signal n185_o : std_logic;
  signal n186_o : std_logic_vector (7 downto 0);
  signal cnotr7_n187 : std_logic;
  signal cnotr7_n188 : std_logic_vector (7 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (7 downto 0);
  signal n193_o : std_logic;
  signal alut1_n194 : std_logic_vector (8 downto 0);
  signal alut1_o : std_logic_vector (8 downto 0);
  signal alut2_n197 : std_logic_vector (8 downto 0);
  signal alut2_o : std_logic_vector (8 downto 0);
  signal n200_o : std_logic_vector (11 downto 0);
  signal n201_o : std_logic_vector (8 downto 0);
  signal n202_o : std_logic_vector (9 downto 0);
  signal n203_o : std_logic_vector (9 downto 0);
  signal n204_o : std_logic_vector (9 downto 0);
  signal n205_o : std_logic_vector (5 downto 0);
begin
  g <= n200_o;
  a_out <= add2_n169;
  c_out <= n201_o;
  x_out <= add1_n105;
  y_out <= addsub_n115;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n103; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n202_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n203_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n124; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n104; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n131; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n204_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n205_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n194; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n180; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n168; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n197; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n148; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n167_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n102_o <= w (10 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n103 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n104 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n105 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_10 port map (
    a => x,
    b => y_2,
    w => n102_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n112_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n113 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n114 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n115 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_10 port map (
    ctrl => n112_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n122_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n123 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n124 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_10 port map (
    ctrl => n122_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n129_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n130 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n131 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_10 port map (
    ctrl => n129_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n136_o <= y (8);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n137_o <= w (11);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n138 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n139 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n136_o,
    i => n137_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n144_o <= y (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n145_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n146_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n147 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n148 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n145_o,
    i => n146_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n153_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n154_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n155_o <= n153_o & n154_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n156_o <= x_1 (9);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n157 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n158 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n156_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n163_o <= x_1 (8 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n164_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n165_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n166_o <= a (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n167_o <= n165_o & n166_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n168 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n169 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_9 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n174_o <= a (8);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n175_o <= not n174_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n176_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n177_o <= not n176_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n178_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n179 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n180 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_9 port map (
    ctrl => n178_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n185_o <= c_4 (8);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n186_o <= c_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n187 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n188 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_8 port map (
    ctrl => n185_o,
    i => n186_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n193_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n194 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_9_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n197 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_9_1 port map (
    i => c_3,
    o => alut2_o);
  n200_o <= n164_o & addsub_n114 & cnotr7_n187;
  n201_o <= cnotr7_n188 & n193_o;
  n202_o <= gen0_cnotr5_n158 & gen0_cnotr5_n157 & n163_o;
  n203_o <= gen0_cnotr3_n139 & gen0_cnotr3_n138 & n144_o;
  n204_o <= gen0_cnotr4_n147 & n155_o;
  n205_o <= n177_o & addsub_n113 & cnotr6_n179 & cnotr2_n130 & cnotr1_n123 & n175_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_9_3 is
  port (
    i : in std_logic_vector (8 downto 0);
    o : out std_logic_vector (8 downto 0));
end entity inith_lookup_9_3;

architecture rtl of inith_lookup_9_3 is
  signal n82_o : std_logic;
  signal n83_o : std_logic;
  signal n84_o : std_logic;
  signal n85_o : std_logic;
  signal n86_o : std_logic;
  signal n87_o : std_logic;
  signal n88_o : std_logic;
  signal n89_o : std_logic;
  signal n90_o : std_logic;
  signal n91_o : std_logic;
  signal n92_o : std_logic;
  signal n93_o : std_logic;
  signal n94_o : std_logic;
  signal n95_o : std_logic;
  signal n96_o : std_logic_vector (8 downto 0);
begin
  o <= n96_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n82_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n83_o <= not n82_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n84_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n85_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n86_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n87_o <= not n86_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n88_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n89_o <= not n88_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n90_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n91_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n92_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n93_o <= not n92_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n94_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n95_o <= not n94_o;
  n96_o <= n83_o & n84_o & n85_o & n87_o & n89_o & n90_o & n91_o & n93_o & n95_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (50 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (8 downto 0);
  signal wrap_X: std_logic_vector (9 downto 0);
  signal wrap_Y: std_logic_vector (9 downto 0);
  signal wrap_G: std_logic_vector (50 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (8 downto 0);
  signal wrap_X_OUT: std_logic_vector (9 downto 0);
  signal wrap_Y_OUT: std_logic_vector (9 downto 0);
  signal cs : std_logic_vector (35 downto 0);
  signal as : std_logic_vector (35 downto 0);
  signal xs : std_logic_vector (39 downto 0);
  signal ys : std_logic_vector (39 downto 0);
  signal n5_o : std_logic_vector (8 downto 0);
  signal initx_n6 : std_logic_vector (8 downto 0);
  signal initx_o : std_logic_vector (8 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (8 downto 0);
  signal n11_o : std_logic_vector (8 downto 0);
  signal n12_o : std_logic_vector (8 downto 0);
  signal n13_o : std_logic_vector (9 downto 0);
  signal n14_o : std_logic_vector (9 downto 0);
  signal n15_o : std_logic_vector (11 downto 0);
  signal n16_o : std_logic_vector (8 downto 0);
  signal n17_o : std_logic_vector (8 downto 0);
  signal n18_o : std_logic_vector (9 downto 0);
  signal n19_o : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (9 downto 0);
  signal n35_o : std_logic_vector (12 downto 0);
  signal n36_o : std_logic_vector (8 downto 0);
  signal n37_o : std_logic_vector (8 downto 0);
  signal n38_o : std_logic_vector (9 downto 0);
  signal n39_o : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (9 downto 0);
  signal n55_o : std_logic_vector (13 downto 0);
  signal n56_o : std_logic_vector (8 downto 0);
  signal n57_o : std_logic_vector (8 downto 0);
  signal n58_o : std_logic_vector (9 downto 0);
  signal n59_o : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (9 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (9 downto 0);
  signal n76_o : std_logic_vector (50 downto 0);
  signal n77_o : std_logic_vector (35 downto 0);
  signal n78_o : std_logic_vector (35 downto 0);
  signal n79_o : std_logic_vector (39 downto 0);
  signal n80_o : std_logic_vector (39 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n76_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n77_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n78_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n79_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n80_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (8 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_9_3 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (9);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (35 downto 27);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (35 downto 27);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (39 downto 30);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (39 downto 30);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (11 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (8 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (8 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (9 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (9 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_8_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (24 downto 12);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (17 downto 9);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (17 downto 9);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (19 downto 10);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (19 downto 10);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_8_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (38 downto 25);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (26 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (26 downto 18);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (29 downto 20);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (29 downto 20);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_8_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  n76_o <= (11 downto 0 => 'Z') & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n77_o <= gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n78_o <= gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n79_o <= gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n80_o <= gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
