;redcode
;assert 1
	SPL 0, -202
	CMP -507, <-157
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @121, 103
	ADD @121, 103
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	ADD 270, 60
	ADD 210, 60
	SUB -1, <-20
	SUB -507, <-151
	ADD -507, <-157
	MOV -1, <-20
	DAT #-1, #-20
	MOV #-1, <-21
	SUB @-0, @2
	SLT @121, 116
	DJN -1, @-20
	MOV #12, @212
	SLT @121, 116
	SLT @121, 116
	SUB @-0, @2
	SLT @121, 116
	ADD 210, 60
	SUB @121, 103
	SUB @121, 103
	SLT @10, 0
	ADD 210, 60
	ADD 210, 60
	SUB #0, 20
	SUB @121, 100
	SUB @121, 103
	SUB @121, 100
	SUB @121, 103
	SUB #0, 20
	SUB @121, 103
	ADD 270, 60
	MOV -7, <-20
	JMP @72, #203
	JMP @72, #203
	ADD 270, 60
	SUB #72, @200
	ADD 270, 60
	DJN -1, @-20
	ADD 270, 60
	DJN -1, @-20
	CMP -507, <-157
	ADD 210, 60
	MOV #-1, <-21
