{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 1.72121,
	"cts__clock__skew__setup__pre_repair": 0.0143884,
	"cts__clock__skew__hold__pre_repair": 0.0143884,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.728411,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.969942,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0329742,
	"cts__power__switching__total__pre_repair": 0.0130426,
	"cts__power__leakage__total__pre_repair": 8.95593e-08,
	"cts__power__total__pre_repair": 0.0460169,
	"cts__design__io__pre_repair": 44,
	"cts__design__die__area__pre_repair": 184900,
	"cts__design__core__area__pre_repair": 167346,
	"cts__design__instance__count__pre_repair": 647,
	"cts__design__instance__area__pre_repair": 56450.4,
	"cts__design__instance__count__stdcell__pre_repair": 646,
	"cts__design__instance__area__stdcell__pre_repair": 14812,
	"cts__design__instance__count__macros__pre_repair": 1,
	"cts__design__instance__area__macros__pre_repair": 41638.5,
	"cts__design__instance__utilization__pre_repair": 0.337328,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.117829,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 1.72121,
	"cts__clock__skew__setup__post_repair": 0.0143884,
	"cts__clock__skew__hold__post_repair": 0.0143884,
	"cts__timing__drv__max_slew_limit__post_repair": 0.728411,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.969942,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0329742,
	"cts__power__switching__total__post_repair": 0.0130426,
	"cts__power__leakage__total__post_repair": 8.95593e-08,
	"cts__power__total__post_repair": 0.0460169,
	"cts__design__io__post_repair": 44,
	"cts__design__die__area__post_repair": 184900,
	"cts__design__core__area__post_repair": 167346,
	"cts__design__instance__count__post_repair": 647,
	"cts__design__instance__area__post_repair": 56450.4,
	"cts__design__instance__count__stdcell__post_repair": 646,
	"cts__design__instance__area__stdcell__post_repair": 14812,
	"cts__design__instance__count__macros__post_repair": 1,
	"cts__design__instance__area__macros__post_repair": 41638.5,
	"cts__design__instance__utilization__post_repair": 0.337328,
	"cts__design__instance__utilization__stdcell__post_repair": 0.117829,
	"cts__design__instance__displacement__total": 75.8315,
	"cts__design__instance__displacement__mean": 0.117,
	"cts__design__instance__displacement__max": 9.52,
	"cts__route__wirelength__estimated": 14646.6,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 14646.6,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 1.72111,
	"cts__clock__skew__setup": 0.014425,
	"cts__clock__skew__hold": 0.014425,
	"cts__timing__drv__max_slew_limit": 0.728417,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.9699,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0329732,
	"cts__power__switching__total": 0.0130493,
	"cts__power__leakage__total": 8.95593e-08,
	"cts__power__total": 0.0460226,
	"cts__design__io": 44,
	"cts__design__die__area": 184900,
	"cts__design__core__area": 167346,
	"cts__design__instance__count": 647,
	"cts__design__instance__area": 56450.4,
	"cts__design__instance__count__stdcell": 646,
	"cts__design__instance__area__stdcell": 14812,
	"cts__design__instance__count__macros": 1,
	"cts__design__instance__area__macros": 41638.5,
	"cts__design__instance__utilization": 0.337328,
	"cts__design__instance__utilization__stdcell": 0.117829
}