static void T_1\r\nF_1 ( void )\r\n{\r\nif ( V_1 ) {\r\nV_2 . V_3 = V_4 ;\r\n}\r\nF_2 () ;\r\nF_3 () ;\r\n}\r\nstatic int T_1\r\nF_4 ( const struct V_5 * V_6 , T_2 V_7 , T_2 V_8 )\r\n{\r\nT_2 V_9 ;\r\nif ( V_7 == 1 && V_8 == 2 &&\r\nV_6 -> V_10 -> V_11 && V_6 -> V_10 -> V_11 -> V_12 == 0x700f )\r\nreturn 5 ;\r\nF_5 ( V_6 , V_13 , & V_9 ) ;\r\nreturn V_9 ;\r\n}\r\nvoid\r\nF_6 ( int V_14 )\r\n{\r\nstruct V_15 * V_10 = V_16 -> V_10 ;\r\nT_3 V_17 ;\r\nint V_18 ;\r\nswitch ( V_14 ) {\r\ncase V_19 :\r\nif ( ! V_1 ) {\r\nT_2 V_20 ;\r\nF_7 ( V_10 , 0x38 , 0x43 , & V_20 ) ;\r\nF_8 ( V_10 , 0x38 , 0x43 , V_20 | 0x80 ) ;\r\nF_9 ( 1 , 0x92 ) ;\r\nF_9 ( 0 , 0x92 ) ;\r\n}\r\nbreak;\r\ncase V_21 :\r\nV_18 = 0x2000 ;\r\nF_10 ( V_10 , 0x88 , 0x10 , & V_17 ) ;\r\nif ( ! V_17 ) {\r\nV_18 = 0x3400 ;\r\nF_10 ( V_10 , 0x88 , 0xe0 , & V_17 ) ;\r\n}\r\nV_17 &= 0xfffe ;\r\nF_11 ( 0xffff , V_17 ) ;\r\nF_11 ( V_18 , V_17 + 4 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void\r\nF_12 ( unsigned long V_22 , unsigned long V_23 ,\r\nstruct V_24 * V_25 )\r\n{\r\nF_13 ( L_1 , V_25 -> V_26 , V_25 -> V_27 ) ;\r\nF_14 () ;\r\n}\r\nvoid\r\nF_15 ( unsigned long V_22 , unsigned long V_23 )\r\n{\r\nchar * V_28 ;\r\nif ( V_22 == V_29\r\n&& ( ( V_30 -> V_31 & 0x300 ) == 0x300 ) ) {\r\nunsigned long V_32 ;\r\nV_32 = F_16 ( 0x61 ) ;\r\nV_32 |= 0x0c ;\r\nF_9 ( V_32 , 0x61 ) ;\r\nV_32 &= ~ 0x0c ;\r\nF_9 ( V_32 , 0x61 ) ;\r\nV_30 -> V_33 = V_30 -> V_33 & ~ 0x100 ;\r\nF_17 () ;\r\nV_30 -> V_33 ;\r\nV_30 -> V_31 = V_30 -> V_31 ;\r\nF_17 () ;\r\nV_30 -> V_31 ;\r\nF_18 () ;\r\nF_19 ( 0x7 ) ;\r\nF_17 () ;\r\nreturn;\r\n}\r\nif ( V_22 == V_34 )\r\nV_28 = L_2 ;\r\nelse if ( V_22 == V_29 )\r\nV_28 = L_3 ;\r\nelse {\r\nF_20 ( V_22 , V_23 ) ;\r\nreturn;\r\n}\r\nF_13 ( V_35 L_4\r\nL_5 ,\r\nV_22 , V_28 ) ;\r\nF_12 ( V_22 , V_23 , F_21 () ) ;\r\nF_18 () ;\r\nF_19 ( 0x7 ) ;\r\nF_17 () ;\r\n}\r\nvoid T_1\r\nF_22 ( void )\r\n{\r\nstruct V_36 * V_37 = V_38 ;\r\nstruct V_15 * V_10 ;\r\nstruct V_5 * V_39 ;\r\nunsigned long V_40 , V_41 , V_42 ;\r\nunsigned long V_43 = V_44 << V_45 ;\r\nV_10 = F_23 ( 0 , V_2 . V_46 , V_37 ) ;\r\nV_37 -> V_10 = V_10 ;\r\nF_24 ( V_10 ) ;\r\nV_39 = F_25 ( 0 , 0 ) ;\r\nV_10 -> V_11 = V_39 ;\r\nV_10 -> V_47 [ 1 ] = & V_48 ;\r\nF_26 ( V_10 ) ;\r\nV_10 -> V_47 [ 0 ] -> V_49 = 0 ;\r\nV_10 -> V_47 [ 0 ] -> V_50 = 0xffff ;\r\nV_40 = V_10 -> V_47 [ 1 ] -> V_49 ;\r\nV_41 = V_10 -> V_47 [ 1 ] -> V_50 + 1 - V_40 ;\r\nif ( V_40 < 0x1000000UL )\r\nV_40 = 0x1000000UL ;\r\nV_42 = ( 0x100000000UL - V_41 ) & - V_40 ;\r\nV_10 -> V_47 [ 1 ] -> V_49 = V_42 ;\r\nV_10 -> V_47 [ 1 ] -> V_50 = 0xffffffffUL ;\r\nif ( F_27 ( & V_51 , V_10 -> V_47 [ 1 ] ) < 0 )\r\nF_13 ( V_52 L_6 ) ;\r\nif ( V_42 < V_43 )\r\nV_43 = V_42 ;\r\nif ( V_43 > V_2 . V_53 ) {\r\nF_28 ( F_29 ( V_2 . V_53 ) ,\r\nF_29 ( V_43 ) ) ;\r\nF_13 ( L_7 ,\r\n( V_43 - V_2 . V_53 ) >> 10 ) ;\r\n}\r\nif ( ( V_30 -> V_54 >> 16 ) > 0x7006 )\r\nV_30 -> V_42 = V_42 ;\r\nF_30 ( V_10 ) ;\r\nV_10 -> V_11 = NULL ;\r\nF_31 ( V_2 . V_55 , V_2 . V_56 ) ;\r\n}
