use super::{args::Meta, Args, Swiglu};
use crate::{
    get_static,
    opencl::{ClDevice, KernelCache},
    strides_not_support, type_not_support,
    utils::gcd,
    ByteOf, LaunchError, QueueAlloc, SchemeError,
};
use clrt::bindings::cl_int;
use digit_layout::types::F32;
use std::ffi::CString;

pub struct Operator(KernelCache);

impl Swiglu<ClDevice> for Operator {}

const MAX_THREADS_PER_BLOCK: usize = 512;

impl crate::Operator for Operator {
    type Hardware = ClDevice;
    type TopoNode = ClDevice;
    type Args = Args<ClDevice>;

    fn new(node: &Self::TopoNode) -> Self {
        const SRC: &str = include_str!("swiglu.cl");
        let opts = CString::new("-cl-std=CL2.0").unwrap();
        Self(KernelCache::new(node.context(), SRC, &opts))
    }

    fn scheme(
        &mut self,
        _args: &Self::Args,
        _max_workspace_size: usize,
    ) -> Result<usize, SchemeError> {
        let Meta { dt, .. } = _args.meta()?;
        if dt == F32 {
            Ok(0)
        } else {
            Err(type_not_support(""))
        }
    }

    fn launch<QA>(
        &self,
        args: &Self::Args,
        _workspace: &mut [ByteOf<Self::Hardware>],
        _queue_alloc: &QA,
    ) -> Result<(), LaunchError>
    where
        QA: QueueAlloc<Hardware = Self::Hardware>,
    {
        let Meta { dt, n, d } = args.meta()?;
        let Args {
            gate_layout,
            gate_base,
            up_layout,
            up_base,
        } = args;
        let &[sgn, sgd] = gate_layout.strides() else {
            unreachable!()
        };
        let &[sun, sud] = up_layout.strides() else {
            unreachable!()
        };

        if dt != F32 {
            return Err(type_not_support("").into());
        }

        get_static! {
              n   d
            sgn sgd
            sun sud
        }

        let unit = dt.nbytes() as isize;
        if sgd != unit || sud != unit {
            return Err(strides_not_support("").into());
        };

        let sg = (sgn / unit) as i32;
        let su: i32 = (sun / unit) as i32;

        let name = "swiglu";
        let local_worksize_y = gcd(MAX_THREADS_PER_BLOCK, d);
        let global_workoffset = [0, 0];
        let global_worksize = [n as usize, d as usize];
        let local_worksize = [1, local_worksize_y];

        let mut kernel = self.0.get_kernel(name).unwrap();

        kernel
            .set_arg(0, gate_base)
            .set_arg(1, (sg) as cl_int)
            .set_arg(2, up_base)
            .set_arg(3, (su) as cl_int)
            .launch(
                &global_workoffset,
                &global_worksize,
                &local_worksize,
                _queue_alloc.queue(),
                None,
            );

        self.0.set_kernel(name, kernel);
        Ok(())
    }
}

#[cfg(test)]
mod test {
    use super::{Args, Operator};
    use crate::{dyn_, Hardware, Operator as _, TensorLayout};
    use digit_layout::{
        types::{F32, F64},
        DigitLayout,
    };

    fn dyn_args<H: Hardware>(dt: DigitLayout) -> Args<H> {
        use std::ptr::{null, null_mut};
        let layout = TensorLayout::new_dyn(dt, &[dyn_(); 2], &[dyn_(); 2]);
        Args {
            gate_layout: layout.clone(),
            gate_base: null_mut(),
            up_layout: layout,
            up_base: null(),
        }
    }

    fn args<H: Hardware>(
        dt: DigitLayout,
        n: usize,
        d: usize,
        gate_base: *mut H::Byte,
        up_base: *const H::Byte,
    ) -> Args<H> {
        let layout = TensorLayout::new_contiguous(dt, &[n, d]);
        Args {
            gate_layout: layout.clone(),
            gate_base,
            up_layout: layout,
            up_base,
        }
    }

    #[test]
    fn test_compute() {
        use super::super::common_cpu::Operator as RefOp;
        use crate::{
            common_cpu::{Cpu, ThisThread},
            opencl::ClDevice,
            test_utils::{Diff, ErrorCollector},
        };
        use clrt::{Invalid, Platform};
        use rand::Rng;
        use std::{iter::zip, time::Instant};

        let mut cpu_op = RefOp::new(&Cpu);
        for platform in Platform::all() {
            for device in platform.devices() {
                println!("device: {}", device.name());

                let context = device.context();
                let queue = context.queue();
                let mut cl_op = Operator::new(&ClDevice::new(context.clone()));
                cpu_op.scheme(&dyn_args(F64), 0).unwrap();
                cl_op.scheme(&dyn_args(F32), 0).unwrap();

                // let n = 5632;
                // let d = 2048;
                let n = 1;
                let d = 5632;
                let mut gate = vec![0.0f64; n * d];
                let mut up = vec![0.0f64; n * d];
                rand::thread_rng().fill(&mut gate[..]);
                rand::thread_rng().fill(&mut up[..]);
                let up = up;

                let mut gate_svm = context.malloc::<f32>(n * d);
                let mut up_svm = context.malloc::<f32>(n * d);

                let mut map = queue.map_mut(&mut gate_svm, Invalid);
                let ([], mem, []) = (unsafe { map.write_only_slice().align_to_mut::<f32>() })
                else {
                    panic!()
                };
                for (dst, src) in zip(mem, &gate) {
                    *dst = *src as _;
                }
                queue.unmap(map);
                let mut map = queue.map_mut(&mut up_svm, Invalid);
                let ([], mem, []) = (unsafe { map.write_only_slice().align_to_mut::<f32>() })
                else {
                    panic!()
                };
                for (dst, src) in zip(mem, &up) {
                    *dst = *src as _;
                }
                queue.unmap(map);

                let time = Instant::now();
                cl_op
                    .launch(
                        &args(
                            F32,
                            n,
                            d,
                            gate_svm.as_mut_ptr().cast(),
                            up_svm.as_ptr().cast(),
                        ),
                        &mut [],
                        &queue,
                    )
                    .unwrap();
                queue.finish();
                let cl_time = time.elapsed();

                let time = Instant::now();
                cpu_op
                    .launch(
                        &args(F64, n, d, gate.as_mut_ptr().cast(), up.as_ptr().cast()),
                        &mut [],
                        &ThisThread,
                    )
                    .unwrap();
                let cpu_time = time.elapsed();
                let map = queue.map(&mut gate_svm);
                let ([], y_ans, []) = (unsafe { map.align_to::<f32>() }) else {
                    panic!()
                };
                let diff = gate
                    .into_iter()
                    .zip(y_ans)
                    .map(|(a, b)| Diff::new(a, *b as _))
                    .collect::<Vec<_>>();
                queue.unmap(map);

                let mut ec = ErrorCollector::new(f32::EPSILON as f64, 0.);
                diff.into_iter().for_each(|diff| ec.push(diff));
                println!("{ec}");
                println!("cl: {cl_time:?} / cpu: {cpu_time:?}");
                let (out, count) = ec.summary();
                assert!(out * 1000 <= count);
            }
        }
    }
}
