    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2017/11/10/655">First message in thread</a></li><li><a href="/lkml/2017/11/13/710">Linus Torvalds</a><ul><li><a href="/lkml/2017/11/13/940">Andy Lutomirski</a><ul><li class="origin"><a href="/lkml/2017/11/13/945">Linus Torvalds</a><ul><li><a href="/lkml/2017/11/13/945">Andy Lutomirski</a></li></ul></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Mon, 13 Nov 2017 18:28:42 -0800</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: [RFC 6/7] x86/asm: Remap the TSS into the cpu entry area</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody">On Mon, Nov 13, 2017 at 6:25 PM, Andy Lutomirski &lt;luto&#64;kernel.org&gt; wrote:<br />&gt; On Mon, Nov 13, 2017 at 11:36 AM, Linus Torvalds<br />&gt; &lt;torvalds&#64;linux-foundation.org&gt; wrote:<br />&gt;&gt;<br />&gt;&gt; I forget what the actual size is, but aligning the hardware TSS struct<br />&gt;&gt; to 128 bytes might be sufficient. It's not that big.<br />&gt;<br />&gt; 104 bytes, so it's probably already fine.  For anything except an<br />&gt; actual task switch, only the first 12 or so bytes matter.<br /><br />Note that historically, about half of the Intel errata (that don't get<br />fixed) are about TSS in oddball situations, mainly page crossers.<br /><br />I may be exaggerating just a tiny bit, but it's definitely a "don't do it".<br /><br />               Linus<br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
