Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec  1 05:23:17 2023
| Host         : ac441d3eae35 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_wrapper_timing_summary_routed.rpt -pb fpga_wrapper_timing_summary_routed.pb -rpx fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
DPIR-1   Warning   Asynchronous driver check     2176        
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    903.649        0.000                      0               110328        0.016        0.000                      0               110328      498.750        0.000                       0                 21956  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        903.649        0.000                      0               104863        0.016        0.000                      0               104863      498.750        0.000                       0                 21956  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0             974.790        0.000                      0                 5465        0.577        0.000                      0                 5465  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      903.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             903.649ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.162ns  (logic 29.155ns (35.922%)  route 52.007ns (64.078%))
  Logic Levels:           115  (CARRY4=77 LUT2=2 LUT3=6 LUT4=22 LUT6=8)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 1002.667 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.198    12.394    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.327    12.721 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523/O
                         net (fo=1, routed)           0.000    12.721    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.234 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    13.234    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_501/CO[2]
                         net (fo=13, routed)          0.527    13.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/ws_os_reg_0[3]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.310    14.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515/O
                         net (fo=1, routed)           0.000    14.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.850 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    14.850    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    14.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486/CO[3]
                         net (fo=13, routed)          1.189    16.267    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    16.391 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500/O
                         net (fo=1, routed)           0.000    16.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.941 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    16.941    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472/CO[3]
                         net (fo=1, routed)           0.000    17.055    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471/CO[3]
                         net (fo=13, routed)          1.446    18.615    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.124    18.739 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473/O
                         net (fo=1, routed)           0.000    18.739    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.140 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456/CO[3]
                         net (fo=13, routed)          1.423    20.563    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464/O
                         net (fo=1, routed)           0.000    20.687    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.067 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.067    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.184 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441/CO[3]
                         net (fo=13, routed)          1.187    22.371    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I0_O)        0.124    22.495 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455/O
                         net (fo=1, routed)           0.000    22.495    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.045 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    23.045    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.159 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    23.159    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.273 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426/CO[3]
                         net (fo=13, routed)          1.004    24.277    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.872 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    24.872    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.000    24.989    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411/CO[3]
                         net (fo=13, routed)          1.043    26.149    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.729 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402/CO[3]
                         net (fo=1, routed)           0.000    26.729    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.843 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.843    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.957 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396/CO[3]
                         net (fo=13, routed)          1.060    28.017    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    28.141 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410/O
                         net (fo=1, routed)           0.000    28.141    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    28.691    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.805    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381/CO[3]
                         net (fo=13, routed)          1.542    30.460    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.124    30.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385/O
                         net (fo=1, routed)           0.000    30.584    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.134 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366/CO[3]
                         net (fo=13, routed)          1.087    32.222    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366_n_0
    SLICE_X27Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380/O
                         net (fo=1, routed)           0.000    32.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    33.010    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351/CO[3]
                         net (fo=13, routed)          0.963    34.086    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365/O
                         net (fo=1, routed)           0.000    34.210    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.760 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000    34.760    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.874 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337/CO[3]
                         net (fo=1, routed)           0.000    34.874    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.988 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336/CO[3]
                         net (fo=13, routed)          1.221    36.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350/O
                         net (fo=1, routed)           0.000    36.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.883 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.883    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.997 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    36.997    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.111 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321/CO[3]
                         net (fo=13, routed)          1.112    38.223    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330/O
                         net (fo=1, routed)           0.000    38.347    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.897 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.897    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.011 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306/CO[3]
                         net (fo=13, routed)          1.061    40.072    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.766 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.766    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.880 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291/CO[3]
                         net (fo=13, routed)          1.329    42.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I0_O)        0.124    42.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301/O
                         net (fo=1, routed)           0.000    42.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.865 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.865    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.979 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276/CO[3]
                         net (fo=13, routed)          1.281    44.260    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124    44.384 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289/O
                         net (fo=1, routed)           0.000    44.384    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.782 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    44.782    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261/CO[3]
                         net (fo=13, routed)          0.996    46.006    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.124    46.130 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275/O
                         net (fo=1, routed)           0.000    46.130    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.680 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.680    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.902 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247/O[0]
                         net (fo=2, routed)           1.190    48.091    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247_n_7
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.299    48.390 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255/O
                         net (fo=1, routed)           0.000    48.390    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.940 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    48.940    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.054 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231/CO[3]
                         net (fo=13, routed)          1.224    50.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    50.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    50.972    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.194 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216/O[0]
                         net (fo=2, routed)           1.204    52.398    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216_n_7
    SLICE_X29Y60         LUT4 (Prop_lut4_I3_O)        0.299    52.697 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220/O
                         net (fo=1, routed)           0.000    52.697    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.247 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201/CO[3]
                         net (fo=14, routed)          1.455    54.702    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201_n_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.118    54.820 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212/O
                         net (fo=1, routed)           1.130    55.950    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    56.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    56.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.773 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    56.773    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186/CO[3]
                         net (fo=14, routed)          1.077    57.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    58.088 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197/O
                         net (fo=1, routed)           0.481    58.569    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    59.089 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    59.089    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.206 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.206    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171/CO[3]
                         net (fo=14, routed)          1.345    60.668    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    60.792 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180/O
                         net (fo=1, routed)           0.000    60.792    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.342 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    61.342    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156/CO[3]
                         net (fo=14, routed)          1.307    62.763    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    62.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165/O
                         net (fo=1, routed)           0.000    62.887    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.437 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    63.437    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.551 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137/CO[3]
                         net (fo=14, routed)          1.195    64.746    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.124    64.870 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150/O
                         net (fo=1, routed)           0.000    64.870    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    65.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.268    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    65.382    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.496 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117/CO[3]
                         net (fo=14, routed)          1.494    66.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.153    67.143 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128/O
                         net (fo=1, routed)           0.665    67.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    68.519 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    68.519    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.633 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    68.633    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.747 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97/CO[3]
                         net (fo=14, routed)          1.108    69.854    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.118    69.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108/O
                         net (fo=1, routed)           0.327    70.299    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    71.008 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    71.008    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.122 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.122    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.236 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73/CO[3]
                         net (fo=14, routed)          1.356    72.592    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    72.716 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82/O
                         net (fo=1, routed)           0.000    72.716    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.266 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.266    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.380 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38/CO[3]
                         net (fo=13, routed)          0.915    74.295    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38_n_0
    SLICE_X29Y55         LUT4 (Prop_lut4_I0_O)        0.124    74.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48/O
                         net (fo=1, routed)           0.000    74.419    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.969 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.083 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.083    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.197 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17/CO[3]
                         net (fo=13, routed)          0.954    76.151    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124    76.275 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0/O
                         net (fo=1, routed)           0.000    76.275    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.825 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    76.825    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.047 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_22/O[0]
                         net (fo=4, routed)           1.292    78.339    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_59_0[0]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.327    78.666 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88/O
                         net (fo=1, routed)           0.342    79.008    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.332    79.340 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57/O
                         net (fo=2, routed)           0.335    79.675    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    79.799 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_36__0/O
                         net (fo=2, routed)           0.695    80.493    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_11_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.124    80.617 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_32__0/O
                         net (fo=1, routed)           0.798    81.415    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_4
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    81.539 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11/O
                         net (fo=1, routed)           1.012    82.551    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    82.675 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3/O
                         net (fo=8, routed)           1.364    84.039    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    84.163 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[1]_i_1/O
                         net (fo=1, routed)           0.000    84.163    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[1]_i_1_n_0
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.487  1002.667    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[1]/C
                         clock pessimism              0.115  1002.781    
                         clock uncertainty          -15.000   987.781    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.031   987.812    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[1]
  -------------------------------------------------------------------
                         required time                        987.812    
                         arrival time                         -84.163    
  -------------------------------------------------------------------
                         slack                                903.649    

Slack (MET) :             903.652ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.157ns  (logic 29.155ns (35.924%)  route 52.002ns (64.076%))
  Logic Levels:           115  (CARRY4=77 LUT2=2 LUT3=6 LUT4=22 LUT6=8)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 1002.667 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.198    12.394    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.327    12.721 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523/O
                         net (fo=1, routed)           0.000    12.721    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.234 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    13.234    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_501/CO[2]
                         net (fo=13, routed)          0.527    13.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/ws_os_reg_0[3]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.310    14.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515/O
                         net (fo=1, routed)           0.000    14.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.850 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    14.850    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    14.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486/CO[3]
                         net (fo=13, routed)          1.189    16.267    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    16.391 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500/O
                         net (fo=1, routed)           0.000    16.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.941 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    16.941    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472/CO[3]
                         net (fo=1, routed)           0.000    17.055    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471/CO[3]
                         net (fo=13, routed)          1.446    18.615    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.124    18.739 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473/O
                         net (fo=1, routed)           0.000    18.739    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.140 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456/CO[3]
                         net (fo=13, routed)          1.423    20.563    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464/O
                         net (fo=1, routed)           0.000    20.687    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.067 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.067    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.184 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441/CO[3]
                         net (fo=13, routed)          1.187    22.371    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I0_O)        0.124    22.495 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455/O
                         net (fo=1, routed)           0.000    22.495    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.045 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    23.045    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.159 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    23.159    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.273 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426/CO[3]
                         net (fo=13, routed)          1.004    24.277    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.872 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    24.872    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.000    24.989    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411/CO[3]
                         net (fo=13, routed)          1.043    26.149    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.729 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402/CO[3]
                         net (fo=1, routed)           0.000    26.729    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.843 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.843    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.957 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396/CO[3]
                         net (fo=13, routed)          1.060    28.017    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    28.141 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410/O
                         net (fo=1, routed)           0.000    28.141    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    28.691    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.805    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381/CO[3]
                         net (fo=13, routed)          1.542    30.460    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.124    30.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385/O
                         net (fo=1, routed)           0.000    30.584    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.134 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366/CO[3]
                         net (fo=13, routed)          1.087    32.222    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366_n_0
    SLICE_X27Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380/O
                         net (fo=1, routed)           0.000    32.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    33.010    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351/CO[3]
                         net (fo=13, routed)          0.963    34.086    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365/O
                         net (fo=1, routed)           0.000    34.210    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.760 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000    34.760    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.874 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337/CO[3]
                         net (fo=1, routed)           0.000    34.874    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.988 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336/CO[3]
                         net (fo=13, routed)          1.221    36.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350/O
                         net (fo=1, routed)           0.000    36.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.883 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.883    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.997 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    36.997    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.111 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321/CO[3]
                         net (fo=13, routed)          1.112    38.223    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330/O
                         net (fo=1, routed)           0.000    38.347    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.897 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.897    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.011 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306/CO[3]
                         net (fo=13, routed)          1.061    40.072    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.766 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.766    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.880 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291/CO[3]
                         net (fo=13, routed)          1.329    42.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I0_O)        0.124    42.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301/O
                         net (fo=1, routed)           0.000    42.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.865 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.865    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.979 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276/CO[3]
                         net (fo=13, routed)          1.281    44.260    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124    44.384 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289/O
                         net (fo=1, routed)           0.000    44.384    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.782 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    44.782    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261/CO[3]
                         net (fo=13, routed)          0.996    46.006    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.124    46.130 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275/O
                         net (fo=1, routed)           0.000    46.130    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.680 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.680    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.902 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247/O[0]
                         net (fo=2, routed)           1.190    48.091    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247_n_7
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.299    48.390 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255/O
                         net (fo=1, routed)           0.000    48.390    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.940 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    48.940    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.054 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231/CO[3]
                         net (fo=13, routed)          1.224    50.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    50.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    50.972    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.194 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216/O[0]
                         net (fo=2, routed)           1.204    52.398    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216_n_7
    SLICE_X29Y60         LUT4 (Prop_lut4_I3_O)        0.299    52.697 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220/O
                         net (fo=1, routed)           0.000    52.697    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.247 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201/CO[3]
                         net (fo=14, routed)          1.455    54.702    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201_n_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.118    54.820 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212/O
                         net (fo=1, routed)           1.130    55.950    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    56.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    56.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.773 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    56.773    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186/CO[3]
                         net (fo=14, routed)          1.077    57.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    58.088 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197/O
                         net (fo=1, routed)           0.481    58.569    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    59.089 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    59.089    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.206 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.206    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171/CO[3]
                         net (fo=14, routed)          1.345    60.668    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    60.792 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180/O
                         net (fo=1, routed)           0.000    60.792    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.342 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    61.342    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156/CO[3]
                         net (fo=14, routed)          1.307    62.763    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    62.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165/O
                         net (fo=1, routed)           0.000    62.887    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.437 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    63.437    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.551 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137/CO[3]
                         net (fo=14, routed)          1.195    64.746    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.124    64.870 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150/O
                         net (fo=1, routed)           0.000    64.870    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    65.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.268    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    65.382    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.496 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117/CO[3]
                         net (fo=14, routed)          1.494    66.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.153    67.143 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128/O
                         net (fo=1, routed)           0.665    67.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    68.519 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    68.519    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.633 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    68.633    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.747 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97/CO[3]
                         net (fo=14, routed)          1.108    69.854    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.118    69.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108/O
                         net (fo=1, routed)           0.327    70.299    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    71.008 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    71.008    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.122 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.122    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.236 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73/CO[3]
                         net (fo=14, routed)          1.356    72.592    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    72.716 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82/O
                         net (fo=1, routed)           0.000    72.716    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.266 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.266    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.380 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38/CO[3]
                         net (fo=13, routed)          0.915    74.295    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38_n_0
    SLICE_X29Y55         LUT4 (Prop_lut4_I0_O)        0.124    74.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48/O
                         net (fo=1, routed)           0.000    74.419    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.969 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.083 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.083    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.197 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17/CO[3]
                         net (fo=13, routed)          0.954    76.151    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124    76.275 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0/O
                         net (fo=1, routed)           0.000    76.275    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.825 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    76.825    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.047 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_22/O[0]
                         net (fo=4, routed)           1.292    78.339    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_59_0[0]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.327    78.666 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88/O
                         net (fo=1, routed)           0.342    79.008    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.332    79.340 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57/O
                         net (fo=2, routed)           0.335    79.675    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    79.799 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_36__0/O
                         net (fo=2, routed)           0.695    80.493    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_11_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.124    80.617 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_32__0/O
                         net (fo=1, routed)           0.798    81.415    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_4
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    81.539 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11/O
                         net (fo=1, routed)           1.012    82.551    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    82.675 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3/O
                         net (fo=8, routed)           1.359    84.034    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    84.158 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[0]_i_1/O
                         net (fo=1, routed)           0.000    84.158    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[0]_i_1_n_0
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.487  1002.667    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[0]/C
                         clock pessimism              0.115  1002.781    
                         clock uncertainty          -15.000   987.781    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.029   987.810    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[0]
  -------------------------------------------------------------------
                         required time                        987.810    
                         arrival time                         -84.158    
  -------------------------------------------------------------------
                         slack                                903.652    

Slack (MET) :             903.665ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.190ns  (logic 29.183ns (35.944%)  route 52.007ns (64.056%))
  Logic Levels:           115  (CARRY4=77 LUT2=2 LUT3=6 LUT4=22 LUT6=8)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 1002.667 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.198    12.394    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.327    12.721 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523/O
                         net (fo=1, routed)           0.000    12.721    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.234 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    13.234    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_501/CO[2]
                         net (fo=13, routed)          0.527    13.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/ws_os_reg_0[3]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.310    14.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515/O
                         net (fo=1, routed)           0.000    14.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.850 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    14.850    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    14.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486/CO[3]
                         net (fo=13, routed)          1.189    16.267    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    16.391 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500/O
                         net (fo=1, routed)           0.000    16.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.941 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    16.941    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472/CO[3]
                         net (fo=1, routed)           0.000    17.055    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471/CO[3]
                         net (fo=13, routed)          1.446    18.615    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.124    18.739 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473/O
                         net (fo=1, routed)           0.000    18.739    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.140 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456/CO[3]
                         net (fo=13, routed)          1.423    20.563    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464/O
                         net (fo=1, routed)           0.000    20.687    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.067 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.067    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.184 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441/CO[3]
                         net (fo=13, routed)          1.187    22.371    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I0_O)        0.124    22.495 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455/O
                         net (fo=1, routed)           0.000    22.495    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.045 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    23.045    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.159 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    23.159    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.273 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426/CO[3]
                         net (fo=13, routed)          1.004    24.277    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.872 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    24.872    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.000    24.989    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411/CO[3]
                         net (fo=13, routed)          1.043    26.149    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.729 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402/CO[3]
                         net (fo=1, routed)           0.000    26.729    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.843 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.843    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.957 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396/CO[3]
                         net (fo=13, routed)          1.060    28.017    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    28.141 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410/O
                         net (fo=1, routed)           0.000    28.141    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    28.691    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.805    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381/CO[3]
                         net (fo=13, routed)          1.542    30.460    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.124    30.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385/O
                         net (fo=1, routed)           0.000    30.584    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.134 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366/CO[3]
                         net (fo=13, routed)          1.087    32.222    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366_n_0
    SLICE_X27Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380/O
                         net (fo=1, routed)           0.000    32.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    33.010    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351/CO[3]
                         net (fo=13, routed)          0.963    34.086    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365/O
                         net (fo=1, routed)           0.000    34.210    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.760 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000    34.760    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.874 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337/CO[3]
                         net (fo=1, routed)           0.000    34.874    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.988 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336/CO[3]
                         net (fo=13, routed)          1.221    36.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350/O
                         net (fo=1, routed)           0.000    36.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.883 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.883    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.997 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    36.997    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.111 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321/CO[3]
                         net (fo=13, routed)          1.112    38.223    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330/O
                         net (fo=1, routed)           0.000    38.347    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.897 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.897    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.011 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306/CO[3]
                         net (fo=13, routed)          1.061    40.072    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.766 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.766    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.880 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291/CO[3]
                         net (fo=13, routed)          1.329    42.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I0_O)        0.124    42.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301/O
                         net (fo=1, routed)           0.000    42.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.865 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.865    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.979 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276/CO[3]
                         net (fo=13, routed)          1.281    44.260    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124    44.384 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289/O
                         net (fo=1, routed)           0.000    44.384    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.782 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    44.782    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261/CO[3]
                         net (fo=13, routed)          0.996    46.006    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.124    46.130 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275/O
                         net (fo=1, routed)           0.000    46.130    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.680 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.680    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.902 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247/O[0]
                         net (fo=2, routed)           1.190    48.091    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247_n_7
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.299    48.390 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255/O
                         net (fo=1, routed)           0.000    48.390    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.940 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    48.940    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.054 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231/CO[3]
                         net (fo=13, routed)          1.224    50.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    50.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    50.972    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.194 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216/O[0]
                         net (fo=2, routed)           1.204    52.398    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216_n_7
    SLICE_X29Y60         LUT4 (Prop_lut4_I3_O)        0.299    52.697 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220/O
                         net (fo=1, routed)           0.000    52.697    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.247 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201/CO[3]
                         net (fo=14, routed)          1.455    54.702    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201_n_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.118    54.820 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212/O
                         net (fo=1, routed)           1.130    55.950    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    56.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    56.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.773 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    56.773    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186/CO[3]
                         net (fo=14, routed)          1.077    57.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    58.088 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197/O
                         net (fo=1, routed)           0.481    58.569    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    59.089 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    59.089    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.206 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.206    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171/CO[3]
                         net (fo=14, routed)          1.345    60.668    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    60.792 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180/O
                         net (fo=1, routed)           0.000    60.792    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.342 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    61.342    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156/CO[3]
                         net (fo=14, routed)          1.307    62.763    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    62.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165/O
                         net (fo=1, routed)           0.000    62.887    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.437 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    63.437    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.551 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137/CO[3]
                         net (fo=14, routed)          1.195    64.746    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.124    64.870 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150/O
                         net (fo=1, routed)           0.000    64.870    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    65.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.268    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    65.382    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.496 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117/CO[3]
                         net (fo=14, routed)          1.494    66.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.153    67.143 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128/O
                         net (fo=1, routed)           0.665    67.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    68.519 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    68.519    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.633 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    68.633    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.747 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97/CO[3]
                         net (fo=14, routed)          1.108    69.854    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.118    69.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108/O
                         net (fo=1, routed)           0.327    70.299    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    71.008 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    71.008    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.122 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.122    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.236 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73/CO[3]
                         net (fo=14, routed)          1.356    72.592    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    72.716 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82/O
                         net (fo=1, routed)           0.000    72.716    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.266 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.266    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.380 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38/CO[3]
                         net (fo=13, routed)          0.915    74.295    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38_n_0
    SLICE_X29Y55         LUT4 (Prop_lut4_I0_O)        0.124    74.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48/O
                         net (fo=1, routed)           0.000    74.419    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.969 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.083 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.083    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.197 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17/CO[3]
                         net (fo=13, routed)          0.954    76.151    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124    76.275 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0/O
                         net (fo=1, routed)           0.000    76.275    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.825 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    76.825    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.047 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_22/O[0]
                         net (fo=4, routed)           1.292    78.339    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_59_0[0]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.327    78.666 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88/O
                         net (fo=1, routed)           0.342    79.008    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.332    79.340 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57/O
                         net (fo=2, routed)           0.335    79.675    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    79.799 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_36__0/O
                         net (fo=2, routed)           0.695    80.493    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_11_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.124    80.617 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_32__0/O
                         net (fo=1, routed)           0.798    81.415    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_4
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    81.539 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11/O
                         net (fo=1, routed)           1.012    82.551    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    82.675 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3/O
                         net (fo=8, routed)           1.364    84.039    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.152    84.191 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[5]_i_1/O
                         net (fo=1, routed)           0.000    84.191    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[5]_i_1_n_0
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.487  1002.667    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[5]/C
                         clock pessimism              0.115  1002.781    
                         clock uncertainty          -15.000   987.781    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.075   987.856    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[5]
  -------------------------------------------------------------------
                         required time                        987.856    
                         arrival time                         -84.191    
  -------------------------------------------------------------------
                         slack                                903.665    

Slack (MET) :             903.672ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.183ns  (logic 29.181ns (35.945%)  route 52.002ns (64.055%))
  Logic Levels:           115  (CARRY4=77 LUT2=2 LUT3=6 LUT4=22 LUT6=8)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 1002.667 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.198    12.394    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.327    12.721 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523/O
                         net (fo=1, routed)           0.000    12.721    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.234 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    13.234    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_501/CO[2]
                         net (fo=13, routed)          0.527    13.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/ws_os_reg_0[3]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.310    14.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515/O
                         net (fo=1, routed)           0.000    14.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.850 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    14.850    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    14.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486/CO[3]
                         net (fo=13, routed)          1.189    16.267    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    16.391 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500/O
                         net (fo=1, routed)           0.000    16.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.941 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    16.941    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472/CO[3]
                         net (fo=1, routed)           0.000    17.055    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471/CO[3]
                         net (fo=13, routed)          1.446    18.615    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.124    18.739 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473/O
                         net (fo=1, routed)           0.000    18.739    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.140 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456/CO[3]
                         net (fo=13, routed)          1.423    20.563    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464/O
                         net (fo=1, routed)           0.000    20.687    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.067 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.067    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.184 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441/CO[3]
                         net (fo=13, routed)          1.187    22.371    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I0_O)        0.124    22.495 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455/O
                         net (fo=1, routed)           0.000    22.495    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.045 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    23.045    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.159 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    23.159    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.273 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426/CO[3]
                         net (fo=13, routed)          1.004    24.277    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.872 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    24.872    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.000    24.989    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411/CO[3]
                         net (fo=13, routed)          1.043    26.149    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.729 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402/CO[3]
                         net (fo=1, routed)           0.000    26.729    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.843 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.843    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.957 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396/CO[3]
                         net (fo=13, routed)          1.060    28.017    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    28.141 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410/O
                         net (fo=1, routed)           0.000    28.141    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    28.691    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.805    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381/CO[3]
                         net (fo=13, routed)          1.542    30.460    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.124    30.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385/O
                         net (fo=1, routed)           0.000    30.584    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.134 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366/CO[3]
                         net (fo=13, routed)          1.087    32.222    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366_n_0
    SLICE_X27Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380/O
                         net (fo=1, routed)           0.000    32.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    33.010    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351/CO[3]
                         net (fo=13, routed)          0.963    34.086    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365/O
                         net (fo=1, routed)           0.000    34.210    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.760 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000    34.760    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.874 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337/CO[3]
                         net (fo=1, routed)           0.000    34.874    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.988 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336/CO[3]
                         net (fo=13, routed)          1.221    36.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350/O
                         net (fo=1, routed)           0.000    36.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.883 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.883    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.997 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    36.997    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.111 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321/CO[3]
                         net (fo=13, routed)          1.112    38.223    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330/O
                         net (fo=1, routed)           0.000    38.347    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.897 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.897    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.011 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306/CO[3]
                         net (fo=13, routed)          1.061    40.072    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.766 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.766    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.880 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291/CO[3]
                         net (fo=13, routed)          1.329    42.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I0_O)        0.124    42.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301/O
                         net (fo=1, routed)           0.000    42.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.865 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.865    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.979 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276/CO[3]
                         net (fo=13, routed)          1.281    44.260    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124    44.384 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289/O
                         net (fo=1, routed)           0.000    44.384    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.782 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    44.782    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261/CO[3]
                         net (fo=13, routed)          0.996    46.006    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.124    46.130 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275/O
                         net (fo=1, routed)           0.000    46.130    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.680 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.680    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.902 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247/O[0]
                         net (fo=2, routed)           1.190    48.091    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247_n_7
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.299    48.390 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255/O
                         net (fo=1, routed)           0.000    48.390    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.940 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    48.940    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.054 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231/CO[3]
                         net (fo=13, routed)          1.224    50.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    50.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    50.972    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.194 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216/O[0]
                         net (fo=2, routed)           1.204    52.398    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216_n_7
    SLICE_X29Y60         LUT4 (Prop_lut4_I3_O)        0.299    52.697 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220/O
                         net (fo=1, routed)           0.000    52.697    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.247 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201/CO[3]
                         net (fo=14, routed)          1.455    54.702    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201_n_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.118    54.820 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212/O
                         net (fo=1, routed)           1.130    55.950    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    56.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    56.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.773 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    56.773    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186/CO[3]
                         net (fo=14, routed)          1.077    57.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    58.088 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197/O
                         net (fo=1, routed)           0.481    58.569    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    59.089 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    59.089    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.206 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.206    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171/CO[3]
                         net (fo=14, routed)          1.345    60.668    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    60.792 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180/O
                         net (fo=1, routed)           0.000    60.792    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.342 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    61.342    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156/CO[3]
                         net (fo=14, routed)          1.307    62.763    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    62.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165/O
                         net (fo=1, routed)           0.000    62.887    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.437 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    63.437    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.551 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137/CO[3]
                         net (fo=14, routed)          1.195    64.746    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.124    64.870 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150/O
                         net (fo=1, routed)           0.000    64.870    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    65.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.268    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    65.382    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.496 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117/CO[3]
                         net (fo=14, routed)          1.494    66.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.153    67.143 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128/O
                         net (fo=1, routed)           0.665    67.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    68.519 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    68.519    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.633 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    68.633    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.747 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97/CO[3]
                         net (fo=14, routed)          1.108    69.854    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.118    69.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108/O
                         net (fo=1, routed)           0.327    70.299    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    71.008 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    71.008    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.122 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.122    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.236 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73/CO[3]
                         net (fo=14, routed)          1.356    72.592    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    72.716 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82/O
                         net (fo=1, routed)           0.000    72.716    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.266 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.266    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.380 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38/CO[3]
                         net (fo=13, routed)          0.915    74.295    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38_n_0
    SLICE_X29Y55         LUT4 (Prop_lut4_I0_O)        0.124    74.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48/O
                         net (fo=1, routed)           0.000    74.419    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.969 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.083 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.083    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.197 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17/CO[3]
                         net (fo=13, routed)          0.954    76.151    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124    76.275 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0/O
                         net (fo=1, routed)           0.000    76.275    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.825 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    76.825    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.047 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_22/O[0]
                         net (fo=4, routed)           1.292    78.339    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_59_0[0]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.327    78.666 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88/O
                         net (fo=1, routed)           0.342    79.008    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.332    79.340 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57/O
                         net (fo=2, routed)           0.335    79.675    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    79.799 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_36__0/O
                         net (fo=2, routed)           0.695    80.493    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_11_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.124    80.617 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_32__0/O
                         net (fo=1, routed)           0.798    81.415    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_4
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    81.539 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11/O
                         net (fo=1, routed)           1.012    82.551    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    82.675 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3/O
                         net (fo=8, routed)           1.359    84.034    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.150    84.184 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[4]_i_1/O
                         net (fo=1, routed)           0.000    84.184    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[4]_i_1_n_0
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.487  1002.667    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[4]/C
                         clock pessimism              0.115  1002.781    
                         clock uncertainty          -15.000   987.781    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.075   987.856    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[4]
  -------------------------------------------------------------------
                         required time                        987.856    
                         arrival time                         -84.184    
  -------------------------------------------------------------------
                         slack                                903.672    

Slack (MET) :             903.705ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.106ns  (logic 29.155ns (35.947%)  route 51.951ns (64.053%))
  Logic Levels:           115  (CARRY4=77 LUT2=2 LUT3=6 LUT4=22 LUT6=8)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 1002.667 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.198    12.394    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.327    12.721 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523/O
                         net (fo=1, routed)           0.000    12.721    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.234 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    13.234    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_501/CO[2]
                         net (fo=13, routed)          0.527    13.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/ws_os_reg_0[3]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.310    14.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515/O
                         net (fo=1, routed)           0.000    14.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.850 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    14.850    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    14.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486/CO[3]
                         net (fo=13, routed)          1.189    16.267    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    16.391 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500/O
                         net (fo=1, routed)           0.000    16.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.941 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    16.941    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472/CO[3]
                         net (fo=1, routed)           0.000    17.055    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471/CO[3]
                         net (fo=13, routed)          1.446    18.615    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.124    18.739 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473/O
                         net (fo=1, routed)           0.000    18.739    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.140 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456/CO[3]
                         net (fo=13, routed)          1.423    20.563    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464/O
                         net (fo=1, routed)           0.000    20.687    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.067 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.067    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.184 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441/CO[3]
                         net (fo=13, routed)          1.187    22.371    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I0_O)        0.124    22.495 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455/O
                         net (fo=1, routed)           0.000    22.495    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.045 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    23.045    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.159 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    23.159    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.273 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426/CO[3]
                         net (fo=13, routed)          1.004    24.277    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.872 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    24.872    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.000    24.989    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411/CO[3]
                         net (fo=13, routed)          1.043    26.149    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.729 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402/CO[3]
                         net (fo=1, routed)           0.000    26.729    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.843 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.843    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.957 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396/CO[3]
                         net (fo=13, routed)          1.060    28.017    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    28.141 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410/O
                         net (fo=1, routed)           0.000    28.141    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    28.691    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.805    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381/CO[3]
                         net (fo=13, routed)          1.542    30.460    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.124    30.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385/O
                         net (fo=1, routed)           0.000    30.584    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.134 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366/CO[3]
                         net (fo=13, routed)          1.087    32.222    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366_n_0
    SLICE_X27Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380/O
                         net (fo=1, routed)           0.000    32.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    33.010    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351/CO[3]
                         net (fo=13, routed)          0.963    34.086    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365/O
                         net (fo=1, routed)           0.000    34.210    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.760 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000    34.760    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.874 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337/CO[3]
                         net (fo=1, routed)           0.000    34.874    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.988 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336/CO[3]
                         net (fo=13, routed)          1.221    36.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350/O
                         net (fo=1, routed)           0.000    36.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.883 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.883    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.997 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    36.997    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.111 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321/CO[3]
                         net (fo=13, routed)          1.112    38.223    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330/O
                         net (fo=1, routed)           0.000    38.347    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.897 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.897    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.011 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306/CO[3]
                         net (fo=13, routed)          1.061    40.072    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.766 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.766    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.880 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291/CO[3]
                         net (fo=13, routed)          1.329    42.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I0_O)        0.124    42.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301/O
                         net (fo=1, routed)           0.000    42.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.865 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.865    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.979 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276/CO[3]
                         net (fo=13, routed)          1.281    44.260    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124    44.384 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289/O
                         net (fo=1, routed)           0.000    44.384    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.782 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    44.782    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261/CO[3]
                         net (fo=13, routed)          0.996    46.006    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.124    46.130 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275/O
                         net (fo=1, routed)           0.000    46.130    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.680 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.680    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.902 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247/O[0]
                         net (fo=2, routed)           1.190    48.091    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247_n_7
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.299    48.390 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255/O
                         net (fo=1, routed)           0.000    48.390    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.940 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    48.940    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.054 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231/CO[3]
                         net (fo=13, routed)          1.224    50.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    50.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    50.972    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.194 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216/O[0]
                         net (fo=2, routed)           1.204    52.398    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216_n_7
    SLICE_X29Y60         LUT4 (Prop_lut4_I3_O)        0.299    52.697 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220/O
                         net (fo=1, routed)           0.000    52.697    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.247 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201/CO[3]
                         net (fo=14, routed)          1.455    54.702    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201_n_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.118    54.820 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212/O
                         net (fo=1, routed)           1.130    55.950    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    56.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    56.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.773 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    56.773    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186/CO[3]
                         net (fo=14, routed)          1.077    57.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    58.088 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197/O
                         net (fo=1, routed)           0.481    58.569    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    59.089 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    59.089    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.206 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.206    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171/CO[3]
                         net (fo=14, routed)          1.345    60.668    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    60.792 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180/O
                         net (fo=1, routed)           0.000    60.792    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.342 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    61.342    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156/CO[3]
                         net (fo=14, routed)          1.307    62.763    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    62.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165/O
                         net (fo=1, routed)           0.000    62.887    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.437 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    63.437    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.551 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137/CO[3]
                         net (fo=14, routed)          1.195    64.746    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.124    64.870 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150/O
                         net (fo=1, routed)           0.000    64.870    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    65.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.268    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    65.382    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.496 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117/CO[3]
                         net (fo=14, routed)          1.494    66.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.153    67.143 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128/O
                         net (fo=1, routed)           0.665    67.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    68.519 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    68.519    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.633 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    68.633    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.747 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97/CO[3]
                         net (fo=14, routed)          1.108    69.854    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.118    69.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108/O
                         net (fo=1, routed)           0.327    70.299    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    71.008 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    71.008    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.122 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.122    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.236 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73/CO[3]
                         net (fo=14, routed)          1.356    72.592    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    72.716 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82/O
                         net (fo=1, routed)           0.000    72.716    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.266 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.266    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.380 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38/CO[3]
                         net (fo=13, routed)          0.915    74.295    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38_n_0
    SLICE_X29Y55         LUT4 (Prop_lut4_I0_O)        0.124    74.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48/O
                         net (fo=1, routed)           0.000    74.419    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.969 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.083 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.083    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.197 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17/CO[3]
                         net (fo=13, routed)          0.954    76.151    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124    76.275 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0/O
                         net (fo=1, routed)           0.000    76.275    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.825 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    76.825    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.047 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_22/O[0]
                         net (fo=4, routed)           1.292    78.339    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_59_0[0]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.327    78.666 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88/O
                         net (fo=1, routed)           0.342    79.008    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.332    79.340 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57/O
                         net (fo=2, routed)           0.335    79.675    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    79.799 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_36__0/O
                         net (fo=2, routed)           0.695    80.493    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_11_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.124    80.617 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_32__0/O
                         net (fo=1, routed)           0.798    81.415    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_4
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    81.539 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11/O
                         net (fo=1, routed)           1.012    82.551    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    82.675 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3/O
                         net (fo=8, routed)           1.308    83.983    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.124    84.107 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[2]_i_1/O
                         net (fo=1, routed)           0.000    84.107    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[2]_i_1_n_0
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.487  1002.667    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[2]/C
                         clock pessimism              0.115  1002.781    
                         clock uncertainty          -15.000   987.781    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.031   987.812    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[2]
  -------------------------------------------------------------------
                         required time                        987.812    
                         arrival time                         -84.107    
  -------------------------------------------------------------------
                         slack                                903.705    

Slack (MET) :             903.720ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.135ns  (logic 29.184ns (35.970%)  route 51.951ns (64.030%))
  Logic Levels:           115  (CARRY4=77 LUT2=2 LUT3=6 LUT4=22 LUT6=8)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 1002.667 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.198    12.394    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.327    12.721 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523/O
                         net (fo=1, routed)           0.000    12.721    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.234 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    13.234    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_501/CO[2]
                         net (fo=13, routed)          0.527    13.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/ws_os_reg_0[3]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.310    14.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515/O
                         net (fo=1, routed)           0.000    14.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.850 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    14.850    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    14.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486/CO[3]
                         net (fo=13, routed)          1.189    16.267    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    16.391 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500/O
                         net (fo=1, routed)           0.000    16.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.941 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    16.941    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472/CO[3]
                         net (fo=1, routed)           0.000    17.055    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471/CO[3]
                         net (fo=13, routed)          1.446    18.615    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.124    18.739 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473/O
                         net (fo=1, routed)           0.000    18.739    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.140 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456/CO[3]
                         net (fo=13, routed)          1.423    20.563    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464/O
                         net (fo=1, routed)           0.000    20.687    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.067 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.067    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.184 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441/CO[3]
                         net (fo=13, routed)          1.187    22.371    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I0_O)        0.124    22.495 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455/O
                         net (fo=1, routed)           0.000    22.495    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.045 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    23.045    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.159 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    23.159    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.273 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426/CO[3]
                         net (fo=13, routed)          1.004    24.277    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.872 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    24.872    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.000    24.989    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411/CO[3]
                         net (fo=13, routed)          1.043    26.149    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.729 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402/CO[3]
                         net (fo=1, routed)           0.000    26.729    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.843 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.843    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.957 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396/CO[3]
                         net (fo=13, routed)          1.060    28.017    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    28.141 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410/O
                         net (fo=1, routed)           0.000    28.141    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    28.691    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.805    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381/CO[3]
                         net (fo=13, routed)          1.542    30.460    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.124    30.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385/O
                         net (fo=1, routed)           0.000    30.584    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.134 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366/CO[3]
                         net (fo=13, routed)          1.087    32.222    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366_n_0
    SLICE_X27Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380/O
                         net (fo=1, routed)           0.000    32.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    33.010    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351/CO[3]
                         net (fo=13, routed)          0.963    34.086    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365/O
                         net (fo=1, routed)           0.000    34.210    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.760 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000    34.760    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.874 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337/CO[3]
                         net (fo=1, routed)           0.000    34.874    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.988 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336/CO[3]
                         net (fo=13, routed)          1.221    36.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350/O
                         net (fo=1, routed)           0.000    36.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.883 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.883    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.997 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    36.997    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.111 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321/CO[3]
                         net (fo=13, routed)          1.112    38.223    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330/O
                         net (fo=1, routed)           0.000    38.347    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.897 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.897    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.011 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306/CO[3]
                         net (fo=13, routed)          1.061    40.072    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.766 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.766    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.880 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291/CO[3]
                         net (fo=13, routed)          1.329    42.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I0_O)        0.124    42.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301/O
                         net (fo=1, routed)           0.000    42.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.865 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.865    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.979 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276/CO[3]
                         net (fo=13, routed)          1.281    44.260    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124    44.384 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289/O
                         net (fo=1, routed)           0.000    44.384    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.782 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    44.782    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261/CO[3]
                         net (fo=13, routed)          0.996    46.006    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.124    46.130 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275/O
                         net (fo=1, routed)           0.000    46.130    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.680 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.680    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.902 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247/O[0]
                         net (fo=2, routed)           1.190    48.091    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247_n_7
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.299    48.390 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255/O
                         net (fo=1, routed)           0.000    48.390    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.940 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    48.940    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.054 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231/CO[3]
                         net (fo=13, routed)          1.224    50.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    50.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    50.972    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.194 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216/O[0]
                         net (fo=2, routed)           1.204    52.398    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216_n_7
    SLICE_X29Y60         LUT4 (Prop_lut4_I3_O)        0.299    52.697 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220/O
                         net (fo=1, routed)           0.000    52.697    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.247 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201/CO[3]
                         net (fo=14, routed)          1.455    54.702    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201_n_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.118    54.820 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212/O
                         net (fo=1, routed)           1.130    55.950    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    56.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    56.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.773 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    56.773    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186/CO[3]
                         net (fo=14, routed)          1.077    57.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    58.088 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197/O
                         net (fo=1, routed)           0.481    58.569    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    59.089 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    59.089    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.206 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.206    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171/CO[3]
                         net (fo=14, routed)          1.345    60.668    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    60.792 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180/O
                         net (fo=1, routed)           0.000    60.792    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.342 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    61.342    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156/CO[3]
                         net (fo=14, routed)          1.307    62.763    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    62.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165/O
                         net (fo=1, routed)           0.000    62.887    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.437 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    63.437    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.551 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137/CO[3]
                         net (fo=14, routed)          1.195    64.746    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.124    64.870 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150/O
                         net (fo=1, routed)           0.000    64.870    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    65.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.268    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    65.382    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.496 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117/CO[3]
                         net (fo=14, routed)          1.494    66.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.153    67.143 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128/O
                         net (fo=1, routed)           0.665    67.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    68.519 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    68.519    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.633 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    68.633    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.747 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97/CO[3]
                         net (fo=14, routed)          1.108    69.854    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.118    69.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108/O
                         net (fo=1, routed)           0.327    70.299    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    71.008 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    71.008    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.122 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.122    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.236 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73/CO[3]
                         net (fo=14, routed)          1.356    72.592    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    72.716 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82/O
                         net (fo=1, routed)           0.000    72.716    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.266 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.266    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.380 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38/CO[3]
                         net (fo=13, routed)          0.915    74.295    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38_n_0
    SLICE_X29Y55         LUT4 (Prop_lut4_I0_O)        0.124    74.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48/O
                         net (fo=1, routed)           0.000    74.419    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.969 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.083 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.083    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.197 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17/CO[3]
                         net (fo=13, routed)          0.954    76.151    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124    76.275 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0/O
                         net (fo=1, routed)           0.000    76.275    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.825 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    76.825    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.047 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_22/O[0]
                         net (fo=4, routed)           1.292    78.339    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_59_0[0]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.327    78.666 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88/O
                         net (fo=1, routed)           0.342    79.008    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.332    79.340 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57/O
                         net (fo=2, routed)           0.335    79.675    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    79.799 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_36__0/O
                         net (fo=2, routed)           0.695    80.493    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_11_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.124    80.617 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_32__0/O
                         net (fo=1, routed)           0.798    81.415    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_4
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    81.539 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11/O
                         net (fo=1, routed)           1.012    82.551    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    82.675 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3/O
                         net (fo=8, routed)           1.308    83.983    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.153    84.136 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[6]_i_1/O
                         net (fo=1, routed)           0.000    84.136    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[6]_i_1_n_0
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.487  1002.667    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X33Y32         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[6]/C
                         clock pessimism              0.115  1002.781    
                         clock uncertainty          -15.000   987.781    
    SLICE_X33Y32         FDCE (Setup_fdce_C_D)        0.075   987.856    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[6]
  -------------------------------------------------------------------
                         required time                        987.856    
                         arrival time                         -84.136    
  -------------------------------------------------------------------
                         slack                                903.720    

Slack (MET) :             903.831ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.063ns  (logic 29.155ns (35.966%)  route 51.908ns (64.034%))
  Logic Levels:           115  (CARRY4=77 LUT2=2 LUT3=6 LUT4=22 LUT6=8)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 1002.752 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.198    12.394    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.327    12.721 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523/O
                         net (fo=1, routed)           0.000    12.721    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.234 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    13.234    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_501/CO[2]
                         net (fo=13, routed)          0.527    13.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/ws_os_reg_0[3]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.310    14.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515/O
                         net (fo=1, routed)           0.000    14.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.850 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    14.850    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    14.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486/CO[3]
                         net (fo=13, routed)          1.189    16.267    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    16.391 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500/O
                         net (fo=1, routed)           0.000    16.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.941 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    16.941    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472/CO[3]
                         net (fo=1, routed)           0.000    17.055    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471/CO[3]
                         net (fo=13, routed)          1.446    18.615    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.124    18.739 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473/O
                         net (fo=1, routed)           0.000    18.739    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.140 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456/CO[3]
                         net (fo=13, routed)          1.423    20.563    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464/O
                         net (fo=1, routed)           0.000    20.687    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.067 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.067    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.184 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441/CO[3]
                         net (fo=13, routed)          1.187    22.371    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I0_O)        0.124    22.495 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455/O
                         net (fo=1, routed)           0.000    22.495    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.045 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    23.045    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.159 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    23.159    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.273 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426/CO[3]
                         net (fo=13, routed)          1.004    24.277    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.872 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    24.872    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.000    24.989    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411/CO[3]
                         net (fo=13, routed)          1.043    26.149    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.729 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402/CO[3]
                         net (fo=1, routed)           0.000    26.729    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.843 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.843    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.957 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396/CO[3]
                         net (fo=13, routed)          1.060    28.017    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    28.141 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410/O
                         net (fo=1, routed)           0.000    28.141    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    28.691    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.805    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381/CO[3]
                         net (fo=13, routed)          1.542    30.460    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.124    30.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385/O
                         net (fo=1, routed)           0.000    30.584    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.134 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366/CO[3]
                         net (fo=13, routed)          1.087    32.222    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366_n_0
    SLICE_X27Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380/O
                         net (fo=1, routed)           0.000    32.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    33.010    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351/CO[3]
                         net (fo=13, routed)          0.963    34.086    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365/O
                         net (fo=1, routed)           0.000    34.210    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.760 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000    34.760    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.874 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337/CO[3]
                         net (fo=1, routed)           0.000    34.874    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.988 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336/CO[3]
                         net (fo=13, routed)          1.221    36.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350/O
                         net (fo=1, routed)           0.000    36.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.883 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.883    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.997 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    36.997    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.111 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321/CO[3]
                         net (fo=13, routed)          1.112    38.223    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330/O
                         net (fo=1, routed)           0.000    38.347    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.897 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.897    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.011 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306/CO[3]
                         net (fo=13, routed)          1.061    40.072    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.766 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.766    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.880 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291/CO[3]
                         net (fo=13, routed)          1.329    42.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I0_O)        0.124    42.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301/O
                         net (fo=1, routed)           0.000    42.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.865 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.865    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.979 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276/CO[3]
                         net (fo=13, routed)          1.281    44.260    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124    44.384 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289/O
                         net (fo=1, routed)           0.000    44.384    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.782 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    44.782    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261/CO[3]
                         net (fo=13, routed)          0.996    46.006    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.124    46.130 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275/O
                         net (fo=1, routed)           0.000    46.130    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.680 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.680    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.902 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247/O[0]
                         net (fo=2, routed)           1.190    48.091    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247_n_7
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.299    48.390 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255/O
                         net (fo=1, routed)           0.000    48.390    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.940 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    48.940    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.054 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231/CO[3]
                         net (fo=13, routed)          1.224    50.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    50.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    50.972    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.194 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216/O[0]
                         net (fo=2, routed)           1.204    52.398    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216_n_7
    SLICE_X29Y60         LUT4 (Prop_lut4_I3_O)        0.299    52.697 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220/O
                         net (fo=1, routed)           0.000    52.697    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.247 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201/CO[3]
                         net (fo=14, routed)          1.455    54.702    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201_n_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.118    54.820 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212/O
                         net (fo=1, routed)           1.130    55.950    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    56.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    56.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.773 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    56.773    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186/CO[3]
                         net (fo=14, routed)          1.077    57.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    58.088 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197/O
                         net (fo=1, routed)           0.481    58.569    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    59.089 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    59.089    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.206 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.206    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171/CO[3]
                         net (fo=14, routed)          1.345    60.668    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    60.792 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180/O
                         net (fo=1, routed)           0.000    60.792    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.342 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    61.342    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156/CO[3]
                         net (fo=14, routed)          1.307    62.763    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    62.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165/O
                         net (fo=1, routed)           0.000    62.887    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.437 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    63.437    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.551 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137/CO[3]
                         net (fo=14, routed)          1.195    64.746    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.124    64.870 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150/O
                         net (fo=1, routed)           0.000    64.870    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    65.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.268    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    65.382    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.496 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117/CO[3]
                         net (fo=14, routed)          1.494    66.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.153    67.143 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128/O
                         net (fo=1, routed)           0.665    67.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    68.519 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    68.519    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.633 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    68.633    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.747 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97/CO[3]
                         net (fo=14, routed)          1.108    69.854    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.118    69.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108/O
                         net (fo=1, routed)           0.327    70.299    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    71.008 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    71.008    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.122 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.122    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.236 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73/CO[3]
                         net (fo=14, routed)          1.356    72.592    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    72.716 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82/O
                         net (fo=1, routed)           0.000    72.716    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.266 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.266    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.380 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38/CO[3]
                         net (fo=13, routed)          0.915    74.295    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38_n_0
    SLICE_X29Y55         LUT4 (Prop_lut4_I0_O)        0.124    74.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48/O
                         net (fo=1, routed)           0.000    74.419    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.969 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.083 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.083    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.197 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17/CO[3]
                         net (fo=13, routed)          0.954    76.151    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124    76.275 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0/O
                         net (fo=1, routed)           0.000    76.275    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.825 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    76.825    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.047 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_22/O[0]
                         net (fo=4, routed)           1.292    78.339    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_59_0[0]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.327    78.666 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88/O
                         net (fo=1, routed)           0.342    79.008    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.332    79.340 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57/O
                         net (fo=2, routed)           0.335    79.675    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    79.799 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_36__0/O
                         net (fo=2, routed)           0.695    80.493    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_11_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.124    80.617 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_32__0/O
                         net (fo=1, routed)           0.798    81.415    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_4
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    81.539 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11/O
                         net (fo=1, routed)           1.012    82.551    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    82.675 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3/O
                         net (fo=8, routed)           1.265    83.940    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_n_0
    SLICE_X31Y47         LUT4 (Prop_lut4_I1_O)        0.124    84.064 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[3]_i_1/O
                         net (fo=1, routed)           0.000    84.064    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[3]_i_1_n_0
    SLICE_X31Y47         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.572  1002.751    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X31Y47         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[3]/C
                         clock pessimism              0.115  1002.866    
                         clock uncertainty          -15.000   987.866    
    SLICE_X31Y47         FDCE (Setup_fdce_C_D)        0.029   987.895    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[3]
  -------------------------------------------------------------------
                         required time                        987.895    
                         arrival time                         -84.064    
  -------------------------------------------------------------------
                         slack                                903.831    

Slack (MET) :             903.849ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        81.091ns  (logic 29.183ns (35.988%)  route 51.908ns (64.012%))
  Logic Levels:           115  (CARRY4=77 LUT2=2 LUT3=6 LUT4=22 LUT6=8)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 1002.752 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.198    12.394    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.327    12.721 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523/O
                         net (fo=1, routed)           0.000    12.721    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_523_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.234 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502/CO[3]
                         net (fo=1, routed)           0.000    13.234    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_502_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_501/CO[2]
                         net (fo=13, routed)          0.527    13.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/ws_os_reg_0[3]
    SLICE_X33Y62         LUT4 (Prop_lut4_I0_O)        0.310    14.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515/O
                         net (fo=1, routed)           0.000    14.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_515_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.850 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492/CO[3]
                         net (fo=1, routed)           0.000    14.850    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_492_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.964 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487/CO[3]
                         net (fo=1, routed)           0.000    14.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_487_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.078 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486/CO[3]
                         net (fo=13, routed)          1.189    16.267    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_486_n_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124    16.391 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500/O
                         net (fo=1, routed)           0.000    16.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_500_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.941 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477/CO[3]
                         net (fo=1, routed)           0.000    16.941    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_477_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.055 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472/CO[3]
                         net (fo=1, routed)           0.000    17.055    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_472_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.169 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471/CO[3]
                         net (fo=13, routed)          1.446    18.615    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_471_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.124    18.739 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473/O
                         net (fo=1, routed)           0.000    18.739    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_473_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.140 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456/CO[3]
                         net (fo=13, routed)          1.423    20.563    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_456_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.124    20.687 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464/O
                         net (fo=1, routed)           0.000    20.687    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_464_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.067 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442/CO[3]
                         net (fo=1, routed)           0.000    21.067    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_442_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.184 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441/CO[3]
                         net (fo=13, routed)          1.187    22.371    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_441_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I0_O)        0.124    22.495 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455/O
                         net (fo=1, routed)           0.000    22.495    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_455_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.045 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432/CO[3]
                         net (fo=1, routed)           0.000    23.045    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_432_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.159 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    23.159    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_427_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.273 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426/CO[3]
                         net (fo=13, routed)          1.004    24.277    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_426_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    24.872 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417/CO[3]
                         net (fo=1, routed)           0.000    24.872    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_417_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412/CO[3]
                         net (fo=1, routed)           0.000    24.989    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_412_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411/CO[3]
                         net (fo=13, routed)          1.043    26.149    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_411_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.729 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402/CO[3]
                         net (fo=1, routed)           0.000    26.729    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_402_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.843 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397/CO[3]
                         net (fo=1, routed)           0.000    26.843    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_397_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.957 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396/CO[3]
                         net (fo=13, routed)          1.060    28.017    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_396_n_0
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.124    28.141 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410/O
                         net (fo=1, routed)           0.000    28.141    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_410_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.691 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387/CO[3]
                         net (fo=1, routed)           0.000    28.691    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_387_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.805 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.000    28.805    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_382_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.919 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381/CO[3]
                         net (fo=13, routed)          1.542    30.460    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_381_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I0_O)        0.124    30.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385/O
                         net (fo=1, routed)           0.000    30.584    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_385_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.134 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366/CO[3]
                         net (fo=13, routed)          1.087    32.222    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_366_n_0
    SLICE_X27Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380/O
                         net (fo=1, routed)           0.000    32.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_380_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    32.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_357_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    33.010    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_352_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.124 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351/CO[3]
                         net (fo=13, routed)          0.963    34.086    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_351_n_0
    SLICE_X28Y69         LUT4 (Prop_lut4_I0_O)        0.124    34.210 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365/O
                         net (fo=1, routed)           0.000    34.210    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_365_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.760 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000    34.760    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_342_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.874 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337/CO[3]
                         net (fo=1, routed)           0.000    34.874    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_337_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.988 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336/CO[3]
                         net (fo=13, routed)          1.221    36.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_336_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350/O
                         net (fo=1, routed)           0.000    36.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_350_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.883 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327/CO[3]
                         net (fo=1, routed)           0.000    36.883    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_327_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.997 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322/CO[3]
                         net (fo=1, routed)           0.000    36.997    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_322_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.111 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321/CO[3]
                         net (fo=13, routed)          1.112    38.223    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_321_n_0
    SLICE_X28Y67         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330/O
                         net (fo=1, routed)           0.000    38.347    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_330_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.897 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    38.897    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_307_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.011 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306/CO[3]
                         net (fo=13, routed)          1.061    40.072    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_306_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    40.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_297_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.766 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.766    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_292_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.880 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291/CO[3]
                         net (fo=13, routed)          1.329    42.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_291_n_0
    SLICE_X27Y64         LUT4 (Prop_lut4_I0_O)        0.124    42.333 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301/O
                         net (fo=1, routed)           0.000    42.333    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_301_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.865 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    42.865    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_277_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.979 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276/CO[3]
                         net (fo=13, routed)          1.281    44.260    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_276_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I0_O)        0.124    44.384 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289/O
                         net (fo=1, routed)           0.000    44.384    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_289_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.782 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267/CO[3]
                         net (fo=1, routed)           0.000    44.782    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_267_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    44.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_262_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.010 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261/CO[3]
                         net (fo=13, routed)          0.996    46.006    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_261_n_0
    SLICE_X29Y61         LUT4 (Prop_lut4_I0_O)        0.124    46.130 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275/O
                         net (fo=1, routed)           0.000    46.130    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_275_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.680 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    46.680    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_252_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.902 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247/O[0]
                         net (fo=2, routed)           1.190    48.091    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_247_n_7
    SLICE_X35Y61         LUT4 (Prop_lut4_I3_O)        0.299    48.390 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255/O
                         net (fo=1, routed)           0.000    48.390    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_255_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.940 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232/CO[3]
                         net (fo=1, routed)           0.000    48.940    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_232_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.054 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231/CO[3]
                         net (fo=13, routed)          1.224    50.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_231_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222/CO[3]
                         net (fo=1, routed)           0.000    50.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_222_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217/CO[3]
                         net (fo=1, routed)           0.000    50.972    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_217_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.194 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216/O[0]
                         net (fo=2, routed)           1.204    52.398    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_216_n_7
    SLICE_X29Y60         LUT4 (Prop_lut4_I3_O)        0.299    52.697 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220/O
                         net (fo=1, routed)           0.000    52.697    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_220_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.247 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201/CO[3]
                         net (fo=14, routed)          1.455    54.702    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_201_n_0
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.118    54.820 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212/O
                         net (fo=1, routed)           1.130    55.950    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_212_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    56.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    56.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_192_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.773 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000    56.773    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_187_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186/CO[3]
                         net (fo=14, routed)          1.077    57.964    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_186_n_0
    SLICE_X35Y57         LUT3 (Prop_lut3_I2_O)        0.124    58.088 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197/O
                         net (fo=1, routed)           0.481    58.569    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_197_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    59.089 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177/CO[3]
                         net (fo=1, routed)           0.000    59.089    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_177_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.206 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172/CO[3]
                         net (fo=1, routed)           0.000    59.206    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_172_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171/CO[3]
                         net (fo=14, routed)          1.345    60.668    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_171_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    60.792 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180/O
                         net (fo=1, routed)           0.000    60.792    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_180_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.342 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157/CO[3]
                         net (fo=1, routed)           0.000    61.342    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_157_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.456 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156/CO[3]
                         net (fo=14, routed)          1.307    62.763    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_156_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I0_O)        0.124    62.887 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165/O
                         net (fo=1, routed)           0.000    62.887    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_165_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.437 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138/CO[3]
                         net (fo=1, routed)           0.000    63.437    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_138_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.551 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137/CO[3]
                         net (fo=14, routed)          1.195    64.746    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_137_n_0
    SLICE_X31Y54         LUT4 (Prop_lut4_I0_O)        0.124    64.870 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150/O
                         net (fo=1, routed)           0.000    64.870    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_150_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    65.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    65.268    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_123_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.382 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118/CO[3]
                         net (fo=1, routed)           0.000    65.382    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_118_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.496 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117/CO[3]
                         net (fo=14, routed)          1.494    66.990    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_117_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.153    67.143 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128/O
                         net (fo=1, routed)           0.665    67.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_128_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    68.519 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    68.519    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_103_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.633 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98/CO[3]
                         net (fo=1, routed)           0.000    68.633    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_98_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.747 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97/CO[3]
                         net (fo=14, routed)          1.108    69.854    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_97_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I2_O)        0.118    69.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108/O
                         net (fo=1, routed)           0.327    70.299    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_108_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    71.008 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    71.008    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_79_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.122 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.122    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_74_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.236 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73/CO[3]
                         net (fo=14, routed)          1.356    72.592    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_73_n_0
    SLICE_X29Y53         LUT4 (Prop_lut4_I0_O)        0.124    72.716 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82/O
                         net (fo=1, routed)           0.000    72.716    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_82_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.266 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.266    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_39_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.380 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38/CO[3]
                         net (fo=13, routed)          0.915    74.295    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_38_n_0
    SLICE_X29Y55         LUT4 (Prop_lut4_I0_O)        0.124    74.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48/O
                         net (fo=1, routed)           0.000    74.419    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_48_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.969 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_18_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.083 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.083    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_23_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.197 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17/CO[3]
                         net (fo=13, routed)          0.954    76.151    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_17_n_0
    SLICE_X28Y56         LUT4 (Prop_lut4_I0_O)        0.124    76.275 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0/O
                         net (fo=1, routed)           0.000    76.275    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_21__0_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.825 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    76.825    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_7__0_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.047 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array_reg[7]_i_22/O[0]
                         net (fo=4, routed)           1.292    78.339    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_59_0[0]
    SLICE_X37Y53         LUT3 (Prop_lut3_I0_O)        0.327    78.666 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88/O
                         net (fo=1, routed)           0.342    79.008    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_88_n_0
    SLICE_X37Y54         LUT6 (Prop_lut6_I0_O)        0.332    79.340 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57/O
                         net (fo=2, routed)           0.335    79.675    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_57_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124    79.799 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_36__0/O
                         net (fo=2, routed)           0.695    80.493    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_11_0
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.124    80.617 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_32__0/O
                         net (fo=1, routed)           0.798    81.415    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_4
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124    81.539 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11/O
                         net (fo=1, routed)           1.012    82.551    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_11_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I2_O)        0.124    82.675 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3/O
                         net (fo=8, routed)           1.265    83.940    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_3_n_0
    SLICE_X31Y47         LUT4 (Prop_lut4_I1_O)        0.152    84.092 r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_1/O
                         net (fo=1, routed)           0.000    84.092    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array[7]_i_1_n_0
    SLICE_X31Y47         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.572  1002.751    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X31Y47         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[7]/C
                         clock pessimism              0.115  1002.866    
                         clock uncertainty          -15.000   987.866    
    SLICE_X31Y47         FDCE (Setup_fdce_C_D)        0.075   987.941    fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[7]
  -------------------------------------------------------------------
                         required time                        987.941    
                         arrival time                         -84.092    
  -------------------------------------------------------------------
                         slack                                903.849    

Slack (MET) :             905.697ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        79.152ns  (logic 30.313ns (38.297%)  route 48.839ns (61.703%))
  Logic Levels:           125  (CARRY4=91 LUT2=1 LUT3=6 LUT4=20 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 1002.659 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.195    12.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.327    12.718 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_352/O
                         net (fo=1, routed)           0.000    12.718    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_352_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.250 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.250    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.478 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_323/CO[2]
                         net (fo=13, routed)          0.861    14.339    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_323_n_1
    SLICE_X28Y60         LUT4 (Prop_lut4_I0_O)        0.313    14.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_338/O
                         net (fo=1, routed)           0.000    14.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_338_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.202 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    15.202    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_314_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    15.316    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_309_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_308/CO[3]
                         net (fo=13, routed)          1.335    16.765    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_308_n_0
    SLICE_X27Y60         LUT4 (Prop_lut4_I0_O)        0.124    16.889 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_320/O
                         net (fo=1, routed)           0.000    16.889    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_320_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.290 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.290    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_299_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_294/CO[3]
                         net (fo=1, routed)           0.000    17.404    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_294_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_293/CO[3]
                         net (fo=13, routed)          1.165    18.682    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_293_n_0
    SLICE_X27Y57         LUT4 (Prop_lut4_I0_O)        0.124    18.806 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_307/O
                         net (fo=1, routed)           0.000    18.806    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_307_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.356 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_284/CO[3]
                         net (fo=1, routed)           0.000    19.356    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_284_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.470 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_279/CO[3]
                         net (fo=1, routed)           0.000    19.470    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_279_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_278/CO[3]
                         net (fo=13, routed)          1.791    21.375    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_278_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124    21.499 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_292/O
                         net (fo=1, routed)           0.000    21.499    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_292_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.049 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_269/CO[3]
                         net (fo=1, routed)           0.000    22.049    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_269_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.163 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_264/CO[3]
                         net (fo=1, routed)           0.000    22.163    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_264_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.277 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_263/CO[3]
                         net (fo=13, routed)          1.060    23.337    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_263_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.917 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_254/CO[3]
                         net (fo=1, routed)           0.000    23.917    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_254_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.031 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.031    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_249_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.145 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_248/CO[3]
                         net (fo=13, routed)          1.133    25.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_248_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.402 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_262/O
                         net (fo=1, routed)           0.000    25.402    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_262_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.952 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_239/CO[3]
                         net (fo=1, routed)           0.000    25.952    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_239_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_234/CO[3]
                         net (fo=1, routed)           0.000    26.066    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_234_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_233/CO[3]
                         net (fo=13, routed)          1.147    27.327    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_233_n_0
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.124    27.451 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_247/O
                         net (fo=1, routed)           0.000    27.451    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_247_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.001 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.001    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_224_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_219/CO[3]
                         net (fo=1, routed)           0.000    28.115    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_219_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_218/CO[3]
                         net (fo=13, routed)          1.137    29.366    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_218_n_0
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124    29.490 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_232/O
                         net (fo=1, routed)           0.000    29.490    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_232_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.040 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_209/CO[3]
                         net (fo=1, routed)           0.000    30.040    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_209_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_204/CO[3]
                         net (fo=1, routed)           0.000    30.154    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_204_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_203/CO[3]
                         net (fo=13, routed)          1.148    31.416    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_203_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.124    31.540 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_217/O
                         net (fo=1, routed)           0.000    31.540    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_217_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_194/CO[3]
                         net (fo=1, routed)           0.000    32.073    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_194_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_189/CO[3]
                         net (fo=1, routed)           0.000    32.190    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_189_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.307 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_188/CO[3]
                         net (fo=13, routed)          1.114    33.421    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_188_n_0
    SLICE_X21Y41         LUT4 (Prop_lut4_I0_O)        0.124    33.545 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_202/O
                         net (fo=1, routed)           0.000    33.545    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_202_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.095 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.095    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_179_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.209 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_174_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_173/CO[3]
                         net (fo=13, routed)          1.308    35.631    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_173_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124    35.755 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_182/O
                         net (fo=1, routed)           0.000    35.755    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_182_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.305 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_159/CO[3]
                         net (fo=1, routed)           0.000    36.305    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_159_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_158/CO[3]
                         net (fo=13, routed)          1.075    37.494    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_158_n_0
    SLICE_X19Y38         LUT4 (Prop_lut4_I0_O)        0.124    37.618 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_172/O
                         net (fo=1, routed)           0.000    37.618    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_172_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.168 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.168    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_149_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.282 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.282    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_144_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.396 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_143/CO[3]
                         net (fo=13, routed)          0.915    39.311    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_143_n_0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124    39.435 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_157/O
                         net (fo=1, routed)           0.000    39.435    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_157_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.985 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    39.985    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_134_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.099 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_129/CO[3]
                         net (fo=1, routed)           0.000    40.099    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_129_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.213 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_128/CO[3]
                         net (fo=13, routed)          1.418    41.631    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_128_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124    41.755 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_137/O
                         net (fo=1, routed)           0.000    41.755    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_137_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.305 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_114/CO[3]
                         net (fo=1, routed)           0.000    42.305    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_114_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_113/CO[3]
                         net (fo=13, routed)          1.169    43.587    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_113_n_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124    43.711 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_127/O
                         net (fo=1, routed)           0.000    43.711    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_127_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.261 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_104/CO[3]
                         net (fo=1, routed)           0.000    44.261    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_104_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.375 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_99/CO[3]
                         net (fo=1, routed)           0.000    44.375    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_99_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.489 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_98/CO[3]
                         net (fo=13, routed)          1.034    45.523    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_98_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.103 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_89/CO[3]
                         net (fo=1, routed)           0.000    46.103    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_89_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.217 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.217    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_84_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.331 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_83/CO[3]
                         net (fo=13, routed)          1.127    47.458    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_83_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I0_O)        0.124    47.582 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_96/O
                         net (fo=1, routed)           0.000    47.582    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_96_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.962 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.962    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_74_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.079 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.079    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_69_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_68/CO[3]
                         net (fo=13, routed)          1.339    49.535    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_68_n_0
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.124    49.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_82/O
                         net (fo=1, routed)           0.000    49.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_82_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.192 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    50.192    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_54_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.309 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    50.309    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_49_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.426 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_48/CO[3]
                         net (fo=13, routed)          1.345    51.772    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_48_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I0_O)        0.124    51.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_62/O
                         net (fo=1, routed)           0.000    51.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_62_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.446 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.446    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_30_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.560 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.560    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_25_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.674 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          1.125    53.799    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_24_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I0_O)        0.124    53.923 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_33/O
                         net (fo=1, routed)           0.000    53.923    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_33_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.473 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.473    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_8_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.587 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_7/CO[3]
                         net (fo=14, routed)          1.381    55.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_7_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.124    56.093 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_40/O
                         net (fo=1, routed)           0.910    57.003    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_40_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.510 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.510    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_18_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.624 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.624    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_6_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.738 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_4__0/CO[3]
                         net (fo=15, routed)          1.214    58.952    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[9]
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.118    59.070 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_63/O
                         net (fo=1, routed)           0.585    59.655    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_63_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    60.364 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.364    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_35_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.478 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.478    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_13_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.592 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_5/CO[3]
                         net (fo=15, routed)          1.097    61.689    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[8]
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.124    61.813 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_53/O
                         net (fo=1, routed)           0.000    61.813    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_53_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_30_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.463    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_10_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.580 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_6__0/CO[3]
                         net (fo=15, routed)          1.137    63.718    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[7]
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.124    63.842 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_57/O
                         net (fo=1, routed)           0.000    63.842    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_57_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.392 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.392    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_35_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.506    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_15_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.620 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_7/CO[3]
                         net (fo=15, routed)          1.182    65.802    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[6]
    SLICE_X15Y44         LUT5 (Prop_lut5_I0_O)        0.124    65.926 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    65.926    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_61_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.476 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.476    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_40_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.590 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.590    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_20_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.704 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_8__0/CO[3]
                         net (fo=15, routed)          1.608    68.312    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[5]
    SLICE_X33Y45         LUT3 (Prop_lut3_I2_O)        0.120    68.432 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_62/O
                         net (fo=1, routed)           1.158    69.590    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_62_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_45_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.414 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.414    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_25_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.528 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_9__0/CO[3]
                         net (fo=15, routed)          1.659    72.187    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[4]
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.152    72.339 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_49/O
                         net (fo=1, routed)           0.690    73.029    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_49_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    73.744 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.744    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_29_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    73.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_10__0_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_6__0/CO[3]
                         net (fo=15, routed)          1.048    75.021    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[3]
    SLICE_X29Y49         LUT5 (Prop_lut5_I0_O)        0.124    75.145 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_56/O
                         net (fo=1, routed)           0.000    75.145    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_56_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.695 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.001    75.695    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_34_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.809 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_15_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.923 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_7__0/CO[3]
                         net (fo=14, routed)          1.232    77.156    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[2]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124    77.280 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_43__0/O
                         net (fo=1, routed)           0.000    77.280    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_43__0_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.812 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.812    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_20_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.926 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_8__0/CO[3]
                         net (fo=14, routed)          1.117    79.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[1]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.124    79.167 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    79.167    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_63_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.717 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.717    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_44_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.831 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.831    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_25_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.059 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_9__0/CO[2]
                         net (fo=1, routed)           0.800    80.859    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[0]
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.313    81.172 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    81.172    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_5__0_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.704 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    81.704    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_1__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.818 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    81.819    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.153 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    82.153    fpga_i/mat_mul_system_0/inst/a_ram/D[9]
    SLICE_X33Y50         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.480  1002.659    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X33Y50         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[9]/C
                         clock pessimism              0.129  1002.788    
                         clock uncertainty          -15.000   987.788    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.062   987.850    fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        987.850    
                         arrival time                         -82.153    
  -------------------------------------------------------------------
                         slack                                905.697    

Slack (MET) :             905.808ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/ws_os_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        79.041ns  (logic 30.202ns (38.211%)  route 48.839ns (61.789%))
  Logic Levels:           125  (CARRY4=91 LUT2=1 LUT3=6 LUT4=20 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 1002.659 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.707     3.001    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X59Y63         FDRE                                         r  fpga_i/mat_mul_system_0/inst/ws_os_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.419     3.420 r  fpga_i/mat_mul_system_0/inst/ws_os_reg/Q
                         net (fo=6038, routed)        4.560     7.980    fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/w_ram_addr_bias
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.299     8.279 f  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/critical_conditon_array_reg[0]_i_2/O
                         net (fo=8, routed)           0.894     9.173    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_1
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.297 f  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361/O
                         net (fo=9, routed)           0.493     9.789    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_361_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.913 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339/O
                         net (fo=27, routed)          1.130    11.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_339_n_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I2_O)        0.153    11.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348/O
                         net (fo=4, routed)           1.195    12.391    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_348_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I0_O)        0.327    12.718 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_352/O
                         net (fo=1, routed)           0.000    12.718    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_352_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.250 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324/CO[3]
                         net (fo=1, routed)           0.000    13.250    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_324_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.478 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_323/CO[2]
                         net (fo=13, routed)          0.861    14.339    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_323_n_1
    SLICE_X28Y60         LUT4 (Prop_lut4_I0_O)        0.313    14.652 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_338/O
                         net (fo=1, routed)           0.000    14.652    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_338_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.202 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    15.202    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_314_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.316 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    15.316    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_309_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.430 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_308/CO[3]
                         net (fo=13, routed)          1.335    16.765    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_308_n_0
    SLICE_X27Y60         LUT4 (Prop_lut4_I0_O)        0.124    16.889 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_320/O
                         net (fo=1, routed)           0.000    16.889    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_320_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.290 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_299/CO[3]
                         net (fo=1, routed)           0.000    17.290    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_299_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_294/CO[3]
                         net (fo=1, routed)           0.000    17.404    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_294_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_293/CO[3]
                         net (fo=13, routed)          1.165    18.682    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_293_n_0
    SLICE_X27Y57         LUT4 (Prop_lut4_I0_O)        0.124    18.806 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_307/O
                         net (fo=1, routed)           0.000    18.806    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_307_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.356 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_284/CO[3]
                         net (fo=1, routed)           0.000    19.356    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_284_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.470 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_279/CO[3]
                         net (fo=1, routed)           0.000    19.470    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_279_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.584 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_278/CO[3]
                         net (fo=13, routed)          1.791    21.375    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_278_n_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124    21.499 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_292/O
                         net (fo=1, routed)           0.000    21.499    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_292_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.049 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_269/CO[3]
                         net (fo=1, routed)           0.000    22.049    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_269_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.163 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_264/CO[3]
                         net (fo=1, routed)           0.000    22.163    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_264_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.277 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_263/CO[3]
                         net (fo=13, routed)          1.060    23.337    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_263_n_0
    SLICE_X19Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.917 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_254/CO[3]
                         net (fo=1, routed)           0.000    23.917    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_254_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.031 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_249/CO[3]
                         net (fo=1, routed)           0.000    24.031    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_249_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.145 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_248/CO[3]
                         net (fo=13, routed)          1.133    25.278    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_248_n_0
    SLICE_X19Y44         LUT4 (Prop_lut4_I0_O)        0.124    25.402 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_262/O
                         net (fo=1, routed)           0.000    25.402    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_262_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.952 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_239/CO[3]
                         net (fo=1, routed)           0.000    25.952    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_239_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_234/CO[3]
                         net (fo=1, routed)           0.000    26.066    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_234_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_233/CO[3]
                         net (fo=13, routed)          1.147    27.327    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_233_n_0
    SLICE_X23Y45         LUT4 (Prop_lut4_I0_O)        0.124    27.451 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_247/O
                         net (fo=1, routed)           0.000    27.451    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_247_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.001 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_224/CO[3]
                         net (fo=1, routed)           0.000    28.001    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_224_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.115 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_219/CO[3]
                         net (fo=1, routed)           0.000    28.115    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_219_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_218/CO[3]
                         net (fo=13, routed)          1.137    29.366    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_218_n_0
    SLICE_X21Y44         LUT4 (Prop_lut4_I0_O)        0.124    29.490 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_232/O
                         net (fo=1, routed)           0.000    29.490    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_232_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.040 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_209/CO[3]
                         net (fo=1, routed)           0.000    30.040    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_209_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_204/CO[3]
                         net (fo=1, routed)           0.000    30.154    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_204_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_203/CO[3]
                         net (fo=13, routed)          1.148    31.416    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_203_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.124    31.540 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_217/O
                         net (fo=1, routed)           0.000    31.540    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_217_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.073 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_194/CO[3]
                         net (fo=1, routed)           0.000    32.073    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_194_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.190 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_189/CO[3]
                         net (fo=1, routed)           0.000    32.190    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_189_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.307 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_188/CO[3]
                         net (fo=13, routed)          1.114    33.421    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_188_n_0
    SLICE_X21Y41         LUT4 (Prop_lut4_I0_O)        0.124    33.545 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_202/O
                         net (fo=1, routed)           0.000    33.545    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_202_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.095 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_179/CO[3]
                         net (fo=1, routed)           0.000    34.095    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_179_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.209 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.209    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_174_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_173/CO[3]
                         net (fo=13, routed)          1.308    35.631    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_173_n_0
    SLICE_X21Y39         LUT4 (Prop_lut4_I0_O)        0.124    35.755 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_182/O
                         net (fo=1, routed)           0.000    35.755    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_182_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.305 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_159/CO[3]
                         net (fo=1, routed)           0.000    36.305    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_159_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_158/CO[3]
                         net (fo=13, routed)          1.075    37.494    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_158_n_0
    SLICE_X19Y38         LUT4 (Prop_lut4_I0_O)        0.124    37.618 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_172/O
                         net (fo=1, routed)           0.000    37.618    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_172_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.168 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.168    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_149_n_0
    SLICE_X19Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.282 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.282    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_144_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.396 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_143/CO[3]
                         net (fo=13, routed)          0.915    39.311    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_143_n_0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124    39.435 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_157/O
                         net (fo=1, routed)           0.000    39.435    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_157_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.985 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_134/CO[3]
                         net (fo=1, routed)           0.000    39.985    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_134_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.099 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_129/CO[3]
                         net (fo=1, routed)           0.000    40.099    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_129_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.213 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_128/CO[3]
                         net (fo=13, routed)          1.418    41.631    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_128_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I0_O)        0.124    41.755 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_137/O
                         net (fo=1, routed)           0.000    41.755    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_137_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.305 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_114/CO[3]
                         net (fo=1, routed)           0.000    42.305    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_114_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.419 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_113/CO[3]
                         net (fo=13, routed)          1.169    43.587    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_113_n_0
    SLICE_X7Y47          LUT4 (Prop_lut4_I0_O)        0.124    43.711 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_127/O
                         net (fo=1, routed)           0.000    43.711    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_127_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.261 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_104/CO[3]
                         net (fo=1, routed)           0.000    44.261    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_104_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.375 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_99/CO[3]
                         net (fo=1, routed)           0.000    44.375    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_99_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.489 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_98/CO[3]
                         net (fo=13, routed)          1.034    45.523    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_98_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    46.103 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_89/CO[3]
                         net (fo=1, routed)           0.000    46.103    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_89_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.217 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_84/CO[3]
                         net (fo=1, routed)           0.000    46.217    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_84_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.331 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_83/CO[3]
                         net (fo=13, routed)          1.127    47.458    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_83_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I0_O)        0.124    47.582 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_96/O
                         net (fo=1, routed)           0.000    47.582    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_96_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.962 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_74/CO[3]
                         net (fo=1, routed)           0.000    47.962    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_74_n_0
    SLICE_X6Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.079 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.079    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_69_n_0
    SLICE_X6Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.196 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_68/CO[3]
                         net (fo=13, routed)          1.339    49.535    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_68_n_0
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.124    49.659 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_82/O
                         net (fo=1, routed)           0.000    49.659    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_82_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.192 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    50.192    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_54_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.309 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    50.309    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_49_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.426 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_48/CO[3]
                         net (fo=13, routed)          1.345    51.772    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_48_n_0
    SLICE_X9Y45          LUT4 (Prop_lut4_I0_O)        0.124    51.896 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_62/O
                         net (fo=1, routed)           0.000    51.896    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_62_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.446 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.446    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_30_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.560 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.560    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_25_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.674 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          1.125    53.799    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_24_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I0_O)        0.124    53.923 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_33/O
                         net (fo=1, routed)           0.000    53.923    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_33_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.473 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.473    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_8_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.587 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_7/CO[3]
                         net (fo=14, routed)          1.381    55.969    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_7_n_0
    SLICE_X24Y48         LUT3 (Prop_lut3_I2_O)        0.124    56.093 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_40/O
                         net (fo=1, routed)           0.910    57.003    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_40_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    57.510 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    57.510    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_18_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.624 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.624    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_6_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.738 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_4__0/CO[3]
                         net (fo=15, routed)          1.214    58.952    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[9]
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.118    59.070 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_63/O
                         net (fo=1, routed)           0.585    59.655    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_63_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    60.364 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.364    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_35_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.478 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.478    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_13_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.592 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_5/CO[3]
                         net (fo=15, routed)          1.097    61.689    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[8]
    SLICE_X12Y47         LUT5 (Prop_lut5_I0_O)        0.124    61.813 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_53/O
                         net (fo=1, routed)           0.000    61.813    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_53_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.346 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.346    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_30_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.463 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.463    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_10_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.580 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_6__0/CO[3]
                         net (fo=15, routed)          1.137    63.718    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[7]
    SLICE_X15Y47         LUT5 (Prop_lut5_I0_O)        0.124    63.842 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_57/O
                         net (fo=1, routed)           0.000    63.842    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_57_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.392 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.392    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_35_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.506 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.506    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_15_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.620 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_7/CO[3]
                         net (fo=15, routed)          1.182    65.802    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[6]
    SLICE_X15Y44         LUT5 (Prop_lut5_I0_O)        0.124    65.926 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_61/O
                         net (fo=1, routed)           0.000    65.926    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_61_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.476 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.476    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_40_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.590 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.590    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_20_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.704 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_8__0/CO[3]
                         net (fo=15, routed)          1.608    68.312    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[5]
    SLICE_X33Y45         LUT3 (Prop_lut3_I2_O)        0.120    68.432 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_62/O
                         net (fo=1, routed)           1.158    69.590    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[7]_i_62_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    70.300 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.300    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_45_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.414 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    70.414    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_25_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.528 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_9__0/CO[3]
                         net (fo=15, routed)          1.659    72.187    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[4]
    SLICE_X33Y46         LUT3 (Prop_lut3_I2_O)        0.152    72.339 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_49/O
                         net (fo=1, routed)           0.690    73.029    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_49_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    73.744 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.744    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_29_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.858 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    73.858    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_10__0_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.972 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_6__0/CO[3]
                         net (fo=15, routed)          1.048    75.021    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[3]
    SLICE_X29Y49         LUT5 (Prop_lut5_I0_O)        0.124    75.145 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_56/O
                         net (fo=1, routed)           0.000    75.145    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_56_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.695 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           0.001    75.695    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_34_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.809 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.809    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_15_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.923 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_7__0/CO[3]
                         net (fo=14, routed)          1.232    77.156    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[2]
    SLICE_X28Y51         LUT4 (Prop_lut4_I0_O)        0.124    77.280 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_43__0/O
                         net (fo=1, routed)           0.000    77.280    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_43__0_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.812 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.812    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_20_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.926 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_8__0/CO[3]
                         net (fo=14, routed)          1.117    79.043    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[1]
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.124    79.167 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_63/O
                         net (fo=1, routed)           0.000    79.167    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_63_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.717 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    79.717    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_44_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.831 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.831    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_25_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.059 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_9__0/CO[2]
                         net (fo=1, routed)           0.800    80.859    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_addr1[0]
    SLICE_X33Y48         LUT3 (Prop_lut3_I2_O)        0.313    81.172 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    81.172    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[3]_i_5__0_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    81.704 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    81.704    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[3]_i_1__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.818 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    81.819    fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[7]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    82.042 r  fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg_reg[9]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    82.042    fpga_i/mat_mul_system_0/inst/a_ram/D[8]
    SLICE_X33Y50         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.480  1002.659    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X33Y50         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[8]/C
                         clock pessimism              0.129  1002.788    
                         clock uncertainty          -15.000   987.788    
    SLICE_X33Y50         FDCE (Setup_fdce_C_D)        0.062   987.850    fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        987.850    
                         arrival time                         -82.042    
  -------------------------------------------------------------------
                         slack                                905.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.511%)  route 0.157ns (51.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.551     0.887    fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y91         FDRE                                         r  fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[98]/Q
                         net (fo=1, routed)           0.157     1.192    fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[37]
    SLICE_X49Y90         FDRE                                         r  fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.823     1.189    fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y90         FDRE                                         r  fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.022     1.176    fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][98]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.551     0.887    fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y91         FDRE                                         r  fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[96]/Q
                         net (fo=1, routed)           0.156     1.191    fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[35]
    SLICE_X49Y90         FDRE                                         r  fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.823     1.189    fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y90         FDRE                                         r  fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.018     1.172    fpga_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.153%)  route 0.210ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.638     0.974    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLICE_X48Y101        FDRE                                         r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i_reg[2]/Q
                         net (fo=2, routed)           0.210     1.325    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1144]_0[2]
    SLICE_X52Y102        FDRE                                         r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.907     1.273    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X52Y102        FDRE                                         r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[2]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y102        FDRE (Hold_fdre_C_D)         0.071     1.305    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1036]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.360%)  route 0.227ns (61.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.550     0.886    fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X53Y60         FDRE                                         r  fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1036]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1036]/Q
                         net (fo=1, routed)           0.227     1.253    fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[11]
    SLICE_X47Y60         FDRE                                         r  fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.822     1.188    fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X47Y60         FDRE                                         r  fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.070     1.223    fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.559%)  route 0.181ns (46.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.543     0.879    fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y70         FDRE                                         r  fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[49]/Q
                         net (fo=1, routed)           0.181     1.224    fpga_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[160]
    SLICE_X49Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.269 r  fpga_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][49]_i_1/O
                         net (fo=1, routed)           0.000     1.269    fpga_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][49]
    SLICE_X49Y71         FDRE                                         r  fpga_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.812     1.178    fpga_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y71         FDRE                                         r  fpga_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][49]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.092     1.235    fpga_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][49]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1054]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.370%)  route 0.226ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.550     0.886    fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X52Y61         FDRE                                         r  fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1054]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i_reg[1054]/Q
                         net (fo=1, routed)           0.226     1.253    fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[29]
    SLICE_X49Y60         FDRE                                         r  fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.822     1.188    fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X49Y60         FDRE                                         r  fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.066     1.219    fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1062]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.550     0.886    fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X47Y67         FDRE                                         r  fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1062]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1062]/Q
                         net (fo=1, routed)           0.056     1.082    fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X46Y67         RAMD32                                       r  fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.816     1.182    fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X46Y67         RAMD32                                       r  fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.283     0.899    
    SLICE_X46Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.046    fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.131%)  route 0.249ns (51.869%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.557     0.893    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X45Y97         FDRE                                         r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf_reg[1][10]/Q
                         net (fo=1, routed)           0.199     1.232    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg_reg[40][6]
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[10]_i_3/O
                         net (fo=1, routed)           0.050     1.328    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[10]_i_3_n_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.373 r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.373    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/f_muxhot_return[10]
    SLICE_X45Y100        FDRE                                         r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.911     1.277    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X45Y100        FDRE                                         r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[10]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/A_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.288%)  route 0.224ns (57.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.555     0.891    fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y62         FDRE                                         r  fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[4].bram_wrdata_int_reg[4]/Q
                         net (fo=1, routed)           0.224     1.278    fpga_i/A_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y13         RAMB36E1                                     r  fpga_i/A_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.858     1.224    fpga_i/A_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  fpga_i/A_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.943    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.239    fpga_i/A_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 fpga_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.554     0.890    fpga_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y91         FDRE                                         r  fpga_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  fpga_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]/Q
                         net (fo=4, routed)           0.262     1.279    fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIB0
    SLICE_X50Y87         RAMD32                                       r  fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.816     1.182    fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X50Y87         RAMD32                                       r  fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.240    fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y0   fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X1Y0   fpga_i/mat_mul_system_0/inst/a_ram/genblk2[2].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X1Y4   fpga_i/mat_mul_system_0/inst/a_ram/genblk2[3].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X1Y8   fpga_i/mat_mul_system_0/inst/a_ram/genblk2[4].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y10  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[5].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y14  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[6].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y18  fpga_i/mat_mul_system_0/inst/a_ram/genblk2[7].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X4Y2   fpga_i/mat_mul_system_0/inst/w_ram/genblk2[0].ram_/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X3Y2   fpga_i/mat_mul_system_0/inst/w_ram/genblk2[1].ram_/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X10Y11  fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_10_10/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X10Y11  fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X8Y1    fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X10Y11  fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         500.000     498.750    SLICE_X10Y11  fpga_i/mat_mul_system_0/inst/o_ram/genblk1[0].ram_/mem_reg_0_127_10_10/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      974.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             974.790ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.677ns  (logic 0.518ns (5.353%)  route 9.159ns (94.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 1002.875 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.837     3.131    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X2Y41          FDRE                                         r  fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     3.649 f  fpga_i/mat_mul_system_0/inst/internal_reset_reg/Q
                         net (fo=364, routed)         9.159    12.808    fpga_i/mat_mul_system_0/inst/w_ram/mem_reg_0
    SLICE_X107Y14        FDCE                                         f  fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.695  1002.874    fpga_i/mat_mul_system_0/inst/w_ram/clk
    SLICE_X107Y14        FDCE                                         r  fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[7]/C
                         clock pessimism              0.129  1003.003    
                         clock uncertainty          -15.000   988.003    
    SLICE_X107Y14        FDCE (Recov_fdce_C_CLR)     -0.405   987.598    fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        987.598    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                974.790    

Slack (MET) :             974.902ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.655ns  (logic 0.518ns (5.365%)  route 9.137ns (94.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 1002.878 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.837     3.131    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X2Y41          FDRE                                         r  fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     3.649 f  fpga_i/mat_mul_system_0/inst/internal_reset_reg/Q
                         net (fo=364, routed)         9.137    12.786    fpga_i/mat_mul_system_0/inst/w_ram/mem_reg_0
    SLICE_X108Y10        FDCE                                         f  fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.698  1002.878    fpga_i/mat_mul_system_0/inst/w_ram/clk
    SLICE_X108Y10        FDCE                                         r  fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[5]/C
                         clock pessimism              0.129  1003.006    
                         clock uncertainty          -15.000   988.006    
    SLICE_X108Y10        FDCE (Recov_fdce_C_CLR)     -0.319   987.687    fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        987.687    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                974.902    

Slack (MET) :             975.146ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/critical_conditon_array_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 0.518ns (5.694%)  route 8.579ns (94.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 1002.651 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.837     3.131    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X2Y41          FDRE                                         r  fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     3.649 f  fpga_i/mat_mul_system_0/inst/internal_reset_reg/Q
                         net (fo=364, routed)         8.579    12.228    fpga_i/mat_mul_system_0/inst/a_ram/mem_reg_0
    SLICE_X51Y30         FDCE                                         f  fpga_i/mat_mul_system_0/inst/a_ram/critical_conditon_array_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.471  1002.650    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X51Y30         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/critical_conditon_array_reg_reg[5]/C
                         clock pessimism              0.129  1002.779    
                         clock uncertainty          -15.000   987.779    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.405   987.374    fpga_i/mat_mul_system_0/inst/a_ram/critical_conditon_array_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        987.374    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                975.146    

Slack (MET) :             975.298ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 0.518ns (5.646%)  route 8.656ns (94.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.837     3.131    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X2Y41          FDRE                                         r  fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     3.649 f  fpga_i/mat_mul_system_0/inst/internal_reset_reg/Q
                         net (fo=364, routed)         8.656    12.305    fpga_i/mat_mul_system_0/inst/w_ram/mem_reg_0
    SLICE_X107Y5         FDCE                                         f  fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.700  1002.879    fpga_i/mat_mul_system_0/inst/w_ram/clk
    SLICE_X107Y5         FDCE                                         r  fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[4]/C
                         clock pessimism              0.129  1003.008    
                         clock uncertainty          -15.000   988.008    
    SLICE_X107Y5         FDCE (Recov_fdce_C_CLR)     -0.405   987.603    fpga_i/mat_mul_system_0/inst/w_ram/critical_conditon_array_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        987.603    
                         arrival time                         -12.305    
  -------------------------------------------------------------------
                         slack                                975.298    

Slack (MET) :             975.309ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/a_ram/critical_conditon_array_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 0.518ns (5.674%)  route 8.612ns (94.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 1002.745 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.837     3.131    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X2Y41          FDRE                                         r  fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     3.649 f  fpga_i/mat_mul_system_0/inst/internal_reset_reg/Q
                         net (fo=364, routed)         8.612    12.261    fpga_i/mat_mul_system_0/inst/a_ram/mem_reg_0
    SLICE_X31Y35         FDCE                                         f  fpga_i/mat_mul_system_0/inst/a_ram/critical_conditon_array_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.566  1002.745    fpga_i/mat_mul_system_0/inst/a_ram/clk
    SLICE_X31Y35         FDCE                                         r  fpga_i/mat_mul_system_0/inst/a_ram/critical_conditon_array_reg_reg[6]/C
                         clock pessimism              0.230  1002.975    
                         clock uncertainty          -15.000   987.975    
    SLICE_X31Y35         FDCE (Recov_fdce_C_CLR)     -0.405   987.570    fpga_i/mat_mul_system_0/inst/a_ram/critical_conditon_array_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        987.570    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                975.309    

Slack (MET) :             975.441ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/buffer_/in_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.718ns (7.836%)  route 8.444ns (92.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.732     3.026    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.419     3.445 r  fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/Q
                         net (fo=5, routed)           0.448     3.893    fpga_i/mat_mul_system_0/inst/sys_control_/in_reg_reg[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I1_O)        0.299     4.192 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        7.997    12.188    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/buffer_/sys_reset
    SLICE_X103Y46        FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/buffer_/in_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.625  1002.805    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/buffer_/clk
    SLICE_X103Y46        FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/buffer_/in_reg_reg[12]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y46        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/buffer_/in_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                975.441    

Slack (MET) :             975.441ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/buffer_/in_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.718ns (7.836%)  route 8.444ns (92.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.732     3.026    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.419     3.445 r  fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/Q
                         net (fo=5, routed)           0.448     3.893    fpga_i/mat_mul_system_0/inst/sys_control_/in_reg_reg[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I1_O)        0.299     4.192 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        7.997    12.188    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/buffer_/sys_reset
    SLICE_X103Y46        FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/buffer_/in_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.625  1002.805    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/buffer_/clk
    SLICE_X103Y46        FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/buffer_/in_reg_reg[12]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y46        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/buffer_/in_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                975.441    

Slack (MET) :             975.441ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/buffer_/in_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.718ns (7.836%)  route 8.444ns (92.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 1002.805 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.732     3.026    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.419     3.445 r  fpga_i/mat_mul_system_0/inst/sys_exec_enable_reg/Q
                         net (fo=5, routed)           0.448     3.893    fpga_i/mat_mul_system_0/inst/sys_control_/in_reg_reg[0]
    SLICE_X61Y47         LUT2 (Prop_lut2_I1_O)        0.299     4.192 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        7.997    12.188    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/buffer_/sys_reset
    SLICE_X103Y46        FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/buffer_/in_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.625  1002.805    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/buffer_/clk
    SLICE_X103Y46        FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/buffer_/in_reg_reg[9]/C
                         clock pessimism              0.230  1003.034    
                         clock uncertainty          -15.000   988.034    
    SLICE_X103Y46        FDCE (Recov_fdce_C_CLR)     -0.405   987.629    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/buffer_/in_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        987.629    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                975.441    

Slack (MET) :             975.485ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/w_ram/write_addr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 0.518ns (5.858%)  route 8.325ns (94.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 1002.734 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.837     3.131    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X2Y41          FDRE                                         r  fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     3.649 f  fpga_i/mat_mul_system_0/inst/internal_reset_reg/Q
                         net (fo=364, routed)         8.325    11.974    fpga_i/mat_mul_system_0/inst/w_ram/mem_reg_0
    SLICE_X56Y47         FDCE                                         f  fpga_i/mat_mul_system_0/inst/w_ram/write_addr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.555  1002.734    fpga_i/mat_mul_system_0/inst/w_ram/clk
    SLICE_X56Y47         FDCE                                         r  fpga_i/mat_mul_system_0/inst/w_ram/write_addr_reg_reg[0]/C
                         clock pessimism              0.129  1002.863    
                         clock uncertainty          -15.000   987.863    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.405   987.458    fpga_i/mat_mul_system_0/inst/w_ram/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        987.458    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                975.485    

Slack (MET) :             975.485ns  (required time - arrival time)
  Source:                 fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/w_ram/write_addr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_0 rise@1000.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 0.518ns (5.858%)  route 8.325ns (94.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 1002.734 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.837     3.131    fpga_i/mat_mul_system_0/inst/clk
    SLICE_X2Y41          FDRE                                         r  fpga_i/mat_mul_system_0/inst/internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     3.649 f  fpga_i/mat_mul_system_0/inst/internal_reset_reg/Q
                         net (fo=364, routed)         8.325    11.974    fpga_i/mat_mul_system_0/inst/w_ram/mem_reg_0
    SLICE_X56Y47         FDCE                                         f  fpga_i/mat_mul_system_0/inst/w_ram/write_addr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  1001.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.555  1002.734    fpga_i/mat_mul_system_0/inst/w_ram/clk
    SLICE_X56Y47         FDCE                                         r  fpga_i/mat_mul_system_0/inst/w_ram/write_addr_reg_reg[1]/C
                         clock pessimism              0.129  1002.863    
                         clock uncertainty          -15.000   987.863    
    SLICE_X56Y47         FDCE (Recov_fdce_C_CLR)     -0.405   987.458    fpga_i/mat_mul_system_0/inst/w_ram/write_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        987.458    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                975.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.095%)  route 0.315ns (62.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.157     1.423    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/sys_reset
    SLICE_X60Y48         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.854     1.220    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/clk
    SLICE_X60Y48         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[12]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X60Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.341%)  route 0.372ns (66.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.213     1.479    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/sys_reset
    SLICE_X61Y49         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.854     1.220    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/clk
    SLICE_X61Y49         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[12]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X61Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.082%)  route 0.376ns (66.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.218     1.484    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/sys_reset
    SLICE_X60Y49         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.854     1.220    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/clk
    SLICE_X60Y49         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[15]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X60Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.082%)  route 0.376ns (66.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.218     1.484    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/sys_reset
    SLICE_X60Y49         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.854     1.220    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/clk
    SLICE_X60Y49         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[12]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X60Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.082%)  route 0.376ns (66.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.218     1.484    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/sys_reset
    SLICE_X60Y49         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.854     1.220    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/clk
    SLICE_X60Y49         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[15]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X60Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.976%)  route 0.624ns (77.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.465     1.731    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/sys_reset
    SLICE_X55Y52         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.846     1.212    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/clk
    SLICE_X55Y52         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[9]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.976%)  route 0.624ns (77.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.465     1.731    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/sys_reset
    SLICE_X55Y52         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.846     1.212    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/clk
    SLICE_X55Y52         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[14]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.090    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/buffer_w/in_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.610%)  route 0.384ns (67.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.226     1.492    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/sys_reset
    SLICE_X61Y45         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.853     1.219    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/clk
    SLICE_X61Y45         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[5]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X61Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.610%)  route 0.384ns (67.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.226     1.492    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/sys_reset
    SLICE_X61Y45         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.853     1.219    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/clk
    SLICE_X61Y45         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[6]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X61Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].buffer_w/in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.923%)  route 0.397ns (68.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.586     0.922    fpga_i/mat_mul_system_0/inst/sys_control_/clk
    SLICE_X61Y47         FDRE                                         r  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 f  fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg/Q
                         net (fo=5, routed)           0.158     1.221    fpga_i/mat_mul_system_0/inst/sys_control_/finish_reg_reg_n_0
    SLICE_X61Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  fpga_i/mat_mul_system_0/inst/sys_control_/in_reg[15]_i_2/O
                         net (fo=5489, routed)        0.238     1.504    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/sys_reset
    SLICE_X61Y46         FDCE                                         f  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.853     1.219    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/clk
    SLICE_X61Y46         FDCE                                         r  fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[6]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X61Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/buffer_w/in_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.660    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.469ns  (logic 0.124ns (5.022%)  route 2.345ns (94.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.345     2.345    fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.469 r  fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.469    fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X80Y91         FDRE                                         r  fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.544     2.723    fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X80Y91         FDRE                                         r  fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.045ns (4.447%)  route 0.967ns (95.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  fpga_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.967     0.967    fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.012 r  fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.012    fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X80Y91         FDRE                                         r  fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.851     1.217    fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X80Y91         FDRE                                         r  fpga_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 0.670ns (11.894%)  route 4.963ns (88.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.873     6.401    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.152     6.553 f  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           2.090     8.643    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y43         FDCE                                         f  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.572     2.751    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y43         FDCE                                         r  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 0.670ns (11.894%)  route 4.963ns (88.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.873     6.401    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.152     6.553 f  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           2.090     8.643    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y43         FDCE                                         f  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.572     2.751    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y43         FDCE                                         r  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 0.670ns (11.894%)  route 4.963ns (88.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.873     6.401    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.152     6.553 f  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           2.090     8.643    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X25Y43         FDCE                                         f  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.572     2.751    fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X25Y43         FDCE                                         r  fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.642ns (15.669%)  route 3.455ns (84.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.776     6.304    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y55         LUT1 (Prop_lut1_I0_O)        0.124     6.428 f  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.680     7.107    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y54         FDCE                                         f  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.541     2.720    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y54         FDCE                                         r  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.642ns (15.669%)  route 3.455ns (84.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.776     6.304    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y55         LUT1 (Prop_lut1_I0_O)        0.124     6.428 f  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.680     7.107    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y54         FDCE                                         f  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.541     2.720    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y54         FDCE                                         r  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.642ns (15.669%)  route 3.455ns (84.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.776     6.304    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y55         LUT1 (Prop_lut1_I0_O)        0.124     6.428 f  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.680     7.107    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y54         FDCE                                         f  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.541     2.720    fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y54         FDCE                                         r  fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 0.642ns (15.850%)  route 3.408ns (84.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.873     6.401    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.525 f  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.535     7.060    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y82         FDCE                                         f  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.517     2.696    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y82         FDCE                                         r  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 0.642ns (15.850%)  route 3.408ns (84.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.873     6.401    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.525 f  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.535     7.060    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y82         FDCE                                         f  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.517     2.696    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y82         FDCE                                         r  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 0.642ns (15.850%)  route 3.408ns (84.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.873     6.401    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y82         LUT1 (Prop_lut1_I0_O)        0.124     6.525 f  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.535     7.060    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y82         FDCE                                         f  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.517     2.696    fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y82         FDCE                                         r  fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.642ns (15.895%)  route 3.397ns (84.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.716     3.010    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.518     3.528 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          2.776     6.304    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     6.428 f  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.621     7.049    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y108        FDCE                                         f  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       1.653     2.832    fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y108        FDCE                                         r  fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.979%)  route 0.304ns (62.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.579     0.915    fpga_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y93         FDRE                                         r  fpga_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  fpga_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          0.304     1.359    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X66Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.404 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.404    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X66Y100        FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.935     1.301    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X66Y100        FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.941%)  route 0.373ns (64.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.188     1.268    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.497    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y98         FDCE                                         f  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.849     1.215    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y98         FDCE                                         r  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.941%)  route 0.373ns (64.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.188     1.268    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.497    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y98         FDCE                                         f  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.849     1.215    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y98         FDCE                                         r  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.941%)  route 0.373ns (64.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.188     1.268    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.313 f  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.184     1.497    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X64Y98         FDCE                                         f  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.849     1.215    fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X64Y98         FDCE                                         r  fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.215ns (33.431%)  route 0.428ns (66.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.188     1.268    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y98         LUT1 (Prop_lut1_I0_O)        0.051     1.319 f  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.240     1.559    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X65Y97         FDCE                                         f  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.849     1.215    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y97         FDCE                                         r  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.215ns (33.431%)  route 0.428ns (66.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.188     1.268    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y98         LUT1 (Prop_lut1_I0_O)        0.051     1.319 f  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.240     1.559    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X65Y97         FDCE                                         f  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.849     1.215    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y97         FDCE                                         r  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.215ns (33.431%)  route 0.428ns (66.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.188     1.268    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y98         LUT1 (Prop_lut1_I0_O)        0.051     1.319 f  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.240     1.559    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X65Y97         FDCE                                         f  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.849     1.215    fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y97         FDCE                                         r  fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.526%)  route 0.499ns (70.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.379     1.458    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.120     1.623    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y101        FDCE                                         f  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.934     1.300    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y101        FDCE                                         r  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.526%)  route 0.499ns (70.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.379     1.458    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.120     1.623    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y101        FDCE                                         f  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.934     1.300    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y101        FDCE                                         r  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.526%)  route 0.499ns (70.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.580     0.916    fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X66Y99         FDRE                                         r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=32, routed)          0.379     1.458    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X56Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.503 f  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.120     1.623    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X56Y101        FDCE                                         f  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fpga_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    fpga_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  fpga_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=21964, routed)       0.934     1.300    fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X56Y101        FDCE                                         r  fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





