{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.66986",
   "Default View_TopLeft":"3704,914",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_pl -pg 1 -lvl 10 -x 11290 -y 1250 -defaultsOSRD
preplace port lmk_clk1 -pg 1 -lvl 0 -x -217 -y 2030 -defaultsOSRD
preplace port lmk_clk2 -pg 1 -lvl 0 -x -217 -y 2130 -defaultsOSRD
preplace port sys_clk_ddr4 -pg 1 -lvl 0 -x -217 -y 2210 -defaultsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -217 -y 1530 -defaultsOSRD
preplace port adc0_clk -pg 1 -lvl 0 -x -217 -y 790 -defaultsOSRD
preplace port vin0_01 -pg 1 -lvl 0 -x -217 -y 1560 -defaultsOSRD
preplace port vin0_23 -pg 1 -lvl 0 -x -217 -y 1590 -defaultsOSRD
preplace port adc2_clk -pg 1 -lvl 0 -x -217 -y 820 -defaultsOSRD
preplace port vin2_01 -pg 1 -lvl 0 -x -217 -y 1620 -defaultsOSRD
preplace port vin2_23 -pg 1 -lvl 0 -x -217 -y 1650 -defaultsOSRD
preplace port dac0_clk -pg 1 -lvl 0 -x -217 -y 850 -defaultsOSRD
preplace port vout00 -pg 1 -lvl 10 -x 11290 -y 1490 -defaultsOSRD
preplace port vout02 -pg 1 -lvl 10 -x 11290 -y 1520 -defaultsOSRD
preplace port dac2_clk -pg 1 -lvl 0 -x -217 -y 880 -defaultsOSRD
preplace port vout20 -pg 1 -lvl 10 -x 11290 -y 1550 -defaultsOSRD
preplace port vout22 -pg 1 -lvl 10 -x 11290 -y 1580 -defaultsOSRD
preplace port port-id_ddr4_led -pg 1 -lvl 10 -x 11290 -y 1280 -defaultsOSRD
preplace portBus gpio_test -pg 1 -lvl 10 -x 11290 -y 2430 -defaultsOSRD
preplace portBus lmk_rst -pg 1 -lvl 10 -x 11290 -y 2530 -defaultsOSRD
preplace inst adc_path -pg 1 -lvl 4 -x 6088 -y 172 -defaultsOSRD
preplace inst clocktreeMTS -pg 1 -lvl 7 -x 10346 -y 1720 -defaultsOSRD
preplace inst dac_path -pg 1 -lvl 2 -x 520 -y 234 -defaultsOSRD
preplace inst reset_block -pg 1 -lvl 1 -x 13 -y 960 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 9 -x 11072 -y 1300 -defaultsOSRD
preplace inst irq_concat -pg 1 -lvl 4 -x 6088 -y 800 -defaultsOSRD
preplace inst ps8_axi_periph -pg 1 -lvl 6 -x 9808 -y 1070 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 8 -x 10733 -y 1270 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 3 -x 4982 -y 1500 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 4982 -y 1920 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -x 520 -y 1380 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 2 -x 520 -y 1274 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 9 -x 11072 -y 2530 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 9 -x 11072 -y 2430 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 9070 -y 1180 -defaultsOSRD
preplace netloc adc_control_1 1 3 5 5280 1490 NJ 1490 NJ 1490 NJ 1490 10490
preplace netloc adc_path_s2mm_introut 1 3 2 5260 -18 6240
preplace netloc clk_block_BUFG_O 1 0 9 -147 1070 190J 1060 NJ 1060 NJ 1060 NJ 1060 9430J 1290 NJ 1290 10550 1170 10880J
preplace netloc clk_block_clk_out2 1 0 8 -177 710 180 710 700 710 5190 700 NJ 700 NJ 700 NJ 700 10530
preplace netloc clocktreeMTS_interrupt 1 3 5 5290 920 6250J 820 NJ 820 NJ 820 10510
preplace netloc clocktreeMTS_locked 1 0 8 -137 810 180J 930 NJ 930 NJ 930 6280J 830 NJ 830 NJ 830 10500
preplace netloc dac_control_1 1 1 7 220 690 NJ 690 NJ 690 NJ 690 NJ 690 NJ 690 10520
preplace netloc dac_path_mm2s_introut 1 2 2 700 670 5230J
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 10 -167 254 170 74 NJ 74 5250 -28 6270 1300 NJ 1300 NJ 1300 10560 1160 NJ 1160 11250
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 10 -137 1080 170J 1040 NJ 1040 NJ 1040 NJ 1040 9470J 1280 9970J 1140 NJ 1140 NJ 1140 11260
preplace netloc ddr4_0_c0_init_calib_complete 1 9 1 11270J 1270n
preplace netloc reset_block_Res 1 1 8 NJ 940 NJ 940 NJ 940 6330J 840 NJ 840 NJ 840 NJ 840 10900
preplace netloc reset_block_peripheral_aresetn1 1 1 3 160 94 680 222 N
preplace netloc rst_ddr4_200M_peripheral_aresetn 1 1 8 170 680 NJ 680 5240 680 NJ 680 NJ 680 NJ 680 10540 1150 10890J
preplace netloc rst_ps8_100M_interconnect_aresetn 1 1 5 NJ 960 NJ 960 NJ 960 NJ 960 9500
preplace netloc rst_ps8_100M_peripheral_aresetn 1 1 6 200 980 710 980 5250 980 NJ 980 9450 1460 9980J
preplace netloc usp_rf_data_converter_0_irq 1 3 1 5240 770n
preplace netloc xlconcat_0_dout 1 4 1 6240 800n
preplace netloc xlconstant_0_dout 1 3 1 5160 1400n
preplace netloc xlconstant_1_dout 1 2 1 730 1300n
preplace netloc xlconstant_2_dout 1 2 1 670 1274n
preplace netloc xlslice_0_Dout 1 9 1 NJ 2530
preplace netloc xlslice_1_Dout 1 9 1 NJ 2430
preplace netloc zynq_ultra_ps_e_0_emio_gpio_o 1 1 8 220 84 NJ 84 5240 -48 NJ -48 9480 1470 9960 1870 NJ 1870 10890
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 -157 730 190 730 740 720 5220 710 6260 970 9490 1480 9970
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 -127 1090 210J 1050 NJ 1050 NJ 1050 NJ 1050 9420
preplace netloc clocktreeMTS_user_sysref 1 2 6 770 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 10490
preplace netloc ADC1_AXIS_1 1 3 1 5200 62n
preplace netloc ADC2_AXIS_1 1 3 1 5180 122n
preplace netloc S00_AXI_1 1 5 1 9460 930n
preplace netloc adc0_clk_1 1 0 3 NJ 790 NJ 790 720J
preplace netloc adc2_clk_1 1 0 3 NJ 820 NJ 820 690J
preplace netloc axi_interconnect_0_M00_AXI 1 2 3 750 -38 NJ -38 6340J
preplace netloc axi_interconnect_0_M01_AXI 1 2 6 650 -58 NJ -58 NJ -58 NJ -58 NJ -58 10590J
preplace netloc axi_interconnect_1_M00_AXI 1 4 1 6320 172n
preplace netloc axi_interconnect_1_M01_AXI 1 4 4 NJ 152 NJ 152 NJ 152 10580
preplace netloc dac0_clk_1 1 0 3 -197J 830 NJ 830 660J
preplace netloc dac2_clk_1 1 0 3 -187J 840 NJ 840 650J
preplace netloc dac_path_DAC0_AXIS 1 2 1 760 194n
preplace netloc dac_path_DAC1_AXIS 1 2 1 750 254n
preplace netloc ddr4_0_C0_DDR4 1 9 1 NJ 1250
preplace netloc lmk_clk1_1 1 0 7 NJ 2030 NJ 2030 NJ 2030 5270J 1660 NJ 1660 NJ 1660 NJ
preplace netloc lmk_clk2_1 1 0 7 -177J 1840 NJ 1840 NJ 1840 5190J 1680 NJ 1680 NJ 1680 NJ
preplace netloc ps8_axi_periph_M00_AXI 1 1 6 210 900 NJ 900 NJ 900 6300J 860 NJ 860 9970
preplace netloc ps8_axi_periph_M01_AXI 1 3 4 5270 890 6310J 870 NJ 870 9960
preplace netloc ps8_axi_periph_M02_AXI 1 2 5 770 910 NJ 910 6290J 850 NJ 850 9980
preplace netloc ps8_axi_periph_M03_AXI 1 3 4 5290 670 NJ 670 NJ 670 9990
preplace netloc ps8_axi_periph_M04_AXI 1 6 1 9990 1110n
preplace netloc smartconnect_0_M00_AXI 1 8 1 N 1270
preplace netloc sys_clk_ddr4_1 1 0 7 -137J 1850 NJ 1850 NJ 1850 5290J 1720 NJ 1720 NJ 1720 NJ
preplace netloc sysref_in_0_1 1 0 3 NJ 1530 NJ 1530 650J
preplace netloc usp_rf_data_converter_0_m01_axis 1 3 1 5210 142n
preplace netloc usp_rf_data_converter_0_m20_axis 1 3 1 5170 42n
preplace netloc usp_rf_data_converter_0_vout00 1 3 7 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 11260J
preplace netloc usp_rf_data_converter_0_vout02 1 3 7 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc usp_rf_data_converter_0_vout20 1 3 7 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 11260J
preplace netloc usp_rf_data_converter_0_vout22 1 3 7 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 11260J
preplace netloc vin0_01_1 1 0 3 -187J 1480 NJ 1480 NJ
preplace netloc vin0_23_1 1 0 3 -177J 1500 NJ 1500 NJ
preplace netloc vin2_01_1 1 0 3 -157J 1520 NJ 1520 NJ
preplace netloc vin2_23_1 1 0 3 -137J 1540 NJ 1540 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 5 3 9440J 1270 NJ 1270 10570
levelinfo -pg 1 -217 13 520 4982 6088 9070 9808 10346 10733 11072 11290
pagesize -pg 1 -db -bbox -sgen -350 -70 11430 2780
"
}
{
   "da_rf_converter_usp_cnt":"2"
}
