
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003493                       # Number of seconds simulated
sim_ticks                                  3492664815                       # Number of ticks simulated
final_tick                               529796714823                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168518                       # Simulator instruction rate (inst/s)
host_op_rate                                   212968                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291852                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889688                       # Number of bytes of host memory used
host_seconds                                 11967.24                       # Real time elapsed on the host
sim_insts                                  2016691272                       # Number of instructions simulated
sim_ops                                    2548640456                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        68736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       123904                       # Number of bytes read from this memory
system.physmem.bytes_read::total               196480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       129408                       # Number of bytes written to this memory
system.physmem.bytes_written::total            129408                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          537                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          968                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1535                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1011                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1011                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       586372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19680102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       513075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35475491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                56255040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       586372                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       513075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1099447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37051365                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37051365                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37051365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       586372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19680102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       513075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35475491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93306406                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8375696                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3159834                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2577932                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211937                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1344788                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1243773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326585                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9409                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3273967                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17167575                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3159834                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570358                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3722298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1103587                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        461105                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1593516                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8347316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.543691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4625018     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304686      3.65%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          457112      5.48%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316190      3.79%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223320      2.68%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217727      2.61%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          131011      1.57%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          280482      3.36%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791770     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8347316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377262                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.049689                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3367544                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       484699                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3553450                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51914                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        889701                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531942                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20557547                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        889701                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3555590                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48864                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       165518                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3413460                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274177                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19941826                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        113980                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93879                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27966215                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92817536                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92817536                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10767205                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3589                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818168                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829875                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11491                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       373341                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18585943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14834543                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6212310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19013391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8347316                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777163                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910396                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2968680     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1641949     19.67%     55.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1261798     15.12%     70.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       808885      9.69%     80.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       789744      9.46%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       393037      4.71%     94.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342353      4.10%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        62896      0.75%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77974      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8347316                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81141     71.73%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16032     14.17%     85.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15947     14.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12412644     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187432      1.26%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458571      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774188      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14834543                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.771142                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113120                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007625                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38159231                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24801721                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14424288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14947663                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46840                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       712301                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          622                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223603                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        889701                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25374                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4888                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18589373                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829875                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934373                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       244206                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14562169                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363022                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272374                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2119843                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070951                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756821                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.738622                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14430647                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14424288                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9346114                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26545414                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.722160                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352080                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6262971                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213453                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7457615                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.652858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2843783     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138888     28.68%     66.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805366     10.80%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452749      6.07%     83.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387687      5.20%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172915      2.32%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167451      2.25%     93.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111725      1.50%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377051      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7457615                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377051                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25669914                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38069037                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  28380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.837569                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.837569                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.193931                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.193931                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65398583                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20068001                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18894163                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8375696                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3063230                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2492376                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205967                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1312657                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1204993                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314258                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9197                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3388241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16747842                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3063230                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1519251                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3515949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1056715                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        517811                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1655493                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8269255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4753306     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          188251      2.28%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245189      2.97%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          371584      4.49%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          361035      4.37%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          275098      3.33%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164103      1.98%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          245995      2.97%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1664694     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8269255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365728                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.999576                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3501568                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       506851                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3386993                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26793                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        847049                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       518677                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20030799                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1172                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        847049                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3686843                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104719                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       130878                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3224183                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       275576                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19445129                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        119331                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86548                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27084268                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90567002                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90567002                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16793122                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10291145                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4102                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2303                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           783060                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1804101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       954897                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18736                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       362443                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18070013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14531164                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27246                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5909483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17990801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          619                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8269255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.757252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893649                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2860108     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1821770     22.03%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1191630     14.41%     71.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       796601      9.63%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       746534      9.03%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398848      4.82%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       292853      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88451      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72460      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8269255                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71164     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14746     14.35%     83.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16815     16.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12092285     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205253      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1640      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1435523      9.88%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       796463      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14531164                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.734920                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             102726                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007069                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37461555                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23983480                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14121283                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14633890                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49707                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       695124                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       243748                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        847049                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62135                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10157                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18073912                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1804101                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       954897                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2259                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7627                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125178                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241810                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14250918                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1351308                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280246                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2130283                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1994156                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            778975                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701461                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14125389                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14121283                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9069601                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25468783                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685983                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9837090                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12090223                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5983717                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209162                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7422206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148227                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2853338     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2139639     28.83%     67.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       785171     10.58%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       449511      6.06%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       376841      5.08%     88.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       193053      2.60%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       179660      2.42%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        78824      1.06%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366169      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7422206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9837090                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12090223                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1820126                       # Number of memory references committed
system.switch_cpus1.commit.loads              1108977                       # Number of loads committed
system.switch_cpus1.commit.membars               1640                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1733753                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10897983                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246686                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366169                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25129977                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36995378                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 106441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9837090                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12090223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9837090                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851440                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851440                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.174480                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.174480                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64136353                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19500949                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18502224                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3280                       # number of misc regfile writes
system.l2.replacements                           1535                       # number of replacements
system.l2.tagsinuse                      16383.948242                       # Cycle average of tags in use
system.l2.total_refs                           740814                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17919                       # Sample count of references to valid blocks.
system.l2.avg_refs                          41.342374                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           751.647551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.962315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    269.676221                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.972041                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    490.031578                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5471.631630                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9371.026906                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.045877                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000974                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.016460                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000853                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.029909                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.333962                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.571962                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         2768                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4417                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7185                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3331                       # number of Writeback hits
system.l2.Writeback_hits::total                  3331                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         2768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4417                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7185                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         2768                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4417                       # number of overall hits
system.l2.overall_hits::total                    7185                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          537                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          966                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1533                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          537                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          968                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1535                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          537                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          968                       # number of overall misses
system.l2.overall_misses::total                  1535                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       706822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     25082230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       571886                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     43884718                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        70245656                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       113047                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        113047                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       706822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     25082230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       571886                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     43997765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         70358703                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       706822                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     25082230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       571886                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     43997765                       # number of overall miss cycles
system.l2.overall_miss_latency::total        70358703                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8718                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3331                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3331                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3305                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8720                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3305                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8720                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.162481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.179454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175843                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.162481                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.179759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176032                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.162481                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.179759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176032                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44176.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46708.063315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        40849                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45429.314700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45822.345727                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 56523.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56523.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44176.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46708.063315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        40849                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45452.236570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45836.288599                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44176.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46708.063315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        40849                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45452.236570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45836.288599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1011                       # number of writebacks
system.l2.writebacks::total                      1011                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          966                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1533                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1535                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       613722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     21969211                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       491103                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     38249905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     61323941                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       101001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       101001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       613722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     21969211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       491103                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     38350906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61424942                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       613722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     21969211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       491103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     38350906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61424942                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.162481                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.179454                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175843                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.162481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.179759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176032                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.162481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.179759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176032                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38357.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40911.007449                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35078.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39596.174948                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40002.570776                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 50500.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50500.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38357.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40911.007449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35078.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39618.704545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40016.248860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38357.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40911.007449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35078.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39618.704545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40016.248860                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.962287                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001601149                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167967.854978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.962287                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025581                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1593497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1593497                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1593497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1593497                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1593497                       # number of overall hits
system.cpu0.icache.overall_hits::total        1593497                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       903422                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       903422                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       903422                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       903422                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       903422                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       903422                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1593516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1593516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1593516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1593516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1593516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1593516                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47548.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47548.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47548.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47548.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47548.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47548.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       726533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       726533                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       726533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       726533                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       726533                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       726533                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45408.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45408.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45408.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45408.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45408.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45408.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3305                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921829                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3561                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41539.407189                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.176011                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.823989                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037513                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037513                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1714                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744855                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744855                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744855                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744855                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6670                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6670                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6670                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6670                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6670                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6670                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    170113540                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    170113540                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    170113540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    170113540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    170113540                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    170113540                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1044183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1044183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751525                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751525                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751525                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751525                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006388                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006388                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003808                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003808                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003808                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003808                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25504.278861                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25504.278861                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25504.278861                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25504.278861                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25504.278861                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25504.278861                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          927                       # number of writebacks
system.cpu0.dcache.writebacks::total              927                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3365                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3365                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3365                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3365                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3365                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3365                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3305                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3305                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3305                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     47817168                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     47817168                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     47817168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     47817168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     47817168                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     47817168                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14468.129501                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14468.129501                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14468.129501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14468.129501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14468.129501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14468.129501                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.972018                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998517270                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009089.074447                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.972018                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022391                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796430                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1655475                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1655475                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1655475                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1655475                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1655475                       # number of overall hits
system.cpu1.icache.overall_hits::total        1655475                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       788194                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       788194                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       788194                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       788194                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       788194                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       788194                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1655493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1655493                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1655493                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1655493                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1655493                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1655493                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 43788.555556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43788.555556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 43788.555556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43788.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 43788.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43788.555556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       587024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       587024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       587024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       587024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       587024                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       587024                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41930.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41930.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41930.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41930.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41930.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41930.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5385                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157226191                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5641                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27872.042368                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.748627                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.251373                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885737                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114263                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1027650                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1027650                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       707361                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        707361                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1732                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1640                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1640                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1735011                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1735011                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1735011                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1735011                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13656                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13656                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          392                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          392                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14048                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14048                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14048                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14048                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    430410820                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    430410820                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     21337086                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     21337086                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    451747906                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    451747906                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    451747906                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    451747906                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1041306                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1041306                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       707753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       707753                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1749059                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1749059                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1749059                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1749059                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013114                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013114                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000554                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000554                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008032                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008032                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008032                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008032                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31518.074107                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31518.074107                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 54431.341837                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54431.341837                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32157.453445                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32157.453445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32157.453445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32157.453445                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       148527                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 29705.400000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2404                       # number of writebacks
system.cpu1.dcache.writebacks::total             2404                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8273                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8273                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          390                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          390                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8663                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8663                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8663                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8663                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5383                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5385                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5385                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5385                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5385                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     81713276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     81713276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       115047                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       115047                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     81828323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81828323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     81828323                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81828323                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15179.876649                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15179.876649                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 57523.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57523.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15195.603157                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15195.603157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15195.603157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15195.603157                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
