 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : sad_cal
Version: K-2015.06
Date   : Sun Mar 24 11:10:35 2019
****************************************

 # A fanout number of 250 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: enclosed

  Startpoint: acc_4x4_reg_2_1_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_1x4_reg_2_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x4_reg_2_1_3_/CK (DFFRHQX1)                        0.00 #     1.00 r
  acc_4x4_reg_2_1_3_/Q (DFFRHQX1)                         0.36       1.36 r
  add_1_root_add_135_3_G3/A[3] (sad_cal_DW01_add_513)     0.00       1.36 r
  add_1_root_add_135_3_G3/U122/Y (NOR2X2)                 0.09       1.45 f
  add_1_root_add_135_3_G3/U128/Y (NOR2X2)                 0.10       1.55 r
  add_1_root_add_135_3_G3/U125/Y (INVX3)                  0.06       1.62 f
  add_1_root_add_135_3_G3/U123/Y (NOR2X6)                 0.09       1.70 r
  add_1_root_add_135_3_G3/U119/Y (NOR2X6)                 0.05       1.75 f
  add_1_root_add_135_3_G3/U199/Y (OAI21X2)                0.18       1.94 r
  add_1_root_add_135_3_G3/U174/Y (OAI2BB1X2)              0.18       2.12 r
  add_1_root_add_135_3_G3/U158/Y (XNOR2X4)                0.13       2.25 f
  add_1_root_add_135_3_G3/SUM[9] (sad_cal_DW01_add_513)     0.00     2.25 f
  add_0_root_add_135_3_G3/B[9] (sad_cal_DW01_add_517)     0.00       2.25 f
  add_0_root_add_135_3_G3/U114/Y (NAND2X1)                0.09       2.33 r
  add_0_root_add_135_3_G3/U125/Y (OAI21X1)                0.10       2.43 f
  add_0_root_add_135_3_G3/U162/Y (AOI21X2)                0.13       2.57 r
  add_0_root_add_135_3_G3/U152/Y (NAND2X4)                0.09       2.66 f
  add_0_root_add_135_3_G3/U163/Y (AOI21X4)                0.10       2.76 r
  add_0_root_add_135_3_G3/U173/Y (XOR2X4)                 0.12       2.88 f
  add_0_root_add_135_3_G3/SUM[12] (sad_cal_DW01_add_517)     0.00     2.88 f
  U10497/Y (NAND2X4)                                      0.06       2.94 r
  U10496/Y (NAND2X2)                                      0.04       2.99 f
  acc_1x4_reg_2_12_/D (DFFRHQX4)                          0.00       2.99 f
  data arrival time                                                  2.99

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_1x4_reg_2_12_/CK (DFFRHQX4)                         0.00       3.10 r
  library setup time                                     -0.11       2.99
  data required time                                                 2.99
  --------------------------------------------------------------------------
  data required time                                                 2.99
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[562] (input port clocked by clk)
  Endpoint: diff_reg_4_6_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[562] (in)                                          0.00       2.13 r
  sub_67_G7_G5/B[2] (sad_cal_DW01_sub_441)                0.00       2.13 r
  sub_67_G7_G5/U87/Y (INVX3)                              0.02       2.15 f
  sub_67_G7_G5/U123/Y (NOR2X1)                            0.13       2.27 r
  sub_67_G7_G5/U103/Y (NOR2X1)                            0.09       2.36 f
  sub_67_G7_G5/U90/Y (AOI21X2)                            0.19       2.55 r
  sub_67_G7_G5/U33/Y (XOR2X1)                             0.19       2.74 f
  sub_67_G7_G5/DIFF[4] (sad_cal_DW01_sub_441)             0.00       2.74 f
  U10998/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_4_6_4_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_6_4_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1650] (input port clocked by clk)
  Endpoint: diff_reg_12_14_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1650] (in)                                         0.00       2.13 r
  sub_67_G15_G13/B[2] (sad_cal_DW01_sub_305)              0.00       2.13 r
  sub_67_G15_G13/U87/Y (INVX3)                            0.02       2.15 f
  sub_67_G15_G13/U123/Y (NOR2X1)                          0.13       2.27 r
  sub_67_G15_G13/U103/Y (NOR2X1)                          0.09       2.36 f
  sub_67_G15_G13/U90/Y (AOI21X2)                          0.19       2.55 r
  sub_67_G15_G13/U33/Y (XOR2X1)                           0.19       2.74 f
  sub_67_G15_G13/DIFF[4] (sad_cal_DW01_sub_305)           0.00       2.74 f
  U10996/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_12_14_4_/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_12_14_4_/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[178] (input port clocked by clk)
  Endpoint: diff_reg_1_6_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[178] (in)                                          0.00       2.13 r
  sub_67_G7_G2/B[2] (sad_cal_DW01_sub_489)                0.00       2.13 r
  sub_67_G7_G2/U88/Y (INVX3)                              0.02       2.15 f
  sub_67_G7_G2/U122/Y (NOR2X1)                            0.13       2.27 r
  sub_67_G7_G2/U104/Y (NOR2X1)                            0.09       2.36 f
  sub_67_G7_G2/U91/Y (AOI21X2)                            0.19       2.55 r
  sub_67_G7_G2/U33/Y (XOR2X1)                             0.19       2.74 f
  sub_67_G7_G2/DIFF[4] (sad_cal_DW01_sub_489)             0.00       2.74 f
  U10993/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_1_6_4_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_1_6_4_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[669] (input port clocked by clk)
  Endpoint: diff_reg_5_3_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[669] (in)                                          0.00       2.13 f
  sub_67_G4_G6/B[5] (sad_cal_DW01_sub_428)                0.00       2.13 f
  sub_67_G4_G6/U130/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G4_G6/U84/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G4_G6/U94/Y (NOR2X1)                             0.16       2.42 r
  sub_67_G4_G6/U113/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G4_G6/U125/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G4_G6/U98/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G4_G6/DIFF[7] (sad_cal_DW01_sub_428)             0.00       2.78 r
  U10487/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_5_3_7_/D (DFFRX2)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_5_3_7_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[248] (input port clocked by clk)
  Endpoint: diff_reg_1_15_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[248] (in)                                          0.00       2.13 r
  sub_67_G16_G2/B[0] (sad_cal_DW01_sub_480)               0.00       2.13 r
  sub_67_G16_G2/U78/Y (INVX4)                             0.02       2.14 f
  sub_67_G16_G2/U86/Y (NOR2X1)                            0.15       2.29 r
  sub_67_G16_G2/U98/Y (OAI21X2)                           0.12       2.41 f
  sub_67_G16_G2/U91/Y (AOI21X1)                           0.17       2.58 r
  sub_67_G16_G2/U129/Y (OAI21X1)                          0.10       2.68 f
  sub_67_G16_G2/U127/Y (XNOR2X1)                          0.11       2.79 r
  sub_67_G16_G2/DIFF[6] (sad_cal_DW01_sub_480)            0.00       2.79 r
  U12139/Y (MX2X2)                                        0.17       2.96 r
  diff_reg_1_15_6_/D (DFFRX4)                             0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_1_15_6_/CK (DFFRX4)                            0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[616] (input port clocked by clk)
  Endpoint: diff_reg_4_13_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[616] (in)                                          0.00       2.13 f
  sub_67_G14_G5/B[0] (sad_cal_DW01_sub_434)               0.00       2.13 f
  sub_67_G14_G5/U75/Y (INVX4)                             0.04       2.16 r
  sub_67_G14_G5/U83/Y (NOR2X4)                            0.05       2.21 f
  sub_67_G14_G5/U80/Y (OAI21X4)                           0.11       2.32 r
  sub_67_G14_G5/U88/Y (AOI21X1)                           0.10       2.42 f
  sub_67_G14_G5/U128/Y (OAI21X1)                          0.14       2.56 r
  sub_67_G14_G5/U126/Y (XNOR2X1)                          0.18       2.74 f
  sub_67_G14_G5/DIFF[6] (sad_cal_DW01_sub_434)            0.00       2.74 f
  U17973/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_4_13_6_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_13_6_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg_13_0_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg_3_0_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg_13_0_0_/CK (DFFRX4)                        0.00 #     1.00 r
  acc_4x16_reg_13_0_0_/Q (DFFRX4)                         0.37       1.37 r
  add_1_root_add_119_3_G4/A[0] (sad_cal_DW01_add_526)     0.00       1.37 r
  add_1_root_add_119_3_G4/U138/Y (NAND2X4)                0.06       1.43 f
  add_1_root_add_119_3_G4/U131/Y (OA21X4)                 0.20       1.63 f
  add_1_root_add_119_3_G4/U118/Y (OAI21X1)                0.15       1.77 r
  add_1_root_add_119_3_G4/U117/Y (XNOR2X2)                0.18       1.96 f
  add_1_root_add_119_3_G4/SUM[3] (sad_cal_DW01_add_526)     0.00     1.96 f
  add_0_root_add_119_3_G4/B[3] (sad_cal_DW01_add_542)     0.00       1.96 f
  add_0_root_add_119_3_G4/U126/Y (OR2X8)                  0.18       2.13 f
  add_0_root_add_119_3_G4/U134/Y (NAND2X6)                0.06       2.19 r
  add_0_root_add_119_3_G4/U140/Y (INVX4)                  0.04       2.24 f
  add_0_root_add_119_3_G4/U132/Y (NAND2X6)                0.04       2.28 r
  add_0_root_add_119_3_G4/U128/Y (NAND2X2)                0.05       2.32 f
  add_0_root_add_119_3_G4/U176/Y (AOI21X2)                0.15       2.47 r
  add_0_root_add_119_3_G4/U179/Y (INVX3)                  0.07       2.54 f
  add_0_root_add_119_3_G4/U139/Y (AOI21X1)                0.14       2.68 r
  add_0_root_add_119_3_G4/U138/Y (XNOR2X1)                0.13       2.81 r
  add_0_root_add_119_3_G4/SUM[9] (sad_cal_DW01_add_542)     0.00     2.81 r
  U12742/Y (NAND2X1)                                      0.08       2.89 f
  U12743/Y (NAND2X1)                                      0.07       2.96 r
  acc_4x4_reg_3_0_9_/D (DFFRX2)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg_3_0_9_/CK (DFFRX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1833] (input port clocked by clk)
  Endpoint: diff_reg_14_5_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1833] (in)                                         0.00       2.13 r
  sub_67_G6_G15/B[1] (sad_cal_DW01_sub_282)               0.00       2.13 r
  sub_67_G6_G15/U120/Y (INVX3)                            0.03       2.16 f
  sub_67_G6_G15/U136/Y (NAND2X1)                          0.12       2.28 r
  sub_67_G6_G15/U74/Y (OAI21X4)                           0.09       2.37 f
  sub_67_G6_G15/U79/Y (AOI21X2)                           0.15       2.52 r
  sub_67_G6_G15/U105/Y (INVX1)                            0.07       2.59 f
  sub_67_G6_G15/U97/Y (XNOR2X1)                           0.15       2.74 f
  sub_67_G6_G15/DIFF[4] (sad_cal_DW01_sub_282)            0.00       2.74 f
  U17495/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_14_5_4_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_14_5_4_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[701] (input port clocked by clk)
  Endpoint: diff_reg_5_7_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[701] (in)                                          0.00       2.13 f
  sub_67_G8_G6/B[5] (sad_cal_DW01_sub_424)                0.00       2.13 f
  sub_67_G8_G6/U82/Y (CLKINVX1)                           0.04       2.17 r
  sub_67_G8_G6/U83/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G8_G6/U93/Y (NOR2X1)                             0.16       2.42 r
  sub_67_G8_G6/U112/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G8_G6/U126/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G8_G6/U99/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G8_G6/DIFF[7] (sad_cal_DW01_sub_424)             0.00       2.78 r
  U10884/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_5_7_7_/D (DFFRX2)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_5_7_7_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[189] (input port clocked by clk)
  Endpoint: diff_reg_1_7_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[189] (in)                                          0.00       2.13 f
  sub_67_G8_G2/B[5] (sad_cal_DW01_sub_488)                0.00       2.13 f
  sub_67_G8_G2/U131/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G8_G2/U92/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G8_G2/U101/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G8_G2/U112/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G8_G2/U126/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G8_G2/U96/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G8_G2/DIFF[7] (sad_cal_DW01_sub_488)             0.00       2.78 r
  U11308/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_1_7_7_/D (DFFRX2)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_1_7_7_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1181] (input port clocked by clk)
  Endpoint: diff_reg_9_3_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1181] (in)                                         0.00       2.13 f
  sub_67_G4_G10/B[5] (sad_cal_DW01_sub_364)               0.00       2.13 f
  sub_67_G4_G10/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G4_G10/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G4_G10/U91/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G4_G10/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G4_G10/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G4_G10/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G4_G10/DIFF[7] (sad_cal_DW01_sub_364)            0.00       2.78 r
  U10488/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_9_3_7_/D (DFFRX2)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_9_3_7_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1315] (input port clocked by clk)
  Endpoint: diff_reg_10_4_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1315] (in)                                         0.00       2.13 r
  sub_67_G5_G11/B[3] (sad_cal_DW01_sub_347)               0.00       2.13 r
  sub_67_G5_G11/U84/Y (NAND2BX1)                          0.16       2.28 r
  sub_67_G5_G11/U80/Y (OAI21X2)                           0.09       2.37 f
  sub_67_G5_G11/U100/Y (AO21X2)                           0.23       2.61 f
  sub_67_G5_G11/U88/Y (XNOR2X2)                           0.11       2.71 r
  sub_67_G5_G11/DIFF[4] (sad_cal_DW01_sub_347)            0.00       2.71 r
  U11079/Y (CLKMX2X3)                                     0.17       2.89 r
  diff_reg_10_4_4_/D (DFFRX1)                             0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_10_4_4_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1789] (input port clocked by clk)
  Endpoint: diff_reg_13_15_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1789] (in)                                         0.00       2.13 f
  sub_67_G16_G14/B[5] (sad_cal_DW01_sub_288)              0.00       2.13 f
  sub_67_G16_G14/U130/Y (CLKINVX1)                        0.04       2.17 r
  sub_67_G16_G14/U80/Y (NOR2X1)                           0.08       2.25 f
  sub_67_G16_G14/U91/Y (NOR2X1)                           0.16       2.42 r
  sub_67_G16_G14/U111/Y (NAND2X1)                         0.08       2.50 f
  sub_67_G16_G14/U125/Y (OAI21X1)                         0.15       2.64 r
  sub_67_G16_G14/U96/Y (XNOR2X1)                          0.14       2.78 r
  sub_67_G16_G14/DIFF[7] (sad_cal_DW01_sub_288)           0.00       2.78 r
  U10495/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_13_15_7_/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_13_15_7_/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1725] (input port clocked by clk)
  Endpoint: diff_reg_13_7_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1725] (in)                                         0.00       2.13 f
  sub_67_G8_G14/B[5] (sad_cal_DW01_sub_296)               0.00       2.13 f
  sub_67_G8_G14/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G8_G14/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G8_G14/U91/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G8_G14/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G8_G14/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G8_G14/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G8_G14/DIFF[7] (sad_cal_DW01_sub_296)            0.00       2.78 r
  U10494/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_13_7_7_/D (DFFRX2)                             0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_13_7_7_/CK (DFFRX2)                            0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1053] (input port clocked by clk)
  Endpoint: diff_reg_8_3_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1053] (in)                                         0.00       2.13 f
  sub_67_G4_G9/B[5] (sad_cal_DW01_sub_380)                0.00       2.13 f
  sub_67_G4_G9/U130/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G4_G9/U80/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G4_G9/U91/Y (NOR2X1)                             0.16       2.42 r
  sub_67_G4_G9/U111/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G4_G9/U125/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G4_G9/U96/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G4_G9/DIFF[7] (sad_cal_DW01_sub_380)             0.00       2.78 r
  U10493/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_8_3_7_/D (DFFRX2)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_8_3_7_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1021] (input port clocked by clk)
  Endpoint: diff_reg_7_15_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1021] (in)                                         0.00       2.13 f
  sub_67_G16_G8/B[5] (sad_cal_DW01_sub_384)               0.00       2.13 f
  sub_67_G16_G8/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G16_G8/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G16_G8/U91/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G16_G8/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G16_G8/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G16_G8/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G16_G8/DIFF[7] (sad_cal_DW01_sub_384)            0.00       2.78 r
  U10492/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_7_15_7_/D (DFFRX2)                             0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_7_15_7_/CK (DFFRX2)                            0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[829] (input port clocked by clk)
  Endpoint: diff_reg_6_7_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[829] (in)                                          0.00       2.13 f
  sub_67_G8_G7/B[5] (sad_cal_DW01_sub_408)                0.00       2.13 f
  sub_67_G8_G7/U130/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G8_G7/U80/Y (NOR2X1)                             0.08       2.25 f
  sub_67_G8_G7/U91/Y (NOR2X1)                             0.16       2.42 r
  sub_67_G8_G7/U111/Y (NAND2X1)                           0.08       2.50 f
  sub_67_G8_G7/U125/Y (OAI21X1)                           0.15       2.64 r
  sub_67_G8_G7/U96/Y (XNOR2X1)                            0.14       2.78 r
  sub_67_G8_G7/DIFF[7] (sad_cal_DW01_sub_408)             0.00       2.78 r
  U10491/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_6_7_7_/D (DFFRX2)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_6_7_7_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[733] (input port clocked by clk)
  Endpoint: diff_reg_5_11_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[733] (in)                                          0.00       2.13 f
  sub_67_G12_G6/B[5] (sad_cal_DW01_sub_420)               0.00       2.13 f
  sub_67_G12_G6/U130/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G12_G6/U80/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G12_G6/U91/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G12_G6/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G12_G6/U125/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G12_G6/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G12_G6/DIFF[7] (sad_cal_DW01_sub_420)            0.00       2.78 r
  U10490/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_5_11_7_/D (DFFRX2)                             0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_5_11_7_/CK (DFFRX2)                            0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[539] (input port clocked by clk)
  Endpoint: diff_reg_4_3_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[539] (in)                                          0.00       2.13 r
  sub_67_G4_G5/B[3] (sad_cal_DW01_sub_444)                0.00       2.13 r
  sub_67_G4_G5/U91/Y (INVX8)                              0.02       2.14 f
  sub_67_G4_G5/U82/Y (NOR2X1)                             0.09       2.23 r
  sub_67_G4_G5/U112/Y (NOR2X1)                            0.08       2.31 f
  sub_67_G4_G5/U100/Y (AOI21X1)                           0.13       2.44 r
  sub_67_G4_G5/U77/Y (CLKINVX1)                           0.08       2.52 f
  sub_67_G4_G5/U74/Y (INVX2)                              0.07       2.59 r
  sub_67_G4_G5/U93/Y (XOR2X1)                             0.11       2.70 r
  sub_67_G4_G5/DIFF[4] (sad_cal_DW01_sub_444)             0.00       2.70 r
  U12080/Y (CLKMX2X2)                                     0.18       2.89 r
  diff_reg_4_3_4_/D (DFFRX1)                              0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_3_4_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1533] (input port clocked by clk)
  Endpoint: diff_reg_11_15_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1533] (in)                                         0.00       2.13 f
  sub_67_G16_G12/B[5] (sad_cal_DW01_sub_320)              0.00       2.13 f
  sub_67_G16_G12/U132/Y (CLKINVX1)                        0.04       2.17 r
  sub_67_G16_G12/U80/Y (NOR2X1)                           0.08       2.25 f
  sub_67_G16_G12/U86/Y (NOR2X1)                           0.16       2.42 r
  sub_67_G16_G12/U111/Y (NAND2X1)                         0.08       2.50 f
  sub_67_G16_G12/U127/Y (OAI21X1)                         0.15       2.64 r
  sub_67_G16_G12/U91/Y (XNOR2X1)                          0.14       2.78 r
  sub_67_G16_G12/DIFF[7] (sad_cal_DW01_sub_320)           0.00       2.78 r
  U10422/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_11_15_7_/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_11_15_7_/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1949] (input port clocked by clk)
  Endpoint: diff_reg_15_3_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1949] (in)                                         0.00       2.13 f
  sub_67_G4_G16/B[5] (sad_cal_DW01_sub_268)               0.00       2.13 f
  sub_67_G4_G16/U132/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G4_G16/U81/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G4_G16/U87/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G4_G16/U112/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G4_G16/U127/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G4_G16/U93/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G4_G16/DIFF[7] (sad_cal_DW01_sub_268)            0.00       2.78 r
  U10423/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_15_3_7_/D (DFFRX2)                             0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_15_3_7_/CK (DFFRX2)                            0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1213] (input port clocked by clk)
  Endpoint: diff_reg_9_7_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1213] (in)                                         0.00       2.13 f
  sub_67_G8_G10/B[5] (sad_cal_DW01_sub_360)               0.00       2.13 f
  sub_67_G8_G10/U89/Y (CLKINVX1)                          0.04       2.17 r
  sub_67_G8_G10/U94/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G8_G10/U78/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G8_G10/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G8_G10/U126/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G8_G10/U97/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G8_G10/DIFF[7] (sad_cal_DW01_sub_360)            0.00       2.78 r
  U11101/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_9_7_7_/D (DFFRX2)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_9_7_7_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg_3_0_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg_0_0_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg_3_0_1_/CK (DFFRX4)                         0.00 #     1.00 r
  acc_4x16_reg_3_0_1_/Q (DFFRX4)                          0.49       1.49 f
  add_2_root_add_119_3/B[1] (sad_cal_DW01_add_785)        0.00       1.49 f
  add_2_root_add_119_3/U93/Y (NAND2X1)                    0.11       1.60 r
  add_2_root_add_119_3/U125/Y (OA21X4)                    0.17       1.77 r
  add_2_root_add_119_3/U91/Y (OAI21X1)                    0.10       1.87 f
  add_2_root_add_119_3/U155/Y (XNOR2X4)                   0.13       2.00 f
  add_2_root_add_119_3/SUM[3] (sad_cal_DW01_add_785)      0.00       2.00 f
  add_0_root_add_119_3/A[3] (sad_cal_DW01_add_548)        0.00       2.00 f
  add_0_root_add_119_3/U139/Y (OR2X4)                     0.18       2.18 f
  add_0_root_add_119_3/U116/Y (AOI21X2)                   0.10       2.28 r
  add_0_root_add_119_3/U126/Y (OAI21X1)                   0.09       2.37 f
  add_0_root_add_119_3/U104/Y (OAI2BB1X4)                 0.16       2.53 f
  add_0_root_add_119_3/U175/Y (AOI21X1)                   0.12       2.65 r
  add_0_root_add_119_3/U30/Y (XOR2X1)                     0.13       2.78 r
  add_0_root_add_119_3/SUM[7] (sad_cal_DW01_add_548)      0.00       2.78 r
  U11293/Y (MX2X2)                                        0.17       2.96 r
  acc_4x4_reg_0_0_7_/D (DFFRX4)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg_0_0_7_/CK (DFFRX4)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[213] (input port clocked by clk)
  Endpoint: diff_reg_1_10_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[213] (in)                                          0.00       2.13 f
  sub_67_G11_G2/B[5] (sad_cal_DW01_sub_485)               0.00       2.13 f
  sub_67_G11_G2/U128/Y (CLKINVX1)                         0.04       2.17 r
  sub_67_G11_G2/U87/Y (NOR2X1)                            0.08       2.25 f
  sub_67_G11_G2/U90/Y (NOR2X1)                            0.16       2.42 r
  sub_67_G11_G2/U108/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G11_G2/U122/Y (OAI21X1)                          0.15       2.64 r
  sub_67_G11_G2/U96/Y (XNOR2X1)                           0.14       2.78 r
  sub_67_G11_G2/DIFF[7] (sad_cal_DW01_sub_485)            0.00       2.78 r
  U10440/Y (CLKMX2X3)                                     0.18       2.96 r
  diff_reg_1_10_7_/D (DFFRX2)                             0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_1_10_7_/CK (DFFRX2)                            0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x4_reg_2_1_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_1x4_reg_2_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x4_reg_2_1_3_/CK (DFFRHQX1)                        0.00 #     1.00 r
  acc_4x4_reg_2_1_3_/Q (DFFRHQX1)                         0.36       1.36 r
  add_1_root_add_135_3_G3/A[3] (sad_cal_DW01_add_513)     0.00       1.36 r
  add_1_root_add_135_3_G3/U122/Y (NOR2X2)                 0.09       1.45 f
  add_1_root_add_135_3_G3/U128/Y (NOR2X2)                 0.10       1.55 r
  add_1_root_add_135_3_G3/U125/Y (INVX3)                  0.06       1.62 f
  add_1_root_add_135_3_G3/U123/Y (NOR2X6)                 0.09       1.70 r
  add_1_root_add_135_3_G3/U119/Y (NOR2X6)                 0.05       1.75 f
  add_1_root_add_135_3_G3/U199/Y (OAI21X2)                0.18       1.94 r
  add_1_root_add_135_3_G3/U121/Y (XNOR2X2)                0.20       2.13 f
  add_1_root_add_135_3_G3/SUM[8] (sad_cal_DW01_add_513)     0.00     2.13 f
  add_0_root_add_135_3_G3/B[8] (sad_cal_DW01_add_517)     0.00       2.13 f
  add_0_root_add_135_3_G3/U205/Y (NOR2X2)                 0.15       2.28 r
  add_0_root_add_135_3_G3/U176/Y (OAI21X2)                0.09       2.38 f
  add_0_root_add_135_3_G3/U137/Y (INVX1)                  0.09       2.47 r
  add_0_root_add_135_3_G3/U136/Y (OAI21X1)                0.08       2.54 f
  add_0_root_add_135_3_G3/U201/Y (AOI21X1)                0.11       2.65 r
  add_0_root_add_135_3_G3/U22/Y (XOR2X1)                  0.13       2.78 r
  add_0_root_add_135_3_G3/SUM[10] (sad_cal_DW01_add_517)     0.00     2.78 r
  U11294/Y (MX2X2)                                        0.17       2.96 r
  acc_1x4_reg_2_10_/D (DFFRX4)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_1x4_reg_2_10_/CK (DFFRX4)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_10_6_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_10_1_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_10_6_3_/CK (DFFRX2)                         0.00 #     1.00 r
  abs_val_reg_10_6_3_/Q (DFFRX2)                          0.56       1.56 f
  add_1_root_add_101_3_G2_G11/B[3] (sad_cal_DW01_add_804)     0.00     1.56 f
  add_1_root_add_101_3_G2_G11/U110/Y (NAND2X1)            0.11       1.67 r
  add_1_root_add_101_3_G2_G11/U106/Y (OAI21X1)            0.10       1.76 f
  add_1_root_add_101_3_G2_G11/U88/Y (AOI21X2)             0.15       1.91 r
  add_1_root_add_101_3_G2_G11/U115/Y (OAI21X1)            0.11       2.02 f
  add_1_root_add_101_3_G2_G11/U85/Y (XNOR2X2)             0.15       2.17 f
  add_1_root_add_101_3_G2_G11/SUM[6] (sad_cal_DW01_add_804)     0.00     2.17 f
  add_0_root_add_101_3_G2_G11/B[6] (sad_cal_DW01_add_880)     0.00     2.17 f
  add_0_root_add_101_3_G2_G11/U109/Y (OR2X4)              0.19       2.36 f
  add_0_root_add_101_3_G2_G11/U96/Y (AOI21X2)             0.12       2.48 r
  add_0_root_add_101_3_G2_G11/U110/Y (OAI21X2)            0.08       2.56 f
  add_0_root_add_101_3_G2_G11/U111/Y (AOI21X2)            0.11       2.66 r
  add_0_root_add_101_3_G2_G11/U2/Y (XOR2X1)               0.13       2.79 r
  add_0_root_add_101_3_G2_G11/SUM[8] (sad_cal_DW01_add_880)     0.00     2.79 r
  U12831/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg_10_1_8_/D (DFFRX2)                         0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_10_1_8_/CK (DFFRX2)                        0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[11] (input port clocked by clk)
  Endpoint: diff_reg_0_1_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[11] (in)                                           0.00       2.13 r
  sub_67_G2_G1/B[3] (sad_cal_DW01_sub_510)                0.00       2.13 r
  sub_67_G2_G1/U73/Y (CLKINVX1)                           0.06       2.19 f
  sub_67_G2_G1/U81/Y (NOR2X2)                             0.11       2.30 r
  sub_67_G2_G1/U114/Y (NOR2X1)                            0.09       2.39 f
  sub_67_G2_G1/U103/Y (AOI21X1)                           0.18       2.57 r
  sub_67_G2_G1/U130/Y (OAI21X1)                           0.10       2.67 f
  sub_67_G2_G1/U102/Y (XNOR2X1)                           0.16       2.82 f
  sub_67_G2_G1/DIFF[6] (sad_cal_DW01_sub_510)             0.00       2.82 f
  U10473/Y (CLKMX2X4)                                     0.19       3.01 f
  diff_reg_0_1_6_/D (DFFRX2)                              0.00       3.01 f
  data arrival time                                                  3.01

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_0_1_6_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.09       3.01
  data required time                                                 3.01
  --------------------------------------------------------------------------
  data required time                                                 3.01
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg_3_3_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg_0_3_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg_3_3_0_/CK (DFFRX4)                         0.00 #     1.00 r
  acc_4x16_reg_3_3_0_/Q (DFFRX4)                          0.36       1.36 r
  add_2_root_add_119_3_G4_G1/B[0] (sad_cal_DW01_add_783)     0.00     1.36 r
  add_2_root_add_119_3_G4_G1/U118/Y (NAND2X2)             0.08       1.45 f
  add_2_root_add_119_3_G4_G1/U126/Y (OAI21X4)             0.15       1.59 r
  add_2_root_add_119_3_G4_G1/U120/Y (INVX3)               0.05       1.65 f
  add_2_root_add_119_3_G4_G1/U139/Y (OAI21X1)             0.14       1.79 r
  add_2_root_add_119_3_G4_G1/U108/Y (XNOR2X2)             0.15       1.94 r
  add_2_root_add_119_3_G4_G1/SUM[3] (sad_cal_DW01_add_783)     0.00     1.94 r
  add_0_root_add_119_3_G4_G1/A[3] (sad_cal_DW01_add_550)     0.00     1.94 r
  add_0_root_add_119_3_G4_G1/U119/Y (OR2X4)               0.17       2.11 r
  add_0_root_add_119_3_G4_G1/U117/Y (NAND2X1)             0.06       2.17 f
  add_0_root_add_119_3_G4_G1/U105/Y (OAI21X1)             0.15       2.32 r
  add_0_root_add_119_3_G4_G1/U136/Y (OAI2BB1X4)           0.19       2.50 r
  add_0_root_add_119_3_G4_G1/U138/Y (NAND2X2)             0.06       2.56 f
  add_0_root_add_119_3_G4_G1/U139/Y (NAND2X2)             0.05       2.61 r
  add_0_root_add_119_3_G4_G1/U148/Y (OAI2BB1X2)           0.13       2.74 r
  add_0_root_add_119_3_G4_G1/SUM[11] (sad_cal_DW01_add_550)     0.00     2.74 r
  U12798/Y (CLKMX2X2)                                     0.15       2.89 r
  acc_4x4_reg_0_3_11_/D (DFFRX1)                          0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg_0_3_11_/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[538] (input port clocked by clk)
  Endpoint: diff_reg_4_3_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[538] (in)                                          0.00       2.13 f
  sub_67_G4_G5/B[2] (sad_cal_DW01_sub_444)                0.00       2.13 f
  sub_67_G4_G5/U90/Y (INVX6)                              0.03       2.15 r
  sub_67_G4_G5/U83/Y (NAND2X2)                            0.06       2.21 f
  sub_67_G4_G5/U78/Y (OAI21X2)                            0.14       2.35 r
  sub_67_G4_G5/U100/Y (AOI21X1)                           0.06       2.41 f
  sub_67_G4_G5/U77/Y (CLKINVX1)                           0.06       2.47 r
  sub_67_G4_G5/U74/Y (INVX2)                              0.05       2.53 f
  sub_67_G4_G5/U124/Y (OAI21X1)                           0.13       2.65 r
  sub_67_G4_G5/U92/Y (XNOR2X1)                            0.14       2.79 r
  sub_67_G4_G5/DIFF[7] (sad_cal_DW01_sub_444)             0.00       2.79 r
  U10585/Y (MX2X2)                                        0.17       2.96 r
  diff_reg_4_3_7_/D (DFFRX4)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_3_7_/CK (DFFRX4)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[538] (input port clocked by clk)
  Endpoint: diff_reg_4_3_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[538] (in)                                          0.00       2.13 f
  sub_67_G4_G5/B[2] (sad_cal_DW01_sub_444)                0.00       2.13 f
  sub_67_G4_G5/U90/Y (INVX6)                              0.03       2.15 r
  sub_67_G4_G5/U83/Y (NAND2X2)                            0.06       2.21 f
  sub_67_G4_G5/U78/Y (OAI21X2)                            0.14       2.35 r
  sub_67_G4_G5/U100/Y (AOI21X1)                           0.06       2.41 f
  sub_67_G4_G5/U77/Y (CLKINVX1)                           0.06       2.47 r
  sub_67_G4_G5/U74/Y (INVX2)                              0.05       2.53 f
  sub_67_G4_G5/U126/Y (OAI21X1)                           0.13       2.65 r
  sub_67_G4_G5/U97/Y (XNOR2X1)                            0.14       2.79 r
  sub_67_G4_G5/DIFF[6] (sad_cal_DW01_sub_444)             0.00       2.79 r
  U10567/Y (MX2X2)                                        0.17       2.96 r
  diff_reg_4_3_6_/D (DFFRX4)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_3_6_/CK (DFFRX4)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_4_14_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_4_3_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_4_14_6_/CK (DFFRX1)                         0.00 #     1.00 r
  abs_val_reg_4_14_6_/Q (DFFRX1)                          0.58       1.58 f
  add_1_root_add_101_3_G4_G5/B[6] (sad_cal_DW01_add_815)     0.00     1.58 f
  add_1_root_add_101_3_G4_G5/U93/Y (OR2X1)                0.30       1.87 f
  add_1_root_add_101_3_G4_G5/U105/Y (AOI21X1)             0.15       2.02 r
  add_1_root_add_101_3_G4_G5/U115/Y (OAI21X1)             0.09       2.11 f
  add_1_root_add_101_3_G4_G5/U91/Y (XNOR2X1)              0.13       2.24 r
  add_1_root_add_101_3_G4_G5/SUM[7] (sad_cal_DW01_add_815)     0.00     2.24 r
  add_0_root_add_101_3_G4_G5/B[7] (sad_cal_DW01_add_902)     0.00     2.24 r
  add_0_root_add_101_3_G4_G5/U107/Y (NAND2X1)             0.12       2.36 f
  add_0_root_add_101_3_G4_G5/U84/Y (OA21X2)               0.27       2.63 f
  add_0_root_add_101_3_G4_G5/U124/Y (OAI21X1)             0.08       2.71 r
  add_0_root_add_101_3_G4_G5/SUM[9] (sad_cal_DW01_add_902)     0.00     2.71 r
  U11223/Y (CLKMX2X2)                                     0.17       2.89 r
  acc_4x16_reg_4_3_9_/D (DFFRX1)                          0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_4_3_9_/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_10_3_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_10_0_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_10_3_0_/CK (DFFRX2)                         0.00 #     1.00 r
  abs_val_reg_10_3_0_/Q (DFFRX2)                          0.56       1.56 f
  add_2_root_add_101_3_G11/B[0] (sad_cal_DW01_add_961)     0.00      1.56 f
  add_2_root_add_101_3_G11/U85/Y (NAND2X2)                0.11       1.67 r
  add_2_root_add_101_3_G11/U79/Y (OAI21X4)                0.09       1.76 f
  add_2_root_add_101_3_G11/U107/Y (CLKINVX1)              0.07       1.84 r
  add_2_root_add_101_3_G11/U45/Y (XOR2X1)                 0.16       2.00 f
  add_2_root_add_101_3_G11/SUM[2] (sad_cal_DW01_add_961)     0.00     2.00 f
  add_0_root_add_101_3_G11/A[2] (sad_cal_DW01_add_962)     0.00      2.00 f
  add_0_root_add_101_3_G11/U97/Y (OR2X4)                  0.19       2.19 f
  add_0_root_add_101_3_G11/U86/Y (AO21X4)                 0.20       2.39 f
  add_0_root_add_101_3_G11/U105/Y (NAND2X2)               0.07       2.45 r
  add_0_root_add_101_3_G11/U106/Y (NAND2X2)               0.05       2.51 f
  add_0_root_add_101_3_G11/U90/Y (INVX3)                  0.08       2.59 r
  add_0_root_add_101_3_G11/U99/Y (NOR2X4)                 0.06       2.64 f
  add_0_root_add_101_3_G11/U96/Y (NOR2X4)                 0.07       2.71 r
  add_0_root_add_101_3_G11/U95/Y (XOR2X1)                 0.11       2.81 r
  add_0_root_add_101_3_G11/SUM[8] (sad_cal_DW01_add_962)     0.00     2.81 r
  U12461/Y (NAND2X1)                                      0.08       2.89 f
  U12697/Y (NAND2X1)                                      0.06       2.96 r
  acc_4x16_reg_10_0_8_/D (DFFRX2)                         0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_10_0_8_/CK (DFFRX2)                        0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1024] (input port clocked by clk)
  Endpoint: diff_reg_8_0_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1024] (in)                                         0.00       2.13 f
  sub_67_G9/B[0] (sad_cal_DW01_sub_383)                   0.00       2.13 f
  sub_67_G9/U80/Y (INVX12)                                0.02       2.15 r
  sub_67_G9/U81/Y (NOR2X6)                                0.03       2.18 f
  sub_67_G9/U106/Y (OAI21X2)                              0.13       2.31 r
  sub_67_G9/U105/Y (AOI21X2)                              0.11       2.42 f
  sub_67_G9/U129/Y (OAI21X1)                              0.14       2.56 r
  sub_67_G9/U127/Y (XNOR2X1)                              0.18       2.74 f
  sub_67_G9/DIFF[6] (sad_cal_DW01_sub_383)                0.00       2.74 f
  U18574/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_8_0_6_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_8_0_6_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[448] (input port clocked by clk)
  Endpoint: diff_reg_3_8_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[448] (in)                                          0.00       2.13 f
  sub_67_G9_G4/B[0] (sad_cal_DW01_sub_455)                0.00       2.13 f
  sub_67_G9_G4/U80/Y (INVX12)                             0.02       2.15 r
  sub_67_G9_G4/U81/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G9_G4/U106/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G9_G4/U105/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G9_G4/U129/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G9_G4/U127/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G9_G4/DIFF[6] (sad_cal_DW01_sub_455)             0.00       2.74 f
  U16741/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_3_8_6_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_3_8_6_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1664] (input port clocked by clk)
  Endpoint: diff_reg_13_0_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1664] (in)                                         0.00       2.13 f
  sub_67_G14/B[0] (sad_cal_DW01_sub_303)                  0.00       2.13 f
  sub_67_G14/U80/Y (INVX12)                               0.02       2.15 r
  sub_67_G14/U81/Y (NOR2X6)                               0.03       2.18 f
  sub_67_G14/U106/Y (OAI21X2)                             0.13       2.31 r
  sub_67_G14/U105/Y (AOI21X2)                             0.11       2.42 f
  sub_67_G14/U129/Y (OAI21X1)                             0.14       2.56 r
  sub_67_G14/U127/Y (XNOR2X1)                             0.18       2.74 f
  sub_67_G14/DIFF[6] (sad_cal_DW01_sub_303)               0.00       2.74 f
  U17015/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_13_0_6_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_13_0_6_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1132] (input port clocked by clk)
  Endpoint: diff_reg_8_13_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1132] (in)                                         0.00       2.13 r
  sub_67_G14_G9/B[4] (sad_cal_DW01_sub_370)               0.00       2.13 r
  sub_67_G14_G9/U92/Y (CLKINVX1)                          0.07       2.19 f
  sub_67_G14_G9/U128/Y (NOR2X1)                           0.18       2.37 r
  sub_67_G14_G9/U96/Y (NOR2X1)                            0.11       2.48 f
  sub_67_G14_G9/U106/Y (INVX1)                            0.10       2.58 r
  sub_67_G14_G9/U88/Y (OAI21X2)                           0.08       2.66 f
  sub_67_G14_G9/U127/Y (XNOR2X1)                          0.14       2.80 f
  sub_67_G14_G9/DIFF[6] (sad_cal_DW01_sub_370)            0.00       2.80 f
  U12690/Y (MX2X1)                                        0.21       3.01 f
  diff_reg_8_13_6_/D (DFFRX2)                             0.00       3.01 f
  data arrival time                                                  3.01

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_8_13_6_/CK (DFFRX2)                            0.00       3.10 r
  library setup time                                     -0.09       3.01
  data required time                                                 3.01
  --------------------------------------------------------------------------
  data required time                                                 3.01
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_15_7_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_15_1_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_15_7_2_/CK (DFFRX2)                         0.00 #     1.00 r
  abs_val_reg_15_7_2_/Q (DFFRX2)                          0.57       1.57 f
  add_2_root_add_101_3_G2_G16/B[2] (sad_cal_DW01_add_859)     0.00     1.57 f
  add_2_root_add_101_3_G2_G16/U88/Y (NOR2X2)              0.11       1.68 r
  add_2_root_add_101_3_G2_G16/U111/Y (NOR2X1)             0.07       1.75 f
  add_2_root_add_101_3_G2_G16/U65/Y (AOI21X2)             0.17       1.92 r
  add_2_root_add_101_3_G2_G16/U84/Y (OAI21X1)             0.11       2.03 f
  add_2_root_add_101_3_G2_G16/U66/Y (XOR2X2)              0.15       2.18 f
  add_2_root_add_101_3_G2_G16/SUM[6] (sad_cal_DW01_add_859)     0.00     2.18 f
  add_0_root_add_101_3_G2_G16/A[6] (sad_cal_DW01_add_860)     0.00     2.18 f
  add_0_root_add_101_3_G2_G16/U89/Y (OR2X8)               0.17       2.35 f
  add_0_root_add_101_3_G2_G16/U97/Y (NAND2X1)             0.14       2.49 r
  add_0_root_add_101_3_G2_G16/U99/Y (NOR2X2)              0.10       2.59 f
  add_0_root_add_101_3_G2_G16/U84/Y (AOI21X4)             0.11       2.70 r
  add_0_root_add_101_3_G2_G16/U100/Y (XOR2X4)             0.10       2.81 r
  add_0_root_add_101_3_G2_G16/SUM[8] (sad_cal_DW01_add_860)     0.00     2.81 r
  U12859/Y (MX2X2)                                        0.15       2.96 r
  acc_4x16_reg_15_1_8_/D (DFFRX2)                         0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_15_1_8_/CK (DFFRX2)                        0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_5_7_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_5_1_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_5_7_4_/CK (DFFRX1)                          0.00 #     1.00 r
  abs_val_reg_5_7_4_/Q (DFFRX1)                           0.59       1.59 f
  add_2_root_add_101_3_G2_G6/B[4] (sad_cal_DW01_add_899)     0.00     1.59 f
  add_2_root_add_101_3_G2_G6/U93/Y (NOR2X1)               0.17       1.76 r
  add_2_root_add_101_3_G2_G6/U86/Y (INVX1)                0.07       1.82 f
  add_2_root_add_101_3_G2_G6/U105/Y (NAND2X1)             0.07       1.89 r
  add_2_root_add_101_3_G2_G6/U80/Y (XOR2X1)               0.19       2.08 r
  add_2_root_add_101_3_G2_G6/SUM[4] (sad_cal_DW01_add_899)     0.00     2.08 r
  add_0_root_add_101_3_G2_G6/A[4] (sad_cal_DW01_add_900)     0.00     2.08 r
  add_0_root_add_101_3_G2_G6/U90/Y (OR2X4)                0.19       2.27 r
  add_0_root_add_101_3_G2_G6/U100/Y (NAND2X2)             0.07       2.34 f
  add_0_root_add_101_3_G2_G6/U88/Y (OAI21X4)              0.13       2.46 r
  add_0_root_add_101_3_G2_G6/U87/Y (INVX3)                0.06       2.52 f
  add_0_root_add_101_3_G2_G6/U110/Y (OAI21X1)             0.13       2.65 r
  add_0_root_add_101_3_G2_G6/U124/Y (XNOR2X1)             0.14       2.79 r
  add_0_root_add_101_3_G2_G6/SUM[7] (sad_cal_DW01_add_900)     0.00     2.79 r
  U12782/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg_5_1_7_/D (DFFRX4)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_5_1_7_/CK (DFFRX4)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_6_2_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_6_0_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_6_2_3_/CK (DFFRX2)                          0.00 #     1.00 r
  abs_val_reg_6_2_3_/Q (DFFRX2)                           0.56       1.56 f
  add_1_root_add_101_3_G7/B[3] (sad_cal_DW01_add_837)     0.00       1.56 f
  add_1_root_add_101_3_G7/U93/Y (NOR2X2)                  0.11       1.67 r
  add_1_root_add_101_3_G7/U112/Y (NOR2X1)                 0.09       1.76 f
  add_1_root_add_101_3_G7/U68/Y (AOI21X2)                 0.17       1.92 r
  add_1_root_add_101_3_G7/U72/Y (OAI31X1)                 0.09       2.02 f
  add_1_root_add_101_3_G7/U76/Y (XNOR2X1)                 0.17       2.19 f
  add_1_root_add_101_3_G7/SUM[6] (sad_cal_DW01_add_837)     0.00     2.19 f
  add_0_root_add_101_3_G7/B[6] (sad_cal_DW01_add_946)     0.00       2.19 f
  add_0_root_add_101_3_G7/U134/Y (NAND2X1)                0.12       2.31 r
  add_0_root_add_101_3_G7/U133/Y (INVX1)                  0.08       2.39 f
  add_0_root_add_101_3_G7/U131/Y (AOI21X2)                0.13       2.53 r
  add_0_root_add_101_3_G7/U130/Y (OAI21X2)                0.09       2.62 f
  add_0_root_add_101_3_G7/U127/Y (NOR2X4)                 0.08       2.70 r
  add_0_root_add_101_3_G7/U111/Y (OAI21X2)                0.06       2.76 f
  add_0_root_add_101_3_G7/SUM[9] (sad_cal_DW01_add_946)     0.00     2.76 f
  U12447/Y (MX2X2)                                        0.15       2.91 f
  acc_4x16_reg_6_0_9_/D (DFFRX1)                          0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_6_0_9_/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[168] (input port clocked by clk)
  Endpoint: diff_reg_1_5_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[168] (in)                                          0.00       2.13 f
  sub_67_G6_G2/B[0] (sad_cal_DW01_sub_490)                0.00       2.13 f
  sub_67_G6_G2/U86/Y (INVX3)                              0.03       2.16 r
  sub_67_G6_G2/U95/Y (NOR2X2)                             0.06       2.22 f
  sub_67_G6_G2/U74/Y (OAI21X4)                            0.13       2.35 r
  sub_67_G6_G2/U106/Y (INVX1)                             0.08       2.43 f
  sub_67_G6_G2/U120/Y (OAI21X1)                           0.13       2.56 r
  sub_67_G6_G2/U119/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G6_G2/DIFF[3] (sad_cal_DW01_sub_490)             0.00       2.74 f
  U16612/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_1_5_3_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_1_5_3_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_5_7_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_5_1_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_5_7_4_/CK (DFFRX1)                          0.00 #     1.00 r
  abs_val_reg_5_7_4_/Q (DFFRX1)                           0.59       1.59 f
  add_2_root_add_101_3_G2_G6/B[4] (sad_cal_DW01_add_899)     0.00     1.59 f
  add_2_root_add_101_3_G2_G6/U93/Y (NOR2X1)               0.17       1.76 r
  add_2_root_add_101_3_G2_G6/U86/Y (INVX1)                0.07       1.82 f
  add_2_root_add_101_3_G2_G6/U105/Y (NAND2X1)             0.07       1.89 r
  add_2_root_add_101_3_G2_G6/U80/Y (XOR2X1)               0.19       2.08 r
  add_2_root_add_101_3_G2_G6/SUM[4] (sad_cal_DW01_add_899)     0.00     2.08 r
  add_0_root_add_101_3_G2_G6/A[4] (sad_cal_DW01_add_900)     0.00     2.08 r
  add_0_root_add_101_3_G2_G6/U90/Y (OR2X4)                0.19       2.27 r
  add_0_root_add_101_3_G2_G6/U100/Y (NAND2X2)             0.07       2.34 f
  add_0_root_add_101_3_G2_G6/U88/Y (OAI21X4)              0.13       2.46 r
  add_0_root_add_101_3_G2_G6/U87/Y (INVX3)                0.06       2.52 f
  add_0_root_add_101_3_G2_G6/U108/Y (OAI21X1)             0.13       2.65 r
  add_0_root_add_101_3_G2_G6/U125/Y (XNOR2X1)             0.14       2.79 r
  add_0_root_add_101_3_G2_G6/SUM[6] (sad_cal_DW01_add_900)     0.00     2.79 r
  U12694/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg_5_1_6_/D (DFFRX4)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_5_1_6_/CK (DFFRX4)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1132] (input port clocked by clk)
  Endpoint: diff_reg_8_13_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1132] (in)                                         0.00       2.13 f
  sub_67_G14_G9/B[4] (sad_cal_DW01_sub_370)               0.00       2.13 f
  sub_67_G14_G9/U92/Y (CLKINVX1)                          0.06       2.18 r
  sub_67_G14_G9/U128/Y (NOR2X1)                           0.09       2.27 f
  sub_67_G14_G9/U96/Y (NOR2X1)                            0.15       2.42 r
  sub_67_G14_G9/U111/Y (NAND2X1)                          0.08       2.50 f
  sub_67_G14_G9/U101/Y (OAI21X1)                          0.15       2.65 r
  sub_67_G14_G9/U124/Y (XNOR2X1)                          0.18       2.83 f
  sub_67_G14_G9/DIFF[7] (sad_cal_DW01_sub_370)            0.00       2.83 f
  U10551/Y (MX2X2)                                        0.18       3.02 f
  diff_reg_8_13_7_/D (DFFRX2)                             0.00       3.02 f
  data arrival time                                                  3.02

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_8_13_7_/CK (DFFRX2)                            0.00       3.10 r
  library setup time                                     -0.08       3.02
  data required time                                                 3.02
  --------------------------------------------------------------------------
  data required time                                                 3.02
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x4_reg_0_2_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_1x4_reg_0_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x4_reg_0_2_0_/CK (DFFRHQX2)                        0.00 #     1.00 r
  acc_4x4_reg_0_2_0_/Q (DFFRHQX2)                         0.24       1.24 f
  add_1_root_add_135_3/B[0] (sad_cal_DW01_add_514)        0.00       1.24 f
  add_1_root_add_135_3/U123/Y (NAND2X1)                   0.19       1.43 r
  add_1_root_add_135_3/U175/Y (OAI21X4)                   0.11       1.54 f
  add_1_root_add_135_3/U154/Y (OAI2BB1X4)                 0.16       1.71 f
  add_1_root_add_135_3/U166/Y (XNOR2X4)                   0.15       1.86 r
  add_1_root_add_135_3/SUM[3] (sad_cal_DW01_add_514)      0.00       1.86 r
  add_0_root_add_135_3/B[3] (sad_cal_DW01_add_518)        0.00       1.86 r
  add_0_root_add_135_3/U138/Y (NOR2X2)                    0.09       1.95 f
  add_0_root_add_135_3/U119/Y (OAI21X1)                   0.12       2.07 r
  add_0_root_add_135_3/U120/Y (INVX1)                     0.06       2.13 f
  add_0_root_add_135_3/U126/Y (AND2X4)                    0.15       2.29 f
  add_0_root_add_135_3/U150/Y (OAI21X1)                   0.12       2.40 r
  add_0_root_add_135_3/U157/Y (INVX1)                     0.08       2.48 f
  add_0_root_add_135_3/U156/Y (OAI21X1)                   0.13       2.61 r
  add_0_root_add_135_3/U134/Y (XNOR2X1)                   0.18       2.79 f
  add_0_root_add_135_3/SUM[6] (sad_cal_DW01_add_518)      0.00       2.79 f
  U10684/Y (CLKMX2X2)                                     0.17       2.96 f
  acc_1x4_reg_0_6_/D (DFFRHQX2)                           0.00       2.96 f
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_1x4_reg_0_6_/CK (DFFRHQX2)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_14_7_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_14_1_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_14_7_6_/CK (DFFRX1)                         0.00 #     1.00 r
  abs_val_reg_14_7_6_/Q (DFFRX1)                          0.58       1.58 f
  add_2_root_add_101_3_G2_G15/B[6] (sad_cal_DW01_add_863)     0.00     1.58 f
  add_2_root_add_101_3_G2_G15/U67/Y (OR2X1)               0.30       1.87 f
  add_2_root_add_101_3_G2_G15/U108/Y (AOI21X1)            0.15       2.02 r
  add_2_root_add_101_3_G2_G15/U110/Y (OAI21X1)            0.09       2.11 f
  add_2_root_add_101_3_G2_G15/U78/Y (XNOR2X1)             0.13       2.24 r
  add_2_root_add_101_3_G2_G15/SUM[7] (sad_cal_DW01_add_863)     0.00     2.24 r
  add_0_root_add_101_3_G2_G15/A[7] (sad_cal_DW01_add_864)     0.00     2.24 r
  add_0_root_add_101_3_G2_G15/U115/Y (NAND2X1)            0.12       2.36 f
  add_0_root_add_101_3_G2_G15/U97/Y (OA21X2)              0.27       2.63 f
  add_0_root_add_101_3_G2_G15/U99/Y (OAI21X1)             0.08       2.71 r
  add_0_root_add_101_3_G2_G15/SUM[9] (sad_cal_DW01_add_864)     0.00     2.71 r
  U10537/Y (CLKMX2X2)                                     0.17       2.89 r
  acc_4x16_reg_14_1_9_/D (DFFRX1)                         0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_14_1_9_/CK (DFFRX1)                        0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[106] (input port clocked by clk)
  Endpoint: diff_reg_0_13_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[106] (in)                                          0.00       2.13 f
  sub_67_G14_G1/B[2] (sad_cal_DW01_sub_498)               0.00       2.13 f
  sub_67_G14_G1/U84/Y (INVX3)                             0.04       2.16 r
  sub_67_G14_G1/U94/Y (NAND2X2)                           0.07       2.23 f
  sub_67_G14_G1/U104/Y (OAI21X2)                          0.15       2.38 r
  sub_67_G14_G1/U102/Y (AOI21X1)                          0.09       2.47 f
  sub_67_G14_G1/U99/Y (OAI21X2)                           0.14       2.61 r
  sub_67_G14_G1/U87/Y (XOR2X4)                            0.13       2.75 f
  sub_67_G14_G1/DIFF[5] (sad_cal_DW01_sub_498)            0.00       2.75 f
  U11147/Y (MX2X2)                                        0.17       2.91 f
  diff_reg_0_13_5_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_0_13_5_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_10_14_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_10_3_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_10_14_3_/CK (DFFRX2)                        0.00 #     1.00 r
  abs_val_reg_10_14_3_/Q (DFFRX2)                         0.56       1.56 f
  add_1_root_add_101_3_G4_G11/B[3] (sad_cal_DW01_add_803)     0.00     1.56 f
  add_1_root_add_101_3_G4_G11/U102/Y (NAND2X1)            0.11       1.67 r
  add_1_root_add_101_3_G4_G11/U76/Y (OAI21X1)             0.12       1.79 f
  add_1_root_add_101_3_G4_G11/U95/Y (AOI21X4)             0.12       1.91 r
  add_1_root_add_101_3_G4_G11/U67/Y (INVX1)               0.07       1.98 f
  add_1_root_add_101_3_G4_G11/U93/Y (NAND2X2)             0.06       2.03 r
  add_1_root_add_101_3_G4_G11/U94/Y (NAND2X2)             0.06       2.10 f
  add_1_root_add_101_3_G4_G11/U96/Y (XOR2X4)              0.10       2.19 r
  add_1_root_add_101_3_G4_G11/SUM[7] (sad_cal_DW01_add_803)     0.00     2.19 r
  add_0_root_add_101_3_G4_G11/B[7] (sad_cal_DW01_add_878)     0.00     2.19 r
  add_0_root_add_101_3_G4_G11/U123/Y (OR2X8)              0.15       2.35 r
  add_0_root_add_101_3_G4_G11/U106/Y (NAND2X4)            0.06       2.40 f
  add_0_root_add_101_3_G4_G11/U119/Y (OAI21X2)            0.13       2.53 r
  add_0_root_add_101_3_G4_G11/U120/Y (AOI21X2)            0.08       2.61 f
  add_0_root_add_101_3_G4_G11/U113/Y (OAI21X2)            0.12       2.73 r
  add_0_root_add_101_3_G4_G11/SUM[9] (sad_cal_DW01_add_878)     0.00     2.73 r
  U10895/Y (CLKMX2X3)                                     0.16       2.89 r
  acc_4x16_reg_10_3_9_/D (DFFRX1)                         0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_10_3_9_/CK (DFFRX1)                        0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1027] (input port clocked by clk)
  Endpoint: diff_reg_8_0_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1027] (in)                                         0.00       2.13 r
  sub_67_G9/B[3] (sad_cal_DW01_sub_383)                   0.00       2.13 r
  sub_67_G9/U85/Y (INVX3)                                 0.02       2.15 f
  sub_67_G9/U88/Y (NOR2X1)                                0.11       2.26 r
  sub_67_G9/U104/Y (OAI21X2)                              0.08       2.34 f
  sub_67_G9/U105/Y (AOI21X2)                              0.15       2.49 r
  sub_67_G9/U124/Y (OAI21X1)                              0.10       2.58 f
  sub_67_G9/U89/Y (XNOR2X1)                               0.16       2.74 f
  sub_67_G9/DIFF[5] (sad_cal_DW01_sub_383)                0.00       2.74 f
  U12328/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_8_0_5_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_8_0_5_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[451] (input port clocked by clk)
  Endpoint: diff_reg_3_8_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[451] (in)                                          0.00       2.13 r
  sub_67_G9_G4/B[3] (sad_cal_DW01_sub_455)                0.00       2.13 r
  sub_67_G9_G4/U83/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G4/U86/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G4/U104/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G4/U105/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G4/U124/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G4/U87/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G4/DIFF[5] (sad_cal_DW01_sub_455)             0.00       2.74 f
  U12326/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_3_8_5_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_3_8_5_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1667] (input port clocked by clk)
  Endpoint: diff_reg_13_0_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1667] (in)                                         0.00       2.13 r
  sub_67_G14/B[3] (sad_cal_DW01_sub_303)                  0.00       2.13 r
  sub_67_G14/U83/Y (INVX3)                                0.02       2.15 f
  sub_67_G14/U86/Y (NOR2X1)                               0.11       2.26 r
  sub_67_G14/U104/Y (OAI21X2)                             0.08       2.34 f
  sub_67_G14/U105/Y (AOI21X2)                             0.15       2.49 r
  sub_67_G14/U124/Y (OAI21X1)                             0.10       2.58 f
  sub_67_G14/U87/Y (XNOR2X1)                              0.16       2.74 f
  sub_67_G14/DIFF[5] (sad_cal_DW01_sub_303)               0.00       2.74 f
  U12329/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_13_0_5_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_13_0_5_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[938] (input port clocked by clk)
  Endpoint: diff_reg_7_5_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[938] (in)                                          0.00       2.13 f
  sub_67_G6_G8/B[2] (sad_cal_DW01_sub_394)                0.00       2.13 f
  sub_67_G6_G8/U80/Y (INVX4)                              0.02       2.15 r
  sub_67_G6_G8/U87/Y (NAND2X1)                            0.09       2.24 f
  sub_67_G6_G8/U83/Y (OAI21X2)                            0.18       2.42 r
  sub_67_G6_G8/U92/Y (AOI21X2)                            0.09       2.51 f
  sub_67_G6_G8/U91/Y (OA21X2)                             0.25       2.76 f
  sub_67_G6_G8/DIFF[8] (sad_cal_DW01_sub_394)             0.00       2.76 f
  U18226/Y (CLKMX2X2)                                     0.15       2.91 f
  diff_reg_7_5_8_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_7_5_8_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[99] (input port clocked by clk)
  Endpoint: diff_reg_0_12_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[99] (in)                                           0.00       2.13 r
  sub_67_G13_G1/B[3] (sad_cal_DW01_sub_499)               0.00       2.13 r
  sub_67_G13_G1/U88/Y (INVX3)                             0.02       2.15 f
  sub_67_G13_G1/U91/Y (NOR2X1)                            0.11       2.26 r
  sub_67_G13_G1/U105/Y (OAI21X2)                          0.08       2.34 f
  sub_67_G13_G1/U106/Y (AOI21X2)                          0.15       2.49 r
  sub_67_G13_G1/U123/Y (OAI21X1)                          0.10       2.58 f
  sub_67_G13_G1/U92/Y (XNOR2X1)                           0.16       2.74 f
  sub_67_G13_G1/DIFF[5] (sad_cal_DW01_sub_499)            0.00       2.74 f
  U12313/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_0_12_5_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_0_12_5_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[323] (input port clocked by clk)
  Endpoint: diff_reg_2_8_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[323] (in)                                          0.00       2.13 r
  sub_67_G9_G3/B[3] (sad_cal_DW01_sub_471)                0.00       2.13 r
  sub_67_G9_G3/U88/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G3/U91/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G3/U105/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G3/U106/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G3/U123/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G3/U92/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G3/DIFF[5] (sad_cal_DW01_sub_471)             0.00       2.74 f
  U12315/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_2_8_5_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_2_8_5_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[611] (input port clocked by clk)
  Endpoint: diff_reg_4_12_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[611] (in)                                          0.00       2.13 r
  sub_67_G13_G5/B[3] (sad_cal_DW01_sub_435)               0.00       2.13 r
  sub_67_G13_G5/U92/Y (INVX3)                             0.02       2.15 f
  sub_67_G13_G5/U95/Y (NOR2X1)                            0.11       2.26 r
  sub_67_G13_G5/U107/Y (OAI21X2)                          0.08       2.34 f
  sub_67_G13_G5/U108/Y (AOI21X2)                          0.15       2.49 r
  sub_67_G13_G5/U124/Y (OAI21X1)                          0.10       2.58 f
  sub_67_G13_G5/U96/Y (XNOR2X1)                           0.16       2.74 f
  sub_67_G13_G5/DIFF[5] (sad_cal_DW01_sub_435)            0.00       2.74 f
  U12327/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_4_12_5_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_12_5_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg_14_1_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg_3_1_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg_14_1_1_/CK (DFFRX4)                        0.00 #     1.00 r
  acc_4x16_reg_14_1_1_/Q (DFFRX4)                         0.50       1.50 f
  add_1_root_add_119_3_G2_G4/B[1] (sad_cal_DW01_add_539)     0.00     1.50 f
  add_1_root_add_119_3_G2_G4/U94/Y (NOR2X4)               0.09       1.60 r
  add_1_root_add_119_3_G2_G4/U134/Y (NAND2BX1)            0.14       1.74 r
  add_1_root_add_119_3_G2_G4/U77/Y (XOR2X1)               0.16       1.90 f
  add_1_root_add_119_3_G2_G4/SUM[1] (sad_cal_DW01_add_539)     0.00     1.90 f
  add_0_root_add_119_3_G2_G4/B[1] (sad_cal_DW01_add_555)     0.00     1.90 f
  add_0_root_add_119_3_G2_G4/U133/Y (OR2X2)               0.25       2.15 f
  add_0_root_add_119_3_G2_G4/U111/Y (AOI21X2)             0.13       2.28 r
  add_0_root_add_119_3_G2_G4/U142/Y (OAI21X1)             0.09       2.38 f
  add_0_root_add_119_3_G2_G4/U146/Y (OAI2BB1X4)           0.16       2.54 f
  add_0_root_add_119_3_G2_G4/U143/Y (AOI21X2)             0.13       2.66 r
  add_0_root_add_119_3_G2_G4/U183/Y (XOR2X1)              0.12       2.78 r
  add_0_root_add_119_3_G2_G4/SUM[7] (sad_cal_DW01_add_555)     0.00     2.78 r
  U12817/Y (MX2X2)                                        0.17       2.96 r
  acc_4x4_reg_3_1_7_/D (DFFRX4)                           0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg_3_1_7_/CK (DFFRX4)                          0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[64] (input port clocked by clk)
  Endpoint: diff_reg_0_8_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[64] (in)                                           0.00       2.13 f
  sub_67_G9_G1/B[0] (sad_cal_DW01_sub_503)                0.00       2.13 f
  sub_67_G9_G1/U87/Y (INVX12)                             0.02       2.15 r
  sub_67_G9_G1/U78/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G9_G1/U109/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G9_G1/U108/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G9_G1/U131/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G9_G1/U129/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G9_G1/DIFF[6] (sad_cal_DW01_sub_503)             0.00       2.74 f
  U16688/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_0_8_6_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_0_8_6_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[352] (input port clocked by clk)
  Endpoint: diff_reg_2_12_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[352] (in)                                          0.00       2.13 f
  sub_67_G13_G3/B[0] (sad_cal_DW01_sub_467)               0.00       2.13 f
  sub_67_G13_G3/U87/Y (INVX12)                            0.02       2.15 r
  sub_67_G13_G3/U78/Y (NOR2X6)                            0.03       2.18 f
  sub_67_G13_G3/U109/Y (OAI21X2)                          0.13       2.31 r
  sub_67_G13_G3/U108/Y (AOI21X2)                          0.11       2.42 f
  sub_67_G13_G3/U131/Y (OAI21X1)                          0.14       2.56 r
  sub_67_G13_G3/U129/Y (XNOR2X1)                          0.18       2.74 f
  sub_67_G13_G3/DIFF[6] (sad_cal_DW01_sub_467)            0.00       2.74 f
  U16437/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_2_12_6_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_2_12_6_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[512] (input port clocked by clk)
  Endpoint: diff_reg_4_0_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[512] (in)                                          0.00       2.13 f
  sub_67_G5/B[0] (sad_cal_DW01_sub_447)                   0.00       2.13 f
  sub_67_G5/U87/Y (INVX12)                                0.02       2.15 r
  sub_67_G5/U86/Y (NOR2X6)                                0.03       2.18 f
  sub_67_G5/U110/Y (OAI21X2)                              0.13       2.31 r
  sub_67_G5/U109/Y (AOI21X2)                              0.11       2.42 f
  sub_67_G5/U132/Y (OAI21X1)                              0.14       2.56 r
  sub_67_G5/U130/Y (XNOR2X1)                              0.18       2.74 f
  sub_67_G5/DIFF[6] (sad_cal_DW01_sub_447)                0.00       2.74 f
  U17735/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_4_0_6_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_0_6_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[768] (input port clocked by clk)
  Endpoint: diff_reg_6_0_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[768] (in)                                          0.00       2.13 f
  sub_67_G7/B[0] (sad_cal_DW01_sub_415)                   0.00       2.13 f
  sub_67_G7/U87/Y (INVX12)                                0.02       2.15 r
  sub_67_G7/U78/Y (NOR2X6)                                0.03       2.18 f
  sub_67_G7/U109/Y (OAI21X2)                              0.13       2.31 r
  sub_67_G7/U108/Y (AOI21X2)                              0.11       2.42 f
  sub_67_G7/U131/Y (OAI21X1)                              0.14       2.56 r
  sub_67_G7/U129/Y (XNOR2X1)                              0.18       2.74 f
  sub_67_G7/DIFF[6] (sad_cal_DW01_sub_415)                0.00       2.74 f
  U17892/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_6_0_6_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_6_0_6_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1088] (input port clocked by clk)
  Endpoint: diff_reg_8_8_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1088] (in)                                         0.00       2.13 f
  sub_67_G9_G9/B[0] (sad_cal_DW01_sub_375)                0.00       2.13 f
  sub_67_G9_G9/U87/Y (INVX12)                             0.02       2.15 r
  sub_67_G9_G9/U78/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G9_G9/U109/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G9_G9/U108/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G9_G9/U131/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G9_G9/U129/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G9_G9/DIFF[6] (sad_cal_DW01_sub_375)             0.00       2.74 f
  U19186/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_8_8_6_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_8_8_6_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1376] (input port clocked by clk)
  Endpoint: diff_reg_10_12_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1376] (in)                                         0.00       2.13 f
  sub_67_G13_G11/B[0] (sad_cal_DW01_sub_339)              0.00       2.13 f
  sub_67_G13_G11/U87/Y (INVX12)                           0.02       2.15 r
  sub_67_G13_G11/U78/Y (NOR2X6)                           0.03       2.18 f
  sub_67_G13_G11/U109/Y (OAI21X2)                         0.13       2.31 r
  sub_67_G13_G11/U108/Y (AOI21X2)                         0.11       2.42 f
  sub_67_G13_G11/U131/Y (OAI21X1)                         0.14       2.56 r
  sub_67_G13_G11/U129/Y (XNOR2X1)                         0.18       2.74 f
  sub_67_G13_G11/DIFF[6] (sad_cal_DW01_sub_339)           0.00       2.74 f
  U18933/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_10_12_6_/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_10_12_6_/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1920] (input port clocked by clk)
  Endpoint: diff_reg_15_0_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1920] (in)                                         0.00       2.13 f
  sub_67_G16/B[0] (sad_cal_DW01_sub_271)                  0.00       2.13 f
  sub_67_G16/U85/Y (INVX12)                               0.02       2.15 r
  sub_67_G16/U76/Y (NOR2X6)                               0.03       2.18 f
  sub_67_G16/U108/Y (OAI21X2)                             0.13       2.31 r
  sub_67_G16/U107/Y (AOI21X2)                             0.11       2.42 f
  sub_67_G16/U133/Y (OAI21X1)                             0.14       2.56 r
  sub_67_G16/U131/Y (XNOR2X1)                             0.18       2.74 f
  sub_67_G16/DIFF[6] (sad_cal_DW01_sub_271)               0.00       2.74 f
  U16960/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_15_0_6_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_15_0_6_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_5_9_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_5_2_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_5_9_1_/CK (DFFRX2)                          0.00 #     1.00 r
  abs_val_reg_5_9_1_/Q (DFFRX2)                           0.56       1.56 f
  add_1_root_add_101_3_G3_G6/A[1] (sad_cal_DW01_add_836)     0.00     1.56 f
  add_1_root_add_101_3_G3_G6/U90/Y (NAND2X1)              0.10       1.66 r
  add_1_root_add_101_3_G3_G6/U88/Y (OAI21X1)              0.09       1.75 f
  add_1_root_add_101_3_G3_G6/U87/Y (NAND2X1)              0.09       1.84 r
  add_1_root_add_101_3_G3_G6/U67/Y (AND2X4)               0.14       1.98 r
  add_1_root_add_101_3_G3_G6/U86/Y (XOR2X2)               0.15       2.12 f
  add_1_root_add_101_3_G3_G6/SUM[4] (sad_cal_DW01_add_836)     0.00     2.12 f
  add_0_root_add_101_3_G3_G6/B[4] (sad_cal_DW01_add_944)     0.00     2.12 f
  add_0_root_add_101_3_G3_G6/U111/Y (NAND2X1)             0.11       2.23 r
  add_0_root_add_101_3_G3_G6/U102/Y (INVX1)               0.07       2.30 f
  add_0_root_add_101_3_G3_G6/U92/Y (AOI21X2)              0.12       2.43 r
  add_0_root_add_101_3_G3_G6/U100/Y (NAND2X4)             0.08       2.51 f
  add_0_root_add_101_3_G3_G6/U101/Y (AOI21X4)             0.12       2.62 r
  add_0_root_add_101_3_G3_G6/U77/Y (XOR2X2)               0.16       2.79 r
  add_0_root_add_101_3_G3_G6/SUM[7] (sad_cal_DW01_add_944)     0.00     2.79 r
  U11236/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg_5_2_7_/D (DFFRX4)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_5_2_7_/CK (DFFRX4)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[480] (input port clocked by clk)
  Endpoint: diff_reg_3_12_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[480] (in)                                          0.00       2.13 f
  sub_67_G13_G4/B[0] (sad_cal_DW01_sub_451)               0.00       2.13 f
  sub_67_G13_G4/U85/Y (INVX12)                            0.02       2.15 r
  sub_67_G13_G4/U76/Y (NOR2X6)                            0.03       2.18 f
  sub_67_G13_G4/U108/Y (OAI21X2)                          0.13       2.31 r
  sub_67_G13_G4/U107/Y (AOI21X2)                          0.11       2.42 f
  sub_67_G13_G4/U133/Y (OAI21X1)                          0.14       2.56 r
  sub_67_G13_G4/U131/Y (XNOR2X1)                          0.18       2.74 f
  sub_67_G13_G4/DIFF[6] (sad_cal_DW01_sub_451)            0.00       2.74 f
  U16338/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_3_12_6_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_3_12_6_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[832] (input port clocked by clk)
  Endpoint: diff_reg_6_8_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[832] (in)                                          0.00       2.13 f
  sub_67_G9_G7/B[0] (sad_cal_DW01_sub_407)                0.00       2.13 f
  sub_67_G9_G7/U87/Y (INVX12)                             0.02       2.15 r
  sub_67_G9_G7/U78/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G9_G7/U109/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G9_G7/U108/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G9_G7/U131/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G9_G7/U129/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G9_G7/DIFF[6] (sad_cal_DW01_sub_407)             0.00       2.74 f
  U18514/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_6_8_6_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_6_8_6_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[928] (input port clocked by clk)
  Endpoint: diff_reg_7_4_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[928] (in)                                          0.00       2.13 f
  sub_67_G5_G8/B[0] (sad_cal_DW01_sub_395)                0.00       2.13 f
  sub_67_G5_G8/U87/Y (INVX12)                             0.02       2.15 r
  sub_67_G5_G8/U78/Y (NOR2X6)                             0.03       2.18 f
  sub_67_G5_G8/U109/Y (OAI21X2)                           0.13       2.31 r
  sub_67_G5_G8/U108/Y (AOI21X2)                           0.11       2.42 f
  sub_67_G5_G8/U131/Y (OAI21X1)                           0.14       2.56 r
  sub_67_G5_G8/U129/Y (XNOR2X1)                           0.18       2.74 f
  sub_67_G5_G8/DIFF[6] (sad_cal_DW01_sub_395)             0.00       2.74 f
  U18203/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_7_4_6_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_7_4_6_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_0_6_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_0_1_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_0_6_3_/CK (DFFRX2)                          0.00 #     1.00 r
  abs_val_reg_0_6_3_/Q (DFFRX2)                           0.56       1.56 f
  add_1_root_add_101_3_G2_G1/B[3] (sad_cal_DW01_add_824)     0.00     1.56 f
  add_1_root_add_101_3_G2_G1/U98/Y (NAND2X1)              0.11       1.67 r
  add_1_root_add_101_3_G2_G1/U95/Y (OAI21X1)              0.12       1.79 f
  add_1_root_add_101_3_G2_G1/U90/Y (AOI21X4)              0.13       1.92 r
  add_1_root_add_101_3_G2_G1/U87/Y (OAI21X1)              0.10       2.02 f
  add_1_root_add_101_3_G2_G1/U86/Y (XNOR2X2)              0.14       2.16 f
  add_1_root_add_101_3_G2_G1/SUM[6] (sad_cal_DW01_add_824)     0.00     2.16 f
  add_0_root_add_101_3_G2_G1/B[6] (sad_cal_DW01_add_920)     0.00     2.16 f
  add_0_root_add_101_3_G2_G1/U84/Y (OR2X4)                0.20       2.37 f
  add_0_root_add_101_3_G2_G1/U86/Y (AOI21X4)              0.10       2.47 r
  add_0_root_add_101_3_G2_G1/U108/Y (OAI21X2)             0.07       2.54 f
  add_0_root_add_101_3_G2_G1/U101/Y (AOI21X2)             0.11       2.65 r
  add_0_root_add_101_3_G2_G1/U128/Y (OAI21X1)             0.08       2.73 f
  add_0_root_add_101_3_G2_G1/SUM[9] (sad_cal_DW01_add_920)     0.00     2.73 f
  U12428/Y (MX2X1)                                        0.18       2.91 f
  acc_4x16_reg_0_1_9_/D (DFFRX1)                          0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_0_1_9_/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg_11_3_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg_2_3_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg_11_3_6_/CK (DFFRX2)                        0.00 #     1.00 r
  acc_4x16_reg_11_3_6_/Q (DFFRX2)                         0.56       1.56 f
  add_2_root_add_119_3_G4_G3/B[6] (sad_cal_DW01_add_779)     0.00     1.56 f
  add_2_root_add_119_3_G4_G3/U114/Y (NOR2X2)              0.13       1.68 r
  add_2_root_add_119_3_G4_G3/U107/Y (NOR2X1)              0.10       1.78 f
  add_2_root_add_119_3_G4_G3/U105/Y (AOI21X2)             0.14       1.92 r
  add_2_root_add_119_3_G4_G3/U134/Y (OAI21X2)             0.09       2.01 f
  add_2_root_add_119_3_G4_G3/U90/Y (AOI21X2)              0.14       2.15 r
  add_2_root_add_119_3_G4_G3/U126/Y (XOR2X4)              0.14       2.29 f
  add_2_root_add_119_3_G4_G3/SUM[9] (sad_cal_DW01_add_779)     0.00     2.29 f
  add_0_root_add_119_3_G4_G3/A[9] (sad_cal_DW01_add_554)     0.00     2.29 f
  add_0_root_add_119_3_G4_G3/U116/Y (NAND2X1)             0.10       2.39 r
  add_0_root_add_119_3_G4_G3/U142/Y (OAI21X1)             0.08       2.47 f
  add_0_root_add_119_3_G4_G3/U169/Y (AOI21X1)             0.14       2.61 r
  add_0_root_add_119_3_G4_G3/U161/Y (NAND2X2)             0.07       2.68 f
  add_0_root_add_119_3_G4_G3/U137/Y (XNOR2X1)             0.11       2.79 r
  add_0_root_add_119_3_G4_G3/SUM[10] (sad_cal_DW01_add_554)     0.00     2.79 r
  U10974/Y (MX2X2)                                        0.17       2.96 r
  acc_4x4_reg_2_3_10_/D (DFFRX2)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg_2_3_10_/CK (DFFRX2)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg_3_2_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg_0_2_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg_3_2_6_/CK (DFFRX2)                         0.00 #     1.00 r
  acc_4x16_reg_3_2_6_/Q (DFFRX2)                          0.57       1.57 f
  add_2_root_add_119_3_G3_G1/B[6] (sad_cal_DW01_add_786)     0.00     1.57 f
  add_2_root_add_119_3_G3_G1/U137/Y (NOR2X2)              0.10       1.67 r
  add_2_root_add_119_3_G3_G1/U155/Y (NOR2X1)              0.07       1.73 f
  add_2_root_add_119_3_G3_G1/U90/Y (AOI21X1)              0.12       1.85 r
  add_2_root_add_119_3_G3_G1/U99/Y (OAI21X1)              0.12       1.97 f
  add_2_root_add_119_3_G3_G1/U89/Y (NAND2X2)              0.07       2.04 r
  add_2_root_add_119_3_G3_G1/U96/Y (NAND2X1)              0.06       2.10 f
  add_2_root_add_119_3_G3_G1/U95/Y (XNOR2X2)              0.14       2.25 f
  add_2_root_add_119_3_G3_G1/SUM[9] (sad_cal_DW01_add_786)     0.00     2.25 f
  add_0_root_add_119_3_G3_G1/A[9] (sad_cal_DW01_add_547)     0.00     2.25 f
  add_0_root_add_119_3_G3_G1/U109/Y (NOR2X2)              0.13       2.38 r
  add_0_root_add_119_3_G3_G1/U154/Y (OAI21X1)             0.09       2.47 f
  add_0_root_add_119_3_G3_G1/U153/Y (AOI21X1)             0.11       2.58 r
  add_0_root_add_119_3_G3_G1/U151/Y (OAI21X1)             0.09       2.68 f
  add_0_root_add_119_3_G3_G1/U175/Y (XNOR2X1)             0.12       2.79 r
  add_0_root_add_119_3_G3_G1/SUM[10] (sad_cal_DW01_add_547)     0.00     2.79 r
  U10610/Y (MX2X2)                                        0.17       2.96 r
  acc_4x4_reg_0_2_10_/D (DFFRX2)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg_0_2_10_/CK (DFFRX2)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg_8_1_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg_2_1_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg_8_1_7_/CK (DFFRX2)                         0.00 #     1.00 r
  acc_4x16_reg_8_1_7_/Q (DFFRX2)                          0.41       1.41 r
  add_2_root_add_119_3_G2_G3/A[7] (sad_cal_DW01_add_780)     0.00     1.41 r
  add_2_root_add_119_3_G2_G3/U96/Y (NOR2X2)               0.07       1.48 f
  add_2_root_add_119_3_G2_G3/U142/Y (NOR2X1)              0.17       1.65 r
  add_2_root_add_119_3_G2_G3/U166/Y (NAND2X1)             0.11       1.76 f
  add_2_root_add_119_3_G2_G3/U137/Y (OAI21X2)             0.15       1.91 r
  add_2_root_add_119_3_G2_G3/U131/Y (CLKINVX1)            0.08       1.99 f
  add_2_root_add_119_3_G2_G3/U122/Y (OA21X4)              0.19       2.18 f
  add_2_root_add_119_3_G2_G3/U143/Y (XOR2X4)              0.11       2.29 f
  add_2_root_add_119_3_G2_G3/SUM[9] (sad_cal_DW01_add_780)     0.00     2.29 f
  add_0_root_add_119_3_G2_G3/A[9] (sad_cal_DW01_add_553)     0.00     2.29 f
  add_0_root_add_119_3_G2_G3/U161/Y (NAND2X1)             0.10       2.39 r
  add_0_root_add_119_3_G2_G3/U159/Y (OAI21X1)             0.08       2.47 f
  add_0_root_add_119_3_G2_G3/U155/Y (AOI21X1)             0.11       2.58 r
  add_0_root_add_119_3_G2_G3/U153/Y (OAI21X1)             0.09       2.68 f
  add_0_root_add_119_3_G2_G3/U164/Y (XNOR2X1)             0.12       2.79 r
  add_0_root_add_119_3_G2_G3/SUM[10] (sad_cal_DW01_add_553)     0.00     2.79 r
  U11146/Y (MX2X2)                                        0.17       2.96 r
  acc_4x4_reg_2_1_10_/D (DFFRX2)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg_2_1_10_/CK (DFFRX2)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_5_13_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_5_3_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_5_13_5_/CK (DFFRX1)                         0.00 #     1.00 r
  abs_val_reg_5_13_5_/Q (DFFRX1)                          0.51       1.51 r
  add_1_root_add_101_3_G4_G6/A[5] (sad_cal_DW01_add_813)     0.00     1.51 r
  add_1_root_add_101_3_G4_G6/U84/Y (NOR2X2)               0.08       1.59 f
  add_1_root_add_101_3_G4_G6/U103/Y (NOR2X1)              0.13       1.72 r
  add_1_root_add_101_3_G4_G6/U83/Y (INVX1)                0.06       1.77 f
  add_1_root_add_101_3_G4_G6/U108/Y (OAI21X1)             0.16       1.94 r
  add_1_root_add_101_3_G4_G6/U72/Y (XNOR2X2)              0.18       2.11 f
  add_1_root_add_101_3_G4_G6/SUM[6] (sad_cal_DW01_add_813)     0.00     2.11 f
  add_0_root_add_101_3_G4_G6/B[6] (sad_cal_DW01_add_898)     0.00     2.11 f
  add_0_root_add_101_3_G4_G6/U118/Y (OR2X4)               0.20       2.31 f
  add_0_root_add_101_3_G4_G6/U80/Y (AOI21X2)              0.12       2.43 r
  add_0_root_add_101_3_G4_G6/U81/Y (OAI21X2)              0.09       2.52 f
  add_0_root_add_101_3_G4_G6/U109/Y (AOI21X4)             0.11       2.63 r
  add_0_root_add_101_3_G4_G6/U103/Y (XOR2X4)              0.10       2.73 r
  add_0_root_add_101_3_G4_G6/SUM[8] (sad_cal_DW01_add_898)     0.00     2.73 r
  U12785/Y (MX2X2)                                        0.15       2.89 r
  acc_4x16_reg_5_3_8_/D (DFFRX1)                          0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_5_3_8_/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[789] (input port clocked by clk)
  Endpoint: diff_reg_6_2_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[789] (in)                                          0.00       2.13 r
  sub_67_G3_G7/B[5] (sad_cal_DW01_sub_413)                0.00       2.13 r
  sub_67_G3_G7/U84/Y (CLKINVX1)                           0.05       2.18 f
  sub_67_G3_G7/U83/Y (NOR2X1)                             0.15       2.32 r
  sub_67_G3_G7/U80/Y (OAI21X1)                            0.13       2.45 f
  sub_67_G3_G7/U114/Y (AOI21X1)                           0.13       2.58 r
  sub_67_G3_G7/U127/Y (OAI21X1)                           0.08       2.67 f
  sub_67_G3_G7/U95/Y (XNOR2X1)                            0.16       2.82 f
  sub_67_G3_G7/DIFF[7] (sad_cal_DW01_sub_413)             0.00       2.82 f
  U10594/Y (CLKMX2X4)                                     0.19       3.01 f
  diff_reg_6_2_7_/D (DFFRX2)                              0.00       3.01 f
  data arrival time                                                  3.01

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_6_2_7_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.09       3.01
  data required time                                                 3.01
  --------------------------------------------------------------------------
  data required time                                                 3.01
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_1_11_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_1_2_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_1_11_6_/CK (DFFRX1)                         0.00 #     1.00 r
  abs_val_reg_1_11_6_/Q (DFFRX1)                          0.58       1.58 f
  add_2_root_add_101_3_G3_G2/B[6] (sad_cal_DW01_add_927)     0.00     1.58 f
  add_2_root_add_101_3_G3_G2/U82/Y (OR2X1)                0.30       1.87 f
  add_2_root_add_101_3_G3_G2/U99/Y (NAND2X1)              0.11       1.98 r
  add_2_root_add_101_3_G3_G2/U83/Y (XNOR2X2)              0.17       2.16 f
  add_2_root_add_101_3_G3_G2/SUM[6] (sad_cal_DW01_add_927)     0.00     2.16 f
  add_0_root_add_101_3_G3_G2/A[6] (sad_cal_DW01_add_928)     0.00     2.16 f
  add_0_root_add_101_3_G3_G2/U100/Y (NAND2X1)             0.12       2.27 r
  add_0_root_add_101_3_G3_G2/U121/Y (CLKINVX1)            0.10       2.37 f
  add_0_root_add_101_3_G3_G2/U105/Y (AOI21X2)             0.11       2.48 r
  add_0_root_add_101_3_G3_G2/U104/Y (OAI21X2)             0.08       2.56 f
  add_0_root_add_101_3_G3_G2/U106/Y (AOI21X2)             0.11       2.67 r
  add_0_root_add_101_3_G3_G2/U123/Y (OAI21X1)             0.09       2.76 f
  add_0_root_add_101_3_G3_G2/SUM[9] (sad_cal_DW01_add_928)     0.00     2.76 f
  U10902/Y (MX2X2)                                        0.15       2.91 f
  acc_4x16_reg_1_2_9_/D (DFFRX1)                          0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_1_2_9_/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_8_10_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_8_2_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_8_10_0_/CK (DFFRX4)                         0.00 #     1.00 r
  abs_val_reg_8_10_0_/Q (DFFRX4)                          0.49       1.49 f
  add_1_root_add_101_3_G3_G9/B[0] (sad_cal_DW01_add_842)     0.00     1.49 f
  add_1_root_add_101_3_G3_G9/U71/Y (NAND2X2)              0.09       1.58 r
  add_1_root_add_101_3_G3_G9/U90/Y (OAI21X2)              0.11       1.69 f
  add_1_root_add_101_3_G3_G9/U89/Y (AOI21X4)              0.14       1.82 r
  add_1_root_add_101_3_G3_G9/U70/Y (XOR2X1)               0.18       2.00 f
  add_1_root_add_101_3_G3_G9/SUM[4] (sad_cal_DW01_add_842)     0.00     2.00 f
  add_0_root_add_101_3_G3_G9/B[4] (sad_cal_DW01_add_956)     0.00     2.00 f
  add_0_root_add_101_3_G3_G9/U74/Y (OR2X4)                0.21       2.21 f
  add_0_root_add_101_3_G3_G9/U86/Y (AOI21X2)              0.13       2.34 r
  add_0_root_add_101_3_G3_G9/U87/Y (OAI21X2)              0.09       2.43 f
  add_0_root_add_101_3_G3_G9/U94/Y (AOI21X2)              0.12       2.55 r
  add_0_root_add_101_3_G3_G9/U103/Y (OAI21X2)             0.09       2.64 f
  add_0_root_add_101_3_G3_G9/U100/Y (XOR2X4)              0.09       2.73 r
  add_0_root_add_101_3_G3_G9/SUM[8] (sad_cal_DW01_add_956)     0.00     2.73 r
  U12856/Y (MX2X2)                                        0.15       2.89 r
  acc_4x16_reg_8_2_8_/D (DFFRX1)                          0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_8_2_8_/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1154] (input port clocked by clk)
  Endpoint: diff_reg_9_0_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1154] (in)                                         0.00       2.13 r
  sub_67_G10/B[2] (sad_cal_DW01_sub_367)                  0.00       2.13 r
  sub_67_G10/U73/Y (INVX8)                                0.02       2.14 f
  sub_67_G10/U79/Y (NOR2X1)                               0.15       2.29 r
  sub_67_G10/U82/Y (NOR2X2)                               0.09       2.37 f
  sub_67_G10/U103/Y (AO21X1)                              0.29       2.66 f
  sub_67_G10/U102/Y (XNOR2X1)                             0.12       2.78 r
  sub_67_G10/DIFF[4] (sad_cal_DW01_sub_367)               0.00       2.78 r
  U10538/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg_9_0_4_/D (DFFRX2)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_9_0_4_/CK (DFFRX2)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1427] (input port clocked by clk)
  Endpoint: diff_reg_11_2_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1427] (in)                                         0.00       2.13 f
  sub_67_G3_G12/B[3] (sad_cal_DW01_sub_333)               0.00       2.13 f
  sub_67_G3_G12/U102/Y (NOR2BX4)                          0.10       2.23 f
  sub_67_G3_G12/U99/Y (OAI21X1)                           0.15       2.38 r
  sub_67_G3_G12/U104/Y (AOI21X2)                          0.11       2.48 f
  sub_67_G3_G12/U97/Y (AOI2BB1X1)                         0.24       2.72 f
  sub_67_G3_G12/DIFF[8] (sad_cal_DW01_sub_333)            0.00       2.72 f
  U12147/Y (MX2X1)                                        0.19       2.91 f
  diff_reg_11_2_8_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_11_2_8_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[531] (input port clocked by clk)
  Endpoint: diff_reg_4_2_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[531] (in)                                          0.00       2.13 f
  sub_67_G3_G5/B[3] (sad_cal_DW01_sub_445)                0.00       2.13 f
  sub_67_G3_G5/U100/Y (NOR2BX4)                           0.10       2.23 f
  sub_67_G3_G5/U98/Y (OAI21X1)                            0.15       2.38 r
  sub_67_G3_G5/U102/Y (AOI21X2)                           0.11       2.48 f
  sub_67_G3_G5/U96/Y (AOI2BB1X1)                          0.24       2.72 f
  sub_67_G3_G5/DIFF[8] (sad_cal_DW01_sub_445)             0.00       2.72 f
  U12148/Y (MX2X1)                                        0.19       2.91 f
  diff_reg_4_2_8_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_4_2_8_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1618] (input port clocked by clk)
  Endpoint: diff_reg_12_10_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1618] (in)                                         0.00       2.13 f
  sub_67_G11_G13/B[2] (sad_cal_DW01_sub_309)              0.00       2.13 f
  sub_67_G11_G13/U85/Y (INVX3)                            0.04       2.16 r
  sub_67_G11_G13/U129/Y (NAND2X1)                         0.07       2.23 f
  sub_67_G11_G13/U99/Y (OAI21X2)                          0.14       2.37 r
  sub_67_G11_G13/U100/Y (AOI21X2)                         0.09       2.47 f
  sub_67_G11_G13/U95/Y (OAI21X2)                          0.15       2.61 r
  sub_67_G11_G13/U81/Y (XOR2X4)                           0.13       2.75 f
  sub_67_G11_G13/DIFF[5] (sad_cal_DW01_sub_309)           0.00       2.75 f
  U12409/Y (MX2X2)                                        0.17       2.91 f
  diff_reg_12_10_5_/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_12_10_5_/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_8_3_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_8_0_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_8_3_3_/CK (DFFRX2)                          0.00 #     1.00 r
  abs_val_reg_8_3_3_/Q (DFFRX2)                           0.56       1.56 f
  add_2_root_add_101_3_G9/B[3] (sad_cal_DW01_add_953)     0.00       1.56 f
  add_2_root_add_101_3_G9/U100/Y (NAND2X1)                0.11       1.67 r
  add_2_root_add_101_3_G9/U97/Y (OAI21X1)                 0.12       1.79 f
  add_2_root_add_101_3_G9/U93/Y (AOI21X4)                 0.12       1.91 r
  add_2_root_add_101_3_G9/U82/Y (OAI21X1)                 0.09       2.01 f
  add_2_root_add_101_3_G9/U74/Y (XOR2X2)                  0.13       2.14 r
  add_2_root_add_101_3_G9/SUM[5] (sad_cal_DW01_add_953)     0.00     2.14 r
  add_0_root_add_101_3_G9/A[5] (sad_cal_DW01_add_954)     0.00       2.14 r
  add_0_root_add_101_3_G9/U97/Y (NAND2X2)                 0.12       2.25 f
  add_0_root_add_101_3_G9/U96/Y (INVX3)                   0.06       2.31 r
  add_0_root_add_101_3_G9/U101/Y (AOI21X2)                0.09       2.40 f
  add_0_root_add_101_3_G9/U113/Y (OAI21X2)                0.13       2.52 r
  add_0_root_add_101_3_G9/U91/Y (AOI21X2)                 0.07       2.59 f
  add_0_root_add_101_3_G9/U127/Y (OAI21X1)                0.14       2.73 r
  add_0_root_add_101_3_G9/SUM[9] (sad_cal_DW01_add_954)     0.00     2.73 r
  U12129/Y (MX2X2)                                        0.15       2.89 r
  acc_4x16_reg_8_0_9_/D (DFFRX1)                          0.00       2.89 r
  data arrival time                                                  2.89

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_8_0_9_/CK (DFFRX1)                         0.00       3.10 r
  library setup time                                     -0.21       2.89
  data required time                                                 2.89
  --------------------------------------------------------------------------
  data required time                                                 2.89
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: acc_4x16_reg_14_2_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x4_reg_3_2_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  acc_4x16_reg_14_2_3_/CK (DFFRX4)                        0.00 #     1.00 r
  acc_4x16_reg_14_2_3_/Q (DFFRX4)                         0.49       1.49 f
  add_1_root_add_119_3_G3_G4/B[3] (sad_cal_DW01_add_525)     0.00     1.49 f
  add_1_root_add_119_3_G3_G4/U125/Y (NAND2X1)             0.11       1.60 r
  add_1_root_add_119_3_G3_G4/U116/Y (OA21X4)              0.15       1.75 r
  add_1_root_add_119_3_G3_G4/U95/Y (AND2X8)               0.11       1.87 r
  add_1_root_add_119_3_G3_G4/U98/Y (INVX3)                0.04       1.91 f
  add_1_root_add_119_3_G3_G4/U130/Y (AO21X4)              0.17       2.08 f
  add_1_root_add_119_3_G3_G4/U119/Y (XOR2X4)              0.10       2.18 r
  add_1_root_add_119_3_G3_G4/SUM[6] (sad_cal_DW01_add_525)     0.00     2.18 r
  add_0_root_add_119_3_G3_G4/B[6] (sad_cal_DW01_add_541)     0.00     2.18 r
  add_0_root_add_119_3_G3_G4/U126/Y (NOR2X2)              0.11       2.29 f
  add_0_root_add_119_3_G3_G4/U117/Y (NOR2X1)              0.12       2.42 r
  add_0_root_add_119_3_G3_G4/U108/Y (NAND2X1)             0.07       2.49 f
  add_0_root_add_119_3_G3_G4/U144/Y (OAI21X1)             0.14       2.63 r
  add_0_root_add_119_3_G3_G4/U125/Y (OAI2BB1X1)           0.17       2.80 r
  add_0_root_add_119_3_G3_G4/SUM[11] (sad_cal_DW01_add_541)     0.00     2.80 r
  U12385/Y (MX2X1)                                        0.16       2.96 r
  acc_4x4_reg_3_2_11_/D (DFFRX2)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x4_reg_3_2_11_/CK (DFFRX2)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[459] (input port clocked by clk)
  Endpoint: diff_reg_3_9_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[459] (in)                                          0.00       2.13 r
  sub_67_G10_G4/B[3] (sad_cal_DW01_sub_454)               0.00       2.13 r
  sub_67_G10_G4/U75/Y (INVX16)                            0.01       2.14 f
  sub_67_G10_G4/U76/Y (NOR2X1)                            0.12       2.26 r
  sub_67_G10_G4/U109/Y (NOR2X1)                           0.10       2.36 f
  sub_67_G10_G4/U91/Y (AOI21X2)                           0.19       2.55 r
  sub_67_G10_G4/U33/Y (XOR2X1)                            0.19       2.74 f
  sub_67_G10_G4/DIFF[4] (sad_cal_DW01_sub_454)            0.00       2.74 f
  U16765/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_3_9_4_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_3_9_4_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[395] (input port clocked by clk)
  Endpoint: diff_reg_3_1_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[395] (in)                                          0.00       2.13 r
  sub_67_G2_G4/B[3] (sad_cal_DW01_sub_462)                0.00       2.13 r
  sub_67_G2_G4/U75/Y (INVX16)                             0.01       2.14 f
  sub_67_G2_G4/U77/Y (NOR2X1)                             0.12       2.26 r
  sub_67_G2_G4/U109/Y (NOR2X1)                            0.10       2.36 f
  sub_67_G2_G4/U92/Y (AOI21X2)                            0.19       2.55 r
  sub_67_G2_G4/U33/Y (XOR2X1)                             0.19       2.74 f
  sub_67_G2_G4/DIFF[4] (sad_cal_DW01_sub_462)             0.00       2.74 f
  U16147/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_3_1_4_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_3_1_4_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[715] (input port clocked by clk)
  Endpoint: diff_reg_5_9_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[715] (in)                                          0.00       2.13 r
  sub_67_G10_G6/B[3] (sad_cal_DW01_sub_422)               0.00       2.13 r
  sub_67_G10_G6/U75/Y (INVX16)                            0.01       2.14 f
  sub_67_G10_G6/U77/Y (NOR2X1)                            0.12       2.26 r
  sub_67_G10_G6/U109/Y (NOR2X1)                           0.10       2.36 f
  sub_67_G10_G6/U92/Y (AOI21X2)                           0.19       2.55 r
  sub_67_G10_G6/U33/Y (XOR2X1)                            0.19       2.74 f
  sub_67_G10_G6/DIFF[4] (sad_cal_DW01_sub_422)            0.00       2.74 f
  U18485/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_5_9_4_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_5_9_4_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1995] (input port clocked by clk)
  Endpoint: diff_reg_15_9_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1995] (in)                                         0.00       2.13 r
  sub_67_G10_G16/B[3] (sad_cal_DW01_sub_262)              0.00       2.13 r
  sub_67_G10_G16/U75/Y (INVX16)                           0.01       2.14 f
  sub_67_G10_G16/U77/Y (NOR2X1)                           0.12       2.26 r
  sub_67_G10_G16/U109/Y (NOR2X1)                          0.10       2.36 f
  sub_67_G10_G16/U92/Y (AOI21X2)                          0.19       2.55 r
  sub_67_G10_G16/U33/Y (XOR2X1)                           0.19       2.74 f
  sub_67_G10_G16/DIFF[4] (sad_cal_DW01_sub_262)           0.00       2.74 f
  U17605/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_15_9_4_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_15_9_4_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1370] (input port clocked by clk)
  Endpoint: diff_reg_10_11_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1370] (in)                                         0.00       2.13 f
  sub_67_G12_G11/B[2] (sad_cal_DW01_sub_340)              0.00       2.13 f
  sub_67_G12_G11/U73/Y (INVX12)                           0.02       2.14 r
  sub_67_G12_G11/U101/Y (NAND2X1)                         0.07       2.22 f
  sub_67_G12_G11/U91/Y (OAI21X1)                          0.16       2.38 r
  sub_67_G12_G11/U84/Y (AOI21X2)                          0.11       2.49 f
  sub_67_G12_G11/U128/Y (OAI21X1)                         0.16       2.64 r
  sub_67_G12_G11/U97/Y (XNOR2X1)                          0.13       2.78 r
  sub_67_G12_G11/DIFF[7] (sad_cal_DW01_sub_340)           0.00       2.78 r
  U11444/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg_10_11_7_/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_10_11_7_/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1370] (input port clocked by clk)
  Endpoint: diff_reg_10_11_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[1370] (in)                                         0.00       2.13 f
  sub_67_G12_G11/B[2] (sad_cal_DW01_sub_340)              0.00       2.13 f
  sub_67_G12_G11/U73/Y (INVX12)                           0.02       2.14 r
  sub_67_G12_G11/U101/Y (NAND2X1)                         0.07       2.22 f
  sub_67_G12_G11/U91/Y (OAI21X1)                          0.16       2.38 r
  sub_67_G12_G11/U84/Y (AOI21X2)                          0.11       2.49 f
  sub_67_G12_G11/U130/Y (OAI21X1)                         0.16       2.64 r
  sub_67_G12_G11/U100/Y (XNOR2X1)                         0.13       2.78 r
  sub_67_G12_G11/DIFF[6] (sad_cal_DW01_sub_340)           0.00       2.78 r
  U12177/Y (CLKMX2X2)                                     0.18       2.96 r
  diff_reg_10_11_6_/D (DFFRX2)                            0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_10_11_6_/CK (DFFRX2)                           0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[67] (input port clocked by clk)
  Endpoint: diff_reg_0_8_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[67] (in)                                           0.00       2.13 r
  sub_67_G9_G1/B[3] (sad_cal_DW01_sub_503)                0.00       2.13 r
  sub_67_G9_G1/U89/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G1/U92/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G1/U107/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G1/U108/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G1/U126/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G1/U79/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G1/DIFF[5] (sad_cal_DW01_sub_503)             0.00       2.74 f
  U11128/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_0_8_5_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_0_8_5_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[355] (input port clocked by clk)
  Endpoint: diff_reg_2_12_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[355] (in)                                          0.00       2.13 r
  sub_67_G13_G3/B[3] (sad_cal_DW01_sub_467)               0.00       2.13 r
  sub_67_G13_G3/U89/Y (INVX3)                             0.02       2.15 f
  sub_67_G13_G3/U92/Y (NOR2X1)                            0.11       2.26 r
  sub_67_G13_G3/U107/Y (OAI21X2)                          0.08       2.34 f
  sub_67_G13_G3/U108/Y (AOI21X2)                          0.15       2.49 r
  sub_67_G13_G3/U126/Y (OAI21X1)                          0.10       2.58 f
  sub_67_G13_G3/U79/Y (XNOR2X1)                           0.16       2.74 f
  sub_67_G13_G3/DIFF[5] (sad_cal_DW01_sub_467)            0.00       2.74 f
  U11129/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_2_12_5_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_2_12_5_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[771] (input port clocked by clk)
  Endpoint: diff_reg_6_0_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[771] (in)                                          0.00       2.13 r
  sub_67_G7/B[3] (sad_cal_DW01_sub_415)                   0.00       2.13 r
  sub_67_G7/U89/Y (INVX3)                                 0.02       2.15 f
  sub_67_G7/U92/Y (NOR2X1)                                0.11       2.26 r
  sub_67_G7/U107/Y (OAI21X2)                              0.08       2.34 f
  sub_67_G7/U108/Y (AOI21X2)                              0.15       2.49 r
  sub_67_G7/U126/Y (OAI21X1)                              0.10       2.58 f
  sub_67_G7/U79/Y (XNOR2X1)                               0.16       2.74 f
  sub_67_G7/DIFF[5] (sad_cal_DW01_sub_415)                0.00       2.74 f
  U11130/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_6_0_5_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_6_0_5_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1091] (input port clocked by clk)
  Endpoint: diff_reg_8_8_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1091] (in)                                         0.00       2.13 r
  sub_67_G9_G9/B[3] (sad_cal_DW01_sub_375)                0.00       2.13 r
  sub_67_G9_G9/U89/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G9/U92/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G9/U107/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G9/U108/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G9/U126/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G9/U79/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G9/DIFF[5] (sad_cal_DW01_sub_375)             0.00       2.74 f
  U11131/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_8_8_5_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_8_8_5_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1379] (input port clocked by clk)
  Endpoint: diff_reg_10_12_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1379] (in)                                         0.00       2.13 r
  sub_67_G13_G11/B[3] (sad_cal_DW01_sub_339)              0.00       2.13 r
  sub_67_G13_G11/U89/Y (INVX3)                            0.02       2.15 f
  sub_67_G13_G11/U92/Y (NOR2X1)                           0.11       2.26 r
  sub_67_G13_G11/U107/Y (OAI21X2)                         0.08       2.34 f
  sub_67_G13_G11/U108/Y (AOI21X2)                         0.15       2.49 r
  sub_67_G13_G11/U126/Y (OAI21X1)                         0.10       2.58 f
  sub_67_G13_G11/U79/Y (XNOR2X1)                          0.16       2.74 f
  sub_67_G13_G11/DIFF[5] (sad_cal_DW01_sub_339)           0.00       2.74 f
  U11132/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_10_12_5_/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_10_12_5_/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[1923] (input port clocked by clk)
  Endpoint: diff_reg_15_0_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[1923] (in)                                         0.00       2.13 r
  sub_67_G16/B[3] (sad_cal_DW01_sub_271)                  0.00       2.13 r
  sub_67_G16/U87/Y (INVX3)                                0.02       2.15 f
  sub_67_G16/U90/Y (NOR2X1)                               0.11       2.26 r
  sub_67_G16/U106/Y (OAI21X2)                             0.08       2.34 f
  sub_67_G16/U107/Y (AOI21X2)                             0.15       2.49 r
  sub_67_G16/U128/Y (OAI21X1)                             0.10       2.58 f
  sub_67_G16/U77/Y (XNOR2X1)                              0.16       2.74 f
  sub_67_G16/DIFF[5] (sad_cal_DW01_sub_271)               0.00       2.74 f
  U11133/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_15_0_5_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_15_0_5_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: abs_val_reg_3_15_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_4x16_reg_3_3_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  abs_val_reg_3_15_2_/CK (DFFRX2)                         0.00 #     1.00 r
  abs_val_reg_3_15_2_/Q (DFFRX2)                          0.56       1.56 f
  add_2_root_add_101_3_G4_G4/B[2] (sad_cal_DW01_add_905)     0.00     1.56 f
  add_2_root_add_101_3_G4_G4/U74/Y (NAND2X1)              0.16       1.72 r
  add_2_root_add_101_3_G4_G4/U87/Y (OAI21X2)              0.12       1.84 f
  add_2_root_add_101_3_G4_G4/U88/Y (AOI21X4)              0.12       1.95 r
  add_2_root_add_101_3_G4_G4/U71/Y (XOR2X2)               0.17       2.12 f
  add_2_root_add_101_3_G4_G4/SUM[4] (sad_cal_DW01_add_905)     0.00     2.12 f
  add_0_root_add_101_3_G4_G4/A[4] (sad_cal_DW01_add_906)     0.00     2.12 f
  add_0_root_add_101_3_G4_G4/U82/Y (OR2X6)                0.19       2.31 f
  add_0_root_add_101_3_G4_G4/U101/Y (AOI21X2)             0.14       2.45 r
  add_0_root_add_101_3_G4_G4/U102/Y (OAI21X4)             0.10       2.55 f
  add_0_root_add_101_3_G4_G4/U94/Y (INVX3)                0.06       2.61 r
  add_0_root_add_101_3_G4_G4/U99/Y (OAI21X1)              0.07       2.68 f
  add_0_root_add_101_3_G4_G4/U106/Y (XNOR2X1)             0.12       2.79 r
  add_0_root_add_101_3_G4_G4/SUM[7] (sad_cal_DW01_add_906)     0.00     2.79 r
  U12465/Y (MX2X2)                                        0.17       2.96 r
  acc_4x16_reg_3_3_7_/D (DFFRX2)                          0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  acc_4x16_reg_3_3_7_/CK (DFFRX2)                         0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[483] (input port clocked by clk)
  Endpoint: diff_reg_3_12_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[483] (in)                                          0.00       2.13 r
  sub_67_G13_G4/B[3] (sad_cal_DW01_sub_451)               0.00       2.13 r
  sub_67_G13_G4/U89/Y (INVX3)                             0.02       2.15 f
  sub_67_G13_G4/U92/Y (NOR2X1)                            0.11       2.26 r
  sub_67_G13_G4/U106/Y (OAI21X2)                          0.08       2.34 f
  sub_67_G13_G4/U107/Y (AOI21X2)                          0.15       2.49 r
  sub_67_G13_G4/U128/Y (OAI21X1)                          0.10       2.58 f
  sub_67_G13_G4/U77/Y (XNOR2X1)                           0.16       2.74 f
  sub_67_G13_G4/DIFF[5] (sad_cal_DW01_sub_451)            0.00       2.74 f
  U11126/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_3_12_5_/D (DFFRX1)                             0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_3_12_5_/CK (DFFRX1)                            0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[835] (input port clocked by clk)
  Endpoint: diff_reg_6_8_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[835] (in)                                          0.00       2.13 r
  sub_67_G9_G7/B[3] (sad_cal_DW01_sub_407)                0.00       2.13 r
  sub_67_G9_G7/U91/Y (INVX3)                              0.02       2.15 f
  sub_67_G9_G7/U94/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G9_G7/U107/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G9_G7/U108/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G9_G7/U126/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G9_G7/U79/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G9_G7/DIFF[5] (sad_cal_DW01_sub_407)             0.00       2.74 f
  U11127/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_6_8_5_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_6_8_5_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[931] (input port clocked by clk)
  Endpoint: diff_reg_7_4_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[931] (in)                                          0.00       2.13 r
  sub_67_G5_G8/B[3] (sad_cal_DW01_sub_395)                0.00       2.13 r
  sub_67_G5_G8/U91/Y (INVX3)                              0.02       2.15 f
  sub_67_G5_G8/U94/Y (NOR2X1)                             0.11       2.26 r
  sub_67_G5_G8/U107/Y (OAI21X2)                           0.08       2.34 f
  sub_67_G5_G8/U108/Y (AOI21X2)                           0.15       2.49 r
  sub_67_G5_G8/U126/Y (OAI21X1)                           0.10       2.58 f
  sub_67_G5_G8/U79/Y (XNOR2X1)                            0.16       2.74 f
  sub_67_G5_G8/DIFF[5] (sad_cal_DW01_sub_395)             0.00       2.74 f
  U11134/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_7_4_5_/D (DFFRX1)                              0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_7_4_5_/CK (DFFRX1)                             0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[282] (input port clocked by clk)
  Endpoint: diff_reg_2_3_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[282] (in)                                          0.00       2.13 f
  sub_67_G4_G3/B[2] (sad_cal_DW01_sub_476)                0.00       2.13 f
  sub_67_G4_G3/U96/Y (CLKINVX1)                           0.07       2.20 r
  sub_67_G4_G3/U78/Y (NAND2X1)                            0.09       2.28 f
  sub_67_G4_G3/U77/Y (OAI21X2)                            0.14       2.42 r
  sub_67_G4_G3/U88/Y (AOI21X2)                            0.09       2.51 f
  sub_67_G4_G3/U129/Y (OAI21X1)                           0.14       2.65 r
  sub_67_G4_G3/U97/Y (XNOR2X1)                            0.14       2.79 r
  sub_67_G4_G3/DIFF[5] (sad_cal_DW01_sub_476)             0.00       2.79 r
  U12290/Y (MX2X2)                                        0.17       2.96 r
  diff_reg_2_3_5_/D (DFFRX4)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_2_3_5_/CK (DFFRX4)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[2019] (input port clocked by clk)
  Endpoint: diff_reg_15_12_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 r
  refi[2019] (in)                                         0.00       2.13 r
  sub_67_G13_G16/B[3] (sad_cal_DW01_sub_259)              0.00       2.13 r
  sub_67_G13_G16/U92/Y (INVX3)                            0.02       2.15 f
  sub_67_G13_G16/U95/Y (NOR2X1)                           0.11       2.26 r
  sub_67_G13_G16/U107/Y (OAI21X2)                         0.08       2.34 f
  sub_67_G13_G16/U108/Y (AOI21X2)                         0.15       2.49 r
  sub_67_G13_G16/U124/Y (OAI21X1)                         0.10       2.58 f
  sub_67_G13_G16/U96/Y (XNOR2X1)                          0.16       2.74 f
  sub_67_G13_G16/DIFF[5] (sad_cal_DW01_sub_259)           0.00       2.74 f
  U12325/Y (CLKMX2X2)                                     0.17       2.91 f
  diff_reg_15_12_5_/D (DFFRX1)                            0.00       2.91 f
  data arrival time                                                  2.91

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_15_12_5_/CK (DFFRX1)                           0.00       3.10 r
  library setup time                                     -0.19       2.91
  data required time                                                 2.91
  --------------------------------------------------------------------------
  data required time                                                 2.91
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[282] (input port clocked by clk)
  Endpoint: diff_reg_2_3_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[282] (in)                                          0.00       2.13 f
  sub_67_G4_G3/B[2] (sad_cal_DW01_sub_476)                0.00       2.13 f
  sub_67_G4_G3/U96/Y (CLKINVX1)                           0.07       2.20 r
  sub_67_G4_G3/U78/Y (NAND2X1)                            0.09       2.28 f
  sub_67_G4_G3/U77/Y (OAI21X2)                            0.14       2.42 r
  sub_67_G4_G3/U88/Y (AOI21X2)                            0.09       2.51 f
  sub_67_G4_G3/U133/Y (OAI21X1)                           0.14       2.65 r
  sub_67_G4_G3/U103/Y (XNOR2X1)                           0.14       2.79 r
  sub_67_G4_G3/DIFF[6] (sad_cal_DW01_sub_476)             0.00       2.79 r
  U10617/Y (MX2X2)                                        0.17       2.96 r
  diff_reg_2_3_6_/D (DFFRX4)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_2_3_6_/CK (DFFRX4)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: refi[282] (input port clocked by clk)
  Endpoint: diff_reg_2_3_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sad_cal            ForQA                 slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    1.13       2.13 f
  refi[282] (in)                                          0.00       2.13 f
  sub_67_G4_G3/B[2] (sad_cal_DW01_sub_476)                0.00       2.13 f
  sub_67_G4_G3/U96/Y (CLKINVX1)                           0.07       2.20 r
  sub_67_G4_G3/U78/Y (NAND2X1)                            0.09       2.28 f
  sub_67_G4_G3/U77/Y (OAI21X2)                            0.14       2.42 r
  sub_67_G4_G3/U88/Y (AOI21X2)                            0.09       2.51 f
  sub_67_G4_G3/U131/Y (OAI21X1)                           0.14       2.65 r
  sub_67_G4_G3/U98/Y (XNOR2X1)                            0.14       2.79 r
  sub_67_G4_G3/DIFF[7] (sad_cal_DW01_sub_476)             0.00       2.79 r
  U12104/Y (MX2X2)                                        0.17       2.96 r
  diff_reg_2_3_7_/D (DFFRX4)                              0.00       2.96 r
  data arrival time                                                  2.96

  clock clk (rise edge)                                   2.25       2.25
  clock network delay (ideal)                             1.00       3.25
  clock uncertainty                                      -0.15       3.10
  diff_reg_2_3_7_/CK (DFFRX4)                             0.00       3.10 r
  library setup time                                     -0.14       2.96
  data required time                                                 2.96
  --------------------------------------------------------------------------
  data required time                                                 2.96
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
