{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611670663403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611670663409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 26 16:17:42 2021 " "Processing started: Tue Jan 26 16:17:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611670663409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670663409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LPM32C4 -c LPM32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LPM32C4 -c LPM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670663409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611670663866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611670663866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi-parse-2.v 1 1 " "Found 1 design units, including 1 entities, in source file midi-parse-2.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_parse_2 " "Found entity 1: midi_parse_2" {  } { { "MIDI-PARSE-2.v" "" { Text "D:/FPGA/LPM32_C4/MIDI-PARSE-2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.v" "" { Text "D:/FPGA/LPM32_C4/baud_gen.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "UART_RX.v" "" { Text "D:/FPGA/LPM32_C4/UART_RX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.v" "" { Text "D:/FPGA/LPM32_C4/UART_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "D:/FPGA/LPM32_C4/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxmajority3filter.v 1 1 " "Found 1 design units, including 1 entities, in source file rxmajority3filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXMajority3Filter " "Found entity 1: RXMajority3Filter" {  } { { "RXMajority3Filter.v" "" { Text "D:/FPGA/LPM32_C4/RXMajority3Filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_in.v 1 1 " "Found 1 design units, including 1 entities, in source file midi_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_in " "Found entity 1: midi_in" {  } { { "midi_in.v" "" { Text "D:/FPGA/LPM32_C4/midi_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lpm32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LPM32 " "Found entity 1: LPM32" {  } { { "LPM32.bdf" "" { Schematic "D:/FPGA/LPM32_C4/LPM32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt32.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt32.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "CNT32.v" "" { Text "D:/FPGA/LPM32_C4/CNT32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rg32.v 3 3 " "Found 3 design units, including 3 entities, in source file rg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 constrg " "Found entity 1: constrg" {  } { { "RG32.v" "" { Text "D:/FPGA/LPM32_C4/RG32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676917 ""} { "Info" "ISGN_ENTITY_NAME" "2 c25770 " "Found entity 2: c25770" {  } { { "RG32.v" "" { Text "D:/FPGA/LPM32_C4/RG32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676917 ""} { "Info" "ISGN_ENTITY_NAME" "3 deltashift " "Found entity 3: deltashift" {  } { { "RG32.v" "" { Text "D:/FPGA/LPM32_C4/RG32.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntread.v 1 1 " "Found 1 design units, including 1 entities, in source file cntread.v" { { "Info" "ISGN_ENTITY_NAME" "1 countread " "Found entity 1: countread" {  } { { "CNTREAD.v" "" { Text "D:/FPGA/LPM32_C4/CNTREAD.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt32-8.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt32-8.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter328 " "Found entity 1: counter328" {  } { { "CNT32-8.v" "" { Text "D:/FPGA/LPM32_C4/CNT32-8.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wave8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WAVE8 " "Found entity 1: WAVE8" {  } { { "WAVE8.bdf" "" { Schematic "D:/FPGA/LPM32_C4/WAVE8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi-parse.v 1 1 " "Found 1 design units, including 1 entities, in source file midi-parse.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_parse " "Found entity 1: midi_parse" {  } { { "MIDI-PARSE.v" "" { Text "D:/FPGA/LPM32_C4/MIDI-PARSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave-m.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wave-m.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WAVE-M " "Found entity 1: WAVE-M" {  } { { "WAVE-M.bdf" "" { Schematic "D:/FPGA/LPM32_C4/WAVE-M.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_in_2.v 1 1 " "Found 1 design units, including 1 entities, in source file midi_in_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 midi_in_2 " "Found entity 1: midi_in_2" {  } { { "midi_in_2.v" "" { Text "D:/FPGA/LPM32_C4/midi_in_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "k-mult.v 1 1 " "Found 1 design units, including 1 entities, in source file k-mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 kmult " "Found entity 1: kmult" {  } { { "K-Mult.v" "" { Text "D:/FPGA/LPM32_C4/K-Mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter-test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter-test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER-TEST " "Found entity 1: COUNTER-TEST" {  } { { "COUNTER-TEST.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wire-test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wire-test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WIRE-TEST " "Found entity 1: WIRE-TEST" {  } { { "WIRE-TEST.bdf" "" { Schematic "D:/FPGA/LPM32_C4/WIRE-TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter-test-c4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter-test-c4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER-TEST-C4 " "Found entity 1: COUNTER-TEST-C4" {  } { { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fr1.v 1 1 " "Found 1 design units, including 1 entities, in source file fr1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FR1 " "Found entity 1: FR1" {  } { { "FR1.v" "" { Text "D:/FPGA/LPM32_C4/FR1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670676942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670676942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COUNTER-TEST-C4 " "Elaborating entity \"COUNTER-TEST-C4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611670676996 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst7 " "Primitive \"AND2\" of instance \"inst7\" not used" {  } { { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 160 248 312 208 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1611670676997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter328 counter328:inst4 " "Elaborating entity \"counter328\" for hierarchy \"counter328:inst4\"" {  } { { "COUNTER-TEST-C4.bdf" "inst4" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 384 520 696 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670676998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FR1 FR1:inst2 " "Elaborating entity \"FR1\" for hierarchy \"FR1:inst2\"" {  } { { "COUNTER-TEST-C4.bdf" "inst2" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 328 968 1184 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FR1:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FR1:inst2\|altsyncram:altsyncram_component\"" {  } { { "FR1.v" "altsyncram_component" { Text "D:/FPGA/LPM32_C4/FR1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FR1:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FR1:inst2\|altsyncram:altsyncram_component\"" {  } { { "FR1.v" "" { Text "D:/FPGA/LPM32_C4/FR1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FR1:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"FR1:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FR1.mif " "Parameter \"init_file\" = \"FR1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611670677068 ""}  } { { "FR1.v" "" { Text "D:/FPGA/LPM32_C4/FR1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611670677068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jt81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jt81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jt81 " "Found entity 1: altsyncram_jt81" {  } { { "db/altsyncram_jt81.tdf" "" { Text "D:/FPGA/LPM32_C4/db/altsyncram_jt81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611670677140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670677140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jt81 FR1:inst2\|altsyncram:altsyncram_component\|altsyncram_jt81:auto_generated " "Elaborating entity \"altsyncram_jt81\" for hierarchy \"FR1:inst2\|altsyncram:altsyncram_component\|altsyncram_jt81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countread countread:inst1 " "Elaborating entity \"countread\" for hierarchy \"countread:inst1\"" {  } { { "COUNTER-TEST-C4.bdf" "inst1" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 400 232 392 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CNTREAD.v(51) " "Verilog HDL assignment warning at CNTREAD.v(51): truncated value with size 32 to match size of target (4)" {  } { { "CNTREAD.v" "" { Text "D:/FPGA/LPM32_C4/CNTREAD.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611670677157 "|COUNTER-TEST-C4|countread:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_parse_2 midi_parse_2:inst3 " "Elaborating entity \"midi_parse_2\" for hierarchy \"midi_parse_2:inst3\"" {  } { { "COUNTER-TEST-C4.bdf" "inst3" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 632 544 808 808 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "message MIDI-PARSE-2.v(28) " "Verilog HDL or VHDL warning at MIDI-PARSE-2.v(28): object \"message\" assigned a value but never read" {  } { { "MIDI-PARSE-2.v" "" { Text "D:/FPGA/LPM32_C4/MIDI-PARSE-2.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611670677159 "|COUNTER-TEST-C4|midi_parse_2:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data MIDI-PARSE-2.v(21) " "Output port \"data\" at MIDI-PARSE-2.v(21) has no driver" {  } { { "MIDI-PARSE-2.v" "" { Text "D:/FPGA/LPM32_C4/MIDI-PARSE-2.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611670677159 "|COUNTER-TEST-C4|midi_parse_2:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "control MIDI-PARSE-2.v(23) " "Output port \"control\" at MIDI-PARSE-2.v(23) has no driver" {  } { { "MIDI-PARSE-2.v" "" { Text "D:/FPGA/LPM32_C4/MIDI-PARSE-2.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611670677159 "|COUNTER-TEST-C4|midi_parse_2:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_ready MIDI-PARSE-2.v(34) " "Output port \"data_ready\" at MIDI-PARSE-2.v(34) has no driver" {  } { { "MIDI-PARSE-2.v" "" { Text "D:/FPGA/LPM32_C4/MIDI-PARSE-2.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611670677159 "|COUNTER-TEST-C4|midi_parse_2:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_in_2 midi_in_2:inst " "Elaborating entity \"midi_in_2\" for hierarchy \"midi_in_2:inst\"" {  } { { "COUNTER-TEST-C4.bdf" "inst" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 776 176 392 888 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen midi_in_2:inst\|baud_gen:BG " "Elaborating entity \"baud_gen\" for hierarchy \"midi_in_2:inst\|baud_gen:BG\"" {  } { { "midi_in_2.v" "BG" { Text "D:/FPGA/LPM32_C4/midi_in_2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx midi_in_2:inst\|uart_rx:URX " "Elaborating entity \"uart_rx\" for hierarchy \"midi_in_2:inst\|uart_rx:URX\"" {  } { { "midi_in_2.v" "URX" { Text "D:/FPGA/LPM32_C4/midi_in_2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c25770 c25770:inst6 " "Elaborating entity \"c25770\" for hierarchy \"c25770:inst6\"" {  } { { "COUNTER-TEST-C4.bdf" "inst6" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 264 -328 -192 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670677166 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611670677772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611670677925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611670678376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611670678535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611670678535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611670678589 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611670678589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611670678589 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611670678589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611670678589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611670678605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 26 16:17:58 2021 " "Processing ended: Tue Jan 26 16:17:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611670678605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611670678605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611670678605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611670678605 ""}
