Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  6 14:15:27 2022
| Host         : 217-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_control/alu_op_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_control/alu_op_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_control/alu_op_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_control/sext_op_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_control/sext_op_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_control/sext_op_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[10][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[11][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[12][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[13][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[14][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[15][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[16][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[17][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[18][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[19][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[1][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[20][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[21][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[22][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[23][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[24][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[25][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[26][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[27][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[28][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[29][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[2][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[30][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[31][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[3][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[4][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[5][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[6][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[7][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[8][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_miniRV/u_idecode/u_rsfile/REGS_reg[9][9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[10]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[11]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[12]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[13]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[14]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[15]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[7]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[8]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_miniRV/u_ifetch/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.787        0.000                      0                84120        0.235        0.000                      0                84120        3.000        0.000                       0                  9330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_clkcup  {0.000 20.000}     40.000          25.000          
  clkfbout_clkcup  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clkcup       10.787        0.000                      0                84120        0.235        0.000                      0                84120       18.750        0.000                       0                  9326  
  clkfbout_clkcup                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clkcup
  To Clock:  clk_out1_clkcup

Setup :            0  Failing Endpoints,  Worst Slack       10.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.787ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[23][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.832ns  (logic 4.272ns (14.817%)  route 24.560ns (85.183%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 38.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         3.186     5.059    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X81Y110        LUT6 (Prop_lut6_I2_O)        0.326     5.385 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48/O
                         net (fo=1, routed)           0.000     5.385    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48_n_1
    SLICE_X81Y110        MUXF7 (Prop_muxf7_I1_O)      0.217     5.602 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20/O
                         net (fo=1, routed)           0.988     6.590    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20_n_1
    SLICE_X73Y104        LUT6 (Prop_lut6_I5_O)        0.299     6.889 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_3/O
                         net (fo=8, routed)           1.856     8.744    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_12_0[1]
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.868 r  u_miniRV/u_idecode/u_rsfile/i___0_carry__4_i_11/O
                         net (fo=11, routed)          1.534    10.402    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_23
    SLICE_X65Y99         LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_580/O
                         net (fo=3, routed)           0.735    11.261    u_miniRV/u_idecode/u_rsfile/i___0_carry__3_i_16_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.385 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_315/O
                         net (fo=2, routed)           0.808    12.193    u_miniRV/u_control/REGS[31][27]_i_2_0[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.317 r  u_miniRV/u_control/u_dram_i_101/O
                         net (fo=1, routed)           0.502    12.819    u_miniRV/u_control/u_dram_i_101_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I2_O)        0.124    12.943 r  u_miniRV/u_control/u_dram_i_13/O
                         net (fo=8194, routed)        5.827    18.770    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A1
    SLICE_X30Y29         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    18.894 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.894    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/OD
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    19.135 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F7.B/O
                         net (fo=1, routed)           0.000    19.135    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/O0
    SLICE_X30Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    19.233 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F8/O
                         net (fo=1, routed)           1.933    21.166    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.319    21.485 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    21.485    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.697 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.697    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X15Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    21.791 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.398    23.189    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.316    23.505 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.909    25.414    u_miniRV/u_control/REGS_reg[2][31][9]
    SLICE_X48Y78         LUT5 (Prop_lut5_I2_O)        0.124    25.538 r  u_miniRV/u_control/REGS[31][9]_i_1/O
                         net (fo=31, routed)          0.926    26.464    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[9]
    SLICE_X45Y75         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[23][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.495    38.012    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X45Y75         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[23][9]/C
                         clock pessimism             -0.500    37.512    
                         clock uncertainty           -0.180    37.332    
    SLICE_X45Y75         FDCE (Setup_fdce_C_D)       -0.081    37.251    u_miniRV/u_idecode/u_rsfile/REGS_reg[23][9]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                         -26.464    
  -------------------------------------------------------------------
                         slack                                 10.787    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[20][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.829ns  (logic 7.215ns (25.028%)  route 21.614ns (74.972%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 38.025 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         2.545     4.418    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X73Y76         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_38/O
                         net (fo=1, routed)           0.000     4.744    u_miniRV/u_idecode/u_rsfile/c_carry_i_38_n_1
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.961 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_15/O
                         net (fo=1, routed)           0.782     5.743    u_miniRV/u_idecode/u_rsfile/c_carry_i_15_n_1
    SLICE_X72Y78         LUT6 (Prop_lut6_I3_O)        0.299     6.042 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_2/O
                         net (fo=6, routed)           2.174     8.216    u_miniRV/u_idecode/u_rsfile/DI[2]
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.150     8.366 r  u_miniRV/u_idecode/u_rsfile/i___0_carry_i_8/O
                         net (fo=11, routed)          1.773    10.139    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_1
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.352    10.491 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_623/O
                         net (fo=4, routed)           0.869    11.360    u_miniRV/u_control/u_dram_i_105_0
    SLICE_X72Y96         LUT6 (Prop_lut6_I2_O)        0.326    11.686 f  u_miniRV/u_control/u_dram_i_321/O
                         net (fo=1, routed)           0.679    12.365    u_miniRV/u_control/u_dram_i_321_n_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I3_O)        0.124    12.489 r  u_miniRV/u_control/u_dram_i_105/O
                         net (fo=1, routed)           0.672    13.161    u_miniRV/u_control/u_dram_i_105_n_1
    SLICE_X59Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.285 r  u_miniRV/u_control/u_dram_i_14/O
                         net (fo=8194, routed)        3.550    16.835    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.643    19.478 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000    19.478    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    19.692 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F7.A/O
                         net (fo=1, routed)           0.000    19.692    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088    19.780 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F8/O
                         net (fo=1, routed)           0.717    20.497    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.319    20.816 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.816    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28_n_0
    SLICE_X59Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    21.033 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    21.033    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12_n_0
    SLICE_X59Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    21.127 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.881    23.008    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.316    23.324 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           1.470    24.795    u_miniRV/u_control/REGS_reg[2][31][6]
    SLICE_X59Y79         LUT5 (Prop_lut5_I2_O)        0.124    24.919 r  u_miniRV/u_control/REGS[31][6]_i_1/O
                         net (fo=31, routed)          1.543    26.461    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[6]
    SLICE_X37Y82         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[20][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.508    38.025    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X37Y82         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[20][6]/C
                         clock pessimism             -0.500    37.525    
                         clock uncertainty           -0.180    37.345    
    SLICE_X37Y82         FDCE (Setup_fdce_C_D)       -0.081    37.264    u_miniRV/u_idecode/u_rsfile/REGS_reg[20][6]
  -------------------------------------------------------------------
                         required time                         37.264    
                         arrival time                         -26.461    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.809ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[24][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.819ns  (logic 4.272ns (14.824%)  route 24.547ns (85.176%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 38.021 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         3.186     5.059    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X81Y110        LUT6 (Prop_lut6_I2_O)        0.326     5.385 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48/O
                         net (fo=1, routed)           0.000     5.385    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48_n_1
    SLICE_X81Y110        MUXF7 (Prop_muxf7_I1_O)      0.217     5.602 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20/O
                         net (fo=1, routed)           0.988     6.590    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20_n_1
    SLICE_X73Y104        LUT6 (Prop_lut6_I5_O)        0.299     6.889 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_3/O
                         net (fo=8, routed)           1.856     8.744    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_12_0[1]
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.868 r  u_miniRV/u_idecode/u_rsfile/i___0_carry__4_i_11/O
                         net (fo=11, routed)          1.534    10.402    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_23
    SLICE_X65Y99         LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_580/O
                         net (fo=3, routed)           0.735    11.261    u_miniRV/u_idecode/u_rsfile/i___0_carry__3_i_16_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.385 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_315/O
                         net (fo=2, routed)           0.808    12.193    u_miniRV/u_control/REGS[31][27]_i_2_0[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.317 r  u_miniRV/u_control/u_dram_i_101/O
                         net (fo=1, routed)           0.502    12.819    u_miniRV/u_control/u_dram_i_101_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I2_O)        0.124    12.943 r  u_miniRV/u_control/u_dram_i_13/O
                         net (fo=8194, routed)        5.827    18.770    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A1
    SLICE_X30Y29         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    18.894 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.894    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/OD
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    19.135 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F7.B/O
                         net (fo=1, routed)           0.000    19.135    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/O0
    SLICE_X30Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    19.233 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F8/O
                         net (fo=1, routed)           1.933    21.166    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.319    21.485 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    21.485    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.697 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.697    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X15Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    21.791 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.398    23.189    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.316    23.505 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.909    25.414    u_miniRV/u_control/REGS_reg[2][31][9]
    SLICE_X48Y78         LUT5 (Prop_lut5_I2_O)        0.124    25.538 r  u_miniRV/u_control/REGS[31][9]_i_1/O
                         net (fo=31, routed)          0.913    26.451    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[9]
    SLICE_X41Y80         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[24][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.504    38.021    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X41Y80         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[24][9]/C
                         clock pessimism             -0.500    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X41Y80         FDCE (Setup_fdce_C_D)       -0.081    37.260    u_miniRV/u_idecode/u_rsfile/REGS_reg[24][9]
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                         -26.451    
  -------------------------------------------------------------------
                         slack                                 10.809    

Slack (MET) :             10.811ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[26][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.834ns  (logic 7.215ns (25.024%)  route 21.618ns (74.976%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 38.024 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         2.545     4.418    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X73Y76         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_38/O
                         net (fo=1, routed)           0.000     4.744    u_miniRV/u_idecode/u_rsfile/c_carry_i_38_n_1
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.961 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_15/O
                         net (fo=1, routed)           0.782     5.743    u_miniRV/u_idecode/u_rsfile/c_carry_i_15_n_1
    SLICE_X72Y78         LUT6 (Prop_lut6_I3_O)        0.299     6.042 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_2/O
                         net (fo=6, routed)           2.174     8.216    u_miniRV/u_idecode/u_rsfile/DI[2]
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.150     8.366 r  u_miniRV/u_idecode/u_rsfile/i___0_carry_i_8/O
                         net (fo=11, routed)          1.773    10.139    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_1
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.352    10.491 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_623/O
                         net (fo=4, routed)           0.869    11.360    u_miniRV/u_control/u_dram_i_105_0
    SLICE_X72Y96         LUT6 (Prop_lut6_I2_O)        0.326    11.686 f  u_miniRV/u_control/u_dram_i_321/O
                         net (fo=1, routed)           0.679    12.365    u_miniRV/u_control/u_dram_i_321_n_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I3_O)        0.124    12.489 r  u_miniRV/u_control/u_dram_i_105/O
                         net (fo=1, routed)           0.672    13.161    u_miniRV/u_control/u_dram_i_105_n_1
    SLICE_X59Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.285 r  u_miniRV/u_control/u_dram_i_14/O
                         net (fo=8194, routed)        3.550    16.835    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.643    19.478 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000    19.478    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    19.692 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F7.A/O
                         net (fo=1, routed)           0.000    19.692    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088    19.780 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F8/O
                         net (fo=1, routed)           0.717    20.497    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.319    20.816 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.816    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28_n_0
    SLICE_X59Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    21.033 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    21.033    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12_n_0
    SLICE_X59Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    21.127 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.881    23.008    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.316    23.324 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           1.470    24.795    u_miniRV/u_control/REGS_reg[2][31][6]
    SLICE_X59Y79         LUT5 (Prop_lut5_I2_O)        0.124    24.919 r  u_miniRV/u_control/REGS[31][6]_i_1/O
                         net (fo=31, routed)          1.547    26.466    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[6]
    SLICE_X33Y81         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.507    38.024    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X33Y81         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[26][6]/C
                         clock pessimism             -0.500    37.524    
                         clock uncertainty           -0.180    37.344    
    SLICE_X33Y81         FDCE (Setup_fdce_C_D)       -0.067    37.277    u_miniRV/u_idecode/u_rsfile/REGS_reg[26][6]
  -------------------------------------------------------------------
                         required time                         37.277    
                         arrival time                         -26.466    
  -------------------------------------------------------------------
                         slack                                 10.811    

Slack (MET) :             10.821ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[21][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.801ns  (logic 4.272ns (14.833%)  route 24.529ns (85.167%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.985ns = ( 38.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         3.186     5.059    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X81Y110        LUT6 (Prop_lut6_I2_O)        0.326     5.385 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48/O
                         net (fo=1, routed)           0.000     5.385    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48_n_1
    SLICE_X81Y110        MUXF7 (Prop_muxf7_I1_O)      0.217     5.602 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20/O
                         net (fo=1, routed)           0.988     6.590    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20_n_1
    SLICE_X73Y104        LUT6 (Prop_lut6_I5_O)        0.299     6.889 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_3/O
                         net (fo=8, routed)           1.856     8.744    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_12_0[1]
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.868 r  u_miniRV/u_idecode/u_rsfile/i___0_carry__4_i_11/O
                         net (fo=11, routed)          1.534    10.402    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_23
    SLICE_X65Y99         LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_580/O
                         net (fo=3, routed)           0.735    11.261    u_miniRV/u_idecode/u_rsfile/i___0_carry__3_i_16_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.385 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_315/O
                         net (fo=2, routed)           0.808    12.193    u_miniRV/u_control/REGS[31][27]_i_2_0[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.317 r  u_miniRV/u_control/u_dram_i_101/O
                         net (fo=1, routed)           0.502    12.819    u_miniRV/u_control/u_dram_i_101_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I2_O)        0.124    12.943 r  u_miniRV/u_control/u_dram_i_13/O
                         net (fo=8194, routed)        5.827    18.770    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A1
    SLICE_X30Y29         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    18.894 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.894    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/OD
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    19.135 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F7.B/O
                         net (fo=1, routed)           0.000    19.135    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/O0
    SLICE_X30Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    19.233 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F8/O
                         net (fo=1, routed)           1.933    21.166    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.319    21.485 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    21.485    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.697 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.697    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X15Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    21.791 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.398    23.189    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.316    23.505 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.909    25.414    u_miniRV/u_control/REGS_reg[2][31][9]
    SLICE_X48Y78         LUT5 (Prop_lut5_I2_O)        0.124    25.538 r  u_miniRV/u_control/REGS[31][9]_i_1/O
                         net (fo=31, routed)          0.895    26.433    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[9]
    SLICE_X45Y77         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[21][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.498    38.015    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X45Y77         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[21][9]/C
                         clock pessimism             -0.500    37.515    
                         clock uncertainty           -0.180    37.335    
    SLICE_X45Y77         FDCE (Setup_fdce_C_D)       -0.081    37.254    u_miniRV/u_idecode/u_rsfile/REGS_reg[21][9]
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                         -26.433    
  -------------------------------------------------------------------
                         slack                                 10.821    

Slack (MET) :             10.824ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.815ns  (logic 4.272ns (14.826%)  route 24.543ns (85.174%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 38.018 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         3.186     5.059    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X81Y110        LUT6 (Prop_lut6_I2_O)        0.326     5.385 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48/O
                         net (fo=1, routed)           0.000     5.385    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48_n_1
    SLICE_X81Y110        MUXF7 (Prop_muxf7_I1_O)      0.217     5.602 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20/O
                         net (fo=1, routed)           0.988     6.590    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20_n_1
    SLICE_X73Y104        LUT6 (Prop_lut6_I5_O)        0.299     6.889 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_3/O
                         net (fo=8, routed)           1.856     8.744    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_12_0[1]
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.868 r  u_miniRV/u_idecode/u_rsfile/i___0_carry__4_i_11/O
                         net (fo=11, routed)          1.534    10.402    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_23
    SLICE_X65Y99         LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_580/O
                         net (fo=3, routed)           0.735    11.261    u_miniRV/u_idecode/u_rsfile/i___0_carry__3_i_16_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.385 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_315/O
                         net (fo=2, routed)           0.808    12.193    u_miniRV/u_control/REGS[31][27]_i_2_0[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.317 r  u_miniRV/u_control/u_dram_i_101/O
                         net (fo=1, routed)           0.502    12.819    u_miniRV/u_control/u_dram_i_101_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I2_O)        0.124    12.943 r  u_miniRV/u_control/u_dram_i_13/O
                         net (fo=8194, routed)        5.827    18.770    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A1
    SLICE_X30Y29         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    18.894 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.894    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/OD
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    19.135 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F7.B/O
                         net (fo=1, routed)           0.000    19.135    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/O0
    SLICE_X30Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    19.233 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F8/O
                         net (fo=1, routed)           1.933    21.166    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.319    21.485 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    21.485    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.697 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.697    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X15Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    21.791 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.398    23.189    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.316    23.505 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.909    25.414    u_miniRV/u_control/REGS_reg[2][31][9]
    SLICE_X48Y78         LUT5 (Prop_lut5_I2_O)        0.124    25.538 r  u_miniRV/u_control/REGS[31][9]_i_1/O
                         net (fo=31, routed)          0.909    26.447    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[9]
    SLICE_X39Y77         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.501    38.018    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X39Y77         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[3][9]/C
                         clock pessimism             -0.500    37.518    
                         clock uncertainty           -0.180    37.338    
    SLICE_X39Y77         FDCE (Setup_fdce_C_D)       -0.067    37.271    u_miniRV/u_idecode/u_rsfile/REGS_reg[3][9]
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                         -26.447    
  -------------------------------------------------------------------
                         slack                                 10.824    

Slack (MET) :             10.835ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.807ns  (logic 4.272ns (14.830%)  route 24.535ns (85.170%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 38.021 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         3.186     5.059    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X81Y110        LUT6 (Prop_lut6_I2_O)        0.326     5.385 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48/O
                         net (fo=1, routed)           0.000     5.385    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_48_n_1
    SLICE_X81Y110        MUXF7 (Prop_muxf7_I1_O)      0.217     5.602 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20/O
                         net (fo=1, routed)           0.988     6.590    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_20_n_1
    SLICE_X73Y104        LUT6 (Prop_lut6_I5_O)        0.299     6.889 r  u_miniRV/u_idecode/u_rsfile/c_carry__4_i_3/O
                         net (fo=8, routed)           1.856     8.744    u_miniRV/u_idecode/u_rsfile/c_carry__4_i_12_0[1]
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.868 r  u_miniRV/u_idecode/u_rsfile/i___0_carry__4_i_11/O
                         net (fo=11, routed)          1.534    10.402    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_23
    SLICE_X65Y99         LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_580/O
                         net (fo=3, routed)           0.735    11.261    u_miniRV/u_idecode/u_rsfile/i___0_carry__3_i_16_0
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.124    11.385 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_315/O
                         net (fo=2, routed)           0.808    12.193    u_miniRV/u_control/REGS[31][27]_i_2_0[1]
    SLICE_X69Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.317 r  u_miniRV/u_control/u_dram_i_101/O
                         net (fo=1, routed)           0.502    12.819    u_miniRV/u_control/u_dram_i_101_n_1
    SLICE_X68Y97         LUT5 (Prop_lut5_I2_O)        0.124    12.943 r  u_miniRV/u_control/u_dram_i_13/O
                         net (fo=8194, routed)        5.827    18.770    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/A1
    SLICE_X30Y29         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    18.894 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    18.894    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/OD
    SLICE_X30Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    19.135 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F7.B/O
                         net (fo=1, routed)           0.000    19.135    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/O0
    SLICE_X30Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    19.233 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9/F8/O
                         net (fo=1, routed)           1.933    21.166    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_9_9_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.319    21.485 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    21.485    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_15_n_0
    SLICE_X15Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    21.697 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.697    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X15Y51         MUXF8 (Prop_muxf8_I1_O)      0.094    21.791 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.398    23.189    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I0_O)        0.316    23.505 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.909    25.414    u_miniRV/u_control/REGS_reg[2][31][9]
    SLICE_X48Y78         LUT5 (Prop_lut5_I2_O)        0.124    25.538 r  u_miniRV/u_control/REGS[31][9]_i_1/O
                         net (fo=31, routed)          0.901    26.439    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[9]
    SLICE_X40Y79         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.504    38.021    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X40Y79         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[2][9]/C
                         clock pessimism             -0.500    37.521    
                         clock uncertainty           -0.180    37.341    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)       -0.067    37.274    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][9]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                         -26.439    
  -------------------------------------------------------------------
                         slack                                 10.835    

Slack (MET) :             10.844ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[25][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.804ns  (logic 7.215ns (25.051%)  route 21.588ns (74.949%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 38.026 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         2.545     4.418    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X73Y76         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_38/O
                         net (fo=1, routed)           0.000     4.744    u_miniRV/u_idecode/u_rsfile/c_carry_i_38_n_1
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.961 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_15/O
                         net (fo=1, routed)           0.782     5.743    u_miniRV/u_idecode/u_rsfile/c_carry_i_15_n_1
    SLICE_X72Y78         LUT6 (Prop_lut6_I3_O)        0.299     6.042 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_2/O
                         net (fo=6, routed)           2.174     8.216    u_miniRV/u_idecode/u_rsfile/DI[2]
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.150     8.366 r  u_miniRV/u_idecode/u_rsfile/i___0_carry_i_8/O
                         net (fo=11, routed)          1.773    10.139    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_1
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.352    10.491 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_623/O
                         net (fo=4, routed)           0.869    11.360    u_miniRV/u_control/u_dram_i_105_0
    SLICE_X72Y96         LUT6 (Prop_lut6_I2_O)        0.326    11.686 f  u_miniRV/u_control/u_dram_i_321/O
                         net (fo=1, routed)           0.679    12.365    u_miniRV/u_control/u_dram_i_321_n_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I3_O)        0.124    12.489 r  u_miniRV/u_control/u_dram_i_105/O
                         net (fo=1, routed)           0.672    13.161    u_miniRV/u_control/u_dram_i_105_n_1
    SLICE_X59Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.285 r  u_miniRV/u_control/u_dram_i_14/O
                         net (fo=8194, routed)        3.550    16.835    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.643    19.478 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000    19.478    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    19.692 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F7.A/O
                         net (fo=1, routed)           0.000    19.692    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088    19.780 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F8/O
                         net (fo=1, routed)           0.717    20.497    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.319    20.816 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.816    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28_n_0
    SLICE_X59Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    21.033 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    21.033    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12_n_0
    SLICE_X59Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    21.127 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.881    23.008    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.316    23.324 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           1.470    24.795    u_miniRV/u_control/REGS_reg[2][31][6]
    SLICE_X59Y79         LUT5 (Prop_lut5_I2_O)        0.124    24.919 r  u_miniRV/u_control/REGS[31][6]_i_1/O
                         net (fo=31, routed)          1.517    26.436    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[6]
    SLICE_X31Y82         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[25][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.509    38.026    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X31Y82         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[25][6]/C
                         clock pessimism             -0.500    37.526    
                         clock uncertainty           -0.180    37.346    
    SLICE_X31Y82         FDCE (Setup_fdce_C_D)       -0.067    37.279    u_miniRV/u_idecode/u_rsfile/REGS_reg[25][6]
  -------------------------------------------------------------------
                         required time                         37.279    
                         arrival time                         -26.436    
  -------------------------------------------------------------------
                         slack                                 10.844    

Slack (MET) :             10.871ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[5][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.762ns  (logic 7.215ns (25.087%)  route 21.547ns (74.913%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 38.026 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         2.545     4.418    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X73Y76         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_38/O
                         net (fo=1, routed)           0.000     4.744    u_miniRV/u_idecode/u_rsfile/c_carry_i_38_n_1
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.961 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_15/O
                         net (fo=1, routed)           0.782     5.743    u_miniRV/u_idecode/u_rsfile/c_carry_i_15_n_1
    SLICE_X72Y78         LUT6 (Prop_lut6_I3_O)        0.299     6.042 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_2/O
                         net (fo=6, routed)           2.174     8.216    u_miniRV/u_idecode/u_rsfile/DI[2]
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.150     8.366 r  u_miniRV/u_idecode/u_rsfile/i___0_carry_i_8/O
                         net (fo=11, routed)          1.773    10.139    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_1
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.352    10.491 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_623/O
                         net (fo=4, routed)           0.869    11.360    u_miniRV/u_control/u_dram_i_105_0
    SLICE_X72Y96         LUT6 (Prop_lut6_I2_O)        0.326    11.686 f  u_miniRV/u_control/u_dram_i_321/O
                         net (fo=1, routed)           0.679    12.365    u_miniRV/u_control/u_dram_i_321_n_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I3_O)        0.124    12.489 r  u_miniRV/u_control/u_dram_i_105/O
                         net (fo=1, routed)           0.672    13.161    u_miniRV/u_control/u_dram_i_105_n_1
    SLICE_X59Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.285 r  u_miniRV/u_control/u_dram_i_14/O
                         net (fo=8194, routed)        3.550    16.835    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.643    19.478 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000    19.478    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    19.692 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F7.A/O
                         net (fo=1, routed)           0.000    19.692    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088    19.780 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F8/O
                         net (fo=1, routed)           0.717    20.497    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.319    20.816 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.816    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28_n_0
    SLICE_X59Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    21.033 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    21.033    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12_n_0
    SLICE_X59Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    21.127 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.881    23.008    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.316    23.324 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           1.470    24.795    u_miniRV/u_control/REGS_reg[2][31][6]
    SLICE_X59Y79         LUT5 (Prop_lut5_I2_O)        0.124    24.919 r  u_miniRV/u_control/REGS[31][6]_i_1/O
                         net (fo=31, routed)          1.475    26.394    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[6]
    SLICE_X35Y83         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.509    38.026    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X35Y83         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[5][6]/C
                         clock pessimism             -0.500    37.526    
                         clock uncertainty           -0.180    37.346    
    SLICE_X35Y83         FDCE (Setup_fdce_C_D)       -0.081    37.265    u_miniRV/u_idecode/u_rsfile/REGS_reg[5][6]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                         -26.394    
  -------------------------------------------------------------------
                         slack                                 10.871    

Slack (MET) :             10.872ns  (required time - arrival time)
  Source:                 u_miniRV/u_ifetch/pc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_idecode/u_rsfile/REGS_reg[30][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clkcup rise@40.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        28.778ns  (logic 7.215ns (25.073%)  route 21.562ns (74.927%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 38.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.623    -2.368    u_miniRV/u_ifetch/clk_out1
    SLICE_X52Y93         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.456    -1.912 f  u_miniRV/u_ifetch/pc_reg[14]/Q
                         net (fo=8, routed)           1.207    -0.704    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[12]
    SLICE_X44Y89         LUT4 (Prop_lut4_I3_O)        0.152    -0.552 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4/O
                         net (fo=10, routed)          0.687     0.134    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_4_n_0
    SLICE_X49Y89         LUT5 (Prop_lut5_I0_O)        0.320     0.454 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2/O
                         net (fo=16, routed)          1.064     1.519    u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[28]_INST_0_i_2_n_0
    SLICE_X44Y90         LUT3 (Prop_lut3_I1_O)        0.354     1.873 r  u_irom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[16]_INST_0/O
                         net (fo=257, routed)         2.545     4.418    u_miniRV/u_idecode/u_rsfile/spo[10]
    SLICE_X73Y76         LUT6 (Prop_lut6_I2_O)        0.326     4.744 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_38/O
                         net (fo=1, routed)           0.000     4.744    u_miniRV/u_idecode/u_rsfile/c_carry_i_38_n_1
    SLICE_X73Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     4.961 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_15/O
                         net (fo=1, routed)           0.782     5.743    u_miniRV/u_idecode/u_rsfile/c_carry_i_15_n_1
    SLICE_X72Y78         LUT6 (Prop_lut6_I3_O)        0.299     6.042 r  u_miniRV/u_idecode/u_rsfile/c_carry_i_2/O
                         net (fo=6, routed)           2.174     8.216    u_miniRV/u_idecode/u_rsfile/DI[2]
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.150     8.366 r  u_miniRV/u_idecode/u_rsfile/i___0_carry_i_8/O
                         net (fo=11, routed)          1.773    10.139    u_miniRV/u_idecode/u_rsfile/i___0_carry_i_16_1
    SLICE_X69Y96         LUT3 (Prop_lut3_I2_O)        0.352    10.491 r  u_miniRV/u_idecode/u_rsfile/u_dram_i_623/O
                         net (fo=4, routed)           0.869    11.360    u_miniRV/u_control/u_dram_i_105_0
    SLICE_X72Y96         LUT6 (Prop_lut6_I2_O)        0.326    11.686 f  u_miniRV/u_control/u_dram_i_321/O
                         net (fo=1, routed)           0.679    12.365    u_miniRV/u_control/u_dram_i_321_n_1
    SLICE_X64Y96         LUT5 (Prop_lut5_I3_O)        0.124    12.489 r  u_miniRV/u_control/u_dram_i_105/O
                         net (fo=1, routed)           0.672    13.161    u_miniRV/u_control/u_dram_i_105_n_1
    SLICE_X59Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.285 r  u_miniRV/u_control/u_dram_i_14/O
                         net (fo=8194, routed)        3.550    16.835    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.643    19.478 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000    19.478    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    19.692 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F7.A/O
                         net (fo=1, routed)           0.000    19.692    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088    19.780 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F8/O
                         net (fo=1, routed)           0.717    20.497    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.319    20.816 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    20.816    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_28_n_0
    SLICE_X59Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    21.033 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    21.033    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_12_n_0
    SLICE_X59Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    21.127 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.881    23.008    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.316    23.324 r  u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           1.470    24.795    u_miniRV/u_control/REGS_reg[2][31][6]
    SLICE_X59Y79         LUT5 (Prop_lut5_I2_O)        0.124    24.919 r  u_miniRV/u_control/REGS[31][6]_i_1/O
                         net (fo=31, routed)          1.491    26.410    u_miniRV/u_idecode/u_rsfile/REGS_reg[2][31]_0[6]
    SLICE_X28Y84         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[30][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        1.512    38.029    u_miniRV/u_idecode/u_rsfile/clk_out1
    SLICE_X28Y84         FDCE                                         r  u_miniRV/u_idecode/u_rsfile/REGS_reg[30][6]/C
                         clock pessimism             -0.500    37.529    
                         clock uncertainty           -0.180    37.349    
    SLICE_X28Y84         FDCE (Setup_fdce_C_D)       -0.067    37.282    u_miniRV/u_idecode/u_rsfile/REGS_reg[30][6]
  -------------------------------------------------------------------
                         required time                         37.282    
                         arrival time                         -26.410    
  -------------------------------------------------------------------
                         slack                                 10.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/cal_result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/digit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.260ns (73.029%)  route 0.096ns (26.971%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.569    -0.482    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X36Y98         FDCE                                         r  u_bus_bridge/u_digit_driver/cal_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  u_bus_bridge/u_digit_driver/cal_result_reg[14]/Q
                         net (fo=1, routed)           0.096    -0.245    u_bus_bridge/u_digit_driver/data3[2]
    SLICE_X35Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  u_bus_bridge/u_digit_driver/digit[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.200    u_bus_bridge/u_digit_driver/digit[2]_i_3_n_1
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.126 r  u_bus_bridge/u_digit_driver/digit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    u_bus_bridge/u_digit_driver/digit_reg[2]_i_1_n_1
    SLICE_X35Y98         FDCE                                         r  u_bus_bridge/u_digit_driver/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.840    -0.251    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X35Y98         FDCE                                         r  u_bus_bridge/u_digit_driver/digit_reg[2]/C
                         clock pessimism             -0.214    -0.466    
    SLICE_X35Y98         FDCE (Hold_fdce_C_D)         0.105    -0.361    u_bus_bridge/u_digit_driver/digit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/led_en_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/led_en_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.340%)  route 0.184ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.571    -0.480    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y103        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.339 r  u_bus_bridge/u_digit_driver/led_en_reg[4]/Q
                         net (fo=5, routed)           0.184    -0.154    u_bus_bridge/u_digit_driver/led_en_reg[7]_0[4]
    SLICE_X13Y106        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.841    -0.249    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y106        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[5]_lopt_replica/C
                         clock pessimism             -0.214    -0.464    
    SLICE_X13Y106        FDPE (Hold_fdpe_C_D)         0.066    -0.398    u_bus_bridge/u_digit_driver/led_en_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/cal_result_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/digit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.248ns (68.056%)  route 0.116ns (31.944%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.569    -0.482    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X32Y94         FDCE                                         r  u_bus_bridge/u_digit_driver/cal_result_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  u_bus_bridge/u_digit_driver/cal_result_reg[29]/Q
                         net (fo=1, routed)           0.116    -0.224    u_bus_bridge/u_digit_driver/data7[1]
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  u_bus_bridge/u_digit_driver/digit[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    u_bus_bridge/u_digit_driver/digit[1]_i_2_n_1
    SLICE_X32Y95         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.117 r  u_bus_bridge/u_digit_driver/digit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    u_bus_bridge/u_digit_driver/digit_reg[1]_i_1_n_1
    SLICE_X32Y95         FDCE                                         r  u_bus_bridge/u_digit_driver/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.840    -0.251    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X32Y95         FDCE                                         r  u_bus_bridge/u_digit_driver/digit_reg[1]/C
                         clock pessimism             -0.214    -0.466    
    SLICE_X32Y95         FDCE (Hold_fdce_C_D)         0.105    -0.361    u_bus_bridge/u_digit_driver/digit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/cal_result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/digit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.251ns (64.349%)  route 0.139ns (35.651%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.570    -0.481    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X33Y98         FDCE                                         r  u_bus_bridge/u_digit_driver/cal_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  u_bus_bridge/u_digit_driver/cal_result_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.201    u_bus_bridge/u_digit_driver/data1[0]
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.156 r  u_bus_bridge/u_digit_driver/digit[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    u_bus_bridge/u_digit_driver/digit[0]_i_3_n_1
    SLICE_X35Y98         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.091 r  u_bus_bridge/u_digit_driver/digit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    u_bus_bridge/u_digit_driver/digit_reg[0]_i_1_n_1
    SLICE_X35Y98         FDCE                                         r  u_bus_bridge/u_digit_driver/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.840    -0.251    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X35Y98         FDCE                                         r  u_bus_bridge/u_digit_driver/digit_reg[0]/C
                         clock pessimism             -0.193    -0.445    
    SLICE_X35Y98         FDCE (Hold_fdce_C_D)         0.105    -0.340    u_bus_bridge/u_digit_driver/digit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/led_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/led_en_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.793%)  route 0.196ns (58.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.571    -0.480    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y103        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.339 r  u_bus_bridge/u_digit_driver/led_en_reg[5]/Q
                         net (fo=5, routed)           0.196    -0.142    u_bus_bridge/u_digit_driver/led_en_reg[7]_0[5]
    SLICE_X13Y106        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.841    -0.249    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y106        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[6]_lopt_replica/C
                         clock pessimism             -0.214    -0.464    
    SLICE_X13Y106        FDPE (Hold_fdpe_C_D)         0.070    -0.394    u_bus_bridge/u_digit_driver/led_en_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/led_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/led_en_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.225%)  route 0.201ns (58.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.571    -0.480    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y103        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDPE (Prop_fdpe_C_Q)         0.141    -0.339 r  u_bus_bridge/u_digit_driver/led_en_reg[5]/Q
                         net (fo=5, routed)           0.201    -0.138    u_bus_bridge/u_digit_driver/led_en_reg[7]_0[5]
    SLICE_X13Y101        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.843    -0.248    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y101        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[6]/C
                         clock pessimism             -0.214    -0.463    
    SLICE_X13Y101        FDPE (Hold_fdpe_C_D)         0.072    -0.391    u_bus_bridge/u_digit_driver/led_en_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/led_en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/led_en_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.594%)  route 0.198ns (58.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.572    -0.479    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y101        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.338 r  u_bus_bridge/u_digit_driver/led_en_reg[2]/Q
                         net (fo=6, routed)           0.198    -0.140    u_bus_bridge/u_digit_driver/led_en_reg[7]_0[2]
    SLICE_X13Y103        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.841    -0.249    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y103        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[3]_lopt_replica/C
                         clock pessimism             -0.214    -0.464    
    SLICE_X13Y103        FDPE (Hold_fdpe_C_D)         0.070    -0.394    u_bus_bridge/u_digit_driver/led_en_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/led_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/led_en_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.471%)  route 0.199ns (58.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.572    -0.479    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y101        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.338 r  u_bus_bridge/u_digit_driver/led_en_reg[3]/Q
                         net (fo=4, routed)           0.199    -0.139    u_bus_bridge/u_digit_driver/led_en_reg[7]_0[3]
    SLICE_X13Y103        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.841    -0.249    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X13Y103        FDPE                                         r  u_bus_bridge/u_digit_driver/led_en_reg[4]/C
                         clock pessimism             -0.214    -0.464    
    SLICE_X13Y103        FDPE (Hold_fdpe_C_D)         0.066    -0.398    u_bus_bridge/u_digit_driver/led_en_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_bus_bridge/u_digit_driver/cal_result_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bus_bridge/u_digit_driver/digit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.257ns (62.504%)  route 0.154ns (37.496%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.568    -0.483    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X35Y95         FDCE                                         r  u_bus_bridge/u_digit_driver/cal_result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  u_bus_bridge/u_digit_driver/cal_result_reg[19]/Q
                         net (fo=1, routed)           0.154    -0.187    u_bus_bridge/u_digit_driver/data4[3]
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.142 r  u_bus_bridge/u_digit_driver/digit[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.142    u_bus_bridge/u_digit_driver/digit[3]_i_5_n_1
    SLICE_X32Y95         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.071 r  u_bus_bridge/u_digit_driver/digit_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.071    u_bus_bridge/u_digit_driver/digit_reg[3]_i_2_n_1
    SLICE_X32Y95         FDCE                                         r  u_bus_bridge/u_digit_driver/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.840    -0.251    u_bus_bridge/u_digit_driver/clk_out1
    SLICE_X32Y95         FDCE                                         r  u_bus_bridge/u_digit_driver/digit_reg[3]/C
                         clock pessimism             -0.193    -0.445    
    SLICE_X32Y95         FDCE (Hold_fdce_C_D)         0.105    -0.340    u_bus_bridge/u_digit_driver/digit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_miniRV/u_ifetch/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_miniRV/u_ifetch/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clkcup  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clkcup
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clkcup rise@0.000ns - clk_out1_clkcup rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.574%)  route 0.182ns (49.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.563    -0.488    u_miniRV/u_ifetch/clk_out1
    SLICE_X47Y90         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  u_miniRV/u_ifetch/pc_reg[0]/Q
                         net (fo=3, routed)           0.182    -0.165    u_miniRV/u_idecode/pc_reg[0]_0
    SLICE_X47Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.120 r  u_miniRV/u_idecode/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    u_miniRV/u_ifetch/pc_reg[0]_1
    SLICE_X47Y90         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clkcup rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_clkcup
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_clkcup
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9324, routed)        0.834    -0.257    u_miniRV/u_ifetch/clk_out1
    SLICE_X47Y90         FDCE                                         r  u_miniRV/u_ifetch/pc_reg[0]/C
                         clock pessimism             -0.230    -0.488    
    SLICE_X47Y90         FDCE (Hold_fdce_C_D)         0.091    -0.397    u_miniRV/u_ifetch/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clkcup
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   u_cpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X31Y107   u_bus_bridge/u_LED_driver/led_o_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y98    u_bus_bridge/u_LED_driver/led_o_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y95    u_bus_bridge/u_LED_driver/led_o_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y98    u_bus_bridge/u_LED_driver/led_o_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y95    u_bus_bridge/u_LED_driver/led_o_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y100   u_bus_bridge/u_LED_driver/led_o_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y96    u_bus_bridge/u_LED_driver/led_o_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X32Y109   u_bus_bridge/u_LED_driver/led_o_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y124   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_20_20/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y124   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_20_20/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y124   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_20_20/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y124   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_20_20/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y124   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_23_23/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y124   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_23_23/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y124   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_23_23/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y124   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_23_23/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y125   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_20_20/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y125   u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y43    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y43    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y43    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y43    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y43    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X30Y43    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_9_9/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X80Y74    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X80Y74    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X80Y74    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X80Y74    u_bus_bridge/u_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clkcup
  To Clock:  clkfbout_clkcup

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clkcup
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   u_cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT



