/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* ControlRegDisp */
.set ControlRegDisp_Sync_ctrl_reg__0__MASK, 0x01
.set ControlRegDisp_Sync_ctrl_reg__0__POS, 0
.set ControlRegDisp_Sync_ctrl_reg__1__MASK, 0x02
.set ControlRegDisp_Sync_ctrl_reg__1__POS, 1
.set ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set ControlRegDisp_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set ControlRegDisp_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set ControlRegDisp_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set ControlRegDisp_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set ControlRegDisp_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set ControlRegDisp_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set ControlRegDisp_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ControlRegDisp_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set ControlRegDisp_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set ControlRegDisp_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set ControlRegDisp_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set ControlRegDisp_Sync_ctrl_reg__MASK, 0x03
.set ControlRegDisp_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ControlRegDisp_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ControlRegDisp_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set LED1__0__MASK, 0x02
.set LED1__0__PC, CYREG_PRT12_PC1
.set LED1__0__PORT, 12
.set LED1__0__SHIFT, 1
.set LED1__AG, CYREG_PRT12_AG
.set LED1__BIE, CYREG_PRT12_BIE
.set LED1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED1__BYP, CYREG_PRT12_BYP
.set LED1__DM0, CYREG_PRT12_DM0
.set LED1__DM1, CYREG_PRT12_DM1
.set LED1__DM2, CYREG_PRT12_DM2
.set LED1__DR, CYREG_PRT12_DR
.set LED1__INP_DIS, CYREG_PRT12_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED1__MASK, 0x02
.set LED1__PORT, 12
.set LED1__PRT, CYREG_PRT12_PRT
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED1__PS, CYREG_PRT12_PS
.set LED1__SHIFT, 1
.set LED1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED1__SLW, CYREG_PRT12_SLW

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set LED2__0__MASK, 0x04
.set LED2__0__PC, CYREG_PRT12_PC2
.set LED2__0__PORT, 12
.set LED2__0__SHIFT, 2
.set LED2__AG, CYREG_PRT12_AG
.set LED2__BIE, CYREG_PRT12_BIE
.set LED2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED2__BYP, CYREG_PRT12_BYP
.set LED2__DM0, CYREG_PRT12_DM0
.set LED2__DM1, CYREG_PRT12_DM1
.set LED2__DM2, CYREG_PRT12_DM2
.set LED2__DR, CYREG_PRT12_DR
.set LED2__INP_DIS, CYREG_PRT12_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED2__MASK, 0x04
.set LED2__PORT, 12
.set LED2__PRT, CYREG_PRT12_PRT
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED2__PS, CYREG_PRT12_PS
.set LED2__SHIFT, 2
.set LED2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED2__SLW, CYREG_PRT12_SLW

/* LEDS */
.set LEDS_Sync_ctrl_reg__0__MASK, 0x01
.set LEDS_Sync_ctrl_reg__0__POS, 0
.set LEDS_Sync_ctrl_reg__1__MASK, 0x02
.set LEDS_Sync_ctrl_reg__1__POS, 1
.set LEDS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set LEDS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set LEDS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set LEDS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set LEDS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set LEDS_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set LEDS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set LEDS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set LEDS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set LEDS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set LEDS_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set LEDS_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set LEDS_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set LEDS_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set LEDS_Sync_ctrl_reg__MASK, 0x03
.set LEDS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set LEDS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set LEDS_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* MISO1 */
.set MISO1__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set MISO1__0__MASK, 0x08
.set MISO1__0__PC, CYREG_PRT6_PC3
.set MISO1__0__PORT, 6
.set MISO1__0__SHIFT, 3
.set MISO1__AG, CYREG_PRT6_AG
.set MISO1__AMUX, CYREG_PRT6_AMUX
.set MISO1__BIE, CYREG_PRT6_BIE
.set MISO1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set MISO1__BYP, CYREG_PRT6_BYP
.set MISO1__CTL, CYREG_PRT6_CTL
.set MISO1__DM0, CYREG_PRT6_DM0
.set MISO1__DM1, CYREG_PRT6_DM1
.set MISO1__DM2, CYREG_PRT6_DM2
.set MISO1__DR, CYREG_PRT6_DR
.set MISO1__INP_DIS, CYREG_PRT6_INP_DIS
.set MISO1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set MISO1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set MISO1__LCD_EN, CYREG_PRT6_LCD_EN
.set MISO1__MASK, 0x08
.set MISO1__PORT, 6
.set MISO1__PRT, CYREG_PRT6_PRT
.set MISO1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set MISO1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set MISO1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set MISO1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set MISO1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set MISO1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set MISO1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set MISO1__PS, CYREG_PRT6_PS
.set MISO1__SHIFT, 3
.set MISO1__SLW, CYREG_PRT6_SLW

/* MOSI1 */
.set MOSI1__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set MOSI1__0__MASK, 0x10
.set MOSI1__0__PC, CYREG_IO_PC_PRT15_PC4
.set MOSI1__0__PORT, 15
.set MOSI1__0__SHIFT, 4
.set MOSI1__AG, CYREG_PRT15_AG
.set MOSI1__AMUX, CYREG_PRT15_AMUX
.set MOSI1__BIE, CYREG_PRT15_BIE
.set MOSI1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MOSI1__BYP, CYREG_PRT15_BYP
.set MOSI1__CTL, CYREG_PRT15_CTL
.set MOSI1__DM0, CYREG_PRT15_DM0
.set MOSI1__DM1, CYREG_PRT15_DM1
.set MOSI1__DM2, CYREG_PRT15_DM2
.set MOSI1__DR, CYREG_PRT15_DR
.set MOSI1__INP_DIS, CYREG_PRT15_INP_DIS
.set MOSI1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MOSI1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MOSI1__LCD_EN, CYREG_PRT15_LCD_EN
.set MOSI1__MASK, 0x10
.set MOSI1__PORT, 15
.set MOSI1__PRT, CYREG_PRT15_PRT
.set MOSI1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MOSI1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MOSI1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MOSI1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MOSI1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MOSI1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MOSI1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MOSI1__PS, CYREG_PRT15_PS
.set MOSI1__SHIFT, 4
.set MOSI1__SLW, CYREG_PRT15_SLW

/* P1 */
.set P1__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set P1__0__MASK, 0x08
.set P1__0__PC, CYREG_PRT12_PC3
.set P1__0__PORT, 12
.set P1__0__SHIFT, 3
.set P1__AG, CYREG_PRT12_AG
.set P1__BIE, CYREG_PRT12_BIE
.set P1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P1__BYP, CYREG_PRT12_BYP
.set P1__DM0, CYREG_PRT12_DM0
.set P1__DM1, CYREG_PRT12_DM1
.set P1__DM2, CYREG_PRT12_DM2
.set P1__DR, CYREG_PRT12_DR
.set P1__INP_DIS, CYREG_PRT12_INP_DIS
.set P1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P1__MASK, 0x08
.set P1__PORT, 12
.set P1__PRT, CYREG_PRT12_PRT
.set P1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P1__PS, CYREG_PRT12_PS
.set P1__SHIFT, 3
.set P1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P1__SLW, CYREG_PRT12_SLW

/* P2 */
.set P2__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set P2__0__MASK, 0x40
.set P2__0__PC, CYREG_PRT12_PC6
.set P2__0__PORT, 12
.set P2__0__SHIFT, 6
.set P2__AG, CYREG_PRT12_AG
.set P2__BIE, CYREG_PRT12_BIE
.set P2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P2__BYP, CYREG_PRT12_BYP
.set P2__DM0, CYREG_PRT12_DM0
.set P2__DM1, CYREG_PRT12_DM1
.set P2__DM2, CYREG_PRT12_DM2
.set P2__DR, CYREG_PRT12_DR
.set P2__INP_DIS, CYREG_PRT12_INP_DIS
.set P2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P2__MASK, 0x40
.set P2__PORT, 12
.set P2__PRT, CYREG_PRT12_PRT
.set P2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P2__PS, CYREG_PRT12_PS
.set P2__SHIFT, 6
.set P2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P2__SLW, CYREG_PRT12_SLW

/* P3 */
.set P3__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set P3__0__MASK, 0x80
.set P3__0__PC, CYREG_PRT12_PC7
.set P3__0__PORT, 12
.set P3__0__SHIFT, 7
.set P3__AG, CYREG_PRT12_AG
.set P3__BIE, CYREG_PRT12_BIE
.set P3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P3__BYP, CYREG_PRT12_BYP
.set P3__DM0, CYREG_PRT12_DM0
.set P3__DM1, CYREG_PRT12_DM1
.set P3__DM2, CYREG_PRT12_DM2
.set P3__DR, CYREG_PRT12_DR
.set P3__INP_DIS, CYREG_PRT12_INP_DIS
.set P3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P3__MASK, 0x80
.set P3__PORT, 12
.set P3__PRT, CYREG_PRT12_PRT
.set P3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P3__PS, CYREG_PRT12_PS
.set P3__SHIFT, 7
.set P3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P3__SLW, CYREG_PRT12_SLW

/* P4 */
.set P4__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set P4__0__MASK, 0x01
.set P4__0__PC, CYREG_PRT12_PC0
.set P4__0__PORT, 12
.set P4__0__SHIFT, 0
.set P4__AG, CYREG_PRT12_AG
.set P4__BIE, CYREG_PRT12_BIE
.set P4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P4__BYP, CYREG_PRT12_BYP
.set P4__DM0, CYREG_PRT12_DM0
.set P4__DM1, CYREG_PRT12_DM1
.set P4__DM2, CYREG_PRT12_DM2
.set P4__DR, CYREG_PRT12_DR
.set P4__INP_DIS, CYREG_PRT12_INP_DIS
.set P4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P4__MASK, 0x01
.set P4__PORT, 12
.set P4__PRT, CYREG_PRT12_PRT
.set P4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P4__PS, CYREG_PRT12_PS
.set P4__SHIFT, 0
.set P4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P4__SLW, CYREG_PRT12_SLW

/* RXD */
.set RXD__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set RXD__0__MASK, 0x01
.set RXD__0__PC, CYREG_PRT2_PC0
.set RXD__0__PORT, 2
.set RXD__0__SHIFT, 0
.set RXD__AG, CYREG_PRT2_AG
.set RXD__AMUX, CYREG_PRT2_AMUX
.set RXD__BIE, CYREG_PRT2_BIE
.set RXD__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RXD__BYP, CYREG_PRT2_BYP
.set RXD__CTL, CYREG_PRT2_CTL
.set RXD__DM0, CYREG_PRT2_DM0
.set RXD__DM1, CYREG_PRT2_DM1
.set RXD__DM2, CYREG_PRT2_DM2
.set RXD__DR, CYREG_PRT2_DR
.set RXD__INP_DIS, CYREG_PRT2_INP_DIS
.set RXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RXD__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RXD__LCD_EN, CYREG_PRT2_LCD_EN
.set RXD__MASK, 0x01
.set RXD__PORT, 2
.set RXD__PRT, CYREG_PRT2_PRT
.set RXD__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RXD__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RXD__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RXD__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RXD__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RXD__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RXD__PS, CYREG_PRT2_PS
.set RXD__SHIFT, 0
.set RXD__SLW, CYREG_PRT2_SLW

/* SCLK1 */
.set SCLK1__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set SCLK1__0__MASK, 0x04
.set SCLK1__0__PC, CYREG_PRT6_PC2
.set SCLK1__0__PORT, 6
.set SCLK1__0__SHIFT, 2
.set SCLK1__AG, CYREG_PRT6_AG
.set SCLK1__AMUX, CYREG_PRT6_AMUX
.set SCLK1__BIE, CYREG_PRT6_BIE
.set SCLK1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SCLK1__BYP, CYREG_PRT6_BYP
.set SCLK1__CTL, CYREG_PRT6_CTL
.set SCLK1__DM0, CYREG_PRT6_DM0
.set SCLK1__DM1, CYREG_PRT6_DM1
.set SCLK1__DM2, CYREG_PRT6_DM2
.set SCLK1__DR, CYREG_PRT6_DR
.set SCLK1__INP_DIS, CYREG_PRT6_INP_DIS
.set SCLK1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SCLK1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SCLK1__LCD_EN, CYREG_PRT6_LCD_EN
.set SCLK1__MASK, 0x04
.set SCLK1__PORT, 6
.set SCLK1__PRT, CYREG_PRT6_PRT
.set SCLK1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SCLK1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SCLK1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SCLK1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SCLK1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SCLK1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SCLK1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SCLK1__PS, CYREG_PRT6_PS
.set SCLK1__SHIFT, 2
.set SCLK1__SLW, CYREG_PRT6_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set SPIM_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B0_UDB08_A0
.set SPIM_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B0_UDB08_A1
.set SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set SPIM_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B0_UDB08_D0
.set SPIM_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B0_UDB08_D1
.set SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set SPIM_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B0_UDB08_F0
.set SPIM_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B0_UDB08_F1
.set SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set SPIM_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B0_UDB09_A0
.set SPIM_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B0_UDB09_A1
.set SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set SPIM_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B0_UDB09_D0
.set SPIM_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B0_UDB09_D1
.set SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set SPIM_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B0_UDB09_F0
.set SPIM_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B0_UDB09_F1
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB09_ST

/* SPIM_IntClock */
.set SPIM_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIM_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIM_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_IntClock__INDEX, 0x00
.set SPIM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_IntClock__PM_ACT_MSK, 0x01
.set SPIM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_IntClock__PM_STBY_MSK, 0x01

/* SS11 */
.set SS11__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set SS11__0__MASK, 0x08
.set SS11__0__PC, CYREG_IO_PC_PRT15_PC3
.set SS11__0__PORT, 15
.set SS11__0__SHIFT, 3
.set SS11__AG, CYREG_PRT15_AG
.set SS11__AMUX, CYREG_PRT15_AMUX
.set SS11__BIE, CYREG_PRT15_BIE
.set SS11__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SS11__BYP, CYREG_PRT15_BYP
.set SS11__CTL, CYREG_PRT15_CTL
.set SS11__DM0, CYREG_PRT15_DM0
.set SS11__DM1, CYREG_PRT15_DM1
.set SS11__DM2, CYREG_PRT15_DM2
.set SS11__DR, CYREG_PRT15_DR
.set SS11__INP_DIS, CYREG_PRT15_INP_DIS
.set SS11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SS11__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SS11__LCD_EN, CYREG_PRT15_LCD_EN
.set SS11__MASK, 0x08
.set SS11__PORT, 15
.set SS11__PRT, CYREG_PRT15_PRT
.set SS11__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SS11__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SS11__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SS11__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SS11__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SS11__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SS11__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SS11__PS, CYREG_PRT15_PS
.set SS11__SHIFT, 3
.set SS11__SLW, CYREG_PRT15_SLW

/* SS12 */
.set SS12__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set SS12__0__MASK, 0x04
.set SS12__0__PC, CYREG_IO_PC_PRT15_PC2
.set SS12__0__PORT, 15
.set SS12__0__SHIFT, 2
.set SS12__AG, CYREG_PRT15_AG
.set SS12__AMUX, CYREG_PRT15_AMUX
.set SS12__BIE, CYREG_PRT15_BIE
.set SS12__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SS12__BYP, CYREG_PRT15_BYP
.set SS12__CTL, CYREG_PRT15_CTL
.set SS12__DM0, CYREG_PRT15_DM0
.set SS12__DM1, CYREG_PRT15_DM1
.set SS12__DM2, CYREG_PRT15_DM2
.set SS12__DR, CYREG_PRT15_DR
.set SS12__INP_DIS, CYREG_PRT15_INP_DIS
.set SS12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SS12__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SS12__LCD_EN, CYREG_PRT15_LCD_EN
.set SS12__MASK, 0x04
.set SS12__PORT, 15
.set SS12__PRT, CYREG_PRT15_PRT
.set SS12__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SS12__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SS12__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SS12__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SS12__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SS12__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SS12__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SS12__PS, CYREG_PRT15_PS
.set SS12__SHIFT, 2
.set SS12__SLW, CYREG_PRT15_SLW

/* SS13 */
.set SS13__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set SS13__0__MASK, 0x40
.set SS13__0__PC, CYREG_PRT2_PC6
.set SS13__0__PORT, 2
.set SS13__0__SHIFT, 6
.set SS13__AG, CYREG_PRT2_AG
.set SS13__AMUX, CYREG_PRT2_AMUX
.set SS13__BIE, CYREG_PRT2_BIE
.set SS13__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SS13__BYP, CYREG_PRT2_BYP
.set SS13__CTL, CYREG_PRT2_CTL
.set SS13__DM0, CYREG_PRT2_DM0
.set SS13__DM1, CYREG_PRT2_DM1
.set SS13__DM2, CYREG_PRT2_DM2
.set SS13__DR, CYREG_PRT2_DR
.set SS13__INP_DIS, CYREG_PRT2_INP_DIS
.set SS13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SS13__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SS13__LCD_EN, CYREG_PRT2_LCD_EN
.set SS13__MASK, 0x40
.set SS13__PORT, 2
.set SS13__PRT, CYREG_PRT2_PRT
.set SS13__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SS13__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SS13__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SS13__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SS13__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SS13__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SS13__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SS13__PS, CYREG_PRT2_PS
.set SS13__SHIFT, 6
.set SS13__SLW, CYREG_PRT2_SLW

/* SS14 */
.set SS14__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set SS14__0__MASK, 0x20
.set SS14__0__PC, CYREG_IO_PC_PRT15_PC5
.set SS14__0__PORT, 15
.set SS14__0__SHIFT, 5
.set SS14__AG, CYREG_PRT15_AG
.set SS14__AMUX, CYREG_PRT15_AMUX
.set SS14__BIE, CYREG_PRT15_BIE
.set SS14__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SS14__BYP, CYREG_PRT15_BYP
.set SS14__CTL, CYREG_PRT15_CTL
.set SS14__DM0, CYREG_PRT15_DM0
.set SS14__DM1, CYREG_PRT15_DM1
.set SS14__DM2, CYREG_PRT15_DM2
.set SS14__DR, CYREG_PRT15_DR
.set SS14__INP_DIS, CYREG_PRT15_INP_DIS
.set SS14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set SS14__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SS14__LCD_EN, CYREG_PRT15_LCD_EN
.set SS14__MASK, 0x20
.set SS14__PORT, 15
.set SS14__PRT, CYREG_PRT15_PRT
.set SS14__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SS14__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SS14__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SS14__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SS14__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SS14__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SS14__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SS14__PS, CYREG_PRT15_PS
.set SS14__SHIFT, 5
.set SS14__SLW, CYREG_PRT15_SLW

/* SW1 */
.set SW1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set SW1__0__MASK, 0x02
.set SW1__0__PC, CYREG_PRT6_PC1
.set SW1__0__PORT, 6
.set SW1__0__SHIFT, 1
.set SW1__AG, CYREG_PRT6_AG
.set SW1__AMUX, CYREG_PRT6_AMUX
.set SW1__BIE, CYREG_PRT6_BIE
.set SW1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SW1__BYP, CYREG_PRT6_BYP
.set SW1__CTL, CYREG_PRT6_CTL
.set SW1__DM0, CYREG_PRT6_DM0
.set SW1__DM1, CYREG_PRT6_DM1
.set SW1__DM2, CYREG_PRT6_DM2
.set SW1__DR, CYREG_PRT6_DR
.set SW1__INP_DIS, CYREG_PRT6_INP_DIS
.set SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SW1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SW1__LCD_EN, CYREG_PRT6_LCD_EN
.set SW1__MASK, 0x02
.set SW1__PORT, 6
.set SW1__PRT, CYREG_PRT6_PRT
.set SW1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SW1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SW1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SW1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SW1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SW1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SW1__PS, CYREG_PRT6_PS
.set SW1__SHIFT, 1
.set SW1__SLW, CYREG_PRT6_SLW

/* SW2 */
.set SW2__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set SW2__0__MASK, 0x01
.set SW2__0__PC, CYREG_PRT6_PC0
.set SW2__0__PORT, 6
.set SW2__0__SHIFT, 0
.set SW2__AG, CYREG_PRT6_AG
.set SW2__AMUX, CYREG_PRT6_AMUX
.set SW2__BIE, CYREG_PRT6_BIE
.set SW2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SW2__BYP, CYREG_PRT6_BYP
.set SW2__CTL, CYREG_PRT6_CTL
.set SW2__DM0, CYREG_PRT6_DM0
.set SW2__DM1, CYREG_PRT6_DM1
.set SW2__DM2, CYREG_PRT6_DM2
.set SW2__DR, CYREG_PRT6_DR
.set SW2__INP_DIS, CYREG_PRT6_INP_DIS
.set SW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set SW2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SW2__LCD_EN, CYREG_PRT6_LCD_EN
.set SW2__MASK, 0x01
.set SW2__PORT, 6
.set SW2__PRT, CYREG_PRT6_PRT
.set SW2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SW2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SW2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SW2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SW2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SW2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SW2__PS, CYREG_PRT6_PS
.set SW2__SHIFT, 0
.set SW2__SLW, CYREG_PRT6_SLW

/* SWITCHES */
.set SWITCHES_sts_sts_reg__0__MASK, 0x01
.set SWITCHES_sts_sts_reg__0__POS, 0
.set SWITCHES_sts_sts_reg__1__MASK, 0x02
.set SWITCHES_sts_sts_reg__1__POS, 1
.set SWITCHES_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SWITCHES_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set SWITCHES_sts_sts_reg__MASK, 0x03
.set SWITCHES_sts_sts_reg__MASK_REG, CYREG_B0_UDB14_MSK
.set SWITCHES_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set SWITCHES_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set SWITCHES_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SWITCHES_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set SWITCHES_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set SWITCHES_sts_sts_reg__STATUS_REG, CYREG_B0_UDB14_ST

/* TXD */
.set TXD__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set TXD__0__MASK, 0x02
.set TXD__0__PC, CYREG_PRT2_PC1
.set TXD__0__PORT, 2
.set TXD__0__SHIFT, 1
.set TXD__AG, CYREG_PRT2_AG
.set TXD__AMUX, CYREG_PRT2_AMUX
.set TXD__BIE, CYREG_PRT2_BIE
.set TXD__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TXD__BYP, CYREG_PRT2_BYP
.set TXD__CTL, CYREG_PRT2_CTL
.set TXD__DM0, CYREG_PRT2_DM0
.set TXD__DM1, CYREG_PRT2_DM1
.set TXD__DM2, CYREG_PRT2_DM2
.set TXD__DR, CYREG_PRT2_DR
.set TXD__INP_DIS, CYREG_PRT2_INP_DIS
.set TXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TXD__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TXD__LCD_EN, CYREG_PRT2_LCD_EN
.set TXD__MASK, 0x02
.set TXD__PORT, 2
.set TXD__PRT, CYREG_PRT2_PRT
.set TXD__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TXD__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TXD__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TXD__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TXD__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TXD__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TXD__PS, CYREG_PRT2_PS
.set TXD__SHIFT, 1
.set TXD__SLW, CYREG_PRT2_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB13_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB13_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB13_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB13_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB13_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB13_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB15_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB15_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB15_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB15_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB15_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB15_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB15_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
