C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module fsm_using_single_always

Top level modules:
	fsm_using_single_always

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v {2 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module adder_tb
** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v(26): (vlog-2283) Extra semicolon in $unit (global) scope.


Top level modules:
	adder_tb

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v {2 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Banco_Registro
** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(27): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(28): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(29): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(31): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(32): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(33): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(35): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(36): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(38): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(39): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(40): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(41): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v(42): (vlog-2600) [RDGN] - Redundant digits in numeric literal.


Top level modules:
	Banco_Registro

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v {2 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module clockFSM
** Warning: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v(14): (vlog-2283) Extra semicolon in $unit (global) scope.


Top level modules:
	clockFSM

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module ULA

Top level modules:
	ULA

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module MUX1

Top level modules:
	MUX1

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v {0 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module bios
** Error: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v(4): In, out, or inout does not appear in port list: D.
** Error: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/bios.v(5): In, out, or inout does not appear in port list: Q.

} {4.0 6.0} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module ULA_TB

Top level modules:
	ULA_TB

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module sign_extend

Top level modules:
	sign_extend

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_function.v {0 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_function.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module fsm_using_function
** Error: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_function.v(40): Checker 'clockFSM' not found.  Instantiation 'clockFSM' must be of a visible checker.
** Error: C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_function.v(62): BEGIN - END required around task/function statements

} {4.0 6.0} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v {1 {vlog -work work C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module programcounter

Top level modules:
	programcounter

} {} {}}
