[View]
Entity=Single_port_RAM_VHDL
Architecture=Behavioral
TopLevelType=1
[file:.\src\main.vhd]
Enabled=1
[file:.\src\TestBench\single_port_ram_vhdl_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\single_port_ram_vhdl_TB_runtest.do]
Enabled=1
