m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Eadc_manager
Z1 w1675351629
Z2 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z7 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
Z8 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
l0
L7
VAm?^oCOl3cn5461goRN2W2
Z9 OV;C;10.1d;51
31
Z10 !s108 1675351758.470000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
!s100 DQJ0c:k5R41iZSkDKWCeC0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 11 adc_manager 0 22 Am?^oCOl3cn5461goRN2W2
l64
L37
VW7KZnfC?0XKPMAbLaNRCQ2
R9
31
R10
R11
R12
R13
R14
!s100 oiVJTSN`ZoEdgMc]YUS;O3
!i10b 1
Eadc_ram_shifter
Z15 w1675281909
R2
R3
R4
R5
R6
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
l0
L7
VLUN<P0GhAE03OKRdI5?Ag2
R9
31
Z18 !s108 1675351758.942000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd|
Z20 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd|
R13
R14
!s100 JAg<az3Mk=APSnYU8i0lh0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 adc_ram_shifter 0 22 LUN<P0GhAE03OKRdI5?Ag2
l30
L23
VNQ7:mR]4ER_`=Mn9l_R@c3
R9
31
R18
R19
R20
R13
R14
!s100 58^a]E=V:o6h=d?>f]`HY1
!i10b 1
Ebig_ram_wizard
Z21 w1675274095
R4
R5
R6
Z22 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
Z23 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
l0
L42
VYB0RIH@9bL6FFWLn;ebB41
R9
31
Z24 !s108 1675351758.878000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd|
Z26 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd|
R13
R14
!s100 CCWAgQ85>F`fKeBO9e6jY1
!i10b 1
Asyn
R4
R5
DEx4 work 14 big_ram_wizard 0 22 YB0RIH@9bL6FFWLn;ebB41
l105
L58
VPSho4EG<YFJX]1;;=h:ZZ2
R9
31
R24
R25
R26
R13
R14
!s100 @UI^2oBj:b7kVcSNkYX7@1
!i10b 1
Eclock_divider
R21
R2
R3
R4
R5
R6
Z27 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
Z28 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
l0
L7
V<afa>64UjEQH]]^OXYBGD1
R9
31
Z29 !s108 1675351758.814000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
Z31 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
R13
R14
!s100 kkJkzg`S9>Uh:d>`IL6c[2
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 clock_divider 0 22 <afa>64UjEQH]]^OXYBGD1
l20
L16
VP46Z5ngcMi1E`[U56KMS22
R9
31
R29
R30
R31
R13
R14
!s100 eg>ZV3=k;9E@8k4mm6<>S2
!i10b 1
Ecorr_func_rom_1
Z32 w1675346413
R4
R5
R6
Z33 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
Z34 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
l0
L42
V:ET04I_80hYFM17[5:5l_0
R9
31
Z35 !s108 1675351759.199000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd|
Z37 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd|
R13
R14
!s100 1GTT>zfae9AA@5oA93SAe1
!i10b 1
Asyn
R4
R5
DEx4 work 15 corr_func_rom_1 0 22 :ET04I_80hYFM17[5:5l_0
l104
L54
V[ATianZeT2`cQLko9Pl@11
R9
31
R35
R36
R37
R13
R14
!s100 AZW[FN^X1:fd@UIEKG@2:0
!i10b 1
Pcorr_package
R3
R4
R5
w1674467538
R6
8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd
FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd
l0
L5
V?ban?PMXL_?Q[aWmL504X1
R9
31
R13
R14
!s100 aG?Mn:adR0ZS0i:XP:2Ob1
!i10b 1
!s108 1675351758.629000
!s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd|
!s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd|
Ecorrelation_function
Z38 w1675351403
R3
R4
R5
R6
Z39 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
Z40 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
l0
L5
V:^a`]n5gb`FEF6NCU1DAL0
R9
31
Z41 !s108 1675351758.539000
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
Z43 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
R13
R14
!s100 oX]jDDehbMBW`eS;RSIGF2
!i10b 1
Aarc1
R3
R4
R5
DEx4 work 20 correlation_function 0 22 :^a`]n5gb`FEF6NCU1DAL0
l48
L18
VMFmll=lUI9mmSXDA2_58@3
R9
31
R41
R42
R43
R13
R14
!s100 kmSiF0O:hIDU22^8I?IH>2
!i10b 1
Ecorrelation_gate
R21
Z44 DPx4 work 12 corr_package 0 22 ?ban?PMXL_?Q[aWmL504X1
R3
R4
R5
R6
Z45 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
Z46 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
l0
L6
V2555TRMDY4cb30A5?`FIN1
R9
31
Z47 !s108 1675351759.266000
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd|
Z49 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd|
R13
R14
!s100 kQl`I8j:M4mn>zD9<MIBR2
!i10b 1
Aarc
R44
R3
R4
R5
DEx4 work 16 correlation_gate 0 22 2555TRMDY4cb30A5?`FIN1
l20
L18
VTA=]e9XQ3HgTTEgfNBNG<3
R9
31
R47
R48
R49
R13
R14
!s100 iW6[ZhTm_Ji7oz2PAQ3I01
!i10b 1
Etestbenchas
Z50 w1675276087
R2
R3
R4
R5
R6
Z51 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z52 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
V0a@5KG6gLY6NLcg=RO7@L1
!s100 JCbIaeN<CK:SzhCj;_n0g3
R9
31
!i10b 1
Z53 !s108 1675351759.333000
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z55 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
R13
R14
Auni_projektas_arch
R2
R3
R4
R5
DEx4 work 11 testbenchas 0 22 0a@5KG6gLY6NLcg=RO7@L1
l55
L14
V2IFXOz[4=bhL2Yb=dX?3=2
!s100 YBXZa^DOj;HgH[X<VaOJ]1
R9
31
!i10b 1
R53
R54
R55
R13
R14
Euart_controller
R21
R2
R3
R4
R5
R6
Z56 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z57 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L7
V^PVahDVaoR[Eao1dob3>P3
R9
31
Z58 !s108 1675351759.004000
Z59 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z60 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R13
R14
!s100 i[X:l38@EHz;U0H>@iYQn3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 15 uart_controller 0 22 ^PVahDVaoR[Eao1dob3>P3
l68
L19
V:iBOYUHccHfi:Nl:_8nIH0
R9
31
R58
R59
R60
R13
R14
!s100 oUo@JRFk5O0=0^nam7HBJ0
!i10b 1
Euart_fifo_wizard
R21
R4
R5
R6
Z61 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z62 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R9
31
Z63 !s108 1675351759.134000
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z65 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R13
R14
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R4
R5
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R9
31
R63
R64
R65
R13
R14
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
R21
R2
R3
R4
R5
R6
Z66 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z67 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L10
VB1[jgUGUUn5fhRWWWgT0]1
R9
31
Z68 !s108 1675351759.066000
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z70 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R13
R14
!s100 aC5jh4o1^0CiBkF56hGUU3
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 7 uart_tx 0 22 B1[jgUGUUn5fhRWWWgT0]1
l31
L24
VM0]cf:PiX_GXNH_]hEE2^1
R9
31
R68
R69
R70
R13
R14
!s100 RIm6SX3ALkM>LJPT8hDDg3
!i10b 1
Euni_projektas
Z71 w1675351737
R2
R3
R4
R5
R6
Z72 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z73 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L7
V9ScOYWJ0GKbm8lB[R6ZGF1
R9
31
Z74 !s108 1675351758.746000
Z75 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z76 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R13
R14
!s100 lji10T7b23koCBGYTlF?G0
!i10b 1
Aarc
R2
R3
R4
R5
DEx4 work 13 uni_projektas 0 22 9ScOYWJ0GKbm8lB[R6ZGF1
l198
L21
VoT^V27NjI@NbA=VoSS8P_0
R9
31
R74
R75
R76
R13
R14
!s100 []zLhdYk:j4Ae:Q^XC6M13
!i10b 1
Ewizard_ram
Z77 w1673001187
R4
R5
R6
Z78 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
Z79 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
l0
L42
V>>XX;EfR8>j6zAbg9j=l_3
R9
31
Z80 !s108 1675351758.685000
Z81 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
Z82 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
R13
R14
!s100 h;DloUO]JX0M`@BW98iVc3
!i10b 1
Asyn
R4
R5
DEx4 work 10 wizard_ram 0 22 >>XX;EfR8>j6zAbg9j=l_3
l86
L54
VJ0nGH>aQV^nk45iG5IYnM3
R9
31
R80
R81
R82
R13
R14
!s100 8J4fj76In6l8Um5;Wfl;70
!i10b 1
