\hypertarget{group___s_t_m32_f4xx___h_a_l}{}\doxysection{STM32\+F4xx\+\_\+\+HAL}
\label{group___s_t_m32_f4xx___h_a_l}\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___t_i_m}{TIM}}
\item 
\mbox{\hyperlink{group___t_i_m_ex}{TIMEx}}
\item 
\mbox{\hyperlink{group___u_s_b___core}{USB\+\_\+\+Core}}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1b288eb68eb52c97b8d187cdd6e9088f}\label{group___s_t_m32_f4xx___h_a_l_ga1b288eb68eb52c97b8d187cdd6e9088f}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaaf97adbc39e48456a1c83c54895de83b}\label{group___s_t_m32_f4xx___h_a_l_gaaf97adbc39e48456a1c83c54895de83b}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga818f4d5d1e2f417438d281b4ac9efb9c}\label{group___s_t_m32_f4xx___h_a_l_ga818f4d5d1e2f417438d281b4ac9efb9c}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga13352a6c9cb3225511e5f29dbb894e84}\label{group___s_t_m32_f4xx___h_a_l_ga13352a6c9cb3225511e5f29dbb894e84}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaf7e5ee80207a338050413e14f7bd24f9}\label{group___s_t_m32_f4xx___h_a_l_gaf7e5ee80207a338050413e14f7bd24f9}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga78697261126cd2facc463b81e8c4b238}\label{group___s_t_m32_f4xx___h_a_l_ga78697261126cd2facc463b81e8c4b238}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gae517d80e2ac713069767df8e8915971e}\label{group___s_t_m32_f4xx___h_a_l_gae517d80e2ac713069767df8e8915971e}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga19443605c97f15b5ede7d8337534ece4}\label{group___s_t_m32_f4xx___h_a_l_ga19443605c97f15b5ede7d8337534ece4}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8246aece4afe559642a6da298f7b157a}\label{group___s_t_m32_f4xx___h_a_l_ga8246aece4afe559642a6da298f7b157a}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7673776de6e35f5cbe887e62e13e87b5}\label{group___s_t_m32_f4xx___h_a_l_ga7673776de6e35f5cbe887e62e13e87b5}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7541c3db71ec7c0b4b54afa473bdb19a}\label{group___s_t_m32_f4xx___h_a_l_ga7541c3db71ec7c0b4b54afa473bdb19a}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga79f0c3e3015a81c535a578edc2fee8ca}\label{group___s_t_m32_f4xx___h_a_l_ga79f0c3e3015a81c535a578edc2fee8ca}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gab7ea7555b79c4544ad90dc6d063d2f13}\label{group___s_t_m32_f4xx___h_a_l_gab7ea7555b79c4544ad90dc6d063d2f13}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2f01705566708fcaceb32bcad01f7498}\label{group___s_t_m32_f4xx___h_a_l_ga2f01705566708fcaceb32bcad01f7498}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga5dbbafc75b341b79d29bc41f8ec15492}\label{group___s_t_m32_f4xx___h_a_l_ga5dbbafc75b341b79d29bc41f8ec15492}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9cb1f62afb99aea0db8cc28b378b68ad}\label{group___s_t_m32_f4xx___h_a_l_ga9cb1f62afb99aea0db8cc28b378b68ad}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad3116f3b344392f7b947ff1218ba9ed8}\label{group___s_t_m32_f4xx___h_a_l_gad3116f3b344392f7b947ff1218ba9ed8}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gacc324ef35c0b207a8331c657d86fc1bd}\label{group___s_t_m32_f4xx___h_a_l_gacc324ef35c0b207a8331c657d86fc1bd}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6f961349029a84317b7734abbfb9a02c}\label{group___s_t_m32_f4xx___h_a_l_ga6f961349029a84317b7734abbfb9a02c}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga27f1f66d2d38ec428580a5feb3628c48}\label{group___s_t_m32_f4xx___h_a_l_ga27f1f66d2d38ec428580a5feb3628c48}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga25824b2eed564cc37a8983b99a83bdc7}\label{group___s_t_m32_f4xx___h_a_l_ga25824b2eed564cc37a8983b99a83bdc7}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga5bb7b197ace5bab9ef120163ff1520bd}\label{group___s_t_m32_f4xx___h_a_l_ga5bb7b197ace5bab9ef120163ff1520bd}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaf94d3d2003a4eebed73744ccd5c85974}\label{group___s_t_m32_f4xx___h_a_l_gaf94d3d2003a4eebed73744ccd5c85974}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga3abff1ab9a918c30db77c7890e6e2b07}\label{group___s_t_m32_f4xx___h_a_l_ga3abff1ab9a918c30db77c7890e6e2b07}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga11da9bda53a5d21c293bb01da91e592d}\label{group___s_t_m32_f4xx___h_a_l_ga11da9bda53a5d21c293bb01da91e592d}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gae087011858379feeb770ecb4568829d3}\label{group___s_t_m32_f4xx___h_a_l_gae087011858379feeb770ecb4568829d3}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaca1f5fbc35101d0fc7e8af31c9a0c26c}\label{group___s_t_m32_f4xx___h_a_l_gaca1f5fbc35101d0fc7e8af31c9a0c26c}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga0559af125dc5fb2bb183a6a4b86808b5}\label{group___s_t_m32_f4xx___h_a_l_ga0559af125dc5fb2bb183a6a4b86808b5}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaa4b542b3c0ae347ea580c9e7c8e88b17}\label{group___s_t_m32_f4xx___h_a_l_gaa4b542b3c0ae347ea580c9e7c8e88b17}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad77367f9b8d8d17842a913f7d6ce274b}\label{group___s_t_m32_f4xx___h_a_l_gad77367f9b8d8d17842a913f7d6ce274b}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga342aa1098891f55f59c7867afff589c1}\label{group___s_t_m32_f4xx___h_a_l_ga342aa1098891f55f59c7867afff589c1}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2fc9af96c4ec45ba9057e182012f3586}\label{group___s_t_m32_f4xx___h_a_l_ga2fc9af96c4ec45ba9057e182012f3586}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga202723f23bc46b29b16145f9cceabbbb}\label{group___s_t_m32_f4xx___h_a_l_ga202723f23bc46b29b16145f9cceabbbb}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad1aa484ec0f0559908d9d8128614e7ad}\label{group___s_t_m32_f4xx___h_a_l_gad1aa484ec0f0559908d9d8128614e7ad}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaab393018ca6f8fad04a815feb1796ce7}\label{group___s_t_m32_f4xx___h_a_l_gaab393018ca6f8fad04a815feb1796ce7}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1b5edb103cb27dbd5380e9b24d12658f}\label{group___s_t_m32_f4xx___h_a_l_ga1b5edb103cb27dbd5380e9b24d12658f}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac0e3515f374ec6b9d30609cd683649d6}\label{group___s_t_m32_f4xx___h_a_l_gac0e3515f374ec6b9d30609cd683649d6}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaf5664e207667c99ef50378813056e5f6}\label{group___s_t_m32_f4xx___h_a_l_gaf5664e207667c99ef50378813056e5f6}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac3b7deffff43a8bdc3e2eea42115efff}\label{group___s_t_m32_f4xx___h_a_l_gac3b7deffff43a8bdc3e2eea42115efff}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8e7dc17f058ef9c826774436d68f80b5}\label{group___s_t_m32_f4xx___h_a_l_ga8e7dc17f058ef9c826774436d68f80b5}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga476d67a220c23ebdc69fac7b09dbaa72}\label{group___s_t_m32_f4xx___h_a_l_ga476d67a220c23ebdc69fac7b09dbaa72}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t One\+Pulse\+Mode)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gae60b468b11199522c6c83a943439c7b7}\label{group___s_t_m32_f4xx___h_a_l_gae60b468b11199522c6c83a943439c7b7}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6579726753cb2b769a21d10bec75219f}\label{group___s_t_m32_f4xx___h_a_l_ga6579726753cb2b769a21d10bec75219f}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9b73c7135e8348613f30f3a4d84478e7}\label{group___s_t_m32_f4xx___h_a_l_ga9b73c7135e8348613f30f3a4d84478e7}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga40e43e4f2484df59079e0316d6a6fd23}\label{group___s_t_m32_f4xx___h_a_l_ga40e43e4f2484df59079e0316d6a6fd23}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac7744a2a063e8bf2909319d70fc764fd}\label{group___s_t_m32_f4xx___h_a_l_gac7744a2a063e8bf2909319d70fc764fd}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gafcde302725d20c6f992f26660d491bb9}\label{group___s_t_m32_f4xx___h_a_l_gafcde302725d20c6f992f26660d491bb9}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6bbce5414404228fde71dadd8d1cddc7}\label{group___s_t_m32_f4xx___h_a_l_ga6bbce5414404228fde71dadd8d1cddc7}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga16beb79937c32f993bbc4fdc1e492c52}\label{group___s_t_m32_f4xx___h_a_l_ga16beb79937c32f993bbc4fdc1e492c52}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaaf99281fd7635e20c08e48bfc9ea11e3}\label{group___s_t_m32_f4xx___h_a_l_gaaf99281fd7635e20c08e48bfc9ea11e3}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1a8e1103bfcc56c2626ed5cf546391d1}\label{group___s_t_m32_f4xx___h_a_l_ga1a8e1103bfcc56c2626ed5cf546391d1}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga77c8216735a5b1374ea948737eed8a18}\label{group___s_t_m32_f4xx___h_a_l_ga77c8216735a5b1374ea948737eed8a18}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6450b21fa2bf6bf71a0f85c0a1519e21}\label{group___s_t_m32_f4xx___h_a_l_ga6450b21fa2bf6bf71a0f85c0a1519e21}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2d603e9167803b080be1f2915e972bbf}\label{group___s_t_m32_f4xx___h_a_l_ga2d603e9167803b080be1f2915e972bbf}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9a573a3203752709841acab8412f541e}\label{group___s_t_m32_f4xx___h_a_l_ga9a573a3203752709841acab8412f541e}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac07923b4764255a1e0b82c975689542d}\label{group___s_t_m32_f4xx___h_a_l_gac07923b4764255a1e0b82c975689542d}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8b9798534ad0917d31d581afe720d8cf}\label{group___s_t_m32_f4xx___h_a_l_ga8b9798534ad0917d31d581afe720d8cf}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data1, uint32\+\_\+t $\ast$p\+Data2, uint16\+\_\+t Length)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga12ea48505e269532feff5b64f605b56f}\label{group___s_t_m32_f4xx___h_a_l_ga12ea48505e269532feff5b64f605b56f}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga2dc3ef34340412aa8a01d734d2ff8f88}\label{group___s_t_m32_f4xx___h_a_l_ga2dc3ef34340412aa8a01d734d2ff8f88}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+IRQHandler} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6e22dfc93b7569da087a115348c3182f}\label{group___s_t_m32_f4xx___h_a_l_ga6e22dfc93b7569da087a115348c3182f}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac14a4959f65f51a54e8ff511242e2131}\label{group___s_t_m32_f4xx___h_a_l_gac14a4959f65f51a54e8ff511242e2131}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga34805dabaf748c6eb823275dad2f19f5}\label{group___s_t_m32_f4xx___h_a_l_ga34805dabaf748c6eb823275dad2f19f5}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaefb1913440053c45a4f9a50a8c05c6be}\label{group___s_t_m32_f4xx___h_a_l_gaefb1913440053c45a4f9a50a8c05c6be}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Output\+Channel, uint32\+\_\+t Input\+Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga0b960485369b4ebb1e5d41e5e9e49770}\label{group___s_t_m32_f4xx___h_a_l_ga0b960485369b4ebb1e5d41e5e9e49770}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} $\ast$s\+Clear\+Input\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga43403d13849f71285ea1da3f3cb1381f}\label{group___s_t_m32_f4xx___h_a_l_ga43403d13849f71285ea1da3f3cb1381f}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} $\ast$s\+Clock\+Source\+Config)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7dfab2adafd2f2e315a9531f1150c201}\label{group___s_t_m32_f4xx___h_a_l_ga7dfab2adafd2f2e315a9531f1150c201}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t TI1\+\_\+\+Selection)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga07f536c10b542bc9695f23b1e84b5fce}\label{group___s_t_m32_f4xx___h_a_l_ga07f536c10b542bc9695f23b1e84b5fce}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchronization} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$s\+Slave\+Config)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8d1a48bb07dcf9030de10b9c6918087c}\label{group___s_t_m32_f4xx___h_a_l_ga8d1a48bb07dcf9030de10b9c6918087c}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8f5649baaf219f2559bbe9e8e2c3658e}\label{group___s_t_m32_f4xx___h_a_l_ga8f5649baaf219f2559bbe9e8e2c3658e}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga39c612c473747448615e2e3cb2668224}\label{group___s_t_m32_f4xx___h_a_l_ga39c612c473747448615e2e3cb2668224}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga41cfa290ee87229cba1962e78e2a9d01}\label{group___s_t_m32_f4xx___h_a_l_ga41cfa290ee87229cba1962e78e2a9d01}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gab4a60fe7cbb64a321bdce2ee1b9c8730}\label{group___s_t_m32_f4xx___h_a_l_gab4a60fe7cbb64a321bdce2ee1b9c8730}} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Generate\+Event} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Event\+Source)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6528480e73e4e51d5ce8aaca00d64d13}\label{group___s_t_m32_f4xx___h_a_l_ga6528480e73e4e51d5ce8aaca00d64d13}} 
uint32\+\_\+t {\bfseries HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8a3b0ad512a6e6c6157440b68d395eac}\label{group___s_t_m32_f4xx___h_a_l_ga8a3b0ad512a6e6c6157440b68d395eac}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Period\+Elapsed\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1fc39499fe9db8b7fb88005e9f107a36}\label{group___s_t_m32_f4xx___h_a_l_ga1fc39499fe9db8b7fb88005e9f107a36}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Delay\+Elapsed\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga77a2401a35ddd9bd0b8fc28331b81381}\label{group___s_t_m32_f4xx___h_a_l_ga77a2401a35ddd9bd0b8fc28331b81381}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Capture\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga07e5fc4d223b16bec2fd6bed547cf91d}\label{group___s_t_m32_f4xx___h_a_l_ga07e5fc4d223b16bec2fd6bed547cf91d}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Pulse\+Finished\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga189577c72b1963671b26820d8161d678}\label{group___s_t_m32_f4xx___h_a_l_ga189577c72b1963671b26820d8161d678}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Trigger\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga6f0868af383d592940700dbb52fac016}\label{group___s_t_m32_f4xx___h_a_l_ga6f0868af383d592940700dbb52fac016}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Error\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gabf71ed10e30d23139f7b327878901c89}\label{group___s_t_m32_f4xx___h_a_l_gabf71ed10e30d23139f7b327878901c89}} 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9dbca6a4ca949a13fda097d9cc7959a0}\label{group___s_t_m32_f4xx___h_a_l_ga9dbca6a4ca949a13fda097d9cc7959a0}} 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga207c64afb37d15e35b5380d4805e6eaf}\label{group___s_t_m32_f4xx___h_a_l_ga207c64afb37d15e35b5380d4805e6eaf}} 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}\label{group___s_t_m32_f4xx___h_a_l_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}} 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gab66fcfc1ee00512f50ef56f4397a0e9f}\label{group___s_t_m32_f4xx___h_a_l_gab66fcfc1ee00512f50ef56f4397a0e9f}} 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1925971e419b85db7fed57919ba765ef}\label{group___s_t_m32_f4xx___h_a_l_ga1925971e419b85db7fed57919ba765ef}} 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga057e4b4da135186e8fb88327c5fd0684}\label{group___s_t_m32_f4xx___h_a_l_ga057e4b4da135186e8fb88327c5fd0684}} 
void {\bfseries TIM\+\_\+\+Base\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} $\ast$Structure)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga83c847710a92f0558c862dd0dc889ff3}\label{group___s_t_m32_f4xx___h_a_l_ga83c847710a92f0558c862dd0dc889ff3}} 
void {\bfseries TIM\+\_\+\+TI1\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, uint32\+\_\+t TIM\+\_\+\+ICPolarity, uint32\+\_\+t TIM\+\_\+\+ICSelection, uint32\+\_\+t TIM\+\_\+\+ICFilter)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga20370137a5c000fa4739d30669e67b8c}\label{group___s_t_m32_f4xx___h_a_l_ga20370137a5c000fa4739d30669e67b8c}} 
void {\bfseries TIM\+\_\+\+OC2\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$OC\+\_\+\+Config)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga211c36f76c4dabfadb62b416060b11be}\label{group___s_t_m32_f4xx___h_a_l_ga211c36f76c4dabfadb62b416060b11be}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMADelay\+Pulse\+Cplt} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gadf70f17bbf6cdfc07be28900ebc1b373}\label{group___s_t_m32_f4xx___h_a_l_gadf70f17bbf6cdfc07be28900ebc1b373}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMAError} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8af2d1160ec4a4ca408acf172e80a0a4}\label{group___s_t_m32_f4xx___h_a_l_ga8af2d1160ec4a4ca408acf172e80a0a4}} 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMACapture\+Cplt} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga7fcc6d5ca311c37f5d0250687c899924}\label{group___s_t_m32_f4xx___h_a_l_ga7fcc6d5ca311c37f5d0250687c899924}} 
void {\bfseries TIM\+\_\+\+CCx\+Channel\+Cmd} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, uint32\+\_\+t Channel, uint32\+\_\+t Channel\+State)
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaffcf1bd7ec3e647849d84b637fc374c4}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::dev\+\_\+endpoints}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga8fdd85c278d842ededc610fd9a0405b7}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::\+Host\+\_\+channels}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga0c9884b949313165dbc784c5c4a6013e}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::speed}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaa065da8261ff7e6196083e10460de9da}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::dma\+\_\+enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga9b9e6bb934110c45cfc78ece87689622}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::ep0\+\_\+mps}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga79cace8922079994b1f30daa1403e7df}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::phy\+\_\+itface}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga4ef35a16d7d3ffb0e7ae3866e5039f08}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::\+Sof\+\_\+enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga0d0d3c888b132c82e401bddcdf9ed868}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::low\+\_\+power\+\_\+enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga759b918608cd99f5721833495f199093}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::vbus\+\_\+sensing\+\_\+enable}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac7ac7e018680c93554ed8291ca425bae}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::use\+\_\+dedicated\+\_\+ep1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga375fb499cbdce40009f4914a673a5d75}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::use\+\_\+external\+\_\+vbus}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaff62dc6bdb5c950e67889243d03c8c98}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::num}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaa3749cfe5685c55f9a1113435d171a16}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::is\+\_\+in}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga3b258b34263f352a3c7dd5dfee31f28f}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::is\+\_\+stall}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gab7ebaeccf2af0c8cfad3e1cf52320bb7}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::type}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaa51df58cda947d2bb88033b9352c72ca}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::data\+\_\+pid\+\_\+start}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga4fdb797800139026b581f432969e8e0b}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::even\+\_\+odd\+\_\+frame}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga4736fe22570448f51939da9302679866}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::tx\+\_\+fifo\+\_\+num}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga4b223d3e37dcd32887ac5ba9d5d071cc}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::maxpacket}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga73b9caef8fc49fe79d7cc95a36caf315}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::xfer\+\_\+buff}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaef3776daff464433055fe0a796cb04db}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::dma\+\_\+addr}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaf9ac01c00f4f6709f00bbd442fc93e4d}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::xfer\+\_\+len}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaee9a43c5c3eee26d0db5f307189df505}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::xfer\+\_\+count}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad62b100151cd86adee3b44f58f48ef82}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::dev\+\_\+addr}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gaeee9ce2b6f2dba43e1a7df2b625e5098}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::ch\+\_\+num}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac901d73f05b6b1100178b033eadc01c7}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::ep\+\_\+num}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga400862aac3b163fdf8b2be7dfd0ef07b}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::ep\+\_\+is\+\_\+in}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga4a290f039dcae10692e3f8797d127900}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::speed}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga58c1b611c1796886e349e2d2a6c34ab9}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::do\+\_\+ping}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga19a620a1136fce8e6c8c24f3d15b8476}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::process\+\_\+ping}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gac60dadc3ed4433c60cfed4ebf0271909}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::ep\+\_\+type}}
\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gad25b09805051f43deecdd4654f638acf}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::max\+\_\+packet}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga287c349d8adc362f0eaba0d95c9bd50f}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::data\+\_\+pid}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga93c486d6d3e53aade1048f62b2235f3d}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::xfer\+\_\+buff}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga3c23a9fccbe7f65edaf9f6ecac708717}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::xfer\+\_\+len}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga3a9b10e9867e728870f2bfa449abd631}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::xfer\+\_\+count}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga4a69f186f9f1b368be505d990218f076}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::toggle\+\_\+in}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga1df3a1e60a2c7ca4fbee4e54ec927ceb}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::toggle\+\_\+out}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga480468d0d197c2799e5f46d64b322198}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::dma\+\_\+addr}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga77eb7be503bb7c2904f749c2d5b2d39e}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::\+Err\+Cnt}}
\item 
\mbox{\hyperlink{group___u_s_b___core_ga04b2bca306495588fec3a5245daa5221}{USB\+\_\+\+OTG\+\_\+\+URBState\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_gae2b34b74782a3dc6b09441b1b297f6f7}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::urb\+\_\+state}}
\item 
\mbox{\hyperlink{group___u_s_b___core_ga8fa88c2e8e5fe41147028ba11af65294}{USB\+\_\+\+OTG\+\_\+\+HCState\+Type\+Def}} \mbox{\hyperlink{group___s_t_m32_f4xx___h_a_l_ga01f17bc36ae0158f19dba03b98e9080a}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::state}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaeee9ce2b6f2dba43e1a7df2b625e5098}\label{group___s_t_m32_f4xx___h_a_l_gaeee9ce2b6f2dba43e1a7df2b625e5098}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ch\_num@{ch\_num}}
\index{ch\_num@{ch\_num}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ch\_num}{ch\_num}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::ch\+\_\+num}

Host channel number. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga287c349d8adc362f0eaba0d95c9bd50f}\label{group___s_t_m32_f4xx___h_a_l_ga287c349d8adc362f0eaba0d95c9bd50f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!data\_pid@{data\_pid}}
\index{data\_pid@{data\_pid}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{data\_pid}{data\_pid}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::data\+\_\+pid}

Initial data PID. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaa51df58cda947d2bb88033b9352c72ca}\label{group___s_t_m32_f4xx___h_a_l_gaa51df58cda947d2bb88033b9352c72ca}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!data\_pid\_start@{data\_pid\_start}}
\index{data\_pid\_start@{data\_pid\_start}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{data\_pid\_start}{data\_pid\_start}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::data\+\_\+pid\+\_\+start}

Initial data PID This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad62b100151cd86adee3b44f58f48ef82}\label{group___s_t_m32_f4xx___h_a_l_gad62b100151cd86adee3b44f58f48ef82}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dev\_addr@{dev\_addr}}
\index{dev\_addr@{dev\_addr}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dev\_addr}{dev\_addr}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::dev\+\_\+addr}

USB device address. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 255 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaffcf1bd7ec3e647849d84b637fc374c4}\label{group___s_t_m32_f4xx___h_a_l_gaffcf1bd7ec3e647849d84b637fc374c4}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dev\_endpoints@{dev\_endpoints}}
\index{dev\_endpoints@{dev\_endpoints}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dev\_endpoints}{dev\_endpoints}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::dev\+\_\+endpoints}

Device Endpoints number. This parameter depends on the used USB core. ~\newline
 This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaef3776daff464433055fe0a796cb04db}\label{group___s_t_m32_f4xx___h_a_l_gaef3776daff464433055fe0a796cb04db}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dma\_addr@{dma\_addr}}
\index{dma\_addr@{dma\_addr}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dma\_addr}{dma\_addr}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::dma\+\_\+addr}

32 bits aligned transfer buffer address ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga480468d0d197c2799e5f46d64b322198}\label{group___s_t_m32_f4xx___h_a_l_ga480468d0d197c2799e5f46d64b322198}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dma\_addr@{dma\_addr}}
\index{dma\_addr@{dma\_addr}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dma\_addr}{dma\_addr}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::dma\+\_\+addr}

32 bits aligned transfer buffer address. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaa065da8261ff7e6196083e10460de9da}\label{group___s_t_m32_f4xx___h_a_l_gaa065da8261ff7e6196083e10460de9da}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!dma\_enable@{dma\_enable}}
\index{dma\_enable@{dma\_enable}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{dma\_enable}{dma\_enable}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::dma\+\_\+enable}

Enable or disable of the USB embedded DMA. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga58c1b611c1796886e349e2d2a6c34ab9}\label{group___s_t_m32_f4xx___h_a_l_ga58c1b611c1796886e349e2d2a6c34ab9}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!do\_ping@{do\_ping}}
\index{do\_ping@{do\_ping}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{do\_ping}{do\_ping}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::do\+\_\+ping}

Enable or disable the use of the PING protocol for HS mode. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga9b9e6bb934110c45cfc78ece87689622}\label{group___s_t_m32_f4xx___h_a_l_ga9b9e6bb934110c45cfc78ece87689622}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ep0\_mps@{ep0\_mps}}
\index{ep0\_mps@{ep0\_mps}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ep0\_mps}{ep0\_mps}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::ep0\+\_\+mps}

Set the Endpoint 0 Max Packet size. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___e_p0___m_p_s__}{USB\+\_\+\+EP0\+\_\+\+MPS\+\_\+}} ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga400862aac3b163fdf8b2be7dfd0ef07b}\label{group___s_t_m32_f4xx___h_a_l_ga400862aac3b163fdf8b2be7dfd0ef07b}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ep\_is\_in@{ep\_is\_in}}
\index{ep\_is\_in@{ep\_is\_in}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ep\_is\_in}{ep\_is\_in}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::ep\+\_\+is\+\_\+in}

Endpoint direction This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac901d73f05b6b1100178b033eadc01c7}\label{group___s_t_m32_f4xx___h_a_l_gac901d73f05b6b1100178b033eadc01c7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ep\_num@{ep\_num}}
\index{ep\_num@{ep\_num}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ep\_num}{ep\_num}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::ep\+\_\+num}

Endpoint number. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac60dadc3ed4433c60cfed4ebf0271909}\label{group___s_t_m32_f4xx___h_a_l_gac60dadc3ed4433c60cfed4ebf0271909}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ep\_type@{ep\_type}}
\index{ep\_type@{ep\_type}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ep\_type}{ep\_type}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::ep\+\_\+type}

Endpoint Type. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___e_p___type__}{USB\+\_\+\+EP\+\_\+\+Type\+\_\+}} ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga77eb7be503bb7c2904f749c2d5b2d39e}\label{group___s_t_m32_f4xx___h_a_l_ga77eb7be503bb7c2904f749c2d5b2d39e}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!ErrCnt@{ErrCnt}}
\index{ErrCnt@{ErrCnt}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{ErrCnt}{ErrCnt}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::\+Err\+Cnt}

Host channel error count. \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga4fdb797800139026b581f432969e8e0b}\label{group___s_t_m32_f4xx___h_a_l_ga4fdb797800139026b581f432969e8e0b}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!even\_odd\_frame@{even\_odd\_frame}}
\index{even\_odd\_frame@{even\_odd\_frame}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{even\_odd\_frame}{even\_odd\_frame}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::even\+\_\+odd\+\_\+frame}

IFrame parity This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga8fdd85c278d842ededc610fd9a0405b7}\label{group___s_t_m32_f4xx___h_a_l_ga8fdd85c278d842ededc610fd9a0405b7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!Host\_channels@{Host\_channels}}
\index{Host\_channels@{Host\_channels}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{Host\_channels}{Host\_channels}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::\+Host\+\_\+channels}

Host Channels number. This parameter Depends on the used USB core. ~\newline
 This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaa3749cfe5685c55f9a1113435d171a16}\label{group___s_t_m32_f4xx___h_a_l_gaa3749cfe5685c55f9a1113435d171a16}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!is\_in@{is\_in}}
\index{is\_in@{is\_in}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{is\_in}{is\_in}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::is\+\_\+in}

Endpoint direction This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga3b258b34263f352a3c7dd5dfee31f28f}\label{group___s_t_m32_f4xx___h_a_l_ga3b258b34263f352a3c7dd5dfee31f28f}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!is\_stall@{is\_stall}}
\index{is\_stall@{is\_stall}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{is\_stall}{is\_stall}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::is\+\_\+stall}

Endpoint stall condition This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga0d0d3c888b132c82e401bddcdf9ed868}\label{group___s_t_m32_f4xx___h_a_l_ga0d0d3c888b132c82e401bddcdf9ed868}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!low\_power\_enable@{low\_power\_enable}}
\index{low\_power\_enable@{low\_power\_enable}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{low\_power\_enable}{low\_power\_enable}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::low\+\_\+power\+\_\+enable}

Enable or disable the low power mode. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gad25b09805051f43deecdd4654f638acf}\label{group___s_t_m32_f4xx___h_a_l_gad25b09805051f43deecdd4654f638acf}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!max\_packet@{max\_packet}}
\index{max\_packet@{max\_packet}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{max\_packet}{max\_packet}}
{\footnotesize\ttfamily uint16\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::max\+\_\+packet}

Endpoint Max packet size. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 64KB ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga4b223d3e37dcd32887ac5ba9d5d071cc}\label{group___s_t_m32_f4xx___h_a_l_ga4b223d3e37dcd32887ac5ba9d5d071cc}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!maxpacket@{maxpacket}}
\index{maxpacket@{maxpacket}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{maxpacket}{maxpacket}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::maxpacket}

Endpoint Max packet size This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 64KB \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaff62dc6bdb5c950e67889243d03c8c98}\label{group___s_t_m32_f4xx___h_a_l_gaff62dc6bdb5c950e67889243d03c8c98}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!num@{num}}
\index{num@{num}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{num}{num}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::num}

Endpoint number This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga79cace8922079994b1f30daa1403e7df}\label{group___s_t_m32_f4xx___h_a_l_ga79cace8922079994b1f30daa1403e7df}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!phy\_itface@{phy\_itface}}
\index{phy\_itface@{phy\_itface}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{phy\_itface}{phy\_itface}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::phy\+\_\+itface}

Select the used PHY interface. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core___p_h_y__}{USB\+\_\+\+Core\+\_\+\+PHY\+\_\+}} ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga19a620a1136fce8e6c8c24f3d15b8476}\label{group___s_t_m32_f4xx___h_a_l_ga19a620a1136fce8e6c8c24f3d15b8476}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!process\_ping@{process\_ping}}
\index{process\_ping@{process\_ping}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{process\_ping}{process\_ping}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::process\+\_\+ping}

Execute the PING protocol for HS mode. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga4ef35a16d7d3ffb0e7ae3866e5039f08}\label{group___s_t_m32_f4xx___h_a_l_ga4ef35a16d7d3ffb0e7ae3866e5039f08}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!Sof\_enable@{Sof\_enable}}
\index{Sof\_enable@{Sof\_enable}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{Sof\_enable}{Sof\_enable}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::\+Sof\+\_\+enable}

Enable or disable the output of the SOF signal. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga0c9884b949313165dbc784c5c4a6013e}\label{group___s_t_m32_f4xx___h_a_l_ga0c9884b949313165dbc784c5c4a6013e}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!speed@{speed}}
\index{speed@{speed}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{speed}{speed}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::speed}

USB Core speed. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core___speed__}{USB\+\_\+\+Core\+\_\+\+Speed\+\_\+}} ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga4a290f039dcae10692e3f8797d127900}\label{group___s_t_m32_f4xx___h_a_l_ga4a290f039dcae10692e3f8797d127900}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!speed@{speed}}
\index{speed@{speed}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{speed}{speed}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::speed}

USB Host speed. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core___speed__}{USB\+\_\+\+Core\+\_\+\+Speed\+\_\+}} ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga01f17bc36ae0158f19dba03b98e9080a}\label{group___s_t_m32_f4xx___h_a_l_ga01f17bc36ae0158f19dba03b98e9080a}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!state@{state}}
\index{state@{state}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{state}{state}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___u_s_b___core_ga8fa88c2e8e5fe41147028ba11af65294}{USB\+\_\+\+OTG\+\_\+\+HCState\+Type\+Def}} USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::state}

Host Channel state. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core_ga8fa88c2e8e5fe41147028ba11af65294}{USB\+\_\+\+OTG\+\_\+\+HCState\+Type\+Def}} ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga4a69f186f9f1b368be505d990218f076}\label{group___s_t_m32_f4xx___h_a_l_ga4a69f186f9f1b368be505d990218f076}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!toggle\_in@{toggle\_in}}
\index{toggle\_in@{toggle\_in}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{toggle\_in}{toggle\_in}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::toggle\+\_\+in}

IN transfer current toggle flag. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga1df3a1e60a2c7ca4fbee4e54ec927ceb}\label{group___s_t_m32_f4xx___h_a_l_ga1df3a1e60a2c7ca4fbee4e54ec927ceb}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!toggle\_out@{toggle\_out}}
\index{toggle\_out@{toggle\_out}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{toggle\_out}{toggle\_out}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::toggle\+\_\+out}

OUT transfer current toggle flag This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 1 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga4736fe22570448f51939da9302679866}\label{group___s_t_m32_f4xx___h_a_l_ga4736fe22570448f51939da9302679866}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!tx\_fifo\_num@{tx\_fifo\_num}}
\index{tx\_fifo\_num@{tx\_fifo\_num}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{tx\_fifo\_num}{tx\_fifo\_num}}
{\footnotesize\ttfamily uint16\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::tx\+\_\+fifo\+\_\+num}

Transmission FIFO number This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 15 ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gab7ebaeccf2af0c8cfad3e1cf52320bb7}\label{group___s_t_m32_f4xx___h_a_l_gab7ebaeccf2af0c8cfad3e1cf52320bb7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!type@{type}}
\index{type@{type}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{type}{type}}
{\footnotesize\ttfamily uint8\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::type}

Endpoint type This parameter can be any value of \mbox{\hyperlink{group___u_s_b___e_p___type__}{USB\+\_\+\+EP\+\_\+\+Type\+\_\+}} ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gae2b34b74782a3dc6b09441b1b297f6f7}\label{group___s_t_m32_f4xx___h_a_l_gae2b34b74782a3dc6b09441b1b297f6f7}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!urb\_state@{urb\_state}}
\index{urb\_state@{urb\_state}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{urb\_state}{urb\_state}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___u_s_b___core_ga04b2bca306495588fec3a5245daa5221}{USB\+\_\+\+OTG\+\_\+\+URBState\+Type\+Def}} USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::urb\+\_\+state}

URB state. This parameter can be any value of \mbox{\hyperlink{group___u_s_b___core_ga04b2bca306495588fec3a5245daa5221}{USB\+\_\+\+OTG\+\_\+\+URBState\+Type\+Def}} \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gac7ac7e018680c93554ed8291ca425bae}\label{group___s_t_m32_f4xx___h_a_l_gac7ac7e018680c93554ed8291ca425bae}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!use\_dedicated\_ep1@{use\_dedicated\_ep1}}
\index{use\_dedicated\_ep1@{use\_dedicated\_ep1}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{use\_dedicated\_ep1}{use\_dedicated\_ep1}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::use\+\_\+dedicated\+\_\+ep1}

Enable or disable the use of the dedicated EP1 interrupt. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga375fb499cbdce40009f4914a673a5d75}\label{group___s_t_m32_f4xx___h_a_l_ga375fb499cbdce40009f4914a673a5d75}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!use\_external\_vbus@{use\_external\_vbus}}
\index{use\_external\_vbus@{use\_external\_vbus}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{use\_external\_vbus}{use\_external\_vbus}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::use\+\_\+external\+\_\+vbus}

Enable or disable the use of the external VBUS. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga759b918608cd99f5721833495f199093}\label{group___s_t_m32_f4xx___h_a_l_ga759b918608cd99f5721833495f199093}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!vbus\_sensing\_enable@{vbus\_sensing\_enable}}
\index{vbus\_sensing\_enable@{vbus\_sensing\_enable}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{vbus\_sensing\_enable}{vbus\_sensing\_enable}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def\+::vbus\+\_\+sensing\+\_\+enable}

Enable or disable the VBUS Sensing feature. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga73b9caef8fc49fe79d7cc95a36caf315}\label{group___s_t_m32_f4xx___h_a_l_ga73b9caef8fc49fe79d7cc95a36caf315}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_buff@{xfer\_buff}}
\index{xfer\_buff@{xfer\_buff}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_buff}{xfer\_buff}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::xfer\+\_\+buff}

Pointer to transfer buffer ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga93c486d6d3e53aade1048f62b2235f3d}\label{group___s_t_m32_f4xx___h_a_l_ga93c486d6d3e53aade1048f62b2235f3d}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_buff@{xfer\_buff}}
\index{xfer\_buff@{xfer\_buff}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_buff}{xfer\_buff}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::xfer\+\_\+buff}

Pointer to transfer buffer. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaee9a43c5c3eee26d0db5f307189df505}\label{group___s_t_m32_f4xx___h_a_l_gaee9a43c5c3eee26d0db5f307189df505}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_count@{xfer\_count}}
\index{xfer\_count@{xfer\_count}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_count}{xfer\_count}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::xfer\+\_\+count}

Partial transfer length in case of multi packet transfer ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga3a9b10e9867e728870f2bfa449abd631}\label{group___s_t_m32_f4xx___h_a_l_ga3a9b10e9867e728870f2bfa449abd631}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_count@{xfer\_count}}
\index{xfer\_count@{xfer\_count}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_count}{xfer\_count}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::xfer\+\_\+count}

Partial transfer length in case of multi packet transfer. ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_gaf9ac01c00f4f6709f00bbd442fc93e4d}\label{group___s_t_m32_f4xx___h_a_l_gaf9ac01c00f4f6709f00bbd442fc93e4d}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_len@{xfer\_len}}
\index{xfer\_len@{xfer\_len}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_len}{xfer\_len}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+EPType\+Def\+::xfer\+\_\+len}

Current transfer length ~\newline
 \mbox{\Hypertarget{group___s_t_m32_f4xx___h_a_l_ga3c23a9fccbe7f65edaf9f6ecac708717}\label{group___s_t_m32_f4xx___h_a_l_ga3c23a9fccbe7f65edaf9f6ecac708717}} 
\index{STM32F4xx\_HAL@{STM32F4xx\_HAL}!xfer\_len@{xfer\_len}}
\index{xfer\_len@{xfer\_len}!STM32F4xx\_HAL@{STM32F4xx\_HAL}}
\doxysubsubsection{\texorpdfstring{xfer\_len}{xfer\_len}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t USB\+\_\+\+OTG\+\_\+\+HCType\+Def\+::xfer\+\_\+len}

Current transfer length. ~\newline
 