

================================================================
== Vivado HLS Report for 'packetMask'
================================================================
* Date:           Fri Jun 30 19:11:14 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        packetMask
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      0.00|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_5 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetIn_V_data_V), !map !51

ST_1: StgValue_6 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetIn_V_last_V), !map !55

ST_1: StgValue_7 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_keep_V), !map !59

ST_1: StgValue_8 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_data_V), !map !63

ST_1: StgValue_9 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !67

ST_1: StgValue_10 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_keep_V), !map !71

ST_1: StgValue_11 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %id_V), !map !75

ST_1: StgValue_12 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @packetMask_str) nounwind

ST_1: StgValue_13 (16)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:29
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_14 (17)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:29
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %id_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_15 (18)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:29
:10  call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_16 (19)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:29
:11  call void (...)* @_ssdm_op_SpecInterface(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (20)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:35
:12  br label %1


 <State 2>: 0.00ns
ST_2: empty (22)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:0  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V)


 <State 3>: 0.00ns
ST_3: empty (22)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:0  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V)

ST_3: tmp_data_V_2 (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:1  %tmp_data_V_2 = extractvalue { i64, i1, i8 } %empty, 0

ST_3: tmp_last_V (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:2  %tmp_last_V = extractvalue { i64, i1, i8 } %empty, 1

ST_3: tmp (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:3  %tmp = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 24, i32 31)

ST_3: tmp_1 (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:39
:4  %tmp_1 = trunc i64 %tmp_data_V_2 to i8

ST_3: r_V (27)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:50
:5  %r_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i16.i8(i8 %tmp, i16 0, i8 %tmp_1)

ST_3: tmp_data_V_1 (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:50
:6  %tmp_data_V_1 = zext i32 %r_V to i64

ST_3: StgValue_26 (29)  [2/2] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:55
:7  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_1, i1 %tmp_last_V, i8 undef)


 <State 4>: 0.00ns
ST_4: StgValue_27 (29)  [1/2] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:55
:7  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V_1, i1 %tmp_last_V, i8 undef)

ST_4: StgValue_28 (30)  [1/1] 0.00ns  loc: ../hlsSources/srcs/packetMask.cpp:57
:8  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ packetIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ packetOut_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ id_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5   (specbitsmap   ) [ 00000]
StgValue_6   (specbitsmap   ) [ 00000]
StgValue_7   (specbitsmap   ) [ 00000]
StgValue_8   (specbitsmap   ) [ 00000]
StgValue_9   (specbitsmap   ) [ 00000]
StgValue_10  (specbitsmap   ) [ 00000]
StgValue_11  (specbitsmap   ) [ 00000]
StgValue_12  (spectopmodule ) [ 00000]
StgValue_13  (specinterface ) [ 00000]
StgValue_14  (specinterface ) [ 00000]
StgValue_15  (specinterface ) [ 00000]
StgValue_16  (specinterface ) [ 00000]
StgValue_17  (br            ) [ 00000]
empty        (read          ) [ 00000]
tmp_data_V_2 (extractvalue  ) [ 00000]
tmp_last_V   (extractvalue  ) [ 00001]
tmp          (partselect    ) [ 00000]
tmp_1        (trunc         ) [ 00000]
r_V          (bitconcatenate) [ 00000]
tmp_data_V_1 (zext          ) [ 00001]
StgValue_27  (write         ) [ 00000]
StgValue_28  (br            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="packetIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="packetIn_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="packetIn_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="packetOut_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="packetOut_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="packetOut_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetOut_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="packetMask_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i1P.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="73" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="0" index="3" bw="8" slack="0"/>
<pin id="57" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="0" index="3" bw="8" slack="0"/>
<pin id="67" dir="0" index="4" bw="32" slack="0"/>
<pin id="68" dir="0" index="5" bw="1" slack="0"/>
<pin id="69" dir="0" index="6" bw="1" slack="0"/>
<pin id="70" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_data_V_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="73" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_last_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="73" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="0" index="3" bw="6" slack="0"/>
<pin id="90" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="r_V_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="0" index="3" bw="8" slack="0"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_data_V_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="tmp_last_V_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp_data_V_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="71"><net_src comp="48" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="79"><net_src comp="52" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="52" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="62" pin=5"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="76" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="98"><net_src comp="76" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="85" pin="4"/><net_sink comp="99" pin=1"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="99" pin=3"/></net>

<net id="112"><net_src comp="99" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="117"><net_src comp="80" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="62" pin=5"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="62" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packetOut_V_data_V | {4 }
	Port: packetOut_V_last_V | {4 }
	Port: packetOut_V_keep_V | {4 }
 - Input state : 
	Port: packetMask : packetIn_V_data_V | {2 }
	Port: packetMask : packetIn_V_last_V | {2 }
	Port: packetMask : packetIn_V_keep_V | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp : 1
		tmp_1 : 1
		r_V : 2
		tmp_data_V_1 : 3
		StgValue_26 : 4
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|
| Operation|   Functional Unit   |
|----------|---------------------|
|   read   |    grp_read_fu_52   |
|----------|---------------------|
|   write  |   grp_write_fu_62   |
|----------|---------------------|
|extractvalue|  tmp_data_V_2_fu_76 |
|          |   tmp_last_V_fu_80  |
|----------|---------------------|
|partselect|      tmp_fu_85      |
|----------|---------------------|
|   trunc  |     tmp_1_fu_95     |
|----------|---------------------|
|bitconcatenate|      r_V_fu_99      |
|----------|---------------------|
|   zext   | tmp_data_V_1_fu_109 |
|----------|---------------------|
|   Total  |                     |
|----------|---------------------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|tmp_data_V_1_reg_119|   64   |
| tmp_last_V_reg_114 |    1   |
+--------------------+--------+
|        Total       |   65   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_62 |  p4  |   2  |  32  |   64   ||    32   |
| grp_write_fu_62 |  p5  |   2  |   1  |    2   ||    1    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   66   ||  1.784  ||    33   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   33   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   65   |   33   |
+-----------+--------+--------+--------+
