###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       629704   # Number of WRITE/WRITEP commands
num_reads_done                 =       983875   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       820974   # Number of read row buffer hits
num_read_cmds                  =       983874   # Number of READ/READP commands
num_writes_done                =       629758   # Number of read requests issued
num_write_row_hits             =       524151   # Number of write row buffer hits
num_act_cmds                   =       270662   # Number of ACT commands
num_pre_cmds                   =       270633   # Number of PRE commands
num_ondemand_pres              =       245200   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9593124   # Cyles of rank active rank.0
rank_active_cycles.1           =      9408820   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       406876   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       591180   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1539483   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18622   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5114   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6501   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9877   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6256   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          977   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          947   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          829   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          889   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24190   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          291   # Write cmd latency (cycles)
write_latency[20-39]           =         3606   # Write cmd latency (cycles)
write_latency[40-59]           =         4778   # Write cmd latency (cycles)
write_latency[60-79]           =         8083   # Write cmd latency (cycles)
write_latency[80-99]           =        11498   # Write cmd latency (cycles)
write_latency[100-119]         =        15150   # Write cmd latency (cycles)
write_latency[120-139]         =        18639   # Write cmd latency (cycles)
write_latency[140-159]         =        22388   # Write cmd latency (cycles)
write_latency[160-179]         =        25567   # Write cmd latency (cycles)
write_latency[180-199]         =        28151   # Write cmd latency (cycles)
write_latency[200-]            =       491553   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       272848   # Read request latency (cycles)
read_latency[40-59]            =       108902   # Read request latency (cycles)
read_latency[60-79]            =        94410   # Read request latency (cycles)
read_latency[80-99]            =        50784   # Read request latency (cycles)
read_latency[100-119]          =        40248   # Read request latency (cycles)
read_latency[120-139]          =        33571   # Read request latency (cycles)
read_latency[140-159]          =        27533   # Read request latency (cycles)
read_latency[160-179]          =        23886   # Read request latency (cycles)
read_latency[180-199]          =        20847   # Read request latency (cycles)
read_latency[200-]             =       310839   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.14348e+09   # Write energy
read_energy                    =  3.96698e+09   # Read energy
act_energy                     =  7.40531e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.953e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.83766e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98611e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8711e+09   # Active standby energy rank.1
average_read_latency           =      228.803   # Average read request latency (cycles)
average_interarrival           =      6.19698   # Average request interarrival latency (cycles)
total_energy                   =  2.08919e+10   # Total energy (pJ)
average_power                  =      2089.19   # Average power (mW)
average_bandwidth              =      13.7697   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       632423   # Number of WRITE/WRITEP commands
num_reads_done                 =       983788   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       808116   # Number of read row buffer hits
num_read_cmds                  =       983786   # Number of READ/READP commands
num_writes_done                =       632447   # Number of read requests issued
num_write_row_hits             =       512877   # Number of write row buffer hits
num_act_cmds                   =       297222   # Number of ACT commands
num_pre_cmds                   =       297194   # Number of PRE commands
num_ondemand_pres              =       272047   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9524889   # Cyles of rank active rank.0
rank_active_cycles.1           =      9500396   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       475111   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       499604   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1541311   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19517   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4909   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6541   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10061   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6077   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1008   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          933   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          832   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          887   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24176   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          328   # Write cmd latency (cycles)
write_latency[20-39]           =         2833   # Write cmd latency (cycles)
write_latency[40-59]           =         4144   # Write cmd latency (cycles)
write_latency[60-79]           =         7462   # Write cmd latency (cycles)
write_latency[80-99]           =        11759   # Write cmd latency (cycles)
write_latency[100-119]         =        16162   # Write cmd latency (cycles)
write_latency[120-139]         =        21725   # Write cmd latency (cycles)
write_latency[140-159]         =        26461   # Write cmd latency (cycles)
write_latency[160-179]         =        30483   # Write cmd latency (cycles)
write_latency[180-199]         =        32984   # Write cmd latency (cycles)
write_latency[200-]            =       478082   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       267608   # Read request latency (cycles)
read_latency[40-59]            =       111668   # Read request latency (cycles)
read_latency[60-79]            =       104905   # Read request latency (cycles)
read_latency[80-99]            =        53808   # Read request latency (cycles)
read_latency[100-119]          =        41476   # Read request latency (cycles)
read_latency[120-139]          =        35061   # Read request latency (cycles)
read_latency[140-159]          =        28357   # Read request latency (cycles)
read_latency[160-179]          =        24424   # Read request latency (cycles)
read_latency[180-199]          =        21328   # Read request latency (cycles)
read_latency[200-]             =       295149   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.15706e+09   # Write energy
read_energy                    =  3.96663e+09   # Read energy
act_energy                     =  8.13199e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.28053e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.3981e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94353e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92825e+09   # Active standby energy rank.1
average_read_latency           =      211.033   # Average read request latency (cycles)
average_interarrival           =      6.18714   # Average request interarrival latency (cycles)
total_energy                   =  2.09812e+10   # Total energy (pJ)
average_power                  =      2098.12   # Average power (mW)
average_bandwidth              =      13.7919   # Average bandwidth
