Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Dec 15 01:15:08 2025
| Host         : panda running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/mariana/Desktop/F/SOC_GR0040_REFACTOR/timing_report.txt
| Design       : SoC
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.412        0.000                      0                  418        0.154        0.000                      0                  418        8.750        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.412        0.000                      0                  418        0.154        0.000                      0                  418        8.750        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.048ns  (logic 5.161ns (39.553%)  route 7.887ns (60.447%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.817    18.429    datapath/alu_n_59
    SLICE_X33Y37         FDRE                                         r  datapath/_pc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.499    24.892    datapath/i_clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  datapath/_pc_reg[12]/C
                         clock pessimism              0.391    25.283    
                         clock uncertainty           -0.035    25.247    
    SLICE_X33Y37         FDRE (Setup_fdre_C_CE)      -0.407    24.840    datapath/_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         24.840    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.048ns  (logic 5.161ns (39.553%)  route 7.887ns (60.447%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.817    18.429    datapath/alu_n_59
    SLICE_X33Y37         FDRE                                         r  datapath/_pc_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.499    24.892    datapath/i_clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  datapath/_pc_reg[13]/C
                         clock pessimism              0.391    25.283    
                         clock uncertainty           -0.035    25.247    
    SLICE_X33Y37         FDRE (Setup_fdre_C_CE)      -0.407    24.840    datapath/_pc_reg[13]
  -------------------------------------------------------------------
                         required time                         24.840    
                         arrival time                         -18.429    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.010ns  (logic 5.161ns (39.669%)  route 7.849ns (60.331%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.890 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.779    18.390    datapath/alu_n_59
    SLICE_X32Y35         FDRE                                         r  datapath/_pc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.498    24.891    datapath/i_clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  datapath/_pc_reg[10]/C
                         clock pessimism              0.391    25.282    
                         clock uncertainty           -0.035    25.246    
    SLICE_X32Y35         FDRE (Setup_fdre_C_CE)      -0.371    24.875    datapath/_pc_reg[10]
  -------------------------------------------------------------------
                         required time                         24.875    
                         arrival time                         -18.390    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.003ns  (logic 5.161ns (39.691%)  route 7.842ns (60.309%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.772    18.383    datapath/alu_n_59
    SLICE_X32Y32         FDRE                                         r  datapath/_pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.495    24.888    datapath/i_clk_IBUF_BUFG
    SLICE_X32Y32         FDRE                                         r  datapath/_pc_reg[4]/C
                         clock pessimism              0.391    25.279    
                         clock uncertainty           -0.035    25.243    
    SLICE_X32Y32         FDRE (Setup_fdre_C_CE)      -0.371    24.872    datapath/_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         24.872    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.022ns  (logic 5.161ns (39.632%)  route 7.861ns (60.368%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.791    18.403    datapath/alu_n_59
    SLICE_X34Y37         FDRE                                         r  datapath/_pc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.499    24.892    datapath/i_clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  datapath/_pc_reg[14]/C
                         clock pessimism              0.425    25.317    
                         clock uncertainty           -0.035    25.281    
    SLICE_X34Y37         FDRE (Setup_fdre_C_CE)      -0.371    24.910    datapath/_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                         -18.403    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.022ns  (logic 5.161ns (39.632%)  route 7.861ns (60.368%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.791    18.403    datapath/alu_n_59
    SLICE_X34Y37         FDRE                                         r  datapath/_pc_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.499    24.892    datapath/i_clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  datapath/_pc_reg[15]/C
                         clock pessimism              0.425    25.317    
                         clock uncertainty           -0.035    25.281    
    SLICE_X34Y37         FDRE (Setup_fdre_C_CE)      -0.371    24.910    datapath/_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                         -18.403    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.882ns  (logic 5.161ns (40.063%)  route 7.721ns (59.937%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.651    18.262    datapath/alu_n_59
    SLICE_X32Y34         FDRE                                         r  datapath/_pc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497    24.890    datapath/i_clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  datapath/_pc_reg[11]/C
                         clock pessimism              0.391    25.281    
                         clock uncertainty           -0.035    25.245    
    SLICE_X32Y34         FDRE (Setup_fdre_C_CE)      -0.371    24.874    datapath/_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         24.874    
                         arrival time                         -18.262    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.882ns  (logic 5.161ns (40.063%)  route 7.721ns (59.937%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.651    18.262    datapath/alu_n_59
    SLICE_X32Y34         FDRE                                         r  datapath/_pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497    24.890    datapath/i_clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  datapath/_pc_reg[8]/C
                         clock pessimism              0.391    25.281    
                         clock uncertainty           -0.035    25.245    
    SLICE_X32Y34         FDRE (Setup_fdre_C_CE)      -0.371    24.874    datapath/_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         24.874    
                         arrival time                         -18.262    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.882ns  (logic 5.161ns (40.063%)  route 7.721ns (59.937%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.651    18.262    datapath/alu_n_59
    SLICE_X32Y34         FDRE                                         r  datapath/_pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497    24.890    datapath/i_clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  datapath/_pc_reg[9]/C
                         clock pessimism              0.391    25.281    
                         clock uncertainty           -0.035    25.245    
    SLICE_X32Y34         FDRE (Setup_fdre_C_CE)      -0.371    24.874    datapath/_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         24.874    
                         arrival time                         -18.262    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/_pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.865ns  (logic 5.161ns (40.117%)  route 7.704ns (59.883%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 24.888 - 20.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.711     5.380    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.834 r  <hidden>
                         net (fo=32, routed)          2.309    10.143    datapath/_insn[14]
    SLICE_X35Y38                                                      r  datapath/regfile_i_17/I1
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  datapath/regfile_i_17/O
                         net (fo=16, routed)          1.105    11.373    <hidden>
    SLICE_X34Y34                                                      r  <hidden>
    SLICE_X34Y34         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    11.523 r  <hidden>
                         net (fo=7, routed)           1.021    12.544    datapath/alu/arithmetic_unit/dpo[4]
    SLICE_X39Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/I2
    SLICE_X39Y35         LUT3 (Prop_lut3_I2_O)        0.354    12.898 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_17/O
                         net (fo=1, routed)           0.458    13.356    datapath/alu/arithmetic_unit/i___1_carry__0_i_17_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/I2
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.326    13.682 r  datapath/alu/arithmetic_unit/i___1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.682    datapath/alu/arithmetic_unit/i___1_carry__0_i_8_n_0
    SLICE_X37Y35                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/S[0]
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.214    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__0_n_0
    SLICE_X37Y36                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CI
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.328 r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.328    datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__1_n_0
    SLICE_X37Y37                                                      r  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/CI
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.657 f  datapath/alu/arithmetic_unit/_inferred__1/i___1_carry__2/O[3]
                         net (fo=11, routed)          1.019    15.676    datapath/alu/arithmetic_unit/i___1_carry__2_i_8_0[0]
    SLICE_X41Y36                                                      f  datapath/alu/arithmetic_unit/ramh_i_27/I0
    SLICE_X41Y36         LUT4 (Prop_lut4_I0_O)        0.334    16.010 r  datapath/alu/arithmetic_unit/ramh_i_27/O
                         net (fo=2, routed)           0.314    16.325    datapath/alu/arithmetic_unit/ramh_i_27_n_0
    SLICE_X40Y38                                                      r  datapath/alu/arithmetic_unit/ramh_i_2/I5
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.326    16.651 r  datapath/alu/arithmetic_unit/ramh_i_2/O
                         net (fo=5, routed)           0.843    17.493    datapath/alu/arithmetic_unit/o_io_reg_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/_pc[15]_i_1/I0
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.118    17.611 r  datapath/alu/arithmetic_unit/_pc[15]_i_1/O
                         net (fo=16, routed)          0.634    18.245    datapath/alu_n_59
    SLICE_X35Y32         FDRE                                         r  datapath/_pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    K17                                               0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.495    24.888    datapath/i_clk_IBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  datapath/_pc_reg[1]/C
                         clock pessimism              0.425    25.313    
                         clock uncertainty           -0.035    25.277    
    SLICE_X35Y32         FDRE (Setup_fdre_C_CE)      -0.407    24.870    datapath/_pc_reg[1]
  -------------------------------------------------------------------
                         required time                         24.870    
                         arrival time                         -18.245    
  -------------------------------------------------------------------
                         slack                                  6.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/timer/_cnt_init_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.502    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X42Y34         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  datapath/timer/_cnt_init_reg_reg[5]/Q
                         net (fo=1, routed)           0.050     1.716    datapath/timer/_cnt_init_reg[5]
    SLICE_X43Y34                                                      r  datapath/timer/_cnt[5]_i_1/I0
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.761 r  datapath/timer/_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.761    datapath/timer/_cnt[5]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  datapath/timer/_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.857     2.016    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  datapath/timer/_cnt_reg[5]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.092     1.607    datapath/timer/_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/timer/_cnt_init_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.502    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X42Y34         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  datapath/timer/_cnt_init_reg_reg[7]/Q
                         net (fo=1, routed)           0.082     1.748    datapath/timer/_cnt_init_reg[7]
    SLICE_X43Y34                                                      r  datapath/timer/_cnt[7]_i_1/I0
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  datapath/timer/_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.793    datapath/timer/_cnt[7]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  datapath/timer/_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.857     2.016    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  datapath/timer/_cnt_reg[7]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.092     1.607    datapath/timer/_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 datapath/timer/_cnt_init_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.502    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X42Y36         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  datapath/timer/_cnt_init_reg_reg[15]/Q
                         net (fo=1, routed)           0.082     1.748    datapath/timer/_cnt_init_reg[15]
    SLICE_X43Y36                                                      r  datapath/timer/_cnt[15]_i_2/I0
    SLICE_X43Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  datapath/timer/_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     1.793    datapath/timer/_cnt[15]_i_2_n_0
    SLICE_X43Y36         FDRE                                         r  datapath/timer/_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     2.017    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  datapath/timer/_cnt_reg[15]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.092     1.607    datapath/timer/_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 datapath/timer/_cnt_init_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.502    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X42Y36         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  datapath/timer/_cnt_init_reg_reg[11]/Q
                         net (fo=1, routed)           0.082     1.748    datapath/timer/_cnt_init_reg[11]
    SLICE_X43Y36                                                      r  datapath/timer/_cnt[11]_i_1/I0
    SLICE_X43Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  datapath/timer/_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.793    datapath/timer/_cnt[11]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  datapath/timer/_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     2.017    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  datapath/timer/_cnt_reg[11]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.091     1.606    datapath/timer/_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 datapath/timer/_cnt_init_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.992%)  route 0.109ns (37.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.589     1.501    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  datapath/timer/_cnt_init_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  datapath/timer/_cnt_init_reg_reg[0]/Q
                         net (fo=2, routed)           0.109     1.751    datapath/timer/_cnt_init_reg[0]
    SLICE_X43Y33                                                      r  datapath/timer/_cnt[0]_i_1/I0
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.045     1.796 r  datapath/timer/_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    datapath/timer/_cnt[0]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.856     2.015    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[0]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092     1.607    datapath/timer/_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.393ns (69.615%)  route 0.172ns (30.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.561     1.473    <hidden>
    SLICE_X34Y35         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     1.866 r  <hidden>
                         net (fo=5, routed)           0.172     2.038    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.027    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.500     1.527    
    RAMB18_X2Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.823    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 controlunit/o_io_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_init_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.218%)  route 0.157ns (45.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.587     1.499    controlunit/i_clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  controlunit/o_io_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  controlunit/o_io_reg/Q
                         net (fo=16, routed)          0.157     1.797    datapath/timer/_io
    SLICE_X41Y33                                                      r  datapath/timer/_cnt_init_reg[2]_i_1/I0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  datapath/timer/_cnt_init_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    datapath/timer/_cnt_init_reg[2]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  datapath/timer/_cnt_init_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.856     2.015    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  datapath/timer/_cnt_init_reg_reg[2]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092     1.627    datapath/timer/_cnt_init_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.388ns (68.108%)  route 0.182ns (31.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.561     1.473    <hidden>
    SLICE_X34Y34         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.861 r  <hidden>
                         net (fo=5, routed)           0.182     2.043    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.027    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.500     1.527    
    RAMB18_X2Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.296     1.823    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.393ns (67.710%)  route 0.187ns (32.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.561     1.473    <hidden>
    SLICE_X34Y34         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     1.866 r  <hidden>
                         net (fo=6, routed)           0.187     2.054    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.027    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.500     1.527    
    RAMB18_X2Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.823    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 datapath/timer/_cnt_init_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.590     1.502    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X42Y36         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  datapath/timer/_cnt_init_reg_reg[13]/Q
                         net (fo=1, routed)           0.135     1.801    datapath/timer/_cnt_init_reg[13]
    SLICE_X43Y36                                                      r  datapath/timer/_cnt[13]_i_1/I0
    SLICE_X43Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.846 r  datapath/timer/_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     1.846    datapath/timer/_cnt[13]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  datapath/timer/_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     2.017    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  datapath/timer/_cnt_reg[13]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.092     1.607    datapath/timer/_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y13    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y13    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y39    controlunit/_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y39    controlunit/_ccc_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y37    controlunit/_ccn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y39    controlunit/_ccv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y37    controlunit/_ccz_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y36    <hidden>



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.427ns  (logic 2.847ns (33.784%)  route 5.580ns (66.216%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.213     3.742    datapath/i_rst_IBUF
    SLICE_X38Y38                                                      f  datapath/_pcincd_carry_i_4/I2
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  datapath/_pcincd_carry_i_4/O
                         net (fo=15, routed)          1.480     5.346    datapath/_br
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry_i_3/I2
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.470 r  datapath/_pcincd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    datapath/_pcincd_carry_i_3_n_0
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry/S[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  datapath/_pcincd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/_pcincd_carry_n_0
    SLICE_X33Y33                                                      r  datapath/_pcincd_carry__0/CI
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 r  datapath/_pcincd_carry__0/O[0]
                         net (fo=2, routed)           1.111     7.353    datapath/alu/arithmetic_unit/_pcincd[4]
    SLICE_X34Y31                                                      r  datapath/alu/arithmetic_unit/ramh_i_8/I0
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.299     7.652 r  datapath/alu/arithmetic_unit/ramh_i_8/O
                         net (fo=2, routed)           0.775     8.427    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.931    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.427ns  (logic 2.847ns (33.784%)  route 5.580ns (66.216%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.213     3.742    datapath/i_rst_IBUF
    SLICE_X38Y38                                                      f  datapath/_pcincd_carry_i_4/I2
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  datapath/_pcincd_carry_i_4/O
                         net (fo=15, routed)          1.480     5.346    datapath/_br
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry_i_3/I2
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.470 r  datapath/_pcincd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    datapath/_pcincd_carry_i_3_n_0
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry/S[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  datapath/_pcincd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/_pcincd_carry_n_0
    SLICE_X33Y33                                                      r  datapath/_pcincd_carry__0/CI
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 r  datapath/_pcincd_carry__0/O[0]
                         net (fo=2, routed)           1.111     7.353    datapath/alu/arithmetic_unit/_pcincd[4]
    SLICE_X34Y31                                                      r  datapath/alu/arithmetic_unit/ramh_i_8/I0
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.299     7.652 r  datapath/alu/arithmetic_unit/ramh_i_8/O
                         net (fo=2, routed)           0.775     8.427    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.931    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.367ns  (logic 2.961ns (35.393%)  route 5.405ns (64.607%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.213     3.742    datapath/i_rst_IBUF
    SLICE_X38Y38                                                      f  datapath/_pcincd_carry_i_4/I2
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  datapath/_pcincd_carry_i_4/O
                         net (fo=15, routed)          1.480     5.346    datapath/_br
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry_i_3/I2
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.470 r  datapath/_pcincd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    datapath/_pcincd_carry_i_3_n_0
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry/S[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  datapath/_pcincd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/_pcincd_carry_n_0
    SLICE_X33Y33                                                      r  datapath/_pcincd_carry__0/CI
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  datapath/_pcincd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.134    datapath/_pcincd_carry__0_n_0
    SLICE_X33Y34                                                      r  datapath/_pcincd_carry__1/CI
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.356 r  datapath/_pcincd_carry__1/O[0]
                         net (fo=2, routed)           0.986     7.342    datapath/alu/arithmetic_unit/_pcincd[8]
    SLICE_X35Y31                                                      r  datapath/alu/arithmetic_unit/ramh_i_4/I0
    SLICE_X35Y31         LUT4 (Prop_lut4_I0_O)        0.299     7.641 r  datapath/alu/arithmetic_unit/ramh_i_4/O
                         net (fo=2, routed)           0.725     8.367    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.931    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.367ns  (logic 2.961ns (35.393%)  route 5.405ns (64.607%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.213     3.742    datapath/i_rst_IBUF
    SLICE_X38Y38                                                      f  datapath/_pcincd_carry_i_4/I2
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  datapath/_pcincd_carry_i_4/O
                         net (fo=15, routed)          1.480     5.346    datapath/_br
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry_i_3/I2
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.470 r  datapath/_pcincd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    datapath/_pcincd_carry_i_3_n_0
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry/S[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  datapath/_pcincd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/_pcincd_carry_n_0
    SLICE_X33Y33                                                      r  datapath/_pcincd_carry__0/CI
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  datapath/_pcincd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.134    datapath/_pcincd_carry__0_n_0
    SLICE_X33Y34                                                      r  datapath/_pcincd_carry__1/CI
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.356 r  datapath/_pcincd_carry__1/O[0]
                         net (fo=2, routed)           0.986     7.342    datapath/alu/arithmetic_unit/_pcincd[8]
    SLICE_X35Y31                                                      r  datapath/alu/arithmetic_unit/ramh_i_4/I0
    SLICE_X35Y31         LUT4 (Prop_lut4_I0_O)        0.299     7.641 r  datapath/alu/arithmetic_unit/ramh_i_4/O
                         net (fo=2, routed)           0.725     8.367    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.931    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.251ns  (logic 2.052ns (24.871%)  route 6.199ns (75.129%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.499     4.027    datapath/i_rst_IBUF
    SLICE_X40Y37                                                      f  datapath/regfile_i_94/I5
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.151 r  datapath/regfile_i_94/O
                         net (fo=4, routed)           0.519     4.670    datapath/regfile_i_94_n_0
    SLICE_X40Y36                                                      r  datapath/regfile_i_65/I5
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.794 r  datapath/regfile_i_65/O
                         net (fo=8, routed)           1.573     6.366    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/regfile_i_52/I0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.490 r  datapath/alu/arithmetic_unit/regfile_i_52/O
                         net (fo=1, routed)           1.037     7.528    datapath/alu/arithmetic_unit/regfile_i_52_n_0
    SLICE_X35Y34                                                      r  datapath/alu/arithmetic_unit/regfile_i_11/I0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.680 r  datapath/alu/arithmetic_unit/regfile_i_11/O
                         net (fo=2, routed)           0.572     8.251    <hidden>
    SLICE_X34Y34         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497     4.890    <hidden>
    SLICE_X34Y34         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.106ns  (logic 2.963ns (36.555%)  route 5.143ns (63.445%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.213     3.742    datapath/i_rst_IBUF
    SLICE_X38Y38                                                      f  datapath/_pcincd_carry_i_4/I2
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  datapath/_pcincd_carry_i_4/O
                         net (fo=15, routed)          1.480     5.346    datapath/_br
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry_i_3/I2
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.470 r  datapath/_pcincd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    datapath/_pcincd_carry_i_3_n_0
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry/S[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  datapath/_pcincd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/_pcincd_carry_n_0
    SLICE_X33Y33                                                      r  datapath/_pcincd_carry__0/CI
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.354 r  datapath/_pcincd_carry__0/O[1]
                         net (fo=2, routed)           0.721     7.075    datapath/alu/arithmetic_unit/_pcincd[5]
    SLICE_X34Y31                                                      r  datapath/alu/arithmetic_unit/ramh_i_7/I0
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.303     7.378 r  datapath/alu/arithmetic_unit/ramh_i_7/O
                         net (fo=2, routed)           0.728     8.106    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.931    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.106ns  (logic 2.963ns (36.555%)  route 5.143ns (63.445%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.213     3.742    datapath/i_rst_IBUF
    SLICE_X38Y38                                                      f  datapath/_pcincd_carry_i_4/I2
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  datapath/_pcincd_carry_i_4/O
                         net (fo=15, routed)          1.480     5.346    datapath/_br
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry_i_3/I2
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.470 r  datapath/_pcincd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    datapath/_pcincd_carry_i_3_n_0
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry/S[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  datapath/_pcincd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/_pcincd_carry_n_0
    SLICE_X33Y33                                                      r  datapath/_pcincd_carry__0/CI
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.354 r  datapath/_pcincd_carry__0/O[1]
                         net (fo=2, routed)           0.721     7.075    datapath/alu/arithmetic_unit/_pcincd[5]
    SLICE_X34Y31                                                      r  datapath/alu/arithmetic_unit/ramh_i_7/I0
    SLICE_X34Y31         LUT4 (Prop_lut4_I0_O)        0.303     7.378 r  datapath/alu/arithmetic_unit/ramh_i_7/O
                         net (fo=2, routed)           0.728     8.106    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.931    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 3.077ns (38.098%)  route 5.000ns (61.902%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.213     3.742    datapath/i_rst_IBUF
    SLICE_X38Y38                                                      f  datapath/_pcincd_carry_i_4/I2
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  datapath/_pcincd_carry_i_4/O
                         net (fo=15, routed)          1.480     5.346    datapath/_br
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry_i_3/I2
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.470 r  datapath/_pcincd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    datapath/_pcincd_carry_i_3_n_0
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry/S[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  datapath/_pcincd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/_pcincd_carry_n_0
    SLICE_X33Y33                                                      r  datapath/_pcincd_carry__0/CI
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  datapath/_pcincd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.134    datapath/_pcincd_carry__0_n_0
    SLICE_X33Y34                                                      r  datapath/_pcincd_carry__1/CI
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.468 r  datapath/_pcincd_carry__1/O[1]
                         net (fo=2, routed)           0.847     7.315    datapath/alu/arithmetic_unit/_pcincd[9]
    SLICE_X34Y32                                                      r  datapath/alu/arithmetic_unit/ramh_i_3/I0
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.303     7.618 r  datapath/alu/arithmetic_unit/ramh_i_3/O
                         net (fo=2, routed)           0.459     8.077    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.931    <hidden>
    RAMB18_X2Y12         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.077ns  (logic 3.077ns (38.098%)  route 5.000ns (61.902%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT4=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.213     3.742    datapath/i_rst_IBUF
    SLICE_X38Y38                                                      f  datapath/_pcincd_carry_i_4/I2
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.124     3.866 r  datapath/_pcincd_carry_i_4/O
                         net (fo=15, routed)          1.480     5.346    datapath/_br
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry_i_3/I2
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.470 r  datapath/_pcincd_carry_i_3/O
                         net (fo=1, routed)           0.000     5.470    datapath/_pcincd_carry_i_3_n_0
    SLICE_X33Y32                                                      r  datapath/_pcincd_carry/S[1]
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.020 r  datapath/_pcincd_carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/_pcincd_carry_n_0
    SLICE_X33Y33                                                      r  datapath/_pcincd_carry__0/CI
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.134 r  datapath/_pcincd_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.134    datapath/_pcincd_carry__0_n_0
    SLICE_X33Y34                                                      r  datapath/_pcincd_carry__1/CI
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.468 r  datapath/_pcincd_carry__1/O[1]
                         net (fo=2, routed)           0.847     7.315    datapath/alu/arithmetic_unit/_pcincd[9]
    SLICE_X34Y32                                                      r  datapath/alu/arithmetic_unit/ramh_i_3/I0
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.303     7.618 r  datapath/alu/arithmetic_unit/ramh_i_3/O
                         net (fo=2, routed)           0.459     8.077    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.539     4.931    <hidden>
    RAMB18_X2Y13         RAMB18E1                                     r  <hidden>

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.062ns  (logic 2.052ns (25.455%)  route 6.010ns (74.545%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Input Delay:            0.000ns
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          2.499     4.027    datapath/i_rst_IBUF
    SLICE_X40Y37                                                      f  datapath/regfile_i_94/I5
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.151 r  datapath/regfile_i_94/O
                         net (fo=4, routed)           0.519     4.670    datapath/regfile_i_94_n_0
    SLICE_X40Y36                                                      r  datapath/regfile_i_65/I5
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.794 r  datapath/regfile_i_65/O
                         net (fo=8, routed)           1.573     6.366    datapath/alu/arithmetic_unit/_cnt_init_reg_reg[15]_0
    SLICE_X36Y33                                                      r  datapath/alu/arithmetic_unit/regfile_i_52/I0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.490 r  datapath/alu/arithmetic_unit/regfile_i_52/O
                         net (fo=1, routed)           1.037     7.528    datapath/alu/arithmetic_unit/regfile_i_52_n_0
    SLICE_X35Y34                                                      r  datapath/alu/arithmetic_unit/regfile_i_11/I0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.680 r  datapath/alu/arithmetic_unit/regfile_i_11/O
                         net (fo=2, routed)           0.382     8.062    <hidden>
    SLICE_X34Y34         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.497     4.890    <hidden>
    SLICE_X34Y34         RAMD32                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_timer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.341ns (40.763%)  route 0.495ns (59.237%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.495     0.790    datapath/timer/i_rst_IBUF
    SLICE_X40Y33                                                      f  datapath/timer/_timer_i_1/I3
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.835 r  datapath/timer/_timer_i_1/O
                         net (fo=1, routed)           0.000     0.835    datapath/timer/_timer_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  datapath/timer/_timer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.856     2.015    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  datapath/timer/_timer_reg/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_int_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.341ns (40.715%)  route 0.496ns (59.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               f  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.496     0.791    datapath/timer/i_rst_IBUF
    SLICE_X40Y33                                                      f  datapath/timer/_int_en_i_1/I3
    SLICE_X40Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.836 r  datapath/timer/_int_en_i_1/O
                         net (fo=1, routed)           0.000     0.836    datapath/timer/_int_en_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  datapath/timer/_int_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.856     2.015    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  datapath/timer/_int_en_reg/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.341ns (40.700%)  route 0.496ns (59.300%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               r  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.496     0.792    datapath/timer/i_rst_IBUF
    SLICE_X43Y35                                                      r  datapath/timer/_cnt[9]_i_1/I2
    SLICE_X43Y35         LUT4 (Prop_lut4_I2_O)        0.045     0.837 r  datapath/timer/_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.837    datapath/timer/_cnt[9]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  datapath/timer/_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     2.017    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  datapath/timer/_cnt_reg[9]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.341ns (40.485%)  route 0.501ns (59.515%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               r  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.501     0.796    datapath/timer/i_rst_IBUF
    SLICE_X43Y33                                                      r  datapath/timer/_cnt[1]_i_1/I2
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.045     0.841 r  datapath/timer/_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.841    datapath/timer/_cnt[1]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.856     2.015    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.341ns (39.246%)  route 0.527ns (60.754%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               r  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.527     0.823    datapath/timer/i_rst_IBUF
    SLICE_X43Y35                                                      r  datapath/timer/_cnt[12]_i_1/I2
    SLICE_X43Y35         LUT4 (Prop_lut4_I2_O)        0.045     0.868 r  datapath/timer/_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.868    datapath/timer/_cnt[12]_i_1_n_0
    SLICE_X43Y35         FDRE                                         r  datapath/timer/_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.858     2.017    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  datapath/timer/_cnt_reg[12]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_init_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.296ns (31.972%)  route 0.629ns (68.027%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               r  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.629     0.924    datapath/timer/i_rst_IBUF
    SLICE_X41Y34         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.857     2.016    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[4]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_init_reg_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.296ns (31.972%)  route 0.629ns (68.027%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               r  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.629     0.924    datapath/timer/i_rst_IBUF
    SLICE_X41Y34         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.857     2.016    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X41Y34         FDSE                                         r  datapath/timer/_cnt_init_reg_reg[6]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.341ns (36.809%)  route 0.585ns (63.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               r  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.585     0.880    datapath/timer/i_rst_IBUF
    SLICE_X43Y33                                                      r  datapath/timer/_cnt[2]_i_1/I2
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.045     0.925 r  datapath/timer/_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.925    datapath/timer/_cnt[2]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.856     2.015    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.341ns (36.690%)  route 0.588ns (63.310%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               r  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.588     0.883    datapath/timer/i_rst_IBUF
    SLICE_X43Y33                                                      r  datapath/timer/_cnt[3]_i_1/I2
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.045     0.928 r  datapath/timer/_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.928    datapath/timer/_cnt[3]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.856     2.015    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/timer/_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.341ns (36.650%)  route 0.589ns (63.350%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    T16                                                               r  i_rst_IBUF_inst/I
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  i_rst_IBUF_inst/O
                         net (fo=71, routed)          0.589     0.884    datapath/timer/i_rst_IBUF
    SLICE_X43Y33                                                      r  datapath/timer/_cnt[0]_i_1/I2
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.045     0.929 r  datapath/timer/_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.929    datapath/timer/_cnt[0]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                                                               r  i_clk_IBUF_inst/I
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    i_clk_IBUF
    BUFGCTRL_X0Y16                                                    r  i_clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.856     2.015    datapath/timer/i_clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  datapath/timer/_cnt_reg[0]/C





