<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Dich_8_bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Dich_8_bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Dich_8_bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Dich_8_bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Dich_8_bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dich_8_bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dich_8_bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Dich_8_bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Dich_8_bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Dich_8_bit_05Hz.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Dich_8_bit_05Hz.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Dich_8_bit_05Hz.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Dich_8_bit_05Hz.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Dich_8_bit_05Hz.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Dich_8_bit_05Hz.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dich_8_bit_05Hz.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Dich_8_bit_05Hz.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Dich_8_bit_05Hz.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Dich_8_bit_05Hz.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Dich_8_bit_05Hz.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Dich_8_bit_05Hz.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Dich_8_bit_05Hz.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dich_8_bit_05Hz.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Dich_8_bit_05Hz.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dich_8_bit_05Hz.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Dich_8_bit_05Hz.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Dich_8_bit_05Hz.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Dich_8_bit_05Hz.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Dich_8_bit_05Hz.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Dich_8_bit_05Hz.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Dich_8_bit_05Hz.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Dich_8_bit_05Hz.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dich_8_bit_05Hz_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Dich_8_bit_05Hz_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dich_8_bit_05Hz_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Dich_8_bit_05Hz_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Dich_8_bit_05Hz_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Dich_8_bit_05Hz_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dich_8_bit_05Hz_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dich_8_bit_05Hz_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Dich_8_bit_05Hz_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Dich_8_bit_05Hz_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dich_8_bit_05Hz_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dich_8_bit_05Hz_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Dich_8_bit_05Hz_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Dich_8_bit_05Hz_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dich_8_bit_05Hz_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dich_8_bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dich_8_bit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dich_8_bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_Dich_8_bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testbench_Dich_8_bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Testbench_Dich_8_bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Testbench_Dich_8_bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1759458778" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1759458778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501605" xil_pn:in_ck="3841304337141404545" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1759501605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dich_8_bit.v"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.v"/>
      <outfile xil_pn:name="Testbench_Dich_8_bit.v"/>
      <outfile xil_pn:name="TickGen.v"/>
    </transform>
    <transform xil_pn:end_ts="1759458782" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9060609274523158173" xil_pn:start_ts="1759458782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759458782" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4144008579331412891" xil_pn:start_ts="1759458782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501774" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="76448753553674482" xil_pn:start_ts="1759501774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501774" xil_pn:in_ck="3841304337141404545" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1759501774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dich_8_bit.v"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.v"/>
      <outfile xil_pn:name="Testbench_Dich_8_bit.v"/>
      <outfile xil_pn:name="TickGen.v"/>
    </transform>
    <transform xil_pn:end_ts="1759501777" xil_pn:in_ck="3841304337141404545" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7054268939001769511" xil_pn:start_ts="1759501774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_Dich_8_bit_beh.prj"/>
      <outfile xil_pn:name="Testbench_Dich_8_bit_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1759501777" xil_pn:in_ck="-2824486814474729829" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7674488409446181418" xil_pn:start_ts="1759501777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Testbench_Dich_8_bit_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1759501435" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1759501435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501435" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8133973623622742420" xil_pn:start_ts="1759501435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501435" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="76448753553674482" xil_pn:start_ts="1759501435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501435" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1759501435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501435" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8519075184605923990" xil_pn:start_ts="1759501435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501435" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1759501435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501435" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9146092076943253828" xil_pn:start_ts="1759501435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501440" xil_pn:in_ck="-8104605949675408448" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8043287696285569979" xil_pn:start_ts="1759501435">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.lso"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.ngc"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.ngr"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.prj"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.stx"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.syr"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.xst"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1759501440" xil_pn:in_ck="-9082365903416301153" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5700248926120071957" xil_pn:start_ts="1759501440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1759501445" xil_pn:in_ck="-4411245949505244277" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-312187852664635435" xil_pn:start_ts="1759501440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.bld"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.ngd"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759501450" xil_pn:in_ck="-1165013224600665159" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1759501445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.pcf"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_map.map"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_map.mrp"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_map.ncd"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_map.ngm"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_map.xrpt"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_summary.xml"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759501461" xil_pn:in_ck="3248118808861923122" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1759501450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.ncd"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.pad"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.par"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.ptwx"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.unroutes"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.xpi"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_pad.csv"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_pad.txt"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1759459968" xil_pn:in_ck="-9082365903416308778" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1759459965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1759459388" xil_pn:in_ck="-9082365903416321632" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1759459388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1759501461" xil_pn:in_ck="-3120344370543879755" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1759501458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.twr"/>
      <outfile xil_pn:name="Dich_8_bit_05Hz.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
