-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "05/30/2023 15:27:03"
                                                            
-- Vhdl Test Bench template for design  :  TOP
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY TOP_vhd_tst IS
END TOP_vhd_tst;
ARCHITECTURE TOP_arch OF TOP_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL ale1 : STD_LOGIC;
SIGNAL ale2 : STD_LOGIC;
SIGNAL clk24M : STD_LOGIC:='1';
SIGNAL dout : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL key : STD_LOGIC_VECTOR(2 DOWNTO 0);
SIGNAL oe1 : STD_LOGIC;
SIGNAL oe2 : STD_LOGIC;
SIGNAL s_shizaigonglv : STD_LOGIC_VECTOR(17 DOWNTO 0);
SIGNAL sel : STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL start1 : STD_LOGIC;
SIGNAL start2 : STD_LOGIC;
constant clk_period:time:=10 ps;
COMPONENT TOP
	PORT (
	ale1 : BUFFER STD_LOGIC;
	ale2 : BUFFER STD_LOGIC;
	clk24M : IN STD_LOGIC;
	dout : BUFFER STD_LOGIC_VECTOR(7 DOWNTO 0);
	key : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
	oe1 : BUFFER STD_LOGIC;
	oe2 : BUFFER STD_LOGIC;
	s_shizaigonglv : BUFFER STD_LOGIC_VECTOR(17 DOWNTO 0);
	sel : BUFFER STD_LOGIC_VECTOR(7 DOWNTO 0);
	start1 : BUFFER STD_LOGIC;
	start2 : BUFFER STD_LOGIC
	);
END COMPONENT;
BEGIN
	i1 : TOP
	PORT MAP (
-- list connections between master ports and signals
	ale1 => ale1,
	ale2 => ale2,
	clk24M => clk24M,
	dout => dout,
	key => key,
	oe1 => oe1,
	oe2 => oe2,
	s_shizaigonglv => s_shizaigonglv,
	sel => sel,
	start1 => start1,
	start2 => start2
	);
	clk24M <= not clk24M after clk_period/2; 
 ji:process
 begin
	key="000";
	wait;
	end process;
	
END TOP_arch;
