{"vcs1":{"timestamp_begin":1681618776.953483226, "rt":0.68, "ut":0.15, "st":0.13}}
{"vcselab":{"timestamp_begin":1681618777.664602942, "rt":0.99, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681618778.680585572, "rt":0.99, "ut":0.07, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681618776.658549489}
{"VCS_COMP_START_TIME": 1681618776.658549489}
{"VCS_COMP_END_TIME": 1681618780.438873623}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 222604}}
