Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.15 secs
 
--> Reading design: sys9080.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sys9080.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sys9080"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : sys9080
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
loop_iteration_limit               : 8192
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/sys9080_package.vhd" in Library work.
Package <sys9080_package> compiled.
Package body <sys9080_package> compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS377.vhd" in Library work.
Entity <Am25LS377> compiled.
Entity <Am25LS377> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" in Library work.
Entity <rom256x12> compiled.
Entity <rom256x12> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/am2909-12.vhd" in Library work.
Entity <am2909x12> compiled.
Entity <am2909x12> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/Am2922.vhd" in Library work.
Entity <Am2922> compiled.
Entity <Am2922> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom32x8.vhd" in Library work.
Entity <rom32x8> compiled.
Entity <rom32x8> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" in Library work.
Entity <rom512x56> compiled.
Entity <rom512x56> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS374.vhd" in Library work.
Entity <Am25LS374> compiled.
Entity <Am25LS374> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS157.vhd" in Library work.
Entity <Am25LS157> compiled.
Entity <Am25LS157> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS153.vhd" in Library work.
Entity <Am25LS153> compiled.
Entity <Am25LS153> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/Am2901c.vhd" in Library work.
Entity <Am2901c> compiled.
Entity <Am2901c> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS257.vhd" in Library work.
Entity <Am25LS257> compiled.
Entity <Am25LS257> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am82S62.vhd" in Library work.
Entity <Am82S62> compiled.
Entity <Am82S62> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/Am2920.vhd" in Library work.
Entity <Am2920> compiled.
Entity <Am2920> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/Am2918.vhd" in Library work.
Entity <Am2918> compiled.
Entity <Am2918> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25139.vhd" in Library work.
Entity <Am25139> compiled.
Entity <Am25139> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/spartan3e/ipcore_dir/ram1k.vhd" in Library work.
Entity <ram1k> compiled.
Entity <ram1k> (Architecture <ram1k_a>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/uart_par2ser.vhd" in Library work.
Entity <uart_par2ser> compiled.
Entity <uart_par2ser> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/uart_ser2par.vhd" in Library work.
Entity <uart_ser2par> compiled.
Entity <uart_ser2par> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/debouncer.vhd" in Library work.
Entity <debouncer> compiled.
Entity <debouncer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/sn74hc4040.vhd" in Library work.
Entity <sn74hc4040> compiled.
Entity <sn74hc4040> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/clockgen.vhd" in Library work.
Entity <clockgen> compiled.
Entity <clockgen> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/debouncer8channel.vhd" in Library work.
Entity <debouncer8channel> compiled.
Entity <debouncer8channel> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/uart.vhd" in Library work.
Entity <uart> compiled.
Entity <uart> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/rom1k.vhd" in Library work.
Entity <rom1k> compiled.
Entity <rom1k> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/simpleram.vhd" in Library work.
Entity <simpleram> compiled.
Entity <simpleram> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" in Library work.
Entity <Am9080a> compiled.
Entity <Am9080a> (Architecture <structural>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/debugtracer.vhd" in Library work.
Entity <debugtracer> compiled.
Entity <debugtracer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/zoltanp/Documents/HexCalc/sys9080/spartan3e/sys9080.vhd" in Library work.
Entity <sys9080> compiled.
Entity <sys9080> (Architecture <Structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sys9080> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <clockgen> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <debouncer8channel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rom1k> in library <work> (architecture <Behavioral>) with generics.
	address_size = 11
	default_value = "01110110"
	filename = "..\prog\zout\tinybasic2dms.hex"

Analyzing hierarchy for entity <simpleram> in library <work> (architecture <structural>) with generics.
	address_size = 11
	default_value = "01110110"

Analyzing hierarchy for entity <Am9080a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <debugtracer> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sn74hc4040> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <uart_par2ser> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <uart_ser2par> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am25LS377> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rom256x12> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am2909x12> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <Am2922> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rom32x8> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rom512x56> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am25LS374> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am25LS157> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am25LS153> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <am2901c> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am25LS257> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am82S62> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am2920> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am2918> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Am25139> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sys9080> in library <work> (Architecture <Structural>).
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/spartan3e/sys9080.vhd" line 183: Unconnected output port 'vga_clk' of component 'clockgen'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/spartan3e/sys9080.vhd" line 272: Unconnected output port 'debug' of component 'uart'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/spartan3e/sys9080.vhd" line 360: Unconnected output port 'WAITOUT' of component 'Am9080a'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/spartan3e/sys9080.vhd" line 360: Unconnected output port 'debug_out' of component 'Am9080a'.
WARNING:Xst:819 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/spartan3e/sys9080.vhd" line 409: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ROT_CENTER>, <btn_clk>
Entity <sys9080> analyzed. Unit <sys9080> generated.

Analyzing Entity <clockgen> in library <work> (Architecture <Behavioral>).
Entity <clockgen> analyzed. Unit <clockgen> generated.

Analyzing Entity <sn74hc4040> in library <work> (Architecture <Behavioral>).
Entity <sn74hc4040> analyzed. Unit <sn74hc4040> generated.

Analyzing Entity <debouncer8channel> in library <work> (Architecture <Behavioral>).
Entity <debouncer8channel> analyzed. Unit <debouncer8channel> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <Behavioral>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <uart> in library <work> (Architecture <Behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/zoltanp/Documents/HexCalc/sys9080/uart.vhd" line 39: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/zoltanp/Documents/HexCalc/sys9080/uart.vhd" line 37: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <uart> analyzed. Unit <uart> generated.

Analyzing Entity <uart_par2ser> in library <work> (Architecture <Behavioral>).
Entity <uart_par2ser> analyzed. Unit <uart_par2ser> generated.

Analyzing Entity <uart_ser2par> in library <work> (Architecture <Behavioral>).
Entity <uart_ser2par> analyzed. Unit <uart_ser2par> generated.

Analyzing generic Entity <rom1k> in library <work> (Architecture <Behavioral>).
	address_size = 11
	default_value = "01110110"
	filename = "..\prog\zout\tinybasic2dms.hex"
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/sys9080_package.vhd" line 161: note: ..\prog\zout\tinybasic2dms.hex: loading up to 2048 bytes.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/sys9080_package.vhd" line 188: report: ..\prog\zout\tinybasic2dms.hex: line 121 has no data
Entity <rom1k> analyzed. Unit <rom1k> generated.

Analyzing generic Entity <simpleram> in library <work> (Architecture <structural>).
	address_size = 11
	default_value = "01110110"
WARNING:Xst:2211 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/simpleram.vhd" line 70: Instantiating black box module <ram1k>.
Entity <simpleram> analyzed. Unit <simpleram> generated.

Analyzing Entity <Am9080a> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 410: Unconnected output port 'C4' of component 'Am2909x12'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 727: Unconnected output port 'g_bar' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 727: Unconnected output port 'p_bar' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 727: Unconnected output port 'ovr' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 727: Unconnected output port 'f3' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 755: Unconnected output port 'g_bar' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 755: Unconnected output port 'p_bar' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 755: Unconnected output port 'ovr' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 755: Unconnected output port 'f3' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 784: Unconnected output port 'g_bar' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 784: Unconnected output port 'p_bar' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 784: Unconnected output port 'ovr' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 784: Unconnected output port 'f3' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 810: Unconnected output port 'g_bar' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 810: Unconnected output port 'p_bar' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 810: Unconnected output port 'ovr' of component 'am2901c'.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 899: Unconnected output port 'odd' of component 'Am82S62'.
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 38: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 38: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:753 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd" line 1058: Unconnected output port 'out2' of component 'Am25LS153'.
Entity <Am9080a> analyzed. Unit <Am9080a> generated.

Analyzing Entity <Am25LS377> in library <work> (Architecture <Behavioral>).
Entity <Am25LS377> analyzed. Unit <Am25LS377> generated.

Analyzing Entity <rom256x12> in library <work> (Architecture <Behavioral>).
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 157: note: load_mem(): initialized 256 words of memory to default value 
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 160: note: load_mem(): loading memory from file ../am9080/prom/mapper.mif
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 4
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 4 parsed and accepted for address 0000
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 5
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 5 parsed and accepted for address 0001
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 6
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 6 parsed and accepted for address 0002
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 7
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 7 parsed and accepted for address 0003
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 8
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 8 parsed and accepted for address 0004
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 9
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 9 parsed and accepted for address 0005
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 10
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 10 parsed and accepted for address 0006
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 11
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 11 parsed and accepted for address 0007
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 12
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 12 parsed and accepted for address 0008
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 13
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 13 parsed and accepted for address 0009
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 14
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 14 parsed and accepted for address 000A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 15
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 15 parsed and accepted for address 000B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 16
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 16 parsed and accepted for address 000C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 17
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 17 parsed and accepted for address 000D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 18
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 18 parsed and accepted for address 000E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 19
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 19 parsed and accepted for address 000F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 20
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 20 parsed and accepted for address 0010
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 21
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 21 parsed and accepted for address 0011
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 22
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 22 parsed and accepted for address 0012
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 23
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 23 parsed and accepted for address 0013
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 24
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 24 parsed and accepted for address 0014
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 25
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 25 parsed and accepted for address 0015
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 26
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 26 parsed and accepted for address 0016
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 27
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 27 parsed and accepted for address 0017
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 28
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 28 parsed and accepted for address 0018
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 29
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 29 parsed and accepted for address 0019
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 30
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 30 parsed and accepted for address 001A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 31
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 31 parsed and accepted for address 001B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 32
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 32 parsed and accepted for address 001C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 33
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 33 parsed and accepted for address 001D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 34
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 34 parsed and accepted for address 001E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 35
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 35 parsed and accepted for address 001F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 36
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 36 parsed and accepted for address 0020
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 37
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 37 parsed and accepted for address 0021
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 38
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 38 parsed and accepted for address 0022
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 39
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 39 parsed and accepted for address 0023
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 40
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 40 parsed and accepted for address 0024
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 41
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 41 parsed and accepted for address 0025
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 42
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 42 parsed and accepted for address 0026
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 43
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 43 parsed and accepted for address 0027
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 44
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 44 parsed and accepted for address 0028
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 45
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 45 parsed and accepted for address 0029
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 46
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 46 parsed and accepted for address 002A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 47
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 47 parsed and accepted for address 002B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 48
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 48 parsed and accepted for address 002C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 49
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 49 parsed and accepted for address 002D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 50
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 50 parsed and accepted for address 002E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 51
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 51 parsed and accepted for address 002F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 52
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 52 parsed and accepted for address 0030
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 53
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 53 parsed and accepted for address 0031
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 54
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 54 parsed and accepted for address 0032
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 55
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 55 parsed and accepted for address 0033
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 56
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 56 parsed and accepted for address 0034
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 57
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 57 parsed and accepted for address 0035
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 58
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 58 parsed and accepted for address 0036
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 59
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 59 parsed and accepted for address 0037
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 60
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 60 parsed and accepted for address 0038
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 61
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 61 parsed and accepted for address 0039
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 62
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 62 parsed and accepted for address 003A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 63
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 63 parsed and accepted for address 003B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 64
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 64 parsed and accepted for address 003C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 65
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 65 parsed and accepted for address 003D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 66
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 66 parsed and accepted for address 003E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 67
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 67 parsed and accepted for address 003F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 68
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 68 parsed and accepted for address 0040
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 69
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 69 parsed and accepted for address 0041
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 70
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 70 parsed and accepted for address 0042
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 71
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 71 parsed and accepted for address 0043
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 72
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 72 parsed and accepted for address 0044
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 73
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 73 parsed and accepted for address 0045
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 74
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 74 parsed and accepted for address 0046
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 75
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 75 parsed and accepted for address 0047
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 76
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 76 parsed and accepted for address 0048
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 77
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 77 parsed and accepted for address 0049
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 78
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 78 parsed and accepted for address 004A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 79
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 79 parsed and accepted for address 004B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 80
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 80 parsed and accepted for address 004C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 81
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 81 parsed and accepted for address 004D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 82
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 82 parsed and accepted for address 004E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 83
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 83 parsed and accepted for address 004F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 84
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 84 parsed and accepted for address 0050
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 85
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 85 parsed and accepted for address 0051
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 86
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 86 parsed and accepted for address 0052
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 87
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 87 parsed and accepted for address 0053
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 88
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 88 parsed and accepted for address 0054
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 89
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 89 parsed and accepted for address 0055
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 90
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 90 parsed and accepted for address 0056
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 91
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 91 parsed and accepted for address 0057
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 92
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 92 parsed and accepted for address 0058
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 93
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 93 parsed and accepted for address 0059
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 94
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 94 parsed and accepted for address 005A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 95
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 95 parsed and accepted for address 005B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 96
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 96 parsed and accepted for address 005C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 97
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 97 parsed and accepted for address 005D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 98
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 98 parsed and accepted for address 005E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 99
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 99 parsed and accepted for address 005F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 100
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 100 parsed and accepted for address 0060
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 101
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 101 parsed and accepted for address 0061
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 102
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 102 parsed and accepted for address 0062
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 103
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 103 parsed and accepted for address 0063
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 104
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 104 parsed and accepted for address 0064
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 105
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 105 parsed and accepted for address 0065
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 106
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 106 parsed and accepted for address 0066
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 107
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 107 parsed and accepted for address 0067
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 108
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 108 parsed and accepted for address 0068
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 109
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 109 parsed and accepted for address 0069
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 110
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 110 parsed and accepted for address 006A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 111
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 111 parsed and accepted for address 006B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 112
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 112 parsed and accepted for address 006C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 113
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 113 parsed and accepted for address 006D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 114
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 114 parsed and accepted for address 006E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 115
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 115 parsed and accepted for address 006F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 116
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 116 parsed and accepted for address 0070
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 117
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 117 parsed and accepted for address 0071
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 118
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 118 parsed and accepted for address 0072
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 119
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 119 parsed and accepted for address 0073
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 120
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 120 parsed and accepted for address 0074
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 121
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 121 parsed and accepted for address 0075
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 122
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 122 parsed and accepted for address 0076
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 123
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 123 parsed and accepted for address 0077
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 124
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 124 parsed and accepted for address 0078
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 125
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 125 parsed and accepted for address 0079
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 126
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 126 parsed and accepted for address 007A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 127
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 127 parsed and accepted for address 007B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 128
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 128 parsed and accepted for address 007C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 129
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 129 parsed and accepted for address 007D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 130
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 130 parsed and accepted for address 007E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 131
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 131 parsed and accepted for address 007F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 132
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 132 parsed and accepted for address 0080
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 133
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 133 parsed and accepted for address 0081
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 134
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 134 parsed and accepted for address 0082
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 135
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 135 parsed and accepted for address 0083
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 136
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 136 parsed and accepted for address 0084
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 137
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 137 parsed and accepted for address 0085
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 138
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 138 parsed and accepted for address 0086
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 139
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 139 parsed and accepted for address 0087
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 140
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 140 parsed and accepted for address 0088
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 141
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 141 parsed and accepted for address 0089
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 142
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 142 parsed and accepted for address 008A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 143
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 143 parsed and accepted for address 008B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 144
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 144 parsed and accepted for address 008C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 145
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 145 parsed and accepted for address 008D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 146
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 146 parsed and accepted for address 008E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 147
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 147 parsed and accepted for address 008F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 148
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 148 parsed and accepted for address 0090
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 149
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 149 parsed and accepted for address 0091
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 150
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 150 parsed and accepted for address 0092
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 151
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 151 parsed and accepted for address 0093
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 152
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 152 parsed and accepted for address 0094
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 153
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 153 parsed and accepted for address 0095
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 154
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 154 parsed and accepted for address 0096
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 155
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 155 parsed and accepted for address 0097
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 156
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 156 parsed and accepted for address 0098
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 157
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 157 parsed and accepted for address 0099
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 158
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 158 parsed and accepted for address 009A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 159
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 159 parsed and accepted for address 009B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 160
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 160 parsed and accepted for address 009C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 161
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 161 parsed and accepted for address 009D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 162
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 162 parsed and accepted for address 009E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 163
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 163 parsed and accepted for address 009F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 164
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 164 parsed and accepted for address 00A0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 165
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 165 parsed and accepted for address 00A1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 166
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 166 parsed and accepted for address 00A2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 167
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 167 parsed and accepted for address 00A3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 168
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 168 parsed and accepted for address 00A4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 169
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 169 parsed and accepted for address 00A5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 170
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 170 parsed and accepted for address 00A6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 171
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 171 parsed and accepted for address 00A7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 172
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 172 parsed and accepted for address 00A8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 173
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 173 parsed and accepted for address 00A9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 174
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 174 parsed and accepted for address 00AA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 175
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 175 parsed and accepted for address 00AB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 176
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 176 parsed and accepted for address 00AC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 177
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 177 parsed and accepted for address 00AD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 178
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 178 parsed and accepted for address 00AE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 179
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 179 parsed and accepted for address 00AF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 180
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 180 parsed and accepted for address 00B0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 181
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 181 parsed and accepted for address 00B1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 182
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 182 parsed and accepted for address 00B2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 183
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 183 parsed and accepted for address 00B3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 184
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 184 parsed and accepted for address 00B4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 185
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 185 parsed and accepted for address 00B5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 186
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 186 parsed and accepted for address 00B6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 187
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 187 parsed and accepted for address 00B7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 188
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 188 parsed and accepted for address 00B8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 189
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 189 parsed and accepted for address 00B9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 190
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 190 parsed and accepted for address 00BA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 191
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 191 parsed and accepted for address 00BB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 192
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 192 parsed and accepted for address 00BE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 193
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 193 parsed and accepted for address 00BD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 194
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 194 parsed and accepted for address 00BE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 195
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 195 parsed and accepted for address 00BF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 196
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 196 parsed and accepted for address 00C0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 197
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 197 parsed and accepted for address 00C1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 198
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 198 parsed and accepted for address 00C2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 199
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 199 parsed and accepted for address 00C3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 200
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 200 parsed and accepted for address 00C4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 201
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 201 parsed and accepted for address 00C5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 202
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 202 parsed and accepted for address 00C6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 203
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 203 parsed and accepted for address 00C7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 204
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 204 parsed and accepted for address 00C8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 205
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 205 parsed and accepted for address 00C9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 206
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 206 parsed and accepted for address 00CA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 207
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 207 parsed and accepted for address 00CB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 208
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 208 parsed and accepted for address 00CC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 209
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 209 parsed and accepted for address 00CD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 210
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 210 parsed and accepted for address 00CE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 211
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 211 parsed and accepted for address 00CF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 212
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 212 parsed and accepted for address 00D0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 213
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 213 parsed and accepted for address 00D1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 214
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 214 parsed and accepted for address 00D2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 215
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 215 parsed and accepted for address 00D3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 216
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 216 parsed and accepted for address 00D4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 217
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 217 parsed and accepted for address 00D5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 218
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 218 parsed and accepted for address 00D6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 219
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 219 parsed and accepted for address 00D7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 220
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 220 parsed and accepted for address 00D8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 221
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 221 parsed and accepted for address 00D9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 222
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 222 parsed and accepted for address 00DA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 223
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 223 parsed and accepted for address 00DB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 224
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 224 parsed and accepted for address 00DC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 225
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 225 parsed and accepted for address 00DD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 226
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 226 parsed and accepted for address 00DE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 227
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 227 parsed and accepted for address 00DF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 228
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 228 parsed and accepted for address 00E0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 229
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 229 parsed and accepted for address 00E1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 230
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 230 parsed and accepted for address 00E2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 231
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 231 parsed and accepted for address 00E3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 232
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 232 parsed and accepted for address 00E4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 233
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 233 parsed and accepted for address 00E5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 234
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 234 parsed and accepted for address 00E6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 235
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 235 parsed and accepted for address 00E7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 236
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 236 parsed and accepted for address 00E8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 237
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 237 parsed and accepted for address 00E9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 238
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 238 parsed and accepted for address 00EA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 239
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 239 parsed and accepted for address 00EB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 240
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 240 parsed and accepted for address 00EC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 241
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 241 parsed and accepted for address 00ED
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 242
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 242 parsed and accepted for address 00EE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 243
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 243 parsed and accepted for address 00EF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 244
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 244 parsed and accepted for address 00F0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 245
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 245 parsed and accepted for address 00F1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 246
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 246 parsed and accepted for address 00F2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 247
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 247 parsed and accepted for address 00F3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 248
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 248 parsed and accepted for address 00F4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 249
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 249 parsed and accepted for address 00F5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 250
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 250 parsed and accepted for address 00F6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 251
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 251 parsed and accepted for address 00F7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 252
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 252 parsed and accepted for address 00F8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 253
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 253 parsed and accepted for address 00F9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 254
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 254 parsed and accepted for address 00FA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 255
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 255 parsed and accepted for address 00FB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 256
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 256 parsed and accepted for address 00FC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 257
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 257 parsed and accepted for address 00FD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 258
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 258 parsed and accepted for address 00FE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 259
WARNING:Xst:1610 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 187: Width mismatch. <word> has a width of 12 bits but assigned expression is 16-bit wide.
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 191: report: load_mem(): line 259 parsed and accepted for address 00FF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 167: report: init_wordmemory(): parsing line 260
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 204: report: load_mem(): 256 total lines parsed and accepted from file ../am9080/prom/mapper.mif
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 205: report: load_mem(): 4 total lines parsed and ignored from file ../am9080/prom/mapper.mif
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 220: report: FILE_OPEN_STATUS of ../am9080/prom/mapper.hex is open_ok
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 10
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 11
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 12
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 13
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 14
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd" line 222: report: 15
Entity <rom256x12> analyzed. Unit <rom256x12> generated.

Analyzing Entity <Am2909x12> in library <work> (Architecture <RTL>).
Entity <Am2909x12> analyzed. Unit <Am2909x12> generated.

Analyzing Entity <Am2922> in library <work> (Architecture <Behavioral>).
Entity <Am2922> analyzed. Unit <Am2922> generated.

Analyzing Entity <rom32x8> in library <work> (Architecture <Behavioral>).
Entity <rom32x8> analyzed. Unit <rom32x8> generated.

Analyzing Entity <rom512x56> in library <work> (Architecture <Behavioral>).
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 249: note: init_wordmemory(): initialized 512 words of memory to default value 
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 252: note: init_wordmemory(): loading memory from file ../am9080/prom/microcode.mif
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 8 parsed and accepted for address 0000
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 10
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 11
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 11 parsed and accepted for address 0001
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 12
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 13
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 14
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 14 parsed and accepted for address 0002
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 15
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 16
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 17
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 17 parsed and accepted for address 0003
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 18
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 19
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 20
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 20 parsed and accepted for address 0004
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 21
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 22
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 23
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 23 parsed and accepted for address 0005
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 24
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 25
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 26
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 27
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 28
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 29
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 30
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 31
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 32
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 32 parsed and accepted for address 000A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 33
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 34
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 35
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 35 parsed and accepted for address 000B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 36
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 37
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 38
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 38 parsed and accepted for address 000C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 39
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 40
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 41
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 41 parsed and accepted for address 000D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 42
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 43
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 44
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 44 parsed and accepted for address 000E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 45
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 46
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 47
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 47 parsed and accepted for address 000F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 48
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 49
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 50
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 50 parsed and accepted for address 0010
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 51
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 52
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 53
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 53 parsed and accepted for address 0011
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 54
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 55
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 56
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 56 parsed and accepted for address 0012
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 57
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 58
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 59
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 59 parsed and accepted for address 0013
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 60
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 61
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 62
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 63
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 64
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 65
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 66
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 66 parsed and accepted for address 0014
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 67
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 68
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 69
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 69 parsed and accepted for address 0015
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 70
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 71
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 72
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 72 parsed and accepted for address 0016
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 73
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 74
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 75
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 75 parsed and accepted for address 0017
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 76
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 77
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 78
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 78 parsed and accepted for address 0018
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 79
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 80
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 81
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 81 parsed and accepted for address 0019
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 82
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 83
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 84
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 84 parsed and accepted for address 001A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 85
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 86
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 87
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 87 parsed and accepted for address 001B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 88
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 89
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 90
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 90 parsed and accepted for address 001C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 91
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 92
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 93
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 93 parsed and accepted for address 001D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 94
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 95
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 96
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 96 parsed and accepted for address 001E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 97
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 98
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 99
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 99 parsed and accepted for address 001F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 100
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 101
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 102
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 102 parsed and accepted for address 0020
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 103
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 104
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 105
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 105 parsed and accepted for address 0021
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 106
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 107
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 108
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 108 parsed and accepted for address 0022
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 109
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 110
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 111
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 111 parsed and accepted for address 0023
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 112
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 113
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 114
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 114 parsed and accepted for address 0024
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 115
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 116
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 117
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 117 parsed and accepted for address 0025
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 118
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 119
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 120
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 120 parsed and accepted for address 0026
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 121
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 122
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 123
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 123 parsed and accepted for address 0027
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 124
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 125
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 126
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 126 parsed and accepted for address 0028
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 127
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 128
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 129
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 129 parsed and accepted for address 0029
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 130
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 131
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 132
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 132 parsed and accepted for address 002A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 133
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 134
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 135
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 135 parsed and accepted for address 002B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 136
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 137
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 138
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 138 parsed and accepted for address 002C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 139
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 140
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 141
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 141 parsed and accepted for address 002D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 142
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 143
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 144
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 144 parsed and accepted for address 002E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 145
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 146
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 147
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 147 parsed and accepted for address 002F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 148
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 149
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 150
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 150 parsed and accepted for address 0030
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 151
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 152
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 153
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 153 parsed and accepted for address 0031
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 154
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 155
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 156
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 156 parsed and accepted for address 0032
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 157
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 158
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 159
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 159 parsed and accepted for address 0033
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 160
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 161
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 162
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 162 parsed and accepted for address 0034
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 163
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 164
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 165
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 165 parsed and accepted for address 0035
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 166
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 167
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 168
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 168 parsed and accepted for address 0036
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 169
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 170
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 171
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 171 parsed and accepted for address 0037
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 172
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 173
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 174
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 174 parsed and accepted for address 0038
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 175
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 176
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 177
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 177 parsed and accepted for address 0039
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 178
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 179
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 180
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 180 parsed and accepted for address 003A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 181
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 182
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 183
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 183 parsed and accepted for address 003B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 184
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 185
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 186
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 186 parsed and accepted for address 003C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 187
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 188
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 189
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 189 parsed and accepted for address 003D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 190
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 191
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 192
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 192 parsed and accepted for address 003E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 193
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 194
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 195
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 195 parsed and accepted for address 003F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 196
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 197
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 198
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 198 parsed and accepted for address 0040
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 199
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 200
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 201
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 201 parsed and accepted for address 0041
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 202
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 203
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 204
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 204 parsed and accepted for address 0042
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 205
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 206
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 207
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 207 parsed and accepted for address 0043
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 208
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 209
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 210
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 210 parsed and accepted for address 0044
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 211
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 212
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 213
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 213 parsed and accepted for address 0045
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 214
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 215
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 216
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 216 parsed and accepted for address 0046
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 217
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 218
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 219
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 219 parsed and accepted for address 0047
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 220
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 221
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 222
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 222 parsed and accepted for address 0048
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 223
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 224
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 225
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 225 parsed and accepted for address 0049
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 226
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 227
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 228
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 228 parsed and accepted for address 004A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 229
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 230
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 231
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 231 parsed and accepted for address 004B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 232
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 233
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 234
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 234 parsed and accepted for address 004C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 235
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 236
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 237
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 237 parsed and accepted for address 004D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 238
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 239
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 240
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 240 parsed and accepted for address 004E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 241
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 242
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 243
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 243 parsed and accepted for address 004F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 244
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 245
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 246
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 246 parsed and accepted for address 0050
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 247
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 248
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 249
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 249 parsed and accepted for address 0051
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 250
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 251
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 252
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 252 parsed and accepted for address 0052
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 253
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 254
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 255
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 255 parsed and accepted for address 0053
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 256
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 257
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 258
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 258 parsed and accepted for address 0054
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 259
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 260
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 261
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 261 parsed and accepted for address 0055
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 262
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 263
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 264
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 264 parsed and accepted for address 0056
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 265
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 266
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 267
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 267 parsed and accepted for address 0057
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 268
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 269
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 270
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 270 parsed and accepted for address 0058
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 271
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 272
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 273
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 273 parsed and accepted for address 0059
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 274
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 275
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 276
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 276 parsed and accepted for address 005A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 277
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 278
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 279
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 279 parsed and accepted for address 005B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 280
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 281
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 282
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 282 parsed and accepted for address 005C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 283
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 284
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 285
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 285 parsed and accepted for address 005D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 286
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 287
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 288
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 288 parsed and accepted for address 005E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 289
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 290
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 291
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 291 parsed and accepted for address 005F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 292
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 293
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 294
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 294 parsed and accepted for address 0060
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 295
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 296
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 297
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 297 parsed and accepted for address 0061
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 298
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 299
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 300
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 300 parsed and accepted for address 0062
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 301
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 302
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 303
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 303 parsed and accepted for address 0063
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 304
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 305
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 306
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 306 parsed and accepted for address 0064
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 307
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 308
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 309
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 309 parsed and accepted for address 0065
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 310
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 311
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 312
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 312 parsed and accepted for address 0066
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 313
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 314
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 315
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 315 parsed and accepted for address 0067
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 316
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 317
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 318
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 318 parsed and accepted for address 0068
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 319
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 320
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 321
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 321 parsed and accepted for address 0069
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 322
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 323
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 324
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 325
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 325 parsed and accepted for address 006A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 326
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 327
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 328
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 329
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 329 parsed and accepted for address 006B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 330
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 331
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 332
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 333
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 334
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 334 parsed and accepted for address 006C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 335
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 336
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 337
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 337 parsed and accepted for address 006D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 338
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 339
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 340
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 340 parsed and accepted for address 006E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 341
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 342
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 343
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 343 parsed and accepted for address 006F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 344
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 345
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 346
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 347
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 347 parsed and accepted for address 0070
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 348
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 349
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 350
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 350 parsed and accepted for address 0071
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 351
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 352
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 353
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 353 parsed and accepted for address 0072
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 354
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 355
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 356
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 356 parsed and accepted for address 0073
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 357
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 358
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 359
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 359 parsed and accepted for address 0074
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 360
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 361
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 362
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 362 parsed and accepted for address 0075
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 363
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 364
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 365
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 365 parsed and accepted for address 0076
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 366
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 367
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 368
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 368 parsed and accepted for address 0077
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 369
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 370
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 371
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 371 parsed and accepted for address 0078
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 372
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 373
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 374
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 374 parsed and accepted for address 0079
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 375
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 376
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 377
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 377 parsed and accepted for address 007A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 378
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 379
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 380
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 380 parsed and accepted for address 007B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 381
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 382
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 383
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 383 parsed and accepted for address 007C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 384
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 385
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 386
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 386 parsed and accepted for address 007D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 387
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 388
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 389
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 389 parsed and accepted for address 007E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 390
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 391
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 392
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 392 parsed and accepted for address 007F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 393
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 394
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 395
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 395 parsed and accepted for address 0080
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 396
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 397
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 398
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 398 parsed and accepted for address 0081
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 399
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 400
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 401
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 401 parsed and accepted for address 0082
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 402
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 403
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 404
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 404 parsed and accepted for address 0083
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 405
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 406
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 407
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 408
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 408 parsed and accepted for address 0084
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 409
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 410
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 411
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 412
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 412 parsed and accepted for address 0085
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 413
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 414
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 415
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 415 parsed and accepted for address 0086
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 416
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 417
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 418
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 418 parsed and accepted for address 0087
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 419
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 420
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 421
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 421 parsed and accepted for address 0088
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 422
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 423
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 424
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 424 parsed and accepted for address 0089
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 425
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 426
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 427
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 427 parsed and accepted for address 008A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 428
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 429
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 430
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 430 parsed and accepted for address 008B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 431
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 432
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 433
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 433 parsed and accepted for address 008C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 434
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 435
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 436
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 436 parsed and accepted for address 008D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 437
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 438
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 439
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 439 parsed and accepted for address 008E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 440
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 441
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 442
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 442 parsed and accepted for address 008F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 443
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 444
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 445
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 445 parsed and accepted for address 0090
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 446
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 447
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 448
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 448 parsed and accepted for address 0091
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 449
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 450
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 451
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 451 parsed and accepted for address 0092
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 452
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 453
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 454
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 454 parsed and accepted for address 0093
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 455
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 456
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 457
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 457 parsed and accepted for address 0094
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 458
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 459
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 460
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 460 parsed and accepted for address 0095
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 461
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 462
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 463
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 463 parsed and accepted for address 0096
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 464
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 465
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 466
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 466 parsed and accepted for address 0097
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 467
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 468
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 469
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 469 parsed and accepted for address 0098
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 470
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 471
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 472
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 472 parsed and accepted for address 0099
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 473
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 474
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 475
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 475 parsed and accepted for address 009A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 476
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 477
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 478
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 478 parsed and accepted for address 009B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 479
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 480
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 481
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 481 parsed and accepted for address 009C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 482
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 483
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 484
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 484 parsed and accepted for address 009D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 485
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 486
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 487
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 487 parsed and accepted for address 009E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 488
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 489
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 490
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 490 parsed and accepted for address 009F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 491
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 492
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 493
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 493 parsed and accepted for address 00A0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 494
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 495
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 496
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 496 parsed and accepted for address 00A1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 497
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 498
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 499
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 499 parsed and accepted for address 00A2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 500
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 501
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 502
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 502 parsed and accepted for address 00A3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 503
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 504
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 505
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 505 parsed and accepted for address 00A4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 506
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 507
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 508
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 508 parsed and accepted for address 00A5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 509
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 510
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 511
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 511 parsed and accepted for address 00A6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 512
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 513
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 514
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 514 parsed and accepted for address 00A7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 515
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 516
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 517
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 517 parsed and accepted for address 00A8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 518
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 519
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 520
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 520 parsed and accepted for address 00A9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 521
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 522
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 523
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 523 parsed and accepted for address 00AA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 524
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 525
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 526
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 526 parsed and accepted for address 00AB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 527
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 528
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 529
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 529 parsed and accepted for address 00AC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 530
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 531
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 532
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 532 parsed and accepted for address 00AD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 533
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 534
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 535
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 535 parsed and accepted for address 00AE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 536
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 537
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 538
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 538 parsed and accepted for address 00AF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 539
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 540
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 541
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 541 parsed and accepted for address 00B0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 542
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 543
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 544
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 544 parsed and accepted for address 00B1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 545
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 546
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 547
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 547 parsed and accepted for address 00B2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 548
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 549
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 550
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 550 parsed and accepted for address 00B3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 551
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 552
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 553
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 553 parsed and accepted for address 00B4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 554
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 555
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 556
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 556 parsed and accepted for address 00B5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 557
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 558
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 559
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 559 parsed and accepted for address 00B6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 560
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 561
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 562
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 562 parsed and accepted for address 00B7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 563
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 564
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 565
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 565 parsed and accepted for address 00B8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 566
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 567
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 568
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 568 parsed and accepted for address 00B9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 569
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 570
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 571
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 571 parsed and accepted for address 00BA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 572
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 573
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 574
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 574 parsed and accepted for address 00BB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 575
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 576
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 577
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 577 parsed and accepted for address 00BC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 578
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 579
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 580
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 580 parsed and accepted for address 00BD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 581
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 582
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 583
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 583 parsed and accepted for address 00BE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 584
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 585
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 586
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 586 parsed and accepted for address 00BF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 587
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 588
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 589
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 589 parsed and accepted for address 00C0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 590
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 591
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 592
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 592 parsed and accepted for address 00C1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 593
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 594
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 595
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 595 parsed and accepted for address 00C2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 596
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 597
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 598
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 598 parsed and accepted for address 00C3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 599
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 600
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 601
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 601 parsed and accepted for address 00C4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 602
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 603
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 604
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 604 parsed and accepted for address 00C5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 605
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 606
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 607
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 607 parsed and accepted for address 00C6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 608
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 609
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 610
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 610 parsed and accepted for address 00C7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 611
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 612
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 613
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 613 parsed and accepted for address 00C8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 614
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 615
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 616
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 616 parsed and accepted for address 00C9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 617
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 618
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 619
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 619 parsed and accepted for address 00CA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 620
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 621
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 622
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 622 parsed and accepted for address 00CB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 623
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 624
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 625
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 625 parsed and accepted for address 00CC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 626
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 627
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 628
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 628 parsed and accepted for address 00CD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 629
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 630
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 631
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 631 parsed and accepted for address 00CE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 632
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 633
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 634
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 634 parsed and accepted for address 00CF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 635
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 636
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 637
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 637 parsed and accepted for address 00D0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 638
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 639
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 640
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 640 parsed and accepted for address 00D1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 641
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 642
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 643
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 643 parsed and accepted for address 00D2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 644
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 645
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 646
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 646 parsed and accepted for address 00D3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 647
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 648
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 649
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 649 parsed and accepted for address 00D4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 650
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 651
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 652
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 652 parsed and accepted for address 00D5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 653
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 654
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 655
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 655 parsed and accepted for address 00D6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 656
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 657
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 658
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 658 parsed and accepted for address 00D7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 659
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 660
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 661
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 661 parsed and accepted for address 00D8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 662
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 663
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 664
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 664 parsed and accepted for address 00D9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 665
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 666
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 667
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 667 parsed and accepted for address 00DA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 668
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 669
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 670
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 670 parsed and accepted for address 00DB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 671
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 672
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 673
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 673 parsed and accepted for address 00DC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 674
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 675
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 676
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 676 parsed and accepted for address 00DD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 677
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 678
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 679
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 679 parsed and accepted for address 00DE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 680
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 681
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 682
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 682 parsed and accepted for address 00DF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 683
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 684
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 685
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 685 parsed and accepted for address 00E0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 686
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 687
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 688
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 688 parsed and accepted for address 00E1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 689
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 690
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 691
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 691 parsed and accepted for address 00E2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 692
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 693
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 694
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 694 parsed and accepted for address 00E3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 695
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 696
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 697
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 697 parsed and accepted for address 00E4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 698
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 699
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 700
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 700 parsed and accepted for address 00E5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 701
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 702
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 703
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 703 parsed and accepted for address 00E6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 704
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 705
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 706
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 706 parsed and accepted for address 00E7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 707
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 708
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 709
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 709 parsed and accepted for address 00E8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 710
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 711
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 712
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 712 parsed and accepted for address 00E9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 713
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 714
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 715
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 715 parsed and accepted for address 00EA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 716
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 717
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 718
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 718 parsed and accepted for address 00EB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 719
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 720
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 721
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 721 parsed and accepted for address 00EC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 722
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 723
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 724
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 724 parsed and accepted for address 00ED
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 725
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 726
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 727
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 727 parsed and accepted for address 00EE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 728
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 729
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 730
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 730 parsed and accepted for address 00EF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 731
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 732
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 733
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 733 parsed and accepted for address 00F0
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 734
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 735
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 736
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 736 parsed and accepted for address 00F1
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 737
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 738
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 739
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 739 parsed and accepted for address 00F2
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 740
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 741
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 742
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 742 parsed and accepted for address 00F3
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 743
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 744
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 745
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 745 parsed and accepted for address 00F4
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 746
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 747
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 748
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 748 parsed and accepted for address 00F5
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 749
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 750
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 751
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 751 parsed and accepted for address 00F6
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 752
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 753
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 754
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 755
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 755 parsed and accepted for address 00F7
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 756
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 757
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 758
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 758 parsed and accepted for address 00F8
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 759
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 760
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 761
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 762
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 762 parsed and accepted for address 00F9
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 763
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 764
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 765
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 765 parsed and accepted for address 00FA
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 766
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 767
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 768
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 768 parsed and accepted for address 00FB
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 769
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 770
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 771
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 771 parsed and accepted for address 00FC
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 772
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 773
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 774
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 774 parsed and accepted for address 00FD
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 775
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 776
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 777
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 777 parsed and accepted for address 00FE
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 778
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 779
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 780
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 780 parsed and accepted for address 00FF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 781
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 782
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 783
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 783 parsed and accepted for address 0100
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 784
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 785
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 786
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 786 parsed and accepted for address 0101
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 787
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 788
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 789
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 789 parsed and accepted for address 0102
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 790
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 791
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 792
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 792 parsed and accepted for address 0103
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 793
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 794
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 795
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 795 parsed and accepted for address 0104
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 796
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 797
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 798
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 798 parsed and accepted for address 0105
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 799
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 800
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 801
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 801 parsed and accepted for address 0106
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 802
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 803
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 804
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 804 parsed and accepted for address 0107
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 805
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 806
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 807
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 807 parsed and accepted for address 0108
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 808
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 809
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 810
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 810 parsed and accepted for address 0109
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 811
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 812
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 813
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 813 parsed and accepted for address 010A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 814
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 815
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 816
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 816 parsed and accepted for address 010B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 817
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 818
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 819
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 819 parsed and accepted for address 010C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 820
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 821
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 822
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 822 parsed and accepted for address 010D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 823
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 824
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 825
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 825 parsed and accepted for address 010E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 826
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 827
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 828
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 828 parsed and accepted for address 010F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 829
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 830
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 831
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 831 parsed and accepted for address 0110
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 832
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 833
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 834
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 834 parsed and accepted for address 0111
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 835
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 836
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 837
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 837 parsed and accepted for address 0112
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 838
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 839
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 840
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 840 parsed and accepted for address 0113
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 841
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 842
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 843
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 843 parsed and accepted for address 0114
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 844
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 845
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 846
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 846 parsed and accepted for address 0115
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 847
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 848
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 849
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 849 parsed and accepted for address 0116
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 850
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 851
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 852
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 852 parsed and accepted for address 0117
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 853
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 854
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 855
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 855 parsed and accepted for address 0118
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 856
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 857
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 858
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 858 parsed and accepted for address 0119
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 859
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 860
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 861
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 861 parsed and accepted for address 011A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 862
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 863
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 864
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 864 parsed and accepted for address 011B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 865
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 866
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 867
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 867 parsed and accepted for address 011C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 868
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 869
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 870
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 870 parsed and accepted for address 011D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 871
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 872
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 873
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 873 parsed and accepted for address 011E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 874
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 875
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 876
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 876 parsed and accepted for address 011F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 877
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 878
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 879
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 879 parsed and accepted for address 0120
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 880
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 881
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 882
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 882 parsed and accepted for address 0121
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 883
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 884
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 885
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 885 parsed and accepted for address 0122
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 886
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 887
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 888
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 888 parsed and accepted for address 0123
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 889
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 890
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 891
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 891 parsed and accepted for address 0124
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 892
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 893
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 894
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 894 parsed and accepted for address 0125
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 895
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 896
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 897
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 897 parsed and accepted for address 0126
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 898
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 899
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 900
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 900 parsed and accepted for address 0127
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 901
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 902
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 903
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 903 parsed and accepted for address 0128
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 904
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 905
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 906
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 906 parsed and accepted for address 0129
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 907
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 908
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 909
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 909 parsed and accepted for address 012A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 910
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 911
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 912
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 912 parsed and accepted for address 012B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 913
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 914
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 915
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 915 parsed and accepted for address 012C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 916
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 917
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 918
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 918 parsed and accepted for address 012D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 919
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 920
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 921
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 921 parsed and accepted for address 012E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 922
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 923
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 924
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 924 parsed and accepted for address 012F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 925
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 926
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 927
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 927 parsed and accepted for address 0130
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 928
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 929
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 930
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 930 parsed and accepted for address 0131
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 931
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 932
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 933
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 933 parsed and accepted for address 0132
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 934
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 935
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 936
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 936 parsed and accepted for address 0133
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 937
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 938
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 939
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 939 parsed and accepted for address 0134
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 940
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 941
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 942
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 942 parsed and accepted for address 0135
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 943
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 944
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 945
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 945 parsed and accepted for address 0136
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 946
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 947
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 948
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 948 parsed and accepted for address 0137
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 949
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 950
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 951
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 951 parsed and accepted for address 0138
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 952
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 953
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 954
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 954 parsed and accepted for address 0139
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 955
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 956
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 957
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 957 parsed and accepted for address 013A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 958
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 959
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 960
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 960 parsed and accepted for address 013B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 961
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 962
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 963
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 963 parsed and accepted for address 013C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 964
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 965
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 966
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 966 parsed and accepted for address 013D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 967
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 968
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 969
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 969 parsed and accepted for address 013E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 970
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 971
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 972
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 972 parsed and accepted for address 013F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 973
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 974
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 975
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 975 parsed and accepted for address 0140
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 976
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 977
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 978
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 978 parsed and accepted for address 0141
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 979
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 980
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 981
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 981 parsed and accepted for address 0142
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 982
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 983
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 984
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 984 parsed and accepted for address 0143
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 985
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 986
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 987
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 987 parsed and accepted for address 0144
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 988
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 989
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 990
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 990 parsed and accepted for address 0145
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 991
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 992
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 993
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 993 parsed and accepted for address 0146
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 994
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 995
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 996
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 996 parsed and accepted for address 0147
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 997
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 998
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 999
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 999 parsed and accepted for address 0148
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1000
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1001
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1002
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1002 parsed and accepted for address 0149
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1003
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1004
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1005
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1005 parsed and accepted for address 014A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1006
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1007
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1008
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1008 parsed and accepted for address 014B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1009
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1010
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1011
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1011 parsed and accepted for address 014C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1012
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1013
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1014
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1014 parsed and accepted for address 014D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1015
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1016
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1017
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1017 parsed and accepted for address 014E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1018
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1019
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1020
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1020 parsed and accepted for address 014F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1021
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1022
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1023
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1023 parsed and accepted for address 0150
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1024
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1025
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1026
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1026 parsed and accepted for address 0151
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1027
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1028
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1029
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1029 parsed and accepted for address 0152
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1030
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1031
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1032
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1032 parsed and accepted for address 0153
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1033
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1034
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1035
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1035 parsed and accepted for address 0154
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1036
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1037
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1038
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1038 parsed and accepted for address 0155
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1039
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1040
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1041
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1041 parsed and accepted for address 0156
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1042
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1043
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1044
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1044 parsed and accepted for address 0157
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1045
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1046
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1047
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1047 parsed and accepted for address 0158
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1048
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1049
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1050
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1050 parsed and accepted for address 0159
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1051
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1052
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1053
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1053 parsed and accepted for address 015A
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1054
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1055
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1056
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1056 parsed and accepted for address 015B
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1057
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1058
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1059
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1059 parsed and accepted for address 015C
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1060
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1061
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1062
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1062 parsed and accepted for address 015D
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1063
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1064
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1065
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1065 parsed and accepted for address 015E
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1066
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1067
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1068
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1068 parsed and accepted for address 015F
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1069
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1070
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1071
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1072
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1073
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 288: report: init_wordmemory(): line 1073 parsed and accepted for address 01FF
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1074
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 259: report: init_wordmemory(): parsing line 1075
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 301: report: init_wordmemory(): 349 total lines parsed and accepted from file ../am9080/prom/microcode.mif
INFO:Xst:1749 - "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd" line 302: report: init_wordmemory(): 726 total lines parsed and ignored from file ../am9080/prom/microcode.mif
Entity <rom512x56> analyzed. Unit <rom512x56> generated.

Analyzing Entity <Am25LS374> in library <work> (Architecture <Behavioral>).
Entity <Am25LS374> analyzed. Unit <Am25LS374> generated.

Analyzing Entity <Am25LS157> in library <work> (Architecture <Behavioral>).
Entity <Am25LS157> analyzed. Unit <Am25LS157> generated.

Analyzing Entity <Am25LS153> in library <work> (Architecture <Behavioral>).
Entity <Am25LS153> analyzed. Unit <Am25LS153> generated.

Analyzing Entity <am2901c> in library <work> (Architecture <Behavioral>).
Entity <am2901c> analyzed. Unit <am2901c> generated.

Analyzing Entity <Am25LS257> in library <work> (Architecture <Behavioral>).
Entity <Am25LS257> analyzed. Unit <Am25LS257> generated.

Analyzing Entity <Am82S62> in library <work> (Architecture <Behavioral>).
Entity <Am82S62> analyzed. Unit <Am82S62> generated.

Analyzing Entity <Am2920> in library <work> (Architecture <Behavioral>).
Entity <Am2920> analyzed. Unit <Am2920> generated.

Analyzing Entity <Am2918> in library <work> (Architecture <Behavioral>).
Entity <Am2918> analyzed. Unit <Am2918> generated.

Analyzing Entity <Am25139> in library <work> (Architecture <Behavioral>).
Entity <Am25139> analyzed. Unit <Am25139> generated.

Analyzing Entity <debugtracer> in library <work> (Architecture <Behavioral>).
Entity <debugtracer> analyzed. Unit <debugtracer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rom1k>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/rom1k.vhd".
    Found 2048x8-bit ROM for signal <D$rom0000> created at line 50.
    Found 8-bit tristate buffer for signal <D>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 Tristate(s).
Unit <rom1k> synthesized.


Synthesizing Unit <debugtracer>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/debugtracer.vhd".
WARNING:Xst:1780 - Signal <tr_on> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tr_off> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tr_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <char_hex$rom0000> created at line 176.
    Found 8-bit up counter for signal <counter>.
    Found 5-bit register for signal <reg_sel>.
    Found 1-bit register for signal <trace>.
    Found 1-bit register for signal <trace_enable>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <debugtracer> synthesized.


Synthesizing Unit <sn74hc4040>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/sn74hc4040.vhd".
    Found 12-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <sn74hc4040> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/debouncer.vhd".
WARNING:Xst:1780 - Signal <debounced> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <all0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <shifter>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <uart_par2ser>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/uart_par2ser.vhd".
    Found 4-bit up counter for signal <bitSel>.
    Found 8-bit register for signal <char>.
    Found 1-bit xor9 for signal <parity>.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <uart_par2ser> synthesized.


Synthesizing Unit <uart_ser2par>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/uart_ser2par.vhd".
    Found 1-bit register for signal <ready>.
    Found 9-bit register for signal <data>.
    Found 1-bit xor9 for signal <parity>.
    Found 44-bit register for signal <sr>.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <uart_ser2par> synthesized.


Synthesizing Unit <Am25LS377>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS377.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Am25LS377> synthesized.


Synthesizing Unit <rom256x12>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom256x12.vhd".
    Found 256x12-bit ROM for signal <data$rom0000> created at line 252.
    Summary:
	inferred   1 ROM(s).
Unit <rom256x12> synthesized.


Synthesizing Unit <Am2909x12>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/am2909-12.vhd".
    Found 12-bit register for signal <AR>.
    Found 12-bit register for signal <PC>.
    Found 14-bit adder for signal <res$add0000> created at line 80.
    Found 12-bit register for signal <STK0>.
    Found 12-bit register for signal <STK1>.
    Found 12-bit register for signal <STK2>.
    Found 12-bit register for signal <STK3>.
    Found 12-bit 4-to-1 multiplexer for signal <XX>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 Multiplexer(s).
Unit <Am2909x12> synthesized.


Synthesizing Unit <Am2922>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/Am2922.vhd".
WARNING:Xst:1780 - Signal <muxen> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <y>.
    Found 4-bit register for signal <q>.
    Found 1-bit xor2 for signal <y$xor0000> created at line 57.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <Am2922> synthesized.


Synthesizing Unit <rom32x8>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom32x8.vhd".
    Found 16x5-bit ROM for signal <data$rom0000> created at line 64.
    Summary:
	inferred   1 ROM(s).
Unit <rom32x8> synthesized.


Synthesizing Unit <rom512x56>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/rom512x56.vhd".
    Found 512x56-bit ROM for signal <data$rom0000> created at line 309.
    Summary:
	inferred   1 ROM(s).
Unit <rom512x56> synthesized.


Synthesizing Unit <Am25LS374>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS374.vhd".
    Found 8-bit tristate buffer for signal <y>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <Am25LS374> synthesized.


Synthesizing Unit <Am25LS157>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS157.vhd".
Unit <Am25LS157> synthesized.


Synthesizing Unit <Am25LS153>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS153.vhd".
WARNING:Xst:647 - Input <n2G> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <in1$mux0000> created at line 48.
    Found 1-bit 4-to-1 multiplexer for signal <in2$mux0000> created at line 49.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Am25LS153> synthesized.


Synthesizing Unit <am2901c>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/Am2901c.vhd".
WARNING:Xst:646 - Signal <f1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 16x4-bit dual-port RAM <Mram_ram_ren> for signal <ram>.
WARNING:Xst:737 - Found 4-bit latch for signal <b_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <a_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit tristate buffer for signal <y>.
    Found 1-bit tristate buffer for signal <ram0>.
    Found 1-bit tristate buffer for signal <ram3>.
    Found 1-bit xor2 for signal <ovr>.
    Found 1-bit tristate buffer for signal <qs0>.
    Found 1-bit tristate buffer for signal <qs3>.
    Found 6-bit 8-to-1 multiplexer for signal <f1>.
    Found 6-bit adder for signal <f1$addsub0000>.
    Found 6-bit xor2 for signal <f1$xor0000> created at line 155.
    Found 4-bit register for signal <q>.
    Found 4-bit 8-to-1 multiplexer for signal <s>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <am2901c> synthesized.


Synthesizing Unit <Am25LS257>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25LS257.vhd".
    Found 4-bit tristate buffer for signal <y>.
    Summary:
	inferred   4 Tristate(s).
Unit <Am25LS257> synthesized.


Synthesizing Unit <Am82S62>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am82S62.vhd".
    Found 1-bit xor8 for signal <odd_internal>.
    Summary:
	inferred   1 Xor(s).
Unit <Am82S62> synthesized.


Synthesizing Unit <Am2920>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/Am2920.vhd".
    Found 8-bit tristate buffer for signal <y>.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <Am2920> synthesized.


Synthesizing Unit <Am2918>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am29XX/Am2918.vhd".
    Found 4-bit register for signal <o>.
    Found 4-bit tristate buffer for signal <y>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Tristate(s).
Unit <Am2918> synthesized.


Synthesizing Unit <Am25139>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am25139.vhd".
    Found 1-of-4 decoder for signal <nY1>.
    Found 1-of-4 decoder for signal <nY2>.
    Summary:
	inferred   2 Decoder(s).
Unit <Am25139> synthesized.


Synthesizing Unit <clockgen>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/clockgen.vhd".
WARNING:Xst:1780 - Signal <prescale_3200> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_25M<11:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_25M<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_2048<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_2048<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_2048<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq_2048<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <freq_1600> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <freq3200> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 8-to-1 multiplexer for signal <cpu_clk>.
    Found 1-bit register for signal <baudrate_x8>.
    Found 1-bit register for signal <freq4096>.
    Found 16-bit down counter for signal <prescale_4096>.
    Found 16-bit down counter for signal <prescale_baud>.
    Found 5-bit register for signal <ss_ring>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clockgen> synthesized.


Synthesizing Unit <debouncer8channel>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/debouncer8channel.vhd".
Unit <debouncer8channel> synthesized.


Synthesizing Unit <uart>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/uart.vhd".
WARNING:Xst:1780 - Signal <rdr_ok> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <err_parity> equivalent to <err_frame> has been removed
    Found 8-bit tristate buffer for signal <D>.
    Found 8-bit register for signal <control>.
    Found 1-bit register for signal <err_frame>.
    Found 1-bit register for signal <err_overrun>.
    Found 1-bit 4-to-1 multiplexer for signal <int_rxdclk>.
    Found 1-bit 4-to-1 multiplexer for signal <int_txdclk>.
    Found 1-bit register for signal <rdrf>.
    Found 6-bit up counter for signal <rxdcnt>.
    Found 6-bit up counter for signal <txdcnt>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <uart> synthesized.


Synthesizing Unit <simpleram>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/simpleram.vhd".
    Found 8-bit tristate buffer for signal <D>.
    Summary:
	inferred   8 Tristate(s).
Unit <simpleram> synthesized.


Synthesizing Unit <Am9080a>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/Am9080/Am9080a.vhd".
WARNING:Xst:646 - Signal <u121_pin5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pl<53:42>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pl<38>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pl<36:34>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <is_debug_register_mode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8x4-bit ROM for signal <am2901_dbg_sel>.
    Summary:
	inferred   1 ROM(s).
Unit <Am9080a> synthesized.


Synthesizing Unit <sys9080>.
    Related source file is "C:/Users/zoltanp/Documents/HexCalc/sys9080/spartan3e/sys9080.vhd".
WARNING:Xst:2565 - Inout <J2<2>> is never assigned.
WARNING:Xst:2565 - Inout <J2<3>> is never assigned.
WARNING:Xst:2565 - Inout <J1<0>> is never assigned.
WARNING:Xst:2565 - Inout <J1<3>> is never assigned.
WARNING:Xst:646 - Signal <showsegments> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rot_delayed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rot_add> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <nPort1Enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <nPort0Enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nMonRomEnable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nBootRomEnable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nACIA1Enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <led_bus> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq64Hz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <freq128Hz> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cpu_debug_bus> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
WARNING:Xst:646 - Signal <control_bus<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <baudrate<11:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <baudrate<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <audio_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IntE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HoldAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <continue>.
    Found 8-bit tristate buffer for signal <data_bus>.
    Found 4-bit register for signal <reset_delay>.
    Found 1-bit xor2 for signal <rot_changed>.
    Found 8-bit up counter for signal <rot_cnt>.
    Found 1-bit register for signal <rts1_delay>.
    Found 1-bit xor2 for signal <rts1_pulse>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <sys9080> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x4-bit dual-port RAM                                : 8
# ROMs                                                 : 6
 16x5-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
 256x12-bit ROM                                        : 1
 512x56-bit ROM                                        : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 14-bit adder                                          : 1
 6-bit adder                                           : 4
# Counters                                             : 10
 12-bit up counter                                     : 3
 16-bit down counter                                   : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 178
 1-bit register                                        : 143
 12-bit register                                       : 6
 4-bit register                                        : 9
 44-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 17
 9-bit register                                        : 1
# Latches                                              : 8
 4-bit latch                                           : 8
# Multiplexers                                         : 16
 1-bit 4-to-1 multiplexer                              : 6
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 4-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 4
 6-bit 8-to-1 multiplexer                              : 4
# Decoders                                             : 2
 1-of-4 decoder                                        : 2
# Tristates                                            : 43
 1-bit tristate buffer                                 : 18
 4-bit tristate buffer                                 : 8
 8-bit tristate buffer                                 : 17
# Xors                                                 : 15
 1-bit xor2                                            : 8
 1-bit xor8                                            : 1
 1-bit xor9                                            : 2
 6-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram1k.ngc>.
Loading core <ram1k> for timing and area information for instance <inner_ram>.
WARNING:Xst:1290 - Hierarchical block <u111> is unconnected in block <cpu>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch shifter_0 hinder the constant cleaning in the block channel_generate[0].di.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch shifter_0 hinder the constant cleaning in the block channel_generate[1].di.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch shifter_0 hinder the constant cleaning in the block channel_generate[2].di.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <reg_sel_0> (without init value) has a constant value of 0 in block <tracer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <u121>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <u121>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_3> (without init value) has a constant value of 1 in block <u102>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_2> (without init value) has a constant value of 0 in block <u102>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <o_1> (without init value) has a constant value of 0 in block <u102>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shifter_0> (without init value) has a constant value of 0 in block <channel_generate[5].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shifter_0> (without init value) has a constant value of 0 in block <channel_generate[4].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shifter_0> (without init value) has a constant value of 0 in block <channel_generate[3].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_1> (without init value) has a constant value of 0 in block <channel_generate[4].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_1> (without init value) has a constant value of 0 in block <channel_generate[3].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_1> (without init value) has a constant value of 0 in block <channel_generate[5].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_2> (without init value) has a constant value of 0 in block <channel_generate[4].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_2> (without init value) has a constant value of 0 in block <channel_generate[3].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_2> (without init value) has a constant value of 0 in block <channel_generate[5].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_3> (without init value) has a constant value of 0 in block <channel_generate[3].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_3> (without init value) has a constant value of 0 in block <channel_generate[5].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_3> (without init value) has a constant value of 0 in block <channel_generate[4].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_4> (without init value) has a constant value of 0 in block <channel_generate[5].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_4> (without init value) has a constant value of 0 in block <channel_generate[3].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_4> (without init value) has a constant value of 0 in block <channel_generate[4].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_5> (without init value) has a constant value of 0 in block <channel_generate[5].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_5> (without init value) has a constant value of 0 in block <channel_generate[3].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_5> (without init value) has a constant value of 0 in block <channel_generate[4].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_6> (without init value) has a constant value of 0 in block <channel_generate[3].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_6> (without init value) has a constant value of 0 in block <channel_generate[4].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_6> (without init value) has a constant value of 0 in block <channel_generate[5].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_7> (without init value) has a constant value of 0 in block <channel_generate[4].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_7> (without init value) has a constant value of 0 in block <channel_generate[5].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shifter_7> (without init value) has a constant value of 0 in block <channel_generate[3].di>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <u7172>.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <u7172>.
WARNING:Xst:2677 - Node <q_2> of sequential type is unconnected in block <u7172>.
WARNING:Xst:2677 - Node <q_3> of sequential type is unconnected in block <u7172>.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <u51>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <u51>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <u51>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <u51>.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <u121>.
WARNING:Xst:2677 - Node <q_3> of sequential type is unconnected in block <u121>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <u121>.
WARNING:Xst:1290 - Hierarchical block <channel_generate[4].di> is unconnected in block <debounce_btn>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <channel_generate[5].di> is unconnected in block <debounce_btn>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Am9080a>.
INFO:Xst:3044 - The ROM <mapper_rom/Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <u1516/q>.
INFO:Xst:3225 - The RAM <mapper_rom/Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <pl<55>>        | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DBUS>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instruction_startaddress> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Am9080a> synthesized (advanced).

Synthesizing (advanced) Unit <am2901c>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <b>             |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     addrB          | connected to signal <debug_regsel>  |          |
    |     doB            | connected to signal <debug_regval>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <b>             |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     addrB          | connected to signal <a>             |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <am2901c> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x4-bit dual-port distributed RAM                    : 8
 256x12-bit single-port block RAM                      : 1
# ROMs                                                 : 5
 16x5-bit ROM                                          : 1
 16x8-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
 512x56-bit ROM                                        : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 5
 14-bit adder                                          : 1
 6-bit adder                                           : 4
# Counters                                             : 10
 12-bit up counter                                     : 3
 16-bit down counter                                   : 2
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 445
 Flip-Flops                                            : 445
# Latches                                              : 8
 4-bit latch                                           : 8
# Multiplexers                                         : 27
 1-bit 4-to-1 multiplexer                              : 18
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 4
 6-bit 8-to-1 multiplexer                              : 4
# Decoders                                             : 2
 1-of-4 decoder                                        : 2
# Xors                                                 : 15
 1-bit xor2                                            : 8
 1-bit xor8                                            : 1
 1-bit xor9                                            : 2
 6-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clockgen/cnt_5> of sequential type is unconnected in block <clockgen>.
WARNING:Xst:2677 - Node <clockgen/cnt_6> of sequential type is unconnected in block <clockgen>.
WARNING:Xst:2677 - Node <clockgen/cnt_7> of sequential type is unconnected in block <clockgen>.
WARNING:Xst:2677 - Node <clockgen/cnt_8> of sequential type is unconnected in block <clockgen>.
WARNING:Xst:2677 - Node <clockgen/cnt_9> of sequential type is unconnected in block <clockgen>.
WARNING:Xst:2677 - Node <clockgen/cnt_10> of sequential type is unconnected in block <clockgen>.
WARNING:Xst:2677 - Node <clockgen/cnt_11> of sequential type is unconnected in block <clockgen>.
WARNING:Xst:2040 - Unit sys9080: 8 multi-source signals are replaced by logic (pull-up yes): data_bus<0>, data_bus<1>, data_bus<2>, data_bus<3>, data_bus<4>, data_bus<5>, data_bus<6>, data_bus<7>.
WARNING:Xst:2042 - Unit rom1k: 8 internal tristates are replaced by logic (pull-up yes): D<0>, D<1>, D<2>, D<3>, D<4>, D<5>, D<6>, D<7>.
WARNING:Xst:2042 - Unit simpleram: 8 internal tristates are replaced by logic (pull-up yes): D<0>, D<1>, D<2>, D<3>, D<4>, D<5>, D<6>, D<7>.
WARNING:Xst:2042 - Unit uart: 8 internal tristates are replaced by logic (pull-up yes): D<0>, D<1>, D<2>, D<3>, D<4>, D<5>, D<6>, D<7>.
WARNING:Xst:2042 - Unit am2901c: 8 internal tristates are replaced by logic (pull-up yes): qs0, qs3, ram0, ram3, y<0>, y<1>, y<2>, y<3>.
WARNING:Xst:2042 - Unit Am2918: 4 internal tristates are replaced by logic (pull-up yes): y<0>, y<1>, y<2>, y<3>.
WARNING:Xst:2042 - Unit Am2920: 8 internal tristates are replaced by logic (pull-up yes): y<0>, y<1>, y<2>, y<3>, y<4>, y<5>, y<6>, y<7>.
WARNING:Xst:2042 - Unit Am25LS257: 4 internal tristates are replaced by logic (pull-up yes): y<0>, y<1>, y<2>, y<3>.
WARNING:Xst:2042 - Unit Am25LS374: 8 internal tristates are replaced by logic (pull-up yes): y<0>, y<1>, y<2>, y<3>, y<4>, y<5>, y<6>, y<7>.
WARNING:Xst:2041 - Unit Am2922: 1 internal tristate is replaced by logic (pull-up yes): y.
WARNING:Xst:1710 - FF/Latch <cpu/u102/o_1> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/u102/o_2> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/u102/o_3> (without init value) has a constant value of 1 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/u121/q_0> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/u121/q_2> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <acia0/control_5> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <acia0/control_6> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <acia0/control_7> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u111/q_0> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u111/q_1> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u111/q_2> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u111/q_3> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u111/q_4> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u111/q_5> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u111/q_6> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u111/q_7> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u7172/q_0> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u7172/q_1> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u7172/q_2> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u7172/q_3> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u51/q_4> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u51/q_5> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u51/q_6> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u51/q_7> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u121/q_1> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u121/q_3> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u121/q_7> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u1516/q_7> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u1516/q_6> of sequential type is unconnected in block <sys9080>.
INFO:Xst:2261 - The FF/Latch <cpu/u8474/q_0> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u8475/q_0> 
INFO:Xst:2261 - The FF/Latch <cpu/u8474/q_1> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u8475/q_1> 
INFO:Xst:2261 - The FF/Latch <cpu/u8474/q_2> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u8475/q_2> 
INFO:Xst:2261 - The FF/Latch <cpu/u8474/q_3> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u8475/q_3> 

Optimizing unit <sys9080> ...

Optimizing unit <debugtracer> ...

Optimizing unit <debouncer> ...

Optimizing unit <uart_par2ser> ...

Optimizing unit <uart_ser2par> ...

Optimizing unit <Am2909x12> ...

Optimizing unit <clockgen> ...

Optimizing unit <debouncer8channel> ...
WARNING:Xst:1426 - The value init of the FF/Latch debounce_sw/channel_generate[0].di/shifter_0 hinder the constant cleaning in the block sys9080.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch debounce_sw/channel_generate[1].di/shifter_0 hinder the constant cleaning in the block sys9080.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch debounce_sw/channel_generate[2].di/shifter_0 hinder the constant cleaning in the block sys9080.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <tracer/reg_sel_0> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debounce_btn/channel_generate[4].di/shifter_0> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debounce_sw/channel_generate[3].di/shifter_0> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <debounce_btn/channel_generate[5].di/shifter_0> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[4].di/shifter_1> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_sw/channel_generate[3].di/shifter_1> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[5].di/shifter_1> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[4].di/shifter_2> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_sw/channel_generate[3].di/shifter_2> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[5].di/shifter_2> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_sw/channel_generate[3].di/shifter_3> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[5].di/shifter_3> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[4].di/shifter_3> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[5].di/shifter_4> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[4].di/shifter_4> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_sw/channel_generate[3].di/shifter_4> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[5].di/shifter_5> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[4].di/shifter_5> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_sw/channel_generate[3].di/shifter_5> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[5].di/shifter_6> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[4].di/shifter_6> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_sw/channel_generate[3].di/shifter_6> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[4].di/shifter_7> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_btn/channel_generate[5].di/shifter_7> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debounce_sw/channel_generate[3].di/shifter_7> (without init value) has a constant value of 0 in block <sys9080>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK3_11> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK3_10> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK3_9> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/PC_11> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/PC_10> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/PC_9> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK2_11> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK2_10> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK2_9> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK1_11> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK1_10> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK1_9> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK0_11> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK0_10> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/STK0_9> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/AR_11> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/AR_10> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <cpu/u21u22u23/AR_9> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_11> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_10> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_9> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_8> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_7> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_6> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_5> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_4> of sequential type is unconnected in block <sys9080>.
WARNING:Xst:2677 - Node <clocks/baudgen/cnt_3> of sequential type is unconnected in block <sys9080>.

Mapping all equations...
WARNING:Xst:2170 - Unit sys9080 : the following signal(s) form a combinatorial loop: N1027, N1086, cpu/am2901_y<0>, cpu/u33/f1<1>, cpu/u33/r<0>, N1056, cpu/u43/f1_mux0001<1>, cpu/u43/q_mux0000<1>, cpu/u43/f1<1>, cpu/u43/r<0>, cpu/am2901_y<8>, cpu/u43/Madd_f1_addsub0000_lut<1>, cpu/u43/f1_addsub0000<1>, cpu/u33/i<5>14.
WARNING:Xst:2170 - Unit sys9080 : the following signal(s) form a combinatorial loop: cpu/u43/Madd_f1_addsub0000_cy<4>, cpu/am2901_y<9>, cpu/u44/Madd_f1_addsub0000_cy<4>, N1070, cpu/u44/Madd_f1_addsub0000_cy<1>, cpu/u33/f1<2>, cpu/u43/Madd_f1_addsub0000_lut<2>, cpu/u33/f1_mux0000<0>_mand1, cpu/u43/Madd_f1_addsub0000_cy<2>, N1084, cpu/u33/Madd_f1_addsub0000_cy<0>, cpu/u43/f1_mux0001<2>, cpu/u43/q_mux0000<2>, cpu/u44/Madd_f1_addsub0000_cy<2>, cpu/u43/f1<2>, cpu/u43/r<1>, cpu/u33/f1_addsub0000<2>, cpu/u64/y_internal<1>, cpu/u43/Madd_f1_addsub0000_cy<3>, cpu/u44/f1_mux0000<0>_mand1, cpu/u33/Madd_f1_addsub0000_cy<1>, cpu/am2901_c3, cpu/u44/Madd_f1_addsub0000_cy<3>, cpu/u44/Madd_f1_addsub0000_cy<0>.
WARNING:Xst:2170 - Unit sys9080 : the following signal(s) form a combinatorial loop: cpu/u33/f1_mux0001<3>, cpu/u33/f1<3>, cpu/u33/r<2>, N1098, cpu/u33/Madd_f1_addsub0000_lut<3>, cpu/am2901_y<10>, cpu/u43/q_mux0000<3>, cpu/u43/f1<3>, cpu/u43/r<2>, cpu/u33/f1_addsub0000<3>, N1082, N1068, cpu/am2901_y<2>.
WARNING:Xst:2170 - Unit sys9080 : the following signal(s) form a combinatorial loop: cpu/u33/f1_mux0001<4>, cpu/u33/f1<4>, N1066, cpu/u33/r<3>, cpu/am2901_y<3>, cpu/u43/q_mux0000<4>, cpu/u43/f1<4>, cpu/u43/r<3>, cpu/u33/f1_addsub0000<4>, N1080, cpu/am2901_y<11>, cpu/u33/Madd_f1_addsub0000_lut<4>, N1096.
WARNING:Xst:2170 - Unit sys9080 : the following signal(s) form a combinatorial loop: cpu/am2901_f15, cpu/u34/Madd_f1_addsub0000_cy<2>, cpu/u43/_mux0000<1>3, cpu/u34/f1_mux0001<1>, cpu/u34/f1<1>, N1058, cpu/u34/f1_addsub0000<4>, cpu/u34/r<0>, cpu/u44/f1<4>, cpu/u44/r<3>, cpu/u34/Madd_f1_addsub0000_cy<3>, cpu/am2901_y<4>, N1078, cpu/am2901_y<15>, cpu/u34/Madd_f1_addsub0000_lut<1>, cpu/u34/f1_addsub0000<1>, N1072, cpu/u44/f1<1>, cpu/u44/r<0>, N1094, cpu/u43/_mux0000<1>20, cpu/u34/Madd_f1_addsub0000_cy<1>, cpu/u43/_mux0000<1>, cpu/am2901_y<12>, N1064.
WARNING:Xst:2170 - Unit sys9080 : the following signal(s) form a combinatorial loop: cpu/u34/Madd_f1_addsub0000_lut<2>, N1092, cpu/am2901_y<13>, N1062, cpu/u34/f1_mux0001<2>, cpu/u34/f1<2>, cpu/u34/r<1>, cpu/u34/f1_addsub0000<2>, cpu/u44/q_mux0000<2>, cpu/u44/f1<2>, cpu/u44/r<1>, N1076, cpu/am2901_y<5>.
WARNING:Xst:2170 - Unit sys9080 : the following signal(s) form a combinatorial loop: cpu/u34/f1_mux0001<3>, cpu/u34/f1<3>, N1060, cpu/am2901_y<6>, cpu/u34/r<2>, N1074, cpu/u34/Madd_f1_addsub0000_lut<3>, cpu/am2901_y<14>, cpu/u34/f1_addsub0000<3>, cpu/u44/q_mux0000<3>, cpu/u44/f1<3>, cpu/u44/r<2>, N1090.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <debounce_sw/channel_generate[0].di/shifter_0> in Unit <sys9080> is equivalent to the following 2 FFs/Latches, which will be removed : <debounce_sw/channel_generate[1].di/shifter_0> <debounce_sw/channel_generate[2].di/shifter_0> 
INFO:Xst:2261 - The FF/Latch <cpu/u8182/q_0> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u21u22u23/AR_0> 
INFO:Xst:2261 - The FF/Latch <cpu/u8182/q_1> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u21u22u23/AR_1> 
INFO:Xst:2261 - The FF/Latch <cpu/u8182/q_2> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u21u22u23/AR_2> 
INFO:Xst:2261 - The FF/Latch <cpu/u8182/q_3> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u21u22u23/AR_3> 
INFO:Xst:2261 - The FF/Latch <cpu/u8182/q_4> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u21u22u23/AR_4> 
INFO:Xst:2261 - The FF/Latch <cpu/u8182/q_6> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u21u22u23/AR_6> 
INFO:Xst:2261 - The FF/Latch <cpu/u8182/q_7> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u21u22u23/AR_7> 
INFO:Xst:2261 - The FF/Latch <cpu/u8182/q_5> in Unit <sys9080> is equivalent to the following FF/Latch, which will be removed : <cpu/u21u22u23/AR_5> 
INFO:Xst:2261 - The FF/Latch <debounce_sw/channel_generate[0].di/shifter_1> in Unit <sys9080> is equivalent to the following 2 FFs/Latches, which will be removed : <debounce_sw/channel_generate[1].di/shifter_1> <debounce_sw/channel_generate[2].di/shifter_1> 
INFO:Xst:2261 - The FF/Latch <debounce_sw/channel_generate[0].di/shifter_2> in Unit <sys9080> is equivalent to the following 2 FFs/Latches, which will be removed : <debounce_sw/channel_generate[1].di/shifter_2> <debounce_sw/channel_generate[2].di/shifter_2> 
INFO:Xst:2261 - The FF/Latch <debounce_sw/channel_generate[0].di/shifter_3> in Unit <sys9080> is equivalent to the following 2 FFs/Latches, which will be removed : <debounce_sw/channel_generate[1].di/shifter_3> <debounce_sw/channel_generate[2].di/shifter_3> 
INFO:Xst:2261 - The FF/Latch <debounce_sw/channel_generate[0].di/shifter_4> in Unit <sys9080> is equivalent to the following 2 FFs/Latches, which will be removed : <debounce_sw/channel_generate[1].di/shifter_4> <debounce_sw/channel_generate[2].di/shifter_4> 
INFO:Xst:2261 - The FF/Latch <debounce_sw/channel_generate[0].di/shifter_5> in Unit <sys9080> is equivalent to the following 2 FFs/Latches, which will be removed : <debounce_sw/channel_generate[1].di/shifter_5> <debounce_sw/channel_generate[2].di/shifter_5> 
INFO:Xst:2261 - The FF/Latch <debounce_sw/channel_generate[0].di/shifter_6> in Unit <sys9080> is equivalent to the following 2 FFs/Latches, which will be removed : <debounce_sw/channel_generate[1].di/shifter_6> <debounce_sw/channel_generate[2].di/shifter_6> 
INFO:Xst:2261 - The FF/Latch <debounce_sw/channel_generate[0].di/shifter_7> in Unit <sys9080> is equivalent to the following 2 FFs/Latches, which will be removed : <debounce_sw/channel_generate[1].di/shifter_7> <debounce_sw/channel_generate[2].di/shifter_7> 
Found area constraint ratio of 100 (+ 5) on block sys9080, actual ratio is 45.

Final Macro Processing ...

Processing Unit <sys9080> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <clocks/ss_ring_4> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <sys9080> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 429
 Flip-Flops                                            : 429

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sys9080.ngr
Top Level Output File Name         : sys9080
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 4532
#      GND                         : 2
#      INV                         : 54
#      LUT1                        : 33
#      LUT2                        : 161
#      LUT2_L                      : 1
#      LUT3                        : 387
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 2824
#      LUT4_D                      : 14
#      LUT4_L                      : 3
#      MUXCY                       : 92
#      MUXF5                       : 592
#      MUXF6                       : 171
#      MUXF7                       : 78
#      MUXF8                       : 24
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 461
#      FD                          : 82
#      FDC                         : 31
#      FDCE                        : 47
#      FDCP                        : 88
#      FDCPE                       : 4
#      FDE                         : 62
#      FDE_1                       : 1
#      FDP                         : 50
#      FDPE                        : 3
#      FDR                         : 21
#      FDS                         : 40
#      LD                          : 32
# RAMS                             : 34
#      RAM16X1D                    : 32
#      RAMB16_S18                  : 1
#      RAMB16_S9_S9                : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 13
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1872  out of   4656    40%  
 Number of Slice Flip Flops:            461  out of   9312     4%  
 Number of 4 input LUTs:               3543  out of   9312    38%  
    Number used as logic:              3479
    Number used as RAMs:                 64
 Number of IOs:                          28
 Number of bonded IOBs:                  24  out of    232    10%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                              | Clock buffer(FF name)                                                                                                             | Load  |
----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
cpu_clk(clocks/Mmux_cpu_clk_2_f6:O)                       | NONE(*)(rts1_delay)                                                                                                               | 17    |
rts1_pulse(Mxor_rts1_pulse_Result1:O)                     | NONE(*)(continue)                                                                                                                 | 1     |
rot_changed(Mxor_rot_changed_Result1:O)                   | NONE(*)(rot_cnt_0)                                                                                                                | 8     |
ram/inner_ram/N1                                          | NONE(ram/inner_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram)| 1     |
clocks/baudgen/cnt_2                                      | NONE(acia0/txdcnt_5)                                                                                                              | 14    |
clocks/baudgen/cnt_0                                      | NONE(acia0/rxdcnt_5)                                                                                                              | 6     |
acia0/receiver/ready                                      | NONE(acia0/err_overrun)                                                                                                           | 3     |
trace_clk1(trace_clk1:O)                                  | BUFG(*)(cpu/u43/a_latch_0)                                                                                                        | 233   |
acia0/sender/bitClk(acia0/sender/bitClk89:O)              | NONE(*)(acia0/sender/bitSel_3)                                                                                                    | 12    |
acia0/receiver/frame_valid(acia0/receiver/frame_valid58:O)| NONE(*)(acia0/receiver/data_8)                                                                                                    | 9     |
acia0/int_rxdclk1(acia0/Mmux_int_rxdclk3:O)               | BUFG(*)(acia0/receiver/sr_43)                                                                                                     | 45    |
CLK_50MHZ                                                 | BUFGP                                                                                                                             | 39    |
clocks/freq4096                                           | NONE(clocks/powergen/cnt_11)                                                                                                      | 12    |
clocks/baudrate_x8                                        | NONE(clocks/baudgen/cnt_2)                                                                                                        | 3     |
clocks/ss_clk(clocks/ss_clk1:O)                           | NONE(*)(clocks/ss_ring_2)                                                                                                         | 5     |
clocks/powergen/cnt_01                                    | BUFG                                                                                                                              | 88    |
----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Control Signal                                                                                                 | Buffer(FF name)                                    | Load  |
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
IntReq(XST_GND:G)                                                                                              | NONE(cpu/u10304/q_0)                               | 44    |
acia0/reset_receiver(acia0/reset_receiver:O)                                                                   | NONE(acia0/receiver/sr_0)                          | 44    |
ROT_CENTER                                                                                                     | IBUF                                               | 29    |
Reset(debounce_sw/channel_generate[2].di/shifter_7_and00011:O)                                                 | NONE(acia0/control_0)                              | 14    |
Ready(tracer/ready1_INV_0:O)                                                                                   | NONE(tracer/counter_0)                             | 8     |
debounce_btn/channel_generate[0].di/shifter_7_and0000(debounce_btn/channel_generate[0].di/shifter_7_and00001:O)| NONE(debounce_btn/channel_generate[0].di/shifter_0)| 8     |
debounce_btn/channel_generate[0].di/shifter_7_and0001(debounce_btn/channel_generate[0].di/shifter_7_and00011:O)| NONE(debounce_btn/channel_generate[0].di/shifter_0)| 8     |
debounce_btn/channel_generate[1].di/shifter_7_and0000(debounce_btn/channel_generate[1].di/shifter_7_and00001:O)| NONE(debounce_btn/channel_generate[1].di/shifter_0)| 8     |
debounce_btn/channel_generate[1].di/shifter_7_and0001(debounce_btn/channel_generate[1].di/shifter_7_and00011:O)| NONE(debounce_btn/channel_generate[1].di/shifter_0)| 8     |
debounce_btn/channel_generate[2].di/shifter_7_and0000(debounce_btn/channel_generate[2].di/shifter_7_and00001:O)| NONE(debounce_btn/channel_generate[2].di/shifter_0)| 8     |
debounce_btn/channel_generate[2].di/shifter_7_and0001(debounce_btn/channel_generate[2].di/shifter_7_and00011:O)| NONE(debounce_btn/channel_generate[2].di/shifter_0)| 8     |
debounce_btn/channel_generate[3].di/shifter_7_and0000(debounce_btn/channel_generate[3].di/shifter_7_and00001:O)| NONE(debounce_btn/channel_generate[3].di/shifter_0)| 8     |
debounce_btn/channel_generate[3].di/shifter_7_and0001(debounce_btn/channel_generate[3].di/shifter_7_and00011:O)| NONE(debounce_btn/channel_generate[3].di/shifter_0)| 8     |
debounce_btn/channel_generate[6].di/shifter_7_and0000(debounce_btn/channel_generate[6].di/shifter_7_and00001:O)| NONE(debounce_btn/channel_generate[6].di/shifter_0)| 8     |
debounce_btn/channel_generate[6].di/shifter_7_and0001(debounce_btn/channel_generate[6].di/shifter_7_and00011:O)| NONE(debounce_btn/channel_generate[6].di/shifter_0)| 8     |
debounce_btn/channel_generate[7].di/shifter_7_and0000(debounce_btn/channel_generate[7].di/shifter_7_and00001:O)| NONE(debounce_btn/channel_generate[7].di/shifter_0)| 8     |
debounce_btn/channel_generate[7].di/shifter_7_and0001(debounce_btn/channel_generate[7].di/shifter_7_and00011:O)| NONE(debounce_btn/channel_generate[7].di/shifter_0)| 8     |
debounce_sw/channel_generate[4].di/shifter_7_and0000(debounce_sw/channel_generate[4].di/shifter_7_and00001:O)  | NONE(debounce_sw/channel_generate[4].di/shifter_0) | 8     |
debounce_sw/channel_generate[4].di/shifter_7_and0001(debounce_sw/channel_generate[4].di/shifter_7_and00011:O)  | NONE(debounce_sw/channel_generate[4].di/shifter_0) | 8     |
debounce_sw/channel_generate[5].di/shifter_7_and0000(debounce_sw/channel_generate[5].di/shifter_7_and00001:O)  | NONE(debounce_sw/channel_generate[5].di/shifter_0) | 8     |
debounce_sw/channel_generate[5].di/shifter_7_and0001(debounce_sw/channel_generate[5].di/shifter_7_and00011:O)  | NONE(debounce_sw/channel_generate[5].di/shifter_0) | 8     |
debounce_sw/channel_generate[6].di/shifter_7_and0000(debounce_sw/channel_generate[6].di/shifter_7_and00001:O)  | NONE(debounce_sw/channel_generate[6].di/shifter_0) | 8     |
debounce_sw/channel_generate[6].di/shifter_7_and0001(debounce_sw/channel_generate[6].di/shifter_7_and00011:O)  | NONE(debounce_sw/channel_generate[6].di/shifter_0) | 8     |
debounce_sw/channel_generate[7].di/shifter_7_and0000(debounce_sw/channel_generate[7].di/shifter_7_and00001:O)  | NONE(debounce_sw/channel_generate[7].di/shifter_0) | 8     |
debounce_sw/channel_generate[7].di/shifter_7_and0001(debounce_sw/channel_generate[7].di/shifter_7_and00011:O)  | NONE(debounce_sw/channel_generate[7].di/shifter_0) | 8     |
acia0/reset_sender(acia0/reset_sender1:O)                                                                      | NONE(acia0/sender/bitSel_0)                        | 4     |
acia0/err_overrun_or0000(acia0/err_overrun_or00001:O)                                                          | NONE(acia0/err_frame)                              | 3     |
continue_or0000(continue_or00001:O)                                                                            | NONE(continue)                                     | 1     |
tracer/reg_sel_1_and0000(tracer/reg_sel_1_and00001:O)                                                          | NONE(tracer/reg_sel_1)                             | 1     |
tracer/reg_sel_1_and0001(tracer/reg_sel_1_and00011:O)                                                          | NONE(tracer/reg_sel_1)                             | 1     |
tracer/reg_sel_2_and0000(tracer/reg_sel_2_and00001:O)                                                          | NONE(tracer/reg_sel_2)                             | 1     |
tracer/reg_sel_2_and0001(tracer/reg_sel_2_and00011:O)                                                          | NONE(tracer/reg_sel_2)                             | 1     |
tracer/reg_sel_3_and0000(tracer/reg_sel_3_and00001:O)                                                          | NONE(tracer/reg_sel_3)                             | 1     |
tracer/reg_sel_3_and0001(tracer/reg_sel_3_and00011:O)                                                          | NONE(tracer/reg_sel_3)                             | 1     |
tracer/reg_sel_4_and0000(tracer/reg_sel_4_and00001:O)                                                          | NONE(tracer/reg_sel_4)                             | 1     |
tracer/reg_sel_4_and0001(tracer/reg_sel_4_and00011:O)                                                          | NONE(tracer/reg_sel_4)                             | 1     |
---------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 290.766ns (Maximum Frequency: 3.439MHz)
   Minimum input arrival time before clock: 4.856ns
   Maximum output required time after clock: 28.026ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpu_clk'
  Clock period: 14.601ns (frequency: 68.488MHz)
  Total number of paths / destination ports: 75 / 18
-------------------------------------------------------------------------
Delay:               14.601ns (Levels of Logic = 10)
  Source:            ram/inner_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram (RAM)
  Destination:       tracer/trace (FF)
  Source Clock:      cpu_clk falling
  Destination Clock: cpu_clk falling

  Data Path: ram/inner_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram to tracer/trace
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKA->DOA6    1   2.800   0.499  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram (douta<6>)
     end scope: 'ram/inner_ram'
     LUT3:I1->O            1   0.704   0.595  data_bus<6>LogicTrst122 (data_bus<6>LogicTrst122)
     LUT4:I0->O            5   0.704   0.637  data_bus<6>LogicTrst133 (data_bus<6>)
     LUT4:I3->O            2   0.704   0.622  tracer/hex<2>85 (tracer/hex<2>85)
     LUT3:I0->O            3   0.704   0.706  tracer/hex<2>98 (tracer/hex<2>)
     LUT3:I0->O            4   0.704   0.666  tracer/Mrom_char_hex_rom000041 (tracer/Mrom_char_hex_rom00004)
     LUT4:I1->O            2   0.704   0.482  tracer/char<6> (tracer/char<6>)
     LUT4:I2->O            2   0.704   0.451  tracer/trace_cmp_eq0000_SW0 (N616)
     LUT4:I3->O            1   0.704   0.499  tracer/trace_cmp_eq0000 (tracer/trace_cmp_eq0000)
     LUT4:I1->O            1   0.704   0.000  tracer/trace_mux000359 (tracer/trace_mux0003)
     FDE_1:D                   0.308          tracer/trace
    ----------------------------------------
    Total                     14.601ns (9.444ns logic, 5.157ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rts1_pulse'
  Clock period: 2.470ns (frequency: 404.858MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.470ns (Levels of Logic = 1)
  Source:            continue (FF)
  Destination:       continue (FF)
  Source Clock:      rts1_pulse rising
  Destination Clock: rts1_pulse rising

  Data Path: continue to continue
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.591   0.447  continue (continue)
     INV:I->O              1   0.704   0.420  continue_not00011_INV_0 (continue_not0001)
     FDP:D                     0.308          continue
    ----------------------------------------
    Total                      2.470ns (1.603ns logic, 0.867ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rot_changed'
  Clock period: 3.788ns (frequency: 263.992MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.788ns (Levels of Logic = 8)
  Source:            rot_cnt_1 (FF)
  Destination:       rot_cnt_7 (FF)
  Source Clock:      rot_changed rising
  Destination Clock: rot_changed rising

  Data Path: rot_cnt_1 to rot_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  rot_cnt_1 (rot_cnt_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_rot_cnt_cy<1>_rt (Mcount_rot_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_rot_cnt_cy<1> (Mcount_rot_cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_rot_cnt_cy<2> (Mcount_rot_cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_rot_cnt_cy<3> (Mcount_rot_cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_rot_cnt_cy<4> (Mcount_rot_cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_rot_cnt_cy<5> (Mcount_rot_cnt_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_rot_cnt_cy<6> (Mcount_rot_cnt_cy<6>)
     XORCY:CI->O           1   0.804   0.000  Mcount_rot_cnt_xor<7> (Result<7>)
     FD:D                      0.308          rot_cnt_7
    ----------------------------------------
    Total                      3.788ns (3.166ns logic, 0.622ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/baudgen/cnt_2'
  Clock period: 11.951ns (frequency: 83.675MHz)
  Total number of paths / destination ports: 3801 / 22
-------------------------------------------------------------------------
Delay:               11.951ns (Levels of Logic = 8)
  Source:            tracer/counter_6 (FF)
  Destination:       tracer/counter_7 (FF)
  Source Clock:      clocks/baudgen/cnt_2 rising
  Destination Clock: clocks/baudgen/cnt_2 rising

  Data Path: tracer/counter_6 to tracer/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.591   1.277  tracer/counter_6 (tracer/counter_6)
     LUT4:I0->O            1   0.704   0.000  tracer/hex<2>55_F (N2598)
     MUXF5:I0->O           1   0.321   0.595  tracer/hex<2>55 (tracer/hex<2>55)
     LUT4:I0->O            2   0.704   0.622  tracer/hex<2>85 (tracer/hex<2>85)
     LUT3:I0->O            3   0.704   0.706  tracer/hex<2>98 (tracer/hex<2>)
     LUT3:I0->O            4   0.704   0.666  tracer/Mrom_char_hex_rom000041 (tracer/Mrom_char_hex_rom00004)
     LUT4:I1->O            2   0.704   0.482  tracer/char<6> (tracer/char<6>)
     LUT4:I2->O            2   0.704   0.451  tracer/trace_cmp_eq0000_SW0 (N616)
     LUT4:I3->O            8   0.704   0.757  tracer/counter_not00001 (tracer/counter_not0000)
     FDCE:CE                   0.555          tracer/counter_0
    ----------------------------------------
    Total                     11.951ns (6.395ns logic, 5.556ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/baudgen/cnt_0'
  Clock period: 3.635ns (frequency: 275.103MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               3.635ns (Levels of Logic = 2)
  Source:            acia0/rxdcnt_2 (FF)
  Destination:       acia0/rxdcnt_5 (FF)
  Source Clock:      clocks/baudgen/cnt_0 rising
  Destination Clock: clocks/baudgen/cnt_0 rising

  Data Path: acia0/rxdcnt_2 to acia0/rxdcnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.706  acia0/rxdcnt_2 (acia0/rxdcnt_2)
     LUT4:I0->O            2   0.704   0.622  acia0/Mcount_rxdcnt_cy<3>11 (acia0/Mcount_rxdcnt_cy<3>)
     LUT3:I0->O            1   0.704   0.000  acia0/Mcount_rxdcnt_xor<5>11 (acia0/Result<5>)
     FD:D                      0.308          acia0/rxdcnt_5
    ----------------------------------------
    Total                      3.635ns (2.307ns logic, 1.328ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'acia0/receiver/ready'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            acia0/rdrf (FF)
  Destination:       acia0/err_overrun (FF)
  Source Clock:      acia0/receiver/ready rising
  Destination Clock: acia0/receiver/ready rising

  Data Path: acia0/rdrf to acia0/err_overrun
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  acia0/rdrf (acia0/rdrf)
     FDC:D                     0.308          acia0/err_overrun
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'trace_clk1'
  Clock period: 290.766ns (frequency: 3.439MHz)
  Total number of paths / destination ports: 20632028170 / 541
-------------------------------------------------------------------------
Delay:               145.383ns (Levels of Logic = 142)
  Source:            cpu/u43/a_latch_0 (LATCH)
  Destination:       cpu/u101/o_3 (FF)
  Source Clock:      trace_clk1 falling
  Destination Clock: trace_clk1 rising

  Data Path: cpu/u43/a_latch_0 to cpu/u101/o_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.676   0.535  cpu/u43/a_latch_0 (cpu/u43/a_latch_0)
     LUT4:I3->O            1   0.704   0.000  cpu/u43/Mmux_s_2_f5_G (N1981)
     MUXF5:I1->O           5   0.321   0.808  cpu/u43/Mmux_s_2_f5 (cpu/u43/s<0>1)
     LUT2:I0->O            2   0.704   0.447  cpu/u43/Mxor_f1_xor0000_Result<1>1 (cpu/u43/f1_xor0000<1>)
     INV:I->O              1   0.704   0.455  cpu/u43/Mmux_f1_not0000<1>1_INV_0 (cpu/u43/Mmux_f1_not0000<1>)
     LUT3:I2->O            1   0.704   0.000  cpu/u43/Mmux_f1_7 (cpu/u43/Mmux_f1_7)
     MUXF5:I1->O           1   0.321   0.455  cpu/u43/Mmux_f1_6_f5 (cpu/u43/Mmux_f1_6_f5)
     LUT3_D:I2->LO         1   0.704   0.179  cpu/u43/i<5> (N2734)
     LUT3:I1->O            3   0.704   0.610  cpu/u43/y_int<0>1 (cpu/am2901_y<0>)
     LUT4_L:I1->LO         1   0.704   0.275  cpu/u33/r<0>_SW0 (N1027)
     LUT4:I0->O            5   0.704   0.712  cpu/u33/r<0> (cpu/u33/r<0>)
     LUT2:I1->O            1   0.704   0.455  cpu/u33/Mxor_f1_xor0000_Result_and0000<1>1 (cpu/u33/Mxor_f1_xor0000_Result_and0000<1>)
     LUT3:I2->O            1   0.704   0.499  cpu/u33/Mmux_f1_8 (cpu/u33/Mmux_f1_8)
     LUT3:I1->O            1   0.704   0.000  cpu/u33/i<5>271 (cpu/u33/i<5>27)
     MUXF5:I1->O           6   0.321   0.748  cpu/u33/i<5>27_f5 (cpu/u33/f1<1>)
     LUT3:I1->O            4   0.704   0.666  cpu/u33/y_int<0>1 (cpu/am2901_y<8>)
     LUT4:I1->O            1   0.704   0.595  cpu/u43/r<0>_SW0 (N1086)
     LUT4_D:I0->LO         1   0.704   0.275  cpu/u43/r<0> (N2741)
     LUT2:I0->O            1   0.704   0.499  cpu/u43/f1_mux0001<1>1 (cpu/u43/f1_mux0001<1>)
     LUT2:I1->O            1   0.704   0.000  cpu/u43/Madd_f1_addsub0000_lut<1> (cpu/u43/Madd_f1_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  cpu/u43/Madd_f1_addsub0000_cy<1> (cpu/u43/Madd_f1_addsub0000_cy<1>)
     XORCY:CI->O           1   0.804   0.499  cpu/u43/Madd_f1_addsub0000_xor<2> (cpu/u43/f1_addsub0000<2>)
     LUT3:I1->O            1   0.704   0.000  cpu/u43/i<5>11 (cpu/u43/i<5>1)
     MUXF5:I1->O           6   0.321   0.748  cpu/u43/i<5>1_f5 (cpu/u43/f1<2>)
     LUT3:I1->O            3   0.704   0.610  cpu/u43/y_int<1>1 (cpu/am2901_y<1>)
     LUT4:I1->O            1   0.704   0.595  cpu/u33/r<1>_SW0 (N1100)
     LUT4_D:I0->O          4   0.704   0.666  cpu/u33/r<1> (cpu/u33/r<1>)
     LUT2:I1->O            1   0.704   0.499  cpu/u33/f1_and0001<2>1 (cpu/u33/f1_and0001<2>)
     LUT3:I1->O            1   0.704   0.000  cpu/u33/Mmux_f1_81 (cpu/u33/Mmux_f1_81)
     MUXF5:I0->O           2   0.321   0.482  cpu/u33/Mmux_f1_6_f5_0 (cpu/u33/Mmux_f1_6_f51)
     LUT3:I2->O            1   0.704   0.000  cpu/u33/i<5>11 (cpu/u33/i<5>1)
     MUXF5:I1->O           7   0.321   0.787  cpu/u33/i<5>1_f5 (cpu/u33/f1<2>)
     LUT3:I1->O            4   0.704   0.666  cpu/u33/y_int<1>1 (cpu/am2901_y<9>)
     LUT4:I1->O            1   0.704   0.595  cpu/u43/r<1>_SW0 (N1084)
     LUT4_D:I0->LO         1   0.704   0.275  cpu/u43/r<1> (N2740)
     LUT2:I0->O            1   0.704   0.499  cpu/u43/f1_mux0001<2>1 (cpu/u43/f1_mux0001<2>)
     LUT2:I1->O            1   0.704   0.000  cpu/u43/Madd_f1_addsub0000_lut<2> (cpu/u43/Madd_f1_addsub0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  cpu/u43/Madd_f1_addsub0000_cy<2> (cpu/u43/Madd_f1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  cpu/u43/Madd_f1_addsub0000_cy<3> (cpu/u43/Madd_f1_addsub0000_cy<3>)
     XORCY:CI->O           1   0.804   0.499  cpu/u43/Madd_f1_addsub0000_xor<4> (cpu/u43/f1_addsub0000<4>)
     LUT3:I1->O            1   0.704   0.000  cpu/u43/i<5>31 (cpu/u43/i<5>3)
     MUXF5:I1->O           6   0.321   0.748  cpu/u43/i<5>3_f5 (cpu/u43/f1<4>)
     LUT3:I1->O            3   0.704   0.610  cpu/u43/y_int<3>1 (cpu/am2901_y<3>)
     LUT4:I1->O            1   0.704   0.595  cpu/u33/r<3>_SW0 (N1096)
     LUT4_D:I0->O          4   0.704   0.762  cpu/u33/r<3> (cpu/u33/r<3>)
     LUT2:I0->O            1   0.704   0.499  cpu/u33/f1_and0001<4>1 (cpu/u33/f1_and0001<4>)
     LUT3:I1->O            1   0.704   0.000  cpu/u33/Mmux_f1_83 (cpu/u33/Mmux_f1_83)
     MUXF5:I0->O           2   0.321   0.482  cpu/u33/Mmux_f1_6_f5_2 (cpu/u33/Mmux_f1_6_f53)
     LUT3:I2->O            1   0.704   0.000  cpu/u33/i<5>31 (cpu/u33/i<5>3)
     MUXF5:I1->O           6   0.321   0.748  cpu/u33/i<5>3_f5 (cpu/u33/f1<4>)
     LUT3:I1->O            4   0.704   0.666  cpu/u33/y_int<3>1 (cpu/am2901_y<11>)
     LUT4:I1->O            1   0.704   0.595  cpu/u43/r<3>_SW0 (N1080)
     LUT4_D:I0->LO         1   0.704   0.275  cpu/u43/r<3> (N2738)
     LUT2:I0->O            1   0.704   0.499  cpu/u43/f1_mux0001<4>1 (cpu/u43/f1_mux0001<4>)
     LUT2:I1->O            1   0.704   0.000  cpu/u43/Madd_f1_addsub0000_lut<4> (cpu/u43/Madd_f1_addsub0000_lut<4>)
     MUXCY:S->O            1   0.864   0.455  cpu/u43/Madd_f1_addsub0000_cy<4> (cpu/u43/Madd_f1_addsub0000_cy<4>)
     LUT3:I2->O            0   0.704   0.000  cpu/u43/Mmux_f121 (cpu/am2901_c3)
     MUXCY:DI->O           1   0.888   0.000  cpu/u44/Madd_f1_addsub0000_cy<0> (cpu/u44/Madd_f1_addsub0000_cy<0>)
     XORCY:CI->O           1   0.804   0.499  cpu/u44/Madd_f1_addsub0000_xor<1> (cpu/u44/f1_addsub0000<1>)
     LUT3:I1->O            1   0.704   0.000  cpu/u44/i<5>4 (cpu/u44/i<5>)
     MUXF5:I1->O           7   0.321   0.787  cpu/u44/i<5>_f5 (cpu/u44/f1<1>)
     LUT3:I1->O            3   0.704   0.610  cpu/u44/y_int<0>1 (cpu/am2901_y<4>)
     LUT4:I1->O            1   0.704   0.595  cpu/u34/r<0>_SW0 (N1094)
     LUT4_D:I0->O          4   0.704   0.666  cpu/u34/r<0> (cpu/u34/r<0>)
     LUT2:I1->O            1   0.704   0.499  cpu/u34/f1_and0001<1>1 (cpu/u34/f1_and0001<1>)
     LUT3:I1->O            1   0.704   0.000  cpu/u34/Mmux_f1_8 (cpu/u34/Mmux_f1_8)
     MUXF5:I0->O           2   0.321   0.482  cpu/u34/Mmux_f1_6_f5 (cpu/u34/Mmux_f1_6_f5)
     LUT3:I2->O            1   0.704   0.000  cpu/u34/i<5>4 (cpu/u34/i<5>)
     MUXF5:I1->O           7   0.321   0.787  cpu/u34/i<5>_f5 (cpu/u34/f1<1>)
     LUT3:I1->O            4   0.704   0.666  cpu/u34/y_int<0>1 (cpu/am2901_y<12>)
     LUT4:I1->O            1   0.704   0.595  cpu/u44/r<0>_SW0 (N1078)
     LUT4_D:I0->LO         1   0.704   0.104  cpu/u44/r<0> (N2737)
     LUT4:I3->O            1   0.704   0.499  cpu/u44/f1_mux0001<1>1 (cpu/u44/f1_mux0001<1>)
     LUT2:I1->O            1   0.704   0.000  cpu/u44/Madd_f1_addsub0000_lut<1> (cpu/u44/Madd_f1_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  cpu/u44/Madd_f1_addsub0000_cy<1> (cpu/u44/Madd_f1_addsub0000_cy<1>)
     XORCY:CI->O           1   0.804   0.499  cpu/u44/Madd_f1_addsub0000_xor<2> (cpu/u44/f1_addsub0000<2>)
     LUT3:I1->O            1   0.704   0.000  cpu/u44/i<5>11 (cpu/u44/i<5>1)
     MUXF5:I1->O           6   0.321   0.748  cpu/u44/i<5>1_f5 (cpu/u44/f1<2>)
     LUT3:I1->O            3   0.704   0.610  cpu/u44/y_int<1>1 (cpu/am2901_y<5>)
     LUT4:I1->O            1   0.704   0.595  cpu/u34/r<1>_SW0 (N1092)
     LUT4_D:I0->O          4   0.704   0.666  cpu/u34/r<1> (cpu/u34/r<1>)
     LUT2:I1->O            1   0.704   0.499  cpu/u34/f1_and0001<2>1 (cpu/u34/f1_and0001<2>)
     LUT3:I1->O            1   0.704   0.000  cpu/u34/Mmux_f1_81 (cpu/u34/Mmux_f1_81)
     MUXF5:I0->O           2   0.321   0.482  cpu/u34/Mmux_f1_6_f5_0 (cpu/u34/Mmux_f1_6_f51)
     LUT3:I2->O            1   0.704   0.000  cpu/u34/i<5>11 (cpu/u34/i<5>1)
     MUXF5:I1->O           6   0.321   0.748  cpu/u34/i<5>1_f5 (cpu/u34/f1<2>)
     LUT3:I1->O            4   0.704   0.666  cpu/u34/y_int<1>1 (cpu/am2901_y<13>)
     LUT4_L:I1->LO         1   0.704   0.275  cpu/u44/r<1>_SW0 (N1076)
     LUT4:I0->O            5   0.704   0.637  cpu/u44/r<1> (cpu/u44/r<1>)
     LUT4:I3->O            1   0.704   0.499  cpu/u44/f1_mux0001<2>1 (cpu/u44/f1_mux0001<2>)
     LUT2:I1->O            1   0.704   0.000  cpu/u44/Madd_f1_addsub0000_lut<2> (cpu/u44/Madd_f1_addsub0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  cpu/u44/Madd_f1_addsub0000_cy<2> (cpu/u44/Madd_f1_addsub0000_cy<2>)
     XORCY:CI->O           1   0.804   0.499  cpu/u44/Madd_f1_addsub0000_xor<3> (cpu/u44/f1_addsub0000<3>)
     LUT3:I1->O            1   0.704   0.000  cpu/u44/i<5>21 (cpu/u44/i<5>2)
     MUXF5:I1->O           6   0.321   0.748  cpu/u44/i<5>2_f5 (cpu/u44/f1<3>)
     LUT3:I1->O            3   0.704   0.610  cpu/u44/y_int<2>1 (cpu/am2901_y<6>)
     LUT4:I1->O            1   0.704   0.595  cpu/u34/r<2>_SW0 (N1090)
     LUT4_D:I0->O          4   0.704   0.666  cpu/u34/r<2> (cpu/u34/r<2>)
     LUT2:I1->O            1   0.704   0.499  cpu/u34/f1_and0001<3>1 (cpu/u34/f1_and0001<3>)
     LUT3:I1->O            1   0.704   0.000  cpu/u34/Mmux_f1_82 (cpu/u34/Mmux_f1_82)
     MUXF5:I0->O           2   0.321   0.482  cpu/u34/Mmux_f1_6_f5_1 (cpu/u34/Mmux_f1_6_f52)
     LUT3:I2->O            1   0.704   0.000  cpu/u34/i<5>21 (cpu/u34/i<5>2)
     MUXF5:I1->O           6   0.321   0.748  cpu/u34/i<5>2_f5 (cpu/u34/f1<3>)
     LUT3:I1->O            4   0.704   0.666  cpu/u34/y_int<2>1 (cpu/am2901_y<14>)
     LUT4:I1->O            1   0.704   0.595  cpu/u44/r<2>_SW0 (N1074)
     LUT4_D:I0->LO         1   0.704   0.104  cpu/u44/r<2> (N2736)
     LUT4:I3->O            1   0.704   0.499  cpu/u44/f1_mux0001<3>1 (cpu/u44/f1_mux0001<3>)
     LUT2:I1->O            1   0.704   0.000  cpu/u44/Madd_f1_addsub0000_lut<3> (cpu/u44/Madd_f1_addsub0000_lut<3>)
     MUXCY:S->O            1   0.464   0.000  cpu/u44/Madd_f1_addsub0000_cy<3> (cpu/u44/Madd_f1_addsub0000_cy<3>)
     XORCY:CI->O           1   0.804   0.499  cpu/u44/Madd_f1_addsub0000_xor<4> (cpu/u44/f1_addsub0000<4>)
     LUT3:I1->O            1   0.704   0.000  cpu/u44/i<5>31 (cpu/u44/i<5>3)
     MUXF5:I1->O           7   0.321   0.787  cpu/u44/i<5>3_f5 (cpu/u44/f1<4>)
     LUT3:I1->O            3   0.704   0.610  cpu/u44/y_int<3>1 (cpu/am2901_y<7>)
     LUT4:I1->O            1   0.704   0.595  cpu/u34/r<3>_SW0 (N1088)
     LUT4_D:I0->O          4   0.704   0.666  cpu/u34/r<3> (cpu/u34/r<3>)
     LUT2:I1->O            1   0.704   0.455  cpu/u34/Mxor_f1_xor0000_Result_and0000<4>1 (cpu/u34/Mxor_f1_xor0000_Result_and0000<4>)
     LUT3:I2->O            1   0.704   0.000  cpu/u34/Mmux_f1_83 (cpu/u34/Mmux_f1_83)
     MUXF5:I0->O           1   0.321   0.455  cpu/u34/Mmux_f1_6_f5_2 (cpu/u34/Mmux_f1_6_f53)
     LUT3:I2->O            9   0.704   0.899  cpu/u34/i<5>3 (cpu/am2901_f15)
     LUT3:I1->O            4   0.704   0.666  cpu/u34/y_int<3>1 (cpu/am2901_y<15>)
     LUT4:I1->O            1   0.704   0.595  cpu/u44/r<3>_SW0 (N1072)
     LUT4_D:I0->LO         1   0.704   0.104  cpu/u44/r<3> (N2735)
     LUT4:I3->O            1   0.704   0.499  cpu/u44/f1_mux0001<4>1 (cpu/u44/f1_mux0001<4>)
     LUT2:I1->O            1   0.704   0.000  cpu/u44/Madd_f1_addsub0000_lut<4> (cpu/u44/Madd_f1_addsub0000_lut<4>)
     MUXCY:S->O            1   0.864   0.595  cpu/u44/Madd_f1_addsub0000_cy<4> (cpu/u44/Madd_f1_addsub0000_cy<4>)
     LUT3:I0->O            0   0.704   0.000  cpu/u64/y_internal<1> (cpu/u33/f1_mux0000<0>_mand1)
     MUXCY:DI->O           1   0.888   0.000  cpu/u33/Madd_f1_addsub0000_cy<0> (cpu/u33/Madd_f1_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  cpu/u33/Madd_f1_addsub0000_cy<1> (cpu/u33/Madd_f1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  cpu/u33/Madd_f1_addsub0000_cy<2> (cpu/u33/Madd_f1_addsub0000_cy<2>)
     XORCY:CI->O           1   0.804   0.499  cpu/u33/Madd_f1_addsub0000_xor<3> (cpu/u33/f1_addsub0000<3>)
     LUT3:I1->O            1   0.704   0.000  cpu/u33/i<5>21 (cpu/u33/i<5>21)
     MUXF5:I1->O           6   0.321   0.748  cpu/u33/i<5>2_f5 (cpu/u33/f1<3>)
     LUT3:I1->O            4   0.704   0.666  cpu/u33/y_int<2>1 (cpu/am2901_y<10>)
     LUT4:I1->O            1   0.704   0.595  cpu/u43/r<2>_SW0 (N1082)
     LUT4_D:I0->LO         1   0.704   0.179  cpu/u43/r<2> (N2739)
     LUT2:I1->O            2   0.704   0.447  cpu/u43/Mxor_f1_xor0000_Result<3>1 (cpu/u43/f1_xor0000<3>)
     INV:I->O              1   0.704   0.455  cpu/u43/Mmux_f1_not0000<3>1_INV_0 (cpu/u43/Mmux_f1_not0000<3>)
     LUT3:I2->O            1   0.704   0.000  cpu/u43/Mmux_f1_72 (cpu/u43/Mmux_f1_72)
     MUXF5:I1->O           2   0.321   0.482  cpu/u43/Mmux_f1_6_f5_1 (cpu/u43/Mmux_f1_6_f52)
     LUT3:I2->O            1   0.704   0.000  cpu/u43/i<5>21 (cpu/u43/i<5>2)
     MUXF5:I1->O           7   0.321   0.883  cpu/u43/i<5>2_f5 (cpu/u43/f1<3>)
     LUT4:I0->O            1   0.704   0.000  cpu/u91/y_internal<0>_F (N2644)
     MUXF5:I0->O           1   0.321   0.000  cpu/u91/y_internal<0> (cpu/u91/y_internal<0>)
     FD:D                      0.308          cpu/u101/o_3
    ----------------------------------------
    Total                    145.383ns (90.013ns logic, 55.370ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'acia0/sender/bitClk'
  Clock period: 6.343ns (frequency: 157.654MHz)
  Total number of paths / destination ports: 52 / 13
-------------------------------------------------------------------------
Delay:               6.343ns (Levels of Logic = 4)
  Source:            acia0/sender/bitSel_1 (FF)
  Destination:       acia0/sender/char_1 (FF)
  Source Clock:      acia0/sender/bitClk rising
  Destination Clock: acia0/sender/bitClk rising

  Data Path: acia0/sender/bitSel_1 to acia0/sender/char_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.158  acia0/sender/bitSel_1 (acia0/sender/bitSel_1)
     LUT4:I0->O            4   0.704   0.591  acia0/sender/bitClk110 (acia0/sender/N11)
     LUT4:I3->O            1   0.704   0.455  data_bus<1>LogicTrst92 (data_bus<1>LogicTrst92)
     LUT4:I2->O            1   0.704   0.424  data_bus<1>LogicTrst117 (data_bus<1>LogicTrst117)
     LUT4:I3->O            7   0.704   0.000  data_bus<1>LogicTrst149 (data_bus<1>)
     FDE:D                     0.308          acia0/sender/char_1
    ----------------------------------------
    Total                      6.343ns (3.715ns logic, 2.628ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'acia0/int_rxdclk1'
  Clock period: 5.432ns (frequency: 184.082MHz)
  Total number of paths / destination ports: 463 / 44
-------------------------------------------------------------------------
Delay:               5.432ns (Levels of Logic = 3)
  Source:            acia0/receiver/sr_42 (FF)
  Destination:       acia0/receiver/sr_43 (FF)
  Source Clock:      acia0/int_rxdclk1 rising
  Destination Clock: acia0/int_rxdclk1 rising

  Data Path: acia0/receiver/sr_42 to acia0/receiver/sr_43
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.591   0.622  acia0/receiver/sr_42 (acia0/receiver/sr_42)
     LUT4:I0->O            1   0.704   0.455  acia0/receiver/frame_valid16_SW0 (N2158)
     LUT4:I2->O           42   0.704   1.344  acia0/receiver/frame_valid16 (acia0/receiver/frame_valid16)
     LUT3:I1->O           10   0.704   0.000  acia0/receiver/frame_valid58 (acia0/receiver/frame_valid)
     FDE:D                     0.308          acia0/receiver/ready
    ----------------------------------------
    Total                      5.432ns (3.011ns logic, 2.421ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHZ'
  Clock period: 5.178ns (frequency: 193.125MHz)
  Total number of paths / destination ports: 833 / 73
-------------------------------------------------------------------------
Delay:               5.178ns (Levels of Logic = 2)
  Source:            clocks/prescale_4096_7 (FF)
  Destination:       clocks/prescale_4096_15 (FF)
  Source Clock:      CLK_50MHZ rising
  Destination Clock: CLK_50MHZ rising

  Data Path: clocks/prescale_4096_7 to clocks/prescale_4096_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.622  clocks/prescale_4096_7 (clocks/prescale_4096_7)
     LUT4:I0->O            1   0.704   0.595  clocks/freq4096_cmp_eq000012 (clocks/freq4096_cmp_eq000012)
     LUT4:I0->O           17   0.704   1.051  clocks/freq4096_cmp_eq000076 (clocks/freq4096_not0002_inv)
     FDS:S                     0.911          clocks/prescale_4096_0
    ----------------------------------------
    Total                      5.178ns (2.910ns logic, 2.268ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/freq4096'
  Clock period: 3.997ns (frequency: 250.188MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               3.997ns (Levels of Logic = 12)
  Source:            clocks/powergen/cnt_1 (FF)
  Destination:       clocks/powergen/cnt_11 (FF)
  Source Clock:      clocks/freq4096 falling
  Destination Clock: clocks/freq4096 falling

  Data Path: clocks/powergen/cnt_1 to clocks/powergen/cnt_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.595  clocks/powergen/cnt_1 (clocks/powergen/cnt_1)
     LUT1:I0->O            1   0.704   0.000  clocks/powergen/Mcount_cnt_cy<1>_rt (clocks/powergen/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  clocks/powergen/Mcount_cnt_cy<1> (clocks/powergen/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clocks/powergen/Mcount_cnt_cy<2> (clocks/powergen/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clocks/powergen/Mcount_cnt_cy<3> (clocks/powergen/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clocks/powergen/Mcount_cnt_cy<4> (clocks/powergen/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clocks/powergen/Mcount_cnt_cy<5> (clocks/powergen/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clocks/powergen/Mcount_cnt_cy<6> (clocks/powergen/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  clocks/powergen/Mcount_cnt_cy<7> (clocks/powergen/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  clocks/powergen/Mcount_cnt_cy<8> (clocks/powergen/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  clocks/powergen/Mcount_cnt_cy<9> (clocks/powergen/Mcount_cnt_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  clocks/powergen/Mcount_cnt_cy<10> (clocks/powergen/Mcount_cnt_cy<10>)
     XORCY:CI->O           1   0.804   0.000  clocks/powergen/Mcount_cnt_xor<11> (clocks/Result<11>3)
     FDC:D                     0.308          clocks/powergen/cnt_11
    ----------------------------------------
    Total                      3.997ns (3.402ns logic, 0.595ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/baudrate_x8'
  Clock period: 3.687ns (frequency: 271.223MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               3.687ns (Levels of Logic = 4)
  Source:            clocks/baudgen/cnt_0 (FF)
  Destination:       clocks/baudgen/cnt_2 (FF)
  Source Clock:      clocks/baudrate_x8 falling
  Destination Clock: clocks/baudrate_x8 falling

  Data Path: clocks/baudgen/cnt_0 to clocks/baudgen/cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.757  clocks/baudgen/cnt_0 (clocks/baudgen/cnt_0)
     INV:I->O              1   0.704   0.000  clocks/baudgen/Mcount_cnt_lut<0>_INV_0 (clocks/baudgen/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clocks/baudgen/Mcount_cnt_cy<0> (clocks/baudgen/Mcount_cnt_cy<0>)
     MUXCY:CI->O           0   0.059   0.000  clocks/baudgen/Mcount_cnt_cy<1> (clocks/baudgen/Mcount_cnt_cy<1>)
     XORCY:CI->O           1   0.804   0.000  clocks/baudgen/Mcount_cnt_xor<2> (clocks/Result<2>2)
     FDC:D                     0.308          clocks/baudgen/cnt_2
    ----------------------------------------
    Total                      3.687ns (2.930ns logic, 0.757ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/ss_clk'
  Clock period: 1.430ns (frequency: 699.301MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               1.430ns (Levels of Logic = 0)
  Source:            clocks/ss_ring_0 (FF)
  Destination:       clocks/ss_ring_1 (FF)
  Source Clock:      clocks/ss_clk rising
  Destination Clock: clocks/ss_clk rising

  Data Path: clocks/ss_ring_0 to clocks/ss_ring_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.591   0.531  clocks/ss_ring_0 (clocks/ss_ring_0)
     FDC:D                     0.308          clocks/ss_ring_1
    ----------------------------------------
    Total                      1.430ns (0.899ns logic, 0.531ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/powergen/cnt_01'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 77 / 77
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            debounce_btn/channel_generate[0].di/shifter_0 (FF)
  Destination:       debounce_btn/channel_generate[0].di/shifter_1 (FF)
  Source Clock:      clocks/powergen/cnt_01 rising
  Destination Clock: clocks/powergen/cnt_01 rising

  Data Path: debounce_btn/channel_generate[0].di/shifter_0 to debounce_btn/channel_generate[0].di/shifter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             2   0.591   0.447  debounce_btn/channel_generate[0].di/shifter_0 (debounce_btn/channel_generate[0].di/shifter_0)
     FDCP:D                    0.308          debounce_btn/channel_generate[0].di/shifter_1
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpu_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.159ns (Levels of Logic = 2)
  Source:            ROT_CENTER (PAD)
  Destination:       rts1_delay (FF)
  Destination Clock: cpu_clk rising

  Data Path: ROT_CENTER to rts1_delay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.218   1.262  ROT_CENTER_IBUF (ROT_CENTER_IBUF)
     INV:I->O              1   0.704   0.420  ROT_CENTER_inv1_INV_0 (ROT_CENTER_inv)
     FDE:CE                    0.555          rts1_delay
    ----------------------------------------
    Total                      4.159ns (2.477ns logic, 1.682ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'acia0/int_rxdclk1'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              4.856ns (Levels of Logic = 3)
  Source:            J1<2> (PAD)
  Destination:       acia0/receiver/sr_43 (FF)
  Destination Clock: acia0/int_rxdclk1 rising

  Data Path: J1<2> to acia0/receiver/sr_43
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.482  J1_2_IBUF (J1_2_IBUF)
     LUT3:I2->O           42   0.704   1.440  acia0/receiver/frame_valid56 (acia0/receiver/frame_valid56)
     LUT3:I0->O           10   0.704   0.000  acia0/receiver/frame_valid58 (acia0/receiver/frame_valid)
     FDE:D                     0.308          acia0/receiver/ready
    ----------------------------------------
    Total                      4.856ns (2.934ns logic, 1.922ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/powergen/cnt_01'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            BTN_EAST (PAD)
  Destination:       debounce_btn/channel_generate[0].di/shifter_0 (FF)
  Destination Clock: clocks/powergen/cnt_01 rising

  Data Path: BTN_EAST to debounce_btn/channel_generate[0].di/shifter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  BTN_EAST_IBUF (BTN_EAST_IBUF)
     FDCP:D                    0.308          debounce_btn/channel_generate[0].di/shifter_0
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/baudgen/cnt_2'
  Total number of paths / destination ports: 485 / 1
-------------------------------------------------------------------------
Offset:              15.861ns (Levels of Logic = 11)
  Source:            tracer/counter_6 (FF)
  Destination:       J2<1> (PAD)
  Source Clock:      clocks/baudgen/cnt_2 rising

  Data Path: tracer/counter_6 to J2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.591   1.277  tracer/counter_6 (tracer/counter_6)
     LUT4:I0->O            1   0.704   0.000  tracer/hex<1>55_F (N2600)
     MUXF5:I0->O           1   0.321   0.595  tracer/hex<1>55 (tracer/hex<1>55)
     LUT4:I0->O            1   0.704   0.595  tracer/hex<1>97_SW0 (N2006)
     LUT3:I0->O            4   0.704   0.762  tracer/hex<1>97 (tracer/hex<1>)
     LUT4:I0->O            1   0.704   0.499  tracer/char<3>45 (tracer/char<3>45)
     LUT2:I1->O            2   0.704   0.526  tracer/char<3>46 (tracer/char<3>)
     LUT4:I1->O            1   0.704   0.000  tracer/txd61 (tracer/txd61)
     MUXF5:I0->O           1   0.321   0.455  tracer/txd6_f5 (tracer/txd6)
     LUT4:I2->O            1   0.704   0.595  tracer/txd69 (tracer/txd69)
     LUT2:I0->O            1   0.704   0.420  tracer/txd130 (J2_1_OBUF)
     OBUF:I->O                 3.272          J2_1_OBUF (J2<1>)
    ----------------------------------------
    Total                     15.861ns (10.137ns logic, 5.724ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'trace_clk1'
  Total number of paths / destination ports: 87594 / 1
-------------------------------------------------------------------------
Offset:              28.026ns (Levels of Logic = 23)
  Source:            cpu/u51/q_3 (FF)
  Destination:       J2<1> (PAD)
  Source Clock:      trace_clk1 rising

  Data Path: cpu/u51/q_3 to J2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            639   0.591   1.489  cpu/u51/q_3 (cpu/u51/q_3)
     LUT2:I1->O          339   0.704   1.534  address_bus<2>LogicTrst1 (address_bus<2>)
     LUT4:I0->O           13   0.704   0.987  tinyrom/Mrom_D_rom00007121 (tinyrom/Mrom_D_rom0000712)
     LUT4:I3->O            1   0.704   0.499  tinyrom/Mrom_D_rom0000934_SW2 (N2308)
     LUT4:I1->O            1   0.704   0.000  tinyrom/Mrom_D_rom0000934_G (N2729)
     MUXF5:I1->O           1   0.321   0.424  tinyrom/Mrom_D_rom0000934 (tinyrom/Mrom_D_rom0000934)
     LUT4:I3->O            1   0.704   0.000  tinyrom/Mrom_D_rom00009601_10 (tinyrom/Mrom_D_rom00009601_10)
     MUXF5:I1->O           1   0.321   0.000  tinyrom/Mrom_D_rom00009601_9_f5 (tinyrom/Mrom_D_rom00009601_9_f5)
     MUXF6:I1->O           1   0.521   0.000  tinyrom/Mrom_D_rom00009601_8_f6 (tinyrom/Mrom_D_rom00009601_8_f6)
     MUXF7:I1->O           1   0.521   0.000  tinyrom/Mrom_D_rom00009601_7_f7 (tinyrom/Mrom_D_rom00009601_7_f7)
     MUXF8:I1->O           1   0.521   0.424  tinyrom/Mrom_D_rom00009601_6_f8 (tinyrom/Mrom_D_rom00009601_6_f8)
     LUT4:I3->O            1   0.704   0.000  tinyrom/Mrom_D_rom00009601_3 (tinyrom/Mrom_D_rom00009601_3)
     MUXF5:I1->O           1   0.321   0.455  tinyrom/Mrom_D_rom00009601_2_f5 (tinyrom/N91)
     LUT3:I2->O            1   0.704   0.595  data_bus<7>LogicTrst119 (data_bus<7>LogicTrst119)
     LUT4:I0->O            5   0.704   0.637  data_bus<7>LogicTrst130 (data_bus<7>)
     LUT4:I3->O            1   0.704   0.595  tracer/hex<3>97_SW0 (N2008)
     LUT3:I0->O            4   0.704   0.622  tracer/hex<3>97 (tracer/hex<3>)
     LUT4:I2->O            1   0.704   0.499  tracer/char<3>45 (tracer/char<3>45)
     LUT2:I1->O            2   0.704   0.526  tracer/char<3>46 (tracer/char<3>)
     LUT4:I1->O            1   0.704   0.000  tracer/txd61 (tracer/txd61)
     MUXF5:I0->O           1   0.321   0.455  tracer/txd6_f5 (tracer/txd6)
     LUT4:I2->O            1   0.704   0.595  tracer/txd69 (tracer/txd69)
     LUT2:I0->O            1   0.704   0.420  tracer/txd130 (J2_1_OBUF)
     OBUF:I->O                 3.272          J2_1_OBUF (J2<1>)
    ----------------------------------------
    Total                     28.026ns (17.270ns logic, 10.756ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpu_clk'
  Total number of paths / destination ports: 56 / 2
-------------------------------------------------------------------------
Offset:              18.234ns (Levels of Logic = 11)
  Source:            ram/inner_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram (RAM)
  Destination:       J2<1> (PAD)
  Source Clock:      cpu_clk falling

  Data Path: ram/inner_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram to J2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKA->DOA6    1   2.800   0.499  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp9x9.ram (douta<6>)
     end scope: 'ram/inner_ram'
     LUT3:I1->O            1   0.704   0.595  data_bus<6>LogicTrst122 (data_bus<6>LogicTrst122)
     LUT4:I0->O            5   0.704   0.637  data_bus<6>LogicTrst133 (data_bus<6>)
     LUT4:I3->O            2   0.704   0.622  tracer/hex<2>85 (tracer/hex<2>85)
     LUT3:I0->O            3   0.704   0.706  tracer/hex<2>98 (tracer/hex<2>)
     LUT3:I0->O            4   0.704   0.622  tracer/Mrom_char_hex_rom000041 (tracer/Mrom_char_hex_rom00004)
     LUT3:I2->O            3   0.704   0.535  tracer/char<5>38 (tracer/char<5>)
     LUT4:I3->O            1   0.704   0.595  tracer/txd38 (tracer/txd38)
     LUT4:I0->O            1   0.704   0.595  tracer/txd69 (tracer/txd69)
     LUT2:I0->O            1   0.704   0.420  tracer/txd130 (J2_1_OBUF)
     OBUF:I->O                 3.272          J2_1_OBUF (J2<1>)
    ----------------------------------------
    Total                     18.234ns (12.408ns logic, 5.826ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'acia0/receiver/frame_valid'
  Total number of paths / destination ports: 72 / 1
-------------------------------------------------------------------------
Offset:              17.675ns (Levels of Logic = 13)
  Source:            acia0/receiver/data_1 (FF)
  Destination:       J2<1> (PAD)
  Source Clock:      acia0/receiver/frame_valid rising

  Data Path: acia0/receiver/data_1 to J2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.762  acia0/receiver/data_1 (acia0/receiver/data_1)
     LUT4:I0->O            1   0.704   0.000  data_bus<7>LogicTrst872 (data_bus<7>LogicTrst872)
     MUXF5:I0->O           1   0.321   0.595  data_bus<7>LogicTrst87_f5 (data_bus<7>LogicTrst87)
     LUT4:I0->O            1   0.704   0.424  data_bus<7>LogicTrst95 (data_bus<7>LogicTrst95)
     LUT4:I3->O            5   0.704   0.637  data_bus<7>LogicTrst130 (data_bus<7>)
     LUT4:I3->O            1   0.704   0.595  tracer/hex<3>97_SW0 (N2008)
     LUT3:I0->O            4   0.704   0.622  tracer/hex<3>97 (tracer/hex<3>)
     LUT4:I2->O            1   0.704   0.499  tracer/char<3>45 (tracer/char<3>45)
     LUT2:I1->O            2   0.704   0.526  tracer/char<3>46 (tracer/char<3>)
     LUT4:I1->O            1   0.704   0.000  tracer/txd61 (tracer/txd61)
     MUXF5:I0->O           1   0.321   0.455  tracer/txd6_f5 (tracer/txd6)
     LUT4:I2->O            1   0.704   0.595  tracer/txd69 (tracer/txd69)
     LUT2:I0->O            1   0.704   0.420  tracer/txd130 (J2_1_OBUF)
     OBUF:I->O                 3.272          J2_1_OBUF (J2<1>)
    ----------------------------------------
    Total                     17.675ns (11.545ns logic, 6.130ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'acia0/receiver/ready'
  Total number of paths / destination ports: 30 / 1
-------------------------------------------------------------------------
Offset:              16.965ns (Levels of Logic = 11)
  Source:            acia0/err_frame (FF)
  Destination:       J2<1> (PAD)
  Source Clock:      acia0/receiver/ready rising

  Data Path: acia0/err_frame to J2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.451  acia0/err_frame (acia0/err_frame)
     LUT4:I3->O            1   0.704   0.455  data_bus<6>LogicTrst76 (data_bus<6>LogicTrst76)
     LUT4:I2->O            1   0.704   0.424  data_bus<6>LogicTrst101 (data_bus<6>LogicTrst101)
     LUT4:I3->O            5   0.704   0.637  data_bus<6>LogicTrst133 (data_bus<6>)
     LUT4:I3->O            2   0.704   0.622  tracer/hex<2>85 (tracer/hex<2>85)
     LUT3:I0->O            3   0.704   0.706  tracer/hex<2>98 (tracer/hex<2>)
     LUT3:I0->O            4   0.704   0.622  tracer/Mrom_char_hex_rom000041 (tracer/Mrom_char_hex_rom00004)
     LUT3:I2->O            3   0.704   0.535  tracer/char<5>38 (tracer/char<5>)
     LUT4:I3->O            1   0.704   0.595  tracer/txd38 (tracer/txd38)
     LUT4:I0->O            1   0.704   0.595  tracer/txd69 (tracer/txd69)
     LUT2:I0->O            1   0.704   0.420  tracer/txd130 (J2_1_OBUF)
     OBUF:I->O                 3.272          J2_1_OBUF (J2<1>)
    ----------------------------------------
    Total                     16.965ns (10.903ns logic, 6.062ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/powergen/cnt_01'
  Total number of paths / destination ports: 952 / 1
-------------------------------------------------------------------------
Offset:              21.410ns (Levels of Logic = 16)
  Source:            debounce_sw/channel_generate[5].di/shifter_5 (FF)
  Destination:       J2<1> (PAD)
  Source Clock:      clocks/powergen/cnt_01 rising

  Data Path: debounce_sw/channel_generate[5].di/shifter_5 to J2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             2   0.591   0.622  debounce_sw/channel_generate[5].di/shifter_5 (debounce_sw/channel_generate[5].di/shifter_5)
     LUT4:I0->O            6   0.704   0.844  debounce_sw/channel_generate[5].di/signal_out4 (debounce_sw/channel_generate[5].di/signal_out4)
     LUT2:I0->O           18   0.704   1.243  debounce_sw/channel_generate[5].di/signal_out10 (switch<5>)
     LUT4:I0->O            2   0.704   0.451  data_bus<5>LogicTrst41 (data_bus<5>LogicTrst41)
     LUT4:I3->O            1   0.704   0.000  data_bus<5>LogicTrst86_F (N2640)
     MUXF5:I0->O           2   0.321   0.451  data_bus<5>LogicTrst86 (data_bus<5>LogicTrst86)
     LUT4:I3->O            1   0.704   0.000  data_bus<5>LogicTrst1191 (data_bus<5>LogicTrst119)
     MUXF5:I1->O           6   0.321   0.673  data_bus<5>LogicTrst119_f5 (data_bus<5>)
     LUT4:I3->O            1   0.704   0.595  tracer/hex<1>97_SW0 (N2006)
     LUT3:I0->O            4   0.704   0.762  tracer/hex<1>97 (tracer/hex<1>)
     LUT4:I0->O            1   0.704   0.499  tracer/char<3>45 (tracer/char<3>45)
     LUT2:I1->O            2   0.704   0.526  tracer/char<3>46 (tracer/char<3>)
     LUT4:I1->O            1   0.704   0.000  tracer/txd61 (tracer/txd61)
     MUXF5:I0->O           1   0.321   0.455  tracer/txd6_f5 (tracer/txd6)
     LUT4:I2->O            1   0.704   0.595  tracer/txd69 (tracer/txd69)
     LUT2:I0->O            1   0.704   0.420  tracer/txd130 (J2_1_OBUF)
     OBUF:I->O                 3.272          J2_1_OBUF (J2<1>)
    ----------------------------------------
    Total                     21.410ns (13.274ns logic, 8.136ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'acia0/sender/bitClk'
  Total number of paths / destination ports: 75 / 2
-------------------------------------------------------------------------
Offset:              17.896ns (Levels of Logic = 12)
  Source:            acia0/sender/bitSel_1 (FF)
  Destination:       J2<1> (PAD)
  Source Clock:      acia0/sender/bitClk rising

  Data Path: acia0/sender/bitSel_1 to J2<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.158  acia0/sender/bitSel_1 (acia0/sender/bitSel_1)
     LUT4:I0->O            4   0.704   0.591  acia0/sender/bitClk110 (acia0/sender/N11)
     LUT4:I3->O            1   0.704   0.455  data_bus<1>LogicTrst92 (data_bus<1>LogicTrst92)
     LUT4:I2->O            1   0.704   0.424  data_bus<1>LogicTrst117 (data_bus<1>LogicTrst117)
     LUT4:I3->O            7   0.704   0.787  data_bus<1>LogicTrst149 (data_bus<1>)
     LUT3:I1->O            4   0.704   0.762  tracer/hex<1>97 (tracer/hex<1>)
     LUT4:I0->O            1   0.704   0.499  tracer/char<3>45 (tracer/char<3>45)
     LUT2:I1->O            2   0.704   0.526  tracer/char<3>46 (tracer/char<3>)
     LUT4:I1->O            1   0.704   0.000  tracer/txd61 (tracer/txd61)
     MUXF5:I0->O           1   0.321   0.455  tracer/txd6_f5 (tracer/txd6)
     LUT4:I2->O            1   0.704   0.595  tracer/txd69 (tracer/txd69)
     LUT2:I0->O            1   0.704   0.420  tracer/txd130 (J2_1_OBUF)
     OBUF:I->O                 3.272          J2_1_OBUF (J2<1>)
    ----------------------------------------
    Total                     17.896ns (11.224ns logic, 6.672ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rot_changed'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            rot_cnt_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      rot_changed rising

  Data Path: rot_cnt_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  rot_cnt_7 (rot_cnt_7)
     OBUF:I->O                 3.272          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 208.00 secs
Total CPU time to Xst completion: 208.65 secs
 
--> 

Total memory usage is 379928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  484 (   0 filtered)
Number of infos    : 1998 (   0 filtered)

