--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35144 paths analyzed, 2421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.583ns.
--------------------------------------------------------------------------------
Slack:                  23.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.507ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.706 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y54.A2       net (fanout=18)       3.550   CounterX_2_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.C1        net (fanout=27)       4.894   n0056[4]
    SLICE_X2Y4.C         Tilo                  0.235   bitmap_24_13
                                                       R_inv253
    SLICE_X2Y4.A1        net (fanout=1)        0.532   R_inv253
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.507ns (2.309ns logic, 14.198ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  23.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.334ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   CounterX_0_5
                                                       syncgen/CounterX_0_1
    SLICE_X7Y54.A6       net (fanout=19)       3.377   CounterX_0_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.C1        net (fanout=27)       4.894   n0056[4]
    SLICE_X2Y4.C         Tilo                  0.235   bitmap_24_13
                                                       R_inv253
    SLICE_X2Y4.A1        net (fanout=1)        0.532   R_inv253
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.334ns (2.309ns logic, 14.025ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  23.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.201ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.706 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X7Y54.A5       net (fanout=15)       3.198   CounterX_1_2
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.C1        net (fanout=27)       4.894   n0056[4]
    SLICE_X2Y4.C         Tilo                  0.235   bitmap_24_13
                                                       R_inv253
    SLICE_X2Y4.A1        net (fanout=1)        0.532   R_inv253
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.201ns (2.355ns logic, 13.846ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  23.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.133ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.706 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y54.A2       net (fanout=18)       3.550   CounterX_2_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.B6        net (fanout=27)       4.499   n0056[4]
    SLICE_X2Y4.B         Tilo                  0.235   bitmap_24_13
                                                       R_inv255
    SLICE_X2Y4.A6        net (fanout=1)        0.553   R_inv255
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.133ns (2.309ns logic, 13.824ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  23.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.129ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.706 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y54.A2       net (fanout=18)       3.550   CounterX_2_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.D3        net (fanout=27)       4.698   n0056[4]
    SLICE_X2Y4.D         Tilo                  0.235   bitmap_24_13
                                                       R_inv254
    SLICE_X2Y4.A3        net (fanout=1)        0.350   R_inv254
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.129ns (2.309ns logic, 13.820ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  23.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_4_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.120ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.706 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_4_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   CounterX_3_5
                                                       syncgen/CounterX_4_3
    SLICE_X7Y54.A3       net (fanout=14)       3.075   CounterX_4_3
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.C1        net (fanout=27)       4.894   n0056[4]
    SLICE_X2Y4.C         Tilo                  0.235   bitmap_24_13
                                                       R_inv253
    SLICE_X2Y4.A1        net (fanout=1)        0.532   R_inv253
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.120ns (2.397ns logic, 13.723ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  23.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.027ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.706 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y54.A2       net (fanout=18)       3.550   CounterX_2_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y9.A5        net (fanout=27)       4.287   n0056[4]
    SLICE_X3Y9.A         Tilo                  0.259   bitmap_21_12
                                                       R_inv256
    SLICE_X2Y4.A5        net (fanout=1)        0.635   R_inv256
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     16.027ns (2.333ns logic, 13.694ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  23.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   CounterX_0_5
                                                       syncgen/CounterX_0_1
    SLICE_X7Y54.A6       net (fanout=19)       3.377   CounterX_0_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.B6        net (fanout=27)       4.499   n0056[4]
    SLICE_X2Y4.B         Tilo                  0.235   bitmap_24_13
                                                       R_inv255
    SLICE_X2Y4.A6        net (fanout=1)        0.553   R_inv255
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.960ns (2.309ns logic, 13.651ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  24.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.956ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   CounterX_0_5
                                                       syncgen/CounterX_0_1
    SLICE_X7Y54.A6       net (fanout=19)       3.377   CounterX_0_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.D3        net (fanout=27)       4.698   n0056[4]
    SLICE_X2Y4.D         Tilo                  0.235   bitmap_24_13
                                                       R_inv254
    SLICE_X2Y4.A3        net (fanout=1)        0.350   R_inv254
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.956ns (2.309ns logic, 13.647ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  24.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.847ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.706 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y54.A2       net (fanout=18)       3.550   CounterX_2_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y4.A5        net (fanout=27)       4.726   n0056[4]
    SLICE_X3Y4.A         Tilo                  0.259   bitmap_17_12
                                                       R_inv246
    SLICE_X7Y4.A1        net (fanout=1)        1.187   R_inv246
    SLICE_X7Y4.A         Tilo                  0.259   bitmap_8_13
                                                       R_inv247
    SLICE_X7Y8.B1        net (fanout=1)        1.001   R_inv247
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.847ns (2.098ns logic, 13.749ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  24.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.832ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.706 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y54.A2       net (fanout=18)       3.550   CounterX_2_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X6Y6.A4        net (fanout=27)       5.376   n0056[4]
    SLICE_X6Y6.A         Tilo                  0.235   bitmap_45_13
                                                       R_inv248
    SLICE_X7Y11.C3       net (fanout=1)        0.797   R_inv248
    SLICE_X7Y11.C        Tilo                  0.259   bitmap_27_6
                                                       R_inv252
    SLICE_X7Y8.B4        net (fanout=1)        0.750   R_inv252
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.832ns (2.074ns logic, 13.758ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  24.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.854ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   CounterX_0_5
                                                       syncgen/CounterX_0_1
    SLICE_X7Y54.A6       net (fanout=19)       3.377   CounterX_0_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y9.A5        net (fanout=27)       4.287   n0056[4]
    SLICE_X3Y9.A         Tilo                  0.259   bitmap_21_12
                                                       R_inv256
    SLICE_X2Y4.A5        net (fanout=1)        0.635   R_inv256
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.854ns (2.333ns logic, 13.521ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  24.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.827ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.706 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X7Y54.A5       net (fanout=15)       3.198   CounterX_1_2
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.B6        net (fanout=27)       4.499   n0056[4]
    SLICE_X2Y4.B         Tilo                  0.235   bitmap_24_13
                                                       R_inv255
    SLICE_X2Y4.A6        net (fanout=1)        0.553   R_inv255
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.827ns (2.355ns logic, 13.472ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  24.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.823ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.706 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X7Y54.A5       net (fanout=15)       3.198   CounterX_1_2
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.D3        net (fanout=27)       4.698   n0056[4]
    SLICE_X2Y4.D         Tilo                  0.235   bitmap_24_13
                                                       R_inv254
    SLICE_X2Y4.A3        net (fanout=1)        0.350   R_inv254
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.823ns (2.355ns logic, 13.468ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  24.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_8 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.734ns (Levels of Logic = 7)
  Clock Path Skew:      -0.035ns (0.706 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_8 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.CQ      Tcko                  0.430   CounterX_3_8
                                                       syncgen/CounterX_3_8
    SLICE_X7Y54.A4       net (fanout=6)        2.777   CounterX_3_8
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.C1        net (fanout=27)       4.894   n0056[4]
    SLICE_X2Y4.C         Tilo                  0.235   bitmap_24_13
                                                       R_inv253
    SLICE_X2Y4.A1        net (fanout=1)        0.532   R_inv253
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.734ns (2.309ns logic, 13.425ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  24.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_4_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.746ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.706 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_4_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   CounterX_3_5
                                                       syncgen/CounterX_4_3
    SLICE_X7Y54.A3       net (fanout=14)       3.075   CounterX_4_3
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.B6        net (fanout=27)       4.499   n0056[4]
    SLICE_X2Y4.B         Tilo                  0.235   bitmap_24_13
                                                       R_inv255
    SLICE_X2Y4.A6        net (fanout=1)        0.553   R_inv255
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.746ns (2.397ns logic, 13.349ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  24.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_4_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.742ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.706 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_4_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   CounterX_3_5
                                                       syncgen/CounterX_4_3
    SLICE_X7Y54.A3       net (fanout=14)       3.075   CounterX_4_3
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.D3        net (fanout=27)       4.698   n0056[4]
    SLICE_X2Y4.D         Tilo                  0.235   bitmap_24_13
                                                       R_inv254
    SLICE_X2Y4.A3        net (fanout=1)        0.350   R_inv254
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.742ns (2.397ns logic, 13.345ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  24.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.721ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.706 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X7Y54.A5       net (fanout=15)       3.198   CounterX_1_2
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y9.A5        net (fanout=27)       4.287   n0056[4]
    SLICE_X3Y9.A         Tilo                  0.259   bitmap_21_12
                                                       R_inv256
    SLICE_X2Y4.A5        net (fanout=1)        0.635   R_inv256
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.721ns (2.379ns logic, 13.342ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  24.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.674ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   CounterX_0_5
                                                       syncgen/CounterX_0_1
    SLICE_X7Y54.A6       net (fanout=19)       3.377   CounterX_0_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y4.A5        net (fanout=27)       4.726   n0056[4]
    SLICE_X3Y4.A         Tilo                  0.259   bitmap_17_12
                                                       R_inv246
    SLICE_X7Y4.A1        net (fanout=1)        1.187   R_inv246
    SLICE_X7Y4.A         Tilo                  0.259   bitmap_8_13
                                                       R_inv247
    SLICE_X7Y8.B1        net (fanout=1)        1.001   R_inv247
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.674ns (2.098ns logic, 13.576ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  24.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.659ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   CounterX_0_5
                                                       syncgen/CounterX_0_1
    SLICE_X7Y54.A6       net (fanout=19)       3.377   CounterX_0_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X6Y6.A4        net (fanout=27)       5.376   n0056[4]
    SLICE_X6Y6.A         Tilo                  0.235   bitmap_45_13
                                                       R_inv248
    SLICE_X7Y11.C3       net (fanout=1)        0.797   R_inv248
    SLICE_X7Y11.C        Tilo                  0.259   bitmap_27_6
                                                       R_inv252
    SLICE_X7Y8.B4        net (fanout=1)        0.750   R_inv252
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.659ns (2.074ns logic, 13.585ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  24.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_2_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.611ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.706 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_2_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.430   CounterX_2_4
                                                       syncgen/CounterX_2_1
    SLICE_X7Y54.A2       net (fanout=18)       3.550   CounterX_2_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X7Y7.A6        net (fanout=27)       4.635   n0056[4]
    SLICE_X7Y7.A         Tilo                  0.259   bitmap_47_13
                                                       R_inv251
    SLICE_X7Y11.C4       net (fanout=1)        1.293   R_inv251
    SLICE_X7Y11.C        Tilo                  0.259   bitmap_27_6
                                                       R_inv252
    SLICE_X7Y8.B4        net (fanout=1)        0.750   R_inv252
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.611ns (2.098ns logic, 13.513ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  24.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_4_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.640ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.706 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_4_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   CounterX_3_5
                                                       syncgen/CounterX_4_3
    SLICE_X7Y54.A3       net (fanout=14)       3.075   CounterX_4_3
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y9.A5        net (fanout=27)       4.287   n0056[4]
    SLICE_X3Y9.A         Tilo                  0.259   bitmap_21_12
                                                       R_inv256
    SLICE_X2Y4.A5        net (fanout=1)        0.635   R_inv256
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.640ns (2.421ns logic, 13.219ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  24.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.541ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.706 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X7Y54.A5       net (fanout=15)       3.198   CounterX_1_2
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y4.A5        net (fanout=27)       4.726   n0056[4]
    SLICE_X3Y4.A         Tilo                  0.259   bitmap_17_12
                                                       R_inv246
    SLICE_X7Y4.A1        net (fanout=1)        1.187   R_inv246
    SLICE_X7Y4.A         Tilo                  0.259   bitmap_8_13
                                                       R_inv247
    SLICE_X7Y8.B1        net (fanout=1)        1.001   R_inv247
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.541ns (2.144ns logic, 13.397ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  24.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_1_2 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.526ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.706 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_1_2 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   CounterX_1_1
                                                       syncgen/CounterX_1_2
    SLICE_X7Y54.A5       net (fanout=15)       3.198   CounterX_1_2
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X6Y6.A4        net (fanout=27)       5.376   n0056[4]
    SLICE_X6Y6.A         Tilo                  0.235   bitmap_45_13
                                                       R_inv248
    SLICE_X7Y11.C3       net (fanout=1)        0.797   R_inv248
    SLICE_X7Y11.C        Tilo                  0.259   bitmap_27_6
                                                       R_inv252
    SLICE_X7Y8.B4        net (fanout=1)        0.750   R_inv252
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.526ns (2.120ns logic, 13.406ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  24.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.542ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   CounterX_0_5
                                                       syncgen/CounterX_0_1
    SLICE_X9Y12.D3       net (fanout=19)       2.764   CounterX_0_1
    SLICE_X9Y12.D        Tilo                  0.259   tiles/tile7_shape0/raddr_7
                                                       tiles/selector/Msub_n0037_Madd_lut<0>11
    SLICE_X19Y51.A2      net (fanout=81)       4.599   Msub_n0037_Madd_lut<0>1
    SLICE_X19Y51.A       Tilo                  0.259   R_inv328
                                                       R_inv329
    SLICE_X14Y49.D2      net (fanout=1)        1.169   R_inv329
    SLICE_X14Y49.D       Tilo                  0.235   tiles/tile4_shape0/base/orient_reg[1]
                                                       R_inv331
    SLICE_X14Y49.C4      net (fanout=1)        0.489   R_inv331
    SLICE_X14Y49.C       Tilo                  0.235   tiles/tile4_shape0/base/orient_reg[1]
                                                       R_inv332
    SLICE_X9Y18.C6       net (fanout=1)        2.492   R_inv332
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.542ns (2.050ns logic, 13.492ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  24.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_4 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.534ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.706 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_4 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   CounterX_3_5
                                                       syncgen/CounterX_3_4
    SLICE_X7Y11.A3       net (fanout=13)       3.117   CounterX_3_4
    SLICE_X7Y11.A        Tilo                  0.259   bitmap_27_6
                                                       tiles/tile16_shape0/Msub_n0057_Madd_cy<0>41
    SLICE_X7Y50.C1       net (fanout=5)        3.414   tiles/Msub_n0057_Madd_cy<0>3
    SLICE_X7Y50.C        Tilo                  0.259   bitmap_47_0
                                                       tiles/tile18_shape0/Msub_GND_227_o_GND_227_o_sub_30_OUT<5:0>_xor<4>11
    SLICE_X7Y8.B2        net (fanout=3)        3.879   GND_227_o_GND_227_o_sub_30_OUT<4>1
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.534ns (1.839ns logic, 13.695ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack:                  24.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_4_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.460ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.706 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_4_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   CounterX_3_5
                                                       syncgen/CounterX_4_3
    SLICE_X7Y54.A3       net (fanout=14)       3.075   CounterX_4_3
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X3Y4.A5        net (fanout=27)       4.726   n0056[4]
    SLICE_X3Y4.A         Tilo                  0.259   bitmap_17_12
                                                       R_inv246
    SLICE_X7Y4.A1        net (fanout=1)        1.187   R_inv246
    SLICE_X7Y4.A         Tilo                  0.259   bitmap_8_13
                                                       R_inv247
    SLICE_X7Y8.B1        net (fanout=1)        1.001   R_inv247
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.460ns (2.186ns logic, 13.274ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  24.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_4_3 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.445ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.706 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_4_3 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   CounterX_3_5
                                                       syncgen/CounterX_4_3
    SLICE_X7Y54.A3       net (fanout=14)       3.075   CounterX_4_3
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X6Y6.A4        net (fanout=27)       5.376   n0056[4]
    SLICE_X6Y6.A         Tilo                  0.235   bitmap_45_13
                                                       R_inv248
    SLICE_X7Y11.C3       net (fanout=1)        0.797   R_inv248
    SLICE_X7Y11.C        Tilo                  0.259   bitmap_27_6
                                                       R_inv252
    SLICE_X7Y8.B4        net (fanout=1)        0.750   R_inv252
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.445ns (2.162ns logic, 13.283ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  24.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_0_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.438ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.706 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_0_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.AQ      Tcko                  0.430   CounterX_0_5
                                                       syncgen/CounterX_0_1
    SLICE_X7Y54.A6       net (fanout=19)       3.377   CounterX_0_1
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X7Y7.A6        net (fanout=27)       4.635   n0056[4]
    SLICE_X7Y7.A         Tilo                  0.259   bitmap_47_13
                                                       R_inv251
    SLICE_X7Y11.C4       net (fanout=1)        1.293   R_inv251
    SLICE_X7Y11.C        Tilo                  0.259   bitmap_27_6
                                                       R_inv252
    SLICE_X7Y8.B4        net (fanout=1)        0.750   R_inv252
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.438ns (2.098ns logic, 13.340ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  24.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               syncgen/CounterX_3_8 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.360ns (Levels of Logic = 7)
  Clock Path Skew:      -0.035ns (0.706 - 0.741)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: syncgen/CounterX_3_8 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.CQ      Tcko                  0.430   CounterX_3_8
                                                       syncgen/CounterX_3_8
    SLICE_X7Y54.A4       net (fanout=6)        2.777   CounterX_3_8
    SLICE_X7Y54.A        Tilo                  0.259   bitmap_3_16
                                                       tiles/tile18_shape0/Msub_n0056_Madd_xor<0>51
    SLICE_X2Y4.B6        net (fanout=27)       4.499   n0056[4]
    SLICE_X2Y4.B         Tilo                  0.235   bitmap_24_13
                                                       R_inv255
    SLICE_X2Y4.A6        net (fanout=1)        0.553   R_inv255
    SLICE_X2Y4.A         Tilo                  0.235   bitmap_24_13
                                                       R_inv257
    SLICE_X7Y8.A6        net (fanout=1)        0.976   R_inv257
    SLICE_X7Y8.A         Tilo                  0.259   bitmap_18_10
                                                       R_inv259
    SLICE_X7Y8.B3        net (fanout=1)        0.961   R_inv259
    SLICE_X7Y8.B         Tilo                  0.259   bitmap_18_10
                                                       R_inv260
    SLICE_X9Y18.C4       net (fanout=1)        1.306   R_inv260
    SLICE_X9Y18.C        Tilo                  0.259   tiles/tile5_shape0/orient_reg_0
                                                       R_inv351
    SLICE_X9Y39.A2       net (fanout=1)        1.979   R_inv351
    SLICE_X9Y39.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                     15.360ns (2.309ns logic, 13.051ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile19_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile19_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile19_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile19_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y9.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile3_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile3_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile3_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile3_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile5_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile5_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile5_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile5_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y8.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile6_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile6_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile6_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile6_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y7.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile13_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile13_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile13_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile13_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile14_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile14_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X0Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile8_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile8_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile14_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile14_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X0Y29.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile8_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile8_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X0Y28.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile9_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile9_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile15_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile15_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile9_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile9_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile15_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile15_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y16.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile24_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile24_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile16_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile16_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile24_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile24_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile16_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile16_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y18.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile25_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile25_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile25_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile25_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y22.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile1_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile1_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile1_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile1_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X0Y24.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile18_shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/tile18_shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile18_shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/tile18_shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X0Y4.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile2_shape0/base_Mram__n07871/CLKA
  Logical resource: tiles/tile2_shape0/base_Mram__n07871/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/tile2_shape0/base_Mram__n07872/CLKAWRCLK
  Logical resource: tiles/tile2_shape0/base_Mram__n07872/CLKAWRCLK
  Location pin: RAMB8_X1Y6.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.583|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35144 paths, 0 nets, and 6226 connections

Design statistics:
   Minimum period:  16.583ns{1}   (Maximum frequency:  60.303MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 22:45:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



