INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pigir/Desktop/NUS/Yr4s1/CG3207/Lab/Lab3/ProcessorIntel/lab2temp/project_1/project_1.srcs/sources_1/imports/src/MCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCycle
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/pigir/Desktop/NUS/Yr4s1/CG3207/Lab/Lab3/ProcessorIntel/lab2temp/project_1/project_1.srcs/sources_1/imports/src/MCycle.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pigir/Desktop/NUS/Yr4s1/CG3207/Lab/Lab3/ProcessorIntel/lab2temp/project_1/project_1.srcs/sources_1/imports/src/test_MCycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_MCycle
