FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
%"DEFAULT_CLK_SEL"
"1","(-2200,2875)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"BCKP_CLK"
VHDL_MODE"OUT"0;
"DEFAULT_CLK"
VHDL_MODE"OUT"0;
"TUB_CLK_IN"
VHDL_MODE"IN"0;
"RESET"
VHDL_MODE"IN"0;
"CLK_SEL"
VHDL_MODE"IN"0;
%"FAULT_DETECTION"
"1","(250,2875)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
END.
