#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct 16 14:10:34 2017
# Process ID: 11360
# Log file: F:/Verilog/Math_Project/preject/vivado.log
# Journal file: F:/Verilog/Math_Project/preject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Verilog/Math_Project/preject/preject.xpr
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
synth_design -rtl -name rtl_1
close [ open F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v w ]
add_files F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1 -noclean_dir 
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
report_drc -name drc_1 -ruledecks {default}
refresh_design
close_hw_target
launch_simulation -mode post-synthesis -type functional
source Main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source Main_tb.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_sim
launch_simulation -mode post-synthesis -type functional
source Main_tb.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
close_sim
launch_simulation -mode post-synthesis -type functional
source Main_tb.tcl
launch_simulation -mode post-implementation -type timing
source Main_tb.tcl
close_sim
launch_simulation -mode post-implementation -type timing
source Main_tb.tcl
launch_simulation
source Main_tb.tcl
close_sim
launch_simulation
source Main_tb.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_sim
launch_simulation -mode post-synthesis -type functional
source Main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source Main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source Main_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source Main_tb.tcl
close_sim
